Fitter report for JYX_FPGA_OBJECT
Tue Jul 15 12:25:52 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Bidir Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Summary
 18. PLL Usage
 19. I/O Assignment Warnings
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Fitter RAM Summary
 26. |TOP|SINROM:inst6|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|ALTSYNCRAM
 27. |TOP|SINROM:inst14|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|ALTSYNCRAM
 28. Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Tue Jul 15 12:25:52 2025           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; JYX_FPGA_OBJECT                                 ;
; Top-level Entity Name              ; TOP                                             ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE10F17C8                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 2,139 / 10,320 ( 21 % )                         ;
;     Total combinational functions  ; 1,477 / 10,320 ( 14 % )                         ;
;     Dedicated logic registers      ; 1,589 / 10,320 ( 15 % )                         ;
; Total registers                    ; 1589                                            ;
; Total pins                         ; 80 / 180 ( 44 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 86,016 / 423,936 ( 20 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                                  ;
; Total PLLs                         ; 1 / 2 ( 50 % )                                  ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE10F17C8                          ;                                       ;
; Maximum processors allowed for parallel compilation                ; All                                   ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.21        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.2%      ;
;     Processor 3            ;   2.1%      ;
;     Processor 4            ;   2.0%      ;
;     Processor 5            ;   2.0%      ;
;     Processor 6            ;   2.0%      ;
;     Processor 7            ;   1.9%      ;
;     Processor 8            ;   1.9%      ;
;     Processors 9-12        ;   1.8%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 3355 ) ; 0.00 % ( 0 / 3355 )        ; 0.00 % ( 0 / 3355 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 3355 ) ; 0.00 % ( 0 / 3355 )        ; 0.00 % ( 0 / 3355 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1940 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 218 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 1185 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 12 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/MCU/FPGA/STM32+FPGA/zuolan_FPGA/prj/output_files/JYX_FPGA_OBJECT.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 2,139 / 10,320 ( 21 % )    ;
;     -- Combinational with no register       ; 550                        ;
;     -- Register only                        ; 662                        ;
;     -- Combinational with a register        ; 927                        ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 465                        ;
;     -- 3 input functions                    ; 688                        ;
;     -- <=2 input functions                  ; 324                        ;
;     -- Register only                        ; 662                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 1131                       ;
;     -- arithmetic mode                      ; 346                        ;
;                                             ;                            ;
; Total registers*                            ; 1,589 / 11,172 ( 14 % )    ;
;     -- Dedicated logic registers            ; 1,589 / 10,320 ( 15 % )    ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 185 / 645 ( 29 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 80 / 180 ( 44 % )          ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; M9Ks                                        ; 12 / 46 ( 26 % )           ;
; Total block memory bits                     ; 86,016 / 423,936 ( 20 % )  ;
; Total block memory implementation bits      ; 110,592 / 423,936 ( 26 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )             ;
; PLLs                                        ; 1 / 2 ( 50 % )             ;
; Global signals                              ; 10                         ;
;     -- Global clocks                        ; 10 / 10 ( 100 % )          ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 4.5% / 4.6% / 4.4%         ;
; Peak interconnect usage (total/H/V)         ; 6.6% / 7.1% / 7.1%         ;
; Maximum fan-out                             ; 877                        ;
; Highest non-global fan-out                  ; 249                        ;
; Total fan-out                               ; 10237                      ;
; Average fan-out                             ; 2.74                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                  ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub     ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                  ; Low                            ; Low                            ;
;                                             ;                       ;                      ;                                ;                                ;
; Total logic elements                        ; 1158 / 10320 ( 11 % ) ; 152 / 10320 ( 1 % )  ; 829 / 10320 ( 8 % )            ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 374                   ; 61                   ; 115                            ; 0                              ;
;     -- Register only                        ; 249                   ; 25                   ; 388                            ; 0                              ;
;     -- Combinational with a register        ; 535                   ; 66                   ; 326                            ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                      ;                                ;                                ;
;     -- 4 input functions                    ; 216                   ; 54                   ; 195                            ; 0                              ;
;     -- 3 input functions                    ; 516                   ; 37                   ; 135                            ; 0                              ;
;     -- <=2 input functions                  ; 177                   ; 36                   ; 111                            ; 0                              ;
;     -- Register only                        ; 249                   ; 25                   ; 388                            ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Logic elements by mode                      ;                       ;                      ;                                ;                                ;
;     -- normal mode                          ; 649                   ; 119                  ; 363                            ; 0                              ;
;     -- arithmetic mode                      ; 260                   ; 8                    ; 78                             ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Total registers                             ; 784                   ; 91                   ; 714                            ; 0                              ;
;     -- Dedicated logic registers            ; 784 / 10320 ( 8 % )   ; 91 / 10320 ( < 1 % ) ; 714 / 10320 ( 7 % )            ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                    ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Total LABs:  partially or completely used   ; 99 / 645 ( 15 % )     ; 15 / 645 ( 2 % )     ; 73 / 645 ( 11 % )              ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                      ;                                ;                                ;
; Virtual pins                                ; 0                     ; 0                    ; 0                              ; 0                              ;
; I/O pins                                    ; 80                    ; 0                    ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )        ; 0 / 46 ( 0 % )       ; 0 / 46 ( 0 % )                 ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 53248                 ; 0                    ; 32768                          ; 0                              ;
; Total RAM block bits                        ; 73728                 ; 0                    ; 36864                          ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 2 ( 0 % )         ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 8 / 46 ( 17 % )       ; 0 / 46 ( 0 % )       ; 4 / 46 ( 8 % )                 ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 9 / 12 ( 75 % )       ; 0 / 12 ( 0 % )       ; 0 / 12 ( 0 % )                 ; 1 / 12 ( 8 % )                 ;
;                                             ;                       ;                      ;                                ;                                ;
; Connections                                 ;                       ;                      ;                                ;                                ;
;     -- Input Connections                    ; 501                   ; 134                  ; 968                            ; 1                              ;
;     -- Registered Input Connections         ; 484                   ; 102                  ; 777                            ; 0                              ;
;     -- Output Connections                   ; 538                   ; 155                  ; 34                             ; 877                            ;
;     -- Registered Output Connections        ; 0                     ; 155                  ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Internal Connections                        ;                       ;                      ;                                ;                                ;
;     -- Total Connections                    ; 6101                  ; 864                  ; 3951                           ; 885                            ;
;     -- Registered Connections               ; 1944                  ; 617                  ; 2298                           ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; External Connections                        ;                       ;                      ;                                ;                                ;
;     -- Top                                  ; 32                    ; 123                  ; 399                            ; 485                            ;
;     -- sld_hub:auto_hub                     ; 123                   ; 20                   ; 146                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 399                   ; 146                  ; 64                             ; 393                            ;
;     -- hard_block:auto_generated_inst       ; 485                   ; 0                    ; 393                            ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Partition Interface                         ;                       ;                      ;                                ;                                ;
;     -- Input Ports                          ; 35                    ; 45                   ; 165                            ; 1                              ;
;     -- Output Ports                         ; 34                    ; 62                   ; 79                             ; 1                              ;
;     -- Bidir Ports                          ; 16                    ; 0                    ; 0                              ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Registered Ports                            ;                       ;                      ;                                ;                                ;
;     -- Registered Input Ports               ; 0                     ; 4                    ; 40                             ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 29                   ; 65                             ; 0                              ;
;                                             ;                       ;                      ;                                ;                                ;
; Port Connectivity                           ;                       ;                      ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                    ; 79                             ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 28                   ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                    ; 17                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                    ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 25                   ; 36                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                    ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 30                   ; 50                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 29                   ; 67                             ; 0                              ;
+---------------------------------------------+-----------------------+----------------------+--------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                     ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; AD1_INPUT[0]  ; J12   ; 5        ; 34           ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD1_INPUT[10] ; F13   ; 6        ; 34           ; 17           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD1_INPUT[11] ; G15   ; 6        ; 34           ; 17           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD1_INPUT[1]  ; L15   ; 5        ; 34           ; 8            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD1_INPUT[2]  ; K11   ; 5        ; 34           ; 6            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD1_INPUT[3]  ; L16   ; 5        ; 34           ; 8            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD1_INPUT[4]  ; J11   ; 5        ; 34           ; 9            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD1_INPUT[5]  ; K16   ; 5        ; 34           ; 9            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD1_INPUT[6]  ; G11   ; 6        ; 34           ; 20           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD1_INPUT[7]  ; J16   ; 5        ; 34           ; 9            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD1_INPUT[8]  ; F14   ; 6        ; 34           ; 19           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD1_INPUT[9]  ; J15   ; 5        ; 34           ; 10           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD1_INPUT_CLK ; D15   ; 6        ; 34           ; 19           ; 0            ; 33                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD2_INPUT[0]  ; N14   ; 5        ; 34           ; 4            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD2_INPUT[10] ; J14   ; 5        ; 34           ; 10           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD2_INPUT[11] ; N15   ; 5        ; 34           ; 7            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD2_INPUT[1]  ; M12   ; 5        ; 34           ; 2            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD2_INPUT[2]  ; L13   ; 5        ; 34           ; 8            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD2_INPUT[3]  ; L14   ; 5        ; 34           ; 7            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD2_INPUT[4]  ; L12   ; 5        ; 34           ; 3            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD2_INPUT[5]  ; R16   ; 5        ; 34           ; 5            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD2_INPUT[6]  ; K15   ; 5        ; 34           ; 9            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD2_INPUT[7]  ; P15   ; 5        ; 34           ; 4            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD2_INPUT[8]  ; K12   ; 5        ; 34           ; 3            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD2_INPUT[9]  ; P16   ; 5        ; 34           ; 5            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD2_INPUT_CLK ; D16   ; 6        ; 34           ; 19           ; 7            ; 33                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; CLK           ; E1    ; 1        ; 0            ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; FPGA_CS_NEL   ; F1    ; 1        ; 0            ; 19           ; 21           ; 17                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; FPGA_NL_NADV  ; F5    ; 1        ; 0            ; 23           ; 14           ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; FPGA_RD_NOE   ; J1    ; 2        ; 0            ; 10           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; FPGA_WR_NWE   ; G2    ; 1        ; 0            ; 18           ; 14           ; 8                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; RST           ; E16   ; 6        ; 34           ; 12           ; 7            ; 145                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; AD1_OUTCLK  ; C15   ; 6        ; 34           ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; AD2_OUTCLK  ; J13   ; 5        ; 34           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA1_OUTCLK  ; C8    ; 8        ; 13           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA1_OUT[0]  ; D11   ; 7        ; 32           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA1_OUT[10] ; F9    ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA1_OUT[11] ; B8    ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA1_OUT[12] ; F8    ; 8        ; 13           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA1_OUT[13] ; A8    ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA1_OUT[1]  ; A11   ; 7        ; 25           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA1_OUT[2]  ; E10   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA1_OUT[3]  ; B10   ; 7        ; 21           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA1_OUT[4]  ; C9    ; 7        ; 18           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA1_OUT[5]  ; A10   ; 7        ; 21           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA1_OUT[6]  ; D9    ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA1_OUT[7]  ; B9    ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA1_OUT[8]  ; E9    ; 7        ; 18           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA1_OUT[9]  ; A9    ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA2_OUTCLK  ; B11   ; 7        ; 25           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA2_OUT[0]  ; A15   ; 7        ; 21           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA2_OUT[10] ; B12   ; 7        ; 25           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA2_OUT[11] ; E11   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA2_OUT[12] ; A12   ; 7        ; 25           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA2_OUT[13] ; C11   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA2_OUT[1]  ; F10   ; 7        ; 23           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA2_OUT[2]  ; B14   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA2_OUT[3]  ; D14   ; 7        ; 32           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA2_OUT[4]  ; A14   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA2_OUT[5]  ; C14   ; 7        ; 32           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA2_OUT[6]  ; B13   ; 7        ; 30           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA2_OUT[7]  ; F11   ; 7        ; 23           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA2_OUT[8]  ; A13   ; 7        ; 30           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DA2_OUT[9]  ; D12   ; 7        ; 30           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------+
; FPGA_DB[0]  ; N1    ; 2        ; 0            ; 7            ; 21           ; 10                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; fmc_control:inst|fmc_rd_en (inverted) ;
; FPGA_DB[10] ; T3    ; 3        ; 1            ; 0            ; 0            ; 10                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; fmc_control:inst|fmc_rd_en (inverted) ;
; FPGA_DB[11] ; R4    ; 3        ; 5            ; 0            ; 21           ; 10                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; fmc_control:inst|fmc_rd_en (inverted) ;
; FPGA_DB[12] ; T4    ; 3        ; 5            ; 0            ; 14           ; 10                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; fmc_control:inst|fmc_rd_en (inverted) ;
; FPGA_DB[13] ; R5    ; 3        ; 9            ; 0            ; 7            ; 10                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; fmc_control:inst|fmc_rd_en (inverted) ;
; FPGA_DB[14] ; N5    ; 3        ; 7            ; 0            ; 21           ; 10                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; fmc_control:inst|fmc_rd_en (inverted) ;
; FPGA_DB[15] ; L6    ; 2        ; 0            ; 9            ; 7            ; 10                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; fmc_control:inst|fmc_rd_en (inverted) ;
; FPGA_DB[1]  ; N2    ; 2        ; 0            ; 7            ; 14           ; 10                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; fmc_control:inst|fmc_rd_en (inverted) ;
; FPGA_DB[2]  ; P1    ; 2        ; 0            ; 4            ; 21           ; 10                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; fmc_control:inst|fmc_rd_en (inverted) ;
; FPGA_DB[3]  ; J6    ; 2        ; 0            ; 10           ; 21           ; 10                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; fmc_control:inst|fmc_rd_en (inverted) ;
; FPGA_DB[4]  ; P2    ; 2        ; 0            ; 4            ; 14           ; 10                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; fmc_control:inst|fmc_rd_en (inverted) ;
; FPGA_DB[5]  ; R1    ; 2        ; 0            ; 5            ; 21           ; 10                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; fmc_control:inst|fmc_rd_en (inverted) ;
; FPGA_DB[6]  ; N3    ; 3        ; 1            ; 0            ; 21           ; 10                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; fmc_control:inst|fmc_rd_en (inverted) ;
; FPGA_DB[7]  ; P3    ; 3        ; 1            ; 0            ; 14           ; 10                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; fmc_control:inst|fmc_rd_en (inverted) ;
; FPGA_DB[8]  ; T2    ; 3        ; 3            ; 0            ; 0            ; 10                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; fmc_control:inst|fmc_rd_en (inverted) ;
; FPGA_DB[9]  ; R3    ; 3        ; 1            ; 0            ; 7            ; 10                    ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; fmc_control:inst|fmc_rd_en (inverted) ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; AD1_INPUT[7]            ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; AD1_INPUT[9]            ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G15      ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; AD1_INPUT[11]           ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; DA1_OUT[12]             ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 8 / 17 ( 47 % )   ; 2.5V          ; --           ;
; 2        ; 8 / 19 ( 42 % )   ; 2.5V          ; --           ;
; 3        ; 9 / 26 ( 35 % )   ; 2.5V          ; --           ;
; 4        ; 0 / 27 ( 0 % )    ; 2.5V          ; --           ;
; 5        ; 21 / 25 ( 84 % )  ; 2.5V          ; --           ;
; 6        ; 9 / 14 ( 64 % )   ; 2.5V          ; --           ;
; 7        ; 26 / 26 ( 100 % ) ; 2.5V          ; --           ;
; 8        ; 4 / 26 ( 15 % )   ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; DA1_OUT[13]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 175        ; 7        ; DA1_OUT[9]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 168        ; 7        ; DA1_OUT[5]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 161        ; 7        ; DA1_OUT[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 159        ; 7        ; DA2_OUT[12]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 153        ; 7        ; DA2_OUT[8]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 155        ; 7        ; DA2_OUT[4]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 167        ; 7        ; DA2_OUT[0]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; DA1_OUT[11]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 176        ; 7        ; DA1_OUT[7]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 169        ; 7        ; DA1_OUT[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 162        ; 7        ; DA2_OUTCLK                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 160        ; 7        ; DA2_OUT[10]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 154        ; 7        ; DA2_OUT[6]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 156        ; 7        ; DA2_OUT[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; DA1_OUTCLK                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 172        ; 7        ; DA1_OUT[4]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; DA2_OUT[13]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; DA2_OUT[5]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 147        ; 6        ; AD1_OUTCLK                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; DA1_OUT[6]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; DA1_OUT[0]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 152        ; 7        ; DA2_OUT[9]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; DA2_OUT[3]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 144        ; 6        ; AD1_INPUT_CLK                                             ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 143        ; 6        ; AD2_INPUT_CLK                                             ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 24         ; 1        ; CLK                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; DA1_OUT[8]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 158        ; 7        ; DA1_OUT[2]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 157        ; 7        ; DA2_OUT[11]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; RST                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 12         ; 1        ; FPGA_CS_NEL                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; FPGA_NL_NADV                                              ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; DA1_OUT[12]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 165        ; 7        ; DA1_OUT[10]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ; 164        ; 7        ; DA2_OUT[1]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F11      ; 166        ; 7        ; DA2_OUT[7]                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; AD1_INPUT[10]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 142        ; 6        ; AD1_INPUT[8]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; FPGA_WR_NWE                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; AD1_INPUT[6]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; AD1_INPUT[11]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; FPGA_RD_NOE                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J6       ; 29         ; 2        ; FPGA_DB[3]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; AD1_INPUT[4]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J12      ; 123        ; 5        ; AD1_INPUT[0]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J13      ; 124        ; 5        ; AD2_OUTCLK                                                ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 122        ; 5        ; AD2_INPUT[10]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 121        ; 5        ; AD1_INPUT[9]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 120        ; 5        ; AD1_INPUT[7]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; AD1_INPUT[2]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K12      ; 105        ; 5        ; AD2_INPUT[8]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; AD2_INPUT[6]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 118        ; 5        ; AD1_INPUT[5]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; FPGA_DB[15]                                               ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; AD2_INPUT[4]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L13      ; 114        ; 5        ; AD2_INPUT[2]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 113        ; 5        ; AD2_INPUT[3]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 116        ; 5        ; AD1_INPUT[1]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 115        ; 5        ; AD1_INPUT[3]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; AD2_INPUT[1]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; FPGA_DB[0]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 37         ; 2        ; FPGA_DB[1]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 45         ; 3        ; FPGA_DB[6]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; FPGA_DB[14]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; AD2_INPUT[0]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 112        ; 5        ; AD2_INPUT[11]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; FPGA_DB[2]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 43         ; 2        ; FPGA_DB[4]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 46         ; 3        ; FPGA_DB[7]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; AD2_INPUT[7]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 108        ; 5        ; AD2_INPUT[9]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 42         ; 2        ; FPGA_DB[5]                                                ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; FPGA_DB[9]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R4       ; 53         ; 3        ; FPGA_DB[11]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R5       ; 61         ; 3        ; FPGA_DB[13]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; AD2_INPUT[5]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; FPGA_DB[8]                                                ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 48         ; 3        ; FPGA_DB[10]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 54         ; 3        ; FPGA_DB[12]                                               ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                          ;
+-------------------------------+----------------------------------------------------------------------+
; Name                          ; MYPLL:inst1|altpll:altpll_component|MYPLL_altpll:auto_generated|pll1 ;
+-------------------------------+----------------------------------------------------------------------+
; SDC pin name                  ; inst1|altpll_component|auto_generated|pll1                           ;
; PLL mode                      ; Normal                                                               ;
; Compensate clock              ; clock0                                                               ;
; Compensated input/output pins ; --                                                                   ;
; Switchover type               ; --                                                                   ;
; Input frequency 0             ; 50.0 MHz                                                             ;
; Input frequency 1             ; --                                                                   ;
; Nominal PFD frequency         ; 50.0 MHz                                                             ;
; Nominal VCO frequency         ; 600.0 MHz                                                            ;
; VCO post scale K counter      ; 2                                                                    ;
; VCO frequency control         ; Auto                                                                 ;
; VCO phase shift step          ; 208 ps                                                               ;
; VCO multiply                  ; --                                                                   ;
; VCO divide                    ; --                                                                   ;
; Freq min lock                 ; 25.0 MHz                                                             ;
; Freq max lock                 ; 54.18 MHz                                                            ;
; M VCO Tap                     ; 0                                                                    ;
; M Initial                     ; 1                                                                    ;
; M value                       ; 12                                                                   ;
; N value                       ; 1                                                                    ;
; Charge pump current           ; setting 1                                                            ;
; Loop filter resistance        ; setting 27                                                           ;
; Loop filter capacitance       ; setting 0                                                            ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                   ;
; Bandwidth type                ; Medium                                                               ;
; Real time reconfigurable      ; Off                                                                  ;
; Scan chain MIF file           ; --                                                                   ;
; Preserve PLL counter order    ; Off                                                                  ;
; PLL location                  ; PLL_1                                                                ;
; Inclk0 signal                 ; CLK                                                                  ;
; Inclk1 signal                 ; --                                                                   ;
; Inclk0 signal type            ; Dedicated Pin                                                        ;
; Inclk1 signal type            ; --                                                                   ;
+-------------------------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; Name                                                                             ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                      ;
+----------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; MYPLL:inst1|altpll:altpll_component|MYPLL_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 3    ; 1   ; 150.0 MHz        ; 0 (0 ps)    ; 11.25 (208 ps)   ; 50/50      ; C0      ; 4             ; 2/2 Even   ; --            ; 1       ; 0       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+----------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+


+-----------------------------------------------+
; I/O Assignment Warnings                       ;
+---------------+-------------------------------+
; Pin Name      ; Reason                        ;
+---------------+-------------------------------+
; DA1_OUTCLK    ; Incomplete set of assignments ;
; DA2_OUTCLK    ; Incomplete set of assignments ;
; AD1_OUTCLK    ; Incomplete set of assignments ;
; AD2_OUTCLK    ; Incomplete set of assignments ;
; DA1_OUT[13]   ; Incomplete set of assignments ;
; DA1_OUT[12]   ; Incomplete set of assignments ;
; DA1_OUT[11]   ; Incomplete set of assignments ;
; DA1_OUT[10]   ; Incomplete set of assignments ;
; DA1_OUT[9]    ; Incomplete set of assignments ;
; DA1_OUT[8]    ; Incomplete set of assignments ;
; DA1_OUT[7]    ; Incomplete set of assignments ;
; DA1_OUT[6]    ; Incomplete set of assignments ;
; DA1_OUT[5]    ; Incomplete set of assignments ;
; DA1_OUT[4]    ; Incomplete set of assignments ;
; DA1_OUT[3]    ; Incomplete set of assignments ;
; DA1_OUT[2]    ; Incomplete set of assignments ;
; DA1_OUT[1]    ; Incomplete set of assignments ;
; DA1_OUT[0]    ; Incomplete set of assignments ;
; DA2_OUT[13]   ; Incomplete set of assignments ;
; DA2_OUT[12]   ; Incomplete set of assignments ;
; DA2_OUT[11]   ; Incomplete set of assignments ;
; DA2_OUT[10]   ; Incomplete set of assignments ;
; DA2_OUT[9]    ; Incomplete set of assignments ;
; DA2_OUT[8]    ; Incomplete set of assignments ;
; DA2_OUT[7]    ; Incomplete set of assignments ;
; DA2_OUT[6]    ; Incomplete set of assignments ;
; DA2_OUT[5]    ; Incomplete set of assignments ;
; DA2_OUT[4]    ; Incomplete set of assignments ;
; DA2_OUT[3]    ; Incomplete set of assignments ;
; DA2_OUT[2]    ; Incomplete set of assignments ;
; DA2_OUT[1]    ; Incomplete set of assignments ;
; DA2_OUT[0]    ; Incomplete set of assignments ;
; FPGA_DB[15]   ; Incomplete set of assignments ;
; FPGA_DB[14]   ; Incomplete set of assignments ;
; FPGA_DB[13]   ; Incomplete set of assignments ;
; FPGA_DB[12]   ; Incomplete set of assignments ;
; FPGA_DB[11]   ; Incomplete set of assignments ;
; FPGA_DB[10]   ; Incomplete set of assignments ;
; FPGA_DB[9]    ; Incomplete set of assignments ;
; FPGA_DB[8]    ; Incomplete set of assignments ;
; FPGA_DB[7]    ; Incomplete set of assignments ;
; FPGA_DB[6]    ; Incomplete set of assignments ;
; FPGA_DB[5]    ; Incomplete set of assignments ;
; FPGA_DB[4]    ; Incomplete set of assignments ;
; FPGA_DB[3]    ; Incomplete set of assignments ;
; FPGA_DB[2]    ; Incomplete set of assignments ;
; FPGA_DB[1]    ; Incomplete set of assignments ;
; FPGA_DB[0]    ; Incomplete set of assignments ;
; CLK           ; Incomplete set of assignments ;
; FPGA_NL_NADV  ; Incomplete set of assignments ;
; FPGA_WR_NWE   ; Incomplete set of assignments ;
; FPGA_CS_NEL   ; Incomplete set of assignments ;
; RST           ; Incomplete set of assignments ;
; FPGA_RD_NOE   ; Incomplete set of assignments ;
; AD2_INPUT_CLK ; Incomplete set of assignments ;
; AD1_INPUT_CLK ; Incomplete set of assignments ;
; AD2_INPUT[0]  ; Incomplete set of assignments ;
; AD1_INPUT[0]  ; Incomplete set of assignments ;
; AD2_INPUT[1]  ; Incomplete set of assignments ;
; AD1_INPUT[1]  ; Incomplete set of assignments ;
; AD2_INPUT[2]  ; Incomplete set of assignments ;
; AD1_INPUT[2]  ; Incomplete set of assignments ;
; AD2_INPUT[3]  ; Incomplete set of assignments ;
; AD1_INPUT[3]  ; Incomplete set of assignments ;
; AD2_INPUT[4]  ; Incomplete set of assignments ;
; AD1_INPUT[4]  ; Incomplete set of assignments ;
; AD2_INPUT[5]  ; Incomplete set of assignments ;
; AD1_INPUT[5]  ; Incomplete set of assignments ;
; AD2_INPUT[6]  ; Incomplete set of assignments ;
; AD1_INPUT[6]  ; Incomplete set of assignments ;
; AD2_INPUT[7]  ; Incomplete set of assignments ;
; AD1_INPUT[7]  ; Incomplete set of assignments ;
; AD2_INPUT[8]  ; Incomplete set of assignments ;
; AD1_INPUT[8]  ; Incomplete set of assignments ;
; AD2_INPUT[9]  ; Incomplete set of assignments ;
; AD1_INPUT[9]  ; Incomplete set of assignments ;
; AD2_INPUT[10] ; Incomplete set of assignments ;
; AD1_INPUT[10] ; Incomplete set of assignments ;
; AD1_INPUT[11] ; Incomplete set of assignments ;
; AD2_INPUT[11] ; Incomplete set of assignments ;
+---------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |TOP                                                                                                                                    ; 2139 (3)    ; 1589 (2)                  ; 0 (0)         ; 86016       ; 12   ; 0            ; 0       ; 0         ; 80   ; 0            ; 550 (1)      ; 662 (2)           ; 927 (0)          ; |TOP                                                                                                                                                                                                                                                                                                                                            ; TOP                               ; work         ;
;    |AD_DATA_DEAL:u_AD_DATA_DEAL|                                                                                                        ; 30 (30)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 0 (0)             ; 0 (0)            ; |TOP|AD_DATA_DEAL:u_AD_DATA_DEAL                                                                                                                                                                                                                                                                                                                ; AD_DATA_DEAL                      ; work         ;
;    |AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|                                                                                                  ; 137 (137)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 137 (137)    ; 0 (0)             ; 0 (0)            ; |TOP|AD_FREQ_MEASURE:u_AD_FREQ_MEASURE                                                                                                                                                                                                                                                                                                          ; AD_FREQ_MEASURE                   ; work         ;
;    |AD_FREQ_WORD:u_AD_FREQ_WORD|                                                                                                        ; 69 (69)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 64 (64)          ; |TOP|AD_FREQ_WORD:u_AD_FREQ_WORD                                                                                                                                                                                                                                                                                                                ; AD_FREQ_WORD                      ; work         ;
;    |CNT10:u_DA1_CNT10|                                                                                                                  ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |TOP|CNT10:u_DA1_CNT10                                                                                                                                                                                                                                                                                                                          ; CNT10                             ; work         ;
;    |CNT10:u_DA2_CNT10|                                                                                                                  ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |TOP|CNT10:u_DA2_CNT10                                                                                                                                                                                                                                                                                                                          ; CNT10                             ; work         ;
;    |CNT32:u_AD1_CNT32|                                                                                                                  ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 64 (64)          ; |TOP|CNT32:u_AD1_CNT32                                                                                                                                                                                                                                                                                                                          ; CNT32                             ; work         ;
;    |CNT32:u_AD2_CNT32|                                                                                                                  ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 64 (64)          ; |TOP|CNT32:u_AD2_CNT32                                                                                                                                                                                                                                                                                                                          ; CNT32                             ; work         ;
;    |DA_FREQ_WORD:u_DA_FREQ_WORD|                                                                                                        ; 69 (69)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 64 (64)          ; |TOP|DA_FREQ_WORD:u_DA_FREQ_WORD                                                                                                                                                                                                                                                                                                                ; DA_FREQ_WORD                      ; work         ;
;    |FREQ_DEV:u_AD1_DEV|                                                                                                                 ; 65 (65)     ; 65 (65)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 64 (64)          ; |TOP|FREQ_DEV:u_AD1_DEV                                                                                                                                                                                                                                                                                                                         ; FREQ_DEV                          ; work         ;
;    |FREQ_DEV:u_AD2_DEV|                                                                                                                 ; 65 (65)     ; 65 (65)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 64 (64)          ; |TOP|FREQ_DEV:u_AD2_DEV                                                                                                                                                                                                                                                                                                                         ; FREQ_DEV                          ; work         ;
;    |FREQ_DEV:u_DA1_DEV|                                                                                                                 ; 65 (65)     ; 65 (65)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 64 (64)          ; |TOP|FREQ_DEV:u_DA1_DEV                                                                                                                                                                                                                                                                                                                         ; FREQ_DEV                          ; work         ;
;    |FREQ_DEV:u_DA2_DEV|                                                                                                                 ; 65 (65)     ; 65 (65)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 64 (64)          ; |TOP|FREQ_DEV:u_DA2_DEV                                                                                                                                                                                                                                                                                                                         ; FREQ_DEV                          ; work         ;
;    |MASTER_CTRL:inst3|                                                                                                                  ; 17 (17)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 16 (16)          ; |TOP|MASTER_CTRL:inst3                                                                                                                                                                                                                                                                                                                          ; MASTER_CTRL                       ; work         ;
;    |MYPLL:inst1|                                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TOP|MYPLL:inst1                                                                                                                                                                                                                                                                                                                                ; MYPLL                             ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TOP|MYPLL:inst1|altpll:altpll_component                                                                                                                                                                                                                                                                                                        ; altpll                            ; work         ;
;          |MYPLL_altpll:auto_generated|                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TOP|MYPLL:inst1|altpll:altpll_component|MYPLL_altpll:auto_generated                                                                                                                                                                                                                                                                            ; MYPLL_altpll                      ; work         ;
;    |SINROM:inst14|                                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 14336       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TOP|SINROM:inst14                                                                                                                                                                                                                                                                                                                              ; SINROM                            ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 14336       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TOP|SINROM:inst14|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;          |altsyncram_eja1:auto_generated|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 14336       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TOP|SINROM:inst14|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated                                                                                                                                                                                                                                                               ; altsyncram_eja1                   ; work         ;
;    |SINROM:inst6|                                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 14336       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TOP|SINROM:inst6                                                                                                                                                                                                                                                                                                                               ; SINROM                            ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 14336       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TOP|SINROM:inst6|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;          |altsyncram_eja1:auto_generated|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 14336       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TOP|SINROM:inst6|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated                                                                                                                                                                                                                                                                ; altsyncram_eja1                   ; work         ;
;    |TYFIFO:u_AD1_FIFO|                                                                                                                  ; 125 (0)     ; 107 (0)                   ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 59 (0)            ; 48 (0)           ; |TOP|TYFIFO:u_AD1_FIFO                                                                                                                                                                                                                                                                                                                          ; TYFIFO                            ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 125 (0)     ; 107 (0)                   ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 59 (0)            ; 48 (0)           ; |TOP|TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                  ; dcfifo                            ; work         ;
;          |dcfifo_vve1:auto_generated|                                                                                                   ; 125 (36)    ; 107 (33)                  ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (3)       ; 59 (28)           ; 48 (2)           ; |TOP|TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated                                                                                                                                                                                                                                                                       ; dcfifo_vve1                       ; work         ;
;             |a_graycounter_07c:wrptr_g1p|                                                                                               ; 22 (22)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 16 (16)          ; |TOP|TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p                                                                                                                                                                                                                                           ; a_graycounter_07c                 ; work         ;
;             |a_graycounter_4p6:rdptr_g1p|                                                                                               ; 24 (24)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 17 (17)          ; |TOP|TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p                                                                                                                                                                                                                                           ; a_graycounter_4p6                 ; work         ;
;             |alt_synch_pipe_qal:rs_dgwp|                                                                                                ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 7 (0)            ; |TOP|TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp                                                                                                                                                                                                                                            ; alt_synch_pipe_qal                ; work         ;
;                |dffpipe_b09:dffpipe12|                                                                                                  ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 7 (7)            ; |TOP|TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12                                                                                                                                                                                                                      ; dffpipe_b09                       ; work         ;
;             |alt_synch_pipe_ral:ws_dgrp|                                                                                                ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 6 (0)            ; |TOP|TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp                                                                                                                                                                                                                                            ; alt_synch_pipe_ral                ; work         ;
;                |dffpipe_c09:dffpipe15|                                                                                                  ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 6 (6)            ; |TOP|TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15                                                                                                                                                                                                                      ; dffpipe_c09                       ; work         ;
;             |altsyncram_ce41:fifo_ram|                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TOP|TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram                                                                                                                                                                                                                                              ; altsyncram_ce41                   ; work         ;
;             |cmpr_o76:rdempty_eq_comp|                                                                                                  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |TOP|TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                                                                                                                                                              ; cmpr_o76                          ; work         ;
;             |cmpr_o76:wrfull_eq_comp|                                                                                                   ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |TOP|TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                                                                                                                                                               ; cmpr_o76                          ; work         ;
;    |TYFIFO:u_AD2_FIFO|                                                                                                                  ; 125 (0)     ; 107 (0)                   ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 59 (0)            ; 48 (0)           ; |TOP|TYFIFO:u_AD2_FIFO                                                                                                                                                                                                                                                                                                                          ; TYFIFO                            ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 125 (0)     ; 107 (0)                   ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 59 (0)            ; 48 (0)           ; |TOP|TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                  ; dcfifo                            ; work         ;
;          |dcfifo_vve1:auto_generated|                                                                                                   ; 125 (35)    ; 107 (33)                  ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (2)       ; 59 (27)           ; 48 (3)           ; |TOP|TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated                                                                                                                                                                                                                                                                       ; dcfifo_vve1                       ; work         ;
;             |a_graycounter_07c:wrptr_g1p|                                                                                               ; 22 (22)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 16 (16)          ; |TOP|TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_07c:wrptr_g1p                                                                                                                                                                                                                                           ; a_graycounter_07c                 ; work         ;
;             |a_graycounter_4p6:rdptr_g1p|                                                                                               ; 24 (24)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 16 (16)          ; |TOP|TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|a_graycounter_4p6:rdptr_g1p                                                                                                                                                                                                                                           ; a_graycounter_4p6                 ; work         ;
;             |alt_synch_pipe_qal:rs_dgwp|                                                                                                ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 6 (0)            ; |TOP|TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp                                                                                                                                                                                                                                            ; alt_synch_pipe_qal                ; work         ;
;                |dffpipe_b09:dffpipe12|                                                                                                  ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 6 (6)            ; |TOP|TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12                                                                                                                                                                                                                      ; dffpipe_b09                       ; work         ;
;             |alt_synch_pipe_ral:ws_dgrp|                                                                                                ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 6 (0)            ; |TOP|TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp                                                                                                                                                                                                                                            ; alt_synch_pipe_ral                ; work         ;
;                |dffpipe_c09:dffpipe15|                                                                                                  ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 6 (6)            ; |TOP|TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15                                                                                                                                                                                                                      ; dffpipe_c09                       ; work         ;
;             |altsyncram_ce41:fifo_ram|                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TOP|TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram                                                                                                                                                                                                                                              ; altsyncram_ce41                   ; work         ;
;             |cmpr_o76:rdempty_eq_comp|                                                                                                  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |TOP|TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|cmpr_o76:rdempty_eq_comp                                                                                                                                                                                                                                              ; cmpr_o76                          ; work         ;
;             |cmpr_o76:wrfull_eq_comp|                                                                                                   ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |TOP|TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|cmpr_o76:wrfull_eq_comp                                                                                                                                                                                                                                               ; cmpr_o76                          ; work         ;
;    |fmc_control:inst|                                                                                                                   ; 319 (319)   ; 160 (160)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 159 (159)    ; 125 (125)         ; 35 (35)          ; |TOP|fmc_control:inst                                                                                                                                                                                                                                                                                                                           ; fmc_control                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 152 (1)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (1)       ; 25 (0)            ; 66 (0)           ; |TOP|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 151 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (0)       ; 25 (0)            ; 66 (0)           ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 151 (0)     ; 91 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (0)       ; 25 (0)            ; 66 (0)           ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 151 (6)     ; 91 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 60 (1)       ; 25 (3)            ; 66 (0)           ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 147 (0)     ; 86 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 22 (0)            ; 66 (0)           ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 147 (105)   ; 86 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (45)      ; 22 (20)           ; 66 (41)          ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 17 (17)          ; |TOP|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 829 (66)    ; 714 (64)                  ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 115 (2)      ; 388 (64)          ; 326 (0)          ; |TOP|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 763 (0)     ; 650 (0)                   ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 113 (0)      ; 324 (0)           ; 326 (0)          ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 763 (238)   ; 650 (208)                 ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 113 (31)     ; 324 (151)         ; 326 (58)         ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 66 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 43 (43)           ; 21 (0)           ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (0)           ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_psc:auto_generated|                                                                                              ; 21 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                                              ; mux_psc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ca24:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ca24:auto_generated                                                                                                                                                 ; altsyncram_ca24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 91 (91)     ; 59 (59)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (31)      ; 10 (10)           ; 50 (50)          ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 186 (1)     ; 176 (1)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 110 (0)           ; 66 (1)           ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 160 (0)     ; 160 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 96 (0)            ; 64 (0)           ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 96 (96)     ; 96 (96)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 93 (93)           ; 3 (3)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 67 (0)      ; 64 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 64 (0)           ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 21 (11)     ; 11 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 10 (0)            ; 1 (1)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (10)           ; 0 (0)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 111 (10)    ; 95 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (10)      ; 0 (0)             ; 95 (0)           ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 5 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_egi:auto_generated                                                             ; cntr_egi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_89j:auto_generated|                                                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                                                      ; cntr_89j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_cgi:auto_generated|                                                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                                            ; cntr_cgi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 22 (22)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 21 (21)          ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 22 (22)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 21 (21)          ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 0 (0)             ; 8 (8)            ; |TOP|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                           ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; DA1_OUTCLK    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA2_OUTCLK    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AD1_OUTCLK    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; AD2_OUTCLK    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA1_OUT[13]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA1_OUT[12]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA1_OUT[11]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA1_OUT[10]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA1_OUT[9]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA1_OUT[8]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA1_OUT[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA1_OUT[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA1_OUT[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA1_OUT[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA1_OUT[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA1_OUT[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA1_OUT[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA1_OUT[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA2_OUT[13]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA2_OUT[12]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA2_OUT[11]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA2_OUT[10]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA2_OUT[9]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA2_OUT[8]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA2_OUT[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA2_OUT[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA2_OUT[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA2_OUT[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA2_OUT[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA2_OUT[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA2_OUT[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DA2_OUT[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_DB[15]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; FPGA_DB[14]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; FPGA_DB[13]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; FPGA_DB[12]   ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; FPGA_DB[11]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; FPGA_DB[10]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; FPGA_DB[9]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; FPGA_DB[8]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; FPGA_DB[7]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; FPGA_DB[6]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; FPGA_DB[5]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; FPGA_DB[4]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; FPGA_DB[3]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; FPGA_DB[2]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; FPGA_DB[1]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; FPGA_DB[0]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CLK           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; FPGA_NL_NADV  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; FPGA_WR_NWE   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; FPGA_CS_NEL   ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; RST           ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; FPGA_RD_NOE   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD2_INPUT_CLK ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; AD1_INPUT_CLK ; Input    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
; AD2_INPUT[0]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD1_INPUT[0]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; AD2_INPUT[1]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD1_INPUT[1]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD2_INPUT[2]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; AD1_INPUT[2]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD2_INPUT[3]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD1_INPUT[3]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD2_INPUT[4]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD1_INPUT[4]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD2_INPUT[5]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD1_INPUT[5]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD2_INPUT[6]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; AD1_INPUT[6]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD2_INPUT[7]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD1_INPUT[7]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD2_INPUT[8]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; AD1_INPUT[8]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD2_INPUT[9]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD1_INPUT[9]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD2_INPUT[10] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD1_INPUT[10] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD1_INPUT[11] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD2_INPUT[11] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; FPGA_DB[15]                                                                                                        ;                   ;         ;
;      - fmc_control:inst|read_data_2__reg[15]                                                                       ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_4__reg[15]                                                                       ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_8__reg[15]                                                                       ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_1__reg[15]                                                                       ; 0                 ; 6       ;
;      - fmc_control:inst|addr[15]                                                                                   ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_5__reg[15]~feeder                                                                ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_7__reg[15]~feeder                                                                ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_9__reg[15]~feeder                                                                ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_6__reg[15]~feeder                                                                ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_3__reg[15]~feeder                                                                ; 0                 ; 6       ;
; FPGA_DB[14]                                                                                                        ;                   ;         ;
;      - fmc_control:inst|read_data_2__reg[14]                                                                       ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_3__reg[14]                                                                       ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_4__reg[14]                                                                       ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_9__reg[14]                                                                       ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_1__reg[14]                                                                       ; 0                 ; 6       ;
;      - fmc_control:inst|addr[14]                                                                                   ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_8__reg[14]~feeder                                                                ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_7__reg[14]~feeder                                                                ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_5__reg[14]~feeder                                                                ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_6__reg[14]~feeder                                                                ; 0                 ; 6       ;
; FPGA_DB[13]                                                                                                        ;                   ;         ;
;      - fmc_control:inst|read_data_2__reg[13]                                                                       ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_1__reg[13]                                                                       ; 0                 ; 6       ;
;      - fmc_control:inst|addr[13]                                                                                   ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_6__reg[13]~feeder                                                                ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_3__reg[13]~feeder                                                                ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_8__reg[13]~feeder                                                                ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_9__reg[13]~feeder                                                                ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_7__reg[13]~feeder                                                                ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_4__reg[13]~feeder                                                                ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_5__reg[13]~feeder                                                                ; 0                 ; 6       ;
; FPGA_DB[12]                                                                                                        ;                   ;         ;
;      - fmc_control:inst|read_data_7__reg[12]                                                                       ; 1                 ; 6       ;
;      - fmc_control:inst|read_data_8__reg[12]                                                                       ; 1                 ; 6       ;
;      - fmc_control:inst|read_data_1__reg[12]                                                                       ; 1                 ; 6       ;
;      - fmc_control:inst|addr[12]                                                                                   ; 1                 ; 6       ;
;      - fmc_control:inst|read_data_9__reg[12]~feeder                                                                ; 1                 ; 6       ;
;      - fmc_control:inst|read_data_5__reg[12]~feeder                                                                ; 1                 ; 6       ;
;      - fmc_control:inst|read_data_4__reg[12]~feeder                                                                ; 1                 ; 6       ;
;      - fmc_control:inst|read_data_6__reg[12]~feeder                                                                ; 1                 ; 6       ;
;      - fmc_control:inst|read_data_2__reg[12]~feeder                                                                ; 1                 ; 6       ;
;      - fmc_control:inst|read_data_3__reg[12]~feeder                                                                ; 1                 ; 6       ;
; FPGA_DB[11]                                                                                                        ;                   ;         ;
;      - fmc_control:inst|read_data_4__reg[11]                                                                       ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_5__reg[11]                                                                       ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_8__reg[11]                                                                       ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_9__reg[11]                                                                       ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_1__reg[11]                                                                       ; 0                 ; 6       ;
;      - fmc_control:inst|addr[11]                                                                                   ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_2__reg[11]~feeder                                                                ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_6__reg[11]~feeder                                                                ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_7__reg[11]~feeder                                                                ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_3__reg[11]~feeder                                                                ; 0                 ; 6       ;
; FPGA_DB[10]                                                                                                        ;                   ;         ;
;      - fmc_control:inst|read_data_3__reg[10]                                                                       ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_6__reg[10]                                                                       ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_7__reg[10]                                                                       ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_1__reg[10]                                                                       ; 0                 ; 6       ;
;      - fmc_control:inst|addr[10]                                                                                   ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_4__reg[10]~feeder                                                                ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_8__reg[10]~feeder                                                                ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_5__reg[10]~feeder                                                                ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_9__reg[10]~feeder                                                                ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_2__reg[10]~feeder                                                                ; 0                 ; 6       ;
; FPGA_DB[9]                                                                                                         ;                   ;         ;
;      - fmc_control:inst|read_data_2__reg[9]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_1__reg[9]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|addr[9]                                                                                    ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_4__reg[9]~feeder                                                                 ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_9__reg[9]~feeder                                                                 ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_5__reg[9]~feeder                                                                 ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_7__reg[9]~feeder                                                                 ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_8__reg[9]~feeder                                                                 ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_6__reg[9]~feeder                                                                 ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_3__reg[9]~feeder                                                                 ; 0                 ; 6       ;
; FPGA_DB[8]                                                                                                         ;                   ;         ;
;      - fmc_control:inst|read_data_2__reg[8]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_3__reg[8]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_4__reg[8]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_6__reg[8]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_8__reg[8]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_9__reg[8]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_1__reg[8]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|addr[8]                                                                                    ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_5__reg[8]~feeder                                                                 ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_7__reg[8]~feeder                                                                 ; 0                 ; 6       ;
; FPGA_DB[7]                                                                                                         ;                   ;         ;
;      - fmc_control:inst|read_data_6__reg[7]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_7__reg[7]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_9__reg[7]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_1__reg[7]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|addr[7]                                                                                    ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_8__reg[7]~feeder                                                                 ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_5__reg[7]~feeder                                                                 ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_4__reg[7]~feeder                                                                 ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_3__reg[7]~feeder                                                                 ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_2__reg[7]~feeder                                                                 ; 0                 ; 6       ;
; FPGA_DB[6]                                                                                                         ;                   ;         ;
;      - fmc_control:inst|read_data_2__reg[6]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_4__reg[6]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_9__reg[6]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_1__reg[6]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|addr[6]                                                                                    ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_8__reg[6]~feeder                                                                 ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_6__reg[6]~feeder                                                                 ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_7__reg[6]~feeder                                                                 ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_3__reg[6]~feeder                                                                 ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_5__reg[6]~feeder                                                                 ; 0                 ; 6       ;
; FPGA_DB[5]                                                                                                         ;                   ;         ;
;      - fmc_control:inst|read_data_5__reg[5]                                                                        ; 1                 ; 6       ;
;      - fmc_control:inst|read_data_7__reg[5]                                                                        ; 1                 ; 6       ;
;      - fmc_control:inst|read_data_8__reg[5]                                                                        ; 1                 ; 6       ;
;      - fmc_control:inst|read_data_1__reg[5]                                                                        ; 1                 ; 6       ;
;      - fmc_control:inst|addr[5]                                                                                    ; 1                 ; 6       ;
;      - fmc_control:inst|read_data_4__reg[5]~feeder                                                                 ; 1                 ; 6       ;
;      - fmc_control:inst|read_data_9__reg[5]~feeder                                                                 ; 1                 ; 6       ;
;      - fmc_control:inst|read_data_3__reg[5]~feeder                                                                 ; 1                 ; 6       ;
;      - fmc_control:inst|read_data_6__reg[5]~feeder                                                                 ; 1                 ; 6       ;
;      - fmc_control:inst|read_data_2__reg[5]~feeder                                                                 ; 1                 ; 6       ;
; FPGA_DB[4]                                                                                                         ;                   ;         ;
;      - fmc_control:inst|read_data_2__reg[4]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_3__reg[4]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_4__reg[4]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_6__reg[4]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_7__reg[4]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_9__reg[4]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_1__reg[4]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|addr[4]                                                                                    ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_8__reg[4]~feeder                                                                 ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_5__reg[4]~feeder                                                                 ; 0                 ; 6       ;
; FPGA_DB[3]                                                                                                         ;                   ;         ;
;      - fmc_control:inst|read_data_1__reg[3]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_3__reg[3]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_4__reg[3]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_9__reg[3]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|addr[3]                                                                                    ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_5__reg[3]~feeder                                                                 ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_7__reg[3]~feeder                                                                 ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_6__reg[3]~feeder                                                                 ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_2__reg[3]~feeder                                                                 ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_8__reg[3]~feeder                                                                 ; 0                 ; 6       ;
; FPGA_DB[2]                                                                                                         ;                   ;         ;
;      - fmc_control:inst|read_data_1__reg[2]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_2__reg[2]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_3__reg[2]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_6__reg[2]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_8__reg[2]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_9__reg[2]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|addr[2]                                                                                    ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_7__reg[2]~feeder                                                                 ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_4__reg[2]~feeder                                                                 ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_5__reg[2]~feeder                                                                 ; 0                 ; 6       ;
; FPGA_DB[1]                                                                                                         ;                   ;         ;
;      - fmc_control:inst|read_data_1__reg[1]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_2__reg[1]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_3__reg[1]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|addr[1]                                                                                    ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_7__reg[1]~feeder                                                                 ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_5__reg[1]~feeder                                                                 ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_8__reg[1]~feeder                                                                 ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_6__reg[1]~feeder                                                                 ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_9__reg[1]~feeder                                                                 ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_4__reg[1]~feeder                                                                 ; 0                 ; 6       ;
; FPGA_DB[0]                                                                                                         ;                   ;         ;
;      - fmc_control:inst|read_data_1__reg[0]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_4__reg[0]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_6__reg[0]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_7__reg[0]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_8__reg[0]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_9__reg[0]                                                                        ; 0                 ; 6       ;
;      - fmc_control:inst|addr[0]                                                                                    ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_5__reg[0]~feeder                                                                 ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_2__reg[0]~feeder                                                                 ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_3__reg[0]~feeder                                                                 ; 0                 ; 6       ;
; CLK                                                                                                                ;                   ;         ;
; FPGA_NL_NADV                                                                                                       ;                   ;         ;
;      - DA_FREQ_WORD:u_DA_FREQ_WORD|always0~0                                                                       ; 1                 ; 6       ;
;      - fmc_control:inst|fmc_rd_en                                                                                  ; 1                 ; 6       ;
;      - fmc_control:inst|addr~0                                                                                     ; 1                 ; 6       ;
;      - AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTL[15]~0                                                                  ; 1                 ; 6       ;
;      - MASTER_CTRL:inst3|always0~2                                                                                 ; 1                 ; 6       ;
;      - DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[15]~2                                                                  ; 1                 ; 6       ;
;      - DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[15]~2                                                                  ; 1                 ; 6       ;
;      - DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[15]~2                                                                  ; 1                 ; 6       ;
;      - AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[15]~2                                                                  ; 1                 ; 6       ;
;      - fmc_control:inst|read_data_5__reg[15]~2                                                                     ; 1                 ; 6       ;
; FPGA_WR_NWE                                                                                                        ;                   ;         ;
;      - DA_FREQ_WORD:u_DA_FREQ_WORD|always0~0                                                                       ; 0                 ; 6       ;
;      - AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTL[15]~0                                                                  ; 0                 ; 6       ;
;      - MASTER_CTRL:inst3|always0~2                                                                                 ; 0                 ; 6       ;
;      - DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[15]~2                                                                  ; 0                 ; 6       ;
;      - DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[15]~2                                                                  ; 0                 ; 6       ;
;      - DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[15]~2                                                                  ; 0                 ; 6       ;
;      - AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[15]~2                                                                  ; 0                 ; 6       ;
;      - fmc_control:inst|read_data_5__reg[15]~2                                                                     ; 0                 ; 6       ;
; FPGA_CS_NEL                                                                                                        ;                   ;         ;
;      - DA_FREQ_WORD:u_DA_FREQ_WORD|always0~0                                                                       ; 1                 ; 6       ;
;      - fmc_control:inst|fmc_rd_en                                                                                  ; 1                 ; 6       ;
;      - fmc_control:inst|addr~0                                                                                     ; 1                 ; 6       ;
;      - AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTL[15]~1                                                                  ; 1                 ; 6       ;
;      - AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|always0~0                                                                 ; 1                 ; 6       ;
;      - MASTER_CTRL:inst3|always0~2                                                                                 ; 1                 ; 6       ;
;      - DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[15]~2                                                                  ; 1                 ; 6       ;
;      - DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[15]~2                                                                  ; 1                 ; 6       ;
;      - DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[15]~2                                                                  ; 1                 ; 6       ;
;      - AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[15]~2                                                                  ; 1                 ; 6       ;
;      - AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2                                                   ; 1                 ; 6       ;
;      - AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2                                                   ; 1                 ; 6       ;
;      - AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2                                                   ; 1                 ; 6       ;
;      - AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2                                                   ; 1                 ; 6       ;
;      - AD_DATA_DEAL:u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2                                                         ; 1                 ; 6       ;
;      - AD_DATA_DEAL:u_AD_DATA_DEAL|AD1_FLAG_SHOW[15]~2                                                             ; 1                 ; 6       ;
;      - fmc_control:inst|read_data_5__reg[15]~2                                                                     ; 1                 ; 6       ;
; RST                                                                                                                ;                   ;         ;
; FPGA_RD_NOE                                                                                                        ;                   ;         ;
;      - fmc_control:inst|fmc_rd_en                                                                                  ; 0                 ; 6       ;
; AD2_INPUT_CLK                                                                                                      ;                   ;         ;
;      - inst4                                                                                                       ; 0                 ; 0       ;
;      - CNT32:u_AD2_CNT32|Q1[0]                                                                                     ; 0                 ; 0       ;
;      - CNT32:u_AD2_CNT32|Q1[15]                                                                                    ; 0                 ; 0       ;
;      - CNT32:u_AD2_CNT32|Q1[31]                                                                                    ; 0                 ; 0       ;
;      - CNT32:u_AD2_CNT32|Q1[14]                                                                                    ; 0                 ; 0       ;
;      - CNT32:u_AD2_CNT32|Q1[30]                                                                                    ; 0                 ; 0       ;
;      - CNT32:u_AD2_CNT32|Q1[13]                                                                                    ; 0                 ; 0       ;
;      - CNT32:u_AD2_CNT32|Q1[29]                                                                                    ; 0                 ; 0       ;
;      - CNT32:u_AD2_CNT32|Q1[12]                                                                                    ; 0                 ; 0       ;
;      - CNT32:u_AD2_CNT32|Q1[28]                                                                                    ; 0                 ; 0       ;
;      - CNT32:u_AD2_CNT32|Q1[11]                                                                                    ; 0                 ; 0       ;
;      - CNT32:u_AD2_CNT32|Q1[27]                                                                                    ; 0                 ; 0       ;
;      - CNT32:u_AD2_CNT32|Q1[10]                                                                                    ; 0                 ; 0       ;
;      - CNT32:u_AD2_CNT32|Q1[26]                                                                                    ; 0                 ; 0       ;
;      - CNT32:u_AD2_CNT32|Q1[9]                                                                                     ; 0                 ; 0       ;
;      - CNT32:u_AD2_CNT32|Q1[25]                                                                                    ; 0                 ; 0       ;
;      - CNT32:u_AD2_CNT32|Q1[8]                                                                                     ; 0                 ; 0       ;
;      - CNT32:u_AD2_CNT32|Q1[24]                                                                                    ; 0                 ; 0       ;
;      - CNT32:u_AD2_CNT32|Q1[7]                                                                                     ; 0                 ; 0       ;
;      - CNT32:u_AD2_CNT32|Q1[23]                                                                                    ; 0                 ; 0       ;
;      - CNT32:u_AD2_CNT32|Q1[6]                                                                                     ; 0                 ; 0       ;
;      - CNT32:u_AD2_CNT32|Q1[22]                                                                                    ; 0                 ; 0       ;
;      - CNT32:u_AD2_CNT32|Q1[5]                                                                                     ; 0                 ; 0       ;
;      - CNT32:u_AD2_CNT32|Q1[21]                                                                                    ; 0                 ; 0       ;
;      - CNT32:u_AD2_CNT32|Q1[4]                                                                                     ; 0                 ; 0       ;
;      - CNT32:u_AD2_CNT32|Q1[20]                                                                                    ; 0                 ; 0       ;
;      - CNT32:u_AD2_CNT32|Q1[3]                                                                                     ; 0                 ; 0       ;
;      - CNT32:u_AD2_CNT32|Q1[19]                                                                                    ; 0                 ; 0       ;
;      - CNT32:u_AD2_CNT32|Q1[2]                                                                                     ; 0                 ; 0       ;
;      - CNT32:u_AD2_CNT32|Q1[18]                                                                                    ; 0                 ; 0       ;
;      - CNT32:u_AD2_CNT32|Q1[1]                                                                                     ; 0                 ; 0       ;
;      - CNT32:u_AD2_CNT32|Q1[17]                                                                                    ; 0                 ; 0       ;
;      - CNT32:u_AD2_CNT32|Q1[16]                                                                                    ; 0                 ; 0       ;
; AD1_INPUT_CLK                                                                                                      ;                   ;         ;
;      - inst13                                                                                                      ; 1                 ; 0       ;
;      - CNT32:u_AD1_CNT32|Q1[0]                                                                                     ; 1                 ; 0       ;
;      - CNT32:u_AD1_CNT32|Q1[15]                                                                                    ; 1                 ; 0       ;
;      - CNT32:u_AD1_CNT32|Q1[31]                                                                                    ; 1                 ; 0       ;
;      - CNT32:u_AD1_CNT32|Q1[14]                                                                                    ; 1                 ; 0       ;
;      - CNT32:u_AD1_CNT32|Q1[30]                                                                                    ; 1                 ; 0       ;
;      - CNT32:u_AD1_CNT32|Q1[13]                                                                                    ; 1                 ; 0       ;
;      - CNT32:u_AD1_CNT32|Q1[29]                                                                                    ; 1                 ; 0       ;
;      - CNT32:u_AD1_CNT32|Q1[12]                                                                                    ; 1                 ; 0       ;
;      - CNT32:u_AD1_CNT32|Q1[28]                                                                                    ; 1                 ; 0       ;
;      - CNT32:u_AD1_CNT32|Q1[11]                                                                                    ; 1                 ; 0       ;
;      - CNT32:u_AD1_CNT32|Q1[27]                                                                                    ; 1                 ; 0       ;
;      - CNT32:u_AD1_CNT32|Q1[10]                                                                                    ; 1                 ; 0       ;
;      - CNT32:u_AD1_CNT32|Q1[26]                                                                                    ; 1                 ; 0       ;
;      - CNT32:u_AD1_CNT32|Q1[9]                                                                                     ; 1                 ; 0       ;
;      - CNT32:u_AD1_CNT32|Q1[25]                                                                                    ; 1                 ; 0       ;
;      - CNT32:u_AD1_CNT32|Q1[8]                                                                                     ; 1                 ; 0       ;
;      - CNT32:u_AD1_CNT32|Q1[24]                                                                                    ; 1                 ; 0       ;
;      - CNT32:u_AD1_CNT32|Q1[7]                                                                                     ; 1                 ; 0       ;
;      - CNT32:u_AD1_CNT32|Q1[23]                                                                                    ; 1                 ; 0       ;
;      - CNT32:u_AD1_CNT32|Q1[6]                                                                                     ; 1                 ; 0       ;
;      - CNT32:u_AD1_CNT32|Q1[22]                                                                                    ; 1                 ; 0       ;
;      - CNT32:u_AD1_CNT32|Q1[5]                                                                                     ; 1                 ; 0       ;
;      - CNT32:u_AD1_CNT32|Q1[21]                                                                                    ; 1                 ; 0       ;
;      - CNT32:u_AD1_CNT32|Q1[4]                                                                                     ; 1                 ; 0       ;
;      - CNT32:u_AD1_CNT32|Q1[20]                                                                                    ; 1                 ; 0       ;
;      - CNT32:u_AD1_CNT32|Q1[3]                                                                                     ; 1                 ; 0       ;
;      - CNT32:u_AD1_CNT32|Q1[19]                                                                                    ; 1                 ; 0       ;
;      - CNT32:u_AD1_CNT32|Q1[2]                                                                                     ; 1                 ; 0       ;
;      - CNT32:u_AD1_CNT32|Q1[18]                                                                                    ; 1                 ; 0       ;
;      - CNT32:u_AD1_CNT32|Q1[1]                                                                                     ; 1                 ; 0       ;
;      - CNT32:u_AD1_CNT32|Q1[17]                                                                                    ; 1                 ; 0       ;
;      - CNT32:u_AD1_CNT32|Q1[16]                                                                                    ; 1                 ; 0       ;
; AD2_INPUT[0]                                                                                                       ;                   ;         ;
;      - TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; AD1_INPUT[0]                                                                                                       ;                   ;         ;
;      - TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0 ; 1                 ; 6       ;
; AD2_INPUT[1]                                                                                                       ;                   ;         ;
;      - TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; AD1_INPUT[1]                                                                                                       ;                   ;         ;
;      - TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; AD2_INPUT[2]                                                                                                       ;                   ;         ;
;      - TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0 ; 1                 ; 6       ;
; AD1_INPUT[2]                                                                                                       ;                   ;         ;
;      - TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; AD2_INPUT[3]                                                                                                       ;                   ;         ;
;      - TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; AD1_INPUT[3]                                                                                                       ;                   ;         ;
;      - TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; AD2_INPUT[4]                                                                                                       ;                   ;         ;
;      - TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; AD1_INPUT[4]                                                                                                       ;                   ;         ;
;      - TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; AD2_INPUT[5]                                                                                                       ;                   ;         ;
;      - TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; AD1_INPUT[5]                                                                                                       ;                   ;         ;
;      - TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; AD2_INPUT[6]                                                                                                       ;                   ;         ;
;      - TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0 ; 1                 ; 6       ;
; AD1_INPUT[6]                                                                                                       ;                   ;         ;
;      - TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; AD2_INPUT[7]                                                                                                       ;                   ;         ;
;      - TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; AD1_INPUT[7]                                                                                                       ;                   ;         ;
;      - TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; AD2_INPUT[8]                                                                                                       ;                   ;         ;
;      - TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0 ; 1                 ; 6       ;
; AD1_INPUT[8]                                                                                                       ;                   ;         ;
;      - TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; AD2_INPUT[9]                                                                                                       ;                   ;         ;
;      - TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9 ; 0                 ; 6       ;
; AD1_INPUT[9]                                                                                                       ;                   ;         ;
;      - TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9 ; 0                 ; 6       ;
; AD2_INPUT[10]                                                                                                      ;                   ;         ;
;      - TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9 ; 0                 ; 6       ;
; AD1_INPUT[10]                                                                                                      ;                   ;         ;
;      - TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9 ; 0                 ; 6       ;
; AD1_INPUT[11]                                                                                                      ;                   ;         ;
;      - TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9 ; 0                 ; 6       ;
; AD2_INPUT[11]                                                                                                      ;                   ;         ;
;      - TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a9 ; 0                 ; 6       ;
+--------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; AD1_INPUT_CLK                                                                                                                                                                                                                                                                                                                                               ; PIN_D15            ; 33      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; AD2_INPUT_CLK                                                                                                                                                                                                                                                                                                                                               ; PIN_D16            ; 33      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; AD_DATA_DEAL:u_AD_DATA_DEAL|AD1_FIFO_DATA_OUT[15]~2                                                                                                                                                                                                                                                                                                         ; LCCOMB_X12_Y11_N14 ; 12      ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; AD_DATA_DEAL:u_AD_DATA_DEAL|AD1_FLAG_SHOW[15]~2                                                                                                                                                                                                                                                                                                             ; LCCOMB_X12_Y11_N24 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; AD_DATA_DEAL:u_AD_DATA_DEAL|AD2_FIFO_DATA_OUT[15]~0                                                                                                                                                                                                                                                                                                         ; LCCOMB_X13_Y10_N8  ; 12      ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; AD_DATA_DEAL:u_AD_DATA_DEAL|AD2_FLAG_SHOW[15]~0                                                                                                                                                                                                                                                                                                             ; LCCOMB_X13_Y10_N20 ; 1       ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0                                                                                                                                                                                                                                                                                                     ; LCCOMB_X10_Y10_N0  ; 16      ; Latch enable               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0                                                                                                                                                                                                                                                                                                     ; LCCOMB_X10_Y10_N26 ; 16      ; Latch enable               ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0                                                                                                                                                                                                                                                                                                     ; LCCOMB_X13_Y10_N22 ; 16      ; Latch enable               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|AD2_FREQ_DATA_L[15]~0                                                                                                                                                                                                                                                                                                     ; LCCOMB_X13_Y10_N28 ; 16      ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_H[15]~2                                                                                                                                                                                                                                                                                                   ; LCCOMB_X8_Y10_N20  ; 16      ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE1_FREQ_DATA_L[15]~2                                                                                                                                                                                                                                                                                                   ; LCCOMB_X8_Y10_N2   ; 16      ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_H[15]~2                                                                                                                                                                                                                                                                                                   ; LCCOMB_X8_Y10_N24  ; 16      ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|BASE2_FREQ_DATA_L[15]~2                                                                                                                                                                                                                                                                                                   ; LCCOMB_X8_Y10_N22  ; 16      ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTH[15]~2                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X8_Y10_N28  ; 32      ; Clock enable, Latch enable ; no     ; --                   ; --               ; --                        ;
; AD_FREQ_WORD:u_AD_FREQ_WORD|AD1_OUTL[15]~0                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X12_Y11_N26 ; 32      ; Clock enable, Latch enable ; no     ; --                   ; --               ; --                        ;
; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTH[15]~0                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X13_Y10_N2  ; 32      ; Clock enable, Latch enable ; no     ; --                   ; --               ; --                        ;
; AD_FREQ_WORD:u_AD_FREQ_WORD|AD2_OUTL[15]~1                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X8_Y10_N10  ; 32      ; Clock enable, Latch enable ; no     ; --                   ; --               ; --                        ;
; CLK                                                                                                                                                                                                                                                                                                                                                         ; PIN_E1             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTH[15]~2                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X8_Y10_N30  ; 32      ; Clock enable, Latch enable ; no     ; --                   ; --               ; --                        ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA1_OUTL[15]~2                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X8_Y10_N8   ; 32      ; Clock enable, Latch enable ; no     ; --                   ; --               ; --                        ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTH[15]~2                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X8_Y10_N18  ; 32      ; Clock enable, Latch enable ; no     ; --                   ; --               ; --                        ;
; DA_FREQ_WORD:u_DA_FREQ_WORD|DA2_OUTL[15]~0                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X8_Y10_N6   ; 16      ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; FREQ_DEV:u_AD1_DEV|FREQ_OUT                                                                                                                                                                                                                                                                                                                                 ; FF_X28_Y10_N9      ; 61      ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; FREQ_DEV:u_AD2_DEV|FREQ_OUT                                                                                                                                                                                                                                                                                                                                 ; FF_X26_Y4_N17      ; 61      ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; FREQ_DEV:u_DA1_DEV|FREQ_OUT                                                                                                                                                                                                                                                                                                                                 ; FF_X13_Y4_N25      ; 12      ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; FREQ_DEV:u_DA2_DEV|FREQ_OUT                                                                                                                                                                                                                                                                                                                                 ; FF_X33_Y12_N17     ; 12      ; Clock                      ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; MASTER_CTRL:inst3|CTRL_DATA[0]                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X9_Y7_N0    ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MASTER_CTRL:inst3|CTRL_DATA[10]                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X9_Y7_N16   ; 66      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; MASTER_CTRL:inst3|CTRL_DATA[1]                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X9_Y7_N10   ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MASTER_CTRL:inst3|CTRL_DATA[2]                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X9_Y7_N12   ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MASTER_CTRL:inst3|CTRL_DATA[3]                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X9_Y7_N22   ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; MASTER_CTRL:inst3|CTRL_DATA[8]                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X9_Y7_N2    ; 66      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; MASTER_CTRL:inst3|always0~2                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X8_Y10_N4   ; 32      ; Clock enable, Latch enable ; no     ; --                   ; --               ; --                        ;
; MYPLL:inst1|altpll:altpll_component|MYPLL_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                                            ; PLL_1              ; 877     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; RST                                                                                                                                                                                                                                                                                                                                                         ; PIN_E16            ; 145     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                          ; LCCOMB_X19_Y9_N30  ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                          ; LCCOMB_X23_Y6_N0   ; 19      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|valid_rdreq~0                                                                                                                                                                                                                                                                          ; LCCOMB_X18_Y10_N16 ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                          ; LCCOMB_X16_Y10_N2  ; 19      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0     ; 420     ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; fmc_control:inst|addr~0                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X8_Y10_N12  ; 16      ; Latch enable               ; no     ; --                   ; --               ; --                        ;
; fmc_control:inst|fmc_rd_en                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X8_Y10_N26  ; 25      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; fmc_control:inst|fmc_rd_en                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X8_Y10_N26  ; 100     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; fmc_control:inst|rd_data_reg[15]~0                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X12_Y11_N18 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fmc_control:inst|read_data_5__reg[15]~2                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X8_Y10_N14  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; inst13                                                                                                                                                                                                                                                                                                                                                      ; FF_X12_Y9_N1       ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; inst4                                                                                                                                                                                                                                                                                                                                                       ; FF_X14_Y8_N17      ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X22_Y13_N19     ; 27      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X25_Y11_N22 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X25_Y11_N16 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X17_Y13_N18 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X25_Y11_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                            ; LCCOMB_X22_Y13_N30 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                              ; FF_X21_Y12_N1      ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                              ; FF_X21_Y12_N15     ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                              ; LCCOMB_X22_Y12_N28 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16              ; LCCOMB_X25_Y11_N20 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19              ; LCCOMB_X24_Y11_N22 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X24_Y13_N2  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~17      ; LCCOMB_X23_Y16_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~13 ; LCCOMB_X25_Y16_N14 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~20 ; LCCOMB_X23_Y16_N24 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X18_Y13_N21     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X24_Y13_N9      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X24_Y13_N29     ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X23_Y13_N25     ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X24_Y13_N16 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X19_Y12_N17     ; 36      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X25_Y11_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                                                       ; LCCOMB_X22_Y18_N6  ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                                                       ; LCCOMB_X22_Y18_N28 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                     ; FF_X22_Y18_N23     ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                    ; LCCOMB_X23_Y17_N26 ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                     ; LCCOMB_X19_Y15_N28 ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                     ; LCCOMB_X19_Y15_N14 ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                       ; FF_X23_Y12_N1      ; 249     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]~1                                                                                                                                                                                              ; LCCOMB_X13_Y18_N30 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~4                                                                                                                                                                                  ; LCCOMB_X23_Y17_N4  ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                   ; LCCOMB_X23_Y17_N10 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                                                                                       ; LCCOMB_X25_Y12_N8  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                             ; LCCOMB_X19_Y14_N0  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated|counter_reg_bit[4]~0                                                                        ; LCCOMB_X25_Y12_N12 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                                                                           ; LCCOMB_X23_Y14_N2  ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                              ; LCCOMB_X19_Y14_N30 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                   ; LCCOMB_X19_Y14_N2  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~8                                                                                                                                                                                                              ; LCCOMB_X28_Y17_N24 ; 4       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]~9                                                                                                                                                                                                              ; LCCOMB_X28_Y17_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~5                                                                                                                                                                                                         ; LCCOMB_X28_Y17_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                                           ; LCCOMB_X22_Y17_N2  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]~34                                                                                                                                                                                                                          ; LCCOMB_X19_Y15_N0  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                                      ; LCCOMB_X19_Y15_N4  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                               ; LCCOMB_X23_Y13_N18 ; 120     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                             ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0                          ; LCCOMB_X10_Y10_N0  ; 16      ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0                          ; LCCOMB_X10_Y10_N26 ; 16      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0                          ; LCCOMB_X13_Y10_N22 ; 16      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; FREQ_DEV:u_AD1_DEV|FREQ_OUT                                                      ; FF_X28_Y10_N9      ; 61      ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; FREQ_DEV:u_AD2_DEV|FREQ_OUT                                                      ; FF_X26_Y4_N17      ; 61      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; FREQ_DEV:u_DA1_DEV|FREQ_OUT                                                      ; FF_X13_Y4_N25      ; 12      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; FREQ_DEV:u_DA2_DEV|FREQ_OUT                                                      ; FF_X33_Y12_N17     ; 12      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; MYPLL:inst1|altpll:altpll_component|MYPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 877     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                     ; JTAG_X1_Y12_N0     ; 420     ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; fmc_control:inst|fmc_rd_en                                                       ; LCCOMB_X8_Y10_N26  ; 100     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
+----------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF               ; Location                                                       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; SINROM:inst14|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; ROM              ; Single Clock ; 1024         ; 14           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 14336 ; 1024                        ; 14                          ; --                          ; --                          ; 14336               ; 2    ; ../script/sin.mif ; M9K_X27_Y23_N0, M9K_X27_Y22_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; SINROM:inst6|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|ALTSYNCRAM                                                                                                                ; AUTO ; ROM              ; Single Clock ; 1024         ; 14           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 14336 ; 1024                        ; 14                          ; --                          ; --                          ; 14336               ; 2    ; ../script/sin.mif ; M9K_X27_Y21_N0, M9K_X27_Y20_N0                                 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 12           ; 1024         ; 12           ; yes                    ; no                      ; yes                    ; yes                     ; 12288 ; 1024                        ; 12                          ; 1024                        ; 12                          ; 12288               ; 2    ; None              ; M9K_X27_Y8_N0, M9K_X27_Y9_N0                                   ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 12           ; 1024         ; 12           ; yes                    ; no                      ; yes                    ; yes                     ; 12288 ; 1024                        ; 12                          ; 1024                        ; 12                          ; 12288               ; 2    ; None              ; M9K_X15_Y9_N0, M9K_X15_Y10_N0                                  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ca24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4    ; None              ; M9K_X15_Y14_N0, M9K_X15_Y15_N0, M9K_X15_Y17_N0, M9K_X15_Y16_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------------+----------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |TOP|SINROM:inst6|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|ALTSYNCRAM                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00001000000000) (1000) (512) (200)    ;(00001000000011) (1003) (515) (203)   ;(00001000000110) (1006) (518) (206)   ;(00001000001001) (1011) (521) (209)   ;(00001000001100) (1014) (524) (20C)   ;(00001000001111) (1017) (527) (20F)   ;(00001000010010) (1022) (530) (212)   ;(00001000010101) (1025) (533) (215)   ;
;8;(00001000011001) (1031) (537) (219)    ;(00001000011100) (1034) (540) (21C)   ;(00001000011111) (1037) (543) (21F)   ;(00001000100010) (1042) (546) (222)   ;(00001000100101) (1045) (549) (225)   ;(00001000101000) (1050) (552) (228)   ;(00001000101011) (1053) (555) (22B)   ;(00001000101111) (1057) (559) (22F)   ;
;16;(00001000110010) (1062) (562) (232)    ;(00001000110101) (1065) (565) (235)   ;(00001000111000) (1070) (568) (238)   ;(00001000111011) (1073) (571) (23B)   ;(00001000111110) (1076) (574) (23E)   ;(00001001000001) (1101) (577) (241)   ;(00001001000100) (1104) (580) (244)   ;(00001001000111) (1107) (583) (247)   ;
;24;(00001001001011) (1113) (587) (24B)    ;(00001001001110) (1116) (590) (24E)   ;(00001001010001) (1121) (593) (251)   ;(00001001010100) (1124) (596) (254)   ;(00001001010111) (1127) (599) (257)   ;(00001001011010) (1132) (602) (25A)   ;(00001001011101) (1135) (605) (25D)   ;(00001001100000) (1140) (608) (260)   ;
;32;(00001001100011) (1143) (611) (263)    ;(00001001100110) (1146) (614) (266)   ;(00001001101001) (1151) (617) (269)   ;(00001001101101) (1155) (621) (26D)   ;(00001001110000) (1160) (624) (270)   ;(00001001110011) (1163) (627) (273)   ;(00001001110110) (1166) (630) (276)   ;(00001001111001) (1171) (633) (279)   ;
;40;(00001001111100) (1174) (636) (27C)    ;(00001001111111) (1177) (639) (27F)   ;(00001010000010) (1202) (642) (282)   ;(00001010000101) (1205) (645) (285)   ;(00001010001000) (1210) (648) (288)   ;(00001010001011) (1213) (651) (28B)   ;(00001010001110) (1216) (654) (28E)   ;(00001010010001) (1221) (657) (291)   ;
;48;(00001010010100) (1224) (660) (294)    ;(00001010010111) (1227) (663) (297)   ;(00001010011010) (1232) (666) (29A)   ;(00001010011101) (1235) (669) (29D)   ;(00001010100000) (1240) (672) (2A0)   ;(00001010100011) (1243) (675) (2A3)   ;(00001010100110) (1246) (678) (2A6)   ;(00001010101001) (1251) (681) (2A9)   ;
;56;(00001010101100) (1254) (684) (2AC)    ;(00001010101111) (1257) (687) (2AF)   ;(00001010110010) (1262) (690) (2B2)   ;(00001010110101) (1265) (693) (2B5)   ;(00001010111000) (1270) (696) (2B8)   ;(00001010111011) (1273) (699) (2BB)   ;(00001010111101) (1275) (701) (2BD)   ;(00001011000000) (1300) (704) (2C0)   ;
;64;(00001011000011) (1303) (707) (2C3)    ;(00001011000110) (1306) (710) (2C6)   ;(00001011001001) (1311) (713) (2C9)   ;(00001011001100) (1314) (716) (2CC)   ;(00001011001111) (1317) (719) (2CF)   ;(00001011010010) (1322) (722) (2D2)   ;(00001011010101) (1325) (725) (2D5)   ;(00001011010111) (1327) (727) (2D7)   ;
;72;(00001011011010) (1332) (730) (2DA)    ;(00001011011101) (1335) (733) (2DD)   ;(00001011100000) (1340) (736) (2E0)   ;(00001011100011) (1343) (739) (2E3)   ;(00001011100101) (1345) (741) (2E5)   ;(00001011101000) (1350) (744) (2E8)   ;(00001011101011) (1353) (747) (2EB)   ;(00001011101110) (1356) (750) (2EE)   ;
;80;(00001011110001) (1361) (753) (2F1)    ;(00001011110011) (1363) (755) (2F3)   ;(00001011110110) (1366) (758) (2F6)   ;(00001011111001) (1371) (761) (2F9)   ;(00001011111100) (1374) (764) (2FC)   ;(00001011111110) (1376) (766) (2FE)   ;(00001100000001) (1401) (769) (301)   ;(00001100000100) (1404) (772) (304)   ;
;88;(00001100000110) (1406) (774) (306)    ;(00001100001001) (1411) (777) (309)   ;(00001100001100) (1414) (780) (30C)   ;(00001100001110) (1416) (782) (30E)   ;(00001100010001) (1421) (785) (311)   ;(00001100010100) (1424) (788) (314)   ;(00001100010110) (1426) (790) (316)   ;(00001100011001) (1431) (793) (319)   ;
;96;(00001100011100) (1434) (796) (31C)    ;(00001100011110) (1436) (798) (31E)   ;(00001100100001) (1441) (801) (321)   ;(00001100100011) (1443) (803) (323)   ;(00001100100110) (1446) (806) (326)   ;(00001100101001) (1451) (809) (329)   ;(00001100101011) (1453) (811) (32B)   ;(00001100101110) (1456) (814) (32E)   ;
;104;(00001100110000) (1460) (816) (330)    ;(00001100110011) (1463) (819) (333)   ;(00001100110101) (1465) (821) (335)   ;(00001100111000) (1470) (824) (338)   ;(00001100111010) (1472) (826) (33A)   ;(00001100111101) (1475) (829) (33D)   ;(00001100111111) (1477) (831) (33F)   ;(00001101000010) (1502) (834) (342)   ;
;112;(00001101000100) (1504) (836) (344)    ;(00001101000110) (1506) (838) (346)   ;(00001101001001) (1511) (841) (349)   ;(00001101001011) (1513) (843) (34B)   ;(00001101001110) (1516) (846) (34E)   ;(00001101010000) (1520) (848) (350)   ;(00001101010010) (1522) (850) (352)   ;(00001101010101) (1525) (853) (355)   ;
;120;(00001101010111) (1527) (855) (357)    ;(00001101011001) (1531) (857) (359)   ;(00001101011100) (1534) (860) (35C)   ;(00001101011110) (1536) (862) (35E)   ;(00001101100000) (1540) (864) (360)   ;(00001101100010) (1542) (866) (362)   ;(00001101100101) (1545) (869) (365)   ;(00001101100111) (1547) (871) (367)   ;
;128;(00001101101001) (1551) (873) (369)    ;(00001101101011) (1553) (875) (36B)   ;(00001101101110) (1556) (878) (36E)   ;(00001101110000) (1560) (880) (370)   ;(00001101110010) (1562) (882) (372)   ;(00001101110100) (1564) (884) (374)   ;(00001101110110) (1566) (886) (376)   ;(00001101111000) (1570) (888) (378)   ;
;136;(00001101111010) (1572) (890) (37A)    ;(00001101111101) (1575) (893) (37D)   ;(00001101111111) (1577) (895) (37F)   ;(00001110000001) (1601) (897) (381)   ;(00001110000011) (1603) (899) (383)   ;(00001110000101) (1605) (901) (385)   ;(00001110000111) (1607) (903) (387)   ;(00001110001001) (1611) (905) (389)   ;
;144;(00001110001011) (1613) (907) (38B)    ;(00001110001101) (1615) (909) (38D)   ;(00001110001111) (1617) (911) (38F)   ;(00001110010001) (1621) (913) (391)   ;(00001110010011) (1623) (915) (393)   ;(00001110010101) (1625) (917) (395)   ;(00001110010111) (1627) (919) (397)   ;(00001110011000) (1630) (920) (398)   ;
;152;(00001110011010) (1632) (922) (39A)    ;(00001110011100) (1634) (924) (39C)   ;(00001110011110) (1636) (926) (39E)   ;(00001110100000) (1640) (928) (3A0)   ;(00001110100010) (1642) (930) (3A2)   ;(00001110100011) (1643) (931) (3A3)   ;(00001110100101) (1645) (933) (3A5)   ;(00001110100111) (1647) (935) (3A7)   ;
;160;(00001110101001) (1651) (937) (3A9)    ;(00001110101011) (1653) (939) (3AB)   ;(00001110101100) (1654) (940) (3AC)   ;(00001110101110) (1656) (942) (3AE)   ;(00001110110000) (1660) (944) (3B0)   ;(00001110110001) (1661) (945) (3B1)   ;(00001110110011) (1663) (947) (3B3)   ;(00001110110101) (1665) (949) (3B5)   ;
;168;(00001110110110) (1666) (950) (3B6)    ;(00001110111000) (1670) (952) (3B8)   ;(00001110111001) (1671) (953) (3B9)   ;(00001110111011) (1673) (955) (3BB)   ;(00001110111101) (1675) (957) (3BD)   ;(00001110111110) (1676) (958) (3BE)   ;(00001111000000) (1700) (960) (3C0)   ;(00001111000001) (1701) (961) (3C1)   ;
;176;(00001111000011) (1703) (963) (3C3)    ;(00001111000100) (1704) (964) (3C4)   ;(00001111000110) (1706) (966) (3C6)   ;(00001111000111) (1707) (967) (3C7)   ;(00001111001000) (1710) (968) (3C8)   ;(00001111001010) (1712) (970) (3CA)   ;(00001111001011) (1713) (971) (3CB)   ;(00001111001101) (1715) (973) (3CD)   ;
;184;(00001111001110) (1716) (974) (3CE)    ;(00001111001111) (1717) (975) (3CF)   ;(00001111010001) (1721) (977) (3D1)   ;(00001111010010) (1722) (978) (3D2)   ;(00001111010011) (1723) (979) (3D3)   ;(00001111010100) (1724) (980) (3D4)   ;(00001111010110) (1726) (982) (3D6)   ;(00001111010111) (1727) (983) (3D7)   ;
;192;(00001111011000) (1730) (984) (3D8)    ;(00001111011001) (1731) (985) (3D9)   ;(00001111011010) (1732) (986) (3DA)   ;(00001111011100) (1734) (988) (3DC)   ;(00001111011101) (1735) (989) (3DD)   ;(00001111011110) (1736) (990) (3DE)   ;(00001111011111) (1737) (991) (3DF)   ;(00001111100000) (1740) (992) (3E0)   ;
;200;(00001111100001) (1741) (993) (3E1)    ;(00001111100010) (1742) (994) (3E2)   ;(00001111100011) (1743) (995) (3E3)   ;(00001111100100) (1744) (996) (3E4)   ;(00001111100101) (1745) (997) (3E5)   ;(00001111100110) (1746) (998) (3E6)   ;(00001111100111) (1747) (999) (3E7)   ;(00001111101000) (1750) (1000) (3E8)   ;
;208;(00001111101001) (1751) (1001) (3E9)    ;(00001111101010) (1752) (1002) (3EA)   ;(00001111101011) (1753) (1003) (3EB)   ;(00001111101100) (1754) (1004) (3EC)   ;(00001111101100) (1754) (1004) (3EC)   ;(00001111101101) (1755) (1005) (3ED)   ;(00001111101110) (1756) (1006) (3EE)   ;(00001111101111) (1757) (1007) (3EF)   ;
;216;(00001111110000) (1760) (1008) (3F0)    ;(00001111110000) (1760) (1008) (3F0)   ;(00001111110001) (1761) (1009) (3F1)   ;(00001111110010) (1762) (1010) (3F2)   ;(00001111110011) (1763) (1011) (3F3)   ;(00001111110011) (1763) (1011) (3F3)   ;(00001111110100) (1764) (1012) (3F4)   ;(00001111110101) (1765) (1013) (3F5)   ;
;224;(00001111110101) (1765) (1013) (3F5)    ;(00001111110110) (1766) (1014) (3F6)   ;(00001111110110) (1766) (1014) (3F6)   ;(00001111110111) (1767) (1015) (3F7)   ;(00001111110111) (1767) (1015) (3F7)   ;(00001111111000) (1770) (1016) (3F8)   ;(00001111111001) (1771) (1017) (3F9)   ;(00001111111001) (1771) (1017) (3F9)   ;
;232;(00001111111001) (1771) (1017) (3F9)    ;(00001111111010) (1772) (1018) (3FA)   ;(00001111111010) (1772) (1018) (3FA)   ;(00001111111011) (1773) (1019) (3FB)   ;(00001111111011) (1773) (1019) (3FB)   ;(00001111111100) (1774) (1020) (3FC)   ;(00001111111100) (1774) (1020) (3FC)   ;(00001111111100) (1774) (1020) (3FC)   ;
;240;(00001111111101) (1775) (1021) (3FD)    ;(00001111111101) (1775) (1021) (3FD)   ;(00001111111101) (1775) (1021) (3FD)   ;(00001111111101) (1775) (1021) (3FD)   ;(00001111111110) (1776) (1022) (3FE)   ;(00001111111110) (1776) (1022) (3FE)   ;(00001111111110) (1776) (1022) (3FE)   ;(00001111111110) (1776) (1022) (3FE)   ;
;248;(00001111111110) (1776) (1022) (3FE)    ;(00001111111111) (1777) (1023) (3FF)   ;(00001111111111) (1777) (1023) (3FF)   ;(00001111111111) (1777) (1023) (3FF)   ;(00001111111111) (1777) (1023) (3FF)   ;(00001111111111) (1777) (1023) (3FF)   ;(00001111111111) (1777) (1023) (3FF)   ;(00001111111111) (1777) (1023) (3FF)   ;
;256;(00001111111111) (1777) (1023) (3FF)    ;(00001111111111) (1777) (1023) (3FF)   ;(00001111111111) (1777) (1023) (3FF)   ;(00001111111111) (1777) (1023) (3FF)   ;(00001111111111) (1777) (1023) (3FF)   ;(00001111111111) (1777) (1023) (3FF)   ;(00001111111111) (1777) (1023) (3FF)   ;(00001111111111) (1777) (1023) (3FF)   ;
;264;(00001111111110) (1776) (1022) (3FE)    ;(00001111111110) (1776) (1022) (3FE)   ;(00001111111110) (1776) (1022) (3FE)   ;(00001111111110) (1776) (1022) (3FE)   ;(00001111111110) (1776) (1022) (3FE)   ;(00001111111101) (1775) (1021) (3FD)   ;(00001111111101) (1775) (1021) (3FD)   ;(00001111111101) (1775) (1021) (3FD)   ;
;272;(00001111111101) (1775) (1021) (3FD)    ;(00001111111100) (1774) (1020) (3FC)   ;(00001111111100) (1774) (1020) (3FC)   ;(00001111111100) (1774) (1020) (3FC)   ;(00001111111011) (1773) (1019) (3FB)   ;(00001111111011) (1773) (1019) (3FB)   ;(00001111111010) (1772) (1018) (3FA)   ;(00001111111010) (1772) (1018) (3FA)   ;
;280;(00001111111001) (1771) (1017) (3F9)    ;(00001111111001) (1771) (1017) (3F9)   ;(00001111111001) (1771) (1017) (3F9)   ;(00001111111000) (1770) (1016) (3F8)   ;(00001111110111) (1767) (1015) (3F7)   ;(00001111110111) (1767) (1015) (3F7)   ;(00001111110110) (1766) (1014) (3F6)   ;(00001111110110) (1766) (1014) (3F6)   ;
;288;(00001111110101) (1765) (1013) (3F5)    ;(00001111110101) (1765) (1013) (3F5)   ;(00001111110100) (1764) (1012) (3F4)   ;(00001111110011) (1763) (1011) (3F3)   ;(00001111110011) (1763) (1011) (3F3)   ;(00001111110010) (1762) (1010) (3F2)   ;(00001111110001) (1761) (1009) (3F1)   ;(00001111110000) (1760) (1008) (3F0)   ;
;296;(00001111110000) (1760) (1008) (3F0)    ;(00001111101111) (1757) (1007) (3EF)   ;(00001111101110) (1756) (1006) (3EE)   ;(00001111101101) (1755) (1005) (3ED)   ;(00001111101100) (1754) (1004) (3EC)   ;(00001111101100) (1754) (1004) (3EC)   ;(00001111101011) (1753) (1003) (3EB)   ;(00001111101010) (1752) (1002) (3EA)   ;
;304;(00001111101001) (1751) (1001) (3E9)    ;(00001111101000) (1750) (1000) (3E8)   ;(00001111100111) (1747) (999) (3E7)   ;(00001111100110) (1746) (998) (3E6)   ;(00001111100101) (1745) (997) (3E5)   ;(00001111100100) (1744) (996) (3E4)   ;(00001111100011) (1743) (995) (3E3)   ;(00001111100010) (1742) (994) (3E2)   ;
;312;(00001111100001) (1741) (993) (3E1)    ;(00001111100000) (1740) (992) (3E0)   ;(00001111011111) (1737) (991) (3DF)   ;(00001111011110) (1736) (990) (3DE)   ;(00001111011101) (1735) (989) (3DD)   ;(00001111011100) (1734) (988) (3DC)   ;(00001111011010) (1732) (986) (3DA)   ;(00001111011001) (1731) (985) (3D9)   ;
;320;(00001111011000) (1730) (984) (3D8)    ;(00001111010111) (1727) (983) (3D7)   ;(00001111010110) (1726) (982) (3D6)   ;(00001111010100) (1724) (980) (3D4)   ;(00001111010011) (1723) (979) (3D3)   ;(00001111010010) (1722) (978) (3D2)   ;(00001111010001) (1721) (977) (3D1)   ;(00001111001111) (1717) (975) (3CF)   ;
;328;(00001111001110) (1716) (974) (3CE)    ;(00001111001101) (1715) (973) (3CD)   ;(00001111001011) (1713) (971) (3CB)   ;(00001111001010) (1712) (970) (3CA)   ;(00001111001000) (1710) (968) (3C8)   ;(00001111000111) (1707) (967) (3C7)   ;(00001111000110) (1706) (966) (3C6)   ;(00001111000100) (1704) (964) (3C4)   ;
;336;(00001111000011) (1703) (963) (3C3)    ;(00001111000001) (1701) (961) (3C1)   ;(00001111000000) (1700) (960) (3C0)   ;(00001110111110) (1676) (958) (3BE)   ;(00001110111101) (1675) (957) (3BD)   ;(00001110111011) (1673) (955) (3BB)   ;(00001110111001) (1671) (953) (3B9)   ;(00001110111000) (1670) (952) (3B8)   ;
;344;(00001110110110) (1666) (950) (3B6)    ;(00001110110101) (1665) (949) (3B5)   ;(00001110110011) (1663) (947) (3B3)   ;(00001110110001) (1661) (945) (3B1)   ;(00001110110000) (1660) (944) (3B0)   ;(00001110101110) (1656) (942) (3AE)   ;(00001110101100) (1654) (940) (3AC)   ;(00001110101011) (1653) (939) (3AB)   ;
;352;(00001110101001) (1651) (937) (3A9)    ;(00001110100111) (1647) (935) (3A7)   ;(00001110100101) (1645) (933) (3A5)   ;(00001110100011) (1643) (931) (3A3)   ;(00001110100010) (1642) (930) (3A2)   ;(00001110100000) (1640) (928) (3A0)   ;(00001110011110) (1636) (926) (39E)   ;(00001110011100) (1634) (924) (39C)   ;
;360;(00001110011010) (1632) (922) (39A)    ;(00001110011000) (1630) (920) (398)   ;(00001110010111) (1627) (919) (397)   ;(00001110010101) (1625) (917) (395)   ;(00001110010011) (1623) (915) (393)   ;(00001110010001) (1621) (913) (391)   ;(00001110001111) (1617) (911) (38F)   ;(00001110001101) (1615) (909) (38D)   ;
;368;(00001110001011) (1613) (907) (38B)    ;(00001110001001) (1611) (905) (389)   ;(00001110000111) (1607) (903) (387)   ;(00001110000101) (1605) (901) (385)   ;(00001110000011) (1603) (899) (383)   ;(00001110000001) (1601) (897) (381)   ;(00001101111111) (1577) (895) (37F)   ;(00001101111101) (1575) (893) (37D)   ;
;376;(00001101111010) (1572) (890) (37A)    ;(00001101111000) (1570) (888) (378)   ;(00001101110110) (1566) (886) (376)   ;(00001101110100) (1564) (884) (374)   ;(00001101110010) (1562) (882) (372)   ;(00001101110000) (1560) (880) (370)   ;(00001101101110) (1556) (878) (36E)   ;(00001101101011) (1553) (875) (36B)   ;
;384;(00001101101001) (1551) (873) (369)    ;(00001101100111) (1547) (871) (367)   ;(00001101100101) (1545) (869) (365)   ;(00001101100010) (1542) (866) (362)   ;(00001101100000) (1540) (864) (360)   ;(00001101011110) (1536) (862) (35E)   ;(00001101011100) (1534) (860) (35C)   ;(00001101011001) (1531) (857) (359)   ;
;392;(00001101010111) (1527) (855) (357)    ;(00001101010101) (1525) (853) (355)   ;(00001101010010) (1522) (850) (352)   ;(00001101010000) (1520) (848) (350)   ;(00001101001110) (1516) (846) (34E)   ;(00001101001011) (1513) (843) (34B)   ;(00001101001001) (1511) (841) (349)   ;(00001101000110) (1506) (838) (346)   ;
;400;(00001101000100) (1504) (836) (344)    ;(00001101000010) (1502) (834) (342)   ;(00001100111111) (1477) (831) (33F)   ;(00001100111101) (1475) (829) (33D)   ;(00001100111010) (1472) (826) (33A)   ;(00001100111000) (1470) (824) (338)   ;(00001100110101) (1465) (821) (335)   ;(00001100110011) (1463) (819) (333)   ;
;408;(00001100110000) (1460) (816) (330)    ;(00001100101110) (1456) (814) (32E)   ;(00001100101011) (1453) (811) (32B)   ;(00001100101001) (1451) (809) (329)   ;(00001100100110) (1446) (806) (326)   ;(00001100100011) (1443) (803) (323)   ;(00001100100001) (1441) (801) (321)   ;(00001100011110) (1436) (798) (31E)   ;
;416;(00001100011100) (1434) (796) (31C)    ;(00001100011001) (1431) (793) (319)   ;(00001100010110) (1426) (790) (316)   ;(00001100010100) (1424) (788) (314)   ;(00001100010001) (1421) (785) (311)   ;(00001100001110) (1416) (782) (30E)   ;(00001100001100) (1414) (780) (30C)   ;(00001100001001) (1411) (777) (309)   ;
;424;(00001100000110) (1406) (774) (306)    ;(00001100000100) (1404) (772) (304)   ;(00001100000001) (1401) (769) (301)   ;(00001011111110) (1376) (766) (2FE)   ;(00001011111100) (1374) (764) (2FC)   ;(00001011111001) (1371) (761) (2F9)   ;(00001011110110) (1366) (758) (2F6)   ;(00001011110011) (1363) (755) (2F3)   ;
;432;(00001011110001) (1361) (753) (2F1)    ;(00001011101110) (1356) (750) (2EE)   ;(00001011101011) (1353) (747) (2EB)   ;(00001011101000) (1350) (744) (2E8)   ;(00001011100101) (1345) (741) (2E5)   ;(00001011100011) (1343) (739) (2E3)   ;(00001011100000) (1340) (736) (2E0)   ;(00001011011101) (1335) (733) (2DD)   ;
;440;(00001011011010) (1332) (730) (2DA)    ;(00001011010111) (1327) (727) (2D7)   ;(00001011010101) (1325) (725) (2D5)   ;(00001011010010) (1322) (722) (2D2)   ;(00001011001111) (1317) (719) (2CF)   ;(00001011001100) (1314) (716) (2CC)   ;(00001011001001) (1311) (713) (2C9)   ;(00001011000110) (1306) (710) (2C6)   ;
;448;(00001011000011) (1303) (707) (2C3)    ;(00001011000000) (1300) (704) (2C0)   ;(00001010111101) (1275) (701) (2BD)   ;(00001010111011) (1273) (699) (2BB)   ;(00001010111000) (1270) (696) (2B8)   ;(00001010110101) (1265) (693) (2B5)   ;(00001010110010) (1262) (690) (2B2)   ;(00001010101111) (1257) (687) (2AF)   ;
;456;(00001010101100) (1254) (684) (2AC)    ;(00001010101001) (1251) (681) (2A9)   ;(00001010100110) (1246) (678) (2A6)   ;(00001010100011) (1243) (675) (2A3)   ;(00001010100000) (1240) (672) (2A0)   ;(00001010011101) (1235) (669) (29D)   ;(00001010011010) (1232) (666) (29A)   ;(00001010010111) (1227) (663) (297)   ;
;464;(00001010010100) (1224) (660) (294)    ;(00001010010001) (1221) (657) (291)   ;(00001010001110) (1216) (654) (28E)   ;(00001010001011) (1213) (651) (28B)   ;(00001010001000) (1210) (648) (288)   ;(00001010000101) (1205) (645) (285)   ;(00001010000010) (1202) (642) (282)   ;(00001001111111) (1177) (639) (27F)   ;
;472;(00001001111100) (1174) (636) (27C)    ;(00001001111001) (1171) (633) (279)   ;(00001001110110) (1166) (630) (276)   ;(00001001110011) (1163) (627) (273)   ;(00001001110000) (1160) (624) (270)   ;(00001001101101) (1155) (621) (26D)   ;(00001001101001) (1151) (617) (269)   ;(00001001100110) (1146) (614) (266)   ;
;480;(00001001100011) (1143) (611) (263)    ;(00001001100000) (1140) (608) (260)   ;(00001001011101) (1135) (605) (25D)   ;(00001001011010) (1132) (602) (25A)   ;(00001001010111) (1127) (599) (257)   ;(00001001010100) (1124) (596) (254)   ;(00001001010001) (1121) (593) (251)   ;(00001001001110) (1116) (590) (24E)   ;
;488;(00001001001011) (1113) (587) (24B)    ;(00001001000111) (1107) (583) (247)   ;(00001001000100) (1104) (580) (244)   ;(00001001000001) (1101) (577) (241)   ;(00001000111110) (1076) (574) (23E)   ;(00001000111011) (1073) (571) (23B)   ;(00001000111000) (1070) (568) (238)   ;(00001000110101) (1065) (565) (235)   ;
;496;(00001000110010) (1062) (562) (232)    ;(00001000101111) (1057) (559) (22F)   ;(00001000101011) (1053) (555) (22B)   ;(00001000101000) (1050) (552) (228)   ;(00001000100101) (1045) (549) (225)   ;(00001000100010) (1042) (546) (222)   ;(00001000011111) (1037) (543) (21F)   ;(00001000011100) (1034) (540) (21C)   ;
;504;(00001000011001) (1031) (537) (219)    ;(00001000010101) (1025) (533) (215)   ;(00001000010010) (1022) (530) (212)   ;(00001000001111) (1017) (527) (20F)   ;(00001000001100) (1014) (524) (20C)   ;(00001000001001) (1011) (521) (209)   ;(00001000000110) (1006) (518) (206)   ;(00001000000011) (1003) (515) (203)   ;
;512;(00000111111111) (777) (511) (1FF)    ;(00000111111100) (774) (508) (1FC)   ;(00000111111001) (771) (505) (1F9)   ;(00000111110110) (766) (502) (1F6)   ;(00000111110011) (763) (499) (1F3)   ;(00000111110000) (760) (496) (1F0)   ;(00000111101101) (755) (493) (1ED)   ;(00000111101010) (752) (490) (1EA)   ;
;520;(00000111100110) (746) (486) (1E6)    ;(00000111100011) (743) (483) (1E3)   ;(00000111100000) (740) (480) (1E0)   ;(00000111011101) (735) (477) (1DD)   ;(00000111011010) (732) (474) (1DA)   ;(00000111010111) (727) (471) (1D7)   ;(00000111010100) (724) (468) (1D4)   ;(00000111010000) (720) (464) (1D0)   ;
;528;(00000111001101) (715) (461) (1CD)    ;(00000111001010) (712) (458) (1CA)   ;(00000111000111) (707) (455) (1C7)   ;(00000111000100) (704) (452) (1C4)   ;(00000111000001) (701) (449) (1C1)   ;(00000110111110) (676) (446) (1BE)   ;(00000110111011) (673) (443) (1BB)   ;(00000110111000) (670) (440) (1B8)   ;
;536;(00000110110100) (664) (436) (1B4)    ;(00000110110001) (661) (433) (1B1)   ;(00000110101110) (656) (430) (1AE)   ;(00000110101011) (653) (427) (1AB)   ;(00000110101000) (650) (424) (1A8)   ;(00000110100101) (645) (421) (1A5)   ;(00000110100010) (642) (418) (1A2)   ;(00000110011111) (637) (415) (19F)   ;
;544;(00000110011100) (634) (412) (19C)    ;(00000110011001) (631) (409) (199)   ;(00000110010110) (626) (406) (196)   ;(00000110010010) (622) (402) (192)   ;(00000110001111) (617) (399) (18F)   ;(00000110001100) (614) (396) (18C)   ;(00000110001001) (611) (393) (189)   ;(00000110000110) (606) (390) (186)   ;
;552;(00000110000011) (603) (387) (183)    ;(00000110000000) (600) (384) (180)   ;(00000101111101) (575) (381) (17D)   ;(00000101111010) (572) (378) (17A)   ;(00000101110111) (567) (375) (177)   ;(00000101110100) (564) (372) (174)   ;(00000101110001) (561) (369) (171)   ;(00000101101110) (556) (366) (16E)   ;
;560;(00000101101011) (553) (363) (16B)    ;(00000101101000) (550) (360) (168)   ;(00000101100101) (545) (357) (165)   ;(00000101100010) (542) (354) (162)   ;(00000101011111) (537) (351) (15F)   ;(00000101011100) (534) (348) (15C)   ;(00000101011001) (531) (345) (159)   ;(00000101010110) (526) (342) (156)   ;
;568;(00000101010011) (523) (339) (153)    ;(00000101010000) (520) (336) (150)   ;(00000101001101) (515) (333) (14D)   ;(00000101001010) (512) (330) (14A)   ;(00000101000111) (507) (327) (147)   ;(00000101000100) (504) (324) (144)   ;(00000101000010) (502) (322) (142)   ;(00000100111111) (477) (319) (13F)   ;
;576;(00000100111100) (474) (316) (13C)    ;(00000100111001) (471) (313) (139)   ;(00000100110110) (466) (310) (136)   ;(00000100110011) (463) (307) (133)   ;(00000100110000) (460) (304) (130)   ;(00000100101101) (455) (301) (12D)   ;(00000100101010) (452) (298) (12A)   ;(00000100101000) (450) (296) (128)   ;
;584;(00000100100101) (445) (293) (125)    ;(00000100100010) (442) (290) (122)   ;(00000100011111) (437) (287) (11F)   ;(00000100011100) (434) (284) (11C)   ;(00000100011010) (432) (282) (11A)   ;(00000100010111) (427) (279) (117)   ;(00000100010100) (424) (276) (114)   ;(00000100010001) (421) (273) (111)   ;
;592;(00000100001110) (416) (270) (10E)    ;(00000100001100) (414) (268) (10C)   ;(00000100001001) (411) (265) (109)   ;(00000100000110) (406) (262) (106)   ;(00000100000011) (403) (259) (103)   ;(00000100000001) (401) (257) (101)   ;(00000011111110) (376) (254) (FE)   ;(00000011111011) (373) (251) (FB)   ;
;600;(00000011111001) (371) (249) (F9)    ;(00000011110110) (366) (246) (F6)   ;(00000011110011) (363) (243) (F3)   ;(00000011110001) (361) (241) (F1)   ;(00000011101110) (356) (238) (EE)   ;(00000011101011) (353) (235) (EB)   ;(00000011101001) (351) (233) (E9)   ;(00000011100110) (346) (230) (E6)   ;
;608;(00000011100011) (343) (227) (E3)    ;(00000011100001) (341) (225) (E1)   ;(00000011011110) (336) (222) (DE)   ;(00000011011100) (334) (220) (DC)   ;(00000011011001) (331) (217) (D9)   ;(00000011010110) (326) (214) (D6)   ;(00000011010100) (324) (212) (D4)   ;(00000011010001) (321) (209) (D1)   ;
;616;(00000011001111) (317) (207) (CF)    ;(00000011001100) (314) (204) (CC)   ;(00000011001010) (312) (202) (CA)   ;(00000011000111) (307) (199) (C7)   ;(00000011000101) (305) (197) (C5)   ;(00000011000010) (302) (194) (C2)   ;(00000011000000) (300) (192) (C0)   ;(00000010111101) (275) (189) (BD)   ;
;624;(00000010111011) (273) (187) (BB)    ;(00000010111001) (271) (185) (B9)   ;(00000010110110) (266) (182) (B6)   ;(00000010110100) (264) (180) (B4)   ;(00000010110001) (261) (177) (B1)   ;(00000010101111) (257) (175) (AF)   ;(00000010101101) (255) (173) (AD)   ;(00000010101010) (252) (170) (AA)   ;
;632;(00000010101000) (250) (168) (A8)    ;(00000010100110) (246) (166) (A6)   ;(00000010100011) (243) (163) (A3)   ;(00000010100001) (241) (161) (A1)   ;(00000010011111) (237) (159) (9F)   ;(00000010011101) (235) (157) (9D)   ;(00000010011010) (232) (154) (9A)   ;(00000010011000) (230) (152) (98)   ;
;640;(00000010010110) (226) (150) (96)    ;(00000010010100) (224) (148) (94)   ;(00000010010001) (221) (145) (91)   ;(00000010001111) (217) (143) (8F)   ;(00000010001101) (215) (141) (8D)   ;(00000010001011) (213) (139) (8B)   ;(00000010001001) (211) (137) (89)   ;(00000010000111) (207) (135) (87)   ;
;648;(00000010000101) (205) (133) (85)    ;(00000010000010) (202) (130) (82)   ;(00000010000000) (200) (128) (80)   ;(00000001111110) (176) (126) (7E)   ;(00000001111100) (174) (124) (7C)   ;(00000001111010) (172) (122) (7A)   ;(00000001111000) (170) (120) (78)   ;(00000001110110) (166) (118) (76)   ;
;656;(00000001110100) (164) (116) (74)    ;(00000001110010) (162) (114) (72)   ;(00000001110000) (160) (112) (70)   ;(00000001101110) (156) (110) (6E)   ;(00000001101100) (154) (108) (6C)   ;(00000001101010) (152) (106) (6A)   ;(00000001101000) (150) (104) (68)   ;(00000001100111) (147) (103) (67)   ;
;664;(00000001100101) (145) (101) (65)    ;(00000001100011) (143) (99) (63)   ;(00000001100001) (141) (97) (61)   ;(00000001011111) (137) (95) (5F)   ;(00000001011101) (135) (93) (5D)   ;(00000001011100) (134) (92) (5C)   ;(00000001011010) (132) (90) (5A)   ;(00000001011000) (130) (88) (58)   ;
;672;(00000001010110) (126) (86) (56)    ;(00000001010100) (124) (84) (54)   ;(00000001010011) (123) (83) (53)   ;(00000001010001) (121) (81) (51)   ;(00000001001111) (117) (79) (4F)   ;(00000001001110) (116) (78) (4E)   ;(00000001001100) (114) (76) (4C)   ;(00000001001010) (112) (74) (4A)   ;
;680;(00000001001001) (111) (73) (49)    ;(00000001000111) (107) (71) (47)   ;(00000001000110) (106) (70) (46)   ;(00000001000100) (104) (68) (44)   ;(00000001000010) (102) (66) (42)   ;(00000001000001) (101) (65) (41)   ;(00000000111111) (77) (63) (3F)   ;(00000000111110) (76) (62) (3E)   ;
;688;(00000000111100) (74) (60) (3C)    ;(00000000111011) (73) (59) (3B)   ;(00000000111001) (71) (57) (39)   ;(00000000111000) (70) (56) (38)   ;(00000000110111) (67) (55) (37)   ;(00000000110101) (65) (53) (35)   ;(00000000110100) (64) (52) (34)   ;(00000000110010) (62) (50) (32)   ;
;696;(00000000110001) (61) (49) (31)    ;(00000000110000) (60) (48) (30)   ;(00000000101110) (56) (46) (2E)   ;(00000000101101) (55) (45) (2D)   ;(00000000101100) (54) (44) (2C)   ;(00000000101011) (53) (43) (2B)   ;(00000000101001) (51) (41) (29)   ;(00000000101000) (50) (40) (28)   ;
;704;(00000000100111) (47) (39) (27)    ;(00000000100110) (46) (38) (26)   ;(00000000100101) (45) (37) (25)   ;(00000000100011) (43) (35) (23)   ;(00000000100010) (42) (34) (22)   ;(00000000100001) (41) (33) (21)   ;(00000000100000) (40) (32) (20)   ;(00000000011111) (37) (31) (1F)   ;
;712;(00000000011110) (36) (30) (1E)    ;(00000000011101) (35) (29) (1D)   ;(00000000011100) (34) (28) (1C)   ;(00000000011011) (33) (27) (1B)   ;(00000000011010) (32) (26) (1A)   ;(00000000011001) (31) (25) (19)   ;(00000000011000) (30) (24) (18)   ;(00000000010111) (27) (23) (17)   ;
;720;(00000000010110) (26) (22) (16)    ;(00000000010101) (25) (21) (15)   ;(00000000010100) (24) (20) (14)   ;(00000000010011) (23) (19) (13)   ;(00000000010011) (23) (19) (13)   ;(00000000010010) (22) (18) (12)   ;(00000000010001) (21) (17) (11)   ;(00000000010000) (20) (16) (10)   ;
;728;(00000000001111) (17) (15) (0F)    ;(00000000001111) (17) (15) (0F)   ;(00000000001110) (16) (14) (0E)   ;(00000000001101) (15) (13) (0D)   ;(00000000001100) (14) (12) (0C)   ;(00000000001100) (14) (12) (0C)   ;(00000000001011) (13) (11) (0B)   ;(00000000001010) (12) (10) (0A)   ;
;736;(00000000001010) (12) (10) (0A)    ;(00000000001001) (11) (9) (09)   ;(00000000001001) (11) (9) (09)   ;(00000000001000) (10) (8) (08)   ;(00000000001000) (10) (8) (08)   ;(00000000000111) (7) (7) (07)   ;(00000000000110) (6) (6) (06)   ;(00000000000110) (6) (6) (06)   ;
;744;(00000000000110) (6) (6) (06)    ;(00000000000101) (5) (5) (05)   ;(00000000000101) (5) (5) (05)   ;(00000000000100) (4) (4) (04)   ;(00000000000100) (4) (4) (04)   ;(00000000000011) (3) (3) (03)   ;(00000000000011) (3) (3) (03)   ;(00000000000011) (3) (3) (03)   ;
;752;(00000000000010) (2) (2) (02)    ;(00000000000010) (2) (2) (02)   ;(00000000000010) (2) (2) (02)   ;(00000000000010) (2) (2) (02)   ;(00000000000001) (1) (1) (01)   ;(00000000000001) (1) (1) (01)   ;(00000000000001) (1) (1) (01)   ;(00000000000001) (1) (1) (01)   ;
;760;(00000000000001) (1) (1) (01)    ;(00000000000000) (0) (0) (00)   ;(00000000000000) (0) (0) (00)   ;(00000000000000) (0) (0) (00)   ;(00000000000000) (0) (0) (00)   ;(00000000000000) (0) (0) (00)   ;(00000000000000) (0) (0) (00)   ;(00000000000000) (0) (0) (00)   ;
;768;(00000000000000) (0) (0) (00)    ;(00000000000000) (0) (0) (00)   ;(00000000000000) (0) (0) (00)   ;(00000000000000) (0) (0) (00)   ;(00000000000000) (0) (0) (00)   ;(00000000000000) (0) (0) (00)   ;(00000000000000) (0) (0) (00)   ;(00000000000000) (0) (0) (00)   ;
;776;(00000000000001) (1) (1) (01)    ;(00000000000001) (1) (1) (01)   ;(00000000000001) (1) (1) (01)   ;(00000000000001) (1) (1) (01)   ;(00000000000001) (1) (1) (01)   ;(00000000000010) (2) (2) (02)   ;(00000000000010) (2) (2) (02)   ;(00000000000010) (2) (2) (02)   ;
;784;(00000000000010) (2) (2) (02)    ;(00000000000011) (3) (3) (03)   ;(00000000000011) (3) (3) (03)   ;(00000000000011) (3) (3) (03)   ;(00000000000100) (4) (4) (04)   ;(00000000000100) (4) (4) (04)   ;(00000000000101) (5) (5) (05)   ;(00000000000101) (5) (5) (05)   ;
;792;(00000000000110) (6) (6) (06)    ;(00000000000110) (6) (6) (06)   ;(00000000000110) (6) (6) (06)   ;(00000000000111) (7) (7) (07)   ;(00000000001000) (10) (8) (08)   ;(00000000001000) (10) (8) (08)   ;(00000000001001) (11) (9) (09)   ;(00000000001001) (11) (9) (09)   ;
;800;(00000000001010) (12) (10) (0A)    ;(00000000001010) (12) (10) (0A)   ;(00000000001011) (13) (11) (0B)   ;(00000000001100) (14) (12) (0C)   ;(00000000001100) (14) (12) (0C)   ;(00000000001101) (15) (13) (0D)   ;(00000000001110) (16) (14) (0E)   ;(00000000001111) (17) (15) (0F)   ;
;808;(00000000001111) (17) (15) (0F)    ;(00000000010000) (20) (16) (10)   ;(00000000010001) (21) (17) (11)   ;(00000000010010) (22) (18) (12)   ;(00000000010011) (23) (19) (13)   ;(00000000010011) (23) (19) (13)   ;(00000000010100) (24) (20) (14)   ;(00000000010101) (25) (21) (15)   ;
;816;(00000000010110) (26) (22) (16)    ;(00000000010111) (27) (23) (17)   ;(00000000011000) (30) (24) (18)   ;(00000000011001) (31) (25) (19)   ;(00000000011010) (32) (26) (1A)   ;(00000000011011) (33) (27) (1B)   ;(00000000011100) (34) (28) (1C)   ;(00000000011101) (35) (29) (1D)   ;
;824;(00000000011110) (36) (30) (1E)    ;(00000000011111) (37) (31) (1F)   ;(00000000100000) (40) (32) (20)   ;(00000000100001) (41) (33) (21)   ;(00000000100010) (42) (34) (22)   ;(00000000100011) (43) (35) (23)   ;(00000000100101) (45) (37) (25)   ;(00000000100110) (46) (38) (26)   ;
;832;(00000000100111) (47) (39) (27)    ;(00000000101000) (50) (40) (28)   ;(00000000101001) (51) (41) (29)   ;(00000000101011) (53) (43) (2B)   ;(00000000101100) (54) (44) (2C)   ;(00000000101101) (55) (45) (2D)   ;(00000000101110) (56) (46) (2E)   ;(00000000110000) (60) (48) (30)   ;
;840;(00000000110001) (61) (49) (31)    ;(00000000110010) (62) (50) (32)   ;(00000000110100) (64) (52) (34)   ;(00000000110101) (65) (53) (35)   ;(00000000110111) (67) (55) (37)   ;(00000000111000) (70) (56) (38)   ;(00000000111001) (71) (57) (39)   ;(00000000111011) (73) (59) (3B)   ;
;848;(00000000111100) (74) (60) (3C)    ;(00000000111110) (76) (62) (3E)   ;(00000000111111) (77) (63) (3F)   ;(00000001000001) (101) (65) (41)   ;(00000001000010) (102) (66) (42)   ;(00000001000100) (104) (68) (44)   ;(00000001000110) (106) (70) (46)   ;(00000001000111) (107) (71) (47)   ;
;856;(00000001001001) (111) (73) (49)    ;(00000001001010) (112) (74) (4A)   ;(00000001001100) (114) (76) (4C)   ;(00000001001110) (116) (78) (4E)   ;(00000001001111) (117) (79) (4F)   ;(00000001010001) (121) (81) (51)   ;(00000001010011) (123) (83) (53)   ;(00000001010100) (124) (84) (54)   ;
;864;(00000001010110) (126) (86) (56)    ;(00000001011000) (130) (88) (58)   ;(00000001011010) (132) (90) (5A)   ;(00000001011100) (134) (92) (5C)   ;(00000001011101) (135) (93) (5D)   ;(00000001011111) (137) (95) (5F)   ;(00000001100001) (141) (97) (61)   ;(00000001100011) (143) (99) (63)   ;
;872;(00000001100101) (145) (101) (65)    ;(00000001100111) (147) (103) (67)   ;(00000001101000) (150) (104) (68)   ;(00000001101010) (152) (106) (6A)   ;(00000001101100) (154) (108) (6C)   ;(00000001101110) (156) (110) (6E)   ;(00000001110000) (160) (112) (70)   ;(00000001110010) (162) (114) (72)   ;
;880;(00000001110100) (164) (116) (74)    ;(00000001110110) (166) (118) (76)   ;(00000001111000) (170) (120) (78)   ;(00000001111010) (172) (122) (7A)   ;(00000001111100) (174) (124) (7C)   ;(00000001111110) (176) (126) (7E)   ;(00000010000000) (200) (128) (80)   ;(00000010000010) (202) (130) (82)   ;
;888;(00000010000101) (205) (133) (85)    ;(00000010000111) (207) (135) (87)   ;(00000010001001) (211) (137) (89)   ;(00000010001011) (213) (139) (8B)   ;(00000010001101) (215) (141) (8D)   ;(00000010001111) (217) (143) (8F)   ;(00000010010001) (221) (145) (91)   ;(00000010010100) (224) (148) (94)   ;
;896;(00000010010110) (226) (150) (96)    ;(00000010011000) (230) (152) (98)   ;(00000010011010) (232) (154) (9A)   ;(00000010011101) (235) (157) (9D)   ;(00000010011111) (237) (159) (9F)   ;(00000010100001) (241) (161) (A1)   ;(00000010100011) (243) (163) (A3)   ;(00000010100110) (246) (166) (A6)   ;
;904;(00000010101000) (250) (168) (A8)    ;(00000010101010) (252) (170) (AA)   ;(00000010101101) (255) (173) (AD)   ;(00000010101111) (257) (175) (AF)   ;(00000010110001) (261) (177) (B1)   ;(00000010110100) (264) (180) (B4)   ;(00000010110110) (266) (182) (B6)   ;(00000010111001) (271) (185) (B9)   ;
;912;(00000010111011) (273) (187) (BB)    ;(00000010111101) (275) (189) (BD)   ;(00000011000000) (300) (192) (C0)   ;(00000011000010) (302) (194) (C2)   ;(00000011000101) (305) (197) (C5)   ;(00000011000111) (307) (199) (C7)   ;(00000011001010) (312) (202) (CA)   ;(00000011001100) (314) (204) (CC)   ;
;920;(00000011001111) (317) (207) (CF)    ;(00000011010001) (321) (209) (D1)   ;(00000011010100) (324) (212) (D4)   ;(00000011010110) (326) (214) (D6)   ;(00000011011001) (331) (217) (D9)   ;(00000011011100) (334) (220) (DC)   ;(00000011011110) (336) (222) (DE)   ;(00000011100001) (341) (225) (E1)   ;
;928;(00000011100011) (343) (227) (E3)    ;(00000011100110) (346) (230) (E6)   ;(00000011101001) (351) (233) (E9)   ;(00000011101011) (353) (235) (EB)   ;(00000011101110) (356) (238) (EE)   ;(00000011110001) (361) (241) (F1)   ;(00000011110011) (363) (243) (F3)   ;(00000011110110) (366) (246) (F6)   ;
;936;(00000011111001) (371) (249) (F9)    ;(00000011111011) (373) (251) (FB)   ;(00000011111110) (376) (254) (FE)   ;(00000100000001) (401) (257) (101)   ;(00000100000011) (403) (259) (103)   ;(00000100000110) (406) (262) (106)   ;(00000100001001) (411) (265) (109)   ;(00000100001100) (414) (268) (10C)   ;
;944;(00000100001110) (416) (270) (10E)    ;(00000100010001) (421) (273) (111)   ;(00000100010100) (424) (276) (114)   ;(00000100010111) (427) (279) (117)   ;(00000100011010) (432) (282) (11A)   ;(00000100011100) (434) (284) (11C)   ;(00000100011111) (437) (287) (11F)   ;(00000100100010) (442) (290) (122)   ;
;952;(00000100100101) (445) (293) (125)    ;(00000100101000) (450) (296) (128)   ;(00000100101010) (452) (298) (12A)   ;(00000100101101) (455) (301) (12D)   ;(00000100110000) (460) (304) (130)   ;(00000100110011) (463) (307) (133)   ;(00000100110110) (466) (310) (136)   ;(00000100111001) (471) (313) (139)   ;
;960;(00000100111100) (474) (316) (13C)    ;(00000100111111) (477) (319) (13F)   ;(00000101000010) (502) (322) (142)   ;(00000101000100) (504) (324) (144)   ;(00000101000111) (507) (327) (147)   ;(00000101001010) (512) (330) (14A)   ;(00000101001101) (515) (333) (14D)   ;(00000101010000) (520) (336) (150)   ;
;968;(00000101010011) (523) (339) (153)    ;(00000101010110) (526) (342) (156)   ;(00000101011001) (531) (345) (159)   ;(00000101011100) (534) (348) (15C)   ;(00000101011111) (537) (351) (15F)   ;(00000101100010) (542) (354) (162)   ;(00000101100101) (545) (357) (165)   ;(00000101101000) (550) (360) (168)   ;
;976;(00000101101011) (553) (363) (16B)    ;(00000101101110) (556) (366) (16E)   ;(00000101110001) (561) (369) (171)   ;(00000101110100) (564) (372) (174)   ;(00000101110111) (567) (375) (177)   ;(00000101111010) (572) (378) (17A)   ;(00000101111101) (575) (381) (17D)   ;(00000110000000) (600) (384) (180)   ;
;984;(00000110000011) (603) (387) (183)    ;(00000110000110) (606) (390) (186)   ;(00000110001001) (611) (393) (189)   ;(00000110001100) (614) (396) (18C)   ;(00000110001111) (617) (399) (18F)   ;(00000110010010) (622) (402) (192)   ;(00000110010110) (626) (406) (196)   ;(00000110011001) (631) (409) (199)   ;
;992;(00000110011100) (634) (412) (19C)    ;(00000110011111) (637) (415) (19F)   ;(00000110100010) (642) (418) (1A2)   ;(00000110100101) (645) (421) (1A5)   ;(00000110101000) (650) (424) (1A8)   ;(00000110101011) (653) (427) (1AB)   ;(00000110101110) (656) (430) (1AE)   ;(00000110110001) (661) (433) (1B1)   ;
;1000;(00000110110100) (664) (436) (1B4)    ;(00000110111000) (670) (440) (1B8)   ;(00000110111011) (673) (443) (1BB)   ;(00000110111110) (676) (446) (1BE)   ;(00000111000001) (701) (449) (1C1)   ;(00000111000100) (704) (452) (1C4)   ;(00000111000111) (707) (455) (1C7)   ;(00000111001010) (712) (458) (1CA)   ;
;1008;(00000111001101) (715) (461) (1CD)    ;(00000111010000) (720) (464) (1D0)   ;(00000111010100) (724) (468) (1D4)   ;(00000111010111) (727) (471) (1D7)   ;(00000111011010) (732) (474) (1DA)   ;(00000111011101) (735) (477) (1DD)   ;(00000111100000) (740) (480) (1E0)   ;(00000111100011) (743) (483) (1E3)   ;
;1016;(00000111100110) (746) (486) (1E6)    ;(00000111101010) (752) (490) (1EA)   ;(00000111101101) (755) (493) (1ED)   ;(00000111110000) (760) (496) (1F0)   ;(00000111110011) (763) (499) (1F3)   ;(00000111110110) (766) (502) (1F6)   ;(00000111111001) (771) (505) (1F9)   ;(00000111111100) (774) (508) (1FC)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |TOP|SINROM:inst14|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00001000000000) (1000) (512) (200)    ;(00001000000011) (1003) (515) (203)   ;(00001000000110) (1006) (518) (206)   ;(00001000001001) (1011) (521) (209)   ;(00001000001100) (1014) (524) (20C)   ;(00001000001111) (1017) (527) (20F)   ;(00001000010010) (1022) (530) (212)   ;(00001000010101) (1025) (533) (215)   ;
;8;(00001000011001) (1031) (537) (219)    ;(00001000011100) (1034) (540) (21C)   ;(00001000011111) (1037) (543) (21F)   ;(00001000100010) (1042) (546) (222)   ;(00001000100101) (1045) (549) (225)   ;(00001000101000) (1050) (552) (228)   ;(00001000101011) (1053) (555) (22B)   ;(00001000101111) (1057) (559) (22F)   ;
;16;(00001000110010) (1062) (562) (232)    ;(00001000110101) (1065) (565) (235)   ;(00001000111000) (1070) (568) (238)   ;(00001000111011) (1073) (571) (23B)   ;(00001000111110) (1076) (574) (23E)   ;(00001001000001) (1101) (577) (241)   ;(00001001000100) (1104) (580) (244)   ;(00001001000111) (1107) (583) (247)   ;
;24;(00001001001011) (1113) (587) (24B)    ;(00001001001110) (1116) (590) (24E)   ;(00001001010001) (1121) (593) (251)   ;(00001001010100) (1124) (596) (254)   ;(00001001010111) (1127) (599) (257)   ;(00001001011010) (1132) (602) (25A)   ;(00001001011101) (1135) (605) (25D)   ;(00001001100000) (1140) (608) (260)   ;
;32;(00001001100011) (1143) (611) (263)    ;(00001001100110) (1146) (614) (266)   ;(00001001101001) (1151) (617) (269)   ;(00001001101101) (1155) (621) (26D)   ;(00001001110000) (1160) (624) (270)   ;(00001001110011) (1163) (627) (273)   ;(00001001110110) (1166) (630) (276)   ;(00001001111001) (1171) (633) (279)   ;
;40;(00001001111100) (1174) (636) (27C)    ;(00001001111111) (1177) (639) (27F)   ;(00001010000010) (1202) (642) (282)   ;(00001010000101) (1205) (645) (285)   ;(00001010001000) (1210) (648) (288)   ;(00001010001011) (1213) (651) (28B)   ;(00001010001110) (1216) (654) (28E)   ;(00001010010001) (1221) (657) (291)   ;
;48;(00001010010100) (1224) (660) (294)    ;(00001010010111) (1227) (663) (297)   ;(00001010011010) (1232) (666) (29A)   ;(00001010011101) (1235) (669) (29D)   ;(00001010100000) (1240) (672) (2A0)   ;(00001010100011) (1243) (675) (2A3)   ;(00001010100110) (1246) (678) (2A6)   ;(00001010101001) (1251) (681) (2A9)   ;
;56;(00001010101100) (1254) (684) (2AC)    ;(00001010101111) (1257) (687) (2AF)   ;(00001010110010) (1262) (690) (2B2)   ;(00001010110101) (1265) (693) (2B5)   ;(00001010111000) (1270) (696) (2B8)   ;(00001010111011) (1273) (699) (2BB)   ;(00001010111101) (1275) (701) (2BD)   ;(00001011000000) (1300) (704) (2C0)   ;
;64;(00001011000011) (1303) (707) (2C3)    ;(00001011000110) (1306) (710) (2C6)   ;(00001011001001) (1311) (713) (2C9)   ;(00001011001100) (1314) (716) (2CC)   ;(00001011001111) (1317) (719) (2CF)   ;(00001011010010) (1322) (722) (2D2)   ;(00001011010101) (1325) (725) (2D5)   ;(00001011010111) (1327) (727) (2D7)   ;
;72;(00001011011010) (1332) (730) (2DA)    ;(00001011011101) (1335) (733) (2DD)   ;(00001011100000) (1340) (736) (2E0)   ;(00001011100011) (1343) (739) (2E3)   ;(00001011100101) (1345) (741) (2E5)   ;(00001011101000) (1350) (744) (2E8)   ;(00001011101011) (1353) (747) (2EB)   ;(00001011101110) (1356) (750) (2EE)   ;
;80;(00001011110001) (1361) (753) (2F1)    ;(00001011110011) (1363) (755) (2F3)   ;(00001011110110) (1366) (758) (2F6)   ;(00001011111001) (1371) (761) (2F9)   ;(00001011111100) (1374) (764) (2FC)   ;(00001011111110) (1376) (766) (2FE)   ;(00001100000001) (1401) (769) (301)   ;(00001100000100) (1404) (772) (304)   ;
;88;(00001100000110) (1406) (774) (306)    ;(00001100001001) (1411) (777) (309)   ;(00001100001100) (1414) (780) (30C)   ;(00001100001110) (1416) (782) (30E)   ;(00001100010001) (1421) (785) (311)   ;(00001100010100) (1424) (788) (314)   ;(00001100010110) (1426) (790) (316)   ;(00001100011001) (1431) (793) (319)   ;
;96;(00001100011100) (1434) (796) (31C)    ;(00001100011110) (1436) (798) (31E)   ;(00001100100001) (1441) (801) (321)   ;(00001100100011) (1443) (803) (323)   ;(00001100100110) (1446) (806) (326)   ;(00001100101001) (1451) (809) (329)   ;(00001100101011) (1453) (811) (32B)   ;(00001100101110) (1456) (814) (32E)   ;
;104;(00001100110000) (1460) (816) (330)    ;(00001100110011) (1463) (819) (333)   ;(00001100110101) (1465) (821) (335)   ;(00001100111000) (1470) (824) (338)   ;(00001100111010) (1472) (826) (33A)   ;(00001100111101) (1475) (829) (33D)   ;(00001100111111) (1477) (831) (33F)   ;(00001101000010) (1502) (834) (342)   ;
;112;(00001101000100) (1504) (836) (344)    ;(00001101000110) (1506) (838) (346)   ;(00001101001001) (1511) (841) (349)   ;(00001101001011) (1513) (843) (34B)   ;(00001101001110) (1516) (846) (34E)   ;(00001101010000) (1520) (848) (350)   ;(00001101010010) (1522) (850) (352)   ;(00001101010101) (1525) (853) (355)   ;
;120;(00001101010111) (1527) (855) (357)    ;(00001101011001) (1531) (857) (359)   ;(00001101011100) (1534) (860) (35C)   ;(00001101011110) (1536) (862) (35E)   ;(00001101100000) (1540) (864) (360)   ;(00001101100010) (1542) (866) (362)   ;(00001101100101) (1545) (869) (365)   ;(00001101100111) (1547) (871) (367)   ;
;128;(00001101101001) (1551) (873) (369)    ;(00001101101011) (1553) (875) (36B)   ;(00001101101110) (1556) (878) (36E)   ;(00001101110000) (1560) (880) (370)   ;(00001101110010) (1562) (882) (372)   ;(00001101110100) (1564) (884) (374)   ;(00001101110110) (1566) (886) (376)   ;(00001101111000) (1570) (888) (378)   ;
;136;(00001101111010) (1572) (890) (37A)    ;(00001101111101) (1575) (893) (37D)   ;(00001101111111) (1577) (895) (37F)   ;(00001110000001) (1601) (897) (381)   ;(00001110000011) (1603) (899) (383)   ;(00001110000101) (1605) (901) (385)   ;(00001110000111) (1607) (903) (387)   ;(00001110001001) (1611) (905) (389)   ;
;144;(00001110001011) (1613) (907) (38B)    ;(00001110001101) (1615) (909) (38D)   ;(00001110001111) (1617) (911) (38F)   ;(00001110010001) (1621) (913) (391)   ;(00001110010011) (1623) (915) (393)   ;(00001110010101) (1625) (917) (395)   ;(00001110010111) (1627) (919) (397)   ;(00001110011000) (1630) (920) (398)   ;
;152;(00001110011010) (1632) (922) (39A)    ;(00001110011100) (1634) (924) (39C)   ;(00001110011110) (1636) (926) (39E)   ;(00001110100000) (1640) (928) (3A0)   ;(00001110100010) (1642) (930) (3A2)   ;(00001110100011) (1643) (931) (3A3)   ;(00001110100101) (1645) (933) (3A5)   ;(00001110100111) (1647) (935) (3A7)   ;
;160;(00001110101001) (1651) (937) (3A9)    ;(00001110101011) (1653) (939) (3AB)   ;(00001110101100) (1654) (940) (3AC)   ;(00001110101110) (1656) (942) (3AE)   ;(00001110110000) (1660) (944) (3B0)   ;(00001110110001) (1661) (945) (3B1)   ;(00001110110011) (1663) (947) (3B3)   ;(00001110110101) (1665) (949) (3B5)   ;
;168;(00001110110110) (1666) (950) (3B6)    ;(00001110111000) (1670) (952) (3B8)   ;(00001110111001) (1671) (953) (3B9)   ;(00001110111011) (1673) (955) (3BB)   ;(00001110111101) (1675) (957) (3BD)   ;(00001110111110) (1676) (958) (3BE)   ;(00001111000000) (1700) (960) (3C0)   ;(00001111000001) (1701) (961) (3C1)   ;
;176;(00001111000011) (1703) (963) (3C3)    ;(00001111000100) (1704) (964) (3C4)   ;(00001111000110) (1706) (966) (3C6)   ;(00001111000111) (1707) (967) (3C7)   ;(00001111001000) (1710) (968) (3C8)   ;(00001111001010) (1712) (970) (3CA)   ;(00001111001011) (1713) (971) (3CB)   ;(00001111001101) (1715) (973) (3CD)   ;
;184;(00001111001110) (1716) (974) (3CE)    ;(00001111001111) (1717) (975) (3CF)   ;(00001111010001) (1721) (977) (3D1)   ;(00001111010010) (1722) (978) (3D2)   ;(00001111010011) (1723) (979) (3D3)   ;(00001111010100) (1724) (980) (3D4)   ;(00001111010110) (1726) (982) (3D6)   ;(00001111010111) (1727) (983) (3D7)   ;
;192;(00001111011000) (1730) (984) (3D8)    ;(00001111011001) (1731) (985) (3D9)   ;(00001111011010) (1732) (986) (3DA)   ;(00001111011100) (1734) (988) (3DC)   ;(00001111011101) (1735) (989) (3DD)   ;(00001111011110) (1736) (990) (3DE)   ;(00001111011111) (1737) (991) (3DF)   ;(00001111100000) (1740) (992) (3E0)   ;
;200;(00001111100001) (1741) (993) (3E1)    ;(00001111100010) (1742) (994) (3E2)   ;(00001111100011) (1743) (995) (3E3)   ;(00001111100100) (1744) (996) (3E4)   ;(00001111100101) (1745) (997) (3E5)   ;(00001111100110) (1746) (998) (3E6)   ;(00001111100111) (1747) (999) (3E7)   ;(00001111101000) (1750) (1000) (3E8)   ;
;208;(00001111101001) (1751) (1001) (3E9)    ;(00001111101010) (1752) (1002) (3EA)   ;(00001111101011) (1753) (1003) (3EB)   ;(00001111101100) (1754) (1004) (3EC)   ;(00001111101100) (1754) (1004) (3EC)   ;(00001111101101) (1755) (1005) (3ED)   ;(00001111101110) (1756) (1006) (3EE)   ;(00001111101111) (1757) (1007) (3EF)   ;
;216;(00001111110000) (1760) (1008) (3F0)    ;(00001111110000) (1760) (1008) (3F0)   ;(00001111110001) (1761) (1009) (3F1)   ;(00001111110010) (1762) (1010) (3F2)   ;(00001111110011) (1763) (1011) (3F3)   ;(00001111110011) (1763) (1011) (3F3)   ;(00001111110100) (1764) (1012) (3F4)   ;(00001111110101) (1765) (1013) (3F5)   ;
;224;(00001111110101) (1765) (1013) (3F5)    ;(00001111110110) (1766) (1014) (3F6)   ;(00001111110110) (1766) (1014) (3F6)   ;(00001111110111) (1767) (1015) (3F7)   ;(00001111110111) (1767) (1015) (3F7)   ;(00001111111000) (1770) (1016) (3F8)   ;(00001111111001) (1771) (1017) (3F9)   ;(00001111111001) (1771) (1017) (3F9)   ;
;232;(00001111111001) (1771) (1017) (3F9)    ;(00001111111010) (1772) (1018) (3FA)   ;(00001111111010) (1772) (1018) (3FA)   ;(00001111111011) (1773) (1019) (3FB)   ;(00001111111011) (1773) (1019) (3FB)   ;(00001111111100) (1774) (1020) (3FC)   ;(00001111111100) (1774) (1020) (3FC)   ;(00001111111100) (1774) (1020) (3FC)   ;
;240;(00001111111101) (1775) (1021) (3FD)    ;(00001111111101) (1775) (1021) (3FD)   ;(00001111111101) (1775) (1021) (3FD)   ;(00001111111101) (1775) (1021) (3FD)   ;(00001111111110) (1776) (1022) (3FE)   ;(00001111111110) (1776) (1022) (3FE)   ;(00001111111110) (1776) (1022) (3FE)   ;(00001111111110) (1776) (1022) (3FE)   ;
;248;(00001111111110) (1776) (1022) (3FE)    ;(00001111111111) (1777) (1023) (3FF)   ;(00001111111111) (1777) (1023) (3FF)   ;(00001111111111) (1777) (1023) (3FF)   ;(00001111111111) (1777) (1023) (3FF)   ;(00001111111111) (1777) (1023) (3FF)   ;(00001111111111) (1777) (1023) (3FF)   ;(00001111111111) (1777) (1023) (3FF)   ;
;256;(00001111111111) (1777) (1023) (3FF)    ;(00001111111111) (1777) (1023) (3FF)   ;(00001111111111) (1777) (1023) (3FF)   ;(00001111111111) (1777) (1023) (3FF)   ;(00001111111111) (1777) (1023) (3FF)   ;(00001111111111) (1777) (1023) (3FF)   ;(00001111111111) (1777) (1023) (3FF)   ;(00001111111111) (1777) (1023) (3FF)   ;
;264;(00001111111110) (1776) (1022) (3FE)    ;(00001111111110) (1776) (1022) (3FE)   ;(00001111111110) (1776) (1022) (3FE)   ;(00001111111110) (1776) (1022) (3FE)   ;(00001111111110) (1776) (1022) (3FE)   ;(00001111111101) (1775) (1021) (3FD)   ;(00001111111101) (1775) (1021) (3FD)   ;(00001111111101) (1775) (1021) (3FD)   ;
;272;(00001111111101) (1775) (1021) (3FD)    ;(00001111111100) (1774) (1020) (3FC)   ;(00001111111100) (1774) (1020) (3FC)   ;(00001111111100) (1774) (1020) (3FC)   ;(00001111111011) (1773) (1019) (3FB)   ;(00001111111011) (1773) (1019) (3FB)   ;(00001111111010) (1772) (1018) (3FA)   ;(00001111111010) (1772) (1018) (3FA)   ;
;280;(00001111111001) (1771) (1017) (3F9)    ;(00001111111001) (1771) (1017) (3F9)   ;(00001111111001) (1771) (1017) (3F9)   ;(00001111111000) (1770) (1016) (3F8)   ;(00001111110111) (1767) (1015) (3F7)   ;(00001111110111) (1767) (1015) (3F7)   ;(00001111110110) (1766) (1014) (3F6)   ;(00001111110110) (1766) (1014) (3F6)   ;
;288;(00001111110101) (1765) (1013) (3F5)    ;(00001111110101) (1765) (1013) (3F5)   ;(00001111110100) (1764) (1012) (3F4)   ;(00001111110011) (1763) (1011) (3F3)   ;(00001111110011) (1763) (1011) (3F3)   ;(00001111110010) (1762) (1010) (3F2)   ;(00001111110001) (1761) (1009) (3F1)   ;(00001111110000) (1760) (1008) (3F0)   ;
;296;(00001111110000) (1760) (1008) (3F0)    ;(00001111101111) (1757) (1007) (3EF)   ;(00001111101110) (1756) (1006) (3EE)   ;(00001111101101) (1755) (1005) (3ED)   ;(00001111101100) (1754) (1004) (3EC)   ;(00001111101100) (1754) (1004) (3EC)   ;(00001111101011) (1753) (1003) (3EB)   ;(00001111101010) (1752) (1002) (3EA)   ;
;304;(00001111101001) (1751) (1001) (3E9)    ;(00001111101000) (1750) (1000) (3E8)   ;(00001111100111) (1747) (999) (3E7)   ;(00001111100110) (1746) (998) (3E6)   ;(00001111100101) (1745) (997) (3E5)   ;(00001111100100) (1744) (996) (3E4)   ;(00001111100011) (1743) (995) (3E3)   ;(00001111100010) (1742) (994) (3E2)   ;
;312;(00001111100001) (1741) (993) (3E1)    ;(00001111100000) (1740) (992) (3E0)   ;(00001111011111) (1737) (991) (3DF)   ;(00001111011110) (1736) (990) (3DE)   ;(00001111011101) (1735) (989) (3DD)   ;(00001111011100) (1734) (988) (3DC)   ;(00001111011010) (1732) (986) (3DA)   ;(00001111011001) (1731) (985) (3D9)   ;
;320;(00001111011000) (1730) (984) (3D8)    ;(00001111010111) (1727) (983) (3D7)   ;(00001111010110) (1726) (982) (3D6)   ;(00001111010100) (1724) (980) (3D4)   ;(00001111010011) (1723) (979) (3D3)   ;(00001111010010) (1722) (978) (3D2)   ;(00001111010001) (1721) (977) (3D1)   ;(00001111001111) (1717) (975) (3CF)   ;
;328;(00001111001110) (1716) (974) (3CE)    ;(00001111001101) (1715) (973) (3CD)   ;(00001111001011) (1713) (971) (3CB)   ;(00001111001010) (1712) (970) (3CA)   ;(00001111001000) (1710) (968) (3C8)   ;(00001111000111) (1707) (967) (3C7)   ;(00001111000110) (1706) (966) (3C6)   ;(00001111000100) (1704) (964) (3C4)   ;
;336;(00001111000011) (1703) (963) (3C3)    ;(00001111000001) (1701) (961) (3C1)   ;(00001111000000) (1700) (960) (3C0)   ;(00001110111110) (1676) (958) (3BE)   ;(00001110111101) (1675) (957) (3BD)   ;(00001110111011) (1673) (955) (3BB)   ;(00001110111001) (1671) (953) (3B9)   ;(00001110111000) (1670) (952) (3B8)   ;
;344;(00001110110110) (1666) (950) (3B6)    ;(00001110110101) (1665) (949) (3B5)   ;(00001110110011) (1663) (947) (3B3)   ;(00001110110001) (1661) (945) (3B1)   ;(00001110110000) (1660) (944) (3B0)   ;(00001110101110) (1656) (942) (3AE)   ;(00001110101100) (1654) (940) (3AC)   ;(00001110101011) (1653) (939) (3AB)   ;
;352;(00001110101001) (1651) (937) (3A9)    ;(00001110100111) (1647) (935) (3A7)   ;(00001110100101) (1645) (933) (3A5)   ;(00001110100011) (1643) (931) (3A3)   ;(00001110100010) (1642) (930) (3A2)   ;(00001110100000) (1640) (928) (3A0)   ;(00001110011110) (1636) (926) (39E)   ;(00001110011100) (1634) (924) (39C)   ;
;360;(00001110011010) (1632) (922) (39A)    ;(00001110011000) (1630) (920) (398)   ;(00001110010111) (1627) (919) (397)   ;(00001110010101) (1625) (917) (395)   ;(00001110010011) (1623) (915) (393)   ;(00001110010001) (1621) (913) (391)   ;(00001110001111) (1617) (911) (38F)   ;(00001110001101) (1615) (909) (38D)   ;
;368;(00001110001011) (1613) (907) (38B)    ;(00001110001001) (1611) (905) (389)   ;(00001110000111) (1607) (903) (387)   ;(00001110000101) (1605) (901) (385)   ;(00001110000011) (1603) (899) (383)   ;(00001110000001) (1601) (897) (381)   ;(00001101111111) (1577) (895) (37F)   ;(00001101111101) (1575) (893) (37D)   ;
;376;(00001101111010) (1572) (890) (37A)    ;(00001101111000) (1570) (888) (378)   ;(00001101110110) (1566) (886) (376)   ;(00001101110100) (1564) (884) (374)   ;(00001101110010) (1562) (882) (372)   ;(00001101110000) (1560) (880) (370)   ;(00001101101110) (1556) (878) (36E)   ;(00001101101011) (1553) (875) (36B)   ;
;384;(00001101101001) (1551) (873) (369)    ;(00001101100111) (1547) (871) (367)   ;(00001101100101) (1545) (869) (365)   ;(00001101100010) (1542) (866) (362)   ;(00001101100000) (1540) (864) (360)   ;(00001101011110) (1536) (862) (35E)   ;(00001101011100) (1534) (860) (35C)   ;(00001101011001) (1531) (857) (359)   ;
;392;(00001101010111) (1527) (855) (357)    ;(00001101010101) (1525) (853) (355)   ;(00001101010010) (1522) (850) (352)   ;(00001101010000) (1520) (848) (350)   ;(00001101001110) (1516) (846) (34E)   ;(00001101001011) (1513) (843) (34B)   ;(00001101001001) (1511) (841) (349)   ;(00001101000110) (1506) (838) (346)   ;
;400;(00001101000100) (1504) (836) (344)    ;(00001101000010) (1502) (834) (342)   ;(00001100111111) (1477) (831) (33F)   ;(00001100111101) (1475) (829) (33D)   ;(00001100111010) (1472) (826) (33A)   ;(00001100111000) (1470) (824) (338)   ;(00001100110101) (1465) (821) (335)   ;(00001100110011) (1463) (819) (333)   ;
;408;(00001100110000) (1460) (816) (330)    ;(00001100101110) (1456) (814) (32E)   ;(00001100101011) (1453) (811) (32B)   ;(00001100101001) (1451) (809) (329)   ;(00001100100110) (1446) (806) (326)   ;(00001100100011) (1443) (803) (323)   ;(00001100100001) (1441) (801) (321)   ;(00001100011110) (1436) (798) (31E)   ;
;416;(00001100011100) (1434) (796) (31C)    ;(00001100011001) (1431) (793) (319)   ;(00001100010110) (1426) (790) (316)   ;(00001100010100) (1424) (788) (314)   ;(00001100010001) (1421) (785) (311)   ;(00001100001110) (1416) (782) (30E)   ;(00001100001100) (1414) (780) (30C)   ;(00001100001001) (1411) (777) (309)   ;
;424;(00001100000110) (1406) (774) (306)    ;(00001100000100) (1404) (772) (304)   ;(00001100000001) (1401) (769) (301)   ;(00001011111110) (1376) (766) (2FE)   ;(00001011111100) (1374) (764) (2FC)   ;(00001011111001) (1371) (761) (2F9)   ;(00001011110110) (1366) (758) (2F6)   ;(00001011110011) (1363) (755) (2F3)   ;
;432;(00001011110001) (1361) (753) (2F1)    ;(00001011101110) (1356) (750) (2EE)   ;(00001011101011) (1353) (747) (2EB)   ;(00001011101000) (1350) (744) (2E8)   ;(00001011100101) (1345) (741) (2E5)   ;(00001011100011) (1343) (739) (2E3)   ;(00001011100000) (1340) (736) (2E0)   ;(00001011011101) (1335) (733) (2DD)   ;
;440;(00001011011010) (1332) (730) (2DA)    ;(00001011010111) (1327) (727) (2D7)   ;(00001011010101) (1325) (725) (2D5)   ;(00001011010010) (1322) (722) (2D2)   ;(00001011001111) (1317) (719) (2CF)   ;(00001011001100) (1314) (716) (2CC)   ;(00001011001001) (1311) (713) (2C9)   ;(00001011000110) (1306) (710) (2C6)   ;
;448;(00001011000011) (1303) (707) (2C3)    ;(00001011000000) (1300) (704) (2C0)   ;(00001010111101) (1275) (701) (2BD)   ;(00001010111011) (1273) (699) (2BB)   ;(00001010111000) (1270) (696) (2B8)   ;(00001010110101) (1265) (693) (2B5)   ;(00001010110010) (1262) (690) (2B2)   ;(00001010101111) (1257) (687) (2AF)   ;
;456;(00001010101100) (1254) (684) (2AC)    ;(00001010101001) (1251) (681) (2A9)   ;(00001010100110) (1246) (678) (2A6)   ;(00001010100011) (1243) (675) (2A3)   ;(00001010100000) (1240) (672) (2A0)   ;(00001010011101) (1235) (669) (29D)   ;(00001010011010) (1232) (666) (29A)   ;(00001010010111) (1227) (663) (297)   ;
;464;(00001010010100) (1224) (660) (294)    ;(00001010010001) (1221) (657) (291)   ;(00001010001110) (1216) (654) (28E)   ;(00001010001011) (1213) (651) (28B)   ;(00001010001000) (1210) (648) (288)   ;(00001010000101) (1205) (645) (285)   ;(00001010000010) (1202) (642) (282)   ;(00001001111111) (1177) (639) (27F)   ;
;472;(00001001111100) (1174) (636) (27C)    ;(00001001111001) (1171) (633) (279)   ;(00001001110110) (1166) (630) (276)   ;(00001001110011) (1163) (627) (273)   ;(00001001110000) (1160) (624) (270)   ;(00001001101101) (1155) (621) (26D)   ;(00001001101001) (1151) (617) (269)   ;(00001001100110) (1146) (614) (266)   ;
;480;(00001001100011) (1143) (611) (263)    ;(00001001100000) (1140) (608) (260)   ;(00001001011101) (1135) (605) (25D)   ;(00001001011010) (1132) (602) (25A)   ;(00001001010111) (1127) (599) (257)   ;(00001001010100) (1124) (596) (254)   ;(00001001010001) (1121) (593) (251)   ;(00001001001110) (1116) (590) (24E)   ;
;488;(00001001001011) (1113) (587) (24B)    ;(00001001000111) (1107) (583) (247)   ;(00001001000100) (1104) (580) (244)   ;(00001001000001) (1101) (577) (241)   ;(00001000111110) (1076) (574) (23E)   ;(00001000111011) (1073) (571) (23B)   ;(00001000111000) (1070) (568) (238)   ;(00001000110101) (1065) (565) (235)   ;
;496;(00001000110010) (1062) (562) (232)    ;(00001000101111) (1057) (559) (22F)   ;(00001000101011) (1053) (555) (22B)   ;(00001000101000) (1050) (552) (228)   ;(00001000100101) (1045) (549) (225)   ;(00001000100010) (1042) (546) (222)   ;(00001000011111) (1037) (543) (21F)   ;(00001000011100) (1034) (540) (21C)   ;
;504;(00001000011001) (1031) (537) (219)    ;(00001000010101) (1025) (533) (215)   ;(00001000010010) (1022) (530) (212)   ;(00001000001111) (1017) (527) (20F)   ;(00001000001100) (1014) (524) (20C)   ;(00001000001001) (1011) (521) (209)   ;(00001000000110) (1006) (518) (206)   ;(00001000000011) (1003) (515) (203)   ;
;512;(00000111111111) (777) (511) (1FF)    ;(00000111111100) (774) (508) (1FC)   ;(00000111111001) (771) (505) (1F9)   ;(00000111110110) (766) (502) (1F6)   ;(00000111110011) (763) (499) (1F3)   ;(00000111110000) (760) (496) (1F0)   ;(00000111101101) (755) (493) (1ED)   ;(00000111101010) (752) (490) (1EA)   ;
;520;(00000111100110) (746) (486) (1E6)    ;(00000111100011) (743) (483) (1E3)   ;(00000111100000) (740) (480) (1E0)   ;(00000111011101) (735) (477) (1DD)   ;(00000111011010) (732) (474) (1DA)   ;(00000111010111) (727) (471) (1D7)   ;(00000111010100) (724) (468) (1D4)   ;(00000111010000) (720) (464) (1D0)   ;
;528;(00000111001101) (715) (461) (1CD)    ;(00000111001010) (712) (458) (1CA)   ;(00000111000111) (707) (455) (1C7)   ;(00000111000100) (704) (452) (1C4)   ;(00000111000001) (701) (449) (1C1)   ;(00000110111110) (676) (446) (1BE)   ;(00000110111011) (673) (443) (1BB)   ;(00000110111000) (670) (440) (1B8)   ;
;536;(00000110110100) (664) (436) (1B4)    ;(00000110110001) (661) (433) (1B1)   ;(00000110101110) (656) (430) (1AE)   ;(00000110101011) (653) (427) (1AB)   ;(00000110101000) (650) (424) (1A8)   ;(00000110100101) (645) (421) (1A5)   ;(00000110100010) (642) (418) (1A2)   ;(00000110011111) (637) (415) (19F)   ;
;544;(00000110011100) (634) (412) (19C)    ;(00000110011001) (631) (409) (199)   ;(00000110010110) (626) (406) (196)   ;(00000110010010) (622) (402) (192)   ;(00000110001111) (617) (399) (18F)   ;(00000110001100) (614) (396) (18C)   ;(00000110001001) (611) (393) (189)   ;(00000110000110) (606) (390) (186)   ;
;552;(00000110000011) (603) (387) (183)    ;(00000110000000) (600) (384) (180)   ;(00000101111101) (575) (381) (17D)   ;(00000101111010) (572) (378) (17A)   ;(00000101110111) (567) (375) (177)   ;(00000101110100) (564) (372) (174)   ;(00000101110001) (561) (369) (171)   ;(00000101101110) (556) (366) (16E)   ;
;560;(00000101101011) (553) (363) (16B)    ;(00000101101000) (550) (360) (168)   ;(00000101100101) (545) (357) (165)   ;(00000101100010) (542) (354) (162)   ;(00000101011111) (537) (351) (15F)   ;(00000101011100) (534) (348) (15C)   ;(00000101011001) (531) (345) (159)   ;(00000101010110) (526) (342) (156)   ;
;568;(00000101010011) (523) (339) (153)    ;(00000101010000) (520) (336) (150)   ;(00000101001101) (515) (333) (14D)   ;(00000101001010) (512) (330) (14A)   ;(00000101000111) (507) (327) (147)   ;(00000101000100) (504) (324) (144)   ;(00000101000010) (502) (322) (142)   ;(00000100111111) (477) (319) (13F)   ;
;576;(00000100111100) (474) (316) (13C)    ;(00000100111001) (471) (313) (139)   ;(00000100110110) (466) (310) (136)   ;(00000100110011) (463) (307) (133)   ;(00000100110000) (460) (304) (130)   ;(00000100101101) (455) (301) (12D)   ;(00000100101010) (452) (298) (12A)   ;(00000100101000) (450) (296) (128)   ;
;584;(00000100100101) (445) (293) (125)    ;(00000100100010) (442) (290) (122)   ;(00000100011111) (437) (287) (11F)   ;(00000100011100) (434) (284) (11C)   ;(00000100011010) (432) (282) (11A)   ;(00000100010111) (427) (279) (117)   ;(00000100010100) (424) (276) (114)   ;(00000100010001) (421) (273) (111)   ;
;592;(00000100001110) (416) (270) (10E)    ;(00000100001100) (414) (268) (10C)   ;(00000100001001) (411) (265) (109)   ;(00000100000110) (406) (262) (106)   ;(00000100000011) (403) (259) (103)   ;(00000100000001) (401) (257) (101)   ;(00000011111110) (376) (254) (FE)   ;(00000011111011) (373) (251) (FB)   ;
;600;(00000011111001) (371) (249) (F9)    ;(00000011110110) (366) (246) (F6)   ;(00000011110011) (363) (243) (F3)   ;(00000011110001) (361) (241) (F1)   ;(00000011101110) (356) (238) (EE)   ;(00000011101011) (353) (235) (EB)   ;(00000011101001) (351) (233) (E9)   ;(00000011100110) (346) (230) (E6)   ;
;608;(00000011100011) (343) (227) (E3)    ;(00000011100001) (341) (225) (E1)   ;(00000011011110) (336) (222) (DE)   ;(00000011011100) (334) (220) (DC)   ;(00000011011001) (331) (217) (D9)   ;(00000011010110) (326) (214) (D6)   ;(00000011010100) (324) (212) (D4)   ;(00000011010001) (321) (209) (D1)   ;
;616;(00000011001111) (317) (207) (CF)    ;(00000011001100) (314) (204) (CC)   ;(00000011001010) (312) (202) (CA)   ;(00000011000111) (307) (199) (C7)   ;(00000011000101) (305) (197) (C5)   ;(00000011000010) (302) (194) (C2)   ;(00000011000000) (300) (192) (C0)   ;(00000010111101) (275) (189) (BD)   ;
;624;(00000010111011) (273) (187) (BB)    ;(00000010111001) (271) (185) (B9)   ;(00000010110110) (266) (182) (B6)   ;(00000010110100) (264) (180) (B4)   ;(00000010110001) (261) (177) (B1)   ;(00000010101111) (257) (175) (AF)   ;(00000010101101) (255) (173) (AD)   ;(00000010101010) (252) (170) (AA)   ;
;632;(00000010101000) (250) (168) (A8)    ;(00000010100110) (246) (166) (A6)   ;(00000010100011) (243) (163) (A3)   ;(00000010100001) (241) (161) (A1)   ;(00000010011111) (237) (159) (9F)   ;(00000010011101) (235) (157) (9D)   ;(00000010011010) (232) (154) (9A)   ;(00000010011000) (230) (152) (98)   ;
;640;(00000010010110) (226) (150) (96)    ;(00000010010100) (224) (148) (94)   ;(00000010010001) (221) (145) (91)   ;(00000010001111) (217) (143) (8F)   ;(00000010001101) (215) (141) (8D)   ;(00000010001011) (213) (139) (8B)   ;(00000010001001) (211) (137) (89)   ;(00000010000111) (207) (135) (87)   ;
;648;(00000010000101) (205) (133) (85)    ;(00000010000010) (202) (130) (82)   ;(00000010000000) (200) (128) (80)   ;(00000001111110) (176) (126) (7E)   ;(00000001111100) (174) (124) (7C)   ;(00000001111010) (172) (122) (7A)   ;(00000001111000) (170) (120) (78)   ;(00000001110110) (166) (118) (76)   ;
;656;(00000001110100) (164) (116) (74)    ;(00000001110010) (162) (114) (72)   ;(00000001110000) (160) (112) (70)   ;(00000001101110) (156) (110) (6E)   ;(00000001101100) (154) (108) (6C)   ;(00000001101010) (152) (106) (6A)   ;(00000001101000) (150) (104) (68)   ;(00000001100111) (147) (103) (67)   ;
;664;(00000001100101) (145) (101) (65)    ;(00000001100011) (143) (99) (63)   ;(00000001100001) (141) (97) (61)   ;(00000001011111) (137) (95) (5F)   ;(00000001011101) (135) (93) (5D)   ;(00000001011100) (134) (92) (5C)   ;(00000001011010) (132) (90) (5A)   ;(00000001011000) (130) (88) (58)   ;
;672;(00000001010110) (126) (86) (56)    ;(00000001010100) (124) (84) (54)   ;(00000001010011) (123) (83) (53)   ;(00000001010001) (121) (81) (51)   ;(00000001001111) (117) (79) (4F)   ;(00000001001110) (116) (78) (4E)   ;(00000001001100) (114) (76) (4C)   ;(00000001001010) (112) (74) (4A)   ;
;680;(00000001001001) (111) (73) (49)    ;(00000001000111) (107) (71) (47)   ;(00000001000110) (106) (70) (46)   ;(00000001000100) (104) (68) (44)   ;(00000001000010) (102) (66) (42)   ;(00000001000001) (101) (65) (41)   ;(00000000111111) (77) (63) (3F)   ;(00000000111110) (76) (62) (3E)   ;
;688;(00000000111100) (74) (60) (3C)    ;(00000000111011) (73) (59) (3B)   ;(00000000111001) (71) (57) (39)   ;(00000000111000) (70) (56) (38)   ;(00000000110111) (67) (55) (37)   ;(00000000110101) (65) (53) (35)   ;(00000000110100) (64) (52) (34)   ;(00000000110010) (62) (50) (32)   ;
;696;(00000000110001) (61) (49) (31)    ;(00000000110000) (60) (48) (30)   ;(00000000101110) (56) (46) (2E)   ;(00000000101101) (55) (45) (2D)   ;(00000000101100) (54) (44) (2C)   ;(00000000101011) (53) (43) (2B)   ;(00000000101001) (51) (41) (29)   ;(00000000101000) (50) (40) (28)   ;
;704;(00000000100111) (47) (39) (27)    ;(00000000100110) (46) (38) (26)   ;(00000000100101) (45) (37) (25)   ;(00000000100011) (43) (35) (23)   ;(00000000100010) (42) (34) (22)   ;(00000000100001) (41) (33) (21)   ;(00000000100000) (40) (32) (20)   ;(00000000011111) (37) (31) (1F)   ;
;712;(00000000011110) (36) (30) (1E)    ;(00000000011101) (35) (29) (1D)   ;(00000000011100) (34) (28) (1C)   ;(00000000011011) (33) (27) (1B)   ;(00000000011010) (32) (26) (1A)   ;(00000000011001) (31) (25) (19)   ;(00000000011000) (30) (24) (18)   ;(00000000010111) (27) (23) (17)   ;
;720;(00000000010110) (26) (22) (16)    ;(00000000010101) (25) (21) (15)   ;(00000000010100) (24) (20) (14)   ;(00000000010011) (23) (19) (13)   ;(00000000010011) (23) (19) (13)   ;(00000000010010) (22) (18) (12)   ;(00000000010001) (21) (17) (11)   ;(00000000010000) (20) (16) (10)   ;
;728;(00000000001111) (17) (15) (0F)    ;(00000000001111) (17) (15) (0F)   ;(00000000001110) (16) (14) (0E)   ;(00000000001101) (15) (13) (0D)   ;(00000000001100) (14) (12) (0C)   ;(00000000001100) (14) (12) (0C)   ;(00000000001011) (13) (11) (0B)   ;(00000000001010) (12) (10) (0A)   ;
;736;(00000000001010) (12) (10) (0A)    ;(00000000001001) (11) (9) (09)   ;(00000000001001) (11) (9) (09)   ;(00000000001000) (10) (8) (08)   ;(00000000001000) (10) (8) (08)   ;(00000000000111) (7) (7) (07)   ;(00000000000110) (6) (6) (06)   ;(00000000000110) (6) (6) (06)   ;
;744;(00000000000110) (6) (6) (06)    ;(00000000000101) (5) (5) (05)   ;(00000000000101) (5) (5) (05)   ;(00000000000100) (4) (4) (04)   ;(00000000000100) (4) (4) (04)   ;(00000000000011) (3) (3) (03)   ;(00000000000011) (3) (3) (03)   ;(00000000000011) (3) (3) (03)   ;
;752;(00000000000010) (2) (2) (02)    ;(00000000000010) (2) (2) (02)   ;(00000000000010) (2) (2) (02)   ;(00000000000010) (2) (2) (02)   ;(00000000000001) (1) (1) (01)   ;(00000000000001) (1) (1) (01)   ;(00000000000001) (1) (1) (01)   ;(00000000000001) (1) (1) (01)   ;
;760;(00000000000001) (1) (1) (01)    ;(00000000000000) (0) (0) (00)   ;(00000000000000) (0) (0) (00)   ;(00000000000000) (0) (0) (00)   ;(00000000000000) (0) (0) (00)   ;(00000000000000) (0) (0) (00)   ;(00000000000000) (0) (0) (00)   ;(00000000000000) (0) (0) (00)   ;
;768;(00000000000000) (0) (0) (00)    ;(00000000000000) (0) (0) (00)   ;(00000000000000) (0) (0) (00)   ;(00000000000000) (0) (0) (00)   ;(00000000000000) (0) (0) (00)   ;(00000000000000) (0) (0) (00)   ;(00000000000000) (0) (0) (00)   ;(00000000000000) (0) (0) (00)   ;
;776;(00000000000001) (1) (1) (01)    ;(00000000000001) (1) (1) (01)   ;(00000000000001) (1) (1) (01)   ;(00000000000001) (1) (1) (01)   ;(00000000000001) (1) (1) (01)   ;(00000000000010) (2) (2) (02)   ;(00000000000010) (2) (2) (02)   ;(00000000000010) (2) (2) (02)   ;
;784;(00000000000010) (2) (2) (02)    ;(00000000000011) (3) (3) (03)   ;(00000000000011) (3) (3) (03)   ;(00000000000011) (3) (3) (03)   ;(00000000000100) (4) (4) (04)   ;(00000000000100) (4) (4) (04)   ;(00000000000101) (5) (5) (05)   ;(00000000000101) (5) (5) (05)   ;
;792;(00000000000110) (6) (6) (06)    ;(00000000000110) (6) (6) (06)   ;(00000000000110) (6) (6) (06)   ;(00000000000111) (7) (7) (07)   ;(00000000001000) (10) (8) (08)   ;(00000000001000) (10) (8) (08)   ;(00000000001001) (11) (9) (09)   ;(00000000001001) (11) (9) (09)   ;
;800;(00000000001010) (12) (10) (0A)    ;(00000000001010) (12) (10) (0A)   ;(00000000001011) (13) (11) (0B)   ;(00000000001100) (14) (12) (0C)   ;(00000000001100) (14) (12) (0C)   ;(00000000001101) (15) (13) (0D)   ;(00000000001110) (16) (14) (0E)   ;(00000000001111) (17) (15) (0F)   ;
;808;(00000000001111) (17) (15) (0F)    ;(00000000010000) (20) (16) (10)   ;(00000000010001) (21) (17) (11)   ;(00000000010010) (22) (18) (12)   ;(00000000010011) (23) (19) (13)   ;(00000000010011) (23) (19) (13)   ;(00000000010100) (24) (20) (14)   ;(00000000010101) (25) (21) (15)   ;
;816;(00000000010110) (26) (22) (16)    ;(00000000010111) (27) (23) (17)   ;(00000000011000) (30) (24) (18)   ;(00000000011001) (31) (25) (19)   ;(00000000011010) (32) (26) (1A)   ;(00000000011011) (33) (27) (1B)   ;(00000000011100) (34) (28) (1C)   ;(00000000011101) (35) (29) (1D)   ;
;824;(00000000011110) (36) (30) (1E)    ;(00000000011111) (37) (31) (1F)   ;(00000000100000) (40) (32) (20)   ;(00000000100001) (41) (33) (21)   ;(00000000100010) (42) (34) (22)   ;(00000000100011) (43) (35) (23)   ;(00000000100101) (45) (37) (25)   ;(00000000100110) (46) (38) (26)   ;
;832;(00000000100111) (47) (39) (27)    ;(00000000101000) (50) (40) (28)   ;(00000000101001) (51) (41) (29)   ;(00000000101011) (53) (43) (2B)   ;(00000000101100) (54) (44) (2C)   ;(00000000101101) (55) (45) (2D)   ;(00000000101110) (56) (46) (2E)   ;(00000000110000) (60) (48) (30)   ;
;840;(00000000110001) (61) (49) (31)    ;(00000000110010) (62) (50) (32)   ;(00000000110100) (64) (52) (34)   ;(00000000110101) (65) (53) (35)   ;(00000000110111) (67) (55) (37)   ;(00000000111000) (70) (56) (38)   ;(00000000111001) (71) (57) (39)   ;(00000000111011) (73) (59) (3B)   ;
;848;(00000000111100) (74) (60) (3C)    ;(00000000111110) (76) (62) (3E)   ;(00000000111111) (77) (63) (3F)   ;(00000001000001) (101) (65) (41)   ;(00000001000010) (102) (66) (42)   ;(00000001000100) (104) (68) (44)   ;(00000001000110) (106) (70) (46)   ;(00000001000111) (107) (71) (47)   ;
;856;(00000001001001) (111) (73) (49)    ;(00000001001010) (112) (74) (4A)   ;(00000001001100) (114) (76) (4C)   ;(00000001001110) (116) (78) (4E)   ;(00000001001111) (117) (79) (4F)   ;(00000001010001) (121) (81) (51)   ;(00000001010011) (123) (83) (53)   ;(00000001010100) (124) (84) (54)   ;
;864;(00000001010110) (126) (86) (56)    ;(00000001011000) (130) (88) (58)   ;(00000001011010) (132) (90) (5A)   ;(00000001011100) (134) (92) (5C)   ;(00000001011101) (135) (93) (5D)   ;(00000001011111) (137) (95) (5F)   ;(00000001100001) (141) (97) (61)   ;(00000001100011) (143) (99) (63)   ;
;872;(00000001100101) (145) (101) (65)    ;(00000001100111) (147) (103) (67)   ;(00000001101000) (150) (104) (68)   ;(00000001101010) (152) (106) (6A)   ;(00000001101100) (154) (108) (6C)   ;(00000001101110) (156) (110) (6E)   ;(00000001110000) (160) (112) (70)   ;(00000001110010) (162) (114) (72)   ;
;880;(00000001110100) (164) (116) (74)    ;(00000001110110) (166) (118) (76)   ;(00000001111000) (170) (120) (78)   ;(00000001111010) (172) (122) (7A)   ;(00000001111100) (174) (124) (7C)   ;(00000001111110) (176) (126) (7E)   ;(00000010000000) (200) (128) (80)   ;(00000010000010) (202) (130) (82)   ;
;888;(00000010000101) (205) (133) (85)    ;(00000010000111) (207) (135) (87)   ;(00000010001001) (211) (137) (89)   ;(00000010001011) (213) (139) (8B)   ;(00000010001101) (215) (141) (8D)   ;(00000010001111) (217) (143) (8F)   ;(00000010010001) (221) (145) (91)   ;(00000010010100) (224) (148) (94)   ;
;896;(00000010010110) (226) (150) (96)    ;(00000010011000) (230) (152) (98)   ;(00000010011010) (232) (154) (9A)   ;(00000010011101) (235) (157) (9D)   ;(00000010011111) (237) (159) (9F)   ;(00000010100001) (241) (161) (A1)   ;(00000010100011) (243) (163) (A3)   ;(00000010100110) (246) (166) (A6)   ;
;904;(00000010101000) (250) (168) (A8)    ;(00000010101010) (252) (170) (AA)   ;(00000010101101) (255) (173) (AD)   ;(00000010101111) (257) (175) (AF)   ;(00000010110001) (261) (177) (B1)   ;(00000010110100) (264) (180) (B4)   ;(00000010110110) (266) (182) (B6)   ;(00000010111001) (271) (185) (B9)   ;
;912;(00000010111011) (273) (187) (BB)    ;(00000010111101) (275) (189) (BD)   ;(00000011000000) (300) (192) (C0)   ;(00000011000010) (302) (194) (C2)   ;(00000011000101) (305) (197) (C5)   ;(00000011000111) (307) (199) (C7)   ;(00000011001010) (312) (202) (CA)   ;(00000011001100) (314) (204) (CC)   ;
;920;(00000011001111) (317) (207) (CF)    ;(00000011010001) (321) (209) (D1)   ;(00000011010100) (324) (212) (D4)   ;(00000011010110) (326) (214) (D6)   ;(00000011011001) (331) (217) (D9)   ;(00000011011100) (334) (220) (DC)   ;(00000011011110) (336) (222) (DE)   ;(00000011100001) (341) (225) (E1)   ;
;928;(00000011100011) (343) (227) (E3)    ;(00000011100110) (346) (230) (E6)   ;(00000011101001) (351) (233) (E9)   ;(00000011101011) (353) (235) (EB)   ;(00000011101110) (356) (238) (EE)   ;(00000011110001) (361) (241) (F1)   ;(00000011110011) (363) (243) (F3)   ;(00000011110110) (366) (246) (F6)   ;
;936;(00000011111001) (371) (249) (F9)    ;(00000011111011) (373) (251) (FB)   ;(00000011111110) (376) (254) (FE)   ;(00000100000001) (401) (257) (101)   ;(00000100000011) (403) (259) (103)   ;(00000100000110) (406) (262) (106)   ;(00000100001001) (411) (265) (109)   ;(00000100001100) (414) (268) (10C)   ;
;944;(00000100001110) (416) (270) (10E)    ;(00000100010001) (421) (273) (111)   ;(00000100010100) (424) (276) (114)   ;(00000100010111) (427) (279) (117)   ;(00000100011010) (432) (282) (11A)   ;(00000100011100) (434) (284) (11C)   ;(00000100011111) (437) (287) (11F)   ;(00000100100010) (442) (290) (122)   ;
;952;(00000100100101) (445) (293) (125)    ;(00000100101000) (450) (296) (128)   ;(00000100101010) (452) (298) (12A)   ;(00000100101101) (455) (301) (12D)   ;(00000100110000) (460) (304) (130)   ;(00000100110011) (463) (307) (133)   ;(00000100110110) (466) (310) (136)   ;(00000100111001) (471) (313) (139)   ;
;960;(00000100111100) (474) (316) (13C)    ;(00000100111111) (477) (319) (13F)   ;(00000101000010) (502) (322) (142)   ;(00000101000100) (504) (324) (144)   ;(00000101000111) (507) (327) (147)   ;(00000101001010) (512) (330) (14A)   ;(00000101001101) (515) (333) (14D)   ;(00000101010000) (520) (336) (150)   ;
;968;(00000101010011) (523) (339) (153)    ;(00000101010110) (526) (342) (156)   ;(00000101011001) (531) (345) (159)   ;(00000101011100) (534) (348) (15C)   ;(00000101011111) (537) (351) (15F)   ;(00000101100010) (542) (354) (162)   ;(00000101100101) (545) (357) (165)   ;(00000101101000) (550) (360) (168)   ;
;976;(00000101101011) (553) (363) (16B)    ;(00000101101110) (556) (366) (16E)   ;(00000101110001) (561) (369) (171)   ;(00000101110100) (564) (372) (174)   ;(00000101110111) (567) (375) (177)   ;(00000101111010) (572) (378) (17A)   ;(00000101111101) (575) (381) (17D)   ;(00000110000000) (600) (384) (180)   ;
;984;(00000110000011) (603) (387) (183)    ;(00000110000110) (606) (390) (186)   ;(00000110001001) (611) (393) (189)   ;(00000110001100) (614) (396) (18C)   ;(00000110001111) (617) (399) (18F)   ;(00000110010010) (622) (402) (192)   ;(00000110010110) (626) (406) (196)   ;(00000110011001) (631) (409) (199)   ;
;992;(00000110011100) (634) (412) (19C)    ;(00000110011111) (637) (415) (19F)   ;(00000110100010) (642) (418) (1A2)   ;(00000110100101) (645) (421) (1A5)   ;(00000110101000) (650) (424) (1A8)   ;(00000110101011) (653) (427) (1AB)   ;(00000110101110) (656) (430) (1AE)   ;(00000110110001) (661) (433) (1B1)   ;
;1000;(00000110110100) (664) (436) (1B4)    ;(00000110111000) (670) (440) (1B8)   ;(00000110111011) (673) (443) (1BB)   ;(00000110111110) (676) (446) (1BE)   ;(00000111000001) (701) (449) (1C1)   ;(00000111000100) (704) (452) (1C4)   ;(00000111000111) (707) (455) (1C7)   ;(00000111001010) (712) (458) (1CA)   ;
;1008;(00000111001101) (715) (461) (1CD)    ;(00000111010000) (720) (464) (1D0)   ;(00000111010100) (724) (468) (1D4)   ;(00000111010111) (727) (471) (1D7)   ;(00000111011010) (732) (474) (1DA)   ;(00000111011101) (735) (477) (1DD)   ;(00000111100000) (740) (480) (1E0)   ;(00000111100011) (743) (483) (1E3)   ;
;1016;(00000111100110) (746) (486) (1E6)    ;(00000111101010) (752) (490) (1EA)   ;(00000111101101) (755) (493) (1ED)   ;(00000111110000) (760) (496) (1F0)   ;(00000111110011) (763) (499) (1F3)   ;(00000111110110) (766) (502) (1F6)   ;(00000111111001) (771) (505) (1F9)   ;(00000111111100) (774) (508) (1FC)   ;


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 2,149 / 32,401 ( 7 % )  ;
; C16 interconnects     ; 29 / 1,326 ( 2 % )      ;
; C4 interconnects      ; 955 / 21,816 ( 4 % )    ;
; Direct links          ; 468 / 32,401 ( 1 % )    ;
; Global clocks         ; 10 / 10 ( 100 % )       ;
; Local interconnects   ; 1,549 / 10,320 ( 15 % ) ;
; R24 interconnects     ; 55 / 1,289 ( 4 % )      ;
; R4 interconnects      ; 1,197 / 28,186 ( 4 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 11.56) ; Number of LABs  (Total = 185) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 23                            ;
; 2                                           ; 6                             ;
; 3                                           ; 2                             ;
; 4                                           ; 5                             ;
; 5                                           ; 4                             ;
; 6                                           ; 2                             ;
; 7                                           ; 2                             ;
; 8                                           ; 2                             ;
; 9                                           ; 0                             ;
; 10                                          ; 12                            ;
; 11                                          ; 11                            ;
; 12                                          ; 8                             ;
; 13                                          ; 6                             ;
; 14                                          ; 8                             ;
; 15                                          ; 15                            ;
; 16                                          ; 79                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.75) ; Number of LABs  (Total = 185) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 60                            ;
; 1 Clock                            ; 130                           ;
; 1 Clock enable                     ; 86                            ;
; 1 Sync. clear                      ; 5                             ;
; 1 Sync. load                       ; 4                             ;
; 2 Clock enables                    ; 7                             ;
; 2 Clocks                           ; 31                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.97) ; Number of LABs  (Total = 185) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 9                             ;
; 2                                            ; 13                            ;
; 3                                            ; 1                             ;
; 4                                            ; 6                             ;
; 5                                            ; 3                             ;
; 6                                            ; 2                             ;
; 7                                            ; 2                             ;
; 8                                            ; 2                             ;
; 9                                            ; 0                             ;
; 10                                           ; 2                             ;
; 11                                           ; 3                             ;
; 12                                           ; 2                             ;
; 13                                           ; 4                             ;
; 14                                           ; 5                             ;
; 15                                           ; 2                             ;
; 16                                           ; 16                            ;
; 17                                           ; 2                             ;
; 18                                           ; 7                             ;
; 19                                           ; 7                             ;
; 20                                           ; 9                             ;
; 21                                           ; 2                             ;
; 22                                           ; 6                             ;
; 23                                           ; 2                             ;
; 24                                           ; 8                             ;
; 25                                           ; 7                             ;
; 26                                           ; 3                             ;
; 27                                           ; 8                             ;
; 28                                           ; 12                            ;
; 29                                           ; 4                             ;
; 30                                           ; 7                             ;
; 31                                           ; 6                             ;
; 32                                           ; 22                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 5.54) ; Number of LABs  (Total = 185) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 5                             ;
; 1                                               ; 37                            ;
; 2                                               ; 23                            ;
; 3                                               ; 21                            ;
; 4                                               ; 12                            ;
; 5                                               ; 13                            ;
; 6                                               ; 11                            ;
; 7                                               ; 5                             ;
; 8                                               ; 19                            ;
; 9                                               ; 5                             ;
; 10                                              ; 7                             ;
; 11                                              ; 2                             ;
; 12                                              ; 3                             ;
; 13                                              ; 4                             ;
; 14                                              ; 4                             ;
; 15                                              ; 1                             ;
; 16                                              ; 12                            ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+---------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 9.55) ; Number of LABs  (Total = 185) ;
+---------------------------------------------+-------------------------------+
; 0                                           ; 0                             ;
; 1                                           ; 2                             ;
; 2                                           ; 19                            ;
; 3                                           ; 16                            ;
; 4                                           ; 16                            ;
; 5                                           ; 7                             ;
; 6                                           ; 14                            ;
; 7                                           ; 9                             ;
; 8                                           ; 8                             ;
; 9                                           ; 10                            ;
; 10                                          ; 4                             ;
; 11                                          ; 17                            ;
; 12                                          ; 5                             ;
; 13                                          ; 3                             ;
; 14                                          ; 8                             ;
; 15                                          ; 7                             ;
; 16                                          ; 6                             ;
; 17                                          ; 1                             ;
; 18                                          ; 8                             ;
; 19                                          ; 5                             ;
; 20                                          ; 4                             ;
; 21                                          ; 4                             ;
; 22                                          ; 4                             ;
; 23                                          ; 0                             ;
; 24                                          ; 1                             ;
; 25                                          ; 0                             ;
; 26                                          ; 2                             ;
; 27                                          ; 1                             ;
; 28                                          ; 1                             ;
+---------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 80           ; 0            ; 80           ; 0            ; 0            ; 84        ; 80           ; 0            ; 84        ; 84        ; 0            ; 48           ; 0            ; 0            ; 48           ; 0            ; 48           ; 48           ; 0            ; 0            ; 0            ; 48           ; 0            ; 0            ; 0            ; 0            ; 0            ; 84        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 84           ; 4            ; 84           ; 84           ; 0         ; 4            ; 84           ; 0         ; 0         ; 84           ; 36           ; 84           ; 84           ; 36           ; 84           ; 36           ; 36           ; 84           ; 84           ; 84           ; 36           ; 84           ; 84           ; 84           ; 84           ; 84           ; 0         ; 84           ; 84           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; DA1_OUTCLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA2_OUTCLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD1_OUTCLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD2_OUTCLK          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA1_OUT[13]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA1_OUT[12]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA1_OUT[11]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA1_OUT[10]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA1_OUT[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA1_OUT[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA1_OUT[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA1_OUT[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA1_OUT[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA1_OUT[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA1_OUT[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA1_OUT[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA1_OUT[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA1_OUT[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA2_OUT[13]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA2_OUT[12]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA2_OUT[11]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA2_OUT[10]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA2_OUT[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA2_OUT[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA2_OUT[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA2_OUT[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA2_OUT[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA2_OUT[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA2_OUT[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA2_OUT[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA2_OUT[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DA2_OUT[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_DB[15]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_DB[14]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_DB[13]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_DB[12]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_DB[11]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_DB[10]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_DB[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_DB[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_DB[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_DB[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_DB[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_DB[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_DB[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_DB[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_DB[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_DB[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_NL_NADV        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_WR_NWE         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_CS_NEL         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RST                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; FPGA_RD_NOE         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD2_INPUT_CLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD1_INPUT_CLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD2_INPUT[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD1_INPUT[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD2_INPUT[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD1_INPUT[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD2_INPUT[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD1_INPUT[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD2_INPUT[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD1_INPUT[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD2_INPUT[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD1_INPUT[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD2_INPUT[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD1_INPUT[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD2_INPUT[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD1_INPUT[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD2_INPUT[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD1_INPUT[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD2_INPUT[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD1_INPUT[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD2_INPUT[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD1_INPUT[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD2_INPUT[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD1_INPUT[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD1_INPUT[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD2_INPUT[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 1.5               ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                        ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ca24:auto_generated|ram_block1a17~portb_address_reg0 ; 0.188             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ca24:auto_generated|ram_block1a17~portb_address_reg0 ; 0.188             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ca24:auto_generated|ram_block1a17~portb_address_reg0 ; 0.187             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ca24:auto_generated|ram_block1a17~portb_address_reg0 ; 0.187             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ca24:auto_generated|ram_block1a17~portb_address_reg0 ; 0.187             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ca24:auto_generated|ram_block1a17~portb_address_reg0 ; 0.187             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ca24:auto_generated|ram_block1a17~portb_address_reg0 ; 0.187             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ca24:auto_generated|ram_block1a17~portb_address_reg0 ; 0.187             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 8 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (119006): Selected device EP4CE10F17C8 for design "JYX_FPGA_OBJECT"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "MYPLL:inst1|altpll:altpll_component|MYPLL_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: E:/MCU/FPGA/STM32+FPGA/zuolan_FPGA/prj/db/mypll_altpll.v Line: 43
    Info (15099): Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for MYPLL:inst1|altpll:altpll_component|MYPLL_altpll:auto_generated|wire_pll1_clk[0] port File: E:/MCU/FPGA/STM32+FPGA/zuolan_FPGA/prj/db/mypll_altpll.v Line: 43
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (335093): The Timing Analyzer is analyzing 314 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_vve1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_c09:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_b09:dffpipe12|dffe13a* 
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'JYX_FPGA_OBJECT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: FREQ_DEV:u_DA1_DEV|FREQ_OUT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register SINROM:inst6|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|ram_block1a13~porta_address_reg0 is being clocked by FREQ_DEV:u_DA1_DEV|FREQ_OUT
Warning (332060): Node: CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register FREQ_DEV:u_DA1_DEV|FREQ_OUT is being clocked by CLK
Warning (332060): Node: FPGA_CS_NEL was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MASTER_CTRL:inst3|CTRL_DATA[1] is being clocked by FPGA_CS_NEL
Warning (332060): Node: FREQ_DEV:u_DA2_DEV|FREQ_OUT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register SINROM:inst14|altsyncram:altsyncram_component|altsyncram_eja1:auto_generated|ram_block1a13~porta_address_reg0 is being clocked by FREQ_DEV:u_DA2_DEV|FREQ_OUT
Warning (332060): Node: AD2_INPUT_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register inst4 is being clocked by AD2_INPUT_CLK
Warning (332060): Node: AD1_INPUT_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register inst13 is being clocked by AD1_INPUT_CLK
Warning (332060): Node: FREQ_DEV:u_AD2_DEV|FREQ_OUT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TYFIFO:u_AD2_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_we_reg is being clocked by FREQ_DEV:u_AD2_DEV|FREQ_OUT
Warning (332060): Node: FREQ_DEV:u_AD1_DEV|FREQ_OUT was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register TYFIFO:u_AD1_FIFO|dcfifo:dcfifo_component|dcfifo_vve1:auto_generated|altsyncram_ce41:fifo_ram|ram_block11a0~porta_we_reg is being clocked by FREQ_DEV:u_AD1_DEV|FREQ_OUT
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst1|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node MYPLL:inst1|altpll:altpll_component|MYPLL_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: E:/MCU/FPGA/STM32+FPGA/zuolan_FPGA/prj/db/mypll_altpll.v Line: 77
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node fmc_control:inst|fmc_rd_en  File: E:/MCU/FPGA/STM32+FPGA/zuolan_FPGA/src/FMC/fmc_control.v Line: 48
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node FPGA_DB[0]~output
        Info (176357): Destination node FPGA_DB[1]~output
        Info (176357): Destination node FPGA_DB[2]~output
        Info (176357): Destination node FPGA_DB[3]~output
        Info (176357): Destination node FPGA_DB[4]~output
        Info (176357): Destination node FPGA_DB[5]~output
        Info (176357): Destination node FPGA_DB[6]~output
        Info (176357): Destination node FPGA_DB[7]~output
        Info (176357): Destination node FPGA_DB[8]~output
        Info (176357): Destination node FPGA_DB[9]~output
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node FREQ_DEV:u_AD1_DEV|FREQ_OUT  File: E:/MCU/FPGA/STM32+FPGA/zuolan_FPGA/src/FREQ_DEV.v Line: 7
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node AD1_OUTCLK~output
Info (176353): Automatically promoted node FREQ_DEV:u_AD2_DEV|FREQ_OUT  File: E:/MCU/FPGA/STM32+FPGA/zuolan_FPGA/src/FREQ_DEV.v Line: 7
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node AD2_OUTCLK~output
Info (176353): Automatically promoted node FREQ_DEV:u_DA1_DEV|FREQ_OUT  File: E:/MCU/FPGA/STM32+FPGA/zuolan_FPGA/src/FREQ_DEV.v Line: 7
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node DA1_OUTCLK~output
Info (176353): Automatically promoted node FREQ_DEV:u_DA2_DEV|FREQ_OUT  File: E:/MCU/FPGA/STM32+FPGA/zuolan_FPGA/src/FREQ_DEV.v Line: 7
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node DA2_OUTCLK~output
Info (176353): Automatically promoted node AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|AD1_FREQ_DATA_H[15]~0  File: E:/MCU/FPGA/STM32+FPGA/zuolan_FPGA/src/AD_FREQ_MEASURE.v Line: 29
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|AD1_FREQ_DATA_L[15]~0  File: E:/MCU/FPGA/STM32+FPGA/zuolan_FPGA/src/AD_FREQ_MEASURE.v Line: 29
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node AD_FREQ_MEASURE:u_AD_FREQ_MEASURE|AD2_FREQ_DATA_H[15]~0  File: E:/MCU/FPGA/STM32+FPGA/zuolan_FPGA/src/AD_FREQ_MEASURE.v Line: 29
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.44 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file E:/MCU/FPGA/STM32+FPGA/zuolan_FPGA/prj/output_files/JYX_FPGA_OBJECT.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 6153 megabytes
    Info: Processing ended: Tue Jul 15 12:25:53 2025
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:11


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/MCU/FPGA/STM32+FPGA/zuolan_FPGA/prj/output_files/JYX_FPGA_OBJECT.fit.smsg.


