# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE\ 385/Lab5 {C:/intelFPGA_lite/18.1/ECE 385/Lab5/Reg_16.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:43 on Feb 23,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ECE 385/Lab5" C:/intelFPGA_lite/18.1/ECE 385/Lab5/Reg_16.sv 
# -- Compiling module reg_16
# 
# Top level modules:
# 	reg_16
# End time: 20:44:43 on Feb 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE\ 385/Lab5 {C:/intelFPGA_lite/18.1/ECE 385/Lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:43 on Feb 23,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ECE 385/Lab5" C:/intelFPGA_lite/18.1/ECE 385/Lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 20:44:43 on Feb 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE\ 385/Lab5 {C:/intelFPGA_lite/18.1/ECE 385/Lab5/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:43 on Feb 23,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ECE 385/Lab5" C:/intelFPGA_lite/18.1/ECE 385/Lab5/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 20:44:43 on Feb 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE\ 385/Lab5 {C:/intelFPGA_lite/18.1/ECE 385/Lab5/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:43 on Feb 23,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ECE 385/Lab5" C:/intelFPGA_lite/18.1/ECE 385/Lab5/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 20:44:43 on Feb 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE\ 385/Lab5 {C:/intelFPGA_lite/18.1/ECE 385/Lab5/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:43 on Feb 23,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ECE 385/Lab5" C:/intelFPGA_lite/18.1/ECE 385/Lab5/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 20:44:43 on Feb 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE\ 385/Lab5 {C:/intelFPGA_lite/18.1/ECE 385/Lab5/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:44 on Feb 23,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ECE 385/Lab5" C:/intelFPGA_lite/18.1/ECE 385/Lab5/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 20:44:44 on Feb 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE\ 385/Lab5 {C:/intelFPGA_lite/18.1/ECE 385/Lab5/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:44 on Feb 23,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ECE 385/Lab5" C:/intelFPGA_lite/18.1/ECE 385/Lab5/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 20:44:44 on Feb 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE\ 385/Lab5 {C:/intelFPGA_lite/18.1/ECE 385/Lab5/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:44 on Feb 23,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ECE 385/Lab5" C:/intelFPGA_lite/18.1/ECE 385/Lab5/multiplexer.sv 
# -- Compiling module mux2_1
# -- Compiling module mux4_1
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux2_1
# 	mux4_1
# 	mux16_1
# End time: 20:44:44 on Feb 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE\ 385/Lab5 {C:/intelFPGA_lite/18.1/ECE 385/Lab5/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:44 on Feb 23,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ECE 385/Lab5" C:/intelFPGA_lite/18.1/ECE 385/Lab5/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 20:44:44 on Feb 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE\ 385/Lab5 {C:/intelFPGA_lite/18.1/ECE 385/Lab5/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:44 on Feb 23,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ECE 385/Lab5" C:/intelFPGA_lite/18.1/ECE 385/Lab5/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 20:44:44 on Feb 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE\ 385/Lab5 {C:/intelFPGA_lite/18.1/ECE 385/Lab5/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:44 on Feb 23,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ECE 385/Lab5" C:/intelFPGA_lite/18.1/ECE 385/Lab5/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 20:44:44 on Feb 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/ECE\ 385/Lab5 {C:/intelFPGA_lite/18.1/ECE 385/Lab5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:44:44 on Feb 23,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/ECE 385/Lab5" C:/intelFPGA_lite/18.1/ECE 385/Lab5/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 20:44:45 on Feb 23,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 20:44:45 on Feb 23,2023
# Loading sv_std.std
# Loading work.testbench
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.reg_16
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.mux16_1
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/ECE 385/Lab5/slc3.sv(110): [PCDPC] - Port size (16) does not match connection size (32) for port 'in1'. The port definition is at: C:/intelFPGA_lite/18.1/ECE 385/Lab5/multiplexer.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test/slc/PC_MUX File: C:/intelFPGA_lite/18.1/ECE 385/Lab5/multiplexer.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
restart -f
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/ECE 385/Lab5/slc3.sv(110): [PCDPC] - Port size (16) does not match connection size (32) for port 'in1'. The port definition is at: C:/intelFPGA_lite/18.1/ECE 385/Lab5/multiplexer.sv(21).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test/slc/PC_MUX File: C:/intelFPGA_lite/18.1/ECE 385/Lab5/multiplexer.sv
run 4000ns
# End time: 20:46:58 on Feb 23,2023, Elapsed time: 0:02:13
# Errors: 0, Warnings: 2
