<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='openmsp430.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: openmsp430
    <br/>
    Created: Jun 30, 2009
    <br/>
    Updated: May 15, 2015
    <br/>
    SVN Updated: Jan 21, 2015
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Processor
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     ASIC proven
    
    ,
    
     Design done
    
    ,
    
     FPGA proven
    
    ,
    
     Specification done
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: BSD
   </p>
   <div id="d_">
    <h2>
     
     
    </h2>
    <p id="p_">
     <table border="0" cellpadding="0" cellspacing="0">
      <tbody>
       <tr>
        <td>
         The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog. It is
         compatible with Texas Instruments'
         <b>
          
           MSP430 microcontroller
         family
          
         </b>
         and can execute the code generated by any MSP430 toolchain in a near cycle accurate way.
         <br/>
         The core comes with some peripherals (
         <b>
          16x16 Hardware Multiplier,
         </b>
         Watchdog,
         GPIO, TimerA, generic templates) and most notably with a two-wire
         <b>
          Serial
         Debug Interface
         </b>
         supporting the
         <b>
          
           MSPGCC
          
          GNU Debugger
         </b>
         (GDB) for in-system
         software debugging.
         <br/>
         While being fully FPGA friendly, this design is also particularly
         suited for ASIC implementations (typically mixed signal ICs with strong area and low-power requirements).
         <br/>
         In a nutshell, the openMSP430 brings with it:
         <br/>
         <ul>
          <li>
           Low area (8k-Gates), without hidden extra infrastructure overhead (memory backbone, IRQ controller and watchdog timer are already included).
          </li>
          <li>
           Excellent code density.
          </li>
          <li>
           Good performances.
          </li>
          <li>
           Build-in power and clock managment options.
          </li>
          <li>
           Multiple times
           <span>
            Silicon Proven
           </span>
           .
          </li>
         </ul>
        </td>
        <td>
         <table border="0" cellpadding="0" cellspacing="0">
          <tbody>
           <tr>
            <td>
             
              <img alt="donate 8euro" src="//opencores.org/websvn,filedetails?repname=openmsp430&amp;path=%2Fopenmsp430%2Ftrunk%2Fdoc%2Fhtml%2Fimages%2Fdonate_buttons%2F008_amount_button.png"/>
             
            </td>
           </tr>
           <tr>
            <td>
             
              <img alt="donate 16euro" src="//opencores.org/websvn,filedetails?repname=openmsp430&amp;path=%2Fopenmsp430%2Ftrunk%2Fdoc%2Fhtml%2Fimages%2Fdonate_buttons%2F016_amount_button.png"/>
             
            </td>
           </tr>
           <tr>
            <td>
             
              <img alt="donate 32euro" src="//opencores.org/websvn,filedetails?repname=openmsp430&amp;path=%2Fopenmsp430%2Ftrunk%2Fdoc%2Fhtml%2Fimages%2Fdonate_buttons%2F032_chip_button_paypal.png"/>
             
            </td>
           </tr>
           <tr>
            <td>
             
              <img alt="donate 64euro" src="//opencores.org/websvn,filedetails?repname=openmsp430&amp;path=%2Fopenmsp430%2Ftrunk%2Fdoc%2Fhtml%2Fimages%2Fdonate_buttons%2F064_amount_button.png"/>
             
            </td>
           </tr>
           <tr>
            <td>
             
              <img alt="donate 128euro" src="//opencores.org/websvn,filedetails?repname=openmsp430&amp;path=%2Fopenmsp430%2Ftrunk%2Fdoc%2Fhtml%2Fimages%2Fdonate_buttons%2F128_amount_button.png"/>
             
            </td>
           </tr>
           <tr>
            <td>
             
              <img alt="donate XXXeuro" src="//opencores.org/websvn,filedetails?repname=openmsp430&amp;path=%2Fopenmsp430%2Ftrunk%2Fdoc%2Fhtml%2Fimages%2Fdonate_buttons%2F000_amount_button.png"/>
             
            </td>
           </tr>
          </tbody>
         </table>
        </td>
       </tr>
      </tbody>
     </table>
     <br/>
     <h3>
      Design
     </h3>
     The complete tar archive of the project can be downloaded
     
      here
     
     (OpenCores account required).
     <br/>
     The following SVN command can be run from a console (or
     
      GUI
     
     ):
     <br/>
     <table border="0" cellpadding="0" cellspacing="4">
      <tbody>
       <tr>
        <td>
         <br/>
        </td>
        <td>
         <br/>
        </td>
        <td>
         <br/>
        </td>
        <td>
         <code>
          svn export http://opencores.org/ocsvn/openmsp430/openmsp430/trunk/ openmsp430
         </code>
        </td>
       </tr>
      </tbody>
     </table>
     <br/>
     <h3>
      ChangeLog
     </h3>
     <ul>
      <li>
       The
       
        Core's ChangeLog
       
       lists the CPU updates.
      </li>
      <li>
       The
       
        Tools' ChangeLog
       
       lists the Software development tools updates.
      </li>
      <li>
       Subscribe to the following
       
        RSS
       
       feed to keep yourself informed about ALL updates.
      </li>
     </ul>
     <br/>
     <h3>
      Documentation
     </h3>
     Being fully compatible with the original MSP430 architecture, TI's official documentation is applicable:
     
      SLAU049F.PDF
     
     <br/>
     In addition, the openMSP430 online documentation is also available in
     
      pdf
     
     .
     <br/>
     <h2>
      Features
     </h2>
     <ul>
      <li>
       <b>
        Core:
       </b>
       <ul>
        <li>
         Full instruction set support.
        </li>
        <li>
         Interrupts: IRQs (x14, x30 or x62), NMI (x1).
        </li>
        <li>
         Low Power Modes (LPMx).
        </li>
        <li>
         Configurable memory size for both program and data.
        </li>
        <li>
         Scalable peripheral address space.
        </li>
        <li>
         Two-wire Serial Debug Interface (I
         <sup>
          2
         </sup>
         C or UART based) with GDB support (Nexus class 3, w/o trace).
        </li>
        <li>
         FPGA friendly (option for single clock domain, no clock gate).
        </li>
        <li>
         ASIC friendly (options for full power &amp; clock management support).
         <br/>
        </li>
        <li>
         Small size (Xilinx: 1650 LUTs / Altera: 1550 LEs / ASIC: 8k gates).
        </li>
       </ul>
      </li>
      <br/>
      <li>
       <b>
        Peripherals:
       </b>
       <ul>
        <li>
         16x16 Hardware Multiplier.
        </li>
        <li>
         Basic Clock Module.
        </li>
        <li>
         Watchdog.
        </li>
        <li>
         Timer A (FPGA only).
        </li>
        <li>
         GPIOs (FPGA only).
        </li>
        <li>
         Templates for 8 and 16 bit peripherals.
        </li>
       </ul>
      </li>
     </ul>
     <h2>
      Limitations
     </h2>
     <ul>
      <li>
       <b>
        Core:
       </b>
       <ul>
        <li>
         Instructions can't be executed from the data memory.
        </li>
       </ul>
      </li>
     </ul>
     <br/>
     Follow on Google+:
     <ul>
      <li>
       
        <img style="0px solid ; width: 39px; height: 39px;" alt="g+" src="//lh6.googleusercontent.com/-0wq_FOg_8y8/Tu9AkzyXeOI/AAAAAAAAa1Y/QdtmEyJCPrA/google-plus-pages-logo.png"/>
       
      </li>
     </ul>
     Discussion group:
     <ul>
      <li>
       <table border="0" cellspacing="0">
        <tbody>
         <tr>
          <td>
           <img src="//groups.google.com/intl/en/images/logos/groups_logo_sm.gif" alt="Google Groups" height="30" width="140"/>
          </td>
         </tr>
         <tr>
          <td>
           <b>
            Subscribe to openMSP430
           </b>
          </td>
         </tr>
         <tr>
          <td>
           Email:
          </td>
         </tr>
         <tr>
          <td align="right">
           
            Visit this group
           
          </td>
         </tr>
        </tbody>
       </table>
      </li>
     </ul>
     Development has been performed using the following freely available (excellent) tools:
     <ul>
      <li>
       
        Icarus Verilog
       
       : Verilog simulator.
      </li>
      <li>
       
        GTKWave Analyzer
       
       : Waveform viewer.
      </li>
      <li>
       
        MSPGCC
       
       : GCC toolchain for the Texas Instruments MSP430 MCUs.
      </li>
      <li>
       
        ISE WebPACK
       
       : Xilinx's free FPGA synthesis tool.
      </li>
     </ul>
     A few MSP430 links:
     <ul>
      <li>
       
        Wikipedia: MSP430
       
      </li>
      <li>
       
        TI: MSP430x1xx Family User's Guide
       
      </li>
      <li>
       
        TI: MSP430 Competitive Benchmarking
       
       <br/>
      </li>
      <li>
       
        TI: a list of available MSP430 Open Source projects out there on the web today.
       
      </li>
     </ul>
     <br/>
     MSP430 is a trademark of Texas Instruments,
Inc. This project is not affiliated in any way with Texas Instruments.
All other product names are trademarks or registered trademarks of
their respective owners.
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
