//Verilog generated by VPR  from post-place-and-route implementation
module cic_i (
    input \clk ,
    input \reset_n ,
    input \in_dv ,
    input \data_in[7] ,
    input \data_in[6] ,
    input \data_in[5] ,
    input \data_in[4] ,
    input \data_in[3] ,
    input \data_in[2] ,
    input \data_in[1] ,
    input \data_in[0] ,
    output \data_out[13] ,
    output \data_out[12] ,
    output \data_out[11] ,
    output \data_out[10] ,
    output \data_out[9] ,
    output \data_out[8] ,
    output \data_out[7] ,
    output \data_out[6] ,
    output \data_out[5] ,
    output \data_out[4] ,
    output \data_out[3] ,
    output \data_out[2] ,
    output \data_out[1] ,
    output \data_out[0] 
);

    //Wires
    wire \clk_output_0_0 ;
    wire \reset_n_output_0_0 ;
    wire \in_dv_output_0_0 ;
    wire \data_in[7]_output_0_0 ;
    wire \data_in[6]_output_0_0 ;
    wire \data_in[5]_output_0_0 ;
    wire \data_in[4]_output_0_0 ;
    wire \data_in[3]_output_0_0 ;
    wire \data_in[2]_output_0_0 ;
    wire \data_in[1]_output_0_0 ;
    wire \data_in[0]_output_0_0 ;
    wire \dffre_data_out[13]_output_0_0 ;
    wire \dffre_data_out[12]_output_0_0 ;
    wire \dffre_data_out[11]_output_0_0 ;
    wire \dffre_data_out[10]_output_0_0 ;
    wire \dffre_data_out[9]_output_0_0 ;
    wire \dffre_data_out[8]_output_0_0 ;
    wire \dffre_data_out[7]_output_0_0 ;
    wire \dffre_data_out[6]_output_0_0 ;
    wire \dffre_data_out[5]_output_0_0 ;
    wire \dffre_data_out[4]_output_0_0 ;
    wire \dffre_data_out[3]_output_0_0 ;
    wire \dffre_data_out[2]_output_0_0 ;
    wire \dffre_data_out[1]_output_0_0 ;
    wire \dffre_data_out[0]_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \lut__001__output_0_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[0]_output_0_0 ;
    wire \lut__002__output_0_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[1]_output_0_0 ;
    wire \lut__003__output_0_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[2]_output_0_0 ;
    wire \lut__004__output_0_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[3]_output_0_0 ;
    wire \lut__005__output_0_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[4]_output_0_0 ;
    wire \lut__006__output_0_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[5]_output_0_0 ;
    wire \lut__007__output_0_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[6]_output_0_0 ;
    wire \lut__008__output_0_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[7]_output_0_0 ;
    wire \lut__009__output_0_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[8]_output_0_0 ;
    wire \lut__010__output_0_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[9]_output_0_0 ;
    wire \lut__011__output_0_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[10]_output_0_0 ;
    wire \lut__012__output_0_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[0]_output_0_0 ;
    wire \lut__013__output_0_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[1]_output_0_0 ;
    wire \lut__014__output_0_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[2]_output_0_0 ;
    wire \lut__015__output_0_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[3]_output_0_0 ;
    wire \lut__016__output_0_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[4]_output_0_0 ;
    wire \lut__017__output_0_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[5]_output_0_0 ;
    wire \lut__018__output_0_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[6]_output_0_0 ;
    wire \lut__019__output_0_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[7]_output_0_0 ;
    wire \lut__020__output_0_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[8]_output_0_0 ;
    wire \lut__021__output_0_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[9]_output_0_0 ;
    wire \lut__022__output_0_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[10]_output_0_0 ;
    wire \lut__023__output_0_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[11]_output_0_0 ;
    wire \lut__024__output_0_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[0]_output_0_0 ;
    wire \lut__025__output_0_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[1]_output_0_0 ;
    wire \lut__026__output_0_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[2]_output_0_0 ;
    wire \lut__027__output_0_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[3]_output_0_0 ;
    wire \lut__028__output_0_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[4]_output_0_0 ;
    wire \lut__029__output_0_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[5]_output_0_0 ;
    wire \lut__030__output_0_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[6]_output_0_0 ;
    wire \lut__031__output_0_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[7]_output_0_0 ;
    wire \lut__032__output_0_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[8]_output_0_0 ;
    wire \lut__033__output_0_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[9]_output_0_0 ;
    wire \lut__034__output_0_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[10]_output_0_0 ;
    wire \lut__035__output_0_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[11]_output_0_0 ;
    wire \lut__036__output_0_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[12]_output_0_0 ;
    wire \lut__037__output_0_0 ;
    wire \lut__038__output_0_0 ;
    wire \lut__039__output_0_0 ;
    wire \lut__040__output_0_0 ;
    wire \lut__041__output_0_0 ;
    wire \lut__042__output_0_0 ;
    wire \lut__043__output_0_0 ;
    wire \lut__044__output_0_0 ;
    wire \lut__045__output_0_0 ;
    wire \lut__046__output_0_0 ;
    wire \lut__047__output_0_0 ;
    wire \lut__048__output_0_0 ;
    wire \lut__049__output_0_0 ;
    wire \lut__050__output_0_0 ;
    wire \lut__051__output_0_0 ;
    wire \lut__000__output_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[0]_output_0_0 ;
    wire \lut__052__output_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[1]_output_0_0 ;
    wire \lut__053__output_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[2]_output_0_0 ;
    wire \lut__054__output_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[3]_output_0_0 ;
    wire \lut__055__output_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[4]_output_0_0 ;
    wire \lut__056__output_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[5]_output_0_0 ;
    wire \lut__057__output_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[6]_output_0_0 ;
    wire \lut__058__output_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[7]_output_0_0 ;
    wire \lut__059__output_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[8]_output_0_0 ;
    wire \lut__060__output_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][0]_output_0_0 ;
    wire \lut__061__output_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][1]_output_0_0 ;
    wire \lut__062__output_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][2]_output_0_0 ;
    wire \lut__063__output_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][3]_output_0_0 ;
    wire \lut__064__output_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][4]_output_0_0 ;
    wire \lut__065__output_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][5]_output_0_0 ;
    wire \lut__066__output_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][6]_output_0_0 ;
    wire \lut__067__output_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][7]_output_0_0 ;
    wire \lut__068__output_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[0]_output_0_0 ;
    wire \lut__069__output_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[1]_output_0_0 ;
    wire \lut__070__output_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[2]_output_0_0 ;
    wire \lut__071__output_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[3]_output_0_0 ;
    wire \lut__072__output_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[4]_output_0_0 ;
    wire \lut__073__output_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[5]_output_0_0 ;
    wire \lut__074__output_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[6]_output_0_0 ;
    wire \lut__075__output_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[7]_output_0_0 ;
    wire \lut__076__output_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[8]_output_0_0 ;
    wire \lut__077__output_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[9]_output_0_0 ;
    wire \lut__078__output_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][0]_output_0_0 ;
    wire \lut__079__output_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][1]_output_0_0 ;
    wire \lut__080__output_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][2]_output_0_0 ;
    wire \lut__081__output_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][3]_output_0_0 ;
    wire \lut__082__output_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][4]_output_0_0 ;
    wire \lut__083__output_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][5]_output_0_0 ;
    wire \lut__084__output_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][6]_output_0_0 ;
    wire \lut__085__output_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][7]_output_0_0 ;
    wire \lut__086__output_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][8]_output_0_0 ;
    wire \lut__087__output_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[0]_output_0_0 ;
    wire \lut__088__output_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[1]_output_0_0 ;
    wire \lut__089__output_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[2]_output_0_0 ;
    wire \lut__090__output_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[3]_output_0_0 ;
    wire \lut__091__output_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[4]_output_0_0 ;
    wire \lut__092__output_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[5]_output_0_0 ;
    wire \lut__093__output_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[6]_output_0_0 ;
    wire \lut__094__output_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[7]_output_0_0 ;
    wire \lut__095__output_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[8]_output_0_0 ;
    wire \lut__096__output_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[9]_output_0_0 ;
    wire \lut__097__output_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[10]_output_0_0 ;
    wire \lut__098__output_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][0]_output_0_0 ;
    wire \lut__099__output_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][1]_output_0_0 ;
    wire \lut__100__output_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][2]_output_0_0 ;
    wire \lut__101__output_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][3]_output_0_0 ;
    wire \lut__102__output_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][4]_output_0_0 ;
    wire \lut__103__output_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][5]_output_0_0 ;
    wire \lut__104__output_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][6]_output_0_0 ;
    wire \lut__105__output_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][7]_output_0_0 ;
    wire \lut__106__output_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][8]_output_0_0 ;
    wire \lut__107__output_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][9]_output_0_0 ;
    wire \lut__108__output_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[0]_output_0_0 ;
    wire \lut__109__output_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[1]_output_0_0 ;
    wire \lut__110__output_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[2]_output_0_0 ;
    wire \lut__111__output_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[3]_output_0_0 ;
    wire \lut__112__output_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[4]_output_0_0 ;
    wire \lut__113__output_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[5]_output_0_0 ;
    wire \lut__114__output_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[6]_output_0_0 ;
    wire \lut__115__output_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[7]_output_0_0 ;
    wire \lut__116__output_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[8]_output_0_0 ;
    wire \lut__117__output_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[9]_output_0_0 ;
    wire \lut__118__output_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[10]_output_0_0 ;
    wire \lut__119__output_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][0]_output_0_0 ;
    wire \lut__120__output_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][1]_output_0_0 ;
    wire \lut__121__output_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][2]_output_0_0 ;
    wire \lut__122__output_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][3]_output_0_0 ;
    wire \lut__123__output_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][4]_output_0_0 ;
    wire \lut__124__output_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][5]_output_0_0 ;
    wire \lut__125__output_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][6]_output_0_0 ;
    wire \lut__126__output_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][7]_output_0_0 ;
    wire \lut__127__output_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][8]_output_0_0 ;
    wire \lut__128__output_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][9]_output_0_0 ;
    wire \lut__129__output_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][10]_output_0_0 ;
    wire \lut__195__output_0_0 ;
    wire \lut__192__output_0_0 ;
    wire \lut__191__output_0_0 ;
    wire \lut__194__output_0_0 ;
    wire \lut__196__output_0_0 ;
    wire \lut__193__output_0_0 ;
    wire \lut__190__output_0_0 ;
    wire \lut__188__output_0_0 ;
    wire \lut__189__output_0_0 ;
    wire \lut__185__output_0_0 ;
    wire \lut__186__output_0_0 ;
    wire \lut__183__output_0_0 ;
    wire \lut__184__output_0_0 ;
    wire \lut__181__output_0_0 ;
    wire \lut__182__output_0_0 ;
    wire \lut__180__output_0_0 ;
    wire \lut__178__output_0_0 ;
    wire \lut__169__output_0_0 ;
    wire \lut__168__output_0_0 ;
    wire \lut__176__output_0_0 ;
    wire \lut__177__output_0_0 ;
    wire \lut__163__output_0_0 ;
    wire \lut__175__output_0_0 ;
    wire \lut__174__output_0_0 ;
    wire \lut__166__output_0_0 ;
    wire \lut__162__output_0_0 ;
    wire \lut__173__output_0_0 ;
    wire \lut__171__output_0_0 ;
    wire \lut__172__output_0_0 ;
    wire \lut__164__output_0_0 ;
    wire \lut__165__output_0_0 ;
    wire \lut__170__output_0_0 ;
    wire \lut__167__output_0_0 ;
    wire \lut__161__output_0_0 ;
    wire \lut__160__output_0_0 ;
    wire \lut__157__output_0_0 ;
    wire \lut__158__output_0_0 ;
    wire \lut__155__output_0_0 ;
    wire \lut__156__output_0_0 ;
    wire \lut__153__output_0_0 ;
    wire \lut__152__output_0_0 ;
    wire \lut__154__output_0_0 ;
    wire \lut__150__output_0_0 ;
    wire \lut__149__output_0_0 ;
    wire \lut__146__output_0_0 ;
    wire \lut__145__output_0_0 ;
    wire \lut__144__output_0_0 ;
    wire \lut__148__output_0_0 ;
    wire \lut__143__output_0_0 ;
    wire \lut__147__output_0_0 ;
    wire \lut__151__output_0_0 ;
    wire \lut__159__output_0_0 ;
    wire \lut__142__output_0_0 ;
    wire \lut__187__output_0_0 ;
    wire \lut__137__output_0_0 ;
    wire \lut__140__output_0_0 ;
    wire \lut__141__output_0_0 ;
    wire \lut__138__output_0_0 ;
    wire \lut__139__output_0_0 ;
    wire \lut__136__output_0_0 ;
    wire \lut__133__output_0_0 ;
    wire \lut__135__output_0_0 ;
    wire \lut__131__output_0_0 ;
    wire \lut__132__output_0_0 ;
    wire \lut__134__output_0_0 ;
    wire \lut__130__output_0_0 ;
    wire \lut__179__output_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[8]_clock_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][4]_clock_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[9]_clock_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[10]_clock_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[4]_clock_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][3]_clock_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[3]_clock_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[9]_clock_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][5]_clock_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[10]_clock_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[3]_clock_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][4]_clock_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[4]_clock_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[7]_clock_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][2]_clock_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[8]_clock_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[9]_clock_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][0]_clock_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[2]_clock_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[0]_clock_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][0]_clock_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][4]_clock_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][1]_clock_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][2]_clock_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[8]_clock_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[7]_clock_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[5]_clock_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][3]_clock_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[6]_clock_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][5]_clock_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][6]_clock_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][7]_clock_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][6]_clock_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][7]_clock_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][8]_clock_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[6]_clock_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[8]_clock_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[7]_clock_0_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[9]_clock_0_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[9]_clock_0_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[8]_clock_0_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[10]_clock_0_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[6]_clock_0_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[5]_clock_0_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[11]_clock_0_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[12]_clock_0_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[3]_clock_0_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[5]_clock_0_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[7]_clock_0_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[6]_clock_0_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[7]_clock_0_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[6]_clock_0_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[7]_clock_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[5]_clock_0_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[8]_clock_0_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[8]_clock_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][0]_clock_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[0]_clock_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[2]_clock_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][0]_clock_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][3]_clock_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][2]_clock_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][1]_clock_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[1]_clock_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[4]_clock_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][1]_clock_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[0]_clock_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[7]_clock_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][6]_clock_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[6]_clock_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[6]_clock_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][3]_clock_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[2]_clock_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][1]_clock_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[1]_clock_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][4]_clock_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[3]_clock_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[4]_clock_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[1]_clock_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][10]_clock_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][9]_clock_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][9]_clock_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][8]_clock_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][5]_clock_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[5]_clock_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[5]_clock_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][8]_clock_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][7]_clock_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[3]_clock_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[2]_clock_0_0 ;
    wire \dffre_data_out[7]_clock_0_0 ;
    wire \dffre_data_out[5]_clock_0_0 ;
    wire \dffre_data_out[10]_clock_0_0 ;
    wire \dffre_data_out[6]_clock_0_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[1]_clock_0_0 ;
    wire \dffre_data_out[13]_clock_0_0 ;
    wire \dffre_data_out[12]_clock_0_0 ;
    wire \dffre_data_out[8]_clock_0_0 ;
    wire \dffre_data_out[11]_clock_0_0 ;
    wire \dffre_data_out[9]_clock_0_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[10]_clock_0_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[10]_clock_0_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[11]_clock_0_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[9]_clock_0_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[4]_clock_0_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[1]_clock_0_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[0]_clock_0_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[3]_clock_0_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[2]_clock_0_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[0]_clock_0_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[4]_clock_0_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[0]_clock_0_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[2]_clock_0_0 ;
    wire \dffre_data_out[1]_clock_0_0 ;
    wire \dffre_data_out[0]_clock_0_0 ;
    wire \dffre_data_out[3]_clock_0_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[3]_clock_0_0 ;
    wire \dffre_data_out[2]_clock_0_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[4]_clock_0_0 ;
    wire \dffre_data_out[4]_clock_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[0]_clock_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[1]_clock_0_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[1]_clock_0_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[2]_clock_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][6]_clock_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][5]_clock_0_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[5]_clock_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][2]_clock_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][7]_clock_0_0 ;
    wire \lut__095__input_0_3 ;
    wire \lut__102__input_0_3 ;
    wire \lut__096__input_0_3 ;
    wire \lut__097__input_0_4 ;
    wire \lut__072__input_0_5 ;
    wire \lut__101__input_0_3 ;
    wire \lut__071__input_0_3 ;
    wire \lut__117__input_0_2 ;
    wire \lut__124__input_0_2 ;
    wire \lut__118__input_0_4 ;
    wire \lut__090__input_0_2 ;
    wire \lut__123__input_0_2 ;
    wire \lut__091__input_0_4 ;
    wire \lut__075__input_0_4 ;
    wire \lut__080__input_0_4 ;
    wire \lut__076__input_0_2 ;
    wire \lut__077__input_0_4 ;
    wire \lut__078__input_0_0 ;
    wire \lut__053__input_0_0 ;
    wire \lut__051__input_0_2 ;
    wire \lut__060__input_0_2 ;
    wire \lut__064__input_0_4 ;
    wire \lut__061__input_0_4 ;
    wire \lut__062__input_0_2 ;
    wire \lut__059__input_0_2 ;
    wire \lut__058__input_0_0 ;
    wire \lut__056__input_0_1 ;
    wire \lut__063__input_0_1 ;
    wire \lut__057__input_0_1 ;
    wire \lut__083__input_0_1 ;
    wire \lut__084__input_0_1 ;
    wire \lut__105__input_0_3 ;
    wire \lut__104__input_0_3 ;
    wire \lut__126__input_0_1 ;
    wire \lut__127__input_0_1 ;
    wire \lut__074__input_0_0 ;
    wire \lut__116__input_0_5 ;
    wire \lut__094__input_0_4 ;
    wire \lut__010__input_0_1 ;
    wire \lut__033__input_0_2 ;
    wire \lut__032__input_0_3 ;
    wire \lut__034__input_0_3 ;
    wire \lut__029__input_0_4 ;
    wire \lut__035__input_0_0 ;
    wire \lut__036__input_0_0 ;
    wire \lut__004__input_0_3 ;
    wire \lut__017__input_0_3 ;
    wire \lut__030__input_0_3 ;
    wire \lut__031__input_0_3 ;
    wire \lut__018__input_0_4 ;
    wire \lut__019__input_0_0 ;
    wire \lut__007__input_0_4 ;
    wire \lut__000__input_0_4 ;
    wire \lut__008__input_0_1 ;
    wire \lut__113__input_0_1 ;
    wire \lut__020__input_0_1 ;
    wire \lut__009__input_0_3 ;
    wire \lut__098__input_0_0 ;
    wire \lut__087__input_0_0 ;
    wire \lut__089__input_0_4 ;
    wire \lut__119__input_0_4 ;
    wire \lut__122__input_0_2 ;
    wire \lut__121__input_0_2 ;
    wire \lut__099__input_0_4 ;
    wire \lut__088__input_0_4 ;
    wire \lut__112__input_0_0 ;
    wire \lut__120__input_0_4 ;
    wire \lut__068__input_0_4 ;
    wire \lut__115__input_0_2 ;
    wire \lut__125__input_0_2 ;
    wire \lut__114__input_0_2 ;
    wire \lut__093__input_0_4 ;
    wire \lut__081__input_0_4 ;
    wire \lut__070__input_0_2 ;
    wire \lut__079__input_0_2 ;
    wire \lut__052__input_0_1 ;
    wire \lut__082__input_0_1 ;
    wire \lut__054__input_0_1 ;
    wire \lut__055__input_0_1 ;
    wire \lut__069__input_0_4 ;
    wire \lut__129__input_0_4 ;
    wire \lut__128__input_0_4 ;
    wire \lut__107__input_0_2 ;
    wire \lut__106__input_0_2 ;
    wire \lut__103__input_0_2 ;
    wire \lut__073__input_0_2 ;
    wire \lut__092__input_0_0 ;
    wire \lut__086__input_0_4 ;
    wire \lut__085__input_0_4 ;
    wire \lut__111__input_0_0 ;
    wire \lut__110__input_0_0 ;
    wire \lut__044__input_0_1 ;
    wire \lut__042__input_0_4 ;
    wire \lut__047__input_0_5 ;
    wire \lut__043__input_0_1 ;
    wire \lut__050__input_0_2 ;
    wire \lut__049__input_0_2 ;
    wire \lut__045__input_0_2 ;
    wire \lut__048__input_0_5 ;
    wire \lut__046__input_0_5 ;
    wire \lut__011__input_0_2 ;
    wire \lut__022__input_0_1 ;
    wire \lut__023__input_0_1 ;
    wire \lut__021__input_0_2 ;
    wire \lut__005__input_0_4 ;
    wire \lut__013__input_0_4 ;
    wire \lut__012__input_0_4 ;
    wire \lut__015__input_0_2 ;
    wire \lut__014__input_0_2 ;
    wire \lut__024__input_0_4 ;
    wire \lut__016__input_0_2 ;
    wire \lut__001__input_0_4 ;
    wire \lut__026__input_0_0 ;
    wire \lut__038__input_0_3 ;
    wire \lut__037__input_0_3 ;
    wire \lut__040__input_0_1 ;
    wire \lut__027__input_0_1 ;
    wire \lut__039__input_0_1 ;
    wire \lut__028__input_0_3 ;
    wire \lut__041__input_0_3 ;
    wire \lut__025__input_0_4 ;
    wire \lut__108__input_0_1 ;
    wire \lut__109__input_0_1 ;
    wire \lut__002__input_0_1 ;
    wire \lut__003__input_0_3 ;
    wire \lut__066__input_0_2 ;
    wire \lut__065__input_0_4 ;
    wire \lut__006__input_0_4 ;
    wire \lut__100__input_0_4 ;
    wire \lut__067__input_0_0 ;
    wire \lut__170__input_0_1 ;
    wire \lut__007__input_0_1 ;
    wire \lut__000__input_0_1 ;
    wire \lut__165__input_0_4 ;
    wire \lut__172__input_0_5 ;
    wire \lut__009__input_0_4 ;
    wire \lut__166__input_0_4 ;
    wire \lut__011__input_0_0 ;
    wire \lut__174__input_0_3 ;
    wire \lut__163__input_0_0 ;
    wire \lut__001__input_0_3 ;
    wire \lut__175__input_0_2 ;
    wire \lut__002__input_0_0 ;
    wire \lut__003__input_0_0 ;
    wire \lut__006__input_0_3 ;
    wire \lut__059__input_0_5 ;
    wire \lut__058__input_0_3 ;
    wire \lut__067__input_0_3 ;
    wire \lut__059__input_0_4 ;
    wire \lut__058__input_0_2 ;
    wire \lut__057__input_0_3 ;
    wire \lut__066__input_0_0 ;
    wire \lut__146__input_0_3 ;
    wire \lut__056__input_0_3 ;
    wire \lut__057__input_0_5 ;
    wire \lut__065__input_0_0 ;
    wire \lut__064__input_0_1 ;
    wire \lut__145__input_0_1 ;
    wire \lut__055__input_0_3 ;
    wire \lut__145__input_0_4 ;
    wire \lut__063__input_0_0 ;
    wire \lut__054__input_0_4 ;
    wire \lut__055__input_0_4 ;
    wire \lut__062__input_0_1 ;
    wire \lut__144__input_0_1 ;
    wire \lut__143__input_0_3 ;
    wire \lut__061__input_0_0 ;
    wire \lut__144__input_0_3 ;
    wire \lut__052__input_0_2 ;
    wire \lut__143__input_0_4 ;
    wire \lut__051__input_0_0 ;
    wire \lut__060__input_0_0 ;
    wire \lut__144__input_0_4 ;
    wire \lut__052__input_0_0 ;
    wire \lut__143__input_0_2 ;
    wire \lut__050__input_0_0 ;
    wire \data_out[13]_input_0_0 ;
    wire \lut__050__input_0_3 ;
    wire \lut__049__input_0_3 ;
    wire \data_out[12]_input_0_0 ;
    wire \lut__142__input_0_0 ;
    wire \lut__048__input_0_4 ;
    wire \data_out[11]_input_0_0 ;
    wire \lut__047__input_0_4 ;
    wire \lut__140__input_0_0 ;
    wire \lut__141__input_0_0 ;
    wire \data_out[10]_input_0_0 ;
    wire \lut__046__input_0_1 ;
    wire \lut__140__input_0_2 ;
    wire \lut__139__input_0_2 ;
    wire \lut__138__input_0_2 ;
    wire \lut__141__input_0_2 ;
    wire \data_out[9]_input_0_0 ;
    wire \lut__045__input_0_4 ;
    wire \lut__046__input_0_4 ;
    wire \lut__140__input_0_3 ;
    wire \lut__139__input_0_0 ;
    wire \lut__138__input_0_0 ;
    wire \lut__141__input_0_3 ;
    wire \data_out[8]_input_0_0 ;
    wire \lut__044__input_0_0 ;
    wire \lut__136__input_0_2 ;
    wire \lut__135__input_0_0 ;
    wire \data_out[7]_input_0_0 ;
    wire \lut__044__input_0_3 ;
    wire \lut__136__input_0_1 ;
    wire \lut__135__input_0_5 ;
    wire \lut__043__input_0_3 ;
    wire \data_out[6]_input_0_0 ;
    wire \lut__136__input_0_3 ;
    wire \lut__042__input_0_1 ;
    wire \lut__135__input_0_3 ;
    wire \lut__134__input_0_3 ;
    wire \data_out[5]_input_0_0 ;
    wire \lut__132__input_0_1 ;
    wire \lut__133__input_0_1 ;
    wire \lut__041__input_0_1 ;
    wire \data_out[4]_input_0_0 ;
    wire \lut__132__input_0_2 ;
    wire \lut__133__input_0_2 ;
    wire \lut__040__input_0_0 ;
    wire \lut__041__input_0_4 ;
    wire \data_out[3]_input_0_0 ;
    wire \lut__131__input_0_3 ;
    wire \lut__130__input_0_3 ;
    wire \data_out[2]_input_0_0 ;
    wire \lut__038__input_0_4 ;
    wire \lut__131__input_0_2 ;
    wire \lut__130__input_0_4 ;
    wire \data_out[1]_input_0_0 ;
    wire \lut__038__input_0_2 ;
    wire \lut__037__input_0_2 ;
    wire \lut__131__input_0_0 ;
    wire \lut__130__input_0_0 ;
    wire \data_out[0]_input_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[8]_input_1_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][4]_input_1_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[9]_input_1_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[10]_input_1_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[4]_input_1_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][3]_input_1_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[3]_input_1_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[9]_input_1_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][5]_input_1_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[10]_input_1_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[3]_input_1_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][4]_input_1_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[4]_input_1_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[7]_input_1_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][2]_input_1_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[8]_input_1_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[9]_input_1_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][0]_input_1_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[2]_input_1_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[0]_input_1_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][0]_input_1_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][4]_input_1_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][1]_input_1_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][2]_input_1_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[8]_input_1_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[7]_input_1_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[5]_input_1_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][3]_input_1_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[6]_input_1_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][5]_input_1_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][6]_input_1_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][7]_input_1_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][6]_input_1_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][7]_input_1_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][8]_input_1_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[6]_input_1_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[8]_input_1_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[7]_input_1_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[9]_input_1_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[9]_input_2_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[9]_input_1_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[9]_input_2_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[8]_input_1_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[8]_input_2_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[10]_input_1_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[10]_input_2_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[6]_input_1_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[6]_input_2_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[5]_input_1_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[5]_input_2_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[11]_input_1_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[11]_input_2_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[12]_input_1_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[12]_input_2_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[3]_input_1_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[3]_input_2_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[5]_input_1_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[5]_input_2_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[7]_input_1_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[7]_input_2_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[6]_input_1_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[6]_input_2_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[7]_input_1_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[7]_input_2_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[6]_input_1_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[6]_input_2_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[7]_input_1_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[7]_input_2_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[5]_input_1_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[8]_input_1_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[8]_input_2_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[8]_input_1_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[8]_input_2_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][0]_input_1_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[0]_input_1_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[2]_input_1_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][0]_input_1_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][3]_input_1_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][2]_input_1_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][1]_input_1_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[1]_input_1_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[4]_input_1_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][1]_input_1_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[0]_input_1_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[7]_input_1_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][6]_input_1_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[6]_input_1_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[6]_input_1_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][3]_input_1_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[2]_input_1_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][1]_input_1_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[1]_input_1_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][4]_input_1_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[3]_input_1_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[4]_input_1_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[1]_input_1_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][10]_input_1_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][9]_input_1_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][9]_input_1_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][8]_input_1_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][5]_input_1_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[5]_input_1_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[5]_input_1_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][8]_input_1_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][7]_input_1_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[3]_input_1_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[2]_input_1_0 ;
    wire \dffre_data_out[7]_input_1_0 ;
    wire \dffre_data_out[7]_input_2_0 ;
    wire \dffre_data_out[5]_input_1_0 ;
    wire \dffre_data_out[5]_input_2_0 ;
    wire \dffre_data_out[10]_input_1_0 ;
    wire \dffre_data_out[10]_input_2_0 ;
    wire \dffre_data_out[6]_input_1_0 ;
    wire \dffre_data_out[6]_input_2_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[1]_input_1_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[1]_input_2_0 ;
    wire \dffre_data_out[13]_input_1_0 ;
    wire \dffre_data_out[13]_input_2_0 ;
    wire \dffre_data_out[12]_input_1_0 ;
    wire \dffre_data_out[12]_input_2_0 ;
    wire \dffre_data_out[8]_input_1_0 ;
    wire \dffre_data_out[8]_input_2_0 ;
    wire \dffre_data_out[11]_input_1_0 ;
    wire \dffre_data_out[11]_input_2_0 ;
    wire \dffre_data_out[9]_input_1_0 ;
    wire \dffre_data_out[9]_input_2_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[10]_input_1_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[10]_input_2_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[10]_input_1_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[10]_input_2_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[11]_input_1_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[11]_input_2_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[9]_input_1_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[9]_input_2_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[4]_input_1_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[4]_input_2_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[1]_input_1_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[1]_input_2_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[0]_input_1_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[0]_input_2_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[3]_input_1_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[3]_input_2_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[2]_input_1_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[2]_input_2_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[0]_input_1_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[0]_input_2_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[4]_input_1_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[4]_input_2_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[0]_input_1_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[0]_input_2_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[2]_input_1_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[2]_input_2_0 ;
    wire \dffre_data_out[1]_input_1_0 ;
    wire \dffre_data_out[1]_input_2_0 ;
    wire \dffre_data_out[0]_input_1_0 ;
    wire \dffre_data_out[0]_input_2_0 ;
    wire \dffre_data_out[3]_input_1_0 ;
    wire \dffre_data_out[3]_input_2_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[3]_input_1_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[3]_input_2_0 ;
    wire \dffre_data_out[2]_input_1_0 ;
    wire \dffre_data_out[2]_input_2_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[4]_input_1_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[4]_input_2_0 ;
    wire \dffre_data_out[4]_input_1_0 ;
    wire \dffre_data_out[4]_input_2_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[0]_input_1_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[1]_input_1_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[1]_input_1_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[1]_input_2_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[2]_input_1_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[2]_input_2_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][6]_input_1_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][5]_input_1_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[5]_input_1_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[5]_input_2_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][2]_input_1_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][7]_input_1_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[0]_input_0_0 ;
    wire \lut__163__input_0_2 ;
    wire \lut__013__input_0_1 ;
    wire \lut__012__input_0_1 ;
    wire \lut__180__input_0_5 ;
    wire \lut__001__input_0_2 ;
    wire \lut__002__input_0_2 ;
    wire \lut__179__input_0_0 ;
    wire \dffre_int_stage[0].int_inst.data_out[1]_input_0_0 ;
    wire \lut__163__input_0_4 ;
    wire \lut__013__input_0_0 ;
    wire \lut__180__input_0_0 ;
    wire \lut__002__input_0_4 ;
    wire \lut__179__input_0_2 ;
    wire \dffre_int_stage[0].int_inst.data_out[2]_input_0_0 ;
    wire \lut__166__input_0_1 ;
    wire \lut__162__input_0_1 ;
    wire \lut__180__input_0_2 ;
    wire \lut__175__input_0_0 ;
    wire \lut__179__input_0_4 ;
    wire \lut__003__input_0_4 ;
    wire \dffre_int_stage[0].int_inst.data_out[3]_input_0_0 ;
    wire \lut__181__input_0_3 ;
    wire \lut__166__input_0_3 ;
    wire \lut__162__input_0_3 ;
    wire \lut__015__input_0_1 ;
    wire \lut__016__input_0_3 ;
    wire \lut__175__input_0_5 ;
    wire \dffre_int_stage[0].int_inst.data_out[4]_input_0_0 ;
    wire \lut__181__input_0_1 ;
    wire \lut__165__input_0_1 ;
    wire \lut__164__input_0_1 ;
    wire \lut__174__input_0_4 ;
    wire \lut__016__input_0_1 ;
    wire \lut__173__input_0_5 ;
    wire \dffre_int_stage[0].int_inst.data_out[5]_input_0_0 ;
    wire \lut__017__input_0_0 ;
    wire \lut__018__input_0_3 ;
    wire \lut__182__input_0_3 ;
    wire \lut__165__input_0_2 ;
    wire \lut__164__input_0_2 ;
    wire \lut__184__input_0_2 ;
    wire \lut__006__input_0_2 ;
    wire \lut__185__input_0_4 ;
    wire \dffre_int_stage[0].int_inst.data_out[6]_input_0_0 ;
    wire \lut__018__input_0_1 ;
    wire \lut__182__input_0_1 ;
    wire \lut__007__input_0_0 ;
    wire \lut__172__input_0_4 ;
    wire \lut__167__input_0_3 ;
    wire \lut__169__input_0_3 ;
    wire \lut__184__input_0_1 ;
    wire \lut__185__input_0_1 ;
    wire \dffre_int_stage[0].int_inst.data_out[7]_input_0_0 ;
    wire \lut__019__input_0_1 ;
    wire \lut__020__input_0_5 ;
    wire \lut__172__input_0_1 ;
    wire \lut__183__input_0_2 ;
    wire \lut__167__input_0_0 ;
    wire \lut__169__input_0_0 ;
    wire \lut__185__input_0_3 ;
    wire \dffre_int_stage[0].int_inst.data_out[8]_input_0_0 ;
    wire \lut__170__input_0_5 ;
    wire \lut__020__input_0_0 ;
    wire \lut__009__input_0_2 ;
    wire \lut__186__input_0_1 ;
    wire \lut__183__input_0_1 ;
    wire \lut__178__input_0_1 ;
    wire \dffre_int_stage[0].int_inst.data_out[9]_input_0_0 ;
    wire \lut__010__input_0_2 ;
    wire \lut__178__input_0_3 ;
    wire \lut__187__input_0_0 ;
    wire \lut__021__input_0_5 ;
    wire \dffre_int_stage[0].int_inst.data_out[10]_input_0_0 ;
    wire \lut__011__input_0_4 ;
    wire \lut__022__input_0_0 ;
    wire \lut__023__input_0_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[0]_input_0_0 ;
    wire \lut__013__input_0_3 ;
    wire \lut__012__input_0_3 ;
    wire \lut__180__input_0_3 ;
    wire \lut__024__input_0_3 ;
    wire \lut__188__input_0_1 ;
    wire \lut__025__input_0_2 ;
    wire \lut__179__input_0_1 ;
    wire \dffre_int_stage[1].int_inst.data_out[1]_input_0_0 ;
    wire \lut__013__input_0_2 ;
    wire \lut__180__input_0_4 ;
    wire \lut__188__input_0_4 ;
    wire \lut__026__input_0_4 ;
    wire \lut__025__input_0_3 ;
    wire \lut__179__input_0_5 ;
    wire \dffre_int_stage[1].int_inst.data_out[2]_input_0_0 ;
    wire \lut__180__input_0_1 ;
    wire \lut__188__input_0_3 ;
    wire \lut__026__input_0_3 ;
    wire \lut__179__input_0_3 ;
    wire \dffre_int_stage[1].int_inst.data_out[3]_input_0_0 ;
    wire \lut__191__input_0_2 ;
    wire \lut__189__input_0_3 ;
    wire \lut__181__input_0_4 ;
    wire \lut__015__input_0_3 ;
    wire \lut__016__input_0_5 ;
    wire \lut__027__input_0_0 ;
    wire \lut__028__input_0_2 ;
    wire \dffre_int_stage[1].int_inst.data_out[4]_input_0_0 ;
    wire \lut__191__input_0_1 ;
    wire \lut__189__input_0_4 ;
    wire \lut__181__input_0_2 ;
    wire \lut__016__input_0_0 ;
    wire \lut__028__input_0_1 ;
    wire \dffre_int_stage[1].int_inst.data_out[5]_input_0_0 ;
    wire \lut__190__input_0_5 ;
    wire \lut__029__input_0_2 ;
    wire \lut__017__input_0_2 ;
    wire \lut__030__input_0_1 ;
    wire \lut__018__input_0_5 ;
    wire \lut__182__input_0_2 ;
    wire \lut__184__input_0_3 ;
    wire \lut__185__input_0_0 ;
    wire \lut__192__input_0_0 ;
    wire \dffre_int_stage[1].int_inst.data_out[6]_input_0_0 ;
    wire \lut__190__input_0_0 ;
    wire \lut__030__input_0_0 ;
    wire \lut__031__input_0_2 ;
    wire \lut__018__input_0_2 ;
    wire \lut__182__input_0_0 ;
    wire \lut__184__input_0_4 ;
    wire \lut__185__input_0_2 ;
    wire \lut__192__input_0_2 ;
    wire \dffre_int_stage[1].int_inst.data_out[7]_input_0_0 ;
    wire \lut__190__input_0_2 ;
    wire \lut__031__input_0_0 ;
    wire \lut__019__input_0_4 ;
    wire \lut__020__input_0_2 ;
    wire \lut__183__input_0_3 ;
    wire \lut__185__input_0_5 ;
    wire \lut__192__input_0_3 ;
    wire \dffre_int_stage[1].int_inst.data_out[8]_input_0_0 ;
    wire \lut__193__input_0_4 ;
    wire \lut__032__input_0_4 ;
    wire \lut__020__input_0_3 ;
    wire \lut__186__input_0_0 ;
    wire \lut__183__input_0_0 ;
    wire \lut__194__input_0_1 ;
    wire \lut__195__input_0_5 ;
    wire \dffre_int_stage[1].int_inst.data_out[9]_input_0_0 ;
    wire \lut__033__input_0_3 ;
    wire \lut__034__input_0_1 ;
    wire \lut__187__input_0_3 ;
    wire \lut__194__input_0_4 ;
    wire \lut__021__input_0_0 ;
    wire \lut__195__input_0_4 ;
    wire \dffre_int_stage[1].int_inst.data_out[10]_input_0_0 ;
    wire \lut__034__input_0_0 ;
    wire \lut__022__input_0_3 ;
    wire \lut__023__input_0_3 ;
    wire \lut__194__input_0_5 ;
    wire \lut__195__input_0_3 ;
    wire \dffre_int_stage[1].int_inst.data_out[11]_input_0_0 ;
    wire \lut__035__input_0_1 ;
    wire \lut__036__input_0_1 ;
    wire \lut__023__input_0_4 ;
    wire \dffre_int_stage[2].int_inst.data_out[0]_input_0_0 ;
    wire \lut__024__input_0_2 ;
    wire \lut__188__input_0_0 ;
    wire \lut__038__input_0_0 ;
    wire \lut__037__input_0_0 ;
    wire \lut__131__input_0_4 ;
    wire \lut__130__input_0_5 ;
    wire \lut__025__input_0_1 ;
    wire \dffre_int_stage[2].int_inst.data_out[1]_input_0_0 ;
    wire \lut__026__input_0_2 ;
    wire \lut__188__input_0_5 ;
    wire \lut__026__input_0_5 ;
    wire \lut__038__input_0_1 ;
    wire \lut__131__input_0_1 ;
    wire \lut__130__input_0_2 ;
    wire \lut__025__input_0_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[2]_input_0_0 ;
    wire \lut__188__input_0_2 ;
    wire \lut__026__input_0_1 ;
    wire \lut__131__input_0_5 ;
    wire \lut__130__input_0_1 ;
    wire \dffre_int_stage[2].int_inst.data_out[3]_input_0_0 ;
    wire \lut__191__input_0_0 ;
    wire \lut__189__input_0_1 ;
    wire \lut__132__input_0_3 ;
    wire \lut__133__input_0_3 ;
    wire \lut__040__input_0_3 ;
    wire \lut__027__input_0_4 ;
    wire \lut__028__input_0_4 ;
    wire \lut__041__input_0_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[4]_input_0_0 ;
    wire \lut__191__input_0_5 ;
    wire \lut__189__input_0_0 ;
    wire \lut__132__input_0_0 ;
    wire \lut__133__input_0_0 ;
    wire \lut__028__input_0_0 ;
    wire \lut__041__input_0_2 ;
    wire \dffre_int_stage[2].int_inst.data_out[5]_input_0_0 ;
    wire \lut__190__input_0_4 ;
    wire \lut__029__input_0_0 ;
    wire \lut__030__input_0_4 ;
    wire \lut__136__input_0_0 ;
    wire \lut__042__input_0_2 ;
    wire \lut__135__input_0_1 ;
    wire \lut__134__input_0_4 ;
    wire \lut__192__input_0_4 ;
    wire \dffre_int_stage[2].int_inst.data_out[6]_input_0_0 ;
    wire \lut__031__input_0_4 ;
    wire \lut__190__input_0_3 ;
    wire \lut__030__input_0_5 ;
    wire \lut__031__input_0_1 ;
    wire \lut__044__input_0_2 ;
    wire \lut__136__input_0_4 ;
    wire \lut__135__input_0_2 ;
    wire \lut__043__input_0_4 ;
    wire \lut__192__input_0_1 ;
    wire \dffre_int_stage[2].int_inst.data_out[7]_input_0_0 ;
    wire \lut__190__input_0_1 ;
    wire \lut__031__input_0_5 ;
    wire \lut__044__input_0_5 ;
    wire \lut__136__input_0_5 ;
    wire \lut__135__input_0_4 ;
    wire \lut__192__input_0_5 ;
    wire \dffre_int_stage[2].int_inst.data_out[8]_input_0_0 ;
    wire \lut__193__input_0_0 ;
    wire \lut__032__input_0_0 ;
    wire \lut__045__input_0_3 ;
    wire \lut__046__input_0_3 ;
    wire \lut__140__input_0_5 ;
    wire \lut__139__input_0_1 ;
    wire \lut__138__input_0_1 ;
    wire \lut__141__input_0_1 ;
    wire \lut__194__input_0_2 ;
    wire \lut__195__input_0_2 ;
    wire \dffre_int_stage[2].int_inst.data_out[9]_input_0_0 ;
    wire \lut__033__input_0_1 ;
    wire \lut__034__input_0_5 ;
    wire \lut__046__input_0_0 ;
    wire \lut__140__input_0_4 ;
    wire \lut__139__input_0_4 ;
    wire \lut__138__input_0_4 ;
    wire \lut__141__input_0_4 ;
    wire \lut__194__input_0_3 ;
    wire \lut__195__input_0_1 ;
    wire \dffre_int_stage[2].int_inst.data_out[10]_input_0_0 ;
    wire \lut__034__input_0_4 ;
    wire \lut__047__input_0_0 ;
    wire \lut__140__input_0_1 ;
    wire \lut__141__input_0_5 ;
    wire \lut__194__input_0_0 ;
    wire \lut__195__input_0_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[11]_input_0_0 ;
    wire \lut__035__input_0_3 ;
    wire \lut__036__input_0_3 ;
    wire \lut__142__input_0_2 ;
    wire \lut__048__input_0_0 ;
    wire \dffre_int_stage[2].int_inst.data_out[12]_input_0_0 ;
    wire \lut__036__input_0_2 ;
    wire \lut__050__input_0_4 ;
    wire \lut__049__input_0_4 ;
    wire \dffre_data_out[0]_input_0_0 ;
    wire \dffre_data_out[1]_input_0_0 ;
    wire \dffre_data_out[2]_input_0_0 ;
    wire \dffre_data_out[3]_input_0_0 ;
    wire \dffre_data_out[4]_input_0_0 ;
    wire \dffre_data_out[5]_input_0_0 ;
    wire \dffre_data_out[6]_input_0_0 ;
    wire \dffre_data_out[7]_input_0_0 ;
    wire \dffre_data_out[8]_input_0_0 ;
    wire \dffre_data_out[9]_input_0_0 ;
    wire \dffre_data_out[10]_input_0_0 ;
    wire \dffre_data_out[11]_input_0_0 ;
    wire \dffre_data_out[12]_input_0_0 ;
    wire \dffre_data_out[13]_input_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[0]_input_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[8]_input_2_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][4]_input_2_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[9]_input_2_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[10]_input_2_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[4]_input_2_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][3]_input_2_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[3]_input_2_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[9]_input_2_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][5]_input_2_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[10]_input_2_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[3]_input_2_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][4]_input_2_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[4]_input_2_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[7]_input_2_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][2]_input_2_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[8]_input_2_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[9]_input_2_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][0]_input_2_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[2]_input_2_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[0]_input_2_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][0]_input_2_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][4]_input_2_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][1]_input_2_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][2]_input_2_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[8]_input_2_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[7]_input_2_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[5]_input_2_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][3]_input_2_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[6]_input_2_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][5]_input_2_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][6]_input_2_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][7]_input_2_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][6]_input_2_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][7]_input_2_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][8]_input_2_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[6]_input_2_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[8]_input_2_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[7]_input_2_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[5]_input_2_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][0]_input_2_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[0]_input_2_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[2]_input_2_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][0]_input_2_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][3]_input_2_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][2]_input_2_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][1]_input_2_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[1]_input_2_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[4]_input_2_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][1]_input_2_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[0]_input_2_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[7]_input_2_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][6]_input_2_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[6]_input_2_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[6]_input_2_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][3]_input_2_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[2]_input_2_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][1]_input_2_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[1]_input_2_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][4]_input_2_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[3]_input_2_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[4]_input_2_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[1]_input_2_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][10]_input_2_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][9]_input_2_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][9]_input_2_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][8]_input_2_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][5]_input_2_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[5]_input_2_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[5]_input_2_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][8]_input_2_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][7]_input_2_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[3]_input_2_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[2]_input_2_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[0]_input_2_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[1]_input_2_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][6]_input_2_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][5]_input_2_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][2]_input_2_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][7]_input_2_0 ;
    wire \lut__148__input_0_5 ;
    wire \lut__078__input_0_1 ;
    wire \lut__068__input_0_1 ;
    wire \lut__147__input_0_4 ;
    wire \lut__069__input_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[1]_input_0_0 ;
    wire \lut__148__input_0_3 ;
    wire \lut__079__input_0_3 ;
    wire \lut__147__input_0_3 ;
    wire \lut__069__input_0_1 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[2]_input_0_0 ;
    wire \lut__080__input_0_0 ;
    wire \lut__148__input_0_0 ;
    wire \lut__147__input_0_5 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[3]_input_0_0 ;
    wire \lut__072__input_0_1 ;
    wire \lut__071__input_0_2 ;
    wire \lut__149__input_0_3 ;
    wire \lut__081__input_0_2 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[4]_input_0_0 ;
    wire \lut__072__input_0_0 ;
    wire \lut__149__input_0_4 ;
    wire \lut__082__input_0_2 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[5]_input_0_0 ;
    wire \lut__150__input_0_3 ;
    wire \lut__083__input_0_2 ;
    wire \lut__074__input_0_1 ;
    wire \lut__073__input_0_1 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[6]_input_0_0 ;
    wire \lut__150__input_0_2 ;
    wire \lut__084__input_0_4 ;
    wire \lut__074__input_0_4 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[7]_input_0_0 ;
    wire \lut__075__input_0_2 ;
    wire \lut__076__input_0_4 ;
    wire \lut__077__input_0_0 ;
    wire \lut__085__input_0_1 ;
    wire \dffre_comb_stage[0].comb_inst.data_out[8]_input_0_0 ;
    wire \lut__076__input_0_5 ;
    wire \lut__077__input_0_5 ;
    wire \lut__086__input_0_3 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][0]_input_0_0 ;
    wire \lut__051__input_0_4 ;
    wire \lut__144__input_0_0 ;
    wire \lut__052__input_0_3 ;
    wire \lut__143__input_0_5 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][1]_input_0_0 ;
    wire \lut__144__input_0_5 ;
    wire \lut__052__input_0_4 ;
    wire \lut__143__input_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][2]_input_0_0 ;
    wire \lut__144__input_0_2 ;
    wire \lut__143__input_0_1 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][3]_input_0_0 ;
    wire \lut__145__input_0_3 ;
    wire \lut__054__input_0_3 ;
    wire \lut__055__input_0_0 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][4]_input_0_0 ;
    wire \lut__145__input_0_0 ;
    wire \lut__055__input_0_2 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][5]_input_0_0 ;
    wire \lut__146__input_0_4 ;
    wire \lut__056__input_0_4 ;
    wire \lut__057__input_0_2 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][6]_input_0_0 ;
    wire \lut__059__input_0_0 ;
    wire \lut__058__input_0_4 ;
    wire \lut__057__input_0_4 ;
    wire \dffre_comb_stage[0].comb_inst.data_reg[0][7]_input_0_0 ;
    wire \lut__059__input_0_3 ;
    wire \lut__058__input_0_5 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[0]_input_0_0 ;
    wire \lut__098__input_0_1 ;
    wire \lut__087__input_0_1 ;
    wire \lut__088__input_0_1 ;
    wire \lut__152__input_0_1 ;
    wire \lut__151__input_0_5 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[1]_input_0_0 ;
    wire \lut__099__input_0_2 ;
    wire \lut__088__input_0_2 ;
    wire \lut__152__input_0_2 ;
    wire \lut__151__input_0_2 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[2]_input_0_0 ;
    wire \lut__152__input_0_4 ;
    wire \lut__151__input_0_4 ;
    wire \lut__100__input_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[3]_input_0_0 ;
    wire \lut__154__input_0_0 ;
    wire \lut__153__input_0_0 ;
    wire \lut__101__input_0_0 ;
    wire \lut__090__input_0_4 ;
    wire \lut__091__input_0_2 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[4]_input_0_0 ;
    wire \lut__154__input_0_4 ;
    wire \lut__153__input_0_4 ;
    wire \lut__102__input_0_0 ;
    wire \lut__091__input_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[5]_input_0_0 ;
    wire \lut__155__input_0_0 ;
    wire \lut__103__input_0_0 ;
    wire \lut__092__input_0_4 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[6]_input_0_0 ;
    wire \lut__156__input_0_3 ;
    wire \lut__104__input_0_1 ;
    wire \lut__094__input_0_3 ;
    wire \lut__093__input_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[7]_input_0_0 ;
    wire \lut__156__input_0_2 ;
    wire \lut__105__input_0_2 ;
    wire \lut__094__input_0_2 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[8]_input_0_0 ;
    wire \lut__095__input_0_4 ;
    wire \lut__096__input_0_0 ;
    wire \lut__097__input_0_1 ;
    wire \lut__106__input_0_1 ;
    wire \dffre_comb_stage[1].comb_inst.data_out[9]_input_0_0 ;
    wire \lut__096__input_0_5 ;
    wire \lut__097__input_0_5 ;
    wire \lut__107__input_0_4 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][0]_input_0_0 ;
    wire \lut__148__input_0_1 ;
    wire \lut__068__input_0_2 ;
    wire \lut__147__input_0_1 ;
    wire \lut__069__input_0_3 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][1]_input_0_0 ;
    wire \lut__148__input_0_4 ;
    wire \lut__147__input_0_2 ;
    wire \lut__069__input_0_2 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][2]_input_0_0 ;
    wire \lut__148__input_0_2 ;
    wire \lut__147__input_0_0 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][3]_input_0_0 ;
    wire \lut__072__input_0_4 ;
    wire \lut__071__input_0_4 ;
    wire \lut__149__input_0_1 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][4]_input_0_0 ;
    wire \lut__072__input_0_2 ;
    wire \lut__149__input_0_2 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][5]_input_0_0 ;
    wire \lut__150__input_0_0 ;
    wire \lut__074__input_0_5 ;
    wire \lut__073__input_0_4 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][6]_input_0_0 ;
    wire \lut__150__input_0_1 ;
    wire \lut__074__input_0_2 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][7]_input_0_0 ;
    wire \lut__075__input_0_3 ;
    wire \lut__076__input_0_0 ;
    wire \lut__077__input_0_1 ;
    wire \dffre_comb_stage[1].comb_inst.data_reg[0][8]_input_0_0 ;
    wire \lut__076__input_0_1 ;
    wire \lut__077__input_0_2 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[0]_input_0_0 ;
    wire \lut__119__input_0_2 ;
    wire \lut__157__input_0_4 ;
    wire \lut__108__input_0_0 ;
    wire \lut__109__input_0_0 ;
    wire \lut__159__input_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[1]_input_0_0 ;
    wire \lut__157__input_0_5 ;
    wire \lut__120__input_0_3 ;
    wire \lut__109__input_0_2 ;
    wire \lut__159__input_0_3 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[2]_input_0_0 ;
    wire \lut__121__input_0_0 ;
    wire \lut__157__input_0_0 ;
    wire \lut__159__input_0_4 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[3]_input_0_0 ;
    wire \lut__161__input_0_1 ;
    wire \lut__160__input_0_2 ;
    wire \lut__122__input_0_3 ;
    wire \lut__112__input_0_3 ;
    wire \lut__158__input_0_4 ;
    wire \lut__111__input_0_4 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[4]_input_0_0 ;
    wire \lut__161__input_0_0 ;
    wire \lut__160__input_0_3 ;
    wire \lut__123__input_0_0 ;
    wire \lut__112__input_0_1 ;
    wire \lut__158__input_0_1 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[5]_input_0_0 ;
    wire \lut__124__input_0_1 ;
    wire \lut__161__input_0_2 ;
    wire \lut__160__input_0_1 ;
    wire \lut__113__input_0_4 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[6]_input_0_0 ;
    wire \lut__176__input_0_2 ;
    wire \lut__125__input_0_3 ;
    wire \lut__114__input_0_3 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[7]_input_0_0 ;
    wire \lut__177__input_0_4 ;
    wire \lut__126__input_0_4 ;
    wire \lut__116__input_0_4 ;
    wire \lut__115__input_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[8]_input_0_0 ;
    wire \lut__177__input_0_2 ;
    wire \lut__127__input_0_2 ;
    wire \lut__116__input_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[9]_input_0_0 ;
    wire \lut__117__input_0_4 ;
    wire \lut__118__input_0_1 ;
    wire \lut__128__input_0_1 ;
    wire \dffre_comb_stage[2].comb_inst.data_out[10]_input_0_0 ;
    wire \lut__118__input_0_5 ;
    wire \lut__129__input_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][0]_input_0_0 ;
    wire \lut__087__input_0_2 ;
    wire \lut__088__input_0_0 ;
    wire \lut__152__input_0_0 ;
    wire \lut__151__input_0_3 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][1]_input_0_0 ;
    wire \lut__088__input_0_3 ;
    wire \lut__152__input_0_5 ;
    wire \lut__151__input_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][2]_input_0_0 ;
    wire \lut__152__input_0_3 ;
    wire \lut__151__input_0_1 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][3]_input_0_0 ;
    wire \lut__154__input_0_3 ;
    wire \lut__153__input_0_3 ;
    wire \lut__090__input_0_1 ;
    wire \lut__091__input_0_1 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][4]_input_0_0 ;
    wire \lut__154__input_0_2 ;
    wire \lut__153__input_0_2 ;
    wire \lut__091__input_0_5 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][5]_input_0_0 ;
    wire \lut__155__input_0_2 ;
    wire \lut__092__input_0_5 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][6]_input_0_0 ;
    wire \lut__156__input_0_1 ;
    wire \lut__094__input_0_1 ;
    wire \lut__093__input_0_3 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][7]_input_0_0 ;
    wire \lut__156__input_0_0 ;
    wire \lut__094__input_0_5 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][8]_input_0_0 ;
    wire \lut__095__input_0_2 ;
    wire \lut__096__input_0_4 ;
    wire \lut__097__input_0_0 ;
    wire \dffre_comb_stage[2].comb_inst.data_reg[0][9]_input_0_0 ;
    wire \lut__096__input_0_1 ;
    wire \lut__097__input_0_3 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[0]_input_0_0 ;
    wire \lut__163__input_0_1 ;
    wire \lut__001__input_0_1 ;
    wire \lut__002__input_0_5 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[1]_input_0_0 ;
    wire \lut__163__input_0_3 ;
    wire \lut__002__input_0_3 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[2]_input_0_0 ;
    wire \lut__166__input_0_2 ;
    wire \lut__162__input_0_2 ;
    wire \lut__175__input_0_4 ;
    wire \lut__003__input_0_2 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[3]_input_0_0 ;
    wire \lut__166__input_0_0 ;
    wire \lut__162__input_0_0 ;
    wire \lut__175__input_0_3 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[4]_input_0_0 ;
    wire \lut__165__input_0_3 ;
    wire \lut__164__input_0_3 ;
    wire \lut__174__input_0_2 ;
    wire \lut__173__input_0_1 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[5]_input_0_0 ;
    wire \lut__165__input_0_0 ;
    wire \lut__164__input_0_0 ;
    wire \lut__173__input_0_4 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[6]_input_0_0 ;
    wire \lut__007__input_0_2 ;
    wire \lut__172__input_0_0 ;
    wire \lut__167__input_0_1 ;
    wire \lut__169__input_0_1 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[7]_input_0_0 ;
    wire \lut__172__input_0_2 ;
    wire \lut__167__input_0_4 ;
    wire \lut__169__input_0_4 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[8]_input_0_0 ;
    wire \lut__170__input_0_2 ;
    wire \lut__009__input_0_5 ;
    wire \lut__178__input_0_5 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[9]_input_0_0 ;
    wire \lut__170__input_0_3 ;
    wire \lut__178__input_0_2 ;
    wire \dffre_comb_stage[3].comb_inst.data_out[10]_input_0_0 ;
    wire \lut__011__input_0_1 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][0]_input_0_0 ;
    wire \lut__157__input_0_3 ;
    wire \lut__108__input_0_4 ;
    wire \lut__109__input_0_4 ;
    wire \lut__159__input_0_5 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][1]_input_0_0 ;
    wire \lut__157__input_0_2 ;
    wire \lut__109__input_0_3 ;
    wire \lut__159__input_0_1 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][2]_input_0_0 ;
    wire \lut__157__input_0_1 ;
    wire \lut__159__input_0_2 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][3]_input_0_0 ;
    wire \lut__161__input_0_5 ;
    wire \lut__160__input_0_4 ;
    wire \lut__112__input_0_4 ;
    wire \lut__158__input_0_3 ;
    wire \lut__111__input_0_3 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][4]_input_0_0 ;
    wire \lut__161__input_0_3 ;
    wire \lut__160__input_0_5 ;
    wire \lut__112__input_0_2 ;
    wire \lut__158__input_0_2 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][5]_input_0_0 ;
    wire \lut__161__input_0_4 ;
    wire \lut__160__input_0_0 ;
    wire \lut__113__input_0_2 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][6]_input_0_0 ;
    wire \lut__176__input_0_0 ;
    wire \lut__114__input_0_4 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][7]_input_0_0 ;
    wire \lut__177__input_0_1 ;
    wire \lut__116__input_0_1 ;
    wire \lut__115__input_0_1 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][8]_input_0_0 ;
    wire \lut__177__input_0_3 ;
    wire \lut__116__input_0_3 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][9]_input_0_0 ;
    wire \lut__117__input_0_0 ;
    wire \lut__118__input_0_0 ;
    wire \dffre_comb_stage[3].comb_inst.data_reg[0][10]_input_0_0 ;
    wire \lut__118__input_0_2 ;
    wire \lut__196__input_0_4 ;
    wire \lut__196__input_0_2 ;
    wire \lut__193__input_0_1 ;
    wire \lut__032__input_0_1 ;
    wire \lut__196__input_0_1 ;
    wire \lut__193__input_0_2 ;
    wire \lut__032__input_0_2 ;
    wire \lut__196__input_0_0 ;
    wire \lut__035__input_0_4 ;
    wire \lut__036__input_0_4 ;
    wire \lut__033__input_0_0 ;
    wire \lut__034__input_0_2 ;
    wire \lut__191__input_0_4 ;
    wire \lut__191__input_0_3 ;
    wire \lut__189__input_0_2 ;
    wire \lut__027__input_0_3 ;
    wire \lut__028__input_0_5 ;
    wire \lut__029__input_0_1 ;
    wire \lut__030__input_0_2 ;
    wire \lut__186__input_0_4 ;
    wire \lut__187__input_0_2 ;
    wire \lut__021__input_0_4 ;
    wire \lut__184__input_0_0 ;
    wire \lut__187__input_0_4 ;
    wire \lut__021__input_0_3 ;
    wire \lut__017__input_0_4 ;
    wire \lut__018__input_0_0 ;
    wire \lut__182__input_0_4 ;
    wire \lut__187__input_0_1 ;
    wire \lut__021__input_0_1 ;
    wire \lut__019__input_0_3 ;
    wire \lut__020__input_0_4 ;
    wire \lut__181__input_0_0 ;
    wire \lut__015__input_0_4 ;
    wire \lut__016__input_0_4 ;
    wire \lut__011__input_0_3 ;
    wire \lut__170__input_0_0 ;
    wire \lut__009__input_0_0 ;
    wire \lut__178__input_0_0 ;
    wire \lut__170__input_0_4 ;
    wire \lut__009__input_0_1 ;
    wire \lut__178__input_0_4 ;
    wire \lut__177__input_0_0 ;
    wire \lut__116__input_0_2 ;
    wire \lut__115__input_0_4 ;
    wire \lut__117__input_0_3 ;
    wire \lut__118__input_0_3 ;
    wire \lut__171__input_0_4 ;
    wire \lut__168__input_0_5 ;
    wire \lut__005__input_0_0 ;
    wire \lut__175__input_0_1 ;
    wire \lut__173__input_0_3 ;
    wire \lut__003__input_0_1 ;
    wire \lut__004__input_0_1 ;
    wire \lut__005__input_0_1 ;
    wire \lut__171__input_0_1 ;
    wire \lut__168__input_0_1 ;
    wire \lut__005__input_0_3 ;
    wire \lut__173__input_0_0 ;
    wire \lut__171__input_0_3 ;
    wire \lut__168__input_0_3 ;
    wire \lut__005__input_0_2 ;
    wire \lut__173__input_0_2 ;
    wire \lut__006__input_0_1 ;
    wire \lut__007__input_0_3 ;
    wire \lut__172__input_0_3 ;
    wire \lut__008__input_0_0 ;
    wire \lut__171__input_0_2 ;
    wire \lut__168__input_0_4 ;
    wire \lut__171__input_0_0 ;
    wire \lut__168__input_0_0 ;
    wire \lut__010__input_0_0 ;
    wire \lut__168__input_0_2 ;
    wire \lut__176__input_0_3 ;
    wire \lut__114__input_0_5 ;
    wire \lut__176__input_0_4 ;
    wire \lut__114__input_0_0 ;
    wire \lut__176__input_0_1 ;
    wire \lut__112__input_0_5 ;
    wire \lut__114__input_0_1 ;
    wire \lut__158__input_0_0 ;
    wire \lut__111__input_0_1 ;
    wire \lut__113__input_0_3 ;
    wire \lut__156__input_0_4 ;
    wire \lut__094__input_0_0 ;
    wire \lut__093__input_0_1 ;
    wire \lut__095__input_0_1 ;
    wire \lut__096__input_0_2 ;
    wire \lut__097__input_0_2 ;
    wire \lut__155__input_0_1 ;
    wire \lut__092__input_0_2 ;
    wire \lut__155__input_0_3 ;
    wire \lut__090__input_0_3 ;
    wire \lut__091__input_0_3 ;
    wire \lut__092__input_0_3 ;
    wire \lut__155__input_0_4 ;
    wire \lut__092__input_0_1 ;
    wire \lut__075__input_0_1 ;
    wire \lut__076__input_0_3 ;
    wire \lut__077__input_0_3 ;
    wire \lut__150__input_0_4 ;
    wire \lut__074__input_0_3 ;
    wire \lut__073__input_0_3 ;
    wire \lut__059__input_0_1 ;
    wire \lut__058__input_0_1 ;
    wire \lut__146__input_0_0 ;
    wire \lut__056__input_0_2 ;
    wire \lut__057__input_0_0 ;
    wire \lut__145__input_0_2 ;
    wire \lut__054__input_0_0 ;
    wire \lut__055__input_0_5 ;
    wire \lut__072__input_0_3 ;
    wire \lut__071__input_0_1 ;
    wire \lut__149__input_0_0 ;
    wire \lut__053__input_0_2 ;
    wire \lut__070__input_0_1 ;
    wire \lut__089__input_0_0 ;
    wire \lut__110__input_0_2 ;
    wire \lut__050__input_0_1 ;
    wire \lut__049__input_0_1 ;
    wire \lut__022__input_0_2 ;
    wire \lut__023__input_0_2 ;
    wire \lut__047__input_0_3 ;
    wire \lut__142__input_0_1 ;
    wire \lut__045__input_0_0 ;
    wire \lut__048__input_0_1 ;
    wire \lut__046__input_0_2 ;
    wire \lut__142__input_0_3 ;
    wire \lut__048__input_0_3 ;
    wire \lut__142__input_0_4 ;
    wire \lut__048__input_0_2 ;
    wire \lut__047__input_0_2 ;
    wire \lut__047__input_0_1 ;
    wire \lut__137__input_0_2 ;
    wire \lut__137__input_0_3 ;
    wire \lut__042__input_0_3 ;
    wire \lut__134__input_0_2 ;
    wire \lut__137__input_0_1 ;
    wire \lut__137__input_0_4 ;
    wire \lut__042__input_0_5 ;
    wire \lut__040__input_0_2 ;
    wire \lut__041__input_0_5 ;
    wire \lut__134__input_0_1 ;
    wire \lut__137__input_0_0 ;
    wire \lut__042__input_0_0 ;
    wire \lut__134__input_0_0 ;
    wire \lut__044__input_0_4 ;
    wire \lut__043__input_0_2 ;
    wire \lut__039__input_0_2 ;
    wire \lut__014__input_0_0 ;

    //IO assignments
    assign \data_out[13]  = \data_out[13]_input_0_0 ;
    assign \data_out[12]  = \data_out[12]_input_0_0 ;
    assign \data_out[11]  = \data_out[11]_input_0_0 ;
    assign \data_out[10]  = \data_out[10]_input_0_0 ;
    assign \data_out[9]  = \data_out[9]_input_0_0 ;
    assign \data_out[8]  = \data_out[8]_input_0_0 ;
    assign \data_out[7]  = \data_out[7]_input_0_0 ;
    assign \data_out[6]  = \data_out[6]_input_0_0 ;
    assign \data_out[5]  = \data_out[5]_input_0_0 ;
    assign \data_out[4]  = \data_out[4]_input_0_0 ;
    assign \data_out[3]  = \data_out[3]_input_0_0 ;
    assign \data_out[2]  = \data_out[2]_input_0_0 ;
    assign \data_out[1]  = \data_out[1]_input_0_0 ;
    assign \data_out[0]  = \data_out[0]_input_0_0 ;
    assign \clk_output_0_0  = \clk ;
    assign \reset_n_output_0_0  = \reset_n ;
    assign \in_dv_output_0_0  = \in_dv ;
    assign \data_in[7]_output_0_0  = \data_in[7] ;
    assign \data_in[6]_output_0_0  = \data_in[6] ;
    assign \data_in[5]_output_0_0  = \data_in[5] ;
    assign \data_in[4]_output_0_0  = \data_in[4] ;
    assign \data_in[3]_output_0_0  = \data_in[3] ;
    assign \data_in[2]_output_0_0  = \data_in[2] ;
    assign \data_in[1]_output_0_0  = \data_in[1] ;
    assign \data_in[0]_output_0_0  = \data_in[0] ;

    //Interconnect
    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[8]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][4]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[9]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[10]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[4]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][3]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[3]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[9]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][5]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[10]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[3]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][4]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[4]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[7]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][2]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[8]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[9]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[2]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[0].comb_inst.data_reg[0][0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_reg[0][0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[0].comb_inst.data_reg[0][4]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_reg[0][4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[0].comb_inst.data_reg[0][1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_reg[0][1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[0].comb_inst.data_reg[0][2]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_reg[0][2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[8]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[7]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[5]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[0].comb_inst.data_reg[0][3]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_reg[0][3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[6]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][5]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][6]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][7]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][6]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][7]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][8]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[6]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[8]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[7]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[0].int_inst.data_out[9]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[2].int_inst.data_out[9]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[2].int_inst.data_out[8]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[2].int_inst.data_out[10]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[2].int_inst.data_out[6]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[2].int_inst.data_out[5]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[2].int_inst.data_out[11]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[2].int_inst.data_out[12]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[0].int_inst.data_out[3]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[1].int_inst.data_out[5]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[2].int_inst.data_out[7]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[1].int_inst.data_out[6]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[1].int_inst.data_out[7]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[0].int_inst.data_out[6]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[0].int_inst.data_out[7]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[5]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[1].int_inst.data_out[8]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[0].int_inst.data_out[8]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[2]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][3]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][2]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[4]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[7]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][6]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[6]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[6]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][3]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[2]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][4]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[3]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[4]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][10]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][9]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][9]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][8]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][5]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[5]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[5]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][8]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][7]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[3]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[2]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_data_out[7]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_data_out[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_data_out[5]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_data_out[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_data_out[10]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_data_out[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_data_out[6]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_data_out[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[2].int_inst.data_out[1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_data_out[13]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_data_out[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_data_out[12]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_data_out[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_data_out[8]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_data_out[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_data_out[11]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_data_out[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_data_out[9]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_data_out[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[0].int_inst.data_out[10]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[1].int_inst.data_out[10]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[1].int_inst.data_out[11]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[1].int_inst.data_out[9]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[0].int_inst.data_out[4]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[1].int_inst.data_out[1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[1].int_inst.data_out[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[1].int_inst.data_out[3]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[1].int_inst.data_out[2]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[2].int_inst.data_out[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[1].int_inst.data_out[4]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[0].int_inst.data_out[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[2].int_inst.data_out[2]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_data_out[1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_data_out[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_data_out[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_data_out[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_data_out[3]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_data_out[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[2].int_inst.data_out[3]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_data_out[2]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_data_out[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[2].int_inst.data_out[4]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_data_out[4]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_data_out[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[0]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[0].int_inst.data_out[1]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[0].int_inst.data_out[2]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[0].comb_inst.data_reg[0][6]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_reg[0][6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[0].comb_inst.data_reg[0][5]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_reg[0][5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_int_stage[0].int_inst.data_out[5]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][2]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_output_0_0_to_dffre_comb_stage[0].comb_inst.data_reg[0][7]_clock_0_0  (
        .datain(\clk_output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_reg[0][7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__095__input_0_3  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__095__input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__102__input_0_3  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__102__input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__096__input_0_3  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__096__input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__097__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__097__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__072__input_0_5  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__072__input_0_5 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__101__input_0_3  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__101__input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__071__input_0_3  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__071__input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__117__input_0_2  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__117__input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__124__input_0_2  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__124__input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__118__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__118__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__090__input_0_2  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__090__input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__123__input_0_2  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__123__input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__091__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__091__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__075__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__075__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__080__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__080__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__076__input_0_2  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__076__input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__077__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__077__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__078__input_0_0  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__078__input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__053__input_0_0  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__053__input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__051__input_0_2  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__051__input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__060__input_0_2  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__060__input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__064__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__064__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__061__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__061__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__062__input_0_2  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__062__input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__059__input_0_2  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__059__input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__058__input_0_0  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__058__input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__056__input_0_1  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__056__input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__063__input_0_1  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__063__input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__057__input_0_1  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__057__input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__083__input_0_1  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__083__input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__084__input_0_1  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__084__input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__105__input_0_3  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__105__input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__104__input_0_3  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__104__input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__126__input_0_1  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__126__input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__127__input_0_1  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__127__input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__074__input_0_0  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__074__input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__116__input_0_5  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__116__input_0_5 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__094__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__094__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__010__input_0_1  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__010__input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__033__input_0_2  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__033__input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__032__input_0_3  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__032__input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__034__input_0_3  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__034__input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__029__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__029__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__035__input_0_0  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__035__input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__036__input_0_0  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__036__input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__004__input_0_3  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__004__input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__017__input_0_3  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__017__input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__030__input_0_3  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__030__input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__031__input_0_3  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__031__input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__018__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__018__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__019__input_0_0  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__019__input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__007__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__007__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__000__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__000__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__008__input_0_1  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__008__input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__113__input_0_1  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__113__input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__020__input_0_1  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__020__input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__009__input_0_3  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__009__input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__098__input_0_0  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__098__input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__087__input_0_0  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__087__input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__089__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__089__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__119__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__119__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__122__input_0_2  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__122__input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__121__input_0_2  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__121__input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__099__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__099__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__088__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__088__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__112__input_0_0  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__112__input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__120__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__120__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__068__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__068__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__115__input_0_2  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__115__input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__125__input_0_2  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__125__input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__114__input_0_2  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__114__input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__093__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__093__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__081__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__081__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__070__input_0_2  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__070__input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__079__input_0_2  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__079__input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__052__input_0_1  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__052__input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__082__input_0_1  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__082__input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__054__input_0_1  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__054__input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__055__input_0_1  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__055__input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__069__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__069__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__129__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__129__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__128__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__128__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__107__input_0_2  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__107__input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__106__input_0_2  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__106__input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__103__input_0_2  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__103__input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__073__input_0_2  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__073__input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__092__input_0_0  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__092__input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__086__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__086__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__085__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__085__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__111__input_0_0  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__111__input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__110__input_0_0  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__110__input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__044__input_0_1  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__044__input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__042__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__042__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__047__input_0_5  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__047__input_0_5 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__043__input_0_1  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__043__input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__050__input_0_2  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__050__input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__049__input_0_2  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__049__input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__045__input_0_2  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__045__input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__048__input_0_5  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__048__input_0_5 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__046__input_0_5  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__046__input_0_5 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__011__input_0_2  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__011__input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__022__input_0_1  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__022__input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__023__input_0_1  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__023__input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__021__input_0_2  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__021__input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__005__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__005__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__013__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__013__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__012__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__012__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__015__input_0_2  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__015__input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__014__input_0_2  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__014__input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__024__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__024__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__016__input_0_2  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__016__input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__001__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__001__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__026__input_0_0  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__026__input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__038__input_0_3  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__038__input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__037__input_0_3  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__037__input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__040__input_0_1  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__040__input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__027__input_0_1  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__027__input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__039__input_0_1  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__039__input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__028__input_0_3  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__028__input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__041__input_0_3  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__041__input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__025__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__025__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__108__input_0_1  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__108__input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__109__input_0_1  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__109__input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__002__input_0_1  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__002__input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__003__input_0_3  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__003__input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__066__input_0_2  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__066__input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__065__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__065__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__006__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__006__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__100__input_0_4  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__100__input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_n_output_0_0_to_lut__067__input_0_0  (
        .datain(\reset_n_output_0_0 ),
        .dataout(\lut__067__input_0_0 )
    );

    fpga_interconnect \routing_segment_in_dv_output_0_0_to_lut__170__input_0_1  (
        .datain(\in_dv_output_0_0 ),
        .dataout(\lut__170__input_0_1 )
    );

    fpga_interconnect \routing_segment_in_dv_output_0_0_to_lut__007__input_0_1  (
        .datain(\in_dv_output_0_0 ),
        .dataout(\lut__007__input_0_1 )
    );

    fpga_interconnect \routing_segment_in_dv_output_0_0_to_lut__000__input_0_1  (
        .datain(\in_dv_output_0_0 ),
        .dataout(\lut__000__input_0_1 )
    );

    fpga_interconnect \routing_segment_in_dv_output_0_0_to_lut__165__input_0_4  (
        .datain(\in_dv_output_0_0 ),
        .dataout(\lut__165__input_0_4 )
    );

    fpga_interconnect \routing_segment_in_dv_output_0_0_to_lut__172__input_0_5  (
        .datain(\in_dv_output_0_0 ),
        .dataout(\lut__172__input_0_5 )
    );

    fpga_interconnect \routing_segment_in_dv_output_0_0_to_lut__009__input_0_4  (
        .datain(\in_dv_output_0_0 ),
        .dataout(\lut__009__input_0_4 )
    );

    fpga_interconnect \routing_segment_in_dv_output_0_0_to_lut__166__input_0_4  (
        .datain(\in_dv_output_0_0 ),
        .dataout(\lut__166__input_0_4 )
    );

    fpga_interconnect \routing_segment_in_dv_output_0_0_to_lut__011__input_0_0  (
        .datain(\in_dv_output_0_0 ),
        .dataout(\lut__011__input_0_0 )
    );

    fpga_interconnect \routing_segment_in_dv_output_0_0_to_lut__174__input_0_3  (
        .datain(\in_dv_output_0_0 ),
        .dataout(\lut__174__input_0_3 )
    );

    fpga_interconnect \routing_segment_in_dv_output_0_0_to_lut__163__input_0_0  (
        .datain(\in_dv_output_0_0 ),
        .dataout(\lut__163__input_0_0 )
    );

    fpga_interconnect \routing_segment_in_dv_output_0_0_to_lut__001__input_0_3  (
        .datain(\in_dv_output_0_0 ),
        .dataout(\lut__001__input_0_3 )
    );

    fpga_interconnect \routing_segment_in_dv_output_0_0_to_lut__175__input_0_2  (
        .datain(\in_dv_output_0_0 ),
        .dataout(\lut__175__input_0_2 )
    );

    fpga_interconnect \routing_segment_in_dv_output_0_0_to_lut__002__input_0_0  (
        .datain(\in_dv_output_0_0 ),
        .dataout(\lut__002__input_0_0 )
    );

    fpga_interconnect \routing_segment_in_dv_output_0_0_to_lut__003__input_0_0  (
        .datain(\in_dv_output_0_0 ),
        .dataout(\lut__003__input_0_0 )
    );

    fpga_interconnect \routing_segment_in_dv_output_0_0_to_lut__006__input_0_3  (
        .datain(\in_dv_output_0_0 ),
        .dataout(\lut__006__input_0_3 )
    );

    fpga_interconnect \routing_segment_data_in[7]_output_0_0_to_lut__059__input_0_5  (
        .datain(\data_in[7]_output_0_0 ),
        .dataout(\lut__059__input_0_5 )
    );

    fpga_interconnect \routing_segment_data_in[7]_output_0_0_to_lut__058__input_0_3  (
        .datain(\data_in[7]_output_0_0 ),
        .dataout(\lut__058__input_0_3 )
    );

    fpga_interconnect \routing_segment_data_in[7]_output_0_0_to_lut__067__input_0_3  (
        .datain(\data_in[7]_output_0_0 ),
        .dataout(\lut__067__input_0_3 )
    );

    fpga_interconnect \routing_segment_data_in[6]_output_0_0_to_lut__059__input_0_4  (
        .datain(\data_in[6]_output_0_0 ),
        .dataout(\lut__059__input_0_4 )
    );

    fpga_interconnect \routing_segment_data_in[6]_output_0_0_to_lut__058__input_0_2  (
        .datain(\data_in[6]_output_0_0 ),
        .dataout(\lut__058__input_0_2 )
    );

    fpga_interconnect \routing_segment_data_in[6]_output_0_0_to_lut__057__input_0_3  (
        .datain(\data_in[6]_output_0_0 ),
        .dataout(\lut__057__input_0_3 )
    );

    fpga_interconnect \routing_segment_data_in[6]_output_0_0_to_lut__066__input_0_0  (
        .datain(\data_in[6]_output_0_0 ),
        .dataout(\lut__066__input_0_0 )
    );

    fpga_interconnect \routing_segment_data_in[5]_output_0_0_to_lut__146__input_0_3  (
        .datain(\data_in[5]_output_0_0 ),
        .dataout(\lut__146__input_0_3 )
    );

    fpga_interconnect \routing_segment_data_in[5]_output_0_0_to_lut__056__input_0_3  (
        .datain(\data_in[5]_output_0_0 ),
        .dataout(\lut__056__input_0_3 )
    );

    fpga_interconnect \routing_segment_data_in[5]_output_0_0_to_lut__057__input_0_5  (
        .datain(\data_in[5]_output_0_0 ),
        .dataout(\lut__057__input_0_5 )
    );

    fpga_interconnect \routing_segment_data_in[5]_output_0_0_to_lut__065__input_0_0  (
        .datain(\data_in[5]_output_0_0 ),
        .dataout(\lut__065__input_0_0 )
    );

    fpga_interconnect \routing_segment_data_in[4]_output_0_0_to_lut__064__input_0_1  (
        .datain(\data_in[4]_output_0_0 ),
        .dataout(\lut__064__input_0_1 )
    );

    fpga_interconnect \routing_segment_data_in[4]_output_0_0_to_lut__145__input_0_1  (
        .datain(\data_in[4]_output_0_0 ),
        .dataout(\lut__145__input_0_1 )
    );

    fpga_interconnect \routing_segment_data_in[4]_output_0_0_to_lut__055__input_0_3  (
        .datain(\data_in[4]_output_0_0 ),
        .dataout(\lut__055__input_0_3 )
    );

    fpga_interconnect \routing_segment_data_in[3]_output_0_0_to_lut__145__input_0_4  (
        .datain(\data_in[3]_output_0_0 ),
        .dataout(\lut__145__input_0_4 )
    );

    fpga_interconnect \routing_segment_data_in[3]_output_0_0_to_lut__063__input_0_0  (
        .datain(\data_in[3]_output_0_0 ),
        .dataout(\lut__063__input_0_0 )
    );

    fpga_interconnect \routing_segment_data_in[3]_output_0_0_to_lut__054__input_0_4  (
        .datain(\data_in[3]_output_0_0 ),
        .dataout(\lut__054__input_0_4 )
    );

    fpga_interconnect \routing_segment_data_in[3]_output_0_0_to_lut__055__input_0_4  (
        .datain(\data_in[3]_output_0_0 ),
        .dataout(\lut__055__input_0_4 )
    );

    fpga_interconnect \routing_segment_data_in[2]_output_0_0_to_lut__062__input_0_1  (
        .datain(\data_in[2]_output_0_0 ),
        .dataout(\lut__062__input_0_1 )
    );

    fpga_interconnect \routing_segment_data_in[2]_output_0_0_to_lut__144__input_0_1  (
        .datain(\data_in[2]_output_0_0 ),
        .dataout(\lut__144__input_0_1 )
    );

    fpga_interconnect \routing_segment_data_in[2]_output_0_0_to_lut__143__input_0_3  (
        .datain(\data_in[2]_output_0_0 ),
        .dataout(\lut__143__input_0_3 )
    );

    fpga_interconnect \routing_segment_data_in[1]_output_0_0_to_lut__061__input_0_0  (
        .datain(\data_in[1]_output_0_0 ),
        .dataout(\lut__061__input_0_0 )
    );

    fpga_interconnect \routing_segment_data_in[1]_output_0_0_to_lut__144__input_0_3  (
        .datain(\data_in[1]_output_0_0 ),
        .dataout(\lut__144__input_0_3 )
    );

    fpga_interconnect \routing_segment_data_in[1]_output_0_0_to_lut__052__input_0_2  (
        .datain(\data_in[1]_output_0_0 ),
        .dataout(\lut__052__input_0_2 )
    );

    fpga_interconnect \routing_segment_data_in[1]_output_0_0_to_lut__143__input_0_4  (
        .datain(\data_in[1]_output_0_0 ),
        .dataout(\lut__143__input_0_4 )
    );

    fpga_interconnect \routing_segment_data_in[0]_output_0_0_to_lut__051__input_0_0  (
        .datain(\data_in[0]_output_0_0 ),
        .dataout(\lut__051__input_0_0 )
    );

    fpga_interconnect \routing_segment_data_in[0]_output_0_0_to_lut__060__input_0_0  (
        .datain(\data_in[0]_output_0_0 ),
        .dataout(\lut__060__input_0_0 )
    );

    fpga_interconnect \routing_segment_data_in[0]_output_0_0_to_lut__144__input_0_4  (
        .datain(\data_in[0]_output_0_0 ),
        .dataout(\lut__144__input_0_4 )
    );

    fpga_interconnect \routing_segment_data_in[0]_output_0_0_to_lut__052__input_0_0  (
        .datain(\data_in[0]_output_0_0 ),
        .dataout(\lut__052__input_0_0 )
    );

    fpga_interconnect \routing_segment_data_in[0]_output_0_0_to_lut__143__input_0_2  (
        .datain(\data_in[0]_output_0_0 ),
        .dataout(\lut__143__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[13]_output_0_0_to_lut__050__input_0_0  (
        .datain(\dffre_data_out[13]_output_0_0 ),
        .dataout(\lut__050__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[13]_output_0_0_to_data_out[13]_input_0_0  (
        .datain(\dffre_data_out[13]_output_0_0 ),
        .dataout(\data_out[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[12]_output_0_0_to_lut__050__input_0_3  (
        .datain(\dffre_data_out[12]_output_0_0 ),
        .dataout(\lut__050__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[12]_output_0_0_to_lut__049__input_0_3  (
        .datain(\dffre_data_out[12]_output_0_0 ),
        .dataout(\lut__049__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[12]_output_0_0_to_data_out[12]_input_0_0  (
        .datain(\dffre_data_out[12]_output_0_0 ),
        .dataout(\data_out[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[11]_output_0_0_to_lut__142__input_0_0  (
        .datain(\dffre_data_out[11]_output_0_0 ),
        .dataout(\lut__142__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[11]_output_0_0_to_lut__048__input_0_4  (
        .datain(\dffre_data_out[11]_output_0_0 ),
        .dataout(\lut__048__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[11]_output_0_0_to_data_out[11]_input_0_0  (
        .datain(\dffre_data_out[11]_output_0_0 ),
        .dataout(\data_out[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[10]_output_0_0_to_lut__047__input_0_4  (
        .datain(\dffre_data_out[10]_output_0_0 ),
        .dataout(\lut__047__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[10]_output_0_0_to_lut__140__input_0_0  (
        .datain(\dffre_data_out[10]_output_0_0 ),
        .dataout(\lut__140__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[10]_output_0_0_to_lut__141__input_0_0  (
        .datain(\dffre_data_out[10]_output_0_0 ),
        .dataout(\lut__141__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[10]_output_0_0_to_data_out[10]_input_0_0  (
        .datain(\dffre_data_out[10]_output_0_0 ),
        .dataout(\data_out[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[9]_output_0_0_to_lut__046__input_0_1  (
        .datain(\dffre_data_out[9]_output_0_0 ),
        .dataout(\lut__046__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[9]_output_0_0_to_lut__140__input_0_2  (
        .datain(\dffre_data_out[9]_output_0_0 ),
        .dataout(\lut__140__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[9]_output_0_0_to_lut__139__input_0_2  (
        .datain(\dffre_data_out[9]_output_0_0 ),
        .dataout(\lut__139__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[9]_output_0_0_to_lut__138__input_0_2  (
        .datain(\dffre_data_out[9]_output_0_0 ),
        .dataout(\lut__138__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[9]_output_0_0_to_lut__141__input_0_2  (
        .datain(\dffre_data_out[9]_output_0_0 ),
        .dataout(\lut__141__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[9]_output_0_0_to_data_out[9]_input_0_0  (
        .datain(\dffre_data_out[9]_output_0_0 ),
        .dataout(\data_out[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[8]_output_0_0_to_lut__045__input_0_4  (
        .datain(\dffre_data_out[8]_output_0_0 ),
        .dataout(\lut__045__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[8]_output_0_0_to_lut__046__input_0_4  (
        .datain(\dffre_data_out[8]_output_0_0 ),
        .dataout(\lut__046__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[8]_output_0_0_to_lut__140__input_0_3  (
        .datain(\dffre_data_out[8]_output_0_0 ),
        .dataout(\lut__140__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[8]_output_0_0_to_lut__139__input_0_0  (
        .datain(\dffre_data_out[8]_output_0_0 ),
        .dataout(\lut__139__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[8]_output_0_0_to_lut__138__input_0_0  (
        .datain(\dffre_data_out[8]_output_0_0 ),
        .dataout(\lut__138__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[8]_output_0_0_to_lut__141__input_0_3  (
        .datain(\dffre_data_out[8]_output_0_0 ),
        .dataout(\lut__141__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[8]_output_0_0_to_data_out[8]_input_0_0  (
        .datain(\dffre_data_out[8]_output_0_0 ),
        .dataout(\data_out[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[7]_output_0_0_to_lut__044__input_0_0  (
        .datain(\dffre_data_out[7]_output_0_0 ),
        .dataout(\lut__044__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[7]_output_0_0_to_lut__136__input_0_2  (
        .datain(\dffre_data_out[7]_output_0_0 ),
        .dataout(\lut__136__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[7]_output_0_0_to_lut__135__input_0_0  (
        .datain(\dffre_data_out[7]_output_0_0 ),
        .dataout(\lut__135__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[7]_output_0_0_to_data_out[7]_input_0_0  (
        .datain(\dffre_data_out[7]_output_0_0 ),
        .dataout(\data_out[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[6]_output_0_0_to_lut__044__input_0_3  (
        .datain(\dffre_data_out[6]_output_0_0 ),
        .dataout(\lut__044__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[6]_output_0_0_to_lut__136__input_0_1  (
        .datain(\dffre_data_out[6]_output_0_0 ),
        .dataout(\lut__136__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[6]_output_0_0_to_lut__135__input_0_5  (
        .datain(\dffre_data_out[6]_output_0_0 ),
        .dataout(\lut__135__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[6]_output_0_0_to_lut__043__input_0_3  (
        .datain(\dffre_data_out[6]_output_0_0 ),
        .dataout(\lut__043__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[6]_output_0_0_to_data_out[6]_input_0_0  (
        .datain(\dffre_data_out[6]_output_0_0 ),
        .dataout(\data_out[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[5]_output_0_0_to_lut__136__input_0_3  (
        .datain(\dffre_data_out[5]_output_0_0 ),
        .dataout(\lut__136__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[5]_output_0_0_to_lut__042__input_0_1  (
        .datain(\dffre_data_out[5]_output_0_0 ),
        .dataout(\lut__042__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[5]_output_0_0_to_lut__135__input_0_3  (
        .datain(\dffre_data_out[5]_output_0_0 ),
        .dataout(\lut__135__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[5]_output_0_0_to_lut__134__input_0_3  (
        .datain(\dffre_data_out[5]_output_0_0 ),
        .dataout(\lut__134__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[5]_output_0_0_to_data_out[5]_input_0_0  (
        .datain(\dffre_data_out[5]_output_0_0 ),
        .dataout(\data_out[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[4]_output_0_0_to_lut__132__input_0_1  (
        .datain(\dffre_data_out[4]_output_0_0 ),
        .dataout(\lut__132__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[4]_output_0_0_to_lut__133__input_0_1  (
        .datain(\dffre_data_out[4]_output_0_0 ),
        .dataout(\lut__133__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[4]_output_0_0_to_lut__041__input_0_1  (
        .datain(\dffre_data_out[4]_output_0_0 ),
        .dataout(\lut__041__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[4]_output_0_0_to_data_out[4]_input_0_0  (
        .datain(\dffre_data_out[4]_output_0_0 ),
        .dataout(\data_out[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[3]_output_0_0_to_lut__132__input_0_2  (
        .datain(\dffre_data_out[3]_output_0_0 ),
        .dataout(\lut__132__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[3]_output_0_0_to_lut__133__input_0_2  (
        .datain(\dffre_data_out[3]_output_0_0 ),
        .dataout(\lut__133__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[3]_output_0_0_to_lut__040__input_0_0  (
        .datain(\dffre_data_out[3]_output_0_0 ),
        .dataout(\lut__040__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[3]_output_0_0_to_lut__041__input_0_4  (
        .datain(\dffre_data_out[3]_output_0_0 ),
        .dataout(\lut__041__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[3]_output_0_0_to_data_out[3]_input_0_0  (
        .datain(\dffre_data_out[3]_output_0_0 ),
        .dataout(\data_out[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[2]_output_0_0_to_lut__131__input_0_3  (
        .datain(\dffre_data_out[2]_output_0_0 ),
        .dataout(\lut__131__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[2]_output_0_0_to_lut__130__input_0_3  (
        .datain(\dffre_data_out[2]_output_0_0 ),
        .dataout(\lut__130__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[2]_output_0_0_to_data_out[2]_input_0_0  (
        .datain(\dffre_data_out[2]_output_0_0 ),
        .dataout(\data_out[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[1]_output_0_0_to_lut__038__input_0_4  (
        .datain(\dffre_data_out[1]_output_0_0 ),
        .dataout(\lut__038__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[1]_output_0_0_to_lut__131__input_0_2  (
        .datain(\dffre_data_out[1]_output_0_0 ),
        .dataout(\lut__131__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[1]_output_0_0_to_lut__130__input_0_4  (
        .datain(\dffre_data_out[1]_output_0_0 ),
        .dataout(\lut__130__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[1]_output_0_0_to_data_out[1]_input_0_0  (
        .datain(\dffre_data_out[1]_output_0_0 ),
        .dataout(\data_out[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[0]_output_0_0_to_lut__038__input_0_2  (
        .datain(\dffre_data_out[0]_output_0_0 ),
        .dataout(\lut__038__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[0]_output_0_0_to_lut__037__input_0_2  (
        .datain(\dffre_data_out[0]_output_0_0 ),
        .dataout(\lut__037__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[0]_output_0_0_to_lut__131__input_0_0  (
        .datain(\dffre_data_out[0]_output_0_0 ),
        .dataout(\lut__131__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[0]_output_0_0_to_lut__130__input_0_0  (
        .datain(\dffre_data_out[0]_output_0_0 ),
        .dataout(\lut__130__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_data_out[0]_output_0_0_to_data_out[0]_input_0_0  (
        .datain(\dffre_data_out[0]_output_0_0 ),
        .dataout(\data_out[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[0].comb_inst.data_reg[0][0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_reg[0][0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[0].comb_inst.data_reg[0][4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_reg[0][4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[0].comb_inst.data_reg[0][1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_reg[0][1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[0].comb_inst.data_reg[0][2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_reg[0][2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[0].comb_inst.data_reg[0][3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_reg[0][3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[0].int_inst.data_out[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[0].int_inst.data_out[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[2].int_inst.data_out[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[2].int_inst.data_out[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[2].int_inst.data_out[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[2].int_inst.data_out[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[2].int_inst.data_out[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[2].int_inst.data_out[10]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[2].int_inst.data_out[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[2].int_inst.data_out[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[2].int_inst.data_out[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[2].int_inst.data_out[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[2].int_inst.data_out[11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[2].int_inst.data_out[11]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[2].int_inst.data_out[12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[2].int_inst.data_out[12]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[0].int_inst.data_out[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[0].int_inst.data_out[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[1].int_inst.data_out[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[1].int_inst.data_out[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[2].int_inst.data_out[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[2].int_inst.data_out[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[1].int_inst.data_out[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[1].int_inst.data_out[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[1].int_inst.data_out[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[1].int_inst.data_out[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[0].int_inst.data_out[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[0].int_inst.data_out[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[0].int_inst.data_out[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[0].int_inst.data_out[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[1].int_inst.data_out[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[1].int_inst.data_out[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[0].int_inst.data_out[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[0].int_inst.data_out[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_data_out[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_data_out[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_data_out[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_data_out[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_data_out[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_data_out[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_data_out[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_data_out[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_data_out[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_data_out[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_data_out[10]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_data_out[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_data_out[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_data_out[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_data_out[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_data_out[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[2].int_inst.data_out[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[2].int_inst.data_out[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_data_out[13]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_data_out[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_data_out[13]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_data_out[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_data_out[12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_data_out[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_data_out[12]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_data_out[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_data_out[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_data_out[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_data_out[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_data_out[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_data_out[11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_data_out[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_data_out[11]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_data_out[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_data_out[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_data_out[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_data_out[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_data_out[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[0].int_inst.data_out[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[0].int_inst.data_out[10]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[1].int_inst.data_out[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[1].int_inst.data_out[10]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[1].int_inst.data_out[11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[1].int_inst.data_out[11]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[1].int_inst.data_out[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[1].int_inst.data_out[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[0].int_inst.data_out[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[0].int_inst.data_out[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[1].int_inst.data_out[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[1].int_inst.data_out[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[1].int_inst.data_out[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[1].int_inst.data_out[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[1].int_inst.data_out[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[1].int_inst.data_out[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[1].int_inst.data_out[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[1].int_inst.data_out[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[2].int_inst.data_out[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[2].int_inst.data_out[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[1].int_inst.data_out[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[1].int_inst.data_out[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[0].int_inst.data_out[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[0].int_inst.data_out[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[2].int_inst.data_out[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[2].int_inst.data_out[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_data_out[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_data_out[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_data_out[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_data_out[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_data_out[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_data_out[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_data_out[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_data_out[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_data_out[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_data_out[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_data_out[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_data_out[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[2].int_inst.data_out[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[2].int_inst.data_out[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_data_out[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_data_out[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_data_out[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_data_out[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[2].int_inst.data_out[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[2].int_inst.data_out[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_data_out[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_data_out[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_data_out[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_data_out[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[0].int_inst.data_out[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[0].int_inst.data_out[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[0].int_inst.data_out[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[0].int_inst.data_out[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[0].comb_inst.data_reg[0][6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_reg[0][6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[0].comb_inst.data_reg[0][5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_reg[0][5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[0].int_inst.data_out[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_int_stage[0].int_inst.data_out[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_comb_stage[0].comb_inst.data_reg[0][7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_reg[0][7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut__001__output_0_0_to_dffre_int_stage[0].int_inst.data_out[0]_input_0_0  (
        .datain(\lut__001__output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[0]_output_0_0_to_lut__163__input_0_2  (
        .datain(\dffre_int_stage[0].int_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__163__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[0]_output_0_0_to_lut__013__input_0_1  (
        .datain(\dffre_int_stage[0].int_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__013__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[0]_output_0_0_to_lut__012__input_0_1  (
        .datain(\dffre_int_stage[0].int_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__012__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[0]_output_0_0_to_lut__180__input_0_5  (
        .datain(\dffre_int_stage[0].int_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__180__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[0]_output_0_0_to_lut__001__input_0_2  (
        .datain(\dffre_int_stage[0].int_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__001__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[0]_output_0_0_to_lut__002__input_0_2  (
        .datain(\dffre_int_stage[0].int_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__002__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[0]_output_0_0_to_lut__179__input_0_0  (
        .datain(\dffre_int_stage[0].int_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__179__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__002__output_0_0_to_dffre_int_stage[0].int_inst.data_out[1]_input_0_0  (
        .datain(\lut__002__output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[1]_output_0_0_to_lut__163__input_0_4  (
        .datain(\dffre_int_stage[0].int_inst.data_out[1]_output_0_0 ),
        .dataout(\lut__163__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[1]_output_0_0_to_lut__013__input_0_0  (
        .datain(\dffre_int_stage[0].int_inst.data_out[1]_output_0_0 ),
        .dataout(\lut__013__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[1]_output_0_0_to_lut__180__input_0_0  (
        .datain(\dffre_int_stage[0].int_inst.data_out[1]_output_0_0 ),
        .dataout(\lut__180__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[1]_output_0_0_to_lut__002__input_0_4  (
        .datain(\dffre_int_stage[0].int_inst.data_out[1]_output_0_0 ),
        .dataout(\lut__002__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[1]_output_0_0_to_lut__179__input_0_2  (
        .datain(\dffre_int_stage[0].int_inst.data_out[1]_output_0_0 ),
        .dataout(\lut__179__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__003__output_0_0_to_dffre_int_stage[0].int_inst.data_out[2]_input_0_0  (
        .datain(\lut__003__output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[2]_output_0_0_to_lut__166__input_0_1  (
        .datain(\dffre_int_stage[0].int_inst.data_out[2]_output_0_0 ),
        .dataout(\lut__166__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[2]_output_0_0_to_lut__162__input_0_1  (
        .datain(\dffre_int_stage[0].int_inst.data_out[2]_output_0_0 ),
        .dataout(\lut__162__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[2]_output_0_0_to_lut__180__input_0_2  (
        .datain(\dffre_int_stage[0].int_inst.data_out[2]_output_0_0 ),
        .dataout(\lut__180__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[2]_output_0_0_to_lut__175__input_0_0  (
        .datain(\dffre_int_stage[0].int_inst.data_out[2]_output_0_0 ),
        .dataout(\lut__175__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[2]_output_0_0_to_lut__179__input_0_4  (
        .datain(\dffre_int_stage[0].int_inst.data_out[2]_output_0_0 ),
        .dataout(\lut__179__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[2]_output_0_0_to_lut__003__input_0_4  (
        .datain(\dffre_int_stage[0].int_inst.data_out[2]_output_0_0 ),
        .dataout(\lut__003__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__004__output_0_0_to_dffre_int_stage[0].int_inst.data_out[3]_input_0_0  (
        .datain(\lut__004__output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[3]_output_0_0_to_lut__181__input_0_3  (
        .datain(\dffre_int_stage[0].int_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__181__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[3]_output_0_0_to_lut__166__input_0_3  (
        .datain(\dffre_int_stage[0].int_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__166__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[3]_output_0_0_to_lut__162__input_0_3  (
        .datain(\dffre_int_stage[0].int_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__162__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[3]_output_0_0_to_lut__015__input_0_1  (
        .datain(\dffre_int_stage[0].int_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__015__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[3]_output_0_0_to_lut__016__input_0_3  (
        .datain(\dffre_int_stage[0].int_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__016__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[3]_output_0_0_to_lut__175__input_0_5  (
        .datain(\dffre_int_stage[0].int_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__175__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__005__output_0_0_to_dffre_int_stage[0].int_inst.data_out[4]_input_0_0  (
        .datain(\lut__005__output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[4]_output_0_0_to_lut__181__input_0_1  (
        .datain(\dffre_int_stage[0].int_inst.data_out[4]_output_0_0 ),
        .dataout(\lut__181__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[4]_output_0_0_to_lut__165__input_0_1  (
        .datain(\dffre_int_stage[0].int_inst.data_out[4]_output_0_0 ),
        .dataout(\lut__165__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[4]_output_0_0_to_lut__164__input_0_1  (
        .datain(\dffre_int_stage[0].int_inst.data_out[4]_output_0_0 ),
        .dataout(\lut__164__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[4]_output_0_0_to_lut__174__input_0_4  (
        .datain(\dffre_int_stage[0].int_inst.data_out[4]_output_0_0 ),
        .dataout(\lut__174__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[4]_output_0_0_to_lut__016__input_0_1  (
        .datain(\dffre_int_stage[0].int_inst.data_out[4]_output_0_0 ),
        .dataout(\lut__016__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[4]_output_0_0_to_lut__173__input_0_5  (
        .datain(\dffre_int_stage[0].int_inst.data_out[4]_output_0_0 ),
        .dataout(\lut__173__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__006__output_0_0_to_dffre_int_stage[0].int_inst.data_out[5]_input_0_0  (
        .datain(\lut__006__output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[5]_output_0_0_to_lut__017__input_0_0  (
        .datain(\dffre_int_stage[0].int_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__017__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[5]_output_0_0_to_lut__018__input_0_3  (
        .datain(\dffre_int_stage[0].int_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__018__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[5]_output_0_0_to_lut__182__input_0_3  (
        .datain(\dffre_int_stage[0].int_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__182__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[5]_output_0_0_to_lut__165__input_0_2  (
        .datain(\dffre_int_stage[0].int_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__165__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[5]_output_0_0_to_lut__164__input_0_2  (
        .datain(\dffre_int_stage[0].int_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__164__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[5]_output_0_0_to_lut__184__input_0_2  (
        .datain(\dffre_int_stage[0].int_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__184__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[5]_output_0_0_to_lut__006__input_0_2  (
        .datain(\dffre_int_stage[0].int_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__006__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[5]_output_0_0_to_lut__185__input_0_4  (
        .datain(\dffre_int_stage[0].int_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__185__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__007__output_0_0_to_dffre_int_stage[0].int_inst.data_out[6]_input_0_0  (
        .datain(\lut__007__output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[6]_output_0_0_to_lut__018__input_0_1  (
        .datain(\dffre_int_stage[0].int_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__018__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[6]_output_0_0_to_lut__182__input_0_1  (
        .datain(\dffre_int_stage[0].int_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__182__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[6]_output_0_0_to_lut__007__input_0_0  (
        .datain(\dffre_int_stage[0].int_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__007__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[6]_output_0_0_to_lut__172__input_0_4  (
        .datain(\dffre_int_stage[0].int_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__172__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[6]_output_0_0_to_lut__167__input_0_3  (
        .datain(\dffre_int_stage[0].int_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__167__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[6]_output_0_0_to_lut__169__input_0_3  (
        .datain(\dffre_int_stage[0].int_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__169__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[6]_output_0_0_to_lut__184__input_0_1  (
        .datain(\dffre_int_stage[0].int_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__184__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[6]_output_0_0_to_lut__185__input_0_1  (
        .datain(\dffre_int_stage[0].int_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__185__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__008__output_0_0_to_dffre_int_stage[0].int_inst.data_out[7]_input_0_0  (
        .datain(\lut__008__output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[7]_output_0_0_to_lut__019__input_0_1  (
        .datain(\dffre_int_stage[0].int_inst.data_out[7]_output_0_0 ),
        .dataout(\lut__019__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[7]_output_0_0_to_lut__020__input_0_5  (
        .datain(\dffre_int_stage[0].int_inst.data_out[7]_output_0_0 ),
        .dataout(\lut__020__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[7]_output_0_0_to_lut__172__input_0_1  (
        .datain(\dffre_int_stage[0].int_inst.data_out[7]_output_0_0 ),
        .dataout(\lut__172__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[7]_output_0_0_to_lut__183__input_0_2  (
        .datain(\dffre_int_stage[0].int_inst.data_out[7]_output_0_0 ),
        .dataout(\lut__183__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[7]_output_0_0_to_lut__167__input_0_0  (
        .datain(\dffre_int_stage[0].int_inst.data_out[7]_output_0_0 ),
        .dataout(\lut__167__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[7]_output_0_0_to_lut__169__input_0_0  (
        .datain(\dffre_int_stage[0].int_inst.data_out[7]_output_0_0 ),
        .dataout(\lut__169__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[7]_output_0_0_to_lut__185__input_0_3  (
        .datain(\dffre_int_stage[0].int_inst.data_out[7]_output_0_0 ),
        .dataout(\lut__185__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__009__output_0_0_to_dffre_int_stage[0].int_inst.data_out[8]_input_0_0  (
        .datain(\lut__009__output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[8]_output_0_0_to_lut__170__input_0_5  (
        .datain(\dffre_int_stage[0].int_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__170__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[8]_output_0_0_to_lut__020__input_0_0  (
        .datain(\dffre_int_stage[0].int_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__020__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[8]_output_0_0_to_lut__009__input_0_2  (
        .datain(\dffre_int_stage[0].int_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__009__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[8]_output_0_0_to_lut__186__input_0_1  (
        .datain(\dffre_int_stage[0].int_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__186__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[8]_output_0_0_to_lut__183__input_0_1  (
        .datain(\dffre_int_stage[0].int_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__183__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[8]_output_0_0_to_lut__178__input_0_1  (
        .datain(\dffre_int_stage[0].int_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__178__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__010__output_0_0_to_dffre_int_stage[0].int_inst.data_out[9]_input_0_0  (
        .datain(\lut__010__output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[9]_output_0_0_to_lut__010__input_0_2  (
        .datain(\dffre_int_stage[0].int_inst.data_out[9]_output_0_0 ),
        .dataout(\lut__010__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[9]_output_0_0_to_lut__178__input_0_3  (
        .datain(\dffre_int_stage[0].int_inst.data_out[9]_output_0_0 ),
        .dataout(\lut__178__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[9]_output_0_0_to_lut__187__input_0_0  (
        .datain(\dffre_int_stage[0].int_inst.data_out[9]_output_0_0 ),
        .dataout(\lut__187__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[9]_output_0_0_to_lut__021__input_0_5  (
        .datain(\dffre_int_stage[0].int_inst.data_out[9]_output_0_0 ),
        .dataout(\lut__021__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__011__output_0_0_to_dffre_int_stage[0].int_inst.data_out[10]_input_0_0  (
        .datain(\lut__011__output_0_0 ),
        .dataout(\dffre_int_stage[0].int_inst.data_out[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[10]_output_0_0_to_lut__011__input_0_4  (
        .datain(\dffre_int_stage[0].int_inst.data_out[10]_output_0_0 ),
        .dataout(\lut__011__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[10]_output_0_0_to_lut__022__input_0_0  (
        .datain(\dffre_int_stage[0].int_inst.data_out[10]_output_0_0 ),
        .dataout(\lut__022__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[0].int_inst.data_out[10]_output_0_0_to_lut__023__input_0_0  (
        .datain(\dffre_int_stage[0].int_inst.data_out[10]_output_0_0 ),
        .dataout(\lut__023__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__012__output_0_0_to_dffre_int_stage[1].int_inst.data_out[0]_input_0_0  (
        .datain(\lut__012__output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[0]_output_0_0_to_lut__013__input_0_3  (
        .datain(\dffre_int_stage[1].int_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__013__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[0]_output_0_0_to_lut__012__input_0_3  (
        .datain(\dffre_int_stage[1].int_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__012__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[0]_output_0_0_to_lut__180__input_0_3  (
        .datain(\dffre_int_stage[1].int_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__180__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[0]_output_0_0_to_lut__024__input_0_3  (
        .datain(\dffre_int_stage[1].int_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__024__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[0]_output_0_0_to_lut__188__input_0_1  (
        .datain(\dffre_int_stage[1].int_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__188__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[0]_output_0_0_to_lut__025__input_0_2  (
        .datain(\dffre_int_stage[1].int_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__025__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[0]_output_0_0_to_lut__179__input_0_1  (
        .datain(\dffre_int_stage[1].int_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__179__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__013__output_0_0_to_dffre_int_stage[1].int_inst.data_out[1]_input_0_0  (
        .datain(\lut__013__output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[1]_output_0_0_to_lut__013__input_0_2  (
        .datain(\dffre_int_stage[1].int_inst.data_out[1]_output_0_0 ),
        .dataout(\lut__013__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[1]_output_0_0_to_lut__180__input_0_4  (
        .datain(\dffre_int_stage[1].int_inst.data_out[1]_output_0_0 ),
        .dataout(\lut__180__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[1]_output_0_0_to_lut__188__input_0_4  (
        .datain(\dffre_int_stage[1].int_inst.data_out[1]_output_0_0 ),
        .dataout(\lut__188__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[1]_output_0_0_to_lut__026__input_0_4  (
        .datain(\dffre_int_stage[1].int_inst.data_out[1]_output_0_0 ),
        .dataout(\lut__026__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[1]_output_0_0_to_lut__025__input_0_3  (
        .datain(\dffre_int_stage[1].int_inst.data_out[1]_output_0_0 ),
        .dataout(\lut__025__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[1]_output_0_0_to_lut__179__input_0_5  (
        .datain(\dffre_int_stage[1].int_inst.data_out[1]_output_0_0 ),
        .dataout(\lut__179__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__014__output_0_0_to_dffre_int_stage[1].int_inst.data_out[2]_input_0_0  (
        .datain(\lut__014__output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[2]_output_0_0_to_lut__180__input_0_1  (
        .datain(\dffre_int_stage[1].int_inst.data_out[2]_output_0_0 ),
        .dataout(\lut__180__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[2]_output_0_0_to_lut__188__input_0_3  (
        .datain(\dffre_int_stage[1].int_inst.data_out[2]_output_0_0 ),
        .dataout(\lut__188__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[2]_output_0_0_to_lut__026__input_0_3  (
        .datain(\dffre_int_stage[1].int_inst.data_out[2]_output_0_0 ),
        .dataout(\lut__026__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[2]_output_0_0_to_lut__179__input_0_3  (
        .datain(\dffre_int_stage[1].int_inst.data_out[2]_output_0_0 ),
        .dataout(\lut__179__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__015__output_0_0_to_dffre_int_stage[1].int_inst.data_out[3]_input_0_0  (
        .datain(\lut__015__output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[3]_output_0_0_to_lut__191__input_0_2  (
        .datain(\dffre_int_stage[1].int_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__191__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[3]_output_0_0_to_lut__189__input_0_3  (
        .datain(\dffre_int_stage[1].int_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__189__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[3]_output_0_0_to_lut__181__input_0_4  (
        .datain(\dffre_int_stage[1].int_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__181__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[3]_output_0_0_to_lut__015__input_0_3  (
        .datain(\dffre_int_stage[1].int_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__015__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[3]_output_0_0_to_lut__016__input_0_5  (
        .datain(\dffre_int_stage[1].int_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__016__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[3]_output_0_0_to_lut__027__input_0_0  (
        .datain(\dffre_int_stage[1].int_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__027__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[3]_output_0_0_to_lut__028__input_0_2  (
        .datain(\dffre_int_stage[1].int_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__028__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__016__output_0_0_to_dffre_int_stage[1].int_inst.data_out[4]_input_0_0  (
        .datain(\lut__016__output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[4]_output_0_0_to_lut__191__input_0_1  (
        .datain(\dffre_int_stage[1].int_inst.data_out[4]_output_0_0 ),
        .dataout(\lut__191__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[4]_output_0_0_to_lut__189__input_0_4  (
        .datain(\dffre_int_stage[1].int_inst.data_out[4]_output_0_0 ),
        .dataout(\lut__189__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[4]_output_0_0_to_lut__181__input_0_2  (
        .datain(\dffre_int_stage[1].int_inst.data_out[4]_output_0_0 ),
        .dataout(\lut__181__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[4]_output_0_0_to_lut__016__input_0_0  (
        .datain(\dffre_int_stage[1].int_inst.data_out[4]_output_0_0 ),
        .dataout(\lut__016__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[4]_output_0_0_to_lut__028__input_0_1  (
        .datain(\dffre_int_stage[1].int_inst.data_out[4]_output_0_0 ),
        .dataout(\lut__028__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__017__output_0_0_to_dffre_int_stage[1].int_inst.data_out[5]_input_0_0  (
        .datain(\lut__017__output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[5]_output_0_0_to_lut__190__input_0_5  (
        .datain(\dffre_int_stage[1].int_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__190__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[5]_output_0_0_to_lut__029__input_0_2  (
        .datain(\dffre_int_stage[1].int_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__029__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[5]_output_0_0_to_lut__017__input_0_2  (
        .datain(\dffre_int_stage[1].int_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__017__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[5]_output_0_0_to_lut__030__input_0_1  (
        .datain(\dffre_int_stage[1].int_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__030__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[5]_output_0_0_to_lut__018__input_0_5  (
        .datain(\dffre_int_stage[1].int_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__018__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[5]_output_0_0_to_lut__182__input_0_2  (
        .datain(\dffre_int_stage[1].int_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__182__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[5]_output_0_0_to_lut__184__input_0_3  (
        .datain(\dffre_int_stage[1].int_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__184__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[5]_output_0_0_to_lut__185__input_0_0  (
        .datain(\dffre_int_stage[1].int_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__185__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[5]_output_0_0_to_lut__192__input_0_0  (
        .datain(\dffre_int_stage[1].int_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__192__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__018__output_0_0_to_dffre_int_stage[1].int_inst.data_out[6]_input_0_0  (
        .datain(\lut__018__output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[6]_output_0_0_to_lut__190__input_0_0  (
        .datain(\dffre_int_stage[1].int_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__190__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[6]_output_0_0_to_lut__030__input_0_0  (
        .datain(\dffre_int_stage[1].int_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__030__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[6]_output_0_0_to_lut__031__input_0_2  (
        .datain(\dffre_int_stage[1].int_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__031__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[6]_output_0_0_to_lut__018__input_0_2  (
        .datain(\dffre_int_stage[1].int_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__018__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[6]_output_0_0_to_lut__182__input_0_0  (
        .datain(\dffre_int_stage[1].int_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__182__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[6]_output_0_0_to_lut__184__input_0_4  (
        .datain(\dffre_int_stage[1].int_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__184__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[6]_output_0_0_to_lut__185__input_0_2  (
        .datain(\dffre_int_stage[1].int_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__185__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[6]_output_0_0_to_lut__192__input_0_2  (
        .datain(\dffre_int_stage[1].int_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__192__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__019__output_0_0_to_dffre_int_stage[1].int_inst.data_out[7]_input_0_0  (
        .datain(\lut__019__output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[7]_output_0_0_to_lut__190__input_0_2  (
        .datain(\dffre_int_stage[1].int_inst.data_out[7]_output_0_0 ),
        .dataout(\lut__190__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[7]_output_0_0_to_lut__031__input_0_0  (
        .datain(\dffre_int_stage[1].int_inst.data_out[7]_output_0_0 ),
        .dataout(\lut__031__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[7]_output_0_0_to_lut__019__input_0_4  (
        .datain(\dffre_int_stage[1].int_inst.data_out[7]_output_0_0 ),
        .dataout(\lut__019__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[7]_output_0_0_to_lut__020__input_0_2  (
        .datain(\dffre_int_stage[1].int_inst.data_out[7]_output_0_0 ),
        .dataout(\lut__020__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[7]_output_0_0_to_lut__183__input_0_3  (
        .datain(\dffre_int_stage[1].int_inst.data_out[7]_output_0_0 ),
        .dataout(\lut__183__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[7]_output_0_0_to_lut__185__input_0_5  (
        .datain(\dffre_int_stage[1].int_inst.data_out[7]_output_0_0 ),
        .dataout(\lut__185__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[7]_output_0_0_to_lut__192__input_0_3  (
        .datain(\dffre_int_stage[1].int_inst.data_out[7]_output_0_0 ),
        .dataout(\lut__192__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__020__output_0_0_to_dffre_int_stage[1].int_inst.data_out[8]_input_0_0  (
        .datain(\lut__020__output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[8]_output_0_0_to_lut__193__input_0_4  (
        .datain(\dffre_int_stage[1].int_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__193__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[8]_output_0_0_to_lut__032__input_0_4  (
        .datain(\dffre_int_stage[1].int_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__032__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[8]_output_0_0_to_lut__020__input_0_3  (
        .datain(\dffre_int_stage[1].int_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__020__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[8]_output_0_0_to_lut__186__input_0_0  (
        .datain(\dffre_int_stage[1].int_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__186__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[8]_output_0_0_to_lut__183__input_0_0  (
        .datain(\dffre_int_stage[1].int_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__183__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[8]_output_0_0_to_lut__194__input_0_1  (
        .datain(\dffre_int_stage[1].int_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__194__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[8]_output_0_0_to_lut__195__input_0_5  (
        .datain(\dffre_int_stage[1].int_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__195__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__021__output_0_0_to_dffre_int_stage[1].int_inst.data_out[9]_input_0_0  (
        .datain(\lut__021__output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[9]_output_0_0_to_lut__033__input_0_3  (
        .datain(\dffre_int_stage[1].int_inst.data_out[9]_output_0_0 ),
        .dataout(\lut__033__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[9]_output_0_0_to_lut__034__input_0_1  (
        .datain(\dffre_int_stage[1].int_inst.data_out[9]_output_0_0 ),
        .dataout(\lut__034__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[9]_output_0_0_to_lut__187__input_0_3  (
        .datain(\dffre_int_stage[1].int_inst.data_out[9]_output_0_0 ),
        .dataout(\lut__187__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[9]_output_0_0_to_lut__194__input_0_4  (
        .datain(\dffre_int_stage[1].int_inst.data_out[9]_output_0_0 ),
        .dataout(\lut__194__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[9]_output_0_0_to_lut__021__input_0_0  (
        .datain(\dffre_int_stage[1].int_inst.data_out[9]_output_0_0 ),
        .dataout(\lut__021__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[9]_output_0_0_to_lut__195__input_0_4  (
        .datain(\dffre_int_stage[1].int_inst.data_out[9]_output_0_0 ),
        .dataout(\lut__195__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__022__output_0_0_to_dffre_int_stage[1].int_inst.data_out[10]_input_0_0  (
        .datain(\lut__022__output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[10]_output_0_0_to_lut__034__input_0_0  (
        .datain(\dffre_int_stage[1].int_inst.data_out[10]_output_0_0 ),
        .dataout(\lut__034__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[10]_output_0_0_to_lut__022__input_0_3  (
        .datain(\dffre_int_stage[1].int_inst.data_out[10]_output_0_0 ),
        .dataout(\lut__022__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[10]_output_0_0_to_lut__023__input_0_3  (
        .datain(\dffre_int_stage[1].int_inst.data_out[10]_output_0_0 ),
        .dataout(\lut__023__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[10]_output_0_0_to_lut__194__input_0_5  (
        .datain(\dffre_int_stage[1].int_inst.data_out[10]_output_0_0 ),
        .dataout(\lut__194__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[10]_output_0_0_to_lut__195__input_0_3  (
        .datain(\dffre_int_stage[1].int_inst.data_out[10]_output_0_0 ),
        .dataout(\lut__195__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__023__output_0_0_to_dffre_int_stage[1].int_inst.data_out[11]_input_0_0  (
        .datain(\lut__023__output_0_0 ),
        .dataout(\dffre_int_stage[1].int_inst.data_out[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[11]_output_0_0_to_lut__035__input_0_1  (
        .datain(\dffre_int_stage[1].int_inst.data_out[11]_output_0_0 ),
        .dataout(\lut__035__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[11]_output_0_0_to_lut__036__input_0_1  (
        .datain(\dffre_int_stage[1].int_inst.data_out[11]_output_0_0 ),
        .dataout(\lut__036__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[1].int_inst.data_out[11]_output_0_0_to_lut__023__input_0_4  (
        .datain(\dffre_int_stage[1].int_inst.data_out[11]_output_0_0 ),
        .dataout(\lut__023__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__024__output_0_0_to_dffre_int_stage[2].int_inst.data_out[0]_input_0_0  (
        .datain(\lut__024__output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[0]_output_0_0_to_lut__024__input_0_2  (
        .datain(\dffre_int_stage[2].int_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__024__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[0]_output_0_0_to_lut__188__input_0_0  (
        .datain(\dffre_int_stage[2].int_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__188__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[0]_output_0_0_to_lut__038__input_0_0  (
        .datain(\dffre_int_stage[2].int_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__038__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[0]_output_0_0_to_lut__037__input_0_0  (
        .datain(\dffre_int_stage[2].int_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__037__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[0]_output_0_0_to_lut__131__input_0_4  (
        .datain(\dffre_int_stage[2].int_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__131__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[0]_output_0_0_to_lut__130__input_0_5  (
        .datain(\dffre_int_stage[2].int_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__130__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[0]_output_0_0_to_lut__025__input_0_1  (
        .datain(\dffre_int_stage[2].int_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__025__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__025__output_0_0_to_dffre_int_stage[2].int_inst.data_out[1]_input_0_0  (
        .datain(\lut__025__output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__025__output_0_0_to_lut__026__input_0_2  (
        .datain(\lut__025__output_0_0 ),
        .dataout(\lut__026__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[1]_output_0_0_to_lut__188__input_0_5  (
        .datain(\dffre_int_stage[2].int_inst.data_out[1]_output_0_0 ),
        .dataout(\lut__188__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[1]_output_0_0_to_lut__026__input_0_5  (
        .datain(\dffre_int_stage[2].int_inst.data_out[1]_output_0_0 ),
        .dataout(\lut__026__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[1]_output_0_0_to_lut__038__input_0_1  (
        .datain(\dffre_int_stage[2].int_inst.data_out[1]_output_0_0 ),
        .dataout(\lut__038__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[1]_output_0_0_to_lut__131__input_0_1  (
        .datain(\dffre_int_stage[2].int_inst.data_out[1]_output_0_0 ),
        .dataout(\lut__131__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[1]_output_0_0_to_lut__130__input_0_2  (
        .datain(\dffre_int_stage[2].int_inst.data_out[1]_output_0_0 ),
        .dataout(\lut__130__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[1]_output_0_0_to_lut__025__input_0_0  (
        .datain(\dffre_int_stage[2].int_inst.data_out[1]_output_0_0 ),
        .dataout(\lut__025__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__026__output_0_0_to_dffre_int_stage[2].int_inst.data_out[2]_input_0_0  (
        .datain(\lut__026__output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[2]_output_0_0_to_lut__188__input_0_2  (
        .datain(\dffre_int_stage[2].int_inst.data_out[2]_output_0_0 ),
        .dataout(\lut__188__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[2]_output_0_0_to_lut__026__input_0_1  (
        .datain(\dffre_int_stage[2].int_inst.data_out[2]_output_0_0 ),
        .dataout(\lut__026__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[2]_output_0_0_to_lut__131__input_0_5  (
        .datain(\dffre_int_stage[2].int_inst.data_out[2]_output_0_0 ),
        .dataout(\lut__131__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[2]_output_0_0_to_lut__130__input_0_1  (
        .datain(\dffre_int_stage[2].int_inst.data_out[2]_output_0_0 ),
        .dataout(\lut__130__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__027__output_0_0_to_dffre_int_stage[2].int_inst.data_out[3]_input_0_0  (
        .datain(\lut__027__output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[3]_output_0_0_to_lut__191__input_0_0  (
        .datain(\dffre_int_stage[2].int_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__191__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[3]_output_0_0_to_lut__189__input_0_1  (
        .datain(\dffre_int_stage[2].int_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__189__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[3]_output_0_0_to_lut__132__input_0_3  (
        .datain(\dffre_int_stage[2].int_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__132__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[3]_output_0_0_to_lut__133__input_0_3  (
        .datain(\dffre_int_stage[2].int_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__133__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[3]_output_0_0_to_lut__040__input_0_3  (
        .datain(\dffre_int_stage[2].int_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__040__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[3]_output_0_0_to_lut__027__input_0_4  (
        .datain(\dffre_int_stage[2].int_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__027__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[3]_output_0_0_to_lut__028__input_0_4  (
        .datain(\dffre_int_stage[2].int_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__028__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[3]_output_0_0_to_lut__041__input_0_0  (
        .datain(\dffre_int_stage[2].int_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__041__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__028__output_0_0_to_dffre_int_stage[2].int_inst.data_out[4]_input_0_0  (
        .datain(\lut__028__output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[4]_output_0_0_to_lut__191__input_0_5  (
        .datain(\dffre_int_stage[2].int_inst.data_out[4]_output_0_0 ),
        .dataout(\lut__191__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[4]_output_0_0_to_lut__189__input_0_0  (
        .datain(\dffre_int_stage[2].int_inst.data_out[4]_output_0_0 ),
        .dataout(\lut__189__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[4]_output_0_0_to_lut__132__input_0_0  (
        .datain(\dffre_int_stage[2].int_inst.data_out[4]_output_0_0 ),
        .dataout(\lut__132__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[4]_output_0_0_to_lut__133__input_0_0  (
        .datain(\dffre_int_stage[2].int_inst.data_out[4]_output_0_0 ),
        .dataout(\lut__133__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[4]_output_0_0_to_lut__028__input_0_0  (
        .datain(\dffre_int_stage[2].int_inst.data_out[4]_output_0_0 ),
        .dataout(\lut__028__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[4]_output_0_0_to_lut__041__input_0_2  (
        .datain(\dffre_int_stage[2].int_inst.data_out[4]_output_0_0 ),
        .dataout(\lut__041__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__029__output_0_0_to_dffre_int_stage[2].int_inst.data_out[5]_input_0_0  (
        .datain(\lut__029__output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[5]_output_0_0_to_lut__190__input_0_4  (
        .datain(\dffre_int_stage[2].int_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__190__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[5]_output_0_0_to_lut__029__input_0_0  (
        .datain(\dffre_int_stage[2].int_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__029__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[5]_output_0_0_to_lut__030__input_0_4  (
        .datain(\dffre_int_stage[2].int_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__030__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[5]_output_0_0_to_lut__136__input_0_0  (
        .datain(\dffre_int_stage[2].int_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__136__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[5]_output_0_0_to_lut__042__input_0_2  (
        .datain(\dffre_int_stage[2].int_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__042__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[5]_output_0_0_to_lut__135__input_0_1  (
        .datain(\dffre_int_stage[2].int_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__135__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[5]_output_0_0_to_lut__134__input_0_4  (
        .datain(\dffre_int_stage[2].int_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__134__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[5]_output_0_0_to_lut__192__input_0_4  (
        .datain(\dffre_int_stage[2].int_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__192__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__030__output_0_0_to_dffre_int_stage[2].int_inst.data_out[6]_input_0_0  (
        .datain(\lut__030__output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__030__output_0_0_to_lut__031__input_0_4  (
        .datain(\lut__030__output_0_0 ),
        .dataout(\lut__031__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[6]_output_0_0_to_lut__190__input_0_3  (
        .datain(\dffre_int_stage[2].int_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__190__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[6]_output_0_0_to_lut__030__input_0_5  (
        .datain(\dffre_int_stage[2].int_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__030__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[6]_output_0_0_to_lut__031__input_0_1  (
        .datain(\dffre_int_stage[2].int_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__031__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[6]_output_0_0_to_lut__044__input_0_2  (
        .datain(\dffre_int_stage[2].int_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__044__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[6]_output_0_0_to_lut__136__input_0_4  (
        .datain(\dffre_int_stage[2].int_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__136__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[6]_output_0_0_to_lut__135__input_0_2  (
        .datain(\dffre_int_stage[2].int_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__135__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[6]_output_0_0_to_lut__043__input_0_4  (
        .datain(\dffre_int_stage[2].int_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__043__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[6]_output_0_0_to_lut__192__input_0_1  (
        .datain(\dffre_int_stage[2].int_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__192__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__031__output_0_0_to_dffre_int_stage[2].int_inst.data_out[7]_input_0_0  (
        .datain(\lut__031__output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[7]_output_0_0_to_lut__190__input_0_1  (
        .datain(\dffre_int_stage[2].int_inst.data_out[7]_output_0_0 ),
        .dataout(\lut__190__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[7]_output_0_0_to_lut__031__input_0_5  (
        .datain(\dffre_int_stage[2].int_inst.data_out[7]_output_0_0 ),
        .dataout(\lut__031__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[7]_output_0_0_to_lut__044__input_0_5  (
        .datain(\dffre_int_stage[2].int_inst.data_out[7]_output_0_0 ),
        .dataout(\lut__044__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[7]_output_0_0_to_lut__136__input_0_5  (
        .datain(\dffre_int_stage[2].int_inst.data_out[7]_output_0_0 ),
        .dataout(\lut__136__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[7]_output_0_0_to_lut__135__input_0_4  (
        .datain(\dffre_int_stage[2].int_inst.data_out[7]_output_0_0 ),
        .dataout(\lut__135__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[7]_output_0_0_to_lut__192__input_0_5  (
        .datain(\dffre_int_stage[2].int_inst.data_out[7]_output_0_0 ),
        .dataout(\lut__192__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__032__output_0_0_to_dffre_int_stage[2].int_inst.data_out[8]_input_0_0  (
        .datain(\lut__032__output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[8]_output_0_0_to_lut__193__input_0_0  (
        .datain(\dffre_int_stage[2].int_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__193__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[8]_output_0_0_to_lut__032__input_0_0  (
        .datain(\dffre_int_stage[2].int_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__032__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[8]_output_0_0_to_lut__045__input_0_3  (
        .datain(\dffre_int_stage[2].int_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__045__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[8]_output_0_0_to_lut__046__input_0_3  (
        .datain(\dffre_int_stage[2].int_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__046__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[8]_output_0_0_to_lut__140__input_0_5  (
        .datain(\dffre_int_stage[2].int_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__140__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[8]_output_0_0_to_lut__139__input_0_1  (
        .datain(\dffre_int_stage[2].int_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__139__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[8]_output_0_0_to_lut__138__input_0_1  (
        .datain(\dffre_int_stage[2].int_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__138__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[8]_output_0_0_to_lut__141__input_0_1  (
        .datain(\dffre_int_stage[2].int_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__141__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[8]_output_0_0_to_lut__194__input_0_2  (
        .datain(\dffre_int_stage[2].int_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__194__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[8]_output_0_0_to_lut__195__input_0_2  (
        .datain(\dffre_int_stage[2].int_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__195__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__033__output_0_0_to_dffre_int_stage[2].int_inst.data_out[9]_input_0_0  (
        .datain(\lut__033__output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[9]_output_0_0_to_lut__033__input_0_1  (
        .datain(\dffre_int_stage[2].int_inst.data_out[9]_output_0_0 ),
        .dataout(\lut__033__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[9]_output_0_0_to_lut__034__input_0_5  (
        .datain(\dffre_int_stage[2].int_inst.data_out[9]_output_0_0 ),
        .dataout(\lut__034__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[9]_output_0_0_to_lut__046__input_0_0  (
        .datain(\dffre_int_stage[2].int_inst.data_out[9]_output_0_0 ),
        .dataout(\lut__046__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[9]_output_0_0_to_lut__140__input_0_4  (
        .datain(\dffre_int_stage[2].int_inst.data_out[9]_output_0_0 ),
        .dataout(\lut__140__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[9]_output_0_0_to_lut__139__input_0_4  (
        .datain(\dffre_int_stage[2].int_inst.data_out[9]_output_0_0 ),
        .dataout(\lut__139__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[9]_output_0_0_to_lut__138__input_0_4  (
        .datain(\dffre_int_stage[2].int_inst.data_out[9]_output_0_0 ),
        .dataout(\lut__138__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[9]_output_0_0_to_lut__141__input_0_4  (
        .datain(\dffre_int_stage[2].int_inst.data_out[9]_output_0_0 ),
        .dataout(\lut__141__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[9]_output_0_0_to_lut__194__input_0_3  (
        .datain(\dffre_int_stage[2].int_inst.data_out[9]_output_0_0 ),
        .dataout(\lut__194__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[9]_output_0_0_to_lut__195__input_0_1  (
        .datain(\dffre_int_stage[2].int_inst.data_out[9]_output_0_0 ),
        .dataout(\lut__195__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__034__output_0_0_to_dffre_int_stage[2].int_inst.data_out[10]_input_0_0  (
        .datain(\lut__034__output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[10]_output_0_0_to_lut__034__input_0_4  (
        .datain(\dffre_int_stage[2].int_inst.data_out[10]_output_0_0 ),
        .dataout(\lut__034__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[10]_output_0_0_to_lut__047__input_0_0  (
        .datain(\dffre_int_stage[2].int_inst.data_out[10]_output_0_0 ),
        .dataout(\lut__047__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[10]_output_0_0_to_lut__140__input_0_1  (
        .datain(\dffre_int_stage[2].int_inst.data_out[10]_output_0_0 ),
        .dataout(\lut__140__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[10]_output_0_0_to_lut__141__input_0_5  (
        .datain(\dffre_int_stage[2].int_inst.data_out[10]_output_0_0 ),
        .dataout(\lut__141__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[10]_output_0_0_to_lut__194__input_0_0  (
        .datain(\dffre_int_stage[2].int_inst.data_out[10]_output_0_0 ),
        .dataout(\lut__194__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[10]_output_0_0_to_lut__195__input_0_0  (
        .datain(\dffre_int_stage[2].int_inst.data_out[10]_output_0_0 ),
        .dataout(\lut__195__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__035__output_0_0_to_dffre_int_stage[2].int_inst.data_out[11]_input_0_0  (
        .datain(\lut__035__output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[11]_output_0_0_to_lut__035__input_0_3  (
        .datain(\dffre_int_stage[2].int_inst.data_out[11]_output_0_0 ),
        .dataout(\lut__035__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[11]_output_0_0_to_lut__036__input_0_3  (
        .datain(\dffre_int_stage[2].int_inst.data_out[11]_output_0_0 ),
        .dataout(\lut__036__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[11]_output_0_0_to_lut__142__input_0_2  (
        .datain(\dffre_int_stage[2].int_inst.data_out[11]_output_0_0 ),
        .dataout(\lut__142__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[11]_output_0_0_to_lut__048__input_0_0  (
        .datain(\dffre_int_stage[2].int_inst.data_out[11]_output_0_0 ),
        .dataout(\lut__048__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__036__output_0_0_to_dffre_int_stage[2].int_inst.data_out[12]_input_0_0  (
        .datain(\lut__036__output_0_0 ),
        .dataout(\dffre_int_stage[2].int_inst.data_out[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[12]_output_0_0_to_lut__036__input_0_2  (
        .datain(\dffre_int_stage[2].int_inst.data_out[12]_output_0_0 ),
        .dataout(\lut__036__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[12]_output_0_0_to_lut__050__input_0_4  (
        .datain(\dffre_int_stage[2].int_inst.data_out[12]_output_0_0 ),
        .dataout(\lut__050__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_int_stage[2].int_inst.data_out[12]_output_0_0_to_lut__049__input_0_4  (
        .datain(\dffre_int_stage[2].int_inst.data_out[12]_output_0_0 ),
        .dataout(\lut__049__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__037__output_0_0_to_dffre_data_out[0]_input_0_0  (
        .datain(\lut__037__output_0_0 ),
        .dataout(\dffre_data_out[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__038__output_0_0_to_dffre_data_out[1]_input_0_0  (
        .datain(\lut__038__output_0_0 ),
        .dataout(\dffre_data_out[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__039__output_0_0_to_dffre_data_out[2]_input_0_0  (
        .datain(\lut__039__output_0_0 ),
        .dataout(\dffre_data_out[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__040__output_0_0_to_dffre_data_out[3]_input_0_0  (
        .datain(\lut__040__output_0_0 ),
        .dataout(\dffre_data_out[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__041__output_0_0_to_dffre_data_out[4]_input_0_0  (
        .datain(\lut__041__output_0_0 ),
        .dataout(\dffre_data_out[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__042__output_0_0_to_dffre_data_out[5]_input_0_0  (
        .datain(\lut__042__output_0_0 ),
        .dataout(\dffre_data_out[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__043__output_0_0_to_dffre_data_out[6]_input_0_0  (
        .datain(\lut__043__output_0_0 ),
        .dataout(\dffre_data_out[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__044__output_0_0_to_dffre_data_out[7]_input_0_0  (
        .datain(\lut__044__output_0_0 ),
        .dataout(\dffre_data_out[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__045__output_0_0_to_dffre_data_out[8]_input_0_0  (
        .datain(\lut__045__output_0_0 ),
        .dataout(\dffre_data_out[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__046__output_0_0_to_dffre_data_out[9]_input_0_0  (
        .datain(\lut__046__output_0_0 ),
        .dataout(\dffre_data_out[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__047__output_0_0_to_dffre_data_out[10]_input_0_0  (
        .datain(\lut__047__output_0_0 ),
        .dataout(\dffre_data_out[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__048__output_0_0_to_dffre_data_out[11]_input_0_0  (
        .datain(\lut__048__output_0_0 ),
        .dataout(\dffre_data_out[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__049__output_0_0_to_dffre_data_out[12]_input_0_0  (
        .datain(\lut__049__output_0_0 ),
        .dataout(\dffre_data_out[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__050__output_0_0_to_dffre_data_out[13]_input_0_0  (
        .datain(\lut__050__output_0_0 ),
        .dataout(\dffre_data_out[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__051__output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[0]_input_0_0  (
        .datain(\lut__051__output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[8]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][4]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[9]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[10]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[4]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][3]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[3]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[9]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][5]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[10]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[3]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][4]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[4]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[7]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][2]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[8]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[9]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][0]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[2]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[0]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[0].comb_inst.data_reg[0][0]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_reg[0][0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[0].comb_inst.data_reg[0][4]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_reg[0][4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[0].comb_inst.data_reg[0][1]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_reg[0][1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[0].comb_inst.data_reg[0][2]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_reg[0][2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[8]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[7]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[5]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[0].comb_inst.data_reg[0][3]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_reg[0][3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[6]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][5]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][6]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][7]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][6]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][7]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][8]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[6]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[8]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[7]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[5]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][0]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[0]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[2]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][0]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][3]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][2]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][1]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[1]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[4]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][1]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[0]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[7]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][6]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[6]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[6]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][3]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[2]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][1]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[1]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][4]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[3]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[4]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[1]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][10]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][9]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][9]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][8]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][5]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[5]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[5]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][8]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][7]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[3]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[2]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[0]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[1]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[0].comb_inst.data_reg[0][6]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_reg[0][6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[0].comb_inst.data_reg[0][5]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_reg[0][5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][2]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut__000__output_0_0_to_dffre_comb_stage[0].comb_inst.data_reg[0][7]_input_2_0  (
        .datain(\lut__000__output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_reg[0][7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_out[0]_output_0_0_to_lut__148__input_0_5  (
        .datain(\dffre_comb_stage[0].comb_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__148__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_out[0]_output_0_0_to_lut__078__input_0_1  (
        .datain(\dffre_comb_stage[0].comb_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__078__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_out[0]_output_0_0_to_lut__068__input_0_1  (
        .datain(\dffre_comb_stage[0].comb_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__068__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_out[0]_output_0_0_to_lut__147__input_0_4  (
        .datain(\dffre_comb_stage[0].comb_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__147__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_out[0]_output_0_0_to_lut__069__input_0_0  (
        .datain(\dffre_comb_stage[0].comb_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__069__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__052__output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[1]_input_0_0  (
        .datain(\lut__052__output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_out[1]_output_0_0_to_lut__148__input_0_3  (
        .datain(\dffre_comb_stage[0].comb_inst.data_out[1]_output_0_0 ),
        .dataout(\lut__148__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_out[1]_output_0_0_to_lut__079__input_0_3  (
        .datain(\dffre_comb_stage[0].comb_inst.data_out[1]_output_0_0 ),
        .dataout(\lut__079__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_out[1]_output_0_0_to_lut__147__input_0_3  (
        .datain(\dffre_comb_stage[0].comb_inst.data_out[1]_output_0_0 ),
        .dataout(\lut__147__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_out[1]_output_0_0_to_lut__069__input_0_1  (
        .datain(\dffre_comb_stage[0].comb_inst.data_out[1]_output_0_0 ),
        .dataout(\lut__069__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__053__output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[2]_input_0_0  (
        .datain(\lut__053__output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_out[2]_output_0_0_to_lut__080__input_0_0  (
        .datain(\dffre_comb_stage[0].comb_inst.data_out[2]_output_0_0 ),
        .dataout(\lut__080__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_out[2]_output_0_0_to_lut__148__input_0_0  (
        .datain(\dffre_comb_stage[0].comb_inst.data_out[2]_output_0_0 ),
        .dataout(\lut__148__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_out[2]_output_0_0_to_lut__147__input_0_5  (
        .datain(\dffre_comb_stage[0].comb_inst.data_out[2]_output_0_0 ),
        .dataout(\lut__147__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__054__output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[3]_input_0_0  (
        .datain(\lut__054__output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_out[3]_output_0_0_to_lut__072__input_0_1  (
        .datain(\dffre_comb_stage[0].comb_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__072__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_out[3]_output_0_0_to_lut__071__input_0_2  (
        .datain(\dffre_comb_stage[0].comb_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__071__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_out[3]_output_0_0_to_lut__149__input_0_3  (
        .datain(\dffre_comb_stage[0].comb_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__149__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_out[3]_output_0_0_to_lut__081__input_0_2  (
        .datain(\dffre_comb_stage[0].comb_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__081__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__055__output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[4]_input_0_0  (
        .datain(\lut__055__output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_out[4]_output_0_0_to_lut__072__input_0_0  (
        .datain(\dffre_comb_stage[0].comb_inst.data_out[4]_output_0_0 ),
        .dataout(\lut__072__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_out[4]_output_0_0_to_lut__149__input_0_4  (
        .datain(\dffre_comb_stage[0].comb_inst.data_out[4]_output_0_0 ),
        .dataout(\lut__149__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_out[4]_output_0_0_to_lut__082__input_0_2  (
        .datain(\dffre_comb_stage[0].comb_inst.data_out[4]_output_0_0 ),
        .dataout(\lut__082__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__056__output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[5]_input_0_0  (
        .datain(\lut__056__output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_out[5]_output_0_0_to_lut__150__input_0_3  (
        .datain(\dffre_comb_stage[0].comb_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__150__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_out[5]_output_0_0_to_lut__083__input_0_2  (
        .datain(\dffre_comb_stage[0].comb_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__083__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_out[5]_output_0_0_to_lut__074__input_0_1  (
        .datain(\dffre_comb_stage[0].comb_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__074__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_out[5]_output_0_0_to_lut__073__input_0_1  (
        .datain(\dffre_comb_stage[0].comb_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__073__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__057__output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[6]_input_0_0  (
        .datain(\lut__057__output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_out[6]_output_0_0_to_lut__150__input_0_2  (
        .datain(\dffre_comb_stage[0].comb_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__150__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_out[6]_output_0_0_to_lut__084__input_0_4  (
        .datain(\dffre_comb_stage[0].comb_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__084__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_out[6]_output_0_0_to_lut__074__input_0_4  (
        .datain(\dffre_comb_stage[0].comb_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__074__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__058__output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[7]_input_0_0  (
        .datain(\lut__058__output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_out[7]_output_0_0_to_lut__075__input_0_2  (
        .datain(\dffre_comb_stage[0].comb_inst.data_out[7]_output_0_0 ),
        .dataout(\lut__075__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_out[7]_output_0_0_to_lut__076__input_0_4  (
        .datain(\dffre_comb_stage[0].comb_inst.data_out[7]_output_0_0 ),
        .dataout(\lut__076__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_out[7]_output_0_0_to_lut__077__input_0_0  (
        .datain(\dffre_comb_stage[0].comb_inst.data_out[7]_output_0_0 ),
        .dataout(\lut__077__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_out[7]_output_0_0_to_lut__085__input_0_1  (
        .datain(\dffre_comb_stage[0].comb_inst.data_out[7]_output_0_0 ),
        .dataout(\lut__085__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__059__output_0_0_to_dffre_comb_stage[0].comb_inst.data_out[8]_input_0_0  (
        .datain(\lut__059__output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_out[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_out[8]_output_0_0_to_lut__076__input_0_5  (
        .datain(\dffre_comb_stage[0].comb_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__076__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_out[8]_output_0_0_to_lut__077__input_0_5  (
        .datain(\dffre_comb_stage[0].comb_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__077__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_out[8]_output_0_0_to_lut__086__input_0_3  (
        .datain(\dffre_comb_stage[0].comb_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__086__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__060__output_0_0_to_dffre_comb_stage[0].comb_inst.data_reg[0][0]_input_0_0  (
        .datain(\lut__060__output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_reg[0][0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_reg[0][0]_output_0_0_to_lut__051__input_0_4  (
        .datain(\dffre_comb_stage[0].comb_inst.data_reg[0][0]_output_0_0 ),
        .dataout(\lut__051__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_reg[0][0]_output_0_0_to_lut__144__input_0_0  (
        .datain(\dffre_comb_stage[0].comb_inst.data_reg[0][0]_output_0_0 ),
        .dataout(\lut__144__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_reg[0][0]_output_0_0_to_lut__052__input_0_3  (
        .datain(\dffre_comb_stage[0].comb_inst.data_reg[0][0]_output_0_0 ),
        .dataout(\lut__052__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_reg[0][0]_output_0_0_to_lut__143__input_0_5  (
        .datain(\dffre_comb_stage[0].comb_inst.data_reg[0][0]_output_0_0 ),
        .dataout(\lut__143__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__061__output_0_0_to_dffre_comb_stage[0].comb_inst.data_reg[0][1]_input_0_0  (
        .datain(\lut__061__output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_reg[0][1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_reg[0][1]_output_0_0_to_lut__144__input_0_5  (
        .datain(\dffre_comb_stage[0].comb_inst.data_reg[0][1]_output_0_0 ),
        .dataout(\lut__144__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_reg[0][1]_output_0_0_to_lut__052__input_0_4  (
        .datain(\dffre_comb_stage[0].comb_inst.data_reg[0][1]_output_0_0 ),
        .dataout(\lut__052__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_reg[0][1]_output_0_0_to_lut__143__input_0_0  (
        .datain(\dffre_comb_stage[0].comb_inst.data_reg[0][1]_output_0_0 ),
        .dataout(\lut__143__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__062__output_0_0_to_dffre_comb_stage[0].comb_inst.data_reg[0][2]_input_0_0  (
        .datain(\lut__062__output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_reg[0][2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_reg[0][2]_output_0_0_to_lut__144__input_0_2  (
        .datain(\dffre_comb_stage[0].comb_inst.data_reg[0][2]_output_0_0 ),
        .dataout(\lut__144__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_reg[0][2]_output_0_0_to_lut__143__input_0_1  (
        .datain(\dffre_comb_stage[0].comb_inst.data_reg[0][2]_output_0_0 ),
        .dataout(\lut__143__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__063__output_0_0_to_dffre_comb_stage[0].comb_inst.data_reg[0][3]_input_0_0  (
        .datain(\lut__063__output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_reg[0][3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_reg[0][3]_output_0_0_to_lut__145__input_0_3  (
        .datain(\dffre_comb_stage[0].comb_inst.data_reg[0][3]_output_0_0 ),
        .dataout(\lut__145__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_reg[0][3]_output_0_0_to_lut__054__input_0_3  (
        .datain(\dffre_comb_stage[0].comb_inst.data_reg[0][3]_output_0_0 ),
        .dataout(\lut__054__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_reg[0][3]_output_0_0_to_lut__055__input_0_0  (
        .datain(\dffre_comb_stage[0].comb_inst.data_reg[0][3]_output_0_0 ),
        .dataout(\lut__055__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__064__output_0_0_to_dffre_comb_stage[0].comb_inst.data_reg[0][4]_input_0_0  (
        .datain(\lut__064__output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_reg[0][4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_reg[0][4]_output_0_0_to_lut__145__input_0_0  (
        .datain(\dffre_comb_stage[0].comb_inst.data_reg[0][4]_output_0_0 ),
        .dataout(\lut__145__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_reg[0][4]_output_0_0_to_lut__055__input_0_2  (
        .datain(\dffre_comb_stage[0].comb_inst.data_reg[0][4]_output_0_0 ),
        .dataout(\lut__055__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__065__output_0_0_to_dffre_comb_stage[0].comb_inst.data_reg[0][5]_input_0_0  (
        .datain(\lut__065__output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_reg[0][5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_reg[0][5]_output_0_0_to_lut__146__input_0_4  (
        .datain(\dffre_comb_stage[0].comb_inst.data_reg[0][5]_output_0_0 ),
        .dataout(\lut__146__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_reg[0][5]_output_0_0_to_lut__056__input_0_4  (
        .datain(\dffre_comb_stage[0].comb_inst.data_reg[0][5]_output_0_0 ),
        .dataout(\lut__056__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_reg[0][5]_output_0_0_to_lut__057__input_0_2  (
        .datain(\dffre_comb_stage[0].comb_inst.data_reg[0][5]_output_0_0 ),
        .dataout(\lut__057__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__066__output_0_0_to_dffre_comb_stage[0].comb_inst.data_reg[0][6]_input_0_0  (
        .datain(\lut__066__output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_reg[0][6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_reg[0][6]_output_0_0_to_lut__059__input_0_0  (
        .datain(\dffre_comb_stage[0].comb_inst.data_reg[0][6]_output_0_0 ),
        .dataout(\lut__059__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_reg[0][6]_output_0_0_to_lut__058__input_0_4  (
        .datain(\dffre_comb_stage[0].comb_inst.data_reg[0][6]_output_0_0 ),
        .dataout(\lut__058__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_reg[0][6]_output_0_0_to_lut__057__input_0_4  (
        .datain(\dffre_comb_stage[0].comb_inst.data_reg[0][6]_output_0_0 ),
        .dataout(\lut__057__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__067__output_0_0_to_dffre_comb_stage[0].comb_inst.data_reg[0][7]_input_0_0  (
        .datain(\lut__067__output_0_0 ),
        .dataout(\dffre_comb_stage[0].comb_inst.data_reg[0][7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_reg[0][7]_output_0_0_to_lut__059__input_0_3  (
        .datain(\dffre_comb_stage[0].comb_inst.data_reg[0][7]_output_0_0 ),
        .dataout(\lut__059__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[0].comb_inst.data_reg[0][7]_output_0_0_to_lut__058__input_0_5  (
        .datain(\dffre_comb_stage[0].comb_inst.data_reg[0][7]_output_0_0 ),
        .dataout(\lut__058__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__068__output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[0]_input_0_0  (
        .datain(\lut__068__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[0]_output_0_0_to_lut__098__input_0_1  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__098__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[0]_output_0_0_to_lut__087__input_0_1  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__087__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[0]_output_0_0_to_lut__088__input_0_1  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__088__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[0]_output_0_0_to_lut__152__input_0_1  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__152__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[0]_output_0_0_to_lut__151__input_0_5  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__151__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__069__output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[1]_input_0_0  (
        .datain(\lut__069__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[1]_output_0_0_to_lut__099__input_0_2  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[1]_output_0_0 ),
        .dataout(\lut__099__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[1]_output_0_0_to_lut__088__input_0_2  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[1]_output_0_0 ),
        .dataout(\lut__088__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[1]_output_0_0_to_lut__152__input_0_2  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[1]_output_0_0 ),
        .dataout(\lut__152__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[1]_output_0_0_to_lut__151__input_0_2  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[1]_output_0_0 ),
        .dataout(\lut__151__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__070__output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[2]_input_0_0  (
        .datain(\lut__070__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[2]_output_0_0_to_lut__152__input_0_4  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[2]_output_0_0 ),
        .dataout(\lut__152__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[2]_output_0_0_to_lut__151__input_0_4  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[2]_output_0_0 ),
        .dataout(\lut__151__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[2]_output_0_0_to_lut__100__input_0_0  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[2]_output_0_0 ),
        .dataout(\lut__100__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__071__output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[3]_input_0_0  (
        .datain(\lut__071__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[3]_output_0_0_to_lut__154__input_0_0  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__154__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[3]_output_0_0_to_lut__153__input_0_0  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__153__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[3]_output_0_0_to_lut__101__input_0_0  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__101__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[3]_output_0_0_to_lut__090__input_0_4  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__090__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[3]_output_0_0_to_lut__091__input_0_2  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__091__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__072__output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[4]_input_0_0  (
        .datain(\lut__072__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[4]_output_0_0_to_lut__154__input_0_4  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[4]_output_0_0 ),
        .dataout(\lut__154__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[4]_output_0_0_to_lut__153__input_0_4  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[4]_output_0_0 ),
        .dataout(\lut__153__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[4]_output_0_0_to_lut__102__input_0_0  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[4]_output_0_0 ),
        .dataout(\lut__102__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[4]_output_0_0_to_lut__091__input_0_0  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[4]_output_0_0 ),
        .dataout(\lut__091__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__073__output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[5]_input_0_0  (
        .datain(\lut__073__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[5]_output_0_0_to_lut__155__input_0_0  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__155__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[5]_output_0_0_to_lut__103__input_0_0  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__103__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[5]_output_0_0_to_lut__092__input_0_4  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__092__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__074__output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[6]_input_0_0  (
        .datain(\lut__074__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[6]_output_0_0_to_lut__156__input_0_3  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__156__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[6]_output_0_0_to_lut__104__input_0_1  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__104__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[6]_output_0_0_to_lut__094__input_0_3  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__094__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[6]_output_0_0_to_lut__093__input_0_0  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__093__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__075__output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[7]_input_0_0  (
        .datain(\lut__075__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[7]_output_0_0_to_lut__156__input_0_2  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[7]_output_0_0 ),
        .dataout(\lut__156__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[7]_output_0_0_to_lut__105__input_0_2  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[7]_output_0_0 ),
        .dataout(\lut__105__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[7]_output_0_0_to_lut__094__input_0_2  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[7]_output_0_0 ),
        .dataout(\lut__094__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__076__output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[8]_input_0_0  (
        .datain(\lut__076__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[8]_output_0_0_to_lut__095__input_0_4  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__095__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[8]_output_0_0_to_lut__096__input_0_0  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__096__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[8]_output_0_0_to_lut__097__input_0_1  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__097__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[8]_output_0_0_to_lut__106__input_0_1  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__106__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__077__output_0_0_to_dffre_comb_stage[1].comb_inst.data_out[9]_input_0_0  (
        .datain(\lut__077__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_out[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[9]_output_0_0_to_lut__096__input_0_5  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[9]_output_0_0 ),
        .dataout(\lut__096__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[9]_output_0_0_to_lut__097__input_0_5  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[9]_output_0_0 ),
        .dataout(\lut__097__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_out[9]_output_0_0_to_lut__107__input_0_4  (
        .datain(\dffre_comb_stage[1].comb_inst.data_out[9]_output_0_0 ),
        .dataout(\lut__107__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__078__output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][0]_input_0_0  (
        .datain(\lut__078__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_reg[0][0]_output_0_0_to_lut__148__input_0_1  (
        .datain(\dffre_comb_stage[1].comb_inst.data_reg[0][0]_output_0_0 ),
        .dataout(\lut__148__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_reg[0][0]_output_0_0_to_lut__068__input_0_2  (
        .datain(\dffre_comb_stage[1].comb_inst.data_reg[0][0]_output_0_0 ),
        .dataout(\lut__068__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_reg[0][0]_output_0_0_to_lut__147__input_0_1  (
        .datain(\dffre_comb_stage[1].comb_inst.data_reg[0][0]_output_0_0 ),
        .dataout(\lut__147__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_reg[0][0]_output_0_0_to_lut__069__input_0_3  (
        .datain(\dffre_comb_stage[1].comb_inst.data_reg[0][0]_output_0_0 ),
        .dataout(\lut__069__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__079__output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][1]_input_0_0  (
        .datain(\lut__079__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_reg[0][1]_output_0_0_to_lut__148__input_0_4  (
        .datain(\dffre_comb_stage[1].comb_inst.data_reg[0][1]_output_0_0 ),
        .dataout(\lut__148__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_reg[0][1]_output_0_0_to_lut__147__input_0_2  (
        .datain(\dffre_comb_stage[1].comb_inst.data_reg[0][1]_output_0_0 ),
        .dataout(\lut__147__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_reg[0][1]_output_0_0_to_lut__069__input_0_2  (
        .datain(\dffre_comb_stage[1].comb_inst.data_reg[0][1]_output_0_0 ),
        .dataout(\lut__069__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__080__output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][2]_input_0_0  (
        .datain(\lut__080__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_reg[0][2]_output_0_0_to_lut__148__input_0_2  (
        .datain(\dffre_comb_stage[1].comb_inst.data_reg[0][2]_output_0_0 ),
        .dataout(\lut__148__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_reg[0][2]_output_0_0_to_lut__147__input_0_0  (
        .datain(\dffre_comb_stage[1].comb_inst.data_reg[0][2]_output_0_0 ),
        .dataout(\lut__147__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__081__output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][3]_input_0_0  (
        .datain(\lut__081__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_reg[0][3]_output_0_0_to_lut__072__input_0_4  (
        .datain(\dffre_comb_stage[1].comb_inst.data_reg[0][3]_output_0_0 ),
        .dataout(\lut__072__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_reg[0][3]_output_0_0_to_lut__071__input_0_4  (
        .datain(\dffre_comb_stage[1].comb_inst.data_reg[0][3]_output_0_0 ),
        .dataout(\lut__071__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_reg[0][3]_output_0_0_to_lut__149__input_0_1  (
        .datain(\dffre_comb_stage[1].comb_inst.data_reg[0][3]_output_0_0 ),
        .dataout(\lut__149__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__082__output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][4]_input_0_0  (
        .datain(\lut__082__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_reg[0][4]_output_0_0_to_lut__072__input_0_2  (
        .datain(\dffre_comb_stage[1].comb_inst.data_reg[0][4]_output_0_0 ),
        .dataout(\lut__072__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_reg[0][4]_output_0_0_to_lut__149__input_0_2  (
        .datain(\dffre_comb_stage[1].comb_inst.data_reg[0][4]_output_0_0 ),
        .dataout(\lut__149__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__083__output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][5]_input_0_0  (
        .datain(\lut__083__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_reg[0][5]_output_0_0_to_lut__150__input_0_0  (
        .datain(\dffre_comb_stage[1].comb_inst.data_reg[0][5]_output_0_0 ),
        .dataout(\lut__150__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_reg[0][5]_output_0_0_to_lut__074__input_0_5  (
        .datain(\dffre_comb_stage[1].comb_inst.data_reg[0][5]_output_0_0 ),
        .dataout(\lut__074__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_reg[0][5]_output_0_0_to_lut__073__input_0_4  (
        .datain(\dffre_comb_stage[1].comb_inst.data_reg[0][5]_output_0_0 ),
        .dataout(\lut__073__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__084__output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][6]_input_0_0  (
        .datain(\lut__084__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_reg[0][6]_output_0_0_to_lut__150__input_0_1  (
        .datain(\dffre_comb_stage[1].comb_inst.data_reg[0][6]_output_0_0 ),
        .dataout(\lut__150__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_reg[0][6]_output_0_0_to_lut__074__input_0_2  (
        .datain(\dffre_comb_stage[1].comb_inst.data_reg[0][6]_output_0_0 ),
        .dataout(\lut__074__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__085__output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][7]_input_0_0  (
        .datain(\lut__085__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_reg[0][7]_output_0_0_to_lut__075__input_0_3  (
        .datain(\dffre_comb_stage[1].comb_inst.data_reg[0][7]_output_0_0 ),
        .dataout(\lut__075__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_reg[0][7]_output_0_0_to_lut__076__input_0_0  (
        .datain(\dffre_comb_stage[1].comb_inst.data_reg[0][7]_output_0_0 ),
        .dataout(\lut__076__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_reg[0][7]_output_0_0_to_lut__077__input_0_1  (
        .datain(\dffre_comb_stage[1].comb_inst.data_reg[0][7]_output_0_0 ),
        .dataout(\lut__077__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__086__output_0_0_to_dffre_comb_stage[1].comb_inst.data_reg[0][8]_input_0_0  (
        .datain(\lut__086__output_0_0 ),
        .dataout(\dffre_comb_stage[1].comb_inst.data_reg[0][8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_reg[0][8]_output_0_0_to_lut__076__input_0_1  (
        .datain(\dffre_comb_stage[1].comb_inst.data_reg[0][8]_output_0_0 ),
        .dataout(\lut__076__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[1].comb_inst.data_reg[0][8]_output_0_0_to_lut__077__input_0_2  (
        .datain(\dffre_comb_stage[1].comb_inst.data_reg[0][8]_output_0_0 ),
        .dataout(\lut__077__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__087__output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[0]_input_0_0  (
        .datain(\lut__087__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[0]_output_0_0_to_lut__119__input_0_2  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__119__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[0]_output_0_0_to_lut__157__input_0_4  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__157__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[0]_output_0_0_to_lut__108__input_0_0  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__108__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[0]_output_0_0_to_lut__109__input_0_0  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__109__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[0]_output_0_0_to_lut__159__input_0_0  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__159__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__088__output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[1]_input_0_0  (
        .datain(\lut__088__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[1]_output_0_0_to_lut__157__input_0_5  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[1]_output_0_0 ),
        .dataout(\lut__157__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[1]_output_0_0_to_lut__120__input_0_3  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[1]_output_0_0 ),
        .dataout(\lut__120__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[1]_output_0_0_to_lut__109__input_0_2  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[1]_output_0_0 ),
        .dataout(\lut__109__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[1]_output_0_0_to_lut__159__input_0_3  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[1]_output_0_0 ),
        .dataout(\lut__159__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__089__output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[2]_input_0_0  (
        .datain(\lut__089__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[2]_output_0_0_to_lut__121__input_0_0  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[2]_output_0_0 ),
        .dataout(\lut__121__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[2]_output_0_0_to_lut__157__input_0_0  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[2]_output_0_0 ),
        .dataout(\lut__157__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[2]_output_0_0_to_lut__159__input_0_4  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[2]_output_0_0 ),
        .dataout(\lut__159__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__090__output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[3]_input_0_0  (
        .datain(\lut__090__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[3]_output_0_0_to_lut__161__input_0_1  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__161__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[3]_output_0_0_to_lut__160__input_0_2  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__160__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[3]_output_0_0_to_lut__122__input_0_3  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__122__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[3]_output_0_0_to_lut__112__input_0_3  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__112__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[3]_output_0_0_to_lut__158__input_0_4  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__158__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[3]_output_0_0_to_lut__111__input_0_4  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__111__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__091__output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[4]_input_0_0  (
        .datain(\lut__091__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[4]_output_0_0_to_lut__161__input_0_0  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[4]_output_0_0 ),
        .dataout(\lut__161__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[4]_output_0_0_to_lut__160__input_0_3  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[4]_output_0_0 ),
        .dataout(\lut__160__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[4]_output_0_0_to_lut__123__input_0_0  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[4]_output_0_0 ),
        .dataout(\lut__123__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[4]_output_0_0_to_lut__112__input_0_1  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[4]_output_0_0 ),
        .dataout(\lut__112__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[4]_output_0_0_to_lut__158__input_0_1  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[4]_output_0_0 ),
        .dataout(\lut__158__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__092__output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[5]_input_0_0  (
        .datain(\lut__092__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[5]_output_0_0_to_lut__124__input_0_1  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__124__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[5]_output_0_0_to_lut__161__input_0_2  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__161__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[5]_output_0_0_to_lut__160__input_0_1  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__160__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[5]_output_0_0_to_lut__113__input_0_4  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__113__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__093__output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[6]_input_0_0  (
        .datain(\lut__093__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[6]_output_0_0_to_lut__176__input_0_2  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__176__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[6]_output_0_0_to_lut__125__input_0_3  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__125__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[6]_output_0_0_to_lut__114__input_0_3  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__114__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__094__output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[7]_input_0_0  (
        .datain(\lut__094__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[7]_output_0_0_to_lut__177__input_0_4  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[7]_output_0_0 ),
        .dataout(\lut__177__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[7]_output_0_0_to_lut__126__input_0_4  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[7]_output_0_0 ),
        .dataout(\lut__126__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[7]_output_0_0_to_lut__116__input_0_4  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[7]_output_0_0 ),
        .dataout(\lut__116__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[7]_output_0_0_to_lut__115__input_0_0  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[7]_output_0_0 ),
        .dataout(\lut__115__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__095__output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[8]_input_0_0  (
        .datain(\lut__095__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[8]_output_0_0_to_lut__177__input_0_2  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__177__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[8]_output_0_0_to_lut__127__input_0_2  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__127__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[8]_output_0_0_to_lut__116__input_0_0  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__116__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__096__output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[9]_input_0_0  (
        .datain(\lut__096__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[9]_output_0_0_to_lut__117__input_0_4  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[9]_output_0_0 ),
        .dataout(\lut__117__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[9]_output_0_0_to_lut__118__input_0_1  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[9]_output_0_0 ),
        .dataout(\lut__118__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[9]_output_0_0_to_lut__128__input_0_1  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[9]_output_0_0 ),
        .dataout(\lut__128__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__097__output_0_0_to_dffre_comb_stage[2].comb_inst.data_out[10]_input_0_0  (
        .datain(\lut__097__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_out[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[10]_output_0_0_to_lut__118__input_0_5  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[10]_output_0_0 ),
        .dataout(\lut__118__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_out[10]_output_0_0_to_lut__129__input_0_0  (
        .datain(\dffre_comb_stage[2].comb_inst.data_out[10]_output_0_0 ),
        .dataout(\lut__129__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__098__output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][0]_input_0_0  (
        .datain(\lut__098__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_reg[0][0]_output_0_0_to_lut__087__input_0_2  (
        .datain(\dffre_comb_stage[2].comb_inst.data_reg[0][0]_output_0_0 ),
        .dataout(\lut__087__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_reg[0][0]_output_0_0_to_lut__088__input_0_0  (
        .datain(\dffre_comb_stage[2].comb_inst.data_reg[0][0]_output_0_0 ),
        .dataout(\lut__088__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_reg[0][0]_output_0_0_to_lut__152__input_0_0  (
        .datain(\dffre_comb_stage[2].comb_inst.data_reg[0][0]_output_0_0 ),
        .dataout(\lut__152__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_reg[0][0]_output_0_0_to_lut__151__input_0_3  (
        .datain(\dffre_comb_stage[2].comb_inst.data_reg[0][0]_output_0_0 ),
        .dataout(\lut__151__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__099__output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][1]_input_0_0  (
        .datain(\lut__099__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_reg[0][1]_output_0_0_to_lut__088__input_0_3  (
        .datain(\dffre_comb_stage[2].comb_inst.data_reg[0][1]_output_0_0 ),
        .dataout(\lut__088__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_reg[0][1]_output_0_0_to_lut__152__input_0_5  (
        .datain(\dffre_comb_stage[2].comb_inst.data_reg[0][1]_output_0_0 ),
        .dataout(\lut__152__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_reg[0][1]_output_0_0_to_lut__151__input_0_0  (
        .datain(\dffre_comb_stage[2].comb_inst.data_reg[0][1]_output_0_0 ),
        .dataout(\lut__151__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__100__output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][2]_input_0_0  (
        .datain(\lut__100__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_reg[0][2]_output_0_0_to_lut__152__input_0_3  (
        .datain(\dffre_comb_stage[2].comb_inst.data_reg[0][2]_output_0_0 ),
        .dataout(\lut__152__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_reg[0][2]_output_0_0_to_lut__151__input_0_1  (
        .datain(\dffre_comb_stage[2].comb_inst.data_reg[0][2]_output_0_0 ),
        .dataout(\lut__151__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__101__output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][3]_input_0_0  (
        .datain(\lut__101__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_reg[0][3]_output_0_0_to_lut__154__input_0_3  (
        .datain(\dffre_comb_stage[2].comb_inst.data_reg[0][3]_output_0_0 ),
        .dataout(\lut__154__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_reg[0][3]_output_0_0_to_lut__153__input_0_3  (
        .datain(\dffre_comb_stage[2].comb_inst.data_reg[0][3]_output_0_0 ),
        .dataout(\lut__153__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_reg[0][3]_output_0_0_to_lut__090__input_0_1  (
        .datain(\dffre_comb_stage[2].comb_inst.data_reg[0][3]_output_0_0 ),
        .dataout(\lut__090__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_reg[0][3]_output_0_0_to_lut__091__input_0_1  (
        .datain(\dffre_comb_stage[2].comb_inst.data_reg[0][3]_output_0_0 ),
        .dataout(\lut__091__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__102__output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][4]_input_0_0  (
        .datain(\lut__102__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_reg[0][4]_output_0_0_to_lut__154__input_0_2  (
        .datain(\dffre_comb_stage[2].comb_inst.data_reg[0][4]_output_0_0 ),
        .dataout(\lut__154__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_reg[0][4]_output_0_0_to_lut__153__input_0_2  (
        .datain(\dffre_comb_stage[2].comb_inst.data_reg[0][4]_output_0_0 ),
        .dataout(\lut__153__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_reg[0][4]_output_0_0_to_lut__091__input_0_5  (
        .datain(\dffre_comb_stage[2].comb_inst.data_reg[0][4]_output_0_0 ),
        .dataout(\lut__091__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__103__output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][5]_input_0_0  (
        .datain(\lut__103__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_reg[0][5]_output_0_0_to_lut__155__input_0_2  (
        .datain(\dffre_comb_stage[2].comb_inst.data_reg[0][5]_output_0_0 ),
        .dataout(\lut__155__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_reg[0][5]_output_0_0_to_lut__092__input_0_5  (
        .datain(\dffre_comb_stage[2].comb_inst.data_reg[0][5]_output_0_0 ),
        .dataout(\lut__092__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__104__output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][6]_input_0_0  (
        .datain(\lut__104__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_reg[0][6]_output_0_0_to_lut__156__input_0_1  (
        .datain(\dffre_comb_stage[2].comb_inst.data_reg[0][6]_output_0_0 ),
        .dataout(\lut__156__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_reg[0][6]_output_0_0_to_lut__094__input_0_1  (
        .datain(\dffre_comb_stage[2].comb_inst.data_reg[0][6]_output_0_0 ),
        .dataout(\lut__094__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_reg[0][6]_output_0_0_to_lut__093__input_0_3  (
        .datain(\dffre_comb_stage[2].comb_inst.data_reg[0][6]_output_0_0 ),
        .dataout(\lut__093__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__105__output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][7]_input_0_0  (
        .datain(\lut__105__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_reg[0][7]_output_0_0_to_lut__156__input_0_0  (
        .datain(\dffre_comb_stage[2].comb_inst.data_reg[0][7]_output_0_0 ),
        .dataout(\lut__156__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_reg[0][7]_output_0_0_to_lut__094__input_0_5  (
        .datain(\dffre_comb_stage[2].comb_inst.data_reg[0][7]_output_0_0 ),
        .dataout(\lut__094__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__106__output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][8]_input_0_0  (
        .datain(\lut__106__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_reg[0][8]_output_0_0_to_lut__095__input_0_2  (
        .datain(\dffre_comb_stage[2].comb_inst.data_reg[0][8]_output_0_0 ),
        .dataout(\lut__095__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_reg[0][8]_output_0_0_to_lut__096__input_0_4  (
        .datain(\dffre_comb_stage[2].comb_inst.data_reg[0][8]_output_0_0 ),
        .dataout(\lut__096__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_reg[0][8]_output_0_0_to_lut__097__input_0_0  (
        .datain(\dffre_comb_stage[2].comb_inst.data_reg[0][8]_output_0_0 ),
        .dataout(\lut__097__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__107__output_0_0_to_dffre_comb_stage[2].comb_inst.data_reg[0][9]_input_0_0  (
        .datain(\lut__107__output_0_0 ),
        .dataout(\dffre_comb_stage[2].comb_inst.data_reg[0][9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_reg[0][9]_output_0_0_to_lut__096__input_0_1  (
        .datain(\dffre_comb_stage[2].comb_inst.data_reg[0][9]_output_0_0 ),
        .dataout(\lut__096__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[2].comb_inst.data_reg[0][9]_output_0_0_to_lut__097__input_0_3  (
        .datain(\dffre_comb_stage[2].comb_inst.data_reg[0][9]_output_0_0 ),
        .dataout(\lut__097__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__108__output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[0]_input_0_0  (
        .datain(\lut__108__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_out[0]_output_0_0_to_lut__163__input_0_1  (
        .datain(\dffre_comb_stage[3].comb_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__163__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_out[0]_output_0_0_to_lut__001__input_0_1  (
        .datain(\dffre_comb_stage[3].comb_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__001__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_out[0]_output_0_0_to_lut__002__input_0_5  (
        .datain(\dffre_comb_stage[3].comb_inst.data_out[0]_output_0_0 ),
        .dataout(\lut__002__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__109__output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[1]_input_0_0  (
        .datain(\lut__109__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_out[1]_output_0_0_to_lut__163__input_0_3  (
        .datain(\dffre_comb_stage[3].comb_inst.data_out[1]_output_0_0 ),
        .dataout(\lut__163__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_out[1]_output_0_0_to_lut__002__input_0_3  (
        .datain(\dffre_comb_stage[3].comb_inst.data_out[1]_output_0_0 ),
        .dataout(\lut__002__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__110__output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[2]_input_0_0  (
        .datain(\lut__110__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_out[2]_output_0_0_to_lut__166__input_0_2  (
        .datain(\dffre_comb_stage[3].comb_inst.data_out[2]_output_0_0 ),
        .dataout(\lut__166__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_out[2]_output_0_0_to_lut__162__input_0_2  (
        .datain(\dffre_comb_stage[3].comb_inst.data_out[2]_output_0_0 ),
        .dataout(\lut__162__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_out[2]_output_0_0_to_lut__175__input_0_4  (
        .datain(\dffre_comb_stage[3].comb_inst.data_out[2]_output_0_0 ),
        .dataout(\lut__175__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_out[2]_output_0_0_to_lut__003__input_0_2  (
        .datain(\dffre_comb_stage[3].comb_inst.data_out[2]_output_0_0 ),
        .dataout(\lut__003__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__111__output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[3]_input_0_0  (
        .datain(\lut__111__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_out[3]_output_0_0_to_lut__166__input_0_0  (
        .datain(\dffre_comb_stage[3].comb_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__166__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_out[3]_output_0_0_to_lut__162__input_0_0  (
        .datain(\dffre_comb_stage[3].comb_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__162__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_out[3]_output_0_0_to_lut__175__input_0_3  (
        .datain(\dffre_comb_stage[3].comb_inst.data_out[3]_output_0_0 ),
        .dataout(\lut__175__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__112__output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[4]_input_0_0  (
        .datain(\lut__112__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_out[4]_output_0_0_to_lut__165__input_0_3  (
        .datain(\dffre_comb_stage[3].comb_inst.data_out[4]_output_0_0 ),
        .dataout(\lut__165__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_out[4]_output_0_0_to_lut__164__input_0_3  (
        .datain(\dffre_comb_stage[3].comb_inst.data_out[4]_output_0_0 ),
        .dataout(\lut__164__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_out[4]_output_0_0_to_lut__174__input_0_2  (
        .datain(\dffre_comb_stage[3].comb_inst.data_out[4]_output_0_0 ),
        .dataout(\lut__174__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_out[4]_output_0_0_to_lut__173__input_0_1  (
        .datain(\dffre_comb_stage[3].comb_inst.data_out[4]_output_0_0 ),
        .dataout(\lut__173__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__113__output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[5]_input_0_0  (
        .datain(\lut__113__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_out[5]_output_0_0_to_lut__165__input_0_0  (
        .datain(\dffre_comb_stage[3].comb_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__165__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_out[5]_output_0_0_to_lut__164__input_0_0  (
        .datain(\dffre_comb_stage[3].comb_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__164__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_out[5]_output_0_0_to_lut__173__input_0_4  (
        .datain(\dffre_comb_stage[3].comb_inst.data_out[5]_output_0_0 ),
        .dataout(\lut__173__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__114__output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[6]_input_0_0  (
        .datain(\lut__114__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_out[6]_output_0_0_to_lut__007__input_0_2  (
        .datain(\dffre_comb_stage[3].comb_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__007__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_out[6]_output_0_0_to_lut__172__input_0_0  (
        .datain(\dffre_comb_stage[3].comb_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__172__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_out[6]_output_0_0_to_lut__167__input_0_1  (
        .datain(\dffre_comb_stage[3].comb_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__167__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_out[6]_output_0_0_to_lut__169__input_0_1  (
        .datain(\dffre_comb_stage[3].comb_inst.data_out[6]_output_0_0 ),
        .dataout(\lut__169__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__115__output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[7]_input_0_0  (
        .datain(\lut__115__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_out[7]_output_0_0_to_lut__172__input_0_2  (
        .datain(\dffre_comb_stage[3].comb_inst.data_out[7]_output_0_0 ),
        .dataout(\lut__172__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_out[7]_output_0_0_to_lut__167__input_0_4  (
        .datain(\dffre_comb_stage[3].comb_inst.data_out[7]_output_0_0 ),
        .dataout(\lut__167__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_out[7]_output_0_0_to_lut__169__input_0_4  (
        .datain(\dffre_comb_stage[3].comb_inst.data_out[7]_output_0_0 ),
        .dataout(\lut__169__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__116__output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[8]_input_0_0  (
        .datain(\lut__116__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_out[8]_output_0_0_to_lut__170__input_0_2  (
        .datain(\dffre_comb_stage[3].comb_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__170__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_out[8]_output_0_0_to_lut__009__input_0_5  (
        .datain(\dffre_comb_stage[3].comb_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__009__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_out[8]_output_0_0_to_lut__178__input_0_5  (
        .datain(\dffre_comb_stage[3].comb_inst.data_out[8]_output_0_0 ),
        .dataout(\lut__178__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__117__output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[9]_input_0_0  (
        .datain(\lut__117__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_out[9]_output_0_0_to_lut__170__input_0_3  (
        .datain(\dffre_comb_stage[3].comb_inst.data_out[9]_output_0_0 ),
        .dataout(\lut__170__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_out[9]_output_0_0_to_lut__178__input_0_2  (
        .datain(\dffre_comb_stage[3].comb_inst.data_out[9]_output_0_0 ),
        .dataout(\lut__178__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__118__output_0_0_to_dffre_comb_stage[3].comb_inst.data_out[10]_input_0_0  (
        .datain(\lut__118__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_out[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_out[10]_output_0_0_to_lut__011__input_0_1  (
        .datain(\dffre_comb_stage[3].comb_inst.data_out[10]_output_0_0 ),
        .dataout(\lut__011__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__119__output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][0]_input_0_0  (
        .datain(\lut__119__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_reg[0][0]_output_0_0_to_lut__157__input_0_3  (
        .datain(\dffre_comb_stage[3].comb_inst.data_reg[0][0]_output_0_0 ),
        .dataout(\lut__157__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_reg[0][0]_output_0_0_to_lut__108__input_0_4  (
        .datain(\dffre_comb_stage[3].comb_inst.data_reg[0][0]_output_0_0 ),
        .dataout(\lut__108__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_reg[0][0]_output_0_0_to_lut__109__input_0_4  (
        .datain(\dffre_comb_stage[3].comb_inst.data_reg[0][0]_output_0_0 ),
        .dataout(\lut__109__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_reg[0][0]_output_0_0_to_lut__159__input_0_5  (
        .datain(\dffre_comb_stage[3].comb_inst.data_reg[0][0]_output_0_0 ),
        .dataout(\lut__159__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__120__output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][1]_input_0_0  (
        .datain(\lut__120__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_reg[0][1]_output_0_0_to_lut__157__input_0_2  (
        .datain(\dffre_comb_stage[3].comb_inst.data_reg[0][1]_output_0_0 ),
        .dataout(\lut__157__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_reg[0][1]_output_0_0_to_lut__109__input_0_3  (
        .datain(\dffre_comb_stage[3].comb_inst.data_reg[0][1]_output_0_0 ),
        .dataout(\lut__109__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_reg[0][1]_output_0_0_to_lut__159__input_0_1  (
        .datain(\dffre_comb_stage[3].comb_inst.data_reg[0][1]_output_0_0 ),
        .dataout(\lut__159__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__121__output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][2]_input_0_0  (
        .datain(\lut__121__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_reg[0][2]_output_0_0_to_lut__157__input_0_1  (
        .datain(\dffre_comb_stage[3].comb_inst.data_reg[0][2]_output_0_0 ),
        .dataout(\lut__157__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_reg[0][2]_output_0_0_to_lut__159__input_0_2  (
        .datain(\dffre_comb_stage[3].comb_inst.data_reg[0][2]_output_0_0 ),
        .dataout(\lut__159__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__122__output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][3]_input_0_0  (
        .datain(\lut__122__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_reg[0][3]_output_0_0_to_lut__161__input_0_5  (
        .datain(\dffre_comb_stage[3].comb_inst.data_reg[0][3]_output_0_0 ),
        .dataout(\lut__161__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_reg[0][3]_output_0_0_to_lut__160__input_0_4  (
        .datain(\dffre_comb_stage[3].comb_inst.data_reg[0][3]_output_0_0 ),
        .dataout(\lut__160__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_reg[0][3]_output_0_0_to_lut__112__input_0_4  (
        .datain(\dffre_comb_stage[3].comb_inst.data_reg[0][3]_output_0_0 ),
        .dataout(\lut__112__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_reg[0][3]_output_0_0_to_lut__158__input_0_3  (
        .datain(\dffre_comb_stage[3].comb_inst.data_reg[0][3]_output_0_0 ),
        .dataout(\lut__158__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_reg[0][3]_output_0_0_to_lut__111__input_0_3  (
        .datain(\dffre_comb_stage[3].comb_inst.data_reg[0][3]_output_0_0 ),
        .dataout(\lut__111__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__123__output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][4]_input_0_0  (
        .datain(\lut__123__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_reg[0][4]_output_0_0_to_lut__161__input_0_3  (
        .datain(\dffre_comb_stage[3].comb_inst.data_reg[0][4]_output_0_0 ),
        .dataout(\lut__161__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_reg[0][4]_output_0_0_to_lut__160__input_0_5  (
        .datain(\dffre_comb_stage[3].comb_inst.data_reg[0][4]_output_0_0 ),
        .dataout(\lut__160__input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_reg[0][4]_output_0_0_to_lut__112__input_0_2  (
        .datain(\dffre_comb_stage[3].comb_inst.data_reg[0][4]_output_0_0 ),
        .dataout(\lut__112__input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_reg[0][4]_output_0_0_to_lut__158__input_0_2  (
        .datain(\dffre_comb_stage[3].comb_inst.data_reg[0][4]_output_0_0 ),
        .dataout(\lut__158__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__124__output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][5]_input_0_0  (
        .datain(\lut__124__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_reg[0][5]_output_0_0_to_lut__161__input_0_4  (
        .datain(\dffre_comb_stage[3].comb_inst.data_reg[0][5]_output_0_0 ),
        .dataout(\lut__161__input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_reg[0][5]_output_0_0_to_lut__160__input_0_0  (
        .datain(\dffre_comb_stage[3].comb_inst.data_reg[0][5]_output_0_0 ),
        .dataout(\lut__160__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_reg[0][5]_output_0_0_to_lut__113__input_0_2  (
        .datain(\dffre_comb_stage[3].comb_inst.data_reg[0][5]_output_0_0 ),
        .dataout(\lut__113__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__125__output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][6]_input_0_0  (
        .datain(\lut__125__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_reg[0][6]_output_0_0_to_lut__176__input_0_0  (
        .datain(\dffre_comb_stage[3].comb_inst.data_reg[0][6]_output_0_0 ),
        .dataout(\lut__176__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_reg[0][6]_output_0_0_to_lut__114__input_0_4  (
        .datain(\dffre_comb_stage[3].comb_inst.data_reg[0][6]_output_0_0 ),
        .dataout(\lut__114__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__126__output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][7]_input_0_0  (
        .datain(\lut__126__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_reg[0][7]_output_0_0_to_lut__177__input_0_1  (
        .datain(\dffre_comb_stage[3].comb_inst.data_reg[0][7]_output_0_0 ),
        .dataout(\lut__177__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_reg[0][7]_output_0_0_to_lut__116__input_0_1  (
        .datain(\dffre_comb_stage[3].comb_inst.data_reg[0][7]_output_0_0 ),
        .dataout(\lut__116__input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_reg[0][7]_output_0_0_to_lut__115__input_0_1  (
        .datain(\dffre_comb_stage[3].comb_inst.data_reg[0][7]_output_0_0 ),
        .dataout(\lut__115__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__127__output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][8]_input_0_0  (
        .datain(\lut__127__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_reg[0][8]_output_0_0_to_lut__177__input_0_3  (
        .datain(\dffre_comb_stage[3].comb_inst.data_reg[0][8]_output_0_0 ),
        .dataout(\lut__177__input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_reg[0][8]_output_0_0_to_lut__116__input_0_3  (
        .datain(\dffre_comb_stage[3].comb_inst.data_reg[0][8]_output_0_0 ),
        .dataout(\lut__116__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__128__output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][9]_input_0_0  (
        .datain(\lut__128__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_reg[0][9]_output_0_0_to_lut__117__input_0_0  (
        .datain(\dffre_comb_stage[3].comb_inst.data_reg[0][9]_output_0_0 ),
        .dataout(\lut__117__input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_reg[0][9]_output_0_0_to_lut__118__input_0_0  (
        .datain(\dffre_comb_stage[3].comb_inst.data_reg[0][9]_output_0_0 ),
        .dataout(\lut__118__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__129__output_0_0_to_dffre_comb_stage[3].comb_inst.data_reg[0][10]_input_0_0  (
        .datain(\lut__129__output_0_0 ),
        .dataout(\dffre_comb_stage[3].comb_inst.data_reg[0][10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_comb_stage[3].comb_inst.data_reg[0][10]_output_0_0_to_lut__118__input_0_2  (
        .datain(\dffre_comb_stage[3].comb_inst.data_reg[0][10]_output_0_0 ),
        .dataout(\lut__118__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__195__output_0_0_to_lut__196__input_0_4  (
        .datain(\lut__195__output_0_0 ),
        .dataout(\lut__196__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__192__output_0_0_to_lut__196__input_0_2  (
        .datain(\lut__192__output_0_0 ),
        .dataout(\lut__196__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__192__output_0_0_to_lut__193__input_0_1  (
        .datain(\lut__192__output_0_0 ),
        .dataout(\lut__193__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__192__output_0_0_to_lut__032__input_0_1  (
        .datain(\lut__192__output_0_0 ),
        .dataout(\lut__032__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__191__output_0_0_to_lut__196__input_0_1  (
        .datain(\lut__191__output_0_0 ),
        .dataout(\lut__196__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__191__output_0_0_to_lut__193__input_0_2  (
        .datain(\lut__191__output_0_0 ),
        .dataout(\lut__193__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__191__output_0_0_to_lut__032__input_0_2  (
        .datain(\lut__191__output_0_0 ),
        .dataout(\lut__032__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__194__output_0_0_to_lut__196__input_0_0  (
        .datain(\lut__194__output_0_0 ),
        .dataout(\lut__196__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__196__output_0_0_to_lut__035__input_0_4  (
        .datain(\lut__196__output_0_0 ),
        .dataout(\lut__035__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__196__output_0_0_to_lut__036__input_0_4  (
        .datain(\lut__196__output_0_0 ),
        .dataout(\lut__036__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__193__output_0_0_to_lut__033__input_0_0  (
        .datain(\lut__193__output_0_0 ),
        .dataout(\lut__033__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__193__output_0_0_to_lut__034__input_0_2  (
        .datain(\lut__193__output_0_0 ),
        .dataout(\lut__034__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__190__output_0_0_to_lut__191__input_0_4  (
        .datain(\lut__190__output_0_0 ),
        .dataout(\lut__191__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__188__output_0_0_to_lut__191__input_0_3  (
        .datain(\lut__188__output_0_0 ),
        .dataout(\lut__191__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__188__output_0_0_to_lut__189__input_0_2  (
        .datain(\lut__188__output_0_0 ),
        .dataout(\lut__189__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__188__output_0_0_to_lut__027__input_0_3  (
        .datain(\lut__188__output_0_0 ),
        .dataout(\lut__027__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__188__output_0_0_to_lut__028__input_0_5  (
        .datain(\lut__188__output_0_0 ),
        .dataout(\lut__028__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__189__output_0_0_to_lut__029__input_0_1  (
        .datain(\lut__189__output_0_0 ),
        .dataout(\lut__029__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__189__output_0_0_to_lut__030__input_0_2  (
        .datain(\lut__189__output_0_0 ),
        .dataout(\lut__030__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__185__output_0_0_to_lut__186__input_0_4  (
        .datain(\lut__185__output_0_0 ),
        .dataout(\lut__186__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__186__output_0_0_to_lut__187__input_0_2  (
        .datain(\lut__186__output_0_0 ),
        .dataout(\lut__187__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__186__output_0_0_to_lut__021__input_0_4  (
        .datain(\lut__186__output_0_0 ),
        .dataout(\lut__021__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__183__output_0_0_to_lut__184__input_0_0  (
        .datain(\lut__183__output_0_0 ),
        .dataout(\lut__184__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__184__output_0_0_to_lut__187__input_0_4  (
        .datain(\lut__184__output_0_0 ),
        .dataout(\lut__187__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__184__output_0_0_to_lut__021__input_0_3  (
        .datain(\lut__184__output_0_0 ),
        .dataout(\lut__021__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__181__output_0_0_to_lut__017__input_0_4  (
        .datain(\lut__181__output_0_0 ),
        .dataout(\lut__017__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__181__output_0_0_to_lut__018__input_0_0  (
        .datain(\lut__181__output_0_0 ),
        .dataout(\lut__018__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__181__output_0_0_to_lut__182__input_0_4  (
        .datain(\lut__181__output_0_0 ),
        .dataout(\lut__182__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__181__output_0_0_to_lut__187__input_0_1  (
        .datain(\lut__181__output_0_0 ),
        .dataout(\lut__187__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__181__output_0_0_to_lut__021__input_0_1  (
        .datain(\lut__181__output_0_0 ),
        .dataout(\lut__021__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__182__output_0_0_to_lut__019__input_0_3  (
        .datain(\lut__182__output_0_0 ),
        .dataout(\lut__019__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__182__output_0_0_to_lut__020__input_0_4  (
        .datain(\lut__182__output_0_0 ),
        .dataout(\lut__020__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__180__output_0_0_to_lut__181__input_0_0  (
        .datain(\lut__180__output_0_0 ),
        .dataout(\lut__181__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__180__output_0_0_to_lut__015__input_0_4  (
        .datain(\lut__180__output_0_0 ),
        .dataout(\lut__015__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__180__output_0_0_to_lut__016__input_0_4  (
        .datain(\lut__180__output_0_0 ),
        .dataout(\lut__016__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__178__output_0_0_to_lut__011__input_0_3  (
        .datain(\lut__178__output_0_0 ),
        .dataout(\lut__011__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__169__output_0_0_to_lut__170__input_0_0  (
        .datain(\lut__169__output_0_0 ),
        .dataout(\lut__170__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__169__output_0_0_to_lut__009__input_0_0  (
        .datain(\lut__169__output_0_0 ),
        .dataout(\lut__009__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__169__output_0_0_to_lut__178__input_0_0  (
        .datain(\lut__169__output_0_0 ),
        .dataout(\lut__178__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__168__output_0_0_to_lut__170__input_0_4  (
        .datain(\lut__168__output_0_0 ),
        .dataout(\lut__170__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__168__output_0_0_to_lut__009__input_0_1  (
        .datain(\lut__168__output_0_0 ),
        .dataout(\lut__009__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__168__output_0_0_to_lut__178__input_0_4  (
        .datain(\lut__168__output_0_0 ),
        .dataout(\lut__178__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__176__output_0_0_to_lut__177__input_0_0  (
        .datain(\lut__176__output_0_0 ),
        .dataout(\lut__177__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__176__output_0_0_to_lut__116__input_0_2  (
        .datain(\lut__176__output_0_0 ),
        .dataout(\lut__116__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__176__output_0_0_to_lut__115__input_0_4  (
        .datain(\lut__176__output_0_0 ),
        .dataout(\lut__115__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__177__output_0_0_to_lut__117__input_0_3  (
        .datain(\lut__177__output_0_0 ),
        .dataout(\lut__117__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__177__output_0_0_to_lut__118__input_0_3  (
        .datain(\lut__177__output_0_0 ),
        .dataout(\lut__118__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__163__output_0_0_to_lut__171__input_0_4  (
        .datain(\lut__163__output_0_0 ),
        .dataout(\lut__171__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__163__output_0_0_to_lut__168__input_0_5  (
        .datain(\lut__163__output_0_0 ),
        .dataout(\lut__168__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__163__output_0_0_to_lut__005__input_0_0  (
        .datain(\lut__163__output_0_0 ),
        .dataout(\lut__005__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__163__output_0_0_to_lut__175__input_0_1  (
        .datain(\lut__163__output_0_0 ),
        .dataout(\lut__175__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__163__output_0_0_to_lut__173__input_0_3  (
        .datain(\lut__163__output_0_0 ),
        .dataout(\lut__173__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__163__output_0_0_to_lut__003__input_0_1  (
        .datain(\lut__163__output_0_0 ),
        .dataout(\lut__003__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__175__output_0_0_to_lut__004__input_0_1  (
        .datain(\lut__175__output_0_0 ),
        .dataout(\lut__004__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__174__output_0_0_to_lut__005__input_0_1  (
        .datain(\lut__174__output_0_0 ),
        .dataout(\lut__005__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__166__output_0_0_to_lut__171__input_0_1  (
        .datain(\lut__166__output_0_0 ),
        .dataout(\lut__171__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__166__output_0_0_to_lut__168__input_0_1  (
        .datain(\lut__166__output_0_0 ),
        .dataout(\lut__168__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__166__output_0_0_to_lut__005__input_0_3  (
        .datain(\lut__166__output_0_0 ),
        .dataout(\lut__005__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__166__output_0_0_to_lut__173__input_0_0  (
        .datain(\lut__166__output_0_0 ),
        .dataout(\lut__173__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__162__output_0_0_to_lut__171__input_0_3  (
        .datain(\lut__162__output_0_0 ),
        .dataout(\lut__171__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__162__output_0_0_to_lut__168__input_0_3  (
        .datain(\lut__162__output_0_0 ),
        .dataout(\lut__168__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__162__output_0_0_to_lut__005__input_0_2  (
        .datain(\lut__162__output_0_0 ),
        .dataout(\lut__005__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__162__output_0_0_to_lut__173__input_0_2  (
        .datain(\lut__162__output_0_0 ),
        .dataout(\lut__173__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__173__output_0_0_to_lut__006__input_0_1  (
        .datain(\lut__173__output_0_0 ),
        .dataout(\lut__006__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__171__output_0_0_to_lut__007__input_0_3  (
        .datain(\lut__171__output_0_0 ),
        .dataout(\lut__007__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__171__output_0_0_to_lut__172__input_0_3  (
        .datain(\lut__171__output_0_0 ),
        .dataout(\lut__172__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__172__output_0_0_to_lut__008__input_0_0  (
        .datain(\lut__172__output_0_0 ),
        .dataout(\lut__008__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__164__output_0_0_to_lut__171__input_0_2  (
        .datain(\lut__164__output_0_0 ),
        .dataout(\lut__171__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__164__output_0_0_to_lut__168__input_0_4  (
        .datain(\lut__164__output_0_0 ),
        .dataout(\lut__168__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__165__output_0_0_to_lut__171__input_0_0  (
        .datain(\lut__165__output_0_0 ),
        .dataout(\lut__171__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__165__output_0_0_to_lut__168__input_0_0  (
        .datain(\lut__165__output_0_0 ),
        .dataout(\lut__168__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__170__output_0_0_to_lut__010__input_0_0  (
        .datain(\lut__170__output_0_0 ),
        .dataout(\lut__010__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__167__output_0_0_to_lut__168__input_0_2  (
        .datain(\lut__167__output_0_0 ),
        .dataout(\lut__168__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__161__output_0_0_to_lut__176__input_0_3  (
        .datain(\lut__161__output_0_0 ),
        .dataout(\lut__176__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__161__output_0_0_to_lut__114__input_0_5  (
        .datain(\lut__161__output_0_0 ),
        .dataout(\lut__114__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__160__output_0_0_to_lut__176__input_0_4  (
        .datain(\lut__160__output_0_0 ),
        .dataout(\lut__176__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__160__output_0_0_to_lut__114__input_0_0  (
        .datain(\lut__160__output_0_0 ),
        .dataout(\lut__114__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__157__output_0_0_to_lut__176__input_0_1  (
        .datain(\lut__157__output_0_0 ),
        .dataout(\lut__176__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__157__output_0_0_to_lut__112__input_0_5  (
        .datain(\lut__157__output_0_0 ),
        .dataout(\lut__112__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__157__output_0_0_to_lut__114__input_0_1  (
        .datain(\lut__157__output_0_0 ),
        .dataout(\lut__114__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__157__output_0_0_to_lut__158__input_0_0  (
        .datain(\lut__157__output_0_0 ),
        .dataout(\lut__158__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__157__output_0_0_to_lut__111__input_0_1  (
        .datain(\lut__157__output_0_0 ),
        .dataout(\lut__111__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__158__output_0_0_to_lut__113__input_0_3  (
        .datain(\lut__158__output_0_0 ),
        .dataout(\lut__113__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__155__output_0_0_to_lut__156__input_0_4  (
        .datain(\lut__155__output_0_0 ),
        .dataout(\lut__156__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__155__output_0_0_to_lut__094__input_0_0  (
        .datain(\lut__155__output_0_0 ),
        .dataout(\lut__094__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__155__output_0_0_to_lut__093__input_0_1  (
        .datain(\lut__155__output_0_0 ),
        .dataout(\lut__093__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__156__output_0_0_to_lut__095__input_0_1  (
        .datain(\lut__156__output_0_0 ),
        .dataout(\lut__095__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__156__output_0_0_to_lut__096__input_0_2  (
        .datain(\lut__156__output_0_0 ),
        .dataout(\lut__096__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__156__output_0_0_to_lut__097__input_0_2  (
        .datain(\lut__156__output_0_0 ),
        .dataout(\lut__097__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__153__output_0_0_to_lut__155__input_0_1  (
        .datain(\lut__153__output_0_0 ),
        .dataout(\lut__155__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__153__output_0_0_to_lut__092__input_0_2  (
        .datain(\lut__153__output_0_0 ),
        .dataout(\lut__092__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__152__output_0_0_to_lut__155__input_0_3  (
        .datain(\lut__152__output_0_0 ),
        .dataout(\lut__155__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__152__output_0_0_to_lut__090__input_0_3  (
        .datain(\lut__152__output_0_0 ),
        .dataout(\lut__090__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__152__output_0_0_to_lut__091__input_0_3  (
        .datain(\lut__152__output_0_0 ),
        .dataout(\lut__091__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__152__output_0_0_to_lut__092__input_0_3  (
        .datain(\lut__152__output_0_0 ),
        .dataout(\lut__092__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__154__output_0_0_to_lut__155__input_0_4  (
        .datain(\lut__154__output_0_0 ),
        .dataout(\lut__155__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__154__output_0_0_to_lut__092__input_0_1  (
        .datain(\lut__154__output_0_0 ),
        .dataout(\lut__092__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__150__output_0_0_to_lut__075__input_0_1  (
        .datain(\lut__150__output_0_0 ),
        .dataout(\lut__075__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__150__output_0_0_to_lut__076__input_0_3  (
        .datain(\lut__150__output_0_0 ),
        .dataout(\lut__076__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__150__output_0_0_to_lut__077__input_0_3  (
        .datain(\lut__150__output_0_0 ),
        .dataout(\lut__077__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__149__output_0_0_to_lut__150__input_0_4  (
        .datain(\lut__149__output_0_0 ),
        .dataout(\lut__150__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__149__output_0_0_to_lut__074__input_0_3  (
        .datain(\lut__149__output_0_0 ),
        .dataout(\lut__074__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__149__output_0_0_to_lut__073__input_0_3  (
        .datain(\lut__149__output_0_0 ),
        .dataout(\lut__073__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__146__output_0_0_to_lut__059__input_0_1  (
        .datain(\lut__146__output_0_0 ),
        .dataout(\lut__059__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__146__output_0_0_to_lut__058__input_0_1  (
        .datain(\lut__146__output_0_0 ),
        .dataout(\lut__058__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__145__output_0_0_to_lut__146__input_0_0  (
        .datain(\lut__145__output_0_0 ),
        .dataout(\lut__146__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__145__output_0_0_to_lut__056__input_0_2  (
        .datain(\lut__145__output_0_0 ),
        .dataout(\lut__056__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__145__output_0_0_to_lut__057__input_0_0  (
        .datain(\lut__145__output_0_0 ),
        .dataout(\lut__057__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__144__output_0_0_to_lut__145__input_0_2  (
        .datain(\lut__144__output_0_0 ),
        .dataout(\lut__145__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__144__output_0_0_to_lut__054__input_0_0  (
        .datain(\lut__144__output_0_0 ),
        .dataout(\lut__054__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__144__output_0_0_to_lut__055__input_0_5  (
        .datain(\lut__144__output_0_0 ),
        .dataout(\lut__055__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__148__output_0_0_to_lut__072__input_0_3  (
        .datain(\lut__148__output_0_0 ),
        .dataout(\lut__072__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__148__output_0_0_to_lut__071__input_0_1  (
        .datain(\lut__148__output_0_0 ),
        .dataout(\lut__071__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__148__output_0_0_to_lut__149__input_0_0  (
        .datain(\lut__148__output_0_0 ),
        .dataout(\lut__149__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__143__output_0_0_to_lut__053__input_0_2  (
        .datain(\lut__143__output_0_0 ),
        .dataout(\lut__053__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__147__output_0_0_to_lut__070__input_0_1  (
        .datain(\lut__147__output_0_0 ),
        .dataout(\lut__070__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__151__output_0_0_to_lut__089__input_0_0  (
        .datain(\lut__151__output_0_0 ),
        .dataout(\lut__089__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__159__output_0_0_to_lut__110__input_0_2  (
        .datain(\lut__159__output_0_0 ),
        .dataout(\lut__110__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__142__output_0_0_to_lut__050__input_0_1  (
        .datain(\lut__142__output_0_0 ),
        .dataout(\lut__050__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__142__output_0_0_to_lut__049__input_0_1  (
        .datain(\lut__142__output_0_0 ),
        .dataout(\lut__049__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__187__output_0_0_to_lut__022__input_0_2  (
        .datain(\lut__187__output_0_0 ),
        .dataout(\lut__022__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__187__output_0_0_to_lut__023__input_0_2  (
        .datain(\lut__187__output_0_0 ),
        .dataout(\lut__023__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__137__output_0_0_to_lut__047__input_0_3  (
        .datain(\lut__137__output_0_0 ),
        .dataout(\lut__047__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__137__output_0_0_to_lut__142__input_0_1  (
        .datain(\lut__137__output_0_0 ),
        .dataout(\lut__142__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__137__output_0_0_to_lut__045__input_0_0  (
        .datain(\lut__137__output_0_0 ),
        .dataout(\lut__045__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__137__output_0_0_to_lut__048__input_0_1  (
        .datain(\lut__137__output_0_0 ),
        .dataout(\lut__048__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__137__output_0_0_to_lut__046__input_0_2  (
        .datain(\lut__137__output_0_0 ),
        .dataout(\lut__046__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__140__output_0_0_to_lut__142__input_0_3  (
        .datain(\lut__140__output_0_0 ),
        .dataout(\lut__142__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__140__output_0_0_to_lut__048__input_0_3  (
        .datain(\lut__140__output_0_0 ),
        .dataout(\lut__048__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__141__output_0_0_to_lut__142__input_0_4  (
        .datain(\lut__141__output_0_0 ),
        .dataout(\lut__142__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__141__output_0_0_to_lut__048__input_0_2  (
        .datain(\lut__141__output_0_0 ),
        .dataout(\lut__048__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__138__output_0_0_to_lut__047__input_0_2  (
        .datain(\lut__138__output_0_0 ),
        .dataout(\lut__047__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__139__output_0_0_to_lut__047__input_0_1  (
        .datain(\lut__139__output_0_0 ),
        .dataout(\lut__047__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__136__output_0_0_to_lut__137__input_0_2  (
        .datain(\lut__136__output_0_0 ),
        .dataout(\lut__137__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__133__output_0_0_to_lut__137__input_0_3  (
        .datain(\lut__133__output_0_0 ),
        .dataout(\lut__137__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__133__output_0_0_to_lut__042__input_0_3  (
        .datain(\lut__133__output_0_0 ),
        .dataout(\lut__042__input_0_3 )
    );

    fpga_interconnect \routing_segment_lut__133__output_0_0_to_lut__134__input_0_2  (
        .datain(\lut__133__output_0_0 ),
        .dataout(\lut__134__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__135__output_0_0_to_lut__137__input_0_1  (
        .datain(\lut__135__output_0_0 ),
        .dataout(\lut__137__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__131__output_0_0_to_lut__137__input_0_4  (
        .datain(\lut__131__output_0_0 ),
        .dataout(\lut__137__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__131__output_0_0_to_lut__042__input_0_5  (
        .datain(\lut__131__output_0_0 ),
        .dataout(\lut__042__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__131__output_0_0_to_lut__040__input_0_2  (
        .datain(\lut__131__output_0_0 ),
        .dataout(\lut__040__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__131__output_0_0_to_lut__041__input_0_5  (
        .datain(\lut__131__output_0_0 ),
        .dataout(\lut__041__input_0_5 )
    );

    fpga_interconnect \routing_segment_lut__131__output_0_0_to_lut__134__input_0_1  (
        .datain(\lut__131__output_0_0 ),
        .dataout(\lut__134__input_0_1 )
    );

    fpga_interconnect \routing_segment_lut__132__output_0_0_to_lut__137__input_0_0  (
        .datain(\lut__132__output_0_0 ),
        .dataout(\lut__137__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__132__output_0_0_to_lut__042__input_0_0  (
        .datain(\lut__132__output_0_0 ),
        .dataout(\lut__042__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__132__output_0_0_to_lut__134__input_0_0  (
        .datain(\lut__132__output_0_0 ),
        .dataout(\lut__134__input_0_0 )
    );

    fpga_interconnect \routing_segment_lut__134__output_0_0_to_lut__044__input_0_4  (
        .datain(\lut__134__output_0_0 ),
        .dataout(\lut__044__input_0_4 )
    );

    fpga_interconnect \routing_segment_lut__134__output_0_0_to_lut__043__input_0_2  (
        .datain(\lut__134__output_0_0 ),
        .dataout(\lut__043__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__130__output_0_0_to_lut__039__input_0_2  (
        .datain(\lut__130__output_0_0 ),
        .dataout(\lut__039__input_0_2 )
    );

    fpga_interconnect \routing_segment_lut__179__output_0_0_to_lut__014__input_0_0  (
        .datain(\lut__179__output_0_0 ),
        .dataout(\lut__014__input_0_0 )
    );


    //Cell instances
    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000011001000110000000000000010)
    ) \lut__154_  (
        .in({
            \lut__154__input_0_4 ,
            \lut__154__input_0_3 ,
            \lut__154__input_0_2 ,
            1'bX,
            \lut__154__input_0_0 
         }),
        .out(\lut__154__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010001000000000011000100110000)
    ) \lut__153_  (
        .in({
            \lut__153__input_0_4 ,
            \lut__153__input_0_3 ,
            \lut__153__input_0_2 ,
            1'bX,
            \lut__153__input_0_0 
         }),
        .out(\lut__153__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01000001000000000001010000000000)
    ) \lut__095_  (
        .in({
            \lut__095__input_0_4 ,
            \lut__095__input_0_3 ,
            \lut__095__input_0_2 ,
            \lut__095__input_0_1 ,
            1'bX
         }),
        .out(\lut__095__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[2].comb_inst.data_out[8]  (
        .C(\dffre_comb_stage[2].comb_inst.data_out[8]_clock_0_0 ),
        .D(\dffre_comb_stage[2].comb_inst.data_out[8]_input_0_0 ),
        .E(\dffre_comb_stage[2].comb_inst.data_out[8]_input_2_0 ),
        .R(\dffre_comb_stage[2].comb_inst.data_out[8]_input_1_0 ),
        .Q(\dffre_comb_stage[2].comb_inst.data_out[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000001000000000)
    ) \lut__102_  (
        .in({
            1'bX,
            \lut__102__input_0_3 ,
            1'bX,
            1'bX,
            \lut__102__input_0_0 
         }),
        .out(\lut__102__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[2].comb_inst.data_reg[0][4]  (
        .C(\dffre_comb_stage[2].comb_inst.data_reg[0][4]_clock_0_0 ),
        .D(\dffre_comb_stage[2].comb_inst.data_reg[0][4]_input_0_0 ),
        .E(\dffre_comb_stage[2].comb_inst.data_reg[0][4]_input_2_0 ),
        .R(\dffre_comb_stage[2].comb_inst.data_reg[0][4]_input_1_0 ),
        .Q(\dffre_comb_stage[2].comb_inst.data_reg[0][4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001010100011101000111010101111)
    ) \lut__156_  (
        .in({
            \lut__156__input_0_4 ,
            \lut__156__input_0_3 ,
            \lut__156__input_0_2 ,
            \lut__156__input_0_1 ,
            \lut__156__input_0_0 
         }),
        .out(\lut__156__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1100011000000000011000110000000000111001000000001001110000000000)
    ) \lut__096_  (
        .in({
            \lut__096__input_0_5 ,
            \lut__096__input_0_4 ,
            \lut__096__input_0_3 ,
            \lut__096__input_0_2 ,
            \lut__096__input_0_1 ,
            \lut__096__input_0_0 
         }),
        .out(\lut__096__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[2].comb_inst.data_out[9]  (
        .C(\dffre_comb_stage[2].comb_inst.data_out[9]_clock_0_0 ),
        .D(\dffre_comb_stage[2].comb_inst.data_out[9]_input_0_0 ),
        .E(\dffre_comb_stage[2].comb_inst.data_out[9]_input_2_0 ),
        .R(\dffre_comb_stage[2].comb_inst.data_out[9]_input_1_0 ),
        .Q(\dffre_comb_stage[2].comb_inst.data_out[9]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1011001011111111000000000000000000000000101100100000000000000000)
    ) \lut__097_  (
        .in({
            \lut__097__input_0_5 ,
            \lut__097__input_0_4 ,
            \lut__097__input_0_3 ,
            \lut__097__input_0_2 ,
            \lut__097__input_0_1 ,
            \lut__097__input_0_0 
         }),
        .out(\lut__097__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[2].comb_inst.data_out[10]  (
        .C(\dffre_comb_stage[2].comb_inst.data_out[10]_clock_0_0 ),
        .D(\dffre_comb_stage[2].comb_inst.data_out[10]_input_0_0 ),
        .E(\dffre_comb_stage[2].comb_inst.data_out[10]_input_2_0 ),
        .R(\dffre_comb_stage[2].comb_inst.data_out[10]_input_1_0 ),
        .Q(\dffre_comb_stage[2].comb_inst.data_out[10]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1010010101101001011010010101101000000000000000000000000000000000)
    ) \lut__072_  (
        .in({
            \lut__072__input_0_5 ,
            \lut__072__input_0_4 ,
            \lut__072__input_0_3 ,
            \lut__072__input_0_2 ,
            \lut__072__input_0_1 ,
            \lut__072__input_0_0 
         }),
        .out(\lut__072__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[1].comb_inst.data_out[4]  (
        .C(\dffre_comb_stage[1].comb_inst.data_out[4]_clock_0_0 ),
        .D(\dffre_comb_stage[1].comb_inst.data_out[4]_input_0_0 ),
        .E(\dffre_comb_stage[1].comb_inst.data_out[4]_input_2_0 ),
        .R(\dffre_comb_stage[1].comb_inst.data_out[4]_input_1_0 ),
        .Q(\dffre_comb_stage[1].comb_inst.data_out[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000001000000000)
    ) \lut__101_  (
        .in({
            1'bX,
            \lut__101__input_0_3 ,
            1'bX,
            1'bX,
            \lut__101__input_0_0 
         }),
        .out(\lut__101__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[2].comb_inst.data_reg[0][3]  (
        .C(\dffre_comb_stage[2].comb_inst.data_reg[0][3]_clock_0_0 ),
        .D(\dffre_comb_stage[2].comb_inst.data_reg[0][3]_input_0_0 ),
        .E(\dffre_comb_stage[2].comb_inst.data_reg[0][3]_input_2_0 ),
        .R(\dffre_comb_stage[2].comb_inst.data_reg[0][3]_input_1_0 ),
        .Q(\dffre_comb_stage[2].comb_inst.data_reg[0][3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01000001000000000001010000000000)
    ) \lut__071_  (
        .in({
            \lut__071__input_0_4 ,
            \lut__071__input_0_3 ,
            \lut__071__input_0_2 ,
            \lut__071__input_0_1 ,
            1'bX
         }),
        .out(\lut__071__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[1].comb_inst.data_out[3]  (
        .C(\dffre_comb_stage[1].comb_inst.data_out[3]_clock_0_0 ),
        .D(\dffre_comb_stage[1].comb_inst.data_out[3]_input_0_0 ),
        .E(\dffre_comb_stage[1].comb_inst.data_out[3]_input_2_0 ),
        .R(\dffre_comb_stage[1].comb_inst.data_out[3]_input_1_0 ),
        .Q(\dffre_comb_stage[1].comb_inst.data_out[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10101111101011110000101000101011)
    ) \lut__155_  (
        .in({
            \lut__155__input_0_4 ,
            \lut__155__input_0_3 ,
            \lut__155__input_0_2 ,
            \lut__155__input_0_1 ,
            \lut__155__input_0_0 
         }),
        .out(\lut__155__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11110101010100001111010101110001)
    ) \lut__176_  (
        .in({
            \lut__176__input_0_4 ,
            \lut__176__input_0_3 ,
            \lut__176__input_0_2 ,
            \lut__176__input_0_1 ,
            \lut__176__input_0_0 
         }),
        .out(\lut__176__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00100000000100000001000000100000)
    ) \lut__117_  (
        .in({
            \lut__117__input_0_4 ,
            \lut__117__input_0_3 ,
            \lut__117__input_0_2 ,
            1'bX,
            \lut__117__input_0_0 
         }),
        .out(\lut__117__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[3].comb_inst.data_out[9]  (
        .C(\dffre_comb_stage[3].comb_inst.data_out[9]_clock_0_0 ),
        .D(\dffre_comb_stage[3].comb_inst.data_out[9]_input_0_0 ),
        .E(\dffre_comb_stage[3].comb_inst.data_out[9]_input_2_0 ),
        .R(\dffre_comb_stage[3].comb_inst.data_out[9]_input_1_0 ),
        .Q(\dffre_comb_stage[3].comb_inst.data_out[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000001000000)
    ) \lut__124_  (
        .in({
            1'bX,
            1'bX,
            \lut__124__input_0_2 ,
            \lut__124__input_0_1 ,
            1'bX
         }),
        .out(\lut__124__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[3].comb_inst.data_reg[0][5]  (
        .C(\dffre_comb_stage[3].comb_inst.data_reg[0][5]_clock_0_0 ),
        .D(\dffre_comb_stage[3].comb_inst.data_reg[0][5]_input_0_0 ),
        .E(\dffre_comb_stage[3].comb_inst.data_reg[0][5]_input_2_0 ),
        .R(\dffre_comb_stage[3].comb_inst.data_reg[0][5]_input_1_0 ),
        .Q(\dffre_comb_stage[3].comb_inst.data_reg[0][5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01001111000001001101111100001101)
    ) \lut__177_  (
        .in({
            \lut__177__input_0_4 ,
            \lut__177__input_0_3 ,
            \lut__177__input_0_2 ,
            \lut__177__input_0_1 ,
            \lut__177__input_0_0 
         }),
        .out(\lut__177__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000010100000111100001111101010000000111000001111100011111110)
    ) \lut__161_  (
        .in({
            \lut__161__input_0_5 ,
            \lut__161__input_0_4 ,
            \lut__161__input_0_3 ,
            \lut__161__input_0_2 ,
            \lut__161__input_0_1 ,
            \lut__161__input_0_0 
         }),
        .out(\lut__161__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1011010000101101000000000000000001001011110100100000000000000000)
    ) \lut__118_  (
        .in({
            \lut__118__input_0_5 ,
            \lut__118__input_0_4 ,
            \lut__118__input_0_3 ,
            \lut__118__input_0_2 ,
            \lut__118__input_0_1 ,
            \lut__118__input_0_0 
         }),
        .out(\lut__118__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[3].comb_inst.data_out[10]  (
        .C(\dffre_comb_stage[3].comb_inst.data_out[10]_clock_0_0 ),
        .D(\dffre_comb_stage[3].comb_inst.data_out[10]_input_0_0 ),
        .E(\dffre_comb_stage[3].comb_inst.data_out[10]_input_2_0 ),
        .R(\dffre_comb_stage[3].comb_inst.data_out[10]_input_1_0 ),
        .Q(\dffre_comb_stage[3].comb_inst.data_out[10]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0010111111111111001000101111111100101111001011110010001000100010)
    ) \lut__160_  (
        .in({
            \lut__160__input_0_5 ,
            \lut__160__input_0_4 ,
            \lut__160__input_0_3 ,
            \lut__160__input_0_2 ,
            \lut__160__input_0_1 ,
            \lut__160__input_0_0 
         }),
        .out(\lut__160__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01000000000100000001000001000000)
    ) \lut__090_  (
        .in({
            \lut__090__input_0_4 ,
            \lut__090__input_0_3 ,
            \lut__090__input_0_2 ,
            \lut__090__input_0_1 ,
            1'bX
         }),
        .out(\lut__090__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[2].comb_inst.data_out[3]  (
        .C(\dffre_comb_stage[2].comb_inst.data_out[3]_clock_0_0 ),
        .D(\dffre_comb_stage[2].comb_inst.data_out[3]_input_0_0 ),
        .E(\dffre_comb_stage[2].comb_inst.data_out[3]_input_2_0 ),
        .R(\dffre_comb_stage[2].comb_inst.data_out[3]_input_1_0 ),
        .Q(\dffre_comb_stage[2].comb_inst.data_out[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000100000)
    ) \lut__123_  (
        .in({
            1'bX,
            1'bX,
            \lut__123__input_0_2 ,
            1'bX,
            \lut__123__input_0_0 
         }),
        .out(\lut__123__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[3].comb_inst.data_reg[0][4]  (
        .C(\dffre_comb_stage[3].comb_inst.data_reg[0][4]_clock_0_0 ),
        .D(\dffre_comb_stage[3].comb_inst.data_reg[0][4]_input_0_0 ),
        .E(\dffre_comb_stage[3].comb_inst.data_reg[0][4]_input_2_0 ),
        .R(\dffre_comb_stage[3].comb_inst.data_reg[0][4]_input_1_0 ),
        .Q(\dffre_comb_stage[3].comb_inst.data_reg[0][4]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1001101001011001000000000000000001100101101001100000000000000000)
    ) \lut__091_  (
        .in({
            \lut__091__input_0_5 ,
            \lut__091__input_0_4 ,
            \lut__091__input_0_3 ,
            \lut__091__input_0_2 ,
            \lut__091__input_0_1 ,
            \lut__091__input_0_0 
         }),
        .out(\lut__091__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[2].comb_inst.data_out[4]  (
        .C(\dffre_comb_stage[2].comb_inst.data_out[4]_clock_0_0 ),
        .D(\dffre_comb_stage[2].comb_inst.data_out[4]_input_0_0 ),
        .E(\dffre_comb_stage[2].comb_inst.data_out[4]_input_2_0 ),
        .R(\dffre_comb_stage[2].comb_inst.data_out[4]_input_1_0 ),
        .Q(\dffre_comb_stage[2].comb_inst.data_out[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01111111000111110000011100000001)
    ) \lut__149_  (
        .in({
            \lut__149__input_0_4 ,
            \lut__149__input_0_3 ,
            \lut__149__input_0_2 ,
            \lut__149__input_0_1 ,
            \lut__149__input_0_0 
         }),
        .out(\lut__149__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010100010000010000000000000000)
    ) \lut__075_  (
        .in({
            \lut__075__input_0_4 ,
            \lut__075__input_0_3 ,
            \lut__075__input_0_2 ,
            \lut__075__input_0_1 ,
            1'bX
         }),
        .out(\lut__075__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[1].comb_inst.data_out[7]  (
        .C(\dffre_comb_stage[1].comb_inst.data_out[7]_clock_0_0 ),
        .D(\dffre_comb_stage[1].comb_inst.data_out[7]_input_0_0 ),
        .E(\dffre_comb_stage[1].comb_inst.data_out[7]_input_2_0 ),
        .R(\dffre_comb_stage[1].comb_inst.data_out[7]_input_1_0 ),
        .Q(\dffre_comb_stage[1].comb_inst.data_out[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000100000000000000000)
    ) \lut__080_  (
        .in({
            \lut__080__input_0_4 ,
            1'bX,
            1'bX,
            1'bX,
            \lut__080__input_0_0 
         }),
        .out(\lut__080__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[1].comb_inst.data_reg[0][2]  (
        .C(\dffre_comb_stage[1].comb_inst.data_reg[0][2]_clock_0_0 ),
        .D(\dffre_comb_stage[1].comb_inst.data_reg[0][2]_input_0_0 ),
        .E(\dffre_comb_stage[1].comb_inst.data_reg[0][2]_input_2_0 ),
        .R(\dffre_comb_stage[1].comb_inst.data_reg[0][2]_input_1_0 ),
        .Q(\dffre_comb_stage[1].comb_inst.data_reg[0][2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11110011011100010111000100110000)
    ) \lut__150_  (
        .in({
            \lut__150__input_0_4 ,
            \lut__150__input_0_3 ,
            \lut__150__input_0_2 ,
            \lut__150__input_0_1 ,
            \lut__150__input_0_0 
         }),
        .out(\lut__150__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0101000011110101010100000101000011010100111101010101000011010100)
    ) \lut__148_  (
        .in({
            \lut__148__input_0_5 ,
            \lut__148__input_0_4 ,
            \lut__148__input_0_3 ,
            \lut__148__input_0_2 ,
            \lut__148__input_0_1 ,
            \lut__148__input_0_0 
         }),
        .out(\lut__148__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0011000010010000100100001100000011000000011000000110000000110000)
    ) \lut__076_  (
        .in({
            \lut__076__input_0_5 ,
            \lut__076__input_0_4 ,
            \lut__076__input_0_3 ,
            \lut__076__input_0_2 ,
            \lut__076__input_0_1 ,
            \lut__076__input_0_0 
         }),
        .out(\lut__076__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[1].comb_inst.data_out[8]  (
        .C(\dffre_comb_stage[1].comb_inst.data_out[8]_clock_0_0 ),
        .D(\dffre_comb_stage[1].comb_inst.data_out[8]_input_0_0 ),
        .E(\dffre_comb_stage[1].comb_inst.data_out[8]_input_2_0 ),
        .R(\dffre_comb_stage[1].comb_inst.data_out[8]_input_1_0 ),
        .Q(\dffre_comb_stage[1].comb_inst.data_out[8]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0100111111011111000000000000000000000100000011010000000000000000)
    ) \lut__077_  (
        .in({
            \lut__077__input_0_5 ,
            \lut__077__input_0_4 ,
            \lut__077__input_0_3 ,
            \lut__077__input_0_2 ,
            \lut__077__input_0_1 ,
            \lut__077__input_0_0 
         }),
        .out(\lut__077__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[1].comb_inst.data_out[9]  (
        .C(\dffre_comb_stage[1].comb_inst.data_out[9]_clock_0_0 ),
        .D(\dffre_comb_stage[1].comb_inst.data_out[9]_input_0_0 ),
        .E(\dffre_comb_stage[1].comb_inst.data_out[9]_input_2_0 ),
        .R(\dffre_comb_stage[1].comb_inst.data_out[9]_input_1_0 ),
        .Q(\dffre_comb_stage[1].comb_inst.data_out[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000001000)
    ) \lut__078_  (
        .in({
            1'bX,
            1'bX,
            1'bX,
            \lut__078__input_0_1 ,
            \lut__078__input_0_0 
         }),
        .out(\lut__078__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[1].comb_inst.data_reg[0][0]  (
        .C(\dffre_comb_stage[1].comb_inst.data_reg[0][0]_clock_0_0 ),
        .D(\dffre_comb_stage[1].comb_inst.data_reg[0][0]_input_0_0 ),
        .E(\dffre_comb_stage[1].comb_inst.data_reg[0][0]_input_2_0 ),
        .R(\dffre_comb_stage[1].comb_inst.data_reg[0][0]_input_1_0 ),
        .Q(\dffre_comb_stage[1].comb_inst.data_reg[0][0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut__053_  (
        .in({
            1'bX,
            1'bX,
            \lut__053__input_0_2 ,
            1'bX,
            \lut__053__input_0_0 
         }),
        .out(\lut__053__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[0].comb_inst.data_out[2]  (
        .C(\dffre_comb_stage[0].comb_inst.data_out[2]_clock_0_0 ),
        .D(\dffre_comb_stage[0].comb_inst.data_out[2]_input_0_0 ),
        .E(\dffre_comb_stage[0].comb_inst.data_out[2]_input_2_0 ),
        .R(\dffre_comb_stage[0].comb_inst.data_out[2]_input_1_0 ),
        .Q(\dffre_comb_stage[0].comb_inst.data_out[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100000000000000100000)
    ) \lut__051_  (
        .in({
            \lut__051__input_0_4 ,
            1'bX,
            \lut__051__input_0_2 ,
            1'bX,
            \lut__051__input_0_0 
         }),
        .out(\lut__051__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[0].comb_inst.data_out[0]  (
        .C(\dffre_comb_stage[0].comb_inst.data_out[0]_clock_0_0 ),
        .D(\dffre_comb_stage[0].comb_inst.data_out[0]_input_0_0 ),
        .E(\dffre_comb_stage[0].comb_inst.data_out[0]_input_2_0 ),
        .R(\dffre_comb_stage[0].comb_inst.data_out[0]_input_1_0 ),
        .Q(\dffre_comb_stage[0].comb_inst.data_out[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000100000)
    ) \lut__060_  (
        .in({
            1'bX,
            1'bX,
            \lut__060__input_0_2 ,
            1'bX,
            \lut__060__input_0_0 
         }),
        .out(\lut__060__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[0].comb_inst.data_reg[0][0]  (
        .C(\dffre_comb_stage[0].comb_inst.data_reg[0][0]_clock_0_0 ),
        .D(\dffre_comb_stage[0].comb_inst.data_reg[0][0]_input_0_0 ),
        .E(\dffre_comb_stage[0].comb_inst.data_reg[0][0]_input_2_0 ),
        .R(\dffre_comb_stage[0].comb_inst.data_reg[0][0]_input_1_0 ),
        .Q(\dffre_comb_stage[0].comb_inst.data_reg[0][0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001000000000000000000)
    ) \lut__064_  (
        .in({
            \lut__064__input_0_4 ,
            1'bX,
            1'bX,
            \lut__064__input_0_1 ,
            1'bX
         }),
        .out(\lut__064__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[0].comb_inst.data_reg[0][4]  (
        .C(\dffre_comb_stage[0].comb_inst.data_reg[0][4]_clock_0_0 ),
        .D(\dffre_comb_stage[0].comb_inst.data_reg[0][4]_input_0_0 ),
        .E(\dffre_comb_stage[0].comb_inst.data_reg[0][4]_input_2_0 ),
        .R(\dffre_comb_stage[0].comb_inst.data_reg[0][4]_input_1_0 ),
        .Q(\dffre_comb_stage[0].comb_inst.data_reg[0][4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000100000000000000000)
    ) \lut__061_  (
        .in({
            \lut__061__input_0_4 ,
            1'bX,
            1'bX,
            1'bX,
            \lut__061__input_0_0 
         }),
        .out(\lut__061__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[0].comb_inst.data_reg[0][1]  (
        .C(\dffre_comb_stage[0].comb_inst.data_reg[0][1]_clock_0_0 ),
        .D(\dffre_comb_stage[0].comb_inst.data_reg[0][1]_input_0_0 ),
        .E(\dffre_comb_stage[0].comb_inst.data_reg[0][1]_input_2_0 ),
        .R(\dffre_comb_stage[0].comb_inst.data_reg[0][1]_input_1_0 ),
        .Q(\dffre_comb_stage[0].comb_inst.data_reg[0][1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01001101110111010100010001001101)
    ) \lut__145_  (
        .in({
            \lut__145__input_0_4 ,
            \lut__145__input_0_3 ,
            \lut__145__input_0_2 ,
            \lut__145__input_0_1 ,
            \lut__145__input_0_0 
         }),
        .out(\lut__145__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000000110000000000000001)
    ) \lut__146_  (
        .in({
            \lut__146__input_0_4 ,
            \lut__146__input_0_3 ,
            1'bX,
            1'bX,
            \lut__146__input_0_0 
         }),
        .out(\lut__146__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000001000000)
    ) \lut__062_  (
        .in({
            1'bX,
            1'bX,
            \lut__062__input_0_2 ,
            \lut__062__input_0_1 ,
            1'bX
         }),
        .out(\lut__062__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[0].comb_inst.data_reg[0][2]  (
        .C(\dffre_comb_stage[0].comb_inst.data_reg[0][2]_clock_0_0 ),
        .D(\dffre_comb_stage[0].comb_inst.data_reg[0][2]_input_0_0 ),
        .E(\dffre_comb_stage[0].comb_inst.data_reg[0][2]_input_2_0 ),
        .R(\dffre_comb_stage[0].comb_inst.data_reg[0][2]_input_1_0 ),
        .Q(\dffre_comb_stage[0].comb_inst.data_reg[0][2]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0011000011110011101100101111001100110000001100000011000010110010)
    ) \lut__144_  (
        .in({
            \lut__144__input_0_5 ,
            \lut__144__input_0_4 ,
            \lut__144__input_0_3 ,
            \lut__144__input_0_2 ,
            \lut__144__input_0_1 ,
            \lut__144__input_0_0 
         }),
        .out(\lut__144__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000011110000111000001111000000000000100000000000000011100000)
    ) \lut__059_  (
        .in({
            \lut__059__input_0_5 ,
            \lut__059__input_0_4 ,
            \lut__059__input_0_3 ,
            \lut__059__input_0_2 ,
            \lut__059__input_0_1 ,
            \lut__059__input_0_0 
         }),
        .out(\lut__059__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[0].comb_inst.data_out[8]  (
        .C(\dffre_comb_stage[0].comb_inst.data_out[8]_clock_0_0 ),
        .D(\dffre_comb_stage[0].comb_inst.data_out[8]_input_0_0 ),
        .E(\dffre_comb_stage[0].comb_inst.data_out[8]_input_2_0 ),
        .R(\dffre_comb_stage[0].comb_inst.data_out[8]_input_1_0 ),
        .Q(\dffre_comb_stage[0].comb_inst.data_out[8]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000101000100000000010001010001000100000100010101010001000001000)
    ) \lut__058_  (
        .in({
            \lut__058__input_0_5 ,
            \lut__058__input_0_4 ,
            \lut__058__input_0_3 ,
            \lut__058__input_0_2 ,
            \lut__058__input_0_1 ,
            \lut__058__input_0_0 
         }),
        .out(\lut__058__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[0].comb_inst.data_out[7]  (
        .C(\dffre_comb_stage[0].comb_inst.data_out[7]_clock_0_0 ),
        .D(\dffre_comb_stage[0].comb_inst.data_out[7]_input_0_0 ),
        .E(\dffre_comb_stage[0].comb_inst.data_out[7]_input_2_0 ),
        .R(\dffre_comb_stage[0].comb_inst.data_out[7]_input_1_0 ),
        .Q(\dffre_comb_stage[0].comb_inst.data_out[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000100010000000100000000000100)
    ) \lut__056_  (
        .in({
            \lut__056__input_0_4 ,
            \lut__056__input_0_3 ,
            \lut__056__input_0_2 ,
            \lut__056__input_0_1 ,
            1'bX
         }),
        .out(\lut__056__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[0].comb_inst.data_out[5]  (
        .C(\dffre_comb_stage[0].comb_inst.data_out[5]_clock_0_0 ),
        .D(\dffre_comb_stage[0].comb_inst.data_out[5]_input_0_0 ),
        .E(\dffre_comb_stage[0].comb_inst.data_out[5]_input_2_0 ),
        .R(\dffre_comb_stage[0].comb_inst.data_out[5]_input_1_0 ),
        .Q(\dffre_comb_stage[0].comb_inst.data_out[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000001000)
    ) \lut__063_  (
        .in({
            1'bX,
            1'bX,
            1'bX,
            \lut__063__input_0_1 ,
            \lut__063__input_0_0 
         }),
        .out(\lut__063__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[0].comb_inst.data_reg[0][3]  (
        .C(\dffre_comb_stage[0].comb_inst.data_reg[0][3]_clock_0_0 ),
        .D(\dffre_comb_stage[0].comb_inst.data_reg[0][3]_input_0_0 ),
        .E(\dffre_comb_stage[0].comb_inst.data_reg[0][3]_input_2_0 ),
        .R(\dffre_comb_stage[0].comb_inst.data_reg[0][3]_input_1_0 ),
        .Q(\dffre_comb_stage[0].comb_inst.data_reg[0][3]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0100000010001100100011000100000011000100000010000000100011000100)
    ) \lut__057_  (
        .in({
            \lut__057__input_0_5 ,
            \lut__057__input_0_4 ,
            \lut__057__input_0_3 ,
            \lut__057__input_0_2 ,
            \lut__057__input_0_1 ,
            \lut__057__input_0_0 
         }),
        .out(\lut__057__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[0].comb_inst.data_out[6]  (
        .C(\dffre_comb_stage[0].comb_inst.data_out[6]_clock_0_0 ),
        .D(\dffre_comb_stage[0].comb_inst.data_out[6]_input_0_0 ),
        .E(\dffre_comb_stage[0].comb_inst.data_out[6]_input_2_0 ),
        .R(\dffre_comb_stage[0].comb_inst.data_out[6]_input_1_0 ),
        .Q(\dffre_comb_stage[0].comb_inst.data_out[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000001000000)
    ) \lut__083_  (
        .in({
            1'bX,
            1'bX,
            \lut__083__input_0_2 ,
            \lut__083__input_0_1 ,
            1'bX
         }),
        .out(\lut__083__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[1].comb_inst.data_reg[0][5]  (
        .C(\dffre_comb_stage[1].comb_inst.data_reg[0][5]_clock_0_0 ),
        .D(\dffre_comb_stage[1].comb_inst.data_reg[0][5]_input_0_0 ),
        .E(\dffre_comb_stage[1].comb_inst.data_reg[0][5]_input_2_0 ),
        .R(\dffre_comb_stage[1].comb_inst.data_reg[0][5]_input_1_0 ),
        .Q(\dffre_comb_stage[1].comb_inst.data_reg[0][5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001000000000000000000)
    ) \lut__084_  (
        .in({
            \lut__084__input_0_4 ,
            1'bX,
            1'bX,
            \lut__084__input_0_1 ,
            1'bX
         }),
        .out(\lut__084__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[1].comb_inst.data_reg[0][6]  (
        .C(\dffre_comb_stage[1].comb_inst.data_reg[0][6]_clock_0_0 ),
        .D(\dffre_comb_stage[1].comb_inst.data_reg[0][6]_input_0_0 ),
        .E(\dffre_comb_stage[1].comb_inst.data_reg[0][6]_input_2_0 ),
        .R(\dffre_comb_stage[1].comb_inst.data_reg[0][6]_input_1_0 ),
        .Q(\dffre_comb_stage[1].comb_inst.data_reg[0][6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000001000000000000)
    ) \lut__105_  (
        .in({
            1'bX,
            \lut__105__input_0_3 ,
            \lut__105__input_0_2 ,
            1'bX,
            1'bX
         }),
        .out(\lut__105__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[2].comb_inst.data_reg[0][7]  (
        .C(\dffre_comb_stage[2].comb_inst.data_reg[0][7]_clock_0_0 ),
        .D(\dffre_comb_stage[2].comb_inst.data_reg[0][7]_input_0_0 ),
        .E(\dffre_comb_stage[2].comb_inst.data_reg[0][7]_input_2_0 ),
        .R(\dffre_comb_stage[2].comb_inst.data_reg[0][7]_input_1_0 ),
        .Q(\dffre_comb_stage[2].comb_inst.data_reg[0][7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000010000000000)
    ) \lut__104_  (
        .in({
            1'bX,
            \lut__104__input_0_3 ,
            1'bX,
            \lut__104__input_0_1 ,
            1'bX
         }),
        .out(\lut__104__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[2].comb_inst.data_reg[0][6]  (
        .C(\dffre_comb_stage[2].comb_inst.data_reg[0][6]_clock_0_0 ),
        .D(\dffre_comb_stage[2].comb_inst.data_reg[0][6]_input_0_0 ),
        .E(\dffre_comb_stage[2].comb_inst.data_reg[0][6]_input_2_0 ),
        .R(\dffre_comb_stage[2].comb_inst.data_reg[0][6]_input_1_0 ),
        .Q(\dffre_comb_stage[2].comb_inst.data_reg[0][6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001000000000000000000)
    ) \lut__126_  (
        .in({
            \lut__126__input_0_4 ,
            1'bX,
            1'bX,
            \lut__126__input_0_1 ,
            1'bX
         }),
        .out(\lut__126__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[3].comb_inst.data_reg[0][7]  (
        .C(\dffre_comb_stage[3].comb_inst.data_reg[0][7]_clock_0_0 ),
        .D(\dffre_comb_stage[3].comb_inst.data_reg[0][7]_input_0_0 ),
        .E(\dffre_comb_stage[3].comb_inst.data_reg[0][7]_input_2_0 ),
        .R(\dffre_comb_stage[3].comb_inst.data_reg[0][7]_input_1_0 ),
        .Q(\dffre_comb_stage[3].comb_inst.data_reg[0][7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000001000000)
    ) \lut__127_  (
        .in({
            1'bX,
            1'bX,
            \lut__127__input_0_2 ,
            \lut__127__input_0_1 ,
            1'bX
         }),
        .out(\lut__127__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[3].comb_inst.data_reg[0][8]  (
        .C(\dffre_comb_stage[3].comb_inst.data_reg[0][8]_clock_0_0 ),
        .D(\dffre_comb_stage[3].comb_inst.data_reg[0][8]_input_0_0 ),
        .E(\dffre_comb_stage[3].comb_inst.data_reg[0][8]_input_2_0 ),
        .R(\dffre_comb_stage[3].comb_inst.data_reg[0][8]_input_1_0 ),
        .Q(\dffre_comb_stage[3].comb_inst.data_reg[0][8]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0010100010100000100000100000101000001010001010001010000010000010)
    ) \lut__074_  (
        .in({
            \lut__074__input_0_5 ,
            \lut__074__input_0_4 ,
            \lut__074__input_0_3 ,
            \lut__074__input_0_2 ,
            \lut__074__input_0_1 ,
            \lut__074__input_0_0 
         }),
        .out(\lut__074__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[1].comb_inst.data_out[6]  (
        .C(\dffre_comb_stage[1].comb_inst.data_out[6]_clock_0_0 ),
        .D(\dffre_comb_stage[1].comb_inst.data_out[6]_input_0_0 ),
        .E(\dffre_comb_stage[1].comb_inst.data_out[6]_input_2_0 ),
        .R(\dffre_comb_stage[1].comb_inst.data_out[6]_input_1_0 ),
        .Q(\dffre_comb_stage[1].comb_inst.data_out[6]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0101100110100110100110100110010100000000000000000000000000000000)
    ) \lut__116_  (
        .in({
            \lut__116__input_0_5 ,
            \lut__116__input_0_4 ,
            \lut__116__input_0_3 ,
            \lut__116__input_0_2 ,
            \lut__116__input_0_1 ,
            \lut__116__input_0_0 
         }),
        .out(\lut__116__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[3].comb_inst.data_out[8]  (
        .C(\dffre_comb_stage[3].comb_inst.data_out[8]_clock_0_0 ),
        .D(\dffre_comb_stage[3].comb_inst.data_out[8]_input_0_0 ),
        .E(\dffre_comb_stage[3].comb_inst.data_out[8]_input_2_0 ),
        .R(\dffre_comb_stage[3].comb_inst.data_out[8]_input_1_0 ),
        .Q(\dffre_comb_stage[3].comb_inst.data_out[8]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0100101111010010000000000000000010110100001011010000000000000000)
    ) \lut__094_  (
        .in({
            \lut__094__input_0_5 ,
            \lut__094__input_0_4 ,
            \lut__094__input_0_3 ,
            \lut__094__input_0_2 ,
            \lut__094__input_0_1 ,
            \lut__094__input_0_0 
         }),
        .out(\lut__094__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[2].comb_inst.data_out[7]  (
        .C(\dffre_comb_stage[2].comb_inst.data_out[7]_clock_0_0 ),
        .D(\dffre_comb_stage[2].comb_inst.data_out[7]_input_0_0 ),
        .E(\dffre_comb_stage[2].comb_inst.data_out[7]_input_2_0 ),
        .R(\dffre_comb_stage[2].comb_inst.data_out[7]_input_1_0 ),
        .Q(\dffre_comb_stage[2].comb_inst.data_out[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000010000100)
    ) \lut__010_  (
        .in({
            1'bX,
            1'bX,
            \lut__010__input_0_2 ,
            \lut__010__input_0_1 ,
            \lut__010__input_0_0 
         }),
        .out(\lut__010__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[0].int_inst.data_out[9]  (
        .C(\dffre_int_stage[0].int_inst.data_out[9]_clock_0_0 ),
        .D(\dffre_int_stage[0].int_inst.data_out[9]_input_0_0 ),
        .E(\dffre_int_stage[0].int_inst.data_out[9]_input_2_0 ),
        .R(\dffre_int_stage[0].int_inst.data_out[9]_input_1_0 ),
        .Q(\dffre_int_stage[0].int_inst.data_out[9]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111001100111111111110110011011100110011111111111011001101111111)
    ) \lut__170_  (
        .in({
            \lut__170__input_0_5 ,
            \lut__170__input_0_4 ,
            \lut__170__input_0_3 ,
            \lut__170__input_0_2 ,
            \lut__170__input_0_1 ,
            \lut__170__input_0_0 
         }),
        .out(\lut__170__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000011101111)
    ) \lut__196_  (
        .in({
            \lut__196__input_0_4 ,
            1'bX,
            \lut__196__input_0_2 ,
            \lut__196__input_0_1 ,
            \lut__196__input_0_0 
         }),
        .out(\lut__196__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001001000001100000)
    ) \lut__033_  (
        .in({
            1'bX,
            \lut__033__input_0_3 ,
            \lut__033__input_0_2 ,
            \lut__033__input_0_1 ,
            \lut__033__input_0_0 
         }),
        .out(\lut__033__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[2].int_inst.data_out[9]  (
        .C(\dffre_int_stage[2].int_inst.data_out[9]_clock_0_0 ),
        .D(\dffre_int_stage[2].int_inst.data_out[9]_input_0_0 ),
        .E(\dffre_int_stage[2].int_inst.data_out[9]_input_2_0 ),
        .R(\dffre_int_stage[2].int_inst.data_out[9]_input_1_0 ),
        .Q(\dffre_int_stage[2].int_inst.data_out[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000101011100000000000001000)
    ) \lut__193_  (
        .in({
            \lut__193__input_0_4 ,
            1'bX,
            \lut__193__input_0_2 ,
            \lut__193__input_0_1 ,
            \lut__193__input_0_0 
         }),
        .out(\lut__193__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01011001000000001010011000000000)
    ) \lut__032_  (
        .in({
            \lut__032__input_0_4 ,
            \lut__032__input_0_3 ,
            \lut__032__input_0_2 ,
            \lut__032__input_0_1 ,
            \lut__032__input_0_0 
         }),
        .out(\lut__032__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[2].int_inst.data_out[8]  (
        .C(\dffre_int_stage[2].int_inst.data_out[8]_clock_0_0 ),
        .D(\dffre_int_stage[2].int_inst.data_out[8]_input_0_0 ),
        .E(\dffre_int_stage[2].int_inst.data_out[8]_input_2_0 ),
        .R(\dffre_int_stage[2].int_inst.data_out[8]_input_1_0 ),
        .Q(\dffre_int_stage[2].int_inst.data_out[8]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111111111111111010101100000011101010110000001110101011000000)
    ) \lut__190_  (
        .in({
            \lut__190__input_0_5 ,
            \lut__190__input_0_4 ,
            \lut__190__input_0_3 ,
            \lut__190__input_0_2 ,
            \lut__190__input_0_1 ,
            \lut__190__input_0_0 
         }),
        .out(\lut__190__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1010100100000000010101100000000010010101000000000110101000000000)
    ) \lut__034_  (
        .in({
            \lut__034__input_0_5 ,
            \lut__034__input_0_4 ,
            \lut__034__input_0_3 ,
            \lut__034__input_0_2 ,
            \lut__034__input_0_1 ,
            \lut__034__input_0_0 
         }),
        .out(\lut__034__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[2].int_inst.data_out[10]  (
        .C(\dffre_int_stage[2].int_inst.data_out[10]_clock_0_0 ),
        .D(\dffre_int_stage[2].int_inst.data_out[10]_input_0_0 ),
        .E(\dffre_int_stage[2].int_inst.data_out[10]_input_2_0 ),
        .R(\dffre_int_stage[2].int_inst.data_out[10]_input_1_0 ),
        .Q(\dffre_int_stage[2].int_inst.data_out[10]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000010001001100000000000000000011011101111111)
    ) \lut__191_  (
        .in({
            \lut__191__input_0_5 ,
            \lut__191__input_0_4 ,
            \lut__191__input_0_3 ,
            \lut__191__input_0_2 ,
            \lut__191__input_0_1 ,
            \lut__191__input_0_0 
         }),
        .out(\lut__191__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[2].int_inst.data_out[6]  (
        .C(\dffre_int_stage[2].int_inst.data_out[6]_clock_0_0 ),
        .D(\dffre_int_stage[2].int_inst.data_out[6]_input_0_0 ),
        .E(\dffre_int_stage[2].int_inst.data_out[6]_input_2_0 ),
        .R(\dffre_int_stage[2].int_inst.data_out[6]_input_1_0 ),
        .Q(\dffre_int_stage[2].int_inst.data_out[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000011010010000000000000000)
    ) \lut__029_  (
        .in({
            \lut__029__input_0_4 ,
            1'bX,
            \lut__029__input_0_2 ,
            \lut__029__input_0_1 ,
            \lut__029__input_0_0 
         }),
        .out(\lut__029__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[2].int_inst.data_out[5]  (
        .C(\dffre_int_stage[2].int_inst.data_out[5]_clock_0_0 ),
        .D(\dffre_int_stage[2].int_inst.data_out[5]_input_0_0 ),
        .E(\dffre_int_stage[2].int_inst.data_out[5]_input_2_0 ),
        .R(\dffre_int_stage[2].int_inst.data_out[5]_input_1_0 ),
        .Q(\dffre_int_stage[2].int_inst.data_out[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000010000010000000100000000010)
    ) \lut__035_  (
        .in({
            \lut__035__input_0_4 ,
            \lut__035__input_0_3 ,
            1'bX,
            \lut__035__input_0_1 ,
            \lut__035__input_0_0 
         }),
        .out(\lut__035__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[2].int_inst.data_out[11]  (
        .C(\dffre_int_stage[2].int_inst.data_out[11]_clock_0_0 ),
        .D(\dffre_int_stage[2].int_inst.data_out[11]_input_0_0 ),
        .E(\dffre_int_stage[2].int_inst.data_out[11]_input_2_0 ),
        .R(\dffre_int_stage[2].int_inst.data_out[11]_input_1_0 ),
        .Q(\dffre_int_stage[2].int_inst.data_out[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10100000001010001000001010100000)
    ) \lut__036_  (
        .in({
            \lut__036__input_0_4 ,
            \lut__036__input_0_3 ,
            \lut__036__input_0_2 ,
            \lut__036__input_0_1 ,
            \lut__036__input_0_0 
         }),
        .out(\lut__036__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[2].int_inst.data_out[12]  (
        .C(\dffre_int_stage[2].int_inst.data_out[12]_clock_0_0 ),
        .D(\dffre_int_stage[2].int_inst.data_out[12]_input_0_0 ),
        .E(\dffre_int_stage[2].int_inst.data_out[12]_input_2_0 ),
        .R(\dffre_int_stage[2].int_inst.data_out[12]_input_1_0 ),
        .Q(\dffre_int_stage[2].int_inst.data_out[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut__004_  (
        .in({
            1'bX,
            \lut__004__input_0_3 ,
            1'bX,
            \lut__004__input_0_1 ,
            1'bX
         }),
        .out(\lut__004__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[0].int_inst.data_out[3]  (
        .C(\dffre_int_stage[0].int_inst.data_out[3]_clock_0_0 ),
        .D(\dffre_int_stage[0].int_inst.data_out[3]_input_0_0 ),
        .E(\dffre_int_stage[0].int_inst.data_out[3]_input_2_0 ),
        .R(\dffre_int_stage[0].int_inst.data_out[3]_input_1_0 ),
        .Q(\dffre_int_stage[0].int_inst.data_out[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010010000000000010000100000000)
    ) \lut__017_  (
        .in({
            \lut__017__input_0_4 ,
            \lut__017__input_0_3 ,
            \lut__017__input_0_2 ,
            1'bX,
            \lut__017__input_0_0 
         }),
        .out(\lut__017__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[1].int_inst.data_out[5]  (
        .C(\dffre_int_stage[1].int_inst.data_out[5]_clock_0_0 ),
        .D(\dffre_int_stage[1].int_inst.data_out[5]_input_0_0 ),
        .E(\dffre_int_stage[1].int_inst.data_out[5]_input_2_0 ),
        .R(\dffre_int_stage[1].int_inst.data_out[5]_input_1_0 ),
        .Q(\dffre_int_stage[1].int_inst.data_out[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000101010101011101111111)
    ) \lut__189_  (
        .in({
            \lut__189__input_0_4 ,
            \lut__189__input_0_3 ,
            \lut__189__input_0_2 ,
            \lut__189__input_0_1 ,
            \lut__189__input_0_0 
         }),
        .out(\lut__189__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1001101000000000010110010000000001100101000000001010011000000000)
    ) \lut__030_  (
        .in({
            \lut__030__input_0_5 ,
            \lut__030__input_0_4 ,
            \lut__030__input_0_3 ,
            \lut__030__input_0_2 ,
            \lut__030__input_0_1 ,
            \lut__030__input_0_0 
         }),
        .out(\lut__030__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000011000101110001011100111111)
    ) \lut__181_  (
        .in({
            \lut__181__input_0_4 ,
            \lut__181__input_0_3 ,
            \lut__181__input_0_2 ,
            \lut__181__input_0_1 ,
            \lut__181__input_0_0 
         }),
        .out(\lut__181__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1001010100000000101010010000000001101010000000000101011000000000)
    ) \lut__031_  (
        .in({
            \lut__031__input_0_5 ,
            \lut__031__input_0_4 ,
            \lut__031__input_0_3 ,
            \lut__031__input_0_2 ,
            \lut__031__input_0_1 ,
            \lut__031__input_0_0 
         }),
        .out(\lut__031__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[2].int_inst.data_out[7]  (
        .C(\dffre_int_stage[2].int_inst.data_out[7]_clock_0_0 ),
        .D(\dffre_int_stage[2].int_inst.data_out[7]_input_0_0 ),
        .E(\dffre_int_stage[2].int_inst.data_out[7]_input_2_0 ),
        .R(\dffre_int_stage[2].int_inst.data_out[7]_input_1_0 ),
        .Q(\dffre_int_stage[2].int_inst.data_out[7]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1100001101101001000000000000000001101001001111000000000000000000)
    ) \lut__018_  (
        .in({
            \lut__018__input_0_5 ,
            \lut__018__input_0_4 ,
            \lut__018__input_0_3 ,
            \lut__018__input_0_2 ,
            \lut__018__input_0_1 ,
            \lut__018__input_0_0 
         }),
        .out(\lut__018__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[1].int_inst.data_out[6]  (
        .C(\dffre_int_stage[1].int_inst.data_out[6]_clock_0_0 ),
        .D(\dffre_int_stage[1].int_inst.data_out[6]_input_0_0 ),
        .E(\dffre_int_stage[1].int_inst.data_out[6]_input_2_0 ),
        .R(\dffre_int_stage[1].int_inst.data_out[6]_input_1_0 ),
        .Q(\dffre_int_stage[1].int_inst.data_out[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000010000010000000100000000010)
    ) \lut__019_  (
        .in({
            \lut__019__input_0_4 ,
            \lut__019__input_0_3 ,
            1'bX,
            \lut__019__input_0_1 ,
            \lut__019__input_0_0 
         }),
        .out(\lut__019__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[1].int_inst.data_out[7]  (
        .C(\dffre_int_stage[1].int_inst.data_out[7]_clock_0_0 ),
        .D(\dffre_int_stage[1].int_inst.data_out[7]_input_0_0 ),
        .E(\dffre_int_stage[1].int_inst.data_out[7]_input_2_0 ),
        .R(\dffre_int_stage[1].int_inst.data_out[7]_input_1_0 ),
        .Q(\dffre_int_stage[1].int_inst.data_out[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010111011101110001000100010111)
    ) \lut__182_  (
        .in({
            \lut__182__input_0_4 ,
            \lut__182__input_0_3 ,
            \lut__182__input_0_2 ,
            \lut__182__input_0_1 ,
            \lut__182__input_0_0 
         }),
        .out(\lut__182__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11100000111100001110000011100000)
    ) \lut__171_  (
        .in({
            \lut__171__input_0_4 ,
            \lut__171__input_0_3 ,
            \lut__171__input_0_2 ,
            \lut__171__input_0_1 ,
            \lut__171__input_0_0 
         }),
        .out(\lut__171__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10010101011010100000000000000000)
    ) \lut__007_  (
        .in({
            \lut__007__input_0_4 ,
            \lut__007__input_0_3 ,
            \lut__007__input_0_2 ,
            \lut__007__input_0_1 ,
            \lut__007__input_0_0 
         }),
        .out(\lut__007__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[0].int_inst.data_out[6]  (
        .C(\dffre_int_stage[0].int_inst.data_out[6]_clock_0_0 ),
        .D(\dffre_int_stage[0].int_inst.data_out[6]_input_0_0 ),
        .E(\dffre_int_stage[0].int_inst.data_out[6]_input_2_0 ),
        .R(\dffre_int_stage[0].int_inst.data_out[6]_input_1_0 ),
        .Q(\dffre_int_stage[0].int_inst.data_out[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001000000000000000101)
    ) \lut__000_  (
        .in({
            \lut__000__input_0_4 ,
            1'bX,
            1'bX,
            \lut__000__input_0_1 ,
            1'bX
         }),
        .out(\lut__000__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut__008_  (
        .in({
            1'bX,
            1'bX,
            1'bX,
            \lut__008__input_0_1 ,
            \lut__008__input_0_0 
         }),
        .out(\lut__008__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[0].int_inst.data_out[7]  (
        .C(\dffre_int_stage[0].int_inst.data_out[7]_clock_0_0 ),
        .D(\dffre_int_stage[0].int_inst.data_out[7]_input_0_0 ),
        .E(\dffre_int_stage[0].int_inst.data_out[7]_input_2_0 ),
        .R(\dffre_int_stage[0].int_inst.data_out[7]_input_1_0 ),
        .Q(\dffre_int_stage[0].int_inst.data_out[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000100010000000100000000000100)
    ) \lut__113_  (
        .in({
            \lut__113__input_0_4 ,
            \lut__113__input_0_3 ,
            \lut__113__input_0_2 ,
            \lut__113__input_0_1 ,
            1'bX
         }),
        .out(\lut__113__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[3].comb_inst.data_out[5]  (
        .C(\dffre_comb_stage[3].comb_inst.data_out[5]_clock_0_0 ),
        .D(\dffre_comb_stage[3].comb_inst.data_out[5]_input_0_0 ),
        .E(\dffre_comb_stage[3].comb_inst.data_out[5]_input_2_0 ),
        .R(\dffre_comb_stage[3].comb_inst.data_out[5]_input_1_0 ),
        .Q(\dffre_comb_stage[3].comb_inst.data_out[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11101000101000000000000000000000)
    ) \lut__165_  (
        .in({
            \lut__165__input_0_4 ,
            \lut__165__input_0_3 ,
            \lut__165__input_0_2 ,
            \lut__165__input_0_1 ,
            \lut__165__input_0_0 
         }),
        .out(\lut__165__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001111101011101000)
    ) \lut__164_  (
        .in({
            1'bX,
            \lut__164__input_0_3 ,
            \lut__164__input_0_2 ,
            \lut__164__input_0_1 ,
            \lut__164__input_0_0 
         }),
        .out(\lut__164__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000010001001000100010000100010001000100100010001000010001001000)
    ) \lut__020_  (
        .in({
            \lut__020__input_0_5 ,
            \lut__020__input_0_4 ,
            \lut__020__input_0_3 ,
            \lut__020__input_0_2 ,
            \lut__020__input_0_1 ,
            \lut__020__input_0_0 
         }),
        .out(\lut__020__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[1].int_inst.data_out[8]  (
        .C(\dffre_int_stage[1].int_inst.data_out[8]_clock_0_0 ),
        .D(\dffre_int_stage[1].int_inst.data_out[8]_input_0_0 ),
        .E(\dffre_int_stage[1].int_inst.data_out[8]_input_2_0 ),
        .R(\dffre_int_stage[1].int_inst.data_out[8]_input_1_0 ),
        .Q(\dffre_int_stage[1].int_inst.data_out[8]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0011110001101001011010011100001111001100001100110011001100110011)
    ) \lut__172_  (
        .in({
            \lut__172__input_0_5 ,
            \lut__172__input_0_4 ,
            \lut__172__input_0_3 ,
            \lut__172__input_0_2 ,
            \lut__172__input_0_1 ,
            \lut__172__input_0_0 
         }),
        .out(\lut__172__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0010110100000000111100000000000011010010000000001111000000000000)
    ) \lut__009_  (
        .in({
            \lut__009__input_0_5 ,
            \lut__009__input_0_4 ,
            \lut__009__input_0_3 ,
            \lut__009__input_0_2 ,
            \lut__009__input_0_1 ,
            \lut__009__input_0_0 
         }),
        .out(\lut__009__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[0].int_inst.data_out[8]  (
        .C(\dffre_int_stage[0].int_inst.data_out[8]_clock_0_0 ),
        .D(\dffre_int_stage[0].int_inst.data_out[8]_input_0_0 ),
        .E(\dffre_int_stage[0].int_inst.data_out[8]_input_2_0 ),
        .R(\dffre_int_stage[0].int_inst.data_out[8]_input_1_0 ),
        .Q(\dffre_int_stage[0].int_inst.data_out[8]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000100000000000011110000111100000001000000010000111100001111)
    ) \lut__168_  (
        .in({
            \lut__168__input_0_5 ,
            \lut__168__input_0_4 ,
            \lut__168__input_0_3 ,
            \lut__168__input_0_2 ,
            \lut__168__input_0_1 ,
            \lut__168__input_0_0 
         }),
        .out(\lut__168__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000001000)
    ) \lut__098_  (
        .in({
            1'bX,
            1'bX,
            1'bX,
            \lut__098__input_0_1 ,
            \lut__098__input_0_0 
         }),
        .out(\lut__098__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[2].comb_inst.data_reg[0][0]  (
        .C(\dffre_comb_stage[2].comb_inst.data_reg[0][0]_clock_0_0 ),
        .D(\dffre_comb_stage[2].comb_inst.data_reg[0][0]_input_0_0 ),
        .E(\dffre_comb_stage[2].comb_inst.data_reg[0][0]_input_2_0 ),
        .R(\dffre_comb_stage[2].comb_inst.data_reg[0][0]_input_1_0 ),
        .Q(\dffre_comb_stage[2].comb_inst.data_reg[0][0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000101000)
    ) \lut__087_  (
        .in({
            1'bX,
            1'bX,
            \lut__087__input_0_2 ,
            \lut__087__input_0_1 ,
            \lut__087__input_0_0 
         }),
        .out(\lut__087__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[2].comb_inst.data_out[0]  (
        .C(\dffre_comb_stage[2].comb_inst.data_out[0]_clock_0_0 ),
        .D(\dffre_comb_stage[2].comb_inst.data_out[0]_input_0_0 ),
        .E(\dffre_comb_stage[2].comb_inst.data_out[0]_input_2_0 ),
        .R(\dffre_comb_stage[2].comb_inst.data_out[0]_input_1_0 ),
        .Q(\dffre_comb_stage[2].comb_inst.data_out[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut__089_  (
        .in({
            \lut__089__input_0_4 ,
            1'bX,
            1'bX,
            1'bX,
            \lut__089__input_0_0 
         }),
        .out(\lut__089__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[2].comb_inst.data_out[2]  (
        .C(\dffre_comb_stage[2].comb_inst.data_out[2]_clock_0_0 ),
        .D(\dffre_comb_stage[2].comb_inst.data_out[2]_input_0_0 ),
        .E(\dffre_comb_stage[2].comb_inst.data_out[2]_input_2_0 ),
        .R(\dffre_comb_stage[2].comb_inst.data_out[2]_input_1_0 ),
        .Q(\dffre_comb_stage[2].comb_inst.data_out[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100000000000000000000)
    ) \lut__119_  (
        .in({
            \lut__119__input_0_4 ,
            1'bX,
            \lut__119__input_0_2 ,
            1'bX,
            1'bX
         }),
        .out(\lut__119__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[3].comb_inst.data_reg[0][0]  (
        .C(\dffre_comb_stage[3].comb_inst.data_reg[0][0]_clock_0_0 ),
        .D(\dffre_comb_stage[3].comb_inst.data_reg[0][0]_input_0_0 ),
        .E(\dffre_comb_stage[3].comb_inst.data_reg[0][0]_input_2_0 ),
        .R(\dffre_comb_stage[3].comb_inst.data_reg[0][0]_input_1_0 ),
        .Q(\dffre_comb_stage[3].comb_inst.data_reg[0][0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000001000000000000)
    ) \lut__122_  (
        .in({
            1'bX,
            \lut__122__input_0_3 ,
            \lut__122__input_0_2 ,
            1'bX,
            1'bX
         }),
        .out(\lut__122__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[3].comb_inst.data_reg[0][3]  (
        .C(\dffre_comb_stage[3].comb_inst.data_reg[0][3]_clock_0_0 ),
        .D(\dffre_comb_stage[3].comb_inst.data_reg[0][3]_input_0_0 ),
        .E(\dffre_comb_stage[3].comb_inst.data_reg[0][3]_input_2_0 ),
        .R(\dffre_comb_stage[3].comb_inst.data_reg[0][3]_input_1_0 ),
        .Q(\dffre_comb_stage[3].comb_inst.data_reg[0][3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000100000)
    ) \lut__121_  (
        .in({
            1'bX,
            1'bX,
            \lut__121__input_0_2 ,
            1'bX,
            \lut__121__input_0_0 
         }),
        .out(\lut__121__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[3].comb_inst.data_reg[0][2]  (
        .C(\dffre_comb_stage[3].comb_inst.data_reg[0][2]_clock_0_0 ),
        .D(\dffre_comb_stage[3].comb_inst.data_reg[0][2]_input_0_0 ),
        .E(\dffre_comb_stage[3].comb_inst.data_reg[0][2]_input_2_0 ),
        .R(\dffre_comb_stage[3].comb_inst.data_reg[0][2]_input_1_0 ),
        .Q(\dffre_comb_stage[3].comb_inst.data_reg[0][2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100000000000000000000)
    ) \lut__099_  (
        .in({
            \lut__099__input_0_4 ,
            1'bX,
            \lut__099__input_0_2 ,
            1'bX,
            1'bX
         }),
        .out(\lut__099__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[2].comb_inst.data_reg[0][1]  (
        .C(\dffre_comb_stage[2].comb_inst.data_reg[0][1]_clock_0_0 ),
        .D(\dffre_comb_stage[2].comb_inst.data_reg[0][1]_input_0_0 ),
        .E(\dffre_comb_stage[2].comb_inst.data_reg[0][1]_input_2_0 ),
        .R(\dffre_comb_stage[2].comb_inst.data_reg[0][1]_input_1_0 ),
        .Q(\dffre_comb_stage[2].comb_inst.data_reg[0][1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00101101110100100000000000000000)
    ) \lut__088_  (
        .in({
            \lut__088__input_0_4 ,
            \lut__088__input_0_3 ,
            \lut__088__input_0_2 ,
            \lut__088__input_0_1 ,
            \lut__088__input_0_0 
         }),
        .out(\lut__088__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[2].comb_inst.data_out[1]  (
        .C(\dffre_comb_stage[2].comb_inst.data_out[1]_clock_0_0 ),
        .D(\dffre_comb_stage[2].comb_inst.data_out[1]_input_0_0 ),
        .E(\dffre_comb_stage[2].comb_inst.data_out[1]_input_2_0 ),
        .R(\dffre_comb_stage[2].comb_inst.data_out[1]_input_1_0 ),
        .Q(\dffre_comb_stage[2].comb_inst.data_out[1]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000001010000010001010001000001000101000100000100010100000101000)
    ) \lut__112_  (
        .in({
            \lut__112__input_0_5 ,
            \lut__112__input_0_4 ,
            \lut__112__input_0_3 ,
            \lut__112__input_0_2 ,
            \lut__112__input_0_1 ,
            \lut__112__input_0_0 
         }),
        .out(\lut__112__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[3].comb_inst.data_out[4]  (
        .C(\dffre_comb_stage[3].comb_inst.data_out[4]_clock_0_0 ),
        .D(\dffre_comb_stage[3].comb_inst.data_out[4]_input_0_0 ),
        .E(\dffre_comb_stage[3].comb_inst.data_out[4]_input_2_0 ),
        .R(\dffre_comb_stage[3].comb_inst.data_out[4]_input_1_0 ),
        .Q(\dffre_comb_stage[3].comb_inst.data_out[4]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0100010001000100110101000100010011010100110101001101110111010100)
    ) \lut__157_  (
        .in({
            \lut__157__input_0_5 ,
            \lut__157__input_0_4 ,
            \lut__157__input_0_3 ,
            \lut__157__input_0_2 ,
            \lut__157__input_0_1 ,
            \lut__157__input_0_0 
         }),
        .out(\lut__157__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0010111100000000111111110010111100000010000000001111111100000010)
    ) \lut__152_  (
        .in({
            \lut__152__input_0_5 ,
            \lut__152__input_0_4 ,
            \lut__152__input_0_3 ,
            \lut__152__input_0_2 ,
            \lut__152__input_0_1 ,
            \lut__152__input_0_0 
         }),
        .out(\lut__152__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000000000000000000000000)
    ) \lut__120_  (
        .in({
            \lut__120__input_0_4 ,
            \lut__120__input_0_3 ,
            1'bX,
            1'bX,
            1'bX
         }),
        .out(\lut__120__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[3].comb_inst.data_reg[0][1]  (
        .C(\dffre_comb_stage[3].comb_inst.data_reg[0][1]_clock_0_0 ),
        .D(\dffre_comb_stage[3].comb_inst.data_reg[0][1]_input_0_0 ),
        .E(\dffre_comb_stage[3].comb_inst.data_reg[0][1]_input_2_0 ),
        .R(\dffre_comb_stage[3].comb_inst.data_reg[0][1]_input_1_0 ),
        .Q(\dffre_comb_stage[3].comb_inst.data_reg[0][1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000101000000000000000000)
    ) \lut__068_  (
        .in({
            \lut__068__input_0_4 ,
            1'bX,
            \lut__068__input_0_2 ,
            \lut__068__input_0_1 ,
            1'bX
         }),
        .out(\lut__068__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[1].comb_inst.data_out[0]  (
        .C(\dffre_comb_stage[1].comb_inst.data_out[0]_clock_0_0 ),
        .D(\dffre_comb_stage[1].comb_inst.data_out[0]_input_0_0 ),
        .E(\dffre_comb_stage[1].comb_inst.data_out[0]_input_2_0 ),
        .R(\dffre_comb_stage[1].comb_inst.data_out[0]_input_1_0 ),
        .Q(\dffre_comb_stage[1].comb_inst.data_out[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000011100000000000001000)
    ) \lut__186_  (
        .in({
            \lut__186__input_0_4 ,
            1'bX,
            1'bX,
            \lut__186__input_0_1 ,
            \lut__186__input_0_0 
         }),
        .out(\lut__186__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001110111011101000)
    ) \lut__183_  (
        .in({
            1'bX,
            \lut__183__input_0_3 ,
            \lut__183__input_0_2 ,
            \lut__183__input_0_1 ,
            \lut__183__input_0_0 
         }),
        .out(\lut__183__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000011000000000000010010000)
    ) \lut__115_  (
        .in({
            \lut__115__input_0_4 ,
            1'bX,
            \lut__115__input_0_2 ,
            \lut__115__input_0_1 ,
            \lut__115__input_0_0 
         }),
        .out(\lut__115__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[3].comb_inst.data_out[7]  (
        .C(\dffre_comb_stage[3].comb_inst.data_out[7]_clock_0_0 ),
        .D(\dffre_comb_stage[3].comb_inst.data_out[7]_input_0_0 ),
        .E(\dffre_comb_stage[3].comb_inst.data_out[7]_input_2_0 ),
        .R(\dffre_comb_stage[3].comb_inst.data_out[7]_input_1_0 ),
        .Q(\dffre_comb_stage[3].comb_inst.data_out[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000001000000000000)
    ) \lut__125_  (
        .in({
            1'bX,
            \lut__125__input_0_3 ,
            \lut__125__input_0_2 ,
            1'bX,
            1'bX
         }),
        .out(\lut__125__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[3].comb_inst.data_reg[0][6]  (
        .C(\dffre_comb_stage[3].comb_inst.data_reg[0][6]_clock_0_0 ),
        .D(\dffre_comb_stage[3].comb_inst.data_reg[0][6]_input_0_0 ),
        .E(\dffre_comb_stage[3].comb_inst.data_reg[0][6]_input_2_0 ),
        .R(\dffre_comb_stage[3].comb_inst.data_reg[0][6]_input_1_0 ),
        .Q(\dffre_comb_stage[3].comb_inst.data_reg[0][6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001110000010100000110000000000)
    ) \lut__167_  (
        .in({
            \lut__167__input_0_4 ,
            \lut__167__input_0_3 ,
            1'bX,
            \lut__167__input_0_1 ,
            \lut__167__input_0_0 
         }),
        .out(\lut__167__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001111000011100000101000001000)
    ) \lut__169_  (
        .in({
            \lut__169__input_0_4 ,
            \lut__169__input_0_3 ,
            1'bX,
            \lut__169__input_0_1 ,
            \lut__169__input_0_0 
         }),
        .out(\lut__169__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111110011000000111111101110000011110000000000001111100010000000)
    ) \lut__178_  (
        .in({
            \lut__178__input_0_5 ,
            \lut__178__input_0_4 ,
            \lut__178__input_0_3 ,
            \lut__178__input_0_2 ,
            \lut__178__input_0_1 ,
            \lut__178__input_0_0 
         }),
        .out(\lut__178__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000011110000111100000000000011100000000100000001000011100000)
    ) \lut__114_  (
        .in({
            \lut__114__input_0_5 ,
            \lut__114__input_0_4 ,
            \lut__114__input_0_3 ,
            \lut__114__input_0_2 ,
            \lut__114__input_0_1 ,
            \lut__114__input_0_0 
         }),
        .out(\lut__114__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[3].comb_inst.data_out[6]  (
        .C(\dffre_comb_stage[3].comb_inst.data_out[6]_clock_0_0 ),
        .D(\dffre_comb_stage[3].comb_inst.data_out[6]_input_0_0 ),
        .E(\dffre_comb_stage[3].comb_inst.data_out[6]_input_2_0 ),
        .R(\dffre_comb_stage[3].comb_inst.data_out[6]_input_1_0 ),
        .Q(\dffre_comb_stage[3].comb_inst.data_out[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000110000010010000000000000000)
    ) \lut__093_  (
        .in({
            \lut__093__input_0_4 ,
            \lut__093__input_0_3 ,
            1'bX,
            \lut__093__input_0_1 ,
            \lut__093__input_0_0 
         }),
        .out(\lut__093__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[2].comb_inst.data_out[6]  (
        .C(\dffre_comb_stage[2].comb_inst.data_out[6]_clock_0_0 ),
        .D(\dffre_comb_stage[2].comb_inst.data_out[6]_input_0_0 ),
        .E(\dffre_comb_stage[2].comb_inst.data_out[6]_input_2_0 ),
        .R(\dffre_comb_stage[2].comb_inst.data_out[6]_input_1_0 ),
        .Q(\dffre_comb_stage[2].comb_inst.data_out[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100000000000000000000)
    ) \lut__081_  (
        .in({
            \lut__081__input_0_4 ,
            1'bX,
            \lut__081__input_0_2 ,
            1'bX,
            1'bX
         }),
        .out(\lut__081__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[1].comb_inst.data_reg[0][3]  (
        .C(\dffre_comb_stage[1].comb_inst.data_reg[0][3]_clock_0_0 ),
        .D(\dffre_comb_stage[1].comb_inst.data_reg[0][3]_input_0_0 ),
        .E(\dffre_comb_stage[1].comb_inst.data_reg[0][3]_input_2_0 ),
        .R(\dffre_comb_stage[1].comb_inst.data_reg[0][3]_input_1_0 ),
        .Q(\dffre_comb_stage[1].comb_inst.data_reg[0][3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11111011101000101111101010100000)
    ) \lut__187_  (
        .in({
            \lut__187__input_0_4 ,
            \lut__187__input_0_3 ,
            \lut__187__input_0_2 ,
            \lut__187__input_0_1 ,
            \lut__187__input_0_0 
         }),
        .out(\lut__187__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000010001000000000100010000000)
    ) \lut__184_  (
        .in({
            \lut__184__input_0_4 ,
            \lut__184__input_0_3 ,
            \lut__184__input_0_2 ,
            \lut__184__input_0_1 ,
            \lut__184__input_0_0 
         }),
        .out(\lut__184__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut__070_  (
        .in({
            1'bX,
            1'bX,
            \lut__070__input_0_2 ,
            \lut__070__input_0_1 ,
            1'bX
         }),
        .out(\lut__070__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[1].comb_inst.data_out[2]  (
        .C(\dffre_comb_stage[1].comb_inst.data_out[2]_clock_0_0 ),
        .D(\dffre_comb_stage[1].comb_inst.data_out[2]_input_0_0 ),
        .E(\dffre_comb_stage[1].comb_inst.data_out[2]_input_2_0 ),
        .R(\dffre_comb_stage[1].comb_inst.data_out[2]_input_1_0 ),
        .Q(\dffre_comb_stage[1].comb_inst.data_out[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000001000000000000)
    ) \lut__079_  (
        .in({
            1'bX,
            \lut__079__input_0_3 ,
            \lut__079__input_0_2 ,
            1'bX,
            1'bX
         }),
        .out(\lut__079__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[1].comb_inst.data_reg[0][1]  (
        .C(\dffre_comb_stage[1].comb_inst.data_reg[0][1]_clock_0_0 ),
        .D(\dffre_comb_stage[1].comb_inst.data_reg[0][1]_input_0_0 ),
        .E(\dffre_comb_stage[1].comb_inst.data_reg[0][1]_input_2_0 ),
        .R(\dffre_comb_stage[1].comb_inst.data_reg[0][1]_input_1_0 ),
        .Q(\dffre_comb_stage[1].comb_inst.data_reg[0][1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01001000000011001000010011000000)
    ) \lut__052_  (
        .in({
            \lut__052__input_0_4 ,
            \lut__052__input_0_3 ,
            \lut__052__input_0_2 ,
            \lut__052__input_0_1 ,
            \lut__052__input_0_0 
         }),
        .out(\lut__052__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[0].comb_inst.data_out[1]  (
        .C(\dffre_comb_stage[0].comb_inst.data_out[1]_clock_0_0 ),
        .D(\dffre_comb_stage[0].comb_inst.data_out[1]_input_0_0 ),
        .E(\dffre_comb_stage[0].comb_inst.data_out[1]_input_2_0 ),
        .R(\dffre_comb_stage[0].comb_inst.data_out[1]_input_1_0 ),
        .Q(\dffre_comb_stage[0].comb_inst.data_out[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000001000000)
    ) \lut__082_  (
        .in({
            1'bX,
            1'bX,
            \lut__082__input_0_2 ,
            \lut__082__input_0_1 ,
            1'bX
         }),
        .out(\lut__082__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[1].comb_inst.data_reg[0][4]  (
        .C(\dffre_comb_stage[1].comb_inst.data_reg[0][4]_clock_0_0 ),
        .D(\dffre_comb_stage[1].comb_inst.data_reg[0][4]_input_0_0 ),
        .E(\dffre_comb_stage[1].comb_inst.data_reg[0][4]_input_2_0 ),
        .R(\dffre_comb_stage[1].comb_inst.data_reg[0][4]_input_1_0 ),
        .Q(\dffre_comb_stage[1].comb_inst.data_reg[0][4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001000000001000000010000001000)
    ) \lut__054_  (
        .in({
            \lut__054__input_0_4 ,
            \lut__054__input_0_3 ,
            1'bX,
            \lut__054__input_0_1 ,
            \lut__054__input_0_0 
         }),
        .out(\lut__054__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[0].comb_inst.data_out[3]  (
        .C(\dffre_comb_stage[0].comb_inst.data_out[3]_clock_0_0 ),
        .D(\dffre_comb_stage[0].comb_inst.data_out[3]_input_0_0 ),
        .E(\dffre_comb_stage[0].comb_inst.data_out[3]_input_2_0 ),
        .R(\dffre_comb_stage[0].comb_inst.data_out[3]_input_1_0 ),
        .Q(\dffre_comb_stage[0].comb_inst.data_out[3]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1010101001011010011010100101011001010101101001011001010110101001)
    ) \lut__147_  (
        .in({
            \lut__147__input_0_5 ,
            \lut__147__input_0_4 ,
            \lut__147__input_0_3 ,
            \lut__147__input_0_2 ,
            \lut__147__input_0_1 ,
            \lut__147__input_0_0 
         }),
        .out(\lut__147__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000010001001000110000000000110000001100110000001000010001001000)
    ) \lut__055_  (
        .in({
            \lut__055__input_0_5 ,
            \lut__055__input_0_4 ,
            \lut__055__input_0_3 ,
            \lut__055__input_0_2 ,
            \lut__055__input_0_1 ,
            \lut__055__input_0_0 
         }),
        .out(\lut__055__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[0].comb_inst.data_out[4]  (
        .C(\dffre_comb_stage[0].comb_inst.data_out[4]_clock_0_0 ),
        .D(\dffre_comb_stage[0].comb_inst.data_out[4]_input_0_0 ),
        .E(\dffre_comb_stage[0].comb_inst.data_out[4]_input_2_0 ),
        .R(\dffre_comb_stage[0].comb_inst.data_out[4]_input_1_0 ),
        .Q(\dffre_comb_stage[0].comb_inst.data_out[4]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1100011000111001011000111001110011001100001100110110011010011001)
    ) \lut__143_  (
        .in({
            \lut__143__input_0_5 ,
            \lut__143__input_0_4 ,
            \lut__143__input_0_3 ,
            \lut__143__input_0_2 ,
            \lut__143__input_0_1 ,
            \lut__143__input_0_0 
         }),
        .out(\lut__143__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01101001001111000000000000000000)
    ) \lut__069_  (
        .in({
            \lut__069__input_0_4 ,
            \lut__069__input_0_3 ,
            \lut__069__input_0_2 ,
            \lut__069__input_0_1 ,
            \lut__069__input_0_0 
         }),
        .out(\lut__069__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[1].comb_inst.data_out[1]  (
        .C(\dffre_comb_stage[1].comb_inst.data_out[1]_clock_0_0 ),
        .D(\dffre_comb_stage[1].comb_inst.data_out[1]_input_0_0 ),
        .E(\dffre_comb_stage[1].comb_inst.data_out[1]_input_2_0 ),
        .R(\dffre_comb_stage[1].comb_inst.data_out[1]_input_1_0 ),
        .Q(\dffre_comb_stage[1].comb_inst.data_out[1]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1100011011000110001110010011100101100011110001101001110000111001)
    ) \lut__151_  (
        .in({
            \lut__151__input_0_5 ,
            \lut__151__input_0_4 ,
            \lut__151__input_0_3 ,
            \lut__151__input_0_2 ,
            \lut__151__input_0_1 ,
            \lut__151__input_0_0 
         }),
        .out(\lut__151__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000100000000000000000)
    ) \lut__129_  (
        .in({
            \lut__129__input_0_4 ,
            1'bX,
            1'bX,
            1'bX,
            \lut__129__input_0_0 
         }),
        .out(\lut__129__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[3].comb_inst.data_reg[0][10]  (
        .C(\dffre_comb_stage[3].comb_inst.data_reg[0][10]_clock_0_0 ),
        .D(\dffre_comb_stage[3].comb_inst.data_reg[0][10]_input_0_0 ),
        .E(\dffre_comb_stage[3].comb_inst.data_reg[0][10]_input_2_0 ),
        .R(\dffre_comb_stage[3].comb_inst.data_reg[0][10]_input_1_0 ),
        .Q(\dffre_comb_stage[3].comb_inst.data_reg[0][10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001000000000000000000)
    ) \lut__128_  (
        .in({
            \lut__128__input_0_4 ,
            1'bX,
            1'bX,
            \lut__128__input_0_1 ,
            1'bX
         }),
        .out(\lut__128__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[3].comb_inst.data_reg[0][9]  (
        .C(\dffre_comb_stage[3].comb_inst.data_reg[0][9]_clock_0_0 ),
        .D(\dffre_comb_stage[3].comb_inst.data_reg[0][9]_input_0_0 ),
        .E(\dffre_comb_stage[3].comb_inst.data_reg[0][9]_input_2_0 ),
        .R(\dffre_comb_stage[3].comb_inst.data_reg[0][9]_input_1_0 ),
        .Q(\dffre_comb_stage[3].comb_inst.data_reg[0][9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100000000000000000000)
    ) \lut__107_  (
        .in({
            \lut__107__input_0_4 ,
            1'bX,
            \lut__107__input_0_2 ,
            1'bX,
            1'bX
         }),
        .out(\lut__107__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[2].comb_inst.data_reg[0][9]  (
        .C(\dffre_comb_stage[2].comb_inst.data_reg[0][9]_clock_0_0 ),
        .D(\dffre_comb_stage[2].comb_inst.data_reg[0][9]_input_0_0 ),
        .E(\dffre_comb_stage[2].comb_inst.data_reg[0][9]_input_2_0 ),
        .R(\dffre_comb_stage[2].comb_inst.data_reg[0][9]_input_1_0 ),
        .Q(\dffre_comb_stage[2].comb_inst.data_reg[0][9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000001000000)
    ) \lut__106_  (
        .in({
            1'bX,
            1'bX,
            \lut__106__input_0_2 ,
            \lut__106__input_0_1 ,
            1'bX
         }),
        .out(\lut__106__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[2].comb_inst.data_reg[0][8]  (
        .C(\dffre_comb_stage[2].comb_inst.data_reg[0][8]_clock_0_0 ),
        .D(\dffre_comb_stage[2].comb_inst.data_reg[0][8]_input_0_0 ),
        .E(\dffre_comb_stage[2].comb_inst.data_reg[0][8]_input_2_0 ),
        .R(\dffre_comb_stage[2].comb_inst.data_reg[0][8]_input_1_0 ),
        .Q(\dffre_comb_stage[2].comb_inst.data_reg[0][8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000100000)
    ) \lut__103_  (
        .in({
            1'bX,
            1'bX,
            \lut__103__input_0_2 ,
            1'bX,
            \lut__103__input_0_0 
         }),
        .out(\lut__103__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[2].comb_inst.data_reg[0][5]  (
        .C(\dffre_comb_stage[2].comb_inst.data_reg[0][5]_clock_0_0 ),
        .D(\dffre_comb_stage[2].comb_inst.data_reg[0][5]_input_0_0 ),
        .E(\dffre_comb_stage[2].comb_inst.data_reg[0][5]_input_2_0 ),
        .R(\dffre_comb_stage[2].comb_inst.data_reg[0][5]_input_1_0 ),
        .Q(\dffre_comb_stage[2].comb_inst.data_reg[0][5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010000010000000100000000010000)
    ) \lut__073_  (
        .in({
            \lut__073__input_0_4 ,
            \lut__073__input_0_3 ,
            \lut__073__input_0_2 ,
            \lut__073__input_0_1 ,
            1'bX
         }),
        .out(\lut__073__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[1].comb_inst.data_out[5]  (
        .C(\dffre_comb_stage[1].comb_inst.data_out[5]_clock_0_0 ),
        .D(\dffre_comb_stage[1].comb_inst.data_out[5]_input_0_0 ),
        .E(\dffre_comb_stage[1].comb_inst.data_out[5]_input_2_0 ),
        .R(\dffre_comb_stage[1].comb_inst.data_out[5]_input_1_0 ),
        .Q(\dffre_comb_stage[1].comb_inst.data_out[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01001101110011110000110001001101)
    ) \lut__158_  (
        .in({
            \lut__158__input_0_4 ,
            \lut__158__input_0_3 ,
            \lut__158__input_0_2 ,
            \lut__158__input_0_1 ,
            \lut__158__input_0_0 
         }),
        .out(\lut__158__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0010001000100000100010001000101010001000100010100010001000100000)
    ) \lut__092_  (
        .in({
            \lut__092__input_0_5 ,
            \lut__092__input_0_4 ,
            \lut__092__input_0_3 ,
            \lut__092__input_0_2 ,
            \lut__092__input_0_1 ,
            \lut__092__input_0_0 
         }),
        .out(\lut__092__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[2].comb_inst.data_out[5]  (
        .C(\dffre_comb_stage[2].comb_inst.data_out[5]_clock_0_0 ),
        .D(\dffre_comb_stage[2].comb_inst.data_out[5]_input_0_0 ),
        .E(\dffre_comb_stage[2].comb_inst.data_out[5]_input_2_0 ),
        .R(\dffre_comb_stage[2].comb_inst.data_out[5]_input_1_0 ),
        .Q(\dffre_comb_stage[2].comb_inst.data_out[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000000000000000000000000)
    ) \lut__086_  (
        .in({
            \lut__086__input_0_4 ,
            \lut__086__input_0_3 ,
            1'bX,
            1'bX,
            1'bX
         }),
        .out(\lut__086__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[1].comb_inst.data_reg[0][8]  (
        .C(\dffre_comb_stage[1].comb_inst.data_reg[0][8]_clock_0_0 ),
        .D(\dffre_comb_stage[1].comb_inst.data_reg[0][8]_input_0_0 ),
        .E(\dffre_comb_stage[1].comb_inst.data_reg[0][8]_input_2_0 ),
        .R(\dffre_comb_stage[1].comb_inst.data_reg[0][8]_input_1_0 ),
        .Q(\dffre_comb_stage[1].comb_inst.data_reg[0][8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001000000000000000000)
    ) \lut__085_  (
        .in({
            \lut__085__input_0_4 ,
            1'bX,
            1'bX,
            \lut__085__input_0_1 ,
            1'bX
         }),
        .out(\lut__085__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[1].comb_inst.data_reg[0][7]  (
        .C(\dffre_comb_stage[1].comb_inst.data_reg[0][7]_clock_0_0 ),
        .D(\dffre_comb_stage[1].comb_inst.data_reg[0][7]_input_0_0 ),
        .E(\dffre_comb_stage[1].comb_inst.data_reg[0][7]_input_2_0 ),
        .R(\dffre_comb_stage[1].comb_inst.data_reg[0][7]_input_1_0 ),
        .Q(\dffre_comb_stage[1].comb_inst.data_reg[0][7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11101010100000000000000000000000)
    ) \lut__166_  (
        .in({
            \lut__166__input_0_4 ,
            \lut__166__input_0_3 ,
            \lut__166__input_0_2 ,
            \lut__166__input_0_1 ,
            \lut__166__input_0_0 
         }),
        .out(\lut__166__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000001101010111)
    ) \lut__162_  (
        .in({
            1'bX,
            \lut__162__input_0_3 ,
            \lut__162__input_0_2 ,
            \lut__162__input_0_1 ,
            \lut__162__input_0_0 
         }),
        .out(\lut__162__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001000000000100000001000001000)
    ) \lut__111_  (
        .in({
            \lut__111__input_0_4 ,
            \lut__111__input_0_3 ,
            1'bX,
            \lut__111__input_0_1 ,
            \lut__111__input_0_0 
         }),
        .out(\lut__111__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[3].comb_inst.data_out[3]  (
        .C(\dffre_comb_stage[3].comb_inst.data_out[3]_clock_0_0 ),
        .D(\dffre_comb_stage[3].comb_inst.data_out[3]_input_0_0 ),
        .E(\dffre_comb_stage[3].comb_inst.data_out[3]_input_2_0 ),
        .R(\dffre_comb_stage[3].comb_inst.data_out[3]_input_1_0 ),
        .Q(\dffre_comb_stage[3].comb_inst.data_out[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut__110_  (
        .in({
            1'bX,
            1'bX,
            \lut__110__input_0_2 ,
            1'bX,
            \lut__110__input_0_0 
         }),
        .out(\lut__110__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[3].comb_inst.data_out[2]  (
        .C(\dffre_comb_stage[3].comb_inst.data_out[2]_clock_0_0 ),
        .D(\dffre_comb_stage[3].comb_inst.data_out[2]_input_0_0 ),
        .E(\dffre_comb_stage[3].comb_inst.data_out[2]_input_2_0 ),
        .R(\dffre_comb_stage[3].comb_inst.data_out[2]_input_1_0 ),
        .Q(\dffre_comb_stage[3].comb_inst.data_out[2]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000100010000100100001000100010001000100010010000100100010001000)
    ) \lut__044_  (
        .in({
            \lut__044__input_0_5 ,
            \lut__044__input_0_4 ,
            \lut__044__input_0_3 ,
            \lut__044__input_0_2 ,
            \lut__044__input_0_1 ,
            \lut__044__input_0_0 
         }),
        .out(\lut__044__output_0_0 )
    );

    dffre #(
    ) \dffre_data_out[7]  (
        .C(\dffre_data_out[7]_clock_0_0 ),
        .D(\dffre_data_out[7]_input_0_0 ),
        .E(\dffre_data_out[7]_input_2_0 ),
        .R(\dffre_data_out[7]_input_1_0 ),
        .Q(\dffre_data_out[7]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111111111110111111001111100011110000111000001100000010000000)
    ) \lut__136_  (
        .in({
            \lut__136__input_0_5 ,
            \lut__136__input_0_4 ,
            \lut__136__input_0_3 ,
            \lut__136__input_0_2 ,
            \lut__136__input_0_1 ,
            \lut__136__input_0_0 
         }),
        .out(\lut__136__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11110000110000001110000011000000)
    ) \lut__137_  (
        .in({
            \lut__137__input_0_4 ,
            \lut__137__input_0_3 ,
            \lut__137__input_0_2 ,
            \lut__137__input_0_1 ,
            \lut__137__input_0_0 
         }),
        .out(\lut__137__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'bX,
            1'bX,
            1'bX,
            1'bX,
            1'bX
         }),
        .out(\lut_$true_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1100001100111100000000000000000010010110001111000000000000000000)
    ) \lut__042_  (
        .in({
            \lut__042__input_0_5 ,
            \lut__042__input_0_4 ,
            \lut__042__input_0_3 ,
            \lut__042__input_0_2 ,
            \lut__042__input_0_1 ,
            \lut__042__input_0_0 
         }),
        .out(\lut__042__output_0_0 )
    );

    dffre #(
    ) \dffre_data_out[5]  (
        .C(\dffre_data_out[5]_clock_0_0 ),
        .D(\dffre_data_out[5]_input_0_0 ),
        .E(\dffre_data_out[5]_input_2_0 ),
        .R(\dffre_data_out[5]_input_1_0 ),
        .Q(\dffre_data_out[5]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1001100110100101011001100101101000000000000000000000000000000000)
    ) \lut__047_  (
        .in({
            \lut__047__input_0_5 ,
            \lut__047__input_0_4 ,
            \lut__047__input_0_3 ,
            \lut__047__input_0_2 ,
            \lut__047__input_0_1 ,
            \lut__047__input_0_0 
         }),
        .out(\lut__047__output_0_0 )
    );

    dffre #(
    ) \dffre_data_out[10]  (
        .C(\dffre_data_out[10]_clock_0_0 ),
        .D(\dffre_data_out[10]_input_0_0 ),
        .E(\dffre_data_out[10]_input_2_0 ),
        .R(\dffre_data_out[10]_input_1_0 ),
        .Q(\dffre_data_out[10]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111011111010111111001111000011101110101010101100110000000000)
    ) \lut__135_  (
        .in({
            \lut__135__input_0_5 ,
            \lut__135__input_0_4 ,
            \lut__135__input_0_3 ,
            \lut__135__input_0_2 ,
            \lut__135__input_0_1 ,
            \lut__135__input_0_0 
         }),
        .out(\lut__135__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001111100010001000)
    ) \lut__132_  (
        .in({
            1'bX,
            \lut__132__input_0_3 ,
            \lut__132__input_0_2 ,
            \lut__132__input_0_1 ,
            \lut__132__input_0_0 
         }),
        .out(\lut__132__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001110111011101000)
    ) \lut__133_  (
        .in({
            1'bX,
            \lut__133__input_0_3 ,
            \lut__133__input_0_2 ,
            \lut__133__input_0_1 ,
            \lut__133__input_0_0 
         }),
        .out(\lut__133__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01000000000001000000010001000000)
    ) \lut__043_  (
        .in({
            \lut__043__input_0_4 ,
            \lut__043__input_0_3 ,
            \lut__043__input_0_2 ,
            \lut__043__input_0_1 ,
            1'bX
         }),
        .out(\lut__043__output_0_0 )
    );

    dffre #(
    ) \dffre_data_out[6]  (
        .C(\dffre_data_out[6]_clock_0_0 ),
        .D(\dffre_data_out[6]_input_0_0 ),
        .E(\dffre_data_out[6]_input_2_0 ),
        .R(\dffre_data_out[6]_input_1_0 ),
        .Q(\dffre_data_out[6]_output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[2].int_inst.data_out[1]  (
        .C(\dffre_int_stage[2].int_inst.data_out[1]_clock_0_0 ),
        .D(\dffre_int_stage[2].int_inst.data_out[1]_input_0_0 ),
        .E(\dffre_int_stage[2].int_inst.data_out[1]_input_2_0 ),
        .R(\dffre_int_stage[2].int_inst.data_out[1]_input_1_0 ),
        .Q(\dffre_int_stage[2].int_inst.data_out[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10100000100100000110000010100000)
    ) \lut__050_  (
        .in({
            \lut__050__input_0_4 ,
            \lut__050__input_0_3 ,
            \lut__050__input_0_2 ,
            \lut__050__input_0_1 ,
            \lut__050__input_0_0 
         }),
        .out(\lut__050__output_0_0 )
    );

    dffre #(
    ) \dffre_data_out[13]  (
        .C(\dffre_data_out[13]_clock_0_0 ),
        .D(\dffre_data_out[13]_input_0_0 ),
        .E(\dffre_data_out[13]_input_2_0 ),
        .R(\dffre_data_out[13]_input_1_0 ),
        .Q(\dffre_data_out[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01000000000100000001000001000000)
    ) \lut__049_  (
        .in({
            \lut__049__input_0_4 ,
            \lut__049__input_0_3 ,
            \lut__049__input_0_2 ,
            \lut__049__input_0_1 ,
            1'bX
         }),
        .out(\lut__049__output_0_0 )
    );

    dffre #(
    ) \dffre_data_out[12]  (
        .C(\dffre_data_out[12]_clock_0_0 ),
        .D(\dffre_data_out[12]_input_0_0 ),
        .E(\dffre_data_out[12]_input_2_0 ),
        .R(\dffre_data_out[12]_input_1_0 ),
        .Q(\dffre_data_out[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11111010111110101010000011101000)
    ) \lut__142_  (
        .in({
            \lut__142__input_0_4 ,
            \lut__142__input_0_3 ,
            \lut__142__input_0_2 ,
            \lut__142__input_0_1 ,
            \lut__142__input_0_0 
         }),
        .out(\lut__142__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00100000000100000001000000100000)
    ) \lut__045_  (
        .in({
            \lut__045__input_0_4 ,
            \lut__045__input_0_3 ,
            \lut__045__input_0_2 ,
            1'bX,
            \lut__045__input_0_0 
         }),
        .out(\lut__045__output_0_0 )
    );

    dffre #(
    ) \dffre_data_out[8]  (
        .C(\dffre_data_out[8]_clock_0_0 ),
        .D(\dffre_data_out[8]_input_0_0 ),
        .E(\dffre_data_out[8]_input_2_0 ),
        .R(\dffre_data_out[8]_input_1_0 ),
        .Q(\dffre_data_out[8]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1010010110101001010110100101011000000000000000000000000000000000)
    ) \lut__048_  (
        .in({
            \lut__048__input_0_5 ,
            \lut__048__input_0_4 ,
            \lut__048__input_0_3 ,
            \lut__048__input_0_2 ,
            \lut__048__input_0_1 ,
            \lut__048__input_0_0 
         }),
        .out(\lut__048__output_0_0 )
    );

    dffre #(
    ) \dffre_data_out[11]  (
        .C(\dffre_data_out[11]_clock_0_0 ),
        .D(\dffre_data_out[11]_input_0_0 ),
        .E(\dffre_data_out[11]_input_2_0 ),
        .R(\dffre_data_out[11]_input_1_0 ),
        .Q(\dffre_data_out[11]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1001100110010110100101100110011000000000000000000000000000000000)
    ) \lut__046_  (
        .in({
            \lut__046__input_0_5 ,
            \lut__046__input_0_4 ,
            \lut__046__input_0_3 ,
            \lut__046__input_0_2 ,
            \lut__046__input_0_1 ,
            \lut__046__input_0_0 
         }),
        .out(\lut__046__output_0_0 )
    );

    dffre #(
    ) \dffre_data_out[9]  (
        .C(\dffre_data_out[9]_clock_0_0 ),
        .D(\dffre_data_out[9]_input_0_0 ),
        .E(\dffre_data_out[9]_input_2_0 ),
        .R(\dffre_data_out[9]_input_1_0 ),
        .Q(\dffre_data_out[9]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1001100110011001100111111001111110011001111111111001111111111111)
    ) \lut__140_  (
        .in({
            \lut__140__input_0_5 ,
            \lut__140__input_0_4 ,
            \lut__140__input_0_3 ,
            \lut__140__input_0_2 ,
            \lut__140__input_0_1 ,
            \lut__140__input_0_0 
         }),
        .out(\lut__140__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000111111100000000011100000)
    ) \lut__139_  (
        .in({
            \lut__139__input_0_4 ,
            1'bX,
            \lut__139__input_0_2 ,
            \lut__139__input_0_1 ,
            \lut__139__input_0_0 
         }),
        .out(\lut__139__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000111110000000000010000000)
    ) \lut__138_  (
        .in({
            \lut__138__input_0_4 ,
            1'bX,
            \lut__138__input_0_2 ,
            \lut__138__input_0_1 ,
            \lut__138__input_0_0 
         }),
        .out(\lut__138__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111011111010111010101010101010101000101000001000000000000000)
    ) \lut__141_  (
        .in({
            \lut__141__input_0_5 ,
            \lut__141__input_0_4 ,
            \lut__141__input_0_3 ,
            \lut__141__input_0_2 ,
            \lut__141__input_0_1 ,
            \lut__141__input_0_0 
         }),
        .out(\lut__141__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11010000011100000010000010000000)
    ) \lut__011_  (
        .in({
            \lut__011__input_0_4 ,
            \lut__011__input_0_3 ,
            \lut__011__input_0_2 ,
            \lut__011__input_0_1 ,
            \lut__011__input_0_0 
         }),
        .out(\lut__011__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[0].int_inst.data_out[10]  (
        .C(\dffre_int_stage[0].int_inst.data_out[10]_clock_0_0 ),
        .D(\dffre_int_stage[0].int_inst.data_out[10]_input_0_0 ),
        .E(\dffre_int_stage[0].int_inst.data_out[10]_input_2_0 ),
        .R(\dffre_int_stage[0].int_inst.data_out[10]_input_1_0 ),
        .Q(\dffre_int_stage[0].int_inst.data_out[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001000010001001000)
    ) \lut__022_  (
        .in({
            1'bX,
            \lut__022__input_0_3 ,
            \lut__022__input_0_2 ,
            \lut__022__input_0_1 ,
            \lut__022__input_0_0 
         }),
        .out(\lut__022__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[1].int_inst.data_out[10]  (
        .C(\dffre_int_stage[1].int_inst.data_out[10]_clock_0_0 ),
        .D(\dffre_int_stage[1].int_inst.data_out[10]_input_0_0 ),
        .E(\dffre_int_stage[1].int_inst.data_out[10]_input_2_0 ),
        .R(\dffre_int_stage[1].int_inst.data_out[10]_input_1_0 ),
        .Q(\dffre_int_stage[1].int_inst.data_out[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10001100110001000100000000001000)
    ) \lut__023_  (
        .in({
            \lut__023__input_0_4 ,
            \lut__023__input_0_3 ,
            \lut__023__input_0_2 ,
            \lut__023__input_0_1 ,
            \lut__023__input_0_0 
         }),
        .out(\lut__023__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[1].int_inst.data_out[11]  (
        .C(\dffre_int_stage[1].int_inst.data_out[11]_clock_0_0 ),
        .D(\dffre_int_stage[1].int_inst.data_out[11]_input_0_0 ),
        .E(\dffre_int_stage[1].int_inst.data_out[11]_input_2_0 ),
        .R(\dffre_int_stage[1].int_inst.data_out[11]_input_1_0 ),
        .Q(\dffre_int_stage[1].int_inst.data_out[11]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000001100000011000000110101011101010111010101110101011111111111)
    ) \lut__194_  (
        .in({
            \lut__194__input_0_5 ,
            \lut__194__input_0_4 ,
            \lut__194__input_0_3 ,
            \lut__194__input_0_2 ,
            \lut__194__input_0_1 ,
            \lut__194__input_0_0 
         }),
        .out(\lut__194__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010000000000000000000100010001)
    ) \lut__174_  (
        .in({
            \lut__174__input_0_4 ,
            \lut__174__input_0_3 ,
            \lut__174__input_0_2 ,
            1'bX,
            1'bX
         }),
        .out(\lut__174__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1010000010100000011000000101000001010000010100001001000010100000)
    ) \lut__021_  (
        .in({
            \lut__021__input_0_5 ,
            \lut__021__input_0_4 ,
            \lut__021__input_0_3 ,
            \lut__021__input_0_2 ,
            \lut__021__input_0_1 ,
            \lut__021__input_0_0 
         }),
        .out(\lut__021__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[1].int_inst.data_out[9]  (
        .C(\dffre_int_stage[1].int_inst.data_out[9]_clock_0_0 ),
        .D(\dffre_int_stage[1].int_inst.data_out[9]_input_0_0 ),
        .E(\dffre_int_stage[1].int_inst.data_out[9]_input_2_0 ),
        .R(\dffre_int_stage[1].int_inst.data_out[9]_input_1_0 ),
        .Q(\dffre_int_stage[1].int_inst.data_out[9]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111010101000111010101000000011101110100010001010101000000000)
    ) \lut__195_  (
        .in({
            \lut__195__input_0_5 ,
            \lut__195__input_0_4 ,
            \lut__195__input_0_3 ,
            \lut__195__input_0_2 ,
            \lut__195__input_0_1 ,
            \lut__195__input_0_0 
         }),
        .out(\lut__195__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10101010100000001000000000000000)
    ) \lut__163_  (
        .in({
            \lut__163__input_0_4 ,
            \lut__163__input_0_3 ,
            \lut__163__input_0_2 ,
            \lut__163__input_0_1 ,
            \lut__163__input_0_0 
         }),
        .out(\lut__163__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11001100001110010000000000000000)
    ) \lut__005_  (
        .in({
            \lut__005__input_0_4 ,
            \lut__005__input_0_3 ,
            \lut__005__input_0_2 ,
            \lut__005__input_0_1 ,
            \lut__005__input_0_0 
         }),
        .out(\lut__005__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[0].int_inst.data_out[4]  (
        .C(\dffre_int_stage[0].int_inst.data_out[4]_clock_0_0 ),
        .D(\dffre_int_stage[0].int_inst.data_out[4]_input_0_0 ),
        .E(\dffre_int_stage[0].int_inst.data_out[4]_input_2_0 ),
        .R(\dffre_int_stage[0].int_inst.data_out[4]_input_1_0 ),
        .Q(\dffre_int_stage[0].int_inst.data_out[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10010110010110100000000000000000)
    ) \lut__013_  (
        .in({
            \lut__013__input_0_4 ,
            \lut__013__input_0_3 ,
            \lut__013__input_0_2 ,
            \lut__013__input_0_1 ,
            \lut__013__input_0_0 
         }),
        .out(\lut__013__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[1].int_inst.data_out[1]  (
        .C(\dffre_int_stage[1].int_inst.data_out[1]_clock_0_0 ),
        .D(\dffre_int_stage[1].int_inst.data_out[1]_input_0_0 ),
        .E(\dffre_int_stage[1].int_inst.data_out[1]_input_2_0 ),
        .R(\dffre_int_stage[1].int_inst.data_out[1]_input_1_0 ),
        .Q(\dffre_int_stage[1].int_inst.data_out[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000001000000000000000000)
    ) \lut__012_  (
        .in({
            \lut__012__input_0_4 ,
            \lut__012__input_0_3 ,
            1'bX,
            \lut__012__input_0_1 ,
            1'bX
         }),
        .out(\lut__012__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[1].int_inst.data_out[0]  (
        .C(\dffre_int_stage[1].int_inst.data_out[0]_clock_0_0 ),
        .D(\dffre_int_stage[1].int_inst.data_out[0]_input_0_0 ),
        .E(\dffre_int_stage[1].int_inst.data_out[0]_input_2_0 ),
        .R(\dffre_int_stage[1].int_inst.data_out[0]_input_1_0 ),
        .Q(\dffre_int_stage[1].int_inst.data_out[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01000000000100000001000001000000)
    ) \lut__015_  (
        .in({
            \lut__015__input_0_4 ,
            \lut__015__input_0_3 ,
            \lut__015__input_0_2 ,
            \lut__015__input_0_1 ,
            1'bX
         }),
        .out(\lut__015__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[1].int_inst.data_out[3]  (
        .C(\dffre_int_stage[1].int_inst.data_out[3]_clock_0_0 ),
        .D(\dffre_int_stage[1].int_inst.data_out[3]_input_0_0 ),
        .E(\dffre_int_stage[1].int_inst.data_out[3]_input_2_0 ),
        .R(\dffre_int_stage[1].int_inst.data_out[3]_input_1_0 ),
        .Q(\dffre_int_stage[1].int_inst.data_out[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut__014_  (
        .in({
            1'bX,
            1'bX,
            \lut__014__input_0_2 ,
            1'bX,
            \lut__014__input_0_0 
         }),
        .out(\lut__014__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[1].int_inst.data_out[2]  (
        .C(\dffre_int_stage[1].int_inst.data_out[2]_clock_0_0 ),
        .D(\dffre_int_stage[1].int_inst.data_out[2]_input_0_0 ),
        .E(\dffre_int_stage[1].int_inst.data_out[2]_input_2_0 ),
        .R(\dffre_int_stage[1].int_inst.data_out[2]_input_1_0 ),
        .Q(\dffre_int_stage[1].int_inst.data_out[2]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111110011101000111010001100000011101000111010001100000011000000)
    ) \lut__180_  (
        .in({
            \lut__180__input_0_5 ,
            \lut__180__input_0_4 ,
            \lut__180__input_0_3 ,
            \lut__180__input_0_2 ,
            \lut__180__input_0_1 ,
            \lut__180__input_0_0 
         }),
        .out(\lut__180__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000001000100000000000000000000)
    ) \lut__024_  (
        .in({
            \lut__024__input_0_4 ,
            \lut__024__input_0_3 ,
            \lut__024__input_0_2 ,
            1'bX,
            1'bX
         }),
        .out(\lut__024__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[2].int_inst.data_out[0]  (
        .C(\dffre_int_stage[2].int_inst.data_out[0]_clock_0_0 ),
        .D(\dffre_int_stage[2].int_inst.data_out[0]_input_0_0 ),
        .E(\dffre_int_stage[2].int_inst.data_out[0]_input_2_0 ),
        .R(\dffre_int_stage[2].int_inst.data_out[0]_input_1_0 ),
        .Q(\dffre_int_stage[2].int_inst.data_out[0]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1001000010010000100100000110000010010000011000000110000001100000)
    ) \lut__016_  (
        .in({
            \lut__016__input_0_5 ,
            \lut__016__input_0_4 ,
            \lut__016__input_0_3 ,
            \lut__016__input_0_2 ,
            \lut__016__input_0_1 ,
            \lut__016__input_0_0 
         }),
        .out(\lut__016__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[1].int_inst.data_out[4]  (
        .C(\dffre_int_stage[1].int_inst.data_out[4]_clock_0_0 ),
        .D(\dffre_int_stage[1].int_inst.data_out[4]_input_0_0 ),
        .E(\dffre_int_stage[1].int_inst.data_out[4]_input_2_0 ),
        .R(\dffre_int_stage[1].int_inst.data_out[4]_input_1_0 ),
        .Q(\dffre_int_stage[1].int_inst.data_out[4]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111111110000111110001000000011111000100000001111000000000000)
    ) \lut__188_  (
        .in({
            \lut__188__input_0_5 ,
            \lut__188__input_0_4 ,
            \lut__188__input_0_3 ,
            \lut__188__input_0_2 ,
            \lut__188__input_0_1 ,
            \lut__188__input_0_0 
         }),
        .out(\lut__188__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010100010100000000000000000000)
    ) \lut__001_  (
        .in({
            \lut__001__input_0_4 ,
            \lut__001__input_0_3 ,
            \lut__001__input_0_2 ,
            \lut__001__input_0_1 ,
            1'bX
         }),
        .out(\lut__001__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[0].int_inst.data_out[0]  (
        .C(\dffre_int_stage[0].int_inst.data_out[0]_clock_0_0 ),
        .D(\dffre_int_stage[0].int_inst.data_out[0]_input_0_0 ),
        .E(\dffre_int_stage[0].int_inst.data_out[0]_input_2_0 ),
        .R(\dffre_int_stage[0].int_inst.data_out[0]_input_1_0 ),
        .Q(\dffre_int_stage[0].int_inst.data_out[0]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000100000100010001010001000001000101000100000100010001010001000)
    ) \lut__026_  (
        .in({
            \lut__026__input_0_5 ,
            \lut__026__input_0_4 ,
            \lut__026__input_0_3 ,
            \lut__026__input_0_2 ,
            \lut__026__input_0_1 ,
            \lut__026__input_0_0 
         }),
        .out(\lut__026__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[2].int_inst.data_out[2]  (
        .C(\dffre_int_stage[2].int_inst.data_out[2]_clock_0_0 ),
        .D(\dffre_int_stage[2].int_inst.data_out[2]_input_0_0 ),
        .E(\dffre_int_stage[2].int_inst.data_out[2]_input_2_0 ),
        .R(\dffre_int_stage[2].int_inst.data_out[2]_input_1_0 ),
        .Q(\dffre_int_stage[2].int_inst.data_out[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10010011000000000110110000000000)
    ) \lut__038_  (
        .in({
            \lut__038__input_0_4 ,
            \lut__038__input_0_3 ,
            \lut__038__input_0_2 ,
            \lut__038__input_0_1 ,
            \lut__038__input_0_0 
         }),
        .out(\lut__038__output_0_0 )
    );

    dffre #(
    ) \dffre_data_out[1]  (
        .C(\dffre_data_out[1]_clock_0_0 ),
        .D(\dffre_data_out[1]_input_0_0 ),
        .E(\dffre_data_out[1]_input_2_0 ),
        .R(\dffre_data_out[1]_input_1_0 ),
        .Q(\dffre_data_out[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000001001000000000)
    ) \lut__037_  (
        .in({
            1'bX,
            \lut__037__input_0_3 ,
            \lut__037__input_0_2 ,
            1'bX,
            \lut__037__input_0_0 
         }),
        .out(\lut__037__output_0_0 )
    );

    dffre #(
    ) \dffre_data_out[0]  (
        .C(\dffre_data_out[0]_clock_0_0 ),
        .D(\dffre_data_out[0]_input_0_0 ),
        .E(\dffre_data_out[0]_input_2_0 ),
        .R(\dffre_data_out[0]_input_1_0 ),
        .Q(\dffre_data_out[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001000010001001000)
    ) \lut__040_  (
        .in({
            1'bX,
            \lut__040__input_0_3 ,
            \lut__040__input_0_2 ,
            \lut__040__input_0_1 ,
            \lut__040__input_0_0 
         }),
        .out(\lut__040__output_0_0 )
    );

    dffre #(
    ) \dffre_data_out[3]  (
        .C(\dffre_data_out[3]_clock_0_0 ),
        .D(\dffre_data_out[3]_input_0_0 ),
        .E(\dffre_data_out[3]_input_2_0 ),
        .R(\dffre_data_out[3]_input_1_0 ),
        .Q(\dffre_data_out[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001000000001000000010000001000)
    ) \lut__027_  (
        .in({
            \lut__027__input_0_4 ,
            \lut__027__input_0_3 ,
            1'bX,
            \lut__027__input_0_1 ,
            \lut__027__input_0_0 
         }),
        .out(\lut__027__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[2].int_inst.data_out[3]  (
        .C(\dffre_int_stage[2].int_inst.data_out[3]_clock_0_0 ),
        .D(\dffre_int_stage[2].int_inst.data_out[3]_input_0_0 ),
        .E(\dffre_int_stage[2].int_inst.data_out[3]_input_2_0 ),
        .R(\dffre_int_stage[2].int_inst.data_out[3]_input_1_0 ),
        .Q(\dffre_int_stage[2].int_inst.data_out[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut__039_  (
        .in({
            1'bX,
            1'bX,
            \lut__039__input_0_2 ,
            \lut__039__input_0_1 ,
            1'bX
         }),
        .out(\lut__039__output_0_0 )
    );

    dffre #(
    ) \dffre_data_out[2]  (
        .C(\dffre_data_out[2]_clock_0_0 ),
        .D(\dffre_data_out[2]_input_0_0 ),
        .E(\dffre_data_out[2]_input_2_0 ),
        .R(\dffre_data_out[2]_input_1_0 ),
        .Q(\dffre_data_out[2]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111111101000111111111100000011101000000000001100000000000000)
    ) \lut__131_  (
        .in({
            \lut__131__input_0_5 ,
            \lut__131__input_0_4 ,
            \lut__131__input_0_3 ,
            \lut__131__input_0_2 ,
            \lut__131__input_0_1 ,
            \lut__131__input_0_0 
         }),
        .out(\lut__131__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1001100100000000100101100000000010010110000000000110011000000000)
    ) \lut__028_  (
        .in({
            \lut__028__input_0_5 ,
            \lut__028__input_0_4 ,
            \lut__028__input_0_3 ,
            \lut__028__input_0_2 ,
            \lut__028__input_0_1 ,
            \lut__028__input_0_0 
         }),
        .out(\lut__028__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[2].int_inst.data_out[4]  (
        .C(\dffre_int_stage[2].int_inst.data_out[4]_clock_0_0 ),
        .D(\dffre_int_stage[2].int_inst.data_out[4]_input_0_0 ),
        .E(\dffre_int_stage[2].int_inst.data_out[4]_input_2_0 ),
        .R(\dffre_int_stage[2].int_inst.data_out[4]_input_1_0 ),
        .Q(\dffre_int_stage[2].int_inst.data_out[4]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1100001100000000100101100000000010010110000000000011110000000000)
    ) \lut__041_  (
        .in({
            \lut__041__input_0_5 ,
            \lut__041__input_0_4 ,
            \lut__041__input_0_3 ,
            \lut__041__input_0_2 ,
            \lut__041__input_0_1 ,
            \lut__041__input_0_0 
         }),
        .out(\lut__041__output_0_0 )
    );

    dffre #(
    ) \dffre_data_out[4]  (
        .C(\dffre_data_out[4]_clock_0_0 ),
        .D(\dffre_data_out[4]_input_0_0 ),
        .E(\dffre_data_out[4]_input_2_0 ),
        .R(\dffre_data_out[4]_input_1_0 ),
        .Q(\dffre_data_out[4]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0011011011001001011011001001001100111100110000111100110000110011)
    ) \lut__130_  (
        .in({
            \lut__130__input_0_5 ,
            \lut__130__input_0_4 ,
            \lut__130__input_0_3 ,
            \lut__130__input_0_2 ,
            \lut__130__input_0_1 ,
            \lut__130__input_0_0 
         }),
        .out(\lut__130__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11111111111000001110000000000000)
    ) \lut__134_  (
        .in({
            \lut__134__input_0_4 ,
            \lut__134__input_0_3 ,
            \lut__134__input_0_2 ,
            \lut__134__input_0_1 ,
            \lut__134__input_0_0 
         }),
        .out(\lut__134__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10010101011010100000000000000000)
    ) \lut__025_  (
        .in({
            \lut__025__input_0_4 ,
            \lut__025__input_0_3 ,
            \lut__025__input_0_2 ,
            \lut__025__input_0_1 ,
            \lut__025__input_0_0 
         }),
        .out(\lut__025__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0001000011101000011100001000100011101111000111111000111101110111)
    ) \lut__175_  (
        .in({
            \lut__175__input_0_5 ,
            \lut__175__input_0_4 ,
            \lut__175__input_0_3 ,
            \lut__175__input_0_2 ,
            \lut__175__input_0_1 ,
            \lut__175__input_0_0 
         }),
        .out(\lut__175__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001000000000000001000)
    ) \lut__108_  (
        .in({
            \lut__108__input_0_4 ,
            1'bX,
            1'bX,
            \lut__108__input_0_1 ,
            \lut__108__input_0_0 
         }),
        .out(\lut__108__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[3].comb_inst.data_out[0]  (
        .C(\dffre_comb_stage[3].comb_inst.data_out[0]_clock_0_0 ),
        .D(\dffre_comb_stage[3].comb_inst.data_out[0]_input_0_0 ),
        .E(\dffre_comb_stage[3].comb_inst.data_out[0]_input_2_0 ),
        .R(\dffre_comb_stage[3].comb_inst.data_out[0]_input_1_0 ),
        .Q(\dffre_comb_stage[3].comb_inst.data_out[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01001000100001000000110011000000)
    ) \lut__109_  (
        .in({
            \lut__109__input_0_4 ,
            \lut__109__input_0_3 ,
            \lut__109__input_0_2 ,
            \lut__109__input_0_1 ,
            \lut__109__input_0_0 
         }),
        .out(\lut__109__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[3].comb_inst.data_out[1]  (
        .C(\dffre_comb_stage[3].comb_inst.data_out[1]_clock_0_0 ),
        .D(\dffre_comb_stage[3].comb_inst.data_out[1]_input_0_0 ),
        .E(\dffre_comb_stage[3].comb_inst.data_out[1]_input_2_0 ),
        .R(\dffre_comb_stage[3].comb_inst.data_out[1]_input_1_0 ),
        .Q(\dffre_comb_stage[3].comb_inst.data_out[1]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1011010000101101010010111101001011110000001111000000111111000011)
    ) \lut__159_  (
        .in({
            \lut__159__input_0_5 ,
            \lut__159__input_0_4 ,
            \lut__159__input_0_3 ,
            \lut__159__input_0_2 ,
            \lut__159__input_0_1 ,
            \lut__159__input_0_0 
         }),
        .out(\lut__159__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1100010001001100000010001000000001000100110011001000100000000000)
    ) \lut__002_  (
        .in({
            \lut__002__input_0_5 ,
            \lut__002__input_0_4 ,
            \lut__002__input_0_3 ,
            \lut__002__input_0_2 ,
            \lut__002__input_0_1 ,
            \lut__002__input_0_0 
         }),
        .out(\lut__002__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[0].int_inst.data_out[1]  (
        .C(\dffre_int_stage[0].int_inst.data_out[1]_clock_0_0 ),
        .D(\dffre_int_stage[0].int_inst.data_out[1]_input_0_0 ),
        .E(\dffre_int_stage[0].int_inst.data_out[1]_input_2_0 ),
        .R(\dffre_int_stage[0].int_inst.data_out[1]_input_1_0 ),
        .Q(\dffre_int_stage[0].int_inst.data_out[1]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000011111111000111110000000011101111111100000001000000001111111)
    ) \lut__179_  (
        .in({
            \lut__179__input_0_5 ,
            \lut__179__input_0_4 ,
            \lut__179__input_0_3 ,
            \lut__179__input_0_2 ,
            \lut__179__input_0_1 ,
            \lut__179__input_0_0 
         }),
        .out(\lut__179__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0001000000010001111011111110111001110011011101111000110010001000)
    ) \lut__173_  (
        .in({
            \lut__173__input_0_5 ,
            \lut__173__input_0_4 ,
            \lut__173__input_0_3 ,
            \lut__173__input_0_2 ,
            \lut__173__input_0_1 ,
            \lut__173__input_0_0 
         }),
        .out(\lut__173__output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10010011000000000110110000000000)
    ) \lut__003_  (
        .in({
            \lut__003__input_0_4 ,
            \lut__003__input_0_3 ,
            \lut__003__input_0_2 ,
            \lut__003__input_0_1 ,
            \lut__003__input_0_0 
         }),
        .out(\lut__003__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[0].int_inst.data_out[2]  (
        .C(\dffre_int_stage[0].int_inst.data_out[2]_clock_0_0 ),
        .D(\dffre_int_stage[0].int_inst.data_out[2]_input_0_0 ),
        .E(\dffre_int_stage[0].int_inst.data_out[2]_input_2_0 ),
        .R(\dffre_int_stage[0].int_inst.data_out[2]_input_1_0 ),
        .Q(\dffre_int_stage[0].int_inst.data_out[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000100000)
    ) \lut__066_  (
        .in({
            1'bX,
            1'bX,
            \lut__066__input_0_2 ,
            1'bX,
            \lut__066__input_0_0 
         }),
        .out(\lut__066__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[0].comb_inst.data_reg[0][6]  (
        .C(\dffre_comb_stage[0].comb_inst.data_reg[0][6]_clock_0_0 ),
        .D(\dffre_comb_stage[0].comb_inst.data_reg[0][6]_input_0_0 ),
        .E(\dffre_comb_stage[0].comb_inst.data_reg[0][6]_input_2_0 ),
        .R(\dffre_comb_stage[0].comb_inst.data_reg[0][6]_input_1_0 ),
        .Q(\dffre_comb_stage[0].comb_inst.data_reg[0][6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000100000000000000000)
    ) \lut__065_  (
        .in({
            \lut__065__input_0_4 ,
            1'bX,
            1'bX,
            1'bX,
            \lut__065__input_0_0 
         }),
        .out(\lut__065__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[0].comb_inst.data_reg[0][5]  (
        .C(\dffre_comb_stage[0].comb_inst.data_reg[0][5]_clock_0_0 ),
        .D(\dffre_comb_stage[0].comb_inst.data_reg[0][5]_input_0_0 ),
        .E(\dffre_comb_stage[0].comb_inst.data_reg[0][5]_input_2_0 ),
        .R(\dffre_comb_stage[0].comb_inst.data_reg[0][5]_input_1_0 ),
        .Q(\dffre_comb_stage[0].comb_inst.data_reg[0][5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010100010100000000000000000000)
    ) \lut__006_  (
        .in({
            \lut__006__input_0_4 ,
            \lut__006__input_0_3 ,
            \lut__006__input_0_2 ,
            \lut__006__input_0_1 ,
            1'bX
         }),
        .out(\lut__006__output_0_0 )
    );

    dffre #(
    ) \dffre_int_stage[0].int_inst.data_out[5]  (
        .C(\dffre_int_stage[0].int_inst.data_out[5]_clock_0_0 ),
        .D(\dffre_int_stage[0].int_inst.data_out[5]_input_0_0 ),
        .E(\dffre_int_stage[0].int_inst.data_out[5]_input_2_0 ),
        .R(\dffre_int_stage[0].int_inst.data_out[5]_input_1_0 ),
        .Q(\dffre_int_stage[0].int_inst.data_out[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000100000000000000000)
    ) \lut__100_  (
        .in({
            \lut__100__input_0_4 ,
            1'bX,
            1'bX,
            1'bX,
            \lut__100__input_0_0 
         }),
        .out(\lut__100__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[2].comb_inst.data_reg[0][2]  (
        .C(\dffre_comb_stage[2].comb_inst.data_reg[0][2]_clock_0_0 ),
        .D(\dffre_comb_stage[2].comb_inst.data_reg[0][2]_input_0_0 ),
        .E(\dffre_comb_stage[2].comb_inst.data_reg[0][2]_input_2_0 ),
        .R(\dffre_comb_stage[2].comb_inst.data_reg[0][2]_input_1_0 ),
        .Q(\dffre_comb_stage[2].comb_inst.data_reg[0][2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000001000000000)
    ) \lut__067_  (
        .in({
            1'bX,
            \lut__067__input_0_3 ,
            1'bX,
            1'bX,
            \lut__067__input_0_0 
         }),
        .out(\lut__067__output_0_0 )
    );

    dffre #(
    ) \dffre_comb_stage[0].comb_inst.data_reg[0][7]  (
        .C(\dffre_comb_stage[0].comb_inst.data_reg[0][7]_clock_0_0 ),
        .D(\dffre_comb_stage[0].comb_inst.data_reg[0][7]_input_0_0 ),
        .E(\dffre_comb_stage[0].comb_inst.data_reg[0][7]_input_2_0 ),
        .R(\dffre_comb_stage[0].comb_inst.data_reg[0][7]_input_1_0 ),
        .Q(\dffre_comb_stage[0].comb_inst.data_reg[0][7]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111111101000111111111100000011101000000000001100000000000000)
    ) \lut__185_  (
        .in({
            \lut__185__input_0_5 ,
            \lut__185__input_0_4 ,
            \lut__185__input_0_3 ,
            \lut__185__input_0_2 ,
            \lut__185__input_0_1 ,
            \lut__185__input_0_0 
         }),
        .out(\lut__185__output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111111111100111111111110100011111100000000001110100000000000)
    ) \lut__192_  (
        .in({
            \lut__192__input_0_5 ,
            \lut__192__input_0_4 ,
            \lut__192__input_0_3 ,
            \lut__192__input_0_2 ,
            \lut__192__input_0_1 ,
            \lut__192__input_0_0 
         }),
        .out(\lut__192__output_0_0 )
    );


endmodule
