#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x563a5462dc20 .scope module, "top_tb" "top_tb" 2 4;
 .timescale -9 -11;
P_0x563a5463c750 .param/l "CLOCK_FREQUENCY_HZ" 1 2 16, +C4<00000010110111000110110000000000>;
P_0x563a5463c790 .param/real "CLOCK_TIME_NS" 1 2 17, Cr<m5355555555555800gfc6>; value=20.8333
P_0x563a5463c7d0 .param/l "MICROSECOND" 1 2 11, +C4<00000000000000000000001111101000>;
P_0x563a5463c810 .param/l "MILLISECOND" 1 2 10, +C4<00000000000011110100001001000000>;
P_0x563a5463c850 .param/l "NANOSECOND" 1 2 12, +C4<00000000000000000000000000000001>;
P_0x563a5463c890 .param/l "NANOSECOND_PER_SECOND" 1 2 13, +C4<00111011100110101100101000000000>;
P_0x563a5463c8d0 .param/real "PULSE_WIDTH_NS" 1 2 19, Cr<m5355555555555800gfc5>; value=10.4167
P_0x563a5463c910 .param/l "SECOND" 1 2 9, +C4<00111011100110101100101000000000>;
P_0x563a5463c950 .param/l "SIM_DURATION_NS" 1 2 21, +C4<0000000000000000000000000000000000000000001011011100011011000000>;
v0x563a54674d80_0 .var "eth_rx_clk", 0 0;
v0x563a54674e70_0 .net "eth_tx_clk", 0 0, L_0x563a546766a0;  1 drivers
v0x563a54674f10_0 .net "eth_tx_ctrl", 0 0, L_0x563a54687150;  1 drivers
v0x563a54674fe0_0 .net "eth_tx_data", 3 0, L_0x563a54675ed0;  1 drivers
v0x563a54675080_0 .var "fpga_clk", 0 0;
S_0x563a5463aa50 .scope module, "top" "top" 2 70, 3 1 0, S_0x563a5462dc20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "CLK48";
    .port_info 1 /INPUT 2 "BTN";
    .port_info 2 /OUTPUT 1 "LED";
    .port_info 3 /OUTPUT 1 "PROGRAMN";
    .port_info 4 /INPUT 1 "UART_RX";
    .port_info 5 /OUTPUT 1 "UART_TX";
    .port_info 6 /OUTPUT 1 "ETH_RSTN";
    .port_info 7 /INPUT 1 "ETH_RX_CLK";
    .port_info 8 /INPUT 1 "ETH_RX_CTRL";
    .port_info 9 /INPUT 4 "ETH_RX";
    .port_info 10 /OUTPUT 1 "ETH_TX_CLK";
    .port_info 11 /OUTPUT 1 "ETH_TX_CTRL";
    .port_info 12 /OUTPUT 4 "ETH_TX";
P_0x563a54626120 .param/l "UART_SPEED" 1 3 68, +C4<00000000000000000000000110100000>;
L_0x563a5468b070 .functor AND 1, L_0x563a5468af40, v0x563a5466ed20_0, C4<1>, C4<1>;
o0x7fae82ea9fc8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x563a5466db80_0 .net "BTN", 1 0, o0x7fae82ea9fc8;  0 drivers
v0x563a5466dc80_0 .net "CLK48", 0 0, v0x563a54675080_0;  1 drivers
o0x7fae82ea9ff8 .functor BUFZ 1, C4<z>; HiZ drive
v0x563a5466dd40_0 .net "ETH_RSTN", 0 0, o0x7fae82ea9ff8;  0 drivers
v0x563a5466dde0_0 .net "ETH_RX", 3 0, L_0x563a54675ed0;  alias, 1 drivers
v0x563a5466de80_0 .net "ETH_RX_CLK", 0 0, L_0x563a546766a0;  alias, 1 drivers
v0x563a5466df20_0 .net "ETH_RX_CTRL", 0 0, L_0x563a54687150;  alias, 1 drivers
o0x7fae82eaa028 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x563a5466e010_0 .net "ETH_TX", 3 0, o0x7fae82eaa028;  0 drivers
o0x7fae82eaa058 .functor BUFZ 1, C4<z>; HiZ drive
v0x563a5466e0d0_0 .net "ETH_TX_CLK", 0 0, o0x7fae82eaa058;  0 drivers
o0x7fae82eaa088 .functor BUFZ 1, C4<z>; HiZ drive
v0x563a5466e190_0 .net "ETH_TX_CTRL", 0 0, o0x7fae82eaa088;  0 drivers
o0x7fae82eaa0b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x563a5466e2e0_0 .net "LED", 0 0, o0x7fae82eaa0b8;  0 drivers
o0x7fae82eaa0e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x563a5466e3a0_0 .net "PROGRAMN", 0 0, o0x7fae82eaa0e8;  0 drivers
o0x7fae82eaa118 .functor BUFZ 1, C4<z>; HiZ drive
v0x563a5466e460_0 .net "UART_RX", 0 0, o0x7fae82eaa118;  0 drivers
v0x563a5466e520_0 .net "UART_TX", 0 0, v0x563a5466d620_0;  1 drivers
v0x563a5466e5c0_0 .net *"_ivl_7", 0 0, L_0x563a5468af40;  1 drivers
v0x563a5466e660_0 .net "fifo_empty", 0 0, v0x563a546655f0_0;  1 drivers
v0x563a5466e700_0 .net "fifo_full", 0 0, v0x563a546673e0_0;  1 drivers
v0x563a5466e7a0_0 .net "rgmii_to_uart_data", 7 0, L_0x563a54688a20;  1 drivers
v0x563a5466e970_0 .net "rx_data", 7 0, L_0x563a546883b0;  1 drivers
v0x563a5466ea30_0 .net "rx_dv", 1 0, v0x563a5466c220_0;  1 drivers
v0x563a5466eaf0_0 .net "tx_done", 0 0, v0x563a5466d560_0;  1 drivers
o0x7fae82ea86d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x563a5466eb90_0 .net "uart_read", 0 0, o0x7fae82ea86d8;  0 drivers
v0x563a5466ec80_0 .net "uart_tx_active", 0 0, v0x563a5466d450_0;  1 drivers
v0x563a5466ed20_0 .var "uart_tx_start", 0 0;
E_0x563a5460c9a0 .event posedge, v0x563a54665530_0;
L_0x563a5468adc0 .part v0x563a5466c220_0, 0, 1;
L_0x563a5468af40 .reduce/nor v0x563a546655f0_0;
S_0x563a54638070 .scope module, "rgmii_to_uart" "fifo" 3 42, 4 1 0, S_0x563a5463aa50;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "rdata";
    .port_info 1 /OUTPUT 1 "wfull";
    .port_info 2 /OUTPUT 1 "rempty";
    .port_info 3 /INPUT 8 "wdata";
    .port_info 4 /INPUT 1 "winc";
    .port_info 5 /INPUT 1 "wclk";
    .port_info 6 /INPUT 1 "wrst_n";
    .port_info 7 /INPUT 1 "rinc";
    .port_info 8 /INPUT 1 "rclk";
    .port_info 9 /INPUT 1 "rrst_n";
P_0x563a54641540 .param/l "ADDRSIZE" 0 4 3, +C4<00000000000000000000000000001000>;
P_0x563a54641580 .param/l "DATASIZE" 0 4 2, +C4<00000000000000000000000000001000>;
v0x563a54667a60_0 .net "raddr", 7 0, L_0x563a54688b20;  1 drivers
v0x563a54667b40_0 .net "rclk", 0 0, v0x563a54675080_0;  alias, 1 drivers
v0x563a54667c00_0 .net "rdata", 7 0, L_0x563a54688a20;  alias, 1 drivers
v0x563a54667d00_0 .net "rempty", 0 0, v0x563a546655f0_0;  alias, 1 drivers
v0x563a54667dd0_0 .net "rinc", 0 0, o0x7fae82ea86d8;  alias, 0 drivers
v0x563a54667ec0_0 .net "rptr", 8 0, v0x563a54665910_0;  1 drivers
v0x563a54667f90_0 .var "rq1_wptr", 8 0;
v0x563a54668030_0 .var "rq2_wptr", 8 0;
L_0x7fae82e5f5b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x563a54668100_0 .net "rrst_n", 0 0, L_0x7fae82e5f5b8;  1 drivers
v0x563a546681d0_0 .net "waddr", 7 0, L_0x563a54689870;  1 drivers
v0x563a54668270_0 .net "wclk", 0 0, L_0x563a546766a0;  alias, 1 drivers
v0x563a54668360_0 .net "wdata", 7 0, L_0x563a546883b0;  alias, 1 drivers
v0x563a54668400_0 .net "wfull", 0 0, v0x563a546673e0_0;  alias, 1 drivers
v0x563a546684f0_0 .net "winc", 0 0, L_0x563a5468adc0;  1 drivers
v0x563a546685e0_0 .net "wptr", 8 0, v0x563a546676e0_0;  1 drivers
v0x563a54668680_0 .var "wq1_rptr", 8 0;
v0x563a54668720_0 .var "wq2_rptr", 8 0;
L_0x7fae82e5f570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x563a546687c0_0 .net "wrst_n", 0 0, L_0x7fae82e5f570;  1 drivers
S_0x563a54635690 .scope module, "dpram" "dpram" 4 23, 4 78 0, S_0x563a54638070;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "wclk";
    .port_info 1 /INPUT 1 "wclken";
    .port_info 2 /INPUT 1 "wfull";
    .port_info 3 /INPUT 8 "wdata";
    .port_info 4 /INPUT 8 "waddr";
    .port_info 5 /INPUT 8 "raddr";
    .port_info 6 /OUTPUT 8 "rdata";
P_0x563a54598660 .param/l "ADDRSIZE" 0 4 80, +C4<00000000000000000000000000001000>;
P_0x563a545986a0 .param/l "DATASIZE" 0 4 79, +C4<00000000000000000000000000001000>;
P_0x563a545986e0 .param/l "DEPTH" 1 4 94, +C4<0000000000000000000000000000000100000000>;
L_0x563a54688a20 .functor BUFZ 8, L_0x563a54688840, C4<00000000>, C4<00000000>, C4<00000000>;
v0x563a5464e680_0 .net *"_ivl_0", 7 0, L_0x563a54688840;  1 drivers
v0x563a5464e720_0 .net *"_ivl_2", 9 0, L_0x563a546888e0;  1 drivers
L_0x7fae82e5f330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563a5464cac0_0 .net *"_ivl_5", 1 0, L_0x7fae82e5f330;  1 drivers
v0x563a5464cb90_0 .net "raddr", 7 0, L_0x563a54688b20;  alias, 1 drivers
v0x563a54645af0_0 .net "rdata", 7 0, L_0x563a54688a20;  alias, 1 drivers
v0x563a54645bc0 .array "storage", 255 0, 7 0;
v0x563a54641c70_0 .net "waddr", 7 0, L_0x563a54689870;  alias, 1 drivers
v0x563a546640a0_0 .net "wclk", 0 0, L_0x563a546766a0;  alias, 1 drivers
v0x563a54664160_0 .net "wclken", 0 0, L_0x563a5468adc0;  alias, 1 drivers
v0x563a54664220_0 .net "wdata", 7 0, L_0x563a546883b0;  alias, 1 drivers
v0x563a54664300_0 .net "wfull", 0 0, v0x563a546673e0_0;  alias, 1 drivers
E_0x563a5460bfc0 .event posedge, v0x563a546640a0_0;
L_0x563a54688840 .array/port v0x563a54645bc0, L_0x563a546888e0;
L_0x563a546888e0 .concat [ 8 2 0 0], L_0x563a54688b20, L_0x7fae82e5f330;
S_0x563a546644a0 .scope module, "rptr_empty" "rptr_empty" 4 57, 4 103 0, S_0x563a54638070;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "rempty";
    .port_info 1 /OUTPUT 8 "raddr";
    .port_info 2 /OUTPUT 9 "rptr";
    .port_info 3 /INPUT 9 "rq2_wptr";
    .port_info 4 /INPUT 1 "rinc";
    .port_info 5 /INPUT 1 "rclk";
    .port_info 6 /INPUT 1 "rrst_n";
P_0x563a54664650 .param/l "ADDRSIZE" 0 4 104, +C4<00000000000000000000000000001000>;
L_0x563a54688d20 .functor NOT 9, L_0x563a54688c50, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x7fae82e5f600 .functor BUFT 1, C4<00000000z>, C4<0>, C4<0>, C4<0>;
L_0x563a54688de0 .functor AND 9, L_0x7fae82e5f600, L_0x563a54688d20, C4<111111111>, C4<111111111>;
L_0x563a54688f70 .functor XOR 9, L_0x563a54689410, L_0x563a54689550, C4<000000000>, C4<000000000>;
v0x563a54664710_0 .net *"_ivl_10", 8 0, L_0x563a54688d20;  1 drivers
v0x563a54664810_0 .net *"_ivl_12", 8 0, L_0x563a54688de0;  1 drivers
v0x563a546648f0_0 .net *"_ivl_14", 8 0, L_0x563a54688ed0;  1 drivers
v0x563a546649e0_0 .net *"_ivl_18", 8 0, L_0x563a546891a0;  1 drivers
v0x563a54664ac0_0 .net *"_ivl_2", 8 0, L_0x7fae82e5f600;  1 drivers
L_0x7fae82e5f3c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x563a54664bf0_0 .net *"_ivl_21", 7 0, L_0x7fae82e5f3c0;  1 drivers
v0x563a54664cd0_0 .net *"_ivl_22", 8 0, L_0x563a54689410;  1 drivers
v0x563a54664db0_0 .net *"_ivl_24", 7 0, L_0x563a546892e0;  1 drivers
L_0x7fae82e5f408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563a54664e90_0 .net *"_ivl_26", 0 0, L_0x7fae82e5f408;  1 drivers
v0x563a54664f70_0 .net *"_ivl_28", 8 0, L_0x563a54689550;  1 drivers
L_0x7fae82e5f450 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x563a54665050_0 .net *"_ivl_31", 7 0, L_0x7fae82e5f450;  1 drivers
v0x563a54665130_0 .net *"_ivl_6", 8 0, L_0x563a54688c50;  1 drivers
L_0x7fae82e5f378 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x563a54665210_0 .net *"_ivl_9", 7 0, L_0x7fae82e5f378;  1 drivers
v0x563a546652f0_0 .net "raddr", 7 0, L_0x563a54688b20;  alias, 1 drivers
v0x563a546653b0_0 .var "rbin", 8 0;
v0x563a54665470_0 .net "rbinnext", 0 0, L_0x563a54689080;  1 drivers
v0x563a54665530_0 .net "rclk", 0 0, v0x563a54675080_0;  alias, 1 drivers
v0x563a546655f0_0 .var "rempty", 0 0;
v0x563a546656b0_0 .net "rempty_val", 0 0, L_0x563a54689730;  1 drivers
v0x563a54665770_0 .net "rgraynext", 8 0, L_0x563a54688f70;  1 drivers
v0x563a54665850_0 .net "rinc", 0 0, o0x7fae82ea86d8;  alias, 0 drivers
v0x563a54665910_0 .var "rptr", 8 0;
v0x563a546659f0_0 .net "rq2_wptr", 8 0, v0x563a54668030_0;  1 drivers
v0x563a54665ad0_0 .net "rrst_n", 0 0, L_0x7fae82e5f5b8;  alias, 1 drivers
E_0x563a546549a0/0 .event negedge, v0x563a54665ad0_0;
E_0x563a546549a0/1 .event posedge, v0x563a54665530_0;
E_0x563a546549a0 .event/or E_0x563a546549a0/0, E_0x563a546549a0/1;
L_0x563a54688b20 .part v0x563a546653b0_0, 0, 8;
L_0x563a54688c50 .concat [ 1 8 0 0], v0x563a546655f0_0, L_0x7fae82e5f378;
L_0x563a54688ed0 .arith/sum 9, v0x563a546653b0_0, L_0x563a54688de0;
L_0x563a54689080 .part L_0x563a54688ed0, 0, 1;
L_0x563a546891a0 .concat [ 1 8 0 0], L_0x563a54689080, L_0x7fae82e5f3c0;
L_0x563a546892e0 .part L_0x563a546891a0, 1, 8;
L_0x563a54689410 .concat [ 8 1 0 0], L_0x563a546892e0, L_0x7fae82e5f408;
L_0x563a54689550 .concat [ 1 8 0 0], L_0x563a54689080, L_0x7fae82e5f450;
L_0x563a54689730 .cmp/eq 9, L_0x563a54688f70, v0x563a54668030_0;
S_0x563a54665c70 .scope module, "wptr_full" "wptr_full" 4 66, 4 141 0, S_0x563a54638070;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "wfull";
    .port_info 1 /OUTPUT 8 "waddr";
    .port_info 2 /OUTPUT 9 "wptr";
    .port_info 3 /INPUT 9 "wq2_rptr";
    .port_info 4 /INPUT 1 "winc";
    .port_info 5 /INPUT 1 "wclk";
    .port_info 6 /INPUT 1 "wrst_n";
P_0x563a54665e30 .param/l "ADDRSIZE" 0 4 142, +C4<00000000000000000000000000001000>;
L_0x563a54689bb0 .functor NOT 9, L_0x563a54689b10, C4<000000000>, C4<000000000>, C4<000000000>;
L_0x563a54689c70 .functor AND 9, L_0x563a54689910, L_0x563a54689bb0, C4<111111111>, C4<111111111>;
L_0x563a54689e20 .functor XOR 9, L_0x563a5468a050, L_0x563a54689d80, C4<000000000>, C4<000000000>;
L_0x563a5468a450 .functor XOR 1, L_0x563a5468a220, L_0x563a5468a310, C4<0>, C4<0>;
L_0x563a5468a730 .functor XOR 1, L_0x563a5468a590, L_0x563a5468a630, C4<0>, C4<0>;
L_0x563a5468a7f0 .functor AND 1, L_0x563a5468a450, L_0x563a5468a730, C4<1>, C4<1>;
L_0x563a5468acb0 .functor AND 1, L_0x563a5468a7f0, L_0x563a5468ac10, C4<1>, C4<1>;
v0x563a54666010_0 .net *"_ivl_10", 8 0, L_0x563a54689bb0;  1 drivers
v0x563a54666110_0 .net *"_ivl_12", 8 0, L_0x563a54689c70;  1 drivers
v0x563a546661f0_0 .net *"_ivl_16", 8 0, L_0x563a5468a050;  1 drivers
v0x563a546662e0_0 .net *"_ivl_18", 7 0, L_0x563a54689f60;  1 drivers
v0x563a546663c0_0 .net *"_ivl_2", 8 0, L_0x563a54689910;  1 drivers
L_0x7fae82e5f528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563a546664f0_0 .net *"_ivl_20", 0 0, L_0x7fae82e5f528;  1 drivers
v0x563a546665d0_0 .net *"_ivl_25", 0 0, L_0x563a5468a220;  1 drivers
v0x563a546666b0_0 .net *"_ivl_27", 0 0, L_0x563a5468a310;  1 drivers
v0x563a54666790_0 .net *"_ivl_28", 0 0, L_0x563a5468a450;  1 drivers
v0x563a54666850_0 .net *"_ivl_31", 0 0, L_0x563a5468a590;  1 drivers
v0x563a54666930_0 .net *"_ivl_33", 0 0, L_0x563a5468a630;  1 drivers
v0x563a54666a10_0 .net *"_ivl_34", 0 0, L_0x563a5468a730;  1 drivers
v0x563a54666ad0_0 .net *"_ivl_37", 0 0, L_0x563a5468a7f0;  1 drivers
v0x563a54666b90_0 .net *"_ivl_39", 6 0, L_0x563a5468a940;  1 drivers
v0x563a54666c70_0 .net *"_ivl_41", 6 0, L_0x563a5468aa70;  1 drivers
v0x563a54666d50_0 .net *"_ivl_42", 0 0, L_0x563a5468ac10;  1 drivers
L_0x7fae82e5f498 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x563a54666e10_0 .net *"_ivl_5", 7 0, L_0x7fae82e5f498;  1 drivers
v0x563a54666ef0_0 .net *"_ivl_6", 8 0, L_0x563a54689b10;  1 drivers
L_0x7fae82e5f4e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x563a54666fd0_0 .net *"_ivl_9", 7 0, L_0x7fae82e5f4e0;  1 drivers
v0x563a546670b0_0 .net "waddr", 7 0, L_0x563a54689870;  alias, 1 drivers
v0x563a54667170_0 .var "wbin", 8 0;
v0x563a54667230_0 .net "wbinnext", 8 0, L_0x563a54689d80;  1 drivers
v0x563a54667310_0 .net "wclk", 0 0, L_0x563a546766a0;  alias, 1 drivers
v0x563a546673e0_0 .var "wfull", 0 0;
v0x563a546674b0_0 .net "wfull_val", 0 0, L_0x563a5468acb0;  1 drivers
v0x563a54667550_0 .net "wgraynext", 8 0, L_0x563a54689e20;  1 drivers
v0x563a54667610_0 .net "winc", 0 0, L_0x563a5468adc0;  alias, 1 drivers
v0x563a546676e0_0 .var "wptr", 8 0;
v0x563a546677a0_0 .net "wq2_rptr", 8 0, v0x563a54668720_0;  1 drivers
v0x563a54667880_0 .net "wrst_n", 0 0, L_0x7fae82e5f570;  alias, 1 drivers
E_0x563a54665fb0/0 .event negedge, v0x563a54667880_0;
E_0x563a54665fb0/1 .event posedge, v0x563a546640a0_0;
E_0x563a54665fb0 .event/or E_0x563a54665fb0/0, E_0x563a54665fb0/1;
L_0x563a54689870 .part v0x563a54667170_0, 0, 8;
L_0x563a54689910 .concat [ 1 8 0 0], L_0x563a5468adc0, L_0x7fae82e5f498;
L_0x563a54689b10 .concat [ 1 8 0 0], v0x563a546673e0_0, L_0x7fae82e5f4e0;
L_0x563a54689d80 .arith/sum 9, v0x563a54667170_0, L_0x563a54689c70;
L_0x563a54689f60 .part L_0x563a54689d80, 1, 8;
L_0x563a5468a050 .concat [ 8 1 0 0], L_0x563a54689f60, L_0x7fae82e5f528;
L_0x563a5468a220 .part L_0x563a54689e20, 8, 1;
L_0x563a5468a310 .part v0x563a54668720_0, 8, 1;
L_0x563a5468a590 .part L_0x563a54689e20, 7, 1;
L_0x563a5468a630 .part v0x563a54668720_0, 7, 1;
L_0x563a5468a940 .part L_0x563a54689e20, 0, 7;
L_0x563a5468aa70 .part v0x563a54668720_0, 0, 7;
L_0x563a5468ac10 .cmp/eq 7, L_0x563a5468a940, L_0x563a5468aa70;
S_0x563a546689c0 .scope module, "rx" "phy_rx" 3 26, 5 26 0, S_0x563a5463aa50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "phy_clk";
    .port_info 1 /INPUT 1 "phy_ctl";
    .port_info 2 /INPUT 4 "phy_data";
    .port_info 3 /OUTPUT 8 "data";
    .port_info 4 /OUTPUT 2 "ctl";
L_0x563a546883b0 .functor BUFZ 8, v0x563a5466c520_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x563a5466c040_0 .net "ctl", 1 0, v0x563a5466c220_0;  alias, 1 drivers
v0x563a5466c140_0 .net "ctl_raw", 1 0, L_0x563a54688710;  1 drivers
v0x563a5466c220_0 .var "ctl_reg", 1 0;
v0x563a5466c2e0_0 .net "data", 7 0, L_0x563a546883b0;  alias, 1 drivers
v0x563a5466c3f0_0 .net "data_raw", 7 0, L_0x563a54688150;  1 drivers
v0x563a5466c520_0 .var "data_reg", 7 0;
v0x563a5466c600_0 .net "phy_clk", 0 0, L_0x563a546766a0;  alias, 1 drivers
v0x563a5466c7b0_0 .net "phy_ctl", 0 0, L_0x563a54687150;  alias, 1 drivers
v0x563a5466c850_0 .net "phy_data", 3 0, L_0x563a54675ed0;  alias, 1 drivers
L_0x563a54687540 .part L_0x563a54675ed0, 0, 1;
L_0x563a54687860 .part L_0x563a54675ed0, 1, 1;
L_0x563a54687c10 .part L_0x563a54675ed0, 2, 1;
L_0x563a54687f70 .part L_0x563a54675ed0, 3, 1;
LS_0x563a54688150_0_0 .concat8 [ 1 1 1 1], L_0x563a546872c0, L_0x563a546875e0, L_0x563a54687900, L_0x563a54687cb0;
RS_0x7fae82ea9398 .resolv tri, L_0x563a54687360, L_0x563a54687450;
RS_0x7fae82ea9578 .resolv tri, L_0x563a54687680, L_0x563a54687770;
RS_0x7fae82ea9758 .resolv tri, L_0x563a54687a00, L_0x563a54687b20;
RS_0x7fae82ea9938 .resolv tri, L_0x563a54687db0, L_0x563a54687e80;
LS_0x563a54688150_0_4 .concat8 [ 1 1 1 1], RS_0x7fae82ea9398, RS_0x7fae82ea9578, RS_0x7fae82ea9758, RS_0x7fae82ea9938;
L_0x563a54688150 .concat8 [ 4 4 0 0], LS_0x563a54688150_0_0, LS_0x563a54688150_0_4;
RS_0x7fae82ea91b8 .resolv tri, L_0x563a54688530, L_0x563a54688620;
L_0x563a54688710 .concat8 [ 1 1 0 0], L_0x563a54688490, RS_0x7fae82ea91b8;
S_0x563a54668c70 .scope module, "ddr_ctl" "iddr" 5 53, 6 29 0, S_0x563a546689c0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "SCLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 1 "Q0";
    .port_info 4 /OUTPUT 1 "Q1";
v0x563a54668f40_0 .net "D", 0 0, L_0x563a54687150;  alias, 1 drivers
v0x563a54669020_0 .net "Q0", 0 0, L_0x563a54688490;  1 drivers
v0x563a546690e0_0 .net8 "Q1", 0 0, RS_0x7fae82ea91b8;  2 drivers
L_0x7fae82e5f2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563a546691b0_0 .net "RST", 0 0, L_0x7fae82e5f2e8;  1 drivers
v0x563a54669270_0 .net "SCLK", 0 0, L_0x563a546766a0;  alias, 1 drivers
v0x563a54669360_0 .var "regQ", 1 0;
E_0x563a5460d4c0 .event negedge, v0x563a546640a0_0;
L_0x563a54688490 .part v0x563a54669360_0, 0, 1;
L_0x563a54688530 .part v0x563a54669360_0, 1, 1;
L_0x563a54688620 .part v0x563a54669360_0, 1, 1;
S_0x563a546694e0 .scope generate, "genblk1[0]" "genblk1[0]" 5 43, 5 43 0, S_0x563a546689c0;
 .timescale -9 -11;
P_0x563a54669700 .param/l "i" 0 5 43, +C4<00>;
S_0x563a546697c0 .scope module, "ddr_rx" "iddr" 5 44, 6 29 0, S_0x563a546694e0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "SCLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 1 "Q0";
    .port_info 4 /OUTPUT 1 "Q1";
v0x563a54669a20_0 .net "D", 0 0, L_0x563a54687540;  1 drivers
v0x563a54669b00_0 .net "Q0", 0 0, L_0x563a546872c0;  1 drivers
v0x563a54669bc0_0 .net8 "Q1", 0 0, RS_0x7fae82ea9398;  2 drivers
L_0x7fae82e5f1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563a54669c90_0 .net "RST", 0 0, L_0x7fae82e5f1c8;  1 drivers
v0x563a54669d50_0 .net "SCLK", 0 0, L_0x563a546766a0;  alias, 1 drivers
v0x563a54669e40_0 .var "regQ", 1 0;
L_0x563a546872c0 .part v0x563a54669e40_0, 0, 1;
L_0x563a54687360 .part v0x563a54669e40_0, 1, 1;
L_0x563a54687450 .part v0x563a54669e40_0, 1, 1;
S_0x563a54669fc0 .scope generate, "genblk1[1]" "genblk1[1]" 5 43, 5 43 0, S_0x563a546689c0;
 .timescale -9 -11;
P_0x563a5466a170 .param/l "i" 0 5 43, +C4<01>;
S_0x563a5466a230 .scope module, "ddr_rx" "iddr" 5 44, 6 29 0, S_0x563a54669fc0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "SCLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 1 "Q0";
    .port_info 4 /OUTPUT 1 "Q1";
v0x563a5466a4c0_0 .net "D", 0 0, L_0x563a54687860;  1 drivers
v0x563a5466a5a0_0 .net "Q0", 0 0, L_0x563a546875e0;  1 drivers
v0x563a5466a660_0 .net8 "Q1", 0 0, RS_0x7fae82ea9578;  2 drivers
L_0x7fae82e5f210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563a5466a730_0 .net "RST", 0 0, L_0x7fae82e5f210;  1 drivers
v0x563a5466a7f0_0 .net "SCLK", 0 0, L_0x563a546766a0;  alias, 1 drivers
v0x563a5466a8e0_0 .var "regQ", 1 0;
L_0x563a546875e0 .part v0x563a5466a8e0_0, 0, 1;
L_0x563a54687680 .part v0x563a5466a8e0_0, 1, 1;
L_0x563a54687770 .part v0x563a5466a8e0_0, 1, 1;
S_0x563a5466aa60 .scope generate, "genblk1[2]" "genblk1[2]" 5 43, 5 43 0, S_0x563a546689c0;
 .timescale -9 -11;
P_0x563a5466ac60 .param/l "i" 0 5 43, +C4<010>;
S_0x563a5466ad40 .scope module, "ddr_rx" "iddr" 5 44, 6 29 0, S_0x563a5466aa60;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "SCLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 1 "Q0";
    .port_info 4 /OUTPUT 1 "Q1";
v0x563a5466afa0_0 .net "D", 0 0, L_0x563a54687c10;  1 drivers
v0x563a5466b080_0 .net "Q0", 0 0, L_0x563a54687900;  1 drivers
v0x563a5466b140_0 .net8 "Q1", 0 0, RS_0x7fae82ea9758;  2 drivers
L_0x7fae82e5f258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563a5466b210_0 .net "RST", 0 0, L_0x7fae82e5f258;  1 drivers
v0x563a5466b2d0_0 .net "SCLK", 0 0, L_0x563a546766a0;  alias, 1 drivers
v0x563a5466b3c0_0 .var "regQ", 1 0;
L_0x563a54687900 .part v0x563a5466b3c0_0, 0, 1;
L_0x563a54687a00 .part v0x563a5466b3c0_0, 1, 1;
L_0x563a54687b20 .part v0x563a5466b3c0_0, 1, 1;
S_0x563a5466b540 .scope generate, "genblk1[3]" "genblk1[3]" 5 43, 5 43 0, S_0x563a546689c0;
 .timescale -9 -11;
P_0x563a5466b790 .param/l "i" 0 5 43, +C4<011>;
S_0x563a5466b870 .scope module, "ddr_rx" "iddr" 5 44, 6 29 0, S_0x563a5466b540;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "SCLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /OUTPUT 1 "Q0";
    .port_info 4 /OUTPUT 1 "Q1";
v0x563a5466bad0_0 .net "D", 0 0, L_0x563a54687f70;  1 drivers
v0x563a5466bbb0_0 .net "Q0", 0 0, L_0x563a54687cb0;  1 drivers
v0x563a5466bc70_0 .net8 "Q1", 0 0, RS_0x7fae82ea9938;  2 drivers
L_0x7fae82e5f2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563a5466bd10_0 .net "RST", 0 0, L_0x7fae82e5f2a0;  1 drivers
v0x563a5466bdd0_0 .net "SCLK", 0 0, L_0x563a546766a0;  alias, 1 drivers
v0x563a5466bec0_0 .var "regQ", 1 0;
L_0x563a54687cb0 .part v0x563a5466bec0_0, 0, 1;
L_0x563a54687db0 .part v0x563a5466bec0_0, 1, 1;
L_0x563a54687e80 .part v0x563a5466bec0_0, 1, 1;
S_0x563a5466c9b0 .scope module, "uart_tx" "UART_TX" 3 69, 7 14 0, S_0x563a5463aa50;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_Rst_L";
    .port_info 1 /INPUT 1 "i_Clock";
    .port_info 2 /INPUT 1 "i_TX_DV";
    .port_info 3 /INPUT 8 "i_TX_Byte";
    .port_info 4 /OUTPUT 1 "o_TX_Active";
    .port_info 5 /OUTPUT 1 "o_TX_Serial";
    .port_info 6 /OUTPUT 1 "o_TX_Done";
P_0x563a5466cb40 .param/l "CLEANUP" 1 7 30, C4<100>;
P_0x563a5466cb80 .param/l "CLKS_PER_BIT" 0 7 15, +C4<00000000000000000000000110100000>;
P_0x563a5466cbc0 .param/l "IDLE" 1 7 26, C4<000>;
P_0x563a5466cc00 .param/l "TX_DATA_BITS" 1 7 28, C4<010>;
P_0x563a5466cc40 .param/l "TX_START_BIT" 1 7 27, C4<001>;
P_0x563a5466cc80 .param/l "TX_STOP_BIT" 1 7 29, C4<011>;
v0x563a5466d0d0_0 .net "i_Clock", 0 0, v0x563a54675080_0;  alias, 1 drivers
o0x7fae82ea9cc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x563a5466d1e0_0 .net "i_Rst_L", 0 0, o0x7fae82ea9cc8;  0 drivers
v0x563a5466d2a0_0 .net "i_TX_Byte", 7 0, L_0x563a54688a20;  alias, 1 drivers
v0x563a5466d390_0 .net "i_TX_DV", 0 0, L_0x563a5468b070;  1 drivers
v0x563a5466d450_0 .var "o_TX_Active", 0 0;
v0x563a5466d560_0 .var "o_TX_Done", 0 0;
v0x563a5466d620_0 .var "o_TX_Serial", 0 0;
v0x563a5466d6e0_0 .var "r_Bit_Index", 2 0;
v0x563a5466d7c0_0 .var "r_Clock_Count", 9 0;
v0x563a5466d8a0_0 .var "r_SM_Main", 2 0;
v0x563a5466d980_0 .var "r_TX_Data", 7 0;
E_0x563a5466d070/0 .event negedge, v0x563a5466d1e0_0;
E_0x563a5466d070/1 .event posedge, v0x563a54665530_0;
E_0x563a5466d070 .event/or E_0x563a5466d070/0, E_0x563a5466d070/1;
S_0x563a5466ef20 .scope module, "tx_phy" "tx_phy" 2 60, 8 1 0, S_0x563a5462dc20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "CLK48";
    .port_info 1 /INPUT 1 "ETH_RXCLK";
    .port_info 2 /OUTPUT 4 "ETH_TX";
    .port_info 3 /OUTPUT 1 "ETH_TXCLK";
    .port_info 4 /OUTPUT 1 "ETH_TXCTRL";
    .port_info 5 /OUTPUT 1 "ETH_RSTN";
P_0x563a5466f120 .param/l "STATE_IDLE" 1 8 36, C4<0>;
P_0x563a5466f160 .param/l "STATE_RUN" 1 8 37, C4<1>;
P_0x563a5466f1a0 .param/l "TOTAL_BYTES" 1 8 27, +C4<00000000000000000000000001011100>;
L_0x563a546765e0 .functor BUFZ 1, v0x563a54674d80_0, C4<0>, C4<0>, C4<0>;
L_0x563a546766a0 .functor BUFZ 1, L_0x563a546765e0, C4<0>, C4<0>, C4<0>;
L_0x563a54686a50 .functor BUFZ 8, L_0x563a54676710, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fae82e5f0f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x563a54686c70 .functor XNOR 1, v0x563a54674aa0_0, L_0x7fae82e5f0f0, C4<0>, C4<0>;
L_0x563a54686bb0 .functor AND 1, L_0x563a54686c70, L_0x563a54686ef0, C4<1>, C4<1>;
L_0x563a54687150 .functor BUFZ 1, v0x563a54673360_0, C4<0>, C4<0>, C4<0>;
v0x563a54673460_0 .net "CLK48", 0 0, v0x563a54675080_0;  alias, 1 drivers
L_0x7fae82e5f018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x563a54673520_0 .net "ETH_RSTN", 0 0, L_0x7fae82e5f018;  1 drivers
v0x563a546735e0_0 .net "ETH_RXCLK", 0 0, v0x563a54674d80_0;  1 drivers
v0x563a54673680_0 .net "ETH_TX", 3 0, L_0x563a54675ed0;  alias, 1 drivers
v0x563a54673790_0 .net "ETH_TXCLK", 0 0, L_0x563a546766a0;  alias, 1 drivers
v0x563a54673880_0 .net "ETH_TXCTRL", 0 0, L_0x563a54687150;  alias, 1 drivers
v0x563a54673920_0 .net *"_ivl_23", 7 0, L_0x563a54676710;  1 drivers
L_0x7fae82e5f060 .functor BUFT 1, C4<000000000000000000000000001011100>, C4<0>, C4<0>, C4<0>;
v0x563a54673a00_0 .net/2u *"_ivl_25", 32 0, L_0x7fae82e5f060;  1 drivers
v0x563a54673ae0_0 .net *"_ivl_27", 32 0, L_0x563a54686880;  1 drivers
L_0x7fae82e5f0a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563a54673c50_0 .net *"_ivl_30", 25 0, L_0x7fae82e5f0a8;  1 drivers
v0x563a54673d30_0 .net *"_ivl_31", 32 0, L_0x563a546869b0;  1 drivers
v0x563a54673e10_0 .net/2u *"_ivl_35", 0 0, L_0x7fae82e5f0f0;  1 drivers
v0x563a54673ef0_0 .net *"_ivl_37", 0 0, L_0x563a54686c70;  1 drivers
v0x563a54673fb0_0 .net *"_ivl_39", 31 0, L_0x563a54686d60;  1 drivers
L_0x7fae82e5f138 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563a54674090_0 .net *"_ivl_42", 24 0, L_0x7fae82e5f138;  1 drivers
L_0x7fae82e5f180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563a54674170_0 .net/2u *"_ivl_43", 31 0, L_0x7fae82e5f180;  1 drivers
v0x563a54674250_0 .net *"_ivl_45", 0 0, L_0x563a54686ef0;  1 drivers
v0x563a54674420_0 .var "bit_ctr", 3 0;
v0x563a54674500_0 .var "byte_ctr", 6 0;
v0x563a546745e0_0 .net "clk_0", 0 0, v0x563a5466f8c0_0;  1 drivers
v0x563a54674680_0 .net "clk_1", 0 0, v0x563a5466fec0_0;  1 drivers
v0x563a54674720_0 .net "current_byte", 7 0, L_0x563a54686a50;  1 drivers
v0x563a546747c0 .array "datagram", 91 0, 7 0;
v0x563a54674880_0 .net "ddr_clk", 0 0, L_0x563a546765e0;  1 drivers
v0x563a54674920_0 .var "eth_done", 0 0;
v0x563a546749e0_0 .var "flipper", 0 0;
v0x563a54674aa0_0 .var "state", 0 0;
v0x563a54674b60_0 .net "transfer", 0 0, L_0x563a54686bb0;  1 drivers
v0x563a54674c00_0 .net "txctrl_delay", 0 0, v0x563a54673360_0;  1 drivers
L_0x563a54675250 .part L_0x563a54686a50, 0, 1;
L_0x563a54675350 .part L_0x563a54686a50, 4, 1;
L_0x563a546756f0 .part L_0x563a54686a50, 1, 1;
L_0x563a546757c0 .part L_0x563a54686a50, 5, 1;
L_0x563a54675bb0 .part L_0x563a54686a50, 2, 1;
L_0x563a54675c80 .part L_0x563a54686a50, 6, 1;
L_0x563a54675ed0 .concat8 [ 1 1 1 1], L_0x563a54675120, L_0x563a546755b0, L_0x563a54675a40, L_0x563a546760a0;
L_0x563a54676200 .part L_0x563a54686a50, 3, 1;
L_0x563a546762f0 .part L_0x563a54686a50, 7, 1;
L_0x563a54676710 .array/port v0x563a546747c0, L_0x563a546869b0;
L_0x563a54686880 .concat [ 7 26 0 0], v0x563a54674500_0, L_0x7fae82e5f0a8;
L_0x563a546869b0 .arith/sub 33, L_0x7fae82e5f060, L_0x563a54686880;
L_0x563a54686d60 .concat [ 7 25 0 0], v0x563a54674500_0, L_0x7fae82e5f138;
L_0x563a54686ef0 .cmp/gt 32, L_0x563a54686d60, L_0x7fae82e5f180;
S_0x563a5466f3f0 .scope module, "clkdiv" "clkdiv" 8 114, 9 1 0, S_0x563a5466ef20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /OUTPUT 1 "o_clk";
P_0x563a5466f5d0 .param/l "COUNT" 0 9 2, +C4<00000000000000000000000000001010>;
v0x563a5466f700_0 .var "ctr", 3 0;
v0x563a5466f800_0 .net "i_clk", 0 0, v0x563a54675080_0;  alias, 1 drivers
v0x563a5466f8c0_0 .var "o_clk", 0 0;
S_0x563a5466f9d0 .scope module, "clkdiv_1s" "clkdiv" 8 125, 9 1 0, S_0x563a5466ef20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /OUTPUT 1 "o_clk";
P_0x563a5466fb60 .param/l "COUNT" 0 9 2, +C4<00000000000000000000000011110000>;
v0x563a5466fd00_0 .var "ctr", 7 0;
v0x563a5466fe00_0 .net "i_clk", 0 0, v0x563a54675080_0;  alias, 1 drivers
v0x563a5466fec0_0 .var "o_clk", 0 0;
S_0x563a5466ffd0 .scope generate, "genblk1[0]" "genblk1[0]" 8 74, 8 74 0, S_0x563a5466ef20;
 .timescale -9 -11;
P_0x563a546701e0 .param/l "i" 0 8 74, +C4<00>;
v0x563a54670a50_0 .net *"_ivl_1", 0 0, L_0x563a54675120;  1 drivers
v0x563a54670b50_0 .net "eth_tx_delay", 3 0, L_0x563a54675470;  1 drivers
L_0x563a54675120 .part L_0x563a54675470, 0, 1;
L_0x563a54675470 .part/pv v0x563a546708c0_0, 0, 1, 4;
S_0x563a546702a0 .scope module, "oddr" "oddr" 8 87, 6 1 0, S_0x563a5466ffd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "D0";
    .port_info 1 /INPUT 1 "D1";
    .port_info 2 /INPUT 1 "SCLK";
    .port_info 3 /OUTPUT 1 "Q";
v0x563a54670590_0 .net "D0", 0 0, L_0x563a54675250;  1 drivers
v0x563a54670670_0 .net "D1", 0 0, L_0x563a54675350;  1 drivers
v0x563a54670730_0 .net "Q", 0 0, v0x563a546708c0_0;  1 drivers
v0x563a54670800_0 .net "SCLK", 0 0, L_0x563a546765e0;  alias, 1 drivers
v0x563a546708c0_0 .var "regQ", 0 0;
E_0x563a546704b0 .event negedge, v0x563a54670800_0;
E_0x563a54670530 .event posedge, v0x563a54670800_0;
S_0x563a54670c30 .scope generate, "genblk1[1]" "genblk1[1]" 8 74, 8 74 0, S_0x563a5466ef20;
 .timescale -9 -11;
P_0x563a54670e30 .param/l "i" 0 8 74, +C4<01>;
v0x563a546715a0_0 .net *"_ivl_1", 0 0, L_0x563a546755b0;  1 drivers
v0x563a546716a0_0 .net "eth_tx_delay", 3 0, L_0x563a54675950;  1 drivers
L_0x563a546755b0 .part L_0x563a54675950, 1, 1;
L_0x563a54675950 .part/pv v0x563a54671430_0, 1, 1, 4;
S_0x563a54670f10 .scope module, "oddr" "oddr" 8 87, 6 1 0, S_0x563a54670c30;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "D0";
    .port_info 1 /INPUT 1 "D1";
    .port_info 2 /INPUT 1 "SCLK";
    .port_info 3 /OUTPUT 1 "Q";
v0x563a546710f0_0 .net "D0", 0 0, L_0x563a546756f0;  1 drivers
v0x563a546711d0_0 .net "D1", 0 0, L_0x563a546757c0;  1 drivers
v0x563a54671290_0 .net "Q", 0 0, v0x563a54671430_0;  1 drivers
v0x563a54671360_0 .net "SCLK", 0 0, L_0x563a546765e0;  alias, 1 drivers
v0x563a54671430_0 .var "regQ", 0 0;
S_0x563a54671780 .scope generate, "genblk1[2]" "genblk1[2]" 8 74, 8 74 0, S_0x563a5466ef20;
 .timescale -9 -11;
P_0x563a546719d0 .param/l "i" 0 8 74, +C4<010>;
v0x563a54672150_0 .net *"_ivl_1", 0 0, L_0x563a54675a40;  1 drivers
v0x563a54672250_0 .net "eth_tx_delay", 3 0, L_0x563a54675d90;  1 drivers
L_0x563a54675a40 .part L_0x563a54675d90, 2, 1;
L_0x563a54675d90 .part/pv v0x563a54671fc0_0, 2, 1, 4;
S_0x563a54671ab0 .scope module, "oddr" "oddr" 8 87, 6 1 0, S_0x563a54671780;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "D0";
    .port_info 1 /INPUT 1 "D1";
    .port_info 2 /INPUT 1 "SCLK";
    .port_info 3 /OUTPUT 1 "Q";
v0x563a54671c90_0 .net "D0", 0 0, L_0x563a54675bb0;  1 drivers
v0x563a54671d70_0 .net "D1", 0 0, L_0x563a54675c80;  1 drivers
v0x563a54671e30_0 .net "Q", 0 0, v0x563a54671fc0_0;  1 drivers
v0x563a54671ed0_0 .net "SCLK", 0 0, L_0x563a546765e0;  alias, 1 drivers
v0x563a54671fc0_0 .var "regQ", 0 0;
S_0x563a54672330 .scope generate, "genblk1[3]" "genblk1[3]" 8 74, 8 74 0, S_0x563a5466ef20;
 .timescale -9 -11;
P_0x563a54672530 .param/l "i" 0 8 74, +C4<011>;
v0x563a54672c60_0 .net *"_ivl_1", 0 0, L_0x563a546760a0;  1 drivers
v0x563a54672d60_0 .net "eth_tx_delay", 3 0, L_0x563a546764a0;  1 drivers
L_0x563a546760a0 .part L_0x563a546764a0, 3, 1;
L_0x563a546764a0 .part/pv v0x563a54672ad0_0, 3, 1, 4;
S_0x563a54672610 .scope module, "oddr" "oddr" 8 87, 6 1 0, S_0x563a54672330;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "D0";
    .port_info 1 /INPUT 1 "D1";
    .port_info 2 /INPUT 1 "SCLK";
    .port_info 3 /OUTPUT 1 "Q";
v0x563a546727f0_0 .net "D0", 0 0, L_0x563a54676200;  1 drivers
v0x563a546728d0_0 .net "D1", 0 0, L_0x563a546762f0;  1 drivers
v0x563a54672990_0 .net "Q", 0 0, v0x563a54672ad0_0;  1 drivers
v0x563a54672a30_0 .net "SCLK", 0 0, L_0x563a546765e0;  alias, 1 drivers
v0x563a54672ad0_0 .var "regQ", 0 0;
S_0x563a54672e40 .scope module, "oddr" "oddr" 8 107, 6 1 0, S_0x563a5466ef20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "D0";
    .port_info 1 /INPUT 1 "D1";
    .port_info 2 /INPUT 1 "SCLK";
    .port_info 3 /OUTPUT 1 "Q";
v0x563a54673020_0 .net "D0", 0 0, L_0x563a54686bb0;  alias, 1 drivers
v0x563a54673100_0 .net "D1", 0 0, L_0x563a54686bb0;  alias, 1 drivers
v0x563a546731f0_0 .net "Q", 0 0, v0x563a54673360_0;  alias, 1 drivers
v0x563a546732c0_0 .net "SCLK", 0 0, L_0x563a546765e0;  alias, 1 drivers
v0x563a54673360_0 .var "regQ", 0 0;
    .scope S_0x563a546702a0;
T_0 ;
    %load/vec4 v0x563a54670590_0;
    %store/vec4 v0x563a546708c0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x563a546702a0;
T_1 ;
    %wait E_0x563a54670530;
    %load/vec4 v0x563a54670590_0;
    %store/vec4 v0x563a546708c0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x563a546702a0;
T_2 ;
    %wait E_0x563a546704b0;
    %load/vec4 v0x563a54670670_0;
    %store/vec4 v0x563a546708c0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x563a54670f10;
T_3 ;
    %load/vec4 v0x563a546710f0_0;
    %store/vec4 v0x563a54671430_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x563a54670f10;
T_4 ;
    %wait E_0x563a54670530;
    %load/vec4 v0x563a546710f0_0;
    %store/vec4 v0x563a54671430_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x563a54670f10;
T_5 ;
    %wait E_0x563a546704b0;
    %load/vec4 v0x563a546711d0_0;
    %store/vec4 v0x563a54671430_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x563a54671ab0;
T_6 ;
    %load/vec4 v0x563a54671c90_0;
    %store/vec4 v0x563a54671fc0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x563a54671ab0;
T_7 ;
    %wait E_0x563a54670530;
    %load/vec4 v0x563a54671c90_0;
    %store/vec4 v0x563a54671fc0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x563a54671ab0;
T_8 ;
    %wait E_0x563a546704b0;
    %load/vec4 v0x563a54671d70_0;
    %store/vec4 v0x563a54671fc0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x563a54672610;
T_9 ;
    %load/vec4 v0x563a546727f0_0;
    %store/vec4 v0x563a54672ad0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x563a54672610;
T_10 ;
    %wait E_0x563a54670530;
    %load/vec4 v0x563a546727f0_0;
    %store/vec4 v0x563a54672ad0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x563a54672610;
T_11 ;
    %wait E_0x563a546704b0;
    %load/vec4 v0x563a546728d0_0;
    %store/vec4 v0x563a54672ad0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x563a54672e40;
T_12 ;
    %load/vec4 v0x563a54673020_0;
    %store/vec4 v0x563a54673360_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x563a54672e40;
T_13 ;
    %wait E_0x563a54670530;
    %load/vec4 v0x563a54673020_0;
    %store/vec4 v0x563a54673360_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x563a54672e40;
T_14 ;
    %wait E_0x563a546704b0;
    %load/vec4 v0x563a54673100_0;
    %store/vec4 v0x563a54673360_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x563a5466f3f0;
T_15 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x563a5466f700_0, 0, 4;
    %end;
    .thread T_15;
    .scope S_0x563a5466f3f0;
T_16 ;
    %wait E_0x563a5460c9a0;
    %load/vec4 v0x563a5466f700_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x563a5466f700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563a5466f8c0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x563a5466f700_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x563a5466f700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563a5466f8c0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x563a5466f9d0;
T_17 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563a5466fd00_0, 0, 8;
    %end;
    .thread T_17;
    .scope S_0x563a5466f9d0;
T_18 ;
    %wait E_0x563a5460c9a0;
    %load/vec4 v0x563a5466fd00_0;
    %pad/u 32;
    %cmpi/e 240, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x563a5466fd00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563a5466fec0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x563a5466fd00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x563a5466fd00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563a5466fec0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x563a5466ef20;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563a546749e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563a54674920_0, 0, 1;
    %pushi/vec4 92, 0, 7;
    %store/vec4 v0x563a54674500_0, 0, 7;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x563a54674420_0, 0, 4;
    %end;
    .thread T_19;
    .scope S_0x563a5466ef20;
T_20 ;
    %vpi_call 8 30 "$readmemh", "icmp.hex", v0x563a546747c0 {0 0 0};
    %end;
    .thread T_20;
    .scope S_0x563a5466ef20;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563a54674aa0_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x563a5466ef20;
T_22 ;
    %wait E_0x563a5460c9a0;
    %load/vec4 v0x563a54674aa0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v0x563a54674680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563a54674aa0_0, 0;
T_22.2 ;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x563a54674920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563a54674aa0_0, 0;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x563a5466ef20;
T_23 ;
    %wait E_0x563a54670530;
    %load/vec4 v0x563a54674aa0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v0x563a54674500_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_23.2, 5;
    %load/vec4 v0x563a54674500_0;
    %subi 1, 0, 7;
    %assign/vec4 v0x563a54674500_0, 0;
    %load/vec4 v0x563a54674500_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563a54674920_0, 0;
T_23.4 ;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 92, 0, 7;
    %assign/vec4 v0x563a54674500_0, 0;
T_23.3 ;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563a54674920_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x563a5466ef20;
T_24 ;
    %wait E_0x563a5460c9a0;
    %load/vec4 v0x563a546745e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x563a546749e0_0;
    %inv;
    %assign/vec4 v0x563a546749e0_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x563a546697c0;
T_25 ;
    %wait E_0x563a5460bfc0;
    %load/vec4 v0x563a54669c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563a54669e40_0, 0, 2;
T_25.0 ;
    %load/vec4 v0x563a54669a20_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563a54669e40_0, 4, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x563a546697c0;
T_26 ;
    %wait E_0x563a5460d4c0;
    %load/vec4 v0x563a54669c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563a54669e40_0, 0, 2;
T_26.0 ;
    %load/vec4 v0x563a54669a20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563a54669e40_0, 4, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x563a5466a230;
T_27 ;
    %wait E_0x563a5460bfc0;
    %load/vec4 v0x563a5466a730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563a5466a8e0_0, 0, 2;
T_27.0 ;
    %load/vec4 v0x563a5466a4c0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563a5466a8e0_0, 4, 1;
    %jmp T_27;
    .thread T_27;
    .scope S_0x563a5466a230;
T_28 ;
    %wait E_0x563a5460d4c0;
    %load/vec4 v0x563a5466a730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563a5466a8e0_0, 0, 2;
T_28.0 ;
    %load/vec4 v0x563a5466a4c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563a5466a8e0_0, 4, 1;
    %jmp T_28;
    .thread T_28;
    .scope S_0x563a5466ad40;
T_29 ;
    %wait E_0x563a5460bfc0;
    %load/vec4 v0x563a5466b210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563a5466b3c0_0, 0, 2;
T_29.0 ;
    %load/vec4 v0x563a5466afa0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563a5466b3c0_0, 4, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0x563a5466ad40;
T_30 ;
    %wait E_0x563a5460d4c0;
    %load/vec4 v0x563a5466b210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563a5466b3c0_0, 0, 2;
T_30.0 ;
    %load/vec4 v0x563a5466afa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563a5466b3c0_0, 4, 1;
    %jmp T_30;
    .thread T_30;
    .scope S_0x563a5466b870;
T_31 ;
    %wait E_0x563a5460bfc0;
    %load/vec4 v0x563a5466bd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563a5466bec0_0, 0, 2;
T_31.0 ;
    %load/vec4 v0x563a5466bad0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563a5466bec0_0, 4, 1;
    %jmp T_31;
    .thread T_31;
    .scope S_0x563a5466b870;
T_32 ;
    %wait E_0x563a5460d4c0;
    %load/vec4 v0x563a5466bd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563a5466bec0_0, 0, 2;
T_32.0 ;
    %load/vec4 v0x563a5466bad0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563a5466bec0_0, 4, 1;
    %jmp T_32;
    .thread T_32;
    .scope S_0x563a54668c70;
T_33 ;
    %wait E_0x563a5460bfc0;
    %load/vec4 v0x563a546691b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563a54669360_0, 0, 2;
T_33.0 ;
    %load/vec4 v0x563a54668f40_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563a54669360_0, 4, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_0x563a54668c70;
T_34 ;
    %wait E_0x563a5460d4c0;
    %load/vec4 v0x563a546691b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563a54669360_0, 0, 2;
T_34.0 ;
    %load/vec4 v0x563a54668f40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563a54669360_0, 4, 1;
    %jmp T_34;
    .thread T_34;
    .scope S_0x563a546689c0;
T_35 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x563a5466c520_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563a5466c220_0, 0, 2;
    %end;
    .thread T_35;
    .scope S_0x563a546689c0;
T_36 ;
    %wait E_0x563a5460bfc0;
    %load/vec4 v0x563a5466c3f0_0;
    %assign/vec4 v0x563a5466c520_0, 0;
    %load/vec4 v0x563a5466c140_0;
    %assign/vec4 v0x563a5466c220_0, 0;
    %jmp T_36;
    .thread T_36;
    .scope S_0x563a54635690;
T_37 ;
    %wait E_0x563a5460bfc0;
    %load/vec4 v0x563a54664160_0;
    %load/vec4 v0x563a54664300_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x563a54664220_0;
    %load/vec4 v0x563a54641c70_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563a54645bc0, 0, 4;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x563a546644a0;
T_38 ;
    %wait E_0x563a546549a0;
    %load/vec4 v0x563a54665ad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x563a546653b0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x563a54665910_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x563a54665470_0;
    %pad/u 9;
    %assign/vec4 v0x563a546653b0_0, 0;
    %load/vec4 v0x563a54665770_0;
    %assign/vec4 v0x563a54665910_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x563a546644a0;
T_39 ;
    %wait E_0x563a546549a0;
    %load/vec4 v0x563a54665ad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563a546655f0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x563a546656b0_0;
    %assign/vec4 v0x563a546655f0_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x563a54665c70;
T_40 ;
    %wait E_0x563a54665fb0;
    %load/vec4 v0x563a54667880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x563a54667170_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x563a546676e0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x563a54667230_0;
    %assign/vec4 v0x563a54667170_0, 0;
    %load/vec4 v0x563a54667550_0;
    %assign/vec4 v0x563a546676e0_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x563a54665c70;
T_41 ;
    %wait E_0x563a54665fb0;
    %load/vec4 v0x563a54667880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563a546673e0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x563a546674b0_0;
    %assign/vec4 v0x563a546673e0_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x563a54638070;
T_42 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563a54668720_0, 0, 9;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x563a54668030_0, 0, 9;
    %end;
    .thread T_42;
    .scope S_0x563a54638070;
T_43 ;
    %wait E_0x563a54665fb0;
    %load/vec4 v0x563a546687c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x563a54668720_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x563a54668680_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x563a54668680_0;
    %assign/vec4 v0x563a54668720_0, 0;
    %load/vec4 v0x563a54667ec0_0;
    %assign/vec4 v0x563a54668680_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x563a54638070;
T_44 ;
    %wait E_0x563a546549a0;
    %load/vec4 v0x563a54668100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x563a54668030_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x563a54667f90_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x563a54667f90_0;
    %assign/vec4 v0x563a54668030_0, 0;
    %load/vec4 v0x563a546685e0_0;
    %assign/vec4 v0x563a54667f90_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x563a5466c9b0;
T_45 ;
    %wait E_0x563a5466d070;
    %load/vec4 v0x563a5466d1e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x563a5466d8a0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563a5466d560_0, 0;
    %load/vec4 v0x563a5466d8a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x563a5466d8a0_0, 0;
    %jmp T_45.8;
T_45.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563a5466d620_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x563a5466d7c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x563a5466d6e0_0, 0;
    %load/vec4 v0x563a5466d390_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_45.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563a5466d450_0, 0;
    %load/vec4 v0x563a5466d2a0_0;
    %assign/vec4 v0x563a5466d980_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x563a5466d8a0_0, 0;
    %jmp T_45.10;
T_45.9 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x563a5466d8a0_0, 0;
T_45.10 ;
    %jmp T_45.8;
T_45.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563a5466d620_0, 0;
    %load/vec4 v0x563a5466d7c0_0;
    %pad/u 32;
    %cmpi/u 415, 0, 32;
    %jmp/0xz  T_45.11, 5;
    %load/vec4 v0x563a5466d7c0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x563a5466d7c0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x563a5466d8a0_0, 0;
    %jmp T_45.12;
T_45.11 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x563a5466d7c0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x563a5466d8a0_0, 0;
T_45.12 ;
    %jmp T_45.8;
T_45.4 ;
    %load/vec4 v0x563a5466d980_0;
    %load/vec4 v0x563a5466d6e0_0;
    %part/u 1;
    %assign/vec4 v0x563a5466d620_0, 0;
    %load/vec4 v0x563a5466d7c0_0;
    %pad/u 32;
    %cmpi/u 415, 0, 32;
    %jmp/0xz  T_45.13, 5;
    %load/vec4 v0x563a5466d7c0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x563a5466d7c0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x563a5466d8a0_0, 0;
    %jmp T_45.14;
T_45.13 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x563a5466d7c0_0, 0;
    %load/vec4 v0x563a5466d6e0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_45.15, 5;
    %load/vec4 v0x563a5466d6e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x563a5466d6e0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x563a5466d8a0_0, 0;
    %jmp T_45.16;
T_45.15 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x563a5466d6e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x563a5466d8a0_0, 0;
T_45.16 ;
T_45.14 ;
    %jmp T_45.8;
T_45.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563a5466d620_0, 0;
    %load/vec4 v0x563a5466d7c0_0;
    %pad/u 32;
    %cmpi/u 415, 0, 32;
    %jmp/0xz  T_45.17, 5;
    %load/vec4 v0x563a5466d7c0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x563a5466d7c0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x563a5466d8a0_0, 0;
    %jmp T_45.18;
T_45.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563a5466d560_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x563a5466d7c0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x563a5466d8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563a5466d450_0, 0;
T_45.18 ;
    %jmp T_45.8;
T_45.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x563a5466d8a0_0, 0;
    %jmp T_45.8;
T_45.8 ;
    %pop/vec4 1;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x563a5463aa50;
T_46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563a5466ed20_0, 0, 1;
    %end;
    .thread T_46;
    .scope S_0x563a5463aa50;
T_47 ;
    %wait E_0x563a5460c9a0;
    %load/vec4 v0x563a5466ec80_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x563a5466eaf0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_47.0, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x563a5466ed20_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x563a5466ed20_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x563a5462dc20;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563a54675080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563a54674d80_0, 0, 1;
    %end;
    .thread T_48;
    .scope S_0x563a5462dc20;
T_49 ;
    %delay 1042, 0;
    %load/vec4 v0x563a54675080_0;
    %inv;
    %store/vec4 v0x563a54675080_0, 0, 1;
    %jmp T_49;
    .thread T_49;
    .scope S_0x563a5462dc20;
T_50 ;
    %delay 400, 0;
    %load/vec4 v0x563a54674d80_0;
    %inv;
    %store/vec4 v0x563a54674d80_0, 0, 1;
    %jmp T_50;
    .thread T_50;
    .scope S_0x563a5462dc20;
T_51 ;
    %vpi_call 2 82 "$dumpfile", "build/top.vcd" {0 0 0};
    %vpi_call 2 87 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x563a5462dc20 {0 0 0};
    %delay 300000000, 0;
    %vpi_call 2 93 "$display", "Finished!" {0 0 0};
    %vpi_call 2 94 "$finish" {0 0 0};
    %end;
    .thread T_51;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "sim.v";
    "top.v";
    "cores/fifo/fifo.v";
    "cores/rgmii/rgmii_phy_rx.v";
    "cores/ddr/ddr.v";
    "cores/UART/Verilog/source/UART_TX.v";
    "tx_phy.v";
    "cores/clkdiv/clkdiv.v";
