OpenROAD v2.0-21872-gd51df1dea5 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 24 thread(s).
source /home/h3sun/720-noc-project/OpenROAD-flow-scripts/flow/platforms/asap7/liberty_suppressions.tcl
suppress_message STA 1212
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       14
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   credit_t_switch_wrap
Die area:                 ( 0 0 ) ( 116304 116304 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     42804
Number of terminals:      125
Number of snets:          2
Number of nets:           41069

[INFO DRT-0167] List of default vias:
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 246.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 760234.
[INFO DRT-0033] V1 shape region query size = 1361845.
[INFO DRT-0033] M2 shape region query size = 31296.
[INFO DRT-0033] V2 shape region query size = 26208.
[INFO DRT-0033] M3 shape region query size = 26208.
[INFO DRT-0033] V3 shape region query size = 17472.
[INFO DRT-0033] M4 shape region query size = 17560.
[INFO DRT-0033] V4 shape region query size = 17472.
[INFO DRT-0033] M5 shape region query size = 9697.
[INFO DRT-0033] V5 shape region query size = 1764.
[INFO DRT-0033] M6 shape region query size = 924.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1407 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 246 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0082]   Complete 20000 groups.
[INFO DRT-0084]   Complete 25177 groups.
#scanned instances     = 42804
#unique  instances     = 246
#stdCellGenAp          = 7398
#stdCellValidPlanarAp  = 52
#stdCellValidViaAp     = 6199
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 134244
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:10:08, elapsed time = 00:00:29, memory = 427.01 (MB), peak = 442.35 (MB)
global_route -congestion_report_file ./reports/asap7/jjz-credit-t-switch-top/base/congestion.rpt -congestion_iterations 30 -congestion_report_iter_step 5 -verbose
[INFO GRT-0020] Min routing layer: M2
[INFO GRT-0021] Max routing layer: M7
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer M1      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M2      Track-Pitch = 0.0390  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M3      Track-Pitch = 0.0360  line-2-Via Pitch: 0.0360
[INFO GRT-0088] Layer M4      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M5      Track-Pitch = 0.0480  line-2-Via Pitch: 0.0480
[INFO GRT-0088] Layer M6      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0088] Layer M7      Track-Pitch = 0.0640  line-2-Via Pitch: 0.0640
[INFO GRT-0003] Macros: 0
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 21699
[INFO GRT-0019] Found 178 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 52

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
M1         Vertical            0             0          0.00%
M2         Horizontal     602215        312919          48.04%
M3         Vertical       694450        485147          30.14%
M4         Horizontal     509335        359965          29.33%
M5         Vertical       509335        346903          31.89%
M6         Horizontal     370445        242720          34.48%
M7         Vertical       370445        276488          25.36%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 253031
[INFO GRT-0198] Via related Steiner nodes: 9878
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 334209
[INFO GRT-0112] Final usage 3D: 1392943

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
M1                   0             0            0.00%             0 /  0 /  0
M2              312919        126970           40.58%             0 /  0 /  0
M3              485147        177632           36.61%             0 /  0 /  0
M4              359965         61061           16.96%             0 /  0 /  0
M5              346903         20667            5.96%             0 /  0 /  0
M6              242720          2597            1.07%             0 /  0 /  0
M7              276488          1389            0.50%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total          2024142        390316           19.28%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 275672 um
[INFO GRT-0014] Routed nets: 41045
Perform buffer insertion and gate resizing...
repair_design -verbose
[INFO RSZ-0058] Using max wire length 162um.
Iteration |   Area    | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------------------
        0 |     +0.0% |       0 |       0 |             0 |     41331
     1000 |     +0.0% |       0 |       0 |             0 |     40331
     2000 |     +0.0% |       0 |       0 |             0 |     39331
     3000 |     +0.0% |       0 |       0 |             0 |     38331
     4000 |     +0.0% |       0 |       0 |             0 |     37331
     5000 |     +0.0% |       0 |       0 |             0 |     36331
     6000 |     +0.0% |       0 |       0 |             0 |     35331
     7000 |     +0.0% |       0 |       0 |             0 |     34331
     8000 |     +0.0% |       0 |       0 |             0 |     33331
     9000 |     +0.0% |       0 |       0 |             0 |     32331
    10000 |     +0.0% |       0 |       0 |             0 |     31331
    11000 |     +0.0% |       0 |       0 |             0 |     30331
    12000 |     +0.0% |       0 |       0 |             0 |     29331
    13000 |     +0.0% |       0 |       0 |             0 |     28331
    14000 |     +0.0% |       0 |       0 |             0 |     27331
    15000 |     +0.0% |       0 |       0 |             0 |     26331
    16000 |     +0.0% |       0 |       0 |             0 |     25331
    17000 |     +0.0% |       0 |       0 |             0 |     24331
    18000 |     +0.0% |       0 |       0 |             0 |     23331
    19000 |     +0.0% |       0 |       0 |             0 |     22331
    20000 |     +0.0% |       0 |       0 |             0 |     21331
    21000 |     +0.0% |       0 |       0 |             0 |     20331
    22000 |     +0.0% |       0 |       0 |             0 |     19331
    23000 |     +0.0% |       0 |       0 |             0 |     18331
    24000 |     +0.0% |       0 |       0 |             0 |     17331
    25000 |     +0.0% |       0 |       0 |             0 |     16331
    26000 |     +0.0% |       0 |       0 |             0 |     15331
    27000 |     +0.0% |       0 |       0 |             0 |     14331
    28000 |     +0.0% |       0 |       0 |             0 |     13331
    29000 |     +0.0% |       0 |       0 |             0 |     12331
    30000 |     +0.0% |       0 |       0 |             0 |     11331
    31000 |     +0.0% |       0 |       0 |             0 |     10331
    32000 |     +0.0% |       0 |       0 |             0 |      9331
    33000 |     +0.0% |       0 |       0 |             0 |      8331
    34000 |     +0.0% |       0 |       0 |             0 |      7331
    35000 |     +0.0% |       0 |       0 |             0 |      6331
    36000 |     +0.0% |       0 |       0 |             0 |      5331
    37000 |     +0.0% |       0 |       0 |             0 |      4331
    38000 |     +0.0% |       0 |       0 |             0 |      3331
    39000 |     +0.0% |       0 |       0 |             0 |      2331
    40000 |     +0.0% |       0 |       0 |             0 |      1331
    41000 |     +0.0% |       0 |       0 |             0 |       331
    final |     +0.0% |       0 |       0 |             0 |         0
---------------------------------------------------------------------
global_route -start_incremental
detailed_placement
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          177420.1 u
legalized HPWL         177420.1 u
delta HPWL                    0 %

global_route -end_incremental -congestion_report_file ./reports/asap7/jjz-credit-t-switch-top/base/congestion_post_repair_design.rpt
Repair setup and hold violations...
repair_timing -verbose -setup_margin 0 -hold_margin 0 -repair_tns 100
[INFO RSZ-0100] Repair move sequence: UnbufferMove SizeMove SwapPinsMove BufferMove CloneMove SplitLoadMove 
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
global_route -start_incremental
detailed_placement
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          177420.1 u
legalized HPWL         177420.1 u
delta HPWL                    0 %

global_route -end_incremental -congestion_report_file ./reports/asap7/jjz-credit-t-switch-top/base/congestion_post_repair_timing.rpt
global_route -start_incremental
global_route -end_incremental -congestion_report_file ./reports/asap7/jjz-credit-t-switch-top/base/congestion_post_recover_power.rpt
Repair antennas...
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Estimate parasitics...
Report metrics stage 5, global route...

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 5725 u^2 46% utilization.
[INFO FLW-0007] clock core_clock period 1000.000000
[INFO FLW-0008] Clock core_clock period 806.712
[INFO FLW-0009] Clock core_clock slack 150.830
[INFO FLW-0011] Path endpoint path count 7519
Elapsed time: 1:00.13[h:]min:sec. CPU time: user 672.08 sys 33.30 (1172%). Peak memory: 1109260KB.
