Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f4afaa8ad40243c4b9b255c850fbd572 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cam_TB_behav xil_defaultlib.test_cam_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'CAM_px_data' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/simulation/test_cam_TB.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'CAM_px_data' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:144]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 9 for port 'posX' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:189]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'posY' [D:/UNAL/semester6/digitali/GitHub/digitalI/cam_read/src/test_cam.v:190]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=12.0,...
Compiling module xil_defaultlib.clk24_25_nexys4
Compiling module xil_defaultlib.cam_read
Compiling module xil_defaultlib.buffer_ram_dp_default
Compiling module xil_defaultlib.VGA_Driver160x120_default
Compiling module xil_defaultlib.test_cam_default
Compiling module xil_defaultlib.test_cam_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cam_TB_behav
