/**
 * \file IfxAsclin_reg.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_ASCLIN/V0.2.2.1.0
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Asclin_Registers_Cfg Asclin address
 * \ingroup IfxSfr_Asclin_Registers
 * 
 * \defgroup IfxSfr_Asclin_Registers_Cfg_BaseAddress Base address
 * \ingroup IfxSfr_Asclin_Registers_Cfg
 *
 * \defgroup IfxSfr_Asclin_Registers_Cfg_Asclin0 2-ASCLIN0
 * \ingroup IfxSfr_Asclin_Registers_Cfg
 *
 * \defgroup IfxSfr_Asclin_Registers_Cfg_Asclin1 2-ASCLIN1
 * \ingroup IfxSfr_Asclin_Registers_Cfg
 *
 * \defgroup IfxSfr_Asclin_Registers_Cfg_Asclin2 2-ASCLIN2
 * \ingroup IfxSfr_Asclin_Registers_Cfg
 *
 * \defgroup IfxSfr_Asclin_Registers_Cfg_Asclin3 2-ASCLIN3
 * \ingroup IfxSfr_Asclin_Registers_Cfg
 *
 * \defgroup IfxSfr_Asclin_Registers_Cfg_Asclin4 2-ASCLIN4
 * \ingroup IfxSfr_Asclin_Registers_Cfg
 *
 * \defgroup IfxSfr_Asclin_Registers_Cfg_Asclin5 2-ASCLIN5
 * \ingroup IfxSfr_Asclin_Registers_Cfg
 *
 * \defgroup IfxSfr_Asclin_Registers_Cfg_Asclin6 2-ASCLIN6
 * \ingroup IfxSfr_Asclin_Registers_Cfg
 *
 * \defgroup IfxSfr_Asclin_Registers_Cfg_Asclin7 2-ASCLIN7
 * \ingroup IfxSfr_Asclin_Registers_Cfg
 *
 * \defgroup IfxSfr_Asclin_Registers_Cfg_Asclin8 2-ASCLIN8
 * \ingroup IfxSfr_Asclin_Registers_Cfg
 *
 * \defgroup IfxSfr_Asclin_Registers_Cfg_Asclin9 2-ASCLIN9
 * \ingroup IfxSfr_Asclin_Registers_Cfg
 *
 * \defgroup IfxSfr_Asclin_Registers_Cfg_Asclin10 2-ASCLIN10
 * \ingroup IfxSfr_Asclin_Registers_Cfg
 *
 * \defgroup IfxSfr_Asclin_Registers_Cfg_Asclin11 2-ASCLIN11
 * \ingroup IfxSfr_Asclin_Registers_Cfg
 *
 * \defgroup IfxSfr_Asclin_Registers_Cfg_Asclin12 2-ASCLIN12
 * \ingroup IfxSfr_Asclin_Registers_Cfg
 *
 * \defgroup IfxSfr_Asclin_Registers_Cfg_Asclin13 2-ASCLIN13
 * \ingroup IfxSfr_Asclin_Registers_Cfg
 *
 * \defgroup IfxSfr_Asclin_Registers_Cfg_Asclin14 2-ASCLIN14
 * \ingroup IfxSfr_Asclin_Registers_Cfg
 *
 * \defgroup IfxSfr_Asclin_Registers_Cfg_Asclin15 2-ASCLIN15
 * \ingroup IfxSfr_Asclin_Registers_Cfg
 *
 * \defgroup IfxSfr_Asclin_Registers_Cfg_Asclin16 2-ASCLIN16
 * \ingroup IfxSfr_Asclin_Registers_Cfg
 *
 * \defgroup IfxSfr_Asclin_Registers_Cfg_Asclin17 2-ASCLIN17
 * \ingroup IfxSfr_Asclin_Registers_Cfg
 *
 * \defgroup IfxSfr_Asclin_Registers_Cfg_Asclin18 2-ASCLIN18
 * \ingroup IfxSfr_Asclin_Registers_Cfg
 *
 * \defgroup IfxSfr_Asclin_Registers_Cfg_Asclin19 2-ASCLIN19
 * \ingroup IfxSfr_Asclin_Registers_Cfg
 *
 * \defgroup IfxSfr_Asclin_Registers_Cfg_Asclin20 2-ASCLIN20
 * \ingroup IfxSfr_Asclin_Registers_Cfg
 *
 * \defgroup IfxSfr_Asclin_Registers_Cfg_Asclin21 2-ASCLIN21
 * \ingroup IfxSfr_Asclin_Registers_Cfg
 *
 * \defgroup IfxSfr_Asclin_Registers_Cfg_Asclin22 2-ASCLIN22
 * \ingroup IfxSfr_Asclin_Registers_Cfg
 *
 * \defgroup IfxSfr_Asclin_Registers_Cfg_Asclin23 2-ASCLIN23
 * \ingroup IfxSfr_Asclin_Registers_Cfg
 *
 * \defgroup IfxSfr_Asclin_Registers_Cfg_Asclin24 2-ASCLIN24
 * \ingroup IfxSfr_Asclin_Registers_Cfg
 *
 * \defgroup IfxSfr_Asclin_Registers_Cfg_Asclin25 2-ASCLIN25
 * \ingroup IfxSfr_Asclin_Registers_Cfg
 *
 * \defgroup IfxSfr_Asclin_Registers_Cfg_Asclin26 2-ASCLIN26
 * \ingroup IfxSfr_Asclin_Registers_Cfg
 *
 * \defgroup IfxSfr_Asclin_Registers_Cfg_Asclin27 2-ASCLIN27
 * \ingroup IfxSfr_Asclin_Registers_Cfg
 *
 *
 */
#ifndef IFXASCLIN_REG_H
#define IFXASCLIN_REG_H 1
/******************************************************************************/
#include "IfxAsclin_regdef.h"
/******************************************************************************/

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Asclin_Registers_Cfg_BaseAddress
 * \{  */

/** \brief ASCLIN object */
#define MODULE_ASCLIN0 /*lint --e(923, 9078)*/ ((*(Ifx_ASCLIN*)0xF46C0000u))
#define MODULE_ASCLIN1 /*lint --e(923, 9078)*/ ((*(Ifx_ASCLIN*)0xF46C0200u))
#define MODULE_ASCLIN2 /*lint --e(923, 9078)*/ ((*(Ifx_ASCLIN*)0xF46C0400u))
#define MODULE_ASCLIN3 /*lint --e(923, 9078)*/ ((*(Ifx_ASCLIN*)0xF46C0600u))
#define MODULE_ASCLIN4 /*lint --e(923, 9078)*/ ((*(Ifx_ASCLIN*)0xF46C0800u))
#define MODULE_ASCLIN5 /*lint --e(923, 9078)*/ ((*(Ifx_ASCLIN*)0xF46C0A00u))
#define MODULE_ASCLIN6 /*lint --e(923, 9078)*/ ((*(Ifx_ASCLIN*)0xF46C0C00u))
#define MODULE_ASCLIN7 /*lint --e(923, 9078)*/ ((*(Ifx_ASCLIN*)0xF46C0E00u))
#define MODULE_ASCLIN8 /*lint --e(923, 9078)*/ ((*(Ifx_ASCLIN*)0xF46C1000u))
#define MODULE_ASCLIN9 /*lint --e(923, 9078)*/ ((*(Ifx_ASCLIN*)0xF46C1200u))
#define MODULE_ASCLIN10 /*lint --e(923, 9078)*/ ((*(Ifx_ASCLIN*)0xF46C1400u))
#define MODULE_ASCLIN11 /*lint --e(923, 9078)*/ ((*(Ifx_ASCLIN*)0xF46C1600u))
#define MODULE_ASCLIN12 /*lint --e(923, 9078)*/ ((*(Ifx_ASCLIN*)0xF46C1800u))
#define MODULE_ASCLIN13 /*lint --e(923, 9078)*/ ((*(Ifx_ASCLIN*)0xF46C1A00u))
#define MODULE_ASCLIN14 /*lint --e(923, 9078)*/ ((*(Ifx_ASCLIN*)0xF46C1C00u))
#define MODULE_ASCLIN15 /*lint --e(923, 9078)*/ ((*(Ifx_ASCLIN*)0xF46C1E00u))
#define MODULE_ASCLIN16 /*lint --e(923, 9078)*/ ((*(Ifx_ASCLIN*)0xF46C2000u))
#define MODULE_ASCLIN17 /*lint --e(923, 9078)*/ ((*(Ifx_ASCLIN*)0xF46C2200u))
#define MODULE_ASCLIN18 /*lint --e(923, 9078)*/ ((*(Ifx_ASCLIN*)0xF46C2400u))
#define MODULE_ASCLIN19 /*lint --e(923, 9078)*/ ((*(Ifx_ASCLIN*)0xF46C2600u))
#define MODULE_ASCLIN20 /*lint --e(923, 9078)*/ ((*(Ifx_ASCLIN*)0xF46C2800u))
#define MODULE_ASCLIN21 /*lint --e(923, 9078)*/ ((*(Ifx_ASCLIN*)0xF46C2A00u))
#define MODULE_ASCLIN22 /*lint --e(923, 9078)*/ ((*(Ifx_ASCLIN*)0xF46C2C00u))
#define MODULE_ASCLIN23 /*lint --e(923, 9078)*/ ((*(Ifx_ASCLIN*)0xF46C2E00u))
#define MODULE_ASCLIN24 /*lint --e(923, 9078)*/ ((*(Ifx_ASCLIN*)0xF46C3000u))
#define MODULE_ASCLIN25 /*lint --e(923, 9078)*/ ((*(Ifx_ASCLIN*)0xF46C3200u))
#define MODULE_ASCLIN26 /*lint --e(923, 9078)*/ ((*(Ifx_ASCLIN*)0xF46C3400u))
#define MODULE_ASCLIN27 /*lint --e(923, 9078)*/ ((*(Ifx_ASCLIN*)0xF46C3600u))
/** \}  */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Asclin_Registers_Cfg_Asclin0
 * \{  */
/** \brief 0, Clock Control Register */
#define ASCLIN0_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CLC*)0xF46C0000u)

/** \brief 4, OCDS Control and Status Register */
#define ASCLIN0_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_OCS*)0xF46C0004u)

/** \brief 8, Module Identification Register */
#define ASCLIN0_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ID*)0xF46C0008u)

/** \brief C, Reset Control Register A */
#define ASCLIN0_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLA*)0xF46C000Cu)

/** \brief 10, Reset Control Register B */
#define ASCLIN0_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLB*)0xF46C0010u)

/** \brief 14, Reset Status Register */
#define ASCLIN0_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_STAT*)0xF46C0014u)

/** \brief 20, PROT Register Endinit */
#define ASCLIN0_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C0020u)

/** \brief 24, PROT Register Safe Endinit */
#define ASCLIN0_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C0024u)

/** \brief 40, Write access enable register A */
#define ASCLIN0_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRA*)0xF46C0040u)

/** \brief 44, Write access enable register B */
#define ASCLIN0_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRB_FPI*)0xF46C0044u)

/** \brief 48, Read access enable register A */
#define ASCLIN0_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDA*)0xF46C0048u)

/** \brief 4C, Read access enable register B */
#define ASCLIN0_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDB_FPI*)0xF46C004Cu)

/** \brief 50, VM access enable register */
#define ASCLIN0_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_VM*)0xF46C0050u)

/** \brief 54, PRS access enable register */
#define ASCLIN0_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_PRS*)0xF46C0054u)

/** \brief 100, Input and Output Control Register */
#define ASCLIN0_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_IOCR*)0xF46C0100u)

/** \brief 104, TxFIFO Configuration Register */
#define ASCLIN0_TXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXFIFOCON*)0xF46C0104u)

/** \brief 108, RxFIFO Configuration Register */
#define ASCLIN0_RXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXFIFOCON*)0xF46C0108u)

/** \brief 10C, Bit Configuration Register */
#define ASCLIN0_BITCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BITCON*)0xF46C010Cu)

/** \brief 110, Frame Control Register */
#define ASCLIN0_FRAMECON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FRAMECON*)0xF46C0110u)

/** \brief 114, Data Configuration Register */
#define ASCLIN0_DATCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_DATCON*)0xF46C0114u)

/** \brief 118, Baud Rate Generation Register */
#define ASCLIN0_BRG /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRG*)0xF46C0118u)

/** \brief 11C, Baud Rate Detection Register */
#define ASCLIN0_BRD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRD*)0xF46C011Cu)

/** \brief 120, LIN Control Register */
#define ASCLIN0_LIN_CON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_CON*)0xF46C0120u)
/** Alias (User Manual Name) for ASCLIN0_LIN_CON */
#define ASCLIN0_LINCON (ASCLIN0_LIN_CON)

/** \brief 124, LIN Break Timer Register */
#define ASCLIN0_LIN_BTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_BTIMER*)0xF46C0124u)
/** Alias (User Manual Name) for ASCLIN0_LIN_BTIMER */
#define ASCLIN0_LINBTIMER (ASCLIN0_LIN_BTIMER)

/** \brief 128, LIN Header Timer Register */
#define ASCLIN0_LIN_HTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_HTIMER*)0xF46C0128u)
/** Alias (User Manual Name) for ASCLIN0_LIN_HTIMER */
#define ASCLIN0_LINHTIMER (ASCLIN0_LIN_HTIMER)

/** \brief 12C, Flags Register */
#define ASCLIN0_FLAGS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGS*)0xF46C012Cu)

/** \brief 130, Flags Set Register */
#define ASCLIN0_FLAGSSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSSET*)0xF46C0130u)

/** \brief 134, Flags Clear Register */
#define ASCLIN0_FLAGSCLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSCLEAR*)0xF46C0134u)

/** \brief 138, Flags Enable Register */
#define ASCLIN0_FLAGSENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSENABLE*)0xF46C0138u)

/** \brief 13C, Clock Selection Register */
#define ASCLIN0_CSR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CSR*)0xF46C013Cu)

/** \brief F46C0140, Transmit Data Register  */
#define ASCLIN0_TXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0140u)
/** Alias (User Manual Name) for ASCLIN0_TXDATA0, Base Mirror Register */
#define ASCLIN0_TXDATA (ASCLIN0_TXDATA0)

/** \brief F46C0144, Transmit Data Register  */
#define ASCLIN0_TXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0144u)

/** \brief F46C0148, Transmit Data Register  */
#define ASCLIN0_TXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0148u)

/** \brief F46C014C, Transmit Data Register  */
#define ASCLIN0_TXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C014Cu)

/** \brief F46C0150, Transmit Data Register  */
#define ASCLIN0_TXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0150u)

/** \brief F46C0154, Transmit Data Register  */
#define ASCLIN0_TXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0154u)

/** \brief F46C0158, Transmit Data Register  */
#define ASCLIN0_TXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0158u)

/** \brief F46C015C, Transmit Data Register  */
#define ASCLIN0_TXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C015Cu)

/** \brief F46C0160, Receive Data Register  */
#define ASCLIN0_RXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0160u)
/** Alias (User Manual Name) for ASCLIN0_RXDATA0, Base Mirror Register */
#define ASCLIN0_RXDATA (ASCLIN0_RXDATA0)

/** \brief F46C0164, Receive Data Register  */
#define ASCLIN0_RXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0164u)

/** \brief F46C0168, Receive Data Register  */
#define ASCLIN0_RXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0168u)

/** \brief F46C016C, Receive Data Register  */
#define ASCLIN0_RXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C016Cu)

/** \brief F46C0170, Receive Data Register  */
#define ASCLIN0_RXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0170u)

/** \brief F46C0174, Receive Data Register  */
#define ASCLIN0_RXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0174u)

/** \brief F46C0178, Receive Data Register  */
#define ASCLIN0_RXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0178u)

/** \brief F46C017C, Receive Data Register  */
#define ASCLIN0_RXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C017Cu)

/** \brief 180, Receive Data Debug Register */
#define ASCLIN0_RXDATAD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATAD*)0xF46C0180u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Asclin_Registers_Cfg_Asclin1
 * \{  */
/** \brief 0, Clock Control Register */
#define ASCLIN1_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CLC*)0xF46C0200u)

/** \brief 4, OCDS Control and Status Register */
#define ASCLIN1_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_OCS*)0xF46C0204u)

/** \brief 8, Module Identification Register */
#define ASCLIN1_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ID*)0xF46C0208u)

/** \brief C, Reset Control Register A */
#define ASCLIN1_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLA*)0xF46C020Cu)

/** \brief 10, Reset Control Register B */
#define ASCLIN1_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLB*)0xF46C0210u)

/** \brief 14, Reset Status Register */
#define ASCLIN1_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_STAT*)0xF46C0214u)

/** \brief 20, PROT Register Endinit */
#define ASCLIN1_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C0220u)

/** \brief 24, PROT Register Safe Endinit */
#define ASCLIN1_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C0224u)

/** \brief 40, Write access enable register A */
#define ASCLIN1_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRA*)0xF46C0240u)

/** \brief 44, Write access enable register B */
#define ASCLIN1_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRB_FPI*)0xF46C0244u)

/** \brief 48, Read access enable register A */
#define ASCLIN1_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDA*)0xF46C0248u)

/** \brief 4C, Read access enable register B */
#define ASCLIN1_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDB_FPI*)0xF46C024Cu)

/** \brief 50, VM access enable register */
#define ASCLIN1_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_VM*)0xF46C0250u)

/** \brief 54, PRS access enable register */
#define ASCLIN1_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_PRS*)0xF46C0254u)

/** \brief 100, Input and Output Control Register */
#define ASCLIN1_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_IOCR*)0xF46C0300u)

/** \brief 104, TxFIFO Configuration Register */
#define ASCLIN1_TXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXFIFOCON*)0xF46C0304u)

/** \brief 108, RxFIFO Configuration Register */
#define ASCLIN1_RXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXFIFOCON*)0xF46C0308u)

/** \brief 10C, Bit Configuration Register */
#define ASCLIN1_BITCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BITCON*)0xF46C030Cu)

/** \brief 110, Frame Control Register */
#define ASCLIN1_FRAMECON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FRAMECON*)0xF46C0310u)

/** \brief 114, Data Configuration Register */
#define ASCLIN1_DATCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_DATCON*)0xF46C0314u)

/** \brief 118, Baud Rate Generation Register */
#define ASCLIN1_BRG /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRG*)0xF46C0318u)

/** \brief 11C, Baud Rate Detection Register */
#define ASCLIN1_BRD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRD*)0xF46C031Cu)

/** \brief 120, LIN Control Register */
#define ASCLIN1_LIN_CON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_CON*)0xF46C0320u)
/** Alias (User Manual Name) for ASCLIN1_LIN_CON */
#define ASCLIN1_LINCON (ASCLIN1_LIN_CON)

/** \brief 124, LIN Break Timer Register */
#define ASCLIN1_LIN_BTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_BTIMER*)0xF46C0324u)
/** Alias (User Manual Name) for ASCLIN1_LIN_BTIMER */
#define ASCLIN1_LINBTIMER (ASCLIN1_LIN_BTIMER)

/** \brief 128, LIN Header Timer Register */
#define ASCLIN1_LIN_HTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_HTIMER*)0xF46C0328u)
/** Alias (User Manual Name) for ASCLIN1_LIN_HTIMER */
#define ASCLIN1_LINHTIMER (ASCLIN1_LIN_HTIMER)

/** \brief 12C, Flags Register */
#define ASCLIN1_FLAGS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGS*)0xF46C032Cu)

/** \brief 130, Flags Set Register */
#define ASCLIN1_FLAGSSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSSET*)0xF46C0330u)

/** \brief 134, Flags Clear Register */
#define ASCLIN1_FLAGSCLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSCLEAR*)0xF46C0334u)

/** \brief 138, Flags Enable Register */
#define ASCLIN1_FLAGSENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSENABLE*)0xF46C0338u)

/** \brief 13C, Clock Selection Register */
#define ASCLIN1_CSR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CSR*)0xF46C033Cu)

/** \brief F46C0340, Transmit Data Register  */
#define ASCLIN1_TXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0340u)
/** Alias (User Manual Name) for ASCLIN1_TXDATA0, Base Mirror Register */
#define ASCLIN1_TXDATA (ASCLIN1_TXDATA0)

/** \brief F46C0344, Transmit Data Register  */
#define ASCLIN1_TXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0344u)

/** \brief F46C0348, Transmit Data Register  */
#define ASCLIN1_TXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0348u)

/** \brief F46C034C, Transmit Data Register  */
#define ASCLIN1_TXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C034Cu)

/** \brief F46C0350, Transmit Data Register  */
#define ASCLIN1_TXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0350u)

/** \brief F46C0354, Transmit Data Register  */
#define ASCLIN1_TXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0354u)

/** \brief F46C0358, Transmit Data Register  */
#define ASCLIN1_TXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0358u)

/** \brief F46C035C, Transmit Data Register  */
#define ASCLIN1_TXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C035Cu)

/** \brief F46C0360, Receive Data Register  */
#define ASCLIN1_RXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0360u)
/** Alias (User Manual Name) for ASCLIN1_RXDATA0, Base Mirror Register */
#define ASCLIN1_RXDATA (ASCLIN1_RXDATA0)

/** \brief F46C0364, Receive Data Register  */
#define ASCLIN1_RXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0364u)

/** \brief F46C0368, Receive Data Register  */
#define ASCLIN1_RXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0368u)

/** \brief F46C036C, Receive Data Register  */
#define ASCLIN1_RXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C036Cu)

/** \brief F46C0370, Receive Data Register  */
#define ASCLIN1_RXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0370u)

/** \brief F46C0374, Receive Data Register  */
#define ASCLIN1_RXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0374u)

/** \brief F46C0378, Receive Data Register  */
#define ASCLIN1_RXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0378u)

/** \brief F46C037C, Receive Data Register  */
#define ASCLIN1_RXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C037Cu)

/** \brief 180, Receive Data Debug Register */
#define ASCLIN1_RXDATAD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATAD*)0xF46C0380u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Asclin_Registers_Cfg_Asclin2
 * \{  */
/** \brief 0, Clock Control Register */
#define ASCLIN2_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CLC*)0xF46C0400u)

/** \brief 4, OCDS Control and Status Register */
#define ASCLIN2_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_OCS*)0xF46C0404u)

/** \brief 8, Module Identification Register */
#define ASCLIN2_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ID*)0xF46C0408u)

/** \brief C, Reset Control Register A */
#define ASCLIN2_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLA*)0xF46C040Cu)

/** \brief 10, Reset Control Register B */
#define ASCLIN2_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLB*)0xF46C0410u)

/** \brief 14, Reset Status Register */
#define ASCLIN2_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_STAT*)0xF46C0414u)

/** \brief 20, PROT Register Endinit */
#define ASCLIN2_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C0420u)

/** \brief 24, PROT Register Safe Endinit */
#define ASCLIN2_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C0424u)

/** \brief 40, Write access enable register A */
#define ASCLIN2_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRA*)0xF46C0440u)

/** \brief 44, Write access enable register B */
#define ASCLIN2_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRB_FPI*)0xF46C0444u)

/** \brief 48, Read access enable register A */
#define ASCLIN2_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDA*)0xF46C0448u)

/** \brief 4C, Read access enable register B */
#define ASCLIN2_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDB_FPI*)0xF46C044Cu)

/** \brief 50, VM access enable register */
#define ASCLIN2_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_VM*)0xF46C0450u)

/** \brief 54, PRS access enable register */
#define ASCLIN2_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_PRS*)0xF46C0454u)

/** \brief 100, Input and Output Control Register */
#define ASCLIN2_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_IOCR*)0xF46C0500u)

/** \brief 104, TxFIFO Configuration Register */
#define ASCLIN2_TXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXFIFOCON*)0xF46C0504u)

/** \brief 108, RxFIFO Configuration Register */
#define ASCLIN2_RXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXFIFOCON*)0xF46C0508u)

/** \brief 10C, Bit Configuration Register */
#define ASCLIN2_BITCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BITCON*)0xF46C050Cu)

/** \brief 110, Frame Control Register */
#define ASCLIN2_FRAMECON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FRAMECON*)0xF46C0510u)

/** \brief 114, Data Configuration Register */
#define ASCLIN2_DATCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_DATCON*)0xF46C0514u)

/** \brief 118, Baud Rate Generation Register */
#define ASCLIN2_BRG /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRG*)0xF46C0518u)

/** \brief 11C, Baud Rate Detection Register */
#define ASCLIN2_BRD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRD*)0xF46C051Cu)

/** \brief 120, LIN Control Register */
#define ASCLIN2_LIN_CON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_CON*)0xF46C0520u)
/** Alias (User Manual Name) for ASCLIN2_LIN_CON */
#define ASCLIN2_LINCON (ASCLIN2_LIN_CON)

/** \brief 124, LIN Break Timer Register */
#define ASCLIN2_LIN_BTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_BTIMER*)0xF46C0524u)
/** Alias (User Manual Name) for ASCLIN2_LIN_BTIMER */
#define ASCLIN2_LINBTIMER (ASCLIN2_LIN_BTIMER)

/** \brief 128, LIN Header Timer Register */
#define ASCLIN2_LIN_HTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_HTIMER*)0xF46C0528u)
/** Alias (User Manual Name) for ASCLIN2_LIN_HTIMER */
#define ASCLIN2_LINHTIMER (ASCLIN2_LIN_HTIMER)

/** \brief 12C, Flags Register */
#define ASCLIN2_FLAGS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGS*)0xF46C052Cu)

/** \brief 130, Flags Set Register */
#define ASCLIN2_FLAGSSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSSET*)0xF46C0530u)

/** \brief 134, Flags Clear Register */
#define ASCLIN2_FLAGSCLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSCLEAR*)0xF46C0534u)

/** \brief 138, Flags Enable Register */
#define ASCLIN2_FLAGSENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSENABLE*)0xF46C0538u)

/** \brief 13C, Clock Selection Register */
#define ASCLIN2_CSR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CSR*)0xF46C053Cu)

/** \brief F46C0540, Transmit Data Register  */
#define ASCLIN2_TXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0540u)
/** Alias (User Manual Name) for ASCLIN2_TXDATA0, Base Mirror Register */
#define ASCLIN2_TXDATA (ASCLIN2_TXDATA0)

/** \brief F46C0544, Transmit Data Register  */
#define ASCLIN2_TXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0544u)

/** \brief F46C0548, Transmit Data Register  */
#define ASCLIN2_TXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0548u)

/** \brief F46C054C, Transmit Data Register  */
#define ASCLIN2_TXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C054Cu)

/** \brief F46C0550, Transmit Data Register  */
#define ASCLIN2_TXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0550u)

/** \brief F46C0554, Transmit Data Register  */
#define ASCLIN2_TXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0554u)

/** \brief F46C0558, Transmit Data Register  */
#define ASCLIN2_TXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0558u)

/** \brief F46C055C, Transmit Data Register  */
#define ASCLIN2_TXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C055Cu)

/** \brief F46C0560, Receive Data Register  */
#define ASCLIN2_RXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0560u)
/** Alias (User Manual Name) for ASCLIN2_RXDATA0, Base Mirror Register */
#define ASCLIN2_RXDATA (ASCLIN2_RXDATA0)

/** \brief F46C0564, Receive Data Register  */
#define ASCLIN2_RXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0564u)

/** \brief F46C0568, Receive Data Register  */
#define ASCLIN2_RXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0568u)

/** \brief F46C056C, Receive Data Register  */
#define ASCLIN2_RXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C056Cu)

/** \brief F46C0570, Receive Data Register  */
#define ASCLIN2_RXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0570u)

/** \brief F46C0574, Receive Data Register  */
#define ASCLIN2_RXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0574u)

/** \brief F46C0578, Receive Data Register  */
#define ASCLIN2_RXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0578u)

/** \brief F46C057C, Receive Data Register  */
#define ASCLIN2_RXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C057Cu)

/** \brief 180, Receive Data Debug Register */
#define ASCLIN2_RXDATAD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATAD*)0xF46C0580u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Asclin_Registers_Cfg_Asclin3
 * \{  */
/** \brief 0, Clock Control Register */
#define ASCLIN3_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CLC*)0xF46C0600u)

/** \brief 4, OCDS Control and Status Register */
#define ASCLIN3_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_OCS*)0xF46C0604u)

/** \brief 8, Module Identification Register */
#define ASCLIN3_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ID*)0xF46C0608u)

/** \brief C, Reset Control Register A */
#define ASCLIN3_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLA*)0xF46C060Cu)

/** \brief 10, Reset Control Register B */
#define ASCLIN3_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLB*)0xF46C0610u)

/** \brief 14, Reset Status Register */
#define ASCLIN3_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_STAT*)0xF46C0614u)

/** \brief 20, PROT Register Endinit */
#define ASCLIN3_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C0620u)

/** \brief 24, PROT Register Safe Endinit */
#define ASCLIN3_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C0624u)

/** \brief 40, Write access enable register A */
#define ASCLIN3_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRA*)0xF46C0640u)

/** \brief 44, Write access enable register B */
#define ASCLIN3_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRB_FPI*)0xF46C0644u)

/** \brief 48, Read access enable register A */
#define ASCLIN3_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDA*)0xF46C0648u)

/** \brief 4C, Read access enable register B */
#define ASCLIN3_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDB_FPI*)0xF46C064Cu)

/** \brief 50, VM access enable register */
#define ASCLIN3_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_VM*)0xF46C0650u)

/** \brief 54, PRS access enable register */
#define ASCLIN3_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_PRS*)0xF46C0654u)

/** \brief 100, Input and Output Control Register */
#define ASCLIN3_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_IOCR*)0xF46C0700u)

/** \brief 104, TxFIFO Configuration Register */
#define ASCLIN3_TXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXFIFOCON*)0xF46C0704u)

/** \brief 108, RxFIFO Configuration Register */
#define ASCLIN3_RXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXFIFOCON*)0xF46C0708u)

/** \brief 10C, Bit Configuration Register */
#define ASCLIN3_BITCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BITCON*)0xF46C070Cu)

/** \brief 110, Frame Control Register */
#define ASCLIN3_FRAMECON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FRAMECON*)0xF46C0710u)

/** \brief 114, Data Configuration Register */
#define ASCLIN3_DATCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_DATCON*)0xF46C0714u)

/** \brief 118, Baud Rate Generation Register */
#define ASCLIN3_BRG /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRG*)0xF46C0718u)

/** \brief 11C, Baud Rate Detection Register */
#define ASCLIN3_BRD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRD*)0xF46C071Cu)

/** \brief 120, LIN Control Register */
#define ASCLIN3_LIN_CON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_CON*)0xF46C0720u)
/** Alias (User Manual Name) for ASCLIN3_LIN_CON */
#define ASCLIN3_LINCON (ASCLIN3_LIN_CON)

/** \brief 124, LIN Break Timer Register */
#define ASCLIN3_LIN_BTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_BTIMER*)0xF46C0724u)
/** Alias (User Manual Name) for ASCLIN3_LIN_BTIMER */
#define ASCLIN3_LINBTIMER (ASCLIN3_LIN_BTIMER)

/** \brief 128, LIN Header Timer Register */
#define ASCLIN3_LIN_HTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_HTIMER*)0xF46C0728u)
/** Alias (User Manual Name) for ASCLIN3_LIN_HTIMER */
#define ASCLIN3_LINHTIMER (ASCLIN3_LIN_HTIMER)

/** \brief 12C, Flags Register */
#define ASCLIN3_FLAGS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGS*)0xF46C072Cu)

/** \brief 130, Flags Set Register */
#define ASCLIN3_FLAGSSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSSET*)0xF46C0730u)

/** \brief 134, Flags Clear Register */
#define ASCLIN3_FLAGSCLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSCLEAR*)0xF46C0734u)

/** \brief 138, Flags Enable Register */
#define ASCLIN3_FLAGSENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSENABLE*)0xF46C0738u)

/** \brief 13C, Clock Selection Register */
#define ASCLIN3_CSR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CSR*)0xF46C073Cu)

/** \brief F46C0740, Transmit Data Register  */
#define ASCLIN3_TXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0740u)
/** Alias (User Manual Name) for ASCLIN3_TXDATA0, Base Mirror Register */
#define ASCLIN3_TXDATA (ASCLIN3_TXDATA0)

/** \brief F46C0744, Transmit Data Register  */
#define ASCLIN3_TXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0744u)

/** \brief F46C0748, Transmit Data Register  */
#define ASCLIN3_TXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0748u)

/** \brief F46C074C, Transmit Data Register  */
#define ASCLIN3_TXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C074Cu)

/** \brief F46C0750, Transmit Data Register  */
#define ASCLIN3_TXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0750u)

/** \brief F46C0754, Transmit Data Register  */
#define ASCLIN3_TXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0754u)

/** \brief F46C0758, Transmit Data Register  */
#define ASCLIN3_TXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0758u)

/** \brief F46C075C, Transmit Data Register  */
#define ASCLIN3_TXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C075Cu)

/** \brief F46C0760, Receive Data Register  */
#define ASCLIN3_RXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0760u)
/** Alias (User Manual Name) for ASCLIN3_RXDATA0, Base Mirror Register */
#define ASCLIN3_RXDATA (ASCLIN3_RXDATA0)

/** \brief F46C0764, Receive Data Register  */
#define ASCLIN3_RXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0764u)

/** \brief F46C0768, Receive Data Register  */
#define ASCLIN3_RXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0768u)

/** \brief F46C076C, Receive Data Register  */
#define ASCLIN3_RXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C076Cu)

/** \brief F46C0770, Receive Data Register  */
#define ASCLIN3_RXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0770u)

/** \brief F46C0774, Receive Data Register  */
#define ASCLIN3_RXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0774u)

/** \brief F46C0778, Receive Data Register  */
#define ASCLIN3_RXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0778u)

/** \brief F46C077C, Receive Data Register  */
#define ASCLIN3_RXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C077Cu)

/** \brief 180, Receive Data Debug Register */
#define ASCLIN3_RXDATAD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATAD*)0xF46C0780u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Asclin_Registers_Cfg_Asclin4
 * \{  */
/** \brief 0, Clock Control Register */
#define ASCLIN4_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CLC*)0xF46C0800u)

/** \brief 4, OCDS Control and Status Register */
#define ASCLIN4_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_OCS*)0xF46C0804u)

/** \brief 8, Module Identification Register */
#define ASCLIN4_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ID*)0xF46C0808u)

/** \brief C, Reset Control Register A */
#define ASCLIN4_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLA*)0xF46C080Cu)

/** \brief 10, Reset Control Register B */
#define ASCLIN4_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLB*)0xF46C0810u)

/** \brief 14, Reset Status Register */
#define ASCLIN4_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_STAT*)0xF46C0814u)

/** \brief 20, PROT Register Endinit */
#define ASCLIN4_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C0820u)

/** \brief 24, PROT Register Safe Endinit */
#define ASCLIN4_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C0824u)

/** \brief 40, Write access enable register A */
#define ASCLIN4_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRA*)0xF46C0840u)

/** \brief 44, Write access enable register B */
#define ASCLIN4_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRB_FPI*)0xF46C0844u)

/** \brief 48, Read access enable register A */
#define ASCLIN4_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDA*)0xF46C0848u)

/** \brief 4C, Read access enable register B */
#define ASCLIN4_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDB_FPI*)0xF46C084Cu)

/** \brief 50, VM access enable register */
#define ASCLIN4_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_VM*)0xF46C0850u)

/** \brief 54, PRS access enable register */
#define ASCLIN4_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_PRS*)0xF46C0854u)

/** \brief 100, Input and Output Control Register */
#define ASCLIN4_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_IOCR*)0xF46C0900u)

/** \brief 104, TxFIFO Configuration Register */
#define ASCLIN4_TXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXFIFOCON*)0xF46C0904u)

/** \brief 108, RxFIFO Configuration Register */
#define ASCLIN4_RXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXFIFOCON*)0xF46C0908u)

/** \brief 10C, Bit Configuration Register */
#define ASCLIN4_BITCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BITCON*)0xF46C090Cu)

/** \brief 110, Frame Control Register */
#define ASCLIN4_FRAMECON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FRAMECON*)0xF46C0910u)

/** \brief 114, Data Configuration Register */
#define ASCLIN4_DATCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_DATCON*)0xF46C0914u)

/** \brief 118, Baud Rate Generation Register */
#define ASCLIN4_BRG /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRG*)0xF46C0918u)

/** \brief 11C, Baud Rate Detection Register */
#define ASCLIN4_BRD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRD*)0xF46C091Cu)

/** \brief 120, LIN Control Register */
#define ASCLIN4_LIN_CON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_CON*)0xF46C0920u)
/** Alias (User Manual Name) for ASCLIN4_LIN_CON */
#define ASCLIN4_LINCON (ASCLIN4_LIN_CON)

/** \brief 124, LIN Break Timer Register */
#define ASCLIN4_LIN_BTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_BTIMER*)0xF46C0924u)
/** Alias (User Manual Name) for ASCLIN4_LIN_BTIMER */
#define ASCLIN4_LINBTIMER (ASCLIN4_LIN_BTIMER)

/** \brief 128, LIN Header Timer Register */
#define ASCLIN4_LIN_HTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_HTIMER*)0xF46C0928u)
/** Alias (User Manual Name) for ASCLIN4_LIN_HTIMER */
#define ASCLIN4_LINHTIMER (ASCLIN4_LIN_HTIMER)

/** \brief 12C, Flags Register */
#define ASCLIN4_FLAGS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGS*)0xF46C092Cu)

/** \brief 130, Flags Set Register */
#define ASCLIN4_FLAGSSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSSET*)0xF46C0930u)

/** \brief 134, Flags Clear Register */
#define ASCLIN4_FLAGSCLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSCLEAR*)0xF46C0934u)

/** \brief 138, Flags Enable Register */
#define ASCLIN4_FLAGSENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSENABLE*)0xF46C0938u)

/** \brief 13C, Clock Selection Register */
#define ASCLIN4_CSR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CSR*)0xF46C093Cu)

/** \brief F46C0940, Transmit Data Register  */
#define ASCLIN4_TXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0940u)
/** Alias (User Manual Name) for ASCLIN4_TXDATA0, Base Mirror Register */
#define ASCLIN4_TXDATA (ASCLIN4_TXDATA0)

/** \brief F46C0944, Transmit Data Register  */
#define ASCLIN4_TXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0944u)

/** \brief F46C0948, Transmit Data Register  */
#define ASCLIN4_TXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0948u)

/** \brief F46C094C, Transmit Data Register  */
#define ASCLIN4_TXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C094Cu)

/** \brief F46C0950, Transmit Data Register  */
#define ASCLIN4_TXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0950u)

/** \brief F46C0954, Transmit Data Register  */
#define ASCLIN4_TXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0954u)

/** \brief F46C0958, Transmit Data Register  */
#define ASCLIN4_TXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0958u)

/** \brief F46C095C, Transmit Data Register  */
#define ASCLIN4_TXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C095Cu)

/** \brief F46C0960, Receive Data Register  */
#define ASCLIN4_RXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0960u)
/** Alias (User Manual Name) for ASCLIN4_RXDATA0, Base Mirror Register */
#define ASCLIN4_RXDATA (ASCLIN4_RXDATA0)

/** \brief F46C0964, Receive Data Register  */
#define ASCLIN4_RXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0964u)

/** \brief F46C0968, Receive Data Register  */
#define ASCLIN4_RXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0968u)

/** \brief F46C096C, Receive Data Register  */
#define ASCLIN4_RXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C096Cu)

/** \brief F46C0970, Receive Data Register  */
#define ASCLIN4_RXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0970u)

/** \brief F46C0974, Receive Data Register  */
#define ASCLIN4_RXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0974u)

/** \brief F46C0978, Receive Data Register  */
#define ASCLIN4_RXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0978u)

/** \brief F46C097C, Receive Data Register  */
#define ASCLIN4_RXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C097Cu)

/** \brief 180, Receive Data Debug Register */
#define ASCLIN4_RXDATAD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATAD*)0xF46C0980u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Asclin_Registers_Cfg_Asclin5
 * \{  */
/** \brief 0, Clock Control Register */
#define ASCLIN5_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CLC*)0xF46C0A00u)

/** \brief 4, OCDS Control and Status Register */
#define ASCLIN5_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_OCS*)0xF46C0A04u)

/** \brief 8, Module Identification Register */
#define ASCLIN5_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ID*)0xF46C0A08u)

/** \brief C, Reset Control Register A */
#define ASCLIN5_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLA*)0xF46C0A0Cu)

/** \brief 10, Reset Control Register B */
#define ASCLIN5_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLB*)0xF46C0A10u)

/** \brief 14, Reset Status Register */
#define ASCLIN5_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_STAT*)0xF46C0A14u)

/** \brief 20, PROT Register Endinit */
#define ASCLIN5_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C0A20u)

/** \brief 24, PROT Register Safe Endinit */
#define ASCLIN5_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C0A24u)

/** \brief 40, Write access enable register A */
#define ASCLIN5_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRA*)0xF46C0A40u)

/** \brief 44, Write access enable register B */
#define ASCLIN5_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRB_FPI*)0xF46C0A44u)

/** \brief 48, Read access enable register A */
#define ASCLIN5_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDA*)0xF46C0A48u)

/** \brief 4C, Read access enable register B */
#define ASCLIN5_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDB_FPI*)0xF46C0A4Cu)

/** \brief 50, VM access enable register */
#define ASCLIN5_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_VM*)0xF46C0A50u)

/** \brief 54, PRS access enable register */
#define ASCLIN5_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_PRS*)0xF46C0A54u)

/** \brief 100, Input and Output Control Register */
#define ASCLIN5_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_IOCR*)0xF46C0B00u)

/** \brief 104, TxFIFO Configuration Register */
#define ASCLIN5_TXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXFIFOCON*)0xF46C0B04u)

/** \brief 108, RxFIFO Configuration Register */
#define ASCLIN5_RXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXFIFOCON*)0xF46C0B08u)

/** \brief 10C, Bit Configuration Register */
#define ASCLIN5_BITCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BITCON*)0xF46C0B0Cu)

/** \brief 110, Frame Control Register */
#define ASCLIN5_FRAMECON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FRAMECON*)0xF46C0B10u)

/** \brief 114, Data Configuration Register */
#define ASCLIN5_DATCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_DATCON*)0xF46C0B14u)

/** \brief 118, Baud Rate Generation Register */
#define ASCLIN5_BRG /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRG*)0xF46C0B18u)

/** \brief 11C, Baud Rate Detection Register */
#define ASCLIN5_BRD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRD*)0xF46C0B1Cu)

/** \brief 120, LIN Control Register */
#define ASCLIN5_LIN_CON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_CON*)0xF46C0B20u)
/** Alias (User Manual Name) for ASCLIN5_LIN_CON */
#define ASCLIN5_LINCON (ASCLIN5_LIN_CON)

/** \brief 124, LIN Break Timer Register */
#define ASCLIN5_LIN_BTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_BTIMER*)0xF46C0B24u)
/** Alias (User Manual Name) for ASCLIN5_LIN_BTIMER */
#define ASCLIN5_LINBTIMER (ASCLIN5_LIN_BTIMER)

/** \brief 128, LIN Header Timer Register */
#define ASCLIN5_LIN_HTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_HTIMER*)0xF46C0B28u)
/** Alias (User Manual Name) for ASCLIN5_LIN_HTIMER */
#define ASCLIN5_LINHTIMER (ASCLIN5_LIN_HTIMER)

/** \brief 12C, Flags Register */
#define ASCLIN5_FLAGS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGS*)0xF46C0B2Cu)

/** \brief 130, Flags Set Register */
#define ASCLIN5_FLAGSSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSSET*)0xF46C0B30u)

/** \brief 134, Flags Clear Register */
#define ASCLIN5_FLAGSCLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSCLEAR*)0xF46C0B34u)

/** \brief 138, Flags Enable Register */
#define ASCLIN5_FLAGSENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSENABLE*)0xF46C0B38u)

/** \brief 13C, Clock Selection Register */
#define ASCLIN5_CSR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CSR*)0xF46C0B3Cu)

/** \brief F46C0B40, Transmit Data Register  */
#define ASCLIN5_TXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0B40u)
/** Alias (User Manual Name) for ASCLIN5_TXDATA0, Base Mirror Register */
#define ASCLIN5_TXDATA (ASCLIN5_TXDATA0)

/** \brief F46C0B44, Transmit Data Register  */
#define ASCLIN5_TXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0B44u)

/** \brief F46C0B48, Transmit Data Register  */
#define ASCLIN5_TXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0B48u)

/** \brief F46C0B4C, Transmit Data Register  */
#define ASCLIN5_TXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0B4Cu)

/** \brief F46C0B50, Transmit Data Register  */
#define ASCLIN5_TXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0B50u)

/** \brief F46C0B54, Transmit Data Register  */
#define ASCLIN5_TXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0B54u)

/** \brief F46C0B58, Transmit Data Register  */
#define ASCLIN5_TXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0B58u)

/** \brief F46C0B5C, Transmit Data Register  */
#define ASCLIN5_TXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0B5Cu)

/** \brief F46C0B60, Receive Data Register  */
#define ASCLIN5_RXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0B60u)
/** Alias (User Manual Name) for ASCLIN5_RXDATA0, Base Mirror Register */
#define ASCLIN5_RXDATA (ASCLIN5_RXDATA0)

/** \brief F46C0B64, Receive Data Register  */
#define ASCLIN5_RXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0B64u)

/** \brief F46C0B68, Receive Data Register  */
#define ASCLIN5_RXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0B68u)

/** \brief F46C0B6C, Receive Data Register  */
#define ASCLIN5_RXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0B6Cu)

/** \brief F46C0B70, Receive Data Register  */
#define ASCLIN5_RXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0B70u)

/** \brief F46C0B74, Receive Data Register  */
#define ASCLIN5_RXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0B74u)

/** \brief F46C0B78, Receive Data Register  */
#define ASCLIN5_RXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0B78u)

/** \brief F46C0B7C, Receive Data Register  */
#define ASCLIN5_RXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0B7Cu)

/** \brief 180, Receive Data Debug Register */
#define ASCLIN5_RXDATAD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATAD*)0xF46C0B80u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Asclin_Registers_Cfg_Asclin6
 * \{  */
/** \brief 0, Clock Control Register */
#define ASCLIN6_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CLC*)0xF46C0C00u)

/** \brief 4, OCDS Control and Status Register */
#define ASCLIN6_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_OCS*)0xF46C0C04u)

/** \brief 8, Module Identification Register */
#define ASCLIN6_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ID*)0xF46C0C08u)

/** \brief C, Reset Control Register A */
#define ASCLIN6_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLA*)0xF46C0C0Cu)

/** \brief 10, Reset Control Register B */
#define ASCLIN6_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLB*)0xF46C0C10u)

/** \brief 14, Reset Status Register */
#define ASCLIN6_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_STAT*)0xF46C0C14u)

/** \brief 20, PROT Register Endinit */
#define ASCLIN6_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C0C20u)

/** \brief 24, PROT Register Safe Endinit */
#define ASCLIN6_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C0C24u)

/** \brief 40, Write access enable register A */
#define ASCLIN6_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRA*)0xF46C0C40u)

/** \brief 44, Write access enable register B */
#define ASCLIN6_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRB_FPI*)0xF46C0C44u)

/** \brief 48, Read access enable register A */
#define ASCLIN6_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDA*)0xF46C0C48u)

/** \brief 4C, Read access enable register B */
#define ASCLIN6_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDB_FPI*)0xF46C0C4Cu)

/** \brief 50, VM access enable register */
#define ASCLIN6_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_VM*)0xF46C0C50u)

/** \brief 54, PRS access enable register */
#define ASCLIN6_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_PRS*)0xF46C0C54u)

/** \brief 100, Input and Output Control Register */
#define ASCLIN6_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_IOCR*)0xF46C0D00u)

/** \brief 104, TxFIFO Configuration Register */
#define ASCLIN6_TXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXFIFOCON*)0xF46C0D04u)

/** \brief 108, RxFIFO Configuration Register */
#define ASCLIN6_RXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXFIFOCON*)0xF46C0D08u)

/** \brief 10C, Bit Configuration Register */
#define ASCLIN6_BITCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BITCON*)0xF46C0D0Cu)

/** \brief 110, Frame Control Register */
#define ASCLIN6_FRAMECON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FRAMECON*)0xF46C0D10u)

/** \brief 114, Data Configuration Register */
#define ASCLIN6_DATCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_DATCON*)0xF46C0D14u)

/** \brief 118, Baud Rate Generation Register */
#define ASCLIN6_BRG /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRG*)0xF46C0D18u)

/** \brief 11C, Baud Rate Detection Register */
#define ASCLIN6_BRD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRD*)0xF46C0D1Cu)

/** \brief 120, LIN Control Register */
#define ASCLIN6_LIN_CON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_CON*)0xF46C0D20u)
/** Alias (User Manual Name) for ASCLIN6_LIN_CON */
#define ASCLIN6_LINCON (ASCLIN6_LIN_CON)

/** \brief 124, LIN Break Timer Register */
#define ASCLIN6_LIN_BTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_BTIMER*)0xF46C0D24u)
/** Alias (User Manual Name) for ASCLIN6_LIN_BTIMER */
#define ASCLIN6_LINBTIMER (ASCLIN6_LIN_BTIMER)

/** \brief 128, LIN Header Timer Register */
#define ASCLIN6_LIN_HTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_HTIMER*)0xF46C0D28u)
/** Alias (User Manual Name) for ASCLIN6_LIN_HTIMER */
#define ASCLIN6_LINHTIMER (ASCLIN6_LIN_HTIMER)

/** \brief 12C, Flags Register */
#define ASCLIN6_FLAGS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGS*)0xF46C0D2Cu)

/** \brief 130, Flags Set Register */
#define ASCLIN6_FLAGSSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSSET*)0xF46C0D30u)

/** \brief 134, Flags Clear Register */
#define ASCLIN6_FLAGSCLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSCLEAR*)0xF46C0D34u)

/** \brief 138, Flags Enable Register */
#define ASCLIN6_FLAGSENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSENABLE*)0xF46C0D38u)

/** \brief 13C, Clock Selection Register */
#define ASCLIN6_CSR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CSR*)0xF46C0D3Cu)

/** \brief F46C0D40, Transmit Data Register  */
#define ASCLIN6_TXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0D40u)
/** Alias (User Manual Name) for ASCLIN6_TXDATA0, Base Mirror Register */
#define ASCLIN6_TXDATA (ASCLIN6_TXDATA0)

/** \brief F46C0D44, Transmit Data Register  */
#define ASCLIN6_TXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0D44u)

/** \brief F46C0D48, Transmit Data Register  */
#define ASCLIN6_TXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0D48u)

/** \brief F46C0D4C, Transmit Data Register  */
#define ASCLIN6_TXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0D4Cu)

/** \brief F46C0D50, Transmit Data Register  */
#define ASCLIN6_TXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0D50u)

/** \brief F46C0D54, Transmit Data Register  */
#define ASCLIN6_TXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0D54u)

/** \brief F46C0D58, Transmit Data Register  */
#define ASCLIN6_TXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0D58u)

/** \brief F46C0D5C, Transmit Data Register  */
#define ASCLIN6_TXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0D5Cu)

/** \brief F46C0D60, Receive Data Register  */
#define ASCLIN6_RXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0D60u)
/** Alias (User Manual Name) for ASCLIN6_RXDATA0, Base Mirror Register */
#define ASCLIN6_RXDATA (ASCLIN6_RXDATA0)

/** \brief F46C0D64, Receive Data Register  */
#define ASCLIN6_RXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0D64u)

/** \brief F46C0D68, Receive Data Register  */
#define ASCLIN6_RXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0D68u)

/** \brief F46C0D6C, Receive Data Register  */
#define ASCLIN6_RXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0D6Cu)

/** \brief F46C0D70, Receive Data Register  */
#define ASCLIN6_RXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0D70u)

/** \brief F46C0D74, Receive Data Register  */
#define ASCLIN6_RXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0D74u)

/** \brief F46C0D78, Receive Data Register  */
#define ASCLIN6_RXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0D78u)

/** \brief F46C0D7C, Receive Data Register  */
#define ASCLIN6_RXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0D7Cu)

/** \brief 180, Receive Data Debug Register */
#define ASCLIN6_RXDATAD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATAD*)0xF46C0D80u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Asclin_Registers_Cfg_Asclin7
 * \{  */
/** \brief 0, Clock Control Register */
#define ASCLIN7_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CLC*)0xF46C0E00u)

/** \brief 4, OCDS Control and Status Register */
#define ASCLIN7_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_OCS*)0xF46C0E04u)

/** \brief 8, Module Identification Register */
#define ASCLIN7_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ID*)0xF46C0E08u)

/** \brief C, Reset Control Register A */
#define ASCLIN7_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLA*)0xF46C0E0Cu)

/** \brief 10, Reset Control Register B */
#define ASCLIN7_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLB*)0xF46C0E10u)

/** \brief 14, Reset Status Register */
#define ASCLIN7_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_STAT*)0xF46C0E14u)

/** \brief 20, PROT Register Endinit */
#define ASCLIN7_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C0E20u)

/** \brief 24, PROT Register Safe Endinit */
#define ASCLIN7_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C0E24u)

/** \brief 40, Write access enable register A */
#define ASCLIN7_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRA*)0xF46C0E40u)

/** \brief 44, Write access enable register B */
#define ASCLIN7_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRB_FPI*)0xF46C0E44u)

/** \brief 48, Read access enable register A */
#define ASCLIN7_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDA*)0xF46C0E48u)

/** \brief 4C, Read access enable register B */
#define ASCLIN7_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDB_FPI*)0xF46C0E4Cu)

/** \brief 50, VM access enable register */
#define ASCLIN7_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_VM*)0xF46C0E50u)

/** \brief 54, PRS access enable register */
#define ASCLIN7_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_PRS*)0xF46C0E54u)

/** \brief 100, Input and Output Control Register */
#define ASCLIN7_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_IOCR*)0xF46C0F00u)

/** \brief 104, TxFIFO Configuration Register */
#define ASCLIN7_TXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXFIFOCON*)0xF46C0F04u)

/** \brief 108, RxFIFO Configuration Register */
#define ASCLIN7_RXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXFIFOCON*)0xF46C0F08u)

/** \brief 10C, Bit Configuration Register */
#define ASCLIN7_BITCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BITCON*)0xF46C0F0Cu)

/** \brief 110, Frame Control Register */
#define ASCLIN7_FRAMECON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FRAMECON*)0xF46C0F10u)

/** \brief 114, Data Configuration Register */
#define ASCLIN7_DATCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_DATCON*)0xF46C0F14u)

/** \brief 118, Baud Rate Generation Register */
#define ASCLIN7_BRG /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRG*)0xF46C0F18u)

/** \brief 11C, Baud Rate Detection Register */
#define ASCLIN7_BRD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRD*)0xF46C0F1Cu)

/** \brief 120, LIN Control Register */
#define ASCLIN7_LIN_CON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_CON*)0xF46C0F20u)
/** Alias (User Manual Name) for ASCLIN7_LIN_CON */
#define ASCLIN7_LINCON (ASCLIN7_LIN_CON)

/** \brief 124, LIN Break Timer Register */
#define ASCLIN7_LIN_BTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_BTIMER*)0xF46C0F24u)
/** Alias (User Manual Name) for ASCLIN7_LIN_BTIMER */
#define ASCLIN7_LINBTIMER (ASCLIN7_LIN_BTIMER)

/** \brief 128, LIN Header Timer Register */
#define ASCLIN7_LIN_HTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_HTIMER*)0xF46C0F28u)
/** Alias (User Manual Name) for ASCLIN7_LIN_HTIMER */
#define ASCLIN7_LINHTIMER (ASCLIN7_LIN_HTIMER)

/** \brief 12C, Flags Register */
#define ASCLIN7_FLAGS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGS*)0xF46C0F2Cu)

/** \brief 130, Flags Set Register */
#define ASCLIN7_FLAGSSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSSET*)0xF46C0F30u)

/** \brief 134, Flags Clear Register */
#define ASCLIN7_FLAGSCLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSCLEAR*)0xF46C0F34u)

/** \brief 138, Flags Enable Register */
#define ASCLIN7_FLAGSENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSENABLE*)0xF46C0F38u)

/** \brief 13C, Clock Selection Register */
#define ASCLIN7_CSR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CSR*)0xF46C0F3Cu)

/** \brief F46C0F40, Transmit Data Register  */
#define ASCLIN7_TXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0F40u)
/** Alias (User Manual Name) for ASCLIN7_TXDATA0, Base Mirror Register */
#define ASCLIN7_TXDATA (ASCLIN7_TXDATA0)

/** \brief F46C0F44, Transmit Data Register  */
#define ASCLIN7_TXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0F44u)

/** \brief F46C0F48, Transmit Data Register  */
#define ASCLIN7_TXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0F48u)

/** \brief F46C0F4C, Transmit Data Register  */
#define ASCLIN7_TXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0F4Cu)

/** \brief F46C0F50, Transmit Data Register  */
#define ASCLIN7_TXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0F50u)

/** \brief F46C0F54, Transmit Data Register  */
#define ASCLIN7_TXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0F54u)

/** \brief F46C0F58, Transmit Data Register  */
#define ASCLIN7_TXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0F58u)

/** \brief F46C0F5C, Transmit Data Register  */
#define ASCLIN7_TXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C0F5Cu)

/** \brief F46C0F60, Receive Data Register  */
#define ASCLIN7_RXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0F60u)
/** Alias (User Manual Name) for ASCLIN7_RXDATA0, Base Mirror Register */
#define ASCLIN7_RXDATA (ASCLIN7_RXDATA0)

/** \brief F46C0F64, Receive Data Register  */
#define ASCLIN7_RXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0F64u)

/** \brief F46C0F68, Receive Data Register  */
#define ASCLIN7_RXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0F68u)

/** \brief F46C0F6C, Receive Data Register  */
#define ASCLIN7_RXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0F6Cu)

/** \brief F46C0F70, Receive Data Register  */
#define ASCLIN7_RXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0F70u)

/** \brief F46C0F74, Receive Data Register  */
#define ASCLIN7_RXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0F74u)

/** \brief F46C0F78, Receive Data Register  */
#define ASCLIN7_RXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0F78u)

/** \brief F46C0F7C, Receive Data Register  */
#define ASCLIN7_RXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C0F7Cu)

/** \brief 180, Receive Data Debug Register */
#define ASCLIN7_RXDATAD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATAD*)0xF46C0F80u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Asclin_Registers_Cfg_Asclin8
 * \{  */
/** \brief 0, Clock Control Register */
#define ASCLIN8_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CLC*)0xF46C1000u)

/** \brief 4, OCDS Control and Status Register */
#define ASCLIN8_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_OCS*)0xF46C1004u)

/** \brief 8, Module Identification Register */
#define ASCLIN8_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ID*)0xF46C1008u)

/** \brief C, Reset Control Register A */
#define ASCLIN8_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLA*)0xF46C100Cu)

/** \brief 10, Reset Control Register B */
#define ASCLIN8_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLB*)0xF46C1010u)

/** \brief 14, Reset Status Register */
#define ASCLIN8_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_STAT*)0xF46C1014u)

/** \brief 20, PROT Register Endinit */
#define ASCLIN8_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C1020u)

/** \brief 24, PROT Register Safe Endinit */
#define ASCLIN8_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C1024u)

/** \brief 40, Write access enable register A */
#define ASCLIN8_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRA*)0xF46C1040u)

/** \brief 44, Write access enable register B */
#define ASCLIN8_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRB_FPI*)0xF46C1044u)

/** \brief 48, Read access enable register A */
#define ASCLIN8_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDA*)0xF46C1048u)

/** \brief 4C, Read access enable register B */
#define ASCLIN8_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDB_FPI*)0xF46C104Cu)

/** \brief 50, VM access enable register */
#define ASCLIN8_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_VM*)0xF46C1050u)

/** \brief 54, PRS access enable register */
#define ASCLIN8_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_PRS*)0xF46C1054u)

/** \brief 100, Input and Output Control Register */
#define ASCLIN8_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_IOCR*)0xF46C1100u)

/** \brief 104, TxFIFO Configuration Register */
#define ASCLIN8_TXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXFIFOCON*)0xF46C1104u)

/** \brief 108, RxFIFO Configuration Register */
#define ASCLIN8_RXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXFIFOCON*)0xF46C1108u)

/** \brief 10C, Bit Configuration Register */
#define ASCLIN8_BITCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BITCON*)0xF46C110Cu)

/** \brief 110, Frame Control Register */
#define ASCLIN8_FRAMECON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FRAMECON*)0xF46C1110u)

/** \brief 114, Data Configuration Register */
#define ASCLIN8_DATCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_DATCON*)0xF46C1114u)

/** \brief 118, Baud Rate Generation Register */
#define ASCLIN8_BRG /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRG*)0xF46C1118u)

/** \brief 11C, Baud Rate Detection Register */
#define ASCLIN8_BRD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRD*)0xF46C111Cu)

/** \brief 120, LIN Control Register */
#define ASCLIN8_LIN_CON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_CON*)0xF46C1120u)
/** Alias (User Manual Name) for ASCLIN8_LIN_CON */
#define ASCLIN8_LINCON (ASCLIN8_LIN_CON)

/** \brief 124, LIN Break Timer Register */
#define ASCLIN8_LIN_BTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_BTIMER*)0xF46C1124u)
/** Alias (User Manual Name) for ASCLIN8_LIN_BTIMER */
#define ASCLIN8_LINBTIMER (ASCLIN8_LIN_BTIMER)

/** \brief 128, LIN Header Timer Register */
#define ASCLIN8_LIN_HTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_HTIMER*)0xF46C1128u)
/** Alias (User Manual Name) for ASCLIN8_LIN_HTIMER */
#define ASCLIN8_LINHTIMER (ASCLIN8_LIN_HTIMER)

/** \brief 12C, Flags Register */
#define ASCLIN8_FLAGS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGS*)0xF46C112Cu)

/** \brief 130, Flags Set Register */
#define ASCLIN8_FLAGSSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSSET*)0xF46C1130u)

/** \brief 134, Flags Clear Register */
#define ASCLIN8_FLAGSCLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSCLEAR*)0xF46C1134u)

/** \brief 138, Flags Enable Register */
#define ASCLIN8_FLAGSENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSENABLE*)0xF46C1138u)

/** \brief 13C, Clock Selection Register */
#define ASCLIN8_CSR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CSR*)0xF46C113Cu)

/** \brief F46C1140, Transmit Data Register  */
#define ASCLIN8_TXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1140u)
/** Alias (User Manual Name) for ASCLIN8_TXDATA0, Base Mirror Register */
#define ASCLIN8_TXDATA (ASCLIN8_TXDATA0)

/** \brief F46C1144, Transmit Data Register  */
#define ASCLIN8_TXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1144u)

/** \brief F46C1148, Transmit Data Register  */
#define ASCLIN8_TXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1148u)

/** \brief F46C114C, Transmit Data Register  */
#define ASCLIN8_TXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C114Cu)

/** \brief F46C1150, Transmit Data Register  */
#define ASCLIN8_TXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1150u)

/** \brief F46C1154, Transmit Data Register  */
#define ASCLIN8_TXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1154u)

/** \brief F46C1158, Transmit Data Register  */
#define ASCLIN8_TXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1158u)

/** \brief F46C115C, Transmit Data Register  */
#define ASCLIN8_TXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C115Cu)

/** \brief F46C1160, Receive Data Register  */
#define ASCLIN8_RXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1160u)
/** Alias (User Manual Name) for ASCLIN8_RXDATA0, Base Mirror Register */
#define ASCLIN8_RXDATA (ASCLIN8_RXDATA0)

/** \brief F46C1164, Receive Data Register  */
#define ASCLIN8_RXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1164u)

/** \brief F46C1168, Receive Data Register  */
#define ASCLIN8_RXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1168u)

/** \brief F46C116C, Receive Data Register  */
#define ASCLIN8_RXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C116Cu)

/** \brief F46C1170, Receive Data Register  */
#define ASCLIN8_RXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1170u)

/** \brief F46C1174, Receive Data Register  */
#define ASCLIN8_RXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1174u)

/** \brief F46C1178, Receive Data Register  */
#define ASCLIN8_RXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1178u)

/** \brief F46C117C, Receive Data Register  */
#define ASCLIN8_RXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C117Cu)

/** \brief 180, Receive Data Debug Register */
#define ASCLIN8_RXDATAD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATAD*)0xF46C1180u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Asclin_Registers_Cfg_Asclin9
 * \{  */
/** \brief 0, Clock Control Register */
#define ASCLIN9_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CLC*)0xF46C1200u)

/** \brief 4, OCDS Control and Status Register */
#define ASCLIN9_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_OCS*)0xF46C1204u)

/** \brief 8, Module Identification Register */
#define ASCLIN9_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ID*)0xF46C1208u)

/** \brief C, Reset Control Register A */
#define ASCLIN9_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLA*)0xF46C120Cu)

/** \brief 10, Reset Control Register B */
#define ASCLIN9_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLB*)0xF46C1210u)

/** \brief 14, Reset Status Register */
#define ASCLIN9_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_STAT*)0xF46C1214u)

/** \brief 20, PROT Register Endinit */
#define ASCLIN9_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C1220u)

/** \brief 24, PROT Register Safe Endinit */
#define ASCLIN9_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C1224u)

/** \brief 40, Write access enable register A */
#define ASCLIN9_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRA*)0xF46C1240u)

/** \brief 44, Write access enable register B */
#define ASCLIN9_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRB_FPI*)0xF46C1244u)

/** \brief 48, Read access enable register A */
#define ASCLIN9_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDA*)0xF46C1248u)

/** \brief 4C, Read access enable register B */
#define ASCLIN9_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDB_FPI*)0xF46C124Cu)

/** \brief 50, VM access enable register */
#define ASCLIN9_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_VM*)0xF46C1250u)

/** \brief 54, PRS access enable register */
#define ASCLIN9_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_PRS*)0xF46C1254u)

/** \brief 100, Input and Output Control Register */
#define ASCLIN9_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_IOCR*)0xF46C1300u)

/** \brief 104, TxFIFO Configuration Register */
#define ASCLIN9_TXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXFIFOCON*)0xF46C1304u)

/** \brief 108, RxFIFO Configuration Register */
#define ASCLIN9_RXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXFIFOCON*)0xF46C1308u)

/** \brief 10C, Bit Configuration Register */
#define ASCLIN9_BITCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BITCON*)0xF46C130Cu)

/** \brief 110, Frame Control Register */
#define ASCLIN9_FRAMECON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FRAMECON*)0xF46C1310u)

/** \brief 114, Data Configuration Register */
#define ASCLIN9_DATCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_DATCON*)0xF46C1314u)

/** \brief 118, Baud Rate Generation Register */
#define ASCLIN9_BRG /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRG*)0xF46C1318u)

/** \brief 11C, Baud Rate Detection Register */
#define ASCLIN9_BRD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRD*)0xF46C131Cu)

/** \brief 120, LIN Control Register */
#define ASCLIN9_LIN_CON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_CON*)0xF46C1320u)
/** Alias (User Manual Name) for ASCLIN9_LIN_CON */
#define ASCLIN9_LINCON (ASCLIN9_LIN_CON)

/** \brief 124, LIN Break Timer Register */
#define ASCLIN9_LIN_BTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_BTIMER*)0xF46C1324u)
/** Alias (User Manual Name) for ASCLIN9_LIN_BTIMER */
#define ASCLIN9_LINBTIMER (ASCLIN9_LIN_BTIMER)

/** \brief 128, LIN Header Timer Register */
#define ASCLIN9_LIN_HTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_HTIMER*)0xF46C1328u)
/** Alias (User Manual Name) for ASCLIN9_LIN_HTIMER */
#define ASCLIN9_LINHTIMER (ASCLIN9_LIN_HTIMER)

/** \brief 12C, Flags Register */
#define ASCLIN9_FLAGS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGS*)0xF46C132Cu)

/** \brief 130, Flags Set Register */
#define ASCLIN9_FLAGSSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSSET*)0xF46C1330u)

/** \brief 134, Flags Clear Register */
#define ASCLIN9_FLAGSCLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSCLEAR*)0xF46C1334u)

/** \brief 138, Flags Enable Register */
#define ASCLIN9_FLAGSENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSENABLE*)0xF46C1338u)

/** \brief 13C, Clock Selection Register */
#define ASCLIN9_CSR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CSR*)0xF46C133Cu)

/** \brief F46C1340, Transmit Data Register  */
#define ASCLIN9_TXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1340u)
/** Alias (User Manual Name) for ASCLIN9_TXDATA0, Base Mirror Register */
#define ASCLIN9_TXDATA (ASCLIN9_TXDATA0)

/** \brief F46C1344, Transmit Data Register  */
#define ASCLIN9_TXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1344u)

/** \brief F46C1348, Transmit Data Register  */
#define ASCLIN9_TXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1348u)

/** \brief F46C134C, Transmit Data Register  */
#define ASCLIN9_TXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C134Cu)

/** \brief F46C1350, Transmit Data Register  */
#define ASCLIN9_TXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1350u)

/** \brief F46C1354, Transmit Data Register  */
#define ASCLIN9_TXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1354u)

/** \brief F46C1358, Transmit Data Register  */
#define ASCLIN9_TXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1358u)

/** \brief F46C135C, Transmit Data Register  */
#define ASCLIN9_TXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C135Cu)

/** \brief F46C1360, Receive Data Register  */
#define ASCLIN9_RXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1360u)
/** Alias (User Manual Name) for ASCLIN9_RXDATA0, Base Mirror Register */
#define ASCLIN9_RXDATA (ASCLIN9_RXDATA0)

/** \brief F46C1364, Receive Data Register  */
#define ASCLIN9_RXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1364u)

/** \brief F46C1368, Receive Data Register  */
#define ASCLIN9_RXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1368u)

/** \brief F46C136C, Receive Data Register  */
#define ASCLIN9_RXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C136Cu)

/** \brief F46C1370, Receive Data Register  */
#define ASCLIN9_RXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1370u)

/** \brief F46C1374, Receive Data Register  */
#define ASCLIN9_RXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1374u)

/** \brief F46C1378, Receive Data Register  */
#define ASCLIN9_RXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1378u)

/** \brief F46C137C, Receive Data Register  */
#define ASCLIN9_RXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C137Cu)

/** \brief 180, Receive Data Debug Register */
#define ASCLIN9_RXDATAD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATAD*)0xF46C1380u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Asclin_Registers_Cfg_Asclin10
 * \{  */
/** \brief 0, Clock Control Register */
#define ASCLIN10_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CLC*)0xF46C1400u)

/** \brief 4, OCDS Control and Status Register */
#define ASCLIN10_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_OCS*)0xF46C1404u)

/** \brief 8, Module Identification Register */
#define ASCLIN10_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ID*)0xF46C1408u)

/** \brief C, Reset Control Register A */
#define ASCLIN10_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLA*)0xF46C140Cu)

/** \brief 10, Reset Control Register B */
#define ASCLIN10_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLB*)0xF46C1410u)

/** \brief 14, Reset Status Register */
#define ASCLIN10_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_STAT*)0xF46C1414u)

/** \brief 20, PROT Register Endinit */
#define ASCLIN10_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C1420u)

/** \brief 24, PROT Register Safe Endinit */
#define ASCLIN10_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C1424u)

/** \brief 40, Write access enable register A */
#define ASCLIN10_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRA*)0xF46C1440u)

/** \brief 44, Write access enable register B */
#define ASCLIN10_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRB_FPI*)0xF46C1444u)

/** \brief 48, Read access enable register A */
#define ASCLIN10_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDA*)0xF46C1448u)

/** \brief 4C, Read access enable register B */
#define ASCLIN10_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDB_FPI*)0xF46C144Cu)

/** \brief 50, VM access enable register */
#define ASCLIN10_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_VM*)0xF46C1450u)

/** \brief 54, PRS access enable register */
#define ASCLIN10_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_PRS*)0xF46C1454u)

/** \brief 100, Input and Output Control Register */
#define ASCLIN10_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_IOCR*)0xF46C1500u)

/** \brief 104, TxFIFO Configuration Register */
#define ASCLIN10_TXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXFIFOCON*)0xF46C1504u)

/** \brief 108, RxFIFO Configuration Register */
#define ASCLIN10_RXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXFIFOCON*)0xF46C1508u)

/** \brief 10C, Bit Configuration Register */
#define ASCLIN10_BITCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BITCON*)0xF46C150Cu)

/** \brief 110, Frame Control Register */
#define ASCLIN10_FRAMECON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FRAMECON*)0xF46C1510u)

/** \brief 114, Data Configuration Register */
#define ASCLIN10_DATCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_DATCON*)0xF46C1514u)

/** \brief 118, Baud Rate Generation Register */
#define ASCLIN10_BRG /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRG*)0xF46C1518u)

/** \brief 11C, Baud Rate Detection Register */
#define ASCLIN10_BRD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRD*)0xF46C151Cu)

/** \brief 120, LIN Control Register */
#define ASCLIN10_LIN_CON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_CON*)0xF46C1520u)
/** Alias (User Manual Name) for ASCLIN10_LIN_CON */
#define ASCLIN10_LINCON (ASCLIN10_LIN_CON)

/** \brief 124, LIN Break Timer Register */
#define ASCLIN10_LIN_BTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_BTIMER*)0xF46C1524u)
/** Alias (User Manual Name) for ASCLIN10_LIN_BTIMER */
#define ASCLIN10_LINBTIMER (ASCLIN10_LIN_BTIMER)

/** \brief 128, LIN Header Timer Register */
#define ASCLIN10_LIN_HTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_HTIMER*)0xF46C1528u)
/** Alias (User Manual Name) for ASCLIN10_LIN_HTIMER */
#define ASCLIN10_LINHTIMER (ASCLIN10_LIN_HTIMER)

/** \brief 12C, Flags Register */
#define ASCLIN10_FLAGS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGS*)0xF46C152Cu)

/** \brief 130, Flags Set Register */
#define ASCLIN10_FLAGSSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSSET*)0xF46C1530u)

/** \brief 134, Flags Clear Register */
#define ASCLIN10_FLAGSCLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSCLEAR*)0xF46C1534u)

/** \brief 138, Flags Enable Register */
#define ASCLIN10_FLAGSENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSENABLE*)0xF46C1538u)

/** \brief 13C, Clock Selection Register */
#define ASCLIN10_CSR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CSR*)0xF46C153Cu)

/** \brief F46C1540, Transmit Data Register  */
#define ASCLIN10_TXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1540u)
/** Alias (User Manual Name) for ASCLIN10_TXDATA0, Base Mirror Register */
#define ASCLIN10_TXDATA (ASCLIN10_TXDATA0)

/** \brief F46C1544, Transmit Data Register  */
#define ASCLIN10_TXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1544u)

/** \brief F46C1548, Transmit Data Register  */
#define ASCLIN10_TXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1548u)

/** \brief F46C154C, Transmit Data Register  */
#define ASCLIN10_TXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C154Cu)

/** \brief F46C1550, Transmit Data Register  */
#define ASCLIN10_TXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1550u)

/** \brief F46C1554, Transmit Data Register  */
#define ASCLIN10_TXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1554u)

/** \brief F46C1558, Transmit Data Register  */
#define ASCLIN10_TXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1558u)

/** \brief F46C155C, Transmit Data Register  */
#define ASCLIN10_TXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C155Cu)

/** \brief F46C1560, Receive Data Register  */
#define ASCLIN10_RXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1560u)
/** Alias (User Manual Name) for ASCLIN10_RXDATA0, Base Mirror Register */
#define ASCLIN10_RXDATA (ASCLIN10_RXDATA0)

/** \brief F46C1564, Receive Data Register  */
#define ASCLIN10_RXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1564u)

/** \brief F46C1568, Receive Data Register  */
#define ASCLIN10_RXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1568u)

/** \brief F46C156C, Receive Data Register  */
#define ASCLIN10_RXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C156Cu)

/** \brief F46C1570, Receive Data Register  */
#define ASCLIN10_RXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1570u)

/** \brief F46C1574, Receive Data Register  */
#define ASCLIN10_RXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1574u)

/** \brief F46C1578, Receive Data Register  */
#define ASCLIN10_RXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1578u)

/** \brief F46C157C, Receive Data Register  */
#define ASCLIN10_RXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C157Cu)

/** \brief 180, Receive Data Debug Register */
#define ASCLIN10_RXDATAD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATAD*)0xF46C1580u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Asclin_Registers_Cfg_Asclin11
 * \{  */
/** \brief 0, Clock Control Register */
#define ASCLIN11_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CLC*)0xF46C1600u)

/** \brief 4, OCDS Control and Status Register */
#define ASCLIN11_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_OCS*)0xF46C1604u)

/** \brief 8, Module Identification Register */
#define ASCLIN11_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ID*)0xF46C1608u)

/** \brief C, Reset Control Register A */
#define ASCLIN11_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLA*)0xF46C160Cu)

/** \brief 10, Reset Control Register B */
#define ASCLIN11_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLB*)0xF46C1610u)

/** \brief 14, Reset Status Register */
#define ASCLIN11_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_STAT*)0xF46C1614u)

/** \brief 20, PROT Register Endinit */
#define ASCLIN11_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C1620u)

/** \brief 24, PROT Register Safe Endinit */
#define ASCLIN11_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C1624u)

/** \brief 40, Write access enable register A */
#define ASCLIN11_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRA*)0xF46C1640u)

/** \brief 44, Write access enable register B */
#define ASCLIN11_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRB_FPI*)0xF46C1644u)

/** \brief 48, Read access enable register A */
#define ASCLIN11_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDA*)0xF46C1648u)

/** \brief 4C, Read access enable register B */
#define ASCLIN11_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDB_FPI*)0xF46C164Cu)

/** \brief 50, VM access enable register */
#define ASCLIN11_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_VM*)0xF46C1650u)

/** \brief 54, PRS access enable register */
#define ASCLIN11_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_PRS*)0xF46C1654u)

/** \brief 100, Input and Output Control Register */
#define ASCLIN11_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_IOCR*)0xF46C1700u)

/** \brief 104, TxFIFO Configuration Register */
#define ASCLIN11_TXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXFIFOCON*)0xF46C1704u)

/** \brief 108, RxFIFO Configuration Register */
#define ASCLIN11_RXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXFIFOCON*)0xF46C1708u)

/** \brief 10C, Bit Configuration Register */
#define ASCLIN11_BITCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BITCON*)0xF46C170Cu)

/** \brief 110, Frame Control Register */
#define ASCLIN11_FRAMECON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FRAMECON*)0xF46C1710u)

/** \brief 114, Data Configuration Register */
#define ASCLIN11_DATCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_DATCON*)0xF46C1714u)

/** \brief 118, Baud Rate Generation Register */
#define ASCLIN11_BRG /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRG*)0xF46C1718u)

/** \brief 11C, Baud Rate Detection Register */
#define ASCLIN11_BRD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRD*)0xF46C171Cu)

/** \brief 120, LIN Control Register */
#define ASCLIN11_LIN_CON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_CON*)0xF46C1720u)
/** Alias (User Manual Name) for ASCLIN11_LIN_CON */
#define ASCLIN11_LINCON (ASCLIN11_LIN_CON)

/** \brief 124, LIN Break Timer Register */
#define ASCLIN11_LIN_BTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_BTIMER*)0xF46C1724u)
/** Alias (User Manual Name) for ASCLIN11_LIN_BTIMER */
#define ASCLIN11_LINBTIMER (ASCLIN11_LIN_BTIMER)

/** \brief 128, LIN Header Timer Register */
#define ASCLIN11_LIN_HTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_HTIMER*)0xF46C1728u)
/** Alias (User Manual Name) for ASCLIN11_LIN_HTIMER */
#define ASCLIN11_LINHTIMER (ASCLIN11_LIN_HTIMER)

/** \brief 12C, Flags Register */
#define ASCLIN11_FLAGS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGS*)0xF46C172Cu)

/** \brief 130, Flags Set Register */
#define ASCLIN11_FLAGSSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSSET*)0xF46C1730u)

/** \brief 134, Flags Clear Register */
#define ASCLIN11_FLAGSCLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSCLEAR*)0xF46C1734u)

/** \brief 138, Flags Enable Register */
#define ASCLIN11_FLAGSENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSENABLE*)0xF46C1738u)

/** \brief 13C, Clock Selection Register */
#define ASCLIN11_CSR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CSR*)0xF46C173Cu)

/** \brief F46C1740, Transmit Data Register  */
#define ASCLIN11_TXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1740u)
/** Alias (User Manual Name) for ASCLIN11_TXDATA0, Base Mirror Register */
#define ASCLIN11_TXDATA (ASCLIN11_TXDATA0)

/** \brief F46C1744, Transmit Data Register  */
#define ASCLIN11_TXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1744u)

/** \brief F46C1748, Transmit Data Register  */
#define ASCLIN11_TXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1748u)

/** \brief F46C174C, Transmit Data Register  */
#define ASCLIN11_TXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C174Cu)

/** \brief F46C1750, Transmit Data Register  */
#define ASCLIN11_TXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1750u)

/** \brief F46C1754, Transmit Data Register  */
#define ASCLIN11_TXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1754u)

/** \brief F46C1758, Transmit Data Register  */
#define ASCLIN11_TXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1758u)

/** \brief F46C175C, Transmit Data Register  */
#define ASCLIN11_TXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C175Cu)

/** \brief F46C1760, Receive Data Register  */
#define ASCLIN11_RXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1760u)
/** Alias (User Manual Name) for ASCLIN11_RXDATA0, Base Mirror Register */
#define ASCLIN11_RXDATA (ASCLIN11_RXDATA0)

/** \brief F46C1764, Receive Data Register  */
#define ASCLIN11_RXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1764u)

/** \brief F46C1768, Receive Data Register  */
#define ASCLIN11_RXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1768u)

/** \brief F46C176C, Receive Data Register  */
#define ASCLIN11_RXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C176Cu)

/** \brief F46C1770, Receive Data Register  */
#define ASCLIN11_RXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1770u)

/** \brief F46C1774, Receive Data Register  */
#define ASCLIN11_RXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1774u)

/** \brief F46C1778, Receive Data Register  */
#define ASCLIN11_RXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1778u)

/** \brief F46C177C, Receive Data Register  */
#define ASCLIN11_RXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C177Cu)

/** \brief 180, Receive Data Debug Register */
#define ASCLIN11_RXDATAD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATAD*)0xF46C1780u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Asclin_Registers_Cfg_Asclin12
 * \{  */
/** \brief 0, Clock Control Register */
#define ASCLIN12_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CLC*)0xF46C1800u)

/** \brief 4, OCDS Control and Status Register */
#define ASCLIN12_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_OCS*)0xF46C1804u)

/** \brief 8, Module Identification Register */
#define ASCLIN12_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ID*)0xF46C1808u)

/** \brief C, Reset Control Register A */
#define ASCLIN12_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLA*)0xF46C180Cu)

/** \brief 10, Reset Control Register B */
#define ASCLIN12_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLB*)0xF46C1810u)

/** \brief 14, Reset Status Register */
#define ASCLIN12_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_STAT*)0xF46C1814u)

/** \brief 20, PROT Register Endinit */
#define ASCLIN12_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C1820u)

/** \brief 24, PROT Register Safe Endinit */
#define ASCLIN12_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C1824u)

/** \brief 40, Write access enable register A */
#define ASCLIN12_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRA*)0xF46C1840u)

/** \brief 44, Write access enable register B */
#define ASCLIN12_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRB_FPI*)0xF46C1844u)

/** \brief 48, Read access enable register A */
#define ASCLIN12_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDA*)0xF46C1848u)

/** \brief 4C, Read access enable register B */
#define ASCLIN12_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDB_FPI*)0xF46C184Cu)

/** \brief 50, VM access enable register */
#define ASCLIN12_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_VM*)0xF46C1850u)

/** \brief 54, PRS access enable register */
#define ASCLIN12_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_PRS*)0xF46C1854u)

/** \brief 100, Input and Output Control Register */
#define ASCLIN12_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_IOCR*)0xF46C1900u)

/** \brief 104, TxFIFO Configuration Register */
#define ASCLIN12_TXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXFIFOCON*)0xF46C1904u)

/** \brief 108, RxFIFO Configuration Register */
#define ASCLIN12_RXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXFIFOCON*)0xF46C1908u)

/** \brief 10C, Bit Configuration Register */
#define ASCLIN12_BITCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BITCON*)0xF46C190Cu)

/** \brief 110, Frame Control Register */
#define ASCLIN12_FRAMECON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FRAMECON*)0xF46C1910u)

/** \brief 114, Data Configuration Register */
#define ASCLIN12_DATCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_DATCON*)0xF46C1914u)

/** \brief 118, Baud Rate Generation Register */
#define ASCLIN12_BRG /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRG*)0xF46C1918u)

/** \brief 11C, Baud Rate Detection Register */
#define ASCLIN12_BRD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRD*)0xF46C191Cu)

/** \brief 120, LIN Control Register */
#define ASCLIN12_LIN_CON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_CON*)0xF46C1920u)
/** Alias (User Manual Name) for ASCLIN12_LIN_CON */
#define ASCLIN12_LINCON (ASCLIN12_LIN_CON)

/** \brief 124, LIN Break Timer Register */
#define ASCLIN12_LIN_BTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_BTIMER*)0xF46C1924u)
/** Alias (User Manual Name) for ASCLIN12_LIN_BTIMER */
#define ASCLIN12_LINBTIMER (ASCLIN12_LIN_BTIMER)

/** \brief 128, LIN Header Timer Register */
#define ASCLIN12_LIN_HTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_HTIMER*)0xF46C1928u)
/** Alias (User Manual Name) for ASCLIN12_LIN_HTIMER */
#define ASCLIN12_LINHTIMER (ASCLIN12_LIN_HTIMER)

/** \brief 12C, Flags Register */
#define ASCLIN12_FLAGS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGS*)0xF46C192Cu)

/** \brief 130, Flags Set Register */
#define ASCLIN12_FLAGSSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSSET*)0xF46C1930u)

/** \brief 134, Flags Clear Register */
#define ASCLIN12_FLAGSCLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSCLEAR*)0xF46C1934u)

/** \brief 138, Flags Enable Register */
#define ASCLIN12_FLAGSENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSENABLE*)0xF46C1938u)

/** \brief 13C, Clock Selection Register */
#define ASCLIN12_CSR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CSR*)0xF46C193Cu)

/** \brief F46C1940, Transmit Data Register  */
#define ASCLIN12_TXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1940u)
/** Alias (User Manual Name) for ASCLIN12_TXDATA0, Base Mirror Register */
#define ASCLIN12_TXDATA (ASCLIN12_TXDATA0)

/** \brief F46C1944, Transmit Data Register  */
#define ASCLIN12_TXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1944u)

/** \brief F46C1948, Transmit Data Register  */
#define ASCLIN12_TXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1948u)

/** \brief F46C194C, Transmit Data Register  */
#define ASCLIN12_TXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C194Cu)

/** \brief F46C1950, Transmit Data Register  */
#define ASCLIN12_TXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1950u)

/** \brief F46C1954, Transmit Data Register  */
#define ASCLIN12_TXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1954u)

/** \brief F46C1958, Transmit Data Register  */
#define ASCLIN12_TXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1958u)

/** \brief F46C195C, Transmit Data Register  */
#define ASCLIN12_TXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C195Cu)

/** \brief F46C1960, Receive Data Register  */
#define ASCLIN12_RXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1960u)
/** Alias (User Manual Name) for ASCLIN12_RXDATA0, Base Mirror Register */
#define ASCLIN12_RXDATA (ASCLIN12_RXDATA0)

/** \brief F46C1964, Receive Data Register  */
#define ASCLIN12_RXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1964u)

/** \brief F46C1968, Receive Data Register  */
#define ASCLIN12_RXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1968u)

/** \brief F46C196C, Receive Data Register  */
#define ASCLIN12_RXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C196Cu)

/** \brief F46C1970, Receive Data Register  */
#define ASCLIN12_RXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1970u)

/** \brief F46C1974, Receive Data Register  */
#define ASCLIN12_RXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1974u)

/** \brief F46C1978, Receive Data Register  */
#define ASCLIN12_RXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1978u)

/** \brief F46C197C, Receive Data Register  */
#define ASCLIN12_RXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C197Cu)

/** \brief 180, Receive Data Debug Register */
#define ASCLIN12_RXDATAD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATAD*)0xF46C1980u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Asclin_Registers_Cfg_Asclin13
 * \{  */
/** \brief 0, Clock Control Register */
#define ASCLIN13_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CLC*)0xF46C1A00u)

/** \brief 4, OCDS Control and Status Register */
#define ASCLIN13_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_OCS*)0xF46C1A04u)

/** \brief 8, Module Identification Register */
#define ASCLIN13_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ID*)0xF46C1A08u)

/** \brief C, Reset Control Register A */
#define ASCLIN13_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLA*)0xF46C1A0Cu)

/** \brief 10, Reset Control Register B */
#define ASCLIN13_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLB*)0xF46C1A10u)

/** \brief 14, Reset Status Register */
#define ASCLIN13_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_STAT*)0xF46C1A14u)

/** \brief 20, PROT Register Endinit */
#define ASCLIN13_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C1A20u)

/** \brief 24, PROT Register Safe Endinit */
#define ASCLIN13_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C1A24u)

/** \brief 40, Write access enable register A */
#define ASCLIN13_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRA*)0xF46C1A40u)

/** \brief 44, Write access enable register B */
#define ASCLIN13_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRB_FPI*)0xF46C1A44u)

/** \brief 48, Read access enable register A */
#define ASCLIN13_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDA*)0xF46C1A48u)

/** \brief 4C, Read access enable register B */
#define ASCLIN13_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDB_FPI*)0xF46C1A4Cu)

/** \brief 50, VM access enable register */
#define ASCLIN13_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_VM*)0xF46C1A50u)

/** \brief 54, PRS access enable register */
#define ASCLIN13_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_PRS*)0xF46C1A54u)

/** \brief 100, Input and Output Control Register */
#define ASCLIN13_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_IOCR*)0xF46C1B00u)

/** \brief 104, TxFIFO Configuration Register */
#define ASCLIN13_TXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXFIFOCON*)0xF46C1B04u)

/** \brief 108, RxFIFO Configuration Register */
#define ASCLIN13_RXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXFIFOCON*)0xF46C1B08u)

/** \brief 10C, Bit Configuration Register */
#define ASCLIN13_BITCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BITCON*)0xF46C1B0Cu)

/** \brief 110, Frame Control Register */
#define ASCLIN13_FRAMECON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FRAMECON*)0xF46C1B10u)

/** \brief 114, Data Configuration Register */
#define ASCLIN13_DATCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_DATCON*)0xF46C1B14u)

/** \brief 118, Baud Rate Generation Register */
#define ASCLIN13_BRG /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRG*)0xF46C1B18u)

/** \brief 11C, Baud Rate Detection Register */
#define ASCLIN13_BRD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRD*)0xF46C1B1Cu)

/** \brief 120, LIN Control Register */
#define ASCLIN13_LIN_CON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_CON*)0xF46C1B20u)
/** Alias (User Manual Name) for ASCLIN13_LIN_CON */
#define ASCLIN13_LINCON (ASCLIN13_LIN_CON)

/** \brief 124, LIN Break Timer Register */
#define ASCLIN13_LIN_BTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_BTIMER*)0xF46C1B24u)
/** Alias (User Manual Name) for ASCLIN13_LIN_BTIMER */
#define ASCLIN13_LINBTIMER (ASCLIN13_LIN_BTIMER)

/** \brief 128, LIN Header Timer Register */
#define ASCLIN13_LIN_HTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_HTIMER*)0xF46C1B28u)
/** Alias (User Manual Name) for ASCLIN13_LIN_HTIMER */
#define ASCLIN13_LINHTIMER (ASCLIN13_LIN_HTIMER)

/** \brief 12C, Flags Register */
#define ASCLIN13_FLAGS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGS*)0xF46C1B2Cu)

/** \brief 130, Flags Set Register */
#define ASCLIN13_FLAGSSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSSET*)0xF46C1B30u)

/** \brief 134, Flags Clear Register */
#define ASCLIN13_FLAGSCLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSCLEAR*)0xF46C1B34u)

/** \brief 138, Flags Enable Register */
#define ASCLIN13_FLAGSENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSENABLE*)0xF46C1B38u)

/** \brief 13C, Clock Selection Register */
#define ASCLIN13_CSR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CSR*)0xF46C1B3Cu)

/** \brief F46C1B40, Transmit Data Register  */
#define ASCLIN13_TXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1B40u)
/** Alias (User Manual Name) for ASCLIN13_TXDATA0, Base Mirror Register */
#define ASCLIN13_TXDATA (ASCLIN13_TXDATA0)

/** \brief F46C1B44, Transmit Data Register  */
#define ASCLIN13_TXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1B44u)

/** \brief F46C1B48, Transmit Data Register  */
#define ASCLIN13_TXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1B48u)

/** \brief F46C1B4C, Transmit Data Register  */
#define ASCLIN13_TXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1B4Cu)

/** \brief F46C1B50, Transmit Data Register  */
#define ASCLIN13_TXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1B50u)

/** \brief F46C1B54, Transmit Data Register  */
#define ASCLIN13_TXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1B54u)

/** \brief F46C1B58, Transmit Data Register  */
#define ASCLIN13_TXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1B58u)

/** \brief F46C1B5C, Transmit Data Register  */
#define ASCLIN13_TXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1B5Cu)

/** \brief F46C1B60, Receive Data Register  */
#define ASCLIN13_RXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1B60u)
/** Alias (User Manual Name) for ASCLIN13_RXDATA0, Base Mirror Register */
#define ASCLIN13_RXDATA (ASCLIN13_RXDATA0)

/** \brief F46C1B64, Receive Data Register  */
#define ASCLIN13_RXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1B64u)

/** \brief F46C1B68, Receive Data Register  */
#define ASCLIN13_RXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1B68u)

/** \brief F46C1B6C, Receive Data Register  */
#define ASCLIN13_RXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1B6Cu)

/** \brief F46C1B70, Receive Data Register  */
#define ASCLIN13_RXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1B70u)

/** \brief F46C1B74, Receive Data Register  */
#define ASCLIN13_RXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1B74u)

/** \brief F46C1B78, Receive Data Register  */
#define ASCLIN13_RXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1B78u)

/** \brief F46C1B7C, Receive Data Register  */
#define ASCLIN13_RXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1B7Cu)

/** \brief 180, Receive Data Debug Register */
#define ASCLIN13_RXDATAD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATAD*)0xF46C1B80u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Asclin_Registers_Cfg_Asclin14
 * \{  */
/** \brief 0, Clock Control Register */
#define ASCLIN14_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CLC*)0xF46C1C00u)

/** \brief 4, OCDS Control and Status Register */
#define ASCLIN14_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_OCS*)0xF46C1C04u)

/** \brief 8, Module Identification Register */
#define ASCLIN14_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ID*)0xF46C1C08u)

/** \brief C, Reset Control Register A */
#define ASCLIN14_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLA*)0xF46C1C0Cu)

/** \brief 10, Reset Control Register B */
#define ASCLIN14_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLB*)0xF46C1C10u)

/** \brief 14, Reset Status Register */
#define ASCLIN14_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_STAT*)0xF46C1C14u)

/** \brief 20, PROT Register Endinit */
#define ASCLIN14_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C1C20u)

/** \brief 24, PROT Register Safe Endinit */
#define ASCLIN14_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C1C24u)

/** \brief 40, Write access enable register A */
#define ASCLIN14_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRA*)0xF46C1C40u)

/** \brief 44, Write access enable register B */
#define ASCLIN14_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRB_FPI*)0xF46C1C44u)

/** \brief 48, Read access enable register A */
#define ASCLIN14_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDA*)0xF46C1C48u)

/** \brief 4C, Read access enable register B */
#define ASCLIN14_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDB_FPI*)0xF46C1C4Cu)

/** \brief 50, VM access enable register */
#define ASCLIN14_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_VM*)0xF46C1C50u)

/** \brief 54, PRS access enable register */
#define ASCLIN14_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_PRS*)0xF46C1C54u)

/** \brief 100, Input and Output Control Register */
#define ASCLIN14_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_IOCR*)0xF46C1D00u)

/** \brief 104, TxFIFO Configuration Register */
#define ASCLIN14_TXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXFIFOCON*)0xF46C1D04u)

/** \brief 108, RxFIFO Configuration Register */
#define ASCLIN14_RXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXFIFOCON*)0xF46C1D08u)

/** \brief 10C, Bit Configuration Register */
#define ASCLIN14_BITCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BITCON*)0xF46C1D0Cu)

/** \brief 110, Frame Control Register */
#define ASCLIN14_FRAMECON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FRAMECON*)0xF46C1D10u)

/** \brief 114, Data Configuration Register */
#define ASCLIN14_DATCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_DATCON*)0xF46C1D14u)

/** \brief 118, Baud Rate Generation Register */
#define ASCLIN14_BRG /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRG*)0xF46C1D18u)

/** \brief 11C, Baud Rate Detection Register */
#define ASCLIN14_BRD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRD*)0xF46C1D1Cu)

/** \brief 120, LIN Control Register */
#define ASCLIN14_LIN_CON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_CON*)0xF46C1D20u)
/** Alias (User Manual Name) for ASCLIN14_LIN_CON */
#define ASCLIN14_LINCON (ASCLIN14_LIN_CON)

/** \brief 124, LIN Break Timer Register */
#define ASCLIN14_LIN_BTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_BTIMER*)0xF46C1D24u)
/** Alias (User Manual Name) for ASCLIN14_LIN_BTIMER */
#define ASCLIN14_LINBTIMER (ASCLIN14_LIN_BTIMER)

/** \brief 128, LIN Header Timer Register */
#define ASCLIN14_LIN_HTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_HTIMER*)0xF46C1D28u)
/** Alias (User Manual Name) for ASCLIN14_LIN_HTIMER */
#define ASCLIN14_LINHTIMER (ASCLIN14_LIN_HTIMER)

/** \brief 12C, Flags Register */
#define ASCLIN14_FLAGS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGS*)0xF46C1D2Cu)

/** \brief 130, Flags Set Register */
#define ASCLIN14_FLAGSSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSSET*)0xF46C1D30u)

/** \brief 134, Flags Clear Register */
#define ASCLIN14_FLAGSCLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSCLEAR*)0xF46C1D34u)

/** \brief 138, Flags Enable Register */
#define ASCLIN14_FLAGSENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSENABLE*)0xF46C1D38u)

/** \brief 13C, Clock Selection Register */
#define ASCLIN14_CSR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CSR*)0xF46C1D3Cu)

/** \brief F46C1D40, Transmit Data Register  */
#define ASCLIN14_TXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1D40u)
/** Alias (User Manual Name) for ASCLIN14_TXDATA0, Base Mirror Register */
#define ASCLIN14_TXDATA (ASCLIN14_TXDATA0)

/** \brief F46C1D44, Transmit Data Register  */
#define ASCLIN14_TXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1D44u)

/** \brief F46C1D48, Transmit Data Register  */
#define ASCLIN14_TXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1D48u)

/** \brief F46C1D4C, Transmit Data Register  */
#define ASCLIN14_TXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1D4Cu)

/** \brief F46C1D50, Transmit Data Register  */
#define ASCLIN14_TXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1D50u)

/** \brief F46C1D54, Transmit Data Register  */
#define ASCLIN14_TXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1D54u)

/** \brief F46C1D58, Transmit Data Register  */
#define ASCLIN14_TXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1D58u)

/** \brief F46C1D5C, Transmit Data Register  */
#define ASCLIN14_TXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1D5Cu)

/** \brief F46C1D60, Receive Data Register  */
#define ASCLIN14_RXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1D60u)
/** Alias (User Manual Name) for ASCLIN14_RXDATA0, Base Mirror Register */
#define ASCLIN14_RXDATA (ASCLIN14_RXDATA0)

/** \brief F46C1D64, Receive Data Register  */
#define ASCLIN14_RXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1D64u)

/** \brief F46C1D68, Receive Data Register  */
#define ASCLIN14_RXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1D68u)

/** \brief F46C1D6C, Receive Data Register  */
#define ASCLIN14_RXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1D6Cu)

/** \brief F46C1D70, Receive Data Register  */
#define ASCLIN14_RXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1D70u)

/** \brief F46C1D74, Receive Data Register  */
#define ASCLIN14_RXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1D74u)

/** \brief F46C1D78, Receive Data Register  */
#define ASCLIN14_RXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1D78u)

/** \brief F46C1D7C, Receive Data Register  */
#define ASCLIN14_RXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1D7Cu)

/** \brief 180, Receive Data Debug Register */
#define ASCLIN14_RXDATAD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATAD*)0xF46C1D80u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Asclin_Registers_Cfg_Asclin15
 * \{  */
/** \brief 0, Clock Control Register */
#define ASCLIN15_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CLC*)0xF46C1E00u)

/** \brief 4, OCDS Control and Status Register */
#define ASCLIN15_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_OCS*)0xF46C1E04u)

/** \brief 8, Module Identification Register */
#define ASCLIN15_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ID*)0xF46C1E08u)

/** \brief C, Reset Control Register A */
#define ASCLIN15_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLA*)0xF46C1E0Cu)

/** \brief 10, Reset Control Register B */
#define ASCLIN15_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLB*)0xF46C1E10u)

/** \brief 14, Reset Status Register */
#define ASCLIN15_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_STAT*)0xF46C1E14u)

/** \brief 20, PROT Register Endinit */
#define ASCLIN15_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C1E20u)

/** \brief 24, PROT Register Safe Endinit */
#define ASCLIN15_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C1E24u)

/** \brief 40, Write access enable register A */
#define ASCLIN15_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRA*)0xF46C1E40u)

/** \brief 44, Write access enable register B */
#define ASCLIN15_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRB_FPI*)0xF46C1E44u)

/** \brief 48, Read access enable register A */
#define ASCLIN15_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDA*)0xF46C1E48u)

/** \brief 4C, Read access enable register B */
#define ASCLIN15_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDB_FPI*)0xF46C1E4Cu)

/** \brief 50, VM access enable register */
#define ASCLIN15_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_VM*)0xF46C1E50u)

/** \brief 54, PRS access enable register */
#define ASCLIN15_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_PRS*)0xF46C1E54u)

/** \brief 100, Input and Output Control Register */
#define ASCLIN15_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_IOCR*)0xF46C1F00u)

/** \brief 104, TxFIFO Configuration Register */
#define ASCLIN15_TXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXFIFOCON*)0xF46C1F04u)

/** \brief 108, RxFIFO Configuration Register */
#define ASCLIN15_RXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXFIFOCON*)0xF46C1F08u)

/** \brief 10C, Bit Configuration Register */
#define ASCLIN15_BITCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BITCON*)0xF46C1F0Cu)

/** \brief 110, Frame Control Register */
#define ASCLIN15_FRAMECON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FRAMECON*)0xF46C1F10u)

/** \brief 114, Data Configuration Register */
#define ASCLIN15_DATCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_DATCON*)0xF46C1F14u)

/** \brief 118, Baud Rate Generation Register */
#define ASCLIN15_BRG /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRG*)0xF46C1F18u)

/** \brief 11C, Baud Rate Detection Register */
#define ASCLIN15_BRD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRD*)0xF46C1F1Cu)

/** \brief 120, LIN Control Register */
#define ASCLIN15_LIN_CON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_CON*)0xF46C1F20u)
/** Alias (User Manual Name) for ASCLIN15_LIN_CON */
#define ASCLIN15_LINCON (ASCLIN15_LIN_CON)

/** \brief 124, LIN Break Timer Register */
#define ASCLIN15_LIN_BTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_BTIMER*)0xF46C1F24u)
/** Alias (User Manual Name) for ASCLIN15_LIN_BTIMER */
#define ASCLIN15_LINBTIMER (ASCLIN15_LIN_BTIMER)

/** \brief 128, LIN Header Timer Register */
#define ASCLIN15_LIN_HTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_HTIMER*)0xF46C1F28u)
/** Alias (User Manual Name) for ASCLIN15_LIN_HTIMER */
#define ASCLIN15_LINHTIMER (ASCLIN15_LIN_HTIMER)

/** \brief 12C, Flags Register */
#define ASCLIN15_FLAGS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGS*)0xF46C1F2Cu)

/** \brief 130, Flags Set Register */
#define ASCLIN15_FLAGSSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSSET*)0xF46C1F30u)

/** \brief 134, Flags Clear Register */
#define ASCLIN15_FLAGSCLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSCLEAR*)0xF46C1F34u)

/** \brief 138, Flags Enable Register */
#define ASCLIN15_FLAGSENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSENABLE*)0xF46C1F38u)

/** \brief 13C, Clock Selection Register */
#define ASCLIN15_CSR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CSR*)0xF46C1F3Cu)

/** \brief F46C1F40, Transmit Data Register  */
#define ASCLIN15_TXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1F40u)
/** Alias (User Manual Name) for ASCLIN15_TXDATA0, Base Mirror Register */
#define ASCLIN15_TXDATA (ASCLIN15_TXDATA0)

/** \brief F46C1F44, Transmit Data Register  */
#define ASCLIN15_TXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1F44u)

/** \brief F46C1F48, Transmit Data Register  */
#define ASCLIN15_TXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1F48u)

/** \brief F46C1F4C, Transmit Data Register  */
#define ASCLIN15_TXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1F4Cu)

/** \brief F46C1F50, Transmit Data Register  */
#define ASCLIN15_TXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1F50u)

/** \brief F46C1F54, Transmit Data Register  */
#define ASCLIN15_TXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1F54u)

/** \brief F46C1F58, Transmit Data Register  */
#define ASCLIN15_TXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1F58u)

/** \brief F46C1F5C, Transmit Data Register  */
#define ASCLIN15_TXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C1F5Cu)

/** \brief F46C1F60, Receive Data Register  */
#define ASCLIN15_RXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1F60u)
/** Alias (User Manual Name) for ASCLIN15_RXDATA0, Base Mirror Register */
#define ASCLIN15_RXDATA (ASCLIN15_RXDATA0)

/** \brief F46C1F64, Receive Data Register  */
#define ASCLIN15_RXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1F64u)

/** \brief F46C1F68, Receive Data Register  */
#define ASCLIN15_RXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1F68u)

/** \brief F46C1F6C, Receive Data Register  */
#define ASCLIN15_RXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1F6Cu)

/** \brief F46C1F70, Receive Data Register  */
#define ASCLIN15_RXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1F70u)

/** \brief F46C1F74, Receive Data Register  */
#define ASCLIN15_RXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1F74u)

/** \brief F46C1F78, Receive Data Register  */
#define ASCLIN15_RXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1F78u)

/** \brief F46C1F7C, Receive Data Register  */
#define ASCLIN15_RXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C1F7Cu)

/** \brief 180, Receive Data Debug Register */
#define ASCLIN15_RXDATAD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATAD*)0xF46C1F80u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Asclin_Registers_Cfg_Asclin16
 * \{  */
/** \brief 0, Clock Control Register */
#define ASCLIN16_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CLC*)0xF46C2000u)

/** \brief 4, OCDS Control and Status Register */
#define ASCLIN16_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_OCS*)0xF46C2004u)

/** \brief 8, Module Identification Register */
#define ASCLIN16_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ID*)0xF46C2008u)

/** \brief C, Reset Control Register A */
#define ASCLIN16_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLA*)0xF46C200Cu)

/** \brief 10, Reset Control Register B */
#define ASCLIN16_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLB*)0xF46C2010u)

/** \brief 14, Reset Status Register */
#define ASCLIN16_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_STAT*)0xF46C2014u)

/** \brief 20, PROT Register Endinit */
#define ASCLIN16_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C2020u)

/** \brief 24, PROT Register Safe Endinit */
#define ASCLIN16_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C2024u)

/** \brief 40, Write access enable register A */
#define ASCLIN16_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRA*)0xF46C2040u)

/** \brief 44, Write access enable register B */
#define ASCLIN16_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRB_FPI*)0xF46C2044u)

/** \brief 48, Read access enable register A */
#define ASCLIN16_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDA*)0xF46C2048u)

/** \brief 4C, Read access enable register B */
#define ASCLIN16_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDB_FPI*)0xF46C204Cu)

/** \brief 50, VM access enable register */
#define ASCLIN16_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_VM*)0xF46C2050u)

/** \brief 54, PRS access enable register */
#define ASCLIN16_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_PRS*)0xF46C2054u)

/** \brief 100, Input and Output Control Register */
#define ASCLIN16_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_IOCR*)0xF46C2100u)

/** \brief 104, TxFIFO Configuration Register */
#define ASCLIN16_TXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXFIFOCON*)0xF46C2104u)

/** \brief 108, RxFIFO Configuration Register */
#define ASCLIN16_RXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXFIFOCON*)0xF46C2108u)

/** \brief 10C, Bit Configuration Register */
#define ASCLIN16_BITCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BITCON*)0xF46C210Cu)

/** \brief 110, Frame Control Register */
#define ASCLIN16_FRAMECON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FRAMECON*)0xF46C2110u)

/** \brief 114, Data Configuration Register */
#define ASCLIN16_DATCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_DATCON*)0xF46C2114u)

/** \brief 118, Baud Rate Generation Register */
#define ASCLIN16_BRG /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRG*)0xF46C2118u)

/** \brief 11C, Baud Rate Detection Register */
#define ASCLIN16_BRD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRD*)0xF46C211Cu)

/** \brief 120, LIN Control Register */
#define ASCLIN16_LIN_CON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_CON*)0xF46C2120u)
/** Alias (User Manual Name) for ASCLIN16_LIN_CON */
#define ASCLIN16_LINCON (ASCLIN16_LIN_CON)

/** \brief 124, LIN Break Timer Register */
#define ASCLIN16_LIN_BTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_BTIMER*)0xF46C2124u)
/** Alias (User Manual Name) for ASCLIN16_LIN_BTIMER */
#define ASCLIN16_LINBTIMER (ASCLIN16_LIN_BTIMER)

/** \brief 128, LIN Header Timer Register */
#define ASCLIN16_LIN_HTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_HTIMER*)0xF46C2128u)
/** Alias (User Manual Name) for ASCLIN16_LIN_HTIMER */
#define ASCLIN16_LINHTIMER (ASCLIN16_LIN_HTIMER)

/** \brief 12C, Flags Register */
#define ASCLIN16_FLAGS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGS*)0xF46C212Cu)

/** \brief 130, Flags Set Register */
#define ASCLIN16_FLAGSSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSSET*)0xF46C2130u)

/** \brief 134, Flags Clear Register */
#define ASCLIN16_FLAGSCLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSCLEAR*)0xF46C2134u)

/** \brief 138, Flags Enable Register */
#define ASCLIN16_FLAGSENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSENABLE*)0xF46C2138u)

/** \brief 13C, Clock Selection Register */
#define ASCLIN16_CSR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CSR*)0xF46C213Cu)

/** \brief F46C2140, Transmit Data Register  */
#define ASCLIN16_TXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2140u)
/** Alias (User Manual Name) for ASCLIN16_TXDATA0, Base Mirror Register */
#define ASCLIN16_TXDATA (ASCLIN16_TXDATA0)

/** \brief F46C2144, Transmit Data Register  */
#define ASCLIN16_TXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2144u)

/** \brief F46C2148, Transmit Data Register  */
#define ASCLIN16_TXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2148u)

/** \brief F46C214C, Transmit Data Register  */
#define ASCLIN16_TXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C214Cu)

/** \brief F46C2150, Transmit Data Register  */
#define ASCLIN16_TXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2150u)

/** \brief F46C2154, Transmit Data Register  */
#define ASCLIN16_TXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2154u)

/** \brief F46C2158, Transmit Data Register  */
#define ASCLIN16_TXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2158u)

/** \brief F46C215C, Transmit Data Register  */
#define ASCLIN16_TXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C215Cu)

/** \brief F46C2160, Receive Data Register  */
#define ASCLIN16_RXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2160u)
/** Alias (User Manual Name) for ASCLIN16_RXDATA0, Base Mirror Register */
#define ASCLIN16_RXDATA (ASCLIN16_RXDATA0)

/** \brief F46C2164, Receive Data Register  */
#define ASCLIN16_RXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2164u)

/** \brief F46C2168, Receive Data Register  */
#define ASCLIN16_RXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2168u)

/** \brief F46C216C, Receive Data Register  */
#define ASCLIN16_RXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C216Cu)

/** \brief F46C2170, Receive Data Register  */
#define ASCLIN16_RXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2170u)

/** \brief F46C2174, Receive Data Register  */
#define ASCLIN16_RXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2174u)

/** \brief F46C2178, Receive Data Register  */
#define ASCLIN16_RXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2178u)

/** \brief F46C217C, Receive Data Register  */
#define ASCLIN16_RXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C217Cu)

/** \brief 180, Receive Data Debug Register */
#define ASCLIN16_RXDATAD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATAD*)0xF46C2180u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Asclin_Registers_Cfg_Asclin17
 * \{  */
/** \brief 0, Clock Control Register */
#define ASCLIN17_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CLC*)0xF46C2200u)

/** \brief 4, OCDS Control and Status Register */
#define ASCLIN17_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_OCS*)0xF46C2204u)

/** \brief 8, Module Identification Register */
#define ASCLIN17_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ID*)0xF46C2208u)

/** \brief C, Reset Control Register A */
#define ASCLIN17_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLA*)0xF46C220Cu)

/** \brief 10, Reset Control Register B */
#define ASCLIN17_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLB*)0xF46C2210u)

/** \brief 14, Reset Status Register */
#define ASCLIN17_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_STAT*)0xF46C2214u)

/** \brief 20, PROT Register Endinit */
#define ASCLIN17_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C2220u)

/** \brief 24, PROT Register Safe Endinit */
#define ASCLIN17_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C2224u)

/** \brief 40, Write access enable register A */
#define ASCLIN17_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRA*)0xF46C2240u)

/** \brief 44, Write access enable register B */
#define ASCLIN17_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRB_FPI*)0xF46C2244u)

/** \brief 48, Read access enable register A */
#define ASCLIN17_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDA*)0xF46C2248u)

/** \brief 4C, Read access enable register B */
#define ASCLIN17_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDB_FPI*)0xF46C224Cu)

/** \brief 50, VM access enable register */
#define ASCLIN17_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_VM*)0xF46C2250u)

/** \brief 54, PRS access enable register */
#define ASCLIN17_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_PRS*)0xF46C2254u)

/** \brief 100, Input and Output Control Register */
#define ASCLIN17_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_IOCR*)0xF46C2300u)

/** \brief 104, TxFIFO Configuration Register */
#define ASCLIN17_TXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXFIFOCON*)0xF46C2304u)

/** \brief 108, RxFIFO Configuration Register */
#define ASCLIN17_RXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXFIFOCON*)0xF46C2308u)

/** \brief 10C, Bit Configuration Register */
#define ASCLIN17_BITCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BITCON*)0xF46C230Cu)

/** \brief 110, Frame Control Register */
#define ASCLIN17_FRAMECON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FRAMECON*)0xF46C2310u)

/** \brief 114, Data Configuration Register */
#define ASCLIN17_DATCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_DATCON*)0xF46C2314u)

/** \brief 118, Baud Rate Generation Register */
#define ASCLIN17_BRG /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRG*)0xF46C2318u)

/** \brief 11C, Baud Rate Detection Register */
#define ASCLIN17_BRD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRD*)0xF46C231Cu)

/** \brief 120, LIN Control Register */
#define ASCLIN17_LIN_CON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_CON*)0xF46C2320u)
/** Alias (User Manual Name) for ASCLIN17_LIN_CON */
#define ASCLIN17_LINCON (ASCLIN17_LIN_CON)

/** \brief 124, LIN Break Timer Register */
#define ASCLIN17_LIN_BTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_BTIMER*)0xF46C2324u)
/** Alias (User Manual Name) for ASCLIN17_LIN_BTIMER */
#define ASCLIN17_LINBTIMER (ASCLIN17_LIN_BTIMER)

/** \brief 128, LIN Header Timer Register */
#define ASCLIN17_LIN_HTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_HTIMER*)0xF46C2328u)
/** Alias (User Manual Name) for ASCLIN17_LIN_HTIMER */
#define ASCLIN17_LINHTIMER (ASCLIN17_LIN_HTIMER)

/** \brief 12C, Flags Register */
#define ASCLIN17_FLAGS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGS*)0xF46C232Cu)

/** \brief 130, Flags Set Register */
#define ASCLIN17_FLAGSSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSSET*)0xF46C2330u)

/** \brief 134, Flags Clear Register */
#define ASCLIN17_FLAGSCLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSCLEAR*)0xF46C2334u)

/** \brief 138, Flags Enable Register */
#define ASCLIN17_FLAGSENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSENABLE*)0xF46C2338u)

/** \brief 13C, Clock Selection Register */
#define ASCLIN17_CSR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CSR*)0xF46C233Cu)

/** \brief F46C2340, Transmit Data Register  */
#define ASCLIN17_TXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2340u)
/** Alias (User Manual Name) for ASCLIN17_TXDATA0, Base Mirror Register */
#define ASCLIN17_TXDATA (ASCLIN17_TXDATA0)

/** \brief F46C2344, Transmit Data Register  */
#define ASCLIN17_TXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2344u)

/** \brief F46C2348, Transmit Data Register  */
#define ASCLIN17_TXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2348u)

/** \brief F46C234C, Transmit Data Register  */
#define ASCLIN17_TXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C234Cu)

/** \brief F46C2350, Transmit Data Register  */
#define ASCLIN17_TXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2350u)

/** \brief F46C2354, Transmit Data Register  */
#define ASCLIN17_TXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2354u)

/** \brief F46C2358, Transmit Data Register  */
#define ASCLIN17_TXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2358u)

/** \brief F46C235C, Transmit Data Register  */
#define ASCLIN17_TXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C235Cu)

/** \brief F46C2360, Receive Data Register  */
#define ASCLIN17_RXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2360u)
/** Alias (User Manual Name) for ASCLIN17_RXDATA0, Base Mirror Register */
#define ASCLIN17_RXDATA (ASCLIN17_RXDATA0)

/** \brief F46C2364, Receive Data Register  */
#define ASCLIN17_RXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2364u)

/** \brief F46C2368, Receive Data Register  */
#define ASCLIN17_RXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2368u)

/** \brief F46C236C, Receive Data Register  */
#define ASCLIN17_RXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C236Cu)

/** \brief F46C2370, Receive Data Register  */
#define ASCLIN17_RXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2370u)

/** \brief F46C2374, Receive Data Register  */
#define ASCLIN17_RXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2374u)

/** \brief F46C2378, Receive Data Register  */
#define ASCLIN17_RXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2378u)

/** \brief F46C237C, Receive Data Register  */
#define ASCLIN17_RXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C237Cu)

/** \brief 180, Receive Data Debug Register */
#define ASCLIN17_RXDATAD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATAD*)0xF46C2380u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Asclin_Registers_Cfg_Asclin18
 * \{  */
/** \brief 0, Clock Control Register */
#define ASCLIN18_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CLC*)0xF46C2400u)

/** \brief 4, OCDS Control and Status Register */
#define ASCLIN18_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_OCS*)0xF46C2404u)

/** \brief 8, Module Identification Register */
#define ASCLIN18_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ID*)0xF46C2408u)

/** \brief C, Reset Control Register A */
#define ASCLIN18_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLA*)0xF46C240Cu)

/** \brief 10, Reset Control Register B */
#define ASCLIN18_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLB*)0xF46C2410u)

/** \brief 14, Reset Status Register */
#define ASCLIN18_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_STAT*)0xF46C2414u)

/** \brief 20, PROT Register Endinit */
#define ASCLIN18_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C2420u)

/** \brief 24, PROT Register Safe Endinit */
#define ASCLIN18_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C2424u)

/** \brief 40, Write access enable register A */
#define ASCLIN18_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRA*)0xF46C2440u)

/** \brief 44, Write access enable register B */
#define ASCLIN18_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRB_FPI*)0xF46C2444u)

/** \brief 48, Read access enable register A */
#define ASCLIN18_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDA*)0xF46C2448u)

/** \brief 4C, Read access enable register B */
#define ASCLIN18_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDB_FPI*)0xF46C244Cu)

/** \brief 50, VM access enable register */
#define ASCLIN18_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_VM*)0xF46C2450u)

/** \brief 54, PRS access enable register */
#define ASCLIN18_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_PRS*)0xF46C2454u)

/** \brief 100, Input and Output Control Register */
#define ASCLIN18_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_IOCR*)0xF46C2500u)

/** \brief 104, TxFIFO Configuration Register */
#define ASCLIN18_TXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXFIFOCON*)0xF46C2504u)

/** \brief 108, RxFIFO Configuration Register */
#define ASCLIN18_RXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXFIFOCON*)0xF46C2508u)

/** \brief 10C, Bit Configuration Register */
#define ASCLIN18_BITCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BITCON*)0xF46C250Cu)

/** \brief 110, Frame Control Register */
#define ASCLIN18_FRAMECON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FRAMECON*)0xF46C2510u)

/** \brief 114, Data Configuration Register */
#define ASCLIN18_DATCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_DATCON*)0xF46C2514u)

/** \brief 118, Baud Rate Generation Register */
#define ASCLIN18_BRG /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRG*)0xF46C2518u)

/** \brief 11C, Baud Rate Detection Register */
#define ASCLIN18_BRD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRD*)0xF46C251Cu)

/** \brief 120, LIN Control Register */
#define ASCLIN18_LIN_CON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_CON*)0xF46C2520u)
/** Alias (User Manual Name) for ASCLIN18_LIN_CON */
#define ASCLIN18_LINCON (ASCLIN18_LIN_CON)

/** \brief 124, LIN Break Timer Register */
#define ASCLIN18_LIN_BTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_BTIMER*)0xF46C2524u)
/** Alias (User Manual Name) for ASCLIN18_LIN_BTIMER */
#define ASCLIN18_LINBTIMER (ASCLIN18_LIN_BTIMER)

/** \brief 128, LIN Header Timer Register */
#define ASCLIN18_LIN_HTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_HTIMER*)0xF46C2528u)
/** Alias (User Manual Name) for ASCLIN18_LIN_HTIMER */
#define ASCLIN18_LINHTIMER (ASCLIN18_LIN_HTIMER)

/** \brief 12C, Flags Register */
#define ASCLIN18_FLAGS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGS*)0xF46C252Cu)

/** \brief 130, Flags Set Register */
#define ASCLIN18_FLAGSSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSSET*)0xF46C2530u)

/** \brief 134, Flags Clear Register */
#define ASCLIN18_FLAGSCLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSCLEAR*)0xF46C2534u)

/** \brief 138, Flags Enable Register */
#define ASCLIN18_FLAGSENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSENABLE*)0xF46C2538u)

/** \brief 13C, Clock Selection Register */
#define ASCLIN18_CSR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CSR*)0xF46C253Cu)

/** \brief F46C2540, Transmit Data Register  */
#define ASCLIN18_TXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2540u)
/** Alias (User Manual Name) for ASCLIN18_TXDATA0, Base Mirror Register */
#define ASCLIN18_TXDATA (ASCLIN18_TXDATA0)

/** \brief F46C2544, Transmit Data Register  */
#define ASCLIN18_TXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2544u)

/** \brief F46C2548, Transmit Data Register  */
#define ASCLIN18_TXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2548u)

/** \brief F46C254C, Transmit Data Register  */
#define ASCLIN18_TXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C254Cu)

/** \brief F46C2550, Transmit Data Register  */
#define ASCLIN18_TXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2550u)

/** \brief F46C2554, Transmit Data Register  */
#define ASCLIN18_TXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2554u)

/** \brief F46C2558, Transmit Data Register  */
#define ASCLIN18_TXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2558u)

/** \brief F46C255C, Transmit Data Register  */
#define ASCLIN18_TXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C255Cu)

/** \brief F46C2560, Receive Data Register  */
#define ASCLIN18_RXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2560u)
/** Alias (User Manual Name) for ASCLIN18_RXDATA0, Base Mirror Register */
#define ASCLIN18_RXDATA (ASCLIN18_RXDATA0)

/** \brief F46C2564, Receive Data Register  */
#define ASCLIN18_RXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2564u)

/** \brief F46C2568, Receive Data Register  */
#define ASCLIN18_RXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2568u)

/** \brief F46C256C, Receive Data Register  */
#define ASCLIN18_RXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C256Cu)

/** \brief F46C2570, Receive Data Register  */
#define ASCLIN18_RXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2570u)

/** \brief F46C2574, Receive Data Register  */
#define ASCLIN18_RXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2574u)

/** \brief F46C2578, Receive Data Register  */
#define ASCLIN18_RXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2578u)

/** \brief F46C257C, Receive Data Register  */
#define ASCLIN18_RXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C257Cu)

/** \brief 180, Receive Data Debug Register */
#define ASCLIN18_RXDATAD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATAD*)0xF46C2580u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Asclin_Registers_Cfg_Asclin19
 * \{  */
/** \brief 0, Clock Control Register */
#define ASCLIN19_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CLC*)0xF46C2600u)

/** \brief 4, OCDS Control and Status Register */
#define ASCLIN19_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_OCS*)0xF46C2604u)

/** \brief 8, Module Identification Register */
#define ASCLIN19_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ID*)0xF46C2608u)

/** \brief C, Reset Control Register A */
#define ASCLIN19_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLA*)0xF46C260Cu)

/** \brief 10, Reset Control Register B */
#define ASCLIN19_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLB*)0xF46C2610u)

/** \brief 14, Reset Status Register */
#define ASCLIN19_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_STAT*)0xF46C2614u)

/** \brief 20, PROT Register Endinit */
#define ASCLIN19_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C2620u)

/** \brief 24, PROT Register Safe Endinit */
#define ASCLIN19_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C2624u)

/** \brief 40, Write access enable register A */
#define ASCLIN19_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRA*)0xF46C2640u)

/** \brief 44, Write access enable register B */
#define ASCLIN19_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRB_FPI*)0xF46C2644u)

/** \brief 48, Read access enable register A */
#define ASCLIN19_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDA*)0xF46C2648u)

/** \brief 4C, Read access enable register B */
#define ASCLIN19_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDB_FPI*)0xF46C264Cu)

/** \brief 50, VM access enable register */
#define ASCLIN19_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_VM*)0xF46C2650u)

/** \brief 54, PRS access enable register */
#define ASCLIN19_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_PRS*)0xF46C2654u)

/** \brief 100, Input and Output Control Register */
#define ASCLIN19_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_IOCR*)0xF46C2700u)

/** \brief 104, TxFIFO Configuration Register */
#define ASCLIN19_TXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXFIFOCON*)0xF46C2704u)

/** \brief 108, RxFIFO Configuration Register */
#define ASCLIN19_RXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXFIFOCON*)0xF46C2708u)

/** \brief 10C, Bit Configuration Register */
#define ASCLIN19_BITCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BITCON*)0xF46C270Cu)

/** \brief 110, Frame Control Register */
#define ASCLIN19_FRAMECON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FRAMECON*)0xF46C2710u)

/** \brief 114, Data Configuration Register */
#define ASCLIN19_DATCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_DATCON*)0xF46C2714u)

/** \brief 118, Baud Rate Generation Register */
#define ASCLIN19_BRG /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRG*)0xF46C2718u)

/** \brief 11C, Baud Rate Detection Register */
#define ASCLIN19_BRD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRD*)0xF46C271Cu)

/** \brief 120, LIN Control Register */
#define ASCLIN19_LIN_CON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_CON*)0xF46C2720u)
/** Alias (User Manual Name) for ASCLIN19_LIN_CON */
#define ASCLIN19_LINCON (ASCLIN19_LIN_CON)

/** \brief 124, LIN Break Timer Register */
#define ASCLIN19_LIN_BTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_BTIMER*)0xF46C2724u)
/** Alias (User Manual Name) for ASCLIN19_LIN_BTIMER */
#define ASCLIN19_LINBTIMER (ASCLIN19_LIN_BTIMER)

/** \brief 128, LIN Header Timer Register */
#define ASCLIN19_LIN_HTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_HTIMER*)0xF46C2728u)
/** Alias (User Manual Name) for ASCLIN19_LIN_HTIMER */
#define ASCLIN19_LINHTIMER (ASCLIN19_LIN_HTIMER)

/** \brief 12C, Flags Register */
#define ASCLIN19_FLAGS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGS*)0xF46C272Cu)

/** \brief 130, Flags Set Register */
#define ASCLIN19_FLAGSSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSSET*)0xF46C2730u)

/** \brief 134, Flags Clear Register */
#define ASCLIN19_FLAGSCLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSCLEAR*)0xF46C2734u)

/** \brief 138, Flags Enable Register */
#define ASCLIN19_FLAGSENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSENABLE*)0xF46C2738u)

/** \brief 13C, Clock Selection Register */
#define ASCLIN19_CSR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CSR*)0xF46C273Cu)

/** \brief F46C2740, Transmit Data Register  */
#define ASCLIN19_TXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2740u)
/** Alias (User Manual Name) for ASCLIN19_TXDATA0, Base Mirror Register */
#define ASCLIN19_TXDATA (ASCLIN19_TXDATA0)

/** \brief F46C2744, Transmit Data Register  */
#define ASCLIN19_TXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2744u)

/** \brief F46C2748, Transmit Data Register  */
#define ASCLIN19_TXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2748u)

/** \brief F46C274C, Transmit Data Register  */
#define ASCLIN19_TXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C274Cu)

/** \brief F46C2750, Transmit Data Register  */
#define ASCLIN19_TXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2750u)

/** \brief F46C2754, Transmit Data Register  */
#define ASCLIN19_TXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2754u)

/** \brief F46C2758, Transmit Data Register  */
#define ASCLIN19_TXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2758u)

/** \brief F46C275C, Transmit Data Register  */
#define ASCLIN19_TXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C275Cu)

/** \brief F46C2760, Receive Data Register  */
#define ASCLIN19_RXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2760u)
/** Alias (User Manual Name) for ASCLIN19_RXDATA0, Base Mirror Register */
#define ASCLIN19_RXDATA (ASCLIN19_RXDATA0)

/** \brief F46C2764, Receive Data Register  */
#define ASCLIN19_RXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2764u)

/** \brief F46C2768, Receive Data Register  */
#define ASCLIN19_RXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2768u)

/** \brief F46C276C, Receive Data Register  */
#define ASCLIN19_RXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C276Cu)

/** \brief F46C2770, Receive Data Register  */
#define ASCLIN19_RXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2770u)

/** \brief F46C2774, Receive Data Register  */
#define ASCLIN19_RXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2774u)

/** \brief F46C2778, Receive Data Register  */
#define ASCLIN19_RXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2778u)

/** \brief F46C277C, Receive Data Register  */
#define ASCLIN19_RXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C277Cu)

/** \brief 180, Receive Data Debug Register */
#define ASCLIN19_RXDATAD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATAD*)0xF46C2780u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Asclin_Registers_Cfg_Asclin20
 * \{  */
/** \brief 0, Clock Control Register */
#define ASCLIN20_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CLC*)0xF46C2800u)

/** \brief 4, OCDS Control and Status Register */
#define ASCLIN20_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_OCS*)0xF46C2804u)

/** \brief 8, Module Identification Register */
#define ASCLIN20_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ID*)0xF46C2808u)

/** \brief C, Reset Control Register A */
#define ASCLIN20_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLA*)0xF46C280Cu)

/** \brief 10, Reset Control Register B */
#define ASCLIN20_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLB*)0xF46C2810u)

/** \brief 14, Reset Status Register */
#define ASCLIN20_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_STAT*)0xF46C2814u)

/** \brief 20, PROT Register Endinit */
#define ASCLIN20_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C2820u)

/** \brief 24, PROT Register Safe Endinit */
#define ASCLIN20_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C2824u)

/** \brief 40, Write access enable register A */
#define ASCLIN20_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRA*)0xF46C2840u)

/** \brief 44, Write access enable register B */
#define ASCLIN20_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRB_FPI*)0xF46C2844u)

/** \brief 48, Read access enable register A */
#define ASCLIN20_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDA*)0xF46C2848u)

/** \brief 4C, Read access enable register B */
#define ASCLIN20_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDB_FPI*)0xF46C284Cu)

/** \brief 50, VM access enable register */
#define ASCLIN20_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_VM*)0xF46C2850u)

/** \brief 54, PRS access enable register */
#define ASCLIN20_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_PRS*)0xF46C2854u)

/** \brief 100, Input and Output Control Register */
#define ASCLIN20_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_IOCR*)0xF46C2900u)

/** \brief 104, TxFIFO Configuration Register */
#define ASCLIN20_TXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXFIFOCON*)0xF46C2904u)

/** \brief 108, RxFIFO Configuration Register */
#define ASCLIN20_RXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXFIFOCON*)0xF46C2908u)

/** \brief 10C, Bit Configuration Register */
#define ASCLIN20_BITCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BITCON*)0xF46C290Cu)

/** \brief 110, Frame Control Register */
#define ASCLIN20_FRAMECON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FRAMECON*)0xF46C2910u)

/** \brief 114, Data Configuration Register */
#define ASCLIN20_DATCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_DATCON*)0xF46C2914u)

/** \brief 118, Baud Rate Generation Register */
#define ASCLIN20_BRG /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRG*)0xF46C2918u)

/** \brief 11C, Baud Rate Detection Register */
#define ASCLIN20_BRD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRD*)0xF46C291Cu)

/** \brief 120, LIN Control Register */
#define ASCLIN20_LIN_CON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_CON*)0xF46C2920u)
/** Alias (User Manual Name) for ASCLIN20_LIN_CON */
#define ASCLIN20_LINCON (ASCLIN20_LIN_CON)

/** \brief 124, LIN Break Timer Register */
#define ASCLIN20_LIN_BTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_BTIMER*)0xF46C2924u)
/** Alias (User Manual Name) for ASCLIN20_LIN_BTIMER */
#define ASCLIN20_LINBTIMER (ASCLIN20_LIN_BTIMER)

/** \brief 128, LIN Header Timer Register */
#define ASCLIN20_LIN_HTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_HTIMER*)0xF46C2928u)
/** Alias (User Manual Name) for ASCLIN20_LIN_HTIMER */
#define ASCLIN20_LINHTIMER (ASCLIN20_LIN_HTIMER)

/** \brief 12C, Flags Register */
#define ASCLIN20_FLAGS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGS*)0xF46C292Cu)

/** \brief 130, Flags Set Register */
#define ASCLIN20_FLAGSSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSSET*)0xF46C2930u)

/** \brief 134, Flags Clear Register */
#define ASCLIN20_FLAGSCLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSCLEAR*)0xF46C2934u)

/** \brief 138, Flags Enable Register */
#define ASCLIN20_FLAGSENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSENABLE*)0xF46C2938u)

/** \brief 13C, Clock Selection Register */
#define ASCLIN20_CSR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CSR*)0xF46C293Cu)

/** \brief F46C2940, Transmit Data Register  */
#define ASCLIN20_TXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2940u)
/** Alias (User Manual Name) for ASCLIN20_TXDATA0, Base Mirror Register */
#define ASCLIN20_TXDATA (ASCLIN20_TXDATA0)

/** \brief F46C2944, Transmit Data Register  */
#define ASCLIN20_TXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2944u)

/** \brief F46C2948, Transmit Data Register  */
#define ASCLIN20_TXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2948u)

/** \brief F46C294C, Transmit Data Register  */
#define ASCLIN20_TXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C294Cu)

/** \brief F46C2950, Transmit Data Register  */
#define ASCLIN20_TXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2950u)

/** \brief F46C2954, Transmit Data Register  */
#define ASCLIN20_TXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2954u)

/** \brief F46C2958, Transmit Data Register  */
#define ASCLIN20_TXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2958u)

/** \brief F46C295C, Transmit Data Register  */
#define ASCLIN20_TXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C295Cu)

/** \brief F46C2960, Receive Data Register  */
#define ASCLIN20_RXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2960u)
/** Alias (User Manual Name) for ASCLIN20_RXDATA0, Base Mirror Register */
#define ASCLIN20_RXDATA (ASCLIN20_RXDATA0)

/** \brief F46C2964, Receive Data Register  */
#define ASCLIN20_RXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2964u)

/** \brief F46C2968, Receive Data Register  */
#define ASCLIN20_RXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2968u)

/** \brief F46C296C, Receive Data Register  */
#define ASCLIN20_RXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C296Cu)

/** \brief F46C2970, Receive Data Register  */
#define ASCLIN20_RXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2970u)

/** \brief F46C2974, Receive Data Register  */
#define ASCLIN20_RXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2974u)

/** \brief F46C2978, Receive Data Register  */
#define ASCLIN20_RXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2978u)

/** \brief F46C297C, Receive Data Register  */
#define ASCLIN20_RXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C297Cu)

/** \brief 180, Receive Data Debug Register */
#define ASCLIN20_RXDATAD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATAD*)0xF46C2980u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Asclin_Registers_Cfg_Asclin21
 * \{  */
/** \brief 0, Clock Control Register */
#define ASCLIN21_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CLC*)0xF46C2A00u)

/** \brief 4, OCDS Control and Status Register */
#define ASCLIN21_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_OCS*)0xF46C2A04u)

/** \brief 8, Module Identification Register */
#define ASCLIN21_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ID*)0xF46C2A08u)

/** \brief C, Reset Control Register A */
#define ASCLIN21_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLA*)0xF46C2A0Cu)

/** \brief 10, Reset Control Register B */
#define ASCLIN21_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLB*)0xF46C2A10u)

/** \brief 14, Reset Status Register */
#define ASCLIN21_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_STAT*)0xF46C2A14u)

/** \brief 20, PROT Register Endinit */
#define ASCLIN21_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C2A20u)

/** \brief 24, PROT Register Safe Endinit */
#define ASCLIN21_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C2A24u)

/** \brief 40, Write access enable register A */
#define ASCLIN21_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRA*)0xF46C2A40u)

/** \brief 44, Write access enable register B */
#define ASCLIN21_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRB_FPI*)0xF46C2A44u)

/** \brief 48, Read access enable register A */
#define ASCLIN21_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDA*)0xF46C2A48u)

/** \brief 4C, Read access enable register B */
#define ASCLIN21_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDB_FPI*)0xF46C2A4Cu)

/** \brief 50, VM access enable register */
#define ASCLIN21_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_VM*)0xF46C2A50u)

/** \brief 54, PRS access enable register */
#define ASCLIN21_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_PRS*)0xF46C2A54u)

/** \brief 100, Input and Output Control Register */
#define ASCLIN21_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_IOCR*)0xF46C2B00u)

/** \brief 104, TxFIFO Configuration Register */
#define ASCLIN21_TXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXFIFOCON*)0xF46C2B04u)

/** \brief 108, RxFIFO Configuration Register */
#define ASCLIN21_RXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXFIFOCON*)0xF46C2B08u)

/** \brief 10C, Bit Configuration Register */
#define ASCLIN21_BITCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BITCON*)0xF46C2B0Cu)

/** \brief 110, Frame Control Register */
#define ASCLIN21_FRAMECON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FRAMECON*)0xF46C2B10u)

/** \brief 114, Data Configuration Register */
#define ASCLIN21_DATCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_DATCON*)0xF46C2B14u)

/** \brief 118, Baud Rate Generation Register */
#define ASCLIN21_BRG /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRG*)0xF46C2B18u)

/** \brief 11C, Baud Rate Detection Register */
#define ASCLIN21_BRD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRD*)0xF46C2B1Cu)

/** \brief 120, LIN Control Register */
#define ASCLIN21_LIN_CON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_CON*)0xF46C2B20u)
/** Alias (User Manual Name) for ASCLIN21_LIN_CON */
#define ASCLIN21_LINCON (ASCLIN21_LIN_CON)

/** \brief 124, LIN Break Timer Register */
#define ASCLIN21_LIN_BTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_BTIMER*)0xF46C2B24u)
/** Alias (User Manual Name) for ASCLIN21_LIN_BTIMER */
#define ASCLIN21_LINBTIMER (ASCLIN21_LIN_BTIMER)

/** \brief 128, LIN Header Timer Register */
#define ASCLIN21_LIN_HTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_HTIMER*)0xF46C2B28u)
/** Alias (User Manual Name) for ASCLIN21_LIN_HTIMER */
#define ASCLIN21_LINHTIMER (ASCLIN21_LIN_HTIMER)

/** \brief 12C, Flags Register */
#define ASCLIN21_FLAGS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGS*)0xF46C2B2Cu)

/** \brief 130, Flags Set Register */
#define ASCLIN21_FLAGSSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSSET*)0xF46C2B30u)

/** \brief 134, Flags Clear Register */
#define ASCLIN21_FLAGSCLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSCLEAR*)0xF46C2B34u)

/** \brief 138, Flags Enable Register */
#define ASCLIN21_FLAGSENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSENABLE*)0xF46C2B38u)

/** \brief 13C, Clock Selection Register */
#define ASCLIN21_CSR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CSR*)0xF46C2B3Cu)

/** \brief F46C2B40, Transmit Data Register  */
#define ASCLIN21_TXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2B40u)
/** Alias (User Manual Name) for ASCLIN21_TXDATA0, Base Mirror Register */
#define ASCLIN21_TXDATA (ASCLIN21_TXDATA0)

/** \brief F46C2B44, Transmit Data Register  */
#define ASCLIN21_TXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2B44u)

/** \brief F46C2B48, Transmit Data Register  */
#define ASCLIN21_TXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2B48u)

/** \brief F46C2B4C, Transmit Data Register  */
#define ASCLIN21_TXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2B4Cu)

/** \brief F46C2B50, Transmit Data Register  */
#define ASCLIN21_TXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2B50u)

/** \brief F46C2B54, Transmit Data Register  */
#define ASCLIN21_TXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2B54u)

/** \brief F46C2B58, Transmit Data Register  */
#define ASCLIN21_TXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2B58u)

/** \brief F46C2B5C, Transmit Data Register  */
#define ASCLIN21_TXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2B5Cu)

/** \brief F46C2B60, Receive Data Register  */
#define ASCLIN21_RXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2B60u)
/** Alias (User Manual Name) for ASCLIN21_RXDATA0, Base Mirror Register */
#define ASCLIN21_RXDATA (ASCLIN21_RXDATA0)

/** \brief F46C2B64, Receive Data Register  */
#define ASCLIN21_RXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2B64u)

/** \brief F46C2B68, Receive Data Register  */
#define ASCLIN21_RXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2B68u)

/** \brief F46C2B6C, Receive Data Register  */
#define ASCLIN21_RXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2B6Cu)

/** \brief F46C2B70, Receive Data Register  */
#define ASCLIN21_RXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2B70u)

/** \brief F46C2B74, Receive Data Register  */
#define ASCLIN21_RXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2B74u)

/** \brief F46C2B78, Receive Data Register  */
#define ASCLIN21_RXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2B78u)

/** \brief F46C2B7C, Receive Data Register  */
#define ASCLIN21_RXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2B7Cu)

/** \brief 180, Receive Data Debug Register */
#define ASCLIN21_RXDATAD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATAD*)0xF46C2B80u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Asclin_Registers_Cfg_Asclin22
 * \{  */
/** \brief 0, Clock Control Register */
#define ASCLIN22_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CLC*)0xF46C2C00u)

/** \brief 4, OCDS Control and Status Register */
#define ASCLIN22_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_OCS*)0xF46C2C04u)

/** \brief 8, Module Identification Register */
#define ASCLIN22_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ID*)0xF46C2C08u)

/** \brief C, Reset Control Register A */
#define ASCLIN22_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLA*)0xF46C2C0Cu)

/** \brief 10, Reset Control Register B */
#define ASCLIN22_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLB*)0xF46C2C10u)

/** \brief 14, Reset Status Register */
#define ASCLIN22_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_STAT*)0xF46C2C14u)

/** \brief 20, PROT Register Endinit */
#define ASCLIN22_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C2C20u)

/** \brief 24, PROT Register Safe Endinit */
#define ASCLIN22_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C2C24u)

/** \brief 40, Write access enable register A */
#define ASCLIN22_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRA*)0xF46C2C40u)

/** \brief 44, Write access enable register B */
#define ASCLIN22_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRB_FPI*)0xF46C2C44u)

/** \brief 48, Read access enable register A */
#define ASCLIN22_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDA*)0xF46C2C48u)

/** \brief 4C, Read access enable register B */
#define ASCLIN22_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDB_FPI*)0xF46C2C4Cu)

/** \brief 50, VM access enable register */
#define ASCLIN22_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_VM*)0xF46C2C50u)

/** \brief 54, PRS access enable register */
#define ASCLIN22_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_PRS*)0xF46C2C54u)

/** \brief 100, Input and Output Control Register */
#define ASCLIN22_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_IOCR*)0xF46C2D00u)

/** \brief 104, TxFIFO Configuration Register */
#define ASCLIN22_TXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXFIFOCON*)0xF46C2D04u)

/** \brief 108, RxFIFO Configuration Register */
#define ASCLIN22_RXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXFIFOCON*)0xF46C2D08u)

/** \brief 10C, Bit Configuration Register */
#define ASCLIN22_BITCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BITCON*)0xF46C2D0Cu)

/** \brief 110, Frame Control Register */
#define ASCLIN22_FRAMECON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FRAMECON*)0xF46C2D10u)

/** \brief 114, Data Configuration Register */
#define ASCLIN22_DATCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_DATCON*)0xF46C2D14u)

/** \brief 118, Baud Rate Generation Register */
#define ASCLIN22_BRG /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRG*)0xF46C2D18u)

/** \brief 11C, Baud Rate Detection Register */
#define ASCLIN22_BRD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRD*)0xF46C2D1Cu)

/** \brief 120, LIN Control Register */
#define ASCLIN22_LIN_CON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_CON*)0xF46C2D20u)
/** Alias (User Manual Name) for ASCLIN22_LIN_CON */
#define ASCLIN22_LINCON (ASCLIN22_LIN_CON)

/** \brief 124, LIN Break Timer Register */
#define ASCLIN22_LIN_BTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_BTIMER*)0xF46C2D24u)
/** Alias (User Manual Name) for ASCLIN22_LIN_BTIMER */
#define ASCLIN22_LINBTIMER (ASCLIN22_LIN_BTIMER)

/** \brief 128, LIN Header Timer Register */
#define ASCLIN22_LIN_HTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_HTIMER*)0xF46C2D28u)
/** Alias (User Manual Name) for ASCLIN22_LIN_HTIMER */
#define ASCLIN22_LINHTIMER (ASCLIN22_LIN_HTIMER)

/** \brief 12C, Flags Register */
#define ASCLIN22_FLAGS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGS*)0xF46C2D2Cu)

/** \brief 130, Flags Set Register */
#define ASCLIN22_FLAGSSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSSET*)0xF46C2D30u)

/** \brief 134, Flags Clear Register */
#define ASCLIN22_FLAGSCLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSCLEAR*)0xF46C2D34u)

/** \brief 138, Flags Enable Register */
#define ASCLIN22_FLAGSENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSENABLE*)0xF46C2D38u)

/** \brief 13C, Clock Selection Register */
#define ASCLIN22_CSR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CSR*)0xF46C2D3Cu)

/** \brief F46C2D40, Transmit Data Register  */
#define ASCLIN22_TXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2D40u)
/** Alias (User Manual Name) for ASCLIN22_TXDATA0, Base Mirror Register */
#define ASCLIN22_TXDATA (ASCLIN22_TXDATA0)

/** \brief F46C2D44, Transmit Data Register  */
#define ASCLIN22_TXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2D44u)

/** \brief F46C2D48, Transmit Data Register  */
#define ASCLIN22_TXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2D48u)

/** \brief F46C2D4C, Transmit Data Register  */
#define ASCLIN22_TXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2D4Cu)

/** \brief F46C2D50, Transmit Data Register  */
#define ASCLIN22_TXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2D50u)

/** \brief F46C2D54, Transmit Data Register  */
#define ASCLIN22_TXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2D54u)

/** \brief F46C2D58, Transmit Data Register  */
#define ASCLIN22_TXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2D58u)

/** \brief F46C2D5C, Transmit Data Register  */
#define ASCLIN22_TXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2D5Cu)

/** \brief F46C2D60, Receive Data Register  */
#define ASCLIN22_RXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2D60u)
/** Alias (User Manual Name) for ASCLIN22_RXDATA0, Base Mirror Register */
#define ASCLIN22_RXDATA (ASCLIN22_RXDATA0)

/** \brief F46C2D64, Receive Data Register  */
#define ASCLIN22_RXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2D64u)

/** \brief F46C2D68, Receive Data Register  */
#define ASCLIN22_RXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2D68u)

/** \brief F46C2D6C, Receive Data Register  */
#define ASCLIN22_RXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2D6Cu)

/** \brief F46C2D70, Receive Data Register  */
#define ASCLIN22_RXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2D70u)

/** \brief F46C2D74, Receive Data Register  */
#define ASCLIN22_RXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2D74u)

/** \brief F46C2D78, Receive Data Register  */
#define ASCLIN22_RXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2D78u)

/** \brief F46C2D7C, Receive Data Register  */
#define ASCLIN22_RXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2D7Cu)

/** \brief 180, Receive Data Debug Register */
#define ASCLIN22_RXDATAD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATAD*)0xF46C2D80u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Asclin_Registers_Cfg_Asclin23
 * \{  */
/** \brief 0, Clock Control Register */
#define ASCLIN23_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CLC*)0xF46C2E00u)

/** \brief 4, OCDS Control and Status Register */
#define ASCLIN23_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_OCS*)0xF46C2E04u)

/** \brief 8, Module Identification Register */
#define ASCLIN23_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ID*)0xF46C2E08u)

/** \brief C, Reset Control Register A */
#define ASCLIN23_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLA*)0xF46C2E0Cu)

/** \brief 10, Reset Control Register B */
#define ASCLIN23_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLB*)0xF46C2E10u)

/** \brief 14, Reset Status Register */
#define ASCLIN23_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_STAT*)0xF46C2E14u)

/** \brief 20, PROT Register Endinit */
#define ASCLIN23_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C2E20u)

/** \brief 24, PROT Register Safe Endinit */
#define ASCLIN23_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C2E24u)

/** \brief 40, Write access enable register A */
#define ASCLIN23_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRA*)0xF46C2E40u)

/** \brief 44, Write access enable register B */
#define ASCLIN23_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRB_FPI*)0xF46C2E44u)

/** \brief 48, Read access enable register A */
#define ASCLIN23_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDA*)0xF46C2E48u)

/** \brief 4C, Read access enable register B */
#define ASCLIN23_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDB_FPI*)0xF46C2E4Cu)

/** \brief 50, VM access enable register */
#define ASCLIN23_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_VM*)0xF46C2E50u)

/** \brief 54, PRS access enable register */
#define ASCLIN23_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_PRS*)0xF46C2E54u)

/** \brief 100, Input and Output Control Register */
#define ASCLIN23_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_IOCR*)0xF46C2F00u)

/** \brief 104, TxFIFO Configuration Register */
#define ASCLIN23_TXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXFIFOCON*)0xF46C2F04u)

/** \brief 108, RxFIFO Configuration Register */
#define ASCLIN23_RXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXFIFOCON*)0xF46C2F08u)

/** \brief 10C, Bit Configuration Register */
#define ASCLIN23_BITCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BITCON*)0xF46C2F0Cu)

/** \brief 110, Frame Control Register */
#define ASCLIN23_FRAMECON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FRAMECON*)0xF46C2F10u)

/** \brief 114, Data Configuration Register */
#define ASCLIN23_DATCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_DATCON*)0xF46C2F14u)

/** \brief 118, Baud Rate Generation Register */
#define ASCLIN23_BRG /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRG*)0xF46C2F18u)

/** \brief 11C, Baud Rate Detection Register */
#define ASCLIN23_BRD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRD*)0xF46C2F1Cu)

/** \brief 120, LIN Control Register */
#define ASCLIN23_LIN_CON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_CON*)0xF46C2F20u)
/** Alias (User Manual Name) for ASCLIN23_LIN_CON */
#define ASCLIN23_LINCON (ASCLIN23_LIN_CON)

/** \brief 124, LIN Break Timer Register */
#define ASCLIN23_LIN_BTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_BTIMER*)0xF46C2F24u)
/** Alias (User Manual Name) for ASCLIN23_LIN_BTIMER */
#define ASCLIN23_LINBTIMER (ASCLIN23_LIN_BTIMER)

/** \brief 128, LIN Header Timer Register */
#define ASCLIN23_LIN_HTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_HTIMER*)0xF46C2F28u)
/** Alias (User Manual Name) for ASCLIN23_LIN_HTIMER */
#define ASCLIN23_LINHTIMER (ASCLIN23_LIN_HTIMER)

/** \brief 12C, Flags Register */
#define ASCLIN23_FLAGS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGS*)0xF46C2F2Cu)

/** \brief 130, Flags Set Register */
#define ASCLIN23_FLAGSSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSSET*)0xF46C2F30u)

/** \brief 134, Flags Clear Register */
#define ASCLIN23_FLAGSCLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSCLEAR*)0xF46C2F34u)

/** \brief 138, Flags Enable Register */
#define ASCLIN23_FLAGSENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSENABLE*)0xF46C2F38u)

/** \brief 13C, Clock Selection Register */
#define ASCLIN23_CSR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CSR*)0xF46C2F3Cu)

/** \brief F46C2F40, Transmit Data Register  */
#define ASCLIN23_TXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2F40u)
/** Alias (User Manual Name) for ASCLIN23_TXDATA0, Base Mirror Register */
#define ASCLIN23_TXDATA (ASCLIN23_TXDATA0)

/** \brief F46C2F44, Transmit Data Register  */
#define ASCLIN23_TXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2F44u)

/** \brief F46C2F48, Transmit Data Register  */
#define ASCLIN23_TXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2F48u)

/** \brief F46C2F4C, Transmit Data Register  */
#define ASCLIN23_TXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2F4Cu)

/** \brief F46C2F50, Transmit Data Register  */
#define ASCLIN23_TXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2F50u)

/** \brief F46C2F54, Transmit Data Register  */
#define ASCLIN23_TXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2F54u)

/** \brief F46C2F58, Transmit Data Register  */
#define ASCLIN23_TXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2F58u)

/** \brief F46C2F5C, Transmit Data Register  */
#define ASCLIN23_TXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C2F5Cu)

/** \brief F46C2F60, Receive Data Register  */
#define ASCLIN23_RXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2F60u)
/** Alias (User Manual Name) for ASCLIN23_RXDATA0, Base Mirror Register */
#define ASCLIN23_RXDATA (ASCLIN23_RXDATA0)

/** \brief F46C2F64, Receive Data Register  */
#define ASCLIN23_RXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2F64u)

/** \brief F46C2F68, Receive Data Register  */
#define ASCLIN23_RXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2F68u)

/** \brief F46C2F6C, Receive Data Register  */
#define ASCLIN23_RXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2F6Cu)

/** \brief F46C2F70, Receive Data Register  */
#define ASCLIN23_RXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2F70u)

/** \brief F46C2F74, Receive Data Register  */
#define ASCLIN23_RXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2F74u)

/** \brief F46C2F78, Receive Data Register  */
#define ASCLIN23_RXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2F78u)

/** \brief F46C2F7C, Receive Data Register  */
#define ASCLIN23_RXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C2F7Cu)

/** \brief 180, Receive Data Debug Register */
#define ASCLIN23_RXDATAD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATAD*)0xF46C2F80u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Asclin_Registers_Cfg_Asclin24
 * \{  */
/** \brief 0, Clock Control Register */
#define ASCLIN24_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CLC*)0xF46C3000u)

/** \brief 4, OCDS Control and Status Register */
#define ASCLIN24_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_OCS*)0xF46C3004u)

/** \brief 8, Module Identification Register */
#define ASCLIN24_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ID*)0xF46C3008u)

/** \brief C, Reset Control Register A */
#define ASCLIN24_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLA*)0xF46C300Cu)

/** \brief 10, Reset Control Register B */
#define ASCLIN24_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLB*)0xF46C3010u)

/** \brief 14, Reset Status Register */
#define ASCLIN24_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_STAT*)0xF46C3014u)

/** \brief 20, PROT Register Endinit */
#define ASCLIN24_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C3020u)

/** \brief 24, PROT Register Safe Endinit */
#define ASCLIN24_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C3024u)

/** \brief 40, Write access enable register A */
#define ASCLIN24_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRA*)0xF46C3040u)

/** \brief 44, Write access enable register B */
#define ASCLIN24_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRB_FPI*)0xF46C3044u)

/** \brief 48, Read access enable register A */
#define ASCLIN24_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDA*)0xF46C3048u)

/** \brief 4C, Read access enable register B */
#define ASCLIN24_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDB_FPI*)0xF46C304Cu)

/** \brief 50, VM access enable register */
#define ASCLIN24_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_VM*)0xF46C3050u)

/** \brief 54, PRS access enable register */
#define ASCLIN24_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_PRS*)0xF46C3054u)

/** \brief 100, Input and Output Control Register */
#define ASCLIN24_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_IOCR*)0xF46C3100u)

/** \brief 104, TxFIFO Configuration Register */
#define ASCLIN24_TXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXFIFOCON*)0xF46C3104u)

/** \brief 108, RxFIFO Configuration Register */
#define ASCLIN24_RXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXFIFOCON*)0xF46C3108u)

/** \brief 10C, Bit Configuration Register */
#define ASCLIN24_BITCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BITCON*)0xF46C310Cu)

/** \brief 110, Frame Control Register */
#define ASCLIN24_FRAMECON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FRAMECON*)0xF46C3110u)

/** \brief 114, Data Configuration Register */
#define ASCLIN24_DATCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_DATCON*)0xF46C3114u)

/** \brief 118, Baud Rate Generation Register */
#define ASCLIN24_BRG /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRG*)0xF46C3118u)

/** \brief 11C, Baud Rate Detection Register */
#define ASCLIN24_BRD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRD*)0xF46C311Cu)

/** \brief 120, LIN Control Register */
#define ASCLIN24_LIN_CON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_CON*)0xF46C3120u)
/** Alias (User Manual Name) for ASCLIN24_LIN_CON */
#define ASCLIN24_LINCON (ASCLIN24_LIN_CON)

/** \brief 124, LIN Break Timer Register */
#define ASCLIN24_LIN_BTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_BTIMER*)0xF46C3124u)
/** Alias (User Manual Name) for ASCLIN24_LIN_BTIMER */
#define ASCLIN24_LINBTIMER (ASCLIN24_LIN_BTIMER)

/** \brief 128, LIN Header Timer Register */
#define ASCLIN24_LIN_HTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_HTIMER*)0xF46C3128u)
/** Alias (User Manual Name) for ASCLIN24_LIN_HTIMER */
#define ASCLIN24_LINHTIMER (ASCLIN24_LIN_HTIMER)

/** \brief 12C, Flags Register */
#define ASCLIN24_FLAGS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGS*)0xF46C312Cu)

/** \brief 130, Flags Set Register */
#define ASCLIN24_FLAGSSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSSET*)0xF46C3130u)

/** \brief 134, Flags Clear Register */
#define ASCLIN24_FLAGSCLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSCLEAR*)0xF46C3134u)

/** \brief 138, Flags Enable Register */
#define ASCLIN24_FLAGSENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSENABLE*)0xF46C3138u)

/** \brief 13C, Clock Selection Register */
#define ASCLIN24_CSR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CSR*)0xF46C313Cu)

/** \brief F46C3140, Transmit Data Register  */
#define ASCLIN24_TXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C3140u)
/** Alias (User Manual Name) for ASCLIN24_TXDATA0, Base Mirror Register */
#define ASCLIN24_TXDATA (ASCLIN24_TXDATA0)

/** \brief F46C3144, Transmit Data Register  */
#define ASCLIN24_TXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C3144u)

/** \brief F46C3148, Transmit Data Register  */
#define ASCLIN24_TXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C3148u)

/** \brief F46C314C, Transmit Data Register  */
#define ASCLIN24_TXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C314Cu)

/** \brief F46C3150, Transmit Data Register  */
#define ASCLIN24_TXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C3150u)

/** \brief F46C3154, Transmit Data Register  */
#define ASCLIN24_TXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C3154u)

/** \brief F46C3158, Transmit Data Register  */
#define ASCLIN24_TXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C3158u)

/** \brief F46C315C, Transmit Data Register  */
#define ASCLIN24_TXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C315Cu)

/** \brief F46C3160, Receive Data Register  */
#define ASCLIN24_RXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C3160u)
/** Alias (User Manual Name) for ASCLIN24_RXDATA0, Base Mirror Register */
#define ASCLIN24_RXDATA (ASCLIN24_RXDATA0)

/** \brief F46C3164, Receive Data Register  */
#define ASCLIN24_RXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C3164u)

/** \brief F46C3168, Receive Data Register  */
#define ASCLIN24_RXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C3168u)

/** \brief F46C316C, Receive Data Register  */
#define ASCLIN24_RXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C316Cu)

/** \brief F46C3170, Receive Data Register  */
#define ASCLIN24_RXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C3170u)

/** \brief F46C3174, Receive Data Register  */
#define ASCLIN24_RXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C3174u)

/** \brief F46C3178, Receive Data Register  */
#define ASCLIN24_RXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C3178u)

/** \brief F46C317C, Receive Data Register  */
#define ASCLIN24_RXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C317Cu)

/** \brief 180, Receive Data Debug Register */
#define ASCLIN24_RXDATAD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATAD*)0xF46C3180u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Asclin_Registers_Cfg_Asclin25
 * \{  */
/** \brief 0, Clock Control Register */
#define ASCLIN25_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CLC*)0xF46C3200u)

/** \brief 4, OCDS Control and Status Register */
#define ASCLIN25_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_OCS*)0xF46C3204u)

/** \brief 8, Module Identification Register */
#define ASCLIN25_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ID*)0xF46C3208u)

/** \brief C, Reset Control Register A */
#define ASCLIN25_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLA*)0xF46C320Cu)

/** \brief 10, Reset Control Register B */
#define ASCLIN25_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLB*)0xF46C3210u)

/** \brief 14, Reset Status Register */
#define ASCLIN25_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_STAT*)0xF46C3214u)

/** \brief 20, PROT Register Endinit */
#define ASCLIN25_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C3220u)

/** \brief 24, PROT Register Safe Endinit */
#define ASCLIN25_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C3224u)

/** \brief 40, Write access enable register A */
#define ASCLIN25_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRA*)0xF46C3240u)

/** \brief 44, Write access enable register B */
#define ASCLIN25_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRB_FPI*)0xF46C3244u)

/** \brief 48, Read access enable register A */
#define ASCLIN25_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDA*)0xF46C3248u)

/** \brief 4C, Read access enable register B */
#define ASCLIN25_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDB_FPI*)0xF46C324Cu)

/** \brief 50, VM access enable register */
#define ASCLIN25_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_VM*)0xF46C3250u)

/** \brief 54, PRS access enable register */
#define ASCLIN25_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_PRS*)0xF46C3254u)

/** \brief 100, Input and Output Control Register */
#define ASCLIN25_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_IOCR*)0xF46C3300u)

/** \brief 104, TxFIFO Configuration Register */
#define ASCLIN25_TXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXFIFOCON*)0xF46C3304u)

/** \brief 108, RxFIFO Configuration Register */
#define ASCLIN25_RXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXFIFOCON*)0xF46C3308u)

/** \brief 10C, Bit Configuration Register */
#define ASCLIN25_BITCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BITCON*)0xF46C330Cu)

/** \brief 110, Frame Control Register */
#define ASCLIN25_FRAMECON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FRAMECON*)0xF46C3310u)

/** \brief 114, Data Configuration Register */
#define ASCLIN25_DATCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_DATCON*)0xF46C3314u)

/** \brief 118, Baud Rate Generation Register */
#define ASCLIN25_BRG /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRG*)0xF46C3318u)

/** \brief 11C, Baud Rate Detection Register */
#define ASCLIN25_BRD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRD*)0xF46C331Cu)

/** \brief 120, LIN Control Register */
#define ASCLIN25_LIN_CON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_CON*)0xF46C3320u)
/** Alias (User Manual Name) for ASCLIN25_LIN_CON */
#define ASCLIN25_LINCON (ASCLIN25_LIN_CON)

/** \brief 124, LIN Break Timer Register */
#define ASCLIN25_LIN_BTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_BTIMER*)0xF46C3324u)
/** Alias (User Manual Name) for ASCLIN25_LIN_BTIMER */
#define ASCLIN25_LINBTIMER (ASCLIN25_LIN_BTIMER)

/** \brief 128, LIN Header Timer Register */
#define ASCLIN25_LIN_HTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_HTIMER*)0xF46C3328u)
/** Alias (User Manual Name) for ASCLIN25_LIN_HTIMER */
#define ASCLIN25_LINHTIMER (ASCLIN25_LIN_HTIMER)

/** \brief 12C, Flags Register */
#define ASCLIN25_FLAGS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGS*)0xF46C332Cu)

/** \brief 130, Flags Set Register */
#define ASCLIN25_FLAGSSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSSET*)0xF46C3330u)

/** \brief 134, Flags Clear Register */
#define ASCLIN25_FLAGSCLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSCLEAR*)0xF46C3334u)

/** \brief 138, Flags Enable Register */
#define ASCLIN25_FLAGSENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSENABLE*)0xF46C3338u)

/** \brief 13C, Clock Selection Register */
#define ASCLIN25_CSR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CSR*)0xF46C333Cu)

/** \brief F46C3340, Transmit Data Register  */
#define ASCLIN25_TXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C3340u)
/** Alias (User Manual Name) for ASCLIN25_TXDATA0, Base Mirror Register */
#define ASCLIN25_TXDATA (ASCLIN25_TXDATA0)

/** \brief F46C3344, Transmit Data Register  */
#define ASCLIN25_TXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C3344u)

/** \brief F46C3348, Transmit Data Register  */
#define ASCLIN25_TXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C3348u)

/** \brief F46C334C, Transmit Data Register  */
#define ASCLIN25_TXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C334Cu)

/** \brief F46C3350, Transmit Data Register  */
#define ASCLIN25_TXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C3350u)

/** \brief F46C3354, Transmit Data Register  */
#define ASCLIN25_TXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C3354u)

/** \brief F46C3358, Transmit Data Register  */
#define ASCLIN25_TXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C3358u)

/** \brief F46C335C, Transmit Data Register  */
#define ASCLIN25_TXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C335Cu)

/** \brief F46C3360, Receive Data Register  */
#define ASCLIN25_RXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C3360u)
/** Alias (User Manual Name) for ASCLIN25_RXDATA0, Base Mirror Register */
#define ASCLIN25_RXDATA (ASCLIN25_RXDATA0)

/** \brief F46C3364, Receive Data Register  */
#define ASCLIN25_RXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C3364u)

/** \brief F46C3368, Receive Data Register  */
#define ASCLIN25_RXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C3368u)

/** \brief F46C336C, Receive Data Register  */
#define ASCLIN25_RXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C336Cu)

/** \brief F46C3370, Receive Data Register  */
#define ASCLIN25_RXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C3370u)

/** \brief F46C3374, Receive Data Register  */
#define ASCLIN25_RXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C3374u)

/** \brief F46C3378, Receive Data Register  */
#define ASCLIN25_RXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C3378u)

/** \brief F46C337C, Receive Data Register  */
#define ASCLIN25_RXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C337Cu)

/** \brief 180, Receive Data Debug Register */
#define ASCLIN25_RXDATAD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATAD*)0xF46C3380u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Asclin_Registers_Cfg_Asclin26
 * \{  */
/** \brief 0, Clock Control Register */
#define ASCLIN26_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CLC*)0xF46C3400u)

/** \brief 4, OCDS Control and Status Register */
#define ASCLIN26_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_OCS*)0xF46C3404u)

/** \brief 8, Module Identification Register */
#define ASCLIN26_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ID*)0xF46C3408u)

/** \brief C, Reset Control Register A */
#define ASCLIN26_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLA*)0xF46C340Cu)

/** \brief 10, Reset Control Register B */
#define ASCLIN26_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLB*)0xF46C3410u)

/** \brief 14, Reset Status Register */
#define ASCLIN26_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_STAT*)0xF46C3414u)

/** \brief 20, PROT Register Endinit */
#define ASCLIN26_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C3420u)

/** \brief 24, PROT Register Safe Endinit */
#define ASCLIN26_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C3424u)

/** \brief 40, Write access enable register A */
#define ASCLIN26_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRA*)0xF46C3440u)

/** \brief 44, Write access enable register B */
#define ASCLIN26_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRB_FPI*)0xF46C3444u)

/** \brief 48, Read access enable register A */
#define ASCLIN26_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDA*)0xF46C3448u)

/** \brief 4C, Read access enable register B */
#define ASCLIN26_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDB_FPI*)0xF46C344Cu)

/** \brief 50, VM access enable register */
#define ASCLIN26_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_VM*)0xF46C3450u)

/** \brief 54, PRS access enable register */
#define ASCLIN26_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_PRS*)0xF46C3454u)

/** \brief 100, Input and Output Control Register */
#define ASCLIN26_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_IOCR*)0xF46C3500u)

/** \brief 104, TxFIFO Configuration Register */
#define ASCLIN26_TXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXFIFOCON*)0xF46C3504u)

/** \brief 108, RxFIFO Configuration Register */
#define ASCLIN26_RXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXFIFOCON*)0xF46C3508u)

/** \brief 10C, Bit Configuration Register */
#define ASCLIN26_BITCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BITCON*)0xF46C350Cu)

/** \brief 110, Frame Control Register */
#define ASCLIN26_FRAMECON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FRAMECON*)0xF46C3510u)

/** \brief 114, Data Configuration Register */
#define ASCLIN26_DATCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_DATCON*)0xF46C3514u)

/** \brief 118, Baud Rate Generation Register */
#define ASCLIN26_BRG /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRG*)0xF46C3518u)

/** \brief 11C, Baud Rate Detection Register */
#define ASCLIN26_BRD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRD*)0xF46C351Cu)

/** \brief 120, LIN Control Register */
#define ASCLIN26_LIN_CON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_CON*)0xF46C3520u)
/** Alias (User Manual Name) for ASCLIN26_LIN_CON */
#define ASCLIN26_LINCON (ASCLIN26_LIN_CON)

/** \brief 124, LIN Break Timer Register */
#define ASCLIN26_LIN_BTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_BTIMER*)0xF46C3524u)
/** Alias (User Manual Name) for ASCLIN26_LIN_BTIMER */
#define ASCLIN26_LINBTIMER (ASCLIN26_LIN_BTIMER)

/** \brief 128, LIN Header Timer Register */
#define ASCLIN26_LIN_HTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_HTIMER*)0xF46C3528u)
/** Alias (User Manual Name) for ASCLIN26_LIN_HTIMER */
#define ASCLIN26_LINHTIMER (ASCLIN26_LIN_HTIMER)

/** \brief 12C, Flags Register */
#define ASCLIN26_FLAGS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGS*)0xF46C352Cu)

/** \brief 130, Flags Set Register */
#define ASCLIN26_FLAGSSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSSET*)0xF46C3530u)

/** \brief 134, Flags Clear Register */
#define ASCLIN26_FLAGSCLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSCLEAR*)0xF46C3534u)

/** \brief 138, Flags Enable Register */
#define ASCLIN26_FLAGSENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSENABLE*)0xF46C3538u)

/** \brief 13C, Clock Selection Register */
#define ASCLIN26_CSR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CSR*)0xF46C353Cu)

/** \brief F46C3540, Transmit Data Register  */
#define ASCLIN26_TXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C3540u)
/** Alias (User Manual Name) for ASCLIN26_TXDATA0, Base Mirror Register */
#define ASCLIN26_TXDATA (ASCLIN26_TXDATA0)

/** \brief F46C3544, Transmit Data Register  */
#define ASCLIN26_TXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C3544u)

/** \brief F46C3548, Transmit Data Register  */
#define ASCLIN26_TXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C3548u)

/** \brief F46C354C, Transmit Data Register  */
#define ASCLIN26_TXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C354Cu)

/** \brief F46C3550, Transmit Data Register  */
#define ASCLIN26_TXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C3550u)

/** \brief F46C3554, Transmit Data Register  */
#define ASCLIN26_TXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C3554u)

/** \brief F46C3558, Transmit Data Register  */
#define ASCLIN26_TXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C3558u)

/** \brief F46C355C, Transmit Data Register  */
#define ASCLIN26_TXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C355Cu)

/** \brief F46C3560, Receive Data Register  */
#define ASCLIN26_RXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C3560u)
/** Alias (User Manual Name) for ASCLIN26_RXDATA0, Base Mirror Register */
#define ASCLIN26_RXDATA (ASCLIN26_RXDATA0)

/** \brief F46C3564, Receive Data Register  */
#define ASCLIN26_RXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C3564u)

/** \brief F46C3568, Receive Data Register  */
#define ASCLIN26_RXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C3568u)

/** \brief F46C356C, Receive Data Register  */
#define ASCLIN26_RXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C356Cu)

/** \brief F46C3570, Receive Data Register  */
#define ASCLIN26_RXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C3570u)

/** \brief F46C3574, Receive Data Register  */
#define ASCLIN26_RXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C3574u)

/** \brief F46C3578, Receive Data Register  */
#define ASCLIN26_RXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C3578u)

/** \brief F46C357C, Receive Data Register  */
#define ASCLIN26_RXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C357Cu)

/** \brief 180, Receive Data Debug Register */
#define ASCLIN26_RXDATAD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATAD*)0xF46C3580u)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Asclin_Registers_Cfg_Asclin27
 * \{  */
/** \brief 0, Clock Control Register */
#define ASCLIN27_CLC /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CLC*)0xF46C3600u)

/** \brief 4, OCDS Control and Status Register */
#define ASCLIN27_OCS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_OCS*)0xF46C3604u)

/** \brief 8, Module Identification Register */
#define ASCLIN27_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ID*)0xF46C3608u)

/** \brief C, Reset Control Register A */
#define ASCLIN27_RST_CTRLA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLA*)0xF46C360Cu)

/** \brief 10, Reset Control Register B */
#define ASCLIN27_RST_CTRLB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_CTRLB*)0xF46C3610u)

/** \brief 14, Reset Status Register */
#define ASCLIN27_RST_STAT /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RST_STAT*)0xF46C3614u)

/** \brief 20, PROT Register Endinit */
#define ASCLIN27_PROTE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C3620u)

/** \brief 24, PROT Register Safe Endinit */
#define ASCLIN27_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_PROT*)0xF46C3624u)

/** \brief 40, Write access enable register A */
#define ASCLIN27_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRA*)0xF46C3640u)

/** \brief 44, Write access enable register B */
#define ASCLIN27_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_WRB_FPI*)0xF46C3644u)

/** \brief 48, Read access enable register A */
#define ASCLIN27_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDA*)0xF46C3648u)

/** \brief 4C, Read access enable register B */
#define ASCLIN27_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_RDB_FPI*)0xF46C364Cu)

/** \brief 50, VM access enable register */
#define ASCLIN27_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_VM*)0xF46C3650u)

/** \brief 54, PRS access enable register */
#define ASCLIN27_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_ACCEN_PRS*)0xF46C3654u)

/** \brief 100, Input and Output Control Register */
#define ASCLIN27_IOCR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_IOCR*)0xF46C3700u)

/** \brief 104, TxFIFO Configuration Register */
#define ASCLIN27_TXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXFIFOCON*)0xF46C3704u)

/** \brief 108, RxFIFO Configuration Register */
#define ASCLIN27_RXFIFOCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXFIFOCON*)0xF46C3708u)

/** \brief 10C, Bit Configuration Register */
#define ASCLIN27_BITCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BITCON*)0xF46C370Cu)

/** \brief 110, Frame Control Register */
#define ASCLIN27_FRAMECON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FRAMECON*)0xF46C3710u)

/** \brief 114, Data Configuration Register */
#define ASCLIN27_DATCON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_DATCON*)0xF46C3714u)

/** \brief 118, Baud Rate Generation Register */
#define ASCLIN27_BRG /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRG*)0xF46C3718u)

/** \brief 11C, Baud Rate Detection Register */
#define ASCLIN27_BRD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_BRD*)0xF46C371Cu)

/** \brief 120, LIN Control Register */
#define ASCLIN27_LIN_CON /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_CON*)0xF46C3720u)
/** Alias (User Manual Name) for ASCLIN27_LIN_CON */
#define ASCLIN27_LINCON (ASCLIN27_LIN_CON)

/** \brief 124, LIN Break Timer Register */
#define ASCLIN27_LIN_BTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_BTIMER*)0xF46C3724u)
/** Alias (User Manual Name) for ASCLIN27_LIN_BTIMER */
#define ASCLIN27_LINBTIMER (ASCLIN27_LIN_BTIMER)

/** \brief 128, LIN Header Timer Register */
#define ASCLIN27_LIN_HTIMER /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_LIN_HTIMER*)0xF46C3728u)
/** Alias (User Manual Name) for ASCLIN27_LIN_HTIMER */
#define ASCLIN27_LINHTIMER (ASCLIN27_LIN_HTIMER)

/** \brief 12C, Flags Register */
#define ASCLIN27_FLAGS /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGS*)0xF46C372Cu)

/** \brief 130, Flags Set Register */
#define ASCLIN27_FLAGSSET /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSSET*)0xF46C3730u)

/** \brief 134, Flags Clear Register */
#define ASCLIN27_FLAGSCLEAR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSCLEAR*)0xF46C3734u)

/** \brief 138, Flags Enable Register */
#define ASCLIN27_FLAGSENABLE /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_FLAGSENABLE*)0xF46C3738u)

/** \brief 13C, Clock Selection Register */
#define ASCLIN27_CSR /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_CSR*)0xF46C373Cu)

/** \brief F46C3740, Transmit Data Register  */
#define ASCLIN27_TXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C3740u)
/** Alias (User Manual Name) for ASCLIN27_TXDATA0, Base Mirror Register */
#define ASCLIN27_TXDATA (ASCLIN27_TXDATA0)

/** \brief F46C3744, Transmit Data Register  */
#define ASCLIN27_TXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C3744u)

/** \brief F46C3748, Transmit Data Register  */
#define ASCLIN27_TXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C3748u)

/** \brief F46C374C, Transmit Data Register  */
#define ASCLIN27_TXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C374Cu)

/** \brief F46C3750, Transmit Data Register  */
#define ASCLIN27_TXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C3750u)

/** \brief F46C3754, Transmit Data Register  */
#define ASCLIN27_TXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C3754u)

/** \brief F46C3758, Transmit Data Register  */
#define ASCLIN27_TXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C3758u)

/** \brief F46C375C, Transmit Data Register  */
#define ASCLIN27_TXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_TXDATA*)0xF46C375Cu)

/** \brief F46C3760, Receive Data Register  */
#define ASCLIN27_RXDATA0 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C3760u)
/** Alias (User Manual Name) for ASCLIN27_RXDATA0, Base Mirror Register */
#define ASCLIN27_RXDATA (ASCLIN27_RXDATA0)

/** \brief F46C3764, Receive Data Register  */
#define ASCLIN27_RXDATA1 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C3764u)

/** \brief F46C3768, Receive Data Register  */
#define ASCLIN27_RXDATA2 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C3768u)

/** \brief F46C376C, Receive Data Register  */
#define ASCLIN27_RXDATA3 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C376Cu)

/** \brief F46C3770, Receive Data Register  */
#define ASCLIN27_RXDATA4 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C3770u)

/** \brief F46C3774, Receive Data Register  */
#define ASCLIN27_RXDATA5 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C3774u)

/** \brief F46C3778, Receive Data Register  */
#define ASCLIN27_RXDATA6 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C3778u)

/** \brief F46C377C, Receive Data Register  */
#define ASCLIN27_RXDATA7 /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATA*)0xF46C377Cu)

/** \brief 180, Receive Data Debug Register */
#define ASCLIN27_RXDATAD /*lint --e(923, 9078)*/ (*(volatile Ifx_ASCLIN_RXDATAD*)0xF46C3780u)


/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXASCLIN_REG_H */
