
---------- Begin Simulation Statistics ----------
final_tick                               216644444000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 140500                       # Simulator instruction rate (inst/s)
host_mem_usage                                 842648                       # Number of bytes of host memory used
host_op_rate                                   243315                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   842.08                       # Real time elapsed on the host
host_tick_rate                              257274118                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   118311303                       # Number of instructions simulated
sim_ops                                     204890154                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.216644                       # Number of seconds simulated
sim_ticks                                216644444000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9271077                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 86                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            506481                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           9471530                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            6443575                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         9271077                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2827502                       # Number of indirect misses.
system.cpu.branchPred.lookups                10457481                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  486361                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       262754                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  45398402                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 38158417                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            506578                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    8022520                       # Number of branches committed
system.cpu.commit.bw_lim_events               7321475                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls         7940342                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        16581660                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            118311303                       # Number of instructions committed
system.cpu.commit.committedOps              204890154                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    214181879                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.956618                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.773719                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    128669436     60.07%     60.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     42809247     19.99%     80.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     16360203      7.64%     87.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     13113500      6.12%     93.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1651124      0.77%     94.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2195909      1.03%     95.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       562735      0.26%     95.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1498250      0.70%     96.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      7321475      3.42%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    214181879                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                   78776666                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               331381                       # Number of function calls committed.
system.cpu.commit.int_insts                 149881378                       # Number of committed integer instructions.
system.cpu.commit.loads                      53767149                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       396158      0.19%      0.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         87749804     42.83%     43.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           41115      0.02%     43.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           555804      0.27%     43.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       20768605     10.14%     53.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     53.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            240      0.00%     53.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       1588000      0.78%     54.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     54.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           55888      0.03%     54.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     54.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           73606      0.04%     54.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         211304      0.10%     54.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     54.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     54.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     54.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     54.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     54.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     54.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd        54100      0.03%     54.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     54.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     54.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt     12727310      6.21%     60.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv        19110      0.01%     60.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.64% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult        58080      0.03%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     60.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        39280189     19.17%     79.84% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       15650535      7.64%     87.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead     14486960      7.07%     94.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite     11173346      5.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         204890154                       # Class of committed instruction
system.cpu.commit.refs                       80591030                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   118311303                       # Number of Instructions Simulated
system.cpu.committedOps                     204890154                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.831139                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.831139                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles             176750106                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              227880570                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  8950534                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  20988596                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 521261                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               9349396                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    55342290                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         17001                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    27284290                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          3002                       # TLB misses on write requests
system.cpu.fetch.Branches                    10457481                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  11837577                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     202739103                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                134199                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                      134538709                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  183                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          628                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          1046                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 1042522                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.048270                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           13297672                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            6929936                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.621012                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          216559893                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.087719                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.593673                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                180829969     83.50%     83.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1189596      0.55%     84.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1521604      0.70%     84.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1788752      0.83%     85.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2094234      0.97%     86.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  3623575      1.67%     88.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1160607      0.54%     88.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  2313734      1.07%     89.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 22037822     10.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            216559893                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  79181800                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 68160554                       # number of floating regfile writes
system.cpu.idleCycles                           84552                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               608046                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  8573422                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.986614                       # Inst execution rate
system.cpu.iew.exec_refs                     82616175                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   27283850                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1897840                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              56414375                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts            8065834                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             21774                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             28109594                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           221471260                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              55332325                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1040238                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             213744399                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1351                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 28152                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 521261                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 29992                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2266                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads         17165565                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         9638                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        18457                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1675                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      2647226                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      1285713                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          18457                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       421177                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         186869                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 178608669                       # num instructions consuming a value
system.cpu.iew.wb_count                     213240340                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.796989                       # average fanout of values written-back
system.cpu.iew.wb_producers                 142349107                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.984287                       # insts written-back per cycle
system.cpu.iew.wb_sent                      213444680                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                270946180                       # number of integer regfile reads
system.cpu.int_regfile_writes               108687358                       # number of integer regfile writes
system.cpu.ipc                               0.546108                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.546108                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            569734      0.27%      0.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              94385491     43.94%     44.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                41743      0.02%     44.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                590093      0.27%     44.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            21390227      9.96%     54.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     54.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1469      0.00%     54.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            1588000      0.74%     55.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     55.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     55.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     55.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     55.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                59952      0.03%     55.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     55.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                79614      0.04%     55.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              216718      0.10%     55.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     55.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     55.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     55.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     55.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     55.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     55.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd           54616      0.03%     55.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     55.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     55.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt        12727752      5.93%     61.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           19221      0.01%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          58432      0.03%     61.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     61.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     61.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     61.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     61.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     61.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     61.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     61.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     61.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     61.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     61.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     61.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             40912958     19.05%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            16190806      7.54%     87.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        14722686      6.85%     94.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite       11175125      5.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              214784637                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                79660620                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads           159318713                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     79422620                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           83669108                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2045607                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009524                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  894107     43.71%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    29      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     56      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      5      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     4      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     43.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1131432     55.31%     99.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 16981      0.83%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2081      0.10%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              912      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              136599890                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          488995837                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    133817720                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         154400926                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  213358282                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 214784637                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded             8112978                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        16581105                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            139776                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         172636                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     26096708                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     216559893                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.991802                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.617650                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           127093279     58.69%     58.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            42034215     19.41%     78.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            13946039      6.44%     84.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11945458      5.52%     90.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             7590580      3.51%     93.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             7670977      3.54%     97.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             4118376      1.90%     99.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1693243      0.78%     99.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              467726      0.22%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       216559893                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.991415                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    11837765                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           346                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads          26097637                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          8530667                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             56414375                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            28109594                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               119029285                       # number of misc regfile reads
system.cpu.misc_regfile_writes               15880143                       # number of misc regfile writes
system.cpu.numCycles                        216644445                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 2019846                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             221548378                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 924534                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 13516383                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                7117631                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  6974                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             549010369                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              225058601                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           244663550                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  25991450                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1250629                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 521261                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              20169973                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 23115172                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          81656888                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        290448018                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles      154340980                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts            8042861                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  60694436                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts        8042972                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    428332218                       # The number of ROB reads
system.cpu.rob.rob_writes                   445344604                       # The number of ROB writes
system.cpu.timesIdled                            9245                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   203                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         16985                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          246                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       307073                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       616132                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 216644444000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6067                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10918                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10918                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6067                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        33970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        33970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  33970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1087040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1087040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1087040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             16985                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   16985    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               16985                       # Request fanout histogram
system.membus.reqLayer2.occupancy            16985000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           89550750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 216644444000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            286962                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       231198                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        63523                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           12349                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            22099                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           22099                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         64491                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       222472                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       192504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       732689                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                925193                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      8192832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     30449216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               38642048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           309062                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000806                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028373                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 308813     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    249      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             309062                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1205574000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         733718994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         193473996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 216644444000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                62769                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               229306                       # number of demand (read+write) hits
system.l2.demand_hits::total                   292075                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               62769                       # number of overall hits
system.l2.overall_hits::.cpu.data              229306                       # number of overall hits
system.l2.overall_hits::total                  292075                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1722                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              15265                       # number of demand (read+write) misses
system.l2.demand_misses::total                  16987                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1722                       # number of overall misses
system.l2.overall_misses::.cpu.data             15265                       # number of overall misses
system.l2.overall_misses::total                 16987                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    169204000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1467717000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1636921000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    169204000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1467717000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1636921000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            64491                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           244571                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               309062                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           64491                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          244571                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              309062                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.026701                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.062415                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.054963                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.026701                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.062415                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.054963                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98260.162602                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 96149.164756                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96363.160064                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98260.162602                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 96149.164756                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96363.160064                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1722                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         15264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             16986                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1722                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        15264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            16986                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    134784000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1162365000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1297149000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    134784000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1162365000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1297149000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.026701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.062411                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.054960                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.026701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.062411                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.054960                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78271.777003                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76150.746855                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76365.771812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78271.777003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76150.746855                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76365.771812                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       231198                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           231198                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       231198                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       231198                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        63523                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            63523                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        63523                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        63523                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             11181                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11181                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10918                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10918                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   1036182000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1036182000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         22099                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             22099                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.494050                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.494050                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 94905.843561                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94905.843561                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10918                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10918                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    817822000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    817822000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.494050                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.494050                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74905.843561                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74905.843561                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          62769                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              62769                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1722                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1722                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    169204000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    169204000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        64491                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          64491                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.026701                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.026701                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98260.162602                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98260.162602                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1722                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1722                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    134784000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    134784000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.026701                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.026701                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78271.777003                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78271.777003                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        218125                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            218125                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4347                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4347                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    431535000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    431535000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       222472                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        222472                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.019540                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.019540                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99271.911663                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99271.911663                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4346                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4346                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    344543000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    344543000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.019535                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.019535                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79278.186838                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79278.186838                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 216644444000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 11942.924908                       # Cycle average of tags in use
system.l2.tags.total_refs                      615884                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     16985                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     36.260465                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1605.244280                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     10337.680628                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.048988                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.315481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.364469                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16985                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          393                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16507                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.518341                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4944073                       # Number of tag accesses
system.l2.tags.data_accesses                  4944073                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 216644444000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         110144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         976896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1087040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       110144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        110144                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           15264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               16985                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            508409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4509213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5017622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       508409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           508409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           508409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4509213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5017622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     15264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               89575                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       16985                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     16985                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    107503500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   84925000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               425972250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      6329.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25079.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    14803                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.15                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 16985                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   14683                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    499.252990                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   287.708305                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   417.613373                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          638     29.35%     29.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          311     14.31%     43.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          143      6.58%     50.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          108      4.97%     55.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           98      4.51%     59.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           51      2.35%     62.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           71      3.27%     65.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           41      1.89%     67.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          713     32.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2174                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1087040                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1087040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         5.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      5.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  216644337000                       # Total gap between requests
system.mem_ctrls.avgGap                   12755038.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       110144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       976896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 508409.068639673991                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4509213.261891913600                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1721                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        15264                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     46455500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    379516750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26993.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24863.52                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    87.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              7225680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              3825360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            59847480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17101128720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3940112460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      79873477440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       100985617140                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        466.135273                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 207613718000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7233980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1796746000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              8353800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4424970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            61425420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17101128720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4113895770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      79727133600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       101016362280                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.277189                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 207230958500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7233980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2179505500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    216644444000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 216644444000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     11761347                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11761347                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     11761347                       # number of overall hits
system.cpu.icache.overall_hits::total        11761347                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        76230                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          76230                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        76230                       # number of overall misses
system.cpu.icache.overall_misses::total         76230                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1958418000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1958418000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1958418000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1958418000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     11837577                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11837577                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     11837577                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11837577                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006440                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006440                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006440                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006440                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 25690.909091                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25690.909091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 25690.909091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25690.909091                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          269                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    67.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        63523                       # number of writebacks
system.cpu.icache.writebacks::total             63523                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        11739                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        11739                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        11739                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        11739                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        64491                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        64491                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        64491                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        64491                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1681388000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1681388000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1681388000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1681388000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005448                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005448                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005448                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005448                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 26071.668915                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 26071.668915                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 26071.668915                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 26071.668915                       # average overall mshr miss latency
system.cpu.icache.replacements                  63523                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     11761347                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11761347                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        76230                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         76230                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1958418000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1958418000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     11837577                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11837577                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006440                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006440                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 25690.909091                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25690.909091                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        11739                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        11739                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        64491                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        64491                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1681388000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1681388000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005448                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005448                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 26071.668915                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 26071.668915                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 216644444000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           952.681141                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11825837                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             64490                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            183.374740                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   952.681141                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.930353                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.930353                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          967                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          836                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.944336                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          23739644                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         23739644                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 216644444000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 216644444000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 216644444000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 216644444000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 216644444000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 216644444000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 216644444000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     64709367                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         64709367                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     64709394                       # number of overall hits
system.cpu.dcache.overall_hits::total        64709394                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       272133                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         272133                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       275606                       # number of overall misses
system.cpu.dcache.overall_misses::total        275606                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8564836996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8564836996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8564836996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8564836996                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     64981500                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     64981500                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     64985000                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     64985000                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004188                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004188                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004241                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004241                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 31472.981946                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31472.981946                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 31076.380761                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31076.380761                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        53863                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           24                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2424                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.220710                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            8                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       231198                       # number of writebacks
system.cpu.dcache.writebacks::total            231198                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        31035                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        31035                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        31035                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        31035                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       241098                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       241098                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       244571                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       244571                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6808580996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6808580996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7030462996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7030462996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003710                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003710                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003763                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003763                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28239.889987                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28239.889987                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28746.102342                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28746.102342                       # average overall mshr miss latency
system.cpu.dcache.replacements                 243547                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37907492                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37907492                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       250024                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        250024                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7182801000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7182801000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     38157516                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     38157516                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006552                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006552                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28728.446069                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28728.446069                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        31025                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        31025                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       218999                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       218999                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5471165000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5471165000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005739                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005739                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24982.602660                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24982.602660                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     26801875                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       26801875                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        22109                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22109                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1382035996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1382035996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     26823984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     26823984                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000824                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000824                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62510.108824                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62510.108824                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           10                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        22099                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        22099                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1337415996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1337415996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000824                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000824                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60519.299335                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60519.299335                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            27                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         3473                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3473                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3500                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3500                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.992286                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.992286                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3473                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3473                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    221882000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    221882000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.992286                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.992286                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 63887.705154                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 63887.705154                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 216644444000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.667535                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            64953965                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            244571                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            265.583266                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.667535                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999675                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999675                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          315                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          350                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         520124571                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        520124571                       # Number of data accesses

---------- End Simulation Statistics   ----------
