
==============================================================
    Jasper Verification Results
==============================================================
    2022.09p001 64 bits for Linux64 3.10.0-1062.1.2.el7.x86_64
    Host Name: icpc
    User Name: master
    Printed on: Wednesday, Jan29, 2025 05:50:05 AM CST
    Working Directory: /home/master/Dataset/fifo_mem


==============================================================
SUMMARY
==============================================================
    Total Tasks           : 1
    Total Properties      : 14
          assumptions     : 0                   
           - approved     : 0                   
           - temporary    : 0                   
          assertions      : 7                   
           - proven       : 0                   ( 0.0% )
           - marked_proven: 0                   ( 0.0% )
           - cex          : 7                   ( 100.0% )
           - ar_cex       : 0                   ( 0.0% )
           - undetermined : 0                   ( 0.0% )
           - unprocessed  : 0                   ( 0.0% )
           - error        : 0                   ( 0.0% )
          covers          : 7                   
           - unreachable  : 0                   ( 0.0% )
           - covered      : 7                   ( 100.0% )
           - ar_covered   : 0                   ( 0.0% )
           - undetermined : 0                   ( 0.0% )
           - unprocessed  : 0                   ( 0.0% )
           - error        : 0                   ( 0.0% )

==============================================================
RESULTS
==============================================================

------------------------------------------------------------------------------------------------------------
       Name                                                |    Result    |  Engine  |  Bound  |  Time    
------------------------------------------------------------------------------------------------------------

---[ <embedded> ]-------------------------------------------------------------------------------------------
[1]   fifo_mem.u_fifo_mem_sva._assert_1                         cex             N             1    0.001 s      
[2]   fifo_mem.u_fifo_mem_sva._assert_1:precondition1           covered         N             1    0.001 s      
[3]   fifo_mem.u_fifo_mem_sva._assert_2                         cex             N             1    0.000 s      
[4]   fifo_mem.u_fifo_mem_sva._assert_2:precondition1           covered         N             1    0.000 s      
[5]   fifo_mem.u_fifo_mem_sva._assert_3                         cex             PRE           1    0.000 s      
[6]   fifo_mem.u_fifo_mem_sva._assert_3:precondition1           covered         PRE           1    0.000 s      
[7]   fifo_mem.u_fifo_mem_sva._assert_4                         cex             PRE           1    0.000 s      
[8]   fifo_mem.u_fifo_mem_sva._assert_4:precondition1           covered         PRE           1    0.000 s      
[9]   fifo_mem.u_fifo_mem_sva._assert_5                         cex             PRE           1    0.000 s      
[10]  fifo_mem.u_fifo_mem_sva._assert_5:precondition1           covered         PRE           1    0.000 s      
[11]  fifo_mem.u_fifo_mem_sva._assert_6                         cex             N             1    0.000 s      
[12]  fifo_mem.u_fifo_mem_sva._assert_6:precondition1           covered         PRE           1    0.000 s      
[13]  fifo_mem.u_fifo_mem_sva._assert_7                         cex             N             1    0.001 s      
[14]  fifo_mem.u_fifo_mem_sva._assert_7:precondition1           covered         N             1    0.001 s      
