<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="I2C_Emulation_Via_Serial.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="i2c_via_uart_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="i2c_via_uart_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="i2c_via_uart_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="i2c_via_uart_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1526909537" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1526909537">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1527260877" xil_pn:in_ck="1911475677917863526" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1527260877">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../I2C_bus/falling_edge_det.vhd"/>
      <outfile xil_pn:name="../I2C_bus/i2c_bus.vhd"/>
      <outfile xil_pn:name="../I2C_bus/i2c_bus_components.vhd"/>
      <outfile xil_pn:name="../I2C_bus/i2c_clk_freq_div.vhd"/>
      <outfile xil_pn:name="../I2C_bus/i2c_slave.vhd"/>
      <outfile xil_pn:name="../I2C_bus/reg.vhd"/>
      <outfile xil_pn:name="../I2C_bus/rising_edge_det.vhd"/>
      <outfile xil_pn:name="../I2C_bus/scl_gen.vhd"/>
      <outfile xil_pn:name="../I2C_bus/slave_reg.vhd"/>
      <outfile xil_pn:name="../I2C_bus/uart_i2c_master.vhd"/>
      <outfile xil_pn:name="../UART_communication/baud_freq_div.vhd"/>
      <outfile xil_pn:name="../UART_communication/fifo.vhd"/>
      <outfile xil_pn:name="../UART_communication/reciver.vhd"/>
      <outfile xil_pn:name="../UART_communication/transmitter.vhd"/>
      <outfile xil_pn:name="../UART_communication/uart.vhd"/>
      <outfile xil_pn:name="../UART_communication/uart_components.vhd"/>
      <outfile xil_pn:name="i2c_via_uart.vhd"/>
      <outfile xil_pn:name="i2c_via_uart_components.vhd"/>
      <outfile xil_pn:name="i2c_via_uart_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1526910669" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1792544343351763357" xil_pn:start_ts="1526910669">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526910669" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3465809327868975329" xil_pn:start_ts="1526910669">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526909537" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2037262429932339318" xil_pn:start_ts="1526909537">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1527240614" xil_pn:in_ck="1911475677917863526" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1527240614">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../I2C_bus/falling_edge_det.vhd"/>
      <outfile xil_pn:name="../I2C_bus/i2c_bus.vhd"/>
      <outfile xil_pn:name="../I2C_bus/i2c_bus_components.vhd"/>
      <outfile xil_pn:name="../I2C_bus/i2c_clk_freq_div.vhd"/>
      <outfile xil_pn:name="../I2C_bus/i2c_slave.vhd"/>
      <outfile xil_pn:name="../I2C_bus/reg.vhd"/>
      <outfile xil_pn:name="../I2C_bus/rising_edge_det.vhd"/>
      <outfile xil_pn:name="../I2C_bus/scl_gen.vhd"/>
      <outfile xil_pn:name="../I2C_bus/slave_reg.vhd"/>
      <outfile xil_pn:name="../I2C_bus/uart_i2c_master.vhd"/>
      <outfile xil_pn:name="../UART_communication/baud_freq_div.vhd"/>
      <outfile xil_pn:name="../UART_communication/fifo.vhd"/>
      <outfile xil_pn:name="../UART_communication/reciver.vhd"/>
      <outfile xil_pn:name="../UART_communication/transmitter.vhd"/>
      <outfile xil_pn:name="../UART_communication/uart.vhd"/>
      <outfile xil_pn:name="../UART_communication/uart_components.vhd"/>
      <outfile xil_pn:name="i2c_via_uart.vhd"/>
      <outfile xil_pn:name="i2c_via_uart_components.vhd"/>
      <outfile xil_pn:name="i2c_via_uart_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1527240615" xil_pn:in_ck="1911475677917863526" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3824446444053875962" xil_pn:start_ts="1527240614">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="i2c_via_uart_tb_beh.prj"/>
      <outfile xil_pn:name="i2c_via_uart_tb_isim_beh.exe"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1527240615" xil_pn:in_ck="-5235602520020615140" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2787102694732744813" xil_pn:start_ts="1527240615">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="i2c_via_uart_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
