// Seed: 3540903960
module module_0 (
    id_1,
    id_2,
    id_3
);
  output tri id_3;
  input wire id_2;
  assign module_1.id_5 = 0;
  output wire id_1;
  assign id_3 = -1 == id_2;
endmodule
module module_1 #(
    parameter id_1  = 32'd11,
    parameter id_10 = 32'd85,
    parameter id_2  = 32'd86,
    parameter id_4  = 32'd85,
    parameter id_8  = 32'd30
) (
    input wor id_0,
    input tri1 _id_1,
    input tri1 _id_2,
    input supply0 id_3,
    inout supply0 _id_4,
    input supply0 id_5,
    input wor id_6
);
  wire _id_8;
  wire id_9;
  logic [1 : 1  -  -1 'h0] _id_10;
  assign id_9 = 1'b0;
  assign id_9 = id_4;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9
  );
  logic [1 : -1] id_11, id_12;
  struct packed {
    id_13 id_14;
    logic [id_10 : id_4] id_15;
  } [id_1  -  {  -1 'b0 {  id_2  }  } : id_8  -  id_1] id_16;
  ;
  logic id_17;
endmodule
