{"vcs1":{"timestamp_begin":1734592192.740255673, "rt":12.44, "ut":0.87, "st":0.22}}
{"vcselab":{"timestamp_begin":1734592205.268046995, "rt":9.01, "ut":0.30, "st":0.14}}
{"link":{"timestamp_begin":1734592214.358016330, "rt":0.26, "ut":0.14, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1734592192.111597248}
{"VCS_COMP_START_TIME": 1734592192.111597248}
{"VCS_COMP_END_TIME": 1734592222.695090070}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 332392}}
{"stitch_vcselab": {"peak_mem": 223376}}
