/*
   +----------------------------------------------------------------------+
   | HipHop for PHP                                                       |
   +----------------------------------------------------------------------+
   | Copyright (c) 2010- Facebook, Inc. (http://www.facebook.com)         |
   +----------------------------------------------------------------------+
   | This source file is subject to version 3.01 of the PHP license,      |
   | that is bundled with this package in the file LICENSE, and is        |
   | available through the world-wide-web at the following url:           |
   | http://www.php.net/license/3_01.txt                                  |
   | If you did not receive a copy of the PHP license and are unable to   |
   | obtain it through the world-wide-web, please send a note to          |
   | license@php.net so we can mail you a copy immediately.               |
   +----------------------------------------------------------------------+
*/
#ifndef incl_REG_ALLOC_H_
#define incl_REG_ALLOC_H_

#include "util/trace.h"
#include "util/bitops.h"
#include "translator.h"
#include "asm-x64.h"

namespace HPHP { namespace VM { namespace Transl {

using HPHP::x64::register_name_t;

// Assumption: the set interfaces are limited to the first 64 registers.
static const int kMaxRegs = 64;

/*
 * We take a "virtual memory" approach to register allocation. The virtual
 * registers are PHP Location's, and the physical registers are
 * an opaque collection of integers that presumably map to machine regs.
 * We assume that the machine has enough physical registers to get through
 * a single normalized instruction with all inputs and outputs in
 * registers.
 *
 * By analogy with page replacement, we do LRU to replace physical
 * registers. While this is an imperfect analogy, it provides constant
 * overheads per register, and a guarantee that any runnable code will
 * actually be able to allocate registers.
 */
typedef register_name_t PhysReg;
static const PhysReg InvalidReg = x64::reg::noreg;

class RegSet {
  uint64_t m_bits;
  RegSet operator=(int rhs) {
    ASSERT(false);
    return *this;
  }

 public:
  RegSet() : m_bits(0) { }
  explicit RegSet(PhysReg pr) : m_bits(1 << int(pr)) { }

  // union
  RegSet operator| (const RegSet& rhs) const {
    RegSet retval;
    retval.m_bits = m_bits | rhs.m_bits;
    return retval;
  }

  RegSet operator|= (const RegSet& rhs) {
    m_bits |= rhs.m_bits;
    return *this;
  }

  // Equality
  bool operator== (const RegSet& rhs) {
    return m_bits == rhs.m_bits;
  }

  // Difference
  RegSet operator-(const RegSet& rhs) const {
    RegSet retval;
    retval.m_bits = m_bits & ~rhs.m_bits;
    return retval;
  }

  void clear() {
    m_bits = 0;
  }

  int size() const {
    return __builtin_popcount(m_bits);
  }

  RegSet remove(PhysReg pr) {
    m_bits = m_bits & ~(1 << int(pr));
    return *this;
  }

  bool contains(PhysReg pr) const {
    return bool(m_bits & (1 << int(pr)));
  }

  // For iterating over present registers, e.g.:
  //   while (regSet.findFirst(reg)) {
  //     regSet.remove(reg);
  //     foo(reg);
  //   }
  bool findFirst(PhysReg& reg) {
    uint64_t out;
    bool retval = ffs64(m_bits, out);
    reg = PhysReg(out);
    ASSERT(!retval || (int(reg) >= 0 && int(reg) < 64));
    return retval;
  }

  bool findLast(PhysReg& reg) {
    uint64_t out;
    bool retval = fls64(m_bits, out);
    reg = PhysReg(out);
    ASSERT(!retval || (int(reg) >= 0 && int(reg) < 64));
    return retval;
  }
};

struct RegContent {
  enum Kind {
    Invalid,
    Loc,
    Int
  }        m_kind;
  int64    m_int;
  Location m_loc;

  RegContent(const Location &loc, int64 intval = 0)
      : m_kind(Loc), m_int(intval), m_loc(loc) { }

  RegContent(int64 _m_int) : m_kind(Int), m_int(_m_int), m_loc(Location()) { }

  RegContent() : m_kind(Invalid), m_int(0), m_loc(Location()) { }

  bool isInt() const {
    return m_kind == Int;
  }

  bool isLoc() const {
    return m_kind == Loc;
  }

  bool isValid() const {
    return m_kind == Int || m_kind == Loc;
  }

  bool isInvalid() const {
    return !isValid();
  }

  int cmp(const RegContent &other) const {
    if (m_kind != other.m_kind) {
      return m_kind - other.m_kind;
    }
    if (m_kind == Int) {
      if (m_int == other.m_int) {
        return 0;
      }
      return m_int > other.m_int ? 1 : -1;
    }
    ASSERT(m_kind == Loc);
    return m_loc.cmp(other.m_loc);
  }

  bool operator==(const RegContent &other) const {
    return cmp(other) == 0;
  }

  bool operator!=(const RegContent &other) const {
    return cmp(other) != 0;
  }

  const char *kindStr() const {
    switch (m_kind) {
      case Int : return "Int";
      case Loc : return "Loc";
      default  : return "Invalid";
    }
  }

  std::string pretty() const {
    char  buf[256];
    char  val[256] = "";
    switch (m_kind) {
      case Int : sprintf(val, "0x%llx", m_int); break;
      case Loc : sprintf(val, "%s", m_loc.pretty().data()); break;
      default  : break;
    }
    sprintf(buf, "(RegContent %s %s)", kindStr(), val);
    return std::string(buf);
  }

  // Hash function
  size_t operator()(const RegContent& cont) const {
    return HPHP::hash_int64_pair(
      cont.m_kind, cont.isInt() ? cont.m_int : cont.m_loc(cont.m_loc));
  }

};

/*
 * In the virtual memory analogy, a RegInfo is the PTE: it contains
 * the v2p mapping and dirty bit.
 */
struct RegInfo {
#define REGSTATES \
  REGSTATE(INVALID) \
  REGSTATE(FREE) REGSTATE(CLEAN) REGSTATE(SCRATCH) REGSTATE(DIRTY)
  enum State {
#define REGSTATE(x) x,
    // Order is meaningful here; we use <, > to test "strength" of state
    REGSTATES
#undef REGSTATE
  };
  RegContent m_cont;
  uint64     m_epoch;
  PhysReg    m_pReg;
  State      m_state;
  DataType   m_type;

  std::string pretty() const {
    const char* names[] = {
#define REGSTATE(x) #x,
      REGSTATES
#undef REGSTATE
    };
    char buf[1024];
    sprintf(buf, "Reg:%02d:%s:Type:%d", m_pReg, names[m_state], m_type);
    return Trace::prettyNode(buf, m_cont);
  }
  RegInfo() : m_cont(), m_state(FREE) { }
#undef REGSTATES
};

/**
 * SpillFill -- machine-specific details about how to spill and fill
 * registers in given virtual location. Should probably be a template
 * parameter, but I'd like to not waste my short remaining years of health
 * recompiling.
 */
class SpillFill {
 public:
  virtual ~SpillFill() { }
  virtual void spill(const Location& loc, DataType t, PhysReg reg,
                     bool writeType) = 0;
  virtual void fill(const Location& loc, PhysReg reg) = 0;
  virtual void fillByMov(PhysReg src, PhysReg dst) = 0;
  virtual void loadImm(int64 immVal, PhysReg reg) = 0;
  virtual void poison(PhysReg reg) = 0;
};

class LazyScratchReg;

class RegAlloc {
  // We copy this structure a lot: every time we encounter a physical branch in
  // translation, for instance. So we've chosen a position-independent, flat encoding,
  // that can be copied bitwise.

  // RegInfo: indexed by PhysReg.
  RegInfo         m_info[kMaxRegs];

  // Secondary indices on m_info.
  RegSet          m_callerSaved;      // Good short-lived regs
  RegSet          m_calleeSaved;      // Good long-lived regs
  int             m_numRegs;          // Number of real registers, <= kMaxRegs
  RegSet          m_allRegs;
  PhysReg         m_lru[kMaxRegs];    // lru order over registers
  typedef hphp_hash_map<RegContent, PhysReg, RegContent> ContToRegMap;
  ContToRegMap    m_contToRegMap;     // Content -> PhysReg
  SpillFill*      m_spf;
  mutable int     m_freezeCount;      // support immutability
  uint64          m_epoch;

  RegInfo* alloc(const Location& loc, DataType t, RegInfo::State state,
                 bool needsFill, int64 immVal = 0, PhysReg target = InvalidReg);
  RegInfo* findFreeReg(const Location& loc);
  void assignRegInfo(RegInfo *regInfo, const RegContent &cont,
                     RegInfo::State state, DataType type);
  void stateTransition(RegInfo* r, RegInfo::State to);

  static bool isValidReg(PhysReg pr) {
    return int(pr) >= 0 && int(pr) < kMaxRegs;
  }

  // lru operations are O(numRegs), but numRegs is small.
  void lruFront(RegInfo *r);
  void lruBack(RegInfo* r);
  RegInfo *physRegToInfo(PhysReg pr) const;
  void freeRegInfo(RegInfo* ri);

  void spill(RegInfo *toSpill);
  void trace();
  void verify();
  void smashRegImpl(RegInfo *r);
  void reconcileOne(RegInfo* r, RegAlloc* branchRA, PhysReg branchPR);

 public:
  RegAlloc(const RegAlloc& rhs) {
    *this = rhs; // operator= invocation
  }
  // allocReg: allocate a single operand
  PhysReg allocReg(const Location& loc, DataType t, RegInfo::State state) {
    RegInfo* ri = alloc(loc, t, state, state == RegInfo::CLEAN);
    return ri->m_pReg;
  }

  const RegInfo* getInfo(PhysReg pr) const {
    return physRegToInfo(pr);
  }
  bool regIsDirty(PhysReg pr) const {
    return getInfo(pr)->m_state == RegInfo::DIRTY;
  }
  bool regIsClean(PhysReg pr) const {
    return getInfo(pr)->m_state == RegInfo::CLEAN;
  }
  bool regIsFree(PhysReg pr) const {
    return getInfo(pr)->m_state == RegInfo::FREE;
  }

  // allocInputRegs: given an instruction, find/fill its inputs.
  void allocInputReg(const NormalizedInstruction& ni, int index,
                     PhysReg target = InvalidReg);
  void allocInputRegs(const NormalizedInstruction& ni);
  // allocOutputRegs: destructively mark output registers. Should only
  // be done when we know that the code we're emitting will drive valid
  // values into these outputs.
  void allocOutputRegs(const NormalizedInstruction& ni);

  PhysReg allocScratchReg();
  void freeScratchReg(PhysReg r);
  void bind(PhysReg reg, const Location& loc, DataType t, RegInfo::State state);
  void bindScratch(LazyScratchReg& reg, const Location& loc, DataType t,
                   RegInfo::State state);
  void markAsClean(const Location& loc);
  void invalidate(const Location& loc);
  void invalidateLocals(int first, int last);

  bool hasReg(const Location &loc) const;
  RegSet getRegsLike(RegInfo::State state) const;
  PhysReg getReg(const Location &loc) const;

  /*
   * Returns a PhysReg containing the given immediate value (immVal),
   * or InvalidReg if this could not be accomplished.
   *
   * If a physical register already contains `immVal', this function
   * returns it.  Otherwise, if `allowAllocate' is true and this
   * register allocator is not frozen, a free register, if available,
   * will be allocated and set to this value.
   *
   * Otherwise InvalidReg is returned.
   */
  PhysReg getImmReg(int64 immVal, bool allowAllocate = true);

  void cleanAll();
  void cleanReg(PhysReg reg);
  void cleanRegs(RegSet regsToPurge);
  void cleanLoc(const Location& loc);
  void cleanLocals();
  void smashRegs(RegSet smashedRegs);
  void killImms(RegSet imms);
  void smashReg(PhysReg pr);
  void reset();
  RegAlloc(RegSet callerSaved, RegSet calleeSaved, SpillFill* spf);
  void scrubStackEntries(int firstUnreachable);
  void scrubStackRange(int firstToDiscard, int lastToDiscard);
  void swapRegisters(PhysReg r1, PhysReg r2);

  /*
   * Emit spills and fills in order to bring the `branch' state into
   * the state of *this.
   *
   * This reconcile method is not symmetric: it will only emit
   * spills/fills to the branch.  In particular, this means that
   * whatever is happening on the other side of branch.m_spf-> needs
   * to be aware of the branch register state.  Specifically: this
   * means tx64->m_regMap must be the *branch* register map during
   * reconciliation, because spill() may try to use/load immediate
   * registers.
   */
  void reconcile(RegAlloc& branch);

  void freeze() const  { m_freezeCount++; }
  void defrost() const { m_freezeCount--; ASSERT(m_freezeCount >= 0); }
  bool frozen() const  { return m_freezeCount > 0; }

  void bumpEpoch() { m_epoch++; }
};

// RAII ScratchReg holder:
//   LazyScratchReg r(m_regMap);
//   ...
//   r.alloc();
//   ... neg_reg64(*r);
//
//   ScratchReg r(m_regMap);
//   .. neg_reg64(*r);
class LazyScratchReg {
 protected:
  RegAlloc& m_regMap;
  PhysReg m_reg;
 public:
  LazyScratchReg(RegAlloc& regMap);
  ~LazyScratchReg();

  bool isAllocated() const { return m_reg != x64::reg::noreg; }

  void alloc();
  PhysReg operator*() const;
};

class ScratchReg : public LazyScratchReg {
 public:
  ScratchReg(RegAlloc& regMap);
  // Use this constructor to reserve an already-selected register, which
  // must be free.
  ScratchReg(RegAlloc& regMap, PhysReg pr);
};

} } } // HPHP::VM::Transl

#endif /* incl_REG_ALLOC_H_ */
