{"Source Block": ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@168:178@HdlIdDef", "wire                     tx_fifo_axis_tready;\nwire                     tx_fifo_axis_tlast;\nwire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;\n\nwire [DATA_WIDTH-1:0]    tx_axis_tdata_int;\nwire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;\nwire                     tx_axis_tvalid_int;\nwire                     tx_axis_tready_int;\nwire                     tx_axis_tlast_int;\nwire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;\n\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@172:182", "wire [DATA_WIDTH-1:0]    tx_axis_tdata_int;\nwire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;\nwire                     tx_axis_tvalid_int;\nwire                     tx_axis_tready_int;\nwire                     tx_axis_tlast_int;\nwire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;\n\nwire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;\nwire                     rx_fifo_axis_tvalid;\nwire                     rx_fifo_axis_tlast;\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@160:170", "wire                     tx_axis_tvalid_int;\nwire                     tx_axis_tready_int;\nwire                     tx_axis_tlast_int;\nwire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;\n\nwire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;\nwire                     rx_fifo_axis_tvalid;\nwire                     rx_fifo_axis_tlast;\nwire [RX_USER_WIDTH-1:0] rx_fifo_axis_tuser;\n\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@157:167", "\nwire [DATA_WIDTH-1:0]    tx_axis_tdata_int;\nwire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;\nwire                     tx_axis_tvalid_int;\nwire                     tx_axis_tready_int;\nwire                     tx_axis_tlast_int;\nwire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;\n\nwire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;\nwire                     rx_fifo_axis_tvalid;\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@175:185", "wire                     tx_axis_tready_int;\nwire                     tx_axis_tlast_int;\nwire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;\n\nwire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;\nwire                     rx_fifo_axis_tvalid;\nwire                     rx_fifo_axis_tlast;\nwire [RX_USER_WIDTH-1:0] rx_fifo_axis_tuser;\n\nwire [RX_USER_WIDTH-1:0] rx_axis_tuser_int;\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@153:163", "wire                     tx_fifo_axis_tvalid;\nwire                     tx_fifo_axis_tready;\nwire                     tx_fifo_axis_tlast;\nwire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;\n\nwire [DATA_WIDTH-1:0]    tx_axis_tdata_int;\nwire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;\nwire                     tx_axis_tvalid_int;\nwire                     tx_axis_tready_int;\nwire                     tx_axis_tlast_int;\nwire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@174:184", "wire                     tx_axis_tvalid_int;\nwire                     tx_axis_tready_int;\nwire                     tx_axis_tlast_int;\nwire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;\n\nwire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;\nwire                     rx_fifo_axis_tvalid;\nwire                     rx_fifo_axis_tlast;\nwire [RX_USER_WIDTH-1:0] rx_fifo_axis_tuser;\n\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@161:171", "wire                     tx_axis_tready_int;\nwire                     tx_axis_tlast_int;\nwire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;\n\nwire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;\nwire                     rx_fifo_axis_tvalid;\nwire                     rx_fifo_axis_tlast;\nwire [RX_USER_WIDTH-1:0] rx_fifo_axis_tuser;\n\nwire [RX_USER_WIDTH-1:0] rx_axis_tuser_int;\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@164:174", "\nwire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;\nwire                     tx_fifo_axis_tvalid;\nwire                     tx_fifo_axis_tready;\nwire                     tx_fifo_axis_tlast;\nwire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;\n\nwire [DATA_WIDTH-1:0]    tx_axis_tdata_int;\nwire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;\nwire                     tx_axis_tvalid_int;\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@165:175", "wire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;\nwire                     tx_fifo_axis_tvalid;\nwire                     tx_fifo_axis_tready;\nwire                     tx_fifo_axis_tlast;\nwire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;\n\nwire [DATA_WIDTH-1:0]    tx_axis_tdata_int;\nwire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;\nwire                     tx_axis_tvalid_int;\nwire                     tx_axis_tready_int;\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@151:161", "wire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;\nwire                     tx_fifo_axis_tvalid;\nwire                     tx_fifo_axis_tready;\nwire                     tx_fifo_axis_tlast;\nwire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;\n\nwire [DATA_WIDTH-1:0]    tx_axis_tdata_int;\nwire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;\nwire                     tx_axis_tvalid_int;\nwire                     tx_axis_tready_int;\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@149:159", "localparam RX_USER_WIDTH = (RX_PTP_TS_ENABLE ? PTP_TS_WIDTH : 0) + 1;\n\nwire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;\nwire                     tx_fifo_axis_tvalid;\nwire                     tx_fifo_axis_tready;\nwire                     tx_fifo_axis_tlast;\nwire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;\n\nwire [DATA_WIDTH-1:0]    tx_axis_tdata_int;\nwire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@167:177", "wire                     tx_fifo_axis_tvalid;\nwire                     tx_fifo_axis_tready;\nwire                     tx_fifo_axis_tlast;\nwire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;\n\nwire [DATA_WIDTH-1:0]    tx_axis_tdata_int;\nwire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;\nwire                     tx_axis_tvalid_int;\nwire                     tx_axis_tready_int;\nwire                     tx_axis_tlast_int;\nwire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@158:168", "wire [DATA_WIDTH-1:0]    tx_axis_tdata_int;\nwire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;\nwire                     tx_axis_tvalid_int;\nwire                     tx_axis_tready_int;\nwire                     tx_axis_tlast_int;\nwire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;\n\nwire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;\nwire                     rx_fifo_axis_tvalid;\nwire                     rx_fifo_axis_tlast;\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@150:160", "\nwire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;\nwire                     tx_fifo_axis_tvalid;\nwire                     tx_fifo_axis_tready;\nwire                     tx_fifo_axis_tlast;\nwire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;\n\nwire [DATA_WIDTH-1:0]    tx_axis_tdata_int;\nwire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;\nwire                     tx_axis_tvalid_int;\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@169:179", "wire                     tx_fifo_axis_tlast;\nwire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;\n\nwire [DATA_WIDTH-1:0]    tx_axis_tdata_int;\nwire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;\nwire                     tx_axis_tvalid_int;\nwire                     tx_axis_tready_int;\nwire                     tx_axis_tlast_int;\nwire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;\n\nwire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@170:180", "wire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;\n\nwire [DATA_WIDTH-1:0]    tx_axis_tdata_int;\nwire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;\nwire                     tx_axis_tvalid_int;\nwire                     tx_axis_tready_int;\nwire                     tx_axis_tlast_int;\nwire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;\n\nwire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@154:164", "wire                     tx_fifo_axis_tready;\nwire                     tx_fifo_axis_tlast;\nwire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;\n\nwire [DATA_WIDTH-1:0]    tx_axis_tdata_int;\nwire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;\nwire                     tx_axis_tvalid_int;\nwire                     tx_axis_tready_int;\nwire                     tx_axis_tlast_int;\nwire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;\n\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@163:173", "localparam RX_USER_WIDTH = (RX_PTP_TS_ENABLE ? PTP_TS_WIDTH : 0) + 1;\n\nwire [DATA_WIDTH-1:0]    tx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    tx_fifo_axis_tkeep;\nwire                     tx_fifo_axis_tvalid;\nwire                     tx_fifo_axis_tready;\nwire                     tx_fifo_axis_tlast;\nwire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;\n\nwire [DATA_WIDTH-1:0]    tx_axis_tdata_int;\nwire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@155:165", "wire                     tx_fifo_axis_tlast;\nwire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;\n\nwire [DATA_WIDTH-1:0]    tx_axis_tdata_int;\nwire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;\nwire                     tx_axis_tvalid_int;\nwire                     tx_axis_tready_int;\nwire                     tx_axis_tlast_int;\nwire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;\n\nwire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@156:166", "wire [TX_USER_WIDTH-1:0] tx_fifo_axis_tuser;\n\nwire [DATA_WIDTH-1:0]    tx_axis_tdata_int;\nwire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;\nwire                     tx_axis_tvalid_int;\nwire                     tx_axis_tready_int;\nwire                     tx_axis_tlast_int;\nwire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;\n\nwire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@171:181", "\nwire [DATA_WIDTH-1:0]    tx_axis_tdata_int;\nwire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;\nwire                     tx_axis_tvalid_int;\nwire                     tx_axis_tready_int;\nwire                     tx_axis_tlast_int;\nwire [TX_USER_WIDTH-1:0] tx_axis_tuser_int;\n\nwire [DATA_WIDTH-1:0]    rx_fifo_axis_tdata;\nwire [KEEP_WIDTH-1:0]    rx_fifo_axis_tkeep;\nwire                     rx_fifo_axis_tvalid;\n"]], "Diff Content": {"Delete": [[173, "wire [KEEP_WIDTH-1:0]    tx_axis_tkeep_int;\n"]], "Add": []}}