# SDRAM-Controller
Verilog Design and testbenches for SDRAM Controller for SDR Memory was written 

Basic Features - 

A. 1048576 words x 4 banks x 16 bits organization, 
B. Burst read,single write operation, 
C. CAS latency: 2 and 3, 
D. Burst Length: 1, 2, 4, 8, 
E. Sequential and Inter leave burst, 
F. Byte data controlled by DQMs (UDQM & LDQM), 
G. Power-down Mode, 
H. Auto-precharge and controlled precharge,
I. 4K refresh cycles/64 mS

