	Top level design units:
		$unit_0x118ace63
		tb_top
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
        .count(i_intf.count)
             |
ncelab: *E,ICDDIV (./test2.sv,218|13): Illegal combination of driver and declaration initializer to variable count detected (declaration initializer found in initializer at line 45 in file ./test2.sv).
irun: *E,ELBERR: Error during elaboration (status 1), exiting.

