Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon May 13 14:32:25 2019
| Host         : ELECTRO-09 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: Clock_Divider/temp_clk_1_reg/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: Clock_Divider/temp_clk_2_reg/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Debounce/butt_signal_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 84 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.780        0.000                      0                  171        0.093        0.000                      0                  171        4.500        0.000                       0                    88  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.780        0.000                      0                  171        0.093        0.000                      0                  171        4.500        0.000                       0                    88  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.780ns  (required time - arrival time)
  Source:                 Clock_Divider/clk_ctr_1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.535ns (18.810%)  route 2.309ns (81.190%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 13.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.299     4.230    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Clock_Divider/clk_ctr_1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.341     4.571 f  Clock_Divider/clk_ctr_1_reg[18]/Q
                         net (fo=2, routed)           0.978     5.548    Clock_Divider/clk_ctr_1_reg[18]
    SLICE_X5Y100         LUT6 (Prop_lut6_I1_O)        0.097     5.645 r  Clock_Divider/clk_ctr_1[0]_i_3/O
                         net (fo=2, routed)           0.753     6.399    Clock_Divider/clk_ctr_1[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.097     6.496 r  Clock_Divider/clk_ctr_1[0]_i_1/O
                         net (fo=28, routed)          0.578     7.074    Clock_Divider/clear
    SLICE_X4Y102         FDRE                                         r  Clock_Divider/clk_ctr_1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.196    13.974    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  Clock_Divider/clk_ctr_1_reg[24]/C
                         clock pessimism              0.230    14.204    
                         clock uncertainty           -0.035    14.169    
    SLICE_X4Y102         FDRE (Setup_fdre_C_R)       -0.314    13.855    Clock_Divider/clk_ctr_1_reg[24]
  -------------------------------------------------------------------
                         required time                         13.855    
                         arrival time                          -7.074    
  -------------------------------------------------------------------
                         slack                                  6.780    

Slack (MET) :             6.780ns  (required time - arrival time)
  Source:                 Clock_Divider/clk_ctr_1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.535ns (18.810%)  route 2.309ns (81.190%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 13.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.299     4.230    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Clock_Divider/clk_ctr_1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.341     4.571 f  Clock_Divider/clk_ctr_1_reg[18]/Q
                         net (fo=2, routed)           0.978     5.548    Clock_Divider/clk_ctr_1_reg[18]
    SLICE_X5Y100         LUT6 (Prop_lut6_I1_O)        0.097     5.645 r  Clock_Divider/clk_ctr_1[0]_i_3/O
                         net (fo=2, routed)           0.753     6.399    Clock_Divider/clk_ctr_1[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.097     6.496 r  Clock_Divider/clk_ctr_1[0]_i_1/O
                         net (fo=28, routed)          0.578     7.074    Clock_Divider/clear
    SLICE_X4Y102         FDRE                                         r  Clock_Divider/clk_ctr_1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.196    13.974    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  Clock_Divider/clk_ctr_1_reg[25]/C
                         clock pessimism              0.230    14.204    
                         clock uncertainty           -0.035    14.169    
    SLICE_X4Y102         FDRE (Setup_fdre_C_R)       -0.314    13.855    Clock_Divider/clk_ctr_1_reg[25]
  -------------------------------------------------------------------
                         required time                         13.855    
                         arrival time                          -7.074    
  -------------------------------------------------------------------
                         slack                                  6.780    

Slack (MET) :             6.780ns  (required time - arrival time)
  Source:                 Clock_Divider/clk_ctr_1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_1_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.535ns (18.810%)  route 2.309ns (81.190%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 13.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.299     4.230    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Clock_Divider/clk_ctr_1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.341     4.571 f  Clock_Divider/clk_ctr_1_reg[18]/Q
                         net (fo=2, routed)           0.978     5.548    Clock_Divider/clk_ctr_1_reg[18]
    SLICE_X5Y100         LUT6 (Prop_lut6_I1_O)        0.097     5.645 r  Clock_Divider/clk_ctr_1[0]_i_3/O
                         net (fo=2, routed)           0.753     6.399    Clock_Divider/clk_ctr_1[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.097     6.496 r  Clock_Divider/clk_ctr_1[0]_i_1/O
                         net (fo=28, routed)          0.578     7.074    Clock_Divider/clear
    SLICE_X4Y102         FDRE                                         r  Clock_Divider/clk_ctr_1_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.196    13.974    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  Clock_Divider/clk_ctr_1_reg[26]/C
                         clock pessimism              0.230    14.204    
                         clock uncertainty           -0.035    14.169    
    SLICE_X4Y102         FDRE (Setup_fdre_C_R)       -0.314    13.855    Clock_Divider/clk_ctr_1_reg[26]
  -------------------------------------------------------------------
                         required time                         13.855    
                         arrival time                          -7.074    
  -------------------------------------------------------------------
                         slack                                  6.780    

Slack (MET) :             6.780ns  (required time - arrival time)
  Source:                 Clock_Divider/clk_ctr_1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_1_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 0.535ns (18.810%)  route 2.309ns (81.190%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 13.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.299     4.230    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Clock_Divider/clk_ctr_1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.341     4.571 f  Clock_Divider/clk_ctr_1_reg[18]/Q
                         net (fo=2, routed)           0.978     5.548    Clock_Divider/clk_ctr_1_reg[18]
    SLICE_X5Y100         LUT6 (Prop_lut6_I1_O)        0.097     5.645 r  Clock_Divider/clk_ctr_1[0]_i_3/O
                         net (fo=2, routed)           0.753     6.399    Clock_Divider/clk_ctr_1[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.097     6.496 r  Clock_Divider/clk_ctr_1[0]_i_1/O
                         net (fo=28, routed)          0.578     7.074    Clock_Divider/clear
    SLICE_X4Y102         FDRE                                         r  Clock_Divider/clk_ctr_1_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.196    13.974    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  Clock_Divider/clk_ctr_1_reg[27]/C
                         clock pessimism              0.230    14.204    
                         clock uncertainty           -0.035    14.169    
    SLICE_X4Y102         FDRE (Setup_fdre_C_R)       -0.314    13.855    Clock_Divider/clk_ctr_1_reg[27]
  -------------------------------------------------------------------
                         required time                         13.855    
                         arrival time                          -7.074    
  -------------------------------------------------------------------
                         slack                                  6.780    

Slack (MET) :             6.804ns  (required time - arrival time)
  Source:                 Clock_Divider/clk_ctr_1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.535ns (18.797%)  route 2.311ns (81.203%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 13.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.299     4.230    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Clock_Divider/clk_ctr_1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.341     4.571 f  Clock_Divider/clk_ctr_1_reg[18]/Q
                         net (fo=2, routed)           0.978     5.548    Clock_Divider/clk_ctr_1_reg[18]
    SLICE_X5Y100         LUT6 (Prop_lut6_I1_O)        0.097     5.645 r  Clock_Divider/clk_ctr_1[0]_i_3/O
                         net (fo=2, routed)           0.753     6.399    Clock_Divider/clk_ctr_1[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.097     6.496 r  Clock_Divider/clk_ctr_1[0]_i_1/O
                         net (fo=28, routed)          0.580     7.076    Clock_Divider/clear
    SLICE_X4Y100         FDRE                                         r  Clock_Divider/clk_ctr_1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.196    13.974    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Clock_Divider/clk_ctr_1_reg[16]/C
                         clock pessimism              0.256    14.230    
                         clock uncertainty           -0.035    14.195    
    SLICE_X4Y100         FDRE (Setup_fdre_C_R)       -0.314    13.881    Clock_Divider/clk_ctr_1_reg[16]
  -------------------------------------------------------------------
                         required time                         13.881    
                         arrival time                          -7.076    
  -------------------------------------------------------------------
                         slack                                  6.804    

Slack (MET) :             6.804ns  (required time - arrival time)
  Source:                 Clock_Divider/clk_ctr_1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_1_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.535ns (18.797%)  route 2.311ns (81.203%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 13.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.299     4.230    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Clock_Divider/clk_ctr_1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.341     4.571 f  Clock_Divider/clk_ctr_1_reg[18]/Q
                         net (fo=2, routed)           0.978     5.548    Clock_Divider/clk_ctr_1_reg[18]
    SLICE_X5Y100         LUT6 (Prop_lut6_I1_O)        0.097     5.645 r  Clock_Divider/clk_ctr_1[0]_i_3/O
                         net (fo=2, routed)           0.753     6.399    Clock_Divider/clk_ctr_1[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.097     6.496 r  Clock_Divider/clk_ctr_1[0]_i_1/O
                         net (fo=28, routed)          0.580     7.076    Clock_Divider/clear
    SLICE_X4Y100         FDRE                                         r  Clock_Divider/clk_ctr_1_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.196    13.974    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Clock_Divider/clk_ctr_1_reg[17]/C
                         clock pessimism              0.256    14.230    
                         clock uncertainty           -0.035    14.195    
    SLICE_X4Y100         FDRE (Setup_fdre_C_R)       -0.314    13.881    Clock_Divider/clk_ctr_1_reg[17]
  -------------------------------------------------------------------
                         required time                         13.881    
                         arrival time                          -7.076    
  -------------------------------------------------------------------
                         slack                                  6.804    

Slack (MET) :             6.804ns  (required time - arrival time)
  Source:                 Clock_Divider/clk_ctr_1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_1_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.535ns (18.797%)  route 2.311ns (81.203%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 13.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.299     4.230    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Clock_Divider/clk_ctr_1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.341     4.571 f  Clock_Divider/clk_ctr_1_reg[18]/Q
                         net (fo=2, routed)           0.978     5.548    Clock_Divider/clk_ctr_1_reg[18]
    SLICE_X5Y100         LUT6 (Prop_lut6_I1_O)        0.097     5.645 r  Clock_Divider/clk_ctr_1[0]_i_3/O
                         net (fo=2, routed)           0.753     6.399    Clock_Divider/clk_ctr_1[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.097     6.496 r  Clock_Divider/clk_ctr_1[0]_i_1/O
                         net (fo=28, routed)          0.580     7.076    Clock_Divider/clear
    SLICE_X4Y100         FDRE                                         r  Clock_Divider/clk_ctr_1_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.196    13.974    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Clock_Divider/clk_ctr_1_reg[18]/C
                         clock pessimism              0.256    14.230    
                         clock uncertainty           -0.035    14.195    
    SLICE_X4Y100         FDRE (Setup_fdre_C_R)       -0.314    13.881    Clock_Divider/clk_ctr_1_reg[18]
  -------------------------------------------------------------------
                         required time                         13.881    
                         arrival time                          -7.076    
  -------------------------------------------------------------------
                         slack                                  6.804    

Slack (MET) :             6.804ns  (required time - arrival time)
  Source:                 Clock_Divider/clk_ctr_1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_1_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.535ns (18.797%)  route 2.311ns (81.203%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 13.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.299     4.230    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Clock_Divider/clk_ctr_1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.341     4.571 f  Clock_Divider/clk_ctr_1_reg[18]/Q
                         net (fo=2, routed)           0.978     5.548    Clock_Divider/clk_ctr_1_reg[18]
    SLICE_X5Y100         LUT6 (Prop_lut6_I1_O)        0.097     5.645 r  Clock_Divider/clk_ctr_1[0]_i_3/O
                         net (fo=2, routed)           0.753     6.399    Clock_Divider/clk_ctr_1[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.097     6.496 r  Clock_Divider/clk_ctr_1[0]_i_1/O
                         net (fo=28, routed)          0.580     7.076    Clock_Divider/clear
    SLICE_X4Y100         FDRE                                         r  Clock_Divider/clk_ctr_1_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.196    13.974    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Clock_Divider/clk_ctr_1_reg[19]/C
                         clock pessimism              0.256    14.230    
                         clock uncertainty           -0.035    14.195    
    SLICE_X4Y100         FDRE (Setup_fdre_C_R)       -0.314    13.881    Clock_Divider/clk_ctr_1_reg[19]
  -------------------------------------------------------------------
                         required time                         13.881    
                         arrival time                          -7.076    
  -------------------------------------------------------------------
                         slack                                  6.804    

Slack (MET) :             6.871ns  (required time - arrival time)
  Source:                 Clock_Divider/clk_ctr_1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.535ns (19.833%)  route 2.163ns (80.167%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.299     4.230    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Clock_Divider/clk_ctr_1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.341     4.571 f  Clock_Divider/clk_ctr_1_reg[18]/Q
                         net (fo=2, routed)           0.978     5.548    Clock_Divider/clk_ctr_1_reg[18]
    SLICE_X5Y100         LUT6 (Prop_lut6_I1_O)        0.097     5.645 r  Clock_Divider/clk_ctr_1[0]_i_3/O
                         net (fo=2, routed)           0.753     6.399    Clock_Divider/clk_ctr_1[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.097     6.496 r  Clock_Divider/clk_ctr_1[0]_i_1/O
                         net (fo=28, routed)          0.431     6.927    Clock_Divider/clear
    SLICE_X4Y98          FDRE                                         r  Clock_Divider/clk_ctr_1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.217    13.995    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  Clock_Divider/clk_ctr_1_reg[10]/C
                         clock pessimism              0.153    14.148    
                         clock uncertainty           -0.035    14.113    
    SLICE_X4Y98          FDRE (Setup_fdre_C_R)       -0.314    13.799    Clock_Divider/clk_ctr_1_reg[10]
  -------------------------------------------------------------------
                         required time                         13.799    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                  6.871    

Slack (MET) :             6.871ns  (required time - arrival time)
  Source:                 Clock_Divider/clk_ctr_1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.535ns (19.833%)  route 2.163ns (80.167%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns = ( 13.995 - 10.000 ) 
    Source Clock Delay      (SCD):    4.230ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.299     4.230    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Clock_Divider/clk_ctr_1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.341     4.571 f  Clock_Divider/clk_ctr_1_reg[18]/Q
                         net (fo=2, routed)           0.978     5.548    Clock_Divider/clk_ctr_1_reg[18]
    SLICE_X5Y100         LUT6 (Prop_lut6_I1_O)        0.097     5.645 r  Clock_Divider/clk_ctr_1[0]_i_3/O
                         net (fo=2, routed)           0.753     6.399    Clock_Divider/clk_ctr_1[0]_i_3_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I0_O)        0.097     6.496 r  Clock_Divider/clk_ctr_1[0]_i_1/O
                         net (fo=28, routed)          0.431     6.927    Clock_Divider/clear
    SLICE_X4Y98          FDRE                                         r  Clock_Divider/clk_ctr_1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.217    13.995    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y98          FDRE                                         r  Clock_Divider/clk_ctr_1_reg[11]/C
                         clock pessimism              0.153    14.148    
                         clock uncertainty           -0.035    14.113    
    SLICE_X4Y98          FDRE (Setup_fdre_C_R)       -0.314    13.799    Clock_Divider/clk_ctr_1_reg[11]
  -------------------------------------------------------------------
                         required time                         13.799    
                         arrival time                          -6.927    
  -------------------------------------------------------------------
                         slack                                  6.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Clock_Divider/clk_ctr_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.373ns (75.479%)  route 0.121ns (24.521%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.605     1.524    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Clock_Divider/clk_ctr_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  Clock_Divider/clk_ctr_3_reg[2]/Q
                         net (fo=2, routed)           0.120     1.809    Clock_Divider/clk_ctr_3_reg[2]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.965 r  Clock_Divider/clk_ctr_3_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.966    Clock_Divider/clk_ctr_3_reg[0]_i_2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.019 r  Clock_Divider/clk_ctr_3_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.019    Clock_Divider/clk_ctr_3_reg[4]_i_1_n_7
    SLICE_X2Y100         FDRE                                         r  Clock_Divider/clk_ctr_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.872     2.037    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Clock_Divider/clk_ctr_3_reg[4]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    Clock_Divider/clk_ctr_3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Clock_Divider/clk_ctr_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.386ns (76.108%)  route 0.121ns (23.892%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.605     1.524    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Clock_Divider/clk_ctr_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  Clock_Divider/clk_ctr_3_reg[2]/Q
                         net (fo=2, routed)           0.120     1.809    Clock_Divider/clk_ctr_3_reg[2]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.965 r  Clock_Divider/clk_ctr_3_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.966    Clock_Divider/clk_ctr_3_reg[0]_i_2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.032 r  Clock_Divider/clk_ctr_3_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.032    Clock_Divider/clk_ctr_3_reg[4]_i_1_n_5
    SLICE_X2Y100         FDRE                                         r  Clock_Divider/clk_ctr_3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.872     2.037    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Clock_Divider/clk_ctr_3_reg[6]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    Clock_Divider/clk_ctr_3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Clock_Divider/clk_ctr_1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.355ns (73.860%)  route 0.126ns (26.140%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.604     1.523    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  Clock_Divider/clk_ctr_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Clock_Divider/clk_ctr_1_reg[14]/Q
                         net (fo=2, routed)           0.125     1.789    Clock_Divider/clk_ctr_1_reg[14]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.949 r  Clock_Divider/clk_ctr_1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.950    Clock_Divider/clk_ctr_1_reg[12]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.004 r  Clock_Divider/clk_ctr_1_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.004    Clock_Divider/clk_ctr_1_reg[16]_i_1_n_7
    SLICE_X4Y100         FDRE                                         r  Clock_Divider/clk_ctr_1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.868     2.034    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Clock_Divider/clk_ctr_1_reg[16]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    Clock_Divider/clk_ctr_1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Clock_Divider/clk_ctr_1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.366ns (74.445%)  route 0.126ns (25.555%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.604     1.523    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  Clock_Divider/clk_ctr_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Clock_Divider/clk_ctr_1_reg[14]/Q
                         net (fo=2, routed)           0.125     1.789    Clock_Divider/clk_ctr_1_reg[14]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.949 r  Clock_Divider/clk_ctr_1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.950    Clock_Divider/clk_ctr_1_reg[12]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.015 r  Clock_Divider/clk_ctr_1_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.015    Clock_Divider/clk_ctr_1_reg[16]_i_1_n_5
    SLICE_X4Y100         FDRE                                         r  Clock_Divider/clk_ctr_1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.868     2.034    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Clock_Divider/clk_ctr_1_reg[18]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    Clock_Divider/clk_ctr_1_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Clock_Divider/clk_ctr_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.409ns (77.144%)  route 0.121ns (22.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.605     1.524    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Clock_Divider/clk_ctr_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  Clock_Divider/clk_ctr_3_reg[2]/Q
                         net (fo=2, routed)           0.120     1.809    Clock_Divider/clk_ctr_3_reg[2]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.965 r  Clock_Divider/clk_ctr_3_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.966    Clock_Divider/clk_ctr_3_reg[0]_i_2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.055 r  Clock_Divider/clk_ctr_3_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.055    Clock_Divider/clk_ctr_3_reg[4]_i_1_n_6
    SLICE_X2Y100         FDRE                                         r  Clock_Divider/clk_ctr_3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.872     2.037    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Clock_Divider/clk_ctr_3_reg[5]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    Clock_Divider/clk_ctr_3_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Clock_Divider/clk_ctr_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.411ns (77.230%)  route 0.121ns (22.770%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.605     1.524    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Clock_Divider/clk_ctr_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  Clock_Divider/clk_ctr_3_reg[2]/Q
                         net (fo=2, routed)           0.120     1.809    Clock_Divider/clk_ctr_3_reg[2]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.965 r  Clock_Divider/clk_ctr_3_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.966    Clock_Divider/clk_ctr_3_reg[0]_i_2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.057 r  Clock_Divider/clk_ctr_3_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.057    Clock_Divider/clk_ctr_3_reg[4]_i_1_n_4
    SLICE_X2Y100         FDRE                                         r  Clock_Divider/clk_ctr_3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.872     2.037    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  Clock_Divider/clk_ctr_3_reg[7]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.925    Clock_Divider/clk_ctr_3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Clock_Divider/clk_ctr_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.413ns (77.315%)  route 0.121ns (22.685%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.605     1.524    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Clock_Divider/clk_ctr_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  Clock_Divider/clk_ctr_3_reg[2]/Q
                         net (fo=2, routed)           0.120     1.809    Clock_Divider/clk_ctr_3_reg[2]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.965 r  Clock_Divider/clk_ctr_3_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.966    Clock_Divider/clk_ctr_3_reg[0]_i_2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.006 r  Clock_Divider/clk_ctr_3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.006    Clock_Divider/clk_ctr_3_reg[4]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.059 r  Clock_Divider/clk_ctr_3_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.059    Clock_Divider/clk_ctr_3_reg[8]_i_1_n_7
    SLICE_X2Y101         FDRE                                         r  Clock_Divider/clk_ctr_3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.872     2.037    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  Clock_Divider/clk_ctr_3_reg[8]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     1.925    Clock_Divider/clk_ctr_3_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Clock_Divider/clk_ctr_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.426ns (77.854%)  route 0.121ns (22.146%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.605     1.524    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  Clock_Divider/clk_ctr_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  Clock_Divider/clk_ctr_3_reg[2]/Q
                         net (fo=2, routed)           0.120     1.809    Clock_Divider/clk_ctr_3_reg[2]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.965 r  Clock_Divider/clk_ctr_3_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.966    Clock_Divider/clk_ctr_3_reg[0]_i_2_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.006 r  Clock_Divider/clk_ctr_3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.006    Clock_Divider/clk_ctr_3_reg[4]_i_1_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.072 r  Clock_Divider/clk_ctr_3_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.072    Clock_Divider/clk_ctr_3_reg[8]_i_1_n_5
    SLICE_X2Y101         FDRE                                         r  Clock_Divider/clk_ctr_3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.872     2.037    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y101         FDRE                                         r  Clock_Divider/clk_ctr_3_reg[10]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y101         FDRE (Hold_fdre_C_D)         0.134     1.925    Clock_Divider/clk_ctr_3_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Clock_Divider/clk_ctr_1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.391ns (75.681%)  route 0.126ns (24.319%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.604     1.523    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  Clock_Divider/clk_ctr_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Clock_Divider/clk_ctr_1_reg[14]/Q
                         net (fo=2, routed)           0.125     1.789    Clock_Divider/clk_ctr_1_reg[14]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.949 r  Clock_Divider/clk_ctr_1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.950    Clock_Divider/clk_ctr_1_reg[12]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.040 r  Clock_Divider/clk_ctr_1_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.040    Clock_Divider/clk_ctr_1_reg[16]_i_1_n_6
    SLICE_X4Y100         FDRE                                         r  Clock_Divider/clk_ctr_1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.868     2.034    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Clock_Divider/clk_ctr_1_reg[17]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    Clock_Divider/clk_ctr_1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Clock_Divider/clk_ctr_1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Clock_Divider/clk_ctr_1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.391ns (75.681%)  route 0.126ns (24.319%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.604     1.523    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  Clock_Divider/clk_ctr_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Clock_Divider/clk_ctr_1_reg[14]/Q
                         net (fo=2, routed)           0.125     1.789    Clock_Divider/clk_ctr_1_reg[14]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.949 r  Clock_Divider/clk_ctr_1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.950    Clock_Divider/clk_ctr_1_reg[12]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.040 r  Clock_Divider/clk_ctr_1_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.040    Clock_Divider/clk_ctr_1_reg[16]_i_1_n_4
    SLICE_X4Y100         FDRE                                         r  Clock_Divider/clk_ctr_1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=87, routed)          0.868     2.034    Clock_Divider/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  Clock_Divider/clk_ctr_1_reg[19]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    Clock_Divider/clk_ctr_1_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y96     Clock_Divider/clk_ctr_1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y99     Clock_Divider/clk_ctr_1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y99     Clock_Divider/clk_ctr_1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y99     Clock_Divider/clk_ctr_1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y99     Clock_Divider/clk_ctr_1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y100    Clock_Divider/clk_ctr_1_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y100    Clock_Divider/clk_ctr_1_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y100    Clock_Divider/clk_ctr_1_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y100    Clock_Divider/clk_ctr_1_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     Clock_Divider/clk_ctr_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y96     Clock_Divider/clk_ctr_1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y99     Clock_Divider/clk_ctr_1_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y99     Clock_Divider/clk_ctr_1_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y99     Clock_Divider/clk_ctr_1_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y99     Clock_Divider/clk_ctr_1_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y99     Clock_Divider/clk_ctr_1_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y99     Clock_Divider/clk_ctr_1_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y99     Clock_Divider/clk_ctr_1_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y99     Clock_Divider/clk_ctr_1_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    Clock_Divider/clk_ctr_1_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    Clock_Divider/clk_ctr_1_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    Clock_Divider/clk_ctr_1_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    Clock_Divider/clk_ctr_1_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    Clock_Divider/clk_ctr_1_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    Clock_Divider/clk_ctr_1_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    Clock_Divider/clk_ctr_1_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y101    Clock_Divider/clk_ctr_1_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    Clock_Divider/clk_ctr_1_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    Clock_Divider/clk_ctr_1_reg[25]/C



