m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design
Ealu
Z0 w1515858840
Z1 DPx8 lib_core 17 riscv_core_config 0 22 UgQPEIPYkJc_G<z7ZJkWN2
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z4 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z5 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z6 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z7 d/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design
Z8 8/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/alu.vhd
Z9 F/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/alu.vhd
l0
L9
VYajDfY:m8Gj2;8<^Kb?iK2
!s100 TYS<N^L1dUOi8Y>J4a0ld0
Z10 OV;C;10.5b;63
33
Z11 !s110 1515858999
!i10b 1
Z12 !s108 1515858999.000000
Z13 !s90 -quiet|-modelsimini|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/alu.vhd|
Z14 !s107 /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/alu.vhd|
!i113 1
Z15 o-quiet -2008 -work LIB_CORE
Z16 tExplicit 1 CvgOpt 0
Aalu_arch
R1
R2
R3
R4
R5
R6
DEx4 work 3 alu 0 22 YajDfY:m8Gj2;8<^Kb?iK2
l21
L17
Vbez]S@0fbleJfKej4`BeA1
!s100 jE5NDUXZkje27]Lc:3h383
R10
33
R11
!i10b 1
R12
R13
R14
!i113 1
R15
R16
Ecache_controller
R0
R1
R2
R3
R4
R5
R6
R7
Z17 8/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/cache_controller.vhd
Z18 F/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/cache_controller.vhd
l0
L9
VV2R`YQM9V5LVlG=Yj[?Of1
!s100 ?A0M7^R7@@egzQEcoO6C00
R10
33
R11
!i10b 1
R12
Z19 !s90 -quiet|-modelsimini|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/cache_controller.vhd|
Z20 !s107 /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/cache_controller.vhd|
!i113 1
R15
R16
Acache_controller_arch
R1
R2
R3
R4
R5
R6
DEx4 work 16 cache_controller 0 22 V2R`YQM9V5LVlG=Yj[?Of1
l24
L23
VbIN`Nf:o`jHFocoV`FA<`0
!s100 KOVlB]z><2KFg9Qo]?MXe2
R10
33
R11
!i10b 1
R12
R19
R20
!i113 1
R15
R16
Ecounter_calculation
R0
R1
R2
R3
R4
R5
R6
R7
Z21 8/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/counter_calculation.vhd
Z22 F/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/counter_calculation.vhd
l0
L9
VNZTPiD9_^c5G4542Rd:NK2
!s100 A5K6g<43KG7IH^Rj0C1Kb0
R10
33
R11
!i10b 1
R12
Z23 !s90 -quiet|-modelsimini|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/counter_calculation.vhd|
Z24 !s107 /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/counter_calculation.vhd|
!i113 1
R15
R16
Acounter_calculation_arch
R1
R2
R3
R4
R5
R6
DEx4 work 19 counter_calculation 0 22 NZTPiD9_^c5G4542Rd:NK2
l24
L19
VO`QBZKCi0k_R:0h3dI^el0
!s100 [fSaKcUjDNk3kGhDR1RYZ0
R10
33
R11
!i10b 1
R12
R23
R24
!i113 1
R15
R16
Edecode
R0
R1
R2
R3
R4
R5
R6
R7
Z25 8/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/decode.vhd
Z26 F/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/decode.vhd
l0
L9
VNRe5G?;0J7@V4V?<U]WDe3
!s100 9MoLFb@YXPY23K3DLn[n^3
R10
33
R11
!i10b 1
Z27 !s108 1515858998.000000
Z28 !s90 -quiet|-modelsimini|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/decode.vhd|
Z29 !s107 /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/decode.vhd|
!i113 1
R15
R16
Adecode_arch
R1
R2
R3
R4
R5
R6
DEx4 work 6 decode 0 22 NRe5G?;0J7@V4V?<U]WDe3
l48
L34
Vfl913Lo[HSj<J;nIhC7=K0
!s100 lLg`TcfHFbXahEig``@:h1
R10
33
R11
!i10b 1
R27
R28
R29
!i113 1
R15
R16
Eexecute
Z30 w1515859140
R1
R2
R3
R4
R5
R6
R7
Z31 8/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/execute.vhd
Z32 F/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/execute.vhd
l0
L9
V?Xb73JKc>5JfWQz5;YNdO0
!s100 MjnV9GF7UNVbF9=`M`?Ji0
R10
33
Z33 !s110 1515859144
!i10b 1
Z34 !s108 1515859144.000000
Z35 !s90 -quiet|-modelsimini|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/execute.vhd|
Z36 !s107 /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/execute.vhd|
!i113 1
R15
R16
Aexecute_arch
R1
R2
R3
R4
R5
R6
DEx4 work 7 execute 0 22 ?Xb73JKc>5JfWQz5;YNdO0
l53
L28
V4A_CBLd>8`Y8<bC=@:3W80
!s100 `T3e8YgPM10fY4i9zUTad0
R10
33
R33
!i10b 1
R34
R35
R36
!i113 1
R15
R16
Efetch
R0
R1
R2
R3
R4
R5
R6
R7
Z37 8/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/fetch.vhd
Z38 F/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/fetch.vhd
l0
L9
VB;_N=>]bZ0@0F5Yk`4j]22
!s100 lLeaE8F[iUC^>YL]DdZ_C2
R10
33
Z39 !s110 1515858998
!i10b 1
R27
Z40 !s90 -quiet|-modelsimini|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/fetch.vhd|
Z41 !s107 /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/fetch.vhd|
!i113 1
R15
R16
Afetch_arch
R1
R2
R3
R4
R5
R6
DEx4 work 5 fetch 0 22 B;_N=>]bZ0@0F5Yk`4j]22
l27
L25
V7S]C]3F9oeSk]H8Vz3NC_3
!s100 7WB64CgOjBl_[>[g]djGL0
R10
33
R39
!i10b 1
R27
R40
R41
!i113 1
R15
R16
Ememory_access
R0
R1
R2
R3
R4
R5
R6
R7
Z42 8/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/memory_access.vhd
Z43 F/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/memory_access.vhd
l0
L9
V5C>Od9TY^AhjU4W9C_@jT2
!s100 :9U0TI0jB[F@RKoni[4<h0
R10
33
R39
!i10b 1
R27
Z44 !s90 -quiet|-modelsimini|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/memory_access.vhd|
Z45 !s107 /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/memory_access.vhd|
!i113 1
R15
R16
Amemory_access_arch
R1
R2
R3
R4
R5
R6
DEx4 work 13 memory_access 0 22 5C>Od9TY^AhjU4W9C_@jT2
l32
L26
V<5gY:Kl3;3YdSUA2^?MeQ3
!s100 8ZegVI29G?1LWWA=Dg?FA2
R10
33
R39
!i10b 1
R27
R44
R45
!i113 1
R15
R16
Epipeline
R0
R1
R2
R3
R4
R5
R6
R7
Z46 8/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/pipeline.vhd
Z47 F/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/pipeline.vhd
l0
L9
VA8b_=ckI;R=dXO^CCWJ000
!s100 ]RXSlP0A7Rf^6AJhN;Xa`3
R10
33
R39
!i10b 1
R27
Z48 !s90 -quiet|-modelsimini|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/pipeline.vhd|
Z49 !s107 /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/pipeline.vhd|
!i113 1
R15
R16
Apipeline_arch
R1
R2
R3
R4
R5
R6
DEx4 work 8 pipeline 0 22 A8b_=ckI;R=dXO^CCWJ000
l205
L25
V<5zIPzmlAiM=J7?>nWM]g3
!s100 5?3ETIM<JB7362SB2OKIU1
R10
33
R39
!i10b 1
R27
R48
R49
!i113 1
R15
R16
Eregisterfile
R0
R1
R2
R3
R4
R5
R6
R7
Z50 8/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/registerfile.vhd
Z51 F/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/registerfile.vhd
l0
L9
VaGU`TfeLA1jcmKK2Re]IF2
!s100 lDO0<<z]dY8z_40[bQ4X>0
R10
33
R39
!i10b 1
R27
Z52 !s90 -quiet|-modelsimini|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/registerfile.vhd|
Z53 !s107 /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/registerfile.vhd|
!i113 1
R15
R16
Aregisterfile_arch
R1
R2
R3
R4
R5
R6
DEx4 work 12 registerfile 0 22 aGU`TfeLA1jcmKK2Re]IF2
l25
L21
Vzmh[P:6obZZQkI[6XlJzP1
!s100 F>bFN;gA?Rjf:K5PzmOPX0
R10
33
R39
!i10b 1
R27
R52
R53
!i113 1
R15
R16
Priscv_core_config
R2
R3
R4
R5
R6
R0
R7
8/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/RISCV_CORE_CONFIG.vhd
F/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/RISCV_CORE_CONFIG.vhd
l0
L6
VUgQPEIPYkJc_G<z7ZJkWN2
!s100 WYS78XbjoF89=JAl>ilYK3
R10
33
R39
!i10b 1
R27
!s90 -quiet|-modelsimini|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/RISCV_CORE_CONFIG.vhd|
!s107 /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/RISCV_CORE_CONFIG.vhd|
!i113 1
R15
R16
Ewriteback
R0
R1
R2
R3
R4
R5
R6
R7
Z54 8/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/writeback.vhd
Z55 F/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/writeback.vhd
l0
L9
VhaP8EZ]dnOgeZ<Vm8ZRJ[3
!s100 l3djWz8Ce:9m3iH_ClG7Y1
R10
33
R39
!i10b 1
R27
Z56 !s90 -quiet|-modelsimini|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_CORE|/home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/writeback.vhd|
Z57 !s107 /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/writeback.vhd|
!i113 1
R15
R16
Awriteback_arch
R1
R2
R3
R4
R5
R6
DEx4 work 9 writeback 0 22 haP8EZ]dnOgeZ<Vm8ZRJ[3
l18
L17
Ved0S@e_5U9X9MDi[^HSFA2
!s100 2XS8i[LoAnkk6mla>J>>=0
R10
33
R39
!i10b 1
R27
R56
R57
!i113 1
R15
R16
