{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1577982972124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577982972134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 03 00:36:11 2020 " "Processing started: Fri Jan 03 00:36:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577982972134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577982972134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FlappyBird -c FlappyBird " "Command: quartus_map --read_settings_files=on --write_settings_files=off FlappyBird -c FlappyBird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577982972134 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1577982973046 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1577982973046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalfrequency.v 1 1 " "Found 1 design units, including 1 entities, in source file signalfrequency.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignalFrequency " "Found entity 1: SignalFrequency" {  } { { "SignalFrequency.v" "" { Text "C:/Users/kmyko/Downloads/CSC258-Project-Flappy-Bird-Verilog--master/beta1backup/SignalFrequency.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577982989259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577982989259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegscoredisplay.v 2 2 " "Found 2 design units, including 2 entities, in source file sevensegscoredisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegScoreDisplay " "Found entity 1: SevenSegScoreDisplay" {  } { { "SevenSegScoreDisplay.v" "" { Text "C:/Users/kmyko/Downloads/CSC258-Project-Flappy-Bird-Verilog--master/beta1backup/SevenSegScoreDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577982989266 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec_decoder " "Found entity 2: dec_decoder" {  } { { "SevenSegScoreDisplay.v" "" { Text "C:/Users/kmyko/Downloads/CSC258-Project-Flappy-Bird-Verilog--master/beta1backup/SevenSegScoreDisplay.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577982989266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577982989266 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand random_gen.v(6) " "Verilog HDL Declaration warning at random_gen.v(6): \"rand\" is SystemVerilog-2005 keyword" {  } { { "random_gen.v" "" { Text "C:/Users/kmyko/Downloads/CSC258-Project-Flappy-Bird-Verilog--master/beta1backup/random_gen.v" 6 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1577982989271 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "random_gen.v(15) " "Verilog HDL information at random_gen.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "random_gen.v" "" { Text "C:/Users/kmyko/Downloads/CSC258-Project-Flappy-Bird-Verilog--master/beta1backup/random_gen.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1577982989272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file random_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_gen " "Found entity 1: random_gen" {  } { { "random_gen.v" "" { Text "C:/Users/kmyko/Downloads/CSC258-Project-Flappy-Bird-Verilog--master/beta1backup/random_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577982989274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577982989274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_bird.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_bird.v" { { "Info" "ISGN_ENTITY_NAME" "1 Draw_Bird " "Found entity 1: Draw_Bird" {  } { { "Draw_Bird.v" "" { Text "C:/Users/kmyko/Downloads/CSC258-Project-Flappy-Bird-Verilog--master/beta1backup/Draw_Bird.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577982989280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577982989280 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand Draw_Tubes.v(23) " "Verilog HDL Declaration warning at Draw_Tubes.v(23): \"rand\" is SystemVerilog-2005 keyword" {  } { { "Draw_Tubes.v" "" { Text "C:/Users/kmyko/Downloads/CSC258-Project-Flappy-Bird-Verilog--master/beta1backup/Draw_Tubes.v" 23 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1577982989285 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  Draw_Tubes.v(50) " "Verilog HDL syntax error at Draw_Tubes.v(50) near text: \"end\"; \"end\" without \"begin\" . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Draw_Tubes.v" "" { Text "C:/Users/kmyko/Downloads/CSC258-Project-Flappy-Bird-Verilog--master/beta1backup/Draw_Tubes.v" 50 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1577982989286 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Draw_Tubes Draw_Tubes.v(1) " "Ignored design unit \"Draw_Tubes\" at Draw_Tubes.v(1) due to previous errors" {  } { { "Draw_Tubes.v" "" { Text "C:/Users/kmyko/Downloads/CSC258-Project-Flappy-Bird-Verilog--master/beta1backup/Draw_Tubes.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1577982989286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_tubes.v 0 0 " "Found 0 design units, including 0 entities, in source file draw_tubes.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577982989287 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Crash_Detect.v " "Can't analyze file -- file Crash_Detect.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1577982989296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_bitgen.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_bitgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Bitgen " "Found entity 1: VGA_Bitgen" {  } { { "VGA_Bitgen.v" "" { Text "C:/Users/kmyko/Downloads/CSC258-Project-Flappy-Bird-Verilog--master/beta1backup/VGA_Bitgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577982989302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577982989302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "C:/Users/kmyko/Downloads/CSC258-Project-Flappy-Bird-Verilog--master/beta1backup/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577982989310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577982989310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_CLK vga_clk FlappyBird.v(14) " "Verilog HDL Declaration information at FlappyBird.v(14): object \"VGA_CLK\" differs only in case from object \"vga_clk\" in the same scope" {  } { { "FlappyBird.v" "" { Text "C:/Users/kmyko/Downloads/CSC258-Project-Flappy-Bird-Verilog--master/beta1backup/FlappyBird.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1577982989315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappybird.v 1 1 " "Found 1 design units, including 1 entities, in source file flappybird.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlappyBird " "Found entity 1: FlappyBird" {  } { { "FlappyBird.v" "" { Text "C:/Users/kmyko/Downloads/CSC258-Project-Flappy-Bird-Verilog--master/beta1backup/FlappyBird.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577982989318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577982989318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/vgafrequency.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/vgafrequency.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAFrequency " "Found entity 1: VGAFrequency" {  } { { "output_files/VGAFrequency.v" "" { Text "C:/Users/kmyko/Downloads/CSC258-Project-Flappy-Bird-Verilog--master/beta1backup/output_files/VGAFrequency.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577982989326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577982989326 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kmyko/Downloads/CSC258-Project-Flappy-Bird-Verilog--master/beta1backup/output_files/FlappyBird.map.smsg " "Generated suppressed messages file C:/Users/kmyko/Downloads/CSC258-Project-Flappy-Bird-Verilog--master/beta1backup/output_files/FlappyBird.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577982989373 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577982989506 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 03 00:36:29 2020 " "Processing ended: Fri Jan 03 00:36:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577982989506 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577982989506 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577982989506 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1577982989506 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1577982990153 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1577982972124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577982972134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 03 00:36:11 2020 " "Processing started: Fri Jan 03 00:36:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577982972134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577982972134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FlappyBird -c FlappyBird " "Command: quartus_map --read_settings_files=on --write_settings_files=off FlappyBird -c FlappyBird" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577982972134 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1577982973046 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1577982973046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalfrequency.v 1 1 " "Found 1 design units, including 1 entities, in source file signalfrequency.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignalFrequency " "Found entity 1: SignalFrequency" {  } { { "SignalFrequency.v" "" { Text "C:/Users/kmyko/Downloads/CSC258-Project-Flappy-Bird-Verilog--master/beta1backup/SignalFrequency.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577982989259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577982989259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegscoredisplay.v 2 2 " "Found 2 design units, including 2 entities, in source file sevensegscoredisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegScoreDisplay " "Found entity 1: SevenSegScoreDisplay" {  } { { "SevenSegScoreDisplay.v" "" { Text "C:/Users/kmyko/Downloads/CSC258-Project-Flappy-Bird-Verilog--master/beta1backup/SevenSegScoreDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577982989266 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec_decoder " "Found entity 2: dec_decoder" {  } { { "SevenSegScoreDisplay.v" "" { Text "C:/Users/kmyko/Downloads/CSC258-Project-Flappy-Bird-Verilog--master/beta1backup/SevenSegScoreDisplay.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577982989266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577982989266 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand random_gen.v(6) " "Verilog HDL Declaration warning at random_gen.v(6): \"rand\" is SystemVerilog-2005 keyword" {  } { { "random_gen.v" "" { Text "C:/Users/kmyko/Downloads/CSC258-Project-Flappy-Bird-Verilog--master/beta1backup/random_gen.v" 6 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1577982989271 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "random_gen.v(15) " "Verilog HDL information at random_gen.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "random_gen.v" "" { Text "C:/Users/kmyko/Downloads/CSC258-Project-Flappy-Bird-Verilog--master/beta1backup/random_gen.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1577982989272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file random_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_gen " "Found entity 1: random_gen" {  } { { "random_gen.v" "" { Text "C:/Users/kmyko/Downloads/CSC258-Project-Flappy-Bird-Verilog--master/beta1backup/random_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577982989274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577982989274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_bird.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_bird.v" { { "Info" "ISGN_ENTITY_NAME" "1 Draw_Bird " "Found entity 1: Draw_Bird" {  } { { "Draw_Bird.v" "" { Text "C:/Users/kmyko/Downloads/CSC258-Project-Flappy-Bird-Verilog--master/beta1backup/Draw_Bird.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577982989280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577982989280 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand Draw_Tubes.v(23) " "Verilog HDL Declaration warning at Draw_Tubes.v(23): \"rand\" is SystemVerilog-2005 keyword" {  } { { "Draw_Tubes.v" "" { Text "C:/Users/kmyko/Downloads/CSC258-Project-Flappy-Bird-Verilog--master/beta1backup/Draw_Tubes.v" 23 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1577982989285 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\"; \"end\" without \"begin\"  Draw_Tubes.v(50) " "Verilog HDL syntax error at Draw_Tubes.v(50) near text: \"end\"; \"end\" without \"begin\" . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Draw_Tubes.v" "" { Text "C:/Users/kmyko/Downloads/CSC258-Project-Flappy-Bird-Verilog--master/beta1backup/Draw_Tubes.v" 50 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1577982989286 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Draw_Tubes Draw_Tubes.v(1) " "Ignored design unit \"Draw_Tubes\" at Draw_Tubes.v(1) due to previous errors" {  } { { "Draw_Tubes.v" "" { Text "C:/Users/kmyko/Downloads/CSC258-Project-Flappy-Bird-Verilog--master/beta1backup/Draw_Tubes.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1577982989286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_tubes.v 0 0 " "Found 0 design units, including 0 entities, in source file draw_tubes.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577982989287 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Crash_Detect.v " "Can't analyze file -- file Crash_Detect.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1577982989296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_bitgen.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_bitgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Bitgen " "Found entity 1: VGA_Bitgen" {  } { { "VGA_Bitgen.v" "" { Text "C:/Users/kmyko/Downloads/CSC258-Project-Flappy-Bird-Verilog--master/beta1backup/VGA_Bitgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577982989302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577982989302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "C:/Users/kmyko/Downloads/CSC258-Project-Flappy-Bird-Verilog--master/beta1backup/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577982989310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577982989310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_CLK vga_clk FlappyBird.v(14) " "Verilog HDL Declaration information at FlappyBird.v(14): object \"VGA_CLK\" differs only in case from object \"vga_clk\" in the same scope" {  } { { "FlappyBird.v" "" { Text "C:/Users/kmyko/Downloads/CSC258-Project-Flappy-Bird-Verilog--master/beta1backup/FlappyBird.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1577982989315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappybird.v 1 1 " "Found 1 design units, including 1 entities, in source file flappybird.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlappyBird " "Found entity 1: FlappyBird" {  } { { "FlappyBird.v" "" { Text "C:/Users/kmyko/Downloads/CSC258-Project-Flappy-Bird-Verilog--master/beta1backup/FlappyBird.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577982989318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577982989318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/vgafrequency.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/vgafrequency.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAFrequency " "Found entity 1: VGAFrequency" {  } { { "output_files/VGAFrequency.v" "" { Text "C:/Users/kmyko/Downloads/CSC258-Project-Flappy-Bird-Verilog--master/beta1backup/output_files/VGAFrequency.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577982989326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577982989326 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kmyko/Downloads/CSC258-Project-Flappy-Bird-Verilog--master/beta1backup/output_files/FlappyBird.map.smsg " "Generated suppressed messages file C:/Users/kmyko/Downloads/CSC258-Project-Flappy-Bird-Verilog--master/beta1backup/output_files/FlappyBird.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577982989373 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577982989506 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 03 00:36:29 2020 " "Processing ended: Fri Jan 03 00:36:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577982989506 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577982989506 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577982989506 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1577982989506 ""}
