{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1639278699994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639278699994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 12 11:11:39 2021 " "Processing started: Sun Dec 12 11:11:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639278699994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1639278699994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EDA1 -c EDA1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off EDA1 -c EDA1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1639278699994 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1639278700169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eda1.v 1 1 " "Found 1 design units, including 1 entities, in source file eda1.v" { { "Info" "ISGN_ENTITY_NAME" "1 calculator " "Found entity 1: calculator" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639278700198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639278700198 ""}
{ "Warning" "WSGN_SEARCH_FILE" "block1.bdf 1 1 " "Using design file block1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "block1.bdf" "" { Schematic "D:/altera/13.0/EDA1/block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639278700240 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1639278700240 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1639278700241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculator calculator:inst " "Elaborating entity \"calculator\" for hierarchy \"calculator:inst\"" {  } { { "block1.bdf" "inst" { Schematic "D:/altera/13.0/EDA1/block1.bdf" { { 152 408 568 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639278700243 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a EDA1.v(22) " "Verilog HDL Always Construct warning at EDA1.v(22): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639278700244 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b EDA1.v(22) " "Verilog HDL Always Construct warning at EDA1.v(22): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639278700244 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a EDA1.v(23) " "Verilog HDL Always Construct warning at EDA1.v(23): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639278700244 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b EDA1.v(23) " "Verilog HDL Always Construct warning at EDA1.v(23): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639278700244 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a EDA1.v(24) " "Verilog HDL Always Construct warning at EDA1.v(24): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639278700244 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b EDA1.v(24) " "Verilog HDL Always Construct warning at EDA1.v(24): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639278700244 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a EDA1.v(25) " "Verilog HDL Always Construct warning at EDA1.v(25): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639278700244 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "b EDA1.v(25) " "Verilog HDL Always Construct warning at EDA1.v(25): variable \"b\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639278700244 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "EDA1.v(20) " "Verilog HDL Case Statement warning at EDA1.v(20): incomplete case statement has no default case item" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1639278700244 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 EDA1.v(29) " "Verilog HDL assignment warning at EDA1.v(29): truncated value with size 32 to match size of target (9)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1639278700244 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out EDA1.v(18) " "Verilog HDL Always Construct warning at EDA1.v(18): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1639278700244 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data0 EDA1.v(48) " "Verilog HDL Always Construct warning at EDA1.v(48): variable \"data0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639278700244 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data1 EDA1.v(52) " "Verilog HDL Always Construct warning at EDA1.v(52): variable \"data1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639278700244 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data2 EDA1.v(56) " "Verilog HDL Always Construct warning at EDA1.v(56): variable \"data2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639278700244 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "minus EDA1.v(60) " "Verilog HDL Always Construct warning at EDA1.v(60): variable \"minus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639278700244 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a EDA1.v(64) " "Verilog HDL Always Construct warning at EDA1.v(64): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1639278700244 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "EDA1.v(45) " "Verilog HDL Case Statement warning at EDA1.v(45): incomplete case statement has no default case item" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 45 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1639278700244 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en EDA1.v(44) " "Verilog HDL Always Construct warning at EDA1.v(44): inferring latch(es) for variable \"en\", which holds its previous value in one or more paths through the always construct" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1639278700244 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data EDA1.v(44) " "Verilog HDL Always Construct warning at EDA1.v(44): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1639278700245 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "EDA1.v(103) " "Verilog HDL Case Statement warning at EDA1.v(103): incomplete case statement has no default case item" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 103 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1639278700245 "|Block1|calculator:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "light EDA1.v(101) " "Verilog HDL Always Construct warning at EDA1.v(101): inferring latch(es) for variable \"light\", which holds its previous value in one or more paths through the always construct" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1639278700245 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "light\[0\] EDA1.v(101) " "Inferred latch for \"light\[0\]\" at EDA1.v(101)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639278700245 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "light\[1\] EDA1.v(101) " "Inferred latch for \"light\[1\]\" at EDA1.v(101)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639278700245 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "light\[2\] EDA1.v(101) " "Inferred latch for \"light\[2\]\" at EDA1.v(101)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639278700245 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "light\[3\] EDA1.v(101) " "Inferred latch for \"light\[3\]\" at EDA1.v(101)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639278700245 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "light\[4\] EDA1.v(101) " "Inferred latch for \"light\[4\]\" at EDA1.v(101)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639278700245 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "light\[5\] EDA1.v(101) " "Inferred latch for \"light\[5\]\" at EDA1.v(101)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639278700245 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "light\[6\] EDA1.v(101) " "Inferred latch for \"light\[6\]\" at EDA1.v(101)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639278700245 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] EDA1.v(44) " "Inferred latch for \"data\[0\]\" at EDA1.v(44)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639278700245 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] EDA1.v(44) " "Inferred latch for \"data\[1\]\" at EDA1.v(44)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639278700245 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] EDA1.v(44) " "Inferred latch for \"data\[2\]\" at EDA1.v(44)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639278700245 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] EDA1.v(44) " "Inferred latch for \"data\[3\]\" at EDA1.v(44)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639278700245 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] EDA1.v(44) " "Inferred latch for \"data\[4\]\" at EDA1.v(44)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639278700245 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en\[0\] EDA1.v(44) " "Inferred latch for \"en\[0\]\" at EDA1.v(44)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639278700245 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en\[1\] EDA1.v(44) " "Inferred latch for \"en\[1\]\" at EDA1.v(44)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639278700245 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en\[2\] EDA1.v(44) " "Inferred latch for \"en\[2\]\" at EDA1.v(44)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639278700245 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en\[3\] EDA1.v(44) " "Inferred latch for \"en\[3\]\" at EDA1.v(44)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639278700245 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en\[4\] EDA1.v(44) " "Inferred latch for \"en\[4\]\" at EDA1.v(44)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639278700245 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en\[5\] EDA1.v(44) " "Inferred latch for \"en\[5\]\" at EDA1.v(44)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639278700245 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] EDA1.v(18) " "Inferred latch for \"out\[0\]\" at EDA1.v(18)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639278700245 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] EDA1.v(18) " "Inferred latch for \"out\[1\]\" at EDA1.v(18)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639278700245 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] EDA1.v(18) " "Inferred latch for \"out\[2\]\" at EDA1.v(18)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639278700245 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] EDA1.v(18) " "Inferred latch for \"out\[3\]\" at EDA1.v(18)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639278700245 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] EDA1.v(18) " "Inferred latch for \"out\[4\]\" at EDA1.v(18)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639278700245 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] EDA1.v(18) " "Inferred latch for \"out\[5\]\" at EDA1.v(18)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639278700245 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] EDA1.v(18) " "Inferred latch for \"out\[6\]\" at EDA1.v(18)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639278700245 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] EDA1.v(18) " "Inferred latch for \"out\[7\]\" at EDA1.v(18)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639278700245 "|Block1|calculator:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] EDA1.v(18) " "Inferred latch for \"out\[8\]\" at EDA1.v(18)" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1639278700245 "|Block1|calculator:inst"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "calculator:inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"calculator:inst\|Mult0\"" {  } { { "EDA1.v" "Mult0" { Text "D:/altera/13.0/EDA1/EDA1.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639278700401 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "calculator:inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"calculator:inst\|Div0\"" {  } { { "EDA1.v" "Div0" { Text "D:/altera/13.0/EDA1/EDA1.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639278700401 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1639278700401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calculator:inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"calculator:inst\|lpm_mult:Mult0\"" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639278700428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calculator:inst\|lpm_mult:Mult0 " "Instantiated megafunction \"calculator:inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639278700428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639278700428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639278700428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639278700428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639278700428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639278700428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639278700428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639278700428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639278700428 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639278700428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_a7t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_a7t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_a7t " "Found entity 1: mult_a7t" {  } { { "db/mult_a7t.tdf" "" { Text "D:/altera/13.0/EDA1/db/mult_a7t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639278700471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639278700471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calculator:inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"calculator:inst\|lpm_divide:Div0\"" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639278700489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calculator:inst\|lpm_divide:Div0 " "Instantiated megafunction \"calculator:inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639278700489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639278700489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639278700489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1639278700489 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1639278700489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6gm " "Found entity 1: lpm_divide_6gm" {  } { { "db/lpm_divide_6gm.tdf" "" { Text "D:/altera/13.0/EDA1/db/lpm_divide_6gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639278700531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639278700531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "D:/altera/13.0/EDA1/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639278700544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639278700544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p2f " "Found entity 1: alt_u_div_p2f" {  } { { "db/alt_u_div_p2f.tdf" "" { Text "D:/altera/13.0/EDA1/db/alt_u_div_p2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639278700556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639278700556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "D:/altera/13.0/EDA1/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639278700602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639278700602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "D:/altera/13.0/EDA1/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639278700646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639278700646 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "calculator:inst\|lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[4\] " "Synthesized away node \"calculator:inst\|lpm_mult:Mult0\|mult_a7t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_a7t.tdf" "" { Text "D:/altera/13.0/EDA1/db/mult_a7t.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 24 -1 0 } } { "block1.bdf" "" { Schematic "D:/altera/13.0/EDA1/block1.bdf" { { 152 408 568 264 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639278700661 "|Block1|calculator:inst|lpm_mult:Mult0|mult_a7t:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1639278700661 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1639278700661 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "48 " "Ignored 48 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1639278700748 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "44 " "Ignored 44 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1639278700748 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1639278700748 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|out\[8\] " "Latch calculator:inst\|out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA k\[2\] " "Ports D and ENA on the latch are fed by the same signal k\[2\]" {  } { { "block1.bdf" "" { Schematic "D:/altera/13.0/EDA1/block1.bdf" { { 208 224 392 224 "k\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639278700752 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639278700752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|en\[5\] " "Latch calculator:inst\|en\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculator:inst\|cnt_sel\[2\] " "Ports D and ENA on the latch are fed by the same signal calculator:inst\|cnt_sel\[2\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639278700752 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639278700752 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|en\[3\] " "Latch calculator:inst\|en\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculator:inst\|cnt_sel\[1\] " "Ports D and ENA on the latch are fed by the same signal calculator:inst\|cnt_sel\[1\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639278700753 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639278700753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|en\[2\] " "Latch calculator:inst\|en\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculator:inst\|cnt_sel\[1\] " "Ports D and ENA on the latch are fed by the same signal calculator:inst\|cnt_sel\[1\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639278700753 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639278700753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|en\[1\] " "Latch calculator:inst\|en\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculator:inst\|cnt_sel\[1\] " "Ports D and ENA on the latch are fed by the same signal calculator:inst\|cnt_sel\[1\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639278700753 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639278700753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|en\[0\] " "Latch calculator:inst\|en\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculator:inst\|cnt_sel\[2\] " "Ports D and ENA on the latch are fed by the same signal calculator:inst\|cnt_sel\[2\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639278700753 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639278700753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|light\[6\] " "Latch calculator:inst\|light\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculator:inst\|data\[4\] " "Ports D and ENA on the latch are fed by the same signal calculator:inst\|data\[4\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639278700753 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639278700753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|light\[5\] " "Latch calculator:inst\|light\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculator:inst\|data\[1\] " "Ports D and ENA on the latch are fed by the same signal calculator:inst\|data\[1\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639278700753 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639278700753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|light\[4\] " "Latch calculator:inst\|light\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculator:inst\|data\[1\] " "Ports D and ENA on the latch are fed by the same signal calculator:inst\|data\[1\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639278700753 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639278700753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|light\[3\] " "Latch calculator:inst\|light\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculator:inst\|data\[4\] " "Ports D and ENA on the latch are fed by the same signal calculator:inst\|data\[4\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639278700753 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639278700753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|light\[2\] " "Latch calculator:inst\|light\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculator:inst\|data\[4\] " "Ports D and ENA on the latch are fed by the same signal calculator:inst\|data\[4\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639278700753 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639278700753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|light\[1\] " "Latch calculator:inst\|light\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculator:inst\|data\[4\] " "Ports D and ENA on the latch are fed by the same signal calculator:inst\|data\[4\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639278700753 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639278700753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|light\[0\] " "Latch calculator:inst\|light\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculator:inst\|data\[4\] " "Ports D and ENA on the latch are fed by the same signal calculator:inst\|data\[4\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639278700753 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639278700753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|out\[7\] " "Latch calculator:inst\|out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA k\[0\] " "Ports D and ENA on the latch are fed by the same signal k\[0\]" {  } { { "block1.bdf" "" { Schematic "D:/altera/13.0/EDA1/block1.bdf" { { 208 224 392 224 "k\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639278700753 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639278700753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|out\[6\] " "Latch calculator:inst\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA k\[0\] " "Ports D and ENA on the latch are fed by the same signal k\[0\]" {  } { { "block1.bdf" "" { Schematic "D:/altera/13.0/EDA1/block1.bdf" { { 208 224 392 224 "k\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639278700753 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639278700753 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|out\[5\] " "Latch calculator:inst\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA k\[0\] " "Ports D and ENA on the latch are fed by the same signal k\[0\]" {  } { { "block1.bdf" "" { Schematic "D:/altera/13.0/EDA1/block1.bdf" { { 208 224 392 224 "k\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639278700754 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639278700754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|out\[4\] " "Latch calculator:inst\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA k\[2\] " "Ports D and ENA on the latch are fed by the same signal k\[2\]" {  } { { "block1.bdf" "" { Schematic "D:/altera/13.0/EDA1/block1.bdf" { { 208 224 392 224 "k\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639278700754 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639278700754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|out\[3\] " "Latch calculator:inst\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA k\[2\] " "Ports D and ENA on the latch are fed by the same signal k\[2\]" {  } { { "block1.bdf" "" { Schematic "D:/altera/13.0/EDA1/block1.bdf" { { 208 224 392 224 "k\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639278700754 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639278700754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|out\[2\] " "Latch calculator:inst\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA k\[2\] " "Ports D and ENA on the latch are fed by the same signal k\[2\]" {  } { { "block1.bdf" "" { Schematic "D:/altera/13.0/EDA1/block1.bdf" { { 208 224 392 224 "k\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639278700754 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639278700754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|out\[1\] " "Latch calculator:inst\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA k\[2\] " "Ports D and ENA on the latch are fed by the same signal k\[2\]" {  } { { "block1.bdf" "" { Schematic "D:/altera/13.0/EDA1/block1.bdf" { { 208 224 392 224 "k\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639278700754 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639278700754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|out\[0\] " "Latch calculator:inst\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA k\[2\] " "Ports D and ENA on the latch are fed by the same signal k\[2\]" {  } { { "block1.bdf" "" { Schematic "D:/altera/13.0/EDA1/block1.bdf" { { 208 224 392 224 "k\[2..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639278700754 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639278700754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|data\[4\] " "Latch calculator:inst\|data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculator:inst\|cnt_sel\[1\] " "Ports D and ENA on the latch are fed by the same signal calculator:inst\|cnt_sel\[1\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639278700754 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639278700754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|data\[0\] " "Latch calculator:inst\|data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculator:inst\|cnt_sel\[2\] " "Ports D and ENA on the latch are fed by the same signal calculator:inst\|cnt_sel\[2\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639278700754 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639278700754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|data\[1\] " "Latch calculator:inst\|data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculator:inst\|cnt_sel\[2\] " "Ports D and ENA on the latch are fed by the same signal calculator:inst\|cnt_sel\[2\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639278700754 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639278700754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|data\[2\] " "Latch calculator:inst\|data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculator:inst\|cnt_sel\[2\] " "Ports D and ENA on the latch are fed by the same signal calculator:inst\|cnt_sel\[2\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639278700754 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639278700754 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "calculator:inst\|data\[3\] " "Latch calculator:inst\|data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA calculator:inst\|cnt_sel\[2\] " "Ports D and ENA on the latch are fed by the same signal calculator:inst\|cnt_sel\[2\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1639278700754 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1639278700754 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "en\[4\] VCC " "Pin \"en\[4\]\" is stuck at VCC" {  } { { "block1.bdf" "" { Schematic "D:/altera/13.0/EDA1/block1.bdf" { { 192 624 800 208 "en\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1639278700807 "|Block1|en[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1639278700807 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1639278700877 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1639278701150 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1639278701150 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "216 " "Implemented 216 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1639278701172 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1639278701172 ""} { "Info" "ICUT_CUT_TM_LCELLS" "190 " "Implemented 190 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1639278701172 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1639278701172 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4616 " "Peak virtual memory: 4616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639278701185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 12 11:11:41 2021 " "Processing ended: Sun Dec 12 11:11:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639278701185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639278701185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639278701185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639278701185 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1639278702057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639278702057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 12 11:11:41 2021 " "Processing started: Sun Dec 12 11:11:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639278702057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1639278702057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off EDA1 -c EDA1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off EDA1 -c EDA1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1639278702057 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1639278702109 ""}
{ "Info" "0" "" "Project  = EDA1" {  } {  } 0 0 "Project  = EDA1" 0 0 "Fitter" 0 0 1639278702109 ""}
{ "Info" "0" "" "Revision = EDA1" {  } {  } 0 0 "Revision = EDA1" 0 0 "Fitter" 0 0 1639278702109 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1639278702141 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EDA1 EP3C16Q240C8 " "Selected device EP3C16Q240C8 for design \"EDA1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1639278702153 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639278702182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639278702182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1639278702182 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1639278702228 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Device EP3C25Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1639278702355 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Device EP3C40Q240C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1639278702355 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1639278702355 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0/EDA1/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1639278702356 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0/EDA1/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1639278702356 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0/EDA1/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1639278702356 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0/EDA1/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1639278702356 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "d:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0/EDA1/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1639278702356 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1639278702356 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1639278702357 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "26 " "TimeQuest Timing Analyzer is analyzing 26 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1639278702708 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EDA1.sdc " "Synopsys Design Constraints File file not found: 'EDA1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1639278702708 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1639278702708 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Add1~0  from: datab  to: combout " "Cell: inst\|Add1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639278702710 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Add1~2  from: cin  to: combout " "Cell: inst\|Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639278702710 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Add1~4  from: cin  to: combout " "Cell: inst\|Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639278702710 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Add1~6  from: cin  to: combout " "Cell: inst\|Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639278702710 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1639278702710 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1639278702711 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1639278702711 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1639278702711 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 152 (CLK4, DIFFCLK_2p)) " "Automatically promoted node clk~input (placed in PIN 152 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639278702721 ""}  } { { "block1.bdf" "" { Schematic "D:/altera/13.0/EDA1/block1.bdf" { { 224 240 408 240 "clk" "" } } } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0/EDA1/" { { 0 { 0 ""} 0 391 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639278702721 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "calculator:inst\|out\[0\]~4  " "Automatically promoted node calculator:inst\|out\[0\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639278702721 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 18 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { calculator:inst|out[0]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0/EDA1/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639278702721 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "calculator:inst\|Mux27~0  " "Automatically promoted node calculator:inst\|Mux27~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639278702721 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "calculator:inst\|data\[4\] " "Destination node calculator:inst\|data\[4\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { calculator:inst|data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0/EDA1/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639278702721 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "calculator:inst\|data\[2\] " "Destination node calculator:inst\|data\[2\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { calculator:inst|data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0/EDA1/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639278702721 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "calculator:inst\|data\[3\] " "Destination node calculator:inst\|data\[3\]" {  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 44 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { calculator:inst|data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0/EDA1/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1639278702721 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1639278702721 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 45 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { calculator:inst|Mux27~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0/EDA1/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639278702721 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "calculator:inst\|Mux9~0  " "Automatically promoted node calculator:inst\|Mux9~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1639278702721 ""}  } { { "EDA1.v" "" { Text "D:/altera/13.0/EDA1/EDA1.v" 103 -1 0 } } { "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { calculator:inst|Mux9~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/13.0/EDA1/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1639278702721 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1639278702831 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639278702832 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1639278702832 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639278702832 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1639278702832 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1639278702833 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1639278702833 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1639278702833 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1639278702833 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1639278702834 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1639278702834 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639278702844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1639278703183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639278703245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1639278703251 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1639278703554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639278703554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1639278703697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X31_Y10 X41_Y19 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X31_Y10 to location X41_Y19" {  } { { "loc" "" { Generic "D:/altera/13.0/EDA1/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X31_Y10 to location X41_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X31_Y10 to location X41_Y19"} 31 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1639278704405 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1639278704405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639278705164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1639278705165 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1639278705165 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.41 " "Total time spent on timing analysis during the Fitter is 0.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1639278705170 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639278705192 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639278705379 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1639278705399 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1639278705469 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1639278705874 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/altera/13.0/EDA1/output_files/EDA1.fit.smsg " "Generated suppressed messages file D:/altera/13.0/EDA1/output_files/EDA1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1639278706149 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5432 " "Peak virtual memory: 5432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639278706290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 12 11:11:46 2021 " "Processing ended: Sun Dec 12 11:11:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639278706290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639278706290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639278706290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1639278706290 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1639278707073 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639278707073 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 12 11:11:46 2021 " "Processing started: Sun Dec 12 11:11:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639278707073 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1639278707073 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off EDA1 -c EDA1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off EDA1 -c EDA1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1639278707073 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1639278707583 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1639278707599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4556 " "Peak virtual memory: 4556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639278707773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 12 11:11:47 2021 " "Processing ended: Sun Dec 12 11:11:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639278707773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639278707773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639278707773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1639278707773 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1639278708327 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1639278708654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639278708655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 12 11:11:48 2021 " "Processing started: Sun Dec 12 11:11:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639278708655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1639278708655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta EDA1 -c EDA1 " "Command: quartus_sta EDA1 -c EDA1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1639278708655 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1639278708711 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1639278708776 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1639278708776 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1639278708807 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1639278708807 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "26 " "TimeQuest Timing Analyzer is analyzing 26 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1639278708888 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EDA1.sdc " "Synopsys Design Constraints File file not found: 'EDA1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1639278708912 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1639278708912 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name a\[0\] a\[0\] " "create_clock -period 1.000 -name a\[0\] a\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639278708913 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name calculator:inst\|cnt_sel\[0\] calculator:inst\|cnt_sel\[0\] " "create_clock -period 1.000 -name calculator:inst\|cnt_sel\[0\] calculator:inst\|cnt_sel\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639278708913 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639278708913 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name calculator:inst\|flag calculator:inst\|flag " "create_clock -period 1.000 -name calculator:inst\|flag calculator:inst\|flag" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639278708913 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name calculator:inst\|data\[1\] calculator:inst\|data\[1\] " "create_clock -period 1.000 -name calculator:inst\|data\[1\] calculator:inst\|data\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639278708913 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1639278708913 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Add1~0  from: dataa  to: combout " "Cell: inst\|Add1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639278708997 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Add1~2  from: cin  to: combout " "Cell: inst\|Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639278708997 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Add1~4  from: cin  to: combout " "Cell: inst\|Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639278708997 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Add1~6  from: cin  to: combout " "Cell: inst\|Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639278708997 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1639278708997 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1639278708998 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1639278708999 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1639278708999 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1639278709004 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1639278709016 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1639278709016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.898 " "Worst-case setup slack is -8.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.898       -44.615 calculator:inst\|cnt_sel\[0\]  " "   -8.898       -44.615 calculator:inst\|cnt_sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.507       -54.094 a\[0\]  " "   -6.507       -54.094 a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.945       -35.650 clk  " "   -2.945       -35.650 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.186       -14.902 calculator:inst\|data\[1\]  " "   -2.186       -14.902 calculator:inst\|data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.678        -0.699 calculator:inst\|flag  " "   -0.678        -0.699 calculator:inst\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639278709018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.387 " "Worst-case hold slack is -1.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.387        -9.149 calculator:inst\|data\[1\]  " "   -1.387        -9.149 calculator:inst\|data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.717        -3.796 a\[0\]  " "   -0.717        -3.796 a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.684        -1.754 calculator:inst\|cnt_sel\[0\]  " "   -0.684        -1.754 calculator:inst\|cnt_sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.034        -0.035 calculator:inst\|flag  " "   -0.034        -0.035 calculator:inst\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709020 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.621         0.000 clk  " "    0.621         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709020 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639278709020 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1639278709022 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1639278709023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -23.818 clk  " "   -3.000       -23.818 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 a\[0\]  " "   -3.000        -3.000 a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -4.461 calculator:inst\|flag  " "   -1.487        -4.461 calculator:inst\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.249         0.000 calculator:inst\|cnt_sel\[0\]  " "    0.249         0.000 calculator:inst\|cnt_sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455         0.000 calculator:inst\|data\[1\]  " "    0.455         0.000 calculator:inst\|data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639278709024 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1639278709088 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1639278709102 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1639278709368 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Add1~0  from: dataa  to: combout " "Cell: inst\|Add1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709394 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Add1~2  from: cin  to: combout " "Cell: inst\|Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709394 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Add1~4  from: cin  to: combout " "Cell: inst\|Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709394 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Add1~6  from: cin  to: combout " "Cell: inst\|Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709394 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1639278709394 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709395 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1639278709403 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1639278709403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.264 " "Worst-case setup slack is -8.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.264       -42.431 calculator:inst\|cnt_sel\[0\]  " "   -8.264       -42.431 calculator:inst\|cnt_sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.185       -51.117 a\[0\]  " "   -6.185       -51.117 a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.669       -32.146 clk  " "   -2.669       -32.146 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.973       -13.441 calculator:inst\|data\[1\]  " "   -1.973       -13.441 calculator:inst\|data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.532        -0.532 calculator:inst\|flag  " "   -0.532        -0.532 calculator:inst\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639278709405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.296 " "Worst-case hold slack is -1.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.296        -8.516 calculator:inst\|data\[1\]  " "   -1.296        -8.516 calculator:inst\|data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.680        -3.725 a\[0\]  " "   -0.680        -3.725 a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.464        -1.138 calculator:inst\|cnt_sel\[0\]  " "   -0.464        -1.138 calculator:inst\|cnt_sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.033        -0.041 calculator:inst\|flag  " "   -0.033        -0.041 calculator:inst\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.572         0.000 clk  " "    0.572         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639278709409 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1639278709413 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1639278709416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -23.818 clk  " "   -3.000       -23.818 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 a\[0\]  " "   -3.000        -3.000 a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -4.461 calculator:inst\|flag  " "   -1.487        -4.461 calculator:inst\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189         0.000 calculator:inst\|cnt_sel\[0\]  " "    0.189         0.000 calculator:inst\|cnt_sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 calculator:inst\|data\[1\]  " "    0.402         0.000 calculator:inst\|data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639278709419 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1639278709504 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Add1~0  from: dataa  to: combout " "Cell: inst\|Add1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Add1~2  from: cin  to: combout " "Cell: inst\|Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Add1~4  from: cin  to: combout " "Cell: inst\|Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709558 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|Add1~6  from: cin  to: combout " "Cell: inst\|Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709558 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1639278709558 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709559 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1639278709560 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1639278709560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.357 " "Worst-case setup slack is -3.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.357       -13.052 calculator:inst\|cnt_sel\[0\]  " "   -3.357       -13.052 calculator:inst\|cnt_sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.383       -19.303 a\[0\]  " "   -2.383       -19.303 a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.709        -4.883 calculator:inst\|data\[1\]  " "   -0.709        -4.883 calculator:inst\|data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.642        -6.786 clk  " "   -0.642        -6.786 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149         0.000 calculator:inst\|flag  " "    0.149         0.000 calculator:inst\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639278709564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.565 " "Worst-case hold slack is -0.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.565        -3.665 a\[0\]  " "   -0.565        -3.665 a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.553        -3.685 calculator:inst\|data\[1\]  " "   -0.553        -3.685 calculator:inst\|data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.531        -2.012 calculator:inst\|cnt_sel\[0\]  " "   -0.531        -2.012 calculator:inst\|cnt_sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.031        -0.049 calculator:inst\|flag  " "   -0.031        -0.049 calculator:inst\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259         0.000 clk  " "    0.259         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639278709570 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1639278709574 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1639278709578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -18.074 clk  " "   -3.000       -18.074 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 a\[0\]  " "   -3.000        -3.000 a\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -3.000 calculator:inst\|flag  " "   -1.000        -3.000 calculator:inst\|flag " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451         0.000 calculator:inst\|data\[1\]  " "    0.451         0.000 calculator:inst\|data\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456         0.000 calculator:inst\|cnt_sel\[0\]  " "    0.456         0.000 calculator:inst\|cnt_sel\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1639278709582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1639278709582 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1639278709786 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1639278709786 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639278709849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 12 11:11:49 2021 " "Processing ended: Sun Dec 12 11:11:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639278709849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639278709849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639278709849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639278709849 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1639278710665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639278710665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 12 11:11:50 2021 " "Processing started: Sun Dec 12 11:11:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639278710665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1639278710665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off EDA1 -c EDA1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off EDA1 -c EDA1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1639278710665 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EDA1_8_1200mv_85c_slow.vho D:/altera/13.0/EDA1/simulation/modelsim/ simulation " "Generated file EDA1_8_1200mv_85c_slow.vho in folder \"D:/altera/13.0/EDA1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639278710897 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EDA1_8_1200mv_0c_slow.vho D:/altera/13.0/EDA1/simulation/modelsim/ simulation " "Generated file EDA1_8_1200mv_0c_slow.vho in folder \"D:/altera/13.0/EDA1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639278710928 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EDA1_min_1200mv_0c_fast.vho D:/altera/13.0/EDA1/simulation/modelsim/ simulation " "Generated file EDA1_min_1200mv_0c_fast.vho in folder \"D:/altera/13.0/EDA1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639278710961 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EDA1.vho D:/altera/13.0/EDA1/simulation/modelsim/ simulation " "Generated file EDA1.vho in folder \"D:/altera/13.0/EDA1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639278710992 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EDA1_8_1200mv_85c_vhd_slow.sdo D:/altera/13.0/EDA1/simulation/modelsim/ simulation " "Generated file EDA1_8_1200mv_85c_vhd_slow.sdo in folder \"D:/altera/13.0/EDA1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639278711016 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EDA1_8_1200mv_0c_vhd_slow.sdo D:/altera/13.0/EDA1/simulation/modelsim/ simulation " "Generated file EDA1_8_1200mv_0c_vhd_slow.sdo in folder \"D:/altera/13.0/EDA1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639278711041 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EDA1_min_1200mv_0c_vhd_fast.sdo D:/altera/13.0/EDA1/simulation/modelsim/ simulation " "Generated file EDA1_min_1200mv_0c_vhd_fast.sdo in folder \"D:/altera/13.0/EDA1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639278711068 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EDA1_vhd.sdo D:/altera/13.0/EDA1/simulation/modelsim/ simulation " "Generated file EDA1_vhd.sdo in folder \"D:/altera/13.0/EDA1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639278711095 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4526 " "Peak virtual memory: 4526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639278711120 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 12 11:11:51 2021 " "Processing ended: Sun Dec 12 11:11:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639278711120 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639278711120 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639278711120 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639278711120 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 87 s " "Quartus II Full Compilation was successful. 0 errors, 87 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639278711695 ""}
