{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 16:48:30 2024 " "Info: Processing started: Thu May 30 16:48:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test.v(121) " "Warning (10273): Verilog HDL warning at test.v(121): extended using \"x\" or \"z\"" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 121 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "test.v(362) " "Warning (10268): Verilog HDL information at test.v(362): always construct contains both blocking and non-blocking assignments" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 362 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 16 16 " "Info: Found 16 design units, including 16 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Info: Found entity 1: test" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Datapath_Multi_cycle_Processor " "Info: Found entity 2: Datapath_Multi_cycle_Processor" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 Program_Counter " "Info: Found entity 3: Program_Counter" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 59 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 Data_Memory " "Info: Found entity 4: Data_Memory" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 72 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 Register_File " "Info: Found entity 5: Register_File" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 133 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 alu " "Info: Found entity 6: alu" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 188 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 holding_reg " "Info: Found entity 7: holding_reg" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 221 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 concate " "Info: Found entity 8: concate" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 248 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 Sign_Extension " "Info: Found entity 9: Sign_Extension" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 255 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 shift_left_2 " "Info: Found entity 10: shift_left_2" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 262 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 shift_left_2_28bit " "Info: Found entity 11: shift_left_2_28bit" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 269 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 Mux_5_bit " "Info: Found entity 12: Mux_5_bit" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 275 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 Mux_32_bit " "Info: Found entity 13: Mux_32_bit" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 283 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 Mux4_32_bit " "Info: Found entity 14: Mux4_32_bit" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 291 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 controller " "Info: Found entity 15: controller" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 300 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 ALU_Control " "Info: Found entity 16: ALU_Control" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 652 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "LEDG test.v(1) " "Error (10161): Verilog HDL error at test.v(1): object \"LEDG\" is not declared" {  } { { "test.v" "" { Text "D:/Year 3/Semester 2/DSD/lab/week7/test/test.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Year 3/Semester 2/DSD/lab/week7/test/test.map.smsg " "Info: Generated suppressed messages file D:/Year 3/Semester 2/DSD/lab/week7/test/test.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Error: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 30 16:48:31 2024 " "Error: Processing ended: Thu May 30 16:48:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
