do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:23:51 on Aug 01,2024
# vlog -reportprogress 300 -f compile_verilog 
# -- Compiling module adder
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChipData
# -- Compiling module Memoria32
# -- Compiling module Memoria32Data
# -- Compiling package Pipe_Buf_Reg_PKG
# -- Compiling module RegFile
# -- Compiling module alu
# -- Compiling module ALUController
# -- Compiling module BranchUnit
# -- Compiling module Controller
# -- Compiling module flopr
# -- Compiling module ForwardingUnit
# -- Compiling module HazardDetection
# -- Compiling module imm_Gen
# -- Compiling module mux2
# -- Compiling module mux4
# -- Compiling module datamemory
# -- Compiling module instructionmemory
# -- Compiling package Datapath_sv_unit
# -- Importing package Pipe_Buf_Reg_PKG
# -- Compiling module Datapath
# -- Compiling module riscv
# -- Compiling module tb_top
# 
# Top level modules:
# 	tb_top
# End time: 21:23:51 on Aug 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui -L altera_mf_ver work.tb_top 
# Start time: 21:23:51 on Aug 01,2024
# Loading sv_std.std
# Loading work.tb_top
# Loading work.riscv
# Loading work.Controller
# Loading work.ALUController
# Loading work.Pipe_Buf_Reg_PKG
# Loading work.Datapath_sv_unit
# Loading work.Datapath
# Loading work.adder
# Loading work.mux2
# Loading work.flopr
# Loading work.instructionmemory
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.HazardDetection
# Loading work.RegFile
# Loading work.imm_Gen
# Loading work.ForwardingUnit
# Loading work.mux4
# Loading work.alu
# Loading work.BranchUnit
# Loading work.datamemory
# Loading work.Memoria32Data
# Loading work.ramOnChipData
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'alu_module'.  Expected 5, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/alu_module File: ./../design/Datapath.sv Line: 214
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'isImmediate'. The port definition is at: ./../design/alu.sv(11).
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/riscV/dp/alu_module File: ./../design/Datapath.sv Line: 214
# ** Warning: (vsim-3722) ./../design/Datapath.sv(214): [TFMPC] - Missing connection for port 'ALUResult'.
# hexadecimal
# unsigned
# hexadecimal
# unsigned
# unsigned
# unsigned
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# hexadecimal
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.instr_mem.meminst.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: tb_top.riscV.dp.data_mem.mem32.memBlock3.altsyncram_component.m_default.altsyncram_inst
#                   45: Register [ 0] written with value: [xxxxxxxx] | [         x]
# 
#                   55: Register [ 1] written with value: [xxxxxxxx] | [         x]
# 
#                   65: Register [ 2] written with value: [xxxxxxxx] | [         x]
# 
#                   75: Register [ 3] written with value: [xxxxxxxx] | [         x]
# 
#                   85: Register [ 4] written with value: [xxxxxxxx] | [         x]
# 
#                   95: Register [ 6] written with value: [xxxxxxxx] | [         x]
# 
#                  105: Register [ 4] written with value: [xxxxxxxx] | [         x]
# 
#                  115: Register [ 5] written with value: [xxxxxxxx] | [         x]
# 
#                  125: Register [18] written with value: [xxxxxxxx] | [         x]
# 
#                  135: Register [19] written with value: [xxxxxxxx] | [         x]
# 
#                  145: Register [20] written with value: [xxxxxxxx] | [         x]
# 
#                  155: Register [21] written with value: [xxxxxxxx] | [         x]
# 
#                  165: Register [22] written with value: [xxxxxxxx] | [         x]
# 
#                  175: Register [23] written with value: [xxxxxxxx] | [         x]
# 
#                  185: Register [24] written with value: [xxxxxxxx] | [         x]
# 
#                  195: Register [25] written with value: [xxxxxxxx] | [         x]
# 
#                  205: Register [26] written with value: [xxxxxxxx] | [         x]
# 
#                  215: Register [ 5] written with value: [xxxxxxxx] | [         x]
# 
#                  225: Register [27] written with value: [xxxxxxxx] | [         x]
# 
#                  235: Register [28] written with value: [xxxxxxxx] | [         x]
# 
#                  245: Register [29] written with value: [xxxxxxxx] | [         x]
# 
#                  255: Register [30] written with value: [xxxxxxxx] | [         x]
# 
#                  265: Register [31] written with value: [xxxxxxxx] | [         x]
# 
#                  275: Register [ 6] written with value: [xxxxxxxx] | [         x]
# 
#                  285: Register [ 7] written with value: [xxxxxxxx] | [         x]
# 
#                  295: Register [ 8] written with value: [xxxxxxxx] | [         x]
# 
#                  305: Register [ 9] written with value: [xxxxxxxx] | [         x]
# 
# ** Note: $stop    : ./tb_top.sv(43)
#    Time: 510 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at ./tb_top.sv line 43
