

================================================================
== Vivado HLS Report for 'subconv_1x1_4_p'
================================================================
* Date:           Sun Dec 16 05:15:59 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       add_adding_engine
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.72|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  116784|  116784|  116784|  116784|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1             |    1537|    1537|         3|          1|          1|  1536|    yes   |
        |- Loop 2             |  113704|  113704|     28426|          -|          -|     4|    no    |
        | + Loop 2.1          |   28424|   28424|      7106|          -|          -|     4|    no    |
        |  ++ Loop 2.1.1      |    7104|    7104|        74|          -|          -|    96|    no    |
        |   +++ Loop 2.1.1.1  |      72|      72|         6|          -|          -|    12|    no    |
        |- Loop 3             |    1538|    1538|         4|          1|          1|  1536|    yes   |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 19
* Pipeline: 2
  Pipeline-0: II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1: II = 1, D = 4, States = { 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten7)
	3  / (!exitcond_flatten7)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / true
6 --> 
	7  / (!exitcond2)
	15  / (exitcond2)
7 --> 
	8  / (!exitcond3)
	6  / (exitcond3)
8 --> 
	9  / (!exitcond4)
	7  / (exitcond4)
9 --> 
	10  / (!exitcond5)
	8  / (exitcond5)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	9  / true
15 --> 
	19  / (exitcond_flatten9)
	16  / (!exitcond_flatten9)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	15  / true
19 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_20 (19)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:856
:0  br label %.preheader55


 <State 2>: 5.95ns
ST_2: indvar_flatten7 (21)  [1/1] 0.00ns
.preheader55:0  %indvar_flatten7 = phi i11 [ 0, %0 ], [ %indvar_flatten_next7, %1 ]

ST_2: co (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader55:1  %co = phi i7 [ 0, %0 ], [ %tmp_mid2_v, %1 ]

ST_2: indvar_flatten (23)  [1/1] 0.00ns
.preheader55:2  %indvar_flatten = phi i6 [ 0, %0 ], [ %indvar_flatten_next, %1 ]

ST_2: h (24)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader55:3  %h = phi i3 [ 1, %0 ], [ %tmp_178_mid2, %1 ]

ST_2: w (25)  [1/1] 0.00ns
.preheader55:4  %w = phi i3 [ 1, %0 ], [ %w_13, %1 ]

ST_2: exitcond_flatten7 (26)  [1/1] 2.94ns
.preheader55:5  %exitcond_flatten7 = icmp eq i11 %indvar_flatten7, -512

ST_2: indvar_flatten_next7 (27)  [1/1] 2.33ns
.preheader55:6  %indvar_flatten_next7 = add i11 %indvar_flatten7, 1

ST_2: StgValue_28 (28)  [1/1] 0.00ns
.preheader55:7  br i1 %exitcond_flatten7, label %.preheader54.preheader, label %.preheader56.preheader

ST_2: co_13 (30)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:856
.preheader56.preheader:0  %co_13 = add i7 1, %co

ST_2: exitcond_flatten (32)  [1/1] 3.88ns
.preheader56.preheader:2  %exitcond_flatten = icmp eq i6 %indvar_flatten, 16

ST_2: tmp_mid2_v (34)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader56.preheader:4  %tmp_mid2_v = select i1 %exitcond_flatten, i7 %co_13, i7 %co

ST_2: tmp_339 (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader56.preheader:6  %tmp_339 = trunc i7 %tmp_mid2_v to i3

ST_2: newIndex2_mid2_v (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader56.preheader:7  %newIndex2_mid2_v = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %tmp_mid2_v, i32 3, i32 6)

ST_2: indvar_flatten_op (100)  [1/1] 2.31ns
:2  %indvar_flatten_op = add i6 %indvar_flatten, 1

ST_2: indvar_flatten_next (101)  [1/1] 2.07ns
:3  %indvar_flatten_next = select i1 %exitcond_flatten, i6 1, i6 %indvar_flatten_op


 <State 3>: 8.72ns
ST_3: h_mid (33)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader56.preheader:3  %h_mid = select i1 %exitcond_flatten, i3 1, i3 %h

ST_3: tmp_mid2 (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader56.preheader:5  %tmp_mid2 = zext i7 %tmp_mid2_v to i64

ST_3: tmp (38)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader56.preheader:8  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %newIndex2_mid2_v, i3 0)

ST_3: p_shl2_cast (39)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader56.preheader:9  %p_shl2_cast = zext i7 %tmp to i8

ST_3: tmp_s (40)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader56.preheader:10  %tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %newIndex2_mid2_v, i1 false)

ST_3: p_shl3_cast (41)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader56.preheader:11  %p_shl3_cast = zext i5 %tmp_s to i8

ST_3: tmp_264 (42)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader56.preheader:12  %tmp_264 = sub i8 %p_shl2_cast, %p_shl3_cast

ST_3: tmp_292_cast (43)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader56.preheader:13  %tmp_292_cast = sext i8 %tmp_264 to i9

ST_3: not_exitcond_flatten (44)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:858 (grouped into LUT with out node exitcond14_mid)
.preheader56.preheader:14  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

ST_3: exitcond (45)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:858
.preheader56.preheader:15  %exitcond = icmp eq i3 %w, -3

ST_3: exitcond14_mid (46)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:858 (out node of the LUT)
.preheader56.preheader:16  %exitcond14_mid = and i1 %exitcond, %not_exitcond_flatten

ST_3: h_13 (47)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:857
.preheader56.preheader:17  %h_13 = add i3 1, %h_mid

ST_3: tmp_265 (48)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:858 (grouped into LUT with out node w_mid2)
.preheader56.preheader:18  %tmp_265 = or i1 %exitcond14_mid, %exitcond_flatten

ST_3: w_mid2 (49)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:858 (out node of the LUT)
.preheader56.preheader:19  %w_mid2 = select i1 %tmp_265, i3 1, i3 %w

ST_3: tmp_178_mid2 (50)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader56.preheader:20  %tmp_178_mid2 = select i1 %exitcond14_mid, i3 %h_13, i3 %h_mid

ST_3: tmp_178_mid2_cast (51)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader56.preheader:21  %tmp_178_mid2_cast = zext i3 %tmp_178_mid2 to i9

ST_3: tmp_266 (52)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader56.preheader:22  %tmp_266 = add i9 %tmp_178_mid2_cast, %tmp_292_cast

ST_3: tmp_340 (53)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader56.preheader:23  %tmp_340 = trunc i9 %tmp_266 to i7

ST_3: tmp_27 (57)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:858
.preheader56.preheader:27  %tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str17)

ST_3: bias_V_addr (70)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader56.preheader:40  %bias_V_addr = getelementptr [96 x i8]* %bias_V, i64 0, i64 %tmp_mid2

ST_3: bias_V_load (71)  [2/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader56.preheader:41  %bias_V_load = load i8* %bias_V_addr, align 1

ST_3: StgValue_57 (72)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader56.preheader:42  switch i3 %tmp_339, label %branch15 [
    i3 0, label %branch8
    i3 1, label %branch9
    i3 2, label %branch10
    i3 3, label %branch11
    i3 -4, label %branch12
    i3 -3, label %branch13
    i3 -2, label %branch14
  ]

ST_3: empty (98)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:861
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str17, i32 %tmp_27)

ST_3: w_13 (99)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:858
:1  %w_13 = add i3 %w_mid2, 1

ST_3: StgValue_60 (102)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:858
:4  br label %.preheader55


 <State 4>: 6.98ns
ST_4: empty_97 (31)  [1/1] 0.00ns
.preheader56.preheader:1  %empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)

ST_4: p_shl_cast (54)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader56.preheader:24  %p_shl_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_340, i3 0)

ST_4: p_shl1_cast (55)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader56.preheader:25  %p_shl1_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_266, i1 false)

ST_4: tmp_267 (56)  [1/1] 1.86ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader56.preheader:26  %tmp_267 = sub i10 %p_shl_cast, %p_shl1_cast

ST_4: StgValue_65 (58)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:859
.preheader56.preheader:28  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_4: tmp_176_cast (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader56.preheader:29  %tmp_176_cast = zext i3 %w_mid2 to i10

ST_4: tmp_268 (60)  [1/1] 1.86ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader56.preheader:30  %tmp_268 = add i10 %tmp_176_cast, %tmp_267

ST_4: tmp_298_cast (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader56.preheader:31  %tmp_298_cast = zext i10 %tmp_268 to i64

ST_4: buffer1_1_96_4x4_p_V (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader56.preheader:32  %buffer1_1_96_4x4_p_V = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_3, i64 0, i64 %tmp_298_cast

ST_4: buffer1_1_96_4x4_p_V_16 (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader56.preheader:33  %buffer1_1_96_4x4_p_V_16 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_1, i64 0, i64 %tmp_298_cast

ST_4: buffer1_1_96_4x4_p_V_17 (64)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader56.preheader:34  %buffer1_1_96_4x4_p_V_17 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_4, i64 0, i64 %tmp_298_cast

ST_4: buffer1_1_96_4x4_p_V_18 (65)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader56.preheader:35  %buffer1_1_96_4x4_p_V_18 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_7, i64 0, i64 %tmp_298_cast

ST_4: buffer1_1_96_4x4_p_V_19 (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader56.preheader:36  %buffer1_1_96_4x4_p_V_19 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_5, i64 0, i64 %tmp_298_cast

ST_4: buffer1_1_96_4x4_p_V_20 (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader56.preheader:37  %buffer1_1_96_4x4_p_V_20 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_6, i64 0, i64 %tmp_298_cast

ST_4: buffer1_1_96_4x4_p_V_21 (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader56.preheader:38  %buffer1_1_96_4x4_p_V_21 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_8, i64 0, i64 %tmp_298_cast

ST_4: buffer1_1_96_4x4_p_V_22 (69)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader56.preheader:39  %buffer1_1_96_4x4_p_V_22 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_2, i64 0, i64 %tmp_298_cast

ST_4: bias_V_load (71)  [1/2] 2.30ns  loc: acceleartor_hls_padding/components.cpp:860
.preheader56.preheader:41  %bias_V_load = load i8* %bias_V_addr, align 1

ST_4: StgValue_78 (74)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:860
branch14:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_20, align 1

ST_4: StgValue_79 (75)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:860
branch14:1  br label %1

ST_4: StgValue_80 (77)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:860
branch13:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_19, align 1

ST_4: StgValue_81 (78)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:860
branch13:1  br label %1

ST_4: StgValue_82 (80)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:860
branch12:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_17, align 1

ST_4: StgValue_83 (81)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:860
branch12:1  br label %1

ST_4: StgValue_84 (83)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:860
branch11:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V, align 1

ST_4: StgValue_85 (84)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:860
branch11:1  br label %1

ST_4: StgValue_86 (86)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:860
branch10:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_22, align 1

ST_4: StgValue_87 (87)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:860
branch10:1  br label %1

ST_4: StgValue_88 (89)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:860
branch9:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_16, align 1

ST_4: StgValue_89 (90)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:860
branch9:1  br label %1

ST_4: StgValue_90 (92)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:860
branch8:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_21, align 1

ST_4: StgValue_91 (93)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:860
branch8:1  br label %1

ST_4: StgValue_92 (95)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:860
branch15:0  store i8 %bias_V_load, i8* %buffer1_1_96_4x4_p_V_18, align 1

ST_4: StgValue_93 (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:860
branch15:1  br label %1


 <State 5>: 1.59ns
ST_5: StgValue_94 (104)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:866
.preheader54.preheader:0  br label %.preheader54


 <State 6>: 2.07ns
ST_6: h1 (106)  [1/1] 0.00ns
.preheader54:0  %h1 = phi i3 [ %h_4, %3 ], [ 1, %.preheader54.preheader ]

ST_6: exitcond2 (107)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:866
.preheader54:1  %exitcond2 = icmp eq i3 %h1, -3

ST_6: empty_98 (108)  [1/1] 0.00ns
.preheader54:2  %empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_6: StgValue_98 (109)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:866
.preheader54:3  br i1 %exitcond2, label %.preheader.preheader, label %.preheader53.preheader

ST_6: tmp_cast3 (111)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:867
.preheader53.preheader:0  %tmp_cast3 = zext i3 %h1 to i9

ST_6: tmp_cast (112)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:867
.preheader53.preheader:1  %tmp_cast = zext i3 %h1 to i12

ST_6: StgValue_101 (113)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:867
.preheader53.preheader:2  br label %.preheader53

ST_6: StgValue_102 (522)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:878
.preheader.preheader:0  br label %.preheader


 <State 7>: 2.26ns
ST_7: w2 (115)  [1/1] 0.00ns
.preheader53:0  %w2 = phi i3 [ %w_14, %2 ], [ 1, %.preheader53.preheader ]

ST_7: exitcond3 (116)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:867
.preheader53:1  %exitcond3 = icmp eq i3 %w2, -3

ST_7: empty_99 (117)  [1/1] 0.00ns
.preheader53:2  %empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_7: StgValue_106 (118)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:867
.preheader53:3  br i1 %exitcond3, label %3, label %.preheader52.preheader

ST_7: tmp_179_cast1 (120)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:868
.preheader52.preheader:0  %tmp_179_cast1 = zext i3 %w2 to i10

ST_7: tmp_179_cast (121)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:868
.preheader52.preheader:1  %tmp_179_cast = zext i3 %w2 to i13

ST_7: StgValue_109 (122)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:868
.preheader52.preheader:2  br label %.preheader52

ST_7: h_4 (519)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:866
:0  %h_4 = add i3 %h1, 1

ST_7: StgValue_111 (520)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:866
:1  br label %.preheader54


 <State 8>: 8.46ns
ST_8: ci (124)  [1/1] 0.00ns
.preheader52:0  %ci = phi i7 [ 0, %.preheader52.preheader ], [ %ci_3, %.preheader52.loopexit ]

ST_8: exitcond4 (125)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:868
.preheader52:1  %exitcond4 = icmp eq i7 %ci, -32

ST_8: empty_100 (126)  [1/1] 0.00ns
.preheader52:2  %empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)

ST_8: ci_3 (127)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:868
.preheader52:3  %ci_3 = add i7 %ci, 1

ST_8: StgValue_116 (128)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:868
.preheader52:4  br i1 %exitcond4, label %2, label %.preheader51.preheader

ST_8: tmp_182_cast (130)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:868
.preheader51.preheader:0  %tmp_182_cast = zext i7 %ci to i12

ST_8: tmp_276 (131)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:868
.preheader51.preheader:1  %tmp_276 = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %ci, i3 0)

ST_8: p_shl6_cast (132)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:868
.preheader51.preheader:2  %p_shl6_cast = zext i10 %tmp_276 to i11

ST_8: tmp_277 (133)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:868
.preheader51.preheader:3  %tmp_277 = call i8 @_ssdm_op_BitConcatenate.i8.i7.i1(i7 %ci, i1 false)

ST_8: p_shl7_cast (134)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
.preheader51.preheader:4  %p_shl7_cast = zext i8 %tmp_277 to i11

ST_8: tmp_278 (135)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:871
.preheader51.preheader:5  %tmp_278 = sub i11 %p_shl6_cast, %p_shl7_cast

ST_8: tmp_310_cast (136)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
.preheader51.preheader:6  %tmp_310_cast = sext i11 %tmp_278 to i12

ST_8: tmp_279 (137)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:871
.preheader51.preheader:7  %tmp_279 = add i12 %tmp_cast, %tmp_310_cast

ST_8: tmp_344 (138)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
.preheader51.preheader:8  %tmp_344 = trunc i12 %tmp_279 to i10

ST_8: p_shl4_cast (139)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
.preheader51.preheader:9  %p_shl4_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_344, i3 0)

ST_8: p_shl5_cast (140)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
.preheader51.preheader:10  %p_shl5_cast = call i13 @_ssdm_op_BitConcatenate.i13.i12.i1(i12 %tmp_279, i1 false)

ST_8: tmp_280 (141)  [1/1] 1.91ns  loc: acceleartor_hls_padding/components.cpp:871
.preheader51.preheader:11  %tmp_280 = sub i13 %p_shl4_cast, %p_shl5_cast

ST_8: tmp_281 (142)  [1/1] 1.91ns  loc: acceleartor_hls_padding/components.cpp:871
.preheader51.preheader:12  %tmp_281 = add i13 %tmp_179_cast, %tmp_280

ST_8: tmp_315_cast (143)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
.preheader51.preheader:13  %tmp_315_cast = zext i13 %tmp_281 to i64

ST_8: input_V_addr (144)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
.preheader51.preheader:14  %input_V_addr = getelementptr [3456 x i8]* %input_V, i64 0, i64 %tmp_315_cast

ST_8: StgValue_132 (145)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:869
.preheader51.preheader:15  br label %.preheader51.0

ST_8: w_14 (516)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:867
:0  %w_14 = add i3 %w2, 1

ST_8: StgValue_134 (517)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:867
:1  br label %.preheader53


 <State 9>: 8.36ns
ST_9: co3 (147)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:869
.preheader51.0:0  %co3 = phi i7 [ %co_15_7, %_ifconv ], [ 0, %.preheader51.preheader ]

ST_9: empty_101 (148)  [1/1] 0.00ns
.preheader51.0:1  %empty_101 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

ST_9: exitcond5 (149)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:869
.preheader51.0:2  %exitcond5 = icmp eq i7 %co3, -32

ST_9: StgValue_138 (150)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:869
.preheader51.0:3  br i1 %exitcond5, label %.preheader52.loopexit, label %_ifconv

ST_9: newIndex5 (152)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:869
_ifconv:0  %newIndex5 = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %co3, i32 3, i32 6)

ST_9: tmp_282 (153)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:869
_ifconv:1  %tmp_282 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %newIndex5, i7 0)

ST_9: p_shl12_cast (154)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:869
_ifconv:2  %p_shl12_cast = zext i11 %tmp_282 to i12

ST_9: tmp_283 (155)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:869
_ifconv:3  %tmp_283 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %newIndex5, i5 0)

ST_9: p_shl13_cast (156)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:869
_ifconv:4  %p_shl13_cast = zext i9 %tmp_283 to i12

ST_9: tmp_284 (157)  [1/1] 1.89ns  loc: acceleartor_hls_padding/components.cpp:869
_ifconv:5  %tmp_284 = sub i12 %p_shl12_cast, %p_shl13_cast

ST_9: tmp_285 (158)  [1/1] 1.89ns  loc: acceleartor_hls_padding/components.cpp:868
_ifconv:6  %tmp_285 = add i12 %tmp_182_cast, %tmp_284

ST_9: tmp_319_cast (159)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:868
_ifconv:7  %tmp_319_cast = sext i12 %tmp_285 to i64

ST_9: weight_0_V_addr (160)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:868
_ifconv:8  %weight_0_V_addr = getelementptr [1152 x i8]* %weight_0_V, i64 0, i64 %tmp_319_cast

ST_9: weight_1_V_addr (161)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:868
_ifconv:9  %weight_1_V_addr = getelementptr [1152 x i8]* %weight_1_V, i64 0, i64 %tmp_319_cast

ST_9: weight_2_V_addr (162)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:868
_ifconv:10  %weight_2_V_addr = getelementptr [1152 x i8]* %weight_2_V, i64 0, i64 %tmp_319_cast

ST_9: weight_3_V_addr (163)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:868
_ifconv:11  %weight_3_V_addr = getelementptr [1152 x i8]* %weight_3_V, i64 0, i64 %tmp_319_cast

ST_9: weight_4_V_addr (164)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:868
_ifconv:12  %weight_4_V_addr = getelementptr [1152 x i8]* %weight_4_V, i64 0, i64 %tmp_319_cast

ST_9: weight_5_V_addr (165)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:868
_ifconv:13  %weight_5_V_addr = getelementptr [1152 x i8]* %weight_5_V, i64 0, i64 %tmp_319_cast

ST_9: weight_6_V_addr (166)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:868
_ifconv:14  %weight_6_V_addr = getelementptr [1152 x i8]* %weight_6_V, i64 0, i64 %tmp_319_cast

ST_9: weight_7_V_addr (167)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:868
_ifconv:15  %weight_7_V_addr = getelementptr [1152 x i8]* %weight_7_V, i64 0, i64 %tmp_319_cast

ST_9: tmp_286 (168)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:869
_ifconv:16  %tmp_286 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %newIndex5, i3 0)

ST_9: p_shl10_cast (169)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:869
_ifconv:17  %p_shl10_cast = zext i7 %tmp_286 to i8

ST_9: tmp_287 (170)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:869
_ifconv:18  %tmp_287 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %newIndex5, i1 false)

ST_9: p_shl11_cast (171)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:869
_ifconv:19  %p_shl11_cast = zext i5 %tmp_287 to i8

ST_9: tmp_288 (172)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:869
_ifconv:20  %tmp_288 = sub i8 %p_shl10_cast, %p_shl11_cast

ST_9: tmp_322_cast (173)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:869
_ifconv:21  %tmp_322_cast = sext i8 %tmp_288 to i9

ST_9: tmp_289 (174)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:867
_ifconv:22  %tmp_289 = add i9 %tmp_cast3, %tmp_322_cast

ST_9: tmp_345 (175)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:867
_ifconv:23  %tmp_345 = trunc i9 %tmp_289 to i7

ST_9: p_shl8_cast (176)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:867
_ifconv:24  %p_shl8_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_345, i3 0)

ST_9: p_shl9_cast (177)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:867
_ifconv:25  %p_shl9_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_289, i1 false)

ST_9: tmp_290 (178)  [1/1] 1.86ns  loc: acceleartor_hls_padding/components.cpp:867
_ifconv:26  %tmp_290 = sub i10 %p_shl8_cast, %p_shl9_cast

ST_9: tmp_291 (179)  [1/1] 1.86ns  loc: acceleartor_hls_padding/components.cpp:868
_ifconv:27  %tmp_291 = add i10 %tmp_179_cast1, %tmp_290

ST_9: weight_0_V_load (189)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:37  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

ST_9: input_V_load (191)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:39  %input_V_load = load i8* %input_V_addr, align 1

ST_9: weight_1_V_load (231)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:79  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

ST_9: weight_2_V_load (271)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:119  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

ST_9: weight_3_V_load (311)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:159  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

ST_9: weight_4_V_load (351)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:199  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

ST_9: weight_5_V_load (391)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:239  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

ST_9: weight_6_V_load (431)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:279  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

ST_9: weight_7_V_load (471)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:319  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

ST_9: co_15_7 (511)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:869
_ifconv:359  %co_15_7 = add i7 8, %co3

ST_9: StgValue_177 (514)  [1/1] 0.00ns
.preheader52.loopexit:0  br label %.preheader52


 <State 10>: 3.25ns
ST_10: tmp_327_cast (180)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:868
_ifconv:28  %tmp_327_cast = zext i10 %tmp_291 to i64

ST_10: buffer1_1_96_4x4_p_V_23 (181)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:868
_ifconv:29  %buffer1_1_96_4x4_p_V_23 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_3, i64 0, i64 %tmp_327_cast

ST_10: buffer1_1_96_4x4_p_V_24 (182)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:868
_ifconv:30  %buffer1_1_96_4x4_p_V_24 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_1, i64 0, i64 %tmp_327_cast

ST_10: buffer1_1_96_4x4_p_V_25 (183)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:868
_ifconv:31  %buffer1_1_96_4x4_p_V_25 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_4, i64 0, i64 %tmp_327_cast

ST_10: buffer1_1_96_4x4_p_V_26 (184)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:868
_ifconv:32  %buffer1_1_96_4x4_p_V_26 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_7, i64 0, i64 %tmp_327_cast

ST_10: buffer1_1_96_4x4_p_V_27 (185)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:868
_ifconv:33  %buffer1_1_96_4x4_p_V_27 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_5, i64 0, i64 %tmp_327_cast

ST_10: buffer1_1_96_4x4_p_V_28 (186)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:868
_ifconv:34  %buffer1_1_96_4x4_p_V_28 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_6, i64 0, i64 %tmp_327_cast

ST_10: buffer1_1_96_4x4_p_V_29 (187)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:868
_ifconv:35  %buffer1_1_96_4x4_p_V_29 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_8, i64 0, i64 %tmp_327_cast

ST_10: buffer1_1_96_4x4_p_V_30 (188)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:868
_ifconv:36  %buffer1_1_96_4x4_p_V_30 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_2, i64 0, i64 %tmp_327_cast

ST_10: weight_0_V_load (189)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:37  %weight_0_V_load = load i8* %weight_0_V_addr, align 1

ST_10: input_V_load (191)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:39  %input_V_load = load i8* %input_V_addr, align 1

ST_10: buffer1_1_96_4x4_p_V_31 (194)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:42  %buffer1_1_96_4x4_p_V_31 = load i8* %buffer1_1_96_4x4_p_V_29, align 1

ST_10: weight_1_V_load (231)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:79  %weight_1_V_load = load i8* %weight_1_V_addr, align 1

ST_10: buffer1_1_96_4x4_p_V_32 (234)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:82  %buffer1_1_96_4x4_p_V_32 = load i8* %buffer1_1_96_4x4_p_V_24, align 1

ST_10: weight_2_V_load (271)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:119  %weight_2_V_load = load i8* %weight_2_V_addr, align 1

ST_10: buffer1_1_96_4x4_p_V_33 (274)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:122  %buffer1_1_96_4x4_p_V_33 = load i8* %buffer1_1_96_4x4_p_V_30, align 1

ST_10: weight_3_V_load (311)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:159  %weight_3_V_load = load i8* %weight_3_V_addr, align 1

ST_10: buffer1_1_96_4x4_p_V_34 (314)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:162  %buffer1_1_96_4x4_p_V_34 = load i8* %buffer1_1_96_4x4_p_V_23, align 1

ST_10: weight_4_V_load (351)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:199  %weight_4_V_load = load i8* %weight_4_V_addr, align 1

ST_10: buffer1_1_96_4x4_p_V_35 (354)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:202  %buffer1_1_96_4x4_p_V_35 = load i8* %buffer1_1_96_4x4_p_V_25, align 1

ST_10: weight_5_V_load (391)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:239  %weight_5_V_load = load i8* %weight_5_V_addr, align 1

ST_10: buffer1_1_96_4x4_p_V_36 (394)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:242  %buffer1_1_96_4x4_p_V_36 = load i8* %buffer1_1_96_4x4_p_V_27, align 1

ST_10: weight_6_V_load (431)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:279  %weight_6_V_load = load i8* %weight_6_V_addr, align 1

ST_10: buffer1_1_96_4x4_p_V_37 (434)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:282  %buffer1_1_96_4x4_p_V_37 = load i8* %buffer1_1_96_4x4_p_V_28, align 1

ST_10: weight_7_V_load (471)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:319  %weight_7_V_load = load i8* %weight_7_V_addr, align 1

ST_10: buffer1_1_96_4x4_p_V_38 (474)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:322  %buffer1_1_96_4x4_p_V_38 = load i8* %buffer1_1_96_4x4_p_V_26, align 1


 <State 11>: 6.43ns
ST_11: OP1_V (190)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:38  %OP1_V = sext i8 %weight_0_V_load to i16

ST_11: OP2_V (192)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:40  %OP2_V = sext i8 %input_V_load to i16

ST_11: p_Val2_s (193)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:41  %p_Val2_s = mul i16 %OP1_V, %OP2_V

ST_11: buffer1_1_96_4x4_p_V_31 (194)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:42  %buffer1_1_96_4x4_p_V_31 = load i8* %buffer1_1_96_4x4_p_V_29, align 1

ST_11: tmp_347 (200)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:48  %tmp_347 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 5)

ST_11: OP1_V_1 (232)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:80  %OP1_V_1 = sext i8 %weight_1_V_load to i16

ST_11: p_Val2_57_1 (233)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:81  %p_Val2_57_1 = mul i16 %OP1_V_1, %OP2_V

ST_11: buffer1_1_96_4x4_p_V_32 (234)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:82  %buffer1_1_96_4x4_p_V_32 = load i8* %buffer1_1_96_4x4_p_V_24, align 1

ST_11: tmp_352 (240)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:88  %tmp_352 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_57_1, i32 5)

ST_11: OP1_V_2 (272)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:120  %OP1_V_2 = sext i8 %weight_2_V_load to i16

ST_11: p_Val2_57_2 (273)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:121  %p_Val2_57_2 = mul i16 %OP1_V_2, %OP2_V

ST_11: buffer1_1_96_4x4_p_V_33 (274)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:122  %buffer1_1_96_4x4_p_V_33 = load i8* %buffer1_1_96_4x4_p_V_30, align 1

ST_11: tmp_357 (280)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:128  %tmp_357 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_57_2, i32 5)

ST_11: OP1_V_3 (312)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:160  %OP1_V_3 = sext i8 %weight_3_V_load to i16

ST_11: p_Val2_57_3 (313)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:161  %p_Val2_57_3 = mul i16 %OP1_V_3, %OP2_V

ST_11: buffer1_1_96_4x4_p_V_34 (314)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:162  %buffer1_1_96_4x4_p_V_34 = load i8* %buffer1_1_96_4x4_p_V_23, align 1

ST_11: tmp_362 (320)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:168  %tmp_362 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_57_3, i32 5)

ST_11: OP1_V_4 (352)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:200  %OP1_V_4 = sext i8 %weight_4_V_load to i16

ST_11: p_Val2_57_4 (353)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:201  %p_Val2_57_4 = mul i16 %OP1_V_4, %OP2_V

ST_11: buffer1_1_96_4x4_p_V_35 (354)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:202  %buffer1_1_96_4x4_p_V_35 = load i8* %buffer1_1_96_4x4_p_V_25, align 1

ST_11: tmp_367 (360)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:208  %tmp_367 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_57_4, i32 5)

ST_11: OP1_V_5 (392)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:240  %OP1_V_5 = sext i8 %weight_5_V_load to i16

ST_11: p_Val2_57_5 (393)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:241  %p_Val2_57_5 = mul i16 %OP1_V_5, %OP2_V

ST_11: buffer1_1_96_4x4_p_V_36 (394)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:242  %buffer1_1_96_4x4_p_V_36 = load i8* %buffer1_1_96_4x4_p_V_27, align 1

ST_11: tmp_372 (400)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:248  %tmp_372 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_57_5, i32 5)

ST_11: OP1_V_6 (432)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:280  %OP1_V_6 = sext i8 %weight_6_V_load to i16

ST_11: p_Val2_57_6 (433)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:281  %p_Val2_57_6 = mul i16 %OP1_V_6, %OP2_V

ST_11: buffer1_1_96_4x4_p_V_37 (434)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:282  %buffer1_1_96_4x4_p_V_37 = load i8* %buffer1_1_96_4x4_p_V_28, align 1

ST_11: tmp_377 (440)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:288  %tmp_377 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_57_6, i32 5)

ST_11: OP1_V_7 (472)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:320  %OP1_V_7 = sext i8 %weight_7_V_load to i16

ST_11: p_Val2_57_7 (473)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:321  %p_Val2_57_7 = mul i16 %OP1_V_7, %OP2_V

ST_11: buffer1_1_96_4x4_p_V_38 (474)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:322  %buffer1_1_96_4x4_p_V_38 = load i8* %buffer1_1_96_4x4_p_V_26, align 1

ST_11: tmp_382 (480)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:328  %tmp_382 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_57_7, i32 5)


 <State 12>: 6.78ns
ST_12: tmp_183 (195)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:43  %tmp_183 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_31, i6 0)

ST_12: tmp_199_cast (196)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:44  %tmp_199_cast = sext i14 %tmp_183 to i16

ST_12: p_Val2_7 (197)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:45  %p_Val2_7 = add i16 %tmp_199_cast, %p_Val2_s

ST_12: tmp_346 (198)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:46  %tmp_346 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_7, i32 15)

ST_12: p_Val2_8 (199)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:47  %p_Val2_8 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_7, i32 6, i32 13)

ST_12: tmp_184 (201)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:49  %tmp_184 = zext i1 %tmp_347 to i8

ST_12: tmp_348 (202)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node carry_9)
_ifconv:50  %tmp_348 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_7, i32 13)

ST_12: p_Val2_9 (203)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:51  %p_Val2_9 = add i8 %p_Val2_8, %tmp_184

ST_12: tmp_349 (204)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:52  %tmp_349 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_9, i32 7)

ST_12: tmp_185 (205)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node carry_9)
_ifconv:53  %tmp_185 = xor i1 %tmp_349, true

ST_12: carry_9 (206)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:54  %carry_9 = and i1 %tmp_348, %tmp_185

ST_12: tmp_186 (208)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:56  %tmp_186 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_7, i32 14, i32 15)

ST_12: tmp_245_1 (235)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:83  %tmp_245_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_32, i6 0)

ST_12: tmp_245_1_cast (236)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:84  %tmp_245_1_cast = sext i14 %tmp_245_1 to i16

ST_12: p_Val2_58_1 (237)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:85  %p_Val2_58_1 = add i16 %tmp_245_1_cast, %p_Val2_57_1

ST_12: tmp_351 (238)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:86  %tmp_351 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_58_1, i32 15)

ST_12: p_Val2_59_1 (239)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:87  %p_Val2_59_1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_58_1, i32 6, i32 13)

ST_12: tmp_249_1 (241)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:89  %tmp_249_1 = zext i1 %tmp_352 to i8

ST_12: tmp_353 (242)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node carry_9_1)
_ifconv:90  %tmp_353 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_58_1, i32 13)

ST_12: p_Val2_60_1 (243)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:91  %p_Val2_60_1 = add i8 %p_Val2_59_1, %tmp_249_1

ST_12: tmp_354 (244)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:92  %tmp_354 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_60_1, i32 7)

ST_12: tmp_253_1 (245)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node carry_9_1)
_ifconv:93  %tmp_253_1 = xor i1 %tmp_354, true

ST_12: carry_9_1 (246)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:94  %carry_9_1 = and i1 %tmp_353, %tmp_253_1

ST_12: tmp_189 (248)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:96  %tmp_189 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_58_1, i32 14, i32 15)

ST_12: tmp_245_2 (275)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:123  %tmp_245_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_33, i6 0)

ST_12: tmp_245_2_cast (276)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:124  %tmp_245_2_cast = sext i14 %tmp_245_2 to i16

ST_12: p_Val2_58_2 (277)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:125  %p_Val2_58_2 = add i16 %tmp_245_2_cast, %p_Val2_57_2

ST_12: tmp_356 (278)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:126  %tmp_356 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_58_2, i32 15)

ST_12: p_Val2_59_2 (279)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:127  %p_Val2_59_2 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_58_2, i32 6, i32 13)

ST_12: tmp_249_2 (281)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:129  %tmp_249_2 = zext i1 %tmp_357 to i8

ST_12: tmp_358 (282)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node carry_9_2)
_ifconv:130  %tmp_358 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_58_2, i32 13)

ST_12: p_Val2_60_2 (283)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:131  %p_Val2_60_2 = add i8 %p_Val2_59_2, %tmp_249_2

ST_12: tmp_359 (284)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:132  %tmp_359 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_60_2, i32 7)

ST_12: tmp_253_2 (285)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node carry_9_2)
_ifconv:133  %tmp_253_2 = xor i1 %tmp_359, true

ST_12: carry_9_2 (286)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:134  %carry_9_2 = and i1 %tmp_358, %tmp_253_2

ST_12: tmp_190 (288)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:136  %tmp_190 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_58_2, i32 14, i32 15)

ST_12: tmp_245_3 (315)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:163  %tmp_245_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_34, i6 0)

ST_12: tmp_245_3_cast (316)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:164  %tmp_245_3_cast = sext i14 %tmp_245_3 to i16

ST_12: p_Val2_58_3 (317)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:165  %p_Val2_58_3 = add i16 %tmp_245_3_cast, %p_Val2_57_3

ST_12: tmp_361 (318)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:166  %tmp_361 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_58_3, i32 15)

ST_12: p_Val2_59_3 (319)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:167  %p_Val2_59_3 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_58_3, i32 6, i32 13)

ST_12: tmp_249_3 (321)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:169  %tmp_249_3 = zext i1 %tmp_362 to i8

ST_12: tmp_363 (322)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node carry_9_3)
_ifconv:170  %tmp_363 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_58_3, i32 13)

ST_12: p_Val2_60_3 (323)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:171  %p_Val2_60_3 = add i8 %p_Val2_59_3, %tmp_249_3

ST_12: tmp_364 (324)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:172  %tmp_364 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_60_3, i32 7)

ST_12: tmp_253_3 (325)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node carry_9_3)
_ifconv:173  %tmp_253_3 = xor i1 %tmp_364, true

ST_12: carry_9_3 (326)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:174  %carry_9_3 = and i1 %tmp_363, %tmp_253_3

ST_12: tmp_191 (328)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:176  %tmp_191 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_58_3, i32 14, i32 15)

ST_12: tmp_245_4 (355)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:203  %tmp_245_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_35, i6 0)

ST_12: tmp_245_4_cast (356)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:204  %tmp_245_4_cast = sext i14 %tmp_245_4 to i16

ST_12: p_Val2_58_4 (357)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:205  %p_Val2_58_4 = add i16 %tmp_245_4_cast, %p_Val2_57_4

ST_12: tmp_366 (358)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:206  %tmp_366 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_58_4, i32 15)

ST_12: p_Val2_59_4 (359)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:207  %p_Val2_59_4 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_58_4, i32 6, i32 13)

ST_12: tmp_249_4 (361)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:209  %tmp_249_4 = zext i1 %tmp_367 to i8

ST_12: tmp_368 (362)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node carry_9_4)
_ifconv:210  %tmp_368 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_58_4, i32 13)

ST_12: p_Val2_60_4 (363)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:211  %p_Val2_60_4 = add i8 %p_Val2_59_4, %tmp_249_4

ST_12: tmp_369 (364)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:212  %tmp_369 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_60_4, i32 7)

ST_12: tmp_253_4 (365)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node carry_9_4)
_ifconv:213  %tmp_253_4 = xor i1 %tmp_369, true

ST_12: carry_9_4 (366)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:214  %carry_9_4 = and i1 %tmp_368, %tmp_253_4

ST_12: tmp_192 (368)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:216  %tmp_192 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_58_4, i32 14, i32 15)

ST_12: tmp_245_5 (395)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:243  %tmp_245_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_36, i6 0)

ST_12: tmp_245_5_cast (396)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:244  %tmp_245_5_cast = sext i14 %tmp_245_5 to i16

ST_12: p_Val2_58_5 (397)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:245  %p_Val2_58_5 = add i16 %tmp_245_5_cast, %p_Val2_57_5

ST_12: tmp_371 (398)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:246  %tmp_371 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_58_5, i32 15)

ST_12: p_Val2_59_5 (399)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:247  %p_Val2_59_5 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_58_5, i32 6, i32 13)

ST_12: tmp_249_5 (401)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:249  %tmp_249_5 = zext i1 %tmp_372 to i8

ST_12: tmp_373 (402)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node carry_9_5)
_ifconv:250  %tmp_373 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_58_5, i32 13)

ST_12: p_Val2_60_5 (403)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:251  %p_Val2_60_5 = add i8 %p_Val2_59_5, %tmp_249_5

ST_12: tmp_374 (404)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:252  %tmp_374 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_60_5, i32 7)

ST_12: tmp_253_5 (405)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node carry_9_5)
_ifconv:253  %tmp_253_5 = xor i1 %tmp_374, true

ST_12: carry_9_5 (406)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:254  %carry_9_5 = and i1 %tmp_373, %tmp_253_5

ST_12: tmp_193 (408)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:256  %tmp_193 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_58_5, i32 14, i32 15)

ST_12: tmp_245_6 (435)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:283  %tmp_245_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_37, i6 0)

ST_12: tmp_245_6_cast (436)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:284  %tmp_245_6_cast = sext i14 %tmp_245_6 to i16

ST_12: p_Val2_58_6 (437)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:285  %p_Val2_58_6 = add i16 %tmp_245_6_cast, %p_Val2_57_6

ST_12: tmp_376 (438)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:286  %tmp_376 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_58_6, i32 15)

ST_12: p_Val2_59_6 (439)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:287  %p_Val2_59_6 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_58_6, i32 6, i32 13)

ST_12: tmp_249_6 (441)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:289  %tmp_249_6 = zext i1 %tmp_377 to i8

ST_12: tmp_378 (442)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node carry_9_6)
_ifconv:290  %tmp_378 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_58_6, i32 13)

ST_12: p_Val2_60_6 (443)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:291  %p_Val2_60_6 = add i8 %p_Val2_59_6, %tmp_249_6

ST_12: tmp_379 (444)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:292  %tmp_379 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_60_6, i32 7)

ST_12: tmp_253_6 (445)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node carry_9_6)
_ifconv:293  %tmp_253_6 = xor i1 %tmp_379, true

ST_12: carry_9_6 (446)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:294  %carry_9_6 = and i1 %tmp_378, %tmp_253_6

ST_12: tmp_194 (448)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:296  %tmp_194 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_58_6, i32 14, i32 15)

ST_12: tmp_245_7 (475)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:323  %tmp_245_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %buffer1_1_96_4x4_p_V_38, i6 0)

ST_12: tmp_245_7_cast (476)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:324  %tmp_245_7_cast = sext i14 %tmp_245_7 to i16

ST_12: p_Val2_58_7 (477)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:325  %p_Val2_58_7 = add i16 %tmp_245_7_cast, %p_Val2_57_7

ST_12: tmp_381 (478)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:326  %tmp_381 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_58_7, i32 15)

ST_12: p_Val2_59_7 (479)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:327  %p_Val2_59_7 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_58_7, i32 6, i32 13)

ST_12: tmp_249_7 (481)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:329  %tmp_249_7 = zext i1 %tmp_382 to i8

ST_12: tmp_383 (482)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node carry_9_7)
_ifconv:330  %tmp_383 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_58_7, i32 13)

ST_12: p_Val2_60_7 (483)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:331  %p_Val2_60_7 = add i8 %p_Val2_59_7, %tmp_249_7

ST_12: tmp_384 (484)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:332  %tmp_384 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_60_7, i32 7)

ST_12: tmp_253_7 (485)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node carry_9_7)
_ifconv:333  %tmp_253_7 = xor i1 %tmp_384, true

ST_12: carry_9_7 (486)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:334  %carry_9_7 = and i1 %tmp_383, %tmp_253_7

ST_12: tmp_195 (488)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:336  %tmp_195 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_58_7, i32 14, i32 15)


 <State 13>: 8.28ns
ST_13: tmp_350 (207)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:55  %tmp_350 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_7, i32 14)

ST_13: Range1_all_ones (209)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:57  %Range1_all_ones = icmp eq i2 %tmp_186, -1

ST_13: Range1_all_zeros (210)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:58  %Range1_all_zeros = icmp eq i2 %tmp_186, 0

ST_13: deleted_zeros (211)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:59  %deleted_zeros = select i1 %carry_9, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_13: tmp_187 (212)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:60  %tmp_187 = xor i1 %tmp_350, true

ST_13: p_41_i_i (213)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:61  %p_41_i_i = and i1 %tmp_346, %tmp_187

ST_13: deleted_ones (214)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:62  %deleted_ones = select i1 %carry_9, i1 %p_41_i_i, i1 %Range1_all_ones

ST_13: p_38_i_i (215)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:63  %p_38_i_i = and i1 %carry_9, %Range1_all_ones

ST_13: p_not_i_i (216)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:64  %p_not_i_i = xor i1 %deleted_zeros, true

ST_13: brmerge_i_i (217)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:65  %brmerge_i_i = or i1 %tmp_349, %p_not_i_i

ST_13: tmp_188 (218)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:66  %tmp_188 = xor i1 %tmp_346, true

ST_13: overflow (219)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:67  %overflow = and i1 %brmerge_i_i, %tmp_188

ST_13: brmerge40_demorgan_i (220)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:68  %brmerge40_demorgan_i = and i1 %tmp_349, %deleted_ones

ST_13: tmp1_demorgan (221)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node underflow)
_ifconv:69  %tmp1_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_13: tmp1 (222)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node underflow)
_ifconv:70  %tmp1 = xor i1 %tmp1_demorgan, true

ST_13: underflow (223)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:71  %underflow = and i1 %tmp_346, %tmp1

ST_13: brmerge_i_i_i (224)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:72  %brmerge_i_i_i = or i1 %underflow, %overflow

ST_13: tmp_355 (247)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge40_demorgan_i_11)
_ifconv:95  %tmp_355 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_58_1, i32 14)

ST_13: Range1_all_ones_1 (249)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:97  %Range1_all_ones_1 = icmp eq i2 %tmp_189, -1

ST_13: Range1_all_zeros_1 (250)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:98  %Range1_all_zeros_1 = icmp eq i2 %tmp_189, 0

ST_13: deleted_zeros_1 (251)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge_i_i_i_1)
_ifconv:99  %deleted_zeros_1 = select i1 %carry_9_1, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1

ST_13: tmp_256_1 (252)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge40_demorgan_i_11)
_ifconv:100  %tmp_256_1 = xor i1 %tmp_355, true

ST_13: p_41_i_i_1 (253)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge40_demorgan_i_11)
_ifconv:101  %p_41_i_i_1 = and i1 %tmp_351, %tmp_256_1

ST_13: deleted_ones_1 (254)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge40_demorgan_i_11)
_ifconv:102  %deleted_ones_1 = select i1 %carry_9_1, i1 %p_41_i_i_1, i1 %Range1_all_ones_1

ST_13: p_38_i_i_1 (255)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:103  %p_38_i_i_1 = and i1 %carry_9_1, %Range1_all_ones_1

ST_13: p_not_i_i_1 (256)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge_i_i_i_1)
_ifconv:104  %p_not_i_i_1 = xor i1 %deleted_zeros_1, true

ST_13: brmerge_i_i_1 (257)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge_i_i_i_1)
_ifconv:105  %brmerge_i_i_1 = or i1 %tmp_354, %p_not_i_i_1

ST_13: tmp_258_1 (258)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:106  %tmp_258_1 = xor i1 %tmp_351, true

ST_13: overflow_1 (259)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge_i_i_i_1)
_ifconv:107  %overflow_1 = and i1 %brmerge_i_i_1, %tmp_258_1

ST_13: brmerge40_demorgan_i_11 (260)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:108  %brmerge40_demorgan_i_11 = and i1 %tmp_354, %deleted_ones_1

ST_13: tmp3_demorgan (261)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node underflow_1)
_ifconv:109  %tmp3_demorgan = or i1 %p_38_i_i_1, %brmerge40_demorgan_i_11

ST_13: tmp3 (262)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node underflow_1)
_ifconv:110  %tmp3 = xor i1 %tmp3_demorgan, true

ST_13: underflow_1 (263)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:111  %underflow_1 = and i1 %tmp_351, %tmp3

ST_13: brmerge_i_i_i_1 (264)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:112  %brmerge_i_i_i_1 = or i1 %underflow_1, %overflow_1

ST_13: tmp_360 (287)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge40_demorgan_i_5)
_ifconv:135  %tmp_360 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_58_2, i32 14)

ST_13: Range1_all_ones_2 (289)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:137  %Range1_all_ones_2 = icmp eq i2 %tmp_190, -1

ST_13: Range1_all_zeros_2 (290)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:138  %Range1_all_zeros_2 = icmp eq i2 %tmp_190, 0

ST_13: deleted_zeros_2 (291)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge_i_i_i_2)
_ifconv:139  %deleted_zeros_2 = select i1 %carry_9_2, i1 %Range1_all_ones_2, i1 %Range1_all_zeros_2

ST_13: tmp_256_2 (292)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge40_demorgan_i_5)
_ifconv:140  %tmp_256_2 = xor i1 %tmp_360, true

ST_13: p_41_i_i_2 (293)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge40_demorgan_i_5)
_ifconv:141  %p_41_i_i_2 = and i1 %tmp_356, %tmp_256_2

ST_13: deleted_ones_2 (294)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge40_demorgan_i_5)
_ifconv:142  %deleted_ones_2 = select i1 %carry_9_2, i1 %p_41_i_i_2, i1 %Range1_all_ones_2

ST_13: p_38_i_i_2 (295)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:143  %p_38_i_i_2 = and i1 %carry_9_2, %Range1_all_ones_2

ST_13: p_not_i_i_2 (296)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge_i_i_i_2)
_ifconv:144  %p_not_i_i_2 = xor i1 %deleted_zeros_2, true

ST_13: brmerge_i_i_2 (297)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge_i_i_i_2)
_ifconv:145  %brmerge_i_i_2 = or i1 %tmp_359, %p_not_i_i_2

ST_13: tmp_258_2 (298)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:146  %tmp_258_2 = xor i1 %tmp_356, true

ST_13: overflow_2 (299)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge_i_i_i_2)
_ifconv:147  %overflow_2 = and i1 %brmerge_i_i_2, %tmp_258_2

ST_13: brmerge40_demorgan_i_5 (300)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:148  %brmerge40_demorgan_i_5 = and i1 %tmp_359, %deleted_ones_2

ST_13: tmp5_demorgan (301)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node underflow_2)
_ifconv:149  %tmp5_demorgan = or i1 %p_38_i_i_2, %brmerge40_demorgan_i_5

ST_13: tmp5 (302)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node underflow_2)
_ifconv:150  %tmp5 = xor i1 %tmp5_demorgan, true

ST_13: underflow_2 (303)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:151  %underflow_2 = and i1 %tmp_356, %tmp5

ST_13: brmerge_i_i_i_2 (304)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:152  %brmerge_i_i_i_2 = or i1 %underflow_2, %overflow_2

ST_13: tmp_365 (327)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge40_demorgan_i_6)
_ifconv:175  %tmp_365 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_58_3, i32 14)

ST_13: Range1_all_ones_3 (329)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:177  %Range1_all_ones_3 = icmp eq i2 %tmp_191, -1

ST_13: Range1_all_zeros_3 (330)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:178  %Range1_all_zeros_3 = icmp eq i2 %tmp_191, 0

ST_13: deleted_zeros_3 (331)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge_i_i_i_3)
_ifconv:179  %deleted_zeros_3 = select i1 %carry_9_3, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_3

ST_13: tmp_256_3 (332)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge40_demorgan_i_6)
_ifconv:180  %tmp_256_3 = xor i1 %tmp_365, true

ST_13: p_41_i_i_3 (333)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge40_demorgan_i_6)
_ifconv:181  %p_41_i_i_3 = and i1 %tmp_361, %tmp_256_3

ST_13: deleted_ones_3 (334)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge40_demorgan_i_6)
_ifconv:182  %deleted_ones_3 = select i1 %carry_9_3, i1 %p_41_i_i_3, i1 %Range1_all_ones_3

ST_13: p_38_i_i_3 (335)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:183  %p_38_i_i_3 = and i1 %carry_9_3, %Range1_all_ones_3

ST_13: p_not_i_i_3 (336)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge_i_i_i_3)
_ifconv:184  %p_not_i_i_3 = xor i1 %deleted_zeros_3, true

ST_13: brmerge_i_i_3 (337)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge_i_i_i_3)
_ifconv:185  %brmerge_i_i_3 = or i1 %tmp_364, %p_not_i_i_3

ST_13: tmp_258_3 (338)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:186  %tmp_258_3 = xor i1 %tmp_361, true

ST_13: overflow_3 (339)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge_i_i_i_3)
_ifconv:187  %overflow_3 = and i1 %brmerge_i_i_3, %tmp_258_3

ST_13: brmerge40_demorgan_i_6 (340)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:188  %brmerge40_demorgan_i_6 = and i1 %tmp_364, %deleted_ones_3

ST_13: tmp7_demorgan (341)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node underflow_3)
_ifconv:189  %tmp7_demorgan = or i1 %p_38_i_i_3, %brmerge40_demorgan_i_6

ST_13: tmp7 (342)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node underflow_3)
_ifconv:190  %tmp7 = xor i1 %tmp7_demorgan, true

ST_13: underflow_3 (343)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:191  %underflow_3 = and i1 %tmp_361, %tmp7

ST_13: brmerge_i_i_i_3 (344)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:192  %brmerge_i_i_i_3 = or i1 %underflow_3, %overflow_3

ST_13: tmp_370 (367)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge40_demorgan_i_7)
_ifconv:215  %tmp_370 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_58_4, i32 14)

ST_13: Range1_all_ones_4 (369)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:217  %Range1_all_ones_4 = icmp eq i2 %tmp_192, -1

ST_13: Range1_all_zeros_4 (370)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:218  %Range1_all_zeros_4 = icmp eq i2 %tmp_192, 0

ST_13: deleted_zeros_4 (371)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge_i_i_i_4)
_ifconv:219  %deleted_zeros_4 = select i1 %carry_9_4, i1 %Range1_all_ones_4, i1 %Range1_all_zeros_4

ST_13: tmp_256_4 (372)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge40_demorgan_i_7)
_ifconv:220  %tmp_256_4 = xor i1 %tmp_370, true

ST_13: p_41_i_i_4 (373)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge40_demorgan_i_7)
_ifconv:221  %p_41_i_i_4 = and i1 %tmp_366, %tmp_256_4

ST_13: deleted_ones_4 (374)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge40_demorgan_i_7)
_ifconv:222  %deleted_ones_4 = select i1 %carry_9_4, i1 %p_41_i_i_4, i1 %Range1_all_ones_4

ST_13: p_38_i_i_4 (375)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:223  %p_38_i_i_4 = and i1 %carry_9_4, %Range1_all_ones_4

ST_13: p_not_i_i_4 (376)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge_i_i_i_4)
_ifconv:224  %p_not_i_i_4 = xor i1 %deleted_zeros_4, true

ST_13: brmerge_i_i_4 (377)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge_i_i_i_4)
_ifconv:225  %brmerge_i_i_4 = or i1 %tmp_369, %p_not_i_i_4

ST_13: tmp_258_4 (378)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:226  %tmp_258_4 = xor i1 %tmp_366, true

ST_13: overflow_4 (379)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge_i_i_i_4)
_ifconv:227  %overflow_4 = and i1 %brmerge_i_i_4, %tmp_258_4

ST_13: brmerge40_demorgan_i_7 (380)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:228  %brmerge40_demorgan_i_7 = and i1 %tmp_369, %deleted_ones_4

ST_13: tmp9_demorgan (381)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node underflow_4)
_ifconv:229  %tmp9_demorgan = or i1 %p_38_i_i_4, %brmerge40_demorgan_i_7

ST_13: tmp9 (382)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node underflow_4)
_ifconv:230  %tmp9 = xor i1 %tmp9_demorgan, true

ST_13: underflow_4 (383)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:231  %underflow_4 = and i1 %tmp_366, %tmp9

ST_13: brmerge_i_i_i_4 (384)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:232  %brmerge_i_i_i_4 = or i1 %underflow_4, %overflow_4

ST_13: tmp_375 (407)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge40_demorgan_i_8)
_ifconv:255  %tmp_375 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_58_5, i32 14)

ST_13: Range1_all_ones_5 (409)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:257  %Range1_all_ones_5 = icmp eq i2 %tmp_193, -1

ST_13: Range1_all_zeros_5 (410)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:258  %Range1_all_zeros_5 = icmp eq i2 %tmp_193, 0

ST_13: deleted_zeros_5 (411)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge_i_i_i_5)
_ifconv:259  %deleted_zeros_5 = select i1 %carry_9_5, i1 %Range1_all_ones_5, i1 %Range1_all_zeros_5

ST_13: tmp_256_5 (412)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge40_demorgan_i_8)
_ifconv:260  %tmp_256_5 = xor i1 %tmp_375, true

ST_13: p_41_i_i_5 (413)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge40_demorgan_i_8)
_ifconv:261  %p_41_i_i_5 = and i1 %tmp_371, %tmp_256_5

ST_13: deleted_ones_5 (414)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge40_demorgan_i_8)
_ifconv:262  %deleted_ones_5 = select i1 %carry_9_5, i1 %p_41_i_i_5, i1 %Range1_all_ones_5

ST_13: p_38_i_i_5 (415)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:263  %p_38_i_i_5 = and i1 %carry_9_5, %Range1_all_ones_5

ST_13: p_not_i_i_5 (416)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge_i_i_i_5)
_ifconv:264  %p_not_i_i_5 = xor i1 %deleted_zeros_5, true

ST_13: brmerge_i_i_5 (417)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge_i_i_i_5)
_ifconv:265  %brmerge_i_i_5 = or i1 %tmp_374, %p_not_i_i_5

ST_13: tmp_258_5 (418)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:266  %tmp_258_5 = xor i1 %tmp_371, true

ST_13: overflow_5 (419)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge_i_i_i_5)
_ifconv:267  %overflow_5 = and i1 %brmerge_i_i_5, %tmp_258_5

ST_13: brmerge40_demorgan_i_8 (420)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:268  %brmerge40_demorgan_i_8 = and i1 %tmp_374, %deleted_ones_5

ST_13: tmp11_demorgan (421)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node underflow_5)
_ifconv:269  %tmp11_demorgan = or i1 %p_38_i_i_5, %brmerge40_demorgan_i_8

ST_13: tmp11 (422)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node underflow_5)
_ifconv:270  %tmp11 = xor i1 %tmp11_demorgan, true

ST_13: underflow_5 (423)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:271  %underflow_5 = and i1 %tmp_371, %tmp11

ST_13: brmerge_i_i_i_5 (424)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:272  %brmerge_i_i_i_5 = or i1 %underflow_5, %overflow_5

ST_13: tmp_380 (447)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge40_demorgan_i_9)
_ifconv:295  %tmp_380 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_58_6, i32 14)

ST_13: Range1_all_ones_6 (449)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:297  %Range1_all_ones_6 = icmp eq i2 %tmp_194, -1

ST_13: Range1_all_zeros_6 (450)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:298  %Range1_all_zeros_6 = icmp eq i2 %tmp_194, 0

ST_13: deleted_zeros_6 (451)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge_i_i_i_6)
_ifconv:299  %deleted_zeros_6 = select i1 %carry_9_6, i1 %Range1_all_ones_6, i1 %Range1_all_zeros_6

ST_13: tmp_256_6 (452)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge40_demorgan_i_9)
_ifconv:300  %tmp_256_6 = xor i1 %tmp_380, true

ST_13: p_41_i_i_6 (453)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge40_demorgan_i_9)
_ifconv:301  %p_41_i_i_6 = and i1 %tmp_376, %tmp_256_6

ST_13: deleted_ones_6 (454)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge40_demorgan_i_9)
_ifconv:302  %deleted_ones_6 = select i1 %carry_9_6, i1 %p_41_i_i_6, i1 %Range1_all_ones_6

ST_13: p_38_i_i_6 (455)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:303  %p_38_i_i_6 = and i1 %carry_9_6, %Range1_all_ones_6

ST_13: p_not_i_i_6 (456)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge_i_i_i_6)
_ifconv:304  %p_not_i_i_6 = xor i1 %deleted_zeros_6, true

ST_13: brmerge_i_i_6 (457)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge_i_i_i_6)
_ifconv:305  %brmerge_i_i_6 = or i1 %tmp_379, %p_not_i_i_6

ST_13: tmp_258_6 (458)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:306  %tmp_258_6 = xor i1 %tmp_376, true

ST_13: overflow_6 (459)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge_i_i_i_6)
_ifconv:307  %overflow_6 = and i1 %brmerge_i_i_6, %tmp_258_6

ST_13: brmerge40_demorgan_i_9 (460)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:308  %brmerge40_demorgan_i_9 = and i1 %tmp_379, %deleted_ones_6

ST_13: tmp13_demorgan (461)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node underflow_6)
_ifconv:309  %tmp13_demorgan = or i1 %p_38_i_i_6, %brmerge40_demorgan_i_9

ST_13: tmp13 (462)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node underflow_6)
_ifconv:310  %tmp13 = xor i1 %tmp13_demorgan, true

ST_13: underflow_6 (463)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:311  %underflow_6 = and i1 %tmp_376, %tmp13

ST_13: brmerge_i_i_i_6 (464)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:312  %brmerge_i_i_i_6 = or i1 %underflow_6, %overflow_6

ST_13: tmp_385 (487)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge40_demorgan_i_10)
_ifconv:335  %tmp_385 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_58_7, i32 14)

ST_13: Range1_all_ones_7 (489)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:337  %Range1_all_ones_7 = icmp eq i2 %tmp_195, -1

ST_13: Range1_all_zeros_7 (490)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:338  %Range1_all_zeros_7 = icmp eq i2 %tmp_195, 0

ST_13: deleted_zeros_7 (491)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge_i_i_i_7)
_ifconv:339  %deleted_zeros_7 = select i1 %carry_9_7, i1 %Range1_all_ones_7, i1 %Range1_all_zeros_7

ST_13: tmp_256_7 (492)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge40_demorgan_i_10)
_ifconv:340  %tmp_256_7 = xor i1 %tmp_385, true

ST_13: p_41_i_i_7 (493)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge40_demorgan_i_10)
_ifconv:341  %p_41_i_i_7 = and i1 %tmp_381, %tmp_256_7

ST_13: deleted_ones_7 (494)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge40_demorgan_i_10)
_ifconv:342  %deleted_ones_7 = select i1 %carry_9_7, i1 %p_41_i_i_7, i1 %Range1_all_ones_7

ST_13: p_38_i_i_7 (495)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:343  %p_38_i_i_7 = and i1 %carry_9_7, %Range1_all_ones_7

ST_13: p_not_i_i_7 (496)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge_i_i_i_7)
_ifconv:344  %p_not_i_i_7 = xor i1 %deleted_zeros_7, true

ST_13: brmerge_i_i_7 (497)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge_i_i_i_7)
_ifconv:345  %brmerge_i_i_7 = or i1 %tmp_384, %p_not_i_i_7

ST_13: tmp_258_7 (498)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:346  %tmp_258_7 = xor i1 %tmp_381, true

ST_13: overflow_7 (499)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node brmerge_i_i_i_7)
_ifconv:347  %overflow_7 = and i1 %brmerge_i_i_7, %tmp_258_7

ST_13: brmerge40_demorgan_i_10 (500)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:348  %brmerge40_demorgan_i_10 = and i1 %tmp_384, %deleted_ones_7

ST_13: tmp15_demorgan (501)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node underflow_7)
_ifconv:349  %tmp15_demorgan = or i1 %p_38_i_i_7, %brmerge40_demorgan_i_10

ST_13: tmp15 (502)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node underflow_7)
_ifconv:350  %tmp15 = xor i1 %tmp15_demorgan, true

ST_13: underflow_7 (503)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:351  %underflow_7 = and i1 %tmp_381, %tmp15

ST_13: brmerge_i_i_i_7 (504)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:352  %brmerge_i_i_i_7 = or i1 %underflow_7, %overflow_7


 <State 14>: 7.39ns
ST_14: tmp2 (225)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node this_assign_1)
_ifconv:73  %tmp2 = or i1 %brmerge40_demorgan_i, %tmp_188

ST_14: underflow_not (226)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node this_assign_1)
_ifconv:74  %underflow_not = or i1 %tmp2, %p_38_i_i

ST_14: p_Val2_60_mux (227)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:75  %p_Val2_60_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_9

ST_14: p_Val2_s_102 (228)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node this_assign_1)
_ifconv:76  %p_Val2_s_102 = select i1 %underflow, i8 -128, i8 %p_Val2_9

ST_14: this_assign_1 (229)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:77  %this_assign_1 = select i1 %underflow_not, i8 %p_Val2_60_mux, i8 %p_Val2_s_102

ST_14: StgValue_474 (230)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:78  store i8 %this_assign_1, i8* %buffer1_1_96_4x4_p_V_29, align 1

ST_14: tmp4 (265)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node this_assign_1_1)
_ifconv:113  %tmp4 = or i1 %brmerge40_demorgan_i_11, %tmp_258_1

ST_14: underflow_not_1 (266)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node this_assign_1_1)
_ifconv:114  %underflow_not_1 = or i1 %tmp4, %p_38_i_i_1

ST_14: p_Val2_60_mux_1 (267)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:115  %p_Val2_60_mux_1 = select i1 %brmerge_i_i_i_1, i8 127, i8 %p_Val2_60_1

ST_14: p_Val2_60_1_103 (268)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node this_assign_1_1)
_ifconv:116  %p_Val2_60_1_103 = select i1 %underflow_1, i8 -128, i8 %p_Val2_60_1

ST_14: this_assign_1_1 (269)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:117  %this_assign_1_1 = select i1 %underflow_not_1, i8 %p_Val2_60_mux_1, i8 %p_Val2_60_1_103

ST_14: StgValue_480 (270)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:118  store i8 %this_assign_1_1, i8* %buffer1_1_96_4x4_p_V_24, align 1

ST_14: tmp6 (305)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node this_assign_1_2)
_ifconv:153  %tmp6 = or i1 %brmerge40_demorgan_i_5, %tmp_258_2

ST_14: underflow_not_2 (306)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node this_assign_1_2)
_ifconv:154  %underflow_not_2 = or i1 %tmp6, %p_38_i_i_2

ST_14: p_Val2_60_mux_2 (307)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:155  %p_Val2_60_mux_2 = select i1 %brmerge_i_i_i_2, i8 127, i8 %p_Val2_60_2

ST_14: p_Val2_60_2_104 (308)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node this_assign_1_2)
_ifconv:156  %p_Val2_60_2_104 = select i1 %underflow_2, i8 -128, i8 %p_Val2_60_2

ST_14: this_assign_1_2 (309)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:157  %this_assign_1_2 = select i1 %underflow_not_2, i8 %p_Val2_60_mux_2, i8 %p_Val2_60_2_104

ST_14: StgValue_486 (310)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:158  store i8 %this_assign_1_2, i8* %buffer1_1_96_4x4_p_V_30, align 1

ST_14: tmp8 (345)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node this_assign_1_3)
_ifconv:193  %tmp8 = or i1 %brmerge40_demorgan_i_6, %tmp_258_3

ST_14: underflow_not_3 (346)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node this_assign_1_3)
_ifconv:194  %underflow_not_3 = or i1 %tmp8, %p_38_i_i_3

ST_14: p_Val2_60_mux_3 (347)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:195  %p_Val2_60_mux_3 = select i1 %brmerge_i_i_i_3, i8 127, i8 %p_Val2_60_3

ST_14: p_Val2_60_3_105 (348)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node this_assign_1_3)
_ifconv:196  %p_Val2_60_3_105 = select i1 %underflow_3, i8 -128, i8 %p_Val2_60_3

ST_14: this_assign_1_3 (349)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:197  %this_assign_1_3 = select i1 %underflow_not_3, i8 %p_Val2_60_mux_3, i8 %p_Val2_60_3_105

ST_14: StgValue_492 (350)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:198  store i8 %this_assign_1_3, i8* %buffer1_1_96_4x4_p_V_23, align 1

ST_14: tmp10 (385)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node this_assign_1_4)
_ifconv:233  %tmp10 = or i1 %brmerge40_demorgan_i_7, %tmp_258_4

ST_14: underflow_not_4 (386)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node this_assign_1_4)
_ifconv:234  %underflow_not_4 = or i1 %tmp10, %p_38_i_i_4

ST_14: p_Val2_60_mux_4 (387)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:235  %p_Val2_60_mux_4 = select i1 %brmerge_i_i_i_4, i8 127, i8 %p_Val2_60_4

ST_14: p_Val2_60_4_106 (388)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node this_assign_1_4)
_ifconv:236  %p_Val2_60_4_106 = select i1 %underflow_4, i8 -128, i8 %p_Val2_60_4

ST_14: this_assign_1_4 (389)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:237  %this_assign_1_4 = select i1 %underflow_not_4, i8 %p_Val2_60_mux_4, i8 %p_Val2_60_4_106

ST_14: StgValue_498 (390)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:238  store i8 %this_assign_1_4, i8* %buffer1_1_96_4x4_p_V_25, align 1

ST_14: tmp12 (425)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node this_assign_1_5)
_ifconv:273  %tmp12 = or i1 %brmerge40_demorgan_i_8, %tmp_258_5

ST_14: underflow_not_5 (426)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node this_assign_1_5)
_ifconv:274  %underflow_not_5 = or i1 %tmp12, %p_38_i_i_5

ST_14: p_Val2_60_mux_5 (427)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:275  %p_Val2_60_mux_5 = select i1 %brmerge_i_i_i_5, i8 127, i8 %p_Val2_60_5

ST_14: p_Val2_60_5_107 (428)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node this_assign_1_5)
_ifconv:276  %p_Val2_60_5_107 = select i1 %underflow_5, i8 -128, i8 %p_Val2_60_5

ST_14: this_assign_1_5 (429)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:277  %this_assign_1_5 = select i1 %underflow_not_5, i8 %p_Val2_60_mux_5, i8 %p_Val2_60_5_107

ST_14: StgValue_504 (430)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:278  store i8 %this_assign_1_5, i8* %buffer1_1_96_4x4_p_V_27, align 1

ST_14: tmp14 (465)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node this_assign_1_6)
_ifconv:313  %tmp14 = or i1 %brmerge40_demorgan_i_9, %tmp_258_6

ST_14: underflow_not_6 (466)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node this_assign_1_6)
_ifconv:314  %underflow_not_6 = or i1 %tmp14, %p_38_i_i_6

ST_14: p_Val2_60_mux_6 (467)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:315  %p_Val2_60_mux_6 = select i1 %brmerge_i_i_i_6, i8 127, i8 %p_Val2_60_6

ST_14: p_Val2_60_6_108 (468)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node this_assign_1_6)
_ifconv:316  %p_Val2_60_6_108 = select i1 %underflow_6, i8 -128, i8 %p_Val2_60_6

ST_14: this_assign_1_6 (469)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:317  %this_assign_1_6 = select i1 %underflow_not_6, i8 %p_Val2_60_mux_6, i8 %p_Val2_60_6_108

ST_14: StgValue_510 (470)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:318  store i8 %this_assign_1_6, i8* %buffer1_1_96_4x4_p_V_28, align 1

ST_14: tmp16 (505)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node this_assign_1_7)
_ifconv:353  %tmp16 = or i1 %brmerge40_demorgan_i_10, %tmp_258_7

ST_14: underflow_not_7 (506)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node this_assign_1_7)
_ifconv:354  %underflow_not_7 = or i1 %tmp16, %p_38_i_i_7

ST_14: p_Val2_60_mux_7 (507)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:355  %p_Val2_60_mux_7 = select i1 %brmerge_i_i_i_7, i8 127, i8 %p_Val2_60_7

ST_14: p_Val2_60_7_109 (508)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:871 (grouped into LUT with out node this_assign_1_7)
_ifconv:356  %p_Val2_60_7_109 = select i1 %underflow_7, i8 -128, i8 %p_Val2_60_7

ST_14: this_assign_1_7 (509)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:871 (out node of the LUT)
_ifconv:357  %this_assign_1_7 = select i1 %underflow_not_7, i8 %p_Val2_60_mux_7, i8 %p_Val2_60_7_109

ST_14: StgValue_516 (510)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:871
_ifconv:358  store i8 %this_assign_1_7, i8* %buffer1_1_96_4x4_p_V_26, align 1

ST_14: StgValue_517 (512)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:869
_ifconv:360  br label %.preheader51.0


 <State 15>: 5.95ns
ST_15: indvar_flatten8 (524)  [1/1] 0.00ns
.preheader:0  %indvar_flatten8 = phi i11 [ %indvar_flatten_next9, %._crit_edge ], [ 0, %.preheader.preheader ]

ST_15: co4 (525)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:877
.preheader:1  %co4 = phi i7 [ %arrayNo_mid2_v, %._crit_edge ], [ 0, %.preheader.preheader ]

ST_15: indvar_flatten9 (526)  [1/1] 0.00ns
.preheader:2  %indvar_flatten9 = phi i6 [ %indvar_flatten_next8, %._crit_edge ], [ 0, %.preheader.preheader ]

ST_15: h5 (527)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader:3  %h5 = phi i3 [ %tmp_181_mid2, %._crit_edge ], [ 1, %.preheader.preheader ]

ST_15: w6 (528)  [1/1] 0.00ns
.preheader:4  %w6 = phi i3 [ %w_15, %._crit_edge ], [ 1, %.preheader.preheader ]

ST_15: exitcond_flatten9 (529)  [1/1] 2.94ns
.preheader:5  %exitcond_flatten9 = icmp eq i11 %indvar_flatten8, -512

ST_15: indvar_flatten_next9 (530)  [1/1] 2.33ns
.preheader:6  %indvar_flatten_next9 = add i11 %indvar_flatten8, 1

ST_15: StgValue_525 (531)  [1/1] 0.00ns
.preheader:7  br i1 %exitcond_flatten9, label %4, label %.preheader50

ST_15: co_15 (533)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:877
.preheader50:0  %co_15 = add i7 1, %co4

ST_15: exitcond_flatten4 (535)  [1/1] 3.88ns
.preheader50:2  %exitcond_flatten4 = icmp eq i6 %indvar_flatten9, 16

ST_15: arrayNo_mid2_v (537)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:877
.preheader50:4  %arrayNo_mid2_v = select i1 %exitcond_flatten4, i7 %co_15, i7 %co4

ST_15: tmp_341 (538)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:877
.preheader50:5  %tmp_341 = trunc i7 %arrayNo_mid2_v to i3

ST_15: newIndex4_mid2_v (539)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:877
.preheader50:6  %newIndex4_mid2_v = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %arrayNo_mid2_v, i32 3, i32 6)

ST_15: indvar_flatten21_op (614)  [1/1] 2.31ns
._crit_edge:2  %indvar_flatten21_op = add i6 %indvar_flatten9, 1

ST_15: indvar_flatten_next8 (615)  [1/1] 2.07ns
._crit_edge:3  %indvar_flatten_next8 = select i1 %exitcond_flatten4, i6 1, i6 %indvar_flatten21_op


 <State 16>: 8.72ns
ST_16: h5_mid (536)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:3  %h5_mid = select i1 %exitcond_flatten4, i3 1, i3 %h5

ST_16: tmp_269 (540)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:877
.preheader50:7  %tmp_269 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %newIndex4_mid2_v, i3 0)

ST_16: p_shl16_cast (541)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:877
.preheader50:8  %p_shl16_cast = zext i7 %tmp_269 to i8

ST_16: tmp_270 (542)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:877
.preheader50:9  %tmp_270 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %newIndex4_mid2_v, i1 false)

ST_16: p_shl17_cast (543)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:10  %p_shl17_cast = zext i5 %tmp_270 to i8

ST_16: tmp_271 (544)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:11  %tmp_271 = sub i8 %p_shl16_cast, %p_shl17_cast

ST_16: tmp_301_cast (545)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:12  %tmp_301_cast = sext i8 %tmp_271 to i9

ST_16: not_exitcond_flatten_6 (546)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:879 (grouped into LUT with out node exitcond_mid)
.preheader50:13  %not_exitcond_flatten_6 = xor i1 %exitcond_flatten4, true

ST_16: exitcond6 (547)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:879
.preheader50:14  %exitcond6 = icmp eq i3 %w6, -3

ST_16: exitcond_mid (548)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:879 (out node of the LUT)
.preheader50:15  %exitcond_mid = and i1 %exitcond6, %not_exitcond_flatten_6

ST_16: h_3 (549)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:878
.preheader50:16  %h_3 = add i3 1, %h5_mid

ST_16: tmp_272 (550)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:879 (grouped into LUT with out node w6_mid2)
.preheader50:17  %tmp_272 = or i1 %exitcond_mid, %exitcond_flatten4

ST_16: w6_mid2 (551)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:879 (out node of the LUT)
.preheader50:18  %w6_mid2 = select i1 %tmp_272, i3 1, i3 %w6

ST_16: tmp_181_mid2 (552)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:19  %tmp_181_mid2 = select i1 %exitcond_mid, i3 %h_3, i3 %h5_mid

ST_16: tmp_181_mid2_cast (553)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:20  %tmp_181_mid2_cast = zext i3 %tmp_181_mid2 to i9

ST_16: tmp_273 (554)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:21  %tmp_273 = add i9 %tmp_181_mid2_cast, %tmp_301_cast

ST_16: tmp_342 (555)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:22  %tmp_342 = trunc i9 %tmp_273 to i7

ST_16: tmp_28 (559)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:879
.preheader50:26  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str19)

ST_16: empty_110 (612)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:884
._crit_edge:0  %empty_110 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str19, i32 %tmp_28)

ST_16: w_15 (613)  [1/1] 2.26ns  loc: acceleartor_hls_padding/components.cpp:879
._crit_edge:1  %w_15 = add i3 %w6_mid2, 1

ST_16: StgValue_553 (616)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:879
._crit_edge:4  br label %.preheader


 <State 17>: 6.98ns
ST_17: p_shl14_cast (556)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:23  %p_shl14_cast = call i10 @_ssdm_op_BitConcatenate.i10.i7.i3(i7 %tmp_342, i3 0)

ST_17: p_shl15_cast (557)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:24  %p_shl15_cast = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %tmp_273, i1 false)

ST_17: tmp_274 (558)  [1/1] 1.86ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:25  %tmp_274 = sub i10 %p_shl14_cast, %p_shl15_cast

ST_17: tmp_178_cast (561)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:28  %tmp_178_cast = zext i3 %w6_mid2 to i10

ST_17: tmp_275 (562)  [1/1] 1.86ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:29  %tmp_275 = add i10 %tmp_178_cast, %tmp_274

ST_17: tmp_307_cast (563)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:30  %tmp_307_cast = zext i10 %tmp_275 to i64

ST_17: buffer1_1_96_4x4_p_V_39 (564)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:31  %buffer1_1_96_4x4_p_V_39 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_3, i64 0, i64 %tmp_307_cast

ST_17: buffer1_1_96_4x4_p_V_40 (565)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:32  %buffer1_1_96_4x4_p_V_40 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_1, i64 0, i64 %tmp_307_cast

ST_17: buffer1_1_96_4x4_p_V_41 (566)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:33  %buffer1_1_96_4x4_p_V_41 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_4, i64 0, i64 %tmp_307_cast

ST_17: buffer1_1_96_4x4_p_V_42 (567)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:34  %buffer1_1_96_4x4_p_V_42 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_7, i64 0, i64 %tmp_307_cast

ST_17: buffer1_1_96_4x4_p_V_43 (568)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:35  %buffer1_1_96_4x4_p_V_43 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_5, i64 0, i64 %tmp_307_cast

ST_17: buffer1_1_96_4x4_p_V_44 (569)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:36  %buffer1_1_96_4x4_p_V_44 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_6, i64 0, i64 %tmp_307_cast

ST_17: buffer1_1_96_4x4_p_V_45 (570)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:37  %buffer1_1_96_4x4_p_V_45 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_8, i64 0, i64 %tmp_307_cast

ST_17: buffer1_1_96_4x4_p_V_46 (571)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:38  %buffer1_1_96_4x4_p_V_46 = getelementptr [432 x i8]* @buffer1_1_96_4x4_p_V_2, i64 0, i64 %tmp_307_cast

ST_17: buffer1_1_96_4x4_p_V_47 (572)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:39  %buffer1_1_96_4x4_p_V_47 = load i8* %buffer1_1_96_4x4_p_V_45, align 1

ST_17: buffer1_1_96_4x4_p_V_48 (573)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:40  %buffer1_1_96_4x4_p_V_48 = load i8* %buffer1_1_96_4x4_p_V_40, align 1

ST_17: buffer1_1_96_4x4_p_V_49 (574)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:41  %buffer1_1_96_4x4_p_V_49 = load i8* %buffer1_1_96_4x4_p_V_46, align 1

ST_17: buffer1_1_96_4x4_p_V_50 (575)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:42  %buffer1_1_96_4x4_p_V_50 = load i8* %buffer1_1_96_4x4_p_V_39, align 1

ST_17: buffer1_1_96_4x4_p_V_51 (576)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:43  %buffer1_1_96_4x4_p_V_51 = load i8* %buffer1_1_96_4x4_p_V_41, align 1

ST_17: buffer1_1_96_4x4_p_V_52 (577)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:44  %buffer1_1_96_4x4_p_V_52 = load i8* %buffer1_1_96_4x4_p_V_43, align 1

ST_17: buffer1_1_96_4x4_p_V_53 (578)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:45  %buffer1_1_96_4x4_p_V_53 = load i8* %buffer1_1_96_4x4_p_V_44, align 1

ST_17: buffer1_1_96_4x4_p_V_54 (579)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:46  %buffer1_1_96_4x4_p_V_54 = load i8* %buffer1_1_96_4x4_p_V_42, align 1


 <State 18>: 5.73ns
ST_18: empty_111 (534)  [1/1] 0.00ns
.preheader50:1  %empty_111 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)

ST_18: StgValue_577 (560)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:880
.preheader50:27  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_18: buffer1_1_96_4x4_p_V_47 (572)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:39  %buffer1_1_96_4x4_p_V_47 = load i8* %buffer1_1_96_4x4_p_V_45, align 1

ST_18: buffer1_1_96_4x4_p_V_48 (573)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:40  %buffer1_1_96_4x4_p_V_48 = load i8* %buffer1_1_96_4x4_p_V_40, align 1

ST_18: buffer1_1_96_4x4_p_V_49 (574)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:41  %buffer1_1_96_4x4_p_V_49 = load i8* %buffer1_1_96_4x4_p_V_46, align 1

ST_18: buffer1_1_96_4x4_p_V_50 (575)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:42  %buffer1_1_96_4x4_p_V_50 = load i8* %buffer1_1_96_4x4_p_V_39, align 1

ST_18: buffer1_1_96_4x4_p_V_51 (576)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:43  %buffer1_1_96_4x4_p_V_51 = load i8* %buffer1_1_96_4x4_p_V_41, align 1

ST_18: buffer1_1_96_4x4_p_V_52 (577)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:44  %buffer1_1_96_4x4_p_V_52 = load i8* %buffer1_1_96_4x4_p_V_43, align 1

ST_18: buffer1_1_96_4x4_p_V_53 (578)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:45  %buffer1_1_96_4x4_p_V_53 = load i8* %buffer1_1_96_4x4_p_V_44, align 1

ST_18: buffer1_1_96_4x4_p_V_54 (579)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:46  %buffer1_1_96_4x4_p_V_54 = load i8* %buffer1_1_96_4x4_p_V_42, align 1

ST_18: tmp_180 (580)  [1/1] 2.48ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:47  %tmp_180 = call i8 @_ssdm_op_Mux.ap_auto.8i8.i3(i8 %buffer1_1_96_4x4_p_V_47, i8 %buffer1_1_96_4x4_p_V_48, i8 %buffer1_1_96_4x4_p_V_49, i8 %buffer1_1_96_4x4_p_V_50, i8 %buffer1_1_96_4x4_p_V_51, i8 %buffer1_1_96_4x4_p_V_52, i8 %buffer1_1_96_4x4_p_V_53, i8 %buffer1_1_96_4x4_p_V_54, i3 %tmp_341)

ST_18: tmp_343 (581)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:48  %tmp_343 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_180, i32 7)

ST_18: StgValue_588 (582)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:881
.preheader50:49  br i1 %tmp_343, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i, label %._crit_edge

ST_18: StgValue_589 (584)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:882
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  switch i3 %tmp_341, label %branch7 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]

ST_18: StgValue_590 (586)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:882
branch6:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_44, align 1

ST_18: StgValue_591 (587)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:882
branch6:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i111

ST_18: StgValue_592 (589)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:882
branch5:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_43, align 1

ST_18: StgValue_593 (590)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:882
branch5:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i111

ST_18: StgValue_594 (592)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:882
branch4:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_41, align 1

ST_18: StgValue_595 (593)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:882
branch4:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i111

ST_18: StgValue_596 (595)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:882
branch3:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_39, align 1

ST_18: StgValue_597 (596)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:882
branch3:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i111

ST_18: StgValue_598 (598)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:882
branch2:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_46, align 1

ST_18: StgValue_599 (599)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:882
branch2:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i111

ST_18: StgValue_600 (601)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:882
branch1:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_40, align 1

ST_18: StgValue_601 (602)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:882
branch1:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i111

ST_18: StgValue_602 (604)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:882
branch0:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_45, align 1

ST_18: StgValue_603 (605)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:882
branch0:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i111

ST_18: StgValue_604 (607)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:882
branch7:0  store i8 0, i8* %buffer1_1_96_4x4_p_V_42, align 1

ST_18: StgValue_605 (608)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:882
branch7:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i111

ST_18: StgValue_606 (610)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:883
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i111:0  br label %._crit_edge


 <State 19>: 0.00ns
ST_19: StgValue_607 (618)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:887
:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten7') with incoming values : ('indvar_flatten_next7') [21]  (1.59 ns)

 <State 2>: 5.95ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [23]  (0 ns)
	'icmp' operation ('exitcond_flatten') [32]  (3.88 ns)
	'select' operation ('tmp_mid2_v', acceleartor_hls_padding/components.cpp:860) [34]  (2.07 ns)

 <State 3>: 8.72ns
The critical path consists of the following:
	'select' operation ('h_mid', acceleartor_hls_padding/components.cpp:860) [33]  (2.07 ns)
	'add' operation ('h_13', acceleartor_hls_padding/components.cpp:857) [47]  (2.26 ns)
	'select' operation ('tmp_178_mid2', acceleartor_hls_padding/components.cpp:860) [50]  (2.07 ns)
	'add' operation ('tmp_266', acceleartor_hls_padding/components.cpp:860) [52]  (2.32 ns)

 <State 4>: 6.98ns
The critical path consists of the following:
	'sub' operation ('tmp_267', acceleartor_hls_padding/components.cpp:860) [56]  (1.86 ns)
	'add' operation ('tmp_268', acceleartor_hls_padding/components.cpp:860) [60]  (1.86 ns)
	'getelementptr' operation ('buffer1_1_96_4x4_p_V_18', acceleartor_hls_padding/components.cpp:860) [65]  (0 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:860) of variable 'bias_V_load', acceleartor_hls_padding/components.cpp:860 on array 'buffer1_1_96_4x4_p_V_7' [95]  (3.25 ns)

 <State 5>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:866) [106]  (1.59 ns)

 <State 6>: 2.07ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:866) [106]  (0 ns)
	'icmp' operation ('exitcond2', acceleartor_hls_padding/components.cpp:866) [107]  (2.07 ns)

 <State 7>: 2.26ns
The critical path consists of the following:
	'add' operation ('h', acceleartor_hls_padding/components.cpp:866) [519]  (2.26 ns)

 <State 8>: 8.46ns
The critical path consists of the following:
	'phi' operation ('ci') with incoming values : ('ci', acceleartor_hls_padding/components.cpp:868) [124]  (0 ns)
	'sub' operation ('tmp_278', acceleartor_hls_padding/components.cpp:871) [135]  (2.32 ns)
	'add' operation ('tmp_279', acceleartor_hls_padding/components.cpp:871) [137]  (2.33 ns)
	'sub' operation ('tmp_280', acceleartor_hls_padding/components.cpp:871) [141]  (1.91 ns)
	'add' operation ('tmp_281', acceleartor_hls_padding/components.cpp:871) [142]  (1.91 ns)
	'getelementptr' operation ('input_V_addr', acceleartor_hls_padding/components.cpp:871) [144]  (0 ns)

 <State 9>: 8.36ns
The critical path consists of the following:
	'phi' operation ('co3', acceleartor_hls_padding/components.cpp:869) with incoming values : ('co_15_7', acceleartor_hls_padding/components.cpp:869) [147]  (0 ns)
	'sub' operation ('tmp_288', acceleartor_hls_padding/components.cpp:869) [172]  (2.32 ns)
	'add' operation ('tmp_289', acceleartor_hls_padding/components.cpp:867) [174]  (2.32 ns)
	'sub' operation ('tmp_290', acceleartor_hls_padding/components.cpp:867) [178]  (1.86 ns)
	'add' operation ('tmp_291', acceleartor_hls_padding/components.cpp:868) [179]  (1.86 ns)

 <State 10>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('buffer1_1_96_4x4_p_V_28', acceleartor_hls_padding/components.cpp:868) [186]  (0 ns)
	'load' operation ('buffer1_1_96_4x4_p_V_37', acceleartor_hls_padding/components.cpp:871) on array 'buffer1_1_96_4x4_p_V_6' [434]  (3.25 ns)

 <State 11>: 6.43ns
The critical path consists of the following:
	'mul' operation ('p_Val2_s', acceleartor_hls_padding/components.cpp:871) [193]  (6.43 ns)

 <State 12>: 6.78ns
The critical path consists of the following:
	'add' operation ('p_Val2_7', acceleartor_hls_padding/components.cpp:871) [197]  (2.39 ns)
	'add' operation ('p_Val2_9', acceleartor_hls_padding/components.cpp:871) [203]  (2.32 ns)
	'xor' operation ('tmp_185', acceleartor_hls_padding/components.cpp:871) [205]  (0 ns)
	'and' operation ('carry_9', acceleartor_hls_padding/components.cpp:871) [206]  (2.07 ns)

 <State 13>: 8.28ns
The critical path consists of the following:
	'icmp' operation ('Range1_all_ones', acceleartor_hls_padding/components.cpp:871) [209]  (2.07 ns)
	'select' operation ('deleted_ones', acceleartor_hls_padding/components.cpp:871) [214]  (0 ns)
	'and' operation ('brmerge40_demorgan_i', acceleartor_hls_padding/components.cpp:871) [220]  (2.07 ns)
	'or' operation ('tmp1_demorgan', acceleartor_hls_padding/components.cpp:871) [221]  (0 ns)
	'xor' operation ('tmp1', acceleartor_hls_padding/components.cpp:871) [222]  (0 ns)
	'and' operation ('underflow', acceleartor_hls_padding/components.cpp:871) [223]  (2.07 ns)
	'or' operation ('brmerge_i_i_i', acceleartor_hls_padding/components.cpp:871) [224]  (2.07 ns)

 <State 14>: 7.39ns
The critical path consists of the following:
	'select' operation ('p_Val2_60_mux', acceleartor_hls_padding/components.cpp:871) [227]  (2.07 ns)
	'select' operation ('this_assign_1', acceleartor_hls_padding/components.cpp:871) [229]  (2.07 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:871) of variable 'this_assign_1', acceleartor_hls_padding/components.cpp:871 on array 'buffer1_1_96_4x4_p_V_8' [230]  (3.25 ns)

 <State 15>: 5.95ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten9') with incoming values : ('indvar_flatten_next8') [526]  (0 ns)
	'icmp' operation ('exitcond_flatten4') [535]  (3.88 ns)
	'select' operation ('arrayNo_mid2_v', acceleartor_hls_padding/components.cpp:877) [537]  (2.07 ns)

 <State 16>: 8.72ns
The critical path consists of the following:
	'select' operation ('h5_mid', acceleartor_hls_padding/components.cpp:881) [536]  (2.07 ns)
	'add' operation ('h_3', acceleartor_hls_padding/components.cpp:878) [549]  (2.26 ns)
	'select' operation ('tmp_181_mid2', acceleartor_hls_padding/components.cpp:881) [552]  (2.07 ns)
	'add' operation ('tmp_273', acceleartor_hls_padding/components.cpp:881) [554]  (2.32 ns)

 <State 17>: 6.98ns
The critical path consists of the following:
	'sub' operation ('tmp_274', acceleartor_hls_padding/components.cpp:881) [558]  (1.86 ns)
	'add' operation ('tmp_275', acceleartor_hls_padding/components.cpp:881) [562]  (1.86 ns)
	'getelementptr' operation ('buffer1_1_96_4x4_p_V_45', acceleartor_hls_padding/components.cpp:881) [570]  (0 ns)
	'load' operation ('buffer1_1_96_4x4_p_V_47', acceleartor_hls_padding/components.cpp:881) on array 'buffer1_1_96_4x4_p_V_8' [572]  (3.25 ns)

 <State 18>: 5.73ns
The critical path consists of the following:
	'load' operation ('buffer1_1_96_4x4_p_V_47', acceleartor_hls_padding/components.cpp:881) on array 'buffer1_1_96_4x4_p_V_8' [572]  (3.25 ns)
	'mux' operation ('tmp_180', acceleartor_hls_padding/components.cpp:881) [580]  (2.48 ns)

 <State 19>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
