# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Lab_4.ip_user_files/ipstatic" \
"../../../../Lab_4.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../Lab_4.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v" \
"../../../../Lab_4.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v" \
"../../../../Lab_4.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v" \
"../../../../Lab_4.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v" \
"../../../../Lab_4.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
