

================================================================
== Vitis HLS Report for 'write_mem_float_128u_Pipeline_write_out_mem'
================================================================
* Date:           Thu Oct 20 03:40:33 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        softmax_10_bp
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131|  1.310 us|  1.310 us|  131|  131|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- write_out_mem  |      129|      129|         3|          1|          1|   128|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.27>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_ln44 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln40_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln40"   --->   Operation 8 'read' 'sext_ln40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln40_cast = sext i58 %sext_ln40_read"   --->   Operation 9 'sext' 'sext_ln40_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_14, i32 0, i32 0, void @empty_17, i32 64, i32 0, void @empty_0, void @empty, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %softmax_input_error_stream16, void @empty_9, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i480 0, i480 %phi_ln44"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [softmax_10_bp/src/softmax_10_bp.hpp:40]   --->   Operation 15 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.84ns)   --->   "%icmp_ln40 = icmp_eq  i8 %i_1, i8 128" [softmax_10_bp/src/softmax_10_bp.hpp:40]   --->   Operation 16 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.76ns)   --->   "%add_ln40 = add i8 %i_1, i8 1" [softmax_10_bp/src/softmax_10_bp.hpp:40]   --->   Operation 17 'add' 'add_ln40' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc.split, void %for.end.exitStub" [softmax_10_bp/src/softmax_10_bp.hpp:40]   --->   Operation 18 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i8 %i_1" [softmax_10_bp/src/softmax_10_bp.hpp:40]   --->   Operation 19 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.72ns)   --->   "%icmp_ln44 = icmp_eq  i4 %trunc_ln40, i4 15" [softmax_10_bp/src/softmax_10_bp.hpp:44]   --->   Operation 20 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %for.inc.split._crit_edge, void" [softmax_10_bp/src/softmax_10_bp.hpp:44]   --->   Operation 21 'br' 'br_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln40 = store i8 %add_ln40, i8 %i" [softmax_10_bp/src/softmax_10_bp.hpp:40]   --->   Operation 22 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln40_cast" [softmax_10_bp/src/softmax_10_bp.hpp:40]   --->   Operation 23 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.83ns)   --->   "%tmp_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %softmax_input_error_stream16" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'read' 'tmp_3' <Predicate = (!icmp_ln40)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%phi_ln44_load_1 = load i480 %phi_ln44" [softmax_10_bp/src/softmax_10_bp.hpp:44]   --->   Operation 26 'load' 'phi_ln44_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_17" [softmax_10_bp/src/softmax_10_bp.hpp:42]   --->   Operation 27 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 28 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i32.i480, i32 %tmp_3, i480 %phi_ln44_load_1" [softmax_10_bp/src/softmax_10_bp.hpp:44]   --->   Operation 29 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (7.30ns)   --->   "%write_ln44 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr, i512 %or_ln, i64 18446744073709551615" [softmax_10_bp/src/softmax_10_bp.hpp:44]   --->   Operation 30 'write' 'write_ln44' <Predicate = (icmp_ln44)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.inc.split._crit_edge" [softmax_10_bp/src/softmax_10_bp.hpp:44]   --->   Operation 31 'br' 'br_ln44' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%phi_ln44_load = load i480 %phi_ln44" [softmax_10_bp/src/softmax_10_bp.hpp:40]   --->   Operation 32 'load' 'phi_ln44_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = partselect i448 @_ssdm_op_PartSelect.i448.i480.i32.i32, i480 %phi_ln44_load, i32 32, i32 479" [softmax_10_bp/src/softmax_10_bp.hpp:40]   --->   Operation 33 'partselect' 'tmp' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i480 @_ssdm_op_BitConcatenate.i480.i32.i448, i32 %tmp_3, i448 %tmp" [softmax_10_bp/src/softmax_10_bp.hpp:40]   --->   Operation 34 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.58ns)   --->   "%select_ln44 = select i1 %icmp_ln44, i480 0, i480 %tmp_1" [softmax_10_bp/src/softmax_10_bp.hpp:44]   --->   Operation 35 'select' 'select_ln44' <Predicate = true> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln40 = store i480 %select_ln44, i480 %phi_ln44" [softmax_10_bp/src/softmax_10_bp.hpp:40]   --->   Operation 36 'store' 'store_ln40' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc" [softmax_10_bp/src/softmax_10_bp.hpp:40]   --->   Operation 37 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.28ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', softmax_10_bp/src/softmax_10_bp.hpp:40) on local variable 'i' [14]  (0 ns)
	'add' operation ('add_ln40', softmax_10_bp/src/softmax_10_bp.hpp:40) [18]  (0.765 ns)
	'store' operation ('store_ln40', softmax_10_bp/src/softmax_10_bp.hpp:40) of variable 'add_ln40', softmax_10_bp/src/softmax_10_bp.hpp:40 on local variable 'i' [37]  (0.427 ns)
	blocking operation 0.084 ns on control path)

 <State 2>: 1.84ns
The critical path consists of the following:
	fifo read operation ('tmp', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'softmax_input_error_stream16' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [25]  (1.84 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	'load' operation ('phi_ln44_load_1', softmax_10_bp/src/softmax_10_bp.hpp:44) on local variable 'phi_ln44' [21]  (0 ns)
	bus write operation ('write_ln44', softmax_10_bp/src/softmax_10_bp.hpp:44) on port 'gmem' (softmax_10_bp/src/softmax_10_bp.hpp:44) [30]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
