==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.4
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z010clg400-1'
@I [HLS-10] Analyzing design file 'PI_compensator_diff/PI_compensator_DiffEq.c' ... 
@I [HLS-10] Validating synthesis directives ...
@W [HLS-40] Directive 'INTERFACE' cannot be applied: Function 'PI_compensator' does not exist in any synthesis source file.
@W [HLS-40] Directive 'INTERFACE' cannot be applied: Function 'PI_compensator' does not exist in any synthesis source file.
@W [HLS-40] Directive 'INTERFACE' cannot be applied: Function 'PI_compensator' does not exist in any synthesis source file.
@W [HLS-40] Directive 'INTERFACE' cannot be applied: Function 'PI_compensator' does not exist in any synthesis source file.
@W [HLS-40] Directive 'INTERFACE' cannot be applied: Function 'PI_compensator' does not exist in any synthesis source file.
@W [HLS-40] Directive 'INTERFACE' cannot be applied: Function 'PI_compensator' does not exist in any synthesis source file.
@W [HLS-40] Directive 'INTERFACE' cannot be applied: Function 'PI_compensator' does not exist in any synthesis source file.
@W [HLS-40] Directive 'INTERFACE' cannot be applied: Function 'PI_compensator' does not exist in any synthesis source file.
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'ap_fixed_base<62, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::cast_IEEE754<unsigned short, float>' (r:/scratch/builds/2015.4/nightly/2015_11_17_1412220/src/products/hls/hls_lib/src/hls/hls_round.h:395).
@I [XFORM-603] Inlining function 'ap_fixed_base<1, 17, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 17, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<39, 39, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'fp_struct<float>::mantissa' into 'hls::cast_IEEE754<unsigned short, float>' (r:/scratch/builds/2015.4/nightly/2015_11_17_1412220/src/products/hls/hls_lib/src/hls/hls_round.h:392) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::expv' into 'hls::cast_IEEE754<unsigned short, float>' (r:/scratch/builds/2015.4/nightly/2015_11_17_1412220/src/products/hls/hls_lib/src/hls/hls_round.h:395) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::__signbit' into 'hls::cast_IEEE754<unsigned short, float>' (r:/scratch/builds/2015.4/nightly/2015_11_17_1412220/src/products/hls/hls_lib/src/hls/hls_round.h:402) automatically.
@I [XFORM-602] Inlining function '__hls_fptoui_float_i16' into 'PI_compensator_DiffEq' (PI_compensator_diff/PI_compensator_DiffEq.c:29) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::mantissa' into 'hls::cast_IEEE754<unsigned short, float>' (r:/scratch/builds/2015.4/nightly/2015_11_17_1412220/src/products/hls/hls_lib/src/hls/hls_round.h:392) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::expv' into 'hls::cast_IEEE754<unsigned short, float>' (r:/scratch/builds/2015.4/nightly/2015_11_17_1412220/src/products/hls/hls_lib/src/hls/hls_round.h:395) automatically.
@I [XFORM-602] Inlining function 'hls::cast_IEEE754<unsigned short, float>' into '__hls_fptoui_float_i16' (r:/scratch/builds/2015.4/nightly/2015_11_17_1412220/src/products/hls/hls_lib/src/lib_floatconversion.cpp:48) automatically.
@I [XFORM-602] Inlining function '__hls_fptoui_float_i16' into 'PI_compensator_DiffEq' (PI_compensator_diff/PI_compensator_DiffEq.c:29) automatically.
@I [XFORM-401] Performing if-conversion on hyperblock to (PI_compensator_diff/PI_compensator_DiffEq.c:36:1) in function 'PI_compensator_DiffEq'... converting 4 basic blocks.
@I [HLS-111] Elapsed time: 11.959 seconds; current memory usage: 286 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'PI_compensator_DiffEq' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'PI_compensator_DiffEq' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.085 seconds; current memory usage: 285 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'PI_compensator_DiffEq' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.1 seconds; current memory usage: 285 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'PI_compensator_DiffEq' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'PI_compensator_DiffEq/v_ref' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'PI_compensator_DiffEq/v_meas' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'PI_compensator_DiffEq/X_MAX' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'PI_compensator_DiffEq/b0' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'PI_compensator_DiffEq/b1' to 's_axilite & ap_none'.
@I [RTGEN-500] Setting interface mode on port 'PI_compensator_DiffEq/u' to 'ap_none'.
@W [RTGEN-101] Port 'u' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
@I [RTGEN-500] Setting interface mode on port 'PI_compensator_DiffEq/yVmeasDbg' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'PI_compensator_DiffEq/yDbg' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'PI_compensator_DiffEq/eDbg' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'PI_compensator_DiffEq/uDbg' to 's_axilite & ap_vld'.
@I [RTGEN-500] Setting interface mode on function 'PI_compensator_DiffEq' to 'ap_ctrl_hs'.
@W [RTGEN-101] Register 'x0' is power-on initialization.
@W [RTGEN-101] Register 'e0' is power-on initialization.
@I [RTGEN-100] Generating core module 'PI_compensator_DiffEq_faddfsub_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'PI_compensator_DiffEq_fcmp_32ns_32ns_1_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'PI_compensator_DiffEq_fmul_32ns_32ns_32_4_max_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'PI_compensator_DiffEq_sitofp_32ns_32_6': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'PI_compensator_DiffEq'.
@I [HLS-111] Elapsed time: 0.163 seconds; current memory usage: 285 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'PI_compensator_DiffEq'.
@I [WVHDL-304] Generating RTL VHDL for 'PI_compensator_DiffEq'.
@I [WVLOG-307] Generating RTL Verilog for 'PI_compensator_DiffEq'.
@I [HLS-112] Total elapsed time: 13.207 seconds; peak memory usage: 286 MB.
