<profile>

<section name = "Vivado HLS Report for 'Interface2'" level="0">
<item name = "Date">Tue Apr 23 14:08:03 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">Interface2</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">40.00</item>
<item name = "Clock uncertainty (ns)">0.00</item>
<item name = "Estimated clock period (ns)">2.748</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3, 4, 3, 4, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 92</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 105</column>
<column name="Register">-, -, 38, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="or_cond_fu_156_p2">and, 0, 0, 2, 1, 1</column>
<column name="grp_fu_97_p2">icmp, 0, 0, 13, 10, 6</column>
<column name="tmp_1_fu_127_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="tmp_3_fu_147_p2">icmp, 0, 0, 13, 10, 10</column>
<column name="tmp_4_fu_151_p2">icmp, 0, 0, 13, 10, 10</column>
<column name="tmp_5_fu_162_p2">icmp, 0, 0, 13, 10, 10</column>
<column name="tmp_fu_103_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="brmerge247_i_fu_121_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge250_i_fu_137_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge252_i_fu_143_p2">or, 0, 0, 2, 1, 1</column>
<column name="brmerge_i_fu_109_p2">or, 0, 0, 2, 1, 1</column>
<column name="right_not249_i_fu_132_p2">xor, 0, 0, 2, 1, 2</column>
<column name="right_not_i_fu_115_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="XY_Blue_V">15, 3, 8, 24</column>
<column name="XY_Blue_V_preg">9, 2, 8, 16</column>
<column name="XY_Green_V">15, 3, 8, 24</column>
<column name="XY_Green_V_preg">9, 2, 8, 16</column>
<column name="XY_Red_V">15, 3, 8, 24</column>
<column name="XY_Red_V_preg">9, 2, 8, 16</column>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="XY_Blue_V_preg">8, 0, 8, 0</column>
<column name="XY_Green_V_preg">8, 0, 8, 0</column>
<column name="XY_Red_V_preg">8, 0, 8, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="brmerge247_i_reg_198">1, 0, 1, 0</column>
<column name="brmerge250_i_reg_211">1, 0, 1, 0</column>
<column name="brmerge252_i_reg_215">1, 0, 1, 0</column>
<column name="or_cond_reg_223">1, 0, 1, 0</column>
<column name="p_not248_i_reg_206">1, 0, 1, 0</column>
<column name="tmp_1_reg_202">1, 0, 1, 0</column>
<column name="tmp_2_reg_219">1, 0, 1, 0</column>
<column name="tmp_5_reg_227">1, 0, 1, 0</column>
<column name="tmp_reg_191">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Interface2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Interface2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Interface2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Interface2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Interface2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Interface2, return value</column>
<column name="x_V">in, 10, ap_none, x_V, scalar</column>
<column name="y_V">in, 10, ap_none, y_V, scalar</column>
<column name="XY_Red_V">out, 8, ap_none, XY_Red_V, pointer</column>
<column name="XY_Green_V">out, 8, ap_none, XY_Green_V, pointer</column>
<column name="XY_Blue_V">out, 8, ap_none, XY_Blue_V, pointer</column>
<column name="center_line_V">in, 10, ap_none, center_line_V, scalar</column>
<column name="right_r">in, 1, ap_none, right_r, scalar</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">2.75</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'y_V_read', Interface2/Interface2.cpp:53">read, 0.00, 0.00, -, -, -, wire, read, &apos;y_V&apos;, -, -, -, -, -</column>
<column name="'p_not_i', Interface2/Interface2.cpp:11->Interface2/Interface2.cpp:63">icmp, 1.77, 1.77, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'brmerge_i', Interface2/Interface2.cpp:11->Interface2/Interface2.cpp:63">or, 0.98, 2.75, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
