$comment
	File created using the following command:
		vcd file parteb.msim.vcd -direction
$end
$date
	Fri Nov 18 01:11:18 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module sumador_completo_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " in_a $end
$var reg 1 # in_b $end
$var reg 1 $ in_cin $end
$var wire 1 % o_cout $end
$var wire 1 & o_f $end
$var wire 1 ' sampler $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . D3|Q~q $end
$var wire 1 / in_cin~input_o $end
$var wire 1 0 D3|Q~feeder_combout $end
$var wire 1 1 o_f~output_o $end
$var wire 1 2 o_cout~output_o $end
$var wire 1 3 clk~input_o $end
$var wire 1 4 clk~inputclkctrl_outclk $end
$var wire 1 5 in_b~input_o $end
$var wire 1 6 D2|Q~feeder_combout $end
$var wire 1 7 D2|Q~q $end
$var wire 1 8 in_a~input_o $end
$var wire 1 9 D1|Q~feeder_combout $end
$var wire 1 : D1|Q~q $end
$var wire 1 ; f~0_combout $end
$var wire 1 < D5|Q~q $end
$var wire 1 = cout~0_combout $end
$var wire 1 > D4|Q~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
x%
x&
x'
0(
1)
x*
1+
1,
1-
0.
0/
x0
x1
x2
03
x4
05
x6
07
08
x9
0:
x;
0<
x=
0>
$end
#173
04
#810
0=
#821
0;
#2676
02
0%
#2971
01
0&
#3116
06
#3394
00
#3428
09
#1000000
