

================================================================
== Vivado HLS Report for 'conv2_1'
================================================================
* Date:           Sat Aug  6 17:19:57 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        my_net
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.205|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  244665|  244665|  244665|  244665|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                      |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row                 |  244664|  244664|      8738|          -|          -|    28|    no    |
        | + Column             |    8736|    8736|       312|          -|          -|    28|    no    |
        |  ++ Kernel_Row       |     310|     310|        62|          -|          -|     5|    no    |
        |   +++ Kernel_Column  |      60|      60|        12|          -|          -|     5|    no    |
        +----------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.13>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weight_offset_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %weight_offset)"   --->   Operation 17 'read' 'weight_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_offset_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %input_offset)"   --->   Operation 18 'read' 'input_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i5 %weight_offset_read to i8" [my_net/src/my_net.cpp:19]   --->   Operation 19 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_18 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %weight_offset_read, i2 0)" [my_net/src/my_net.cpp:19]   --->   Operation 20 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln19_3 = zext i7 %tmp_18 to i8" [my_net/src/my_net.cpp:19]   --->   Operation 21 'zext' 'zext_ln19_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.87ns)   --->   "%sub_ln19_1 = sub i8 %zext_ln19_3, %zext_ln19" [my_net/src/my_net.cpp:19]   --->   Operation 22 'sub' 'sub_ln19_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln19_1 = sext i8 %sub_ln19_1 to i9" [my_net/src/my_net.cpp:19]   --->   Operation 23 'sext' 'sext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln19_5 = zext i2 %input_offset_read to i9" [my_net/src/my_net.cpp:19]   --->   Operation 24 'zext' 'zext_ln19_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.91ns)   --->   "%add_ln19_3 = add i9 %sext_ln19_1, %zext_ln19_5" [my_net/src/my_net.cpp:19]   --->   Operation 25 'add' 'add_ln19_3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln19_2 = sext i9 %add_ln19_3 to i12" [my_net/src/my_net.cpp:19]   --->   Operation 26 'sext' 'sext_ln19_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (4.35ns)   --->   "%mul_ln19 = mul i12 %sext_ln19_2, 25" [my_net/src/my_net.cpp:19]   --->   Operation 27 'mul' 'mul_ln19' <Predicate = true> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "br label %1" [my_net/src/my_net.cpp:8]   --->   Operation 28 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %r, %Row_end ]"   --->   Operation 29 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.36ns)   --->   "%icmp_ln8 = icmp eq i5 %r_0, -4" [my_net/src/my_net.cpp:8]   --->   Operation 31 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [my_net/src/my_net.cpp:8]   --->   Operation 32 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %6, label %Row_begin" [my_net/src/my_net.cpp:8]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind" [my_net/src/my_net.cpp:9]   --->   Operation 34 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str)" [my_net/src/my_net.cpp:9]   --->   Operation 35 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln19_1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %r_0, i5 0)" [my_net/src/my_net.cpp:19]   --->   Operation 36 'bitconcatenate' 'shl_ln19_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i10 %shl_ln19_1 to i11" [my_net/src/my_net.cpp:19]   --->   Operation 37 'zext' 'zext_ln19_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln19_2 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r_0, i2 0)" [my_net/src/my_net.cpp:19]   --->   Operation 38 'bitconcatenate' 'shl_ln19_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln19_4 = zext i7 %shl_ln19_2 to i11" [my_net/src/my_net.cpp:19]   --->   Operation 39 'zext' 'zext_ln19_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.73ns)   --->   "%sub_ln19 = sub i11 %zext_ln19_2, %zext_ln19_4" [my_net/src/my_net.cpp:19]   --->   Operation 40 'sub' 'sub_ln19' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.76ns)   --->   "br label %2" [my_net/src/my_net.cpp:11]   --->   Operation 41 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "ret void" [my_net/src/my_net.cpp:25]   --->   Operation 42 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %Row_begin ], [ %c, %Column_end ]"   --->   Operation 43 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i5 %c_0 to i11" [my_net/src/my_net.cpp:11]   --->   Operation 44 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.36ns)   --->   "%icmp_ln11 = icmp eq i5 %c_0, -4" [my_net/src/my_net.cpp:11]   --->   Operation 45 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)"   --->   Operation 46 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [my_net/src/my_net.cpp:11]   --->   Operation 47 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_end, label %Column_begin" [my_net/src/my_net.cpp:11]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str1) nounwind" [my_net/src/my_net.cpp:12]   --->   Operation 49 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str1)" [my_net/src/my_net.cpp:12]   --->   Operation 50 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.63ns)   --->   "%add_ln19 = add i11 %sub_ln19, %zext_ln11" [my_net/src/my_net.cpp:19]   --->   Operation 51 'add' 'add_ln19' <Predicate = (!icmp_ln11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i11 %add_ln19 to i32" [my_net/src/my_net.cpp:19]   --->   Operation 52 'sext' 'sext_ln19' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i32 %sext_ln19 to i64" [my_net/src/my_net.cpp:19]   --->   Operation 53 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [784 x half]* %output_r, i64 0, i64 %zext_ln19_1" [my_net/src/my_net.cpp:19]   --->   Operation 54 'getelementptr' 'output_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.76ns)   --->   "br label %3" [my_net/src/my_net.cpp:14]   --->   Operation 55 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp_1)" [my_net/src/my_net.cpp:24]   --->   Operation 56 'specregionend' 'empty_56' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br label %1" [my_net/src/my_net.cpp:8]   --->   Operation 57 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%kr_0 = phi i3 [ 0, %Column_begin ], [ %kr, %Kernel_Row_end ]"   --->   Operation 58 'phi' 'kr_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i3 %kr_0 to i5" [my_net/src/my_net.cpp:14]   --->   Operation 59 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.13ns)   --->   "%icmp_ln14 = icmp eq i3 %kr_0, -3" [my_net/src/my_net.cpp:14]   --->   Operation 60 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 61 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.65ns)   --->   "%kr = add i3 %kr_0, 1" [my_net/src/my_net.cpp:14]   --->   Operation 62 'add' 'kr' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Column_end, label %Kernel_Row_begin" [my_net/src/my_net.cpp:14]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind" [my_net/src/my_net.cpp:15]   --->   Operation 64 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2)" [my_net/src/my_net.cpp:15]   --->   Operation 65 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.78ns)   --->   "%add_ln19_1 = add i5 %zext_ln14, %r_0" [my_net/src/my_net.cpp:19]   --->   Operation 66 'add' 'add_ln19_1' <Predicate = (!icmp_ln14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %kr_0, i2 0)" [my_net/src/my_net.cpp:19]   --->   Operation 67 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.76ns)   --->   "br label %4" [my_net/src/my_net.cpp:17]   --->   Operation 68 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str1, i32 %tmp_2)" [my_net/src/my_net.cpp:22]   --->   Operation 69 'specregionend' 'empty_55' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "br label %2" [my_net/src/my_net.cpp:11]   --->   Operation 70 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.20>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%kc_0 = phi i3 [ 0, %Kernel_Row_begin ], [ %kc, %5 ]"   --->   Operation 71 'phi' 'kc_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i3 %kc_0 to i5" [my_net/src/my_net.cpp:17]   --->   Operation 72 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (1.13ns)   --->   "%icmp_ln17 = icmp eq i3 %kc_0, -3" [my_net/src/my_net.cpp:17]   --->   Operation 73 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 74 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.65ns)   --->   "%kc = add i3 %kc_0, 1" [my_net/src/my_net.cpp:17]   --->   Operation 75 'add' 'kc' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %Kernel_Row_end, label %5" [my_net/src/my_net.cpp:17]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.78ns)   --->   "%add_ln19_2 = add i5 %c_0, %zext_ln17" [my_net/src/my_net.cpp:19]   --->   Operation 77 'add' 'add_ln19_2' <Predicate = (!icmp_ln17)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_19 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i2.i5.i5(i52 0, i2 %input_offset_read, i5 %add_ln19_1, i5 %add_ln19_2)" [my_net/src/my_net.cpp:19]   --->   Operation 78 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [3072 x half]* %input_r, i64 0, i64 %tmp_19" [my_net/src/my_net.cpp:19]   --->   Operation 79 'getelementptr' 'input_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 80 [2/2] (3.25ns)   --->   "%input_load = load half* %input_addr, align 2" [my_net/src/my_net.cpp:19]   --->   Operation 80 'load' 'input_load' <Predicate = (!icmp_ln17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19_5 = add i5 %shl_ln, %zext_ln17" [my_net/src/my_net.cpp:19]   --->   Operation 81 'add' 'add_ln19_5' <Predicate = (!icmp_ln17)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 82 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln19_4 = add i5 %add_ln19_5, %zext_ln14" [my_net/src/my_net.cpp:19]   --->   Operation 82 'add' 'add_ln19_4' <Predicate = (!icmp_ln17)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln19_6 = zext i5 %add_ln19_4 to i12" [my_net/src/my_net.cpp:19]   --->   Operation 83 'zext' 'zext_ln19_6' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.54ns)   --->   "%add_ln19_6 = add i12 %zext_ln19_6, %mul_ln19" [my_net/src/my_net.cpp:19]   --->   Operation 84 'add' 'add_ln19_6' <Predicate = (!icmp_ln17)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln19_3 = sext i12 %add_ln19_6 to i64" [my_net/src/my_net.cpp:19]   --->   Operation 85 'sext' 'sext_ln19_3' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%conv1_weight_addr = getelementptr [1200 x half]* @conv1_weight, i64 0, i64 %sext_ln19_3" [my_net/src/my_net.cpp:19]   --->   Operation 86 'getelementptr' 'conv1_weight_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 87 [2/2] (3.25ns)   --->   "%conv1_weight_load = load half* %conv1_weight_addr, align 2" [my_net/src/my_net.cpp:19]   --->   Operation 87 'load' 'conv1_weight_load' <Predicate = (!icmp_ln17)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1200> <ROM>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2, i32 %tmp_3)" [my_net/src/my_net.cpp:21]   --->   Operation 88 'specregionend' 'empty_54' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "br label %3" [my_net/src/my_net.cpp:14]   --->   Operation 89 'br' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 90 [1/2] (3.25ns)   --->   "%input_load = load half* %input_addr, align 2" [my_net/src/my_net.cpp:19]   --->   Operation 90 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_6 : Operation 91 [1/2] (3.25ns)   --->   "%conv1_weight_load = load half* %conv1_weight_addr, align 2" [my_net/src/my_net.cpp:19]   --->   Operation 91 'load' 'conv1_weight_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 1200> <ROM>

State 7 <SV = 6> <Delay = 6.86>
ST_7 : Operation 92 [4/4] (6.86ns)   --->   "%tmp = fmul half %input_load, %conv1_weight_load" [my_net/src/my_net.cpp:19]   --->   Operation 92 'hmul' 'tmp' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.86>
ST_8 : Operation 93 [3/4] (6.86ns)   --->   "%tmp = fmul half %input_load, %conv1_weight_load" [my_net/src/my_net.cpp:19]   --->   Operation 93 'hmul' 'tmp' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.86>
ST_9 : Operation 94 [2/4] (6.86ns)   --->   "%tmp = fmul half %input_load, %conv1_weight_load" [my_net/src/my_net.cpp:19]   --->   Operation 94 'hmul' 'tmp' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [2/2] (3.25ns)   --->   "%output_load = load half* %output_addr, align 2" [my_net/src/my_net.cpp:19]   --->   Operation 95 'load' 'output_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 10 <SV = 9> <Delay = 6.86>
ST_10 : Operation 96 [1/4] (6.86ns)   --->   "%tmp = fmul half %input_load, %conv1_weight_load" [my_net/src/my_net.cpp:19]   --->   Operation 96 'hmul' 'tmp' <Predicate = true> <Delay = 6.86> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/2] (3.25ns)   --->   "%output_load = load half* %output_addr, align 2" [my_net/src/my_net.cpp:19]   --->   Operation 97 'load' 'output_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 11 <SV = 10> <Delay = 7.61>
ST_11 : Operation 98 [5/5] (7.61ns)   --->   "%tmp_s = fadd half %output_load, %tmp" [my_net/src/my_net.cpp:19]   --->   Operation 98 'hadd' 'tmp_s' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.61>
ST_12 : Operation 99 [4/5] (7.61ns)   --->   "%tmp_s = fadd half %output_load, %tmp" [my_net/src/my_net.cpp:19]   --->   Operation 99 'hadd' 'tmp_s' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.61>
ST_13 : Operation 100 [3/5] (7.61ns)   --->   "%tmp_s = fadd half %output_load, %tmp" [my_net/src/my_net.cpp:19]   --->   Operation 100 'hadd' 'tmp_s' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.61>
ST_14 : Operation 101 [2/5] (7.61ns)   --->   "%tmp_s = fadd half %output_load, %tmp" [my_net/src/my_net.cpp:19]   --->   Operation 101 'hadd' 'tmp_s' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.61>
ST_15 : Operation 102 [1/5] (7.61ns)   --->   "%tmp_s = fadd half %output_load, %tmp" [my_net/src/my_net.cpp:19]   --->   Operation 102 'hadd' 'tmp_s' <Predicate = true> <Delay = 7.61> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 7.61> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str3) nounwind" [my_net/src/my_net.cpp:18]   --->   Operation 103 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 104 [1/1] (3.25ns)   --->   "store half %tmp_s, half* %output_addr, align 2" [my_net/src/my_net.cpp:19]   --->   Operation 104 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "br label %4" [my_net/src/my_net.cpp:17]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.13ns
The critical path consists of the following:
	wire read on port 'weight_offset' [6]  (0 ns)
	'sub' operation ('sub_ln19_1', my_net/src/my_net.cpp:19) [11]  (1.87 ns)
	'add' operation ('add_ln19_3', my_net/src/my_net.cpp:19) [14]  (1.92 ns)
	'mul' operation ('mul_ln19', my_net/src/my_net.cpp:19) [16]  (4.35 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', my_net/src/my_net.cpp:8) [19]  (0 ns)
	'add' operation ('r', my_net/src/my_net.cpp:8) [22]  (1.78 ns)

 <State 3>: 1.78ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', my_net/src/my_net.cpp:11) [34]  (0 ns)
	'add' operation ('c', my_net/src/my_net.cpp:11) [38]  (1.78 ns)

 <State 4>: 1.78ns
The critical path consists of the following:
	'phi' operation ('kr') with incoming values : ('kr', my_net/src/my_net.cpp:14) [49]  (0 ns)
	'add' operation ('add_ln19_1', my_net/src/my_net.cpp:19) [58]  (1.78 ns)

 <State 5>: 8.21ns
The critical path consists of the following:
	'phi' operation ('kc') with incoming values : ('kc', my_net/src/my_net.cpp:17) [62]  (0 ns)
	'add' operation ('add_ln19_5', my_net/src/my_net.cpp:19) [74]  (0 ns)
	'add' operation ('add_ln19_4', my_net/src/my_net.cpp:19) [75]  (3.4 ns)
	'add' operation ('add_ln19_6', my_net/src/my_net.cpp:19) [77]  (1.55 ns)
	'getelementptr' operation ('conv1_weight_addr', my_net/src/my_net.cpp:19) [79]  (0 ns)
	'load' operation ('conv1_weight_load', my_net/src/my_net.cpp:19) on array 'conv1_weight' [80]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_load', my_net/src/my_net.cpp:19) on array 'input_r' [73]  (3.25 ns)

 <State 7>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp', my_net/src/my_net.cpp:19) [81]  (6.87 ns)

 <State 8>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp', my_net/src/my_net.cpp:19) [81]  (6.87 ns)

 <State 9>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp', my_net/src/my_net.cpp:19) [81]  (6.87 ns)

 <State 10>: 6.87ns
The critical path consists of the following:
	'hmul' operation ('tmp', my_net/src/my_net.cpp:19) [81]  (6.87 ns)

 <State 11>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_s', my_net/src/my_net.cpp:19) [83]  (7.61 ns)

 <State 12>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_s', my_net/src/my_net.cpp:19) [83]  (7.61 ns)

 <State 13>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_s', my_net/src/my_net.cpp:19) [83]  (7.61 ns)

 <State 14>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_s', my_net/src/my_net.cpp:19) [83]  (7.61 ns)

 <State 15>: 7.61ns
The critical path consists of the following:
	'hadd' operation ('tmp_s', my_net/src/my_net.cpp:19) [83]  (7.61 ns)

 <State 16>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln19', my_net/src/my_net.cpp:19) of variable 'tmp_s', my_net/src/my_net.cpp:19 on array 'output_r' [84]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
