0.7
2020.2
Nov 18 2020
09:47:47
D:/GitHub/harman_Verilog/1118_add_sub/1118_add_sub.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
D:/GitHub/harman_Verilog/1118_add_sub/1118_add_sub.srcs/sim_1/new/tb_add_sub.v,1731895882,verilog,,,,tb_add_sub,,,,,,,,
D:/GitHub/harman_Verilog/1118_add_sub/1118_add_sub.srcs/sim_1/new/tb_add_sub_systemverilog.sv,1731908906,systemVerilog,,,,$unit_tb_add_sub_systemverilog_sv;tb_add_sub_systemverilog,,uvm,,,,,,
D:/GitHub/harman_Verilog/1118_add_sub/1118_add_sub.srcs/sources_1/new/add_sub.v,1731892766,verilog,,D:/GitHub/harman_Verilog/1118_add_sub/1118_add_sub.srcs/sources_1/new/adder.v,,add_sub;sel_mode,,uvm,,,,,,
D:/GitHub/harman_Verilog/1118_add_sub/1118_add_sub.srcs/sources_1/new/adder.v,1731893405,verilog,,D:/GitHub/harman_Verilog/1118_add_sub/1118_add_sub.srcs/sim_1/new/tb_add_sub.v,,adder;full_adder;half_adder,,uvm,,,,,,
