$timescale 10ns $end
$scope module logic $end
$var wire 1 ! PINA0 $end
$var wire 8 " PORTB $end
$upscope $end
$enddefinitions $end
$dumpvars
x!
bxxxxxxxx "
$end
#2400
b00000000 "
#2462
b00000000 "
#2463
b00000000 "
#3700
0!
#14300
b00000001 "
#14301
b00000001 "
#15300
b00000001 "
#15301
b00000001 "
#16300
b00000001 "
#16301
b00000001 "
#17300
b00000001 "
#17301
b00000001 "
#18300
b00000001 "
#18301
b00000001 "
#24362
b00000001 "
#24363
b00000001 "
#25362
b00000001 "
#25363
b00000001 "
#26362
b00000001 "
#26363
b00000001 "
#27362
b00000001 "
#27363
b00000001 "
#28537
b00000000 "
#28538
b00000000 "
#29650
b00000000 "
#29651
b00000000 "
#30762
b00000000 "
#30763
b00000000 "
#31875
b00000000 "
#31876
b00000000 "
#32987
b00000000 "
#32988
b00000000 "
#38100
b00000000 "
#38101
b00000000 "
#39287
b00000000 "
#39288
b00000000 "
#40475
b00000000 "
#40476
b00000000 "
#41662
b00000000 "
#41663
b00000000 "
#42850
b00000000 "
#42851
b00000000 "
