

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix_1'
================================================================
* Date:           Wed Dec  4 20:22:50 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.40|     3.903|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+--------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|       8|    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -| 7 ~ 14 |    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|        26|          -|          -|       ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond3)
	2  / (exitcond3)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / (!exitcond2)
	20  / (exitcond2)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / (!exitcond2 & !exitcond2_1)
	4  / (exitcond2_1) | (exitcond2)
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	7  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)"   --->   Operation 33 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)"   --->   Operation 34 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)"   --->   Operation 35 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%input_height_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_height)"   --->   Operation 36 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%output_width_cast = zext i5 %output_width_read to i16"   --->   Operation 37 'zext' 'output_width_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_cast = zext i6 %input_height_read to i7" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 38 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_71_cast2_cast = zext i6 %input_width_read to i13" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 39 'zext' 'tmp_71_cast2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_72_cast = zext i5 %output_height_read to i7" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 40 'zext' 'tmp_72_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_73_cast_cast = zext i5 %output_width_read to i12" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 41 'zext' 'tmp_73_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 42 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%out_d = phi i4 [ 0, %0 ], [ %out_d_4, %.loopexit.loopexit ]"   --->   Operation 43 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%phi_mul = phi i7 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 44 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i7 [ 0, %0 ], [ %next_mul3, %.loopexit.loopexit ]" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 45 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.87ns)   --->   "%next_mul3 = add i7 %phi_mul2, %tmp_72_cast" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 46 'add' 'next_mul3' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.87ns)   --->   "%next_mul = add i7 %phi_mul, %tmp_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 47 'add' 'next_mul' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.30ns)   --->   "%exitcond4 = icmp eq i4 %out_d, -8" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 48 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 49 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.73ns)   --->   "%out_d_4 = add i4 %out_d, 1" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 50 'add' 'out_d_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %3, label %.preheader5.preheader" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_s = zext i4 %out_d to i64" [layers_c/depthwise_conv2d.cpp:22]   --->   Operation 52 'zext' 'tmp_s' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [8 x i16]* %bias, i64 0, i64 %tmp_s" [layers_c/depthwise_conv2d.cpp:22]   --->   Operation 53 'getelementptr' 'bias_addr' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_75_cast = zext i4 %out_d to i6" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 54 'zext' 'tmp_75_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_59 = trunc i4 %out_d to i3" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 55 'trunc' 'tmp_59' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_shl = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_59, i3 0)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 56 'bitconcatenate' 'p_shl' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.82ns)   --->   "%tmp_60 = add i6 %tmp_75_cast, %p_shl" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 57 'add' 'tmp_60' <Predicate = (!exitcond4)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 58 'ret' <Predicate = (exitcond4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_77_cast = zext i6 %tmp_60 to i7" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 59 'zext' 'tmp_77_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_64 = zext i6 %tmp_60 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 60 'zext' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%kernel_0_addr = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %tmp_64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 61 'getelementptr' 'kernel_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.82ns)   --->   "%tmp_116_0_0_1 = add i7 1, %tmp_77_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 62 'add' 'tmp_116_0_0_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_117_0_0_1 = zext i7 %tmp_116_0_0_1 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 63 'zext' 'tmp_117_0_0_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%kernel_0_addr_1 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_0_1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 64 'getelementptr' 'kernel_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.82ns)   --->   "%tmp_116_0_0_2 = add i7 2, %tmp_77_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 65 'add' 'tmp_116_0_0_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_117_0_0_2 = zext i7 %tmp_116_0_0_2 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 66 'zext' 'tmp_117_0_0_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%kernel_0_addr_2 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_0_2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 67 'getelementptr' 'kernel_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.82ns)   --->   "%tmp_116_0_1 = add i7 3, %tmp_77_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 68 'add' 'tmp_116_0_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_117_0_1 = zext i7 %tmp_116_0_1 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 69 'zext' 'tmp_117_0_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%kernel_0_addr_3 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 70 'getelementptr' 'kernel_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.82ns)   --->   "%tmp_116_0_1_1 = add i7 4, %tmp_77_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 71 'add' 'tmp_116_0_1_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_117_0_1_1 = zext i7 %tmp_116_0_1_1 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 72 'zext' 'tmp_117_0_1_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%kernel_0_addr_4 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_1_1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 73 'getelementptr' 'kernel_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.82ns)   --->   "%tmp_116_0_1_2 = add i7 5, %tmp_77_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 74 'add' 'tmp_116_0_1_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_117_0_1_2 = zext i7 %tmp_116_0_1_2 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 75 'zext' 'tmp_117_0_1_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%kernel_0_addr_5 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_1_2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 76 'getelementptr' 'kernel_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.82ns)   --->   "%tmp_116_0_2 = add i7 6, %tmp_77_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 77 'add' 'tmp_116_0_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_117_0_2 = zext i7 %tmp_116_0_2 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 78 'zext' 'tmp_117_0_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%kernel_0_addr_6 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 79 'getelementptr' 'kernel_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.82ns)   --->   "%tmp_116_0_2_1 = add i7 7, %tmp_77_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 80 'add' 'tmp_116_0_2_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_117_0_2_1 = zext i7 %tmp_116_0_2_1 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 81 'zext' 'tmp_117_0_2_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%kernel_0_addr_7 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_2_1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 82 'getelementptr' 'kernel_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.82ns)   --->   "%tmp_116_0_2_2 = add i7 8, %tmp_77_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 83 'add' 'tmp_116_0_2_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_117_0_2_2 = zext i7 %tmp_116_0_2_2 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 84 'zext' 'tmp_117_0_2_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%kernel_0_addr_8 = getelementptr [72 x i16]* %kernel_0, i64 0, i64 %tmp_117_0_2_2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 85 'getelementptr' 'kernel_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.76ns)   --->   "br label %.preheader5" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 86 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.87>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%out_h = phi i4 [ %out_h_4, %2 ], [ 0, %.preheader5.preheader ]"   --->   Operation 87 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%out_h_cast = zext i4 %out_h to i5" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 88 'zext' 'out_h_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (1.36ns)   --->   "%exitcond3 = icmp eq i5 %out_h_cast, %output_height_read" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 89 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)"   --->   Operation 90 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (1.73ns)   --->   "%out_h_4 = add i4 %out_h, 1" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 91 'add' 'out_h_4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit.loopexit, label %.preheader.preheader" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_79_cast = zext i4 %out_h to i7" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 93 'zext' 'tmp_79_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (1.87ns)   --->   "%tmp23 = add i7 %tmp_79_cast, %phi_mul" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 94 'add' 'tmp23' <Predicate = (!exitcond3)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (1.87ns)   --->   "%tmp6 = add i7 %tmp_79_cast, %phi_mul2" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 95 'add' 'tmp6' <Predicate = (!exitcond3)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 96 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.74>
ST_5 : Operation 97 [1/1] (1.87ns)   --->   "%tmp_0_1 = add i7 %tmp23, 1" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 97 'add' 'tmp_0_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (1.87ns)   --->   "%tmp_0_2 = add i7 %tmp23, 2" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 98 'add' 'tmp_0_2' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%tmp6_cast_cast = zext i7 %tmp6 to i12" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 99 'zext' 'tmp6_cast_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (3.74ns)   --->   "%tmp7 = mul i12 %tmp_73_cast_cast, %tmp6_cast_cast" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 100 'mul' 'tmp7' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.74>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_0_cast_cast = zext i7 %tmp23 to i13" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 101 'zext' 'tmp_0_cast_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (3.74ns)   --->   "%tmp43 = mul i13 %tmp_71_cast2_cast, %tmp_0_cast_cast" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 102 'mul' 'tmp43' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%tmp43_cast = zext i13 %tmp43 to i17" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 103 'zext' 'tmp43_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_0_1_cast_cast = zext i7 %tmp_0_1 to i13" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 104 'zext' 'tmp_0_1_cast_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (3.74ns)   --->   "%tmp5_0_1 = mul i13 %tmp_71_cast2_cast, %tmp_0_1_cast_cast" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 105 'mul' 'tmp5_0_1' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp5_0_1_cast = zext i13 %tmp5_0_1 to i17" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 106 'zext' 'tmp5_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_0_2_cast_cast = zext i7 %tmp_0_2 to i13" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 107 'zext' 'tmp_0_2_cast_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (3.74ns)   --->   "%tmp5_0_2 = mul i13 %tmp_71_cast2_cast, %tmp_0_2_cast_cast" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 108 'mul' 'tmp5_0_2' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%tmp5_0_2_cast = zext i13 %tmp5_0_2 to i17" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 109 'zext' 'tmp5_0_2_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%tmp7_cast = zext i12 %tmp7 to i17" [layers_c/depthwise_conv2d.cpp:18]   --->   Operation 110 'zext' 'tmp7_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (1.76ns)   --->   "br label %.preheader.0" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 111 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 6> <Delay = 2.42>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%out_w = phi i16 [ %out_w_4_1, %1 ], [ 0, %.preheader.preheader ]" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 112 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (2.42ns)   --->   "%exitcond2 = icmp eq i16 %out_w, %output_width_cast" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 113 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %2, label %.preheader.1" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_80_cast = zext i16 %out_w to i17" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 115 'zext' 'tmp_80_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (2.07ns)   --->   "%tmp_65 = add i17 %tmp43_cast, %tmp_80_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 116 'add' 'tmp_65' <Predicate = (!exitcond2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [1/1] (2.07ns)   --->   "%tmp_111_0_0_2 = add i17 %tmp_80_cast, 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 117 'add' 'tmp_111_0_0_2' <Predicate = (!exitcond2)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.42>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_66 = zext i17 %tmp_65 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 118 'zext' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_66" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 119 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [2/2] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 120 'load' 'input_load' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 121 [2/2] (1.68ns)   --->   "%kernel_0_load = load i16* %kernel_0_addr, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 121 'load' 'kernel_0_load' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_111_0_0_s = or i16 %out_w, 1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 122 'or' 'tmp_111_0_0_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_111_0_0_cast = zext i16 %tmp_111_0_0_s to i17" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 123 'zext' 'tmp_111_0_0_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (2.07ns)   --->   "%tmp_112_0_0_1 = add i17 %tmp_111_0_0_cast, %tmp43_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 124 'add' 'tmp_112_0_0_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 125 [1/1] (2.10ns)   --->   "%tmp_112_0_0_2 = add i17 %tmp_111_0_0_2, %tmp43_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 125 'add' 'tmp_112_0_0_2' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 126 [1/1] (2.42ns)   --->   "%exitcond2_1 = icmp eq i16 %tmp_111_0_0_s, %output_width_cast" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 126 'icmp' 'exitcond2_1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.07>
ST_9 : Operation 127 [1/2] (1.68ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 127 'load' 'input_load' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 128 [1/2] (1.68ns)   --->   "%kernel_0_load = load i16* %kernel_0_addr, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 128 'load' 'kernel_0_load' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_113_0_0_1 = zext i17 %tmp_112_0_0_1 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 129 'zext' 'tmp_113_0_0_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%input_addr_114 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_0_1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 130 'getelementptr' 'input_addr_114' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [2/2] (1.68ns)   --->   "%input_load_78 = load i16* %input_addr_114, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 131 'load' 'input_load_78' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 132 [2/2] (1.68ns)   --->   "%kernel_0_load_1 = load i16* %kernel_0_addr_1, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 132 'load' 'kernel_0_load_1' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_113_0_0_2 = zext i17 %tmp_112_0_0_2 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 133 'zext' 'tmp_113_0_0_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%input_addr_115 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_0_2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 134 'getelementptr' 'input_addr_115' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [2/2] (1.68ns)   --->   "%input_load_79 = load i16* %input_addr_115, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 135 'load' 'input_load_79' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 136 [2/2] (1.68ns)   --->   "%kernel_0_load_2 = load i16* %kernel_0_addr_2, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 136 'load' 'kernel_0_load_2' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_9 : Operation 137 [1/1] (2.07ns)   --->   "%tmp_112_0_1 = add i17 %tmp5_0_1_cast, %tmp_80_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 137 'add' 'tmp_112_0_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (2.07ns)   --->   "%tmp_112_0_1_1 = add i17 %tmp_111_0_0_cast, %tmp5_0_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 138 'add' 'tmp_112_0_1_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.10>
ST_10 : Operation 139 [1/2] (1.68ns)   --->   "%input_load_78 = load i16* %input_addr_114, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 139 'load' 'input_load_78' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 140 [1/2] (1.68ns)   --->   "%kernel_0_load_1 = load i16* %kernel_0_addr_1, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 140 'load' 'kernel_0_load_1' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 141 [1/2] (1.68ns)   --->   "%input_load_79 = load i16* %input_addr_115, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 141 'load' 'input_load_79' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 142 [1/2] (1.68ns)   --->   "%kernel_0_load_2 = load i16* %kernel_0_addr_2, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 142 'load' 'kernel_0_load_2' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_113_0_1 = zext i17 %tmp_112_0_1 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 143 'zext' 'tmp_113_0_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%input_addr_116 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 144 'getelementptr' 'input_addr_116' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [2/2] (1.68ns)   --->   "%input_load_80 = load i16* %input_addr_116, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 145 'load' 'input_load_80' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 146 [2/2] (1.68ns)   --->   "%kernel_0_load_3 = load i16* %kernel_0_addr_3, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 146 'load' 'kernel_0_load_3' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_113_0_1_1 = zext i17 %tmp_112_0_1_1 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 147 'zext' 'tmp_113_0_1_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%input_addr_117 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_1_1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 148 'getelementptr' 'input_addr_117' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 149 [2/2] (1.68ns)   --->   "%input_load_81 = load i16* %input_addr_117, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 149 'load' 'input_load_81' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 150 [2/2] (1.68ns)   --->   "%kernel_0_load_4 = load i16* %kernel_0_addr_4, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 150 'load' 'kernel_0_load_4' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_10 : Operation 151 [1/1] (2.10ns)   --->   "%tmp_112_0_1_2 = add i17 %tmp_111_0_0_2, %tmp5_0_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 151 'add' 'tmp_112_0_1_2' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (2.07ns)   --->   "%tmp_112_0_2 = add i17 %tmp5_0_2_cast, %tmp_80_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 152 'add' 'tmp_112_0_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.10>
ST_11 : Operation 153 [1/2] (1.68ns)   --->   "%input_load_80 = load i16* %input_addr_116, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 153 'load' 'input_load_80' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 154 [1/2] (1.68ns)   --->   "%kernel_0_load_3 = load i16* %kernel_0_addr_3, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 154 'load' 'kernel_0_load_3' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 155 [1/2] (1.68ns)   --->   "%input_load_81 = load i16* %input_addr_117, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 155 'load' 'input_load_81' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 156 [1/2] (1.68ns)   --->   "%kernel_0_load_4 = load i16* %kernel_0_addr_4, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 156 'load' 'kernel_0_load_4' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_113_0_1_2 = zext i17 %tmp_112_0_1_2 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 157 'zext' 'tmp_113_0_1_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%input_addr_118 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_1_2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 158 'getelementptr' 'input_addr_118' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [2/2] (1.68ns)   --->   "%input_load_82 = load i16* %input_addr_118, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 159 'load' 'input_load_82' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 160 [2/2] (1.68ns)   --->   "%kernel_0_load_5 = load i16* %kernel_0_addr_5, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 160 'load' 'kernel_0_load_5' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_113_0_2 = zext i17 %tmp_112_0_2 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 161 'zext' 'tmp_113_0_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%input_addr_119 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 162 'getelementptr' 'input_addr_119' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [2/2] (1.68ns)   --->   "%input_load_83 = load i16* %input_addr_119, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 163 'load' 'input_load_83' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 164 [2/2] (1.68ns)   --->   "%kernel_0_load_6 = load i16* %kernel_0_addr_6, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 164 'load' 'kernel_0_load_6' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_11 : Operation 165 [1/1] (2.07ns)   --->   "%tmp_112_0_2_1 = add i17 %tmp_111_0_0_cast, %tmp5_0_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 165 'add' 'tmp_112_0_2_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 166 [1/1] (2.10ns)   --->   "%tmp_112_0_2_2 = add i17 %tmp_111_0_0_2, %tmp5_0_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 166 'add' 'tmp_112_0_2_2' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.68>
ST_12 : Operation 167 [1/2] (1.68ns)   --->   "%input_load_82 = load i16* %input_addr_118, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 167 'load' 'input_load_82' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 168 [1/2] (1.68ns)   --->   "%kernel_0_load_5 = load i16* %kernel_0_addr_5, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 168 'load' 'kernel_0_load_5' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 169 [1/2] (1.68ns)   --->   "%input_load_83 = load i16* %input_addr_119, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 169 'load' 'input_load_83' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 170 [1/2] (1.68ns)   --->   "%kernel_0_load_6 = load i16* %kernel_0_addr_6, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 170 'load' 'kernel_0_load_6' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_113_0_2_1 = zext i17 %tmp_112_0_2_1 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 171 'zext' 'tmp_113_0_2_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%input_addr_120 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_2_1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 172 'getelementptr' 'input_addr_120' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [2/2] (1.68ns)   --->   "%input_load_84 = load i16* %input_addr_120, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 173 'load' 'input_load_84' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 174 [2/2] (1.68ns)   --->   "%kernel_0_load_7 = load i16* %kernel_0_addr_7, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 174 'load' 'kernel_0_load_7' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_113_0_2_2 = zext i17 %tmp_112_0_2_2 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 175 'zext' 'tmp_113_0_2_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%input_addr_121 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_0_2_2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 176 'getelementptr' 'input_addr_121' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [2/2] (1.68ns)   --->   "%input_load_85 = load i16* %input_addr_121, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 177 'load' 'input_load_85' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_12 : Operation 178 [2/2] (1.68ns)   --->   "%kernel_0_load_8 = load i16* %kernel_0_addr_8, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 178 'load' 'kernel_0_load_8' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 13 <SV = 12> <Delay = 1.68>
ST_13 : Operation 179 [1/2] (1.68ns)   --->   "%input_load_84 = load i16* %input_addr_120, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 179 'load' 'input_load_84' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_13 : Operation 180 [1/2] (1.68ns)   --->   "%kernel_0_load_7 = load i16* %kernel_0_addr_7, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 180 'load' 'kernel_0_load_7' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_13 : Operation 181 [1/2] (1.68ns)   --->   "%input_load_85 = load i16* %input_addr_121, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 181 'load' 'input_load_85' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_13 : Operation 182 [1/2] (1.68ns)   --->   "%kernel_0_load_8 = load i16* %kernel_0_addr_8, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 182 'load' 'kernel_0_load_8' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 14 <SV = 13> <Delay = 3.89>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_114_0_2_cast = sext i16 %input_load_83 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 183 'sext' 'tmp_114_0_2_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_118_0_2_cast = sext i16 %kernel_0_load_6 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 184 'sext' 'tmp_118_0_2_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 185 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_0_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_0_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 185 'mul' 'tmp_119_0_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_114_0_2_1_cast = sext i16 %input_load_84 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 186 'sext' 'tmp_114_0_2_1_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_118_0_2_1_cast = sext i16 %kernel_0_load_7 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 187 'sext' 'tmp_118_0_2_1_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 188 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_0_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_0_2_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 188 'mul' 'tmp_119_0_2_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_114_0_2_2_cast = sext i16 %input_load_85 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 189 'sext' 'tmp_114_0_2_2_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_118_0_2_2_cast = sext i16 %kernel_0_load_8 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 190 'sext' 'tmp_118_0_2_2_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 191 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_0_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_0_2_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 191 'mul' 'tmp_119_0_2_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 3.89>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_114_0_cast = sext i16 %input_load to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 192 'sext' 'tmp_114_0_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_118_0_cast = sext i16 %kernel_0_load to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 193 'sext' 'tmp_118_0_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 194 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_67 = mul i30 %tmp_118_0_cast, %tmp_114_0_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 194 'mul' 'tmp_67' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_114_0_0_1_cast = sext i16 %input_load_78 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 195 'sext' 'tmp_114_0_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_118_0_0_1_cast = sext i16 %kernel_0_load_1 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 196 'sext' 'tmp_118_0_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 197 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_0_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_0_0_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 197 'mul' 'tmp_119_0_0_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_114_0_0_2_cast = sext i16 %input_load_79 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 198 'sext' 'tmp_114_0_0_2_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_118_0_0_2_cast = sext i16 %kernel_0_load_2 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 199 'sext' 'tmp_118_0_0_2_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 200 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_0_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_0_0_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 200 'mul' 'tmp_119_0_0_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_114_0_1_cast = sext i16 %input_load_80 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 201 'sext' 'tmp_114_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_118_0_1_cast = sext i16 %kernel_0_load_3 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 202 'sext' 'tmp_118_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 203 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_0_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_0_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 203 'mul' 'tmp_119_0_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_114_0_1_1_cast = sext i16 %input_load_81 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 204 'sext' 'tmp_114_0_1_1_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_118_0_1_1_cast = sext i16 %kernel_0_load_4 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 205 'sext' 'tmp_118_0_1_1_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 206 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_0_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_0_1_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 206 'mul' 'tmp_119_0_1_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_114_0_1_2_cast = sext i16 %input_load_82 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 207 'sext' 'tmp_114_0_1_2_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_118_0_1_2_cast = sext i16 %kernel_0_load_5 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 208 'sext' 'tmp_118_0_1_2_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 209 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_0_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_0_1_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 209 'mul' 'tmp_119_0_1_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 210 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_0_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_0_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 210 'mul' 'tmp_119_0_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 211 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_0_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_0_2_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 211 'mul' 'tmp_119_0_2_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 212 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_0_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_0_2_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 212 'mul' 'tmp_119_0_2_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 3.89>
ST_16 : Operation 213 [2/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [layers_c/depthwise_conv2d.cpp:22]   --->   Operation 213 'load' 'bias_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_16 : Operation 214 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_67 = mul i30 %tmp_118_0_cast, %tmp_114_0_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 214 'mul' 'tmp_67' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 215 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_0_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_0_0_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 215 'mul' 'tmp_119_0_0_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 216 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_0_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_0_0_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 216 'mul' 'tmp_119_0_0_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 217 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_0_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_0_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 217 'mul' 'tmp_119_0_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 218 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_0_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_0_1_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 218 'mul' 'tmp_119_0_1_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 219 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_0_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_0_1_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 219 'mul' 'tmp_119_0_1_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 220 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_119_0_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_0_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 220 'mul' 'tmp_119_0_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 221 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_119_0_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_0_2_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 221 'mul' 'tmp_119_0_2_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 222 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_119_0_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_0_2_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 222 'mul' 'tmp_119_0_2_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 17 <SV = 16> <Delay = 3.90>
ST_17 : Operation 223 [1/2] (2.32ns)   --->   "%bias_load = load i16* %bias_addr, align 2" [layers_c/depthwise_conv2d.cpp:22]   --->   Operation 223 'load' 'bias_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_17 : Operation 224 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_67 = mul i30 %tmp_118_0_cast, %tmp_114_0_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 224 'mul' 'tmp_67' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 225 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_119_0_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_0_0_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 225 'mul' 'tmp_119_0_0_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 226 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_119_0_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_0_0_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 226 'mul' 'tmp_119_0_0_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 227 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_119_0_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_0_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 227 'mul' 'tmp_119_0_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 228 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_119_0_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_0_1_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 228 'mul' 'tmp_119_0_1_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 229 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_119_0_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_0_1_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 229 'mul' 'tmp_119_0_1_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_121_0_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_2, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 230 'partselect' 'tmp_121_0_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_121_0_2_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_2_1, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 231 'partselect' 'tmp_121_0_2_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_121_0_2_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_2_2, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 232 'partselect' 'tmp_121_0_2_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp9 = add i16 %tmp_121_0_2_1, %tmp_121_0_2_2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 233 'add' 'tmp9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 234 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp8 = add i16 %tmp9, %tmp_121_0_2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 234 'add' 'tmp8' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 18 <SV = 17> <Delay = 3.90>
ST_18 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_68 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_67, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 235 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_121_0_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_0_1, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 236 'partselect' 'tmp_121_0_0_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_121_0_0_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_0_2, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 237 'partselect' 'tmp_121_0_0_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_121_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_1, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 238 'partselect' 'tmp_121_0_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_121_0_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_1_1, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 239 'partselect' 'tmp_121_0_1_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_121_0_1_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_0_1_2, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 240 'partselect' 'tmp_121_0_1_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 241 [1/1] (2.07ns)   --->   "%tmp1 = add i16 %bias_load, %tmp_68" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 241 'add' 'tmp1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 242 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i16 %tmp_121_0_0_2, %tmp_121_0_1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 242 'add' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 243 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp2 = add i16 %tmp3, %tmp_121_0_0_1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 243 'add' 'tmp2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i16 %tmp_121_0_1_1, %tmp_121_0_1_2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 244 'add' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 245 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp4 = add i16 %tmp8, %tmp5" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 245 'add' 'tmp4' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 3.90>
ST_19 : Operation 246 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i16 %tmp2, %tmp1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 246 'add' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 247 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%buffer_6_0_2_2 = add i16 %tmp4, %tmp" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 247 'add' 'buffer_6_0_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 248 [1/1] (2.07ns)   --->   "%tmp_62 = add i17 %tmp7_cast, %tmp_80_cast" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 248 'add' 'tmp_62' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.89>
ST_20 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_63 = zext i17 %tmp_62 to i64" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 249 'zext' 'tmp_63' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_20 : Operation 250 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_63" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 250 'getelementptr' 'output_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_20 : Operation 251 [1/1] (1.68ns)   --->   "store i16 %buffer_6_0_2_2, i16* %output_addr, align 2" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 251 'store' <Predicate = (!exitcond2)> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_20 : Operation 252 [1/1] (0.00ns)   --->   "br i1 %exitcond2_1, label %2, label %1" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 252 'br' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_20 : Operation 253 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1 = mul i30 %tmp_118_0_cast, %tmp_114_0_0_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 253 'mul' 'tmp_119_1' <Predicate = (!exitcond2 & !exitcond2_1)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 254 [1/1] (2.07ns)   --->   "%tmp_111_1_0_1 = add i17 %tmp_111_0_0_cast, 1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 254 'add' 'tmp_111_1_0_1' <Predicate = (!exitcond2 & !exitcond2_1)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 255 [1/1] (2.07ns)   --->   "%tmp_111_1_0_2 = add i17 %tmp_111_0_0_cast, 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 255 'add' 'tmp_111_1_0_2' <Predicate = (!exitcond2 & !exitcond2_1)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 256 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_0_1_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 256 'mul' 'tmp_119_1_1' <Predicate = (!exitcond2 & !exitcond2_1)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 257 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_0_2_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 257 'mul' 'tmp_119_1_2' <Predicate = (!exitcond2 & !exitcond2_1)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 258 [1/1] (2.07ns)   --->   "%tmp_105_1 = add i17 %tmp7_cast, %tmp_111_0_0_cast" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 258 'add' 'tmp_105_1' <Predicate = (!exitcond2 & !exitcond2_1)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 259 [1/1] (2.07ns)   --->   "%out_w_4_1 = add i16 %out_w, 2" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 259 'add' 'out_w_4_1' <Predicate = (!exitcond2 & !exitcond2_1)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 260 [1/1] (0.00ns)   --->   "br label %.preheader5" [layers_c/depthwise_conv2d.cpp:19]   --->   Operation 260 'br' <Predicate = (exitcond2_1) | (exitcond2)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 3.89>
ST_21 : Operation 261 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1 = mul i30 %tmp_118_0_cast, %tmp_114_0_0_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 261 'mul' 'tmp_119_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 262 [1/1] (2.10ns)   --->   "%tmp_112_1_0_1 = add i17 %tmp_111_1_0_1, %tmp43_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 262 'add' 'tmp_112_1_0_1' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 263 [1/1] (2.10ns)   --->   "%tmp_112_1_0_2 = add i17 %tmp_111_1_0_2, %tmp43_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 263 'add' 'tmp_112_1_0_2' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 264 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_0_1_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 264 'mul' 'tmp_119_1_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 265 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_0_2_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 265 'mul' 'tmp_119_1_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 2.10>
ST_22 : Operation 266 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_119_1 = mul i30 %tmp_118_0_cast, %tmp_114_0_0_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 266 'mul' 'tmp_119_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_113_1_0_1 = zext i17 %tmp_112_1_0_1 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 267 'zext' 'tmp_113_1_0_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 268 [1/1] (0.00ns)   --->   "%input_addr_122 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_0_1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 268 'getelementptr' 'input_addr_122' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 269 [2/2] (1.68ns)   --->   "%input_load_86 = load i16* %input_addr_122, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 269 'load' 'input_load_86' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_22 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_113_1_0_2 = zext i17 %tmp_112_1_0_2 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 270 'zext' 'tmp_113_1_0_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 271 [1/1] (0.00ns)   --->   "%input_addr_123 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_0_2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 271 'getelementptr' 'input_addr_123' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 272 [2/2] (1.68ns)   --->   "%input_load_87 = load i16* %input_addr_123, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 272 'load' 'input_load_87' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_22 : Operation 273 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_119_1_1 = mul i30 %tmp_118_0_1_cast, %tmp_114_0_1_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 273 'mul' 'tmp_119_1_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 274 [1/1] (2.10ns)   --->   "%tmp_112_1_1_1 = add i17 %tmp_111_1_0_1, %tmp5_0_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 274 'add' 'tmp_112_1_1_1' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 275 [1/1] (2.10ns)   --->   "%tmp_112_1_1_2 = add i17 %tmp_111_1_0_2, %tmp5_0_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 275 'add' 'tmp_112_1_1_2' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 276 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_119_1_2 = mul i30 %tmp_118_0_2_cast, %tmp_114_0_2_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 276 'mul' 'tmp_119_1_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 277 [1/1] (2.10ns)   --->   "%tmp_112_1_2_1 = add i17 %tmp_111_1_0_1, %tmp5_0_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 277 'add' 'tmp_112_1_2_1' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 278 [1/1] (2.10ns)   --->   "%tmp_112_1_2_2 = add i17 %tmp_111_1_0_2, %tmp5_0_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 278 'add' 'tmp_112_1_2_2' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.07>
ST_23 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_121_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 279 'partselect' 'tmp_121_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 280 [1/2] (1.68ns)   --->   "%input_load_86 = load i16* %input_addr_122, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 280 'load' 'input_load_86' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_23 : Operation 281 [1/2] (1.68ns)   --->   "%input_load_87 = load i16* %input_addr_123, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 281 'load' 'input_load_87' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_23 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_121_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_1, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 282 'partselect' 'tmp_121_1_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_113_1_1_1 = zext i17 %tmp_112_1_1_1 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 283 'zext' 'tmp_113_1_1_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 284 [1/1] (0.00ns)   --->   "%input_addr_124 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_1_1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 284 'getelementptr' 'input_addr_124' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 285 [2/2] (1.68ns)   --->   "%input_load_88 = load i16* %input_addr_124, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 285 'load' 'input_load_88' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_23 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_113_1_1_2 = zext i17 %tmp_112_1_1_2 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 286 'zext' 'tmp_113_1_1_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 287 [1/1] (0.00ns)   --->   "%input_addr_125 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_1_2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 287 'getelementptr' 'input_addr_125' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 288 [2/2] (1.68ns)   --->   "%input_load_89 = load i16* %input_addr_125, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 288 'load' 'input_load_89' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_23 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_121_1_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_2, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 289 'partselect' 'tmp_121_1_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 290 [1/1] (2.07ns)   --->   "%tmp11 = add i16 %bias_load, %tmp_121_1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 290 'add' 'tmp11' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.89>
ST_24 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_114_1_0_1_cast = sext i16 %input_load_86 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 291 'sext' 'tmp_114_1_0_1_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 292 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_1_0_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 292 'mul' 'tmp_119_1_0_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_114_1_0_2_cast = sext i16 %input_load_87 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 293 'sext' 'tmp_114_1_0_2_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 294 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_1_0_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 294 'mul' 'tmp_119_1_0_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 295 [1/2] (1.68ns)   --->   "%input_load_88 = load i16* %input_addr_124, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 295 'load' 'input_load_88' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_24 : Operation 296 [1/2] (1.68ns)   --->   "%input_load_89 = load i16* %input_addr_125, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 296 'load' 'input_load_89' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_24 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_113_1_2_1 = zext i17 %tmp_112_1_2_1 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 297 'zext' 'tmp_113_1_2_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 298 [1/1] (0.00ns)   --->   "%input_addr_126 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_2_1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 298 'getelementptr' 'input_addr_126' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 299 [2/2] (1.68ns)   --->   "%input_load_90 = load i16* %input_addr_126, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 299 'load' 'input_load_90' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_24 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_113_1_2_2 = zext i17 %tmp_112_1_2_2 to i64" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 300 'zext' 'tmp_113_1_2_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 301 [1/1] (0.00ns)   --->   "%input_addr_127 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_113_1_2_2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 301 'getelementptr' 'input_addr_127' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 302 [2/2] (1.68ns)   --->   "%input_load_91 = load i16* %input_addr_127, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 302 'load' 'input_load_91' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 25 <SV = 24> <Delay = 3.89>
ST_25 : Operation 303 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_1_0_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 303 'mul' 'tmp_119_1_0_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 304 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_1_0_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 304 'mul' 'tmp_119_1_0_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_114_1_1_1_cast = sext i16 %input_load_88 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 305 'sext' 'tmp_114_1_1_1_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 306 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_1_1_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 306 'mul' 'tmp_119_1_1_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_114_1_1_2_cast = sext i16 %input_load_89 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 307 'sext' 'tmp_114_1_1_2_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 308 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_1_1_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 308 'mul' 'tmp_119_1_1_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 309 [1/2] (1.68ns)   --->   "%input_load_90 = load i16* %input_addr_126, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 309 'load' 'input_load_90' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_25 : Operation 310 [1/2] (1.68ns)   --->   "%input_load_91 = load i16* %input_addr_127, align 2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 310 'load' 'input_load_91' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>

State 26 <SV = 25> <Delay = 3.89>
ST_26 : Operation 311 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_119_1_0_1 = mul i30 %tmp_118_0_0_1_cast, %tmp_114_1_0_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 311 'mul' 'tmp_119_1_0_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 312 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_119_1_0_2 = mul i30 %tmp_118_0_0_2_cast, %tmp_114_1_0_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 312 'mul' 'tmp_119_1_0_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 313 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_1_1_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 313 'mul' 'tmp_119_1_1_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 314 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_1_1_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 314 'mul' 'tmp_119_1_1_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_114_1_2_1_cast = sext i16 %input_load_90 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 315 'sext' 'tmp_114_1_2_1_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 316 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_1_2_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 316 'mul' 'tmp_119_1_2_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_114_1_2_2_cast = sext i16 %input_load_91 to i30" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 317 'sext' 'tmp_114_1_2_2_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 318 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_1_2_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 318 'mul' 'tmp_119_1_2_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 3.90>
ST_27 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_121_1_0_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_0_1, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 319 'partselect' 'tmp_121_1_0_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_121_1_0_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_0_2, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 320 'partselect' 'tmp_121_1_0_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 321 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_119_1_1_1 = mul i30 %tmp_118_0_1_1_cast, %tmp_114_1_1_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 321 'mul' 'tmp_119_1_1_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 322 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_119_1_1_2 = mul i30 %tmp_118_0_1_2_cast, %tmp_114_1_1_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 322 'mul' 'tmp_119_1_1_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 323 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_1_2_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 323 'mul' 'tmp_119_1_2_1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 324 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_119_1_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_1_2_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 324 'mul' 'tmp_119_1_2_2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 325 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp13 = add i16 %tmp_121_1_0_2, %tmp_121_1_1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 325 'add' 'tmp13' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 326 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp12 = add i16 %tmp13, %tmp_121_1_0_1" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 326 'add' 'tmp12' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_121_1_1_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_1_1, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 327 'partselect' 'tmp_121_1_1_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_121_1_1_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_1_2, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 328 'partselect' 'tmp_121_1_1_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 329 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_119_1_2_1 = mul i30 %tmp_118_0_2_1_cast, %tmp_114_1_2_1_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 329 'mul' 'tmp_119_1_2_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 330 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_119_1_2_2 = mul i30 %tmp_118_0_2_2_cast, %tmp_114_1_2_2_cast" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 330 'mul' 'tmp_119_1_2_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 28> <Delay = 3.90>
ST_29 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_121_1_2_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_2_1, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 331 'partselect' 'tmp_121_1_2_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_121_1_2_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_119_1_2_2, i32 14, i32 29)" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 332 'partselect' 'tmp_121_1_2_2' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 333 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp17 = add i16 %tmp_121_1_2_1, %tmp_121_1_2_2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 333 'add' 'tmp17' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 334 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp16 = add i16 %tmp17, %tmp_121_1_2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 334 'add' 'tmp16' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 29> <Delay = 3.90>
ST_30 : Operation 335 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp15 = add i16 %tmp_121_1_1_1, %tmp_121_1_1_2" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 335 'add' 'tmp15' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 336 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%tmp14 = add i16 %tmp16, %tmp15" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 336 'add' 'tmp14' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 3.90>
ST_31 : Operation 337 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp10 = add i16 %tmp12, %tmp11" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 337 'add' 'tmp10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 338 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%buffer_6_1_2_2 = add i16 %tmp14, %tmp10" [layers_c/depthwise_conv2d.cpp:27]   --->   Operation 338 'add' 'buffer_6_1_2_2' <Predicate = true> <Delay = 3.90> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.95> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 1.68>
ST_32 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_106_1 = zext i17 %tmp_105_1 to i64" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 339 'zext' 'tmp_106_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 340 [1/1] (0.00ns)   --->   "%output_addr_17 = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_106_1" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 340 'getelementptr' 'output_addr_17' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 341 [1/1] (1.68ns)   --->   "store i16 %buffer_6_1_2_2, i16* %output_addr_17, align 2" [layers_c/depthwise_conv2d.cpp:35]   --->   Operation 341 'store' <Predicate = true> <Delay = 1.68> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 14400> <RAM>
ST_32 : Operation 342 [1/1] (0.00ns)   --->   "br label %.preheader.0" [layers_c/depthwise_conv2d.cpp:20]   --->   Operation 342 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.4ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('out_d') with incoming values : ('out_d', layers_c/depthwise_conv2d.cpp:18) [20]  (1.77 ns)

 <State 2>: 1.87ns
The critical path consists of the following:
	'phi' operation ('phi_mul', layers_c/depthwise_conv2d.cpp:27) with incoming values : ('next_mul', layers_c/depthwise_conv2d.cpp:27) [21]  (0 ns)
	'add' operation ('next_mul', layers_c/depthwise_conv2d.cpp:27) [24]  (1.87 ns)

 <State 3>: 1.83ns
The critical path consists of the following:
	'add' operation ('tmp_116_0_0_1', layers_c/depthwise_conv2d.cpp:27) [39]  (1.83 ns)

 <State 4>: 1.87ns
The critical path consists of the following:
	'phi' operation ('out_h') with incoming values : ('out_h', layers_c/depthwise_conv2d.cpp:19) [65]  (0 ns)
	'add' operation ('tmp23', layers_c/depthwise_conv2d.cpp:19) [73]  (1.87 ns)

 <State 5>: 3.74ns
The critical path consists of the following:
	'mul' operation ('tmp7', layers_c/depthwise_conv2d.cpp:18) [87]  (3.74 ns)

 <State 6>: 3.74ns
The critical path consists of the following:
	'mul' operation ('tmp43', layers_c/depthwise_conv2d.cpp:35) [75]  (3.74 ns)

 <State 7>: 2.43ns
The critical path consists of the following:
	'phi' operation ('out_w', layers_c/depthwise_conv2d.cpp:20) with incoming values : ('out_w_4_1', layers_c/depthwise_conv2d.cpp:20) [91]  (0 ns)
	'icmp' operation ('exitcond2', layers_c/depthwise_conv2d.cpp:20) [92]  (2.43 ns)

 <State 8>: 2.43ns
The critical path consists of the following:
	'or' operation ('tmp_111_0_0_s', layers_c/depthwise_conv2d.cpp:27) [106]  (0 ns)
	'icmp' operation ('exitcond2_1', layers_c/depthwise_conv2d.cpp:20) [194]  (2.43 ns)

 <State 9>: 2.08ns
The critical path consists of the following:
	'add' operation ('tmp_112_0_1', layers_c/depthwise_conv2d.cpp:27) [127]  (2.08 ns)

 <State 10>: 2.11ns
The critical path consists of the following:
	'add' operation ('tmp_112_0_1_2', layers_c/depthwise_conv2d.cpp:27) [145]  (2.11 ns)

 <State 11>: 2.11ns
The critical path consists of the following:
	'add' operation ('tmp_112_0_2_2', layers_c/depthwise_conv2d.cpp:27) [172]  (2.11 ns)

 <State 12>: 1.68ns
The critical path consists of the following:
	'load' operation ('input_load_82', layers_c/depthwise_conv2d.cpp:27) on array 'input_r' [148]  (1.68 ns)

 <State 13>: 1.68ns
The critical path consists of the following:
	'load' operation ('input_load_84', layers_c/depthwise_conv2d.cpp:27) on array 'input_r' [166]  (1.68 ns)

 <State 14>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[161] ('tmp_119_0_2', layers_c/depthwise_conv2d.cpp:27) [161]  (3.89 ns)

 <State 15>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[104] ('tmp_67', layers_c/depthwise_conv2d.cpp:27) [104]  (3.89 ns)

 <State 16>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[104] ('tmp_67', layers_c/depthwise_conv2d.cpp:27) [104]  (3.89 ns)

 <State 17>: 3.9ns
The critical path consists of the following:
	'add' operation ('tmp8', layers_c/depthwise_conv2d.cpp:27) [187]  (3.9 ns)

 <State 18>: 3.9ns
The critical path consists of the following:
	'add' operation ('tmp2', layers_c/depthwise_conv2d.cpp:27) [183]  (3.9 ns)

 <State 19>: 3.9ns
The critical path consists of the following:
	'add' operation ('tmp', layers_c/depthwise_conv2d.cpp:27) [184]  (0 ns)
	'add' operation ('buffer_6_0_2_2', layers_c/depthwise_conv2d.cpp:27) [189]  (3.9 ns)

 <State 20>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[197] ('tmp_119_1', layers_c/depthwise_conv2d.cpp:27) [197]  (3.89 ns)

 <State 21>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[197] ('tmp_119_1', layers_c/depthwise_conv2d.cpp:27) [197]  (3.89 ns)

 <State 22>: 2.11ns
The critical path consists of the following:
	'add' operation ('tmp_112_1_1_1', layers_c/depthwise_conv2d.cpp:27) [217]  (2.11 ns)

 <State 23>: 2.08ns
The critical path consists of the following:
	'add' operation ('tmp11', layers_c/depthwise_conv2d.cpp:27) [247]  (2.08 ns)

 <State 24>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[205] ('tmp_119_1_0_1', layers_c/depthwise_conv2d.cpp:27) [205]  (3.89 ns)

 <State 25>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[205] ('tmp_119_1_0_1', layers_c/depthwise_conv2d.cpp:27) [205]  (3.89 ns)

 <State 26>: 3.89ns
The critical path consists of the following:
	'mul' operation of DSP[222] ('tmp_119_1_1_1', layers_c/depthwise_conv2d.cpp:27) [222]  (3.89 ns)

 <State 27>: 3.9ns
The critical path consists of the following:
	'add' operation ('tmp12', layers_c/depthwise_conv2d.cpp:27) [249]  (3.9 ns)

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 3.9ns
The critical path consists of the following:
	'add' operation ('tmp17', layers_c/depthwise_conv2d.cpp:27) [252]  (0 ns)
	'add' operation ('tmp16', layers_c/depthwise_conv2d.cpp:27) [253]  (3.9 ns)

 <State 30>: 3.9ns
The critical path consists of the following:
	'add' operation ('tmp15', layers_c/depthwise_conv2d.cpp:27) [251]  (0 ns)
	'add' operation ('tmp14', layers_c/depthwise_conv2d.cpp:27) [254]  (3.9 ns)

 <State 31>: 3.9ns
The critical path consists of the following:
	'add' operation ('tmp10', layers_c/depthwise_conv2d.cpp:27) [250]  (0 ns)
	'add' operation ('buffer_6_1_2_2', layers_c/depthwise_conv2d.cpp:27) [255]  (3.9 ns)

 <State 32>: 1.68ns
The critical path consists of the following:
	'getelementptr' operation ('output_addr_17', layers_c/depthwise_conv2d.cpp:35) [258]  (0 ns)
	'store' operation (layers_c/depthwise_conv2d.cpp:35) of variable 'buffer_6_1_2_2', layers_c/depthwise_conv2d.cpp:27 on array 'output_r' [259]  (1.68 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
