

================================================================
== Vitis HLS Report for 'width_loop_proc5'
================================================================
* Date:           Sun May 16 17:14:34 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        framebuffer_copy
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|      652|  0.130 us|  6.520 us|   13|  652|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+---------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- width_loop  |        2|      641|         3|          1|          1|  1 ~ 640|       yes|
        +--------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    138|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     165|     50|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    164|    -|
|Register         |        -|    -|     272|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     437|    352|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+-----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP|  FF | LUT| URAM|
    +-------------------------+----------------------+---------+----+-----+----+-----+
    |mul_32ns_32ns_62_2_1_U1  |mul_32ns_32ns_62_2_1  |        0|   0|  165|  50|    0|
    +-------------------------+----------------------+---------+----+-----+----+-----+
    |Total                    |                      |        0|   0|  165|  50|    0|
    +-------------------------+----------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln19_fu_233_p2                 |         +|   0|  0|  39|          32|           1|
    |add_ln324_fu_207_p2                |         +|   0|  0|  71|          64|          64|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln878_fu_239_p2               |      icmp|   0|  0|  18|          32|          32|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 138|         134|         103|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  65|         13|    1|         13|
    |ap_done                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2     |   9|          2|    1|          2|
    |ap_phi_mux_x_phi_fu_178_p4  |   9|          2|   32|         64|
    |cp_blk_n_AR                 |   9|          2|    1|          2|
    |cp_blk_n_R                  |   9|          2|    1|          2|
    |display_xsize_out_blk_n     |   9|          2|    1|          2|
    |update_out_blk_n            |   9|          2|    1|          2|
    |width_out_blk_n             |   9|          2|    1|          2|
    |x_reg_174                   |   9|          2|   32|         64|
    |y_out_blk_n                 |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 164|         35|   74|        159|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln19_reg_276                  |  32|   0|   32|          0|
    |ap_CS_fsm                         |  12|   0|   12|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |cp_addr_read_reg_285              |  32|   0|   32|          0|
    |cp_addr_reg_270                   |  64|   0|   64|          0|
    |icmp_ln878_reg_281                |   1|   0|    1|          0|
    |icmp_ln878_reg_281_pp0_iter1_reg  |   1|   0|    1|          0|
    |mul_i_i58_i_i_reg_265             |  62|   0|   62|          0|
    |x_reg_174                         |  32|   0|   32|          0|
    |x_reg_174_pp0_iter1_reg           |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 272|   0|  272|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|   width_loop_proc5|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|   width_loop_proc5|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|   width_loop_proc5|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|   width_loop_proc5|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|   width_loop_proc5|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|   width_loop_proc5|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|   width_loop_proc5|  return value|
|width                     |   in|   32|     ap_none|              width|        scalar|
|y                         |   in|   32|     ap_none|                  y|        scalar|
|display_xsize             |   in|   32|     ap_none|      display_xsize|        scalar|
|copy                      |   in|   64|     ap_none|               copy|        scalar|
|m_axi_cp_AWVALID          |  out|    1|       m_axi|                 cp|       pointer|
|m_axi_cp_AWREADY          |   in|    1|       m_axi|                 cp|       pointer|
|m_axi_cp_AWADDR           |  out|   64|       m_axi|                 cp|       pointer|
|m_axi_cp_AWID             |  out|    1|       m_axi|                 cp|       pointer|
|m_axi_cp_AWLEN            |  out|   32|       m_axi|                 cp|       pointer|
|m_axi_cp_AWSIZE           |  out|    3|       m_axi|                 cp|       pointer|
|m_axi_cp_AWBURST          |  out|    2|       m_axi|                 cp|       pointer|
|m_axi_cp_AWLOCK           |  out|    2|       m_axi|                 cp|       pointer|
|m_axi_cp_AWCACHE          |  out|    4|       m_axi|                 cp|       pointer|
|m_axi_cp_AWPROT           |  out|    3|       m_axi|                 cp|       pointer|
|m_axi_cp_AWQOS            |  out|    4|       m_axi|                 cp|       pointer|
|m_axi_cp_AWREGION         |  out|    4|       m_axi|                 cp|       pointer|
|m_axi_cp_AWUSER           |  out|    1|       m_axi|                 cp|       pointer|
|m_axi_cp_WVALID           |  out|    1|       m_axi|                 cp|       pointer|
|m_axi_cp_WREADY           |   in|    1|       m_axi|                 cp|       pointer|
|m_axi_cp_WDATA            |  out|   32|       m_axi|                 cp|       pointer|
|m_axi_cp_WSTRB            |  out|    4|       m_axi|                 cp|       pointer|
|m_axi_cp_WLAST            |  out|    1|       m_axi|                 cp|       pointer|
|m_axi_cp_WID              |  out|    1|       m_axi|                 cp|       pointer|
|m_axi_cp_WUSER            |  out|    1|       m_axi|                 cp|       pointer|
|m_axi_cp_ARVALID          |  out|    1|       m_axi|                 cp|       pointer|
|m_axi_cp_ARREADY          |   in|    1|       m_axi|                 cp|       pointer|
|m_axi_cp_ARADDR           |  out|   64|       m_axi|                 cp|       pointer|
|m_axi_cp_ARID             |  out|    1|       m_axi|                 cp|       pointer|
|m_axi_cp_ARLEN            |  out|   32|       m_axi|                 cp|       pointer|
|m_axi_cp_ARSIZE           |  out|    3|       m_axi|                 cp|       pointer|
|m_axi_cp_ARBURST          |  out|    2|       m_axi|                 cp|       pointer|
|m_axi_cp_ARLOCK           |  out|    2|       m_axi|                 cp|       pointer|
|m_axi_cp_ARCACHE          |  out|    4|       m_axi|                 cp|       pointer|
|m_axi_cp_ARPROT           |  out|    3|       m_axi|                 cp|       pointer|
|m_axi_cp_ARQOS            |  out|    4|       m_axi|                 cp|       pointer|
|m_axi_cp_ARREGION         |  out|    4|       m_axi|                 cp|       pointer|
|m_axi_cp_ARUSER           |  out|    1|       m_axi|                 cp|       pointer|
|m_axi_cp_RVALID           |   in|    1|       m_axi|                 cp|       pointer|
|m_axi_cp_RREADY           |  out|    1|       m_axi|                 cp|       pointer|
|m_axi_cp_RDATA            |   in|   32|       m_axi|                 cp|       pointer|
|m_axi_cp_RLAST            |   in|    1|       m_axi|                 cp|       pointer|
|m_axi_cp_RID              |   in|    1|       m_axi|                 cp|       pointer|
|m_axi_cp_RUSER            |   in|    1|       m_axi|                 cp|       pointer|
|m_axi_cp_RRESP            |   in|    2|       m_axi|                 cp|       pointer|
|m_axi_cp_BVALID           |   in|    1|       m_axi|                 cp|       pointer|
|m_axi_cp_BREADY           |  out|    1|       m_axi|                 cp|       pointer|
|m_axi_cp_BRESP            |   in|    2|       m_axi|                 cp|       pointer|
|m_axi_cp_BID              |   in|    1|       m_axi|                 cp|       pointer|
|m_axi_cp_BUSER            |   in|    1|       m_axi|                 cp|       pointer|
|src_V1_address0           |  out|   10|   ap_memory|             src_V1|         array|
|src_V1_ce0                |  out|    1|   ap_memory|             src_V1|         array|
|src_V1_we0                |  out|    1|   ap_memory|             src_V1|         array|
|src_V1_d0                 |  out|   32|   ap_memory|             src_V1|         array|
|update                    |   in|   64|     ap_none|             update|        scalar|
|width_out_din             |  out|   32|     ap_fifo|          width_out|       pointer|
|width_out_full_n          |   in|    1|     ap_fifo|          width_out|       pointer|
|width_out_write           |  out|    1|     ap_fifo|          width_out|       pointer|
|y_out_din                 |  out|   32|     ap_fifo|              y_out|       pointer|
|y_out_full_n              |   in|    1|     ap_fifo|              y_out|       pointer|
|y_out_write               |  out|    1|     ap_fifo|              y_out|       pointer|
|display_xsize_out_din     |  out|   32|     ap_fifo|  display_xsize_out|       pointer|
|display_xsize_out_full_n  |   in|    1|     ap_fifo|  display_xsize_out|       pointer|
|display_xsize_out_write   |  out|    1|     ap_fifo|  display_xsize_out|       pointer|
|update_out_din            |  out|   64|     ap_fifo|         update_out|       pointer|
|update_out_full_n         |   in|    1|     ap_fifo|         update_out|       pointer|
|update_out_write          |  out|    1|     ap_fifo|         update_out|       pointer|
+--------------------------+-----+-----+------------+-------------------+--------------+

