
*** Running vivado
    with args -log PIC_LAY.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PIC_LAY.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source PIC_LAY.tcl -notrace
Command: synth_design -top PIC_LAY -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7888 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 458.531 ; gain = 100.875
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PIC_LAY' [C:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/sources_1/new/Pmod_30M_TOP.v:1]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'ov7670_capture' [C:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/sources_1/new/ov7670_capture.v:23]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/sources_1/new/ov7670_capture.v:49]
INFO: [Synth 8-6155] done synthesizing module 'ov7670_capture' (2#1) [C:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/sources_1/new/ov7670_capture.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga' [C:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/sources_1/new/vga.v:23]
	Parameter hRez bound to: 640 - type: integer 
	Parameter hStartSync bound to: 656 - type: integer 
	Parameter hEndSync bound to: 752 - type: integer 
	Parameter hMaxCount bound to: 800 - type: integer 
	Parameter vRez bound to: 480 - type: integer 
	Parameter vStartSync bound to: 490 - type: integer 
	Parameter vEndSync bound to: 492 - type: integer 
	Parameter vMaxCount bound to: 525 - type: integer 
	Parameter hsync_active bound to: 0 - type: integer 
	Parameter vsync_active bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga' (3#1) [C:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/sources_1/new/vga.v:23]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [C:/Users/84646/Desktop/double_camera/Pmod_30M.runs/synth_1/.Xil/Vivado-20048-DESKTOP-89AAFLI/realtime/frame_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (4#1) [C:/Users/84646/Desktop/double_camera/Pmod_30M.runs/synth_1/.Xil/Vivado-20048-DESKTOP-89AAFLI/realtime/frame_buffer_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'I2C_AV_Config' [C:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/sources_1/new/I2C_AV_Config.v:16]
	Parameter LUT_SIZE bound to: 193 - type: integer 
	Parameter CLK_Freq bound to: 25000000 - type: integer 
	Parameter I2C_Freq bound to: 10000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/sources_1/new/I2C_AV_Config.v:103]
INFO: [Synth 8-6157] synthesizing module 'I2C_OV7670_RGB565_Config' [C:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/sources_1/new/I2C_OV7670_RGB565_Config.v:17]
	Parameter Read_DATA bound to: 0 - type: integer 
	Parameter SET_OV7670 bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'I2C_OV7670_RGB565_Config' (5#1) [C:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/sources_1/new/I2C_OV7670_RGB565_Config.v:17]
INFO: [Synth 8-6157] synthesizing module 'I2C_Controller' [C:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/sources_1/new/I2C_Controller.v:16]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Controller' (6#1) [C:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/sources_1/new/I2C_Controller.v:16]
INFO: [Synth 8-6155] done synthesizing module 'I2C_AV_Config' (7#1) [C:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/sources_1/new/I2C_AV_Config.v:16]
INFO: [Synth 8-6157] synthesizing module 'PLL_108' [C:/Users/84646/Desktop/double_camera/Pmod_30M.runs/synth_1/.Xil/Vivado-20048-DESKTOP-89AAFLI/realtime/PLL_108_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PLL_108' (8#1) [C:/Users/84646/Desktop/double_camera/Pmod_30M.runs/synth_1/.Xil/Vivado-20048-DESKTOP-89AAFLI/realtime/PLL_108_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'PIC_LAY' (9#1) [C:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/sources_1/new/Pmod_30M_TOP.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 512.848 ; gain = 155.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 512.848 ; gain = 155.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 512.848 ; gain = 155.191
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/sources_1/ip/frame_buffer/frame_buffer/frame_buffer_in_context.xdc] for cell 'u_frame_buffer'
Finished Parsing XDC File [c:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/sources_1/ip/frame_buffer/frame_buffer/frame_buffer_in_context.xdc] for cell 'u_frame_buffer'
Parsing XDC File [c:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/sources_1/ip/frame_buffer/frame_buffer/frame_buffer_in_context.xdc] for cell 'u_frame_buffer_2'
Finished Parsing XDC File [c:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/sources_1/ip/frame_buffer/frame_buffer/frame_buffer_in_context.xdc] for cell 'u_frame_buffer_2'
Parsing XDC File [c:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/sources_1/ip/PLL_108_1/PLL_108/PLL_108_in_context.xdc] for cell 'u11'
Finished Parsing XDC File [c:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/sources_1/ip/PLL_108_1/PLL_108/PLL_108_in_context.xdc] for cell 'u11'
Parsing XDC File [C:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/constrs_1/new/zedboard.xdc]
WARNING: [Vivado 12-507] No nets matched 'OV7670_PCLK_2_IBUF'. [C:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/constrs_1/new/zedboard.xdc:33]
WARNING: [Vivado 12-507] No nets matched 'OV7670_PCLK_IBUF'. [C:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/constrs_1/new/zedboard.xdc:52]
Finished Parsing XDC File [C:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/constrs_1/new/zedboard.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/constrs_1/new/zedboard.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/PIC_LAY_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/constrs_1/new/zedboard.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PIC_LAY_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PIC_LAY_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 884.652 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 884.652 ; gain = 526.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 884.652 ; gain = 526.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLOCK_100. (constraint file  c:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/sources_1/ip/PLL_108_1/PLL_108/PLL_108_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLOCK_100. (constraint file  c:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/sources_1/ip/PLL_108_1/PLL_108/PLL_108_in_context.xdc, line 6).
Applied set_property DONT_TOUCH = true for u_frame_buffer. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_frame_buffer_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u11. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 884.652 ; gain = 526.996
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "vga_red" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'mSetup_ST_reg' in module 'I2C_AV_Config'
INFO: [Synth 8-5544] ROM "LUT_INDEX" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mSetup_ST" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mSetup_ST_reg' using encoding 'sequential' in module 'I2C_AV_Config'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 884.652 ; gain = 526.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input     17 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 2     
	  62 Input      8 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 6     
	  59 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
	  41 Input      1 Bit        Muxes := 10    
	  60 Input      1 Bit        Muxes := 14    
	  59 Input      1 Bit        Muxes := 2     
	  42 Input      1 Bit        Muxes := 8     
	  19 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ov7670_capture 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module I2C_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	  62 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  59 Input      5 Bit        Muxes := 1     
	  41 Input      1 Bit        Muxes := 5     
	  60 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 30    
	  59 Input      1 Bit        Muxes := 1     
	  42 Input      1 Bit        Muxes := 4     
	  19 Input      1 Bit        Muxes := 1     
Module I2C_AV_Config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "btn_debounce/o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btn_debounce_2/o" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element capture/we_reg was removed.  [C:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/sources_1/new/ov7670_capture.v:56]
WARNING: [Synth 8-6014] Unused sequential element IIC/u_I2C_Controller/I2C_RDATA_reg was removed.  [C:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/sources_1/new/I2C_Controller.v:103]
WARNING: [Synth 8-6014] Unused sequential element capture_2/we_reg was removed.  [C:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/sources_1/new/ov7670_capture.v:56]
WARNING: [Synth 8-6014] Unused sequential element IIC_2/u_I2C_Controller/I2C_RDATA_reg was removed.  [C:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/sources_1/new/I2C_Controller.v:103]
WARNING: [Synth 8-3936] Found unconnected internal register 'Inst_vga/vga_green_reg' and it is trimmed from '6' to '5' bits. [C:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/sources_1/new/vga.v:80]
INFO: [Synth 8-5546] ROM "Inst_vga/vCounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "btn_debounce/o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'IIC_2/mI2C_CLK_DIV_reg[14]' (FDC) to 'IIC_2/mI2C_CLK_DIV_reg[15]'
INFO: [Synth 8-3886] merging instance 'IIC_2/mI2C_CLK_DIV_reg[11]' (FDC) to 'IIC_2/mI2C_CLK_DIV_reg[15]'
INFO: [Synth 8-3886] merging instance 'IIC_2/mI2C_CLK_DIV_reg[12]' (FDC) to 'IIC_2/mI2C_CLK_DIV_reg[15]'
INFO: [Synth 8-3886] merging instance 'IIC_2/mI2C_CLK_DIV_reg[13]' (FDC) to 'IIC_2/mI2C_CLK_DIV_reg[15]'
INFO: [Synth 8-3886] merging instance 'IIC_2/mI2C_CLK_DIV_reg[15]' (FDC) to 'IIC/mI2C_CLK_DIV_reg[15]'
INFO: [Synth 8-3886] merging instance 'IIC/mI2C_CLK_DIV_reg[14]' (FDC) to 'IIC/mI2C_CLK_DIV_reg[15]'
INFO: [Synth 8-3886] merging instance 'IIC/mI2C_CLK_DIV_reg[11]' (FDC) to 'IIC/mI2C_CLK_DIV_reg[15]'
INFO: [Synth 8-3886] merging instance 'IIC/mI2C_CLK_DIV_reg[12]' (FDC) to 'IIC/mI2C_CLK_DIV_reg[15]'
INFO: [Synth 8-3886] merging instance 'IIC/mI2C_CLK_DIV_reg[13]' (FDC) to 'IIC/mI2C_CLK_DIV_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IIC/mI2C_CLK_DIV_reg[15] )
WARNING: [Synth 8-3332] Sequential element (IIC/Config_Done_reg) is unused and will be removed from module PIC_LAY.
WARNING: [Synth 8-3332] Sequential element (IIC_2/Config_Done_reg) is unused and will be removed from module PIC_LAY.
WARNING: [Synth 8-3332] Sequential element (Inst_vga/vga_red_reg[0]) is unused and will be removed from module PIC_LAY.
WARNING: [Synth 8-3332] Sequential element (Inst_vga/vga_green_reg[0]) is unused and will be removed from module PIC_LAY.
WARNING: [Synth 8-3332] Sequential element (Inst_vga/vga_blue_reg[0]) is unused and will be removed from module PIC_LAY.
WARNING: [Synth 8-3332] Sequential element (IIC/mI2C_CLK_DIV_reg[15]) is unused and will be removed from module PIC_LAY.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 884.652 ; gain = 526.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+-------------------------------------------+---------------+----------------+
|Module Name              | RTL Object                                | Depth x Width | Implemented As | 
+-------------------------+-------------------------------------------+---------------+----------------+
|I2C_OV7670_RGB565_Config | LUT_DATA                                  | 256x16        | LUT            | 
|I2C_Controller           | I2C_BIT                                   | 64x1          | LUT            | 
|PIC_LAY                  | IIC/u_I2C_Controller/I2C_BIT              | 64x1          | LUT            | 
|PIC_LAY                  | IIC/u_I2C_OV7725_RGB565_Config/LUT_DATA   | 256x16        | LUT            | 
|PIC_LAY                  | IIC_2/u_I2C_Controller/I2C_BIT            | 64x1          | LUT            | 
|PIC_LAY                  | IIC_2/u_I2C_OV7725_RGB565_Config/LUT_DATA | 256x16        | LUT            | 
+-------------------------+-------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u11/clk_out1' to pin 'u11/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u11/clk_out2' to pin 'u11/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u11/clk_out3' to pin 'u11/bbstub_clk_out3/O VGA_CTRL_CLK'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 884.652 ; gain = 526.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 898.066 ; gain = 540.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\btn_debounce_2/o_reg ) from module (PIC_LAY) as it is equivalent to (\btn_debounce/o_reg ) and driving same net [C:/Users/84646/Desktop/double_camera/Pmod_30M.srcs/sources_1/new/debounce.v:34]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 906.340 ; gain = 548.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 906.340 ; gain = 548.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 906.340 ; gain = 548.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:56 . Memory (MB): peak = 906.340 ; gain = 548.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 906.340 ; gain = 548.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 906.340 ; gain = 548.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 906.340 ; gain = 548.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |frame_buffer  |         2|
|2     |PLL_108       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |PLL_108         |     1|
|2     |frame_buffer    |     1|
|3     |frame_buffer__1 |     1|
|4     |BUFG            |     2|
|5     |CARRY4          |    26|
|6     |LUT1            |    13|
|7     |LUT2            |    37|
|8     |LUT3            |    30|
|9     |LUT4            |    39|
|10    |LUT5            |    71|
|11    |LUT6            |   251|
|12    |MUXF7           |    18|
|13    |MUXF8           |     4|
|14    |FDCE            |    82|
|15    |FDPE            |    16|
|16    |FDRE            |   231|
|17    |IBUF            |    23|
|18    |IOBUF           |     2|
|19    |OBUF            |    19|
+------+----------------+------+

Report Instance Areas: 
+------+-------------------------------+---------------------------+------+
|      |Instance                       |Module                     |Cells |
+------+-------------------------------+---------------------------+------+
|1     |top                            |                           |   899|
|2     |  IIC                          |I2C_AV_Config              |   246|
|3     |    u_I2C_Controller           |I2C_Controller_2           |   100|
|4     |    u_I2C_OV7725_RGB565_Config |I2C_OV7670_RGB565_Config_3 |    79|
|5     |  IIC_2                        |I2C_AV_Config_0            |   230|
|6     |    u_I2C_Controller           |I2C_Controller             |    99|
|7     |    u_I2C_OV7725_RGB565_Config |I2C_OV7670_RGB565_Config   |    64|
|8     |  Inst_vga                     |vga                        |   138|
|9     |  btn_debounce                 |debounce                   |    38|
|10    |  capture                      |ov7670_capture             |    83|
|11    |  capture_2                    |ov7670_capture_1           |    83|
+------+-------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 906.340 ; gain = 548.684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 906.340 ; gain = 176.879
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 906.340 ; gain = 548.684
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 906.340 ; gain = 560.156
INFO: [Common 17-1381] The checkpoint 'C:/Users/84646/Desktop/double_camera/Pmod_30M.runs/synth_1/PIC_LAY.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PIC_LAY_utilization_synth.rpt -pb PIC_LAY_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 906.340 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov  1 14:20:08 2019...
