Module:
  Identifier: TestModule
  Filepath: testcases/sv/ansi_port_parameter_comment_inheritance0.sv
  Parameter: 
    Identifier: a
    Expression: (8'sb10101010+"hello")
    ParameterType: LocalParam
    DataType: Logic
    DataTypeOverridable: true
    ClassIdentifier: None
    Signedness: Signed
    SignednessOverridable: true
    PackedDimensions: []
    UnpackedDimensions: []
    Comment: /* A0 */
  Parameter: 
    Identifier: b
    Expression: 3
    ParameterType: LocalParam
    DataType: Logic
    DataTypeOverridable: true
    ClassIdentifier: None
    Signedness: Signed
    SignednessOverridable: true
    PackedDimensions: []
    UnpackedDimensions: []
    Comment: None
  Parameter: 
    Identifier: c
    Expression: 1
    ParameterType: Parameter
    DataType: Logic
    DataTypeOverridable: true
    ClassIdentifier: None
    Signedness: Signed
    SignednessOverridable: true
    PackedDimensions: []
    UnpackedDimensions: []
    Comment: /* C0 */
  Parameter: 
    Identifier: d
    Expression: 6
    ParameterType: Parameter
    DataType: Logic
    DataTypeOverridable: true
    ClassIdentifier: None
    Signedness: Signed
    SignednessOverridable: true
    PackedDimensions: []
    UnpackedDimensions: []
    Comment: None
  Parameter: 
    Identifier: e
    Expression: None
    ParameterType: Parameter
    DataType: None
    DataTypeOverridable: true
    ClassIdentifier: None
    Signedness: None
    SignednessOverridable: true
    PackedDimensions: []
    UnpackedDimensions: []
    Comment: None

