

================================================================
== Synthesis Summary Report of 'evalPos'
================================================================
+ General Information: 
    * Date:           Sun Jun 23 03:47:31 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        evalPos
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcvu35p-fsvh2104-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+------------+------------+-----+
    |               Modules               | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |            |            |     |
    |               & Loops               | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF     |     LUT    | URAM|
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+------------+------------+-----+
    |+ evalPos                            |     -|  0.00|      423|  2.115e+03|         -|      424|     -|        no|     -|  5 (~0%)|  1193 (~0%)|  1364 (~0%)|    -|
    | + evalPos_Pipeline_VITIS_LOOP_12_1  |     -|  0.07|      416|  2.080e+03|         -|      416|     -|        no|     -|  5 (~0%)|  1121 (~0%)|  1292 (~0%)|    -|
    |  o VITIS_LOOP_12_1                  |    II|  3.65|      414|  2.070e+03|        37|        6|    64|       yes|     -|        -|           -|           -|    -|
    +-------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-----------------------+-----------+----------+
| Port                  | Direction | Bitwidth |
+-----------------------+-----------+----------+
| board_address0        | out       | 6        |
| board_q0              | in        | 32       |
| pm_2_address0         | out       | 1        |
| pm_2_q0               | in        | 32       |
| rawMoveCount_address0 | out       | 6        |
| rawMoveCount_address1 | out       | 6        |
| rawMoveCount_d0       | out       | 32       |
| rawMoveCount_d1       | out       | 32       |
| rawMoveCount_q0       | in        | 32       |
| rawMoveCount_q1       | in        | 32       |
| res                   | out       | 32       |
+-----------------------+-----------+----------+

* Other Ports
+---------+---------+-----------+----------+
| Port    | Mode    | Direction | Bitwidth |
+---------+---------+-----------+----------+
| color   | ap_none | in        | 32       |
| profile | ap_none | in        | 32       |
+---------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------+-----------+----------+
| Argument     | Direction | Datatype |
+--------------+-----------+----------+
| board        | in        | int*     |
| color        | in        | int*     |
| profile      | in        | int*     |
| rawMoveCount | unused    | int*     |
| pm_2         | in        | int*     |
| res          | out       | float*   |
+--------------+-----------+----------+

* SW-to-HW Mapping
+--------------+-----------------------+---------+----------+
| Argument     | HW Interface          | HW Type | HW Usage |
+--------------+-----------------------+---------+----------+
| board        | board_address0        | port    | offset   |
| board        | board_ce0             | port    |          |
| board        | board_q0              | port    |          |
| color        | color                 | port    |          |
| profile      | profile               | port    |          |
| rawMoveCount | rawMoveCount_address0 | port    | offset   |
| rawMoveCount | rawMoveCount_ce0      | port    |          |
| rawMoveCount | rawMoveCount_we0      | port    |          |
| rawMoveCount | rawMoveCount_d0       | port    |          |
| rawMoveCount | rawMoveCount_q0       | port    |          |
| rawMoveCount | rawMoveCount_address1 | port    | offset   |
| rawMoveCount | rawMoveCount_ce1      | port    |          |
| rawMoveCount | rawMoveCount_we1      | port    |          |
| rawMoveCount | rawMoveCount_d1       | port    |          |
| rawMoveCount | rawMoveCount_q1       | port    |          |
| pm_2         | pm_2_address0         | port    | offset   |
| pm_2         | pm_2_ce0              | port    |          |
| pm_2         | pm_2_q0               | port    |          |
| res          | res                   | port    |          |
| res          | res_ap_vld            | port    |          |
+--------------+-----------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------+-----+--------+-------------------+------+---------+---------+
| Name                                 | DSP | Pragma | Variable          | Op   | Impl    | Latency |
+--------------------------------------+-----+--------+-------------------+------+---------+---------+
| + evalPos                            | 5   |        |                   |      |         |         |
|  + evalPos_Pipeline_VITIS_LOOP_12_1  | 5   |        |                   |      |         |         |
|    add_ln12_fu_163_p2                |     |        | add_ln12          | add  | fabric  | 0       |
|    sub_ln16_fu_230_p2                |     |        | sub_ln16          | sub  | fabric  | 0       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | a                 | fsub | fulldsp | 4       |
|    mul_6ns_8ns_13_1_1_U6             |     |        | mul_ln7           | mul  | auto    | 0       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | b_1               | fsub | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | mul_i             | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U2  | 3   |        | temp_2            | fmul | maxdsp  | 3       |
|    fsub_32ns_32ns_32_5_full_dsp_1_U1 | 2   |        | centralityValue_1 | fsub | fulldsp | 4       |
+--------------------------------------+-----+--------+-------------------+------+---------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

