# Week-1_RISC-V_Tapeout
Hands-on repository for RTL design concepts with Verilog coding, testbenches, and outputs.
