Classic Timing Analyzer report for cmp
Sat Mar 19 03:05:28 2011
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                   ;
+------------------------------+-------+---------------+-------------+------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+--------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 10.470 ns   ; a[1] ; a_eq_b ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+--------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To     ;
+-------+-------------------+-----------------+------+--------+
; N/A   ; None              ; 10.470 ns       ; a[1] ; a_eq_b ;
; N/A   ; None              ; 10.360 ns       ; a[2] ; a_eq_b ;
; N/A   ; None              ; 10.233 ns       ; a[0] ; a_eq_b ;
; N/A   ; None              ; 10.167 ns       ; b[0] ; a_eq_b ;
; N/A   ; None              ; 10.086 ns       ; a[3] ; a_eq_b ;
; N/A   ; None              ; 9.794 ns        ; b[1] ; a_eq_b ;
; N/A   ; None              ; 9.572 ns        ; a[1] ; a_gt_b ;
; N/A   ; None              ; 9.483 ns        ; b[2] ; a_eq_b ;
; N/A   ; None              ; 9.466 ns        ; a[0] ; a_gt_b ;
; N/A   ; None              ; 9.437 ns        ; b[3] ; a_eq_b ;
; N/A   ; None              ; 9.401 ns        ; b[0] ; a_gt_b ;
; N/A   ; None              ; 9.231 ns        ; a[3] ; a_gt_b ;
; N/A   ; None              ; 9.114 ns        ; a[1] ; a_lt_b ;
; N/A   ; None              ; 9.081 ns        ; a[2] ; a_gt_b ;
; N/A   ; None              ; 9.026 ns        ; b[1] ; a_gt_b ;
; N/A   ; None              ; 8.878 ns        ; a[0] ; a_lt_b ;
; N/A   ; None              ; 8.870 ns        ; a[2] ; a_lt_b ;
; N/A   ; None              ; 8.814 ns        ; a[3] ; a_lt_b ;
; N/A   ; None              ; 8.737 ns        ; b[0] ; a_lt_b ;
; N/A   ; None              ; 8.688 ns        ; b[1] ; a_lt_b ;
; N/A   ; None              ; 8.601 ns        ; b[3] ; a_gt_b ;
; N/A   ; None              ; 8.530 ns        ; b[2] ; a_gt_b ;
; N/A   ; None              ; 8.150 ns        ; b[3] ; a_lt_b ;
; N/A   ; None              ; 8.113 ns        ; b[2] ; a_lt_b ;
+-------+-------------------+-----------------+------+--------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Sat Mar 19 03:05:26 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cmp -c cmp --timing_analysis_only
Info: Longest tpd from source pin "a[1]" to destination pin "a_eq_b" is 10.470 ns
    Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y8; Fanout = 3; PIN Node = 'a[1]'
    Info: 2: + IC(4.790 ns) + CELL(0.346 ns) = 5.983 ns; Loc. = LCCOMB_X29_Y20_N16; Fanout = 1; COMB Node = 'a_eq_b~3'
    Info: 3: + IC(0.207 ns) + CELL(0.053 ns) = 6.243 ns; Loc. = LCCOMB_X29_Y20_N22; Fanout = 1; COMB Node = 'a_eq_b~2'
    Info: 4: + IC(2.229 ns) + CELL(1.998 ns) = 10.470 ns; Loc. = PIN_AA11; Fanout = 0; PIN Node = 'a_eq_b'
    Info: Total cell delay = 3.244 ns ( 30.98 % )
    Info: Total interconnect delay = 7.226 ns ( 69.02 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 136 megabytes
    Info: Processing ended: Sat Mar 19 03:05:28 2011
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


