

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Fri Oct 21 21:16:18 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        cordic_baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      491|      491|  4.910 us|  4.910 us|  492|  492|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_53_1_fu_102  |cordiccart2pol_Pipeline_VITIS_LOOP_53_1  |      482|      482|  4.820 us|  4.820 us|  482|  482|       no|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    192|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|   10|    1297|   2038|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    198|    -|
|Register         |        -|    -|     174|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   10|    1471|   2428|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    4|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                     |control_s_axi                            |        0|   0|  189|   298|    0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_53_1_fu_102  |cordiccart2pol_Pipeline_VITIS_LOOP_53_1  |        2|   5|  760|  1029|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U14              |faddfsub_32ns_32ns_32_5_full_dsp_1       |        0|   2|  205|   390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U16                     |fcmp_32ns_32ns_1_2_no_dsp_1              |        0|   0|    0|     0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15                   |fmul_32ns_32ns_32_4_max_dsp_1            |        0|   3|  143|   321|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+
    |Total                                               |                                         |        2|  10| 1297|  2038|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |and_ln39_fu_164_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln39_1_fu_152_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln39_fu_146_p2      |      icmp|   0|  0|  11|           8|           2|
    |or_ln39_fu_158_p2        |        or|   0|  0|   2|           1|           1|
    |base_radian_fu_208_p3    |    select|   0|  0|  32|           1|          30|
    |select_ln39_1_fu_200_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln39_fu_192_p3    |    select|   0|  0|  32|           1|          32|
    |xor_ln43_fu_172_p2       |       xor|   0|  0|  33|          32|          33|
    |xor_ln49_fu_182_p2       |       xor|   0|  0|  33|          32|          33|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 192|         100|         165|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  59|         11|    1|         11|
    |grp_fu_114_ce      |   9|          2|    1|          2|
    |grp_fu_114_opcode  |  14|          3|    2|          6|
    |grp_fu_114_p0      |  14|          3|   32|         96|
    |grp_fu_114_p1      |  14|          3|   32|         96|
    |grp_fu_118_ce      |   9|          2|    1|          2|
    |grp_fu_118_p0      |  14|          3|   32|         96|
    |grp_fu_118_p1      |  14|          3|   32|         96|
    |grp_fu_123_ce      |   9|          2|    1|          2|
    |grp_fu_123_opcode  |  14|          3|    5|         15|
    |grp_fu_123_p0      |  14|          3|   32|         96|
    |grp_fu_123_p1      |  14|          3|   32|         96|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 198|         41|  203|        614|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |add1_reg_288                                                     |  32|   0|   32|          0|
    |and_ln39_reg_262                                                 |   1|   0|    1|          0|
    |ap_CS_fsm                                                        |  10|   0|   10|          0|
    |base_radian_reg_277                                              |   1|   0|   32|         31|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_53_1_fu_102_ap_start_reg  |   1|   0|    1|          0|
    |select_ln39_1_reg_272                                            |  32|   0|   32|          0|
    |select_ln39_reg_267                                              |  32|   0|   32|          0|
    |tmp_1_reg_257                                                    |   1|   0|    1|          0|
    |x_read_reg_239                                                   |  32|   0|   32|          0|
    |y_read_reg_232                                                   |  32|   0|   32|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 174|   0|  205|         31|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   |  Source Object |    C Type    |
+-----------------------+-----+-----+--------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|         control|        scalar|
|s_axi_control_AWREADY  |  out|    1|         s_axi|         control|        scalar|
|s_axi_control_AWADDR   |   in|    6|         s_axi|         control|        scalar|
|s_axi_control_WVALID   |   in|    1|         s_axi|         control|        scalar|
|s_axi_control_WREADY   |  out|    1|         s_axi|         control|        scalar|
|s_axi_control_WDATA    |   in|   32|         s_axi|         control|        scalar|
|s_axi_control_WSTRB    |   in|    4|         s_axi|         control|        scalar|
|s_axi_control_ARVALID  |   in|    1|         s_axi|         control|        scalar|
|s_axi_control_ARREADY  |  out|    1|         s_axi|         control|        scalar|
|s_axi_control_ARADDR   |   in|    6|         s_axi|         control|        scalar|
|s_axi_control_RVALID   |  out|    1|         s_axi|         control|        scalar|
|s_axi_control_RREADY   |   in|    1|         s_axi|         control|        scalar|
|s_axi_control_RDATA    |  out|   32|         s_axi|         control|        scalar|
|s_axi_control_RRESP    |  out|    2|         s_axi|         control|        scalar|
|s_axi_control_BVALID   |  out|    1|         s_axi|         control|        scalar|
|s_axi_control_BREADY   |   in|    1|         s_axi|         control|        scalar|
|s_axi_control_BRESP    |  out|    2|         s_axi|         control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_none|  cordiccart2pol|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_none|  cordiccart2pol|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|  cordiccart2pol|  return value|
+-----------------------+-----+-----+--------------+----------------+--------------+

