# Compile of control-unit.vhd was successful.
# Compile of test.vhd failed with 1 errors.
# Compile of decoder.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of fullAdder.vhd was successful.
# Compile of rippleAdder.vhd was successful.
# 6 compiles, 1 failed with 1 error.
vsim -gui work.fulladder
# vsim -gui work.fulladder 
# Start time: 14:38:54 on May 11,2020
# Loading std.standard
# ** Error: (vsim-3173) Entity 'E:/arc2pro/5-stage pipelined processor/processor/work.fulladder' has no architecture.
# Error loading design
# End time: 14:38:56 on May 11,2020, Elapsed time: 0:00:02
# Errors: 1, Warnings: 3
vsim -gui work.alu
# vsim -gui work.alu 
# Start time: 14:39:20 on May 11,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu(alu_arc)
# Loading work.ripple_adder(ripple_adder_arc)
# Loading work.full_adder(full_adder_arch)
# WARNING: No extended dataflow license exists
add wave -position end sim:/alu/*
run
quit -sim
# End time: 14:46:23 on May 11,2020, Elapsed time: 0:07:03
# Errors: 0, Warnings: 1
# Compile of control-unit.vhd was successful.
# Compile of test.vhd failed with 1 errors.
# Compile of decoder.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of fullAdder.vhd was successful.
# Compile of rippleAdder.vhd was successful.
# Compile of CCR.vhd was successful.
# Compile of decode.vhd was successful.
# Compile of excute.vhd was successful.
# Compile of file_registers.vhd was successful.
# Compile of IF_ID_buff.vhd was successful.
# Compile of inc_dec.vhd was successful.
# Compile of sign_extend.vhd was successful.
# Compile of stage_buff.vhd was successful.
# 14 compiles, 1 failed with 1 error.
vsim -gui work.decode
# vsim -gui work.decode 
# Start time: 14:55:32 on May 11,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.decode(decode_arc)
# Loading ieee.numeric_std(body)
# Loading work.control_unit(control_unit_arc)
# Loading work.decoder(decoder_arc)
# Loading work.file_reg(file_reg_arc)
add wave -position end sim:/decode/*
force -freeze sim:/decode/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/decode/IF_ID 48'h00000000f826 0
force -freeze sim:/decode/rst 0 0
force -freeze sim:/decode/WB_signals 000 0
force -freeze sim:/decode/w_addr1 000 0
force -freeze sim:/decode/w_addr2 000 0
force -freeze sim:/decode/w_data1 32'h11111111 0
force -freeze sim:/decode/w_data2 32'h33333333 0
run
run
force -freeze sim:/decode/IF_ID 000000000826 0
run
run
force -freeze sim:/decode/IF_ID 000000001826 0
run
run
run
run
force -freeze sim:/decode/rst 1 0
run
quit -sim
# End time: 15:13:37 on May 11,2020, Elapsed time: 0:18:05
# Errors: 0, Warnings: 11
# Compile of control-unit.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of fullAdder.vhd was successful.
# Compile of rippleAdder.vhd was successful.
# Compile of CCR.vhd was successful.
# Compile of decode.vhd was successful.
# Compile of excute.vhd was successful.
# Compile of file_registers.vhd was successful.
# Compile of IF_ID_buff.vhd was successful.
# Compile of inc_dec.vhd was successful.
# Compile of sign_extend.vhd was successful.
# Compile of stage_buff.vhd was successful.
# 13 compiles, 0 failed with no errors.
# Compile of control-unit.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of fullAdder.vhd was successful.
# Compile of rippleAdder.vhd was successful.
# Compile of CCR.vhd was successful.
# Compile of decode.vhd was successful.
# Compile of excute.vhd was successful.
# Compile of file_registers.vhd was successful.
# Compile of IF_ID_buff.vhd was successful.
# Compile of inc_dec.vhd was successful.
# Compile of sign_extend.vhd was successful.
# Compile of stage_buff.vhd was successful.
# 13 compiles, 0 failed with no errors.
vsim -gui work.decode
# vsim -gui work.decode 
# Start time: 15:29:05 on May 11,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.decode(decode_arc)
# Loading ieee.numeric_std(body)
# Loading work.control_unit(control_unit_arc)
# Loading work.decoder(decoder_arc)
# Loading work.file_reg(file_reg_arc)
add wave -position end sim:/decode/*
force -freeze sim:/decode/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/decode/rst 1 0
run
run
force -freeze sim:/decode/rst 0 0
force -freeze sim:/decode/IF_ID 000000000862 0
force -freeze sim:/decode/WB_signals 0 0
run
force -freeze sim:/decode/w_addr1 0 0
force -freeze sim:/decode/w_addr2 0 0
run
run
force -freeze sim:/decode/IF_ID 000000001862 0
run
run
quit -sim
# End time: 15:36:45 on May 11,2020, Elapsed time: 0:07:40
# Errors: 0, Warnings: 3
# Compile of control-unit.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of fullAdder.vhd was successful.
# Compile of rippleAdder.vhd was successful.
# Compile of CCR.vhd was successful.
# Compile of decode.vhd was successful.
# Compile of excute.vhd was successful.
# Compile of file_registers.vhd was successful.
# Compile of IF_ID_buff.vhd was successful.
# Compile of inc_dec.vhd was successful.
# Compile of sign_extend.vhd was successful.
# Compile of stage_buff.vhd was successful.
# 13 compiles, 0 failed with no errors.
vsim -gui work.decode
# vsim -gui work.decode 
# Start time: 15:37:40 on May 11,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.decode(decode_arc)
# Loading ieee.numeric_std(body)
# Loading work.control_unit(control_unit_arc)
# Loading work.decoder(decoder_arc)
# Loading work.file_reg(file_reg_arc)
add wave -position end sim:/decode/*
force -freeze sim:/decode/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/decode/rst 1 0
run
run
force -freeze sim:/decode/rst 0 0
force -freeze sim:/decode/IF_ID 000000000862 0
force -freeze sim:/decode/WB_signals 0 0
run
force -freeze sim:/decode/w_addr1 0 0
force -freeze sim:/decode/w_addr2 0 0
run
run
force -freeze sim:/decode/IF_ID 000000001862 0
run
run
vsim -gui work.control_unit
# End time: 15:39:30 on May 11,2020, Elapsed time: 0:01:50
# Errors: 0, Warnings: 2
# vsim -gui work.control_unit 
# Start time: 15:39:30 on May 11,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.control_unit(control_unit_arc)
add wave -position end sim:/control_unit/*
force -freeze sim:/control_unit/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/control_unit/rst 1 0
run
run
force -freeze sim:/control_unit/first_four_bits 0 0
force -freeze sim:/control_unit/last_six_bits 22 0
run
run
force -freeze sim:/control_unit/rst 0 0
run
run
quit -sim
# End time: 16:41:21 on May 11,2020, Elapsed time: 1:01:51
# Errors: 0, Warnings: 1
# Compile of control-unit.vhd was successful.
vsim -gui work.control_unit
# vsim -gui work.control_unit 
# Start time: 16:41:40 on May 11,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.control_unit(control_unit_arc)
add wave -position end sim:/control_unit/*
force -freeze sim:/control_unit/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/control_unit/rst 1 0
run
run
force -freeze sim:/control_unit/rst 0 0
force -freeze sim:/control_unit/first_four_bits 0 0
force -freeze sim:/control_unit/last_six_bits 22 0
run
run
run
force -freeze sim:/control_unit/first_four_bits 1 0
run
run
quit -sim
# End time: 16:43:25 on May 11,2020, Elapsed time: 0:01:45
# Errors: 0, Warnings: 2
# Compile of control-unit.vhd was successful.
vsim -gui work.control_unit
# vsim -gui work.control_unit 
# Start time: 16:44:57 on May 11,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.control_unit(control_unit_arc)
add wave -position end sim:/control_unit/*
force -freeze sim:/control_unit/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/control_unit/rst 1 0
run
run
force -freeze sim:/control_unit/rst 0 0
force -freeze sim:/control_unit/first_four_bits 0 0
force -freeze sim:/control_unit/last_six_bits 22 0
run
run
run
force -freeze sim:/control_unit/first_four_bits 1 0
run
run
quit -sim
# End time: 16:46:46 on May 11,2020, Elapsed time: 0:01:49
# Errors: 0, Warnings: 2
# Compile of control-unit.vhd was successful.
vsim -gui work.control_unit
# vsim -gui work.control_unit 
# Start time: 16:47:32 on May 11,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.control_unit(control_unit_arc)
add wave -position end sim:/control_unit/*
force -freeze sim:/control_unit/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/control_unit/rst 1 0
run
run
force -freeze sim:/control_unit/rst 0 0
force -freeze sim:/control_unit/first_four_bits 0 0
force -freeze sim:/control_unit/last_six_bits 22 0
run
run
run
force -freeze sim:/control_unit/first_four_bits 1 0
run
run
vsim -gui work.decode
# End time: 16:48:15 on May 11,2020, Elapsed time: 0:00:43
# Errors: 0, Warnings: 2
# vsim -gui work.decode 
# Start time: 16:48:15 on May 11,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.decode(decode_arc)
# Loading ieee.numeric_std(body)
# Loading work.control_unit(control_unit_arc)
# Loading work.decoder(decoder_arc)
# Loading work.file_reg(file_reg_arc)
add wave -position end sim:/decode/*
force -freeze sim:/decode/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/decode/rst 1 0
run
run
force -freeze sim:/decode/rst 0 0
force -freeze sim:/decode/IF_ID 000000000862 0
force -freeze sim:/decode/WB_signals 0 0
run
force -freeze sim:/decode/w_addr1 0 0
force -freeze sim:/decode/w_addr2 0 0
run
run
force -freeze sim:/decode/IF_ID 000000001862 0
run
run
force -freeze sim:/decode/IF_ID 00000000f862 0
run
run
run
force -freeze sim:/decode/IF_ID 00000000F860 0
run
quit -sim
# End time: 16:53:48 on May 11,2020, Elapsed time: 0:05:33
# Errors: 0, Warnings: 1
# Compile of excute.vhd failed with 2 errors.
# Compile of control-unit.vhd was successful.
# Compile of excute.vhd was successful.
# Compile of excuteTest.vhd was successful.
vsim -gui work.excutetest
# vsim -gui work.excutetest 
# Start time: 16:51:16 on May 13,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.excutetest(excutetest_arc)
# Loading work.sign_extend(sign_extend_arc)
# Loading work.inc_dec(inc_dec_arc)
# Loading work.ripple_adder(ripple_adder_arc)
# Loading work.full_adder(full_adder_arch)
# Loading work.alu(alu_arc)
# Loading work.ccr(ccr_arc)
add wave -position end sim:/excutetest/*
force -freeze sim:/excutetest/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/excutetest/rst 1 0
run
force -freeze sim:/excutetest/rst 0 0
run
force -freeze sim:/excutetest/b_20_bits_in 52642 0
force -freeze sim:/excutetest/memory_signals_in 45 0
force -freeze sim:/excutetest/write_back_signals_in 1 0
force -freeze sim:/excutetest/excute_signals_in 0000000100 0
run
force -freeze sim:/excutetest/excute_signals_in 004 0
run
force -freeze sim:/excutetest/r_data2_in_in 00000001 0
force -freeze sim:/excutetest/r_data1_in_in 00000002 0
run
