$comment
	File created using the following command:
		vcd file RippleCarryAdder.msim.vcd -direction
$end
$date
	Fri Mar 31 18:06:53 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module RippleCarryAdder_vlg_vec_tst $end
$var reg 1 ! Add_Sub $end
$var reg 8 " Aout [7:0] $end
$var reg 8 # Bout [7:0] $end
$var wire 1 $ Cout $end
$var wire 1 % Neg $end
$var wire 1 & OVR $end
$var wire 1 ' R [7] $end
$var wire 1 ( R [6] $end
$var wire 1 ) R [5] $end
$var wire 1 * R [4] $end
$var wire 1 + R [3] $end
$var wire 1 , R [2] $end
$var wire 1 - R [1] $end
$var wire 1 . R [0] $end
$var wire 1 / Zero $end

$scope module i1 $end
$var wire 1 0 gnd $end
$var wire 1 1 vcc $end
$var wire 1 2 unknown $end
$var tri1 1 3 devclrn $end
$var tri1 1 4 devpor $end
$var tri1 1 5 devoe $end
$var wire 1 6 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 7 ~QUARTUS_CREATED_UNVM~~busy $end
$var wire 1 8 ~QUARTUS_CREATED_ADC1~~eoc $end
$var wire 1 9 ~QUARTUS_CREATED_ADC2~~eoc $end
$var wire 1 : R[0]~output_o $end
$var wire 1 ; R[1]~output_o $end
$var wire 1 < R[2]~output_o $end
$var wire 1 = R[3]~output_o $end
$var wire 1 > R[4]~output_o $end
$var wire 1 ? R[5]~output_o $end
$var wire 1 @ R[6]~output_o $end
$var wire 1 A R[7]~output_o $end
$var wire 1 B Cout~output_o $end
$var wire 1 C OVR~output_o $end
$var wire 1 D Neg~output_o $end
$var wire 1 E Zero~output_o $end
$var wire 1 F Bout[0]~input_o $end
$var wire 1 G Aout[0]~input_o $end
$var wire 1 H s0|WideOr1~0_combout $end
$var wire 1 I Aout[1]~input_o $end
$var wire 1 J Bout[1]~input_o $end
$var wire 1 K Add_Sub~input_o $end
$var wire 1 L s0|WideOr0~0_combout $end
$var wire 1 M s1|WideOr1~0_combout $end
$var wire 1 N Bout[2]~input_o $end
$var wire 1 O s1|WideOr0~0_combout $end
$var wire 1 P Aout[2]~input_o $end
$var wire 1 Q s2|WideOr1~0_combout $end
$var wire 1 R Aout[3]~input_o $end
$var wire 1 S Bout[3]~input_o $end
$var wire 1 T s2|WideOr0~0_combout $end
$var wire 1 U s3|WideOr1~0_combout $end
$var wire 1 V Bout[4]~input_o $end
$var wire 1 W s3|WideOr0~0_combout $end
$var wire 1 X Aout[4]~input_o $end
$var wire 1 Y s4|WideOr1~0_combout $end
$var wire 1 Z Bout[5]~input_o $end
$var wire 1 [ s4|WideOr0~0_combout $end
$var wire 1 \ Aout[5]~input_o $end
$var wire 1 ] s5|WideOr1~0_combout $end
$var wire 1 ^ Aout[6]~input_o $end
$var wire 1 _ s5|WideOr0~0_combout $end
$var wire 1 ` Bout[6]~input_o $end
$var wire 1 a s6|WideOr1~0_combout $end
$var wire 1 b Bout[7]~input_o $end
$var wire 1 c Aout[7]~input_o $end
$var wire 1 d s6|WideOr0~0_combout $end
$var wire 1 e s7|WideOr1~0_combout $end
$var wire 1 f s7|WideOr0~0_combout $end
$var wire 1 g OVR~0_combout $end
$var wire 1 h Zero~0_combout $end
$var wire 1 i Zero~1_combout $end
$var wire 1 j Zero~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b10100 "
b1010 #
0$
0%
0&
0.
1-
1,
1+
1*
0)
0(
0'
0/
00
11
x2
13
14
15
06
z7
z8
z9
0:
1;
1<
1=
1>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
1J
0K
0L
1M
0N
0O
1P
1Q
0R
1S
0T
1U
0V
0W
1X
1Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
1h
1i
1j
$end
#500000
1!
1K
1[
1T
1L
1e
1a
1]
0Y
0U
0Q
0M
0;
0<
0=
0>
1?
1@
1A
1D
1_
0h
1%
1'
1(
1)
0*
0+
0,
0-
0]
1U
1M
1;
1=
0?
1d
1h
0)
1+
1-
0a
0@
0(
1f
0e
0A
0D
1B
1$
0%
0'
#1000000
