
build/.elf:     file format elf32-littlearm


Disassembly of section .vectors:

08000000 <__vectors_base__>:
 8000000:	20000400 	.word	0x20000400
 8000004:	080003fd 	.word	0x080003fd
 8000008:	080003ff 	.word	0x080003ff
 800000c:	080003ff 	.word	0x080003ff
 8000010:	080003ff 	.word	0x080003ff
 8000014:	080003ff 	.word	0x080003ff
 8000018:	080003ff 	.word	0x080003ff
 800001c:	080003ff 	.word	0x080003ff
 8000020:	080003ff 	.word	0x080003ff
 8000024:	080003ff 	.word	0x080003ff
 8000028:	080003ff 	.word	0x080003ff
 800002c:	080048b1 	.word	0x080048b1
 8000030:	080003ff 	.word	0x080003ff
 8000034:	080003ff 	.word	0x080003ff
 8000038:	080003ff 	.word	0x080003ff
 800003c:	080003ff 	.word	0x080003ff
 8000040:	080003ff 	.word	0x080003ff
 8000044:	080003ff 	.word	0x080003ff
 8000048:	080003ff 	.word	0x080003ff
 800004c:	080003ff 	.word	0x080003ff
 8000050:	080003ff 	.word	0x080003ff
 8000054:	080003ff 	.word	0x080003ff
 8000058:	080003ff 	.word	0x080003ff
 800005c:	080003ff 	.word	0x080003ff
 8000060:	080003ff 	.word	0x080003ff
 8000064:	080003ff 	.word	0x080003ff
 8000068:	080003ff 	.word	0x080003ff
 800006c:	08001df9 	.word	0x08001df9
 8000070:	08001e31 	.word	0x08001e31
 8000074:	08001e6d 	.word	0x08001e6d
 8000078:	08001ea9 	.word	0x08001ea9
 800007c:	08001ee5 	.word	0x08001ee5
 8000080:	08001f1d 	.word	0x08001f1d
 8000084:	08001f59 	.word	0x08001f59
 8000088:	080019c9 	.word	0x080019c9
 800008c:	080003ff 	.word	0x080003ff
 8000090:	080003ff 	.word	0x080003ff
 8000094:	080003ff 	.word	0x080003ff
 8000098:	080003ff 	.word	0x080003ff
 800009c:	080003ff 	.word	0x080003ff
 80000a0:	080003ff 	.word	0x080003ff
 80000a4:	080003ff 	.word	0x080003ff
 80000a8:	080003ff 	.word	0x080003ff
 80000ac:	080003ff 	.word	0x080003ff
 80000b0:	080011fd 	.word	0x080011fd
 80000b4:	080003ff 	.word	0x080003ff
 80000b8:	080003ff 	.word	0x080003ff
 80000bc:	080003ff 	.word	0x080003ff
 80000c0:	080003ff 	.word	0x080003ff
 80000c4:	080003ff 	.word	0x080003ff
 80000c8:	080003ff 	.word	0x080003ff
 80000cc:	08002fbd 	.word	0x08002fbd
 80000d0:	08003025 	.word	0x08003025
 80000d4:	080003ff 	.word	0x080003ff
 80000d8:	080003ff 	.word	0x080003ff
 80000dc:	080011d5 	.word	0x080011d5
 80000e0:	080003ff 	.word	0x080003ff
 80000e4:	080003ff 	.word	0x080003ff
 80000e8:	080003ff 	.word	0x080003ff
 80000ec:	0800121d 	.word	0x0800121d
 80000f0:	08001239 	.word	0x08001239
 80000f4:	08001261 	.word	0x08001261
 80000f8:	0800127d 	.word	0x0800127d
 80000fc:	08001f95 	.word	0x08001f95
 8000100:	080003ff 	.word	0x080003ff
 8000104:	080011ad 	.word	0x080011ad
 8000108:	080003ff 	.word	0x080003ff
 800010c:	0800308d 	.word	0x0800308d
 8000110:	080003ff 	.word	0x080003ff
 8000114:	080003ff 	.word	0x080003ff
 8000118:	080003ff 	.word	0x080003ff
 800011c:	080003ff 	.word	0x080003ff
 8000120:	08001fd1 	.word	0x08001fd1
 8000124:	08002009 	.word	0x08002009
 8000128:	08002045 	.word	0x08002045
 800012c:	08002081 	.word	0x08002081
 8000130:	080020bd 	.word	0x080020bd
 8000134:	080003ff 	.word	0x080003ff
 8000138:	080003ff 	.word	0x080003ff
 800013c:	080003ff 	.word	0x080003ff
 8000140:	080003ff 	.word	0x080003ff
 8000144:	080003ff 	.word	0x080003ff
 8000148:	080003ff 	.word	0x080003ff
 800014c:	080003ff 	.word	0x080003ff
 8000150:	080020f5 	.word	0x080020f5
 8000154:	08002131 	.word	0x08002131
 8000158:	0800216d 	.word	0x0800216d
 800015c:	080003ff 	.word	0x080003ff
 8000160:	080003ff 	.word	0x080003ff
 8000164:	080003ff 	.word	0x080003ff
 8000168:	080003ff 	.word	0x080003ff
 800016c:	080003ff 	.word	0x080003ff
 8000170:	080003ff 	.word	0x080003ff
 8000174:	080003ff 	.word	0x080003ff
 8000178:	080003ff 	.word	0x080003ff
 800017c:	080003ff 	.word	0x080003ff
 8000180:	080003ff 	.word	0x080003ff
 8000184:	080003ff 	.word	0x080003ff
 8000188:	080003ff 	.word	0x080003ff
 800018c:	080003ff 	.word	0x080003ff
 8000190:	080030f5 	.word	0x080030f5
 8000194:	0800315d 	.word	0x0800315d
 8000198:	080031c5 	.word	0x080031c5
 800019c:	080003ff 	.word	0x080003ff
 80001a0:	080003ff 	.word	0x080003ff
 80001a4:	080003ff 	.word	0x080003ff
 80001a8:	080003ff 	.word	0x080003ff
 80001ac:	080003ff 	.word	0x080003ff
 80001b0:	080003ff 	.word	0x080003ff
 80001b4:	080003ff 	.word	0x080003ff
 80001b8:	080003ff 	.word	0x080003ff
 80001bc:	080003ff 	.word	0x080003ff
 80001c0:	080003ff 	.word	0x080003ff
 80001c4:	080003ff 	.word	0x080003ff
 80001c8:	080003ff 	.word	0x080003ff
 80001cc:	080003ff 	.word	0x080003ff
 80001d0:	080003ff 	.word	0x080003ff
 80001d4:	080003ff 	.word	0x080003ff
 80001d8:	080003ff 	.word	0x080003ff
 80001dc:	080003ff 	.word	0x080003ff
 80001e0:	080003ff 	.word	0x080003ff
 80001e4:	080003ff 	.word	0x080003ff
 80001e8:	080003ff 	.word	0x080003ff
 80001ec:	080003ff 	.word	0x080003ff
 80001f0:	080003ff 	.word	0x080003ff
 80001f4:	080003ff 	.word	0x080003ff
 80001f8:	080003ff 	.word	0x080003ff
 80001fc:	080003ff 	.word	0x080003ff
 8000200:	080003ff 	.word	0x080003ff
 8000204:	080003ff 	.word	0x080003ff
 8000208:	080003ff 	.word	0x080003ff
 800020c:	080003ff 	.word	0x080003ff
 8000210:	080003ff 	.word	0x080003ff
 8000214:	080003ff 	.word	0x080003ff
 8000218:	080003ff 	.word	0x080003ff
 800021c:	080003ff 	.word	0x080003ff
 8000220:	080003ff 	.word	0x080003ff
 8000224:	080003ff 	.word	0x080003ff
 8000228:	080003ff 	.word	0x080003ff
 800022c:	080003ff 	.word	0x080003ff
 8000230:	080003ff 	.word	0x080003ff
 8000234:	080003ff 	.word	0x080003ff
 8000238:	080003ff 	.word	0x080003ff
 800023c:	080019f9 	.word	0x080019f9
 8000240:	080003ff 	.word	0x080003ff
 8000244:	08001ad9 	.word	0x08001ad9
 8000248:	08001b11 	.word	0x08001b11
 800024c:	08001b4d 	.word	0x08001b4d
 8000250:	08001b89 	.word	0x08001b89
 8000254:	08001bc5 	.word	0x08001bc5
 8000258:	08001c01 	.word	0x08001c01
 800025c:	08001c3d 	.word	0x08001c3d
 8000260:	08001c79 	.word	0x08001c79
 8000264:	080003ff 	.word	0x080003ff
 8000268:	080003ff 	.word	0x080003ff
 800026c:	080003ff 	.word	0x080003ff
 8000270:	080003ff 	.word	0x080003ff
 8000274:	080003ff 	.word	0x080003ff
 8000278:	080003ff 	.word	0x080003ff
 800027c:	080003ff 	.word	0x080003ff
 8000280:	080003ff 	.word	0x080003ff
 8000284:	080003ff 	.word	0x080003ff
 8000288:	080003ff 	.word	0x080003ff
 800028c:	080003ff 	.word	0x080003ff
 8000290:	080003ff 	.word	0x080003ff
 8000294:	080003ff 	.word	0x080003ff
 8000298:	080003ff 	.word	0x080003ff
 800029c:	080003ff 	.word	0x080003ff
 80002a0:	080003ff 	.word	0x080003ff
 80002a4:	080003ff 	.word	0x080003ff
 80002a8:	080003ff 	.word	0x080003ff
 80002ac:	080003ff 	.word	0x080003ff
 80002b0:	080003ff 	.word	0x080003ff
 80002b4:	080003ff 	.word	0x080003ff
 80002b8:	080003ff 	.word	0x080003ff
 80002bc:	080003ff 	.word	0x080003ff
 80002c0:	080003ff 	.word	0x080003ff
 80002c4:	080003ff 	.word	0x080003ff
 80002c8:	080003ff 	.word	0x080003ff
 80002cc:	080003ff 	.word	0x080003ff
 80002d0:	080003ff 	.word	0x080003ff
 80002d4:	080003ff 	.word	0x080003ff
 80002d8:	080003ff 	.word	0x080003ff
 80002dc:	080003ff 	.word	0x080003ff

Disassembly of section .text:

080002e0 <_crt0_entry>:
                .align  2
                .thumb_func
                .global _crt0_entry
_crt0_entry:
                /* Interrupts are globally masked initially.*/
                cpsid   i
 80002e0:	b672      	cpsid	i

#if CRT0_FORCE_MSP_INIT == TRUE
                /* MSP stack pointers initialization.*/
                ldr     r0, =__main_stack_end__
 80002e2:	4837      	ldr	r0, [pc, #220]	; (80003c0 <_crt0_entry+0xe0>)
                msr     MSP, r0
 80002e4:	f380 8808 	msr	MSP, r0
#endif

                /* PSP stack pointers initialization.*/
                ldr     r0, =__process_stack_end__
 80002e8:	4836      	ldr	r0, [pc, #216]	; (80003c4 <_crt0_entry+0xe4>)
                msr     PSP, r0
 80002ea:	f380 8809 	msr	PSP, r0

#if CRT0_VTOR_INIT == TRUE
                /* Initial VTOR position enforced.*/
                ldr     r0, =_vectors
 80002ee:	4836      	ldr	r0, [pc, #216]	; (80003c8 <_crt0_entry+0xe8>)
                ldr     r1, =SCB_VTOR
 80002f0:	4936      	ldr	r1, [pc, #216]	; (80003cc <_crt0_entry+0xec>)
                str     r0, [r1]
 80002f2:	6008      	str	r0, [r1, #0]
#endif

#if CRT0_INIT_FPU == TRUE
                /* FPU FPCCR initialization.*/
                movw    r0, #CRT0_FPCCR_INIT & 0xFFFF
 80002f4:	f240 0000 	movw	r0, #0
                movt    r0, #CRT0_FPCCR_INIT >> 16
 80002f8:	f2cc 0000 	movt	r0, #49152	; 0xc000
                movw    r1, #SCB_FPCCR & 0xFFFF
 80002fc:	f64e 7134 	movw	r1, #61236	; 0xef34
                movt    r1, #SCB_FPCCR >> 16
 8000300:	f2ce 0100 	movt	r1, #57344	; 0xe000
                str     r0, [r1]
 8000304:	6008      	str	r0, [r1, #0]
                dsb
 8000306:	f3bf 8f4f 	dsb	sy
                isb
 800030a:	f3bf 8f6f 	isb	sy

                /* CPACR initialization.*/
                movw    r0, #CRT0_CPACR_INIT & 0xFFFF
 800030e:	f240 0000 	movw	r0, #0
                movt    r0, #CRT0_CPACR_INIT >> 16
 8000312:	f2c0 00f0 	movt	r0, #240	; 0xf0
                movw    r1, #SCB_CPACR & 0xFFFF
 8000316:	f64e 5188 	movw	r1, #60808	; 0xed88
                movt    r1, #SCB_CPACR >> 16
 800031a:	f2ce 0100 	movt	r1, #57344	; 0xe000
                str     r0, [r1]
 800031e:	6008      	str	r0, [r1, #0]
                dsb
 8000320:	f3bf 8f4f 	dsb	sy
                isb
 8000324:	f3bf 8f6f 	isb	sy

                /* FPU FPSCR initially cleared.*/
                mov     r0, #0
 8000328:	f04f 0000 	mov.w	r0, #0
                vmsr    FPSCR, r0
 800032c:	eee1 0a10 	vmsr	fpscr, r0

                /* FPU FPDSCR initially cleared.*/
                movw    r1, #SCB_FPDSCR & 0xFFFF
 8000330:	f64e 713c 	movw	r1, #61244	; 0xef3c
                movt    r1, #SCB_FPDSCR >> 16
 8000334:	f2ce 0100 	movt	r1, #57344	; 0xe000
                str     r0, [r1]
 8000338:	6008      	str	r0, [r1, #0]
#endif

                /* CONTROL register initialization as configured.*/
                movs    r0, #CRT0_CONTROL_INIT
 800033a:	2002      	movs	r0, #2
                msr     CONTROL, r0
 800033c:	f380 8814 	msr	CONTROL, r0
                isb
 8000340:	f3bf 8f6f 	isb	sy

#if CRT0_INIT_CORE == TRUE
                /* Core initialization.*/
                bl      __cpu_init
 8000344:	f000 f912 	bl	800056c <__cpu_init>
#endif

                /* Early initialization.*/
                bl      __early_init
 8000348:	f003 fbb6 	bl	8003ab8 <__early_init>

#if CRT0_INIT_STACKS == TRUE
                ldr     r0, =CRT0_STACKS_FILL_PATTERN
 800034c:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
                /* Main Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__main_stack_base__
 8000350:	491f      	ldr	r1, [pc, #124]	; (80003d0 <_crt0_entry+0xf0>)
                ldr     r2, =__main_stack_end__
 8000352:	4a1b      	ldr	r2, [pc, #108]	; (80003c0 <_crt0_entry+0xe0>)
.Lmsloop:
                cmp     r1, r2
 8000354:	4291      	cmp	r1, r2
                itt     lo
 8000356:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000358:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lmsloop
 800035c:	e7fa      	bcc.n	8000354 <_crt0_entry+0x74>

                /* Process Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__process_stack_base__
 800035e:	491d      	ldr	r1, [pc, #116]	; (80003d4 <_crt0_entry+0xf4>)
                ldr     r2, =__process_stack_end__
 8000360:	4a18      	ldr	r2, [pc, #96]	; (80003c4 <_crt0_entry+0xe4>)
.Lpsloop:
                cmp     r1, r2
 8000362:	4291      	cmp	r1, r2
                itt     lo
 8000364:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000366:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lpsloop
 800036a:	e7fa      	bcc.n	8000362 <_crt0_entry+0x82>

#if CRT0_INIT_DATA == TRUE
                /* Data initialization. Note, it assumes that the DATA
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                ldr     r1, =__textdata_base__
 800036c:	491a      	ldr	r1, [pc, #104]	; (80003d8 <_crt0_entry+0xf8>)
                ldr     r2, =__data_base__
 800036e:	4a1b      	ldr	r2, [pc, #108]	; (80003dc <_crt0_entry+0xfc>)
                ldr     r3, =__data_end__
 8000370:	4b1b      	ldr	r3, [pc, #108]	; (80003e0 <_crt0_entry+0x100>)
.Ldloop:
                cmp     r2, r3
 8000372:	429a      	cmp	r2, r3
                ittt    lo
 8000374:	bf3e      	ittt	cc
                ldrlo   r0, [r1], #4
 8000376:	f851 0b04 	ldrcc.w	r0, [r1], #4
                strlo   r0, [r2], #4
 800037a:	f842 0b04 	strcc.w	r0, [r2], #4
                blo     .Ldloop
 800037e:	e7f8      	bcc.n	8000372 <_crt0_entry+0x92>

#if CRT0_INIT_BSS == TRUE
                /* BSS initialization. Note, it assumes that the BSS
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                movs    r0, #0
 8000380:	2000      	movs	r0, #0
                ldr     r1, =__bss_base__
 8000382:	4918      	ldr	r1, [pc, #96]	; (80003e4 <_crt0_entry+0x104>)
                ldr     r2, =__bss_end__
 8000384:	4a18      	ldr	r2, [pc, #96]	; (80003e8 <_crt0_entry+0x108>)
.Lbloop:
                cmp     r1, r2
 8000386:	4291      	cmp	r1, r2
                itt     lo
 8000388:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 800038a:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lbloop
 800038e:	e7fa      	bcc.n	8000386 <_crt0_entry+0xa6>
#endif

#if CRT0_INIT_RAM_AREAS == TRUE
                /* RAM areas initialization.*/
                bl      __init_ram_areas
 8000390:	f000 f930 	bl	80005f4 <__init_ram_areas>
#endif

                /* Late initialization..*/
                bl      __late_init
 8000394:	f000 f92a 	bl	80005ec <__late_init>

#if CRT0_CALL_CONSTRUCTORS == TRUE
                /* Constructors invocation.*/
                ldr     r4, =__init_array_base__
 8000398:	4c14      	ldr	r4, [pc, #80]	; (80003ec <_crt0_entry+0x10c>)
                ldr     r5, =__init_array_end__
 800039a:	4d15      	ldr	r5, [pc, #84]	; (80003f0 <_crt0_entry+0x110>)
.Linitloop:
                cmp     r4, r5
 800039c:	42ac      	cmp	r4, r5
                bge     .Lendinitloop
 800039e:	da03      	bge.n	80003a8 <_crt0_entry+0xc8>
                ldr     r1, [r4], #4
 80003a0:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 80003a4:	4788      	blx	r1
                b       .Linitloop
 80003a6:	e7f9      	b.n	800039c <_crt0_entry+0xbc>
.Lendinitloop:
#endif

                /* Main program invocation, r0 contains the returned value.*/
                bl      main
 80003a8:	f004 faf6 	bl	8004998 <main>

#if CRT0_CALL_DESTRUCTORS == TRUE
                /* Destructors invocation.*/
                ldr     r4, =__fini_array_base__
 80003ac:	4c11      	ldr	r4, [pc, #68]	; (80003f4 <_crt0_entry+0x114>)
                ldr     r5, =__fini_array_end__
 80003ae:	4d12      	ldr	r5, [pc, #72]	; (80003f8 <_crt0_entry+0x118>)
.Lfiniloop:
                cmp     r4, r5
 80003b0:	42ac      	cmp	r4, r5
                bge     .Lendfiniloop
 80003b2:	da03      	bge.n	80003bc <_crt0_entry+0xdc>
                ldr     r1, [r4], #4
 80003b4:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 80003b8:	4788      	blx	r1
                b       .Lfiniloop
 80003ba:	e7f9      	b.n	80003b0 <_crt0_entry+0xd0>
.Lendfiniloop:
#endif

                /* Branching to the defined exit handler.*/
                b       __default_exit
 80003bc:	f000 b918 	b.w	80005f0 <__default_exit>
                ldr     r0, =__main_stack_end__
 80003c0:	20000400 	.word	0x20000400
                ldr     r0, =__process_stack_end__
 80003c4:	20000800 	.word	0x20000800
                ldr     r0, =_vectors
 80003c8:	08000000 	.word	0x08000000
                ldr     r1, =SCB_VTOR
 80003cc:	e000ed08 	.word	0xe000ed08
                ldr     r1, =__main_stack_base__
 80003d0:	20000000 	.word	0x20000000
                ldr     r1, =__process_stack_base__
 80003d4:	20000400 	.word	0x20000400
                ldr     r1, =__textdata_base__
 80003d8:	08005a00 	.word	0x08005a00
                ldr     r2, =__data_base__
 80003dc:	24000000 	.word	0x24000000
                ldr     r3, =__data_end__
 80003e0:	24000000 	.word	0x24000000
                ldr     r1, =__bss_base__
 80003e4:	24000000 	.word	0x24000000
                ldr     r2, =__bss_end__
 80003e8:	24001f60 	.word	0x24001f60
                ldr     r4, =__init_array_base__
 80003ec:	080002e0 	.word	0x080002e0
                ldr     r5, =__init_array_end__
 80003f0:	080002e0 	.word	0x080002e0
                ldr     r4, =__fini_array_base__
 80003f4:	080002e0 	.word	0x080002e0
                ldr     r5, =__fini_array_end__
 80003f8:	080002e0 	.word	0x080002e0

080003fc <Reset_Handler>:

        .align      2
        .thumb_func
        .weak       Reset_Handler
Reset_Handler:
         b          _crt0_entry
 80003fc:	e770      	b.n	80002e0 <_crt0_entry>

080003fe <BusFault_Handler>:
        .thumb_func
Vector3F8:
        .thumb_func
Vector3FC:
#endif
        bl          _unhandled_exception
 80003fe:	f000 f800 	bl	8000402 <_unhandled_exception>

08000402 <_unhandled_exception>:

        .thumb_func
        .weak       _unhandled_exception
_unhandled_exception:
.stay:
        b           .stay
 8000402:	e7fe      	b.n	8000402 <_unhandled_exception>

08000404 <__port_switch>:
 * Performs a context switch between two threads.
 *--------------------------------------------------------------------------*/
                .thumb_func
                .globl  __port_switch
__port_switch:
                push    {r4, r5, r6, r7, r8, r9, r10, r11, lr}
 8000404:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if CORTEX_USE_FPU
                /* Saving FPU context.*/
                vpush   {s16-s31}
 8000408:	ed2d 8a10 	vpush	{s16-s31}
#endif

                str     sp, [r1, #CONTEXT_OFFSET]
 800040c:	f8c1 d00c 	str.w	sp, [r1, #12]
                /* Workaround for ARM errata 752419, only applied if
                   condition exists for it to be triggered.*/
                ldr     r3, [r0, #CONTEXT_OFFSET]
                mov     sp, r3
#else
                ldr     sp, [r0, #CONTEXT_OFFSET]
 8000410:	f8d0 d00c 	ldr.w	sp, [r0, #12]
#endif

#if CORTEX_USE_FPU
                /* Restoring FPU context.*/
                vpop    {s16-s31}
 8000414:	ecbd 8a10 	vpop	{s16-s31}
#endif
                pop     {r4, r5, r6, r7, r8, r9, r10, r11, pc}
 8000418:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800041c <__port_thread_start>:
                bl      __stats_stop_measure_crit_thd
#endif
#if CORTEX_SIMPLIFIED_PRIORITY
                cpsie   i
#else
                movs    r3, #0              /* CORTEX_BASEPRI_DISABLED */
 800041c:	2300      	movs	r3, #0
                msr     BASEPRI, r3
 800041e:	f383 8811 	msr	BASEPRI, r3
#endif
                mov     r0, r5
 8000422:	4628      	mov	r0, r5
                blx     r4
 8000424:	47a0      	blx	r4
                movs    r0, #0              /* MSG_OK */
 8000426:	2000      	movs	r0, #0
                bl      chThdExit
 8000428:	f004 f8ce 	bl	80045c8 <chThdExit>
1:              b       1b
 800042c:	e7fe      	b.n	800042c <__port_thread_start+0x10>

0800042e <__port_switch_from_isr>:
                bl      __stats_start_measure_crit_thd
#endif
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      __dbg_check_lock
#endif
                bl      chSchDoPreemption
 800042e:	f003 ff8b 	bl	8004348 <chSchDoPreemption>

08000432 <__port_exit_from_isr>:
                movt    r3, #:upper16:SCB_ICSR
                mov     r2, ICSR_PENDSVSET
                str     r2, [r3, #0]
                cpsie   i
#else /* !CORTEX_SIMPLIFIED_PRIORITY */
                svc     #0
 8000432:	df00      	svc	0
#endif /* !CORTEX_SIMPLIFIED_PRIORITY */
1:              b       1b
 8000434:	e7fe      	b.n	8000434 <__port_exit_from_isr+0x2>
	...

08000438 <memcpy>:
 8000438:	4684      	mov	ip, r0
 800043a:	ea41 0300 	orr.w	r3, r1, r0
 800043e:	f013 0303 	ands.w	r3, r3, #3
 8000442:	d16d      	bne.n	8000520 <memcpy+0xe8>
 8000444:	3a40      	subs	r2, #64	; 0x40
 8000446:	d341      	bcc.n	80004cc <memcpy+0x94>
 8000448:	f851 3b04 	ldr.w	r3, [r1], #4
 800044c:	f840 3b04 	str.w	r3, [r0], #4
 8000450:	f851 3b04 	ldr.w	r3, [r1], #4
 8000454:	f840 3b04 	str.w	r3, [r0], #4
 8000458:	f851 3b04 	ldr.w	r3, [r1], #4
 800045c:	f840 3b04 	str.w	r3, [r0], #4
 8000460:	f851 3b04 	ldr.w	r3, [r1], #4
 8000464:	f840 3b04 	str.w	r3, [r0], #4
 8000468:	f851 3b04 	ldr.w	r3, [r1], #4
 800046c:	f840 3b04 	str.w	r3, [r0], #4
 8000470:	f851 3b04 	ldr.w	r3, [r1], #4
 8000474:	f840 3b04 	str.w	r3, [r0], #4
 8000478:	f851 3b04 	ldr.w	r3, [r1], #4
 800047c:	f840 3b04 	str.w	r3, [r0], #4
 8000480:	f851 3b04 	ldr.w	r3, [r1], #4
 8000484:	f840 3b04 	str.w	r3, [r0], #4
 8000488:	f851 3b04 	ldr.w	r3, [r1], #4
 800048c:	f840 3b04 	str.w	r3, [r0], #4
 8000490:	f851 3b04 	ldr.w	r3, [r1], #4
 8000494:	f840 3b04 	str.w	r3, [r0], #4
 8000498:	f851 3b04 	ldr.w	r3, [r1], #4
 800049c:	f840 3b04 	str.w	r3, [r0], #4
 80004a0:	f851 3b04 	ldr.w	r3, [r1], #4
 80004a4:	f840 3b04 	str.w	r3, [r0], #4
 80004a8:	f851 3b04 	ldr.w	r3, [r1], #4
 80004ac:	f840 3b04 	str.w	r3, [r0], #4
 80004b0:	f851 3b04 	ldr.w	r3, [r1], #4
 80004b4:	f840 3b04 	str.w	r3, [r0], #4
 80004b8:	f851 3b04 	ldr.w	r3, [r1], #4
 80004bc:	f840 3b04 	str.w	r3, [r0], #4
 80004c0:	f851 3b04 	ldr.w	r3, [r1], #4
 80004c4:	f840 3b04 	str.w	r3, [r0], #4
 80004c8:	3a40      	subs	r2, #64	; 0x40
 80004ca:	d2bd      	bcs.n	8000448 <memcpy+0x10>
 80004cc:	3230      	adds	r2, #48	; 0x30
 80004ce:	d311      	bcc.n	80004f4 <memcpy+0xbc>
 80004d0:	f851 3b04 	ldr.w	r3, [r1], #4
 80004d4:	f840 3b04 	str.w	r3, [r0], #4
 80004d8:	f851 3b04 	ldr.w	r3, [r1], #4
 80004dc:	f840 3b04 	str.w	r3, [r0], #4
 80004e0:	f851 3b04 	ldr.w	r3, [r1], #4
 80004e4:	f840 3b04 	str.w	r3, [r0], #4
 80004e8:	f851 3b04 	ldr.w	r3, [r1], #4
 80004ec:	f840 3b04 	str.w	r3, [r0], #4
 80004f0:	3a10      	subs	r2, #16
 80004f2:	d2ed      	bcs.n	80004d0 <memcpy+0x98>
 80004f4:	320c      	adds	r2, #12
 80004f6:	d305      	bcc.n	8000504 <memcpy+0xcc>
 80004f8:	f851 3b04 	ldr.w	r3, [r1], #4
 80004fc:	f840 3b04 	str.w	r3, [r0], #4
 8000500:	3a04      	subs	r2, #4
 8000502:	d2f9      	bcs.n	80004f8 <memcpy+0xc0>
 8000504:	3204      	adds	r2, #4
 8000506:	d008      	beq.n	800051a <memcpy+0xe2>
 8000508:	07d2      	lsls	r2, r2, #31
 800050a:	bf1c      	itt	ne
 800050c:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8000510:	f800 3b01 	strbne.w	r3, [r0], #1
 8000514:	d301      	bcc.n	800051a <memcpy+0xe2>
 8000516:	880b      	ldrh	r3, [r1, #0]
 8000518:	8003      	strh	r3, [r0, #0]
 800051a:	4660      	mov	r0, ip
 800051c:	4770      	bx	lr
 800051e:	bf00      	nop
 8000520:	2a08      	cmp	r2, #8
 8000522:	d313      	bcc.n	800054c <memcpy+0x114>
 8000524:	078b      	lsls	r3, r1, #30
 8000526:	d08d      	beq.n	8000444 <memcpy+0xc>
 8000528:	f010 0303 	ands.w	r3, r0, #3
 800052c:	d08a      	beq.n	8000444 <memcpy+0xc>
 800052e:	f1c3 0304 	rsb	r3, r3, #4
 8000532:	1ad2      	subs	r2, r2, r3
 8000534:	07db      	lsls	r3, r3, #31
 8000536:	bf1c      	itt	ne
 8000538:	f811 3b01 	ldrbne.w	r3, [r1], #1
 800053c:	f800 3b01 	strbne.w	r3, [r0], #1
 8000540:	d380      	bcc.n	8000444 <memcpy+0xc>
 8000542:	f831 3b02 	ldrh.w	r3, [r1], #2
 8000546:	f820 3b02 	strh.w	r3, [r0], #2
 800054a:	e77b      	b.n	8000444 <memcpy+0xc>
 800054c:	3a04      	subs	r2, #4
 800054e:	d3d9      	bcc.n	8000504 <memcpy+0xcc>
 8000550:	3a01      	subs	r2, #1
 8000552:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000556:	f800 3b01 	strb.w	r3, [r0], #1
 800055a:	d2f9      	bcs.n	8000550 <memcpy+0x118>
 800055c:	780b      	ldrb	r3, [r1, #0]
 800055e:	7003      	strb	r3, [r0, #0]
 8000560:	784b      	ldrb	r3, [r1, #1]
 8000562:	7043      	strb	r3, [r0, #1]
 8000564:	788b      	ldrb	r3, [r1, #2]
 8000566:	7083      	strb	r3, [r0, #2]
 8000568:	4660      	mov	r0, ip
 800056a:	4770      	bx	lr

0800056c <__cpu_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __cpu_init(void) {
 800056c:	b510      	push	{r4, lr}
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800056e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000572:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000576:	481c      	ldr	r0, [pc, #112]	; (80005e8 <__cpu_init+0x7c>)
 8000578:	2200      	movs	r2, #0
 800057a:	f8c0 2250 	str.w	r2, [r0, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800057e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000582:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000586:	6943      	ldr	r3, [r0, #20]
 8000588:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800058c:	6143      	str	r3, [r0, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800058e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000592:	f3bf 8f6f 	isb	sy
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000596:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800059a:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 800059e:	f8d0 3080 	ldr.w	r3, [r0, #128]	; 0x80
                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80005a2:	f643 74e0 	movw	r4, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80005a6:	f3c3 3c4e 	ubfx	ip, r3, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80005aa:	f3c3 0ec9 	ubfx	lr, r3, #3, #10
 80005ae:	ea4f 1c4c 	mov.w	ip, ip, lsl #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80005b2:	ea0c 0104 	and.w	r1, ip, r4
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80005b6:	4673      	mov	r3, lr
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80005b8:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80005bc:	3b01      	subs	r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80005be:	f8c0 2260 	str.w	r2, [r0, #608]	; 0x260
      } while (ways-- != 0U);
 80005c2:	1c5a      	adds	r2, r3, #1
 80005c4:	d1f8      	bne.n	80005b8 <__cpu_init+0x4c>
    } while(sets-- != 0U);
 80005c6:	f1ac 0c20 	sub.w	ip, ip, #32
 80005ca:	f11c 0f20 	cmn.w	ip, #32
 80005ce:	d1f0      	bne.n	80005b2 <__cpu_init+0x46>
 80005d0:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80005d4:	6943      	ldr	r3, [r0, #20]
 80005d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80005da:	6143      	str	r3, [r0, #20]
 80005dc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80005e0:	f3bf 8f6f 	isb	sy

#if CORTEX_MODEL == 7
  SCB_EnableICache();
  SCB_EnableDCache();
#endif
}
 80005e4:	bd10      	pop	{r4, pc}
 80005e6:	bf00      	nop
 80005e8:	e000ed00 	.word	0xe000ed00

080005ec <__late_init>:
 80005ec:	4770      	bx	lr
 80005ee:	bf00      	nop

080005f0 <__default_exit>:
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __default_exit(void) {
/*lint -restore*/

  while (true) {
 80005f0:	e7fe      	b.n	80005f0 <__default_exit>
 80005f2:	bf00      	nop

080005f4 <__init_ram_areas>:
#endif

/**
 * @brief   Performs the initialization of the various RAM areas.
 */
void __init_ram_areas(void) {
 80005f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005f6:	4d2b      	ldr	r5, [pc, #172]	; (80006a4 <__init_ram_areas+0xb0>)
 80005f8:	4f2b      	ldr	r7, [pc, #172]	; (80006a8 <__init_ram_areas+0xb4>)
 80005fa:	492c      	ldr	r1, [pc, #176]	; (80006ac <__init_ram_areas+0xb8>)
 80005fc:	f105 0470 	add.w	r4, r5, #112	; 0x70
 8000600:	482b      	ldr	r0, [pc, #172]	; (80006b0 <__init_ram_areas+0xbc>)
 8000602:	4a2c      	ldr	r2, [pc, #176]	; (80006b4 <__init_ram_areas+0xc0>)
  do {
    uint32_t *tp = rap->init_text_area;
    uint32_t *p = rap->init_area;

    /* Copying initialization data.*/
    while (p < rap->clear_area) {
 8000604:	4288      	cmp	r0, r1
 8000606:	d20d      	bcs.n	8000624 <__init_ram_areas+0x30>
 8000608:	3a04      	subs	r2, #4
 800060a:	4603      	mov	r3, r0
      *p = *tp;
 800060c:	f852 6f04 	ldr.w	r6, [r2, #4]!
 8000610:	f843 6b04 	str.w	r6, [r3], #4
    while (p < rap->clear_area) {
 8000614:	428b      	cmp	r3, r1
 8000616:	d3f9      	bcc.n	800060c <__init_ram_areas+0x18>
      p++;
 8000618:	1e4b      	subs	r3, r1, #1
 800061a:	1a1b      	subs	r3, r3, r0
 800061c:	f023 0303 	bic.w	r3, r3, #3
 8000620:	3304      	adds	r3, #4
 8000622:	4418      	add	r0, r3
      tp++;
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
 8000624:	42b8      	cmp	r0, r7
 8000626:	d207      	bcs.n	8000638 <__init_ram_areas+0x44>
      *p = 0;
 8000628:	3f01      	subs	r7, #1
 800062a:	2100      	movs	r1, #0
 800062c:	1a3f      	subs	r7, r7, r0
 800062e:	f027 0203 	bic.w	r2, r7, #3
 8000632:	3204      	adds	r2, #4
 8000634:	f004 fdfa 	bl	800522c <memset>
      p++;
    }
    rap++;
  }
  while (rap < &ram_areas[CRT0_AREAS_NUMBER]);
 8000638:	42a5      	cmp	r5, r4
 800063a:	d005      	beq.n	8000648 <__init_ram_areas+0x54>
    uint32_t *p = rap->init_area;
 800063c:	e9d5 2004 	ldrd	r2, r0, [r5, #16]
    while (p < rap->no_init_area) {
 8000640:	e9d5 1706 	ldrd	r1, r7, [r5, #24]
 8000644:	3510      	adds	r5, #16
 8000646:	e7dd      	b.n	8000604 <__init_ram_areas+0x10>
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

     SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000648:	481b      	ldr	r0, [pc, #108]	; (80006b8 <__init_ram_areas+0xc4>)
 800064a:	2300      	movs	r3, #0
 800064c:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000650:	f3bf 8f4f 	dsb	sy
   __DSB();

    ccsidr = SCB->CCSIDR;
 8000654:	f8d0 5080 	ldr.w	r5, [r0, #128]	; 0x80
                                            /* clean D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
      do {
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8000658:	f643 76e0 	movw	r6, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800065c:	f3c5 344e 	ubfx	r4, r5, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000660:	f3c5 05c9 	ubfx	r5, r5, #3, #10
 8000664:	0164      	lsls	r4, r4, #5
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8000666:	ea04 0106 	and.w	r1, r4, r6
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800066a:	462b      	mov	r3, r5
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 800066c:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
                      ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000670:	3b01      	subs	r3, #1
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8000672:	f8c0 226c 	str.w	r2, [r0, #620]	; 0x26c
      } while (ways-- != 0U);
 8000676:	1c5a      	adds	r2, r3, #1
 8000678:	d1f8      	bne.n	800066c <__init_ram_areas+0x78>
    } while(sets-- != 0U);
 800067a:	3c20      	subs	r4, #32
 800067c:	f114 0f20 	cmn.w	r4, #32
 8000680:	d1f1      	bne.n	8000666 <__init_ram_areas+0x72>
 8000682:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000686:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dsb 0xF":::"memory");
 800068a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800068e:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;
 8000692:	2300      	movs	r3, #0
 8000694:	f8c0 3250 	str.w	r3, [r0, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000698:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800069c:	f3bf 8f6f 	isb	sy
     for self-modifying code.*/
  SCB_CleanDCache();
  SCB_InvalidateICache();
#endif
#endif
}
 80006a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80006a2:	bf00      	nop
 80006a4:	080052d4 	.word	0x080052d4
 80006a8:	24001f60 	.word	0x24001f60
 80006ac:	24001f60 	.word	0x24001f60
 80006b0:	24001f60 	.word	0x24001f60
 80006b4:	08005a00 	.word	0x08005a00
 80006b8:	e000ed00 	.word	0xe000ed00

080006bc <halInit>:
 *          board-specific initialization is performed by invoking
 *          @p boardInit() (usually defined in @p board.c).
 *
 * @init
 */
void halInit(void) {
 80006bc:	b508      	push	{r3, lr}

  /* Initializes the OS Abstraction Layer.*/
  osalInit();

  /* Platform low level initializations.*/
  hal_lld_init();
 80006be:	f000 fe15 	bl	80012ec <hal_lld_init>

#if (HAL_USE_PAL == TRUE) || defined(__DOXYGEN__)
#if defined(PAL_NEW_INIT)
  palInit();
 80006c2:	f001 fe5b 	bl	800237c <_pal_lld_init>
#else
  palInit(&pal_default_config);
#endif
#endif
#if (HAL_USE_ADC == TRUE) || defined(__DOXYGEN__)
  adcInit();
 80006c6:	f000 fa01 	bl	8000acc <adcInit>
#endif
#if (HAL_USE_MAC == TRUE) || defined(__DOXYGEN__)
  macInit();
#endif
#if (HAL_USE_PWM == TRUE) || defined(__DOXYGEN__)
  pwmInit();
 80006ca:	f000 fa35 	bl	8000b38 <pwmInit>
#endif
#if (HAL_USE_SERIAL == TRUE) || defined(__DOXYGEN__)
  sdInit();
 80006ce:	f000 fcbb 	bl	8001048 <sdInit>
#endif
#if (HAL_USE_SDC == TRUE) || defined(__DOXYGEN__)
  sdcInit();
 80006d2:	f000 fc7d 	bl	8000fd0 <sdcInit>
#endif
#if (HAL_USE_SIO == TRUE) || defined(__DOXYGEN__)
  sioInit();
#endif
#if (HAL_USE_SPI == TRUE) || defined(__DOXYGEN__)
  spiInit();
 80006d6:	f000 fce5 	bl	80010a4 <spiInit>
  halCommunityInit();
#endif
#endif

  /* Board specific initialization.*/
  boardInit();
 80006da:	f003 fb03 	bl	8003ce4 <boardInit>
 *  configured to require it.
 */
#if OSAL_ST_MODE != OSAL_ST_MODE_NONE
  stInit();
#endif
}
 80006de:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  stInit();
 80006e2:	f000 b801 	b.w	80006e8 <stInit>
 80006e6:	bf00      	nop

080006e8 <stInit>:

  for (i = 0U; i < (unsigned)ST_LLD_NUM_ALARMS; i++) {
    st_callbacks[i] = NULL;
  }
#endif
  st_lld_init();
 80006e8:	f003 b8b2 	b.w	8003850 <st_lld_init>

080006ec <stGetCounter>:
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {

  return (systime_t)STM32_ST_TIM->CNT;
 80006ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80006f0:	6a58      	ldr	r0, [r3, #36]	; 0x24
 * @api
 */
systime_t stGetCounter(void) {

  return st_lld_get_counter();
}
 80006f2:	4770      	bx	lr

080006f4 <stStartAlarm>:
 *
 * @notapi
 */
static inline void st_lld_start_alarm(systime_t abstime) {

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 80006f4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  STM32_ST_TIM->SR     = 0;
 80006f8:	2100      	movs	r1, #0
#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 80006fa:	2202      	movs	r2, #2
  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 80006fc:	6358      	str	r0, [r3, #52]	; 0x34
  STM32_ST_TIM->SR     = 0;
 80006fe:	6119      	str	r1, [r3, #16]
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 8000700:	60da      	str	r2, [r3, #12]
void stStartAlarm(systime_t abstime) {

  osalDbgAssert(stIsAlarmActive() == false, "already active");

  st_lld_start_alarm(abstime);
}
 8000702:	4770      	bx	lr

08000704 <stStopAlarm>:
 * @notapi
 */
static inline void st_lld_stop_alarm(void) {

#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER = 0U;
 8000704:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000708:	2200      	movs	r2, #0
 800070a:	60da      	str	r2, [r3, #12]
 * @api
 */
void stStopAlarm(void) {

  st_lld_stop_alarm();
}
 800070c:	4770      	bx	lr
 800070e:	bf00      	nop

08000710 <stSetAlarm>:
 *
 * @notapi
 */
static inline void st_lld_set_alarm(systime_t abstime) {

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 8000710:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000714:	6358      	str	r0, [r3, #52]	; 0x34
void stSetAlarm(systime_t abstime) {

  osalDbgAssert(stIsAlarmActive() != false, "not active");

  st_lld_set_alarm(abstime);
}
 8000716:	4770      	bx	lr

08000718 <iq_read>:
 *                      value 0 is reserved
 * @return              The number of bytes effectively transferred.
 *
 * @notapi
 */
static size_t iq_read(input_queue_t *iqp, uint8_t *bp, size_t n) {
 8000718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800071a:	4615      	mov	r5, r2
  size_t s1, s2;

  osalDbgCheck(n > 0U);

  /* Number of bytes that can be read in a single atomic operation.*/
  if (n > iqGetFullI(iqp)) {
 800071c:	6882      	ldr	r2, [r0, #8]
static size_t iq_read(input_queue_t *iqp, uint8_t *bp, size_t n) {
 800071e:	4604      	mov	r4, r0
 8000720:	460b      	mov	r3, r1
  if (n > iqGetFullI(iqp)) {
 8000722:	42aa      	cmp	r2, r5
 8000724:	d200      	bcs.n	8000728 <iq_read+0x10>
    n = iqGetFullI(iqp);
 8000726:	6885      	ldr	r5, [r0, #8]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 8000728:	69a1      	ldr	r1, [r4, #24]
 800072a:	6926      	ldr	r6, [r4, #16]
 800072c:	1a76      	subs	r6, r6, r1
  /*lint -restore*/
  if (n < s1) {
 800072e:	42b5      	cmp	r5, r6
 8000730:	d318      	bcc.n	8000764 <iq_read+0x4c>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
    iqp->q_rdptr += n;
  }
  else if (n > s1) {
 8000732:	d80a      	bhi.n	800074a <iq_read+0x32>
    s2 = n - s1;
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
    iqp->q_rdptr = iqp->q_buffer + s2;
  }
  else {
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 8000734:	462a      	mov	r2, r5
 8000736:	4618      	mov	r0, r3
 8000738:	f7ff fe7e 	bl	8000438 <memcpy>
    iqp->q_rdptr = iqp->q_buffer;
 800073c:	68e2      	ldr	r2, [r4, #12]
  }

  iqp->q_counter -= n;
 800073e:	68a3      	ldr	r3, [r4, #8]
  return n;
}
 8000740:	4628      	mov	r0, r5
    iqp->q_rdptr += n;
 8000742:	61a2      	str	r2, [r4, #24]
  iqp->q_counter -= n;
 8000744:	1b5b      	subs	r3, r3, r5
 8000746:	60a3      	str	r3, [r4, #8]
}
 8000748:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    s2 = n - s1;
 800074a:	1baf      	subs	r7, r5, r6
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
 800074c:	4632      	mov	r2, r6
 800074e:	4618      	mov	r0, r3
 8000750:	f7ff fe72 	bl	8000438 <memcpy>
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
 8000754:	463a      	mov	r2, r7
 8000756:	4430      	add	r0, r6
 8000758:	68e1      	ldr	r1, [r4, #12]
 800075a:	f7ff fe6d 	bl	8000438 <memcpy>
    iqp->q_rdptr = iqp->q_buffer + s2;
 800075e:	68e2      	ldr	r2, [r4, #12]
 8000760:	443a      	add	r2, r7
 8000762:	e7ec      	b.n	800073e <iq_read+0x26>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 8000764:	462a      	mov	r2, r5
 8000766:	4618      	mov	r0, r3
 8000768:	f7ff fe66 	bl	8000438 <memcpy>
    iqp->q_rdptr += n;
 800076c:	69a2      	ldr	r2, [r4, #24]
 800076e:	442a      	add	r2, r5
 8000770:	e7e5      	b.n	800073e <iq_read+0x26>
 8000772:	bf00      	nop

08000774 <oq_write>:
  size_t s1, s2;

  osalDbgCheck(n > 0U);

  /* Number of bytes that can be written in a single atomic operation.*/
  if (n > oqGetEmptyI(oqp)) {
 8000774:	6883      	ldr	r3, [r0, #8]
 8000776:	4293      	cmp	r3, r2
static size_t oq_write(output_queue_t *oqp, const uint8_t *bp, size_t n) {
 8000778:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800077c:	4604      	mov	r4, r0
 800077e:	4688      	mov	r8, r1
  if (n > oqGetEmptyI(oqp)) {
 8000780:	d212      	bcs.n	80007a8 <oq_write+0x34>
    n = oqGetEmptyI(oqp);
 8000782:	6885      	ldr	r5, [r0, #8]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 8000784:	e9d4 6004 	ldrd	r6, r0, [r4, #16]
 8000788:	1a36      	subs	r6, r6, r0
  /*lint -restore*/
  if (n < s1) {
 800078a:	42b5      	cmp	r5, r6
 800078c:	d312      	bcc.n	80007b4 <oq_write+0x40>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
    oqp->q_wrptr += n;
  }
  else if (n > s1) {
 800078e:	d818      	bhi.n	80007c2 <oq_write+0x4e>
    s2 = n - s1;
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
    oqp->q_wrptr = oqp->q_buffer + s2;
  }
  else {
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 8000790:	462a      	mov	r2, r5
 8000792:	4641      	mov	r1, r8
 8000794:	f7ff fe50 	bl	8000438 <memcpy>
    oqp->q_wrptr = oqp->q_buffer;
 8000798:	68e2      	ldr	r2, [r4, #12]
  }

  oqp->q_counter -= n;
 800079a:	68a3      	ldr	r3, [r4, #8]
  return n;
}
 800079c:	4628      	mov	r0, r5
    oqp->q_wrptr += n;
 800079e:	6162      	str	r2, [r4, #20]
  oqp->q_counter -= n;
 80007a0:	1b5b      	subs	r3, r3, r5
 80007a2:	60a3      	str	r3, [r4, #8]
}
 80007a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 80007a8:	e9d4 6004 	ldrd	r6, r0, [r4, #16]
 80007ac:	4615      	mov	r5, r2
 80007ae:	1a36      	subs	r6, r6, r0
  if (n < s1) {
 80007b0:	42b5      	cmp	r5, r6
 80007b2:	d2ec      	bcs.n	800078e <oq_write+0x1a>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 80007b4:	462a      	mov	r2, r5
 80007b6:	4641      	mov	r1, r8
 80007b8:	f7ff fe3e 	bl	8000438 <memcpy>
    oqp->q_wrptr += n;
 80007bc:	6962      	ldr	r2, [r4, #20]
 80007be:	442a      	add	r2, r5
 80007c0:	e7eb      	b.n	800079a <oq_write+0x26>
    s2 = n - s1;
 80007c2:	1baf      	subs	r7, r5, r6
    memcpy((void *)oqp->q_wrptr, (const void *)bp, s1);
 80007c4:	4632      	mov	r2, r6
 80007c6:	4641      	mov	r1, r8
 80007c8:	f7ff fe36 	bl	8000438 <memcpy>
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
 80007cc:	463a      	mov	r2, r7
 80007ce:	eb08 0106 	add.w	r1, r8, r6
 80007d2:	68e0      	ldr	r0, [r4, #12]
 80007d4:	f7ff fe30 	bl	8000438 <memcpy>
    oqp->q_wrptr = oqp->q_buffer + s2;
 80007d8:	68e2      	ldr	r2, [r4, #12]
 80007da:	443a      	add	r2, r7
 80007dc:	e7dd      	b.n	800079a <oq_write+0x26>
 80007de:	bf00      	nop

080007e0 <iqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void iqObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                  qnotify_t infy, void *link) {
 80007e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80007e2:	4604      	mov	r4, r0
 80007e4:	460d      	mov	r5, r1
 80007e6:	461f      	mov	r7, r3
 80007e8:	4616      	mov	r6, r2
 *
 * @init
 */
static inline void osalThreadQueueObjectInit(threads_queue_t *tqp) {

  chThdQueueObjectInit(tqp);
 80007ea:	f003 ff39 	bl	8004660 <chThdQueueObjectInit>
  iqp->q_buffer  = bp;
  iqp->q_rdptr   = bp;
  iqp->q_wrptr   = bp;
  iqp->q_top     = bp + size;
  iqp->q_notify  = infy;
  iqp->q_link    = link;
 80007ee:	9b06      	ldr	r3, [sp, #24]
  iqp->q_top     = bp + size;
 80007f0:	442e      	add	r6, r5
  iqp->q_notify  = infy;
 80007f2:	61e7      	str	r7, [r4, #28]
  iqp->q_link    = link;
 80007f4:	6223      	str	r3, [r4, #32]
  iqp->q_counter = 0;
 80007f6:	2300      	movs	r3, #0
  iqp->q_buffer  = bp;
 80007f8:	e9c4 5603 	strd	r5, r6, [r4, #12]
  iqp->q_wrptr   = bp;
 80007fc:	e9c4 5505 	strd	r5, r5, [r4, #20]
  iqp->q_counter = 0;
 8000800:	60a3      	str	r3, [r4, #8]
}
 8000802:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08000804 <iqPutI>:
msg_t iqPutI(input_queue_t *iqp, uint8_t b) {

  osalDbgCheckClassI();

  /* Queue space check.*/
  if (!iqIsFullI(iqp)) {
 8000804:	e9d0 3205 	ldrd	r3, r2, [r0, #20]
 8000808:	4293      	cmp	r3, r2
 800080a:	d011      	beq.n	8000830 <iqPutI+0x2c>
    iqp->q_counter++;
 800080c:	6882      	ldr	r2, [r0, #8]
msg_t iqPutI(input_queue_t *iqp, uint8_t b) {
 800080e:	b510      	push	{r4, lr}
    iqp->q_counter++;
 8000810:	3201      	adds	r2, #1
    *iqp->q_wrptr++ = b;
 8000812:	1c5c      	adds	r4, r3, #1
    iqp->q_counter++;
 8000814:	6082      	str	r2, [r0, #8]
    *iqp->q_wrptr++ = b;
 8000816:	6144      	str	r4, [r0, #20]
 8000818:	7019      	strb	r1, [r3, #0]
    if (iqp->q_wrptr >= iqp->q_top) {
 800081a:	e9d0 3204 	ldrd	r3, r2, [r0, #16]
 800081e:	429a      	cmp	r2, r3
 8000820:	d301      	bcc.n	8000826 <iqPutI+0x22>
      iqp->q_wrptr = iqp->q_buffer;
 8000822:	68c3      	ldr	r3, [r0, #12]
 8000824:	6143      	str	r3, [r0, #20]
 *
 * @iclass
 */
static inline void osalThreadDequeueNextI(threads_queue_t *tqp, msg_t msg) {

  chThdDequeueNextI(tqp, msg);
 8000826:	2100      	movs	r1, #0
 8000828:	f003 ff32 	bl	8004690 <chThdDequeueNextI>
    }

    osalThreadDequeueNextI(&iqp->q_waiting, MSG_OK);

    return MSG_OK;
 800082c:	2000      	movs	r0, #0
  }

  return MSG_TIMEOUT;
}
 800082e:	bd10      	pop	{r4, pc}
  if (!iqIsFullI(iqp)) {
 8000830:	6882      	ldr	r2, [r0, #8]
 8000832:	2a00      	cmp	r2, #0
 8000834:	d0ea      	beq.n	800080c <iqPutI+0x8>
  return MSG_TIMEOUT;
 8000836:	f04f 30ff 	mov.w	r0, #4294967295
}
 800083a:	4770      	bx	lr

0800083c <iqGetTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t iqGetTimeout(input_queue_t *iqp, sysinterval_t timeout) {
 800083c:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800083e:	2330      	movs	r3, #48	; 0x30
 8000840:	4605      	mov	r5, r0
 8000842:	460e      	mov	r6, r1
 8000844:	f383 8811 	msr	BASEPRI, r3
}
 8000848:	e003      	b.n	8000852 <iqGetTimeout+0x16>
  return chThdEnqueueTimeoutS(tqp, timeout);
 800084a:	f003 ff0d 	bl	8004668 <chThdEnqueueTimeoutS>
  osalSysLock();

  /* Waiting until there is a character available or a timeout occurs.*/
  while (iqIsEmptyI(iqp)) {
    msg_t msg = osalThreadEnqueueTimeoutS(&iqp->q_waiting, timeout);
    if (msg < MSG_OK) {
 800084e:	2800      	cmp	r0, #0
 8000850:	db19      	blt.n	8000886 <iqGetTimeout+0x4a>
  while (iqIsEmptyI(iqp)) {
 8000852:	68ac      	ldr	r4, [r5, #8]
 8000854:	4631      	mov	r1, r6
 8000856:	4628      	mov	r0, r5
 8000858:	2c00      	cmp	r4, #0
 800085a:	d0f6      	beq.n	800084a <iqGetTimeout+0xe>
      return msg;
    }
  }

  /* Getting the character from the queue.*/
  iqp->q_counter--;
 800085c:	68ab      	ldr	r3, [r5, #8]
  b = *iqp->q_rdptr++;
 800085e:	69a9      	ldr	r1, [r5, #24]
  iqp->q_counter--;
 8000860:	3b01      	subs	r3, #1
  b = *iqp->q_rdptr++;
 8000862:	1c4a      	adds	r2, r1, #1
  iqp->q_counter--;
 8000864:	60ab      	str	r3, [r5, #8]
  if (iqp->q_rdptr >= iqp->q_top) {
 8000866:	692b      	ldr	r3, [r5, #16]
  b = *iqp->q_rdptr++;
 8000868:	61aa      	str	r2, [r5, #24]
  if (iqp->q_rdptr >= iqp->q_top) {
 800086a:	429a      	cmp	r2, r3
  b = *iqp->q_rdptr++;
 800086c:	780c      	ldrb	r4, [r1, #0]
  if (iqp->q_rdptr >= iqp->q_top) {
 800086e:	d301      	bcc.n	8000874 <iqGetTimeout+0x38>
    iqp->q_rdptr = iqp->q_buffer;
 8000870:	68eb      	ldr	r3, [r5, #12]
 8000872:	61ab      	str	r3, [r5, #24]
  }

  /* Inform the low side that the queue has at least one slot available.*/
  if (iqp->q_notify != NULL) {
 8000874:	69eb      	ldr	r3, [r5, #28]
 8000876:	b10b      	cbz	r3, 800087c <iqGetTimeout+0x40>
    iqp->q_notify(iqp);
 8000878:	4628      	mov	r0, r5
 800087a:	4798      	blx	r3
 800087c:	2300      	movs	r3, #0
 800087e:	f383 8811 	msr	BASEPRI, r3
  }

  osalSysUnlock();

  return (msg_t)b;
 8000882:	4620      	mov	r0, r4
}
 8000884:	bd70      	pop	{r4, r5, r6, pc}
 8000886:	f384 8811 	msr	BASEPRI, r4
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <iqReadTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t iqReadTimeout(input_queue_t *iqp, uint8_t *bp,
                     size_t n, sysinterval_t timeout) {
 800088c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000890:	b083      	sub	sp, #12
 8000892:	469a      	mov	sl, r3
  qnotify_t nfy = iqp->q_notify;
 8000894:	69c6      	ldr	r6, [r0, #28]
 8000896:	2730      	movs	r7, #48	; 0x30
                     size_t n, sysinterval_t timeout) {
 8000898:	9201      	str	r2, [sp, #4]
 800089a:	f387 8811 	msr	BASEPRI, r7

  osalDbgCheck(n > 0U);

  osalSysLock();

  while (n > 0U) {
 800089e:	b1ca      	cbz	r2, 80008d4 <iqReadTimeout+0x48>
 80008a0:	4683      	mov	fp, r0
 80008a2:	460d      	mov	r5, r1
 80008a4:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80008a8:	f04f 0800 	mov.w	r8, #0
    size_t done;

    done = iq_read(iqp, bp, n);
 80008ac:	464a      	mov	r2, r9
 80008ae:	4629      	mov	r1, r5
 80008b0:	4658      	mov	r0, fp
 80008b2:	f7ff ff31 	bl	8000718 <iq_read>
 80008b6:	4604      	mov	r4, r0
    }
    else {
      /* Inform the low side that the queue has at least one empty slot
         available.*/
      if (nfy != NULL) {
        nfy(iqp);
 80008b8:	4658      	mov	r0, fp
    if (done == (size_t)0) {
 80008ba:	b194      	cbz	r4, 80008e2 <iqReadTimeout+0x56>
      if (nfy != NULL) {
 80008bc:	b106      	cbz	r6, 80008c0 <iqReadTimeout+0x34>
        nfy(iqp);
 80008be:	47b0      	blx	r6
 80008c0:	f388 8811 	msr	BASEPRI, r8
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();

      n  -= done;
 80008c4:	eba9 0904 	sub.w	r9, r9, r4
      bp += done;
 80008c8:	4425      	add	r5, r4
 80008ca:	f387 8811 	msr	BASEPRI, r7
  while (n > 0U) {
 80008ce:	f1b9 0f00 	cmp.w	r9, #0
 80008d2:	d1eb      	bne.n	80008ac <iqReadTimeout+0x20>
 80008d4:	9801      	ldr	r0, [sp, #4]
 80008d6:	2300      	movs	r3, #0
 80008d8:	f383 8811 	msr	BASEPRI, r3
    }
  }

  osalSysUnlock();
  return max - n;
}
 80008dc:	b003      	add	sp, #12
 80008de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80008e2:	4651      	mov	r1, sl
 80008e4:	f003 fec0 	bl	8004668 <chThdEnqueueTimeoutS>
      if (msg != MSG_OK) {
 80008e8:	2800      	cmp	r0, #0
 80008ea:	d0df      	beq.n	80008ac <iqReadTimeout+0x20>
  return max - n;
 80008ec:	9b01      	ldr	r3, [sp, #4]
 80008ee:	eba3 0009 	sub.w	r0, r3, r9
 80008f2:	2300      	movs	r3, #0
 80008f4:	f383 8811 	msr	BASEPRI, r3
}
 80008f8:	b003      	add	sp, #12
 80008fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80008fe:	bf00      	nop

08000900 <oqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void oqObjectInit(output_queue_t *oqp, uint8_t *bp, size_t size,
                  qnotify_t onfy, void *link) {
 8000900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000902:	4604      	mov	r4, r0
 8000904:	460d      	mov	r5, r1
 8000906:	4616      	mov	r6, r2
 8000908:	461f      	mov	r7, r3
  chThdQueueObjectInit(tqp);
 800090a:	f003 fea9 	bl	8004660 <chThdQueueObjectInit>
  oqp->q_buffer  = bp;
  oqp->q_rdptr   = bp;
  oqp->q_wrptr   = bp;
  oqp->q_top     = bp + size;
  oqp->q_notify  = onfy;
  oqp->q_link    = link;
 800090e:	9b06      	ldr	r3, [sp, #24]
  oqp->q_counter = size;
 8000910:	60a6      	str	r6, [r4, #8]
  oqp->q_top     = bp + size;
 8000912:	442e      	add	r6, r5
  oqp->q_notify  = onfy;
 8000914:	61e7      	str	r7, [r4, #28]
  oqp->q_link    = link;
 8000916:	6223      	str	r3, [r4, #32]
  oqp->q_buffer  = bp;
 8000918:	e9c4 5603 	strd	r5, r6, [r4, #12]
  oqp->q_wrptr   = bp;
 800091c:	e9c4 5505 	strd	r5, r5, [r4, #20]
}
 8000920:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000922:	bf00      	nop

08000924 <oqPutTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t oqPutTimeout(output_queue_t *oqp, uint8_t b, sysinterval_t timeout) {
 8000924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000926:	2330      	movs	r3, #48	; 0x30
 8000928:	4604      	mov	r4, r0
 800092a:	460f      	mov	r7, r1
 800092c:	4616      	mov	r6, r2
 800092e:	f383 8811 	msr	BASEPRI, r3
}
 8000932:	e003      	b.n	800093c <oqPutTimeout+0x18>
  return chThdEnqueueTimeoutS(tqp, timeout);
 8000934:	f003 fe98 	bl	8004668 <chThdEnqueueTimeoutS>
  osalSysLock();

  /* Waiting until there is a slot available or a timeout occurs.*/
  while (oqIsFullI(oqp)) {
    msg_t msg = osalThreadEnqueueTimeoutS(&oqp->q_waiting, timeout);
    if (msg < MSG_OK) {
 8000938:	2800      	cmp	r0, #0
 800093a:	db19      	blt.n	8000970 <oqPutTimeout+0x4c>
  while (oqIsFullI(oqp)) {
 800093c:	68a5      	ldr	r5, [r4, #8]
 800093e:	4631      	mov	r1, r6
 8000940:	4620      	mov	r0, r4
 8000942:	2d00      	cmp	r5, #0
 8000944:	d0f6      	beq.n	8000934 <oqPutTimeout+0x10>
    }
  }

  /* Putting the character into the queue.*/
  oqp->q_counter--;
  *oqp->q_wrptr++ = b;
 8000946:	6962      	ldr	r2, [r4, #20]
  oqp->q_counter--;
 8000948:	68a3      	ldr	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 800094a:	1c51      	adds	r1, r2, #1
  oqp->q_counter--;
 800094c:	3b01      	subs	r3, #1
  *oqp->q_wrptr++ = b;
 800094e:	6161      	str	r1, [r4, #20]
  oqp->q_counter--;
 8000950:	60a3      	str	r3, [r4, #8]
  *oqp->q_wrptr++ = b;
 8000952:	7017      	strb	r7, [r2, #0]
  if (oqp->q_wrptr >= oqp->q_top) {
 8000954:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 8000958:	429a      	cmp	r2, r3
 800095a:	d301      	bcc.n	8000960 <oqPutTimeout+0x3c>
    oqp->q_wrptr = oqp->q_buffer;
 800095c:	68e3      	ldr	r3, [r4, #12]
 800095e:	6163      	str	r3, [r4, #20]
  }

  /* Inform the low side that the queue has at least one character available.*/
  if (oqp->q_notify != NULL) {
 8000960:	69e3      	ldr	r3, [r4, #28]
 8000962:	b10b      	cbz	r3, 8000968 <oqPutTimeout+0x44>
    oqp->q_notify(oqp);
 8000964:	4620      	mov	r0, r4
 8000966:	4798      	blx	r3
 8000968:	2000      	movs	r0, #0
 800096a:	f380 8811 	msr	BASEPRI, r0
  }

  osalSysUnlock();

  return MSG_OK;
}
 800096e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000970:	f385 8811 	msr	BASEPRI, r5
 8000974:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000976:	bf00      	nop

08000978 <oqGetI>:
msg_t oqGetI(output_queue_t *oqp) {

  osalDbgCheckClassI();

  /* Queue data check.*/
  if (!oqIsEmptyI(oqp)) {
 8000978:	e9d0 2305 	ldrd	r2, r3, [r0, #20]
 800097c:	429a      	cmp	r2, r3
 800097e:	d010      	beq.n	80009a2 <oqGetI+0x2a>
    uint8_t b;

    oqp->q_counter++;
 8000980:	6882      	ldr	r2, [r0, #8]
    b = *oqp->q_rdptr++;
 8000982:	1c59      	adds	r1, r3, #1
    oqp->q_counter++;
 8000984:	3201      	adds	r2, #1
msg_t oqGetI(output_queue_t *oqp) {
 8000986:	b510      	push	{r4, lr}
    b = *oqp->q_rdptr++;
 8000988:	6181      	str	r1, [r0, #24]
    oqp->q_counter++;
 800098a:	6082      	str	r2, [r0, #8]
    b = *oqp->q_rdptr++;
 800098c:	781c      	ldrb	r4, [r3, #0]
    if (oqp->q_rdptr >= oqp->q_top) {
 800098e:	6903      	ldr	r3, [r0, #16]
 8000990:	4299      	cmp	r1, r3
 8000992:	d301      	bcc.n	8000998 <oqGetI+0x20>
      oqp->q_rdptr = oqp->q_buffer;
 8000994:	68c3      	ldr	r3, [r0, #12]
 8000996:	6183      	str	r3, [r0, #24]
  chThdDequeueNextI(tqp, msg);
 8000998:	2100      	movs	r1, #0
 800099a:	f003 fe79 	bl	8004690 <chThdDequeueNextI>
    }

    osalThreadDequeueNextI(&oqp->q_waiting, MSG_OK);

    return (msg_t)b;
 800099e:	4620      	mov	r0, r4
  }

  return MSG_TIMEOUT;
}
 80009a0:	bd10      	pop	{r4, pc}
  if (!oqIsEmptyI(oqp)) {
 80009a2:	6882      	ldr	r2, [r0, #8]
 80009a4:	2a00      	cmp	r2, #0
 80009a6:	d0eb      	beq.n	8000980 <oqGetI+0x8>
  return MSG_TIMEOUT;
 80009a8:	f04f 30ff 	mov.w	r0, #4294967295
}
 80009ac:	4770      	bx	lr
 80009ae:	bf00      	nop

080009b0 <oqWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t oqWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                      size_t n, sysinterval_t timeout) {
 80009b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80009b4:	b083      	sub	sp, #12
 80009b6:	469a      	mov	sl, r3
  qnotify_t nfy = oqp->q_notify;
 80009b8:	69c6      	ldr	r6, [r0, #28]
 80009ba:	2730      	movs	r7, #48	; 0x30
                      size_t n, sysinterval_t timeout) {
 80009bc:	9201      	str	r2, [sp, #4]
 80009be:	f387 8811 	msr	BASEPRI, r7

  osalDbgCheck(n > 0U);

  osalSysLock();

  while (n > 0U) {
 80009c2:	b1ca      	cbz	r2, 80009f8 <oqWriteTimeout+0x48>
 80009c4:	4683      	mov	fp, r0
 80009c6:	460d      	mov	r5, r1
 80009c8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80009cc:	f04f 0800 	mov.w	r8, #0
    size_t done;

    done = oq_write(oqp, bp, n);
 80009d0:	464a      	mov	r2, r9
 80009d2:	4629      	mov	r1, r5
 80009d4:	4658      	mov	r0, fp
 80009d6:	f7ff fecd 	bl	8000774 <oq_write>
 80009da:	4604      	mov	r4, r0
    }
    else {
      /* Inform the low side that the queue has at least one character
         available.*/
      if (nfy != NULL) {
        nfy(oqp);
 80009dc:	4658      	mov	r0, fp
    if (done == (size_t)0) {
 80009de:	b194      	cbz	r4, 8000a06 <oqWriteTimeout+0x56>
      if (nfy != NULL) {
 80009e0:	b106      	cbz	r6, 80009e4 <oqWriteTimeout+0x34>
        nfy(oqp);
 80009e2:	47b0      	blx	r6
 80009e4:	f388 8811 	msr	BASEPRI, r8
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();

      n  -= done;
 80009e8:	eba9 0904 	sub.w	r9, r9, r4
      bp += done;
 80009ec:	4425      	add	r5, r4
 80009ee:	f387 8811 	msr	BASEPRI, r7
  while (n > 0U) {
 80009f2:	f1b9 0f00 	cmp.w	r9, #0
 80009f6:	d1eb      	bne.n	80009d0 <oqWriteTimeout+0x20>
 80009f8:	9801      	ldr	r0, [sp, #4]
 80009fa:	2300      	movs	r3, #0
 80009fc:	f383 8811 	msr	BASEPRI, r3
    }
  }

  osalSysUnlock();
  return max - n;
}
 8000a00:	b003      	add	sp, #12
 8000a02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  return chThdEnqueueTimeoutS(tqp, timeout);
 8000a06:	4651      	mov	r1, sl
 8000a08:	f003 fe2e 	bl	8004668 <chThdEnqueueTimeoutS>
      if (msg != MSG_OK) {
 8000a0c:	2800      	cmp	r0, #0
 8000a0e:	d0df      	beq.n	80009d0 <oqWriteTimeout+0x20>
  return max - n;
 8000a10:	9b01      	ldr	r3, [sp, #4]
 8000a12:	eba3 0009 	sub.w	r0, r3, r9
 8000a16:	2300      	movs	r3, #0
 8000a18:	f383 8811 	msr	BASEPRI, r3
}
 8000a1c:	b003      	add	sp, #12
 8000a1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000a22:	bf00      	nop

08000a24 <_mmcsd_get_slice>:
  osalDbgCheck((end >= start) && ((end - start) < 32U));

  startidx = start / 32U;
  startoff = start % 32U;
  endidx   = end / 32U;
  endmask  = ((uint32_t)1U << ((end % 32U) + 1U)) - 1U;
 8000a24:	f001 0c1f 	and.w	ip, r1, #31
 8000a28:	2301      	movs	r3, #1
  endidx   = end / 32U;
 8000a2a:	0949      	lsrs	r1, r1, #5
  endmask  = ((uint32_t)1U << ((end % 32U) + 1U)) - 1U;
 8000a2c:	f10c 0c01 	add.w	ip, ip, #1

  /* One or two pieces?*/
  if (startidx < endidx) {
 8000a30:	ebb1 1f52 	cmp.w	r1, r2, lsr #5
  endmask  = ((uint32_t)1U << ((end % 32U) + 1U)) - 1U;
 8000a34:	fa03 f30c 	lsl.w	r3, r3, ip
                          uint32_t start) {
 8000a38:	b510      	push	{r4, lr}
  endmask  = ((uint32_t)1U << ((end % 32U) + 1U)) - 1U;
 8000a3a:	f103 33ff 	add.w	r3, r3, #4294967295
  startidx = start / 32U;
 8000a3e:	ea4f 1452 	mov.w	r4, r2, lsr #5
  startoff = start % 32U;
 8000a42:	f002 0e1f 	and.w	lr, r2, #31
  if (startidx < endidx) {
 8000a46:	d805      	bhi.n	8000a54 <_mmcsd_get_slice+0x30>
    return (data[startidx] >> startoff) |               /* Two pieces case. */
           ((data[endidx] & endmask) << (32U - startoff));
  }
  return (data[startidx] & endmask) >> startoff;        /* One piece case.  */
 8000a48:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8000a4c:	4018      	ands	r0, r3
 8000a4e:	fa20 f00e 	lsr.w	r0, r0, lr
}
 8000a52:	bd10      	pop	{r4, pc}
           ((data[endidx] & endmask) << (32U - startoff));
 8000a54:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000a58:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
           ((data[endidx] & endmask) << (32U - startoff));
 8000a5c:	ea03 0001 	and.w	r0, r3, r1
 8000a60:	f1ce 0120 	rsb	r1, lr, #32
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000a64:	fa22 f30e 	lsr.w	r3, r2, lr
           ((data[endidx] & endmask) << (32U - startoff));
 8000a68:	4088      	lsls	r0, r1
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000a6a:	4318      	orrs	r0, r3
}
 8000a6c:	bd10      	pop	{r4, pc}
 8000a6e:	bf00      	nop

08000a70 <_mmcsd_get_capacity>:
  return (data[startidx] & endmask) >> startoff;        /* One piece case.  */
 8000a70:	68c3      	ldr	r3, [r0, #12]
uint32_t _mmcsd_get_capacity(const uint32_t *csd) {
  uint32_t a, b, c;

  osalDbgCheck(NULL != csd);

  switch (_mmcsd_get_slice(csd, MMCSD_CSD_10_CSD_STRUCTURE_SLICE)) {
 8000a72:	0f9b      	lsrs	r3, r3, #30
 8000a74:	d008      	beq.n	8000a88 <_mmcsd_get_capacity+0x18>
           ((data[endidx] & endmask) << (32U - startoff));
 8000a76:	6883      	ldr	r3, [r0, #8]
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000a78:	88c2      	ldrh	r2, [r0, #6]
           ((data[endidx] & endmask) << (32U - startoff));
 8000a7a:	0418      	lsls	r0, r3, #16
 8000a7c:	f400 107c 	and.w	r0, r0, #4128768	; 0x3f0000
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000a80:	4310      	orrs	r0, r2
    b = _mmcsd_get_slice(csd, MMCSD_CSD_10_C_SIZE_MULT_SLICE);
    c = _mmcsd_get_slice(csd, MMCSD_CSD_10_READ_BL_LEN_SLICE);
    return ((a + 1U) << (b + 2U)) << (c - 9U);  /* 2^9 == MMCSD_BLOCK_SIZE. */
  case 1:
    /* CSD version 2.0.*/
    return 1024U * (_mmcsd_get_slice(csd, MMCSD_CSD_20_C_SIZE_SLICE) + 1U);
 8000a82:	3001      	adds	r0, #1
 8000a84:	0280      	lsls	r0, r0, #10
  default:
    /* Reserved value detected.*/
    break;
  }
  return 0U;
}
 8000a86:	4770      	bx	lr
           ((data[endidx] & endmask) << (32U - startoff));
 8000a88:	6882      	ldr	r2, [r0, #8]
 8000a8a:	f640 73fc 	movw	r3, #4092	; 0xffc
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000a8e:	6841      	ldr	r1, [r0, #4]
           ((data[endidx] & endmask) << (32U - startoff));
 8000a90:	ea03 0082 	and.w	r0, r3, r2, lsl #2
  return (data[startidx] & endmask) >> startoff;        /* One piece case.  */
 8000a94:	f3c2 4203 	ubfx	r2, r2, #16, #4
 8000a98:	f3c1 33c2 	ubfx	r3, r1, #15, #3
    return (data[startidx] >> startoff) |               /* Two pieces case. */
 8000a9c:	ea40 7091 	orr.w	r0, r0, r1, lsr #30
    return ((a + 1U) << (b + 2U)) << (c - 9U);  /* 2^9 == MMCSD_BLOCK_SIZE. */
 8000aa0:	3a09      	subs	r2, #9
 8000aa2:	3302      	adds	r3, #2
 8000aa4:	3001      	adds	r0, #1
 8000aa6:	4098      	lsls	r0, r3
 8000aa8:	4090      	lsls	r0, r2
 8000aaa:	4770      	bx	lr

08000aac <_mmcsd_get_capacity_ext>:
uint32_t _mmcsd_get_capacity_ext(const uint8_t *ext_csd) {

  osalDbgCheck(NULL != ext_csd);

  return ((uint32_t)ext_csd[215] << 24U) +
         ((uint32_t)ext_csd[214] << 16U) +
 8000aac:	f890 30d6 	ldrb.w	r3, [r0, #214]	; 0xd6
  return ((uint32_t)ext_csd[215] << 24U) +
 8000ab0:	f890 10d7 	ldrb.w	r1, [r0, #215]	; 0xd7
         ((uint32_t)ext_csd[214] << 16U) +
 8000ab4:	041b      	lsls	r3, r3, #16
         ((uint32_t)ext_csd[213] << 8U)  +
         (uint32_t)ext_csd[212];
 8000ab6:	f890 20d4 	ldrb.w	r2, [r0, #212]	; 0xd4
         ((uint32_t)ext_csd[213] << 8U)  +
 8000aba:	f890 00d5 	ldrb.w	r0, [r0, #213]	; 0xd5
  return ((uint32_t)ext_csd[215] << 24U) +
 8000abe:	eb03 6301 	add.w	r3, r3, r1, lsl #24
         ((uint32_t)ext_csd[213] << 8U)  +
 8000ac2:	4413      	add	r3, r2
}
 8000ac4:	eb03 2000 	add.w	r0, r3, r0, lsl #8
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop

08000acc <adcInit>:
 *
 * @init
 */
void adcInit(void) {

  adc_lld_init();
 8000acc:	f000 bd7c 	b.w	80015c8 <adc_lld_init>

08000ad0 <adcObjectInit>:
 *
 * @param[out] adcp     pointer to the @p ADCDriver object
 *
 * @init
 */
void adcObjectInit(ADCDriver *adcp) {
 8000ad0:	4603      	mov	r3, r0

  adcp->state    = ADC_STOP;
  adcp->config   = NULL;
 8000ad2:	2200      	movs	r2, #0
  adcp->state    = ADC_STOP;
 8000ad4:	2101      	movs	r1, #1
 * @init
 */
static inline void osalMutexObjectInit(mutex_t *mp) {

#if CH_CFG_USE_MUTEXES
  chMtxObjectInit(mp);
 8000ad6:	3018      	adds	r0, #24
  adcp->samples  = NULL;
  adcp->depth    = 0;
  adcp->grpp     = NULL;
#if ADC_USE_WAIT == TRUE
  adcp->thread   = NULL;
 8000ad8:	615a      	str	r2, [r3, #20]
  adcp->state    = ADC_STOP;
 8000ada:	7019      	strb	r1, [r3, #0]
  adcp->samples  = NULL;
 8000adc:	e9c3 2201 	strd	r2, r2, [r3, #4]
  adcp->grpp     = NULL;
 8000ae0:	e9c3 2203 	strd	r2, r2, [r3, #12]
 8000ae4:	f003 be18 	b.w	8004718 <chMtxObjectInit>

08000ae8 <adcStart>:
 *                      the implementation the value can be @p NULL.
 * @return              The operation status.
 *
 * @api
 */
msg_t adcStart(ADCDriver *adcp, const ADCConfig *config) {
 8000ae8:	b510      	push	{r4, lr}
 8000aea:	2330      	movs	r3, #48	; 0x30
 8000aec:	4604      	mov	r4, r0
 8000aee:	f383 8811 	msr	BASEPRI, r3
  osalDbgCheck(adcp != NULL);

  osalSysLock();
  osalDbgAssert((adcp->state == ADC_STOP) || (adcp->state == ADC_READY),
                "invalid state");
  adcp->config = config;
 8000af2:	6041      	str	r1, [r0, #4]

#if defined(ADC_LLD_ENHANCED_API)
  msg = adc_lld_start(adcp);
 8000af4:	f000 fdf2 	bl	80016dc <adc_lld_start>
 8000af8:	2300      	movs	r3, #0
  if (msg == HAL_RET_SUCCESS) {
    adcp->state = ADC_READY;
 8000afa:	4298      	cmp	r0, r3
 8000afc:	bf14      	ite	ne
 8000afe:	2201      	movne	r2, #1
 8000b00:	2202      	moveq	r2, #2
 8000b02:	7022      	strb	r2, [r4, #0]
 8000b04:	f383 8811 	msr	BASEPRI, r3
#endif

  osalSysUnlock();

  return msg;
}
 8000b08:	bd10      	pop	{r4, pc}
 8000b0a:	bf00      	nop

08000b0c <adcConvert>:
 * @api
 */
msg_t adcConvert(ADCDriver *adcp,
                 const ADCConversionGroup *grpp,
                 adcsample_t *samples,
                 size_t depth) {
 8000b0c:	b510      	push	{r4, lr}
 8000b0e:	2430      	movs	r4, #48	; 0x30
 8000b10:	f384 8811 	msr	BASEPRI, r4
  adcp->state    = ADC_ACTIVE;
 8000b14:	4604      	mov	r4, r0
  adcp->samples  = samples;
 8000b16:	6082      	str	r2, [r0, #8]
  adcp->state    = ADC_ACTIVE;
 8000b18:	2203      	movs	r2, #3
  adcp->grpp     = grpp;
 8000b1a:	e9c0 3103 	strd	r3, r1, [r0, #12]
  adcp->state    = ADC_ACTIVE;
 8000b1e:	f804 2b14 	strb.w	r2, [r4], #20
  adc_lld_start_conversion(adcp);
 8000b22:	f000 fe7b 	bl	800181c <adc_lld_start_conversion>
  return chThdSuspendTimeoutS(trp, TIME_INFINITE);
 8000b26:	f04f 31ff 	mov.w	r1, #4294967295
 8000b2a:	4620      	mov	r0, r4
 8000b2c:	f003 fd80 	bl	8004630 <chThdSuspendTimeoutS>
 8000b30:	2300      	movs	r3, #0
 8000b32:	f383 8811 	msr	BASEPRI, r3
  osalDbgAssert(adcp->thread == NULL, "already waiting");
  adcStartConversionI(adcp, grpp, samples, depth);
  msg = osalThreadSuspendS(&adcp->thread);
  osalSysUnlock();
  return msg;
}
 8000b36:	bd10      	pop	{r4, pc}

08000b38 <pwmInit>:
 *
 * @init
 */
void pwmInit(void) {

  pwm_lld_init();
 8000b38:	f002 beca 	b.w	80038d0 <pwm_lld_init>

08000b3c <pwmObjectInit>:
 * @init
 */
void pwmObjectInit(PWMDriver *pwmp) {

  pwmp->state    = PWM_STOP;
  pwmp->config   = NULL;
 8000b3c:	2300      	movs	r3, #0
  pwmp->state    = PWM_STOP;
 8000b3e:	2201      	movs	r2, #1
  pwmp->config   = NULL;
 8000b40:	6043      	str	r3, [r0, #4]
  pwmp->state    = PWM_STOP;
 8000b42:	7002      	strb	r2, [r0, #0]
  pwmp->enabled  = 0;
 8000b44:	60c3      	str	r3, [r0, #12]
  pwmp->channels = 0;
 8000b46:	7403      	strb	r3, [r0, #16]
#if defined(PWM_DRIVER_EXT_INIT_HOOK)
  PWM_DRIVER_EXT_INIT_HOOK(pwmp);
#endif
}
 8000b48:	4770      	bx	lr
 8000b4a:	bf00      	nop

08000b4c <sdcGetInfo>:
 */
bool sdcGetInfo(SDCDriver *sdcp, BlockDeviceInfo *bdip) {

  osalDbgCheck((sdcp != NULL) && (bdip != NULL));

  if (sdcp->state != BLK_READY) {
 8000b4c:	7903      	ldrb	r3, [r0, #4]
 8000b4e:	2b05      	cmp	r3, #5
 8000b50:	d106      	bne.n	8000b60 <sdcGetInfo+0x14>
    return HAL_FAILED;
  }

  bdip->blk_num = sdcp->capacity;
 8000b52:	6a82      	ldr	r2, [r0, #40]	; 0x28
  bdip->blk_size = MMCSD_BLOCK_SIZE;
 8000b54:	f44f 7300 	mov.w	r3, #512	; 0x200

  return HAL_SUCCESS;
 8000b58:	2000      	movs	r0, #0
  bdip->blk_size = MMCSD_BLOCK_SIZE;
 8000b5a:	e9c1 3200 	strd	r3, r2, [r1]
  return HAL_SUCCESS;
 8000b5e:	4770      	bx	lr
    return HAL_FAILED;
 8000b60:	2001      	movs	r0, #1
}
 8000b62:	4770      	bx	lr

08000b64 <_sdc_wait_for_transfer_state_internal>:
                                                  bool crc_check) {
 8000b64:	b570      	push	{r4, r5, r6, lr}
    if (cmd_fail || MMCSD_R1_ERROR(resp[0])) {
 8000b66:	4e12      	ldr	r6, [pc, #72]	; (8000bb0 <_sdc_wait_for_transfer_state_internal+0x4c>)
                                                  bool crc_check) {
 8000b68:	b082      	sub	sp, #8
 8000b6a:	4604      	mov	r4, r0
 8000b6c:	460d      	mov	r5, r1
 8000b6e:	e011      	b.n	8000b94 <_sdc_wait_for_transfer_state_internal+0x30>
      cmd_fail = sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SEND_STATUS, sdcp->rca, resp);
 8000b70:	f001 fd82 	bl	8002678 <sdc_lld_send_cmd_short_crc>
 8000b74:	4603      	mov	r3, r0
  chThdSleep(delay);
 8000b76:	200a      	movs	r0, #10
    if (cmd_fail || MMCSD_R1_ERROR(resp[0])) {
 8000b78:	b9bb      	cbnz	r3, 8000baa <_sdc_wait_for_transfer_state_internal+0x46>
 8000b7a:	9a01      	ldr	r2, [sp, #4]
    switch (MMCSD_R1_STS(resp[0])) {
 8000b7c:	f3c2 2143 	ubfx	r1, r2, #9, #4
    if (cmd_fail || MMCSD_R1_ERROR(resp[0])) {
 8000b80:	4232      	tst	r2, r6
    switch (MMCSD_R1_STS(resp[0])) {
 8000b82:	f1a1 0205 	sub.w	r2, r1, #5
    if (cmd_fail || MMCSD_R1_ERROR(resp[0])) {
 8000b86:	d10f      	bne.n	8000ba8 <_sdc_wait_for_transfer_state_internal+0x44>
    switch (MMCSD_R1_STS(resp[0])) {
 8000b88:	2904      	cmp	r1, #4
 8000b8a:	d00e      	beq.n	8000baa <_sdc_wait_for_transfer_state_internal+0x46>
 8000b8c:	2a02      	cmp	r2, #2
 8000b8e:	d80b      	bhi.n	8000ba8 <_sdc_wait_for_transfer_state_internal+0x44>
 8000b90:	f003 fd42 	bl	8004618 <chThdSleep>
      cmd_fail = sdc_lld_send_cmd_short(sdcp, MMCSD_CMD_SEND_STATUS, sdcp->rca, resp);
 8000b94:	ab01      	add	r3, sp, #4
 8000b96:	210d      	movs	r1, #13
 8000b98:	4620      	mov	r0, r4
      cmd_fail = sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SEND_STATUS, sdcp->rca, resp);
 8000b9a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    if (crc_check) {
 8000b9c:	2d00      	cmp	r5, #0
 8000b9e:	d1e7      	bne.n	8000b70 <_sdc_wait_for_transfer_state_internal+0xc>
      cmd_fail = sdc_lld_send_cmd_short(sdcp, MMCSD_CMD_SEND_STATUS, sdcp->rca, resp);
 8000ba0:	f001 fd54 	bl	800264c <sdc_lld_send_cmd_short>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	e7e6      	b.n	8000b76 <_sdc_wait_for_transfer_state_internal+0x12>
    switch (MMCSD_R1_STS(resp[0])) {
 8000ba8:	2301      	movs	r3, #1
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	b002      	add	sp, #8
 8000bae:	bd70      	pop	{r4, r5, r6, pc}
 8000bb0:	fdffe008 	.word	0xfdffe008

08000bb4 <sdcRead>:
  if ((startblk + n - 1U) > sdcp->capacity) {
 8000bb4:	f103 3cff 	add.w	ip, r3, #4294967295
bool sdcRead(SDCDriver *sdcp, uint32_t startblk, uint8_t *buf, uint32_t n) {
 8000bb8:	b538      	push	{r3, r4, r5, lr}
  if ((startblk + n - 1U) > sdcp->capacity) {
 8000bba:	448c      	add	ip, r1
 8000bbc:	6a85      	ldr	r5, [r0, #40]	; 0x28
bool sdcRead(SDCDriver *sdcp, uint32_t startblk, uint8_t *buf, uint32_t n) {
 8000bbe:	4604      	mov	r4, r0
  if ((startblk + n - 1U) > sdcp->capacity) {
 8000bc0:	45ac      	cmp	ip, r5
 8000bc2:	d905      	bls.n	8000bd0 <sdcRead+0x1c>
    sdcp->errors |= SDC_OVERFLOW_ERROR;
 8000bc4:	6b43      	ldr	r3, [r0, #52]	; 0x34
    return HAL_FAILED;
 8000bc6:	2001      	movs	r0, #1
    sdcp->errors |= SDC_OVERFLOW_ERROR;
 8000bc8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000bcc:	6363      	str	r3, [r4, #52]	; 0x34
}
 8000bce:	bd38      	pop	{r3, r4, r5, pc}
  sdcp->state = BLK_READING;
 8000bd0:	f04f 0c06 	mov.w	ip, #6
 8000bd4:	f880 c004 	strb.w	ip, [r0, #4]
  status = sdc_lld_read(sdcp, startblk, buf, n);
 8000bd8:	f001 ff6c 	bl	8002ab4 <sdc_lld_read>
  sdcp->state = BLK_READY;
 8000bdc:	2305      	movs	r3, #5
 8000bde:	7123      	strb	r3, [r4, #4]
}
 8000be0:	bd38      	pop	{r3, r4, r5, pc}
 8000be2:	bf00      	nop

08000be4 <sdcWrite>:
  if ((startblk + n - 1U) > sdcp->capacity) {
 8000be4:	f103 3cff 	add.w	ip, r3, #4294967295
              const uint8_t *buf, uint32_t n) {
 8000be8:	b538      	push	{r3, r4, r5, lr}
  if ((startblk + n - 1U) > sdcp->capacity) {
 8000bea:	448c      	add	ip, r1
 8000bec:	6a85      	ldr	r5, [r0, #40]	; 0x28
              const uint8_t *buf, uint32_t n) {
 8000bee:	4604      	mov	r4, r0
  if ((startblk + n - 1U) > sdcp->capacity) {
 8000bf0:	45ac      	cmp	ip, r5
 8000bf2:	d905      	bls.n	8000c00 <sdcWrite+0x1c>
    sdcp->errors |= SDC_OVERFLOW_ERROR;
 8000bf4:	6b43      	ldr	r3, [r0, #52]	; 0x34
    return HAL_FAILED;
 8000bf6:	2001      	movs	r0, #1
    sdcp->errors |= SDC_OVERFLOW_ERROR;
 8000bf8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000bfc:	6363      	str	r3, [r4, #52]	; 0x34
}
 8000bfe:	bd38      	pop	{r3, r4, r5, pc}
  sdcp->state = BLK_WRITING;
 8000c00:	f04f 0c07 	mov.w	ip, #7
 8000c04:	f880 c004 	strb.w	ip, [r0, #4]
  status = sdc_lld_write(sdcp, startblk, buf, n);
 8000c08:	f001 ff7c 	bl	8002b04 <sdc_lld_write>
  sdcp->state = BLK_READY;
 8000c0c:	2305      	movs	r3, #5
 8000c0e:	7123      	strb	r3, [r4, #4]
}
 8000c10:	bd38      	pop	{r3, r4, r5, pc}
 8000c12:	bf00      	nop

08000c14 <sdcSync>:
bool sdcSync(SDCDriver *sdcp) {
 8000c14:	b538      	push	{r3, r4, r5, lr}
  if (sdcp->state != BLK_READY) {
 8000c16:	7905      	ldrb	r5, [r0, #4]
 8000c18:	2d05      	cmp	r5, #5
 8000c1a:	d001      	beq.n	8000c20 <sdcSync+0xc>
    return HAL_FAILED;
 8000c1c:	2001      	movs	r0, #1
}
 8000c1e:	bd38      	pop	{r3, r4, r5, pc}
  sdcp->state = BLK_SYNCING;
 8000c20:	2308      	movs	r3, #8
 8000c22:	4604      	mov	r4, r0
 8000c24:	7103      	strb	r3, [r0, #4]
  result = sdc_lld_sync(sdcp);
 8000c26:	f001 ff93 	bl	8002b50 <sdc_lld_sync>
  sdcp->state = BLK_READY;
 8000c2a:	7125      	strb	r5, [r4, #4]
}
 8000c2c:	bd38      	pop	{r3, r4, r5, pc}
 8000c2e:	bf00      	nop

08000c30 <sdcDisconnect>:
bool sdcDisconnect(SDCDriver *sdcp) {
 8000c30:	b538      	push	{r3, r4, r5, lr}
 8000c32:	2330      	movs	r3, #48	; 0x30
 8000c34:	f383 8811 	msr	BASEPRI, r3
  if (sdcp->state == BLK_ACTIVE) {
 8000c38:	7903      	ldrb	r3, [r0, #4]
 8000c3a:	2b02      	cmp	r3, #2
 8000c3c:	d010      	beq.n	8000c60 <sdcDisconnect+0x30>
  sdcp->state = BLK_DISCONNECTING;
 8000c3e:	2204      	movs	r2, #4
 8000c40:	4604      	mov	r4, r0
 8000c42:	2300      	movs	r3, #0
 8000c44:	7102      	strb	r2, [r0, #4]
 8000c46:	f383 8811 	msr	BASEPRI, r3
  return _sdc_wait_for_transfer_state_internal(sdcp, true);
 8000c4a:	2101      	movs	r1, #1
 8000c4c:	f7ff ff8a 	bl	8000b64 <_sdc_wait_for_transfer_state_internal>
  if (_sdc_wait_for_transfer_state(sdcp)) {
 8000c50:	4605      	mov	r5, r0
    sdc_lld_stop_clk(sdcp);
 8000c52:	4620      	mov	r0, r4
  sdc_lld_stop_clk(sdcp);
 8000c54:	f001 fcd6 	bl	8002604 <sdc_lld_stop_clk>
  sdcp->state = BLK_ACTIVE;
 8000c58:	2302      	movs	r3, #2
}
 8000c5a:	4628      	mov	r0, r5
  sdcp->state = BLK_ACTIVE;
 8000c5c:	7123      	strb	r3, [r4, #4]
}
 8000c5e:	bd38      	pop	{r3, r4, r5, pc}
 8000c60:	2500      	movs	r5, #0
 8000c62:	f385 8811 	msr	BASEPRI, r5
 8000c66:	4628      	mov	r0, r5
 8000c68:	bd38      	pop	{r3, r4, r5, pc}
 8000c6a:	bf00      	nop

08000c6c <sdcConnect>:
  sdcp->state = BLK_CONNECTING;
 8000c6c:	2303      	movs	r3, #3
bool sdcConnect(SDCDriver *sdcp) {
 8000c6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  sdcp->state = BLK_CONNECTING;
 8000c72:	7103      	strb	r3, [r0, #4]
bool sdcConnect(SDCDriver *sdcp) {
 8000c74:	b084      	sub	sp, #16
 8000c76:	4604      	mov	r4, r0
  sdc_lld_start_clk(sdcp);
 8000c78:	f001 fc66 	bl	8002548 <sdc_lld_start_clk>
  sdc_lld_send_cmd_none(sdcp, MMCSD_CMD_GO_IDLE_STATE, 0);
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	4620      	mov	r0, r4
 8000c80:	4611      	mov	r1, r2
 8000c82:	f001 fcd7 	bl	8002634 <sdc_lld_send_cmd_none>
  if (!sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SEND_IF_COND,
 8000c86:	ab03      	add	r3, sp, #12
 8000c88:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 8000c8c:	2108      	movs	r1, #8
 8000c8e:	4620      	mov	r0, r4
 8000c90:	f001 fcf2 	bl	8002678 <sdc_lld_send_cmd_short_crc>
 8000c94:	b9e8      	cbnz	r0, 8000cd2 <sdcConnect+0x66>
    if (((resp[0] >> 8U) & 0xFU) != 1U) {
 8000c96:	9b03      	ldr	r3, [sp, #12]
    sdcp->cardmode = SDC_MODE_CARDTYPE_SDV20;
 8000c98:	2201      	movs	r2, #1
    if (((resp[0] >> 8U) & 0xFU) != 1U) {
 8000c9a:	f3c3 2303 	ubfx	r3, r3, #8, #4
    sdcp->cardmode = SDC_MODE_CARDTYPE_SDV20;
 8000c9e:	6322      	str	r2, [r4, #48]	; 0x30
    if (((resp[0] >> 8U) & 0xFU) != 1U) {
 8000ca0:	4293      	cmp	r3, r2
 8000ca2:	d009      	beq.n	8000cb8 <sdcConnect+0x4c>
  sdc_lld_stop_clk(sdcp);
 8000ca4:	4620      	mov	r0, r4
  return HAL_FAILED;
 8000ca6:	2501      	movs	r5, #1
  sdc_lld_stop_clk(sdcp);
 8000ca8:	f001 fcac 	bl	8002604 <sdc_lld_stop_clk>
  return HAL_FAILED;
 8000cac:	2302      	movs	r3, #2
}
 8000cae:	4628      	mov	r0, r5
  sdcp->state = BLK_READY;
 8000cb0:	7123      	strb	r3, [r4, #4]
}
 8000cb2:	b004      	add	sp, #16
 8000cb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000cb8:	4602      	mov	r2, r0
 8000cba:	ab03      	add	r3, sp, #12
 8000cbc:	2137      	movs	r1, #55	; 0x37
 8000cbe:	4620      	mov	r0, r4
 8000cc0:	f001 fcda 	bl	8002678 <sdc_lld_send_cmd_short_crc>
 8000cc4:	2800      	cmp	r0, #0
 8000cc6:	d1ed      	bne.n	8000ca4 <sdcConnect+0x38>
        MMCSD_R1_ERROR(resp[0])) {
 8000cc8:	9a03      	ldr	r2, [sp, #12]
 8000cca:	4ba6      	ldr	r3, [pc, #664]	; (8000f64 <sdcConnect+0x2f8>)
 8000ccc:	4013      	ands	r3, r2
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000cce:	b18b      	cbz	r3, 8000cf4 <sdcConnect+0x88>
 8000cd0:	e7e8      	b.n	8000ca4 <sdcConnect+0x38>
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000cd2:	ab03      	add	r3, sp, #12
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	2137      	movs	r1, #55	; 0x37
 8000cd8:	4620      	mov	r0, r4
 8000cda:	f001 fccd 	bl	8002678 <sdc_lld_send_cmd_short_crc>
 8000cde:	2800      	cmp	r0, #0
 8000ce0:	d135      	bne.n	8000d4e <sdcConnect+0xe2>
        MMCSD_R1_ERROR(resp[0])) {
 8000ce2:	9b03      	ldr	r3, [sp, #12]
 8000ce4:	4a9f      	ldr	r2, [pc, #636]	; (8000f64 <sdcConnect+0x2f8>)
 8000ce6:	401a      	ands	r2, r3
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000ce8:	bb8a      	cbnz	r2, 8000d4e <sdcConnect+0xe2>
      sdc_lld_send_cmd_none(sdcp, MMCSD_CMD_GO_IDLE_STATE, 0);
 8000cea:	4611      	mov	r1, r2
 8000cec:	4620      	mov	r0, r4
      sdcp->cardmode = SDC_MODE_CARDTYPE_SDV11;
 8000cee:	6322      	str	r2, [r4, #48]	; 0x30
      sdc_lld_send_cmd_none(sdcp, MMCSD_CMD_GO_IDLE_STATE, 0);
 8000cf0:	f001 fca0 	bl	8002634 <sdc_lld_send_cmd_none>
  if ((sdcp->cardmode &  SDC_MODE_CARDTYPE_MASK) == SDC_MODE_CARDTYPE_MMC) {
 8000cf4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000cf6:	f003 030f 	and.w	r3, r3, #15
 8000cfa:	2b02      	cmp	r3, #2
 8000cfc:	d029      	beq.n	8000d52 <sdcConnect+0xe6>
    ocr = SDC_INIT_OCR;
 8000cfe:	4f9a      	ldr	r7, [pc, #616]	; (8000f68 <sdcConnect+0x2fc>)
 8000d00:	2564      	movs	r5, #100	; 0x64
 8000d02:	4a9a      	ldr	r2, [pc, #616]	; (8000f6c <sdcConnect+0x300>)
        MMCSD_R1_ERROR(resp[0])) {
 8000d04:	f8df 825c 	ldr.w	r8, [pc, #604]	; 8000f64 <sdcConnect+0x2f8>
    ocr = SDC_INIT_OCR;
 8000d08:	2b01      	cmp	r3, #1
 8000d0a:	bf18      	it	ne
 8000d0c:	4617      	movne	r7, r2
  i = 0;
 8000d0e:	e010      	b.n	8000d32 <sdcConnect+0xc6>
        MMCSD_R1_ERROR(resp[0])) {
 8000d10:	9e03      	ldr	r6, [sp, #12]
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000d12:	ea16 0f08 	tst.w	r6, r8
 8000d16:	d1c5      	bne.n	8000ca4 <sdcConnect+0x38>
    if (sdc_lld_send_cmd_short(sdcp, MMCSD_CMD_APP_OP_COND, ocr, resp)) {
 8000d18:	f001 fc98 	bl	800264c <sdc_lld_send_cmd_short>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	2064      	movs	r0, #100	; 0x64
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d1bf      	bne.n	8000ca4 <sdcConnect+0x38>
    if ((resp[0] & 0x80000000U) != 0U) {
 8000d24:	9b03      	ldr	r3, [sp, #12]
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	db28      	blt.n	8000d7c <sdcConnect+0x110>
    if (++i >= (unsigned)SDC_INIT_RETRY) {
 8000d2a:	3d01      	subs	r5, #1
 8000d2c:	d0ba      	beq.n	8000ca4 <sdcConnect+0x38>
 8000d2e:	f003 fc73 	bl	8004618 <chThdSleep>
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000d32:	ab03      	add	r3, sp, #12
 8000d34:	2200      	movs	r2, #0
 8000d36:	2137      	movs	r1, #55	; 0x37
 8000d38:	4620      	mov	r0, r4
 8000d3a:	f001 fc9d 	bl	8002678 <sdc_lld_send_cmd_short_crc>
 8000d3e:	4606      	mov	r6, r0
    if (sdc_lld_send_cmd_short(sdcp, MMCSD_CMD_APP_OP_COND, ocr, resp)) {
 8000d40:	ab03      	add	r3, sp, #12
 8000d42:	463a      	mov	r2, r7
 8000d44:	2129      	movs	r1, #41	; 0x29
 8000d46:	4620      	mov	r0, r4
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, 0, resp) ||
 8000d48:	2e00      	cmp	r6, #0
 8000d4a:	d0e1      	beq.n	8000d10 <sdcConnect+0xa4>
 8000d4c:	e7aa      	b.n	8000ca4 <sdcConnect+0x38>
      sdcp->cardmode = SDC_MODE_CARDTYPE_MMC;
 8000d4e:	2302      	movs	r3, #2
 8000d50:	6323      	str	r3, [r4, #48]	; 0x30
bool sdcConnect(SDCDriver *sdcp) {
 8000d52:	2564      	movs	r5, #100	; 0x64
    if (sdc_lld_send_cmd_short(sdcp, MMCSD_CMD_INIT, ocr, resp)) {
 8000d54:	4e86      	ldr	r6, [pc, #536]	; (8000f70 <sdcConnect+0x304>)
 8000d56:	e006      	b.n	8000d66 <sdcConnect+0xfa>
    if ((resp[0] & 0x80000000U) != 0U) {
 8000d58:	9b03      	ldr	r3, [sp, #12]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	db0e      	blt.n	8000d7c <sdcConnect+0x110>
    if (++i >= (unsigned)SDC_INIT_RETRY) {
 8000d5e:	3d01      	subs	r5, #1
 8000d60:	d0a0      	beq.n	8000ca4 <sdcConnect+0x38>
 8000d62:	f003 fc59 	bl	8004618 <chThdSleep>
    if (sdc_lld_send_cmd_short(sdcp, MMCSD_CMD_INIT, ocr, resp)) {
 8000d66:	ab03      	add	r3, sp, #12
 8000d68:	4632      	mov	r2, r6
 8000d6a:	2101      	movs	r1, #1
 8000d6c:	4620      	mov	r0, r4
 8000d6e:	f001 fc6d 	bl	800264c <sdc_lld_send_cmd_short>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2064      	movs	r0, #100	; 0x64
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d0ee      	beq.n	8000d58 <sdcConnect+0xec>
 8000d7a:	e793      	b.n	8000ca4 <sdcConnect+0x38>
      if ((resp[0] & 0x40000000U) != 0U) {
 8000d7c:	005a      	lsls	r2, r3, #1
 8000d7e:	d503      	bpl.n	8000d88 <sdcConnect+0x11c>
        sdcp->cardmode |= SDC_MODE_HIGH_CAPACITY;
 8000d80:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000d82:	f043 0310 	orr.w	r3, r3, #16
 8000d86:	6323      	str	r3, [r4, #48]	; 0x30
  if (sdc_lld_send_cmd_long_crc(sdcp, MMCSD_CMD_ALL_SEND_CID, 0, sdcp->cid)) {
 8000d88:	f104 0308 	add.w	r3, r4, #8
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	2102      	movs	r1, #2
 8000d90:	4620      	mov	r0, r4
 8000d92:	f001 fc87 	bl	80026a4 <sdc_lld_send_cmd_long_crc>
 8000d96:	2800      	cmp	r0, #0
 8000d98:	d184      	bne.n	8000ca4 <sdcConnect+0x38>
  if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SEND_RELATIVE_ADDR,
 8000d9a:	4602      	mov	r2, r0
 8000d9c:	f104 0338 	add.w	r3, r4, #56	; 0x38
 8000da0:	2103      	movs	r1, #3
 8000da2:	4620      	mov	r0, r4
 8000da4:	f001 fc68 	bl	8002678 <sdc_lld_send_cmd_short_crc>
 8000da8:	2800      	cmp	r0, #0
 8000daa:	f47f af7b 	bne.w	8000ca4 <sdcConnect+0x38>
                                sdcp->rca, sdcp->csd)) {
 8000dae:	f104 0618 	add.w	r6, r4, #24
  if (sdc_lld_send_cmd_long_crc(sdcp, MMCSD_CMD_SEND_CSD,
 8000db2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000db4:	2109      	movs	r1, #9
 8000db6:	4620      	mov	r0, r4
 8000db8:	4633      	mov	r3, r6
 8000dba:	f001 fc73 	bl	80026a4 <sdc_lld_send_cmd_long_crc>
 8000dbe:	2800      	cmp	r0, #0
 8000dc0:	f47f af70 	bne.w	8000ca4 <sdcConnect+0x38>
  if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SEL_DESEL_CARD,
 8000dc4:	ab02      	add	r3, sp, #8
 8000dc6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000dc8:	2107      	movs	r1, #7
 8000dca:	4620      	mov	r0, r4
 8000dcc:	f001 fc54 	bl	8002678 <sdc_lld_send_cmd_short_crc>
 8000dd0:	4605      	mov	r5, r0
 8000dd2:	2800      	cmp	r0, #0
 8000dd4:	f47f af66 	bne.w	8000ca4 <sdcConnect+0x38>
  if (SDC_MODE_CARDTYPE_MMC == (sdcp->cardmode & SDC_MODE_CARDTYPE_MASK)) {
 8000dd8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000dda:	f003 030f 	and.w	r3, r3, #15
 8000dde:	2b02      	cmp	r3, #2
 8000de0:	d065      	beq.n	8000eae <sdcConnect+0x242>
  if (0U == _mmcsd_get_slice(sdcp->csd, MMCSD_CSD_10_CSD_STRUCTURE_SLICE)) {
 8000de2:	227e      	movs	r2, #126	; 0x7e
 8000de4:	217f      	movs	r1, #127	; 0x7f
 8000de6:	4630      	mov	r0, r6
  uint8_t *tmp = sdcp->buf;
 8000de8:	6be7      	ldr	r7, [r4, #60]	; 0x3c
  if (0U == _mmcsd_get_slice(sdcp->csd, MMCSD_CSD_10_CSD_STRUCTURE_SLICE)) {
 8000dea:	f7ff fe1b 	bl	8000a24 <_mmcsd_get_slice>
 8000dee:	b170      	cbz	r0, 8000e0e <sdcConnect+0x1a2>
  if (sdc_lld_read_special(sdcp, tmp, N, MMCSD_CMD_SWITCH, 0)) {
 8000df0:	2306      	movs	r3, #6
 8000df2:	2240      	movs	r2, #64	; 0x40
 8000df4:	4639      	mov	r1, r7
 8000df6:	4620      	mov	r0, r4
 8000df8:	9500      	str	r5, [sp, #0]
 8000dfa:	f001 fc6f 	bl	80026dc <sdc_lld_read_special>
 8000dfe:	2800      	cmp	r0, #0
 8000e00:	f47f af50 	bne.w	8000ca4 <sdcConnect+0x38>
  if ((sdc_cmd6_extract_info(SD_SWITCH_FUNCTION_SPEED, tmp) & 2U) == 2U) {
 8000e04:	89bb      	ldrh	r3, [r7, #12]
 8000e06:	ba5b      	rev16	r3, r3
 8000e08:	079b      	lsls	r3, r3, #30
 8000e0a:	f100 8094 	bmi.w	8000f36 <sdcConnect+0x2ca>
    *clk = SDC_CLK_25MHz;
 8000e0e:	2100      	movs	r1, #0
  sdc_lld_set_data_clk(sdcp, clk);
 8000e10:	4620      	mov	r0, r4
 8000e12:	f001 fbbd 	bl	8002590 <sdc_lld_set_data_clk>
  return _sdc_wait_for_transfer_state_internal(sdcp, false);
 8000e16:	2100      	movs	r1, #0
 8000e18:	4620      	mov	r0, r4
 8000e1a:	f7ff fea3 	bl	8000b64 <_sdc_wait_for_transfer_state_internal>
  if (_sdc_wait_for_transfer_state_nocrc(sdcp) != HAL_SUCCESS) {
 8000e1e:	4605      	mov	r5, r0
 8000e20:	2800      	cmp	r0, #0
 8000e22:	f47f af3f 	bne.w	8000ca4 <sdcConnect+0x38>
  if (SDC_MODE_CARDTYPE_MMC == (sdcp->cardmode & SDC_MODE_CARDTYPE_MASK)) {
 8000e26:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000e28:	f003 030f 	and.w	r3, r3, #15
 8000e2c:	2b02      	cmp	r3, #2
 8000e2e:	d06b      	beq.n	8000f08 <sdcConnect+0x29c>
    sdcp->capacity = _mmcsd_get_capacity(sdcp->csd);
 8000e30:	4630      	mov	r0, r6
 8000e32:	f7ff fe1d 	bl	8000a70 <_mmcsd_get_capacity>
      sdcp->capacity = _mmcsd_get_capacity(sdcp->csd);
 8000e36:	62a0      	str	r0, [r4, #40]	; 0x28
  if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SET_BLOCKLEN,
 8000e38:	ab02      	add	r3, sp, #8
 8000e3a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e3e:	2110      	movs	r1, #16
 8000e40:	4620      	mov	r0, r4
 8000e42:	f001 fc19 	bl	8002678 <sdc_lld_send_cmd_short_crc>
 8000e46:	4605      	mov	r5, r0
 8000e48:	2800      	cmp	r0, #0
 8000e4a:	f47f af2b 	bne.w	8000ca4 <sdcConnect+0x38>
      MMCSD_R1_ERROR(resp[0])) {
 8000e4e:	9b02      	ldr	r3, [sp, #8]
 8000e50:	4e44      	ldr	r6, [pc, #272]	; (8000f64 <sdcConnect+0x2f8>)
                                 MMCSD_BLOCK_SIZE, resp) ||
 8000e52:	4233      	tst	r3, r6
 8000e54:	f47f af26 	bne.w	8000ca4 <sdcConnect+0x38>
  switch (sdcp->cardmode & SDC_MODE_CARDTYPE_MASK) {
 8000e58:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000e5a:	f013 0f0e 	tst.w	r3, #14
 8000e5e:	f003 020f 	and.w	r2, r3, #15
 8000e62:	d133      	bne.n	8000ecc <sdcConnect+0x260>
  if (SDC_MODE_1BIT == sdcp->config->bus_width) {
 8000e64:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000e66:	7819      	ldrb	r1, [r3, #0]
 8000e68:	b1f9      	cbz	r1, 8000eaa <sdcConnect+0x23e>
  else if (SDC_MODE_4BIT == sdcp->config->bus_width) {
 8000e6a:	2901      	cmp	r1, #1
 8000e6c:	f47f af1a 	bne.w	8000ca4 <sdcConnect+0x38>
    sdc_lld_set_bus_mode(sdcp, SDC_MODE_4BIT);
 8000e70:	4620      	mov	r0, r4
 8000e72:	f001 fbcd 	bl	8002610 <sdc_lld_set_bus_mode>
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, sdcp->rca, resp) ||
 8000e76:	ab03      	add	r3, sp, #12
 8000e78:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000e7a:	2137      	movs	r1, #55	; 0x37
 8000e7c:	4620      	mov	r0, r4
 8000e7e:	f001 fbfb 	bl	8002678 <sdc_lld_send_cmd_short_crc>
 8000e82:	2800      	cmp	r0, #0
 8000e84:	f47f af0e 	bne.w	8000ca4 <sdcConnect+0x38>
        MMCSD_R1_ERROR(resp[0])) {
 8000e88:	9b03      	ldr	r3, [sp, #12]
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_APP_CMD, sdcp->rca, resp) ||
 8000e8a:	4233      	tst	r3, r6
 8000e8c:	f47f af0a 	bne.w	8000ca4 <sdcConnect+0x38>
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SET_BUS_WIDTH, 2, resp) ||
 8000e90:	ab03      	add	r3, sp, #12
 8000e92:	2202      	movs	r2, #2
 8000e94:	2106      	movs	r1, #6
 8000e96:	4620      	mov	r0, r4
 8000e98:	f001 fbee 	bl	8002678 <sdc_lld_send_cmd_short_crc>
 8000e9c:	2800      	cmp	r0, #0
 8000e9e:	f47f af01 	bne.w	8000ca4 <sdcConnect+0x38>
        MMCSD_R1_ERROR(resp[0])) {
 8000ea2:	9b03      	ldr	r3, [sp, #12]
    if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SET_BUS_WIDTH, 2, resp) ||
 8000ea4:	4233      	tst	r3, r6
 8000ea6:	f47f aefd 	bne.w	8000ca4 <sdcConnect+0x38>
  return HAL_SUCCESS;
 8000eaa:	2305      	movs	r3, #5
 8000eac:	e6ff      	b.n	8000cae <sdcConnect+0x42>
  if (!(sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SWITCH, cmdarg, resp) ||
 8000eae:	ab03      	add	r3, sp, #12
 8000eb0:	4a30      	ldr	r2, [pc, #192]	; (8000f74 <sdcConnect+0x308>)
 8000eb2:	2106      	movs	r1, #6
 8000eb4:	4620      	mov	r0, r4
 8000eb6:	f001 fbdf 	bl	8002678 <sdc_lld_send_cmd_short_crc>
 8000eba:	2800      	cmp	r0, #0
 8000ebc:	d1a7      	bne.n	8000e0e <sdcConnect+0x1a2>
                                   MMCSD_R1_ERROR(resp[0]))) {
 8000ebe:	9b03      	ldr	r3, [sp, #12]
 8000ec0:	4928      	ldr	r1, [pc, #160]	; (8000f64 <sdcConnect+0x2f8>)
 8000ec2:	4019      	ands	r1, r3
  *clk = SDC_CLK_25MHz;
 8000ec4:	fab1 f181 	clz	r1, r1
 8000ec8:	0949      	lsrs	r1, r1, #5
 8000eca:	e7a1      	b.n	8000e10 <sdcConnect+0x1a4>
  switch (sdcp->cardmode & SDC_MODE_CARDTYPE_MASK) {
 8000ecc:	2a02      	cmp	r2, #2
 8000ece:	f47f aee9 	bne.w	8000ca4 <sdcConnect+0x38>
  switch (sdcp->config->bus_width) {
 8000ed2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000ed4:	7819      	ldrb	r1, [r3, #0]
 8000ed6:	2901      	cmp	r1, #1
 8000ed8:	d041      	beq.n	8000f5e <sdcConnect+0x2f2>
 8000eda:	2902      	cmp	r1, #2
 8000edc:	d03d      	beq.n	8000f5a <sdcConnect+0x2ee>
 8000ede:	2900      	cmp	r1, #0
 8000ee0:	d0e3      	beq.n	8000eaa <sdcConnect+0x23e>
 8000ee2:	4e25      	ldr	r6, [pc, #148]	; (8000f78 <sdcConnect+0x30c>)
  sdc_lld_set_bus_mode(sdcp, sdcp->config->bus_width);
 8000ee4:	4620      	mov	r0, r4
 8000ee6:	f001 fb93 	bl	8002610 <sdc_lld_set_bus_mode>
  if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SWITCH, cmdarg, resp) ||
 8000eea:	ab03      	add	r3, sp, #12
 8000eec:	4632      	mov	r2, r6
 8000eee:	2106      	movs	r1, #6
 8000ef0:	4620      	mov	r0, r4
 8000ef2:	f001 fbc1 	bl	8002678 <sdc_lld_send_cmd_short_crc>
 8000ef6:	2800      	cmp	r0, #0
 8000ef8:	f47f aed4 	bne.w	8000ca4 <sdcConnect+0x38>
      MMCSD_R1_ERROR(resp[0])) {
 8000efc:	9a03      	ldr	r2, [sp, #12]
 8000efe:	4b19      	ldr	r3, [pc, #100]	; (8000f64 <sdcConnect+0x2f8>)
 8000f00:	4013      	ands	r3, r2
  if (sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SWITCH, cmdarg, resp) ||
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d0d1      	beq.n	8000eaa <sdcConnect+0x23e>
 8000f06:	e6cd      	b.n	8000ca4 <sdcConnect+0x38>
    if (_mmcsd_get_slice(sdcp->csd, MMCSD_CSD_MMC_CSD_STRUCTURE_SLICE) > 1U) {
 8000f08:	227e      	movs	r2, #126	; 0x7e
 8000f0a:	217f      	movs	r1, #127	; 0x7f
 8000f0c:	4630      	mov	r0, r6
 8000f0e:	f7ff fd89 	bl	8000a24 <_mmcsd_get_slice>
 8000f12:	2801      	cmp	r0, #1
 8000f14:	d98c      	bls.n	8000e30 <sdcConnect+0x1c4>
      uint8_t *ext_csd = sdcp->buf;
 8000f16:	6be6      	ldr	r6, [r4, #60]	; 0x3c
      if (sdc_lld_read_special(sdcp, ext_csd, 512, MMCSD_CMD_SEND_EXT_CSD, 0)) {
 8000f18:	2308      	movs	r3, #8
 8000f1a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f1e:	4620      	mov	r0, r4
 8000f20:	4631      	mov	r1, r6
 8000f22:	9500      	str	r5, [sp, #0]
 8000f24:	f001 fbda 	bl	80026dc <sdc_lld_read_special>
 8000f28:	2800      	cmp	r0, #0
 8000f2a:	f47f aebb 	bne.w	8000ca4 <sdcConnect+0x38>
      sdcp->capacity = _mmcsd_get_capacity_ext(ext_csd);
 8000f2e:	4630      	mov	r0, r6
 8000f30:	f7ff fdbc 	bl	8000aac <_mmcsd_get_capacity_ext>
 8000f34:	e77f      	b.n	8000e36 <sdcConnect+0x1ca>
    if (sdc_lld_read_special(sdcp, tmp, N, MMCSD_CMD_SWITCH, cmdarg)) {
 8000f36:	4b11      	ldr	r3, [pc, #68]	; (8000f7c <sdcConnect+0x310>)
 8000f38:	2240      	movs	r2, #64	; 0x40
 8000f3a:	4639      	mov	r1, r7
 8000f3c:	4620      	mov	r0, r4
 8000f3e:	9300      	str	r3, [sp, #0]
 8000f40:	2306      	movs	r3, #6
 8000f42:	f001 fbcb 	bl	80026dc <sdc_lld_read_special>
 8000f46:	2800      	cmp	r0, #0
 8000f48:	f47f aeac 	bne.w	8000ca4 <sdcConnect+0x38>
        (uint32_t)buf[16];
 8000f4c:	7c39      	ldrb	r1, [r7, #16]
  status = (tmp >> ((uint32_t)function * 4U)) & 0xFU;
 8000f4e:	f001 010f 	and.w	r1, r1, #15
  *clk = SDC_CLK_25MHz;
 8000f52:	390f      	subs	r1, #15
 8000f54:	bf18      	it	ne
 8000f56:	2101      	movne	r1, #1
 8000f58:	e75a      	b.n	8000e10 <sdcConnect+0x1a4>
    cmdarg = mmc_cmd6_construct(MMC_SWITCH_WRITE_BYTE, 183, 2, 0);
 8000f5a:	4e09      	ldr	r6, [pc, #36]	; (8000f80 <sdcConnect+0x314>)
 8000f5c:	e7c2      	b.n	8000ee4 <sdcConnect+0x278>
    cmdarg = mmc_cmd6_construct(MMC_SWITCH_WRITE_BYTE, 183, 1, 0);
 8000f5e:	4e09      	ldr	r6, [pc, #36]	; (8000f84 <sdcConnect+0x318>)
 8000f60:	e7c0      	b.n	8000ee4 <sdcConnect+0x278>
 8000f62:	bf00      	nop
 8000f64:	fdffe008 	.word	0xfdffe008
 8000f68:	50ff8000 	.word	0x50ff8000
 8000f6c:	80100000 	.word	0x80100000
 8000f70:	c0ff8000 	.word	0xc0ff8000
 8000f74:	03b90100 	.word	0x03b90100
 8000f78:	03b70000 	.word	0x03b70000
 8000f7c:	80fffff1 	.word	0x80fffff1
 8000f80:	03b70200 	.word	0x03b70200
 8000f84:	03b70100 	.word	0x03b70100

08000f88 <_sdc_wait_for_transfer_state>:
bool _sdc_wait_for_transfer_state(SDCDriver *sdcp) {
 8000f88:	b530      	push	{r4, r5, lr}
    if (cmd_fail || MMCSD_R1_ERROR(resp[0])) {
 8000f8a:	4d10      	ldr	r5, [pc, #64]	; (8000fcc <_sdc_wait_for_transfer_state+0x44>)
bool _sdc_wait_for_transfer_state(SDCDriver *sdcp) {
 8000f8c:	b083      	sub	sp, #12
 8000f8e:	4604      	mov	r4, r0
static bool _sdc_wait_for_transfer_state_internal(SDCDriver *sdcp,
 8000f90:	e003      	b.n	8000f9a <_sdc_wait_for_transfer_state+0x12>
    switch (MMCSD_R1_STS(resp[0])) {
 8000f92:	2a02      	cmp	r2, #2
 8000f94:	d816      	bhi.n	8000fc4 <_sdc_wait_for_transfer_state+0x3c>
 8000f96:	f003 fb3f 	bl	8004618 <chThdSleep>
      cmd_fail = sdc_lld_send_cmd_short_crc(sdcp, MMCSD_CMD_SEND_STATUS, sdcp->rca, resp);
 8000f9a:	ab01      	add	r3, sp, #4
 8000f9c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000f9e:	210d      	movs	r1, #13
 8000fa0:	4620      	mov	r0, r4
 8000fa2:	f001 fb69 	bl	8002678 <sdc_lld_send_cmd_short_crc>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	200a      	movs	r0, #10
    if (cmd_fail || MMCSD_R1_ERROR(resp[0])) {
 8000faa:	b943      	cbnz	r3, 8000fbe <_sdc_wait_for_transfer_state+0x36>
 8000fac:	9a01      	ldr	r2, [sp, #4]
    switch (MMCSD_R1_STS(resp[0])) {
 8000fae:	f3c2 2143 	ubfx	r1, r2, #9, #4
    if (cmd_fail || MMCSD_R1_ERROR(resp[0])) {
 8000fb2:	422a      	tst	r2, r5
    switch (MMCSD_R1_STS(resp[0])) {
 8000fb4:	f1a1 0205 	sub.w	r2, r1, #5
    if (cmd_fail || MMCSD_R1_ERROR(resp[0])) {
 8000fb8:	d104      	bne.n	8000fc4 <_sdc_wait_for_transfer_state+0x3c>
    switch (MMCSD_R1_STS(resp[0])) {
 8000fba:	2904      	cmp	r1, #4
 8000fbc:	d1e9      	bne.n	8000f92 <_sdc_wait_for_transfer_state+0xa>
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	b003      	add	sp, #12
 8000fc2:	bd30      	pop	{r4, r5, pc}
    switch (MMCSD_R1_STS(resp[0])) {
 8000fc4:	2301      	movs	r3, #1
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	b003      	add	sp, #12
 8000fca:	bd30      	pop	{r4, r5, pc}
 8000fcc:	fdffe008 	.word	0xfdffe008

08000fd0 <sdcInit>:
  sdc_lld_init();
 8000fd0:	f001 baa0 	b.w	8002514 <sdc_lld_init>

08000fd4 <sdcObjectInit>:
  sdcp->errors   = SDC_NO_ERROR;
 8000fd4:	2300      	movs	r3, #0
  sdcp->vmt      = &sdc_vmt;
 8000fd6:	4904      	ldr	r1, [pc, #16]	; (8000fe8 <sdcObjectInit+0x14>)
  sdcp->state    = BLK_STOP;
 8000fd8:	2201      	movs	r2, #1
  sdcp->vmt      = &sdc_vmt;
 8000fda:	6001      	str	r1, [r0, #0]
  sdcp->state    = BLK_STOP;
 8000fdc:	7102      	strb	r2, [r0, #4]
  sdcp->errors   = SDC_NO_ERROR;
 8000fde:	6343      	str	r3, [r0, #52]	; 0x34
  sdcp->capacity = 0;
 8000fe0:	e9c0 330a 	strd	r3, r3, [r0, #40]	; 0x28
}
 8000fe4:	4770      	bx	lr
 8000fe6:	bf00      	nop
 8000fe8:	08005354 	.word	0x08005354

08000fec <_readt>:
}

static size_t _readt(void *ip, uint8_t *bp, size_t n,
                     sysinterval_t timeout) {

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp, n, timeout);
 8000fec:	300c      	adds	r0, #12
 8000fee:	f7ff bc4d 	b.w	800088c <iqReadTimeout>
 8000ff2:	bf00      	nop

08000ff4 <_read>:
  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp,
 8000ff4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ff8:	300c      	adds	r0, #12
 8000ffa:	f7ff bc47 	b.w	800088c <iqReadTimeout>
 8000ffe:	bf00      	nop

08001000 <_writet>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
 8001000:	3030      	adds	r0, #48	; 0x30
 8001002:	f7ff bcd5 	b.w	80009b0 <oqWriteTimeout>
 8001006:	bf00      	nop

08001008 <_write>:
  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp,
 8001008:	f04f 33ff 	mov.w	r3, #4294967295
 800100c:	3030      	adds	r0, #48	; 0x30
 800100e:	f7ff bccf 	b.w	80009b0 <oqWriteTimeout>
 8001012:	bf00      	nop

08001014 <_gett>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
 8001014:	300c      	adds	r0, #12
 8001016:	f7ff bc11 	b.w	800083c <iqGetTimeout>
 800101a:	bf00      	nop

0800101c <_get>:
  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, TIME_INFINITE);
 800101c:	f04f 31ff 	mov.w	r1, #4294967295
 8001020:	300c      	adds	r0, #12
 8001022:	f7ff bc0b 	b.w	800083c <iqGetTimeout>
 8001026:	bf00      	nop

08001028 <_putt>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
 8001028:	3030      	adds	r0, #48	; 0x30
 800102a:	f7ff bc7b 	b.w	8000924 <oqPutTimeout>
 800102e:	bf00      	nop

08001030 <_put>:
  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
 8001030:	f04f 32ff 	mov.w	r2, #4294967295
 8001034:	3030      	adds	r0, #48	; 0x30
 8001036:	f7ff bc75 	b.w	8000924 <oqPutTimeout>
 800103a:	bf00      	nop

0800103c <_ctl>:
 800103c:	2901      	cmp	r1, #1
 800103e:	bf14      	ite	ne
 8001040:	f06f 0013 	mvnne.w	r0, #19
 8001044:	2000      	moveq	r0, #0
 8001046:	4770      	bx	lr

08001048 <sdInit>:
 *
 * @init
 */
void sdInit(void) {

  sd_lld_init();
 8001048:	f002 bc8a 	b.w	8003960 <sd_lld_init>

0800104c <sdObjectInit>:
  oqObjectInit(&sdp->oqueue, sdp->ob, SERIAL_BUFFERS_SIZE, onotify, sdp);
}
#else
void sdObjectInit(SerialDriver *sdp) {

  sdp->vmt = &vmt;
 800104c:	4b04      	ldr	r3, [pc, #16]	; (8001060 <sdObjectInit+0x14>)
void sdObjectInit(SerialDriver *sdp) {
 800104e:	b510      	push	{r4, lr}
 8001050:	4604      	mov	r4, r0
  sdp->vmt = &vmt;
 8001052:	f840 3b04 	str.w	r3, [r0], #4
  chEvtObjectInit(esp);
 8001056:	f003 fb65 	bl	8004724 <chEvtObjectInit>
  osalEventObjectInit(&sdp->event);
  sdp->state = SD_STOP;
 800105a:	2301      	movs	r3, #1
 800105c:	7223      	strb	r3, [r4, #8]
}
 800105e:	bd10      	pop	{r4, pc}
 8001060:	08005378 	.word	0x08005378

08001064 <sdIncomingDataI>:
 * @param[in] sdp       pointer to a @p SerialDriver structure
 * @param[in] b         the byte to be written in the driver's Input Queue
 *
 * @iclass
 */
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {
 8001064:	b538      	push	{r3, r4, r5, lr}

  osalDbgCheckClassI();
  osalDbgCheck(sdp != NULL);

  if (iqIsEmptyI(&sdp->iqueue))
 8001066:	6943      	ldr	r3, [r0, #20]
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {
 8001068:	4604      	mov	r4, r0
 800106a:	460d      	mov	r5, r1
  if (iqIsEmptyI(&sdp->iqueue))
 800106c:	b13b      	cbz	r3, 800107e <sdIncomingDataI+0x1a>
    chnAddFlagsI(sdp, CHN_INPUT_AVAILABLE);
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
 800106e:	4629      	mov	r1, r5
 8001070:	f104 000c 	add.w	r0, r4, #12
 8001074:	f7ff fbc6 	bl	8000804 <iqPutI>
 8001078:	2800      	cmp	r0, #0
 800107a:	db0b      	blt.n	8001094 <sdIncomingDataI+0x30>
    chnAddFlagsI(sdp, SD_QUEUE_FULL_ERROR);
}
 800107c:	bd38      	pop	{r3, r4, r5, pc}
  chEvtBroadcastFlagsI(esp, flags);
 800107e:	2104      	movs	r1, #4
 8001080:	4408      	add	r0, r1
 8001082:	f003 fb51 	bl	8004728 <chEvtBroadcastFlagsI>
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
 8001086:	4629      	mov	r1, r5
 8001088:	f104 000c 	add.w	r0, r4, #12
 800108c:	f7ff fbba 	bl	8000804 <iqPutI>
 8001090:	2800      	cmp	r0, #0
 8001092:	daf3      	bge.n	800107c <sdIncomingDataI+0x18>
 8001094:	1d20      	adds	r0, r4, #4
 8001096:	f44f 6100 	mov.w	r1, #2048	; 0x800
}
 800109a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800109e:	f003 bb43 	b.w	8004728 <chEvtBroadcastFlagsI>
 80010a2:	bf00      	nop

080010a4 <spiInit>:
 *
 * @init
 */
void spiInit(void) {

  spi_lld_init();
 80010a4:	f002 b8c2 	b.w	800322c <spi_lld_init>

080010a8 <spiObjectInit>:
 *
 * @param[out] spip             pointer to the @p SPIDriver object
 *
 * @init
 */
void spiObjectInit(SPIDriver *spip) {
 80010a8:	4603      	mov	r3, r0

  spip->state           = SPI_STOP;
  spip->config          = NULL;
 80010aa:	2200      	movs	r2, #0
  spip->state           = SPI_STOP;
 80010ac:	2101      	movs	r1, #1
  chMtxObjectInit(mp);
 80010ae:	300c      	adds	r0, #12
 80010b0:	7019      	strb	r1, [r3, #0]
#if SPI_USE_SYNCHRONIZATION == TRUE
  spip->sync_transfer   = NULL;
 80010b2:	e9c3 2201 	strd	r2, r2, [r3, #4]
 80010b6:	f003 bb2f 	b.w	8004718 <chMtxObjectInit>
 80010ba:	bf00      	nop

080010bc <spiStart>:
 * @param[in] config            pointer to the @p SPIConfig object
 * @return                      The operation status.
 *
 * @api
 */
msg_t spiStart(SPIDriver *spip, const SPIConfig *config) {
 80010bc:	b510      	push	{r4, lr}
 80010be:	2330      	movs	r3, #48	; 0x30
 80010c0:	4604      	mov	r4, r0
 80010c2:	f383 8811 	msr	BASEPRI, r3

  osalSysLock();
  osalDbgAssert((spip->state == SPI_STOP) || (spip->state == SPI_READY),
                "invalid state");

  spip->config = config;
 80010c6:	6041      	str	r1, [r0, #4]

  msg = spi_lld_start(spip);
 80010c8:	f002 f93a 	bl	8003340 <spi_lld_start>
 80010cc:	2300      	movs	r3, #0
  if (msg == HAL_RET_SUCCESS) {
    spip->state = SPI_READY;
 80010ce:	4298      	cmp	r0, r3
 80010d0:	bf14      	ite	ne
 80010d2:	2201      	movne	r2, #1
 80010d4:	2202      	moveq	r2, #2
 80010d6:	7022      	strb	r2, [r4, #0]
 80010d8:	f383 8811 	msr	BASEPRI, r3
#if SPI_USE_ASSERT_ON_ERROR == TRUE
  osalDbgAssert(msg == HAL_RET_SUCCESS, "function failed");
#endif

  return msg;
}
 80010dc:	bd10      	pop	{r4, pc}
 80010de:	bf00      	nop

080010e0 <spiSend>:
 * @retval MSG_TIMEOUT          if synchronization timed out.
 * @retval MSG_RESET            if the transfer has been stopped.
 *
 * @api
 */
msg_t spiSend(SPIDriver *spip, size_t n, const void *txbuf) {
 80010e0:	b510      	push	{r4, lr}
 80010e2:	2330      	movs	r3, #48	; 0x30
 80010e4:	4604      	mov	r4, r0
 80010e6:	f383 8811 	msr	BASEPRI, r3
  spip->state = SPI_ACTIVE;
 80010ea:	2303      	movs	r3, #3
 80010ec:	7003      	strb	r3, [r0, #0]
  msg = spi_lld_send(spip, n, txbuf);
 80010ee:	f002 fb43 	bl	8003778 <spi_lld_send>
  msg_t msg;

  osalSysLock();

  msg = spiStartSendI(spip, n, txbuf);
  if (msg == MSG_OK) {
 80010f2:	b910      	cbnz	r0, 80010fa <spiSend+0x1a>
  if (spip->state == SPI_ACTIVE) {
 80010f4:	7823      	ldrb	r3, [r4, #0]
 80010f6:	2b03      	cmp	r3, #3
 80010f8:	d003      	beq.n	8001102 <spiSend+0x22>
 80010fa:	2300      	movs	r3, #0
 80010fc:	f383 8811 	msr	BASEPRI, r3
  }

  osalSysUnlock();

  return msg;
}
 8001100:	bd10      	pop	{r4, pc}
  return chThdSuspendTimeoutS(trp, timeout);
 8001102:	f04f 31ff 	mov.w	r1, #4294967295
 8001106:	f104 0008 	add.w	r0, r4, #8
 800110a:	f003 fa91 	bl	8004630 <chThdSuspendTimeoutS>
 800110e:	2300      	movs	r3, #0
 8001110:	f383 8811 	msr	BASEPRI, r3
 8001114:	bd10      	pop	{r4, pc}
 8001116:	bf00      	nop

08001118 <spiReceive>:
 * @retval MSG_TIMEOUT          if synchronization timed out.
 * @retval MSG_RESET            if the transfer has been stopped.
 *
 * @api
 */
msg_t spiReceive(SPIDriver *spip, size_t n, void *rxbuf) {
 8001118:	b510      	push	{r4, lr}
 800111a:	2330      	movs	r3, #48	; 0x30
 800111c:	4604      	mov	r4, r0
 800111e:	f383 8811 	msr	BASEPRI, r3
  spip->state = SPI_ACTIVE;
 8001122:	2303      	movs	r3, #3
 8001124:	7003      	strb	r3, [r0, #0]
  msg = spi_lld_receive(spip, n, rxbuf);
 8001126:	f002 fb5f 	bl	80037e8 <spi_lld_receive>
  msg_t msg;

  osalSysLock();

  msg = spiStartReceiveI(spip, n, rxbuf);
  if (msg == MSG_OK) {
 800112a:	b910      	cbnz	r0, 8001132 <spiReceive+0x1a>
  if (spip->state == SPI_ACTIVE) {
 800112c:	7823      	ldrb	r3, [r4, #0]
 800112e:	2b03      	cmp	r3, #3
 8001130:	d003      	beq.n	800113a <spiReceive+0x22>
 8001132:	2300      	movs	r3, #0
 8001134:	f383 8811 	msr	BASEPRI, r3
  }

  osalSysUnlock();

  return msg;
}
 8001138:	bd10      	pop	{r4, pc}
 800113a:	f04f 31ff 	mov.w	r1, #4294967295
 800113e:	f104 0008 	add.w	r0, r4, #8
 8001142:	f003 fa75 	bl	8004630 <chThdSuspendTimeoutS>
 8001146:	2300      	movs	r3, #0
 8001148:	f383 8811 	msr	BASEPRI, r3
 800114c:	bd10      	pop	{r4, pc}
 800114e:	bf00      	nop

08001150 <nvicEnableVector>:
#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM0PLUS_H_GENERIC) ||   \
    defined(__CORE_CM23_H_GENERIC)
  NVIC->__IPR[_IP_IDX(n)] = (NVIC->__IPR[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                            (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8001150:	4a0a      	ldr	r2, [pc, #40]	; (800117c <nvicEnableVector+0x2c>)
 8001152:	0109      	lsls	r1, r1, #4
#endif
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8001154:	ea4f 1c50 	mov.w	ip, r0, lsr #5
 8001158:	2301      	movs	r3, #1
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 800115a:	b2c9      	uxtb	r1, r1
void nvicEnableVector(uint32_t n, uint32_t prio) {
 800115c:	b500      	push	{lr}
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 800115e:	f000 0e1f 	and.w	lr, r0, #31
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8001162:	4410      	add	r0, r2
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8001164:	fa03 f30e 	lsl.w	r3, r3, lr
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 8001168:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 800116c:	eb02 018c 	add.w	r1, r2, ip, lsl #2
 8001170:	f8c1 3180 	str.w	r3, [r1, #384]	; 0x180
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 8001174:	f842 302c 	str.w	r3, [r2, ip, lsl #2]
#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
  /* If the IRQ is enabled from secure mode then it is marked as secure
     interrupt in ITNS.*/
  NVIC->__ITNS[n >> 5U] &= ~(1U << (n & 0x1FU));
#endif
}
 8001178:	f85d fb04 	ldr.w	pc, [sp], #4
 800117c:	e000e100 	.word	0xe000e100

08001180 <nvicDisableVector>:
 *
 * @param[in] n         the interrupt number
 */
void nvicDisableVector(uint32_t n) {

  NVIC->__ICER[n >> 5U] = 1U << (n & 0x1FU);
 8001180:	f000 0c1f 	and.w	ip, r0, #31
 8001184:	2201      	movs	r2, #1
 8001186:	4b08      	ldr	r3, [pc, #32]	; (80011a8 <nvicDisableVector+0x28>)
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM0PLUS_H_GENERIC) ||   \
    defined(__CORE_CM23_H_GENERIC)
  NVIC->__IPR[_IP_IDX(n)] = NVIC->__IPR[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n));
#else
  NVIC->__IPR[n] = 0U;
 8001188:	2100      	movs	r1, #0
  NVIC->__ICER[n >> 5U] = 1U << (n & 0x1FU);
 800118a:	fa02 f20c 	lsl.w	r2, r2, ip
 800118e:	ea4f 1c50 	mov.w	ip, r0, lsr #5
  NVIC->__IPR[n] = 0U;
 8001192:	4418      	add	r0, r3
 8001194:	eb03 038c 	add.w	r3, r3, ip, lsl #2
  NVIC->__ICER[n >> 5U] = 1U << (n & 0x1FU);
 8001198:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 800119c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  NVIC->__IPR[n] = 0U;
 80011a0:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
#endif
#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
  /* Marked as not secure again.*/
  NVIC->__ITNS[n >> 5U] |= 1U << (n & 0x1FU);
#endif
}
 80011a4:	4770      	bx	lr
 80011a6:	bf00      	nop
 80011a8:	e000e100 	.word	0xe000e100

080011ac <Vector104>:
/**
 * @brief   SDMMC1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SDMMC1_HANDLER) {
 80011ac:	b510      	push	{r4, lr}

  OSAL_IRQ_PROLOGUE();
 80011ae:	4c07      	ldr	r4, [pc, #28]	; (80011cc <Vector104+0x20>)
 80011b0:	4620      	mov	r0, r4
 80011b2:	f002 fe47 	bl	8003e44 <__trace_isr_enter>

#if HAL_USE_SDC
#if STM32_SDC_USE_SDMMC1
  sdc_lld_serve_interrupt(&SDCD1);
 80011b6:	4806      	ldr	r0, [pc, #24]	; (80011d0 <Vector104+0x24>)
 80011b8:	f001 fccc 	bl	8002b54 <sdc_lld_serve_interrupt>
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 80011bc:	4620      	mov	r0, r4
 80011be:	f002 fe59 	bl	8003e74 <__trace_isr_leave>
}
 80011c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80011c6:	f003 bbbd 	b.w	8004944 <__port_irq_epilogue>
 80011ca:	bf00      	nop
 80011cc:	080053e8 	.word	0x080053e8
 80011d0:	24000138 	.word	0x24000138

080011d4 <VectorDC>:
/**
 * @brief   USART3 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART3_HANDLER) {
 80011d4:	b510      	push	{r4, lr}

  OSAL_IRQ_PROLOGUE();
 80011d6:	4c07      	ldr	r4, [pc, #28]	; (80011f4 <VectorDC+0x20>)
 80011d8:	4620      	mov	r0, r4
 80011da:	f002 fe33 	bl	8003e44 <__trace_isr_enter>

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_USART3
  sd_lld_serve_interrupt(&SD3);
 80011de:	4806      	ldr	r0, [pc, #24]	; (80011f8 <VectorDC+0x24>)
 80011e0:	f002 fbe6 	bl	80039b0 <sd_lld_serve_interrupt>
#if STM32_UART_USE_USART3
  uart_lld_serve_interrupt(&UARTD3);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 80011e4:	4620      	mov	r0, r4
 80011e6:	f002 fe45 	bl	8003e74 <__trace_isr_leave>
}
 80011ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80011ee:	f003 bba9 	b.w	8004944 <__port_irq_epilogue>
 80011f2:	bf00      	nop
 80011f4:	080053dc 	.word	0x080053dc
 80011f8:	24000310 	.word	0x24000310

080011fc <VectorB0>:
/**
 * @brief   TIM2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM2_HANDLER) {
 80011fc:	b508      	push	{r3, lr}

  OSAL_IRQ_PROLOGUE();
 80011fe:	4806      	ldr	r0, [pc, #24]	; (8001218 <VectorB0+0x1c>)
 8001200:	f002 fe20 	bl	8003e44 <__trace_isr_enter>
  pwm_lld_serve_interrupt(&PWMD2);
#endif
#endif
#if 1
#if STM32_ST_USE_TIM2
  st_lld_serve_interrupt();
 8001204:	f002 fb4e 	bl	80038a4 <st_lld_serve_interrupt>
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8001208:	4803      	ldr	r0, [pc, #12]	; (8001218 <VectorB0+0x1c>)
 800120a:	f002 fe33 	bl	8003e74 <__trace_isr_leave>
}
 800120e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8001212:	f003 bb97 	b.w	8004944 <__port_irq_epilogue>
 8001216:	bf00      	nop
 8001218:	080053d0 	.word	0x080053d0

0800121c <VectorEC>:
/**
 * @brief   TIM8-BRK, TIM12 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM8_BRK_TIM12_HANDLER) {
 800121c:	b508      	push	{r3, lr}

  OSAL_IRQ_PROLOGUE();
 800121e:	4805      	ldr	r0, [pc, #20]	; (8001234 <VectorEC+0x18>)
 8001220:	f002 fe10 	bl	8003e44 <__trace_isr_enter>
#if STM32_ST_USE_TIM12
  st_lld_serve_interrupt();
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8001224:	4803      	ldr	r0, [pc, #12]	; (8001234 <VectorEC+0x18>)
 8001226:	f002 fe25 	bl	8003e74 <__trace_isr_leave>
}
 800122a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 800122e:	f003 bb89 	b.w	8004944 <__port_irq_epilogue>
 8001232:	bf00      	nop
 8001234:	080053c4 	.word	0x080053c4

08001238 <VectorF0>:
/**
 * @brief   TIM8-UP, TIM13 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM8_UP_TIM13_HANDLER) {
 8001238:	b510      	push	{r4, lr}

  OSAL_IRQ_PROLOGUE();
 800123a:	4c07      	ldr	r4, [pc, #28]	; (8001258 <VectorF0+0x20>)
 800123c:	4620      	mov	r0, r4
 800123e:	f002 fe01 	bl	8003e44 <__trace_isr_enter>
  icu_lld_serve_interrupt(&ICUD13);
#endif
#endif
#if HAL_USE_PWM
#if STM32_PWM_USE_TIM8
  pwm_lld_serve_interrupt(&PWMD8);
 8001242:	4806      	ldr	r0, [pc, #24]	; (800125c <VectorF0+0x24>)
 8001244:	f002 fb54 	bl	80038f0 <pwm_lld_serve_interrupt>
#if STM32_ST_USE_TIM13
  st_lld_serve_interrupt();
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8001248:	4620      	mov	r0, r4
 800124a:	f002 fe13 	bl	8003e74 <__trace_isr_leave>
}
 800124e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001252:	f003 bb77 	b.w	8004944 <__port_irq_epilogue>
 8001256:	bf00      	nop
 8001258:	080053b8 	.word	0x080053b8
 800125c:	240002f0 	.word	0x240002f0

08001260 <VectorF4>:
/**
 * @brief   TIM8-TRG-COM, TIM14 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM8_TRGCO_TIM14_HANDLER) {
 8001260:	b508      	push	{r3, lr}

  OSAL_IRQ_PROLOGUE();
 8001262:	4805      	ldr	r0, [pc, #20]	; (8001278 <VectorF4+0x18>)
 8001264:	f002 fdee 	bl	8003e44 <__trace_isr_enter>
#if STM32_ST_USE_TIM14
  st_lld_serve_interrupt();
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8001268:	4803      	ldr	r0, [pc, #12]	; (8001278 <VectorF4+0x18>)
 800126a:	f002 fe03 	bl	8003e74 <__trace_isr_leave>
}
 800126e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8001272:	f003 bb67 	b.w	8004944 <__port_irq_epilogue>
 8001276:	bf00      	nop
 8001278:	080053ac 	.word	0x080053ac

0800127c <VectorF8>:
/**
 * @brief   TIM8-CC interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM8_CC_HANDLER) {
 800127c:	b510      	push	{r4, lr}

  OSAL_IRQ_PROLOGUE();
 800127e:	4c07      	ldr	r4, [pc, #28]	; (800129c <VectorF8+0x20>)
 8001280:	4620      	mov	r0, r4
 8001282:	f002 fddf 	bl	8003e44 <__trace_isr_enter>
  icu_lld_serve_interrupt(&ICUD8);
#endif
#endif
#if HAL_USE_PWM
#if STM32_PWM_USE_TIM8
  pwm_lld_serve_interrupt(&PWMD8);
 8001286:	4806      	ldr	r0, [pc, #24]	; (80012a0 <VectorF8+0x24>)
 8001288:	f002 fb32 	bl	80038f0 <pwm_lld_serve_interrupt>
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 800128c:	4620      	mov	r0, r4
 800128e:	f002 fdf1 	bl	8003e74 <__trace_isr_leave>
}
 8001292:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001296:	f003 bb55 	b.w	8004944 <__port_irq_epilogue>
 800129a:	bf00      	nop
 800129c:	080053a0 	.word	0x080053a0
 80012a0:	240002f0 	.word	0x240002f0

080012a4 <irqInit>:
/**
 * @brief   Enables IRQ sources.
 *
 * @notapi
 */
void irqInit(void) {
 80012a4:	b508      	push	{r3, lr}

  fdcan1_irq_init();
  fdcan2_irq_init();
  fdcan3_irq_init();

  mdma_irq_init();
 80012a6:	2109      	movs	r1, #9
 80012a8:	207a      	movs	r0, #122	; 0x7a
 80012aa:	f7ff ff51 	bl	8001150 <nvicEnableVector>
  nvicEnableVector(STM32_SDMMC1_NUMBER, STM32_IRQ_SDMMC1_PRIORITY);
 80012ae:	2109      	movs	r1, #9
 80012b0:	2031      	movs	r0, #49	; 0x31
 80012b2:	f7ff ff4d 	bl	8001150 <nvicEnableVector>
  nvicEnableVector(STM32_TIM2_NUMBER, STM32_IRQ_TIM2_PRIORITY);
 80012b6:	2107      	movs	r1, #7
 80012b8:	201c      	movs	r0, #28
 80012ba:	f7ff ff49 	bl	8001150 <nvicEnableVector>
  nvicEnableVector(STM32_TIM8_BRK_TIM12_NUMBER,
 80012be:	2107      	movs	r1, #7
 80012c0:	202b      	movs	r0, #43	; 0x2b
 80012c2:	f7ff ff45 	bl	8001150 <nvicEnableVector>
  nvicEnableVector(STM32_TIM8_UP_TIM13_NUMBER,
 80012c6:	2107      	movs	r1, #7
 80012c8:	202c      	movs	r0, #44	; 0x2c
 80012ca:	f7ff ff41 	bl	8001150 <nvicEnableVector>
  nvicEnableVector(STM32_TIM8_TRGCO_TIM14_NUMBER,
 80012ce:	2107      	movs	r1, #7
 80012d0:	202d      	movs	r0, #45	; 0x2d
 80012d2:	f7ff ff3d 	bl	8001150 <nvicEnableVector>
  nvicEnableVector(STM32_TIM8_CC_NUMBER,
 80012d6:	2107      	movs	r1, #7
 80012d8:	202e      	movs	r0, #46	; 0x2e
 80012da:	f7ff ff39 	bl	8001150 <nvicEnableVector>
  nvicEnableVector(STM32_USART3_NUMBER, STM32_IRQ_USART3_PRIORITY);
 80012de:	210c      	movs	r1, #12
 80012e0:	2027      	movs	r0, #39	; 0x27
  uart7_irq_init();
  uart8_irq_init();
  uart9_irq_init();
  usart10_irq_init();
  lpuart1_irq_init();
}
 80012e2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80012e6:	f7ff bf33 	b.w	8001150 <nvicEnableVector>
 80012ea:	bf00      	nop

080012ec <hal_lld_init>:
/**
 * @brief   Low level HAL driver initialization.
 *
 * @notapi
 */
void hal_lld_init(void) {
 80012ec:	b538      	push	{r3, r4, r5, lr}
}

__STATIC_INLINE void __rccResetAHB1(uint32_t mask) {

  /* Resetting the peripherals.*/
  RCC->AHB1RSTR |= mask;
 80012ee:	4b36      	ldr	r3, [pc, #216]	; (80013c8 <hal_lld_init+0xdc>)

__STATIC_INLINE void __rccResetAHB2(uint32_t mask) {

  /* Resetting the peripherals.*/
  RCC->AHB2RSTR |= mask;
  RCC->AHB2RSTR &= ~mask;
 80012f0:	2200      	movs	r2, #0
  RCC->AHB2RSTR |= mask;
 80012f2:	f04f 31ff 	mov.w	r1, #4294967295
}

__STATIC_INLINE void __rccResetAHB3(uint32_t mask) {

  /* Resetting the peripherals.*/
  RCC->AHB3RSTR |= mask;
 80012f6:	4c35      	ldr	r4, [pc, #212]	; (80013cc <hal_lld_init+0xe0>)
  RCC->AHB1RSTR |= mask;
 80012f8:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
  RCC->AHB3RSTR &= ~mask;
 80012fc:	4d34      	ldr	r5, [pc, #208]	; (80013d0 <hal_lld_init+0xe4>)
  RCC->AHB1RSTR |= mask;
 80012fe:	f060 4000 	orn	r0, r0, #2147483648	; 0x80000000
 8001302:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 8001306:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
 800130a:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800130e:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 8001312:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
  RCC->AHB2RSTR |= mask;
 8001316:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
 800131a:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
  RCC->AHB2RSTR &= ~mask;
 800131e:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
 8001322:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  (void)RCC->AHB2RSTR;
 8001326:	f8d3 0084 	ldr.w	r0, [r3, #132]	; 0x84
  RCC->AHB3RSTR |= mask;
 800132a:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 800132c:	4320      	orrs	r0, r4
 800132e:	67d8      	str	r0, [r3, #124]	; 0x7c
  RCC->AHB3RSTR &= ~mask;
 8001330:	6fdc      	ldr	r4, [r3, #124]	; 0x7c
}

__STATIC_INLINE void __rccResetAHB4(uint32_t mask) {

  /* Resetting the peripherals.*/
  RCC->AHB4RSTR |= mask;
 8001332:	4828      	ldr	r0, [pc, #160]	; (80013d4 <hal_lld_init+0xe8>)
  RCC->AHB3RSTR &= ~mask;
 8001334:	402c      	ands	r4, r5
 8001336:	67dc      	str	r4, [r3, #124]	; 0x7c
  (void)RCC->AHB3RSTR;
 8001338:	6fdc      	ldr	r4, [r3, #124]	; 0x7c
  RCC->AHB4RSTR |= mask;
 800133a:	f8d3 4088 	ldr.w	r4, [r3, #136]	; 0x88
 800133e:	4320      	orrs	r0, r4
 8001340:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 8001344:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
 8001348:	f3c0 000a 	ubfx	r0, r0, #0, #11
 800134c:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 8001350:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
  RCC->APB1LRSTR |= mask;
 8001354:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 8001358:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 800135c:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
 8001360:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 8001364:	f8d3 0090 	ldr.w	r0, [r3, #144]	; 0x90
  RCC->APB1HRSTR |= mask;
 8001368:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
 800136c:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
  RCC->APB1HRSTR &= ~mask;
 8001370:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
 8001374:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  (void)RCC->APB1HRSTR;
 8001378:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
  RCC->APB2RSTR |= mask;
 800137c:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
 8001380:	f8c3 1098 	str.w	r1, [r3, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 8001384:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
 8001388:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  (void)RCC->APB2RSTR;
 800138c:	f8d3 0098 	ldr.w	r0, [r3, #152]	; 0x98
  RCC->APB3RSTR |= mask;
 8001390:	f8d3 008c 	ldr.w	r0, [r3, #140]	; 0x8c
 8001394:	f8c3 108c 	str.w	r1, [r3, #140]	; 0x8c
  RCC->APB3RSTR &= ~mask;
 8001398:	f8d3 008c 	ldr.w	r0, [r3, #140]	; 0x8c
 800139c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  (void)RCC->APB3RSTR;
 80013a0:	f8d3 008c 	ldr.w	r0, [r3, #140]	; 0x8c
  RCC->APB4RSTR |= mask;
 80013a4:	f8d3 009c 	ldr.w	r0, [r3, #156]	; 0x9c
 80013a8:	f8c3 109c 	str.w	r1, [r3, #156]	; 0x9c
  RCC->APB4RSTR &= ~mask;
 80013ac:	f8d3 109c 	ldr.w	r1, [r3, #156]	; 0x9c
 80013b0:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  (void)RCC->APB4RSTR;
 80013b4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
  __rccResetAPB4(~0);
#endif /* STM32_NO_INIT == FALSE */

  /* DMA subsystems initialization.*/
#if defined(STM32_BDMA_REQUIRED)
  bdmaInit();
 80013b8:	f000 fc7c 	bl	8001cb4 <bdmaInit>
#endif
#if defined(STM32_DMA_REQUIRED)
  dmaInit();
 80013bc:	f000 fef4 	bl	80021a8 <dmaInit>
       immediately.*/
    SCB_CleanInvalidateDCache();
#endif
  }
#endif
}
 80013c0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  irqInit();
 80013c4:	f7ff bf6e 	b.w	80012a4 <irqInit>
 80013c8:	58024400 	.word	0x58024400
 80013cc:	7fffefff 	.word	0x7fffefff
 80013d0:	80001000 	.word	0x80001000
 80013d4:	fffff800 	.word	0xfffff800

080013d8 <stm32_clock_init>:
 */
__STATIC_INLINE void rccEnableAPB4(uint32_t mask, bool lp) {

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->APB4ENR |= mask;
 80013d8:	4b6f      	ldr	r3, [pc, #444]	; (8001598 <stm32_clock_init+0x1c0>)
  PWR->CR3   = STM32_PWR_CR3 & 0x000000FFU;
 80013da:	2002      	movs	r0, #2
 80013dc:	4a6f      	ldr	r2, [pc, #444]	; (800159c <stm32_clock_init+0x1c4>)
 80013de:	f8d3 10f4 	ldr.w	r1, [r3, #244]	; 0xf4
 80013e2:	4301      	orrs	r1, r0
 * @note    All the involved constants come from the file @p board.h.
 * @note    This function should be invoked just after the system reset.
 *
 * @special
 */
void stm32_clock_init(void) {
 80013e4:	b410      	push	{r4}
 80013e6:	f8c3 10f4 	str.w	r1, [r3, #244]	; 0xf4
  if (lp) {
    RCC_C1->APB4LPENR |= mask;
 80013ea:	f8d3 111c 	ldr.w	r1, [r3, #284]	; 0x11c
 80013ee:	4301      	orrs	r1, r0
 80013f0:	f8c3 111c 	str.w	r1, [r3, #284]	; 0x11c
  }
  else {
    RCC_C1->APB4LPENR &= ~mask;
  }
  (void)RCC_C1->APB4LPENR;
 80013f4:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
  PWR->CR3   = STM32_PWR_CR3 & 0x000000FFU;
 80013f8:	60d0      	str	r0, [r2, #12]
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0)
 80013fa:	6853      	ldr	r3, [r2, #4]
 80013fc:	0498      	lsls	r0, r3, #18
 80013fe:	d5fc      	bpl.n	80013fa <stm32_clock_init+0x22>
  PWR->CR1   = STM32_PWR_CR1 | 0xF0000000U;
 8001400:	4867      	ldr	r0, [pc, #412]	; (80015a0 <stm32_clock_init+0x1c8>)
  PWR->CPUCR = STM32_PWR_CPUCR;
 8001402:	2300      	movs	r3, #0
  PWR->CR2   = STM32_PWR_CR2;
 8001404:	2101      	movs	r1, #1
  PWR->CR3   = STM32_PWR_CR3;   /* Other bits, lower byte is not changed.   */
 8001406:	4c67      	ldr	r4, [pc, #412]	; (80015a4 <stm32_clock_init+0x1cc>)
  PWR->CR1   = STM32_PWR_CR1 | 0xF0000000U;
 8001408:	6010      	str	r0, [r2, #0]
  PWR->D3CR  = STM32_VOS;
 800140a:	f44f 4040 	mov.w	r0, #49152	; 0xc000
  PWR->CR2   = STM32_PWR_CR2;
 800140e:	6091      	str	r1, [r2, #8]
  PWR->CR3   = STM32_PWR_CR3;   /* Other bits, lower byte is not changed.   */
 8001410:	60d4      	str	r4, [r2, #12]
  SYSCFG->PWRCR = STM32_ODEN;
 8001412:	4965      	ldr	r1, [pc, #404]	; (80015a8 <stm32_clock_init+0x1d0>)
  PWR->CPUCR = STM32_PWR_CPUCR;
 8001414:	6113      	str	r3, [r2, #16]
  PWR->D3CR  = STM32_VOS;
 8001416:	6190      	str	r0, [r2, #24]
  while ((PWR->D3CR & PWR_D3CR_VOSRDY) == 0)
 8001418:	4a60      	ldr	r2, [pc, #384]	; (800159c <stm32_clock_init+0x1c4>)
  SYSCFG->PWRCR = STM32_ODEN;
 800141a:	62cb      	str	r3, [r1, #44]	; 0x2c
  while ((PWR->D3CR & PWR_D3CR_VOSRDY) == 0)
 800141c:	6993      	ldr	r3, [r2, #24]
 800141e:	0499      	lsls	r1, r3, #18
 8001420:	d5fc      	bpl.n	800141c <stm32_clock_init+0x44>
  PWR->CR1 |= PWR_CR1_DBP;
 8001422:	6813      	ldr	r3, [r2, #0]
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 8001424:	495c      	ldr	r1, [pc, #368]	; (8001598 <stm32_clock_init+0x1c0>)
  PWR->CR1 |= PWR_CR1_DBP;
 8001426:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800142a:	6013      	str	r3, [r2, #0]
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 800142c:	6f0b      	ldr	r3, [r1, #112]	; 0x70
 800142e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001432:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001436:	d004      	beq.n	8001442 <stm32_clock_init+0x6a>
    RCC->BDCR = RCC_BDCR_BDRST;
 8001438:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    RCC->BDCR = 0;
 800143c:	2300      	movs	r3, #0
    RCC->BDCR = RCC_BDCR_BDRST;
 800143e:	670a      	str	r2, [r1, #112]	; 0x70
    RCC->BDCR = 0;
 8001440:	670b      	str	r3, [r1, #112]	; 0x70
  /* Backup domain initialization.*/
  init_bkp_domain();

  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 8001442:	4955      	ldr	r1, [pc, #340]	; (8001598 <stm32_clock_init+0x1c0>)
 8001444:	680b      	ldr	r3, [r1, #0]
 8001446:	f043 0301 	orr.w	r3, r3, #1
 800144a:	600b      	str	r3, [r1, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 800144c:	680b      	ldr	r3, [r1, #0]
 800144e:	075b      	lsls	r3, r3, #29
 8001450:	d5fc      	bpl.n	800144c <stm32_clock_init+0x74>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. This is only required when using a debugger than can cause
     restarts.*/
  RCC->CFGR    = 0x00000000U;               /* Reset SW to HSI.             */
 8001452:	2300      	movs	r3, #0
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 8001454:	4a50      	ldr	r2, [pc, #320]	; (8001598 <stm32_clock_init+0x1c0>)
  RCC->CFGR    = 0x00000000U;               /* Reset SW to HSI.             */
 8001456:	610b      	str	r3, [r1, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 8001458:	6913      	ldr	r3, [r2, #16]
 800145a:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 800145e:	d1fb      	bne.n	8001458 <stm32_clock_init+0x80>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers cleared to reset values.*/
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
 8001460:	2001      	movs	r0, #1
  RCC->HSICFGR = 0x40000000U;              /* HSICFGR Reset value.         */
 8001462:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
#if !defined(STM32_ENFORCE_H7_REV_XY)
  RCC->CSICFGR = 0x20000000U;              /* CSICFGR Reset value.         */
 8001466:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
 800146a:	6010      	str	r0, [r2, #0]
  RCC->HSICFGR = 0x40000000U;              /* HSICFGR Reset value.         */
 800146c:	6051      	str	r1, [r2, #4]
#endif
  RCC->CSR     = 0x00000000U;              /* CSR reset value.             */
  RCC->PLLCFGR = 0x01FF0000U;              /* PLLCFGR reset value.         */
 800146e:	484f      	ldr	r0, [pc, #316]	; (80015ac <stm32_clock_init+0x1d4>)
  cfgr |= STM32_HRTIMSEL;
#endif
#if STM32_TIMPRE_ENABLE == TRUE
  cfgr |= RCC_CFGR_TIMPRE;
#endif
  RCC->CFGR = cfgr;
 8001470:	494f      	ldr	r1, [pc, #316]	; (80015b0 <stm32_clock_init+0x1d8>)
  RCC->CSICFGR = 0x20000000U;              /* CSICFGR Reset value.         */
 8001472:	60d4      	str	r4, [r2, #12]
  RCC->CSR     = 0x00000000U;              /* CSR reset value.             */
 8001474:	6753      	str	r3, [r2, #116]	; 0x74
  RCC->PLLCFGR = 0x01FF0000U;              /* PLLCFGR reset value.         */
 8001476:	62d0      	str	r0, [r2, #44]	; 0x2c
  RCC->CFGR = cfgr;
 8001478:	6111      	str	r1, [r2, #16]

  /* HSE activation with optional bypass.*/
#if STM32_HSE_ENABLED == TRUE
#if defined(STM32_HSE_BYPASS)
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
 800147a:	6813      	ldr	r3, [r2, #0]
#else
  RCC->CR |= RCC_CR_HSEON;
#endif
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 800147c:	4846      	ldr	r0, [pc, #280]	; (8001598 <stm32_clock_init+0x1c0>)
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
 800147e:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 8001482:	6013      	str	r3, [r2, #0]
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 8001484:	6803      	ldr	r3, [r0, #0]
 8001486:	039c      	lsls	r4, r3, #14
 8001488:	d5fc      	bpl.n	8001484 <stm32_clock_init+0xac>
    ;                           /* Waits until HSE is stable.               */
#endif /* STM32_HSE_ENABLED == TRUE */

  /* HSI48 activation.*/
#if STM32_HSI48_ENABLED == TRUE
  RCC->CR |= RCC_CR_HSI48ON;
 800148a:	6803      	ldr	r3, [r0, #0]
  while ((RCC->CR & RCC_CR_HSI48RDY) == 0)
 800148c:	4942      	ldr	r1, [pc, #264]	; (8001598 <stm32_clock_init+0x1c0>)
  RCC->CR |= RCC_CR_HSI48ON;
 800148e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001492:	6003      	str	r3, [r0, #0]
  while ((RCC->CR & RCC_CR_HSI48RDY) == 0)
 8001494:	680b      	ldr	r3, [r1, #0]
 8001496:	0498      	lsls	r0, r3, #18
 8001498:	d5fc      	bpl.n	8001494 <stm32_clock_init+0xbc>

#endif /* STM32_HSI48_ENABLED == TRUE */

  /* CSI activation.*/
#if STM32_CSI_ENABLED == TRUE
  RCC->CR |= RCC_CR_CSION;
 800149a:	680b      	ldr	r3, [r1, #0]
  while ((RCC->CR & RCC_CR_CSIRDY) == 0)
 800149c:	4a3e      	ldr	r2, [pc, #248]	; (8001598 <stm32_clock_init+0x1c0>)
  RCC->CR |= RCC_CR_CSION;
 800149e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014a2:	600b      	str	r3, [r1, #0]
  while ((RCC->CR & RCC_CR_CSIRDY) == 0)
 80014a4:	6813      	ldr	r3, [r2, #0]
 80014a6:	05d9      	lsls	r1, r3, #23
 80014a8:	d5fc      	bpl.n	80014a4 <stm32_clock_init+0xcc>
    ;                           /* Waits until CSI is stable.               */
#endif /* STM32_CSI_ENABLED == TRUE */

  /* LSI activation.*/
#if STM32_LSI_ENABLED == TRUE
  RCC->CSR |= RCC_CSR_LSION;
 80014aa:	6f51      	ldr	r1, [r2, #116]	; 0x74
  while ((RCC->CSR & RCC_CSR_LSIRDY) == 0)
 80014ac:	4b3a      	ldr	r3, [pc, #232]	; (8001598 <stm32_clock_init+0x1c0>)
  RCC->CSR |= RCC_CSR_LSION;
 80014ae:	f041 0101 	orr.w	r1, r1, #1
 80014b2:	6751      	str	r1, [r2, #116]	; 0x74
  while ((RCC->CSR & RCC_CSR_LSIRDY) == 0)
 80014b4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80014b6:	0792      	lsls	r2, r2, #30
 80014b8:	d5fc      	bpl.n	80014b4 <stm32_clock_init+0xdc>
    cfgmask = STM32_PLLCFGR_PLL3RGE | STM32_PLLCFGR_PLL3VCOSEL | RCC_PLLCFGR_PLL3FRACEN |
              STM32_PLLCFGR_PLL2RGE | STM32_PLLCFGR_PLL2VCOSEL | RCC_PLLCFGR_PLL2FRACEN |
              STM32_PLLCFGR_PLL1RGE | STM32_PLLCFGR_PLL1VCOSEL | RCC_PLLCFGR_PLL1FRACEN;

#if STM32_PLL1_ENABLED == TRUE
    RCC->PLL1FRACR = STM32_PLL1_FRACN;
 80014ba:	2200      	movs	r2, #0
    RCC->PLLCKSELR = RCC_PLLCKSELR_DIVM3_VALUE(STM32_PLL3_DIVM_VALUE) |
 80014bc:	483d      	ldr	r0, [pc, #244]	; (80015b4 <stm32_clock_init+0x1dc>)
    RCC->PLL1DIVR  = STM32_PLL1_DIVR | STM32_PLL1_DIVQ |
 80014be:	493e      	ldr	r1, [pc, #248]	; (80015b8 <stm32_clock_init+0x1e0>)
    RCC->PLLCKSELR = RCC_PLLCKSELR_DIVM3_VALUE(STM32_PLL3_DIVM_VALUE) |
 80014c0:	6298      	str	r0, [r3, #40]	; 0x28
    cfgmask |= RCC_PLLCFGR_DIVR2EN;
#endif
#endif /* STM32_PLL2_ENABLED == TRUE */

#if STM32_PLL3_ENABLED == TRUE
    RCC->PLL3FRACR = STM32_PLL3_FRACN;
 80014c2:	f242 60e8 	movw	r0, #9960	; 0x26e8
    RCC->PLL1FRACR = STM32_PLL1_FRACN;
 80014c6:	635a      	str	r2, [r3, #52]	; 0x34
    RCC->PLL1DIVR  = STM32_PLL1_DIVR | STM32_PLL1_DIVQ |
 80014c8:	6319      	str	r1, [r3, #48]	; 0x30
    RCC->PLL3DIVR  = STM32_PLL3_DIVR | STM32_PLL3_DIVQ |
 80014ca:	f5a1 317f 	sub.w	r1, r1, #261120	; 0x3fc00
    RCC->PLL2FRACR = STM32_PLL2_FRACN;
 80014ce:	63da      	str	r2, [r3, #60]	; 0x3c
    RCC->PLL3DIVR  = STM32_PLL3_DIVR | STM32_PLL3_DIVQ |
 80014d0:	392f      	subs	r1, #47	; 0x2f
    cfgmask |= RCC_PLLCFGR_DIVR3EN;
#endif
#endif /* STM32_PLL3_ENABLED == TRUE */

    /* Activating enabled PLLs and waiting for all of them to become ready.*/
    RCC->PLLCFGR = cfgmask & STM32_PLLCFGR_MASK;
 80014d2:	4a3a      	ldr	r2, [pc, #232]	; (80015bc <stm32_clock_init+0x1e4>)
    RCC->PLL2DIVR  = STM32_PLL2_DIVR | STM32_PLL2_DIVQ |
 80014d4:	4c3a      	ldr	r4, [pc, #232]	; (80015c0 <stm32_clock_init+0x1e8>)
 80014d6:	639c      	str	r4, [r3, #56]	; 0x38
    RCC->PLL3FRACR = STM32_PLL3_FRACN;
 80014d8:	6458      	str	r0, [r3, #68]	; 0x44
    RCC->PLL3DIVR  = STM32_PLL3_DIVR | STM32_PLL3_DIVQ |
 80014da:	6419      	str	r1, [r3, #64]	; 0x40
    RCC->PLLCFGR = cfgmask & STM32_PLLCFGR_MASK;
 80014dc:	62da      	str	r2, [r3, #44]	; 0x2c
    RCC->CR     |= onmask;
 80014de:	6819      	ldr	r1, [r3, #0]
    while ((RCC->CR & rdymask) != rdymask)
 80014e0:	4a2d      	ldr	r2, [pc, #180]	; (8001598 <stm32_clock_init+0x1c0>)
    RCC->CR     |= onmask;
 80014e2:	f041 51a8 	orr.w	r1, r1, #352321536	; 0x15000000
 80014e6:	6019      	str	r1, [r3, #0]
    while ((RCC->CR & rdymask) != rdymask)
 80014e8:	6813      	ldr	r3, [r2, #0]
 80014ea:	f003 5328 	and.w	r3, r3, #704643072	; 0x2a000000
 80014ee:	f1b3 5f28 	cmp.w	r3, #704643072	; 0x2a000000
 80014f2:	d1f9      	bne.n	80014e8 <stm32_clock_init+0x110>
#if defined(HAL_LLD_TYPE3_H)
  RCC->CDCFGR1 = STM32_CDCPRE  | STM32_CDPPRE | STM32_CDHPRE;
  RCC->CDCFGR2 = STM32_CDPPRE2 | STM32_CDPPRE1;
  RCC->SRDCFGR = STM32_SRDPPRE;
#else
  RCC->D1CFGR = STM32_D1CPRE  | STM32_D1PPRE3 | STM32_D1HPRE;
 80014f4:	2448      	movs	r4, #72	; 0x48
  RCC->D2CFGR = STM32_D2PPRE2 | STM32_D2PPRE1;
 80014f6:	f44f 6388 	mov.w	r3, #1088	; 0x440
  RCC->D3CFGR = STM32_D3PPRE4;
 80014fa:	2040      	movs	r0, #64	; 0x40
#endif

  /* Peripherals clocks.*/
#if defined(HAL_LLD_TYPE1_H)
  RCC->D1CCIPR  = STM32_CKPERSEL   | STM32_SDMMCSEL    | STM32_QSPISEL       |
 80014fc:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  RCC->D1CFGR = STM32_D1CPRE  | STM32_D1PPRE3 | STM32_D1HPRE;
 8001500:	6194      	str	r4, [r2, #24]
                  STM32_FMCSEL;
  RCC->D2CCIP1R = STM32_SWPSEL     | STM32_FDCANSEL    | STM32_DFSDM1SEL     |
 8001502:	2482      	movs	r4, #130	; 0x82
  RCC->D2CFGR = STM32_D2PPRE2 | STM32_D2PPRE1;
 8001504:	61d3      	str	r3, [r2, #28]
                  STM32_SPDIFSEL   | STM32_SPDIFSEL    | STM32_SPI45SEL      |
                  STM32_SPI123SEL  | STM32_SAI23SEL    | STM32_SAI1SEL;
  RCC->D2CCIP2R = STM32_LPTIM1SEL  | STM32_CECSEL      | STM32_USBSEL        |
 8001506:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  RCC->D3CFGR = STM32_D3PPRE4;
 800150a:	6210      	str	r0, [r2, #32]
                  STM32_I2C123SEL  | STM32_RNGSEL      | STM32_USART16SEL    |
                  STM32_USART234578SEL;
  RCC->D3CCIPR  = STM32_SPI6SEL    | STM32_SAI4BSEL    | STM32_SAI4ASEL      |
 800150c:	f04f 7010 	mov.w	r0, #37748736	; 0x2400000
  RCC->D1CCIPR  = STM32_CKPERSEL   | STM32_SDMMCSEL    | STM32_QSPISEL       |
 8001510:	64d1      	str	r1, [r2, #76]	; 0x4c
  RCC->D2CCIP1R = STM32_SWPSEL     | STM32_FDCANSEL    | STM32_DFSDM1SEL     |
 8001512:	6514      	str	r4, [r2, #80]	; 0x50
                  STM32_LPTIM3SEL  | STM32_LPTIM2SEL   | STM32_I2C4SEL       |
                  STM32_LPUART1SEL;
#endif

  /* Flash setup.*/
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 8001514:	492b      	ldr	r1, [pc, #172]	; (80015c4 <stm32_clock_init+0x1ec>)
  RCC->D2CCIP2R = STM32_LPTIM1SEL  | STM32_CECSEL      | STM32_USBSEL        |
 8001516:	6553      	str	r3, [r2, #84]	; 0x54
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 8001518:	2331      	movs	r3, #49	; 0x31
  RCC->D3CCIPR  = STM32_SPI6SEL    | STM32_SAI4BSEL    | STM32_SAI4ASEL      |
 800151a:	6590      	str	r0, [r2, #88]	; 0x58
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 800151c:	600b      	str	r3, [r1, #0]
               STM32_FLASHBITS;
  while ((FLASH->ACR & FLASH_ACR_LATENCY) !=
 800151e:	680b      	ldr	r3, [r1, #0]
 8001520:	f003 030f 	and.w	r3, r3, #15
 8001524:	2b01      	cmp	r3, #1
 8001526:	d1fa      	bne.n	800151e <stm32_clock_init+0x146>
  }

  /* Switching to the configured clock source if it is different
     from HSI.*/
#if STM32_SW != STM32_SW_HSI_CK
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
 8001528:	4a1b      	ldr	r2, [pc, #108]	; (8001598 <stm32_clock_init+0x1c0>)
 800152a:	6913      	ldr	r3, [r2, #16]
 800152c:	f043 0303 	orr.w	r3, r3, #3
 8001530:	6113      	str	r3, [r2, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS_Msk) != (STM32_SW << RCC_CFGR_SWS_Pos))
 8001532:	6913      	ldr	r3, [r2, #16]
 8001534:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001538:	2b18      	cmp	r3, #24
 800153a:	d1fa      	bne.n	8001532 <stm32_clock_init+0x15a>
 */
__STATIC_INLINE void rccEnableAHB2(uint32_t mask, bool lp) {

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB2ENR |= mask;
 800153c:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
  rccEnableSRAM2(true);
#if !(defined(HAL_LLD_TYPE2_H) || defined(HAL_LLD_TYPE3_H))
  rccEnableSRAM3(true);
#endif
#endif /* STM32_NO_INIT */
}
 8001540:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001544:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001548:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
  if (lp) {
    RCC_C1->AHB2LPENR |= mask;
 800154c:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
 8001550:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001554:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
  }
  else {
    RCC_C1->AHB2LPENR &= ~mask;
  }
  (void)RCC_C1->AHB2LPENR;
 8001558:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
  RCC_C1->AHB2ENR |= mask;
 800155c:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
 8001560:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001564:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
    RCC_C1->AHB2LPENR |= mask;
 8001568:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
 800156c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001570:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
  (void)RCC_C1->AHB2LPENR;
 8001574:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
  RCC_C1->AHB2ENR |= mask;
 8001578:	f8d2 30dc 	ldr.w	r3, [r2, #220]	; 0xdc
 800157c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001580:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
    RCC_C1->AHB2LPENR |= mask;
 8001584:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
 8001588:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800158c:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
  (void)RCC_C1->AHB2LPENR;
 8001590:	f8d2 3104 	ldr.w	r3, [r2, #260]	; 0x104
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop
 8001598:	58024400 	.word	0x58024400
 800159c:	58024800 	.word	0x58024800
 80015a0:	f000c000 	.word	0xf000c000
 80015a4:	01000002 	.word	0x01000002
 80015a8:	58000400 	.word	0x58000400
 80015ac:	01ff0000 	.word	0x01ff0000
 80015b0:	08108800 	.word	0x08108800
 80015b4:	00202022 	.word	0x00202022
 80015b8:	0307025f 	.word	0x0307025f
 80015bc:	01ff0b9b 	.word	0x01ff0b9b
 80015c0:	03031e8f 	.word	0x03031e8f
 80015c4:	52002000 	.word	0x52002000

080015c8 <adc_lld_init>:
/**
 * @brief   Low level ADC driver initialization.
 *
 * @notapi
 */
void adc_lld_init(void) {
 80015c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

#if STM32_ADC_USE_ADC12 == TRUE
  /* Driver initialization.*/
  adcObjectInit(&ADCD1);
 80015ca:	4c3c      	ldr	r4, [pc, #240]	; (80016bc <adc_lld_init+0xf4>)
  ADCD1.adcc        = ADC12_COMMON;
  ADCD1.adcm        = ADC1;
#if STM32_ADC_DUAL_MODE
  ADCD1.adcs        = ADC2;
#endif
  ADCD1.data.dma    = NULL;
 80015cc:	2500      	movs	r5, #0
  ADCD1.adcc        = ADC12_COMMON;
 80015ce:	4e3c      	ldr	r6, [pc, #240]	; (80016c0 <adc_lld_init+0xf8>)
  adcObjectInit(&ADCD1);
 80015d0:	4620      	mov	r0, r4
  ADCD1.dmamode     = ADC12_DMA_SIZE |
 80015d2:	4f3c      	ldr	r7, [pc, #240]	; (80016c4 <adc_lld_init+0xfc>)
  adcObjectInit(&ADCD1);
 80015d4:	f7ff fa7c 	bl	8000ad0 <adcObjectInit>
  ADCD1.adcm        = ADC1;
 80015d8:	4b3b      	ldr	r3, [pc, #236]	; (80016c8 <adc_lld_init+0x100>)
  ADCD1.dmamode     = ADC12_DMA_SIZE |
 80015da:	6367      	str	r7, [r4, #52]	; 0x34
                      STM32_DMA_CR_PL(STM32_ADC_ADC12_DMA_PRIORITY) |
                      STM32_DMA_CR_DIR_P2M  |
                      STM32_DMA_CR_MINC     | STM32_DMA_CR_TCIE     |
                      STM32_DMA_CR_DMEIE    | STM32_DMA_CR_TEIE;
  nvicEnableVector(STM32_ADC12_NUMBER, STM32_ADC_ADC12_IRQ_PRIORITY);
 80015dc:	2105      	movs	r1, #5
  ADCD1.adcm        = ADC1;
 80015de:	62a3      	str	r3, [r4, #40]	; 0x28
  nvicEnableVector(STM32_ADC12_NUMBER, STM32_ADC_ADC12_IRQ_PRIORITY);
 80015e0:	2012      	movs	r0, #18
  ADCD1.data.dma    = NULL;
 80015e2:	e9c4 650b 	strd	r6, r5, [r4, #44]	; 0x2c
#endif /* STM32_ADC_USE_ADC12 == TRUE */

#if STM32_ADC_USE_ADC3 == TRUE
  /* Driver initialization.*/
  adcObjectInit(&ADCD3);
 80015e6:	4c39      	ldr	r4, [pc, #228]	; (80016cc <adc_lld_init+0x104>)
  nvicEnableVector(STM32_ADC12_NUMBER, STM32_ADC_ADC12_IRQ_PRIORITY);
 80015e8:	f7ff fdb2 	bl	8001150 <nvicEnableVector>
  adcObjectInit(&ADCD3);
 80015ec:	4620      	mov	r0, r4
 80015ee:	f7ff fa6f 	bl	8000ad0 <adcObjectInit>
  ADCD3.adcc        = ADC3_COMMON;
  ADCD3.adcm        = ADC3;
 80015f2:	4b37      	ldr	r3, [pc, #220]	; (80016d0 <adc_lld_init+0x108>)
                      STM32_BDMA_CR_DIR_P2M  |
                      STM32_BDMA_CR_MINC     | STM32_BDMA_CR_TCIE     |
                                               STM32_BDMA_CR_TEIE;
  nvicEnableVector(STM32_ADC3_NUMBER, STM32_ADC_ADC3_IRQ_PRIORITY);
#else
  ADCD3.data.dma    = NULL;
 80015f4:	6325      	str	r5, [r4, #48]	; 0x30
  ADCD3.dmamode     = ADC3_DMA_SIZE |
                      STM32_DMA_CR_PL(STM32_ADC_ADC3_DMA_PRIORITY) |
                      STM32_DMA_CR_DIR_P2M  |
                      STM32_DMA_CR_MINC     | STM32_DMA_CR_TCIE     |
                      STM32_DMA_CR_DMEIE    | STM32_DMA_CR_TEIE;
  nvicEnableVector(STM32_ADC3_NUMBER, STM32_ADC_ADC3_IRQ_PRIORITY);
 80015f6:	2105      	movs	r1, #5
  ADCD3.adcc        = ADC3_COMMON;
 80015f8:	4d36      	ldr	r5, [pc, #216]	; (80016d4 <adc_lld_init+0x10c>)
  nvicEnableVector(STM32_ADC3_NUMBER, STM32_ADC_ADC3_IRQ_PRIORITY);
 80015fa:	207f      	movs	r0, #127	; 0x7f
  ADCD3.dmamode     = ADC3_DMA_SIZE |
 80015fc:	6367      	str	r7, [r4, #52]	; 0x34
  ADCD3.adcm        = ADC3;
 80015fe:	e9c4 350a 	strd	r3, r5, [r4, #40]	; 0x28
  nvicEnableVector(STM32_ADC3_NUMBER, STM32_ADC_ADC3_IRQ_PRIORITY);
 8001602:	f7ff fda5 	bl	8001150 <nvicEnableVector>
  RCC_C1->AHB1ENR |= mask;
 8001606:	4b34      	ldr	r3, [pc, #208]	; (80016d8 <adc_lld_init+0x110>)
  /* ADC units pre-initializations.*/
#if (STM32_HAS_ADC1 == TRUE) && (STM32_HAS_ADC2 == TRUE)
#if STM32_ADC_USE_ADC12 == TRUE
  rccEnableADC12(true);
  rccResetADC12();
  ADC12_COMMON->CCR = STM32_ADC_ADC12_CLOCK_MODE | ADC_DMA_DAMDF;
 8001608:	f44f 3140 	mov.w	r1, #196608	; 0x30000
 800160c:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8001610:	f042 0220 	orr.w	r2, r2, #32
 8001614:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
    RCC_C1->AHB1LPENR |= mask;
 8001618:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 800161c:	f042 0220 	orr.w	r2, r2, #32
 8001620:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8001624:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
  RCC->AHB1RSTR |= mask;
 8001628:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800162c:	f042 0220 	orr.w	r2, r2, #32
 8001630:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 8001634:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001638:	f022 0220 	bic.w	r2, r2, #32
 800163c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 8001640:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8001644:	60b1      	str	r1, [r6, #8]
  RCC_C1->AHB1ENR &= ~mask;
 8001646:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 800164a:	f022 0220 	bic.w	r2, r2, #32
 800164e:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
  RCC_C1->AHB1LPENR &= ~mask;
 8001652:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8001656:	f022 0220 	bic.w	r2, r2, #32
 800165a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 800165e:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 */
__STATIC_INLINE void rccEnableAHB4(uint32_t mask, bool lp) {

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB4ENR |= mask;
 8001662:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8001666:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800166a:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
  if (lp) {
    RCC_C1->AHB4LPENR |= mask;
 800166e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8001672:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001676:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  }
  else {
    RCC_C1->AHB4LPENR &= ~mask;
  }
  (void)RCC_C1->AHB4LPENR;
 800167a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  RCC->AHB4RSTR |= mask;
 800167e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001682:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001686:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 800168a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800168e:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8001692:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 8001696:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
  rccDisableADC12();
#endif
#if STM32_ADC_USE_ADC3 == TRUE
  rccEnableADC3(true);
  rccResetADC3();
  ADC3_COMMON->CCR = STM32_ADC_ADC3_CLOCK_MODE;
 800169a:	60a9      	str	r1, [r5, #8]
     allocation.*/
  osalDbgAssert((RCC_C1->AHB4ENR & mask) == mask, "peripherals not allocated");
#endif

  /* Disabling the peripherals.*/
  RCC_C1->AHB4ENR &= ~mask;
 800169c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80016a0:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80016a4:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
  RCC_C1->AHB4LPENR &= ~mask;
 80016a8:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80016ac:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80016b0:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  (void)RCC_C1->AHB4LPENR;
 80016b4:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  rccDisableADC3();
#endif
#endif
}
 80016b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80016ba:	bf00      	nop
 80016bc:	24000000 	.word	0x24000000
 80016c0:	40022300 	.word	0x40022300
 80016c4:	00022c16 	.word	0x00022c16
 80016c8:	40022000 	.word	0x40022000
 80016cc:	24000038 	.word	0x24000038
 80016d0:	58026000 	.word	0x58026000
 80016d4:	58026300 	.word	0x58026300
 80016d8:	58024400 	.word	0x58024400

080016dc <adc_lld_start>:
 * @param[in] adcp      pointer to the @p ADCDriver object
 * @return              The operation status.
 *
 * @notapi
 */
msg_t adc_lld_start(ADCDriver *adcp) {
 80016dc:	b538      	push	{r3, r4, r5, lr}

  /* Handling the default configuration.*/
  if (adcp->config == NULL) {
 80016de:	6843      	ldr	r3, [r0, #4]
msg_t adc_lld_start(ADCDriver *adcp) {
 80016e0:	4604      	mov	r4, r0
  if (adcp->config == NULL) {
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d038      	beq.n	8001758 <adc_lld_start+0x7c>
    adcp->config = &default_config;
  }

  /* If in stopped state then enables the ADC and DMA clocks.*/
  if (adcp->state == ADC_STOP) {
 80016e6:	7823      	ldrb	r3, [r4, #0]
 80016e8:	2b01      	cmp	r3, #1
 80016ea:	d001      	beq.n	80016f0 <adc_lld_start+0x14>

    /* Master ADC enabled here in order to reduce conversions latencies.*/
    adc_lld_analog_on(adcp);
  }

  return HAL_RET_SUCCESS;
 80016ec:	2000      	movs	r0, #0
}
 80016ee:	bd38      	pop	{r3, r4, r5, pc}
    if (&ADCD1 == adcp) {
 80016f0:	4d43      	ldr	r5, [pc, #268]	; (8001800 <adc_lld_start+0x124>)
 80016f2:	42ac      	cmp	r4, r5
 80016f4:	d067      	beq.n	80017c6 <adc_lld_start+0xea>
    if (&ADCD3 == adcp) {
 80016f6:	4b43      	ldr	r3, [pc, #268]	; (8001804 <adc_lld_start+0x128>)
 80016f8:	429c      	cmp	r4, r3
 80016fa:	d030      	beq.n	800175e <adc_lld_start+0x82>
  adcp->adcm->CR = ADC_CR_ADVREGEN;
 80016fc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80016fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  chSysPolledDelayX(cycles);
 8001702:	f44f 60f0 	mov.w	r0, #1920	; 0x780
 8001706:	609a      	str	r2, [r3, #8]
 8001708:	f002 fb2c 	bl	8003d64 <chSysPolledDelayX>
    adc_lld_calibrate(adcp);
 800170c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  adcp->adcm->CR &= ~(ADC_CR_ADCALDIF | ADC_CR_ADCALLIN);
 800170e:	6863      	ldr	r3, [r4, #4]
 8001710:	6891      	ldr	r1, [r2, #8]
  adcp->adcm->CR |= adcp->config->calibration & (ADC_CR_ADCALDIF |
 8001712:	6858      	ldr	r0, [r3, #4]
  adcp->adcm->CR &= ~(ADC_CR_ADCALDIF | ADC_CR_ADCALLIN);
 8001714:	4b3c      	ldr	r3, [pc, #240]	; (8001808 <adc_lld_start+0x12c>)
 8001716:	400b      	ands	r3, r1
 8001718:	6093      	str	r3, [r2, #8]
  adcp->adcm->CR |= adcp->config->calibration & (ADC_CR_ADCALDIF |
 800171a:	4b3c      	ldr	r3, [pc, #240]	; (800180c <adc_lld_start+0x130>)
 800171c:	6891      	ldr	r1, [r2, #8]
 800171e:	4003      	ands	r3, r0
 8001720:	430b      	orrs	r3, r1
 8001722:	6093      	str	r3, [r2, #8]
  adcp->adcm->CR |= ADC_CR_ADCAL;
 8001724:	6893      	ldr	r3, [r2, #8]
 8001726:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800172a:	6093      	str	r3, [r2, #8]
  while ((adcp->adcm->CR & ADC_CR_ADCAL) != 0U)
 800172c:	6893      	ldr	r3, [r2, #8]
 800172e:	2b00      	cmp	r3, #0
 8001730:	dbfc      	blt.n	800172c <adc_lld_start+0x50>
    if (&ADCD1 == adcp) {
 8001732:	42ac      	cmp	r4, r5
 8001734:	d00c      	beq.n	8001750 <adc_lld_start+0x74>
    if (&ADCD3 == adcp) {
 8001736:	4b33      	ldr	r3, [pc, #204]	; (8001804 <adc_lld_start+0x128>)
 8001738:	429c      	cmp	r4, r3
 800173a:	d009      	beq.n	8001750 <adc_lld_start+0x74>
  adcp->adcm->ISR = ADC_ISR_ADRDY;
 800173c:	2301      	movs	r3, #1
 800173e:	6013      	str	r3, [r2, #0]
  adcp->adcm->CR |= ADC_CR_ADEN;
 8001740:	6893      	ldr	r3, [r2, #8]
 8001742:	f043 0301 	orr.w	r3, r3, #1
 8001746:	6093      	str	r3, [r2, #8]
  while ((adcp->adcm->ISR & ADC_ISR_ADRDY) == 0U)
 8001748:	6813      	ldr	r3, [r2, #0]
 800174a:	07db      	lsls	r3, r3, #31
 800174c:	d5fc      	bpl.n	8001748 <adc_lld_start+0x6c>
 800174e:	e7cd      	b.n	80016ec <adc_lld_start+0x10>
      adcp->adcm->CR |= STM32_ADC3_BOOST;
 8001750:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001752:	6899      	ldr	r1, [r3, #8]
 8001754:	6099      	str	r1, [r3, #8]
 8001756:	e7f1      	b.n	800173c <adc_lld_start+0x60>
    adcp->config = &default_config;
 8001758:	4b2d      	ldr	r3, [pc, #180]	; (8001810 <adc_lld_start+0x134>)
 800175a:	6043      	str	r3, [r0, #4]
 800175c:	e7c3      	b.n	80016e6 <adc_lld_start+0xa>
      adcp->data.dma = dmaStreamAllocI(STM32_ADC_ADC3_DMA_STREAM,
 800175e:	4623      	mov	r3, r4
 8001760:	4a2c      	ldr	r2, [pc, #176]	; (8001814 <adc_lld_start+0x138>)
 8001762:	2105      	movs	r1, #5
 8001764:	2010      	movs	r0, #16
 8001766:	f000 fd45 	bl	80021f4 <dmaStreamAllocI>
 800176a:	6320      	str	r0, [r4, #48]	; 0x30
      if (adcp->data.dma == NULL) {
 800176c:	2800      	cmp	r0, #0
 800176e:	d043      	beq.n	80017f8 <adc_lld_start+0x11c>
  RCC_C1->AHB4ENR |= mask;
 8001770:	4b29      	ldr	r3, [pc, #164]	; (8001818 <adc_lld_start+0x13c>)
      dmaSetRequestSource(adcp->data.dma, STM32_DMAMUX1_ADC3);
 8001772:	2173      	movs	r1, #115	; 0x73
 8001774:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8001778:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800177c:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    RCC_C1->AHB4LPENR |= mask;
 8001780:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8001784:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001788:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  (void)RCC_C1->AHB4LPENR;
 800178c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  RCC->AHB4RSTR |= mask;
 8001790:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8001794:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001798:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 800179c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80017a0:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80017a4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 80017a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80017ac:	f000 fde2 	bl	8002374 <dmaSetRequestSource>
      dmaStreamSetPeripheral(adcp->data.dma, &adcp->adcm->DR);
 80017b0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80017b2:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80017b4:	f103 0140 	add.w	r1, r3, #64	; 0x40
 80017b8:	6812      	ldr	r2, [r2, #0]
 80017ba:	6091      	str	r1, [r2, #8]
      adcp->adcm->DIFSEL = adcp->config->difsel;
 80017bc:	6862      	ldr	r2, [r4, #4]
 80017be:	6812      	ldr	r2, [r2, #0]
 80017c0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
 80017c4:	e79a      	b.n	80016fc <adc_lld_start+0x20>
      adcp->data.dma = dmaStreamAllocI(STM32_ADC_ADC12_DMA_STREAM,
 80017c6:	4623      	mov	r3, r4
 80017c8:	4a12      	ldr	r2, [pc, #72]	; (8001814 <adc_lld_start+0x138>)
 80017ca:	2105      	movs	r1, #5
 80017cc:	2010      	movs	r0, #16
 80017ce:	f000 fd11 	bl	80021f4 <dmaStreamAllocI>
 80017d2:	6320      	str	r0, [r4, #48]	; 0x30
      if (adcp->data.dma == NULL) {
 80017d4:	b180      	cbz	r0, 80017f8 <adc_lld_start+0x11c>
  RCC_C1->AHB1ENR |= mask;
 80017d6:	4b10      	ldr	r3, [pc, #64]	; (8001818 <adc_lld_start+0x13c>)
      dmaSetRequestSource(adcp->data.dma, STM32_DMAMUX1_ADC1);
 80017d8:	2109      	movs	r1, #9
 80017da:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 80017de:	f042 0220 	orr.w	r2, r2, #32
 80017e2:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
    RCC_C1->AHB1LPENR |= mask;
 80017e6:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 80017ea:	f042 0220 	orr.w	r2, r2, #32
 80017ee:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 80017f2:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80017f6:	e7d9      	b.n	80017ac <adc_lld_start+0xd0>
        return HAL_RET_NO_RESOURCE;
 80017f8:	f06f 0010 	mvn.w	r0, #16
}
 80017fc:	bd38      	pop	{r3, r4, r5, pc}
 80017fe:	bf00      	nop
 8001800:	24000000 	.word	0x24000000
 8001804:	24000038 	.word	0x24000038
 8001808:	bffeffff 	.word	0xbffeffff
 800180c:	40010000 	.word	0x40010000
 8001810:	0800540c 	.word	0x0800540c
 8001814:	08001a29 	.word	0x08001a29
 8001818:	58024400 	.word	0x58024400

0800181c <adc_lld_start_conversion>:

#if STM32_ADC_USE_ADC12 == TRUE
#if STM32_ADC_DUAL_MODE
  uint32_t ccr;
#endif
  if (&ADCD1 == adcp) {
 800181c:	4b2f      	ldr	r3, [pc, #188]	; (80018dc <adc_lld_start_conversion+0xc0>)
  const ADCConversionGroup *grpp = adcp->grpp;
 800181e:	6902      	ldr	r2, [r0, #16]
  if (&ADCD1 == adcp) {
 8001820:	4298      	cmp	r0, r3
void adc_lld_start_conversion(ADCDriver *adcp) {
 8001822:	b4f0      	push	{r4, r5, r6, r7}
  if (&ADCD1 == adcp) {
 8001824:	d03b      	beq.n	800189e <adc_lld_start_conversion+0x82>
    dmaStreamEnable(adcp->data.dma);
  }
#endif /* STM32_ADC_USE_ADC12 == TRUE */

#if STM32_ADC_USE_ADC3 == TRUE
  if (&ADCD3 == adcp) {
 8001826:	4b2e      	ldr	r3, [pc, #184]	; (80018e0 <adc_lld_start_conversion+0xc4>)
 8001828:	4298      	cmp	r0, r3
 800182a:	d038      	beq.n	800189e <adc_lld_start_conversion+0x82>
    dmaStreamSetTransactionSize(adcp->data.dma, (uint32_t)grpp->num_channels *
 800182c:	6851      	ldr	r1, [r2, #4]
  uint32_t dmamode, cfgr = 0U;
 800182e:	2400      	movs	r4, #0
#endif /* STM32_ADC_USE_ADC3 == TRUE */

  /* ADC setup, if it is defined a callback for the analog watch dog then it
     is enabled.*/
  /* clear AWD1..3 flags */
  adcp->adcm->ISR   = adcp->adcm->ISR;
 8001830:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001832:	6818      	ldr	r0, [r3, #0]
 8001834:	6018      	str	r0, [r3, #0]
  /* If a callback is set enable the overflow and analog watch dog interrupts. */
  if (grpp->error_cb != NULL) {
 8001836:	68d0      	ldr	r0, [r2, #12]
 8001838:	b110      	cbz	r0, 8001840 <adc_lld_start_conversion+0x24>
    adcp->adcm->IER   = ADC_IER_OVRIE | ADC_IER_AWD1IE |
 800183a:	f44f 7064 	mov.w	r0, #912	; 0x390
 800183e:	6058      	str	r0, [r3, #4]
#endif /* STM32_ADC_DUAL_MODE == TRUE && STM32_ADC_USE_ADC12 == TRUE */

#if STM32_ADC_DUAL_MODE == FALSE || STM32_ADC_USE_ADC3 == TRUE
  /* Configuration for ADC3 and single mode ADC1 */

    adcp->adcm->CFGR2   = grpp->cfgr2;
 8001840:	6950      	ldr	r0, [r2, #20]
    adcp->adcm->HTR3    = grpp->htr3;
    adcp->adcm->AWD2CR  = grpp->awd2cr;
    adcp->adcm->AWD3CR  = grpp->awd3cr;
    adcp->adcm->SMPR1   = grpp->smpr[0];
    adcp->adcm->SMPR2   = grpp->smpr[1];
    adcp->adcm->SQR1    = grpp->sqr[0] | ADC_SQR1_NUM_CH(grpp->num_channels);
 8001842:	3901      	subs	r1, #1
    adcp->adcm->CFGR2   = grpp->cfgr2;
 8001844:	6118      	str	r0, [r3, #16]
    adcp->adcm->PCSEL   = grpp->pcsel;
 8001846:	69d0      	ldr	r0, [r2, #28]
 8001848:	61d8      	str	r0, [r3, #28]
    adcp->adcm->LTR1    = grpp->ltr1;
 800184a:	6a10      	ldr	r0, [r2, #32]
 800184c:	6218      	str	r0, [r3, #32]
    adcp->adcm->HTR1    = grpp->htr1;
 800184e:	6a50      	ldr	r0, [r2, #36]	; 0x24
 8001850:	6258      	str	r0, [r3, #36]	; 0x24
    adcp->adcm->LTR2    = grpp->ltr2;
 8001852:	6a90      	ldr	r0, [r2, #40]	; 0x28
 8001854:	f8c3 00b0 	str.w	r0, [r3, #176]	; 0xb0
    adcp->adcm->HTR2    = grpp->htr2;
 8001858:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
 800185a:	f8c3 00b4 	str.w	r0, [r3, #180]	; 0xb4
    adcp->adcm->LTR3    = grpp->ltr3;
 800185e:	6b10      	ldr	r0, [r2, #48]	; 0x30
 8001860:	f8c3 00b8 	str.w	r0, [r3, #184]	; 0xb8
    adcp->adcm->HTR3    = grpp->htr3;
 8001864:	6b50      	ldr	r0, [r2, #52]	; 0x34
 8001866:	f8c3 00bc 	str.w	r0, [r3, #188]	; 0xbc
    adcp->adcm->AWD2CR  = grpp->awd2cr;
 800186a:	6b90      	ldr	r0, [r2, #56]	; 0x38
 800186c:	f8c3 00a0 	str.w	r0, [r3, #160]	; 0xa0
    adcp->adcm->AWD3CR  = grpp->awd3cr;
 8001870:	6bd0      	ldr	r0, [r2, #60]	; 0x3c
 8001872:	f8c3 00a4 	str.w	r0, [r3, #164]	; 0xa4
    adcp->adcm->SMPR1   = grpp->smpr[0];
 8001876:	6c10      	ldr	r0, [r2, #64]	; 0x40
 8001878:	6158      	str	r0, [r3, #20]
    adcp->adcm->SMPR2   = grpp->smpr[1];
 800187a:	6c50      	ldr	r0, [r2, #68]	; 0x44
 800187c:	6198      	str	r0, [r3, #24]
    adcp->adcm->SQR1    = grpp->sqr[0] | ADC_SQR1_NUM_CH(grpp->num_channels);
 800187e:	6c90      	ldr	r0, [r2, #72]	; 0x48
 8001880:	4301      	orrs	r1, r0
    adcp->adcm->SQR2    = grpp->sqr[1];
 8001882:	6cd0      	ldr	r0, [r2, #76]	; 0x4c
    adcp->adcm->SQR1    = grpp->sqr[0] | ADC_SQR1_NUM_CH(grpp->num_channels);
 8001884:	6319      	str	r1, [r3, #48]	; 0x30
    adcp->adcm->SQR2    = grpp->sqr[1];
 8001886:	6358      	str	r0, [r3, #52]	; 0x34
    adcp->adcm->SQR3    = grpp->sqr[2];
    adcp->adcm->SQR4    = grpp->sqr[3];
 8001888:	e9d2 1214 	ldrd	r1, r2, [r2, #80]	; 0x50
    adcp->adcm->SQR3    = grpp->sqr[2];
 800188c:	6399      	str	r1, [r3, #56]	; 0x38
    adcp->adcm->SQR4    = grpp->sqr[3];
 800188e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* ADC configuration.*/
    adcp->adcm->CFGR  = cfgr;
 8001890:	60dc      	str	r4, [r3, #12]
#endif

  /* Starting conversion.*/
  adcp->adcm->CR   |= ADC_CR_ADSTART;
 8001892:	689a      	ldr	r2, [r3, #8]
 8001894:	f042 0204 	orr.w	r2, r2, #4
}
 8001898:	bcf0      	pop	{r4, r5, r6, r7}
  adcp->adcm->CR   |= ADC_CR_ADSTART;
 800189a:	609a      	str	r2, [r3, #8]
}
 800189c:	4770      	bx	lr
    if (grpp->circular) {
 800189e:	7811      	ldrb	r1, [r2, #0]
    dmamode = adcp->dmamode;
 80018a0:	6b46      	ldr	r6, [r0, #52]	; 0x34
      cfgr = grpp->cfgr | ADC_CFGR_DMNGT_CIRCULAR;
 80018a2:	6914      	ldr	r4, [r2, #16]
    if (grpp->circular) {
 80018a4:	b981      	cbnz	r1, 80018c8 <adc_lld_start_conversion+0xac>
      cfgr = grpp->cfgr | ADC_CFGR_DMNGT_ONESHOT;
 80018a6:	f044 0401 	orr.w	r4, r4, #1
      if (adcp->depth > 1) {
 80018aa:	68c5      	ldr	r5, [r0, #12]
    dmaStreamSetMemory0(adcp->data.dma, adcp->samples);
 80018ac:	6b1f      	ldr	r7, [r3, #48]	; 0x30
 80018ae:	6899      	ldr	r1, [r3, #8]
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	60d9      	str	r1, [r3, #12]
    dmaStreamSetTransactionSize(adcp->data.dma, (uint32_t)grpp->num_channels *
 80018b4:	6851      	ldr	r1, [r2, #4]
 80018b6:	fb01 f505 	mul.w	r5, r1, r5
 80018ba:	605d      	str	r5, [r3, #4]
    dmaStreamSetMode(adcp->data.dma, dmamode);
 80018bc:	601e      	str	r6, [r3, #0]
    dmaStreamEnable(adcp->data.dma);
 80018be:	681d      	ldr	r5, [r3, #0]
 80018c0:	f045 0501 	orr.w	r5, r5, #1
 80018c4:	601d      	str	r5, [r3, #0]
 80018c6:	e7b3      	b.n	8001830 <adc_lld_start_conversion+0x14>
      if (adcp->depth > 1) {
 80018c8:	68c5      	ldr	r5, [r0, #12]
      cfgr = grpp->cfgr | ADC_CFGR_DMNGT_CIRCULAR;
 80018ca:	f044 0403 	orr.w	r4, r4, #3
      if (adcp->depth > 1) {
 80018ce:	2d01      	cmp	r5, #1
      dmamode |= STM32_DMA_CR_CIRC;
 80018d0:	bf94      	ite	ls
 80018d2:	f446 7680 	orrls.w	r6, r6, #256	; 0x100
        dmamode |= STM32_DMA_CR_HTIE;
 80018d6:	f446 7684 	orrhi.w	r6, r6, #264	; 0x108
 80018da:	e7e7      	b.n	80018ac <adc_lld_start_conversion+0x90>
 80018dc:	24000000 	.word	0x24000000
 80018e0:	24000038 	.word	0x24000038

080018e4 <adc_lld_stop_conversion>:
 * @notapi
 */
void adc_lld_stop_conversion(ADCDriver *adcp) {

#if STM32_ADC_USE_ADC12 == TRUE
  if (&ADCD1 == adcp) {
 80018e4:	4b17      	ldr	r3, [pc, #92]	; (8001944 <adc_lld_stop_conversion+0x60>)
 80018e6:	4298      	cmp	r0, r3
 80018e8:	d021      	beq.n	800192e <adc_lld_stop_conversion+0x4a>
    dmaStreamDisable(adcp->data.dma);
  }
#endif /* STM32_ADC_USE_ADC12 == TRUE */

#if STM32_ADC_USE_ADC3 == TRUE
  if (&ADCD3 == adcp) {
 80018ea:	4b17      	ldr	r3, [pc, #92]	; (8001948 <adc_lld_stop_conversion+0x64>)
 80018ec:	4298      	cmp	r0, r3
 80018ee:	d00d      	beq.n	800190c <adc_lld_stop_conversion+0x28>
    dmaStreamDisable(adcp->data.dma);
#endif
  }
#endif /* STM32_ADC_USE_ADC3 == TRUE */

  adc_lld_stop_adc(adcp);
 80018f0:	6a82      	ldr	r2, [r0, #40]	; 0x28
  if (adcp->adcm->CR & ADC_CR_ADSTART) {
 80018f2:	6893      	ldr	r3, [r2, #8]
 80018f4:	0759      	lsls	r1, r3, #29
 80018f6:	d506      	bpl.n	8001906 <adc_lld_stop_conversion+0x22>
    adcp->adcm->CR |= ADC_CR_ADSTP;
 80018f8:	6893      	ldr	r3, [r2, #8]
 80018fa:	f043 0310 	orr.w	r3, r3, #16
 80018fe:	6093      	str	r3, [r2, #8]
    while (adcp->adcm->CR & ADC_CR_ADSTP)
 8001900:	6893      	ldr	r3, [r2, #8]
 8001902:	06db      	lsls	r3, r3, #27
 8001904:	d4fc      	bmi.n	8001900 <adc_lld_stop_conversion+0x1c>
  adcp->adcm->PCSEL = 0U;
 8001906:	2300      	movs	r3, #0
 8001908:	61d3      	str	r3, [r2, #28]
}
 800190a:	4770      	bx	lr
    dmaStreamDisable(adcp->data.dma);
 800190c:	6b01      	ldr	r1, [r0, #48]	; 0x30
 800190e:	680a      	ldr	r2, [r1, #0]
 8001910:	6813      	ldr	r3, [r2, #0]
 8001912:	f023 031f 	bic.w	r3, r3, #31
 8001916:	6013      	str	r3, [r2, #0]
 8001918:	6813      	ldr	r3, [r2, #0]
 800191a:	07db      	lsls	r3, r3, #31
 800191c:	d4fc      	bmi.n	8001918 <adc_lld_stop_conversion+0x34>
 800191e:	f891 c00c 	ldrb.w	ip, [r1, #12]
 8001922:	233d      	movs	r3, #61	; 0x3d
 8001924:	684a      	ldr	r2, [r1, #4]
 8001926:	fa03 f30c 	lsl.w	r3, r3, ip
 800192a:	6013      	str	r3, [r2, #0]
 800192c:	e7e0      	b.n	80018f0 <adc_lld_stop_conversion+0xc>
    dmaStreamDisable(adcp->data.dma);
 800192e:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8001930:	680a      	ldr	r2, [r1, #0]
 8001932:	6813      	ldr	r3, [r2, #0]
 8001934:	f023 031f 	bic.w	r3, r3, #31
 8001938:	6013      	str	r3, [r2, #0]
 800193a:	6813      	ldr	r3, [r2, #0]
 800193c:	07db      	lsls	r3, r3, #31
 800193e:	d4fc      	bmi.n	800193a <adc_lld_stop_conversion+0x56>
 8001940:	e7ed      	b.n	800191e <adc_lld_stop_conversion+0x3a>
 8001942:	bf00      	nop
 8001944:	24000000 	.word	0x24000000
 8001948:	24000038 	.word	0x24000038

0800194c <adc_lld_serve_interrupt>:
static void adc_lld_serve_interrupt(ADCDriver *adcp, uint32_t isr) {
 800194c:	b570      	push	{r4, r5, r6, lr}
  if (adcp->grpp != NULL) {
 800194e:	6906      	ldr	r6, [r0, #16]
 8001950:	b376      	cbz	r6, 80019b0 <adc_lld_serve_interrupt+0x64>
    if ((isr & ADC_ISR_OVR) && (adcp->state == ADC_ACTIVE)) {
 8001952:	f011 0510 	ands.w	r5, r1, #16
 8001956:	4604      	mov	r4, r0
 8001958:	d006      	beq.n	8001968 <adc_lld_serve_interrupt+0x1c>
 800195a:	7805      	ldrb	r5, [r0, #0]
 800195c:	f1a5 0503 	sub.w	r5, r5, #3
 8001960:	fab5 f585 	clz	r5, r5
 8001964:	096d      	lsrs	r5, r5, #5
 8001966:	006d      	lsls	r5, r5, #1
    if (isr & ADC_ISR_AWD1) {
 8001968:	060b      	lsls	r3, r1, #24
      emask |= ADC_ERR_AWD1;
 800196a:	bf48      	it	mi
 800196c:	f045 0504 	orrmi.w	r5, r5, #4
    if (isr & ADC_ISR_AWD2) {
 8001970:	05c8      	lsls	r0, r1, #23
 8001972:	d51e      	bpl.n	80019b2 <adc_lld_serve_interrupt+0x66>
    if (isr & ADC_ISR_AWD3) {
 8001974:	058a      	lsls	r2, r1, #22
      emask |= ADC_ERR_AWD2;
 8001976:	f045 0508 	orr.w	r5, r5, #8
    if (isr & ADC_ISR_AWD3) {
 800197a:	d501      	bpl.n	8001980 <adc_lld_serve_interrupt+0x34>
      emask |= ADC_ERR_AWD3;
 800197c:	f045 0510 	orr.w	r5, r5, #16
      _adc_isr_error_code(adcp, emask);
 8001980:	4620      	mov	r0, r4
 8001982:	f7ff ffaf 	bl	80018e4 <adc_lld_stop_conversion>
 8001986:	68f3      	ldr	r3, [r6, #12]
 8001988:	b1c3      	cbz	r3, 80019bc <adc_lld_serve_interrupt+0x70>
 800198a:	2205      	movs	r2, #5
 800198c:	4629      	mov	r1, r5
 800198e:	7022      	strb	r2, [r4, #0]
 8001990:	4798      	blx	r3
 8001992:	7823      	ldrb	r3, [r4, #0]
 8001994:	2b05      	cmp	r3, #5
 8001996:	d011      	beq.n	80019bc <adc_lld_serve_interrupt+0x70>
 8001998:	2330      	movs	r3, #48	; 0x30
 800199a:	f383 8811 	msr	BASEPRI, r3
  chThdResumeI(trp, msg);
 800199e:	f04f 31ff 	mov.w	r1, #4294967295
 80019a2:	f104 0014 	add.w	r0, r4, #20
 80019a6:	f002 fe51 	bl	800464c <chThdResumeI>
 80019aa:	2300      	movs	r3, #0
 80019ac:	f383 8811 	msr	BASEPRI, r3
}
 80019b0:	bd70      	pop	{r4, r5, r6, pc}
    if (isr & ADC_ISR_AWD3) {
 80019b2:	058b      	lsls	r3, r1, #22
 80019b4:	d4e2      	bmi.n	800197c <adc_lld_serve_interrupt+0x30>
    if (emask != 0U) {
 80019b6:	2d00      	cmp	r5, #0
 80019b8:	d1e2      	bne.n	8001980 <adc_lld_serve_interrupt+0x34>
}
 80019ba:	bd70      	pop	{r4, r5, r6, pc}
      _adc_isr_error_code(adcp, emask);
 80019bc:	2202      	movs	r2, #2
 80019be:	2300      	movs	r3, #0
 80019c0:	7022      	strb	r2, [r4, #0]
 80019c2:	6123      	str	r3, [r4, #16]
 80019c4:	e7e8      	b.n	8001998 <adc_lld_serve_interrupt+0x4c>
 80019c6:	bf00      	nop

080019c8 <Vector88>:
OSAL_IRQ_HANDLER(STM32_ADC12_HANDLER) {
 80019c8:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80019ca:	4c08      	ldr	r4, [pc, #32]	; (80019ec <Vector88+0x24>)
 80019cc:	4620      	mov	r0, r4
 80019ce:	f002 fa39 	bl	8003e44 <__trace_isr_enter>
  isr  = ADC1->ISR;
 80019d2:	4b07      	ldr	r3, [pc, #28]	; (80019f0 <Vector88+0x28>)
  adc_lld_serve_interrupt(&ADCD1, isr);
 80019d4:	4807      	ldr	r0, [pc, #28]	; (80019f4 <Vector88+0x2c>)
  isr  = ADC1->ISR;
 80019d6:	6819      	ldr	r1, [r3, #0]
  ADC1->ISR = isr;
 80019d8:	6019      	str	r1, [r3, #0]
  adc_lld_serve_interrupt(&ADCD1, isr);
 80019da:	f7ff ffb7 	bl	800194c <adc_lld_serve_interrupt>
  OSAL_IRQ_EPILOGUE();
 80019de:	4620      	mov	r0, r4
 80019e0:	f002 fa48 	bl	8003e74 <__trace_isr_leave>
}
 80019e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80019e8:	f002 bfac 	b.w	8004944 <__port_irq_epilogue>
 80019ec:	08005400 	.word	0x08005400
 80019f0:	40022000 	.word	0x40022000
 80019f4:	24000000 	.word	0x24000000

080019f8 <Vector23C>:
OSAL_IRQ_HANDLER(STM32_ADC3_HANDLER) {
 80019f8:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80019fa:	4c08      	ldr	r4, [pc, #32]	; (8001a1c <Vector23C+0x24>)
 80019fc:	4620      	mov	r0, r4
 80019fe:	f002 fa21 	bl	8003e44 <__trace_isr_enter>
  isr  = ADC3->ISR;
 8001a02:	4b07      	ldr	r3, [pc, #28]	; (8001a20 <Vector23C+0x28>)
  adc_lld_serve_interrupt(&ADCD3, isr);
 8001a04:	4807      	ldr	r0, [pc, #28]	; (8001a24 <Vector23C+0x2c>)
  isr  = ADC3->ISR;
 8001a06:	6819      	ldr	r1, [r3, #0]
  ADC3->ISR = isr;
 8001a08:	6019      	str	r1, [r3, #0]
  adc_lld_serve_interrupt(&ADCD3, isr);
 8001a0a:	f7ff ff9f 	bl	800194c <adc_lld_serve_interrupt>
  OSAL_IRQ_EPILOGUE();
 8001a0e:	4620      	mov	r0, r4
 8001a10:	f002 fa30 	bl	8003e74 <__trace_isr_leave>
}
 8001a14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001a18:	f002 bf94 	b.w	8004944 <__port_irq_epilogue>
 8001a1c:	080053f4 	.word	0x080053f4
 8001a20:	58026000 	.word	0x58026000
 8001a24:	24000038 	.word	0x24000038

08001a28 <adc_lld_serve_dma_interrupt>:
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8001a28:	f011 0f0c 	tst.w	r1, #12
static void adc_lld_serve_dma_interrupt(ADCDriver *adcp, uint32_t flags) {
 8001a2c:	b570      	push	{r4, r5, r6, lr}
 8001a2e:	4604      	mov	r4, r0
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8001a30:	d10e      	bne.n	8001a50 <adc_lld_serve_dma_interrupt+0x28>
    if (adcp->grpp != NULL) {
 8001a32:	6905      	ldr	r5, [r0, #16]
 8001a34:	b15d      	cbz	r5, 8001a4e <adc_lld_serve_dma_interrupt+0x26>
      if ((flags & STM32_DMA_ISR_TCIF) != 0) {
 8001a36:	068a      	lsls	r2, r1, #26
 8001a38:	d523      	bpl.n	8001a82 <adc_lld_serve_dma_interrupt+0x5a>
        _adc_isr_full_code(adcp);
 8001a3a:	782b      	ldrb	r3, [r5, #0]
 8001a3c:	b373      	cbz	r3, 8001a9c <adc_lld_serve_dma_interrupt+0x74>
 8001a3e:	68ab      	ldr	r3, [r5, #8]
 8001a40:	b12b      	cbz	r3, 8001a4e <adc_lld_serve_dma_interrupt+0x26>
 8001a42:	2204      	movs	r2, #4
 8001a44:	7002      	strb	r2, [r0, #0]
 8001a46:	4798      	blx	r3
 8001a48:	7823      	ldrb	r3, [r4, #0]
 8001a4a:	2b04      	cmp	r3, #4
 8001a4c:	d03c      	beq.n	8001ac8 <adc_lld_serve_dma_interrupt+0xa0>
}
 8001a4e:	bd70      	pop	{r4, r5, r6, pc}
    _adc_isr_error_code(adcp, ADC_ERR_DMAFAILURE);
 8001a50:	f7ff ff48 	bl	80018e4 <adc_lld_stop_conversion>
 8001a54:	6903      	ldr	r3, [r0, #16]
 8001a56:	68db      	ldr	r3, [r3, #12]
 8001a58:	b1db      	cbz	r3, 8001a92 <adc_lld_serve_dma_interrupt+0x6a>
 8001a5a:	2205      	movs	r2, #5
 8001a5c:	2101      	movs	r1, #1
 8001a5e:	7002      	strb	r2, [r0, #0]
 8001a60:	4798      	blx	r3
 8001a62:	7823      	ldrb	r3, [r4, #0]
 8001a64:	2b05      	cmp	r3, #5
 8001a66:	d014      	beq.n	8001a92 <adc_lld_serve_dma_interrupt+0x6a>
 8001a68:	2330      	movs	r3, #48	; 0x30
 8001a6a:	f383 8811 	msr	BASEPRI, r3
 8001a6e:	f04f 31ff 	mov.w	r1, #4294967295
 8001a72:	f104 0014 	add.w	r0, r4, #20
 8001a76:	f002 fde9 	bl	800464c <chThdResumeI>
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	f383 8811 	msr	BASEPRI, r3
}
 8001a80:	bd70      	pop	{r4, r5, r6, pc}
      else if ((flags & STM32_DMA_ISR_HTIF) != 0) {
 8001a82:	06cb      	lsls	r3, r1, #27
 8001a84:	d5e3      	bpl.n	8001a4e <adc_lld_serve_dma_interrupt+0x26>
        _adc_isr_half_code(adcp);
 8001a86:	68ab      	ldr	r3, [r5, #8]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d0e0      	beq.n	8001a4e <adc_lld_serve_dma_interrupt+0x26>
}
 8001a8c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        _adc_isr_half_code(adcp);
 8001a90:	4718      	bx	r3
    _adc_isr_error_code(adcp, ADC_ERR_DMAFAILURE);
 8001a92:	2202      	movs	r2, #2
 8001a94:	2300      	movs	r3, #0
 8001a96:	7022      	strb	r2, [r4, #0]
 8001a98:	6123      	str	r3, [r4, #16]
 8001a9a:	e7e5      	b.n	8001a68 <adc_lld_serve_dma_interrupt+0x40>
        _adc_isr_full_code(adcp);
 8001a9c:	f7ff ff22 	bl	80018e4 <adc_lld_stop_conversion>
 8001aa0:	68ab      	ldr	r3, [r5, #8]
 8001aa2:	b1a3      	cbz	r3, 8001ace <adc_lld_serve_dma_interrupt+0xa6>
 8001aa4:	2204      	movs	r2, #4
 8001aa6:	7002      	strb	r2, [r0, #0]
 8001aa8:	4798      	blx	r3
 8001aaa:	7823      	ldrb	r3, [r4, #0]
 8001aac:	2b04      	cmp	r3, #4
 8001aae:	d00e      	beq.n	8001ace <adc_lld_serve_dma_interrupt+0xa6>
 8001ab0:	2330      	movs	r3, #48	; 0x30
 8001ab2:	f383 8811 	msr	BASEPRI, r3
 8001ab6:	2100      	movs	r1, #0
 8001ab8:	f104 0014 	add.w	r0, r4, #20
 8001abc:	f002 fdc6 	bl	800464c <chThdResumeI>
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	f383 8811 	msr	BASEPRI, r3
}
 8001ac6:	bd70      	pop	{r4, r5, r6, pc}
        _adc_isr_full_code(adcp);
 8001ac8:	2303      	movs	r3, #3
 8001aca:	7023      	strb	r3, [r4, #0]
}
 8001acc:	bd70      	pop	{r4, r5, r6, pc}
        _adc_isr_full_code(adcp);
 8001ace:	2202      	movs	r2, #2
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	7022      	strb	r2, [r4, #0]
 8001ad4:	6123      	str	r3, [r4, #16]
 8001ad6:	e7eb      	b.n	8001ab0 <adc_lld_serve_dma_interrupt+0x88>

08001ad8 <Vector244>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH0_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001ad8:	480a      	ldr	r0, [pc, #40]	; (8001b04 <Vector244+0x2c>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH0_HANDLER) {
 8001ada:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8001adc:	f002 f9b2 	bl	8003e44 <__trace_isr_enter>

  flags = (BDMA->ISR >> 0U) & STM32_BDMA_ISR_MASK;
 8001ae0:	4b09      	ldr	r3, [pc, #36]	; (8001b08 <Vector244+0x30>)
  BDMA->IFCR = flags << 0U;
  if (bdma.streams[0].func)
 8001ae2:	480a      	ldr	r0, [pc, #40]	; (8001b0c <Vector244+0x34>)
  flags = (BDMA->ISR >> 0U) & STM32_BDMA_ISR_MASK;
 8001ae4:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[0].func)
 8001ae6:	6842      	ldr	r2, [r0, #4]
  flags = (BDMA->ISR >> 0U) & STM32_BDMA_ISR_MASK;
 8001ae8:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 0U;
 8001aec:	6059      	str	r1, [r3, #4]
  if (bdma.streams[0].func)
 8001aee:	b10a      	cbz	r2, 8001af4 <Vector244+0x1c>
    bdma.streams[0].func(bdma.streams[0].param, flags);
 8001af0:	6880      	ldr	r0, [r0, #8]
 8001af2:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001af4:	4803      	ldr	r0, [pc, #12]	; (8001b04 <Vector244+0x2c>)
 8001af6:	f002 f9bd 	bl	8003e74 <__trace_isr_leave>
}
 8001afa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8001afe:	f002 bf21 	b.w	8004944 <__port_irq_epilogue>
 8001b02:	bf00      	nop
 8001b04:	08005468 	.word	0x08005468
 8001b08:	58025400 	.word	0x58025400
 8001b0c:	24000070 	.word	0x24000070

08001b10 <Vector248>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001b10:	480b      	ldr	r0, [pc, #44]	; (8001b40 <Vector248+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH1_HANDLER) {
 8001b12:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001b14:	f002 f996 	bl	8003e44 <__trace_isr_enter>

  flags = (BDMA->ISR >> 4U) & STM32_BDMA_ISR_MASK;
 8001b18:	4b0a      	ldr	r3, [pc, #40]	; (8001b44 <Vector248+0x34>)
  BDMA->IFCR = flags << 4U;
  if (bdma.streams[1].func)
 8001b1a:	480b      	ldr	r0, [pc, #44]	; (8001b48 <Vector248+0x38>)
  flags = (BDMA->ISR >> 4U) & STM32_BDMA_ISR_MASK;
 8001b1c:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[1].func)
 8001b1e:	68c2      	ldr	r2, [r0, #12]
  flags = (BDMA->ISR >> 4U) & STM32_BDMA_ISR_MASK;
 8001b20:	0909      	lsrs	r1, r1, #4
 8001b22:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 4U;
 8001b26:	010c      	lsls	r4, r1, #4
 8001b28:	605c      	str	r4, [r3, #4]
  if (bdma.streams[1].func)
 8001b2a:	b10a      	cbz	r2, 8001b30 <Vector248+0x20>
    bdma.streams[1].func(bdma.streams[1].param, flags);
 8001b2c:	6900      	ldr	r0, [r0, #16]
 8001b2e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001b30:	4803      	ldr	r0, [pc, #12]	; (8001b40 <Vector248+0x30>)
 8001b32:	f002 f99f 	bl	8003e74 <__trace_isr_leave>
}
 8001b36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001b3a:	f002 bf03 	b.w	8004944 <__port_irq_epilogue>
 8001b3e:	bf00      	nop
 8001b40:	0800545c 	.word	0x0800545c
 8001b44:	58025400 	.word	0x58025400
 8001b48:	24000070 	.word	0x24000070

08001b4c <Vector24C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001b4c:	480b      	ldr	r0, [pc, #44]	; (8001b7c <Vector24C+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH2_HANDLER) {
 8001b4e:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001b50:	f002 f978 	bl	8003e44 <__trace_isr_enter>

  flags = (BDMA->ISR >> 8U) & STM32_BDMA_ISR_MASK;
 8001b54:	4b0a      	ldr	r3, [pc, #40]	; (8001b80 <Vector24C+0x34>)
  BDMA->IFCR = flags << 8U;
  if (bdma.streams[2].func)
 8001b56:	480b      	ldr	r0, [pc, #44]	; (8001b84 <Vector24C+0x38>)
  flags = (BDMA->ISR >> 8U) & STM32_BDMA_ISR_MASK;
 8001b58:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[2].func)
 8001b5a:	6942      	ldr	r2, [r0, #20]
  flags = (BDMA->ISR >> 8U) & STM32_BDMA_ISR_MASK;
 8001b5c:	0a09      	lsrs	r1, r1, #8
 8001b5e:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 8U;
 8001b62:	020c      	lsls	r4, r1, #8
 8001b64:	605c      	str	r4, [r3, #4]
  if (bdma.streams[2].func)
 8001b66:	b10a      	cbz	r2, 8001b6c <Vector24C+0x20>
    bdma.streams[2].func(bdma.streams[2].param, flags);
 8001b68:	6980      	ldr	r0, [r0, #24]
 8001b6a:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001b6c:	4803      	ldr	r0, [pc, #12]	; (8001b7c <Vector24C+0x30>)
 8001b6e:	f002 f981 	bl	8003e74 <__trace_isr_leave>
}
 8001b72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001b76:	f002 bee5 	b.w	8004944 <__port_irq_epilogue>
 8001b7a:	bf00      	nop
 8001b7c:	08005450 	.word	0x08005450
 8001b80:	58025400 	.word	0x58025400
 8001b84:	24000070 	.word	0x24000070

08001b88 <Vector250>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001b88:	480b      	ldr	r0, [pc, #44]	; (8001bb8 <Vector250+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH3_HANDLER) {
 8001b8a:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001b8c:	f002 f95a 	bl	8003e44 <__trace_isr_enter>

  flags = (BDMA->ISR >> 12U) & STM32_BDMA_ISR_MASK;
 8001b90:	4b0a      	ldr	r3, [pc, #40]	; (8001bbc <Vector250+0x34>)
  BDMA->IFCR = flags << 12U;
  if (bdma.streams[3].func)
 8001b92:	480b      	ldr	r0, [pc, #44]	; (8001bc0 <Vector250+0x38>)
  flags = (BDMA->ISR >> 12U) & STM32_BDMA_ISR_MASK;
 8001b94:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[3].func)
 8001b96:	69c2      	ldr	r2, [r0, #28]
  flags = (BDMA->ISR >> 12U) & STM32_BDMA_ISR_MASK;
 8001b98:	0b09      	lsrs	r1, r1, #12
 8001b9a:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 12U;
 8001b9e:	030c      	lsls	r4, r1, #12
 8001ba0:	605c      	str	r4, [r3, #4]
  if (bdma.streams[3].func)
 8001ba2:	b10a      	cbz	r2, 8001ba8 <Vector250+0x20>
    bdma.streams[3].func(bdma.streams[3].param, flags);
 8001ba4:	6a00      	ldr	r0, [r0, #32]
 8001ba6:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001ba8:	4803      	ldr	r0, [pc, #12]	; (8001bb8 <Vector250+0x30>)
 8001baa:	f002 f963 	bl	8003e74 <__trace_isr_leave>
}
 8001bae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001bb2:	f002 bec7 	b.w	8004944 <__port_irq_epilogue>
 8001bb6:	bf00      	nop
 8001bb8:	08005444 	.word	0x08005444
 8001bbc:	58025400 	.word	0x58025400
 8001bc0:	24000070 	.word	0x24000070

08001bc4 <Vector254>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH4_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001bc4:	480b      	ldr	r0, [pc, #44]	; (8001bf4 <Vector254+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH4_HANDLER) {
 8001bc6:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001bc8:	f002 f93c 	bl	8003e44 <__trace_isr_enter>

  flags = (BDMA->ISR >> 16U) & STM32_BDMA_ISR_MASK;
 8001bcc:	4b0a      	ldr	r3, [pc, #40]	; (8001bf8 <Vector254+0x34>)
  BDMA->IFCR = flags << 16U;
  if (bdma.streams[4].func)
 8001bce:	480b      	ldr	r0, [pc, #44]	; (8001bfc <Vector254+0x38>)
  flags = (BDMA->ISR >> 16U) & STM32_BDMA_ISR_MASK;
 8001bd0:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[4].func)
 8001bd2:	6a42      	ldr	r2, [r0, #36]	; 0x24
  flags = (BDMA->ISR >> 16U) & STM32_BDMA_ISR_MASK;
 8001bd4:	0c09      	lsrs	r1, r1, #16
 8001bd6:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 16U;
 8001bda:	040c      	lsls	r4, r1, #16
 8001bdc:	605c      	str	r4, [r3, #4]
  if (bdma.streams[4].func)
 8001bde:	b10a      	cbz	r2, 8001be4 <Vector254+0x20>
    bdma.streams[4].func(bdma.streams[4].param, flags);
 8001be0:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8001be2:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001be4:	4803      	ldr	r0, [pc, #12]	; (8001bf4 <Vector254+0x30>)
 8001be6:	f002 f945 	bl	8003e74 <__trace_isr_leave>
}
 8001bea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001bee:	f002 bea9 	b.w	8004944 <__port_irq_epilogue>
 8001bf2:	bf00      	nop
 8001bf4:	08005438 	.word	0x08005438
 8001bf8:	58025400 	.word	0x58025400
 8001bfc:	24000070 	.word	0x24000070

08001c00 <Vector258>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001c00:	480b      	ldr	r0, [pc, #44]	; (8001c30 <Vector258+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH5_HANDLER) {
 8001c02:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001c04:	f002 f91e 	bl	8003e44 <__trace_isr_enter>

  flags = (BDMA->ISR >> 20U) & STM32_BDMA_ISR_MASK;
 8001c08:	4b0a      	ldr	r3, [pc, #40]	; (8001c34 <Vector258+0x34>)
  BDMA->IFCR = flags << 20U;
  if (bdma.streams[5].func)
 8001c0a:	480b      	ldr	r0, [pc, #44]	; (8001c38 <Vector258+0x38>)
  flags = (BDMA->ISR >> 20U) & STM32_BDMA_ISR_MASK;
 8001c0c:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[5].func)
 8001c0e:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  flags = (BDMA->ISR >> 20U) & STM32_BDMA_ISR_MASK;
 8001c10:	0d09      	lsrs	r1, r1, #20
 8001c12:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 20U;
 8001c16:	050c      	lsls	r4, r1, #20
 8001c18:	605c      	str	r4, [r3, #4]
  if (bdma.streams[5].func)
 8001c1a:	b10a      	cbz	r2, 8001c20 <Vector258+0x20>
    bdma.streams[5].func(bdma.streams[5].param, flags);
 8001c1c:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8001c1e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001c20:	4803      	ldr	r0, [pc, #12]	; (8001c30 <Vector258+0x30>)
 8001c22:	f002 f927 	bl	8003e74 <__trace_isr_leave>
}
 8001c26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001c2a:	f002 be8b 	b.w	8004944 <__port_irq_epilogue>
 8001c2e:	bf00      	nop
 8001c30:	0800542c 	.word	0x0800542c
 8001c34:	58025400 	.word	0x58025400
 8001c38:	24000070 	.word	0x24000070

08001c3c <Vector25C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001c3c:	480b      	ldr	r0, [pc, #44]	; (8001c6c <Vector25C+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH6_HANDLER) {
 8001c3e:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001c40:	f002 f900 	bl	8003e44 <__trace_isr_enter>

  flags = (BDMA->ISR >> 24U) & STM32_BDMA_ISR_MASK;
 8001c44:	4b0a      	ldr	r3, [pc, #40]	; (8001c70 <Vector25C+0x34>)
  BDMA->IFCR = flags << 24U;
  if (bdma.streams[6].func)
 8001c46:	480b      	ldr	r0, [pc, #44]	; (8001c74 <Vector25C+0x38>)
  flags = (BDMA->ISR >> 24U) & STM32_BDMA_ISR_MASK;
 8001c48:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[6].func)
 8001c4a:	6b42      	ldr	r2, [r0, #52]	; 0x34
  flags = (BDMA->ISR >> 24U) & STM32_BDMA_ISR_MASK;
 8001c4c:	0e09      	lsrs	r1, r1, #24
 8001c4e:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 24U;
 8001c52:	060c      	lsls	r4, r1, #24
 8001c54:	605c      	str	r4, [r3, #4]
  if (bdma.streams[6].func)
 8001c56:	b10a      	cbz	r2, 8001c5c <Vector25C+0x20>
    bdma.streams[6].func(bdma.streams[6].param, flags);
 8001c58:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8001c5a:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001c5c:	4803      	ldr	r0, [pc, #12]	; (8001c6c <Vector25C+0x30>)
 8001c5e:	f002 f909 	bl	8003e74 <__trace_isr_leave>
}
 8001c62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001c66:	f002 be6d 	b.w	8004944 <__port_irq_epilogue>
 8001c6a:	bf00      	nop
 8001c6c:	08005420 	.word	0x08005420
 8001c70:	58025400 	.word	0x58025400
 8001c74:	24000070 	.word	0x24000070

08001c78 <Vector260>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001c78:	480b      	ldr	r0, [pc, #44]	; (8001ca8 <Vector260+0x30>)
OSAL_IRQ_HANDLER(STM32_BDMA1_CH7_HANDLER) {
 8001c7a:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001c7c:	f002 f8e2 	bl	8003e44 <__trace_isr_enter>

  flags = (BDMA->ISR >> 28U) & STM32_BDMA_ISR_MASK;
 8001c80:	4b0a      	ldr	r3, [pc, #40]	; (8001cac <Vector260+0x34>)
  BDMA->IFCR = flags << 28U;
  if (bdma.streams[7].func)
 8001c82:	480b      	ldr	r0, [pc, #44]	; (8001cb0 <Vector260+0x38>)
  flags = (BDMA->ISR >> 28U) & STM32_BDMA_ISR_MASK;
 8001c84:	6819      	ldr	r1, [r3, #0]
  if (bdma.streams[7].func)
 8001c86:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  flags = (BDMA->ISR >> 28U) & STM32_BDMA_ISR_MASK;
 8001c88:	0f09      	lsrs	r1, r1, #28
 8001c8a:	f001 010e 	and.w	r1, r1, #14
  BDMA->IFCR = flags << 28U;
 8001c8e:	070c      	lsls	r4, r1, #28
 8001c90:	605c      	str	r4, [r3, #4]
  if (bdma.streams[7].func)
 8001c92:	b10a      	cbz	r2, 8001c98 <Vector260+0x20>
    bdma.streams[7].func(bdma.streams[7].param, flags);
 8001c94:	6c00      	ldr	r0, [r0, #64]	; 0x40
 8001c96:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001c98:	4803      	ldr	r0, [pc, #12]	; (8001ca8 <Vector260+0x30>)
 8001c9a:	f002 f8eb 	bl	8003e74 <__trace_isr_leave>
}
 8001c9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001ca2:	f002 be4f 	b.w	8004944 <__port_irq_epilogue>
 8001ca6:	bf00      	nop
 8001ca8:	08005414 	.word	0x08005414
 8001cac:	58025400 	.word	0x58025400
 8001cb0:	24000070 	.word	0x24000070

08001cb4 <bdmaInit>:
 * @init
 */
void bdmaInit(void) {
  unsigned i;

  bdma.allocated_mask = 0U;
 8001cb4:	480b      	ldr	r0, [pc, #44]	; (8001ce4 <bdmaInit+0x30>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	4b0b      	ldr	r3, [pc, #44]	; (8001ce8 <bdmaInit+0x34>)
 8001cba:	4601      	mov	r1, r0
 8001cbc:	6002      	str	r2, [r0, #0]
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 8001cbe:	f103 0ca0 	add.w	ip, r3, #160	; 0xa0
  bdma.allocated_mask = 0U;
 8001cc2:	480a      	ldr	r0, [pc, #40]	; (8001cec <bdmaInit+0x38>)
 8001cc4:	e001      	b.n	8001cca <bdmaInit+0x16>
    _stm32_bdma_streams[i].channel->CCR = 0U;
 8001cc6:	f853 0c14 	ldr.w	r0, [r3, #-20]
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 8001cca:	3314      	adds	r3, #20
    _stm32_bdma_streams[i].channel->CCR = 0U;
 8001ccc:	6002      	str	r2, [r0, #0]
    bdma.streams[i].func  = NULL;
 8001cce:	604a      	str	r2, [r1, #4]
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 8001cd0:	4563      	cmp	r3, ip
    bdma.streams[i].param = NULL;
 8001cd2:	f841 2f08 	str.w	r2, [r1, #8]!
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 8001cd6:	d1f6      	bne.n	8001cc6 <bdmaInit+0x12>
  }
  BDMA->IFCR = 0xFFFFFFFFU;
 8001cd8:	4b05      	ldr	r3, [pc, #20]	; (8001cf0 <bdmaInit+0x3c>)
 8001cda:	f04f 32ff 	mov.w	r2, #4294967295
 8001cde:	605a      	str	r2, [r3, #4]
}
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop
 8001ce4:	24000070 	.word	0x24000070
 8001ce8:	0800548c 	.word	0x0800548c
 8001cec:	58025408 	.word	0x58025408
 8001cf0:	58025400 	.word	0x58025400

08001cf4 <bdmaStreamAllocI>:
                                            void *param) {
  uint32_t i, startid, endid;

  osalDbgCheckClassI();

  if (id < STM32_BDMA_STREAMS) {
 8001cf4:	2807      	cmp	r0, #7
                                            void *param) {
 8001cf6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001cf8:	4604      	mov	r4, r0
  if (id < STM32_BDMA_STREAMS) {
 8001cfa:	d906      	bls.n	8001d0a <bdmaStreamAllocI+0x16>
    startid = id;
    endid   = id;
  }
  else if (id == STM32_BDMA_STREAM_ID_ANY) {
 8001cfc:	2808      	cmp	r0, #8
 8001cfe:	d115      	bne.n	8001d2c <bdmaStreamAllocI+0x38>
 8001d00:	2001      	movs	r0, #1
    startid = 0U;
    endid   = STM32_BDMA_STREAMS - 1U;
 8001d02:	f04f 0c07 	mov.w	ip, #7
    startid = 0U;
 8001d06:	2400      	movs	r4, #0
 8001d08:	e002      	b.n	8001d10 <bdmaStreamAllocI+0x1c>
    osalDbgCheck(false);
    return NULL;
  }

  for (i = startid; i <= endid; i++) {
    uint32_t mask = (1U << i);
 8001d0a:	2001      	movs	r0, #1
 8001d0c:	46a4      	mov	ip, r4
 8001d0e:	40a0      	lsls	r0, r4
    if ((bdma.allocated_mask & mask) == 0U) {
 8001d10:	4e20      	ldr	r6, [pc, #128]	; (8001d94 <bdmaStreamAllocI+0xa0>)
 8001d12:	6835      	ldr	r5, [r6, #0]
 8001d14:	4205      	tst	r5, r0
 8001d16:	d00c      	beq.n	8001d32 <bdmaStreamAllocI+0x3e>
    uint32_t mask = (1U << i);
 8001d18:	f04f 0e01 	mov.w	lr, #1
 8001d1c:	e001      	b.n	8001d22 <bdmaStreamAllocI+0x2e>
    if ((bdma.allocated_mask & mask) == 0U) {
 8001d1e:	4205      	tst	r5, r0
 8001d20:	d007      	beq.n	8001d32 <bdmaStreamAllocI+0x3e>
  for (i = startid; i <= endid; i++) {
 8001d22:	3401      	adds	r4, #1
 8001d24:	45a4      	cmp	ip, r4
    uint32_t mask = (1U << i);
 8001d26:	fa0e f004 	lsl.w	r0, lr, r4
  for (i = startid; i <= endid; i++) {
 8001d2a:	d2f8      	bcs.n	8001d1e <bdmaStreamAllocI+0x2a>
    return NULL;
 8001d2c:	2500      	movs	r5, #0
      return stp;
    }
  }

  return NULL;
}
 8001d2e:	4628      	mov	r0, r5
 8001d30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      bdma.allocated_mask  |= mask;
 8001d32:	4305      	orrs	r5, r0
      const stm32_bdma_stream_t *stp = STM32_BDMA_STREAM(i);
 8001d34:	4f18      	ldr	r7, [pc, #96]	; (8001d98 <bdmaStreamAllocI+0xa4>)
      bdma.allocated_mask  |= mask;
 8001d36:	6035      	str	r5, [r6, #0]
      bdma.streams[i].func  = func;
 8001d38:	eb06 06c4 	add.w	r6, r6, r4, lsl #3
      const stm32_bdma_stream_t *stp = STM32_BDMA_STREAM(i);
 8001d3c:	eb04 0584 	add.w	r5, r4, r4, lsl #2
      bdma.streams[i].func  = func;
 8001d40:	e9c6 2301 	strd	r2, r3, [r6, #4]
  RCC_C1->AHB4ENR |= mask;
 8001d44:	4b15      	ldr	r3, [pc, #84]	; (8001d9c <bdmaStreamAllocI+0xa8>)
      const stm32_bdma_stream_t *stp = STM32_BDMA_STREAM(i);
 8001d46:	00a6      	lsls	r6, r4, #2
 8001d48:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8001d4c:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 8001d50:	f440 1000 	orr.w	r0, r0, #2097152	; 0x200000
 8001d54:	f8c3 00e0 	str.w	r0, [r3, #224]	; 0xe0
    RCC_C1->AHB4LPENR |= mask;
 8001d58:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
 8001d5c:	f440 1000 	orr.w	r0, r0, #2097152	; 0x200000
 8001d60:	f8c3 0108 	str.w	r0, [r3, #264]	; 0x108
  (void)RCC_C1->AHB4LPENR;
 8001d64:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
      if (func != NULL) {
 8001d68:	b112      	cbz	r2, 8001d70 <bdmaStreamAllocI+0x7c>
        nvicEnableVector(stp->vector, priority);
 8001d6a:	7c68      	ldrb	r0, [r5, #17]
 8001d6c:	f7ff f9f0 	bl	8001150 <nvicEnableVector>
      bdmaStreamDisable(stp);
 8001d70:	1933      	adds	r3, r6, r4
 8001d72:	220e      	movs	r2, #14
      stp->channel->CCR = STM32_BDMA_CR_RESET_VALUE;
 8001d74:	2000      	movs	r0, #0
      bdmaStreamDisable(stp);
 8001d76:	eb07 0183 	add.w	r1, r7, r3, lsl #2
 8001d7a:	f857 4023 	ldr.w	r4, [r7, r3, lsl #2]
 8001d7e:	684b      	ldr	r3, [r1, #4]
 8001d80:	7a09      	ldrb	r1, [r1, #8]
 8001d82:	408a      	lsls	r2, r1
 8001d84:	6819      	ldr	r1, [r3, #0]
 8001d86:	f021 010f 	bic.w	r1, r1, #15
 8001d8a:	6019      	str	r1, [r3, #0]
 8001d8c:	6062      	str	r2, [r4, #4]
      stp->channel->CCR = STM32_BDMA_CR_RESET_VALUE;
 8001d8e:	6018      	str	r0, [r3, #0]
}
 8001d90:	4628      	mov	r0, r5
 8001d92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001d94:	24000070 	.word	0x24000070
 8001d98:	08005474 	.word	0x08005474
 8001d9c:	58024400 	.word	0x58024400

08001da0 <bdmaStreamFreeI>:
 *
 * @param[in] stp       pointer to an @p stm32_bdma_stream_t structure
 *
 * @iclass
 */
void bdmaStreamFreeI(const stm32_bdma_stream_t *stp) {
 8001da0:	b510      	push	{r4, lr}
 8001da2:	4604      	mov	r4, r0
  /* Check if the streams is not taken.*/
  osalDbgAssert((bdma.allocated_mask & (1U << stp->selfindex)) != 0U,
                "not allocated");

  /* Disables the associated IRQ vector.*/
  nvicDisableVector(stp->vector);
 8001da4:	7c40      	ldrb	r0, [r0, #17]
 8001da6:	f7ff f9eb 	bl	8001180 <nvicDisableVector>

  /* Marks the stream as not allocated.*/
  bdma.allocated_mask &= ~(1U << stp->selfindex);
 8001daa:	490f      	ldr	r1, [pc, #60]	; (8001de8 <bdmaStreamFreeI+0x48>)
 8001dac:	7c23      	ldrb	r3, [r4, #16]
 8001dae:	2001      	movs	r0, #1
 8001db0:	680a      	ldr	r2, [r1, #0]

  /* Clearing associated handler and parameter.*/
  bdma.streams[stp->selfindex].func  = NULL;
 8001db2:	2400      	movs	r4, #0
  bdma.allocated_mask &= ~(1U << stp->selfindex);
 8001db4:	4098      	lsls	r0, r3
  bdma.streams[stp->selfindex].func  = NULL;
 8001db6:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
  bdma.allocated_mask &= ~(1U << stp->selfindex);
 8001dba:	ea22 0200 	bic.w	r2, r2, r0
  bdma.streams[stp->selfindex].param = NULL;
 8001dbe:	e9c3 4401 	strd	r4, r4, [r3, #4]

  /* Shutting down clocks that are no more required, if any.*/
  if ((bdma.allocated_mask & STM32_BDMA_STREAMS_MASK) == 0U) {
 8001dc2:	b2d3      	uxtb	r3, r2
  bdma.allocated_mask &= ~(1U << stp->selfindex);
 8001dc4:	600a      	str	r2, [r1, #0]
  if ((bdma.allocated_mask & STM32_BDMA_STREAMS_MASK) == 0U) {
 8001dc6:	b973      	cbnz	r3, 8001de6 <bdmaStreamFreeI+0x46>
  RCC_C1->AHB4ENR &= ~mask;
 8001dc8:	4b08      	ldr	r3, [pc, #32]	; (8001dec <bdmaStreamFreeI+0x4c>)
 8001dca:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8001dce:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8001dd2:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
  RCC_C1->AHB4LPENR &= ~mask;
 8001dd6:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8001dda:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8001dde:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  (void)RCC_C1->AHB4LPENR;
 8001de2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
    rccDisableBDMA1();
  }
}
 8001de6:	bd10      	pop	{r4, pc}
 8001de8:	24000070 	.word	0x24000070
 8001dec:	58024400 	.word	0x58024400

08001df0 <bdmaSetRequestSource>:
 */
void bdmaSetRequestSource(const stm32_bdma_stream_t *stp, uint32_t per) {

  osalDbgCheck(per < 256U);

  stp->mux->CCR = per;
 8001df0:	68c3      	ldr	r3, [r0, #12]
 8001df2:	6019      	str	r1, [r3, #0]
}
 8001df4:	4770      	bx	lr
 8001df6:	bf00      	nop

08001df8 <Vector6C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001df8:	480a      	ldr	r0, [pc, #40]	; (8001e24 <Vector6C+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
 8001dfa:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8001dfc:	f002 f822 	bl	8003e44 <__trace_isr_enter>

  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8001e00:	4b09      	ldr	r3, [pc, #36]	; (8001e28 <Vector6C+0x30>)
  DMA1->LIFCR = flags << 0U;
  if (dma.streams[0].func)
 8001e02:	480a      	ldr	r0, [pc, #40]	; (8001e2c <Vector6C+0x34>)
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8001e04:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[0].func)
 8001e06:	6842      	ldr	r2, [r0, #4]
  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8001e08:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 0U;
 8001e0c:	6099      	str	r1, [r3, #8]
  if (dma.streams[0].func)
 8001e0e:	b10a      	cbz	r2, 8001e14 <Vector6C+0x1c>
    dma.streams[0].func(dma.streams[0].param, flags);
 8001e10:	6880      	ldr	r0, [r0, #8]
 8001e12:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001e14:	4803      	ldr	r0, [pc, #12]	; (8001e24 <Vector6C+0x2c>)
 8001e16:	f002 f82d 	bl	8003e74 <__trace_isr_leave>
}
 8001e1a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8001e1e:	f002 bd91 	b.w	8004944 <__port_irq_epilogue>
 8001e22:	bf00      	nop
 8001e24:	08005568 	.word	0x08005568
 8001e28:	40020000 	.word	0x40020000
 8001e2c:	240000b4 	.word	0x240000b4

08001e30 <Vector70>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001e30:	480b      	ldr	r0, [pc, #44]	; (8001e60 <Vector70+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
 8001e32:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001e34:	f002 f806 	bl	8003e44 <__trace_isr_enter>

  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8001e38:	4b0a      	ldr	r3, [pc, #40]	; (8001e64 <Vector70+0x34>)
  DMA1->LIFCR = flags << 6U;
  if (dma.streams[1].func)
 8001e3a:	480b      	ldr	r0, [pc, #44]	; (8001e68 <Vector70+0x38>)
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8001e3c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[1].func)
 8001e3e:	68c2      	ldr	r2, [r0, #12]
  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8001e40:	0989      	lsrs	r1, r1, #6
 8001e42:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 6U;
 8001e46:	018c      	lsls	r4, r1, #6
 8001e48:	609c      	str	r4, [r3, #8]
  if (dma.streams[1].func)
 8001e4a:	b10a      	cbz	r2, 8001e50 <Vector70+0x20>
    dma.streams[1].func(dma.streams[1].param, flags);
 8001e4c:	6900      	ldr	r0, [r0, #16]
 8001e4e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001e50:	4803      	ldr	r0, [pc, #12]	; (8001e60 <Vector70+0x30>)
 8001e52:	f002 f80f 	bl	8003e74 <__trace_isr_leave>
}
 8001e56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001e5a:	f002 bd73 	b.w	8004944 <__port_irq_epilogue>
 8001e5e:	bf00      	nop
 8001e60:	0800555c 	.word	0x0800555c
 8001e64:	40020000 	.word	0x40020000
 8001e68:	240000b4 	.word	0x240000b4

08001e6c <Vector74>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001e6c:	480b      	ldr	r0, [pc, #44]	; (8001e9c <Vector74+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
 8001e6e:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001e70:	f001 ffe8 	bl	8003e44 <__trace_isr_enter>

  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8001e74:	4b0a      	ldr	r3, [pc, #40]	; (8001ea0 <Vector74+0x34>)
  DMA1->LIFCR = flags << 16U;
  if (dma.streams[2].func)
 8001e76:	480b      	ldr	r0, [pc, #44]	; (8001ea4 <Vector74+0x38>)
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8001e78:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[2].func)
 8001e7a:	6942      	ldr	r2, [r0, #20]
  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8001e7c:	0c09      	lsrs	r1, r1, #16
 8001e7e:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 16U;
 8001e82:	040c      	lsls	r4, r1, #16
 8001e84:	609c      	str	r4, [r3, #8]
  if (dma.streams[2].func)
 8001e86:	b10a      	cbz	r2, 8001e8c <Vector74+0x20>
    dma.streams[2].func(dma.streams[2].param, flags);
 8001e88:	6980      	ldr	r0, [r0, #24]
 8001e8a:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001e8c:	4803      	ldr	r0, [pc, #12]	; (8001e9c <Vector74+0x30>)
 8001e8e:	f001 fff1 	bl	8003e74 <__trace_isr_leave>
}
 8001e92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001e96:	f002 bd55 	b.w	8004944 <__port_irq_epilogue>
 8001e9a:	bf00      	nop
 8001e9c:	08005550 	.word	0x08005550
 8001ea0:	40020000 	.word	0x40020000
 8001ea4:	240000b4 	.word	0x240000b4

08001ea8 <Vector78>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001ea8:	480b      	ldr	r0, [pc, #44]	; (8001ed8 <Vector78+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
 8001eaa:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001eac:	f001 ffca 	bl	8003e44 <__trace_isr_enter>

  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8001eb0:	4b0a      	ldr	r3, [pc, #40]	; (8001edc <Vector78+0x34>)
  DMA1->LIFCR = flags << 22U;
  if (dma.streams[3].func)
 8001eb2:	480b      	ldr	r0, [pc, #44]	; (8001ee0 <Vector78+0x38>)
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8001eb4:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[3].func)
 8001eb6:	69c2      	ldr	r2, [r0, #28]
  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8001eb8:	0d89      	lsrs	r1, r1, #22
 8001eba:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->LIFCR = flags << 22U;
 8001ebe:	058c      	lsls	r4, r1, #22
 8001ec0:	609c      	str	r4, [r3, #8]
  if (dma.streams[3].func)
 8001ec2:	b10a      	cbz	r2, 8001ec8 <Vector78+0x20>
    dma.streams[3].func(dma.streams[3].param, flags);
 8001ec4:	6a00      	ldr	r0, [r0, #32]
 8001ec6:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001ec8:	4803      	ldr	r0, [pc, #12]	; (8001ed8 <Vector78+0x30>)
 8001eca:	f001 ffd3 	bl	8003e74 <__trace_isr_leave>
}
 8001ece:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001ed2:	f002 bd37 	b.w	8004944 <__port_irq_epilogue>
 8001ed6:	bf00      	nop
 8001ed8:	08005544 	.word	0x08005544
 8001edc:	40020000 	.word	0x40020000
 8001ee0:	240000b4 	.word	0x240000b4

08001ee4 <Vector7C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001ee4:	480a      	ldr	r0, [pc, #40]	; (8001f10 <Vector7C+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
 8001ee6:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8001ee8:	f001 ffac 	bl	8003e44 <__trace_isr_enter>

  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8001eec:	4b09      	ldr	r3, [pc, #36]	; (8001f14 <Vector7C+0x30>)
  DMA1->HIFCR = flags << 0U;
  if (dma.streams[4].func)
 8001eee:	480a      	ldr	r0, [pc, #40]	; (8001f18 <Vector7C+0x34>)
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8001ef0:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[4].func)
 8001ef2:	6a42      	ldr	r2, [r0, #36]	; 0x24
  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8001ef4:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 0U;
 8001ef8:	60d9      	str	r1, [r3, #12]
  if (dma.streams[4].func)
 8001efa:	b10a      	cbz	r2, 8001f00 <Vector7C+0x1c>
    dma.streams[4].func(dma.streams[4].param, flags);
 8001efc:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8001efe:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001f00:	4803      	ldr	r0, [pc, #12]	; (8001f10 <Vector7C+0x2c>)
 8001f02:	f001 ffb7 	bl	8003e74 <__trace_isr_leave>
}
 8001f06:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8001f0a:	f002 bd1b 	b.w	8004944 <__port_irq_epilogue>
 8001f0e:	bf00      	nop
 8001f10:	08005538 	.word	0x08005538
 8001f14:	40020000 	.word	0x40020000
 8001f18:	240000b4 	.word	0x240000b4

08001f1c <Vector80>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001f1c:	480b      	ldr	r0, [pc, #44]	; (8001f4c <Vector80+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
 8001f1e:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001f20:	f001 ff90 	bl	8003e44 <__trace_isr_enter>

  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8001f24:	4b0a      	ldr	r3, [pc, #40]	; (8001f50 <Vector80+0x34>)
  DMA1->HIFCR = flags << 6U;
  if (dma.streams[5].func)
 8001f26:	480b      	ldr	r0, [pc, #44]	; (8001f54 <Vector80+0x38>)
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8001f28:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[5].func)
 8001f2a:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8001f2c:	0989      	lsrs	r1, r1, #6
 8001f2e:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 6U;
 8001f32:	018c      	lsls	r4, r1, #6
 8001f34:	60dc      	str	r4, [r3, #12]
  if (dma.streams[5].func)
 8001f36:	b10a      	cbz	r2, 8001f3c <Vector80+0x20>
    dma.streams[5].func(dma.streams[5].param, flags);
 8001f38:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8001f3a:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001f3c:	4803      	ldr	r0, [pc, #12]	; (8001f4c <Vector80+0x30>)
 8001f3e:	f001 ff99 	bl	8003e74 <__trace_isr_leave>
}
 8001f42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001f46:	f002 bcfd 	b.w	8004944 <__port_irq_epilogue>
 8001f4a:	bf00      	nop
 8001f4c:	0800552c 	.word	0x0800552c
 8001f50:	40020000 	.word	0x40020000
 8001f54:	240000b4 	.word	0x240000b4

08001f58 <Vector84>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001f58:	480b      	ldr	r0, [pc, #44]	; (8001f88 <Vector84+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
 8001f5a:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001f5c:	f001 ff72 	bl	8003e44 <__trace_isr_enter>

  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8001f60:	4b0a      	ldr	r3, [pc, #40]	; (8001f8c <Vector84+0x34>)
  DMA1->HIFCR = flags << 16U;
  if (dma.streams[6].func)
 8001f62:	480b      	ldr	r0, [pc, #44]	; (8001f90 <Vector84+0x38>)
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8001f64:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[6].func)
 8001f66:	6b42      	ldr	r2, [r0, #52]	; 0x34
  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8001f68:	0c09      	lsrs	r1, r1, #16
 8001f6a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 16U;
 8001f6e:	040c      	lsls	r4, r1, #16
 8001f70:	60dc      	str	r4, [r3, #12]
  if (dma.streams[6].func)
 8001f72:	b10a      	cbz	r2, 8001f78 <Vector84+0x20>
    dma.streams[6].func(dma.streams[6].param, flags);
 8001f74:	6b80      	ldr	r0, [r0, #56]	; 0x38
 8001f76:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001f78:	4803      	ldr	r0, [pc, #12]	; (8001f88 <Vector84+0x30>)
 8001f7a:	f001 ff7b 	bl	8003e74 <__trace_isr_leave>
}
 8001f7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001f82:	f002 bcdf 	b.w	8004944 <__port_irq_epilogue>
 8001f86:	bf00      	nop
 8001f88:	080055c8 	.word	0x080055c8
 8001f8c:	40020000 	.word	0x40020000
 8001f90:	240000b4 	.word	0x240000b4

08001f94 <VectorFC>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001f94:	480b      	ldr	r0, [pc, #44]	; (8001fc4 <VectorFC+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
 8001f96:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8001f98:	f001 ff54 	bl	8003e44 <__trace_isr_enter>

  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8001f9c:	4b0a      	ldr	r3, [pc, #40]	; (8001fc8 <VectorFC+0x34>)
  DMA1->HIFCR = flags << 22U;
  if (dma.streams[7].func)
 8001f9e:	480b      	ldr	r0, [pc, #44]	; (8001fcc <VectorFC+0x38>)
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8001fa0:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[7].func)
 8001fa2:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8001fa4:	0d89      	lsrs	r1, r1, #22
 8001fa6:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA1->HIFCR = flags << 22U;
 8001faa:	058c      	lsls	r4, r1, #22
 8001fac:	60dc      	str	r4, [r3, #12]
  if (dma.streams[7].func)
 8001fae:	b10a      	cbz	r2, 8001fb4 <VectorFC+0x20>
    dma.streams[7].func(dma.streams[7].param, flags);
 8001fb0:	6c00      	ldr	r0, [r0, #64]	; 0x40
 8001fb2:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001fb4:	4803      	ldr	r0, [pc, #12]	; (8001fc4 <VectorFC+0x30>)
 8001fb6:	f001 ff5d 	bl	8003e74 <__trace_isr_leave>
}
 8001fba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8001fbe:	f002 bcc1 	b.w	8004944 <__port_irq_epilogue>
 8001fc2:	bf00      	nop
 8001fc4:	080055bc 	.word	0x080055bc
 8001fc8:	40020000 	.word	0x40020000
 8001fcc:	240000b4 	.word	0x240000b4

08001fd0 <Vector120>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8001fd0:	480a      	ldr	r0, [pc, #40]	; (8001ffc <Vector120+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
 8001fd2:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 8001fd4:	f001 ff36 	bl	8003e44 <__trace_isr_enter>

  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8001fd8:	4b09      	ldr	r3, [pc, #36]	; (8002000 <Vector120+0x30>)
  DMA2->LIFCR = flags << 0U;
  if (dma.streams[8].func)
 8001fda:	480a      	ldr	r0, [pc, #40]	; (8002004 <Vector120+0x34>)
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8001fdc:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[8].func)
 8001fde:	6c42      	ldr	r2, [r0, #68]	; 0x44
  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 8001fe0:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 0U;
 8001fe4:	6099      	str	r1, [r3, #8]
  if (dma.streams[8].func)
 8001fe6:	b10a      	cbz	r2, 8001fec <Vector120+0x1c>
    dma.streams[8].func(dma.streams[8].param, flags);
 8001fe8:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8001fea:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8001fec:	4803      	ldr	r0, [pc, #12]	; (8001ffc <Vector120+0x2c>)
 8001fee:	f001 ff41 	bl	8003e74 <__trace_isr_leave>
}
 8001ff2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 8001ff6:	f002 bca5 	b.w	8004944 <__port_irq_epilogue>
 8001ffa:	bf00      	nop
 8001ffc:	080055b0 	.word	0x080055b0
 8002000:	40020400 	.word	0x40020400
 8002004:	240000b4 	.word	0x240000b4

08002008 <Vector124>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002008:	480b      	ldr	r0, [pc, #44]	; (8002038 <Vector124+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
 800200a:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 800200c:	f001 ff1a 	bl	8003e44 <__trace_isr_enter>

  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8002010:	4b0a      	ldr	r3, [pc, #40]	; (800203c <Vector124+0x34>)
  DMA2->LIFCR = flags << 6U;
  if (dma.streams[9].func)
 8002012:	480b      	ldr	r0, [pc, #44]	; (8002040 <Vector124+0x38>)
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8002014:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[9].func)
 8002016:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8002018:	0989      	lsrs	r1, r1, #6
 800201a:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 6U;
 800201e:	018c      	lsls	r4, r1, #6
 8002020:	609c      	str	r4, [r3, #8]
  if (dma.streams[9].func)
 8002022:	b10a      	cbz	r2, 8002028 <Vector124+0x20>
    dma.streams[9].func(dma.streams[9].param, flags);
 8002024:	6d00      	ldr	r0, [r0, #80]	; 0x50
 8002026:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002028:	4803      	ldr	r0, [pc, #12]	; (8002038 <Vector124+0x30>)
 800202a:	f001 ff23 	bl	8003e74 <__trace_isr_leave>
}
 800202e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8002032:	f002 bc87 	b.w	8004944 <__port_irq_epilogue>
 8002036:	bf00      	nop
 8002038:	080055a4 	.word	0x080055a4
 800203c:	40020400 	.word	0x40020400
 8002040:	240000b4 	.word	0x240000b4

08002044 <Vector128>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002044:	480b      	ldr	r0, [pc, #44]	; (8002074 <Vector128+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
 8002046:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002048:	f001 fefc 	bl	8003e44 <__trace_isr_enter>

  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 800204c:	4b0a      	ldr	r3, [pc, #40]	; (8002078 <Vector128+0x34>)
  DMA2->LIFCR = flags << 16U;
  if (dma.streams[10].func)
 800204e:	480b      	ldr	r0, [pc, #44]	; (800207c <Vector128+0x38>)
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8002050:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[10].func)
 8002052:	6d42      	ldr	r2, [r0, #84]	; 0x54
  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8002054:	0c09      	lsrs	r1, r1, #16
 8002056:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 16U;
 800205a:	040c      	lsls	r4, r1, #16
 800205c:	609c      	str	r4, [r3, #8]
  if (dma.streams[10].func)
 800205e:	b10a      	cbz	r2, 8002064 <Vector128+0x20>
    dma.streams[10].func(dma.streams[10].param, flags);
 8002060:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8002062:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002064:	4803      	ldr	r0, [pc, #12]	; (8002074 <Vector128+0x30>)
 8002066:	f001 ff05 	bl	8003e74 <__trace_isr_leave>
}
 800206a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800206e:	f002 bc69 	b.w	8004944 <__port_irq_epilogue>
 8002072:	bf00      	nop
 8002074:	08005598 	.word	0x08005598
 8002078:	40020400 	.word	0x40020400
 800207c:	240000b4 	.word	0x240000b4

08002080 <Vector12C>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002080:	480b      	ldr	r0, [pc, #44]	; (80020b0 <Vector12C+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
 8002082:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002084:	f001 fede 	bl	8003e44 <__trace_isr_enter>

  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8002088:	4b0a      	ldr	r3, [pc, #40]	; (80020b4 <Vector12C+0x34>)
  DMA2->LIFCR = flags << 22U;
  if (dma.streams[11].func)
 800208a:	480b      	ldr	r0, [pc, #44]	; (80020b8 <Vector12C+0x38>)
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 800208c:	6819      	ldr	r1, [r3, #0]
  if (dma.streams[11].func)
 800208e:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8002090:	0d89      	lsrs	r1, r1, #22
 8002092:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->LIFCR = flags << 22U;
 8002096:	058c      	lsls	r4, r1, #22
 8002098:	609c      	str	r4, [r3, #8]
  if (dma.streams[11].func)
 800209a:	b10a      	cbz	r2, 80020a0 <Vector12C+0x20>
    dma.streams[11].func(dma.streams[11].param, flags);
 800209c:	6e00      	ldr	r0, [r0, #96]	; 0x60
 800209e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80020a0:	4803      	ldr	r0, [pc, #12]	; (80020b0 <Vector12C+0x30>)
 80020a2:	f001 fee7 	bl	8003e74 <__trace_isr_leave>
}
 80020a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80020aa:	f002 bc4b 	b.w	8004944 <__port_irq_epilogue>
 80020ae:	bf00      	nop
 80020b0:	0800558c 	.word	0x0800558c
 80020b4:	40020400 	.word	0x40020400
 80020b8:	240000b4 	.word	0x240000b4

080020bc <Vector130>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80020bc:	480a      	ldr	r0, [pc, #40]	; (80020e8 <Vector130+0x2c>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
 80020be:	b508      	push	{r3, lr}
  OSAL_IRQ_PROLOGUE();
 80020c0:	f001 fec0 	bl	8003e44 <__trace_isr_enter>

  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 80020c4:	4b09      	ldr	r3, [pc, #36]	; (80020ec <Vector130+0x30>)
  DMA2->HIFCR = flags << 0U;
  if (dma.streams[12].func)
 80020c6:	480a      	ldr	r0, [pc, #40]	; (80020f0 <Vector130+0x34>)
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 80020c8:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[12].func)
 80020ca:	6e42      	ldr	r2, [r0, #100]	; 0x64
  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 80020cc:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 0U;
 80020d0:	60d9      	str	r1, [r3, #12]
  if (dma.streams[12].func)
 80020d2:	b10a      	cbz	r2, 80020d8 <Vector130+0x1c>
    dma.streams[12].func(dma.streams[12].param, flags);
 80020d4:	6e80      	ldr	r0, [r0, #104]	; 0x68
 80020d6:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 80020d8:	4803      	ldr	r0, [pc, #12]	; (80020e8 <Vector130+0x2c>)
 80020da:	f001 fecb 	bl	8003e74 <__trace_isr_leave>
}
 80020de:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  OSAL_IRQ_EPILOGUE();
 80020e2:	f002 bc2f 	b.w	8004944 <__port_irq_epilogue>
 80020e6:	bf00      	nop
 80020e8:	08005580 	.word	0x08005580
 80020ec:	40020400 	.word	0x40020400
 80020f0:	240000b4 	.word	0x240000b4

080020f4 <Vector150>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80020f4:	480b      	ldr	r0, [pc, #44]	; (8002124 <Vector150+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
 80020f6:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 80020f8:	f001 fea4 	bl	8003e44 <__trace_isr_enter>

  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 80020fc:	4b0a      	ldr	r3, [pc, #40]	; (8002128 <Vector150+0x34>)
  DMA2->HIFCR = flags << 6U;
  if (dma.streams[13].func)
 80020fe:	480b      	ldr	r0, [pc, #44]	; (800212c <Vector150+0x38>)
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8002100:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[13].func)
 8002102:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8002104:	0989      	lsrs	r1, r1, #6
 8002106:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 6U;
 800210a:	018c      	lsls	r4, r1, #6
 800210c:	60dc      	str	r4, [r3, #12]
  if (dma.streams[13].func)
 800210e:	b10a      	cbz	r2, 8002114 <Vector150+0x20>
    dma.streams[13].func(dma.streams[13].param, flags);
 8002110:	6f00      	ldr	r0, [r0, #112]	; 0x70
 8002112:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002114:	4803      	ldr	r0, [pc, #12]	; (8002124 <Vector150+0x30>)
 8002116:	f001 fead 	bl	8003e74 <__trace_isr_leave>
}
 800211a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800211e:	f002 bc11 	b.w	8004944 <__port_irq_epilogue>
 8002122:	bf00      	nop
 8002124:	08005574 	.word	0x08005574
 8002128:	40020400 	.word	0x40020400
 800212c:	240000b4 	.word	0x240000b4

08002130 <Vector154>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8002130:	480b      	ldr	r0, [pc, #44]	; (8002160 <Vector154+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
 8002132:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002134:	f001 fe86 	bl	8003e44 <__trace_isr_enter>

  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8002138:	4b0a      	ldr	r3, [pc, #40]	; (8002164 <Vector154+0x34>)
  DMA2->HIFCR = flags << 16U;
  if (dma.streams[14].func)
 800213a:	480b      	ldr	r0, [pc, #44]	; (8002168 <Vector154+0x38>)
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 800213c:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[14].func)
 800213e:	6f42      	ldr	r2, [r0, #116]	; 0x74
  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 8002140:	0c09      	lsrs	r1, r1, #16
 8002142:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 16U;
 8002146:	040c      	lsls	r4, r1, #16
 8002148:	60dc      	str	r4, [r3, #12]
  if (dma.streams[14].func)
 800214a:	b10a      	cbz	r2, 8002150 <Vector154+0x20>
    dma.streams[14].func(dma.streams[14].param, flags);
 800214c:	6f80      	ldr	r0, [r0, #120]	; 0x78
 800214e:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 8002150:	4803      	ldr	r0, [pc, #12]	; (8002160 <Vector154+0x30>)
 8002152:	f001 fe8f 	bl	8003e74 <__trace_isr_leave>
}
 8002156:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800215a:	f002 bbf3 	b.w	8004944 <__port_irq_epilogue>
 800215e:	bf00      	nop
 8002160:	08005520 	.word	0x08005520
 8002164:	40020400 	.word	0x40020400
 8002168:	240000b4 	.word	0x240000b4

0800216c <Vector158>:
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800216c:	480b      	ldr	r0, [pc, #44]	; (800219c <Vector158+0x30>)
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
 800216e:	b510      	push	{r4, lr}
  OSAL_IRQ_PROLOGUE();
 8002170:	f001 fe68 	bl	8003e44 <__trace_isr_enter>

  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8002174:	4b0a      	ldr	r3, [pc, #40]	; (80021a0 <Vector158+0x34>)
  DMA2->HIFCR = flags << 22U;
  if (dma.streams[15].func)
 8002176:	480b      	ldr	r0, [pc, #44]	; (80021a4 <Vector158+0x38>)
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8002178:	6859      	ldr	r1, [r3, #4]
  if (dma.streams[15].func)
 800217a:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 800217c:	0d89      	lsrs	r1, r1, #22
 800217e:	f001 013d 	and.w	r1, r1, #61	; 0x3d
  DMA2->HIFCR = flags << 22U;
 8002182:	058c      	lsls	r4, r1, #22
 8002184:	60dc      	str	r4, [r3, #12]
  if (dma.streams[15].func)
 8002186:	b112      	cbz	r2, 800218e <Vector158+0x22>
    dma.streams[15].func(dma.streams[15].param, flags);
 8002188:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 800218c:	4790      	blx	r2

  OSAL_IRQ_EPILOGUE();
 800218e:	4803      	ldr	r0, [pc, #12]	; (800219c <Vector158+0x30>)
 8002190:	f001 fe70 	bl	8003e74 <__trace_isr_leave>
}
 8002194:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8002198:	f002 bbd4 	b.w	8004944 <__port_irq_epilogue>
 800219c:	08005514 	.word	0x08005514
 80021a0:	40020400 	.word	0x40020400
 80021a4:	240000b4 	.word	0x240000b4

080021a8 <dmaInit>:
 * @init
 */
void dmaInit(void) {
  unsigned i;

  dma.allocated_mask = 0U;
 80021a8:	2200      	movs	r2, #0
 80021aa:	480d      	ldr	r0, [pc, #52]	; (80021e0 <dmaInit+0x38>)
void dmaInit(void) {
 80021ac:	b430      	push	{r4, r5}
  dma.allocated_mask = 0U;
 80021ae:	4c0d      	ldr	r4, [pc, #52]	; (80021e4 <dmaInit+0x3c>)
 80021b0:	4613      	mov	r3, r2
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 80021b2:	4d0d      	ldr	r5, [pc, #52]	; (80021e8 <dmaInit+0x40>)
  dma.allocated_mask = 0U;
 80021b4:	6022      	str	r2, [r4, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 80021b6:	e001      	b.n	80021bc <dmaInit+0x14>
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 80021b8:	f855 0033 	ldr.w	r0, [r5, r3, lsl #3]
    dma.streams[i].func = NULL;
 80021bc:	eb04 0183 	add.w	r1, r4, r3, lsl #2
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 80021c0:	3302      	adds	r3, #2
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 80021c2:	6002      	str	r2, [r0, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 80021c4:	2b20      	cmp	r3, #32
    dma.streams[i].func = NULL;
 80021c6:	604a      	str	r2, [r1, #4]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 80021c8:	d1f6      	bne.n	80021b8 <dmaInit+0x10>
  }
  DMA1->LIFCR = 0xFFFFFFFFU;
 80021ca:	f04f 33ff 	mov.w	r3, #4294967295
 80021ce:	4907      	ldr	r1, [pc, #28]	; (80021ec <dmaInit+0x44>)
  DMA1->HIFCR = 0xFFFFFFFFU;
  DMA2->LIFCR = 0xFFFFFFFFU;
 80021d0:	4a07      	ldr	r2, [pc, #28]	; (80021f0 <dmaInit+0x48>)
  DMA1->LIFCR = 0xFFFFFFFFU;
 80021d2:	608b      	str	r3, [r1, #8]
  DMA1->HIFCR = 0xFFFFFFFFU;
 80021d4:	60cb      	str	r3, [r1, #12]
  DMA2->LIFCR = 0xFFFFFFFFU;
 80021d6:	6093      	str	r3, [r2, #8]
  DMA2->HIFCR = 0xFFFFFFFFU;
 80021d8:	60d3      	str	r3, [r2, #12]
}
 80021da:	bc30      	pop	{r4, r5}
 80021dc:	4770      	bx	lr
 80021de:	bf00      	nop
 80021e0:	40020010 	.word	0x40020010
 80021e4:	240000b4 	.word	0x240000b4
 80021e8:	080055d4 	.word	0x080055d4
 80021ec:	40020000 	.word	0x40020000
 80021f0:	40020400 	.word	0x40020400

080021f4 <dmaStreamAllocI>:
 * @iclass
 */
const stm32_dma_stream_t *dmaStreamAllocI(uint32_t id,
                                          uint32_t priority,
                                          stm32_dmaisr_t func,
                                          void *param) {
 80021f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021f6:	2812      	cmp	r0, #18
 80021f8:	d820      	bhi.n	800223c <dmaStreamAllocI+0x48>
 80021fa:	e8df f000 	tbb	[pc, r0]
 80021fe:	0a0a      	.short	0x0a0a
 8002200:	0a0a0a0a 	.word	0x0a0a0a0a
 8002204:	0a0a0a0a 	.word	0x0a0a0a0a
 8002208:	0a0a0a0a 	.word	0x0a0a0a0a
 800220c:	746f0a0a 	.word	0x746f0a0a
 8002210:	79          	.byte	0x79
 8002211:	00          	.byte	0x00
    osalDbgCheck(false);
    return NULL;
  }

  for (i = startid; i <= endid; i++) {
    uint32_t mask = (1U << i);
 8002212:	f04f 0c01 	mov.w	ip, #1
 8002216:	4605      	mov	r5, r0
 8002218:	fa0c fc00 	lsl.w	ip, ip, r0
    if ((dma.allocated_mask & mask) == 0U) {
 800221c:	4e37      	ldr	r6, [pc, #220]	; (80022fc <dmaStreamAllocI+0x108>)
 800221e:	6834      	ldr	r4, [r6, #0]
 8002220:	ea14 0f0c 	tst.w	r4, ip
 8002224:	d00d      	beq.n	8002242 <dmaStreamAllocI+0x4e>
    uint32_t mask = (1U << i);
 8002226:	f04f 0e01 	mov.w	lr, #1
 800222a:	e002      	b.n	8002232 <dmaStreamAllocI+0x3e>
    if ((dma.allocated_mask & mask) == 0U) {
 800222c:	ea14 0f0c 	tst.w	r4, ip
 8002230:	d007      	beq.n	8002242 <dmaStreamAllocI+0x4e>
  for (i = startid; i <= endid; i++) {
 8002232:	3001      	adds	r0, #1
 8002234:	42a8      	cmp	r0, r5
    uint32_t mask = (1U << i);
 8002236:	fa0e fc00 	lsl.w	ip, lr, r0
  for (i = startid; i <= endid; i++) {
 800223a:	d9f7      	bls.n	800222c <dmaStreamAllocI+0x38>
                                          void *param) {
 800223c:	2500      	movs	r5, #0
      return dmastp;
    }
  }

  return NULL;
}
 800223e:	4628      	mov	r0, r5
 8002240:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      dma.allocated_mask  |= mask;
 8002242:	ea44 040c 	orr.w	r4, r4, ip
 8002246:	6034      	str	r4, [r6, #0]
      dma.streams[i].func  = func;
 8002248:	eb06 06c0 	add.w	r6, r6, r0, lsl #3
      const stm32_dma_stream_t *dmastp = STM32_DMA_STREAM(i);
 800224c:	4c2c      	ldr	r4, [pc, #176]	; (8002300 <dmaStreamAllocI+0x10c>)
      dma.streams[i].func  = func;
 800224e:	e9c6 2301 	strd	r2, r3, [r6, #4]
      if ((STM32_DMA1_STREAMS_MASK & mask) != 0U) {
 8002252:	fa5f f38c 	uxtb.w	r3, ip
      const stm32_dma_stream_t *dmastp = STM32_DMA_STREAM(i);
 8002256:	0106      	lsls	r6, r0, #4
 8002258:	eb04 1500 	add.w	r5, r4, r0, lsl #4
      if ((STM32_DMA1_STREAMS_MASK & mask) != 0U) {
 800225c:	b173      	cbz	r3, 800227c <dmaStreamAllocI+0x88>
  RCC_C1->AHB1ENR |= mask;
 800225e:	4b29      	ldr	r3, [pc, #164]	; (8002304 <dmaStreamAllocI+0x110>)
 8002260:	f8d3 00d8 	ldr.w	r0, [r3, #216]	; 0xd8
 8002264:	f040 0001 	orr.w	r0, r0, #1
 8002268:	f8c3 00d8 	str.w	r0, [r3, #216]	; 0xd8
    RCC_C1->AHB1LPENR |= mask;
 800226c:	f8d3 0100 	ldr.w	r0, [r3, #256]	; 0x100
 8002270:	f040 0001 	orr.w	r0, r0, #1
 8002274:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8002278:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
      if ((STM32_DMA2_STREAMS_MASK & mask) != 0U) {
 800227c:	f41c 4f7f 	tst.w	ip, #65280	; 0xff00
 8002280:	d11c      	bne.n	80022bc <dmaStreamAllocI+0xc8>
      dmaStreamDisable(dmastp);
 8002282:	59a0      	ldr	r0, [r4, r6]
 8002284:	6803      	ldr	r3, [r0, #0]
 8002286:	f023 031f 	bic.w	r3, r3, #31
 800228a:	6003      	str	r3, [r0, #0]
 800228c:	6803      	ldr	r3, [r0, #0]
 800228e:	f013 0301 	ands.w	r3, r3, #1
 8002292:	d1fb      	bne.n	800228c <dmaStreamAllocI+0x98>
 8002294:	4434      	add	r4, r6
 8002296:	263d      	movs	r6, #61	; 0x3d
      dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 8002298:	f04f 0e21 	mov.w	lr, #33	; 0x21
      dmaStreamDisable(dmastp);
 800229c:	f894 c00c 	ldrb.w	ip, [r4, #12]
 80022a0:	6867      	ldr	r7, [r4, #4]
 80022a2:	fa06 f60c 	lsl.w	r6, r6, ip
 80022a6:	603e      	str	r6, [r7, #0]
      dmastp->stream->CR = STM32_DMA_CR_RESET_VALUE;
 80022a8:	6003      	str	r3, [r0, #0]
      dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 80022aa:	f8c0 e014 	str.w	lr, [r0, #20]
      if (func != NULL) {
 80022ae:	2a00      	cmp	r2, #0
 80022b0:	d0c5      	beq.n	800223e <dmaStreamAllocI+0x4a>
        nvicEnableVector(dmastp->vector, priority);
 80022b2:	7ba0      	ldrb	r0, [r4, #14]
 80022b4:	f7fe ff4c 	bl	8001150 <nvicEnableVector>
}
 80022b8:	4628      	mov	r0, r5
 80022ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  RCC_C1->AHB1ENR |= mask;
 80022bc:	4b11      	ldr	r3, [pc, #68]	; (8002304 <dmaStreamAllocI+0x110>)
 80022be:	f8d3 00d8 	ldr.w	r0, [r3, #216]	; 0xd8
 80022c2:	f040 0002 	orr.w	r0, r0, #2
 80022c6:	f8c3 00d8 	str.w	r0, [r3, #216]	; 0xd8
    RCC_C1->AHB1LPENR |= mask;
 80022ca:	f8d3 0100 	ldr.w	r0, [r3, #256]	; 0x100
 80022ce:	f040 0002 	orr.w	r0, r0, #2
 80022d2:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 80022d6:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 80022da:	e7d2      	b.n	8002282 <dmaStreamAllocI+0x8e>
                                          void *param) {
 80022dc:	f04f 0c01 	mov.w	ip, #1
 80022e0:	250f      	movs	r5, #15
 80022e2:	2000      	movs	r0, #0
 80022e4:	e79a      	b.n	800221c <dmaStreamAllocI+0x28>
  return NULL;
 80022e6:	f04f 0c01 	mov.w	ip, #1
 80022ea:	2507      	movs	r5, #7
 80022ec:	2000      	movs	r0, #0
  for (i = startid; i <= endid; i++) {
 80022ee:	e795      	b.n	800221c <dmaStreamAllocI+0x28>
  return NULL;
 80022f0:	f04f 0c80 	mov.w	ip, #128	; 0x80
 80022f4:	250f      	movs	r5, #15
 80022f6:	2007      	movs	r0, #7
 80022f8:	e790      	b.n	800221c <dmaStreamAllocI+0x28>
 80022fa:	bf00      	nop
 80022fc:	240000b4 	.word	0x240000b4
 8002300:	080055d4 	.word	0x080055d4
 8002304:	58024400 	.word	0x58024400

08002308 <dmaStreamFreeI>:
 *
 * @param[in] dmastp    pointer to a stm32_dma_stream_t structure
 *
 * @iclass
 */
void dmaStreamFreeI(const stm32_dma_stream_t *dmastp) {
 8002308:	b510      	push	{r4, lr}
 800230a:	4604      	mov	r4, r0
  /* Check if the streams is not taken.*/
  osalDbgAssert((dma.allocated_mask & (1U << dmastp->selfindex)) != 0U,
                "not allocated");

  /* Disables the associated IRQ vector.*/
  nvicDisableVector(dmastp->vector);
 800230c:	7b80      	ldrb	r0, [r0, #14]
 800230e:	f7fe ff37 	bl	8001180 <nvicDisableVector>

  /* Marks the stream as not allocated.*/
  dma.allocated_mask &= ~(1U << dmastp->selfindex);
 8002312:	4916      	ldr	r1, [pc, #88]	; (800236c <dmaStreamFreeI+0x64>)
 8002314:	7b60      	ldrb	r0, [r4, #13]
 8002316:	2201      	movs	r2, #1
 8002318:	680b      	ldr	r3, [r1, #0]
 800231a:	4082      	lsls	r2, r0
 800231c:	ea23 0302 	bic.w	r3, r3, r2

  /* Shutting down clocks that are no more required, if any.*/
  if ((dma.allocated_mask & STM32_DMA1_STREAMS_MASK) == 0U) {
 8002320:	b2da      	uxtb	r2, r3
  dma.allocated_mask &= ~(1U << dmastp->selfindex);
 8002322:	600b      	str	r3, [r1, #0]
  if ((dma.allocated_mask & STM32_DMA1_STREAMS_MASK) == 0U) {
 8002324:	b972      	cbnz	r2, 8002344 <dmaStreamFreeI+0x3c>
  RCC_C1->AHB1ENR &= ~mask;
 8002326:	4a12      	ldr	r2, [pc, #72]	; (8002370 <dmaStreamFreeI+0x68>)
 8002328:	f8d2 10d8 	ldr.w	r1, [r2, #216]	; 0xd8
 800232c:	f021 0101 	bic.w	r1, r1, #1
 8002330:	f8c2 10d8 	str.w	r1, [r2, #216]	; 0xd8
  RCC_C1->AHB1LPENR &= ~mask;
 8002334:	f8d2 1100 	ldr.w	r1, [r2, #256]	; 0x100
 8002338:	f021 0101 	bic.w	r1, r1, #1
 800233c:	f8c2 1100 	str.w	r1, [r2, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8002340:	f8d2 2100 	ldr.w	r2, [r2, #256]	; 0x100
    rccDisableDMA1();
  }
  if ((dma.allocated_mask & STM32_DMA2_STREAMS_MASK) == 0U) {
 8002344:	f413 4f7f 	tst.w	r3, #65280	; 0xff00
 8002348:	d10e      	bne.n	8002368 <dmaStreamFreeI+0x60>
  RCC_C1->AHB1ENR &= ~mask;
 800234a:	4b09      	ldr	r3, [pc, #36]	; (8002370 <dmaStreamFreeI+0x68>)
 800234c:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8002350:	f022 0202 	bic.w	r2, r2, #2
 8002354:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
  RCC_C1->AHB1LPENR &= ~mask;
 8002358:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 800235c:	f022 0202 	bic.w	r2, r2, #2
 8002360:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8002364:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
  /* Shutting down DMAMUX if present.*/
  if (dma.allocated_mask == 0U) {
    rccDisableDMAMUX();
  }
#endif
}
 8002368:	bd10      	pop	{r4, pc}
 800236a:	bf00      	nop
 800236c:	240000b4 	.word	0x240000b4
 8002370:	58024400 	.word	0x58024400

08002374 <dmaSetRequestSource>:
 */
void dmaSetRequestSource(const stm32_dma_stream_t *dmastp, uint32_t per) {

  osalDbgCheck(per < 256U);

  dmastp->mux->CCR = per;
 8002374:	6883      	ldr	r3, [r0, #8]
 8002376:	6019      	str	r1, [r3, #0]
}
 8002378:	4770      	bx	lr
 800237a:	bf00      	nop

0800237c <_pal_lld_init>:

  for (i = 0; i < 16; i++) {
    _pal_init_event(i);
  }
#endif
}
 800237c:	4770      	bx	lr
 800237e:	bf00      	nop

08002380 <_pal_lld_setgroupmode>:
 *
 * @notapi
 */
void _pal_lld_setgroupmode(ioportid_t port,
                           ioportmask_t mask,
                           iomode_t mode) {
 8002380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
 8002384:	f002 0903 	and.w	r9, r2, #3
  uint32_t otyper  = (mode & PAL_STM32_OTYPE_MASK) >> 2;
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
  uint32_t pupdr   = (mode & PAL_STM32_PUPDR_MASK) >> 5;
 8002388:	f3c2 1441 	ubfx	r4, r2, #5, #2
  uint32_t otyper  = (mode & PAL_STM32_OTYPE_MASK) >> 2;
 800238c:	f3c2 0680 	ubfx	r6, r2, #2, #1
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
 8002390:	f3c2 05c1 	ubfx	r5, r2, #3, #2
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
 8002394:	f3c2 17c3 	ubfx	r7, r2, #7, #4
  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
 8002398:	46ce      	mov	lr, r9
  uint32_t bit     = 0;
 800239a:	2200      	movs	r2, #0
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
      m1 = 1 << bit;
      m2 = 3 << (bit * 2);
      m4 = 15 << ((bit & 7) * 4);
 800239c:	f04f 0b0f 	mov.w	fp, #15
      m2 = 3 << (bit * 2);
 80023a0:	46a0      	mov	r8, r4
 80023a2:	e016      	b.n	80023d2 <_pal_lld_setgroupmode+0x52>
        port->MODER   = (port->MODER & ~m2) | moder;
      }
      else {
        /* If going into a non-alternate mode then the mode is switched
           before setting the alternate mode in order to avoid glitches.*/
        port->MODER   = (port->MODER & ~m2) | moder;
 80023a4:	6803      	ldr	r3, [r0, #0]
        if (bit < 8)
 80023a6:	2a07      	cmp	r2, #7
        port->MODER   = (port->MODER & ~m2) | moder;
 80023a8:	ea0a 0303 	and.w	r3, sl, r3
 80023ac:	ea43 030e 	orr.w	r3, r3, lr
 80023b0:	6003      	str	r3, [r0, #0]
        if (bit < 8)
 80023b2:	d84a      	bhi.n	800244a <_pal_lld_setgroupmode+0xca>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
 80023b4:	6a03      	ldr	r3, [r0, #32]
 80023b6:	ea23 0304 	bic.w	r3, r3, r4
 80023ba:	ea43 030c 	orr.w	r3, r3, ip
 80023be:	6203      	str	r3, [r0, #32]
        else
          port->AFRH = (port->AFRH & ~m4) | altrmask;
      }
    }
    mask >>= 1;
    if (!mask)
 80023c0:	0849      	lsrs	r1, r1, #1
 80023c2:	d040      	beq.n	8002446 <_pal_lld_setgroupmode+0xc6>
      return;
    otyper <<= 1;
 80023c4:	0076      	lsls	r6, r6, #1
    ospeedr <<= 2;
    pupdr <<= 2;
    moder <<= 2;
    bit++;
 80023c6:	3201      	adds	r2, #1
    ospeedr <<= 2;
 80023c8:	00ad      	lsls	r5, r5, #2
    pupdr <<= 2;
 80023ca:	ea4f 0888 	mov.w	r8, r8, lsl #2
    moder <<= 2;
 80023ce:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
    if ((mask & 1) != 0) {
 80023d2:	07cb      	lsls	r3, r1, #31
 80023d4:	d5f4      	bpl.n	80023c0 <_pal_lld_setgroupmode+0x40>
      m1 = 1 << bit;
 80023d6:	2401      	movs	r4, #1
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 80023d8:	6843      	ldr	r3, [r0, #4]
      if ((mode & PAL_STM32_MODE_MASK) == PAL_STM32_MODE_ALTERNATE) {
 80023da:	f1b9 0f02 	cmp.w	r9, #2
      m1 = 1 << bit;
 80023de:	fa04 f402 	lsl.w	r4, r4, r2
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 80023e2:	ea23 0304 	bic.w	r3, r3, r4
      m2 = 3 << (bit * 2);
 80023e6:	f04f 0403 	mov.w	r4, #3
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 80023ea:	ea43 0306 	orr.w	r3, r3, r6
 80023ee:	6043      	str	r3, [r0, #4]
      m2 = 3 << (bit * 2);
 80023f0:	ea4f 0342 	mov.w	r3, r2, lsl #1
 80023f4:	fa04 f303 	lsl.w	r3, r4, r3
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
 80023f8:	6884      	ldr	r4, [r0, #8]
 80023fa:	ea24 0403 	bic.w	r4, r4, r3
 80023fe:	ea6f 0a03 	mvn.w	sl, r3
 8002402:	ea44 0405 	orr.w	r4, r4, r5
 8002406:	6084      	str	r4, [r0, #8]
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
 8002408:	68c4      	ldr	r4, [r0, #12]
 800240a:	ea24 0c03 	bic.w	ip, r4, r3
      altrmask = altr << ((bit & 7) * 4);
 800240e:	f002 0407 	and.w	r4, r2, #7
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
 8002412:	ea4c 0308 	orr.w	r3, ip, r8
      altrmask = altr << ((bit & 7) * 4);
 8002416:	ea4f 0484 	mov.w	r4, r4, lsl #2
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
 800241a:	60c3      	str	r3, [r0, #12]
      altrmask = altr << ((bit & 7) * 4);
 800241c:	fa07 fc04 	lsl.w	ip, r7, r4
      m4 = 15 << ((bit & 7) * 4);
 8002420:	fa0b f404 	lsl.w	r4, fp, r4
      if ((mode & PAL_STM32_MODE_MASK) == PAL_STM32_MODE_ALTERNATE) {
 8002424:	d1be      	bne.n	80023a4 <_pal_lld_setgroupmode+0x24>
        if (bit < 8)
 8002426:	2a07      	cmp	r2, #7
 8002428:	d816      	bhi.n	8002458 <_pal_lld_setgroupmode+0xd8>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
 800242a:	6a03      	ldr	r3, [r0, #32]
 800242c:	ea23 0304 	bic.w	r3, r3, r4
 8002430:	ea43 030c 	orr.w	r3, r3, ip
 8002434:	6203      	str	r3, [r0, #32]
        port->MODER   = (port->MODER & ~m2) | moder;
 8002436:	6803      	ldr	r3, [r0, #0]
    if (!mask)
 8002438:	0849      	lsrs	r1, r1, #1
        port->MODER   = (port->MODER & ~m2) | moder;
 800243a:	ea0a 0303 	and.w	r3, sl, r3
 800243e:	ea43 030e 	orr.w	r3, r3, lr
 8002442:	6003      	str	r3, [r0, #0]
    if (!mask)
 8002444:	d1be      	bne.n	80023c4 <_pal_lld_setgroupmode+0x44>
  }
}
 8002446:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          port->AFRH = (port->AFRH & ~m4) | altrmask;
 800244a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800244c:	ea23 0304 	bic.w	r3, r3, r4
 8002450:	ea43 030c 	orr.w	r3, r3, ip
 8002454:	6243      	str	r3, [r0, #36]	; 0x24
 8002456:	e7b3      	b.n	80023c0 <_pal_lld_setgroupmode+0x40>
          port->AFRH = (port->AFRH & ~m4) | altrmask;
 8002458:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800245a:	ea23 0304 	bic.w	r3, r3, r4
 800245e:	ea43 030c 	orr.w	r3, r3, ip
 8002462:	6243      	str	r3, [r0, #36]	; 0x24
 8002464:	e7e7      	b.n	8002436 <_pal_lld_setgroupmode+0xb6>
 8002466:	bf00      	nop

08002468 <sdc_lld_collect_errors>:
 * @notapi
 */
static void sdc_lld_collect_errors(SDCDriver *sdcp, uint32_t sta) {
  uint32_t errors = SDC_NO_ERROR;

  if (sta & SDMMC_STA_CCRCFAIL)
 8002468:	f001 0301 	and.w	r3, r1, #1
    errors |= SDC_CMD_CRC_ERROR;
  if (sta & SDMMC_STA_DCRCFAIL)
 800246c:	078a      	lsls	r2, r1, #30
    errors |= SDC_DATA_CRC_ERROR;
 800246e:	bf48      	it	mi
 8002470:	f043 0302 	orrmi.w	r3, r3, #2
  if (sta & SDMMC_STA_CTIMEOUT)
 8002474:	074a      	lsls	r2, r1, #29
    errors |= SDC_COMMAND_TIMEOUT;
 8002476:	bf48      	it	mi
 8002478:	f043 0308 	orrmi.w	r3, r3, #8
  if (sta & SDMMC_STA_DTIMEOUT)
 800247c:	070a      	lsls	r2, r1, #28
    errors |= SDC_DATA_TIMEOUT;
 800247e:	bf48      	it	mi
 8002480:	f043 0304 	orrmi.w	r3, r3, #4
  if (sta & SDMMC_STA_TXUNDERR)
 8002484:	06ca      	lsls	r2, r1, #27
    errors |= SDC_TX_UNDERRUN;
 8002486:	bf48      	it	mi
 8002488:	f043 0310 	orrmi.w	r3, r3, #16
  if (sta & SDMMC_STA_RXOVERR)
 800248c:	068a      	lsls	r2, r1, #26
    errors |= SDC_RX_OVERRUN;
/*  if (sta & SDMMC_STA_STBITERR)
    errors |= SDC_STARTBIT_ERROR;*/

  sdcp->errors |= errors;
 800248e:	6b42      	ldr	r2, [r0, #52]	; 0x34
    errors |= SDC_RX_OVERRUN;
 8002490:	bf48      	it	mi
 8002492:	f043 0320 	orrmi.w	r3, r3, #32
  sdcp->errors |= errors;
 8002496:	431a      	orrs	r2, r3
 8002498:	6342      	str	r2, [r0, #52]	; 0x34
}
 800249a:	4770      	bx	lr

0800249c <sdc_lld_wait_transaction_end>:
                                         uint32_t *resp) {
 800249c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800249e:	2330      	movs	r3, #48	; 0x30
 80024a0:	4605      	mov	r5, r0
 80024a2:	460f      	mov	r7, r1
 80024a4:	4616      	mov	r6, r2
 80024a6:	f383 8811 	msr	BASEPRI, r3
  if (sdcp->sdmmc->MASK != 0U) {
 80024aa:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80024ac:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80024ae:	b9a3      	cbnz	r3, 80024da <sdc_lld_wait_transaction_end+0x3e>
  sdcp->sdmmc->IDMACTRL = 0U;
 80024b0:	2300      	movs	r3, #0
 80024b2:	6523      	str	r3, [r4, #80]	; 0x50
  sdcp->sdmmc->MASK     = 0U;
 80024b4:	63e3      	str	r3, [r4, #60]	; 0x3c
  sdcp->sdmmc->DCTRL    = 0U;
 80024b6:	62e3      	str	r3, [r4, #44]	; 0x2c
  if ((sdcp->sdmmc->STA & SDMMC_STA_DATAEND) == 0U) {
 80024b8:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80024ba:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 80024be:	d008      	beq.n	80024d2 <sdc_lld_wait_transaction_end+0x36>
  sdcp->sdmmc->ICR = SDMMC_ICR_ALL_FLAGS;
 80024c0:	f04f 32ff 	mov.w	r2, #4294967295
 80024c4:	63a2      	str	r2, [r4, #56]	; 0x38
 80024c6:	f383 8811 	msr	BASEPRI, r3
  if (n > 1U) {
 80024ca:	2f01      	cmp	r7, #1
 80024cc:	d80c      	bhi.n	80024e8 <sdc_lld_wait_transaction_end+0x4c>
  return HAL_SUCCESS;
 80024ce:	4618      	mov	r0, r3
}
 80024d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80024d2:	f380 8811 	msr	BASEPRI, r0
    return HAL_FAILED;
 80024d6:	2001      	movs	r0, #1
}
 80024d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return chThdSuspendTimeoutS(trp, TIME_INFINITE);
 80024da:	f04f 31ff 	mov.w	r1, #4294967295
 80024de:	3040      	adds	r0, #64	; 0x40
 80024e0:	f002 f8a6 	bl	8004630 <chThdSuspendTimeoutS>
  sdcp->sdmmc->IDMACTRL = 0U;
 80024e4:	6c6c      	ldr	r4, [r5, #68]	; 0x44
 80024e6:	e7e3      	b.n	80024b0 <sdc_lld_wait_transaction_end+0x14>
 */
bool sdc_lld_send_cmd_short_crc(SDCDriver *sdcp, uint8_t cmd, uint32_t arg,
                                uint32_t *resp) {
  uint32_t sta;

  sdcp->sdmmc->ARG = arg;
 80024e8:	6c6a      	ldr	r2, [r5, #68]	; 0x44
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 80024ea:	f241 110c 	movw	r1, #4364	; 0x110c
  sdcp->sdmmc->ARG = arg;
 80024ee:	6093      	str	r3, [r2, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 80024f0:	60d1      	str	r1, [r2, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 80024f2:	6b51      	ldr	r1, [r2, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 80024f4:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 80024f8:	d0fb      	beq.n	80024f2 <sdc_lld_wait_transaction_end+0x56>
    ;
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 80024fa:	6393      	str	r3, [r2, #56]	; 0x38
                            SDMMC_STA_CCRCFAIL);
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 80024fc:	f011 0305 	ands.w	r3, r1, #5
 8002500:	d103      	bne.n	800250a <sdc_lld_wait_transaction_end+0x6e>
    sdc_lld_collect_errors(sdcp, sta);
    return HAL_FAILED;
  }
  *resp = sdcp->sdmmc->RESP1;
 8002502:	6952      	ldr	r2, [r2, #20]
  return HAL_SUCCESS;
 8002504:	4618      	mov	r0, r3
  *resp = sdcp->sdmmc->RESP1;
 8002506:	6032      	str	r2, [r6, #0]
}
 8002508:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    sdc_lld_collect_errors(sdcp, sta);
 800250a:	4628      	mov	r0, r5
 800250c:	f7ff ffac 	bl	8002468 <sdc_lld_collect_errors>
    return HAL_FAILED;
 8002510:	2001      	movs	r0, #1
}
 8002512:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002514 <sdc_lld_init>:
void sdc_lld_init(void) {
 8002514:	b510      	push	{r4, lr}
  sdcObjectInit(&SDCD1);
 8002516:	4c07      	ldr	r4, [pc, #28]	; (8002534 <sdc_lld_init+0x20>)
 8002518:	4620      	mov	r0, r4
 800251a:	f7fe fd5b 	bl	8000fd4 <sdcObjectInit>
  SDCD1.sdmmc   = SDMMC1;
 800251e:	4b06      	ldr	r3, [pc, #24]	; (8002538 <sdc_lld_init+0x24>)
  SDCD1.thread  = NULL;
 8002520:	2000      	movs	r0, #0
  SDCD1.clkfreq = STM32_SDMMC1CLK;
 8002522:	4906      	ldr	r1, [pc, #24]	; (800253c <sdc_lld_init+0x28>)
  SDCD1.buf     = __nocache_sd1_buf;
 8002524:	4a06      	ldr	r2, [pc, #24]	; (8002540 <sdc_lld_init+0x2c>)
  SDCD1.clkfreq = STM32_SDMMC1CLK;
 8002526:	64a1      	str	r1, [r4, #72]	; 0x48
  SDCD1.buf     = __nocache_sd1_buf;
 8002528:	63e2      	str	r2, [r4, #60]	; 0x3c
  SDCD1.sdmmc   = SDMMC1;
 800252a:	e9c4 0310 	strd	r0, r3, [r4, #64]	; 0x40
  SDCD1.resp    = __nocache_sd1_wbuf;
 800252e:	4b05      	ldr	r3, [pc, #20]	; (8002544 <sdc_lld_init+0x30>)
 8002530:	64e3      	str	r3, [r4, #76]	; 0x4c
}
 8002532:	bd10      	pop	{r4, pc}
 8002534:	24000138 	.word	0x24000138
 8002538:	52007000 	.word	0x52007000
 800253c:	02dc6c00 	.word	0x02dc6c00
 8002540:	30040000 	.word	0x30040000
 8002544:	30040200 	.word	0x30040200

08002548 <sdc_lld_start_clk>:
  if (f >= sdcp->clkfreq) {
 8002548:	4b0e      	ldr	r3, [pc, #56]	; (8002584 <sdc_lld_start_clk+0x3c>)
  sdcp->sdmmc->CLKCR  = sdc_lld_clkdiv(sdcp, 400000U);
 800254a:	e9d0 2111 	ldrd	r2, r1, [r0, #68]	; 0x44
void sdc_lld_start_clk(SDCDriver *sdcp) {
 800254e:	b410      	push	{r4}
  if (f >= sdcp->clkfreq) {
 8002550:	4299      	cmp	r1, r3
 8002552:	d913      	bls.n	800257c <sdc_lld_start_clk+0x34>
  return sdcp->config->slowdown + ((sdcp->clkfreq + (f * 2U) - 1U) / (f * 2U));
 8002554:	4b0c      	ldr	r3, [pc, #48]	; (8002588 <sdc_lld_start_clk+0x40>)
 8002556:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8002558:	440b      	add	r3, r1
 800255a:	480c      	ldr	r0, [pc, #48]	; (800258c <sdc_lld_start_clk+0x44>)
 800255c:	6861      	ldr	r1, [r4, #4]
 800255e:	0a1b      	lsrs	r3, r3, #8
 8002560:	fba0 0303 	umull	r0, r3, r0, r3
 8002564:	eb01 1313 	add.w	r3, r1, r3, lsr #4
  sdcp->sdmmc->CLKCR  = sdc_lld_clkdiv(sdcp, 400000U);
 8002568:	6053      	str	r3, [r2, #4]
  chThdSleep(delay);
 800256a:	2064      	movs	r0, #100	; 0x64
  sdcp->sdmmc->POWER |= SDMMC_POWER_PWRCTRL_0 | SDMMC_POWER_PWRCTRL_1;
 800256c:	6813      	ldr	r3, [r2, #0]
}
 800256e:	f85d 4b04 	ldr.w	r4, [sp], #4
  sdcp->sdmmc->POWER |= SDMMC_POWER_PWRCTRL_0 | SDMMC_POWER_PWRCTRL_1;
 8002572:	f043 0303 	orr.w	r3, r3, #3
 8002576:	6013      	str	r3, [r2, #0]
 8002578:	f002 b84e 	b.w	8004618 <chThdSleep>
    return sdcp->config->slowdown;
 800257c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	e7f2      	b.n	8002568 <sdc_lld_start_clk+0x20>
 8002582:	bf00      	nop
 8002584:	00061a80 	.word	0x00061a80
 8002588:	000c34ff 	.word	0x000c34ff
 800258c:	014f8b59 	.word	0x014f8b59

08002590 <sdc_lld_set_data_clk>:
  if (SDC_CLK_50MHz == clk) {
 8002590:	2901      	cmp	r1, #1
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & ~(SDMMC_CLKCR_PWRSAV_Msk |
 8002592:	4b16      	ldr	r3, [pc, #88]	; (80025ec <sdc_lld_set_data_clk+0x5c>)
  if (f >= sdcp->clkfreq) {
 8002594:	6c81      	ldr	r1, [r0, #72]	; 0x48
void sdc_lld_set_data_clk(SDCDriver *sdcp, sdcbusclk_t clk) {
 8002596:	b430      	push	{r4, r5}
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & ~(SDMMC_CLKCR_PWRSAV_Msk |
 8002598:	6c44      	ldr	r4, [r0, #68]	; 0x44
  if (SDC_CLK_50MHz == clk) {
 800259a:	d017      	beq.n	80025cc <sdc_lld_set_data_clk+0x3c>
  if (f >= sdcp->clkfreq) {
 800259c:	4a14      	ldr	r2, [pc, #80]	; (80025f0 <sdc_lld_set_data_clk+0x60>)
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & ~(SDMMC_CLKCR_PWRSAV_Msk |
 800259e:	6865      	ldr	r5, [r4, #4]
  if (f >= sdcp->clkfreq) {
 80025a0:	4291      	cmp	r1, r2
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & ~(SDMMC_CLKCR_PWRSAV_Msk |
 80025a2:	ea03 0305 	and.w	r3, r3, r5
  if (f >= sdcp->clkfreq) {
 80025a6:	d90e      	bls.n	80025c6 <sdc_lld_set_data_clk+0x36>
  return sdcp->config->slowdown + ((sdcp->clkfreq + (f * 2U) - 1U) / (f * 2U));
 80025a8:	4a12      	ldr	r2, [pc, #72]	; (80025f4 <sdc_lld_set_data_clk+0x64>)
 80025aa:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
 80025ac:	440a      	add	r2, r1
 80025ae:	4812      	ldr	r0, [pc, #72]	; (80025f8 <sdc_lld_set_data_clk+0x68>)
 80025b0:	6869      	ldr	r1, [r5, #4]
 80025b2:	fba0 0202 	umull	r0, r2, r0, r2
 80025b6:	eb01 6212 	add.w	r2, r1, r2, lsr #24
                                                 SDMMC_CLKCR_CLKDIV_Msk)) |
 80025ba:	4313      	orrs	r3, r2
                         sdc_lld_clkdiv(sdcp, 25000000U) | SDMMC_CLKCR_PWRSAV;
 80025bc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & ~(SDMMC_CLKCR_PWRSAV_Msk |
 80025c0:	6063      	str	r3, [r4, #4]
}
 80025c2:	bc30      	pop	{r4, r5}
 80025c4:	4770      	bx	lr
    return sdcp->config->slowdown;
 80025c6:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 80025c8:	6852      	ldr	r2, [r2, #4]
 80025ca:	e7f6      	b.n	80025ba <sdc_lld_set_data_clk+0x2a>
  if (f >= sdcp->clkfreq) {
 80025cc:	4a0b      	ldr	r2, [pc, #44]	; (80025fc <sdc_lld_set_data_clk+0x6c>)
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & ~(SDMMC_CLKCR_PWRSAV_Msk |
 80025ce:	6865      	ldr	r5, [r4, #4]
  if (f >= sdcp->clkfreq) {
 80025d0:	4291      	cmp	r1, r2
    sdcp->sdmmc->CLKCR = (sdcp->sdmmc->CLKCR & ~(SDMMC_CLKCR_PWRSAV_Msk |
 80025d2:	ea03 0305 	and.w	r3, r3, r5
  if (f >= sdcp->clkfreq) {
 80025d6:	d9f6      	bls.n	80025c6 <sdc_lld_set_data_clk+0x36>
  return sdcp->config->slowdown + ((sdcp->clkfreq + (f * 2U) - 1U) / (f * 2U));
 80025d8:	4a09      	ldr	r2, [pc, #36]	; (8002600 <sdc_lld_set_data_clk+0x70>)
 80025da:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
 80025dc:	440a      	add	r2, r1
 80025de:	4806      	ldr	r0, [pc, #24]	; (80025f8 <sdc_lld_set_data_clk+0x68>)
 80025e0:	6869      	ldr	r1, [r5, #4]
 80025e2:	fba0 0202 	umull	r0, r2, r0, r2
 80025e6:	eb01 6252 	add.w	r2, r1, r2, lsr #25
 80025ea:	e7e6      	b.n	80025ba <sdc_lld_set_data_clk+0x2a>
 80025ec:	ffffec00 	.word	0xffffec00
 80025f0:	017d7840 	.word	0x017d7840
 80025f4:	02faf07f 	.word	0x02faf07f
 80025f8:	55e63b89 	.word	0x55e63b89
 80025fc:	02faf080 	.word	0x02faf080
 8002600:	05f5e0ff 	.word	0x05f5e0ff

08002604 <sdc_lld_stop_clk>:
  sdcp->sdmmc->CLKCR = 0U;
 8002604:	2200      	movs	r2, #0
 8002606:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002608:	605a      	str	r2, [r3, #4]
  sdcp->sdmmc->POWER = 0U;
 800260a:	601a      	str	r2, [r3, #0]
}
 800260c:	4770      	bx	lr
 800260e:	bf00      	nop

08002610 <sdc_lld_set_bus_mode>:
  uint32_t clk = sdcp->sdmmc->CLKCR & ~SDMMC_CLKCR_WIDBUS;
 8002610:	6c42      	ldr	r2, [r0, #68]	; 0x44
  switch (mode) {
 8002612:	2901      	cmp	r1, #1
  uint32_t clk = sdcp->sdmmc->CLKCR & ~SDMMC_CLKCR_WIDBUS;
 8002614:	6853      	ldr	r3, [r2, #4]
 8002616:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
  switch (mode) {
 800261a:	d007      	beq.n	800262c <sdc_lld_set_bus_mode+0x1c>
 800261c:	2902      	cmp	r1, #2
 800261e:	d001      	beq.n	8002624 <sdc_lld_set_bus_mode+0x14>
 8002620:	b111      	cbz	r1, 8002628 <sdc_lld_set_bus_mode+0x18>
}
 8002622:	4770      	bx	lr
    sdcp->sdmmc->CLKCR = clk | SDMMC_CLKCR_WIDBUS_1;
 8002624:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002628:	6053      	str	r3, [r2, #4]
}
 800262a:	4770      	bx	lr
    sdcp->sdmmc->CLKCR = clk | SDMMC_CLKCR_WIDBUS_0;
 800262c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002630:	6053      	str	r3, [r2, #4]
    break;
 8002632:	4770      	bx	lr

08002634 <sdc_lld_send_cmd_none>:
  sdcp->sdmmc->ARG = arg;
 8002634:	6c40      	ldr	r0, [r0, #68]	; 0x44
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_CPSMEN;
 8002636:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
  sdcp->sdmmc->ARG = arg;
 800263a:	6082      	str	r2, [r0, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_CPSMEN;
 800263c:	60c1      	str	r1, [r0, #12]
  while ((sdcp->sdmmc->STA & SDMMC_STA_CMDSENT) == 0U) {
 800263e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002640:	061b      	lsls	r3, r3, #24
 8002642:	d5fc      	bpl.n	800263e <sdc_lld_send_cmd_none+0xa>
  sdcp->sdmmc->ICR = SDMMC_ICR_CMDSENTC;
 8002644:	2380      	movs	r3, #128	; 0x80
 8002646:	6383      	str	r3, [r0, #56]	; 0x38
}
 8002648:	4770      	bx	lr
 800264a:	bf00      	nop

0800264c <sdc_lld_send_cmd_short>:
                            uint32_t *resp) {
 800264c:	b510      	push	{r4, lr}
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 800264e:	f441 5188 	orr.w	r1, r1, #4352	; 0x1100
  sdcp->sdmmc->ARG = arg;
 8002652:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002654:	60a2      	str	r2, [r4, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8002656:	60e1      	str	r1, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8002658:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 800265a:	f011 0245 	ands.w	r2, r1, #69	; 0x45
 800265e:	d0fb      	beq.n	8002658 <sdc_lld_send_cmd_short+0xc>
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8002660:	63a2      	str	r2, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT)) != 0U) {
 8002662:	f011 0204 	ands.w	r2, r1, #4
 8002666:	d103      	bne.n	8002670 <sdc_lld_send_cmd_short+0x24>
  *resp = sdcp->sdmmc->RESP1;
 8002668:	6961      	ldr	r1, [r4, #20]
  return HAL_SUCCESS;
 800266a:	4610      	mov	r0, r2
  *resp = sdcp->sdmmc->RESP1;
 800266c:	6019      	str	r1, [r3, #0]
}
 800266e:	bd10      	pop	{r4, pc}
    sdc_lld_collect_errors(sdcp, sta);
 8002670:	f7ff fefa 	bl	8002468 <sdc_lld_collect_errors>
    return HAL_FAILED;
 8002674:	2001      	movs	r0, #1
}
 8002676:	bd10      	pop	{r4, pc}

08002678 <sdc_lld_send_cmd_short_crc>:
                                uint32_t *resp) {
 8002678:	b510      	push	{r4, lr}
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 800267a:	f441 5188 	orr.w	r1, r1, #4352	; 0x1100
  sdcp->sdmmc->ARG = arg;
 800267e:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002680:	60a2      	str	r2, [r4, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8002682:	60e1      	str	r1, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8002684:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 8002686:	f011 0245 	ands.w	r2, r1, #69	; 0x45
 800268a:	d0fb      	beq.n	8002684 <sdc_lld_send_cmd_short_crc+0xc>
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 800268c:	63a2      	str	r2, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 800268e:	f011 0205 	ands.w	r2, r1, #5
 8002692:	d103      	bne.n	800269c <sdc_lld_send_cmd_short_crc+0x24>
  *resp = sdcp->sdmmc->RESP1;
 8002694:	6961      	ldr	r1, [r4, #20]
  return HAL_SUCCESS;
 8002696:	4610      	mov	r0, r2
  *resp = sdcp->sdmmc->RESP1;
 8002698:	6019      	str	r1, [r3, #0]
}
 800269a:	bd10      	pop	{r4, pc}
    sdc_lld_collect_errors(sdcp, sta);
 800269c:	f7ff fee4 	bl	8002468 <sdc_lld_collect_errors>
    return HAL_FAILED;
 80026a0:	2001      	movs	r0, #1
}
 80026a2:	bd10      	pop	{r4, pc}

080026a4 <sdc_lld_send_cmd_long_crc>:
 * @retval HAL_FAILED   operation failed.
 *
 * @notapi
 */
bool sdc_lld_send_cmd_long_crc(SDCDriver *sdcp, uint8_t cmd, uint32_t arg,
                               uint32_t *resp) {
 80026a4:	b510      	push	{r4, lr}
  uint32_t sta;

  (void)sdcp;

  sdcp->sdmmc->ARG = arg;
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_WAITRESP_1 |
 80026a6:	f441 5198 	orr.w	r1, r1, #4864	; 0x1300
  sdcp->sdmmc->ARG = arg;
 80026aa:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80026ac:	60a2      	str	r2, [r4, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_WAITRESP_1 |
 80026ae:	60e1      	str	r1, [r4, #12]
                                    SDMMC_CMD_CPSMEN;
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 80026b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 80026b2:	f011 0245 	ands.w	r2, r1, #69	; 0x45
 80026b6:	d0fb      	beq.n	80026b0 <sdc_lld_send_cmd_long_crc+0xc>
    ;
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 80026b8:	63a2      	str	r2, [r4, #56]	; 0x38
                           SDMMC_STA_CCRCFAIL);
  if ((sta & (SDMMC_STA_ERROR_MASK)) != 0U) {
 80026ba:	f011 023f 	ands.w	r2, r1, #63	; 0x3f
 80026be:	d109      	bne.n	80026d4 <sdc_lld_send_cmd_long_crc+0x30>
    sdc_lld_collect_errors(sdcp, sta);
    return HAL_FAILED;
  }
  /* Save bytes in reverse order because MSB in response comes first.*/
  *resp++ = sdcp->sdmmc->RESP4;
 80026c0:	6a21      	ldr	r1, [r4, #32]
  *resp++ = sdcp->sdmmc->RESP3;
  *resp++ = sdcp->sdmmc->RESP2;
  *resp   = sdcp->sdmmc->RESP1;
  return HAL_SUCCESS;
 80026c2:	4610      	mov	r0, r2
  *resp++ = sdcp->sdmmc->RESP4;
 80026c4:	6019      	str	r1, [r3, #0]
  *resp++ = sdcp->sdmmc->RESP3;
 80026c6:	69e2      	ldr	r2, [r4, #28]
 80026c8:	605a      	str	r2, [r3, #4]
  *resp++ = sdcp->sdmmc->RESP2;
 80026ca:	69a2      	ldr	r2, [r4, #24]
 80026cc:	609a      	str	r2, [r3, #8]
  *resp   = sdcp->sdmmc->RESP1;
 80026ce:	6962      	ldr	r2, [r4, #20]
 80026d0:	60da      	str	r2, [r3, #12]
}
 80026d2:	bd10      	pop	{r4, pc}
    sdc_lld_collect_errors(sdcp, sta);
 80026d4:	f7ff fec8 	bl	8002468 <sdc_lld_collect_errors>
    return HAL_FAILED;
 80026d8:	2001      	movs	r0, #1
}
 80026da:	bd10      	pop	{r4, pc}

080026dc <sdc_lld_read_special>:
 * @retval HAL_FAILED   operation failed.
 *
 * @notapi
 */
bool sdc_lld_read_special(SDCDriver *sdcp, uint8_t *buf, size_t bytes,
                          uint8_t cmd, uint32_t arg) {
 80026dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80026e0:	4616      	mov	r6, r2
 80026e2:	4698      	mov	r8, r3
 80026e4:	460f      	mov	r7, r1
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 80026e6:	4937      	ldr	r1, [pc, #220]	; (80027c4 <sdc_lld_read_special+0xe8>)
                          uint8_t cmd, uint32_t arg) {
 80026e8:	4605      	mov	r5, r0
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 80026ea:	e9d0 2411 	ldrd	r2, r4, [r0, #68]	; 0x44
  uint32_t div = (sdcp->sdmmc->CLKCR & SDMMC_CLKCR_CLKDIV_Msk) + 1U;
 80026ee:	6853      	ldr	r3, [r2, #4]
 80026f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80026f4:	3301      	adds	r3, #1
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 80026f6:	005b      	lsls	r3, r3, #1
 80026f8:	fbb4 f4f3 	udiv	r4, r4, r3
 80026fc:	fba1 1404 	umull	r1, r4, r1, r4
 8002700:	f242 7310 	movw	r3, #10000	; 0x2710
 8002704:	09a4      	lsrs	r4, r4, #6
 8002706:	fb03 f404 	mul.w	r4, r3, r4
  sdcp->sdmmc->DTIMER = sdc_lld_get_timeout(sdcp, STM32_SDC_SDMMC_READ_TIMEOUT);
 800270a:	6254      	str	r4, [r2, #36]	; 0x24
  if (_sdc_wait_for_transfer_state(sdcp)) {
 800270c:	f7fe fc3c 	bl	8000f88 <_sdc_wait_for_transfer_state>
 8002710:	2800      	cmp	r0, #0
 8002712:	d12e      	bne.n	8002772 <sdc_lld_read_special+0x96>
  sdcp->sdmmc->IDMABASE0 = (uint32_t)buf;
 8002714:	6c6c      	ldr	r4, [r5, #68]	; 0x44
  sdcp->sdmmc->IDMACTRL  = SDMMC_IDMA_IDMAEN;
 8002716:	2201      	movs	r2, #1
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8002718:	f448 5388 	orr.w	r3, r8, #4352	; 0x1100
 800271c:	4681      	mov	r9, r0
  sdcp->sdmmc->IDMABASE0 = (uint32_t)buf;
 800271e:	65a7      	str	r7, [r4, #88]	; 0x58
  sdcp->sdmmc->IDMACTRL  = SDMMC_IDMA_IDMAEN;
 8002720:	6522      	str	r2, [r4, #80]	; 0x50
  sdcp->sdmmc->ICR   = SDMMC_ICR_ALL_FLAGS;
 8002722:	f04f 32ff 	mov.w	r2, #4294967295

  if (sdc_lld_prepare_read_bytes(sdcp, buf, bytes))
    goto error;

  if (sdc_lld_send_cmd_short_crc(sdcp, cmd, arg, sdcp->resp) ||
 8002726:	6ce8      	ldr	r0, [r5, #76]	; 0x4c
  sdcp->sdmmc->ICR   = SDMMC_ICR_ALL_FLAGS;
 8002728:	63a2      	str	r2, [r4, #56]	; 0x38
  sdcp->sdmmc->MASK  = SDMMC_MASK_DCRCFAILIE |
 800272a:	f44f 7295 	mov.w	r2, #298	; 0x12a
 800272e:	63e2      	str	r2, [r4, #60]	; 0x3c
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_DTDIR |
 8002730:	f242 0207 	movw	r2, #8199	; 0x2007
  sdcp->sdmmc->DLEN  = bytes;
 8002734:	62a6      	str	r6, [r4, #40]	; 0x28
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_DTDIR |
 8002736:	62e2      	str	r2, [r4, #44]	; 0x2c
  sdcp->sdmmc->ARG = arg;
 8002738:	9a08      	ldr	r2, [sp, #32]
 800273a:	60a2      	str	r2, [r4, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 800273c:	60e3      	str	r3, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 800273e:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 8002740:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 8002744:	d0fb      	beq.n	800273e <sdc_lld_read_special+0x62>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 8002746:	f011 0f05 	tst.w	r1, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 800274a:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 800274c:	d129      	bne.n	80027a2 <sdc_lld_read_special+0xc6>
  *resp = sdcp->sdmmc->RESP1;
 800274e:	6962      	ldr	r2, [r4, #20]
      MMCSD_R1_ERROR(sdcp->resp[0]))
 8002750:	4b1d      	ldr	r3, [pc, #116]	; (80027c8 <sdc_lld_read_special+0xec>)
  *resp = sdcp->sdmmc->RESP1;
 8002752:	6002      	str	r2, [r0, #0]
      MMCSD_R1_ERROR(sdcp->resp[0]))
 8002754:	4013      	ands	r3, r2
  if (sdc_lld_send_cmd_short_crc(sdcp, cmd, arg, sdcp->resp) ||
 8002756:	b173      	cbz	r3, 8002776 <sdc_lld_read_special+0x9a>
  sta                   = sdcp->sdmmc->STA;
 8002758:	6b61      	ldr	r1, [r4, #52]	; 0x34
  sdcp->sdmmc->IDMACTRL = 0U;
 800275a:	2300      	movs	r3, #0

  return HAL_SUCCESS;

error:
  sdc_lld_error_cleanup(sdcp, 1, sdcp->resp);
  return HAL_FAILED;
 800275c:	f04f 0901 	mov.w	r9, #1
  sdc_lld_collect_errors(sdcp, sta);
 8002760:	4628      	mov	r0, r5
  sdcp->sdmmc->ICR      = sta;
 8002762:	63a1      	str	r1, [r4, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 8002764:	6523      	str	r3, [r4, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 8002766:	62e3      	str	r3, [r4, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 8002768:	f7ff fe7e 	bl	8002468 <sdc_lld_collect_errors>
}
 800276c:	4648      	mov	r0, r9
 800276e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  sdcp->sdmmc->IDMABASE0 = (uint32_t)buf;
 8002772:	6c6c      	ldr	r4, [r5, #68]	; 0x44
 8002774:	e7f0      	b.n	8002758 <sdc_lld_read_special+0x7c>
 8002776:	2330      	movs	r3, #48	; 0x30
 8002778:	f383 8811 	msr	BASEPRI, r3
  if (sdcp->sdmmc->MASK != 0U) {
 800277c:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 800277e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002780:	b9ba      	cbnz	r2, 80027b2 <sdc_lld_read_special+0xd6>
  sdcp->sdmmc->IDMACTRL = 0U;
 8002782:	2200      	movs	r2, #0
 8002784:	651a      	str	r2, [r3, #80]	; 0x50
  sdcp->sdmmc->MASK     = 0U;
 8002786:	63da      	str	r2, [r3, #60]	; 0x3c
  sdcp->sdmmc->DCTRL    = 0U;
 8002788:	62da      	str	r2, [r3, #44]	; 0x2c
  if ((sdcp->sdmmc->STA & SDMMC_STA_DATAEND) == 0U) {
 800278a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800278c:	f411 7180 	ands.w	r1, r1, #256	; 0x100
 8002790:	d00b      	beq.n	80027aa <sdc_lld_read_special+0xce>
  sdcp->sdmmc->ICR = SDMMC_ICR_ALL_FLAGS;
 8002792:	f04f 31ff 	mov.w	r1, #4294967295
 8002796:	6399      	str	r1, [r3, #56]	; 0x38
 8002798:	f382 8811 	msr	BASEPRI, r2
}
 800279c:	4648      	mov	r0, r9
 800279e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    sdc_lld_collect_errors(sdcp, sta);
 80027a2:	4628      	mov	r0, r5
 80027a4:	f7ff fe60 	bl	8002468 <sdc_lld_collect_errors>
    return HAL_FAILED;
 80027a8:	e7d6      	b.n	8002758 <sdc_lld_read_special+0x7c>
 80027aa:	f381 8811 	msr	BASEPRI, r1
  sta                   = sdcp->sdmmc->STA;
 80027ae:	6c6c      	ldr	r4, [r5, #68]	; 0x44
 80027b0:	e7d2      	b.n	8002758 <sdc_lld_read_special+0x7c>
  return chThdSuspendTimeoutS(trp, TIME_INFINITE);
 80027b2:	f04f 31ff 	mov.w	r1, #4294967295
 80027b6:	f105 0040 	add.w	r0, r5, #64	; 0x40
 80027ba:	f001 ff39 	bl	8004630 <chThdSuspendTimeoutS>
  sdcp->sdmmc->IDMACTRL = 0U;
 80027be:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 80027c0:	e7df      	b.n	8002782 <sdc_lld_read_special+0xa6>
 80027c2:	bf00      	nop
 80027c4:	10624dd3 	.word	0x10624dd3
 80027c8:	fdffe008 	.word	0xfdffe008

080027cc <sdc_lld_read_aligned>:
 * @retval HAL_FAILED   operation failed.
 *
 * @notapi
 */
bool sdc_lld_read_aligned(SDCDriver *sdcp, uint32_t startblk,
                          uint8_t *buf, uint32_t blocks) {
 80027cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80027d0:	4616      	mov	r6, r2
 80027d2:	4698      	mov	r8, r3
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 80027d4:	f8df c164 	ldr.w	ip, [pc, #356]	; 800293c <sdc_lld_read_aligned+0x170>
                          uint8_t *buf, uint32_t blocks) {
 80027d8:	460d      	mov	r5, r1
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 80027da:	f242 7110 	movw	r1, #10000	; 0x2710
                          uint8_t *buf, uint32_t blocks) {
 80027de:	4607      	mov	r7, r0
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 80027e0:	e9d0 2411 	ldrd	r2, r4, [r0, #68]	; 0x44
  uint32_t div = (sdcp->sdmmc->CLKCR & SDMMC_CLKCR_CLKDIV_Msk) + 1U;
 80027e4:	6853      	ldr	r3, [r2, #4]
 80027e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80027ea:	3301      	adds	r3, #1
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 80027ec:	005b      	lsls	r3, r3, #1
 80027ee:	fbb4 f4f3 	udiv	r4, r4, r3
 80027f2:	fbac c404 	umull	ip, r4, ip, r4
 80027f6:	09a4      	lsrs	r4, r4, #6
 80027f8:	fb01 f404 	mul.w	r4, r1, r4

  osalDbgCheck(blocks < 0x1000000 / MMCSD_BLOCK_SIZE);

  sdcp->sdmmc->DTIMER = sdc_lld_get_timeout(sdcp, STM32_SDC_SDMMC_READ_TIMEOUT);
 80027fc:	6254      	str	r4, [r2, #36]	; 0x24

  /* Checks for errors and waits for the card to be ready for reading.*/
  if (_sdc_wait_for_transfer_state(sdcp))
 80027fe:	f7fe fbc3 	bl	8000f88 <_sdc_wait_for_transfer_state>
 8002802:	4681      	mov	r9, r0
 8002804:	b110      	cbz	r0, 800280c <sdc_lld_read_aligned+0x40>
  return HAL_SUCCESS;

error:
  sdc_lld_error_cleanup(sdcp, blocks, sdcp->resp);
  return HAL_FAILED;
}
 8002806:	4648      	mov	r0, r9
 8002808:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  sdcp->sdmmc->IDMABASE0 = (uint32_t)buf;
 800280c:	6c7c      	ldr	r4, [r7, #68]	; 0x44
  sdcp->sdmmc->IDMACTRL  = SDMMC_IDMA_IDMAEN;
 800280e:	2301      	movs	r3, #1
  sdcp->sdmmc->IDMABASE0 = (uint32_t)buf;
 8002810:	65a6      	str	r6, [r4, #88]	; 0x58
  sdcp->sdmmc->IDMACTRL  = SDMMC_IDMA_IDMAEN;
 8002812:	6523      	str	r3, [r4, #80]	; 0x50
  sdcp->sdmmc->ICR   = SDMMC_ICR_ALL_FLAGS;
 8002814:	f04f 33ff 	mov.w	r3, #4294967295
  if (sdc_lld_prepare_read(sdcp, startblk, blocks, sdcp->resp) == true)
 8002818:	6cfe      	ldr	r6, [r7, #76]	; 0x4c
  sdcp->sdmmc->ICR   = SDMMC_ICR_ALL_FLAGS;
 800281a:	63a3      	str	r3, [r4, #56]	; 0x38
  sdcp->sdmmc->MASK  = SDMMC_MASK_DCRCFAILIE |
 800281c:	f44f 7395 	mov.w	r3, #298	; 0x12a
 8002820:	63e3      	str	r3, [r4, #60]	; 0x3c
  sdcp->sdmmc->DLEN  = blocks * MMCSD_BLOCK_SIZE;
 8002822:	ea4f 2348 	mov.w	r3, r8, lsl #9
 8002826:	62a3      	str	r3, [r4, #40]	; 0x28
  if (!(sdcp->cardmode & SDC_MODE_HIGH_CAPACITY))
 8002828:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800282a:	06db      	lsls	r3, r3, #27
    startblk *= MMCSD_BLOCK_SIZE;
 800282c:	bf58      	it	pl
 800282e:	026d      	lslpl	r5, r5, #9
  if (n > 1U) {
 8002830:	f1b8 0f01 	cmp.w	r8, #1
  sdcp->sdmmc->ARG = arg;
 8002834:	60a5      	str	r5, [r4, #8]
  if (n > 1U) {
 8002836:	d924      	bls.n	8002882 <sdc_lld_read_aligned+0xb6>
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8002838:	f241 1312 	movw	r3, #4370	; 0x1112
 800283c:	60e3      	str	r3, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 800283e:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 8002840:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 8002844:	d0fb      	beq.n	800283e <sdc_lld_read_aligned+0x72>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 8002846:	f011 0f05 	tst.w	r1, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 800284a:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 800284c:	d13f      	bne.n	80028ce <sdc_lld_read_aligned+0x102>
  *resp = sdcp->sdmmc->RESP1;
 800284e:	6963      	ldr	r3, [r4, #20]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0])) {
 8002850:	4d39      	ldr	r5, [pc, #228]	; (8002938 <sdc_lld_read_aligned+0x16c>)
  *resp = sdcp->sdmmc->RESP1;
 8002852:	6033      	str	r3, [r6, #0]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0])) {
 8002854:	401d      	ands	r5, r3
 8002856:	2d00      	cmp	r5, #0
 8002858:	d13c      	bne.n	80028d4 <sdc_lld_read_aligned+0x108>
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_DTDIR |
 800285a:	f242 0393 	movw	r3, #8339	; 0x2093
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 800285e:	4632      	mov	r2, r6
 8002860:	4641      	mov	r1, r8
 8002862:	4638      	mov	r0, r7
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_DTDIR |
 8002864:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 8002866:	f7ff fe19 	bl	800249c <sdc_lld_wait_transaction_end>
 800286a:	2800      	cmp	r0, #0
 800286c:	d0cb      	beq.n	8002806 <sdc_lld_read_aligned+0x3a>
  sta                   = sdcp->sdmmc->STA;
 800286e:	6c7c      	ldr	r4, [r7, #68]	; 0x44
  sdc_lld_collect_errors(sdcp, sta);
 8002870:	4638      	mov	r0, r7
  sdc_lld_error_cleanup(sdcp, blocks, sdcp->resp);
 8002872:	6cfe      	ldr	r6, [r7, #76]	; 0x4c
  sta                   = sdcp->sdmmc->STA;
 8002874:	6b61      	ldr	r1, [r4, #52]	; 0x34
  sdcp->sdmmc->ICR      = sta;
 8002876:	63a1      	str	r1, [r4, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 8002878:	6525      	str	r5, [r4, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 800287a:	62e5      	str	r5, [r4, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 800287c:	f7ff fdf4 	bl	8002468 <sdc_lld_collect_errors>
  if (n > 1U) {
 8002880:	e030      	b.n	80028e4 <sdc_lld_read_aligned+0x118>
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8002882:	f241 1311 	movw	r3, #4369	; 0x1111
 8002886:	60e3      	str	r3, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8002888:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 800288a:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 800288e:	d0fb      	beq.n	8002888 <sdc_lld_read_aligned+0xbc>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 8002890:	f011 0f05 	tst.w	r1, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8002894:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 8002896:	d139      	bne.n	800290c <sdc_lld_read_aligned+0x140>
  *resp = sdcp->sdmmc->RESP1;
 8002898:	6963      	ldr	r3, [r4, #20]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0])) {
 800289a:	4d27      	ldr	r5, [pc, #156]	; (8002938 <sdc_lld_read_aligned+0x16c>)
  *resp = sdcp->sdmmc->RESP1;
 800289c:	6033      	str	r3, [r6, #0]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0])) {
 800289e:	401d      	ands	r5, r3
 80028a0:	2d00      	cmp	r5, #0
 80028a2:	d136      	bne.n	8002912 <sdc_lld_read_aligned+0x146>
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_DTDIR |
 80028a4:	f242 0393 	movw	r3, #8339	; 0x2093
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 80028a8:	4632      	mov	r2, r6
 80028aa:	4641      	mov	r1, r8
 80028ac:	4638      	mov	r0, r7
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_DTDIR |
 80028ae:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 80028b0:	f7ff fdf4 	bl	800249c <sdc_lld_wait_transaction_end>
 80028b4:	4603      	mov	r3, r0
 80028b6:	2800      	cmp	r0, #0
 80028b8:	d0a5      	beq.n	8002806 <sdc_lld_read_aligned+0x3a>
  sta                   = sdcp->sdmmc->STA;
 80028ba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
  sdc_lld_collect_errors(sdcp, sta);
 80028bc:	4638      	mov	r0, r7
  return HAL_FAILED;
 80028be:	4699      	mov	r9, r3
  sta                   = sdcp->sdmmc->STA;
 80028c0:	6b51      	ldr	r1, [r2, #52]	; 0x34
  sdcp->sdmmc->ICR      = sta;
 80028c2:	6391      	str	r1, [r2, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 80028c4:	6515      	str	r5, [r2, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 80028c6:	62d5      	str	r5, [r2, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 80028c8:	f7ff fdce 	bl	8002468 <sdc_lld_collect_errors>
  if (n > 1U) {
 80028cc:	e79b      	b.n	8002806 <sdc_lld_read_aligned+0x3a>
    sdc_lld_collect_errors(sdcp, sta);
 80028ce:	4638      	mov	r0, r7
 80028d0:	f7ff fdca 	bl	8002468 <sdc_lld_collect_errors>
  sta                   = sdcp->sdmmc->STA;
 80028d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
  sdcp->sdmmc->IDMACTRL = 0U;
 80028d6:	2300      	movs	r3, #0
  sdc_lld_collect_errors(sdcp, sta);
 80028d8:	4638      	mov	r0, r7
  sdcp->sdmmc->ICR      = sta;
 80028da:	63a1      	str	r1, [r4, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 80028dc:	6523      	str	r3, [r4, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 80028de:	62e3      	str	r3, [r4, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 80028e0:	f7ff fdc2 	bl	8002468 <sdc_lld_collect_errors>
  sdcp->sdmmc->ARG = arg;
 80028e4:	2200      	movs	r2, #0
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 80028e6:	f241 130c 	movw	r3, #4364	; 0x110c
  sdcp->sdmmc->ARG = arg;
 80028ea:	60a2      	str	r2, [r4, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 80028ec:	60e3      	str	r3, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 80028ee:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 80028f0:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 80028f4:	d0fb      	beq.n	80028ee <sdc_lld_read_aligned+0x122>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 80028f6:	f011 0f05 	tst.w	r1, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 80028fa:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 80028fc:	d116      	bne.n	800292c <sdc_lld_read_aligned+0x160>
  *resp = sdcp->sdmmc->RESP1;
 80028fe:	6963      	ldr	r3, [r4, #20]
  return HAL_FAILED;
 8002900:	f04f 0901 	mov.w	r9, #1
  *resp = sdcp->sdmmc->RESP1;
 8002904:	6033      	str	r3, [r6, #0]
}
 8002906:	4648      	mov	r0, r9
 8002908:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    sdc_lld_collect_errors(sdcp, sta);
 800290c:	4638      	mov	r0, r7
 800290e:	f7ff fdab 	bl	8002468 <sdc_lld_collect_errors>
  sta                   = sdcp->sdmmc->STA;
 8002912:	6b61      	ldr	r1, [r4, #52]	; 0x34
  sdcp->sdmmc->IDMACTRL = 0U;
 8002914:	2300      	movs	r3, #0
  return HAL_FAILED;
 8002916:	f04f 0901 	mov.w	r9, #1
  sdc_lld_collect_errors(sdcp, sta);
 800291a:	4638      	mov	r0, r7
  sdcp->sdmmc->ICR      = sta;
 800291c:	63a1      	str	r1, [r4, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 800291e:	6523      	str	r3, [r4, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 8002920:	62e3      	str	r3, [r4, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 8002922:	f7ff fda1 	bl	8002468 <sdc_lld_collect_errors>
}
 8002926:	4648      	mov	r0, r9
 8002928:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    sdc_lld_collect_errors(sdcp, sta);
 800292c:	4638      	mov	r0, r7
  return HAL_FAILED;
 800292e:	f04f 0901 	mov.w	r9, #1
    sdc_lld_collect_errors(sdcp, sta);
 8002932:	f7ff fd99 	bl	8002468 <sdc_lld_collect_errors>
    return HAL_FAILED;
 8002936:	e766      	b.n	8002806 <sdc_lld_read_aligned+0x3a>
 8002938:	fdffe008 	.word	0xfdffe008
 800293c:	10624dd3 	.word	0x10624dd3

08002940 <sdc_lld_write_aligned>:
 * @retval HAL_FAILED   operation failed.
 *
 * @notapi
 */
bool sdc_lld_write_aligned(SDCDriver *sdcp, uint32_t startblk,
                           const uint8_t *buf, uint32_t blocks) {
 8002940:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002944:	4616      	mov	r6, r2
 8002946:	4698      	mov	r8, r3
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 8002948:	f8df c164 	ldr.w	ip, [pc, #356]	; 8002ab0 <sdc_lld_write_aligned+0x170>
                           const uint8_t *buf, uint32_t blocks) {
 800294c:	460d      	mov	r5, r1
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 800294e:	f242 7110 	movw	r1, #10000	; 0x2710
                           const uint8_t *buf, uint32_t blocks) {
 8002952:	4607      	mov	r7, r0
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 8002954:	e9d0 2411 	ldrd	r2, r4, [r0, #68]	; 0x44
  uint32_t div = (sdcp->sdmmc->CLKCR & SDMMC_CLKCR_CLKDIV_Msk) + 1U;
 8002958:	6853      	ldr	r3, [r2, #4]
 800295a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800295e:	3301      	adds	r3, #1
  return (((sdcp->clkfreq / (div * 2U)) / 1000U) * ms);
 8002960:	005b      	lsls	r3, r3, #1
 8002962:	fbb4 f4f3 	udiv	r4, r4, r3
 8002966:	fbac c404 	umull	ip, r4, ip, r4
 800296a:	09a4      	lsrs	r4, r4, #6
 800296c:	fb01 f404 	mul.w	r4, r1, r4

  osalDbgCheck(blocks < 0x1000000 / MMCSD_BLOCK_SIZE);

  sdcp->sdmmc->DTIMER = sdc_lld_get_timeout(sdcp, STM32_SDC_SDMMC_WRITE_TIMEOUT);
 8002970:	6254      	str	r4, [r2, #36]	; 0x24

  /* Checks for errors and waits for the card to be ready for writing.*/
  if (_sdc_wait_for_transfer_state(sdcp))
 8002972:	f7fe fb09 	bl	8000f88 <_sdc_wait_for_transfer_state>
 8002976:	4681      	mov	r9, r0
 8002978:	b110      	cbz	r0, 8002980 <sdc_lld_write_aligned+0x40>
  return HAL_SUCCESS;

error:
  sdc_lld_error_cleanup(sdcp, blocks, sdcp->resp);
  return HAL_FAILED;
}
 800297a:	4648      	mov	r0, r9
 800297c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  sdcp->sdmmc->IDMABASE0 = (uint32_t)buf;
 8002980:	6c7c      	ldr	r4, [r7, #68]	; 0x44
  sdcp->sdmmc->IDMACTRL  = SDMMC_IDMA_IDMAEN;
 8002982:	2301      	movs	r3, #1
  sdcp->sdmmc->IDMABASE0 = (uint32_t)buf;
 8002984:	65a6      	str	r6, [r4, #88]	; 0x58
  sdcp->sdmmc->IDMACTRL  = SDMMC_IDMA_IDMAEN;
 8002986:	6523      	str	r3, [r4, #80]	; 0x50
  sdcp->sdmmc->ICR   = SDMMC_ICR_ALL_FLAGS;
 8002988:	f04f 33ff 	mov.w	r3, #4294967295
  if (sdc_lld_prepare_write(sdcp, startblk, blocks, sdcp->resp) == true)
 800298c:	6cfe      	ldr	r6, [r7, #76]	; 0x4c
  sdcp->sdmmc->ICR   = SDMMC_ICR_ALL_FLAGS;
 800298e:	63a3      	str	r3, [r4, #56]	; 0x38
  sdcp->sdmmc->MASK  = SDMMC_MASK_DCRCFAILIE |
 8002990:	f44f 738d 	mov.w	r3, #282	; 0x11a
 8002994:	63e3      	str	r3, [r4, #60]	; 0x3c
  sdcp->sdmmc->DLEN  = blocks * MMCSD_BLOCK_SIZE;
 8002996:	ea4f 2348 	mov.w	r3, r8, lsl #9
 800299a:	62a3      	str	r3, [r4, #40]	; 0x28
  if (!(sdcp->cardmode & SDC_MODE_HIGH_CAPACITY))
 800299c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800299e:	06db      	lsls	r3, r3, #27
    startblk *= MMCSD_BLOCK_SIZE;
 80029a0:	bf58      	it	pl
 80029a2:	026d      	lslpl	r5, r5, #9
  if (n > 1U) {
 80029a4:	f1b8 0f01 	cmp.w	r8, #1
  sdcp->sdmmc->ARG = arg;
 80029a8:	60a5      	str	r5, [r4, #8]
  if (n > 1U) {
 80029aa:	d924      	bls.n	80029f6 <sdc_lld_write_aligned+0xb6>
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 80029ac:	f241 1319 	movw	r3, #4377	; 0x1119
 80029b0:	60e3      	str	r3, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 80029b2:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 80029b4:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 80029b8:	d0fb      	beq.n	80029b2 <sdc_lld_write_aligned+0x72>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 80029ba:	f011 0f05 	tst.w	r1, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 80029be:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 80029c0:	d13f      	bne.n	8002a42 <sdc_lld_write_aligned+0x102>
  *resp = sdcp->sdmmc->RESP1;
 80029c2:	6963      	ldr	r3, [r4, #20]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0])) {
 80029c4:	4d39      	ldr	r5, [pc, #228]	; (8002aac <sdc_lld_write_aligned+0x16c>)
  *resp = sdcp->sdmmc->RESP1;
 80029c6:	6033      	str	r3, [r6, #0]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0])) {
 80029c8:	401d      	ands	r5, r3
 80029ca:	2d00      	cmp	r5, #0
 80029cc:	d13c      	bne.n	8002a48 <sdc_lld_write_aligned+0x108>
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_FIFORST |
 80029ce:	f242 0391 	movw	r3, #8337	; 0x2091
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 80029d2:	4632      	mov	r2, r6
 80029d4:	4641      	mov	r1, r8
 80029d6:	4638      	mov	r0, r7
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_FIFORST |
 80029d8:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 80029da:	f7ff fd5f 	bl	800249c <sdc_lld_wait_transaction_end>
 80029de:	2800      	cmp	r0, #0
 80029e0:	d0cb      	beq.n	800297a <sdc_lld_write_aligned+0x3a>
  sta                   = sdcp->sdmmc->STA;
 80029e2:	6c7c      	ldr	r4, [r7, #68]	; 0x44
  sdc_lld_collect_errors(sdcp, sta);
 80029e4:	4638      	mov	r0, r7
  sdc_lld_error_cleanup(sdcp, blocks, sdcp->resp);
 80029e6:	6cfe      	ldr	r6, [r7, #76]	; 0x4c
  sta                   = sdcp->sdmmc->STA;
 80029e8:	6b61      	ldr	r1, [r4, #52]	; 0x34
  sdcp->sdmmc->ICR      = sta;
 80029ea:	63a1      	str	r1, [r4, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 80029ec:	6525      	str	r5, [r4, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 80029ee:	62e5      	str	r5, [r4, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 80029f0:	f7ff fd3a 	bl	8002468 <sdc_lld_collect_errors>
  if (n > 1U) {
 80029f4:	e030      	b.n	8002a58 <sdc_lld_write_aligned+0x118>
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 80029f6:	f241 1318 	movw	r3, #4376	; 0x1118
 80029fa:	60e3      	str	r3, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 80029fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 80029fe:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 8002a02:	d0fb      	beq.n	80029fc <sdc_lld_write_aligned+0xbc>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 8002a04:	f011 0f05 	tst.w	r1, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8002a08:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 8002a0a:	d139      	bne.n	8002a80 <sdc_lld_write_aligned+0x140>
  *resp = sdcp->sdmmc->RESP1;
 8002a0c:	6963      	ldr	r3, [r4, #20]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0])) {
 8002a0e:	4d27      	ldr	r5, [pc, #156]	; (8002aac <sdc_lld_write_aligned+0x16c>)
  *resp = sdcp->sdmmc->RESP1;
 8002a10:	6033      	str	r3, [r6, #0]
                                   startblk, resp) || MMCSD_R1_ERROR(resp[0])) {
 8002a12:	401d      	ands	r5, r3
 8002a14:	2d00      	cmp	r5, #0
 8002a16:	d136      	bne.n	8002a86 <sdc_lld_write_aligned+0x146>
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_FIFORST |
 8002a18:	f242 0391 	movw	r3, #8337	; 0x2091
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 8002a1c:	4632      	mov	r2, r6
 8002a1e:	4641      	mov	r1, r8
 8002a20:	4638      	mov	r0, r7
  sdcp->sdmmc->DCTRL = SDMMC_DCTRL_FIFORST |
 8002a22:	62e3      	str	r3, [r4, #44]	; 0x2c
  if (sdc_lld_wait_transaction_end(sdcp, blocks, sdcp->resp) == true)
 8002a24:	f7ff fd3a 	bl	800249c <sdc_lld_wait_transaction_end>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	2800      	cmp	r0, #0
 8002a2c:	d0a5      	beq.n	800297a <sdc_lld_write_aligned+0x3a>
  sta                   = sdcp->sdmmc->STA;
 8002a2e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
  sdc_lld_collect_errors(sdcp, sta);
 8002a30:	4638      	mov	r0, r7
  return HAL_FAILED;
 8002a32:	4699      	mov	r9, r3
  sta                   = sdcp->sdmmc->STA;
 8002a34:	6b51      	ldr	r1, [r2, #52]	; 0x34
  sdcp->sdmmc->ICR      = sta;
 8002a36:	6391      	str	r1, [r2, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 8002a38:	6515      	str	r5, [r2, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 8002a3a:	62d5      	str	r5, [r2, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 8002a3c:	f7ff fd14 	bl	8002468 <sdc_lld_collect_errors>
  if (n > 1U) {
 8002a40:	e79b      	b.n	800297a <sdc_lld_write_aligned+0x3a>
    sdc_lld_collect_errors(sdcp, sta);
 8002a42:	4638      	mov	r0, r7
 8002a44:	f7ff fd10 	bl	8002468 <sdc_lld_collect_errors>
  sta                   = sdcp->sdmmc->STA;
 8002a48:	6b61      	ldr	r1, [r4, #52]	; 0x34
  sdcp->sdmmc->IDMACTRL = 0U;
 8002a4a:	2300      	movs	r3, #0
  sdc_lld_collect_errors(sdcp, sta);
 8002a4c:	4638      	mov	r0, r7
  sdcp->sdmmc->ICR      = sta;
 8002a4e:	63a1      	str	r1, [r4, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 8002a50:	6523      	str	r3, [r4, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 8002a52:	62e3      	str	r3, [r4, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 8002a54:	f7ff fd08 	bl	8002468 <sdc_lld_collect_errors>
  sdcp->sdmmc->ARG = arg;
 8002a58:	2200      	movs	r2, #0
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8002a5a:	f241 130c 	movw	r3, #4364	; 0x110c
  sdcp->sdmmc->ARG = arg;
 8002a5e:	60a2      	str	r2, [r4, #8]
  sdcp->sdmmc->CMD = (uint32_t)cmd | SDMMC_CMD_WAITRESP_0 | SDMMC_CMD_CPSMEN;
 8002a60:	60e3      	str	r3, [r4, #12]
  while (((sta = sdcp->sdmmc->STA) & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8002a62:	6b61      	ldr	r1, [r4, #52]	; 0x34
                                     SDMMC_STA_CCRCFAIL)) == 0U)
 8002a64:	f011 0345 	ands.w	r3, r1, #69	; 0x45
 8002a68:	d0fb      	beq.n	8002a62 <sdc_lld_write_aligned+0x122>
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 8002a6a:	f011 0f05 	tst.w	r1, #5
  sdcp->sdmmc->ICR = sta & (SDMMC_STA_CMDREND | SDMMC_STA_CTIMEOUT |
 8002a6e:	63a3      	str	r3, [r4, #56]	; 0x38
  if ((sta & (SDMMC_STA_CTIMEOUT | SDMMC_STA_CCRCFAIL)) != 0U) {
 8002a70:	d116      	bne.n	8002aa0 <sdc_lld_write_aligned+0x160>
  *resp = sdcp->sdmmc->RESP1;
 8002a72:	6963      	ldr	r3, [r4, #20]
  return HAL_FAILED;
 8002a74:	f04f 0901 	mov.w	r9, #1
  *resp = sdcp->sdmmc->RESP1;
 8002a78:	6033      	str	r3, [r6, #0]
}
 8002a7a:	4648      	mov	r0, r9
 8002a7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    sdc_lld_collect_errors(sdcp, sta);
 8002a80:	4638      	mov	r0, r7
 8002a82:	f7ff fcf1 	bl	8002468 <sdc_lld_collect_errors>
  sta                   = sdcp->sdmmc->STA;
 8002a86:	6b61      	ldr	r1, [r4, #52]	; 0x34
  sdcp->sdmmc->IDMACTRL = 0U;
 8002a88:	2300      	movs	r3, #0
  return HAL_FAILED;
 8002a8a:	f04f 0901 	mov.w	r9, #1
  sdc_lld_collect_errors(sdcp, sta);
 8002a8e:	4638      	mov	r0, r7
  sdcp->sdmmc->ICR      = sta;
 8002a90:	63a1      	str	r1, [r4, #56]	; 0x38
  sdcp->sdmmc->IDMACTRL = 0U;
 8002a92:	6523      	str	r3, [r4, #80]	; 0x50
  sdcp->sdmmc->DCTRL    = 0U;
 8002a94:	62e3      	str	r3, [r4, #44]	; 0x2c
  sdc_lld_collect_errors(sdcp, sta);
 8002a96:	f7ff fce7 	bl	8002468 <sdc_lld_collect_errors>
}
 8002a9a:	4648      	mov	r0, r9
 8002a9c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    sdc_lld_collect_errors(sdcp, sta);
 8002aa0:	4638      	mov	r0, r7
  return HAL_FAILED;
 8002aa2:	f04f 0901 	mov.w	r9, #1
    sdc_lld_collect_errors(sdcp, sta);
 8002aa6:	f7ff fcdf 	bl	8002468 <sdc_lld_collect_errors>
    return HAL_FAILED;
 8002aaa:	e766      	b.n	800297a <sdc_lld_write_aligned+0x3a>
 8002aac:	fdffe008 	.word	0xfdffe008
 8002ab0:	10624dd3 	.word	0x10624dd3

08002ab4 <sdc_lld_read>:
 */
bool sdc_lld_read(SDCDriver *sdcp, uint32_t startblk,
                  uint8_t *buf, uint32_t blocks) {

#if STM32_SDC_SDMMC_UNALIGNED_SUPPORT
  if (((unsigned)buf & 3U) != 0U) {
 8002ab4:	f012 0f03 	tst.w	r2, #3
 8002ab8:	d022      	beq.n	8002b00 <sdc_lld_read+0x4c>
                  uint8_t *buf, uint32_t blocks) {
 8002aba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002abe:	461f      	mov	r7, r3
    uint32_t i;
    for (i = 0U; i < blocks; i++) {
 8002ac0:	b1d3      	cbz	r3, 8002af8 <sdc_lld_read+0x44>
 8002ac2:	4606      	mov	r6, r0
 8002ac4:	4615      	mov	r5, r2
 8002ac6:	460c      	mov	r4, r1
 8002ac8:	440f      	add	r7, r1
 8002aca:	e004      	b.n	8002ad6 <sdc_lld_read+0x22>
      if (sdc_lld_read_aligned(sdcp, startblk, sdcp->buf, 1)) {
        return HAL_FAILED;
      }
      memcpy(buf, sdcp->buf, MMCSD_BLOCK_SIZE);
 8002acc:	6bf1      	ldr	r1, [r6, #60]	; 0x3c
 8002ace:	f7fd fcb3 	bl	8000438 <memcpy>
    for (i = 0U; i < blocks; i++) {
 8002ad2:	42a7      	cmp	r7, r4
 8002ad4:	d010      	beq.n	8002af8 <sdc_lld_read+0x44>
      if (sdc_lld_read_aligned(sdcp, startblk, sdcp->buf, 1)) {
 8002ad6:	4621      	mov	r1, r4
 8002ad8:	2301      	movs	r3, #1
 8002ada:	6bf2      	ldr	r2, [r6, #60]	; 0x3c
 8002adc:	4630      	mov	r0, r6
 8002ade:	f7ff fe75 	bl	80027cc <sdc_lld_read_aligned>
      memcpy(buf, sdcp->buf, MMCSD_BLOCK_SIZE);
 8002ae2:	f44f 7200 	mov.w	r2, #512	; 0x200
      if (sdc_lld_read_aligned(sdcp, startblk, sdcp->buf, 1)) {
 8002ae6:	4603      	mov	r3, r0
      buf += MMCSD_BLOCK_SIZE;
      startblk++;
 8002ae8:	3401      	adds	r4, #1
      memcpy(buf, sdcp->buf, MMCSD_BLOCK_SIZE);
 8002aea:	4628      	mov	r0, r5
      buf += MMCSD_BLOCK_SIZE;
 8002aec:	4415      	add	r5, r2
      if (sdc_lld_read_aligned(sdcp, startblk, sdcp->buf, 1)) {
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d0ec      	beq.n	8002acc <sdc_lld_read+0x18>
  }
#else /* !STM32_SDC_SDIO_UNALIGNED_SUPPORT */
  osalDbgAssert((((unsigned)buf & 3U) == 0U), "unaligned buffer");
#endif /* !STM32_SDC_SDIO_UNALIGNED_SUPPORT */
  return sdc_lld_read_aligned(sdcp, startblk, buf, blocks);
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_SUCCESS;
 8002af8:	2300      	movs	r3, #0
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return sdc_lld_read_aligned(sdcp, startblk, buf, blocks);
 8002b00:	f7ff be64 	b.w	80027cc <sdc_lld_read_aligned>

08002b04 <sdc_lld_write>:
 */
bool sdc_lld_write(SDCDriver *sdcp, uint32_t startblk,
                   const uint8_t *buf, uint32_t blocks) {

#if STM32_SDC_SDMMC_UNALIGNED_SUPPORT
  if (((unsigned)buf & 3U) != 0U) {
 8002b04:	f012 0f03 	tst.w	r2, #3
 8002b08:	d01f      	beq.n	8002b4a <sdc_lld_write+0x46>
                   const uint8_t *buf, uint32_t blocks) {
 8002b0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b0e:	461f      	mov	r7, r3
    uint32_t i;
    for (i = 0U; i < blocks; i++) {
 8002b10:	b1c3      	cbz	r3, 8002b44 <sdc_lld_write+0x40>
 8002b12:	4606      	mov	r6, r0
 8002b14:	4615      	mov	r5, r2
 8002b16:	460c      	mov	r4, r1
 8002b18:	440f      	add	r7, r1
 8002b1a:	e001      	b.n	8002b20 <sdc_lld_write+0x1c>
 8002b1c:	42a7      	cmp	r7, r4
 8002b1e:	d011      	beq.n	8002b44 <sdc_lld_write+0x40>
      memcpy(sdcp->buf, buf, MMCSD_BLOCK_SIZE);
 8002b20:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002b24:	4629      	mov	r1, r5
 8002b26:	6bf0      	ldr	r0, [r6, #60]	; 0x3c
      buf += MMCSD_BLOCK_SIZE;
 8002b28:	4415      	add	r5, r2
      memcpy(sdcp->buf, buf, MMCSD_BLOCK_SIZE);
 8002b2a:	f7fd fc85 	bl	8000438 <memcpy>
      if (sdc_lld_write_aligned(sdcp, startblk, sdcp->buf, 1))
 8002b2e:	4621      	mov	r1, r4
 8002b30:	2301      	movs	r3, #1
 8002b32:	6bf2      	ldr	r2, [r6, #60]	; 0x3c
 8002b34:	4630      	mov	r0, r6
        return HAL_FAILED;
      startblk++;
 8002b36:	3401      	adds	r4, #1
      if (sdc_lld_write_aligned(sdcp, startblk, sdcp->buf, 1))
 8002b38:	f7ff ff02 	bl	8002940 <sdc_lld_write_aligned>
 8002b3c:	2800      	cmp	r0, #0
 8002b3e:	d0ed      	beq.n	8002b1c <sdc_lld_write+0x18>
  }
#else /* !STM32_SDC_SDIO_UNALIGNED_SUPPORT */
  osalDbgAssert((((unsigned)buf & 3U) == 0U), "unaligned buffer");
#endif /* !STM32_SDC_SDIO_UNALIGNED_SUPPORT */
  return sdc_lld_write_aligned(sdcp, startblk, buf, blocks);
}
 8002b40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_SUCCESS;
 8002b44:	2000      	movs	r0, #0
}
 8002b46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return sdc_lld_write_aligned(sdcp, startblk, buf, blocks);
 8002b4a:	f7ff bef9 	b.w	8002940 <sdc_lld_write_aligned>
 8002b4e:	bf00      	nop

08002b50 <sdc_lld_sync>:
bool sdc_lld_sync(SDCDriver *sdcp) {

  /* CHTODO: Implement.*/
  (void)sdcp;
  return HAL_SUCCESS;
}
 8002b50:	2000      	movs	r0, #0
 8002b52:	4770      	bx	lr

08002b54 <sdc_lld_serve_interrupt>:
 8002b54:	2330      	movs	r3, #48	; 0x30
/**
 * @brief   Shared service routine.
 *
 * @param[in] sdcp      pointer to the @p SDCDriver object
 */
void sdc_lld_serve_interrupt(SDCDriver *sdcp) {
 8002b56:	b510      	push	{r4, lr}
 8002b58:	f383 8811 	msr	BASEPRI, r3

  osalSysLockFromISR();

  /* Disables the source but the status flags are not reset because the
     read/write functions needs to check them.*/
  sdcp->sdmmc->MASK = 0U;
 8002b5c:	2400      	movs	r4, #0
 8002b5e:	6c43      	ldr	r3, [r0, #68]	; 0x44
  chThdResumeI(trp, msg);
 8002b60:	3040      	adds	r0, #64	; 0x40
 8002b62:	4621      	mov	r1, r4
 8002b64:	63dc      	str	r4, [r3, #60]	; 0x3c
 8002b66:	f001 fd71 	bl	800464c <chThdResumeI>
 8002b6a:	f384 8811 	msr	BASEPRI, r4
  osalThreadResumeI(&sdcp->thread, MSG_OK);

  osalSysUnlockFromISR();
}
 8002b6e:	bd10      	pop	{r4, pc}

08002b70 <spi_lld_configure.isra.0>:
/*===========================================================================*/

static void spi_lld_configure(SPIDriver *spip) {

  /* SPI setup and enable.*/
  spip->spi->CR1  = 0U;
 8002b70:	2200      	movs	r2, #0
  spip->spi->CR2  = 0U;
  spip->spi->IER  = SPI_IER_OVRIE;
  spip->spi->IFCR = 0xFFFFFFFFU;
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 8002b72:	4b13      	ldr	r3, [pc, #76]	; (8002bc0 <spi_lld_configure.isra.0+0x50>)
  spip->spi->CR1  = 0U;
 8002b74:	600a      	str	r2, [r1, #0]
  spip->spi->CR2  = 0U;
 8002b76:	604a      	str	r2, [r1, #4]
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 8002b78:	6942      	ldr	r2, [r0, #20]
static void spi_lld_configure(SPIDriver *spip) {
 8002b7a:	b410      	push	{r4}
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 8002b7c:	4013      	ands	r3, r2
  spip->spi->IER  = SPI_IER_OVRIE;
 8002b7e:	2440      	movs	r4, #64	; 0x40
  if (spip->config->slave) {
 8002b80:	7842      	ldrb	r2, [r0, #1]
  spip->spi->IER  = SPI_IER_OVRIE;
 8002b82:	610c      	str	r4, [r1, #16]
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 8002b84:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
  spip->spi->IFCR = 0xFFFFFFFFU;
 8002b88:	f04f 34ff 	mov.w	r4, #4294967295
 8002b8c:	618c      	str	r4, [r1, #24]
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 8002b8e:	608b      	str	r3, [r1, #8]
  if (spip->config->slave) {
 8002b90:	b14a      	cbz	r2, 8002ba6 <spi_lld_configure.isra.0+0x36>
    spip->spi->CFG2 = spip->config->cfg2 & ~SPI_CFG2_COMM_Msk;
 8002b92:	6983      	ldr	r3, [r0, #24]
  else {
    spip->spi->CFG2 = (spip->config->cfg2 | SPI_CFG2_MASTER | SPI_CFG2_SSOE) &
                      ~SPI_CFG2_COMM_Msk;
  }
  spip->spi->CR1  = SPI_CR1_MASRX | SPI_CR1_SPE;
}
 8002b94:	f85d 4b04 	ldr.w	r4, [sp], #4
    spip->spi->CFG2 = spip->config->cfg2 & ~SPI_CFG2_COMM_Msk;
 8002b98:	f423 23c0 	bic.w	r3, r3, #393216	; 0x60000
 8002b9c:	60cb      	str	r3, [r1, #12]
  spip->spi->CR1  = SPI_CR1_MASRX | SPI_CR1_SPE;
 8002b9e:	f240 1301 	movw	r3, #257	; 0x101
 8002ba2:	600b      	str	r3, [r1, #0]
}
 8002ba4:	4770      	bx	lr
    spip->spi->CFG2 = (spip->config->cfg2 | SPI_CFG2_MASTER | SPI_CFG2_SSOE) &
 8002ba6:	6982      	ldr	r2, [r0, #24]
 8002ba8:	4b06      	ldr	r3, [pc, #24]	; (8002bc4 <spi_lld_configure.isra.0+0x54>)
}
 8002baa:	f85d 4b04 	ldr.w	r4, [sp], #4
    spip->spi->CFG2 = (spip->config->cfg2 | SPI_CFG2_MASTER | SPI_CFG2_SSOE) &
 8002bae:	4013      	ands	r3, r2
 8002bb0:	f043 5301 	orr.w	r3, r3, #541065216	; 0x20400000
 8002bb4:	60cb      	str	r3, [r1, #12]
  spip->spi->CR1  = SPI_CR1_MASRX | SPI_CR1_SPE;
 8002bb6:	f240 1301 	movw	r3, #257	; 0x101
 8002bba:	600b      	str	r3, [r1, #0]
}
 8002bbc:	4770      	bx	lr
 8002bbe:	bf00      	nop
 8002bc0:	ffff3e1f 	.word	0xffff3e1f
 8002bc4:	dfb9ffff 	.word	0xdfb9ffff

08002bc8 <spi_lld_stop_abort>:
 */
static void spi_lld_stop_abort(SPIDriver *spip) {

  /* Stopping DMAs and waiting for FIFOs to be empty.*/
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  if (spip->is_bdma)
 8002bc8:	f890 3020 	ldrb.w	r3, [r0, #32]
static void spi_lld_stop_abort(SPIDriver *spip) {
 8002bcc:	b410      	push	{r4}
  if (spip->is_bdma)
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d038      	beq.n	8002c44 <spi_lld_stop_abort+0x7c>
#endif
#if defined(STM32_SPI_BDMA_REQUIRED)
  {
    bdmaStreamDisable(spip->tx.bdma);
 8002bd2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002bd4:	e9d3 4100 	ldrd	r4, r1, [r3]
 8002bd8:	680a      	ldr	r2, [r1, #0]
 8002bda:	f022 020f 	bic.w	r2, r2, #15
 8002bde:	600a      	str	r2, [r1, #0]
 8002be0:	7a19      	ldrb	r1, [r3, #8]
 8002be2:	230e      	movs	r3, #14
    bdmaStreamDisable(spip->rx.bdma);
 8002be4:	6a42      	ldr	r2, [r0, #36]	; 0x24
    bdmaStreamDisable(spip->tx.bdma);
 8002be6:	fa03 f101 	lsl.w	r1, r3, r1
 8002bea:	6061      	str	r1, [r4, #4]
    bdmaStreamDisable(spip->rx.bdma);
 8002bec:	6854      	ldr	r4, [r2, #4]
 8002bee:	6821      	ldr	r1, [r4, #0]
 8002bf0:	f021 010f 	bic.w	r1, r1, #15
 8002bf4:	6021      	str	r1, [r4, #0]
 8002bf6:	7a11      	ldrb	r1, [r2, #8]
 8002bf8:	6812      	ldr	r2, [r2, #0]
 8002bfa:	408b      	lsls	r3, r1
 8002bfc:	6053      	str	r3, [r2, #4]
     in a clean state.*/
  if (false) {
  }

#if STM32_SPI_USE_SPI1
  else if (&SPID1 == spip) {
 8002bfe:	4b53      	ldr	r3, [pc, #332]	; (8002d4c <spi_lld_stop_abort+0x184>)
 8002c00:	4298      	cmp	r0, r3
 8002c02:	d03e      	beq.n	8002c82 <spi_lld_stop_abort+0xba>
    rccResetSPI1();
  }
#endif

#if STM32_SPI_USE_SPI2
  else if (&SPID2 == spip) {
 8002c04:	4b52      	ldr	r3, [pc, #328]	; (8002d50 <spi_lld_stop_abort+0x188>)
 8002c06:	4298      	cmp	r0, r3
 8002c08:	d050      	beq.n	8002cac <spi_lld_stop_abort+0xe4>
    rccResetSPI2();
  }
#endif

#if STM32_SPI_USE_SPI3
  else if (&SPID3 == spip) {
 8002c0a:	4b52      	ldr	r3, [pc, #328]	; (8002d54 <spi_lld_stop_abort+0x18c>)
 8002c0c:	4298      	cmp	r0, r3
 8002c0e:	d072      	beq.n	8002cf6 <spi_lld_stop_abort+0x12e>
    rccResetSPI3();
  }
#endif

#if STM32_SPI_USE_SPI4
  else if (&SPID4 == spip) {
 8002c10:	4b51      	ldr	r3, [pc, #324]	; (8002d58 <spi_lld_stop_abort+0x190>)
 8002c12:	4298      	cmp	r0, r3
 8002c14:	f000 8084 	beq.w	8002d20 <spi_lld_stop_abort+0x158>
    rccResetSPI4();
  }
#endif

#if STM32_SPI_USE_SPI5
  else if (&SPID5 == spip) {
 8002c18:	4b50      	ldr	r3, [pc, #320]	; (8002d5c <spi_lld_stop_abort+0x194>)
 8002c1a:	4298      	cmp	r0, r3
 8002c1c:	d05b      	beq.n	8002cd6 <spi_lld_stop_abort+0x10e>
    rccResetSPI5();
  }
#endif

#if STM32_SPI_USE_SPI6
  else if (&SPID6 == spip) {
 8002c1e:	4b50      	ldr	r3, [pc, #320]	; (8002d60 <spi_lld_stop_abort+0x198>)
 8002c20:	4298      	cmp	r0, r3
 8002c22:	d152      	bne.n	8002cca <spi_lld_stop_abort+0x102>
  RCC->APB4RSTR |= mask;
 8002c24:	4b4f      	ldr	r3, [pc, #316]	; (8002d64 <spi_lld_stop_abort+0x19c>)
 8002c26:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8002c2a:	f042 0220 	orr.w	r2, r2, #32
 8002c2e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  RCC->APB4RSTR &= ~mask;
 8002c32:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8002c36:	f022 0220 	bic.w	r2, r2, #32
 8002c3a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  (void)RCC->APB4RSTR;
 8002c3e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
}
 8002c42:	e042      	b.n	8002cca <spi_lld_stop_abort+0x102>
    dmaStreamDisable(spip->tx.dma);
 8002c44:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8002c46:	6822      	ldr	r2, [r4, #0]
 8002c48:	6813      	ldr	r3, [r2, #0]
 8002c4a:	f023 031f 	bic.w	r3, r3, #31
 8002c4e:	6013      	str	r3, [r2, #0]
 8002c50:	6813      	ldr	r3, [r2, #0]
 8002c52:	07d9      	lsls	r1, r3, #31
 8002c54:	d4fc      	bmi.n	8002c50 <spi_lld_stop_abort+0x88>
 8002c56:	7b22      	ldrb	r2, [r4, #12]
 8002c58:	233d      	movs	r3, #61	; 0x3d
    dmaStreamDisable(spip->rx.dma);
 8002c5a:	6a41      	ldr	r1, [r0, #36]	; 0x24
    dmaStreamDisable(spip->tx.dma);
 8002c5c:	4093      	lsls	r3, r2
 8002c5e:	6864      	ldr	r4, [r4, #4]
    dmaStreamDisable(spip->rx.dma);
 8002c60:	680a      	ldr	r2, [r1, #0]
    dmaStreamDisable(spip->tx.dma);
 8002c62:	6023      	str	r3, [r4, #0]
    dmaStreamDisable(spip->rx.dma);
 8002c64:	6813      	ldr	r3, [r2, #0]
 8002c66:	f023 031f 	bic.w	r3, r3, #31
 8002c6a:	6013      	str	r3, [r2, #0]
 8002c6c:	6813      	ldr	r3, [r2, #0]
 8002c6e:	07db      	lsls	r3, r3, #31
 8002c70:	d4fc      	bmi.n	8002c6c <spi_lld_stop_abort+0xa4>
 8002c72:	7b0c      	ldrb	r4, [r1, #12]
 8002c74:	233d      	movs	r3, #61	; 0x3d
 8002c76:	684a      	ldr	r2, [r1, #4]
 8002c78:	40a3      	lsls	r3, r4
 8002c7a:	6013      	str	r3, [r2, #0]
  else if (&SPID1 == spip) {
 8002c7c:	4b33      	ldr	r3, [pc, #204]	; (8002d4c <spi_lld_stop_abort+0x184>)
 8002c7e:	4298      	cmp	r0, r3
 8002c80:	d1c0      	bne.n	8002c04 <spi_lld_stop_abort+0x3c>
  RCC->APB2RSTR |= mask;
 8002c82:	4b38      	ldr	r3, [pc, #224]	; (8002d64 <spi_lld_stop_abort+0x19c>)
  else {
    osalDbgAssert(false, "invalid SPI instance");
  }

  /* Reconfiguring SPI.*/
  spi_lld_configure(spip);
 8002c84:	69c1      	ldr	r1, [r0, #28]
 8002c86:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002c8a:	6840      	ldr	r0, [r0, #4]
 8002c8c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
}
 8002c90:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002c94:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 8002c98:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002c9c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002ca0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  (void)RCC->APB2RSTR;
 8002ca4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
  spi_lld_configure(spip);
 8002ca8:	f7ff bf62 	b.w	8002b70 <spi_lld_configure.isra.0>
  RCC->APB1LRSTR |= mask;
 8002cac:	4b2d      	ldr	r3, [pc, #180]	; (8002d64 <spi_lld_stop_abort+0x19c>)
 8002cae:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002cb2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002cb6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 8002cba:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002cbe:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002cc2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 8002cc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cca:	69c1      	ldr	r1, [r0, #28]
}
 8002ccc:	f85d 4b04 	ldr.w	r4, [sp], #4
  spi_lld_configure(spip);
 8002cd0:	6840      	ldr	r0, [r0, #4]
 8002cd2:	f7ff bf4d 	b.w	8002b70 <spi_lld_configure.isra.0>
  RCC->APB2RSTR |= mask;
 8002cd6:	4b23      	ldr	r3, [pc, #140]	; (8002d64 <spi_lld_stop_abort+0x19c>)
 8002cd8:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002cdc:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002ce0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 8002ce4:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002ce8:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8002cec:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  (void)RCC->APB2RSTR;
 8002cf0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
}
 8002cf4:	e7e9      	b.n	8002cca <spi_lld_stop_abort+0x102>
  RCC->APB1LRSTR |= mask;
 8002cf6:	4b1b      	ldr	r3, [pc, #108]	; (8002d64 <spi_lld_stop_abort+0x19c>)
 8002cf8:	69c1      	ldr	r1, [r0, #28]
 8002cfa:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002cfe:	6840      	ldr	r0, [r0, #4]
 8002d00:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
}
 8002d04:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002d08:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 8002d0c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002d10:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002d14:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 8002d18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
  spi_lld_configure(spip);
 8002d1c:	f7ff bf28 	b.w	8002b70 <spi_lld_configure.isra.0>
  RCC->APB2RSTR |= mask;
 8002d20:	4b10      	ldr	r3, [pc, #64]	; (8002d64 <spi_lld_stop_abort+0x19c>)
 8002d22:	69c1      	ldr	r1, [r0, #28]
 8002d24:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002d28:	6840      	ldr	r0, [r0, #4]
 8002d2a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
}
 8002d2e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002d32:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 8002d36:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002d3a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002d3e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  (void)RCC->APB2RSTR;
 8002d42:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
  spi_lld_configure(spip);
 8002d46:	f7ff bf13 	b.w	8002b70 <spi_lld_configure.isra.0>
 8002d4a:	bf00      	nop
 8002d4c:	24000188 	.word	0x24000188
 8002d50:	240001c4 	.word	0x240001c4
 8002d54:	24000200 	.word	0x24000200
 8002d58:	2400023c 	.word	0x2400023c
 8002d5c:	24000278 	.word	0x24000278
 8002d60:	240002b4 	.word	0x240002b4
 8002d64:	58024400 	.word	0x58024400

08002d68 <spi_lld_stop_nicely>:
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 */
static msg_t spi_lld_stop_nicely(SPIDriver *spip) {

  if (spip->config->slave) {
 8002d68:	6843      	ldr	r3, [r0, #4]
 8002d6a:	785b      	ldrb	r3, [r3, #1]
static msg_t spi_lld_stop_nicely(SPIDriver *spip) {
 8002d6c:	b510      	push	{r4, lr}
  if (spip->config->slave) {
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d150      	bne.n	8002e14 <spi_lld_stop_nicely+0xac>
    return HAL_RET_SUCCESS;
  }

  /* Stopping DMAs and waiting for FIFOs to be empty.*/
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  if (spip->is_bdma)
 8002d72:	f890 3020 	ldrb.w	r3, [r0, #32]
 8002d76:	4601      	mov	r1, r0
 8002d78:	b1db      	cbz	r3, 8002db2 <spi_lld_stop_nicely+0x4a>
#endif
#if defined(STM32_SPI_BDMA_REQUIRED)
  {
    bdmaStreamDisable(spip->tx.bdma);
 8002d7a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002d7c:	e9d3 4000 	ldrd	r4, r0, [r3]
 8002d80:	6802      	ldr	r2, [r0, #0]
 8002d82:	f022 020f 	bic.w	r2, r2, #15
 8002d86:	6002      	str	r2, [r0, #0]
 8002d88:	220e      	movs	r2, #14
 8002d8a:	7a18      	ldrb	r0, [r3, #8]

    /* Waiting for the RX FIFO to become empty.*/
    while ((spip->spi->SR & (SPI_SR_RXWNE | SPI_SR_RXPLVL)) != 0U) {
 8002d8c:	69cb      	ldr	r3, [r1, #28]
    bdmaStreamDisable(spip->tx.bdma);
 8002d8e:	4082      	lsls	r2, r0
 8002d90:	6062      	str	r2, [r4, #4]
    while ((spip->spi->SR & (SPI_SR_RXWNE | SPI_SR_RXPLVL)) != 0U) {
 8002d92:	695a      	ldr	r2, [r3, #20]
 8002d94:	f412 4f60 	tst.w	r2, #57344	; 0xe000
 8002d98:	d1fb      	bne.n	8002d92 <spi_lld_stop_nicely+0x2a>
      /* Waiting.*/
    }

    bdmaStreamDisable(spip->rx.bdma);
 8002d9a:	6a49      	ldr	r1, [r1, #36]	; 0x24
 8002d9c:	e9d1 4000 	ldrd	r4, r0, [r1]
 8002da0:	6802      	ldr	r2, [r0, #0]
 8002da2:	f022 020f 	bic.w	r2, r2, #15
 8002da6:	6002      	str	r2, [r0, #0]
 8002da8:	220e      	movs	r2, #14
 8002daa:	7a09      	ldrb	r1, [r1, #8]
 8002dac:	408a      	lsls	r2, r1
 8002dae:	6062      	str	r2, [r4, #4]
 8002db0:	e024      	b.n	8002dfc <spi_lld_stop_nicely+0x94>
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
  {
    dmaStreamDisable(spip->tx.dma);
 8002db2:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8002db4:	6802      	ldr	r2, [r0, #0]
 8002db6:	6813      	ldr	r3, [r2, #0]
 8002db8:	f023 031f 	bic.w	r3, r3, #31
 8002dbc:	6013      	str	r3, [r2, #0]
 8002dbe:	6813      	ldr	r3, [r2, #0]
 8002dc0:	07db      	lsls	r3, r3, #31
 8002dc2:	d4fc      	bmi.n	8002dbe <spi_lld_stop_nicely+0x56>
 8002dc4:	f890 c00c 	ldrb.w	ip, [r0, #12]
 8002dc8:	223d      	movs	r2, #61	; 0x3d
 8002dca:	6840      	ldr	r0, [r0, #4]
 8002dcc:	fa02 f20c 	lsl.w	r2, r2, ip

    /* Waiting for the RX FIFO to become empty.*/
    while ((spip->spi->SR & (SPI_SR_RXWNE | SPI_SR_RXPLVL)) != 0U) {
 8002dd0:	69cb      	ldr	r3, [r1, #28]
    dmaStreamDisable(spip->tx.dma);
 8002dd2:	6002      	str	r2, [r0, #0]
    while ((spip->spi->SR & (SPI_SR_RXWNE | SPI_SR_RXPLVL)) != 0U) {
 8002dd4:	695a      	ldr	r2, [r3, #20]
 8002dd6:	f412 4f60 	tst.w	r2, #57344	; 0xe000
 8002dda:	d1fb      	bne.n	8002dd4 <spi_lld_stop_nicely+0x6c>
      /* Waiting.*/
    }

    dmaStreamDisable(spip->rx.dma);
 8002ddc:	6a48      	ldr	r0, [r1, #36]	; 0x24
 8002dde:	6801      	ldr	r1, [r0, #0]
 8002de0:	680a      	ldr	r2, [r1, #0]
 8002de2:	f022 021f 	bic.w	r2, r2, #31
 8002de6:	600a      	str	r2, [r1, #0]
 8002de8:	680a      	ldr	r2, [r1, #0]
 8002dea:	07d4      	lsls	r4, r2, #31
 8002dec:	d4fc      	bmi.n	8002de8 <spi_lld_stop_nicely+0x80>
 8002dee:	f890 c00c 	ldrb.w	ip, [r0, #12]
 8002df2:	223d      	movs	r2, #61	; 0x3d
 8002df4:	6841      	ldr	r1, [r0, #4]
 8002df6:	fa02 f20c 	lsl.w	r2, r2, ip
 8002dfa:	600a      	str	r2, [r1, #0]
    spip->spi->CR1 |= SPI_CR1_CSUSP;
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002e02:	601a      	str	r2, [r3, #0]
    while ((spip->spi->CR1 & SPI_CR1_CSTART) != 0U) {
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	0592      	lsls	r2, r2, #22
 8002e08:	d4fc      	bmi.n	8002e04 <spi_lld_stop_nicely+0x9c>
  spip->spi->IFCR = 0xFFFFFFFF;
 8002e0a:	f04f 32ff 	mov.w	r2, #4294967295
  /* Stopping SPI.*/
  spi_lld_suspend(spip);
//  spip->spi->CR1 &= ~SPI_CR1_SPE;

  return HAL_RET_SUCCESS;
}
 8002e0e:	2000      	movs	r0, #0
  spip->spi->IFCR = 0xFFFFFFFF;
 8002e10:	619a      	str	r2, [r3, #24]
}
 8002e12:	bd10      	pop	{r4, pc}
    spi_lld_stop_abort(spip);
 8002e14:	f7ff fed8 	bl	8002bc8 <spi_lld_stop_abort>
}
 8002e18:	2000      	movs	r0, #0
 8002e1a:	bd10      	pop	{r4, pc}

08002e1c <spi_lld_serve_bdma_tx_interrupt.part.0>:
 * @brief   Shared DMA end-of-tx service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void spi_lld_serve_dma_tx_interrupt(SPIDriver *spip, uint32_t flags) {
 8002e1c:	b510      	push	{r4, lr}
 8002e1e:	4604      	mov	r4, r0
  chSysHalt(reason);
 8002e20:	480b      	ldr	r0, [pc, #44]	; (8002e50 <spi_lld_serve_bdma_tx_interrupt.part.0+0x34>)
 8002e22:	f000 ff8d 	bl	8003d40 <chSysHalt>
#if defined(STM32_SPI_DMA_ERROR_HOOK)
    STM32_SPI_DMA_ERROR_HOOK(spip);
#endif

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 8002e26:	4620      	mov	r0, r4
 8002e28:	f7ff fece 	bl	8002bc8 <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8002e2c:	6863      	ldr	r3, [r4, #4]
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	b10b      	cbz	r3, 8002e36 <spi_lld_serve_bdma_tx_interrupt.part.0+0x1a>
 8002e32:	4620      	mov	r0, r4
 8002e34:	4798      	blx	r3
 8002e36:	2330      	movs	r3, #48	; 0x30
 8002e38:	f383 8811 	msr	BASEPRI, r3
  chThdResumeI(trp, msg);
 8002e3c:	f06f 0112 	mvn.w	r1, #18
 8002e40:	f104 0008 	add.w	r0, r4, #8
 8002e44:	f001 fc02 	bl	800464c <chThdResumeI>
 8002e48:	2300      	movs	r3, #0
 8002e4a:	f383 8811 	msr	BASEPRI, r3
  }
}
 8002e4e:	bd10      	pop	{r4, pc}
 8002e50:	080056d4 	.word	0x080056d4

08002e54 <spi_lld_serve_bdma_tx_interrupt>:
  if ((flags & STM32_BDMA_ISR_TEIF) != 0) {
 8002e54:	070b      	lsls	r3, r1, #28
 8002e56:	d400      	bmi.n	8002e5a <spi_lld_serve_bdma_tx_interrupt+0x6>
}
 8002e58:	4770      	bx	lr
 8002e5a:	f7ff bfdf 	b.w	8002e1c <spi_lld_serve_bdma_tx_interrupt.part.0>
 8002e5e:	bf00      	nop

08002e60 <spi_lld_serve_dma_tx_interrupt>:
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8002e60:	f011 0f0c 	tst.w	r1, #12
 8002e64:	d100      	bne.n	8002e68 <spi_lld_serve_dma_tx_interrupt+0x8>
}
 8002e66:	4770      	bx	lr
 8002e68:	f7ff bfd8 	b.w	8002e1c <spi_lld_serve_bdma_tx_interrupt.part.0>

08002e6c <spi_lld_serve_dma_rx_interrupt>:
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0U) {
 8002e6c:	f011 0f0c 	tst.w	r1, #12
static void spi_lld_serve_dma_rx_interrupt(SPIDriver *spip, uint32_t flags) {
 8002e70:	b570      	push	{r4, r5, r6, lr}
 8002e72:	460d      	mov	r5, r1
 8002e74:	4604      	mov	r4, r0
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0U) {
 8002e76:	d12d      	bne.n	8002ed4 <spi_lld_serve_dma_rx_interrupt+0x68>
  if (spip->config->circular) {
 8002e78:	6866      	ldr	r6, [r4, #4]
 8002e7a:	7833      	ldrb	r3, [r6, #0]
 8002e7c:	b193      	cbz	r3, 8002ea4 <spi_lld_serve_dma_rx_interrupt+0x38>
    if ((flags & STM32_DMA_ISR_HTIF) != 0U) {
 8002e7e:	06ea      	lsls	r2, r5, #27
 8002e80:	d503      	bpl.n	8002e8a <spi_lld_serve_dma_rx_interrupt+0x1e>
      __spi_isr_half_code(spip);
 8002e82:	6873      	ldr	r3, [r6, #4]
 8002e84:	b16b      	cbz	r3, 8002ea2 <spi_lld_serve_dma_rx_interrupt+0x36>
 8002e86:	4620      	mov	r0, r4
 8002e88:	4798      	blx	r3
    if ((flags & STM32_DMA_ISR_TCIF) != 0U) {
 8002e8a:	06ab      	lsls	r3, r5, #26
 8002e8c:	d509      	bpl.n	8002ea2 <spi_lld_serve_dma_rx_interrupt+0x36>
      __spi_isr_full_code(spip);
 8002e8e:	6863      	ldr	r3, [r4, #4]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	b133      	cbz	r3, 8002ea2 <spi_lld_serve_dma_rx_interrupt+0x36>
 8002e94:	2204      	movs	r2, #4
 8002e96:	4620      	mov	r0, r4
 8002e98:	7022      	strb	r2, [r4, #0]
 8002e9a:	4798      	blx	r3
 8002e9c:	7823      	ldrb	r3, [r4, #0]
 8002e9e:	2b04      	cmp	r3, #4
 8002ea0:	d030      	beq.n	8002f04 <spi_lld_serve_dma_rx_interrupt+0x98>
}
 8002ea2:	bd70      	pop	{r4, r5, r6, pc}
    (void) spi_lld_stop_nicely(spip);
 8002ea4:	4620      	mov	r0, r4
 8002ea6:	f7ff ff5f 	bl	8002d68 <spi_lld_stop_nicely>
    __spi_isr_complete_code(spip);
 8002eaa:	6873      	ldr	r3, [r6, #4]
 8002eac:	b36b      	cbz	r3, 8002f0a <spi_lld_serve_dma_rx_interrupt+0x9e>
 8002eae:	2204      	movs	r2, #4
 8002eb0:	4620      	mov	r0, r4
 8002eb2:	7022      	strb	r2, [r4, #0]
 8002eb4:	4798      	blx	r3
 8002eb6:	7823      	ldrb	r3, [r4, #0]
 8002eb8:	2b04      	cmp	r3, #4
 8002eba:	d026      	beq.n	8002f0a <spi_lld_serve_dma_rx_interrupt+0x9e>
 8002ebc:	2330      	movs	r3, #48	; 0x30
 8002ebe:	f383 8811 	msr	BASEPRI, r3
 8002ec2:	2100      	movs	r1, #0
 8002ec4:	f104 0008 	add.w	r0, r4, #8
 8002ec8:	f001 fbc0 	bl	800464c <chThdResumeI>
 8002ecc:	2300      	movs	r3, #0
 8002ece:	f383 8811 	msr	BASEPRI, r3
}
 8002ed2:	bd70      	pop	{r4, r5, r6, pc}
  chSysHalt(reason);
 8002ed4:	480e      	ldr	r0, [pc, #56]	; (8002f10 <spi_lld_serve_dma_rx_interrupt+0xa4>)
 8002ed6:	f000 ff33 	bl	8003d40 <chSysHalt>
    spi_lld_stop_abort(spip);
 8002eda:	4620      	mov	r0, r4
 8002edc:	f7ff fe74 	bl	8002bc8 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8002ee0:	6863      	ldr	r3, [r4, #4]
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	b10b      	cbz	r3, 8002eea <spi_lld_serve_dma_rx_interrupt+0x7e>
 8002ee6:	4620      	mov	r0, r4
 8002ee8:	4798      	blx	r3
 8002eea:	2330      	movs	r3, #48	; 0x30
 8002eec:	f383 8811 	msr	BASEPRI, r3
  chThdResumeI(trp, msg);
 8002ef0:	f06f 0112 	mvn.w	r1, #18
 8002ef4:	f104 0008 	add.w	r0, r4, #8
 8002ef8:	f001 fba8 	bl	800464c <chThdResumeI>
 8002efc:	2300      	movs	r3, #0
 8002efe:	f383 8811 	msr	BASEPRI, r3
}
 8002f02:	e7b9      	b.n	8002e78 <spi_lld_serve_dma_rx_interrupt+0xc>
      __spi_isr_full_code(spip);
 8002f04:	2303      	movs	r3, #3
 8002f06:	7023      	strb	r3, [r4, #0]
}
 8002f08:	bd70      	pop	{r4, r5, r6, pc}
    __spi_isr_complete_code(spip);
 8002f0a:	2302      	movs	r3, #2
 8002f0c:	7023      	strb	r3, [r4, #0]
 8002f0e:	e7d5      	b.n	8002ebc <spi_lld_serve_dma_rx_interrupt+0x50>
 8002f10:	080056d4 	.word	0x080056d4

08002f14 <spi_lld_serve_bdma_rx_interrupt>:
static void spi_lld_serve_bdma_rx_interrupt(SPIDriver *spip, uint32_t flags) {
 8002f14:	b570      	push	{r4, r5, r6, lr}
 8002f16:	460d      	mov	r5, r1
  if ((flags & STM32_BDMA_ISR_TEIF) != 0U) {
 8002f18:	0709      	lsls	r1, r1, #28
static void spi_lld_serve_bdma_rx_interrupt(SPIDriver *spip, uint32_t flags) {
 8002f1a:	4604      	mov	r4, r0
  if ((flags & STM32_BDMA_ISR_TEIF) != 0U) {
 8002f1c:	d42d      	bmi.n	8002f7a <spi_lld_serve_bdma_rx_interrupt+0x66>
  if (spip->config->circular) {
 8002f1e:	6866      	ldr	r6, [r4, #4]
 8002f20:	7833      	ldrb	r3, [r6, #0]
 8002f22:	b193      	cbz	r3, 8002f4a <spi_lld_serve_bdma_rx_interrupt+0x36>
    if ((flags & STM32_BDMA_ISR_HTIF) != 0U) {
 8002f24:	076a      	lsls	r2, r5, #29
 8002f26:	d503      	bpl.n	8002f30 <spi_lld_serve_bdma_rx_interrupt+0x1c>
      __spi_isr_half_code(spip);
 8002f28:	6873      	ldr	r3, [r6, #4]
 8002f2a:	b16b      	cbz	r3, 8002f48 <spi_lld_serve_bdma_rx_interrupt+0x34>
 8002f2c:	4620      	mov	r0, r4
 8002f2e:	4798      	blx	r3
    if ((flags & STM32_BDMA_ISR_TCIF) != 0U) {
 8002f30:	07ab      	lsls	r3, r5, #30
 8002f32:	d509      	bpl.n	8002f48 <spi_lld_serve_bdma_rx_interrupt+0x34>
      __spi_isr_full_code(spip);
 8002f34:	6863      	ldr	r3, [r4, #4]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	b133      	cbz	r3, 8002f48 <spi_lld_serve_bdma_rx_interrupt+0x34>
 8002f3a:	2204      	movs	r2, #4
 8002f3c:	4620      	mov	r0, r4
 8002f3e:	7022      	strb	r2, [r4, #0]
 8002f40:	4798      	blx	r3
 8002f42:	7823      	ldrb	r3, [r4, #0]
 8002f44:	2b04      	cmp	r3, #4
 8002f46:	d030      	beq.n	8002faa <spi_lld_serve_bdma_rx_interrupt+0x96>
}
 8002f48:	bd70      	pop	{r4, r5, r6, pc}
    (void) spi_lld_stop_nicely(spip);
 8002f4a:	4620      	mov	r0, r4
 8002f4c:	f7ff ff0c 	bl	8002d68 <spi_lld_stop_nicely>
    __spi_isr_complete_code(spip);
 8002f50:	6873      	ldr	r3, [r6, #4]
 8002f52:	b36b      	cbz	r3, 8002fb0 <spi_lld_serve_bdma_rx_interrupt+0x9c>
 8002f54:	2204      	movs	r2, #4
 8002f56:	4620      	mov	r0, r4
 8002f58:	7022      	strb	r2, [r4, #0]
 8002f5a:	4798      	blx	r3
 8002f5c:	7823      	ldrb	r3, [r4, #0]
 8002f5e:	2b04      	cmp	r3, #4
 8002f60:	d026      	beq.n	8002fb0 <spi_lld_serve_bdma_rx_interrupt+0x9c>
 8002f62:	2330      	movs	r3, #48	; 0x30
 8002f64:	f383 8811 	msr	BASEPRI, r3
  chThdResumeI(trp, msg);
 8002f68:	2100      	movs	r1, #0
 8002f6a:	f104 0008 	add.w	r0, r4, #8
 8002f6e:	f001 fb6d 	bl	800464c <chThdResumeI>
 8002f72:	2300      	movs	r3, #0
 8002f74:	f383 8811 	msr	BASEPRI, r3
}
 8002f78:	bd70      	pop	{r4, r5, r6, pc}
  chSysHalt(reason);
 8002f7a:	480f      	ldr	r0, [pc, #60]	; (8002fb8 <spi_lld_serve_bdma_rx_interrupt+0xa4>)
 8002f7c:	f000 fee0 	bl	8003d40 <chSysHalt>
    spi_lld_stop_abort(spip);
 8002f80:	4620      	mov	r0, r4
 8002f82:	f7ff fe21 	bl	8002bc8 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8002f86:	6863      	ldr	r3, [r4, #4]
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	b10b      	cbz	r3, 8002f90 <spi_lld_serve_bdma_rx_interrupt+0x7c>
 8002f8c:	4620      	mov	r0, r4
 8002f8e:	4798      	blx	r3
 8002f90:	2330      	movs	r3, #48	; 0x30
 8002f92:	f383 8811 	msr	BASEPRI, r3
  chThdResumeI(trp, msg);
 8002f96:	f06f 0112 	mvn.w	r1, #18
 8002f9a:	f104 0008 	add.w	r0, r4, #8
 8002f9e:	f001 fb55 	bl	800464c <chThdResumeI>
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	f383 8811 	msr	BASEPRI, r3
}
 8002fa8:	e7b9      	b.n	8002f1e <spi_lld_serve_bdma_rx_interrupt+0xa>
      __spi_isr_full_code(spip);
 8002faa:	2303      	movs	r3, #3
 8002fac:	7023      	strb	r3, [r4, #0]
}
 8002fae:	bd70      	pop	{r4, r5, r6, pc}
    __spi_isr_complete_code(spip);
 8002fb0:	2302      	movs	r3, #2
 8002fb2:	7023      	strb	r3, [r4, #0]
 8002fb4:	e7d5      	b.n	8002f62 <spi_lld_serve_bdma_rx_interrupt+0x4e>
 8002fb6:	bf00      	nop
 8002fb8:	080056d4 	.word	0x080056d4

08002fbc <VectorCC>:
/**
 * @brief   SPI1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI1_HANDLER) {
 8002fbc:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 8002fbe:	4c16      	ldr	r4, [pc, #88]	; (8003018 <VectorCC+0x5c>)

  OSAL_IRQ_PROLOGUE();
 8002fc0:	4816      	ldr	r0, [pc, #88]	; (800301c <VectorCC+0x60>)
 8002fc2:	f000 ff3f 	bl	8003e44 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 8002fc6:	69e2      	ldr	r2, [r4, #28]
 8002fc8:	6953      	ldr	r3, [r2, #20]
 8002fca:	6911      	ldr	r1, [r2, #16]
 8002fcc:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 8002fce:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 8002fd0:	065b      	lsls	r3, r3, #25
 8002fd2:	d406      	bmi.n	8002fe2 <VectorCC+0x26>

  spi_lld_serve_interrupt(&SPID1);

  OSAL_IRQ_EPILOGUE();
 8002fd4:	4811      	ldr	r0, [pc, #68]	; (800301c <VectorCC+0x60>)
 8002fd6:	f000 ff4d 	bl	8003e74 <__trace_isr_leave>
}
 8002fda:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8002fde:	f001 bcb1 	b.w	8004944 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 8002fe2:	4620      	mov	r0, r4
 8002fe4:	f7ff fdf0 	bl	8002bc8 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8002fe8:	6863      	ldr	r3, [r4, #4]
 8002fea:	689b      	ldr	r3, [r3, #8]
 8002fec:	b10b      	cbz	r3, 8002ff2 <VectorCC+0x36>
 8002fee:	4620      	mov	r0, r4
 8002ff0:	4798      	blx	r3
 8002ff2:	2330      	movs	r3, #48	; 0x30
 8002ff4:	f383 8811 	msr	BASEPRI, r3
  chThdResumeI(trp, msg);
 8002ff8:	f06f 0112 	mvn.w	r1, #18
 8002ffc:	4808      	ldr	r0, [pc, #32]	; (8003020 <VectorCC+0x64>)
 8002ffe:	f001 fb25 	bl	800464c <chThdResumeI>
 8003002:	2300      	movs	r3, #0
 8003004:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 8003008:	4804      	ldr	r0, [pc, #16]	; (800301c <VectorCC+0x60>)
 800300a:	f000 ff33 	bl	8003e74 <__trace_isr_leave>
}
 800300e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003012:	f001 bc97 	b.w	8004944 <__port_irq_epilogue>
 8003016:	bf00      	nop
 8003018:	24000188 	.word	0x24000188
 800301c:	0800571c 	.word	0x0800571c
 8003020:	24000190 	.word	0x24000190

08003024 <VectorD0>:
/**
 * @brief   SPI2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI2_HANDLER) {
 8003024:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 8003026:	4c16      	ldr	r4, [pc, #88]	; (8003080 <VectorD0+0x5c>)

  OSAL_IRQ_PROLOGUE();
 8003028:	4816      	ldr	r0, [pc, #88]	; (8003084 <VectorD0+0x60>)
 800302a:	f000 ff0b 	bl	8003e44 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 800302e:	69e2      	ldr	r2, [r4, #28]
 8003030:	6953      	ldr	r3, [r2, #20]
 8003032:	6911      	ldr	r1, [r2, #16]
 8003034:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 8003036:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 8003038:	065b      	lsls	r3, r3, #25
 800303a:	d406      	bmi.n	800304a <VectorD0+0x26>

  spi_lld_serve_interrupt(&SPID2);

  OSAL_IRQ_EPILOGUE();
 800303c:	4811      	ldr	r0, [pc, #68]	; (8003084 <VectorD0+0x60>)
 800303e:	f000 ff19 	bl	8003e74 <__trace_isr_leave>
}
 8003042:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003046:	f001 bc7d 	b.w	8004944 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 800304a:	4620      	mov	r0, r4
 800304c:	f7ff fdbc 	bl	8002bc8 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8003050:	6863      	ldr	r3, [r4, #4]
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	b10b      	cbz	r3, 800305a <VectorD0+0x36>
 8003056:	4620      	mov	r0, r4
 8003058:	4798      	blx	r3
 800305a:	2330      	movs	r3, #48	; 0x30
 800305c:	f383 8811 	msr	BASEPRI, r3
 8003060:	f06f 0112 	mvn.w	r1, #18
 8003064:	4808      	ldr	r0, [pc, #32]	; (8003088 <VectorD0+0x64>)
 8003066:	f001 faf1 	bl	800464c <chThdResumeI>
 800306a:	2300      	movs	r3, #0
 800306c:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 8003070:	4804      	ldr	r0, [pc, #16]	; (8003084 <VectorD0+0x60>)
 8003072:	f000 feff 	bl	8003e74 <__trace_isr_leave>
}
 8003076:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800307a:	f001 bc63 	b.w	8004944 <__port_irq_epilogue>
 800307e:	bf00      	nop
 8003080:	240001c4 	.word	0x240001c4
 8003084:	08005710 	.word	0x08005710
 8003088:	240001cc 	.word	0x240001cc

0800308c <Vector10C>:
/**
 * @brief   SPI3 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI3_HANDLER) {
 800308c:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 800308e:	4c16      	ldr	r4, [pc, #88]	; (80030e8 <Vector10C+0x5c>)

  OSAL_IRQ_PROLOGUE();
 8003090:	4816      	ldr	r0, [pc, #88]	; (80030ec <Vector10C+0x60>)
 8003092:	f000 fed7 	bl	8003e44 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 8003096:	69e2      	ldr	r2, [r4, #28]
 8003098:	6953      	ldr	r3, [r2, #20]
 800309a:	6911      	ldr	r1, [r2, #16]
 800309c:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 800309e:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 80030a0:	065b      	lsls	r3, r3, #25
 80030a2:	d406      	bmi.n	80030b2 <Vector10C+0x26>

  spi_lld_serve_interrupt(&SPID3);

  OSAL_IRQ_EPILOGUE();
 80030a4:	4811      	ldr	r0, [pc, #68]	; (80030ec <Vector10C+0x60>)
 80030a6:	f000 fee5 	bl	8003e74 <__trace_isr_leave>
}
 80030aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80030ae:	f001 bc49 	b.w	8004944 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 80030b2:	4620      	mov	r0, r4
 80030b4:	f7ff fd88 	bl	8002bc8 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 80030b8:	6863      	ldr	r3, [r4, #4]
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	b10b      	cbz	r3, 80030c2 <Vector10C+0x36>
 80030be:	4620      	mov	r0, r4
 80030c0:	4798      	blx	r3
 80030c2:	2330      	movs	r3, #48	; 0x30
 80030c4:	f383 8811 	msr	BASEPRI, r3
 80030c8:	f06f 0112 	mvn.w	r1, #18
 80030cc:	4808      	ldr	r0, [pc, #32]	; (80030f0 <Vector10C+0x64>)
 80030ce:	f001 fabd 	bl	800464c <chThdResumeI>
 80030d2:	2300      	movs	r3, #0
 80030d4:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 80030d8:	4804      	ldr	r0, [pc, #16]	; (80030ec <Vector10C+0x60>)
 80030da:	f000 fecb 	bl	8003e74 <__trace_isr_leave>
}
 80030de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80030e2:	f001 bc2f 	b.w	8004944 <__port_irq_epilogue>
 80030e6:	bf00      	nop
 80030e8:	24000200 	.word	0x24000200
 80030ec:	08005704 	.word	0x08005704
 80030f0:	24000208 	.word	0x24000208

080030f4 <Vector190>:
/**
 * @brief   SPI4 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI4_HANDLER) {
 80030f4:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 80030f6:	4c16      	ldr	r4, [pc, #88]	; (8003150 <Vector190+0x5c>)

  OSAL_IRQ_PROLOGUE();
 80030f8:	4816      	ldr	r0, [pc, #88]	; (8003154 <Vector190+0x60>)
 80030fa:	f000 fea3 	bl	8003e44 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 80030fe:	69e2      	ldr	r2, [r4, #28]
 8003100:	6953      	ldr	r3, [r2, #20]
 8003102:	6911      	ldr	r1, [r2, #16]
 8003104:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 8003106:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 8003108:	065b      	lsls	r3, r3, #25
 800310a:	d406      	bmi.n	800311a <Vector190+0x26>

  spi_lld_serve_interrupt(&SPID4);

  OSAL_IRQ_EPILOGUE();
 800310c:	4811      	ldr	r0, [pc, #68]	; (8003154 <Vector190+0x60>)
 800310e:	f000 feb1 	bl	8003e74 <__trace_isr_leave>
}
 8003112:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 8003116:	f001 bc15 	b.w	8004944 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 800311a:	4620      	mov	r0, r4
 800311c:	f7ff fd54 	bl	8002bc8 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8003120:	6863      	ldr	r3, [r4, #4]
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	b10b      	cbz	r3, 800312a <Vector190+0x36>
 8003126:	4620      	mov	r0, r4
 8003128:	4798      	blx	r3
 800312a:	2330      	movs	r3, #48	; 0x30
 800312c:	f383 8811 	msr	BASEPRI, r3
 8003130:	f06f 0112 	mvn.w	r1, #18
 8003134:	4808      	ldr	r0, [pc, #32]	; (8003158 <Vector190+0x64>)
 8003136:	f001 fa89 	bl	800464c <chThdResumeI>
 800313a:	2300      	movs	r3, #0
 800313c:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 8003140:	4804      	ldr	r0, [pc, #16]	; (8003154 <Vector190+0x60>)
 8003142:	f000 fe97 	bl	8003e74 <__trace_isr_leave>
}
 8003146:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800314a:	f001 bbfb 	b.w	8004944 <__port_irq_epilogue>
 800314e:	bf00      	nop
 8003150:	2400023c 	.word	0x2400023c
 8003154:	080056f8 	.word	0x080056f8
 8003158:	24000244 	.word	0x24000244

0800315c <Vector194>:
/**
 * @brief   SPI5 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI5_HANDLER) {
 800315c:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 800315e:	4c16      	ldr	r4, [pc, #88]	; (80031b8 <Vector194+0x5c>)

  OSAL_IRQ_PROLOGUE();
 8003160:	4816      	ldr	r0, [pc, #88]	; (80031bc <Vector194+0x60>)
 8003162:	f000 fe6f 	bl	8003e44 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 8003166:	69e2      	ldr	r2, [r4, #28]
 8003168:	6953      	ldr	r3, [r2, #20]
 800316a:	6911      	ldr	r1, [r2, #16]
 800316c:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 800316e:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 8003170:	065b      	lsls	r3, r3, #25
 8003172:	d406      	bmi.n	8003182 <Vector194+0x26>

  spi_lld_serve_interrupt(&SPID5);

  OSAL_IRQ_EPILOGUE();
 8003174:	4811      	ldr	r0, [pc, #68]	; (80031bc <Vector194+0x60>)
 8003176:	f000 fe7d 	bl	8003e74 <__trace_isr_leave>
}
 800317a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800317e:	f001 bbe1 	b.w	8004944 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 8003182:	4620      	mov	r0, r4
 8003184:	f7ff fd20 	bl	8002bc8 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8003188:	6863      	ldr	r3, [r4, #4]
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	b10b      	cbz	r3, 8003192 <Vector194+0x36>
 800318e:	4620      	mov	r0, r4
 8003190:	4798      	blx	r3
 8003192:	2330      	movs	r3, #48	; 0x30
 8003194:	f383 8811 	msr	BASEPRI, r3
 8003198:	f06f 0112 	mvn.w	r1, #18
 800319c:	4808      	ldr	r0, [pc, #32]	; (80031c0 <Vector194+0x64>)
 800319e:	f001 fa55 	bl	800464c <chThdResumeI>
 80031a2:	2300      	movs	r3, #0
 80031a4:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 80031a8:	4804      	ldr	r0, [pc, #16]	; (80031bc <Vector194+0x60>)
 80031aa:	f000 fe63 	bl	8003e74 <__trace_isr_leave>
}
 80031ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80031b2:	f001 bbc7 	b.w	8004944 <__port_irq_epilogue>
 80031b6:	bf00      	nop
 80031b8:	24000278 	.word	0x24000278
 80031bc:	080056ec 	.word	0x080056ec
 80031c0:	24000280 	.word	0x24000280

080031c4 <Vector198>:
/**
 * @brief   SPI6 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI6_HANDLER) {
 80031c4:	b510      	push	{r4, lr}
  sr = spip->spi->SR & spip->spi->IER;
 80031c6:	4c16      	ldr	r4, [pc, #88]	; (8003220 <Vector198+0x5c>)

  OSAL_IRQ_PROLOGUE();
 80031c8:	4816      	ldr	r0, [pc, #88]	; (8003224 <Vector198+0x60>)
 80031ca:	f000 fe3b 	bl	8003e44 <__trace_isr_enter>
  sr = spip->spi->SR & spip->spi->IER;
 80031ce:	69e2      	ldr	r2, [r4, #28]
 80031d0:	6953      	ldr	r3, [r2, #20]
 80031d2:	6911      	ldr	r1, [r2, #16]
 80031d4:	400b      	ands	r3, r1
  spip->spi->IFCR = sr;
 80031d6:	6193      	str	r3, [r2, #24]
  if ((sr & SPI_SR_OVR) != 0U) {
 80031d8:	065b      	lsls	r3, r3, #25
 80031da:	d406      	bmi.n	80031ea <Vector198+0x26>

  spi_lld_serve_interrupt(&SPID6);

  OSAL_IRQ_EPILOGUE();
 80031dc:	4811      	ldr	r0, [pc, #68]	; (8003224 <Vector198+0x60>)
 80031de:	f000 fe49 	bl	8003e74 <__trace_isr_leave>
}
 80031e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 80031e6:	f001 bbad 	b.w	8004944 <__port_irq_epilogue>
    spi_lld_stop_abort(spip);
 80031ea:	4620      	mov	r0, r4
 80031ec:	f7ff fcec 	bl	8002bc8 <spi_lld_stop_abort>
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 80031f0:	6863      	ldr	r3, [r4, #4]
 80031f2:	689b      	ldr	r3, [r3, #8]
 80031f4:	b10b      	cbz	r3, 80031fa <Vector198+0x36>
 80031f6:	4620      	mov	r0, r4
 80031f8:	4798      	blx	r3
 80031fa:	2330      	movs	r3, #48	; 0x30
 80031fc:	f383 8811 	msr	BASEPRI, r3
 8003200:	f06f 0112 	mvn.w	r1, #18
 8003204:	4808      	ldr	r0, [pc, #32]	; (8003228 <Vector198+0x64>)
 8003206:	f001 fa21 	bl	800464c <chThdResumeI>
 800320a:	2300      	movs	r3, #0
 800320c:	f383 8811 	msr	BASEPRI, r3
  OSAL_IRQ_EPILOGUE();
 8003210:	4804      	ldr	r0, [pc, #16]	; (8003224 <Vector198+0x60>)
 8003212:	f000 fe2f 	bl	8003e74 <__trace_isr_leave>
}
 8003216:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  OSAL_IRQ_EPILOGUE();
 800321a:	f001 bb93 	b.w	8004944 <__port_irq_epilogue>
 800321e:	bf00      	nop
 8003220:	240002b4 	.word	0x240002b4
 8003224:	080056e0 	.word	0x080056e0
 8003228:	240002bc 	.word	0x240002bc

0800322c <spi_lld_init>:
/**
 * @brief   Low level SPI driver initialization.
 *
 * @notapi
 */
void spi_lld_init(void) {
 800322c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

#if STM32_SPI_USE_SPI1
  spiObjectInit(&SPID1);
 8003230:	4d35      	ldr	r5, [pc, #212]	; (8003308 <spi_lld_init+0xdc>)
  SPID1.spi       = SPI1;
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID1.is_bdma   = false;
 8003232:	2400      	movs	r4, #0
#endif
  SPID1.rx.dma    = NULL;
  SPID1.tx.dma    = NULL;
  SPID1.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 8003234:	f8df 8104 	ldr.w	r8, [pc, #260]	; 800333c <spi_lld_init+0x110>
  spiObjectInit(&SPID1);
 8003238:	4628      	mov	r0, r5
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID1.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 800323a:	4f34      	ldr	r7, [pc, #208]	; (800330c <spi_lld_init+0xe0>)
  spiObjectInit(&SPID1);
 800323c:	f7fd ff34 	bl	80010a8 <spiObjectInit>
  SPID1.spi       = SPI1;
 8003240:	4b33      	ldr	r3, [pc, #204]	; (8003310 <spi_lld_init+0xe4>)
  SPID1.is_bdma   = false;
 8003242:	f885 4020 	strb.w	r4, [r5, #32]
                    STM32_DMA_CR_DIR_M2P |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#if !defined(STM32_SPI1_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI1_NUMBER, STM32_SPI_SPI1_IRQ_PRIORITY);
 8003246:	210a      	movs	r1, #10
  SPID1.spi       = SPI1;
 8003248:	61eb      	str	r3, [r5, #28]
  nvicEnableVector(STM32_SPI1_NUMBER, STM32_SPI_SPI1_IRQ_PRIORITY);
 800324a:	2023      	movs	r0, #35	; 0x23
  SPID1.rx.dma    = NULL;
 800324c:	626c      	str	r4, [r5, #36]	; 0x24
  SPID1.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 800324e:	632f      	str	r7, [r5, #48]	; 0x30
  nvicEnableVector(STM32_SPI4_NUMBER, STM32_SPI_SPI4_IRQ_PRIORITY);
#endif
#endif

#if STM32_SPI_USE_SPI5
  spiObjectInit(&SPID5);
 8003250:	4e30      	ldr	r6, [pc, #192]	; (8003314 <spi_lld_init+0xe8>)
  SPID1.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 8003252:	e9c5 480a 	strd	r4, r8, [r5, #40]	; 0x28
  spiObjectInit(&SPID2);
 8003256:	4d30      	ldr	r5, [pc, #192]	; (8003318 <spi_lld_init+0xec>)
  nvicEnableVector(STM32_SPI1_NUMBER, STM32_SPI_SPI1_IRQ_PRIORITY);
 8003258:	f7fd ff7a 	bl	8001150 <nvicEnableVector>
  spiObjectInit(&SPID2);
 800325c:	4628      	mov	r0, r5
 800325e:	f7fd ff23 	bl	80010a8 <spiObjectInit>
  SPID2.spi       = SPI2;
 8003262:	4b2e      	ldr	r3, [pc, #184]	; (800331c <spi_lld_init+0xf0>)
  SPID2.is_bdma   = false;
 8003264:	f885 4020 	strb.w	r4, [r5, #32]
  nvicEnableVector(STM32_SPI2_NUMBER, STM32_SPI_SPI2_IRQ_PRIORITY);
 8003268:	210a      	movs	r1, #10
  SPID2.spi       = SPI2;
 800326a:	61eb      	str	r3, [r5, #28]
  nvicEnableVector(STM32_SPI2_NUMBER, STM32_SPI_SPI2_IRQ_PRIORITY);
 800326c:	2024      	movs	r0, #36	; 0x24
  SPID2.rx.dma    = NULL;
 800326e:	626c      	str	r4, [r5, #36]	; 0x24
  SPID2.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
 8003270:	632f      	str	r7, [r5, #48]	; 0x30
  SPID2.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
 8003272:	e9c5 480a 	strd	r4, r8, [r5, #40]	; 0x28
  spiObjectInit(&SPID3);
 8003276:	4d2a      	ldr	r5, [pc, #168]	; (8003320 <spi_lld_init+0xf4>)
  nvicEnableVector(STM32_SPI2_NUMBER, STM32_SPI_SPI2_IRQ_PRIORITY);
 8003278:	f7fd ff6a 	bl	8001150 <nvicEnableVector>
  spiObjectInit(&SPID3);
 800327c:	4628      	mov	r0, r5
 800327e:	f7fd ff13 	bl	80010a8 <spiObjectInit>
  SPID3.spi       = SPI3;
 8003282:	4b28      	ldr	r3, [pc, #160]	; (8003324 <spi_lld_init+0xf8>)
  SPID3.is_bdma   = false;
 8003284:	f885 4020 	strb.w	r4, [r5, #32]
  nvicEnableVector(STM32_SPI3_NUMBER, STM32_SPI_SPI3_IRQ_PRIORITY);
 8003288:	210a      	movs	r1, #10
  SPID3.spi       = SPI3;
 800328a:	61eb      	str	r3, [r5, #28]
  nvicEnableVector(STM32_SPI3_NUMBER, STM32_SPI_SPI3_IRQ_PRIORITY);
 800328c:	2033      	movs	r0, #51	; 0x33
  SPID3.rx.dma    = NULL;
 800328e:	626c      	str	r4, [r5, #36]	; 0x24
  SPID3.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI3_DMA_PRIORITY) |
 8003290:	632f      	str	r7, [r5, #48]	; 0x30
  SPID3.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI3_DMA_PRIORITY) |
 8003292:	e9c5 480a 	strd	r4, r8, [r5, #40]	; 0x28
  spiObjectInit(&SPID4);
 8003296:	4d24      	ldr	r5, [pc, #144]	; (8003328 <spi_lld_init+0xfc>)
  nvicEnableVector(STM32_SPI3_NUMBER, STM32_SPI_SPI3_IRQ_PRIORITY);
 8003298:	f7fd ff5a 	bl	8001150 <nvicEnableVector>
  spiObjectInit(&SPID4);
 800329c:	4628      	mov	r0, r5
 800329e:	f7fd ff03 	bl	80010a8 <spiObjectInit>
  SPID4.spi       = SPI4;
 80032a2:	4b22      	ldr	r3, [pc, #136]	; (800332c <spi_lld_init+0x100>)
  nvicEnableVector(STM32_SPI4_NUMBER, STM32_SPI_SPI4_IRQ_PRIORITY);
 80032a4:	210a      	movs	r1, #10
 80032a6:	2054      	movs	r0, #84	; 0x54
  SPID4.spi       = SPI4;
 80032a8:	61eb      	str	r3, [r5, #28]
  SPID4.is_bdma   = false;
 80032aa:	f885 4020 	strb.w	r4, [r5, #32]
  SPID4.rx.dma    = NULL;
 80032ae:	626c      	str	r4, [r5, #36]	; 0x24
  SPID4.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI4_DMA_PRIORITY) |
 80032b0:	632f      	str	r7, [r5, #48]	; 0x30
  SPID4.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI4_DMA_PRIORITY) |
 80032b2:	e9c5 480a 	strd	r4, r8, [r5, #40]	; 0x28
  nvicEnableVector(STM32_SPI4_NUMBER, STM32_SPI_SPI4_IRQ_PRIORITY);
 80032b6:	f7fd ff4b 	bl	8001150 <nvicEnableVector>
  spiObjectInit(&SPID5);
 80032ba:	4630      	mov	r0, r6
 80032bc:	f7fd fef4 	bl	80010a8 <spiObjectInit>
  nvicEnableVector(STM32_SPI5_NUMBER, STM32_SPI_SPI5_IRQ_PRIORITY);
#endif
#endif

#if STM32_SPI_USE_SPI6
  spiObjectInit(&SPID6);
 80032c0:	4d1b      	ldr	r5, [pc, #108]	; (8003330 <spi_lld_init+0x104>)
  SPID5.spi       = SPI5;
 80032c2:	4b1c      	ldr	r3, [pc, #112]	; (8003334 <spi_lld_init+0x108>)
  nvicEnableVector(STM32_SPI5_NUMBER, STM32_SPI_SPI5_IRQ_PRIORITY);
 80032c4:	210a      	movs	r1, #10
 80032c6:	2055      	movs	r0, #85	; 0x55
  SPID5.is_bdma   = false;
 80032c8:	f886 4020 	strb.w	r4, [r6, #32]
  SPID5.spi       = SPI5;
 80032cc:	61f3      	str	r3, [r6, #28]
  SPID5.rx.dma    = NULL;
 80032ce:	6274      	str	r4, [r6, #36]	; 0x24
  SPID5.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI5_DMA_PRIORITY) |
 80032d0:	6337      	str	r7, [r6, #48]	; 0x30
  SPID5.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI5_DMA_PRIORITY) |
 80032d2:	e9c6 480a 	strd	r4, r8, [r6, #40]	; 0x28
  nvicEnableVector(STM32_SPI5_NUMBER, STM32_SPI_SPI5_IRQ_PRIORITY);
 80032d6:	f7fd ff3b 	bl	8001150 <nvicEnableVector>
  spiObjectInit(&SPID6);
 80032da:	4628      	mov	r0, r5
 80032dc:	f7fd fee4 	bl	80010a8 <spiObjectInit>
  SPID6.spi       = SPI6;
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID6.is_bdma   = true;
 80032e0:	2301      	movs	r3, #1
  SPID6.spi       = SPI6;
 80032e2:	4915      	ldr	r1, [pc, #84]	; (8003338 <spi_lld_init+0x10c>)
#endif
  SPID6.rx.bdma   = NULL;
  SPID6.tx.bdma   = NULL;
  SPID6.rxdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 80032e4:	f241 020a 	movw	r2, #4106	; 0x100a
  SPID6.is_bdma   = true;
 80032e8:	f885 3020 	strb.w	r3, [r5, #32]
                    STM32_BDMA_CR_DIR_P2M |
                    STM32_BDMA_CR_TCIE |
                    STM32_BDMA_CR_TEIE;
  SPID6.txdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 80032ec:	f241 0318 	movw	r3, #4120	; 0x1018
  SPID6.spi       = SPI6;
 80032f0:	61e9      	str	r1, [r5, #28]
                    STM32_BDMA_CR_DIR_M2P |
                    STM32_BDMA_CR_TEIE;
#if !defined(STM32_SPI6_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI6_NUMBER, STM32_SPI_SPI6_IRQ_PRIORITY);
 80032f2:	2056      	movs	r0, #86	; 0x56
  SPID6.rx.bdma   = NULL;
 80032f4:	626c      	str	r4, [r5, #36]	; 0x24
  nvicEnableVector(STM32_SPI6_NUMBER, STM32_SPI_SPI6_IRQ_PRIORITY);
 80032f6:	210a      	movs	r1, #10
  SPID6.txdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 80032f8:	632b      	str	r3, [r5, #48]	; 0x30
  SPID6.rxdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 80032fa:	e9c5 420a 	strd	r4, r2, [r5, #40]	; 0x28
#endif
#endif
}
 80032fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  nvicEnableVector(STM32_SPI6_NUMBER, STM32_SPI_SPI6_IRQ_PRIORITY);
 8003302:	f7fd bf25 	b.w	8001150 <nvicEnableVector>
 8003306:	bf00      	nop
 8003308:	24000188 	.word	0x24000188
 800330c:	00010046 	.word	0x00010046
 8003310:	40013000 	.word	0x40013000
 8003314:	24000278 	.word	0x24000278
 8003318:	240001c4 	.word	0x240001c4
 800331c:	40003800 	.word	0x40003800
 8003320:	24000200 	.word	0x24000200
 8003324:	40003c00 	.word	0x40003c00
 8003328:	2400023c 	.word	0x2400023c
 800332c:	40013400 	.word	0x40013400
 8003330:	240002b4 	.word	0x240002b4
 8003334:	40015000 	.word	0x40015000
 8003338:	58001400 	.word	0x58001400
 800333c:	00010016 	.word	0x00010016

08003340 <spi_lld_start>:
 * @param[in] spip      pointer to the @p SPIDriver object
 * @return              The operation status.
 *
 * @notapi
 */
msg_t spi_lld_start(SPIDriver *spip) {
 8003340:	b510      	push	{r4, lr}

  /* Resetting TX pattern source.*/
  spip->txsource = (uint32_t)STM32_SPI_FILLER_PATTERN;

  /* If in stopped state then enables the SPI and DMA clocks.*/
  if (spip->state == SPI_STOP) {
 8003342:	7803      	ldrb	r3, [r0, #0]
  spip->txsource = (uint32_t)STM32_SPI_FILLER_PATTERN;
 8003344:	f04f 32ff 	mov.w	r2, #4294967295
msg_t spi_lld_start(SPIDriver *spip) {
 8003348:	4604      	mov	r4, r0
  if (spip->state == SPI_STOP) {
 800334a:	2b01      	cmp	r3, #1
  spip->txsource = (uint32_t)STM32_SPI_FILLER_PATTERN;
 800334c:	6382      	str	r2, [r0, #56]	; 0x38
  if (spip->state == SPI_STOP) {
 800334e:	d020      	beq.n	8003392 <spi_lld_start+0x52>
    }
#endif
 }

  /* Configuration-specific DMA setup.*/
  dsize = (spip->config->cfg1 & SPI_CFG1_DSIZE_Msk) + 1U;
 8003350:	6840      	ldr	r0, [r0, #4]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  if (spip->is_bdma)
 8003352:	f894 2020 	ldrb.w	r2, [r4, #32]
  dsize = (spip->config->cfg1 & SPI_CFG1_DSIZE_Msk) + 1U;
 8003356:	6943      	ldr	r3, [r0, #20]
 8003358:	f003 031f 	and.w	r3, r3, #31
 800335c:	3301      	adds	r3, #1
  if (spip->is_bdma)
 800335e:	2a00      	cmp	r2, #0
 8003360:	d17b      	bne.n	800345a <spi_lld_start+0x11a>
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
  {
    if (dsize <= 8U) {
 8003362:	2b08      	cmp	r3, #8
      /* Frame width is between 4 and 8 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                        STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 8003364:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    if (dsize <= 8U) {
 8003366:	f200 809d 	bhi.w	80034a4 <spi_lld_start+0x164>
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                        STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 800336a:	6b23      	ldr	r3, [r4, #48]	; 0x30
                        STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 800336c:	f422 42f0 	bic.w	r2, r2, #30720	; 0x7800
                        STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 8003370:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                        STM32_DMA_CR_PSIZE_WORD | STM32_DMA_CR_MSIZE_WORD;
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
                        STM32_DMA_CR_PSIZE_WORD | STM32_DMA_CR_MSIZE_WORD;
    }
    if (spip->config->circular) {
 8003374:	7801      	ldrb	r1, [r0, #0]
 8003376:	2900      	cmp	r1, #0
 8003378:	f000 808f 	beq.w	800349a <spi_lld_start+0x15a>
      spip->rxdmamode |= (STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 800337c:	f442 7284 	orr.w	r2, r2, #264	; 0x108
      spip->txdmamode |= (STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 8003380:	f443 7384 	orr.w	r3, r3, #264	; 0x108
    }
  }
#endif

  /* SPI setup and enable.*/
  spi_lld_configure(spip);
 8003384:	69e1      	ldr	r1, [r4, #28]
      spip->txdmamode &= ~(STM32_BDMA_CR_CIRC | STM32_BDMA_CR_HTIE);
 8003386:	e9c4 230b 	strd	r2, r3, [r4, #44]	; 0x2c
  spi_lld_configure(spip);
 800338a:	f7ff fbf1 	bl	8002b70 <spi_lld_configure.isra.0>

  return HAL_RET_SUCCESS;
 800338e:	2000      	movs	r0, #0
}
 8003390:	bd10      	pop	{r4, pc}
    else if (&SPID1 == spip) {
 8003392:	4bc8      	ldr	r3, [pc, #800]	; (80036b4 <spi_lld_start+0x374>)
 8003394:	4298      	cmp	r0, r3
 8003396:	f000 80a6 	beq.w	80034e6 <spi_lld_start+0x1a6>
    else if (&SPID2 == spip) {
 800339a:	4bc7      	ldr	r3, [pc, #796]	; (80036b8 <spi_lld_start+0x378>)
 800339c:	4298      	cmp	r0, r3
 800339e:	f000 8116 	beq.w	80035ce <spi_lld_start+0x28e>
    else if (&SPID3 == spip) {
 80033a2:	4bc6      	ldr	r3, [pc, #792]	; (80036bc <spi_lld_start+0x37c>)
 80033a4:	4298      	cmp	r0, r3
 80033a6:	f000 80d8 	beq.w	800355a <spi_lld_start+0x21a>
    else if (&SPID4 == spip) {
 80033aa:	4bc5      	ldr	r3, [pc, #788]	; (80036c0 <spi_lld_start+0x380>)
 80033ac:	4298      	cmp	r0, r3
 80033ae:	f000 8148 	beq.w	8003642 <spi_lld_start+0x302>
    else if (&SPID5 == spip) {
 80033b2:	4bc4      	ldr	r3, [pc, #784]	; (80036c4 <spi_lld_start+0x384>)
 80033b4:	4298      	cmp	r0, r3
 80033b6:	f000 8193 	beq.w	80036e0 <spi_lld_start+0x3a0>
    else if (&SPID6 == spip) {
 80033ba:	4bc3      	ldr	r3, [pc, #780]	; (80036c8 <spi_lld_start+0x388>)
 80033bc:	4298      	cmp	r0, r3
 80033be:	f040 81c5 	bne.w	800374c <spi_lld_start+0x40c>
  spip->rx.bdma = bdmaStreamAllocI(rxstream, priority,
 80033c2:	4603      	mov	r3, r0
 80033c4:	4ac1      	ldr	r2, [pc, #772]	; (80036cc <spi_lld_start+0x38c>)
 80033c6:	210a      	movs	r1, #10
 80033c8:	2008      	movs	r0, #8
 80033ca:	f7fe fc93 	bl	8001cf4 <bdmaStreamAllocI>
 80033ce:	6260      	str	r0, [r4, #36]	; 0x24
  if (spip->rx.bdma == NULL) {
 80033d0:	2800      	cmp	r0, #0
 80033d2:	f000 81c1 	beq.w	8003758 <spi_lld_start+0x418>
  spip->tx.bdma = bdmaStreamAllocI(txstream, priority,
 80033d6:	4623      	mov	r3, r4
 80033d8:	4abd      	ldr	r2, [pc, #756]	; (80036d0 <spi_lld_start+0x390>)
 80033da:	210a      	movs	r1, #10
 80033dc:	2008      	movs	r0, #8
 80033de:	f7fe fc89 	bl	8001cf4 <bdmaStreamAllocI>
 80033e2:	62a0      	str	r0, [r4, #40]	; 0x28
  if (spip->tx.bdma == NULL) {
 80033e4:	2800      	cmp	r0, #0
 80033e6:	f000 81b4 	beq.w	8003752 <spi_lld_start+0x412>
      bdmaSetRequestSource(spip->rx.bdma, STM32_DMAMUX2_SPI6_RX);
 80033ea:	210b      	movs	r1, #11
 80033ec:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80033ee:	f7fe fcff 	bl	8001df0 <bdmaSetRequestSource>
      bdmaSetRequestSource(spip->tx.bdma, STM32_DMAMUX2_SPI6_TX);
 80033f2:	210c      	movs	r1, #12
 80033f4:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80033f6:	f7fe fcfb 	bl	8001df0 <bdmaSetRequestSource>
  RCC_C1->APB4ENR |= mask;
 80033fa:	4bb6      	ldr	r3, [pc, #728]	; (80036d4 <spi_lld_start+0x394>)
 80033fc:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8003400:	f042 0220 	orr.w	r2, r2, #32
 8003404:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
    RCC_C1->APB4LPENR |= mask;
 8003408:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 800340c:	f042 0220 	orr.w	r2, r2, #32
 8003410:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
  (void)RCC_C1->APB4LPENR;
 8003414:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
  RCC->APB4RSTR |= mask;
 8003418:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800341c:	f042 0220 	orr.w	r2, r2, #32
 8003420:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  RCC->APB4RSTR &= ~mask;
 8003424:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8003428:	f022 0220 	bic.w	r2, r2, #32
 800342c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  (void)RCC->APB4RSTR;
 8003430:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
      bdmaStreamSetPeripheral(spip->rx.bdma, &spip->spi->RXDR);
 8003434:	69e2      	ldr	r2, [r4, #28]
    if (spip->is_bdma)
 8003436:	f894 3020 	ldrb.w	r3, [r4, #32]
      bdmaStreamSetPeripheral(spip->rx.bdma, &spip->spi->RXDR);
 800343a:	f102 0130 	add.w	r1, r2, #48	; 0x30
  dsize = (spip->config->cfg1 & SPI_CFG1_DSIZE_Msk) + 1U;
 800343e:	6860      	ldr	r0, [r4, #4]
      bdmaStreamSetPeripheral(spip->tx.bdma, &spip->spi->TXDR);
 8003440:	3220      	adds	r2, #32
    if (spip->is_bdma)
 8003442:	2b00      	cmp	r3, #0
 8003444:	d044      	beq.n	80034d0 <spi_lld_start+0x190>
      bdmaStreamSetPeripheral(spip->rx.bdma, &spip->spi->RXDR);
 8003446:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	6099      	str	r1, [r3, #8]
  dsize = (spip->config->cfg1 & SPI_CFG1_DSIZE_Msk) + 1U;
 800344c:	6943      	ldr	r3, [r0, #20]
      bdmaStreamSetPeripheral(spip->tx.bdma, &spip->spi->TXDR);
 800344e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  dsize = (spip->config->cfg1 & SPI_CFG1_DSIZE_Msk) + 1U;
 8003450:	f003 031f 	and.w	r3, r3, #31
      bdmaStreamSetPeripheral(spip->tx.bdma, &spip->spi->TXDR);
 8003454:	6849      	ldr	r1, [r1, #4]
  dsize = (spip->config->cfg1 & SPI_CFG1_DSIZE_Msk) + 1U;
 8003456:	3301      	adds	r3, #1
      bdmaStreamSetPeripheral(spip->tx.bdma, &spip->spi->TXDR);
 8003458:	608a      	str	r2, [r1, #8]
    if (dsize <= 8U) {
 800345a:	2b08      	cmp	r3, #8
                        STM32_BDMA_CR_PSIZE_BYTE | STM32_BDMA_CR_MSIZE_BYTE;
 800345c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    if (dsize <= 8U) {
 800345e:	d810      	bhi.n	8003482 <spi_lld_start+0x142>
                        STM32_BDMA_CR_PSIZE_BYTE | STM32_BDMA_CR_MSIZE_BYTE;
 8003460:	6b23      	ldr	r3, [r4, #48]	; 0x30
                        STM32_BDMA_CR_PSIZE_BYTE | STM32_BDMA_CR_MSIZE_BYTE;
 8003462:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
                        STM32_BDMA_CR_PSIZE_BYTE | STM32_BDMA_CR_MSIZE_BYTE;
 8003466:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
    if (spip->config->circular) {
 800346a:	7801      	ldrb	r1, [r0, #0]
 800346c:	b121      	cbz	r1, 8003478 <spi_lld_start+0x138>
      spip->rxdmamode |= (STM32_BDMA_CR_CIRC | STM32_BDMA_CR_HTIE);
 800346e:	f042 0224 	orr.w	r2, r2, #36	; 0x24
      spip->txdmamode |= (STM32_BDMA_CR_CIRC | STM32_BDMA_CR_HTIE);
 8003472:	f043 0324 	orr.w	r3, r3, #36	; 0x24
 8003476:	e785      	b.n	8003384 <spi_lld_start+0x44>
      spip->rxdmamode &= ~(STM32_BDMA_CR_CIRC | STM32_BDMA_CR_HTIE);
 8003478:	f022 0224 	bic.w	r2, r2, #36	; 0x24
      spip->txdmamode &= ~(STM32_BDMA_CR_CIRC | STM32_BDMA_CR_HTIE);
 800347c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003480:	e780      	b.n	8003384 <spi_lld_start+0x44>
    else if (dsize <= 16U) {
 8003482:	2b10      	cmp	r3, #16
      spip->txdmamode = (spip->txdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8003484:	6b23      	ldr	r3, [r4, #48]	; 0x30
      spip->rxdmamode = (spip->rxdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8003486:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
      spip->txdmamode = (spip->txdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 800348a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
    else if (dsize <= 16U) {
 800348e:	d81a      	bhi.n	80034c6 <spi_lld_start+0x186>
                        STM32_BDMA_CR_PSIZE_HWORD | STM32_BDMA_CR_MSIZE_HWORD;
 8003490:	f442 62a0 	orr.w	r2, r2, #1280	; 0x500
                        STM32_BDMA_CR_PSIZE_HWORD | STM32_BDMA_CR_MSIZE_HWORD;
 8003494:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
 8003498:	e7e7      	b.n	800346a <spi_lld_start+0x12a>
      spip->rxdmamode &= ~(STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 800349a:	f422 7284 	bic.w	r2, r2, #264	; 0x108
      spip->txdmamode &= ~(STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 800349e:	f423 7384 	bic.w	r3, r3, #264	; 0x108
 80034a2:	e76f      	b.n	8003384 <spi_lld_start+0x44>
    else if (dsize <= 16U) {
 80034a4:	2b10      	cmp	r3, #16
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 80034a6:	6b23      	ldr	r3, [r4, #48]	; 0x30
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 80034a8:	f422 42f0 	bic.w	r2, r2, #30720	; 0x7800
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 80034ac:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
    else if (dsize <= 16U) {
 80034b0:	d804      	bhi.n	80034bc <spi_lld_start+0x17c>
                        STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 80034b2:	f442 5220 	orr.w	r2, r2, #10240	; 0x2800
                        STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 80034b6:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 80034ba:	e75b      	b.n	8003374 <spi_lld_start+0x34>
                        STM32_DMA_CR_PSIZE_WORD | STM32_DMA_CR_MSIZE_WORD;
 80034bc:	f442 42a0 	orr.w	r2, r2, #20480	; 0x5000
                        STM32_DMA_CR_PSIZE_WORD | STM32_DMA_CR_MSIZE_WORD;
 80034c0:	f443 43a0 	orr.w	r3, r3, #20480	; 0x5000
 80034c4:	e756      	b.n	8003374 <spi_lld_start+0x34>
                        STM32_BDMA_CR_PSIZE_WORD | STM32_BDMA_CR_MSIZE_WORD;
 80034c6:	f442 6220 	orr.w	r2, r2, #2560	; 0xa00
                        STM32_BDMA_CR_PSIZE_WORD | STM32_BDMA_CR_MSIZE_WORD;
 80034ca:	f443 6320 	orr.w	r3, r3, #2560	; 0xa00
 80034ce:	e7cc      	b.n	800346a <spi_lld_start+0x12a>
      dmaStreamSetPeripheral(spip->rx.dma, &spip->spi->RXDR);
 80034d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	6099      	str	r1, [r3, #8]
      dmaStreamSetPeripheral(spip->tx.dma, &spip->spi->TXDR);
 80034d6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
  dsize = (spip->config->cfg1 & SPI_CFG1_DSIZE_Msk) + 1U;
 80034d8:	6943      	ldr	r3, [r0, #20]
      dmaStreamSetPeripheral(spip->tx.dma, &spip->spi->TXDR);
 80034da:	6809      	ldr	r1, [r1, #0]
  dsize = (spip->config->cfg1 & SPI_CFG1_DSIZE_Msk) + 1U;
 80034dc:	f003 031f 	and.w	r3, r3, #31
      dmaStreamSetPeripheral(spip->tx.dma, &spip->spi->TXDR);
 80034e0:	608a      	str	r2, [r1, #8]
  dsize = (spip->config->cfg1 & SPI_CFG1_DSIZE_Msk) + 1U;
 80034e2:	3301      	adds	r3, #1
  if (spip->is_bdma)
 80034e4:	e73d      	b.n	8003362 <spi_lld_start+0x22>
  spip->rx.dma = dmaStreamAllocI(rxstream, priority,
 80034e6:	4603      	mov	r3, r0
 80034e8:	4a7b      	ldr	r2, [pc, #492]	; (80036d8 <spi_lld_start+0x398>)
 80034ea:	210a      	movs	r1, #10
 80034ec:	2010      	movs	r0, #16
 80034ee:	f7fe fe81 	bl	80021f4 <dmaStreamAllocI>
 80034f2:	6260      	str	r0, [r4, #36]	; 0x24
  if (spip->rx.dma == NULL) {
 80034f4:	2800      	cmp	r0, #0
 80034f6:	f000 812f 	beq.w	8003758 <spi_lld_start+0x418>
  spip->tx.dma = dmaStreamAllocI(txstream, priority,
 80034fa:	4623      	mov	r3, r4
 80034fc:	4a77      	ldr	r2, [pc, #476]	; (80036dc <spi_lld_start+0x39c>)
 80034fe:	210a      	movs	r1, #10
 8003500:	2010      	movs	r0, #16
 8003502:	f7fe fe77 	bl	80021f4 <dmaStreamAllocI>
 8003506:	62a0      	str	r0, [r4, #40]	; 0x28
  if (spip->tx.dma == NULL) {
 8003508:	2800      	cmp	r0, #0
 800350a:	f000 8128 	beq.w	800375e <spi_lld_start+0x41e>
      dmaSetRequestSource(spip->rx.dma, STM32_DMAMUX1_SPI1_RX);
 800350e:	2125      	movs	r1, #37	; 0x25
 8003510:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003512:	f7fe ff2f 	bl	8002374 <dmaSetRequestSource>
      dmaSetRequestSource(spip->tx.dma, STM32_DMAMUX1_SPI1_TX);
 8003516:	2126      	movs	r1, #38	; 0x26
 8003518:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800351a:	f7fe ff2b 	bl	8002374 <dmaSetRequestSource>
  RCC_C1->APB2ENR |= mask;
 800351e:	4b6d      	ldr	r3, [pc, #436]	; (80036d4 <spi_lld_start+0x394>)
 8003520:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8003524:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003528:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
    RCC_C1->APB2LPENR |= mask;
 800352c:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
 8003530:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003534:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
  (void)RCC_C1->APB2LPENR;
 8003538:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
  RCC->APB2RSTR |= mask;
 800353c:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8003540:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003544:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 8003548:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800354c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003550:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  (void)RCC->APB2RSTR;
 8003554:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
}
 8003558:	e76c      	b.n	8003434 <spi_lld_start+0xf4>
  spip->rx.dma = dmaStreamAllocI(rxstream, priority,
 800355a:	4603      	mov	r3, r0
 800355c:	4a5e      	ldr	r2, [pc, #376]	; (80036d8 <spi_lld_start+0x398>)
 800355e:	210a      	movs	r1, #10
 8003560:	2010      	movs	r0, #16
 8003562:	f7fe fe47 	bl	80021f4 <dmaStreamAllocI>
 8003566:	6260      	str	r0, [r4, #36]	; 0x24
  if (spip->rx.dma == NULL) {
 8003568:	2800      	cmp	r0, #0
 800356a:	f000 80f5 	beq.w	8003758 <spi_lld_start+0x418>
  spip->tx.dma = dmaStreamAllocI(txstream, priority,
 800356e:	4623      	mov	r3, r4
 8003570:	4a5a      	ldr	r2, [pc, #360]	; (80036dc <spi_lld_start+0x39c>)
 8003572:	210a      	movs	r1, #10
 8003574:	2010      	movs	r0, #16
 8003576:	f7fe fe3d 	bl	80021f4 <dmaStreamAllocI>
 800357a:	62a0      	str	r0, [r4, #40]	; 0x28
  if (spip->tx.dma == NULL) {
 800357c:	2800      	cmp	r0, #0
 800357e:	f000 80ee 	beq.w	800375e <spi_lld_start+0x41e>
      dmaSetRequestSource(spip->rx.dma, STM32_DMAMUX1_SPI3_RX);
 8003582:	213d      	movs	r1, #61	; 0x3d
 8003584:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003586:	f7fe fef5 	bl	8002374 <dmaSetRequestSource>
      dmaSetRequestSource(spip->tx.dma, STM32_DMAMUX1_SPI3_TX);
 800358a:	213e      	movs	r1, #62	; 0x3e
 800358c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800358e:	f7fe fef1 	bl	8002374 <dmaSetRequestSource>
  RCC_C1->APB1LENR |= mask;
 8003592:	4b50      	ldr	r3, [pc, #320]	; (80036d4 <spi_lld_start+0x394>)
 8003594:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 8003598:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800359c:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
    RCC_C1->APB1LLPENR |= mask;
 80035a0:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 80035a4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80035a8:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
  (void)RCC_C1->APB1LLPENR;
 80035ac:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
  RCC->APB1LRSTR |= mask;
 80035b0:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80035b4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80035b8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 80035bc:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80035c0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80035c4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 80035c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
}
 80035cc:	e732      	b.n	8003434 <spi_lld_start+0xf4>
  spip->rx.dma = dmaStreamAllocI(rxstream, priority,
 80035ce:	4603      	mov	r3, r0
 80035d0:	4a41      	ldr	r2, [pc, #260]	; (80036d8 <spi_lld_start+0x398>)
 80035d2:	210a      	movs	r1, #10
 80035d4:	2010      	movs	r0, #16
 80035d6:	f7fe fe0d 	bl	80021f4 <dmaStreamAllocI>
 80035da:	6260      	str	r0, [r4, #36]	; 0x24
  if (spip->rx.dma == NULL) {
 80035dc:	2800      	cmp	r0, #0
 80035de:	f000 80bb 	beq.w	8003758 <spi_lld_start+0x418>
  spip->tx.dma = dmaStreamAllocI(txstream, priority,
 80035e2:	4623      	mov	r3, r4
 80035e4:	4a3d      	ldr	r2, [pc, #244]	; (80036dc <spi_lld_start+0x39c>)
 80035e6:	210a      	movs	r1, #10
 80035e8:	2010      	movs	r0, #16
 80035ea:	f7fe fe03 	bl	80021f4 <dmaStreamAllocI>
 80035ee:	62a0      	str	r0, [r4, #40]	; 0x28
  if (spip->tx.dma == NULL) {
 80035f0:	2800      	cmp	r0, #0
 80035f2:	f000 80b4 	beq.w	800375e <spi_lld_start+0x41e>
      dmaSetRequestSource(spip->rx.dma, STM32_DMAMUX1_SPI2_RX);
 80035f6:	2127      	movs	r1, #39	; 0x27
 80035f8:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80035fa:	f7fe febb 	bl	8002374 <dmaSetRequestSource>
      dmaSetRequestSource(spip->tx.dma, STM32_DMAMUX1_SPI2_TX);
 80035fe:	2128      	movs	r1, #40	; 0x28
 8003600:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8003602:	f7fe feb7 	bl	8002374 <dmaSetRequestSource>
  RCC_C1->APB1LENR |= mask;
 8003606:	4b33      	ldr	r3, [pc, #204]	; (80036d4 <spi_lld_start+0x394>)
 8003608:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 800360c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003610:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
    RCC_C1->APB1LLPENR |= mask;
 8003614:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8003618:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800361c:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
  (void)RCC_C1->APB1LLPENR;
 8003620:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
  RCC->APB1LRSTR |= mask;
 8003624:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003628:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800362c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 8003630:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003634:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003638:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 800363c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
}
 8003640:	e6f8      	b.n	8003434 <spi_lld_start+0xf4>
  spip->rx.dma = dmaStreamAllocI(rxstream, priority,
 8003642:	4603      	mov	r3, r0
 8003644:	4a24      	ldr	r2, [pc, #144]	; (80036d8 <spi_lld_start+0x398>)
 8003646:	210a      	movs	r1, #10
 8003648:	2010      	movs	r0, #16
 800364a:	f7fe fdd3 	bl	80021f4 <dmaStreamAllocI>
 800364e:	6260      	str	r0, [r4, #36]	; 0x24
  if (spip->rx.dma == NULL) {
 8003650:	2800      	cmp	r0, #0
 8003652:	f000 8081 	beq.w	8003758 <spi_lld_start+0x418>
  spip->tx.dma = dmaStreamAllocI(txstream, priority,
 8003656:	4623      	mov	r3, r4
 8003658:	4a20      	ldr	r2, [pc, #128]	; (80036dc <spi_lld_start+0x39c>)
 800365a:	210a      	movs	r1, #10
 800365c:	2010      	movs	r0, #16
 800365e:	f7fe fdc9 	bl	80021f4 <dmaStreamAllocI>
 8003662:	62a0      	str	r0, [r4, #40]	; 0x28
  if (spip->tx.dma == NULL) {
 8003664:	2800      	cmp	r0, #0
 8003666:	d07a      	beq.n	800375e <spi_lld_start+0x41e>
      dmaSetRequestSource(spip->rx.dma, STM32_DMAMUX1_SPI4_RX);
 8003668:	2153      	movs	r1, #83	; 0x53
 800366a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800366c:	f7fe fe82 	bl	8002374 <dmaSetRequestSource>
      dmaSetRequestSource(spip->tx.dma, STM32_DMAMUX1_SPI4_TX);
 8003670:	2154      	movs	r1, #84	; 0x54
 8003672:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8003674:	f7fe fe7e 	bl	8002374 <dmaSetRequestSource>
  RCC_C1->APB2ENR |= mask;
 8003678:	4b16      	ldr	r3, [pc, #88]	; (80036d4 <spi_lld_start+0x394>)
 800367a:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 800367e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003682:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
    RCC_C1->APB2LPENR |= mask;
 8003686:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
 800368a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800368e:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
  (void)RCC_C1->APB2LPENR;
 8003692:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
  RCC->APB2RSTR |= mask;
 8003696:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800369a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800369e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 80036a2:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 80036a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80036aa:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  (void)RCC->APB2RSTR;
 80036ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
}
 80036b2:	e6bf      	b.n	8003434 <spi_lld_start+0xf4>
 80036b4:	24000188 	.word	0x24000188
 80036b8:	240001c4 	.word	0x240001c4
 80036bc:	24000200 	.word	0x24000200
 80036c0:	2400023c 	.word	0x2400023c
 80036c4:	24000278 	.word	0x24000278
 80036c8:	240002b4 	.word	0x240002b4
 80036cc:	08002f15 	.word	0x08002f15
 80036d0:	08002e55 	.word	0x08002e55
 80036d4:	58024400 	.word	0x58024400
 80036d8:	08002e6d 	.word	0x08002e6d
 80036dc:	08002e61 	.word	0x08002e61
  spip->rx.dma = dmaStreamAllocI(rxstream, priority,
 80036e0:	4603      	mov	r3, r0
 80036e2:	4a22      	ldr	r2, [pc, #136]	; (800376c <spi_lld_start+0x42c>)
 80036e4:	210a      	movs	r1, #10
 80036e6:	2010      	movs	r0, #16
 80036e8:	f7fe fd84 	bl	80021f4 <dmaStreamAllocI>
 80036ec:	6260      	str	r0, [r4, #36]	; 0x24
  if (spip->rx.dma == NULL) {
 80036ee:	b398      	cbz	r0, 8003758 <spi_lld_start+0x418>
  spip->tx.dma = dmaStreamAllocI(txstream, priority,
 80036f0:	4623      	mov	r3, r4
 80036f2:	4a1f      	ldr	r2, [pc, #124]	; (8003770 <spi_lld_start+0x430>)
 80036f4:	210a      	movs	r1, #10
 80036f6:	2010      	movs	r0, #16
 80036f8:	f7fe fd7c 	bl	80021f4 <dmaStreamAllocI>
 80036fc:	62a0      	str	r0, [r4, #40]	; 0x28
  if (spip->tx.dma == NULL) {
 80036fe:	b370      	cbz	r0, 800375e <spi_lld_start+0x41e>
      dmaSetRequestSource(spip->rx.dma, STM32_DMAMUX1_SPI5_RX);
 8003700:	2155      	movs	r1, #85	; 0x55
 8003702:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003704:	f7fe fe36 	bl	8002374 <dmaSetRequestSource>
      dmaSetRequestSource(spip->tx.dma, STM32_DMAMUX1_SPI5_TX);
 8003708:	2156      	movs	r1, #86	; 0x56
 800370a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800370c:	f7fe fe32 	bl	8002374 <dmaSetRequestSource>
  RCC_C1->APB2ENR |= mask;
 8003710:	4b18      	ldr	r3, [pc, #96]	; (8003774 <spi_lld_start+0x434>)
 8003712:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8003716:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800371a:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
    RCC_C1->APB2LPENR |= mask;
 800371e:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
 8003722:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003726:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
  (void)RCC_C1->APB2LPENR;
 800372a:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
  RCC->APB2RSTR |= mask;
 800372e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8003732:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003736:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 800373a:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800373e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8003742:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  (void)RCC->APB2RSTR;
 8003746:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
}
 800374a:	e673      	b.n	8003434 <spi_lld_start+0xf4>
      return HAL_RET_IS_INVALID;
 800374c:	f06f 0014 	mvn.w	r0, #20
}
 8003750:	bd10      	pop	{r4, pc}
    bdmaStreamFreeI(spip->rx.bdma);
 8003752:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003754:	f7fe fb24 	bl	8001da0 <bdmaStreamFreeI>
    return HAL_RET_NO_RESOURCE;
 8003758:	f06f 0010 	mvn.w	r0, #16
}
 800375c:	bd10      	pop	{r4, pc}
    dmaStreamFreeI(spip->rx.dma);
 800375e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003760:	f7fe fdd2 	bl	8002308 <dmaStreamFreeI>
    return HAL_RET_NO_RESOURCE;
 8003764:	f06f 0010 	mvn.w	r0, #16
}
 8003768:	bd10      	pop	{r4, pc}
 800376a:	bf00      	nop
 800376c:	08002e6d 	.word	0x08002e6d
 8003770:	08002e61 	.word	0x08002e61
 8003774:	58024400 	.word	0x58024400

08003778 <spi_lld_send>:
msg_t spi_lld_send(SPIDriver *spip, size_t n, const void *txbuf) {

  osalDbgAssert(n <= STM32_DMA_MAX_TRANSFER, "unsupported DMA transfer size");

#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  if (spip->is_bdma)
 8003778:	f890 3020 	ldrb.w	r3, [r0, #32]
msg_t spi_lld_send(SPIDriver *spip, size_t n, const void *txbuf) {
 800377c:	b410      	push	{r4}
#endif
#if defined(STM32_SPI_BDMA_REQUIRED)
  {
    bdmaStreamSetMemory(spip->rx.bdma, &spip->rxsink);
 800377e:	6a44      	ldr	r4, [r0, #36]	; 0x24
  if (spip->is_bdma)
 8003780:	b313      	cbz	r3, 80037c8 <spi_lld_send+0x50>
    bdmaStreamSetMemory(spip->rx.bdma, &spip->rxsink);
 8003782:	6864      	ldr	r4, [r4, #4]
 8003784:	f100 0334 	add.w	r3, r0, #52	; 0x34
 8003788:	60e3      	str	r3, [r4, #12]
    bdmaStreamSetTransactionSize(spip->rx.bdma, n);
    bdmaStreamSetMode(spip->rx.bdma, spip->rxdmamode);
 800378a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    bdmaStreamSetTransactionSize(spip->rx.bdma, n);
 800378c:	6061      	str	r1, [r4, #4]
    bdmaStreamSetMode(spip->rx.bdma, spip->rxdmamode);
 800378e:	6023      	str	r3, [r4, #0]

    bdmaStreamSetMemory(spip->tx.bdma, txbuf);
 8003790:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	60da      	str	r2, [r3, #12]
    bdmaStreamSetTransactionSize(spip->tx.bdma, n);
    bdmaStreamSetMode(spip->tx.bdma, spip->txdmamode | STM32_BDMA_CR_MINC);
 8003796:	6b02      	ldr	r2, [r0, #48]	; 0x30
    bdmaStreamSetTransactionSize(spip->tx.bdma, n);
 8003798:	6059      	str	r1, [r3, #4]
    bdmaStreamSetMode(spip->tx.bdma, spip->txdmamode | STM32_BDMA_CR_MINC);
 800379a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    dmaStreamSetTransactionSize(spip->rx.dma, n);
    dmaStreamSetMode(spip->rx.dma, spip->rxdmamode);

    dmaStreamSetMemory0(spip->tx.dma, txbuf);
    dmaStreamSetTransactionSize(spip->tx.dma, n);
    dmaStreamSetMode(spip->tx.dma, spip->txdmamode | STM32_DMA_CR_MINC);
 800379e:	601a      	str	r2, [r3, #0]

    dmaStreamEnable(spip->rx.dma);
 80037a0:	6822      	ldr	r2, [r4, #0]
 80037a2:	f042 0201 	orr.w	r2, r2, #1
 80037a6:	6022      	str	r2, [r4, #0]
    dmaStreamEnable(spip->tx.dma);
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	f042 0201 	orr.w	r2, r2, #1
 80037ae:	601a      	str	r2, [r3, #0]
  if (!spip->config->slave) {
 80037b0:	6843      	ldr	r3, [r0, #4]
 80037b2:	785b      	ldrb	r3, [r3, #1]
 80037b4:	b923      	cbnz	r3, 80037c0 <spi_lld_send+0x48>
 80037b6:	69c2      	ldr	r2, [r0, #28]
    spip->spi->CR1 |= SPI_CR1_CSTART;
 80037b8:	6813      	ldr	r3, [r2, #0]
 80037ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80037be:	6013      	str	r3, [r2, #0]
#endif

  spi_lld_resume(spip);

  return HAL_RET_SUCCESS;
}
 80037c0:	2000      	movs	r0, #0
 80037c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80037c6:	4770      	bx	lr
    dmaStreamSetMemory0(spip->rx.dma, &spip->rxsink);
 80037c8:	6824      	ldr	r4, [r4, #0]
 80037ca:	f100 0334 	add.w	r3, r0, #52	; 0x34
 80037ce:	60e3      	str	r3, [r4, #12]
    dmaStreamSetMode(spip->rx.dma, spip->rxdmamode);
 80037d0:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    dmaStreamSetTransactionSize(spip->rx.dma, n);
 80037d2:	6061      	str	r1, [r4, #4]
    dmaStreamSetMode(spip->rx.dma, spip->rxdmamode);
 80037d4:	6023      	str	r3, [r4, #0]
    dmaStreamSetMemory0(spip->tx.dma, txbuf);
 80037d6:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	60da      	str	r2, [r3, #12]
    dmaStreamSetMode(spip->tx.dma, spip->txdmamode | STM32_DMA_CR_MINC);
 80037dc:	6b02      	ldr	r2, [r0, #48]	; 0x30
    dmaStreamSetTransactionSize(spip->tx.dma, n);
 80037de:	6059      	str	r1, [r3, #4]
    dmaStreamSetMode(spip->tx.dma, spip->txdmamode | STM32_DMA_CR_MINC);
 80037e0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80037e4:	e7db      	b.n	800379e <spi_lld_send+0x26>
 80037e6:	bf00      	nop

080037e8 <spi_lld_receive>:
msg_t spi_lld_receive(SPIDriver *spip, size_t n, void *rxbuf) {

  osalDbgAssert(n <= STM32_DMA_MAX_TRANSFER, "unsupported DMA transfer size");

#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  if (spip->is_bdma)
 80037e8:	f890 3020 	ldrb.w	r3, [r0, #32]
msg_t spi_lld_receive(SPIDriver *spip, size_t n, void *rxbuf) {
 80037ec:	b410      	push	{r4}
#endif
#if defined(STM32_SPI_BDMA_REQUIRED)
  {
    bdmaStreamSetMemory(spip->rx.bdma, rxbuf);
 80037ee:	6a44      	ldr	r4, [r0, #36]	; 0x24
  if (spip->is_bdma)
 80037f0:	b313      	cbz	r3, 8003838 <spi_lld_receive+0x50>
    bdmaStreamSetTransactionSize(spip->rx.bdma, n);
    bdmaStreamSetMode(spip->rx.bdma, spip->rxdmamode | STM32_BDMA_CR_MINC);
 80037f2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    bdmaStreamSetMemory(spip->rx.bdma, rxbuf);
 80037f4:	6864      	ldr	r4, [r4, #4]
    bdmaStreamSetMode(spip->rx.bdma, spip->rxdmamode | STM32_BDMA_CR_MINC);
 80037f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    bdmaStreamSetMemory(spip->rx.bdma, rxbuf);
 80037fa:	60e2      	str	r2, [r4, #12]

    bdmaStreamSetMemory(spip->tx.bdma, &spip->txsource);
 80037fc:	f100 0238 	add.w	r2, r0, #56	; 0x38
    bdmaStreamSetTransactionSize(spip->rx.bdma, n);
 8003800:	6061      	str	r1, [r4, #4]
    bdmaStreamSetMode(spip->rx.bdma, spip->rxdmamode | STM32_BDMA_CR_MINC);
 8003802:	6023      	str	r3, [r4, #0]
    bdmaStreamSetMemory(spip->tx.bdma, &spip->txsource);
 8003804:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003806:	685b      	ldr	r3, [r3, #4]
  {
    dmaStreamSetMemory0(spip->rx.dma, rxbuf);
    dmaStreamSetTransactionSize(spip->rx.dma, n);
    dmaStreamSetMode(spip->rx.dma, spip->rxdmamode | STM32_DMA_CR_MINC);

    dmaStreamSetMemory0(spip->tx.dma, &spip->txsource);
 8003808:	60da      	str	r2, [r3, #12]
    dmaStreamSetTransactionSize(spip->tx.dma, n);
    dmaStreamSetMode(spip->tx.dma, spip->txdmamode);
 800380a:	6b02      	ldr	r2, [r0, #48]	; 0x30
    dmaStreamSetTransactionSize(spip->tx.dma, n);
 800380c:	6059      	str	r1, [r3, #4]
    dmaStreamSetMode(spip->tx.dma, spip->txdmamode);
 800380e:	601a      	str	r2, [r3, #0]

    dmaStreamEnable(spip->rx.dma);
 8003810:	6822      	ldr	r2, [r4, #0]
 8003812:	f042 0201 	orr.w	r2, r2, #1
 8003816:	6022      	str	r2, [r4, #0]
    dmaStreamEnable(spip->tx.dma);
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	f042 0201 	orr.w	r2, r2, #1
 800381e:	601a      	str	r2, [r3, #0]
  if (!spip->config->slave) {
 8003820:	6843      	ldr	r3, [r0, #4]
 8003822:	785b      	ldrb	r3, [r3, #1]
 8003824:	b923      	cbnz	r3, 8003830 <spi_lld_receive+0x48>
 8003826:	69c2      	ldr	r2, [r0, #28]
    spip->spi->CR1 |= SPI_CR1_CSTART;
 8003828:	6813      	ldr	r3, [r2, #0]
 800382a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800382e:	6013      	str	r3, [r2, #0]
#endif

  spi_lld_resume(spip);

  return HAL_RET_SUCCESS;
}
 8003830:	2000      	movs	r0, #0
 8003832:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003836:	4770      	bx	lr
    dmaStreamSetMode(spip->rx.dma, spip->rxdmamode | STM32_DMA_CR_MINC);
 8003838:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    dmaStreamSetMemory0(spip->rx.dma, rxbuf);
 800383a:	6824      	ldr	r4, [r4, #0]
    dmaStreamSetMode(spip->rx.dma, spip->rxdmamode | STM32_DMA_CR_MINC);
 800383c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    dmaStreamSetMemory0(spip->rx.dma, rxbuf);
 8003840:	60e2      	str	r2, [r4, #12]
    dmaStreamSetMemory0(spip->tx.dma, &spip->txsource);
 8003842:	f100 0238 	add.w	r2, r0, #56	; 0x38
    dmaStreamSetTransactionSize(spip->rx.dma, n);
 8003846:	6061      	str	r1, [r4, #4]
    dmaStreamSetMode(spip->rx.dma, spip->rxdmamode | STM32_DMA_CR_MINC);
 8003848:	6023      	str	r3, [r4, #0]
    dmaStreamSetMemory0(spip->tx.dma, &spip->txsource);
 800384a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	e7db      	b.n	8003808 <spi_lld_receive+0x20>

08003850 <st_lld_init>:
  RCC_C1->APB1LENR |= mask;
 8003850:	4a12      	ldr	r2, [pc, #72]	; (800389c <st_lld_init+0x4c>)

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8003852:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
  STM32_ST_TIM->CCMR1  = 0;
 8003856:	2100      	movs	r1, #0
 8003858:	f8d2 00e8 	ldr.w	r0, [r2, #232]	; 0xe8
 800385c:	f040 0001 	orr.w	r0, r0, #1
void st_lld_init(void) {
 8003860:	b430      	push	{r4, r5}
 8003862:	f8c2 00e8 	str.w	r0, [r2, #232]	; 0xe8
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8003866:	f242 557f 	movw	r5, #9599	; 0x257f
    RCC_C1->APB1LLPENR |= mask;
 800386a:	f8d2 0110 	ldr.w	r0, [r2, #272]	; 0x110
  ST_ENABLE_STOP();
 800386e:	4c0c      	ldr	r4, [pc, #48]	; (80038a0 <st_lld_init+0x50>)
 8003870:	f040 0001 	orr.w	r0, r0, #1
 8003874:	f8c2 0110 	str.w	r0, [r2, #272]	; 0x110
#if ST_LLD_NUM_ALARMS > 3
  STM32_ST_TIM->CCR[3] = 0;
#endif
  STM32_ST_TIM->DIER   = 0;
  STM32_ST_TIM->CR2    = 0;
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 8003878:	2001      	movs	r0, #1
  (void)RCC_C1->APB1LLPENR;
 800387a:	f8d2 2110 	ldr.w	r2, [r2, #272]	; 0x110
  ST_ENABLE_STOP();
 800387e:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003880:	4302      	orrs	r2, r0
 8003882:	63e2      	str	r2, [r4, #60]	; 0x3c
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 8003884:	f04f 32ff 	mov.w	r2, #4294967295
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8003888:	629d      	str	r5, [r3, #40]	; 0x28
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 800388a:	62da      	str	r2, [r3, #44]	; 0x2c
  STM32_ST_TIM->CCMR1  = 0;
 800388c:	6199      	str	r1, [r3, #24]
  STM32_ST_TIM->CCR[0] = 0;
 800388e:	6359      	str	r1, [r3, #52]	; 0x34
  STM32_ST_TIM->DIER   = 0;
 8003890:	60d9      	str	r1, [r3, #12]
  STM32_ST_TIM->CR2    = 0;
 8003892:	6059      	str	r1, [r3, #4]
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 8003894:	6158      	str	r0, [r3, #20]
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;
 8003896:	6018      	str	r0, [r3, #0]
                  SysTick_CTRL_TICKINT_Msk;

  /* IRQ enabled.*/
  nvicSetSystemHandlerPriority(HANDLER_SYSTICK, STM32_ST_IRQ_PRIORITY);
#endif /* OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC */
}
 8003898:	bc30      	pop	{r4, r5}
 800389a:	4770      	bx	lr
 800389c:	58024400 	.word	0x58024400
 80038a0:	5c001000 	.word	0x5c001000

080038a4 <st_lld_serve_interrupt>:
void st_lld_serve_interrupt(void) {
#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  uint32_t sr;
  stm32_tim_t *timp = STM32_ST_TIM;

  sr  = timp->SR;
 80038a4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
void st_lld_serve_interrupt(void) {
 80038a8:	b508      	push	{r3, lr}
  sr  = timp->SR;
 80038aa:	6911      	ldr	r1, [r2, #16]
  sr &= timp->DIER & STM32_TIM_DIER_IRQ_MASK;
 80038ac:	68d3      	ldr	r3, [r2, #12]
 80038ae:	400b      	ands	r3, r1
 80038b0:	b2d9      	uxtb	r1, r3
  timp->SR = ~sr;

  if ((sr & TIM_SR_CC1IF) != 0U)
 80038b2:	079b      	lsls	r3, r3, #30
  timp->SR = ~sr;
 80038b4:	ea6f 0101 	mvn.w	r1, r1
 80038b8:	6111      	str	r1, [r2, #16]
  if ((sr & TIM_SR_CC1IF) != 0U)
 80038ba:	d400      	bmi.n	80038be <st_lld_serve_interrupt+0x1a>
      st_callbacks[3](3U);
    }
  }
#endif
#endif
}
 80038bc:	bd08      	pop	{r3, pc}
 80038be:	2330      	movs	r3, #48	; 0x30
 80038c0:	f383 8811 	msr	BASEPRI, r3
  chSysTimerHandlerI();
 80038c4:	f000 fa4c 	bl	8003d60 <chSysTimerHandlerI>
 80038c8:	2300      	movs	r3, #0
 80038ca:	f383 8811 	msr	BASEPRI, r3
 80038ce:	bd08      	pop	{r3, pc}

080038d0 <pwm_lld_init>:
/**
 * @brief   Low level PWM driver initialization.
 *
 * @notapi
 */
void pwm_lld_init(void) {
 80038d0:	b510      	push	{r4, lr}
  PWMD5.has_bdtr = false;
#endif

#if STM32_PWM_USE_TIM8
  /* Driver initialization.*/
  pwmObjectInit(&PWMD8);
 80038d2:	4c05      	ldr	r4, [pc, #20]	; (80038e8 <pwm_lld_init+0x18>)
 80038d4:	4620      	mov	r0, r4
 80038d6:	f7fd f931 	bl	8000b3c <pwmObjectInit>
  PWMD8.channels = STM32_TIM8_CHANNELS;
 80038da:	2106      	movs	r1, #6
  PWMD8.tim = STM32_TIM8;
 80038dc:	4a03      	ldr	r2, [pc, #12]	; (80038ec <pwm_lld_init+0x1c>)
  PWMD8.has_bdtr = true;
 80038de:	2301      	movs	r3, #1
  PWMD8.channels = STM32_TIM8_CHANNELS;
 80038e0:	7421      	strb	r1, [r4, #16]
  PWMD8.tim = STM32_TIM8;
 80038e2:	61e2      	str	r2, [r4, #28]
  PWMD8.has_bdtr = true;
 80038e4:	7623      	strb	r3, [r4, #24]
  pwmObjectInit(&PWMD22);
  PWMD22.channels = STM32_TIM22_CHANNELS;
  PWMD22.tim = STM32_TIM22;
  PWMD22.has_bdtr = false;
#endif
}
 80038e6:	bd10      	pop	{r4, pc}
 80038e8:	240002f0 	.word	0x240002f0
 80038ec:	40010400 	.word	0x40010400

080038f0 <pwm_lld_serve_interrupt>:
 * @notapi
 */
void pwm_lld_serve_interrupt(PWMDriver *pwmp) {
  uint32_t sr;

  sr  = pwmp->tim->SR;
 80038f0:	69c3      	ldr	r3, [r0, #28]
void pwm_lld_serve_interrupt(PWMDriver *pwmp) {
 80038f2:	b570      	push	{r4, r5, r6, lr}
  sr  = pwmp->tim->SR;
 80038f4:	691a      	ldr	r2, [r3, #16]
void pwm_lld_serve_interrupt(PWMDriver *pwmp) {
 80038f6:	4605      	mov	r5, r0
  sr &= pwmp->tim->DIER & STM32_TIM_DIER_IRQ_MASK;
 80038f8:	68dc      	ldr	r4, [r3, #12]
 80038fa:	4014      	ands	r4, r2
 80038fc:	b2e2      	uxtb	r2, r4
  pwmp->tim->SR = ~sr;
  if (((sr & STM32_TIM_SR_CC1IF) != 0) &&
 80038fe:	07a6      	lsls	r6, r4, #30
  pwmp->tim->SR = ~sr;
 8003900:	ea6f 0202 	mvn.w	r2, r2
 8003904:	611a      	str	r2, [r3, #16]
  if (((sr & STM32_TIM_SR_CC1IF) != 0) &&
 8003906:	d503      	bpl.n	8003910 <pwm_lld_serve_interrupt+0x20>
      (pwmp->config->channels[0].callback != NULL))
 8003908:	6843      	ldr	r3, [r0, #4]
 800390a:	691b      	ldr	r3, [r3, #16]
  if (((sr & STM32_TIM_SR_CC1IF) != 0) &&
 800390c:	b103      	cbz	r3, 8003910 <pwm_lld_serve_interrupt+0x20>
    pwmp->config->channels[0].callback(pwmp);
 800390e:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC2IF) != 0) &&
 8003910:	0760      	lsls	r0, r4, #29
 8003912:	d504      	bpl.n	800391e <pwm_lld_serve_interrupt+0x2e>
      (pwmp->config->channels[1].callback != NULL))
 8003914:	686b      	ldr	r3, [r5, #4]
 8003916:	699b      	ldr	r3, [r3, #24]
  if (((sr & STM32_TIM_SR_CC2IF) != 0) &&
 8003918:	b10b      	cbz	r3, 800391e <pwm_lld_serve_interrupt+0x2e>
    pwmp->config->channels[1].callback(pwmp);
 800391a:	4628      	mov	r0, r5
 800391c:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC3IF) != 0) &&
 800391e:	0721      	lsls	r1, r4, #28
 8003920:	d504      	bpl.n	800392c <pwm_lld_serve_interrupt+0x3c>
      (pwmp->config->channels[2].callback != NULL))
 8003922:	686b      	ldr	r3, [r5, #4]
 8003924:	6a1b      	ldr	r3, [r3, #32]
  if (((sr & STM32_TIM_SR_CC3IF) != 0) &&
 8003926:	b10b      	cbz	r3, 800392c <pwm_lld_serve_interrupt+0x3c>
    pwmp->config->channels[2].callback(pwmp);
 8003928:	4628      	mov	r0, r5
 800392a:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_CC4IF) != 0) &&
 800392c:	06e2      	lsls	r2, r4, #27
 800392e:	d504      	bpl.n	800393a <pwm_lld_serve_interrupt+0x4a>
      (pwmp->config->channels[3].callback != NULL))
 8003930:	686b      	ldr	r3, [r5, #4]
 8003932:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  if (((sr & STM32_TIM_SR_CC4IF) != 0) &&
 8003934:	b10b      	cbz	r3, 800393a <pwm_lld_serve_interrupt+0x4a>
    pwmp->config->channels[3].callback(pwmp);
 8003936:	4628      	mov	r0, r5
 8003938:	4798      	blx	r3
  if (((sr & STM32_TIM_SR_UIF) != 0) && (pwmp->config->callback != NULL))
 800393a:	07e3      	lsls	r3, r4, #31
 800393c:	d506      	bpl.n	800394c <pwm_lld_serve_interrupt+0x5c>
 800393e:	686b      	ldr	r3, [r5, #4]
 8003940:	689b      	ldr	r3, [r3, #8]
 8003942:	b11b      	cbz	r3, 800394c <pwm_lld_serve_interrupt+0x5c>
    pwmp->config->callback(pwmp);
 8003944:	4628      	mov	r0, r5
}
 8003946:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    pwmp->config->callback(pwmp);
 800394a:	4718      	bx	r3
}
 800394c:	bd70      	pop	{r4, r5, r6, pc}
 800394e:	bf00      	nop

08003950 <notify3>:

#if STM32_SERIAL_USE_USART3 || defined(__DOXYGEN__)
static void notify3(io_queue_t *qp) {

  (void)qp;
  USART3->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 8003950:	4a02      	ldr	r2, [pc, #8]	; (800395c <notify3+0xc>)
 8003952:	6813      	ldr	r3, [r2, #0]
 8003954:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003958:	6013      	str	r3, [r2, #0]
}
 800395a:	4770      	bx	lr
 800395c:	40004800 	.word	0x40004800

08003960 <sd_lld_init>:
/**
 * @brief   Low level serial driver initialization.
 *
 * @notapi
 */
void sd_lld_init(void) {
 8003960:	b510      	push	{r4, lr}
  nvicEnableVector(STM32_USART2_NUMBER, STM32_SERIAL_USART2_PRIORITY);
#endif
#endif

#if STM32_SERIAL_USE_USART3
  sdObjectInit(&SD3);
 8003962:	4c0d      	ldr	r4, [pc, #52]	; (8003998 <sd_lld_init+0x38>)
void sd_lld_init(void) {
 8003964:	b082      	sub	sp, #8
  sdObjectInit(&SD3);
 8003966:	4620      	mov	r0, r4
 8003968:	f7fd fb70 	bl	800104c <sdObjectInit>
  iqObjectInit(&SD3.iqueue, sd_in_buf3, sizeof sd_in_buf3, NULL, &SD3);
 800396c:	f104 000c 	add.w	r0, r4, #12
 8003970:	2300      	movs	r3, #0
 8003972:	2210      	movs	r2, #16
 8003974:	4909      	ldr	r1, [pc, #36]	; (800399c <sd_lld_init+0x3c>)
 8003976:	9400      	str	r4, [sp, #0]
 8003978:	f7fc ff32 	bl	80007e0 <iqObjectInit>
  oqObjectInit(&SD3.oqueue, sd_out_buf3, sizeof sd_out_buf3, notify3, &SD3);
 800397c:	4b08      	ldr	r3, [pc, #32]	; (80039a0 <sd_lld_init+0x40>)
 800397e:	2210      	movs	r2, #16
 8003980:	4908      	ldr	r1, [pc, #32]	; (80039a4 <sd_lld_init+0x44>)
 8003982:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8003986:	9400      	str	r4, [sp, #0]
 8003988:	f7fc ffba 	bl	8000900 <oqObjectInit>
  SD3.usart = USART3;
  SD3.clock = STM32_USART3CLK;
 800398c:	4a06      	ldr	r2, [pc, #24]	; (80039a8 <sd_lld_init+0x48>)
 800398e:	4b07      	ldr	r3, [pc, #28]	; (80039ac <sd_lld_init+0x4c>)
 8003990:	e9c4 2315 	strd	r2, r3, [r4, #84]	; 0x54
  LPSD1.clock = STM32_LPUART1CLK;
#if !defined(STM32_LPUART1_SUPPRESS_ISR) && defined(STM32_LPUART1_NUMBER)
  nvicEnableVector(STM32_LPUART1_NUMBER, STM32_SERIAL_LPUART1_PRIORITY);
#endif
#endif
}
 8003994:	b002      	add	sp, #8
 8003996:	bd10      	pop	{r4, pc}
 8003998:	24000310 	.word	0x24000310
 800399c:	24000370 	.word	0x24000370
 80039a0:	08003951 	.word	0x08003951
 80039a4:	24000380 	.word	0x24000380
 80039a8:	40004800 	.word	0x40004800
 80039ac:	02dc6c00 	.word	0x02dc6c00

080039b0 <sd_lld_serve_interrupt>:
/**
 * @brief   Common IRQ handler.
 *
 * @param[in] sdp       communication channel associated to the USART
 */
void sd_lld_serve_interrupt(SerialDriver *sdp) {
 80039b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  USART_TypeDef *u = sdp->usart;
 80039b4:	6d45      	ldr	r5, [r0, #84]	; 0x54
void sd_lld_serve_interrupt(SerialDriver *sdp) {
 80039b6:	4606      	mov	r6, r0
  uint32_t cr1;
  uint32_t isr;

  /* Reading and clearing status.*/
  isr = u->ISR;
 80039b8:	69ec      	ldr	r4, [r5, #28]
  u->ICR = isr;

  /* Error condition detection.*/
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
 80039ba:	0722      	lsls	r2, r4, #28
  u->ICR = isr;
 80039bc:	622c      	str	r4, [r5, #32]
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
 80039be:	d156      	bne.n	8003a6e <sd_lld_serve_interrupt+0xbe>
    set_error(sdp, isr);

  /* Special case, LIN break detection.*/
  if (isr & USART_ISR_LBDF) {
 80039c0:	05e2      	lsls	r2, r4, #23
 80039c2:	d448      	bmi.n	8003a56 <sd_lld_serve_interrupt+0xa6>
  /* Data available, note it is a while in order to handle two situations:
     1) Another byte arrived after removing the previous one, this would cause
        an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to empty
        the FIFO.*/
  while (isr & USART_ISR_RXNE) {
 80039c4:	06a0      	lsls	r0, r4, #26
 80039c6:	d510      	bpl.n	80039ea <sd_lld_serve_interrupt+0x3a>
 80039c8:	f04f 0830 	mov.w	r8, #48	; 0x30
 80039cc:	2700      	movs	r7, #0
 80039ce:	f388 8811 	msr	BASEPRI, r8
    osalSysLockFromISR();
    sdIncomingDataI(sdp, (uint8_t)u->RDR & sdp->rxmask);
 80039d2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80039d4:	4630      	mov	r0, r6
 80039d6:	f896 105c 	ldrb.w	r1, [r6, #92]	; 0x5c
 80039da:	4019      	ands	r1, r3
 80039dc:	f7fd fb42 	bl	8001064 <sdIncomingDataI>
 80039e0:	f387 8811 	msr	BASEPRI, r7
    osalSysUnlockFromISR();

    isr = u->ISR;
 80039e4:	69ec      	ldr	r4, [r5, #28]
  while (isr & USART_ISR_RXNE) {
 80039e6:	06a3      	lsls	r3, r4, #26
 80039e8:	d4f1      	bmi.n	80039ce <sd_lld_serve_interrupt+0x1e>
  }

  /* Caching CR1.*/
  cr1 = u->CR1;
 80039ea:	f8d5 a000 	ldr.w	sl, [r5]
     situations:
     1) The data registers has been emptied immediately after writing it, this
        would cause an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to fill
        the FIFO.*/
  if (cr1 & USART_CR1_TXEIE) {
 80039ee:	f01a 0f80 	tst.w	sl, #128	; 0x80
 80039f2:	d01d      	beq.n	8003a30 <sd_lld_serve_interrupt+0x80>
    while (isr & USART_ISR_TXE) {
 80039f4:	0621      	lsls	r1, r4, #24
 80039f6:	d51b      	bpl.n	8003a30 <sd_lld_serve_interrupt+0x80>
      msg_t b;

      osalSysLockFromISR();
      b = oqGetI(&sdp->oqueue);
 80039f8:	f106 0830 	add.w	r8, r6, #48	; 0x30
 80039fc:	2730      	movs	r7, #48	; 0x30
 80039fe:	f04f 0900 	mov.w	r9, #0
 8003a02:	e005      	b.n	8003a10 <sd_lld_serve_interrupt+0x60>
        chnAddFlagsI(sdp, CHN_OUTPUT_EMPTY);
        cr1 &= ~USART_CR1_TXEIE;
        osalSysUnlockFromISR();
        break;
      }
      u->TDR = b;
 8003a04:	62a8      	str	r0, [r5, #40]	; 0x28
 8003a06:	f389 8811 	msr	BASEPRI, r9
      osalSysUnlockFromISR();

      isr = u->ISR;
 8003a0a:	69ec      	ldr	r4, [r5, #28]
    while (isr & USART_ISR_TXE) {
 8003a0c:	0622      	lsls	r2, r4, #24
 8003a0e:	d50f      	bpl.n	8003a30 <sd_lld_serve_interrupt+0x80>
 8003a10:	f387 8811 	msr	BASEPRI, r7
      b = oqGetI(&sdp->oqueue);
 8003a14:	4640      	mov	r0, r8
 8003a16:	f7fc ffaf 	bl	8000978 <oqGetI>
      if (b < MSG_OK) {
 8003a1a:	2800      	cmp	r0, #0
 8003a1c:	daf2      	bge.n	8003a04 <sd_lld_serve_interrupt+0x54>
  chEvtBroadcastFlagsI(esp, flags);
 8003a1e:	2108      	movs	r1, #8
 8003a20:	1d30      	adds	r0, r6, #4
 8003a22:	f000 fe81 	bl	8004728 <chEvtBroadcastFlagsI>
        cr1 &= ~USART_CR1_TXEIE;
 8003a26:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	f383 8811 	msr	BASEPRI, r3
    }
  }

  /* Physical transmission end.*/
  if ((cr1 & USART_CR1_TCIE) && (isr & USART_ISR_TC)) {
 8003a30:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8003a34:	d00b      	beq.n	8003a4e <sd_lld_serve_interrupt+0x9e>
 8003a36:	0663      	lsls	r3, r4, #25
 8003a38:	d509      	bpl.n	8003a4e <sd_lld_serve_interrupt+0x9e>
 8003a3a:	2330      	movs	r3, #48	; 0x30
 8003a3c:	f383 8811 	msr	BASEPRI, r3
    osalSysLockFromISR();
    if (oqIsEmptyI(&sdp->oqueue)) {
 8003a40:	e9d6 2311 	ldrd	r2, r3, [r6, #68]	; 0x44
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d02d      	beq.n	8003aa4 <sd_lld_serve_interrupt+0xf4>
 8003a48:	2300      	movs	r3, #0
 8003a4a:	f383 8811 	msr	BASEPRI, r3
    }
    osalSysUnlockFromISR();
  }

  /* Writing CR1 once.*/
  u->CR1 = cr1;
 8003a4e:	f8c5 a000 	str.w	sl, [r5]
}
 8003a52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a56:	2330      	movs	r3, #48	; 0x30
 8003a58:	f383 8811 	msr	BASEPRI, r3
 8003a5c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003a60:	1d30      	adds	r0, r6, #4
 8003a62:	f000 fe61 	bl	8004728 <chEvtBroadcastFlagsI>
 8003a66:	2300      	movs	r3, #0
 8003a68:	f383 8811 	msr	BASEPRI, r3
}
 8003a6c:	e7aa      	b.n	80039c4 <sd_lld_serve_interrupt+0x14>
  if (isr & USART_ISR_ORE)
 8003a6e:	f3c4 01c0 	ubfx	r1, r4, #3, #1
  if (isr & USART_ISR_PE)
 8003a72:	07e3      	lsls	r3, r4, #31
 8003a74:	f04f 0330 	mov.w	r3, #48	; 0x30
  if (isr & USART_ISR_ORE)
 8003a78:	ea4f 2101 	mov.w	r1, r1, lsl #8
    sts |= SD_PARITY_ERROR;
 8003a7c:	bf48      	it	mi
 8003a7e:	f041 0120 	orrmi.w	r1, r1, #32
  if (isr & USART_ISR_FE)
 8003a82:	07a7      	lsls	r7, r4, #30
    sts |= SD_FRAMING_ERROR;
 8003a84:	bf48      	it	mi
 8003a86:	f041 0140 	orrmi.w	r1, r1, #64	; 0x40
  if (isr & USART_ISR_NE)
 8003a8a:	0760      	lsls	r0, r4, #29
    sts |= SD_NOISE_ERROR;
 8003a8c:	bf48      	it	mi
 8003a8e:	f041 0180 	orrmi.w	r1, r1, #128	; 0x80
 8003a92:	f383 8811 	msr	BASEPRI, r3
  chEvtBroadcastFlagsI(esp, flags);
 8003a96:	1d30      	adds	r0, r6, #4
 8003a98:	f000 fe46 	bl	8004728 <chEvtBroadcastFlagsI>
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	f383 8811 	msr	BASEPRI, r3
}
 8003aa2:	e78d      	b.n	80039c0 <sd_lld_serve_interrupt+0x10>
    if (oqIsEmptyI(&sdp->oqueue)) {
 8003aa4:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d0ce      	beq.n	8003a48 <sd_lld_serve_interrupt+0x98>
 8003aaa:	2110      	movs	r1, #16
 8003aac:	1d30      	adds	r0, r6, #4
      cr1 &= ~USART_CR1_TCIE;
 8003aae:	f02a 0a40 	bic.w	sl, sl, #64	; 0x40
 8003ab2:	f000 fe39 	bl	8004728 <chEvtBroadcastFlagsI>
 8003ab6:	e7c7      	b.n	8003a48 <sd_lld_serve_interrupt+0x98>

08003ab8 <__early_init>:
  RCC->AHB4RSTR |= mask;
 8003ab8:	4a66      	ldr	r2, [pc, #408]	; (8003c54 <__early_init+0x19c>)
/* Driver local functions.                                                   */
/*===========================================================================*/

static void gpio_init(stm32_gpio_t *gpiop, const gpio_setup_t *config) {

  gpiop->OTYPER  = config->otyper;
 8003aba:	2300      	movs	r3, #0
  RCC->AHB4RSTR &= ~mask;
 8003abc:	4866      	ldr	r0, [pc, #408]	; (8003c58 <__early_init+0x1a0>)
  RCC->AHB4RSTR |= mask;
 8003abe:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
/**
 * @brief   Early initialization code.
 * @details GPIO ports and system clocks are initialized before everything
 *          else.
 */
void __early_init(void) {
 8003ac2:	b470      	push	{r4, r5, r6}
 8003ac4:	f240 74ff 	movw	r4, #2047	; 0x7ff
  gpiop->OSPEEDR = config->ospeedr;
 8003ac8:	4d64      	ldr	r5, [pc, #400]	; (8003c5c <__early_init+0x1a4>)
  gpiop->AFRL    = config->afrl;
 8003aca:	f245 5650 	movw	r6, #21840	; 0x5550
 8003ace:	4321      	orrs	r1, r4
 8003ad0:	f8c2 1088 	str.w	r1, [r2, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 8003ad4:	f8d2 1088 	ldr.w	r1, [r2, #136]	; 0x88
 8003ad8:	4008      	ands	r0, r1
  gpiop->OTYPER  = config->otyper;
 8003ada:	4961      	ldr	r1, [pc, #388]	; (8003c60 <__early_init+0x1a8>)
 8003adc:	f8c2 0088 	str.w	r0, [r2, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 8003ae0:	f8d2 0088 	ldr.w	r0, [r2, #136]	; 0x88
  RCC_C1->AHB4ENR |= mask;
 8003ae4:	f8d2 00e0 	ldr.w	r0, [r2, #224]	; 0xe0
 8003ae8:	4320      	orrs	r0, r4
 8003aea:	f8c2 00e0 	str.w	r0, [r2, #224]	; 0xe0
    RCC_C1->AHB4LPENR |= mask;
 8003aee:	f8d2 0108 	ldr.w	r0, [r2, #264]	; 0x108
 8003af2:	4320      	orrs	r0, r4
 8003af4:	4c5b      	ldr	r4, [pc, #364]	; (8003c64 <__early_init+0x1ac>)
 8003af6:	f8c2 0108 	str.w	r0, [r2, #264]	; 0x108
  (void)RCC_C1->AHB4LPENR;
 8003afa:	f8d2 2108 	ldr.w	r2, [r2, #264]	; 0x108
  gpiop->ODR     = config->odr;
 8003afe:	f64f 728f 	movw	r2, #65423	; 0xff8f
  gpiop->OTYPER  = config->otyper;
 8003b02:	604b      	str	r3, [r1, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8003b04:	608d      	str	r5, [r1, #8]
  gpiop->PUPDR   = config->pupdr;
 8003b06:	f04f 3555 	mov.w	r5, #1431655765	; 0x55555555
 8003b0a:	60cb      	str	r3, [r1, #12]
  gpiop->ODR     = config->odr;
 8003b0c:	614a      	str	r2, [r1, #20]
  gpiop->AFRL    = config->afrl;
 8003b0e:	4a56      	ldr	r2, [pc, #344]	; (8003c68 <__early_init+0x1b0>)
  gpiop->OTYPER  = config->otyper;
 8003b10:	4856      	ldr	r0, [pc, #344]	; (8003c6c <__early_init+0x1b4>)
  gpiop->AFRL    = config->afrl;
 8003b12:	620a      	str	r2, [r1, #32]
  gpiop->AFRH    = config->afrh;
 8003b14:	4a56      	ldr	r2, [pc, #344]	; (8003c70 <__early_init+0x1b8>)
 8003b16:	624a      	str	r2, [r1, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003b18:	4a56      	ldr	r2, [pc, #344]	; (8003c74 <__early_init+0x1bc>)
 8003b1a:	600a      	str	r2, [r1, #0]
  gpiop->ODR     = config->odr;
 8003b1c:	f64f 71ff 	movw	r1, #65535	; 0xffff
  gpiop->OSPEEDR = config->ospeedr;
 8003b20:	4a55      	ldr	r2, [pc, #340]	; (8003c78 <__early_init+0x1c0>)
  gpiop->OTYPER  = config->otyper;
 8003b22:	6063      	str	r3, [r4, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8003b24:	60a2      	str	r2, [r4, #8]
  gpiop->ODR     = config->odr;
 8003b26:	f64b 727e 	movw	r2, #49022	; 0xbf7e
  gpiop->PUPDR   = config->pupdr;
 8003b2a:	60e3      	str	r3, [r4, #12]
  gpiop->ODR     = config->odr;
 8003b2c:	6162      	str	r2, [r4, #20]
  gpiop->AFRL    = config->afrl;
 8003b2e:	4a53      	ldr	r2, [pc, #332]	; (8003c7c <__early_init+0x1c4>)
 8003b30:	6222      	str	r2, [r4, #32]
  gpiop->AFRH    = config->afrh;
 8003b32:	4a53      	ldr	r2, [pc, #332]	; (8003c80 <__early_init+0x1c8>)
 8003b34:	6262      	str	r2, [r4, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003b36:	4a53      	ldr	r2, [pc, #332]	; (8003c84 <__early_init+0x1cc>)
 8003b38:	6022      	str	r2, [r4, #0]
  gpiop->OSPEEDR = config->ospeedr;
 8003b3a:	4c53      	ldr	r4, [pc, #332]	; (8003c88 <__early_init+0x1d0>)
  gpiop->OTYPER  = config->otyper;
 8003b3c:	6043      	str	r3, [r0, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8003b3e:	6084      	str	r4, [r0, #8]
  gpiop->AFRL    = config->afrl;
 8003b40:	4c52      	ldr	r4, [pc, #328]	; (8003c8c <__early_init+0x1d4>)
  gpiop->PUPDR   = config->pupdr;
 8003b42:	60c3      	str	r3, [r0, #12]
  gpiop->ODR     = config->odr;
 8003b44:	6141      	str	r1, [r0, #20]
  gpiop->AFRL    = config->afrl;
 8003b46:	6204      	str	r4, [r0, #32]
  gpiop->AFRH    = config->afrh;
 8003b48:	4c51      	ldr	r4, [pc, #324]	; (8003c90 <__early_init+0x1d8>)
  gpiop->OTYPER  = config->otyper;
 8003b4a:	4a52      	ldr	r2, [pc, #328]	; (8003c94 <__early_init+0x1dc>)
  gpiop->AFRH    = config->afrh;
 8003b4c:	6244      	str	r4, [r0, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003b4e:	4c52      	ldr	r4, [pc, #328]	; (8003c98 <__early_init+0x1e0>)
 8003b50:	6004      	str	r4, [r0, #0]
  gpiop->OTYPER  = config->otyper;
 8003b52:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  gpiop->OSPEEDR = config->ospeedr;
 8003b56:	4c51      	ldr	r4, [pc, #324]	; (8003c9c <__early_init+0x1e4>)
  gpiop->OTYPER  = config->otyper;
 8003b58:	6053      	str	r3, [r2, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8003b5a:	6094      	str	r4, [r2, #8]
  gpiop->AFRL    = config->afrl;
 8003b5c:	4c50      	ldr	r4, [pc, #320]	; (8003ca0 <__early_init+0x1e8>)
  gpiop->PUPDR   = config->pupdr;
 8003b5e:	60d3      	str	r3, [r2, #12]
  gpiop->ODR     = config->odr;
 8003b60:	6151      	str	r1, [r2, #20]
  gpiop->AFRL    = config->afrl;
 8003b62:	6214      	str	r4, [r2, #32]
  gpiop->AFRH    = config->afrh;
 8003b64:	f104 44f8 	add.w	r4, r4, #2080374784	; 0x7c000000
 8003b68:	f504 1408 	add.w	r4, r4, #2228224	; 0x220000
 8003b6c:	6254      	str	r4, [r2, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003b6e:	4c4d      	ldr	r4, [pc, #308]	; (8003ca4 <__early_init+0x1ec>)
 8003b70:	6014      	str	r4, [r2, #0]
  gpiop->OSPEEDR = config->ospeedr;
 8003b72:	f46f 5440 	mvn.w	r4, #12288	; 0x3000
  gpiop->OTYPER  = config->otyper;
 8003b76:	6043      	str	r3, [r0, #4]
 8003b78:	f502 6200 	add.w	r2, r2, #2048	; 0x800
  gpiop->OSPEEDR = config->ospeedr;
 8003b7c:	6084      	str	r4, [r0, #8]
  gpiop->AFRL    = config->afrl;
 8003b7e:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
  gpiop->PUPDR   = config->pupdr;
 8003b82:	60c3      	str	r3, [r0, #12]
  gpiop->AFRL    = config->afrl;
 8003b84:	f5a4 14cb 	sub.w	r4, r4, #1662976	; 0x196000
  gpiop->ODR     = config->odr;
 8003b88:	6141      	str	r1, [r0, #20]
  gpiop->AFRL    = config->afrl;
 8003b8a:	f6a4 1433 	subw	r4, r4, #2355	; 0x933
 8003b8e:	6204      	str	r4, [r0, #32]
  gpiop->AFRH    = config->afrh;
 8003b90:	f04f 34cc 	mov.w	r4, #3435973836	; 0xcccccccc
 8003b94:	6244      	str	r4, [r0, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003b96:	4c44      	ldr	r4, [pc, #272]	; (8003ca8 <__early_init+0x1f0>)
 8003b98:	6004      	str	r4, [r0, #0]
  gpiop->OSPEEDR = config->ospeedr;
 8003b9a:	4c44      	ldr	r4, [pc, #272]	; (8003cac <__early_init+0x1f4>)
  gpiop->OTYPER  = config->otyper;
 8003b9c:	6053      	str	r3, [r2, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8003b9e:	6094      	str	r4, [r2, #8]
  gpiop->AFRL    = config->afrl;
 8003ba0:	4c43      	ldr	r4, [pc, #268]	; (8003cb0 <__early_init+0x1f8>)
  gpiop->PUPDR   = config->pupdr;
 8003ba2:	60d3      	str	r3, [r2, #12]
  gpiop->ODR     = config->odr;
 8003ba4:	6151      	str	r1, [r2, #20]
  gpiop->AFRL    = config->afrl;
 8003ba6:	6214      	str	r4, [r2, #32]
  gpiop->AFRH    = config->afrh;
 8003ba8:	f104 44f8 	add.w	r4, r4, #2080374784	; 0x7c000000
 8003bac:	f6a4 4477 	subw	r4, r4, #3191	; 0xc77
 8003bb0:	6254      	str	r4, [r2, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003bb2:	f104 445e 	add.w	r4, r4, #3724541952	; 0xde000000
 8003bb6:	f5a4 1490 	sub.w	r4, r4, #1179648	; 0x120000
 8003bba:	f2a4 54ab 	subw	r4, r4, #1451	; 0x5ab
 8003bbe:	6014      	str	r4, [r2, #0]
  gpiop->OSPEEDR = config->ospeedr;
 8003bc0:	4c3c      	ldr	r4, [pc, #240]	; (8003cb4 <__early_init+0x1fc>)
  gpiop->OTYPER  = config->otyper;
 8003bc2:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
  gpiop->OSPEEDR = config->ospeedr;
 8003bc6:	f8c0 4808 	str.w	r4, [r0, #2056]	; 0x808
  gpiop->ODR     = config->odr;
 8003bca:	f64f 74bf 	movw	r4, #65471	; 0xffbf
  gpiop->PUPDR   = config->pupdr;
 8003bce:	f8c0 380c 	str.w	r3, [r0, #2060]	; 0x80c
  gpiop->ODR     = config->odr;
 8003bd2:	f8c0 4814 	str.w	r4, [r0, #2068]	; 0x814
  gpiop->AFRL    = config->afrl;
 8003bd6:	4c38      	ldr	r4, [pc, #224]	; (8003cb8 <__early_init+0x200>)
 8003bd8:	f8c0 4820 	str.w	r4, [r0, #2080]	; 0x820
  gpiop->AFRH    = config->afrh;
 8003bdc:	4c37      	ldr	r4, [pc, #220]	; (8003cbc <__early_init+0x204>)
 8003bde:	f8c0 4824 	str.w	r4, [r0, #2084]	; 0x824
  gpiop->MODER   = config->moder;
 8003be2:	4c37      	ldr	r4, [pc, #220]	; (8003cc0 <__early_init+0x208>)
 8003be4:	f8c0 4800 	str.w	r4, [r0, #2048]	; 0x800
  gpiop->OSPEEDR = config->ospeedr;
 8003be8:	4836      	ldr	r0, [pc, #216]	; (8003cc4 <__early_init+0x20c>)
  gpiop->OTYPER  = config->otyper;
 8003bea:	f8c2 3804 	str.w	r3, [r2, #2052]	; 0x804
  gpiop->OSPEEDR = config->ospeedr;
 8003bee:	f8c2 0808 	str.w	r0, [r2, #2056]	; 0x808
  gpiop->PUPDR   = config->pupdr;
 8003bf2:	f44f 30a0 	mov.w	r0, #81920	; 0x14000
  gpiop->OTYPER  = config->otyper;
 8003bf6:	4c34      	ldr	r4, [pc, #208]	; (8003cc8 <__early_init+0x210>)
  gpiop->PUPDR   = config->pupdr;
 8003bf8:	f8c2 080c 	str.w	r0, [r2, #2060]	; 0x80c
  gpiop->ODR     = config->odr;
 8003bfc:	f64f 70e3 	movw	r0, #65507	; 0xffe3
 8003c00:	f8c2 0814 	str.w	r0, [r2, #2068]	; 0x814
  gpiop->AFRL    = config->afrl;
 8003c04:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003c08:	f8c2 0820 	str.w	r0, [r2, #2080]	; 0x820
  gpiop->AFRH    = config->afrh;
 8003c0c:	f242 2004 	movw	r0, #8708	; 0x2204
 8003c10:	f8c2 0824 	str.w	r0, [r2, #2084]	; 0x824
  gpiop->MODER   = config->moder;
 8003c14:	482d      	ldr	r0, [pc, #180]	; (8003ccc <__early_init+0x214>)
 8003c16:	f8c2 0800 	str.w	r0, [r2, #2048]	; 0x800
  gpiop->ODR     = config->odr;
 8003c1a:	f64f 72cf 	movw	r2, #65487	; 0xffcf
  gpiop->OTYPER  = config->otyper;
 8003c1e:	6063      	str	r3, [r4, #4]
 8003c20:	482b      	ldr	r0, [pc, #172]	; (8003cd0 <__early_init+0x218>)
  gpiop->OSPEEDR = config->ospeedr;
 8003c22:	60a1      	str	r1, [r4, #8]
  gpiop->PUPDR   = config->pupdr;
 8003c24:	60e3      	str	r3, [r4, #12]
  gpiop->ODR     = config->odr;
 8003c26:	6162      	str	r2, [r4, #20]
  gpiop->AFRL    = config->afrl;
 8003c28:	6226      	str	r6, [r4, #32]
  gpiop->OTYPER  = config->otyper;
 8003c2a:	4a2a      	ldr	r2, [pc, #168]	; (8003cd4 <__early_init+0x21c>)
  gpiop->MODER   = config->moder;
 8003c2c:	4e2a      	ldr	r6, [pc, #168]	; (8003cd8 <__early_init+0x220>)
  gpiop->AFRH    = config->afrh;
 8003c2e:	6263      	str	r3, [r4, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003c30:	6026      	str	r6, [r4, #0]
  gpiop->OTYPER  = config->otyper;
 8003c32:	6043      	str	r3, [r0, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8003c34:	6083      	str	r3, [r0, #8]
  gpiop->PUPDR   = config->pupdr;
 8003c36:	60c5      	str	r5, [r0, #12]
  gpiop->ODR     = config->odr;
 8003c38:	6141      	str	r1, [r0, #20]
  gpiop->AFRL    = config->afrl;
 8003c3a:	6203      	str	r3, [r0, #32]
  gpiop->AFRH    = config->afrh;
 8003c3c:	6243      	str	r3, [r0, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003c3e:	6003      	str	r3, [r0, #0]
  gpiop->OTYPER  = config->otyper;
 8003c40:	6053      	str	r3, [r2, #4]
  gpiop->OSPEEDR = config->ospeedr;
 8003c42:	6093      	str	r3, [r2, #8]
  gpiop->PUPDR   = config->pupdr;
 8003c44:	60d5      	str	r5, [r2, #12]
  gpiop->ODR     = config->odr;
 8003c46:	6151      	str	r1, [r2, #20]
  gpiop->AFRL    = config->afrl;
 8003c48:	6213      	str	r3, [r2, #32]
  gpiop->AFRH    = config->afrh;
 8003c4a:	6253      	str	r3, [r2, #36]	; 0x24
  gpiop->MODER   = config->moder;
 8003c4c:	6013      	str	r3, [r2, #0]

  stm32_gpio_init();
  stm32_clock_init();
}
 8003c4e:	bc70      	pop	{r4, r5, r6}
  stm32_clock_init();
 8003c50:	f7fd bbc2 	b.w	80013d8 <stm32_clock_init>
 8003c54:	58024400 	.word	0x58024400
 8003c58:	fffff800 	.word	0xfffff800
 8003c5c:	abf300fc 	.word	0xabf300fc
 8003c60:	58020000 	.word	0x58020000
 8003c64:	58020400 	.word	0x58020400
 8003c68:	b0000bb0 	.word	0xb0000bb0
 8003c6c:	58020800 	.word	0x58020800
 8003c70:	000aaa0a 	.word	0x000aaa0a
 8003c74:	aaaed56b 	.word	0xaaaed56b
 8003c78:	fca0cfca 	.word	0xfca0cfca
 8003c7c:	00666022 	.word	0x00666022
 8003c80:	ccb01100 	.word	0xccb01100
 8003c84:	abaf7aba 	.word	0xabaf7aba
 8003c88:	03ffccff 	.word	0x03ffccff
 8003c8c:	30bbccbc 	.word	0x30bbccbc
 8003c90:	000ccccc 	.word	0x000ccccc
 8003c94:	58020c00 	.word	0x58020c00
 8003c98:	02aabbaa 	.word	0x02aabbaa
 8003c9c:	fa3ff03f 	.word	0xfa3ff03f
 8003ca0:	50000ccc 	.word	0x50000ccc
 8003ca4:	aaea9fea 	.word	0xaaea9fea
 8003ca8:	aaaabaaa 	.word	0xaaaabaaa
 8003cac:	ffcfcfff 	.word	0xffcfcfff
 8003cb0:	50cccccc 	.word	0x50cccccc
 8003cb4:	ffff0f3f 	.word	0xffff0f3f
 8003cb8:	00cc0ccc 	.word	0x00cc0ccc
 8003cbc:	c555505c 	.word	0xc555505c
 8003cc0:	aa9a1aea 	.word	0xaa9a1aea
 8003cc4:	00a14005 	.word	0x00a14005
 8003cc8:	58022000 	.word	0x58022000
 8003ccc:	ffaebd5a 	.word	0xffaebd5a
 8003cd0:	58022400 	.word	0x58022400
 8003cd4:	58022800 	.word	0x58022800
 8003cd8:	ffff55a9 	.word	0xffff55a9

08003cdc <sdc_lld_is_card_inserted>:
bool sdc_lld_is_card_inserted(SDCDriver *sdcp) {

  (void)sdcp;
  /* CHTODO: Fill the implementation.*/
  return true;
}
 8003cdc:	2001      	movs	r0, #1
 8003cde:	4770      	bx	lr

08003ce0 <sdc_lld_is_write_protected>:
bool sdc_lld_is_write_protected(SDCDriver *sdcp) {

  (void)sdcp;
  /* CHTODO: Fill the implementation.*/
  return false;
}
 8003ce0:	2000      	movs	r0, #0
 8003ce2:	4770      	bx	lr

08003ce4 <boardInit>:
 * @brief   Board-specific initialization code.
 * @note    You can add your board-specific code here.
 */
void boardInit(void) {

}
 8003ce4:	4770      	bx	lr
 8003ce6:	bf00      	nop

08003ce8 <chSysInit>:
 *          interrupts are enabled.
 * @post    the system is in @p ch_sys_running state.
 *
 * @special
 */
void chSysInit(void) {
 8003ce8:	b530      	push	{r4, r5, lr}
 8003cea:	b087      	sub	sp, #28
  unsigned i;

  /* System object initialization.*/
  ch_system.state = ch_sys_initializing;
 8003cec:	4d11      	ldr	r5, [pc, #68]	; (8003d34 <chSysInit+0x4c>)
  for (i = 0U; i < (unsigned)PORT_CORES_NUMBER; i++) {
    ch_system.instances[i] = NULL;
 8003cee:	2300      	movs	r3, #0
  ch_system.state = ch_sys_initializing;
 8003cf0:	2201      	movs	r2, #1

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  tcp->offset = (rtcnt_t)0;
  chTMObjectInit(&tm);
 8003cf2:	4668      	mov	r0, sp
 8003cf4:	2404      	movs	r4, #4
 8003cf6:	702a      	strb	r2, [r5, #0]
  tcp->offset = (rtcnt_t)0;
 8003cf8:	e9c5 3301 	strd	r3, r3, [r5, #4]
  chTMObjectInit(&tm);
 8003cfc:	f000 fcd4 	bl	80046a8 <chTMObjectInit>
  i = TM_CALIBRATION_LOOP;
  do {
    chTMStartMeasurementX(&tm);
 8003d00:	4668      	mov	r0, sp
 8003d02:	f000 fce1 	bl	80046c8 <chTMStartMeasurementX>
    chTMStopMeasurementX(&tm);
 8003d06:	4668      	mov	r0, sp
 8003d08:	f000 fce4 	bl	80046d4 <chTMStopMeasurementX>
    i--;
  } while (i > 0U);
 8003d0c:	3c01      	subs	r4, #1
 8003d0e:	d1f7      	bne.n	8003d00 <chSysInit+0x18>
  tcp->offset = tm.best;
 8003d10:	9b00      	ldr	r3, [sp, #0]
 8003d12:	60ab      	str	r3, [r5, #8]
 * @notapi
 */
static inline void __oslib_init(void) {

#if CH_CFG_USE_MEMCORE == TRUE
  __core_init();
 8003d14:	f000 fd32 	bl	800477c <__core_init>
#endif
#if CH_CFG_USE_HEAP == TRUE
  __heap_init();
 8003d18:	f000 fd7c 	bl	8004814 <__heap_init>
#endif
#if CH_CFG_USE_FACTORY == TRUE
  __factory_init();
 8003d1c:	f000 fd9e 	bl	800485c <__factory_init>

  /* OS library modules.*/
  __oslib_init();

  /* Initializing default OS instance.*/
  chInstanceObjectInit(&ch0, &ch_core0_cfg);
 8003d20:	4905      	ldr	r1, [pc, #20]	; (8003d38 <chSysInit+0x50>)
 8003d22:	4806      	ldr	r0, [pc, #24]	; (8003d3c <chSysInit+0x54>)
 8003d24:	f000 fb3a 	bl	800439c <chInstanceObjectInit>

  /* It is alive now.*/
  ch_system.state = ch_sys_running;
 8003d28:	2302      	movs	r3, #2
 8003d2a:	702b      	strb	r3, [r5, #0]
 8003d2c:	f384 8811 	msr	BASEPRI, r4
  chSysUnlock();
}
 8003d30:	b007      	add	sp, #28
 8003d32:	bd30      	pop	{r4, r5, pc}
 8003d34:	24000e40 	.word	0x24000e40
 8003d38:	0800572c 	.word	0x0800572c
 8003d3c:	24000390 	.word	0x24000390

08003d40 <chSysHalt>:
 *
 * @param[in] reason        pointer to an error string
 *
 * @special
 */
void chSysHalt(const char *reason) {
 8003d40:	b508      	push	{r3, lr}
 8003d42:	4604      	mov	r4, r0
  __ASM volatile ("cpsid i" : : : "memory");
 8003d44:	b672      	cpsid	i

  port_disable();

  /* Logging the event.*/
  __trace_halt(reason);
 8003d46:	f000 f8ad 	bl	8003ea4 <__trace_halt>

  /* Pointing to the passed message.*/
  currcore->dbg.panic_msg = reason;
 8003d4a:	4903      	ldr	r1, [pc, #12]	; (8003d58 <chSysHalt+0x18>)
     via some inter-core messaging or other means.*/
  PORT_SYSTEM_HALT_HOOK();
#endif

  /* Entering the halted state.*/
  ch_system.state = ch_sys_halted;
 8003d4c:	4b03      	ldr	r3, [pc, #12]	; (8003d5c <chSysHalt+0x1c>)
 8003d4e:	2203      	movs	r2, #3
  currcore->dbg.panic_msg = reason;
 8003d50:	f8c1 40e4 	str.w	r4, [r1, #228]	; 0xe4
  ch_system.state = ch_sys_halted;
 8003d54:	701a      	strb	r2, [r3, #0]

  /* Harmless infinite loop.*/
  while (true) {
 8003d56:	e7fe      	b.n	8003d56 <chSysHalt+0x16>
 8003d58:	24000390 	.word	0x24000390
 8003d5c:	24000e40 	.word	0x24000e40

08003d60 <chSysTimerHandlerI>:
  }
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  currtp->time++;
#endif
  chVTDoTickI();
 8003d60:	f000 b988 	b.w	8004074 <chVTDoTickI>

08003d64 <chSysPolledDelayX>:
 *
 * @return              The realtime counter value.
 */
__STATIC_FORCEINLINE rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
 8003d64:	4a03      	ldr	r2, [pc, #12]	; (8003d74 <chSysPolledDelayX+0x10>)
 8003d66:	6851      	ldr	r1, [r2, #4]
 8003d68:	6853      	ldr	r3, [r2, #4]
 *
 * @xclass
 */
bool chSysIsCounterWithinX(rtcnt_t cnt, rtcnt_t start, rtcnt_t end) {

  return (bool)(((rtcnt_t)cnt - (rtcnt_t)start) <
 8003d6a:	1a5b      	subs	r3, r3, r1
 */
void chSysPolledDelayX(rtcnt_t cycles) {
  rtcnt_t start = chSysGetRealtimeCounterX();
  rtcnt_t end  = start + cycles;

  while (chSysIsCounterWithinX(chSysGetRealtimeCounterX(), start, end)) {
 8003d6c:	4298      	cmp	r0, r3
 8003d6e:	d8fb      	bhi.n	8003d68 <chSysPolledDelayX+0x4>
  }
}
 8003d70:	4770      	bx	lr
 8003d72:	bf00      	nop
 8003d74:	e0001000 	.word	0xe0001000

08003d78 <chRFCUCollectFaultsI>:
 * @param[in] mask      fault flags to be added
 */
void chRFCUCollectFaultsI(rfcu_mask_t mask) {

#if CH_CFG_SMP_MODE == FALSE
  currcore->rfcu.mask |= mask;
 8003d78:	4a02      	ldr	r2, [pc, #8]	; (8003d84 <chRFCUCollectFaultsI+0xc>)
 8003d7a:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8003d7c:	4318      	orrs	r0, r3
 8003d7e:	63d0      	str	r0, [r2, #60]	; 0x3c
#else
  ch_system.rfcu.mask |= mask;
#endif

  CH_CFG_RUNTIME_FAULTS_HOOK(mask);
}
 8003d80:	4770      	bx	lr
 8003d82:	bf00      	nop
 8003d84:	24000390 	.word	0x24000390

08003d88 <trace_next.constprop.0>:
/**
 * @brief   Writes a time stamp and increases the trace buffer pointer.
 *
 * @notapi
 */
NOINLINE static void trace_next(os_instance_t *oip) {
 8003d88:	b538      	push	{r3, r4, r5, lr}

  oip->trace_buffer.ptr->time    = chVTGetSystemTimeX();
 8003d8a:	4c0c      	ldr	r4, [pc, #48]	; (8003dbc <trace_next.constprop.0+0x34>)
 8003d8c:	f8d4 50ec 	ldr.w	r5, [r4, #236]	; 0xec
 *
 * @notapi
 */
static inline systime_t port_timer_get_time(void) {

  return stGetCounter();
 8003d90:	f7fc fcac 	bl	80006ec <stGetCounter>
#if PORT_SUPPORTS_RT == TRUE
  oip->trace_buffer.ptr->rtstamp = chSysGetRealtimeCounterX();
 8003d94:	f8d4 30ec 	ldr.w	r3, [r4, #236]	; 0xec
#endif

  /* Trace hook, useful in order to interface debug tools.*/
  CH_CFG_TRACE_HOOK(oip->trace_buffer.ptr);

  if (++oip->trace_buffer.ptr >= &oip->trace_buffer.buffer[CH_DBG_TRACE_BUFFER_SIZE]) {
 8003d98:	f504 610f 	add.w	r1, r4, #2288	; 0x8f0
 8003d9c:	4a08      	ldr	r2, [pc, #32]	; (8003dc0 <trace_next.constprop.0+0x38>)
  oip->trace_buffer.ptr->time    = chVTGetSystemTimeX();
 8003d9e:	6068      	str	r0, [r5, #4]
 8003da0:	6850      	ldr	r0, [r2, #4]
  oip->trace_buffer.ptr->rtstamp = chSysGetRealtimeCounterX();
 8003da2:	681a      	ldr	r2, [r3, #0]
 8003da4:	f360 221f 	bfi	r2, r0, #8, #24
 8003da8:	f843 2b10 	str.w	r2, [r3], #16
    oip->trace_buffer.ptr = &oip->trace_buffer.buffer[0];
 8003dac:	f104 02f0 	add.w	r2, r4, #240	; 0xf0
 8003db0:	428b      	cmp	r3, r1
 8003db2:	bf28      	it	cs
 8003db4:	4613      	movcs	r3, r2
 8003db6:	f8c4 30ec 	str.w	r3, [r4, #236]	; 0xec
  }
}
 8003dba:	bd38      	pop	{r3, r4, r5, pc}
 8003dbc:	24000390 	.word	0x24000390
 8003dc0:	e0001000 	.word	0xe0001000

08003dc4 <__trace_object_init>:
 * @notapi
 */
void __trace_object_init(trace_buffer_t *tbp) {
  unsigned i;

  tbp->suspended = (uint16_t)~CH_DBG_TRACE_MASK;
 8003dc4:	4602      	mov	r2, r0
 8003dc6:	4907      	ldr	r1, [pc, #28]	; (8003de4 <__trace_object_init+0x20>)
  tbp->size      = CH_DBG_TRACE_BUFFER_SIZE;
  tbp->ptr       = &tbp->buffer[0];
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 8003dc8:	2300      	movs	r3, #0
  tbp->suspended = (uint16_t)~CH_DBG_TRACE_MASK;
 8003dca:	f842 1b08 	str.w	r1, [r2], #8
  tbp->ptr       = &tbp->buffer[0];
 8003dce:	6042      	str	r2, [r0, #4]
    tbp->buffer[i].type = CH_TRACE_TYPE_UNUSED;
 8003dd0:	eb00 1203 	add.w	r2, r0, r3, lsl #4
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 8003dd4:	3301      	adds	r3, #1
    tbp->buffer[i].type = CH_TRACE_TYPE_UNUSED;
 8003dd6:	7a11      	ldrb	r1, [r2, #8]
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 8003dd8:	2b80      	cmp	r3, #128	; 0x80
    tbp->buffer[i].type = CH_TRACE_TYPE_UNUSED;
 8003dda:	f36f 0102 	bfc	r1, #0, #3
 8003dde:	7211      	strb	r1, [r2, #8]
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 8003de0:	d1f6      	bne.n	8003dd0 <__trace_object_init+0xc>
  }
}
 8003de2:	4770      	bx	lr
 8003de4:	0080ffff 	.word	0x0080ffff

08003de8 <__trace_ready>:
 * @notapi
 */
void __trace_ready(thread_t *tp, msg_t msg) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_READY) == 0U) {
 8003de8:	4b09      	ldr	r3, [pc, #36]	; (8003e10 <__trace_ready+0x28>)
 8003dea:	f8b3 20e8 	ldrh.w	r2, [r3, #232]	; 0xe8
 8003dee:	07d2      	lsls	r2, r2, #31
 8003df0:	d500      	bpl.n	8003df4 <__trace_ready+0xc>
 8003df2:	4770      	bx	lr
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 8003df4:	7f02      	ldrb	r2, [r0, #28]
void __trace_ready(thread_t *tp, msg_t msg) {
 8003df6:	b410      	push	{r4}
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 8003df8:	f8d3 40ec 	ldr.w	r4, [r3, #236]	; 0xec
 8003dfc:	00d3      	lsls	r3, r2, #3
 8003dfe:	f043 0301 	orr.w	r3, r3, #1
    oip->trace_buffer.ptr->state       = (uint8_t)tp->state;
    oip->trace_buffer.ptr->u.rdy.tp    = tp;
    oip->trace_buffer.ptr->u.rdy.msg   = msg;
 8003e02:	e9c4 0102 	strd	r0, r1, [r4, #8]
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 8003e06:	7023      	strb	r3, [r4, #0]
    trace_next(oip);
  }
}
 8003e08:	f85d 4b04 	ldr.w	r4, [sp], #4
    trace_next(oip);
 8003e0c:	f7ff bfbc 	b.w	8003d88 <trace_next.constprop.0>
 8003e10:	24000390 	.word	0x24000390

08003e14 <__trace_switch>:
 * @notapi
 */
void __trace_switch(thread_t *ntp, thread_t *otp) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_SWITCH) == 0U) {
 8003e14:	4b0a      	ldr	r3, [pc, #40]	; (8003e40 <__trace_switch+0x2c>)
 8003e16:	f8b3 20e8 	ldrh.w	r2, [r3, #232]	; 0xe8
 8003e1a:	0792      	lsls	r2, r2, #30
 8003e1c:	d500      	bpl.n	8003e20 <__trace_switch+0xc>
 8003e1e:	4770      	bx	lr
void __trace_switch(thread_t *ntp, thread_t *otp) {
 8003e20:	b410      	push	{r4}
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 8003e22:	7f0a      	ldrb	r2, [r1, #28]
 8003e24:	f8d3 40ec 	ldr.w	r4, [r3, #236]	; 0xec
 8003e28:	00d3      	lsls	r3, r2, #3
    oip->trace_buffer.ptr->state       = (uint8_t)otp->state;
    oip->trace_buffer.ptr->u.sw.ntp    = ntp;
    oip->trace_buffer.ptr->u.sw.wtobjp = otp->u.wtobjp;
 8003e2a:	6b49      	ldr	r1, [r1, #52]	; 0x34
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 8003e2c:	f043 0302 	orr.w	r3, r3, #2
    oip->trace_buffer.ptr->u.sw.wtobjp = otp->u.wtobjp;
 8003e30:	e9c4 0102 	strd	r0, r1, [r4, #8]
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 8003e34:	7023      	strb	r3, [r4, #0]
    trace_next(oip);
  }
}
 8003e36:	f85d 4b04 	ldr.w	r4, [sp], #4
    trace_next(oip);
 8003e3a:	f7ff bfa5 	b.w	8003d88 <trace_next.constprop.0>
 8003e3e:	bf00      	nop
 8003e40:	24000390 	.word	0x24000390

08003e44 <__trace_isr_enter>:
 * @notapi
 */
void __trace_isr_enter(const char *isr) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8003e44:	4a0a      	ldr	r2, [pc, #40]	; (8003e70 <__trace_isr_enter+0x2c>)
 8003e46:	f8b2 30e8 	ldrh.w	r3, [r2, #232]	; 0xe8
void __trace_isr_enter(const char *isr) {
 8003e4a:	b510      	push	{r4, lr}
  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8003e4c:	f013 0404 	ands.w	r4, r3, #4
 8003e50:	d000      	beq.n	8003e54 <__trace_isr_enter+0x10>
    oip->trace_buffer.ptr->state       = 0U;
    oip->trace_buffer.ptr->u.isr.name  = isr;
    trace_next(oip);
    port_unlock_from_isr();
  }
}
 8003e52:	bd10      	pop	{r4, pc}
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8003e54:	2330      	movs	r3, #48	; 0x30
 8003e56:	f383 8811 	msr	BASEPRI, r3
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_ENTER;
 8003e5a:	2103      	movs	r1, #3
 8003e5c:	f8d2 30ec 	ldr.w	r3, [r2, #236]	; 0xec
 8003e60:	7019      	strb	r1, [r3, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 8003e62:	6098      	str	r0, [r3, #8]
    trace_next(oip);
 8003e64:	f7ff ff90 	bl	8003d88 <trace_next.constprop.0>
 8003e68:	f384 8811 	msr	BASEPRI, r4
}
 8003e6c:	bd10      	pop	{r4, pc}
 8003e6e:	bf00      	nop
 8003e70:	24000390 	.word	0x24000390

08003e74 <__trace_isr_leave>:
 * @notapi
 */
void __trace_isr_leave(const char *isr) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8003e74:	4a0a      	ldr	r2, [pc, #40]	; (8003ea0 <__trace_isr_leave+0x2c>)
 8003e76:	f8b2 30e8 	ldrh.w	r3, [r2, #232]	; 0xe8
void __trace_isr_leave(const char *isr) {
 8003e7a:	b510      	push	{r4, lr}
  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8003e7c:	f013 0404 	ands.w	r4, r3, #4
 8003e80:	d000      	beq.n	8003e84 <__trace_isr_leave+0x10>
    oip->trace_buffer.ptr->state       = 0U;
    oip->trace_buffer.ptr->u.isr.name  = isr;
    trace_next(oip);
    port_unlock_from_isr();
  }
}
 8003e82:	bd10      	pop	{r4, pc}
 8003e84:	2330      	movs	r3, #48	; 0x30
 8003e86:	f383 8811 	msr	BASEPRI, r3
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_LEAVE;
 8003e8a:	2104      	movs	r1, #4
 8003e8c:	f8d2 30ec 	ldr.w	r3, [r2, #236]	; 0xec
 8003e90:	7019      	strb	r1, [r3, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 8003e92:	6098      	str	r0, [r3, #8]
    trace_next(oip);
 8003e94:	f7ff ff78 	bl	8003d88 <trace_next.constprop.0>
 8003e98:	f384 8811 	msr	BASEPRI, r4
}
 8003e9c:	bd10      	pop	{r4, pc}
 8003e9e:	bf00      	nop
 8003ea0:	24000390 	.word	0x24000390

08003ea4 <__trace_halt>:
 * @notapi
 */
void __trace_halt(const char *reason) {
  os_instance_t *oip = currcore;

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_HALT) == 0U) {
 8003ea4:	4b06      	ldr	r3, [pc, #24]	; (8003ec0 <__trace_halt+0x1c>)
 8003ea6:	f8b3 20e8 	ldrh.w	r2, [r3, #232]	; 0xe8
 8003eaa:	0712      	lsls	r2, r2, #28
 8003eac:	d500      	bpl.n	8003eb0 <__trace_halt+0xc>
    oip->trace_buffer.ptr->type          = CH_TRACE_TYPE_HALT;
    oip->trace_buffer.ptr->state         = 0;
    oip->trace_buffer.ptr->u.halt.reason = reason;
    trace_next(oip);
  }
}
 8003eae:	4770      	bx	lr
    oip->trace_buffer.ptr->type          = CH_TRACE_TYPE_HALT;
 8003eb0:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8003eb4:	2205      	movs	r2, #5
    oip->trace_buffer.ptr->u.halt.reason = reason;
 8003eb6:	6098      	str	r0, [r3, #8]
    oip->trace_buffer.ptr->type          = CH_TRACE_TYPE_HALT;
 8003eb8:	701a      	strb	r2, [r3, #0]
    trace_next(oip);
 8003eba:	f7ff bf65 	b.w	8003d88 <trace_next.constprop.0>
 8003ebe:	bf00      	nop
 8003ec0:	24000390 	.word	0x24000390

08003ec4 <vt_insert_first.constprop.0>:
 * @param[in] vtlp      pointer to a @p virtual_timers_list_t structure
 * @param[in] vtp       pointer to a @p virtual_timer_t object
 * @param[in] now       last known system time
 * @param[in] delay     delay over @p now
 */
static void vt_insert_first(virtual_timers_list_t *vtlp,
 8003ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
                            sysinterval_t delay) {
  sysinterval_t currdelta;

  /* The delta list is empty, the current time becomes the new
     delta list base time, the timer is inserted.*/
  vtlp->lasttime = now;
 8003ec6:	4d15      	ldr	r5, [pc, #84]	; (8003f1c <vt_insert_first.constprop.0+0x58>)
static void vt_insert_first(virtual_timers_list_t *vtlp,
 8003ec8:	460e      	mov	r6, r1
  ch_dlist_insert_after(&vtlp->dlist, &vtp->dlist, delay);

  /* Initial delta is what is configured statically.*/
  currdelta = vtlp->lastdelta;
 8003eca:	6a2f      	ldr	r7, [r5, #32]
static inline void ch_dlist_insert_after(ch_delta_list_t *dlhp,
                                         ch_delta_list_t *dlp,
                                         sysinterval_t delta) {

  dlp->delta      = delta;
  dlp->prev       = dlhp;
 8003ecc:	f105 0310 	add.w	r3, r5, #16
  vtlp->lasttime = now;
 8003ed0:	61e9      	str	r1, [r5, #28]
  dlp->delta      = delta;
 8003ed2:	42ba      	cmp	r2, r7
  dlp->prev       = dlhp;
 8003ed4:	e9c0 3201 	strd	r3, r2, [r0, #4]
  dlp->next       = dlp->prev->next;
 8003ed8:	692b      	ldr	r3, [r5, #16]
 8003eda:	bf38      	it	cc
 8003edc:	463a      	movcc	r2, r7
 8003ede:	6003      	str	r3, [r0, #0]
  dlp->next->prev = dlp;
 8003ee0:	4614      	mov	r4, r2
 8003ee2:	6058      	str	r0, [r3, #4]
  dlhp->next      = dlp;
 8003ee4:	6128      	str	r0, [r5, #16]
  stStartAlarm(time);
 8003ee6:	1888      	adds	r0, r1, r2
 8003ee8:	f7fc fc04 	bl	80006f4 <stStartAlarm>
  return stGetCounter();
 8003eec:	f7fc fbfe 	bl	80006ec <stGetCounter>
 */
static inline sysinterval_t chTimeDiffX(systime_t start, systime_t end) {

  /*lint -save -e9033 [10.8] This cast is required by the operation, it is
    known that the destination type can be wider.*/
  return (sysinterval_t)((systime_t)(end - start));
 8003ef0:	1b82      	subs	r2, r0, r6
 8003ef2:	4603      	mov	r3, r0
       Note that the "<" condition is intentional, we want to make sure
       that the alarm is set before the deadline is reached because the
       comparison could happen on the transition depending on the timer
       architecture.*/
    newnow = chVTGetSystemTimeX();
    if (likely(chTimeDiffX(now, newnow) < delay)) {
 8003ef4:	42a2      	cmp	r2, r4
 8003ef6:	d209      	bcs.n	8003f0c <vt_insert_first.constprop.0+0x48>
    delay = currdelta;
  }

#if !defined(CH_VT_RFCU_DISABLED)
  /* Checking if a skip occurred.*/
  if (currdelta > vtlp->lastdelta) {
 8003ef8:	6a2b      	ldr	r3, [r5, #32]
 8003efa:	429f      	cmp	r7, r3
 8003efc:	d800      	bhi.n	8003f00 <vt_insert_first.constprop.0+0x3c>
  }
#else
  /* Assertions as fallback.*/
  chDbgAssert(currdelta <= CH_CFG_ST_TIMEDELTA, "insufficient delta");
#endif
}
 8003efe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    vtlp->lastdelta = currdelta;
 8003f00:	622f      	str	r7, [r5, #32]
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8003f02:	2001      	movs	r0, #1
}
 8003f04:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8003f08:	f7ff bf36 	b.w	8003d78 <chRFCUCollectFaultsI>
    currdelta += (sysinterval_t)1;
 8003f0c:	1c7c      	adds	r4, r7, #1
  stSetAlarm(time);
 8003f0e:	1930      	adds	r0, r6, r4
 8003f10:	4627      	mov	r7, r4
    now = newnow;
 8003f12:	461e      	mov	r6, r3
 8003f14:	f7fc fbfc 	bl	8000710 <stSetAlarm>
  while (true) {
 8003f18:	e7e8      	b.n	8003eec <vt_insert_first.constprop.0+0x28>
 8003f1a:	bf00      	nop
 8003f1c:	24000390 	.word	0x24000390

08003f20 <vt_enqueue.constprop.0>:
 *
 * @param[in] vtlp      pointer to a @p virtual_timers_list_t structure
 * @param[in] vtp       pointer to a @p virtual_timer_t object
 * @param[in] delay     delay over current system time
 */
static void vt_enqueue(virtual_timers_list_t *vtlp,
 8003f20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return (bool)(dlhp == dlhp->next);
 8003f24:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 8003fcc <vt_enqueue.constprop.0+0xac>
 8003f28:	4607      	mov	r7, r0
 8003f2a:	460e      	mov	r6, r1
  return stGetCounter();
 8003f2c:	f7fc fbde 	bl	80006ec <stGetCounter>
 8003f30:	464b      	mov	r3, r9
 8003f32:	4680      	mov	r8, r0
 8003f34:	f853 5f10 	ldr.w	r5, [r3, #16]!
  {
    sysinterval_t nowdelta;
    systime_t now = chVTGetSystemTimeX();

    /* Special case where the timers list is empty.*/
    if (ch_dlist_isempty(&vtlp->dlist)) {
 8003f38:	429d      	cmp	r5, r3
 8003f3a:	d03b      	beq.n	8003fb4 <vt_enqueue.constprop.0+0x94>
 8003f3c:	f8d9 401c 	ldr.w	r4, [r9, #28]
      delta = delay;
    }

    /* Checking if this timer would become the first in the delta list, this
       requires changing the current alarm setting.*/
    if (delta < vtlp->dlist.next->delta) {
 8003f40:	68ab      	ldr	r3, [r5, #8]
 8003f42:	1b04      	subs	r4, r0, r4
      delta = delay;
 8003f44:	1934      	adds	r4, r6, r4
 8003f46:	bf28      	it	cs
 8003f48:	4634      	movcs	r4, r6
    if (delta < vtlp->dlist.next->delta) {
 8003f4a:	42a3      	cmp	r3, r4
 8003f4c:	d815      	bhi.n	8003f7a <vt_enqueue.constprop.0+0x5a>
  ch_delta_list_t *dlp;

  /* The delta list is scanned in order to find the correct position for
     this element. */
  dlp = dlhp->next;
  while (likely(dlp->delta < delta)) {
 8003f4e:	429c      	cmp	r4, r3
 8003f50:	d904      	bls.n	8003f5c <vt_enqueue.constprop.0+0x3c>
    /* Debug assert if the element is already in the list.*/
    chDbgAssert(dlp != dlep, "element already in list");

    delta -= dlp->delta;
    dlp = dlp->next;
 8003f52:	682d      	ldr	r5, [r5, #0]
    delta -= dlp->delta;
 8003f54:	1ae4      	subs	r4, r4, r3
  while (likely(dlp->delta < delta)) {
 8003f56:	68ab      	ldr	r3, [r5, #8]
 8003f58:	42a3      	cmp	r3, r4
 8003f5a:	d3fa      	bcc.n	8003f52 <vt_enqueue.constprop.0+0x32>
  dlp->prev       = dlp->next->prev;
 8003f5c:	686b      	ldr	r3, [r5, #4]
  dlp->delta -= delta;

  /* Special case when the inserted element is in last position in the list,
     the value in the header must be restored, just doing it is faster than
     checking then doing.*/
  dlhp->delta = (sysinterval_t)-1;
 8003f5e:	f04f 32ff 	mov.w	r2, #4294967295
  dlp->delta      = delta;
 8003f62:	60bc      	str	r4, [r7, #8]
  dlp->prev       = dlp->next->prev;
 8003f64:	e9c7 5300 	strd	r5, r3, [r7]
  dlp->prev->next = dlp;
 8003f68:	601f      	str	r7, [r3, #0]
  dlp->delta -= delta;
 8003f6a:	68ab      	ldr	r3, [r5, #8]
  dlhp->prev      = dlp;
 8003f6c:	606f      	str	r7, [r5, #4]
  dlp->delta -= delta;
 8003f6e:	1b1b      	subs	r3, r3, r4
 8003f70:	60ab      	str	r3, [r5, #8]
  dlhp->delta = (sysinterval_t)-1;
 8003f72:	f8c9 2018 	str.w	r2, [r9, #24]
  /* Delta is initially equal to the specified delay.*/
  delta = delay;
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
}
 8003f76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  currdelta = vtlp->lastdelta;
 8003f7a:	f8d9 5020 	ldr.w	r5, [r9, #32]
  if (delay < currdelta) {
 8003f7e:	42ae      	cmp	r6, r5
 8003f80:	bf38      	it	cc
 8003f82:	462e      	movcc	r6, r5
  stSetAlarm(time);
 8003f84:	eb08 0006 	add.w	r0, r8, r6
 8003f88:	f7fc fbc2 	bl	8000710 <stSetAlarm>
  return stGetCounter();
 8003f8c:	f7fc fbae 	bl	80006ec <stGetCounter>
 8003f90:	eba0 0808 	sub.w	r8, r0, r8
    if (likely(nowdelta < delay)) {
 8003f94:	4546      	cmp	r6, r8
 8003f96:	d914      	bls.n	8003fc2 <vt_enqueue.constprop.0+0xa2>
  if (currdelta > vtlp->lastdelta) {
 8003f98:	f8d9 3020 	ldr.w	r3, [r9, #32]
 8003f9c:	429d      	cmp	r5, r3
 8003f9e:	d803      	bhi.n	8003fa8 <vt_enqueue.constprop.0+0x88>
  dlp = dlhp->next;
 8003fa0:	f8d9 5010 	ldr.w	r5, [r9, #16]
  while (likely(dlp->delta < delta)) {
 8003fa4:	68ab      	ldr	r3, [r5, #8]
 8003fa6:	e7d2      	b.n	8003f4e <vt_enqueue.constprop.0+0x2e>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8003fa8:	2001      	movs	r0, #1
    vtlp->lastdelta = currdelta;
 8003faa:	f8c9 5020 	str.w	r5, [r9, #32]
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8003fae:	f7ff fee3 	bl	8003d78 <chRFCUCollectFaultsI>
 8003fb2:	e7f5      	b.n	8003fa0 <vt_enqueue.constprop.0+0x80>
      vt_insert_first(vtlp, vtp, now, delay);
 8003fb4:	4632      	mov	r2, r6
 8003fb6:	4601      	mov	r1, r0
 8003fb8:	4638      	mov	r0, r7
}
 8003fba:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
      vt_insert_first(vtlp, vtp, now, delay);
 8003fbe:	f7ff bf81 	b.w	8003ec4 <vt_insert_first.constprop.0>
    currdelta += (sysinterval_t)1;
 8003fc2:	3501      	adds	r5, #1
    now = newnow;
 8003fc4:	4680      	mov	r8, r0
    currdelta += (sysinterval_t)1;
 8003fc6:	462e      	mov	r6, r5
  while (true) {
 8003fc8:	e7dc      	b.n	8003f84 <vt_enqueue.constprop.0+0x64>
 8003fca:	bf00      	nop
 8003fcc:	24000390 	.word	0x24000390

08003fd0 <chVTDoSetI>:

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  /* Timer initialization.*/
  vtp->par     = par;
 8003fd0:	6103      	str	r3, [r0, #16]
  vtp->func    = vtfunc;
  vtp->reload  = (sysinterval_t)0;
 8003fd2:	2300      	movs	r3, #0
  vtp->func    = vtfunc;
 8003fd4:	60c2      	str	r2, [r0, #12]
  vtp->reload  = (sysinterval_t)0;
 8003fd6:	6143      	str	r3, [r0, #20]

  /* Inserting the timer in the delta list.*/
  vt_enqueue(vtlp, vtp, delay);
 8003fd8:	f7ff bfa2 	b.w	8003f20 <vt_enqueue.constprop.0>

08003fdc <chVTDoResetI>:
 *
 * @param[in] vtp       pointer to a @p virtual_timer_t object
 *
 * @iclass
 */
void chVTDoResetI(virtual_timer_t *vtp) {
 8003fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  return (bool)(dlhp->next == dlp);
 8003fde:	4c24      	ldr	r4, [pc, #144]	; (8004070 <chVTDoResetI+0x94>)
 8003fe0:	6923      	ldr	r3, [r4, #16]
  systime_t now;
  sysinterval_t nowdelta, delta;

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (!ch_dlist_isfirst(&vtlp->dlist, &vtp->dlist)) {
 8003fe2:	4298      	cmp	r0, r3
 8003fe4:	d00d      	beq.n	8004002 <chVTDoResetI+0x26>
 *
 * @notapi
 */
static inline ch_delta_list_t *ch_dlist_dequeue(ch_delta_list_t *dlp) {

  dlp->prev->next = dlp->next;
 8003fe6:	6803      	ldr	r3, [r0, #0]
 8003fe8:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 8003fec:	6013      	str	r3, [r2, #0]
  dlp->next->prev = dlp->prev;
 8003fee:	605a      	str	r2, [r3, #4]

    /* Removing the element from the delta list.*/
    (void) ch_dlist_dequeue(&vtp->dlist);

    /* Adding delta to the next element, if it is not the last one.*/
    vtp->dlist.next->delta += vtp->dlist.delta;
 8003ff0:	689a      	ldr	r2, [r3, #8]
 8003ff2:	440a      	add	r2, r1

    /* Marking timer as not armed.*/
    vtp->dlist.next = NULL;
 8003ff4:	2100      	movs	r1, #0
    vtp->dlist.next->delta += vtp->dlist.delta;
 8003ff6:	609a      	str	r2, [r3, #8]

    /* Special case when the removed element from the last position in the list,
       the value in the header must be restored, just doing it is faster than
       checking then doing.*/
    vtlp->dlist.delta = (sysinterval_t)-1;
 8003ff8:	f04f 33ff 	mov.w	r3, #4294967295
    vtp->dlist.next = NULL;
 8003ffc:	6001      	str	r1, [r0, #0]
    vtlp->dlist.delta = (sysinterval_t)-1;
 8003ffe:	61a3      	str	r3, [r4, #24]
  delta = vtlp->dlist.next->delta - nowdelta;

  /* Setting up the alarm.*/
  vt_set_alarm(vtlp, now, delta);
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8004000:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  dlhp->next       = dlp->next;
 8004002:	6802      	ldr	r2, [r0, #0]
 8004004:	4623      	mov	r3, r4
  vtp->dlist.next = NULL;
 8004006:	2100      	movs	r1, #0
 8004008:	f843 2f10 	str.w	r2, [r3, #16]!
  dlhp->next->prev = dlhp;
 800400c:	6053      	str	r3, [r2, #4]
 800400e:	6001      	str	r1, [r0, #0]
  return (bool)(dlhp == dlhp->next);
 8004010:	6922      	ldr	r2, [r4, #16]
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8004012:	429a      	cmp	r2, r3
 8004014:	d023      	beq.n	800405e <chVTDoResetI+0x82>
  vtlp->dlist.next->delta += vtp->dlist.delta;
 8004016:	6893      	ldr	r3, [r2, #8]
 8004018:	6881      	ldr	r1, [r0, #8]
 800401a:	440b      	add	r3, r1
 800401c:	6093      	str	r3, [r2, #8]
 800401e:	f7fc fb65 	bl	80006ec <stGetCounter>
  nowdelta = chTimeDiffX(vtlp->lasttime, now);
 8004022:	69e3      	ldr	r3, [r4, #28]
  if (nowdelta >= vtlp->dlist.next->delta) {
 8004024:	6922      	ldr	r2, [r4, #16]
 8004026:	4605      	mov	r5, r0
 8004028:	1ac1      	subs	r1, r0, r3
 800402a:	6896      	ldr	r6, [r2, #8]
 800402c:	428e      	cmp	r6, r1
 800402e:	d9e7      	bls.n	8004000 <chVTDoResetI+0x24>
  delta = vtlp->dlist.next->delta - nowdelta;
 8004030:	441e      	add	r6, r3
  currdelta = vtlp->lastdelta;
 8004032:	6a27      	ldr	r7, [r4, #32]
  delta = vtlp->dlist.next->delta - nowdelta;
 8004034:	1a36      	subs	r6, r6, r0
 8004036:	42be      	cmp	r6, r7
 8004038:	bf38      	it	cc
 800403a:	463e      	movcc	r6, r7
  stSetAlarm(time);
 800403c:	19a8      	adds	r0, r5, r6
 800403e:	f7fc fb67 	bl	8000710 <stSetAlarm>
  return stGetCounter();
 8004042:	f7fc fb53 	bl	80006ec <stGetCounter>
 8004046:	1b45      	subs	r5, r0, r5
    if (likely(nowdelta < delay)) {
 8004048:	42ae      	cmp	r6, r5
 800404a:	d90c      	bls.n	8004066 <chVTDoResetI+0x8a>
  if (currdelta > vtlp->lastdelta) {
 800404c:	6a23      	ldr	r3, [r4, #32]
 800404e:	429f      	cmp	r7, r3
 8004050:	d9d6      	bls.n	8004000 <chVTDoResetI+0x24>
    vtlp->lastdelta = currdelta;
 8004052:	6227      	str	r7, [r4, #32]
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8004054:	2001      	movs	r0, #1
}
 8004056:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 800405a:	f7ff be8d 	b.w	8003d78 <chRFCUCollectFaultsI>
}
 800405e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
  stStopAlarm();
 8004062:	f7fc bb4f 	b.w	8000704 <stStopAlarm>
    currdelta += (sysinterval_t)1;
 8004066:	3701      	adds	r7, #1
    now = newnow;
 8004068:	4605      	mov	r5, r0
    currdelta += (sysinterval_t)1;
 800406a:	463e      	mov	r6, r7
  while (true) {
 800406c:	e7e6      	b.n	800403c <chVTDoResetI+0x60>
 800406e:	bf00      	nop
 8004070:	24000390 	.word	0x24000390

08004074 <chVTDoTickI>:
 *          to acquire the lock if needed. This is done in order to reduce
 *          interrupts jitter when many timers are in use.
 *
 * @iclass
 */
void chVTDoTickI(void) {
 8004074:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004078:	4e3d      	ldr	r6, [pc, #244]	; (8004170 <chVTDoTickI+0xfc>)
    lasttime = chTimeAddX(vtlp->lasttime, vtp->dlist.delta);
    vtlp->lasttime = lasttime;

    /* Removing the timer from the list, marking it as not armed.*/
    (void) ch_dlist_dequeue(&vtp->dlist);
    vtp->dlist.next = NULL;
 800407a:	2700      	movs	r7, #0
 800407c:	f04f 0930 	mov.w	r9, #48	; 0x30
 8004080:	f106 0810 	add.w	r8, r6, #16
 8004084:	e009      	b.n	800409a <chVTDoTickI+0x26>
 8004086:	f387 8811 	msr	BASEPRI, r7
    /* The callback is invoked outside the kernel critical section, it
       is re-entered on the callback return. Note that "lasttime" can be
       modified within the callback if some timer function is called.*/
    chSysUnlockFromISR();

    vtp->func(vtp, vtp->par);
 800408a:	e9d4 3103 	ldrd	r3, r1, [r4, #12]
 800408e:	4620      	mov	r0, r4
 8004090:	4798      	blx	r3
 8004092:	f389 8811 	msr	BASEPRI, r9

    chSysLockFromISR();

    /* If a reload is defined the timer needs to be restarted.*/
    if (unlikely(vtp->reload > (sysinterval_t)0)) {
 8004096:	6963      	ldr	r3, [r4, #20]
 8004098:	b9ab      	cbnz	r3, 80040c6 <chVTDoTickI+0x52>
    vtp = (virtual_timer_t *)vtlp->dlist.next;
 800409a:	6934      	ldr	r4, [r6, #16]
  return stGetCounter();
 800409c:	f7fc fb26 	bl	80006ec <stGetCounter>
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
 80040a0:	69f3      	ldr	r3, [r6, #28]
 80040a2:	4605      	mov	r5, r0
    if (nowdelta < vtp->dlist.delta) {
 80040a4:	68a2      	ldr	r2, [r4, #8]
 80040a6:	1ac1      	subs	r1, r0, r3
 80040a8:	428a      	cmp	r2, r1
 80040aa:	d82c      	bhi.n	8004106 <chVTDoTickI+0x92>
  return systime + (systime_t)interval;
 80040ac:	189d      	adds	r5, r3, r2
  dlp->prev->next = dlp->next;
 80040ae:	e9d4 1000 	ldrd	r1, r0, [r4]
    vtlp->lasttime = lasttime;
 80040b2:	61f5      	str	r5, [r6, #28]
 80040b4:	6001      	str	r1, [r0, #0]
  dlp->next->prev = dlp->prev;
 80040b6:	6048      	str	r0, [r1, #4]
    vtp->dlist.next = NULL;
 80040b8:	6027      	str	r7, [r4, #0]
    if (ch_dlist_isempty(&vtlp->dlist)) {
 80040ba:	6933      	ldr	r3, [r6, #16]
 80040bc:	4543      	cmp	r3, r8
 80040be:	d1e2      	bne.n	8004086 <chVTDoTickI+0x12>
  stStopAlarm();
 80040c0:	f7fc fb20 	bl	8000704 <stStopAlarm>
}
 80040c4:	e7df      	b.n	8004086 <chVTDoTickI+0x12>
  return stGetCounter();
 80040c6:	f7fc fb11 	bl	80006ec <stGetCounter>
      now = chVTGetSystemTimeX();
      nowdelta = chTimeDiffX(lasttime, now);

#if !defined(CH_VT_RFCU_DISABLED)
      /* Checking if the required reload is feasible.*/
      if (nowdelta > vtp->reload) {
 80040ca:	6962      	ldr	r2, [r4, #20]
  return (sysinterval_t)((systime_t)(end - start));
 80040cc:	eba0 0b05 	sub.w	fp, r0, r5
 80040d0:	4682      	mov	sl, r0
 80040d2:	455a      	cmp	r2, fp
 80040d4:	d330      	bcc.n	8004138 <chVTDoTickI+0xc4>
  return (bool)(dlhp == dlhp->next);
 80040d6:	6933      	ldr	r3, [r6, #16]
      /* Enqueuing the timer again using the calculated delta.*/
      delay = vtp->reload - nowdelta;
#endif

      /* Special case where the timers list is empty.*/
      if (ch_dlist_isempty(&vtlp->dlist)) {
 80040d8:	4543      	cmp	r3, r8
 80040da:	d03f      	beq.n	800415c <chVTDoTickI+0xe8>
  while (likely(dlp->delta < delta)) {
 80040dc:	6899      	ldr	r1, [r3, #8]
 80040de:	428a      	cmp	r2, r1
 80040e0:	d904      	bls.n	80040ec <chVTDoTickI+0x78>
    dlp = dlp->next;
 80040e2:	681b      	ldr	r3, [r3, #0]
    delta -= dlp->delta;
 80040e4:	1a52      	subs	r2, r2, r1
  while (likely(dlp->delta < delta)) {
 80040e6:	6899      	ldr	r1, [r3, #8]
 80040e8:	4291      	cmp	r1, r2
 80040ea:	d3fa      	bcc.n	80040e2 <chVTDoTickI+0x6e>
  dlp->prev       = dlp->next->prev;
 80040ec:	6859      	ldr	r1, [r3, #4]
  dlp->delta      = delta;
 80040ee:	60a2      	str	r2, [r4, #8]
  dlp->prev       = dlp->next->prev;
 80040f0:	e9c4 3100 	strd	r3, r1, [r4]
  dlp->prev->next = dlp;
 80040f4:	600c      	str	r4, [r1, #0]
  dlp->delta -= delta;
 80040f6:	6899      	ldr	r1, [r3, #8]
  dlhp->prev      = dlp;
 80040f8:	605c      	str	r4, [r3, #4]
  dlp->delta -= delta;
 80040fa:	1a89      	subs	r1, r1, r2
  dlhp->delta = (sysinterval_t)-1;
 80040fc:	f04f 32ff 	mov.w	r2, #4294967295
  dlp->delta -= delta;
 8004100:	6099      	str	r1, [r3, #8]
  dlhp->delta = (sysinterval_t)-1;
 8004102:	61b2      	str	r2, [r6, #24]
}
 8004104:	e7c9      	b.n	800409a <chVTDoTickI+0x26>
      ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
    }
  }

  /* If the list is empty, nothing else to do.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8004106:	6931      	ldr	r1, [r6, #16]
 8004108:	4541      	cmp	r1, r8
 800410a:	d013      	beq.n	8004134 <chVTDoTickI+0xc0>
  }

  /* The "unprocessed nowdelta" time slice is added to "last time"
     and subtracted to next timer's delta.*/
  vtlp->lasttime += nowdelta;
  vtp->dlist.delta -= nowdelta;
 800410c:	4413      	add	r3, r2
  currdelta = vtlp->lastdelta;
 800410e:	6a37      	ldr	r7, [r6, #32]
  vtlp->lasttime += nowdelta;
 8004110:	61f0      	str	r0, [r6, #28]
  vtp->dlist.delta -= nowdelta;
 8004112:	1a1b      	subs	r3, r3, r0
 8004114:	42bb      	cmp	r3, r7
 8004116:	60a3      	str	r3, [r4, #8]
  if (delay < currdelta) {
 8004118:	bf38      	it	cc
 800411a:	463b      	movcc	r3, r7
 800411c:	461c      	mov	r4, r3
  stSetAlarm(time);
 800411e:	1928      	adds	r0, r5, r4
 8004120:	f7fc faf6 	bl	8000710 <stSetAlarm>
  return stGetCounter();
 8004124:	f7fc fae2 	bl	80006ec <stGetCounter>
 8004128:	1b45      	subs	r5, r0, r5
    if (likely(nowdelta < delay)) {
 800412a:	42ac      	cmp	r4, r5
 800412c:	d912      	bls.n	8004154 <chVTDoTickI+0xe0>
  if (currdelta > vtlp->lastdelta) {
 800412e:	6a33      	ldr	r3, [r6, #32]
 8004130:	429f      	cmp	r7, r3
 8004132:	d809      	bhi.n	8004148 <chVTDoTickI+0xd4>

  /* Update alarm time to next timer.*/
  vt_set_alarm(vtlp, now, vtp->dlist.delta);
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8004134:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        chRFCUCollectFaultsI(CH_RFCU_VT_SKIPPED_DEADLINE);
 8004138:	2002      	movs	r0, #2
 800413a:	f7ff fe1d 	bl	8003d78 <chRFCUCollectFaultsI>
  return (bool)(dlhp == dlhp->next);
 800413e:	6933      	ldr	r3, [r6, #16]
      if (ch_dlist_isempty(&vtlp->dlist)) {
 8004140:	4543      	cmp	r3, r8
 8004142:	d013      	beq.n	800416c <chVTDoTickI+0xf8>
 8004144:	465a      	mov	r2, fp
 8004146:	e7c9      	b.n	80040dc <chVTDoTickI+0x68>
    vtlp->lastdelta = currdelta;
 8004148:	6237      	str	r7, [r6, #32]
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 800414a:	2001      	movs	r0, #1
}
 800414c:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 8004150:	f7ff be12 	b.w	8003d78 <chRFCUCollectFaultsI>
    currdelta += (sysinterval_t)1;
 8004154:	3701      	adds	r7, #1
    now = newnow;
 8004156:	4605      	mov	r5, r0
    currdelta += (sysinterval_t)1;
 8004158:	463c      	mov	r4, r7
  while (true) {
 800415a:	e7e0      	b.n	800411e <chVTDoTickI+0xaa>
        delay = vtp->reload - nowdelta;
 800415c:	442a      	add	r2, r5
 800415e:	1a12      	subs	r2, r2, r0
        vt_insert_first(vtlp, vtp, now, delay);
 8004160:	4651      	mov	r1, sl
 8004162:	4620      	mov	r0, r4
}
 8004164:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
        vt_insert_first(vtlp, vtp, now, delay);
 8004168:	f7ff beac 	b.w	8003ec4 <vt_insert_first.constprop.0>
        delay = (sysinterval_t)0;
 800416c:	2200      	movs	r2, #0
 800416e:	e7f7      	b.n	8004160 <chVTDoTickI+0xec>
 8004170:	24000390 	.word	0x24000390

08004174 <__sch_wakeup>:
}

/*
 * Timeout wakeup callback.
 */
static void __sch_wakeup(virtual_timer_t *vtp, void *p) {
 8004174:	b510      	push	{r4, lr}
 8004176:	2330      	movs	r3, #48	; 0x30
 8004178:	460c      	mov	r4, r1
 800417a:	f383 8811 	msr	BASEPRI, r3
  thread_t *tp = threadref(p);

  (void)vtp;

  chSysLockFromISR();
  switch (tp->state) {
 800417e:	7f0b      	ldrb	r3, [r1, #28]
 8004180:	2b0c      	cmp	r3, #12
 8004182:	d810      	bhi.n	80041a6 <__sch_wakeup+0x32>
 8004184:	e8df f003 	tbb	[pc, r3]
 8004188:	260f0f2a 	.word	0x260f0f2a
 800418c:	0b0f070b 	.word	0x0b0f070b
 8004190:	0f0f0f0f 	.word	0x0f0f0f0f
 8004194:	0b          	.byte	0x0b
 8004195:	00          	.byte	0x00
  case CH_STATE_SUSPENDED:
    *tp->u.wttrp = NULL;
    break;
#if CH_CFG_USE_SEMAPHORES == TRUE
  case CH_STATE_WTSEM:
    chSemFastSignalI(tp->u.wtsemp);
 8004196:	6b4a      	ldr	r2, [r1, #52]	; 0x34
 */
static inline void chSemFastSignalI(semaphore_t *sp) {

  chDbgCheckClassI();

  sp->cnt++;
 8004198:	6893      	ldr	r3, [r2, #8]
 800419a:	3301      	adds	r3, #1
 800419c:	6093      	str	r3, [r2, #8]
  p->prev->next = p->next;
 800419e:	e9d4 3200 	ldrd	r3, r2, [r4]
 80041a2:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 80041a4:	605a      	str	r2, [r3, #4]
    /* Any other state, nothing to do.*/
    break;
  }

  /* Standard message for timeout conditions.*/
  tp->u.rdymsg = MSG_TIMEOUT;
 80041a6:	f04f 31ff 	mov.w	r1, #4294967295
  __trace_ready(tp, tp->u.rdymsg);
 80041aa:	4620      	mov	r0, r4
  tp->u.rdymsg = MSG_TIMEOUT;
 80041ac:	6361      	str	r1, [r4, #52]	; 0x34
  __trace_ready(tp, tp->u.rdymsg);
 80041ae:	f7ff fe1b 	bl	8003de8 <__trace_ready>
  tp->state = CH_STATE_READY;
 80041b2:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 80041b4:	6923      	ldr	r3, [r4, #16]
  } while (unlikely(pqp->prio >= p->prio));
 80041b6:	68a1      	ldr	r1, [r4, #8]
  tp->state = CH_STATE_READY;
 80041b8:	7722      	strb	r2, [r4, #28]
    ch_priority_queue_t *next = pqp->next;
 80041ba:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio >= p->prio));
 80041bc:	689a      	ldr	r2, [r3, #8]
 80041be:	428a      	cmp	r2, r1
 80041c0:	d2fb      	bcs.n	80041ba <__sch_wakeup+0x46>
  p->prev       = pqp->prev;
 80041c2:	685a      	ldr	r2, [r3, #4]
 80041c4:	2100      	movs	r1, #0
  p->next       = pqp;
 80041c6:	6023      	str	r3, [r4, #0]
  p->prev       = pqp->prev;
 80041c8:	6062      	str	r2, [r4, #4]
  p->prev->next = p;
 80041ca:	6014      	str	r4, [r2, #0]
  pqp->prev     = p;
 80041cc:	605c      	str	r4, [r3, #4]
 80041ce:	f381 8811 	msr	BASEPRI, r1
  /* Goes behind peers because it went to sleep voluntarily.*/
  (void) __sch_ready_behind(tp);
  chSysUnlockFromISR();

  return;
}
 80041d2:	bd10      	pop	{r4, pc}
    *tp->u.wttrp = NULL;
 80041d4:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 80041d6:	2200      	movs	r2, #0
 80041d8:	601a      	str	r2, [r3, #0]
    break;
 80041da:	e7e4      	b.n	80041a6 <__sch_wakeup+0x32>
 80041dc:	2300      	movs	r3, #0
 80041de:	f383 8811 	msr	BASEPRI, r3
}
 80041e2:	bd10      	pop	{r4, pc}

080041e4 <chSchReadyI>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @iclass
 */
thread_t *chSchReadyI(thread_t *tp) {
 80041e4:	b510      	push	{r4, lr}
 80041e6:	4604      	mov	r4, r0
  __trace_ready(tp, tp->u.rdymsg);
 80041e8:	6b41      	ldr	r1, [r0, #52]	; 0x34
 80041ea:	f7ff fdfd 	bl	8003de8 <__trace_ready>
  tp->state = CH_STATE_READY;
 80041ee:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 80041f0:	6923      	ldr	r3, [r4, #16]
  } while (unlikely(pqp->prio >= p->prio));
 80041f2:	68a1      	ldr	r1, [r4, #8]
  tp->state = CH_STATE_READY;
 80041f4:	7722      	strb	r2, [r4, #28]
    ch_priority_queue_t *next = pqp->next;
 80041f6:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio >= p->prio));
 80041f8:	689a      	ldr	r2, [r3, #8]
 80041fa:	428a      	cmp	r2, r1
 80041fc:	d2fb      	bcs.n	80041f6 <chSchReadyI+0x12>
  p->prev       = pqp->prev;
 80041fe:	685a      	ldr	r2, [r3, #4]
    chSysNotifyInstance(tp->owner);
  }
#endif

  return __sch_ready_behind(tp);
}
 8004200:	4620      	mov	r0, r4
  p->next       = pqp;
 8004202:	6023      	str	r3, [r4, #0]
  p->prev       = pqp->prev;
 8004204:	6062      	str	r2, [r4, #4]
  p->prev->next = p;
 8004206:	6014      	str	r4, [r2, #0]
  pqp->prev     = p;
 8004208:	605c      	str	r4, [r3, #4]
 800420a:	bd10      	pop	{r4, pc}

0800420c <chSchGoSleepS>:
 *
 * @sclass
 */
void chSchGoSleepS(tstate_t newstate) {
  os_instance_t *oip = currcore;
  thread_t *otp = __instance_get_currthread(oip);
 800420c:	4b0c      	ldr	r3, [pc, #48]	; (8004240 <chSchGoSleepS+0x34>)
  otp->ticks = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif

  /* Next thread in ready list becomes current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
  ntp->state = CH_STATE_CURRENT;
 800420e:	f04f 0c01 	mov.w	ip, #1
void chSchGoSleepS(tstate_t newstate) {
 8004212:	b510      	push	{r4, lr}
  thread_t *otp = __instance_get_currthread(oip);
 8004214:	68d9      	ldr	r1, [r3, #12]
void chSchGoSleepS(tstate_t newstate) {
 8004216:	b082      	sub	sp, #8
  ch_priority_queue_t *p = pqp->next;
 8004218:	681c      	ldr	r4, [r3, #0]
  otp->state = newstate;
 800421a:	7708      	strb	r0, [r1, #28]
  pqp->next       = p->next;
 800421c:	6822      	ldr	r2, [r4, #0]
  if (ntp->hdr.pqueue.prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 800421e:	4620      	mov	r0, r4
 8004220:	9101      	str	r1, [sp, #4]
  pqp->next->prev = pqp;
 8004222:	6053      	str	r3, [r2, #4]
  pqp->next       = p->next;
 8004224:	601a      	str	r2, [r3, #0]
  ntp->state = CH_STATE_CURRENT;
 8004226:	f884 c01c 	strb.w	ip, [r4, #28]
  __instance_set_currthread(oip, ntp);
 800422a:	60dc      	str	r4, [r3, #12]
  chSysSwitch(ntp, otp);
 800422c:	f7ff fdf2 	bl	8003e14 <__trace_switch>
 8004230:	9901      	ldr	r1, [sp, #4]
 8004232:	4620      	mov	r0, r4
}
 8004234:	b002      	add	sp, #8
 8004236:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  chSysSwitch(ntp, otp);
 800423a:	f7fc b8e3 	b.w	8000404 <__port_switch>
 800423e:	bf00      	nop
 8004240:	24000390 	.word	0x24000390

08004244 <chSchGoSleepTimeoutS>:
 * @return              The wakeup message.
 * @retval MSG_TIMEOUT  if a timeout occurs.
 *
 * @sclass
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 8004244:	b5f0      	push	{r4, r5, r6, r7, lr}
  thread_t *tp = __instance_get_currthread(currcore);

  chDbgCheckClassS();

  if (TIME_INFINITE != timeout) {
 8004246:	1c4b      	adds	r3, r1, #1
  thread_t *tp = __instance_get_currthread(currcore);
 8004248:	4c1a      	ldr	r4, [pc, #104]	; (80042b4 <chSchGoSleepTimeoutS+0x70>)
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 800424a:	b089      	sub	sp, #36	; 0x24
 800424c:	4605      	mov	r5, r0
  thread_t *tp = __instance_get_currthread(currcore);
 800424e:	68e6      	ldr	r6, [r4, #12]
  if (TIME_INFINITE != timeout) {
 8004250:	d01d      	beq.n	800428e <chSchGoSleepTimeoutS+0x4a>
    virtual_timer_t vt;

    chVTDoSetI(&vt, timeout, __sch_wakeup, (void *)tp);
 8004252:	4633      	mov	r3, r6
 8004254:	4a18      	ldr	r2, [pc, #96]	; (80042b8 <chSchGoSleepTimeoutS+0x74>)
 8004256:	a802      	add	r0, sp, #8
 8004258:	f7ff feba 	bl	8003fd0 <chVTDoSetI>
  thread_t *otp = __instance_get_currthread(oip);
 800425c:	68e1      	ldr	r1, [r4, #12]
  ntp->state = CH_STATE_CURRENT;
 800425e:	2201      	movs	r2, #1
  otp->state = newstate;
 8004260:	770d      	strb	r5, [r1, #28]
  ch_priority_queue_t *p = pqp->next;
 8004262:	6825      	ldr	r5, [r4, #0]
  chSysSwitch(ntp, otp);
 8004264:	9101      	str	r1, [sp, #4]
  pqp->next       = p->next;
 8004266:	682b      	ldr	r3, [r5, #0]
 8004268:	4628      	mov	r0, r5
  pqp->next->prev = pqp;
 800426a:	605c      	str	r4, [r3, #4]
  ntp->state = CH_STATE_CURRENT;
 800426c:	772a      	strb	r2, [r5, #28]
  pqp->next       = p->next;
 800426e:	6023      	str	r3, [r4, #0]
  __instance_set_currthread(oip, ntp);
 8004270:	60e5      	str	r5, [r4, #12]
  chSysSwitch(ntp, otp);
 8004272:	f7ff fdcf 	bl	8003e14 <__trace_switch>
 8004276:	9901      	ldr	r1, [sp, #4]
 8004278:	4628      	mov	r0, r5
 800427a:	f7fc f8c3 	bl	8000404 <__port_switch>
    chSchGoSleepS(newstate);
    if (chVTIsArmedI(&vt)) {
 800427e:	9b02      	ldr	r3, [sp, #8]
 8004280:	b113      	cbz	r3, 8004288 <chSchGoSleepTimeoutS+0x44>
      chVTDoResetI(&vt);
 8004282:	a802      	add	r0, sp, #8
 8004284:	f7ff feaa 	bl	8003fdc <chVTDoResetI>
  else {
    chSchGoSleepS(newstate);
  }

  return tp->u.rdymsg;
}
 8004288:	6b70      	ldr	r0, [r6, #52]	; 0x34
 800428a:	b009      	add	sp, #36	; 0x24
 800428c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  ch_priority_queue_t *p = pqp->next;
 800428e:	6827      	ldr	r7, [r4, #0]
  ntp->state = CH_STATE_CURRENT;
 8004290:	2201      	movs	r2, #1
  otp->state = newstate;
 8004292:	7730      	strb	r0, [r6, #28]
  chSysSwitch(ntp, otp);
 8004294:	4631      	mov	r1, r6
  pqp->next       = p->next;
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	4638      	mov	r0, r7
  pqp->next->prev = pqp;
 800429a:	605c      	str	r4, [r3, #4]
  ntp->state = CH_STATE_CURRENT;
 800429c:	773a      	strb	r2, [r7, #28]
  pqp->next       = p->next;
 800429e:	6023      	str	r3, [r4, #0]
  __instance_set_currthread(oip, ntp);
 80042a0:	60e7      	str	r7, [r4, #12]
  chSysSwitch(ntp, otp);
 80042a2:	f7ff fdb7 	bl	8003e14 <__trace_switch>
 80042a6:	4638      	mov	r0, r7
 80042a8:	4631      	mov	r1, r6
 80042aa:	f7fc f8ab 	bl	8000404 <__port_switch>
}
 80042ae:	6b70      	ldr	r0, [r6, #52]	; 0x34
 80042b0:	b009      	add	sp, #36	; 0x24
 80042b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80042b4:	24000390 	.word	0x24000390
 80042b8:	08004175 	.word	0x08004175

080042bc <chSchWakeupS>:
 * @param[in] ntp       the thread to be made ready
 * @param[in] msg       the wakeup message
 *
 * @sclass
 */
void chSchWakeupS(thread_t *ntp, msg_t msg) {
 80042bc:	b570      	push	{r4, r5, r6, lr}
  os_instance_t *oip = currcore;
  thread_t *otp = __instance_get_currthread(oip);
 80042be:	4e1b      	ldr	r6, [pc, #108]	; (800432c <chSchWakeupS+0x70>)
void chSchWakeupS(thread_t *ntp, msg_t msg) {
 80042c0:	4605      	mov	r5, r0
     one then it is just inserted in the ready list else it is made
     running immediately and the invoking thread goes in the ready
     list instead.
     Note, we are favoring the path where the woken thread has higher
     priority.*/
  if (unlikely(ntp->hdr.pqueue.prio <= otp->hdr.pqueue.prio)) {
 80042c2:	6882      	ldr	r2, [r0, #8]
  thread_t *otp = __instance_get_currthread(oip);
 80042c4:	68f4      	ldr	r4, [r6, #12]
  ntp->u.rdymsg = msg;
 80042c6:	6341      	str	r1, [r0, #52]	; 0x34
  if (unlikely(ntp->hdr.pqueue.prio <= otp->hdr.pqueue.prio)) {
 80042c8:	68a3      	ldr	r3, [r4, #8]
 80042ca:	429a      	cmp	r2, r3
 80042cc:	d91d      	bls.n	800430a <chSchWakeupS+0x4e>
  __trace_ready(tp, tp->u.rdymsg);
 80042ce:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80042d0:	4620      	mov	r0, r4
 80042d2:	f7ff fd89 	bl	8003de8 <__trace_ready>
  tp->state = CH_STATE_READY;
 80042d6:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_ahead(&tp->owner->rlist.pqueue,
 80042d8:	6923      	ldr	r3, [r4, #16]
  } while (unlikely(pqp->prio > p->prio));
 80042da:	68a1      	ldr	r1, [r4, #8]
  tp->state = CH_STATE_READY;
 80042dc:	7722      	strb	r2, [r4, #28]
    ch_priority_queue_t *next = pqp->next;
 80042de:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio > p->prio));
 80042e0:	689a      	ldr	r2, [r3, #8]
 80042e2:	428a      	cmp	r2, r1
 80042e4:	d8fb      	bhi.n	80042de <chSchWakeupS+0x22>
  p->prev       = pqp->prev;
 80042e6:	685a      	ldr	r2, [r3, #4]
    /* The extracted thread is marked as current.*/
    ntp->state = CH_STATE_CURRENT;
    __instance_set_currthread(oip, ntp);

    /* Swap operation as tail call.*/
    chSysSwitch(ntp, otp);
 80042e8:	4621      	mov	r1, r4
 80042ea:	4628      	mov	r0, r5
 80042ec:	e9c4 3200 	strd	r3, r2, [r4]
  p->prev->next = p;
 80042f0:	6014      	str	r4, [r2, #0]
    ntp->state = CH_STATE_CURRENT;
 80042f2:	2201      	movs	r2, #1
  pqp->prev     = p;
 80042f4:	605c      	str	r4, [r3, #4]
 80042f6:	772a      	strb	r2, [r5, #28]
    __instance_set_currthread(oip, ntp);
 80042f8:	60f5      	str	r5, [r6, #12]
    chSysSwitch(ntp, otp);
 80042fa:	f7ff fd8b 	bl	8003e14 <__trace_switch>
 80042fe:	4621      	mov	r1, r4
 8004300:	4628      	mov	r0, r5
  }
}
 8004302:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    chSysSwitch(ntp, otp);
 8004306:	f7fc b87d 	b.w	8000404 <__port_switch>
  __trace_ready(tp, tp->u.rdymsg);
 800430a:	f7ff fd6d 	bl	8003de8 <__trace_ready>
  tp->state = CH_STATE_READY;
 800430e:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 8004310:	692b      	ldr	r3, [r5, #16]
  } while (unlikely(pqp->prio >= p->prio));
 8004312:	68a9      	ldr	r1, [r5, #8]
  tp->state = CH_STATE_READY;
 8004314:	772a      	strb	r2, [r5, #28]
    ch_priority_queue_t *next = pqp->next;
 8004316:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio >= p->prio));
 8004318:	689a      	ldr	r2, [r3, #8]
 800431a:	428a      	cmp	r2, r1
 800431c:	d2fb      	bcs.n	8004316 <chSchWakeupS+0x5a>
  p->prev       = pqp->prev;
 800431e:	685a      	ldr	r2, [r3, #4]
 8004320:	e9c5 3200 	strd	r3, r2, [r5]
  p->prev->next = p;
 8004324:	6015      	str	r5, [r2, #0]
  pqp->prev     = p;
 8004326:	605d      	str	r5, [r3, #4]
}
 8004328:	bd70      	pop	{r4, r5, r6, pc}
 800432a:	bf00      	nop
 800432c:	24000390 	.word	0x24000390

08004330 <chSchIsPreemptionRequired>:
 */
bool chSchIsPreemptionRequired(void) {
  os_instance_t *oip = currcore;
  thread_t *tp = __instance_get_currthread(oip);

  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 8004330:	4b04      	ldr	r3, [pc, #16]	; (8004344 <chSchIsPreemptionRequired+0x14>)
 8004332:	681a      	ldr	r2, [r3, #0]
  tprio_t p2 = tp->hdr.pqueue.prio;
 8004334:	68db      	ldr	r3, [r3, #12]
     if the first thread on the ready queue has equal or higher priority.*/
  return (tp->ticks > (tslices_t)0) ? (p1 > p2) : (p1 >= p2);
#else
  /* If the round robin preemption feature is not enabled then performs a
     simpler comparison.*/
  return p1 > p2;
 8004336:	6890      	ldr	r0, [r2, #8]
 8004338:	689b      	ldr	r3, [r3, #8]
#endif
}
 800433a:	4298      	cmp	r0, r3
 800433c:	bf94      	ite	ls
 800433e:	2000      	movls	r0, #0
 8004340:	2001      	movhi	r0, #1
 8004342:	4770      	bx	lr
 8004344:	24000390 	.word	0x24000390

08004348 <chSchDoPreemption>:
 * @note    Not a user function, it is meant to be invoked from within
 *          the port layer in the IRQ-related preemption code.
 *
 * @special
 */
void chSchDoPreemption(void) {
 8004348:	b538      	push	{r3, r4, r5, lr}
  os_instance_t *oip = currcore;
  thread_t *otp = __instance_get_currthread(oip);
 800434a:	4b12      	ldr	r3, [pc, #72]	; (8004394 <chSchDoPreemption+0x4c>)
  thread_t *ntp;

  /* Picks the first thread from the ready queue and makes it current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
  ntp->state = CH_STATE_CURRENT;
 800434c:	2101      	movs	r1, #1
  ch_priority_queue_t *p = pqp->next;
 800434e:	681d      	ldr	r5, [r3, #0]
  thread_t *otp = __instance_get_currthread(oip);
 8004350:	68dc      	ldr	r4, [r3, #12]
  pqp->next       = p->next;
 8004352:	682a      	ldr	r2, [r5, #0]
  __trace_ready(tp, tp->u.rdymsg);
 8004354:	4620      	mov	r0, r4
  pqp->next->prev = pqp;
 8004356:	6053      	str	r3, [r2, #4]
  pqp->next       = p->next;
 8004358:	601a      	str	r2, [r3, #0]
  ntp->state = CH_STATE_CURRENT;
 800435a:	7729      	strb	r1, [r5, #28]
  __trace_ready(tp, tp->u.rdymsg);
 800435c:	6b61      	ldr	r1, [r4, #52]	; 0x34
  __instance_set_currthread(oip, ntp);
 800435e:	60dd      	str	r5, [r3, #12]
  __trace_ready(tp, tp->u.rdymsg);
 8004360:	f7ff fd42 	bl	8003de8 <__trace_ready>
  tp->state = CH_STATE_READY;
 8004364:	2200      	movs	r2, #0
  return threadref(ch_pqueue_insert_ahead(&tp->owner->rlist.pqueue,
 8004366:	6923      	ldr	r3, [r4, #16]
  } while (unlikely(pqp->prio > p->prio));
 8004368:	68a1      	ldr	r1, [r4, #8]
  tp->state = CH_STATE_READY;
 800436a:	7722      	strb	r2, [r4, #28]
    ch_priority_queue_t *next = pqp->next;
 800436c:	681b      	ldr	r3, [r3, #0]
  } while (unlikely(pqp->prio > p->prio));
 800436e:	689a      	ldr	r2, [r3, #8]
 8004370:	428a      	cmp	r2, r1
 8004372:	d8fb      	bhi.n	800436c <chSchDoPreemption+0x24>
  p->prev       = pqp->prev;
 8004374:	685a      	ldr	r2, [r3, #4]
     ahead of its peers.*/
  otp = __sch_ready_ahead(otp);
#endif /* !(CH_CFG_TIME_QUANTUM > 0) */

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 8004376:	4621      	mov	r1, r4
  p->next       = pqp;
 8004378:	6023      	str	r3, [r4, #0]
 800437a:	4628      	mov	r0, r5
  p->prev       = pqp->prev;
 800437c:	6062      	str	r2, [r4, #4]
  p->prev->next = p;
 800437e:	6014      	str	r4, [r2, #0]
  pqp->prev     = p;
 8004380:	605c      	str	r4, [r3, #4]
 8004382:	f7ff fd47 	bl	8003e14 <__trace_switch>
 8004386:	4621      	mov	r1, r4
 8004388:	4628      	mov	r0, r5
}
 800438a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSysSwitch(ntp, otp);
 800438e:	f7fc b839 	b.w	8000404 <__port_switch>
 8004392:	bf00      	nop
 8004394:	24000390 	.word	0x24000390

08004398 <__idle_thread>:
  (void)p;

  while (true) {
    /*lint -save -e522 [2.2] Apparently no side effects because it contains
      an asm instruction.*/
    port_wait_for_interrupt();
 8004398:	e7fe      	b.n	8004398 <__idle_thread>
 800439a:	bf00      	nop

0800439c <chInstanceObjectInit>:
 * @param[in] oicp      pointer to an @p os_instance_config_t object
 *
 * @special
 */
void chInstanceObjectInit(os_instance_t *oip,
                          const os_instance_config_t *oicp) {
 800439c:	b5f0      	push	{r4, r5, r6, r7, lr}
  core_id = port_get_core_id();
#else
  core_id = 0U;
#endif
  chDbgAssert(ch_system.instances[core_id] == NULL, "instance already registered");
  ch_system.instances[core_id] = oip;
 800439e:	4b2a      	ldr	r3, [pc, #168]	; (8004448 <chInstanceObjectInit+0xac>)

  /* Core associated to this instance.*/
  oip->core_id = core_id;
 80043a0:	2500      	movs	r5, #0
                          const os_instance_config_t *oicp) {
 80043a2:	4604      	mov	r4, r0
 80043a4:	b089      	sub	sp, #36	; 0x24
  oip->core_id = core_id;
 80043a6:	6385      	str	r5, [r0, #56]	; 0x38
                          const os_instance_config_t *oicp) {
 80043a8:	460e      	mov	r6, r1

  /* Keeping a reference to the configuration data.*/
  oip->config = oicp;
 80043aa:	6401      	str	r1, [r0, #64]	; 0x40
 *
 * @init
 */
static inline void __reg_object_init(registry_t *rp) {

  ch_queue_init(&rp->queue);
 80043ac:	f100 0730 	add.w	r7, r0, #48	; 0x30
  ch_system.instances[core_id] = oip;
 80043b0:	6058      	str	r0, [r3, #4]

  /* Port initialization for the current instance.*/
  port_init(oip);
 80043b2:	f000 fa8d 	bl	80048d0 <port_init>
  /* RFCU initialization when SMP mode is disabled.*/
  __rfcu_object_init(&oip->rfcu);
#endif

  /* Virtual timers list initialization.*/
  __vt_object_init(&oip->vtlist);
 80043b6:	f104 0310 	add.w	r3, r4, #16
  pqp->prio = (tprio_t)0;
 80043ba:	60a5      	str	r5, [r4, #8]
 *
 * @notapi
 */
static inline void __rfcu_object_init(rfcu_t *rfcup) {

  rfcup->mask = (rfcu_mask_t)0;
 80043bc:	63e5      	str	r5, [r4, #60]	; 0x3c

  ch_dlist_init(&vtlp->dlist);
#if CH_CFG_ST_TIMEDELTA == 0
  vtlp->systime = (systime_t)0;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  vtlp->lasttime = (systime_t)0;
 80043be:	61e5      	str	r5, [r4, #28]
  dlhp->prev  = dlhp;
 80043c0:	e9c4 3304 	strd	r3, r3, [r4, #16]
  dlhp->delta = (sysinterval_t)-1;
 80043c4:	f04f 33ff 	mov.w	r3, #4294967295
 80043c8:	61a3      	str	r3, [r4, #24]
  vtlp->lastdelta = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 80043ca:	2302      	movs	r3, #2
  qp->prev = qp;
 80043cc:	e9c4 770c 	strd	r7, r7, [r4, #48]	; 0x30
 80043d0:	6223      	str	r3, [r4, #32]
  pqp->prev = pqp;
 80043d2:	e9c4 4400 	strd	r4, r4, [r4]
 80043d6:	f7fc f989 	bl	80006ec <stGetCounter>
 80043da:	4601      	mov	r1, r0
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
#if CH_CFG_USE_TIMESTAMP == TRUE
  vtlp->laststamp = (systimestamp_t)chVTGetSystemTimeX();
 80043dc:	462b      	mov	r3, r5
  /* Debug support initialization.*/
  __dbg_object_init(&oip->dbg);

#if CH_DBG_TRACE_MASK != CH_DBG_TRACE_MASK_DISABLED
  /* Trace buffer initialization.*/
  __trace_object_init(&oip->trace_buffer);
 80043de:	f104 00e8 	add.w	r0, r4, #232	; 0xe8
 80043e2:	460a      	mov	r2, r1
 80043e4:	e9c4 230a 	strd	r2, r3, [r4, #40]	; 0x28
 *
 * @notapi
 */
static inline void __dbg_object_init(system_debug_t *sdp) {

  sdp->panic_msg = NULL;
 80043e8:	f8c4 50e4 	str.w	r5, [r4, #228]	; 0xe4
 80043ec:	f7ff fcea 	bl	8003dc4 <__trace_object_init>

  /* Now this instruction flow becomes the main thread or the idle thread
     depending on the CH_CFG_NO_IDLE_THREAD setting.*/
  {
#if CH_CFG_NO_IDLE_THREAD == FALSE
    const THD_DECL(main_thd_desc,
 80043f0:	6873      	ldr	r3, [r6, #4]
                   "main", oicp->cstack_base, oicp->cstack_end,
                   NORMALPRIO, NULL, NULL, oip
    );

    oip->rlist.current = chThdObjectInit(&oip->mainthread, &main_thd_desc);
 80043f2:	a901      	add	r1, sp, #4
 80043f4:	f104 0094 	add.w	r0, r4, #148	; 0x94
    const THD_DECL(main_thd_desc,
 80043f8:	9302      	str	r3, [sp, #8]
 80043fa:	68b3      	ldr	r3, [r6, #8]
 80043fc:	9407      	str	r4, [sp, #28]
 80043fe:	9303      	str	r3, [sp, #12]
 8004400:	4b12      	ldr	r3, [pc, #72]	; (800444c <chInstanceObjectInit+0xb0>)
 8004402:	9301      	str	r3, [sp, #4]
 8004404:	2380      	movs	r3, #128	; 0x80
 8004406:	e9cd 5505 	strd	r5, r5, [sp, #20]
 800440a:	9304      	str	r3, [sp, #16]
    oip->rlist.current = chThdObjectInit(&oip->mainthread, &main_thd_desc);
 800440c:	f000 f824 	bl	8004458 <chThdObjectInit>
  p->prev       = qp->prev;
 8004410:	6b62      	ldr	r2, [r4, #52]	; 0x34
    oip->rlist.current = chThdObjectInit(&oip->idlethread, &idle_thd_desc);
#endif
  }

#if CH_CFG_USE_REGISTRY == TRUE
  REG_INSERT(oip, oip->rlist.current);
 8004412:	f100 0324 	add.w	r3, r0, #36	; 0x24
    oip->rlist.current = chThdObjectInit(&oip->mainthread, &main_thd_desc);
 8004416:	60e0      	str	r0, [r4, #12]
#endif

    /* This thread has the lowest priority in the system, its role is just to
       serve interrupts in its context while keeping the lowest energy saving
       mode compatible with the system status.*/
    (void) chThdSpawnRunningI(&oip->idlethread, &idle_thd_desc);
 8004418:	a901      	add	r1, sp, #4
  p->next       = qp;
 800441a:	6247      	str	r7, [r0, #36]	; 0x24
  p->prev       = qp->prev;
 800441c:	6282      	str	r2, [r0, #40]	; 0x28
  p->prev->next = p;
 800441e:	6013      	str	r3, [r2, #0]
  qp->prev      = p;
 8004420:	6363      	str	r3, [r4, #52]	; 0x34
  oip->rlist.current->state = CH_STATE_CURRENT;
 8004422:	2301      	movs	r3, #1
 8004424:	7703      	strb	r3, [r0, #28]
    (void) chThdSpawnRunningI(&oip->idlethread, &idle_thd_desc);
 8004426:	f104 0044 	add.w	r0, r4, #68	; 0x44
    const THD_DECL(idle_thd_desc,
 800442a:	9304      	str	r3, [sp, #16]
 800442c:	4b08      	ldr	r3, [pc, #32]	; (8004450 <chInstanceObjectInit+0xb4>)
 800442e:	9407      	str	r4, [sp, #28]
 8004430:	9305      	str	r3, [sp, #20]
 8004432:	4c08      	ldr	r4, [pc, #32]	; (8004454 <chInstanceObjectInit+0xb8>)
 8004434:	9506      	str	r5, [sp, #24]
 8004436:	e9d6 2303 	ldrd	r2, r3, [r6, #12]
 800443a:	e9cd 4201 	strd	r4, r2, [sp, #4]
 800443e:	9303      	str	r3, [sp, #12]
    (void) chThdSpawnRunningI(&oip->idlethread, &idle_thd_desc);
 8004440:	f000 f866 	bl	8004510 <chThdSpawnRunningI>
  }
#endif /* CH_CFG_NO_IDLE_THREAD == FALSE */
}
 8004444:	b009      	add	sp, #36	; 0x24
 8004446:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004448:	24000e40 	.word	0x24000e40
 800444c:	08005740 	.word	0x08005740
 8004450:	08004399 	.word	0x08004399
 8004454:	08005748 	.word	0x08005748

08004458 <chThdObjectInit>:
  tp->wabase = (void *)tdp->wbase;
  tp->waend  = (void *)tdp->wend;

  /* Thread-related fields.*/
  tp->hdr.pqueue.prio   = tdp->prio;
  tp->state             = CH_STATE_WTSTART;
 8004458:	2302      	movs	r3, #2
                          const thread_descriptor_t *tdp) {
 800445a:	b410      	push	{r4}
  tp->waend  = (void *)tdp->wend;
 800445c:	e9d1 4201 	ldrd	r4, r2, [r1, #4]
 8004460:	e9c0 4205 	strd	r4, r2, [r0, #20]
  tp->hdr.pqueue.prio   = tdp->prio;
 8004464:	68cc      	ldr	r4, [r1, #12]
  tp->state             = CH_STATE_WTSTART;
 8004466:	8383      	strh	r3, [r0, #28]
  tp->flags             = (tmode_t)0;
  if (tdp->owner != NULL) {
 8004468:	698a      	ldr	r2, [r1, #24]
  tp->hdr.pqueue.prio   = tdp->prio;
 800446a:	6084      	str	r4, [r0, #8]
  if (tdp->owner != NULL) {
 800446c:	b1a2      	cbz	r2, 8004498 <chThdObjectInit+0x40>
  }
  else {
    tp->owner           = currcore;
  }
#if CH_CFG_USE_DYNAMIC == TRUE
  tp->dispose           = NULL;
 800446e:	2300      	movs	r3, #0
  ch_list_init(&tp->waiting);
#endif

  /* Mutex-related fields.*/
#if CH_CFG_USE_MUTEXES == TRUE
  tp->realprio          = tdp->prio;
 8004470:	64c4      	str	r4, [r0, #76]	; 0x4c
  tp->time              = (systime_t)0;
#endif

  /* Registry-related fields.*/
#if CH_CFG_USE_REGISTRY == TRUE
  tp->refs              = (trefs_t)1;
 8004472:	2401      	movs	r4, #1
 8004474:	6102      	str	r2, [r0, #16]
  tp->name              = tdp->name;
#endif

  /* Messages-related fields.*/
#if CH_CFG_USE_MESSAGES == TRUE
  ch_queue_init(&tp->msgqueue);
 8004476:	f100 023c 	add.w	r2, r0, #60	; 0x3c
  tp->refs              = (trefs_t)1;
 800447a:	7784      	strb	r4, [r0, #30]
  tp->name              = tdp->name;
 800447c:	6809      	ldr	r1, [r1, #0]

  /* Custom thread initialization code.*/
  CH_CFG_THREAD_INIT_HOOK(tp);

  return tp;
}
 800447e:	f85d 4b04 	ldr.w	r4, [sp], #4
  qp->next = qp;
 8004482:	63c2      	str	r2, [r0, #60]	; 0x3c
  tp->name              = tdp->name;
 8004484:	6201      	str	r1, [r0, #32]
  qp->prev = qp;
 8004486:	6402      	str	r2, [r0, #64]	; 0x40
  tp->object            = NULL;
 8004488:	e9c0 330b 	strd	r3, r3, [r0, #44]	; 0x2c
  tp->epending          = (eventmask_t)0;
 800448c:	e9c0 3311 	strd	r3, r3, [r0, #68]	; 0x44
  ch_list_init(&tp->waiting);
 8004490:	f100 0338 	add.w	r3, r0, #56	; 0x38
  lp->next = lp;
 8004494:	6383      	str	r3, [r0, #56]	; 0x38
}
 8004496:	4770      	bx	lr
    tp->owner           = currcore;
 8004498:	4a00      	ldr	r2, [pc, #0]	; (800449c <chThdObjectInit+0x44>)
 800449a:	e7e8      	b.n	800446e <chThdObjectInit+0x16>
 800449c:	24000390 	.word	0x24000390

080044a0 <chThdSpawnSuspendedI>:
  tp->state             = CH_STATE_WTSTART;
 80044a0:	2302      	movs	r3, #2
 * @return              Reference to the @p thread_t object.
 *
 * @api
 */
thread_t *chThdSpawnSuspendedI(thread_t *tp,
                               const thread_descriptor_t *tdp) {
 80044a2:	b4f0      	push	{r4, r5, r6, r7}
  tp->waend  = (void *)tdp->wend;
 80044a4:	e9d1 4201 	ldrd	r4, r2, [r1, #4]
 80044a8:	e9c0 4205 	strd	r4, r2, [r0, #20]
  tp->hdr.pqueue.prio   = tdp->prio;
 80044ac:	68cc      	ldr	r4, [r1, #12]
  tp->state             = CH_STATE_WTSTART;
 80044ae:	8383      	strh	r3, [r0, #28]
  if (tdp->owner != NULL) {
 80044b0:	698b      	ldr	r3, [r1, #24]
  tp->hdr.pqueue.prio   = tdp->prio;
 80044b2:	6084      	str	r4, [r0, #8]
  if (tdp->owner != NULL) {
 80044b4:	b333      	cbz	r3, 8004504 <chThdSpawnSuspendedI+0x64>
  tp->realprio          = tdp->prio;
 80044b6:	64c4      	str	r4, [r0, #76]	; 0x4c
  tp->refs              = (trefs_t)1;
 80044b8:	2401      	movs	r4, #1
  ch_list_init(&tp->waiting);
 80044ba:	f100 0738 	add.w	r7, r0, #56	; 0x38
 80044be:	6103      	str	r3, [r0, #16]
  tp->refs              = (trefs_t)1;
 80044c0:	7784      	strb	r4, [r0, #30]
  tp->name              = tdp->name;
 80044c2:	680c      	ldr	r4, [r1, #0]
 80044c4:	6204      	str	r4, [r0, #32]
  ch_queue_init(&tp->msgqueue);
 80044c6:	f100 043c 	add.w	r4, r0, #60	; 0x3c

  /* Thread object initialization.*/
  tp = chThdObjectInit(tp, tdp);

  /* Setting up the port-dependent part of the working area.*/
  PORT_SETUP_CONTEXT(tp, tp->wabase, tp->waend, tdp->funcp, tdp->arg);
 80044ca:	e9d1 6504 	ldrd	r6, r5, [r1, #16]
  qp->next = qp;
 80044ce:	e9c0 440f 	strd	r4, r4, [r0, #60]	; 0x3c
  tp->dispose           = NULL;
 80044d2:	2100      	movs	r1, #0
  PORT_SETUP_CONTEXT(tp, tp->wabase, tp->waend, tdp->funcp, tdp->arg);
 80044d4:	f1a2 0464 	sub.w	r4, r2, #100	; 0x64
  tp->object            = NULL;
 80044d8:	e9c0 110b 	strd	r1, r1, [r0, #44]	; 0x2c
  PORT_SETUP_CONTEXT(tp, tp->wabase, tp->waend, tdp->funcp, tdp->arg);
 80044dc:	60c4      	str	r4, [r0, #12]
  p->prev       = qp->prev;
 80044de:	6b5c      	ldr	r4, [r3, #52]	; 0x34
  lp->next = lp;
 80044e0:	6387      	str	r7, [r0, #56]	; 0x38
  tp->epending          = (eventmask_t)0;
 80044e2:	e9c0 1111 	strd	r1, r1, [r0, #68]	; 0x44
  PORT_SETUP_CONTEXT(tp, tp->wabase, tp->waend, tdp->funcp, tdp->arg);
 80044e6:	e942 6509 	strd	r6, r5, [r2, #-36]	; 0x24
 80044ea:	4d07      	ldr	r5, [pc, #28]	; (8004508 <chThdSpawnSuspendedI+0x68>)

  /* Registry-related fields.*/
#if CH_CFG_USE_REGISTRY == TRUE
  REG_INSERT(tp->owner, tp);
 80044ec:	f100 0124 	add.w	r1, r0, #36	; 0x24
  PORT_SETUP_CONTEXT(tp, tp->wabase, tp->waend, tdp->funcp, tdp->arg);
 80044f0:	f842 5c04 	str.w	r5, [r2, #-4]
  REG_INSERT(tp->owner, tp);
 80044f4:	f103 0230 	add.w	r2, r3, #48	; 0x30
  p->next       = qp;
 80044f8:	e9c0 2409 	strd	r2, r4, [r0, #36]	; 0x24
  p->prev->next = p;
 80044fc:	6021      	str	r1, [r4, #0]
  qp->prev      = p;
 80044fe:	6359      	str	r1, [r3, #52]	; 0x34
#endif

  return tp;
}
 8004500:	bcf0      	pop	{r4, r5, r6, r7}
 8004502:	4770      	bx	lr
    tp->owner           = currcore;
 8004504:	4b01      	ldr	r3, [pc, #4]	; (800450c <chThdSpawnSuspendedI+0x6c>)
 8004506:	e7d6      	b.n	80044b6 <chThdSpawnSuspendedI+0x16>
 8004508:	0800041d 	.word	0x0800041d
 800450c:	24000390 	.word	0x24000390

08004510 <chThdSpawnRunningI>:
 * @param[in] tdp       pointer to a @p thread_descriptor_t object
 * @return              Reference to the @p thread_t object.
 *
 * @iclass
 */
thread_t *chThdSpawnRunningI(thread_t *tp, const thread_descriptor_t *tdp) {
 8004510:	b508      	push	{r3, lr}

  return chSchReadyI(chThdSpawnSuspendedI(tp, tdp));
 8004512:	f7ff ffc5 	bl	80044a0 <chThdSpawnSuspendedI>
}
 8004516:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  return chSchReadyI(chThdSpawnSuspendedI(tp, tdp));
 800451a:	f7ff be63 	b.w	80041e4 <chSchReadyI>
 800451e:	bf00      	nop

08004520 <chThdCreateStatic>:
 *                      the thread into the working space area.
 *
 * @api
 */
thread_t *chThdCreateStatic(stkline_t *wbase, size_t wsize,
                            tprio_t prio, tfunc_t func, void *arg) {
 8004520:	b5f0      	push	{r4, r5, r6, r7, lr}
  chDbgAssert(chRegFindThreadByWorkingArea(wbase) == NULL,
              "working area in use");
#endif

  /* Working area end address.*/
  wend = (uint8_t *)wbase + wsize;
 8004522:	1844      	adds	r4, r0, r1
  tp->state             = CH_STATE_WTSTART;
 8004524:	2102      	movs	r1, #2
                            tprio_t prio, tfunc_t func, void *arg) {
 8004526:	b083      	sub	sp, #12
  tp->state             = CH_STATE_WTSTART;
 8004528:	f804 1c44 	strb.w	r1, [r4, #-68]
  ch_list_init(&tp->waiting);
 800452c:	f1a4 0128 	sub.w	r1, r4, #40	; 0x28
                            tprio_t prio, tfunc_t func, void *arg) {
 8004530:	9d08      	ldr	r5, [sp, #32]
  tp->wabase = (void *)tdp->wbase;
 8004532:	f844 0c4c 	str.w	r0, [r4, #-76]
  /* Initializing the thread_t structure using the passed parameters.*/
  THD_DESC_DECL(desc, "noname", wbase, wend, prio, func, arg, currcore, NULL);
  tp = chThdObjectInit(threadref(stktop), &desc);

  /* Setting up the port-dependent part of the working area.*/
  PORT_SETUP_CONTEXT(tp, wbase, tp, func, arg);
 8004536:	f844 3c84 	str.w	r3, [r4, #-132]
 800453a:	4820      	ldr	r0, [pc, #128]	; (80045bc <chThdCreateStatic+0x9c>)
    tp->owner           = tdp->owner;
 800453c:	4b20      	ldr	r3, [pc, #128]	; (80045c0 <chThdCreateStatic+0xa0>)
  lp->next = lp;
 800453e:	f844 1c28 	str.w	r1, [r4, #-40]
  tp->refs              = (trefs_t)1;
 8004542:	2101      	movs	r1, #1
  PORT_SETUP_CONTEXT(tp, wbase, tp, func, arg);
 8004544:	f844 5c80 	str.w	r5, [r4, #-128]
  tp->flags             = (tmode_t)0;
 8004548:	2500      	movs	r5, #0
  PORT_SETUP_CONTEXT(tp, wbase, tp, func, arg);
 800454a:	f844 0c64 	str.w	r0, [r4, #-100]
 800454e:	f1a4 00c4 	sub.w	r0, r4, #196	; 0xc4
    tp->owner           = tdp->owner;
 8004552:	f844 3c50 	str.w	r3, [r4, #-80]
  ch_queue_init(&tp->msgqueue);
 8004556:	f1a4 0324 	sub.w	r3, r4, #36	; 0x24
  tp->refs              = (trefs_t)1;
 800455a:	f804 1c42 	strb.w	r1, [r4, #-66]
  tp->name              = tdp->name;
 800455e:	4919      	ldr	r1, [pc, #100]	; (80045c4 <chThdCreateStatic+0xa4>)
  PORT_SETUP_CONTEXT(tp, wbase, tp, func, arg);
 8004560:	f844 0c54 	str.w	r0, [r4, #-84]
  stktop  = wend - MEM_ALIGN_NEXT(sizeof (thread_t), PORT_STACK_ALIGN);
 8004564:	f1a4 0060 	sub.w	r0, r4, #96	; 0x60
  tp->waend  = (void *)tdp->wend;
 8004568:	f844 4c48 	str.w	r4, [r4, #-72]
  tp->hdr.pqueue.prio   = tdp->prio;
 800456c:	f844 2c58 	str.w	r2, [r4, #-88]
  tp->flags             = (tmode_t)0;
 8004570:	f804 5c43 	strb.w	r5, [r4, #-67]
  tp->epending          = (eventmask_t)0;
 8004574:	f844 5c1c 	str.w	r5, [r4, #-28]
  tp->name              = tdp->name;
 8004578:	f844 1c40 	str.w	r1, [r4, #-64]
  qp->prev = qp;
 800457c:	e944 3309 	strd	r3, r3, [r4, #-36]	; 0x24
  tp->object            = NULL;
 8004580:	e944 550d 	strd	r5, r5, [r4, #-52]	; 0x34
 8004584:	2330      	movs	r3, #48	; 0x30
  tp->mtxlist           = NULL;
 8004586:	e944 5206 	strd	r5, r2, [r4, #-24]
 800458a:	f383 8811 	msr	BASEPRI, r3

  chSysLock();

#if CH_CFG_USE_REGISTRY == TRUE
  REG_INSERT(tp->owner, tp);
 800458e:	f854 3c50 	ldr.w	r3, [r4, #-80]
 8004592:	f1a4 023c 	sub.w	r2, r4, #60	; 0x3c
#endif

  /* Starting the thread immediately.*/
  chSchWakeupS(tp, MSG_OK);
 8004596:	4629      	mov	r1, r5
 8004598:	9001      	str	r0, [sp, #4]
  p->prev       = qp->prev;
 800459a:	6b5e      	ldr	r6, [r3, #52]	; 0x34
  REG_INSERT(tp->owner, tp);
 800459c:	f103 0730 	add.w	r7, r3, #48	; 0x30
 80045a0:	f844 6c38 	str.w	r6, [r4, #-56]
  p->next       = qp;
 80045a4:	f844 7c3c 	str.w	r7, [r4, #-60]
  p->prev->next = p;
 80045a8:	6032      	str	r2, [r6, #0]
  qp->prev      = p;
 80045aa:	635a      	str	r2, [r3, #52]	; 0x34
  chSchWakeupS(tp, MSG_OK);
 80045ac:	f7ff fe86 	bl	80042bc <chSchWakeupS>
 80045b0:	f385 8811 	msr	BASEPRI, r5
  chSysUnlock();

  return tp;
}
 80045b4:	9801      	ldr	r0, [sp, #4]
 80045b6:	b003      	add	sp, #12
 80045b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80045ba:	bf00      	nop
 80045bc:	0800041d 	.word	0x0800041d
 80045c0:	24000390 	.word	0x24000390
 80045c4:	08005750 	.word	0x08005750

080045c8 <chThdExit>:
 *
 * @param[in] msg       thread exit code
 *
 * @api
 */
void chThdExit(msg_t msg) {
 80045c8:	b538      	push	{r3, r4, r5, lr}
 80045ca:	2330      	movs	r3, #48	; 0x30
 80045cc:	f383 8811 	msr	BASEPRI, r3
 *
 * @xclass
 */
static inline thread_t *chThdGetSelfX(void) {

  return __sch_get_currthread();
 80045d0:	4b10      	ldr	r3, [pc, #64]	; (8004614 <chThdExit+0x4c>)
 80045d2:	68dc      	ldr	r4, [r3, #12]
  /* Exit handler hook.*/
  CH_CFG_THREAD_EXIT_HOOK(currtp);

#if CH_CFG_USE_WAITEXIT == TRUE
  /* Waking up any waiting thread.*/
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 80045d4:	f104 0538 	add.w	r5, r4, #56	; 0x38
  return (bool)(lp->next != lp);
 80045d8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  currtp->u.exitcode = msg;
 80045da:	6360      	str	r0, [r4, #52]	; 0x34
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 80045dc:	429d      	cmp	r5, r3
 80045de:	d106      	bne.n	80045ee <chThdExit+0x26>
    (void) chSchReadyI(threadref(ch_list_unlink(&currtp->waiting)));
  }
#endif

#if CH_CFG_USE_REGISTRY == TRUE
  if (unlikely(currtp->refs == (trefs_t)0)) {
 80045e0:	7fa3      	ldrb	r3, [r4, #30]
 80045e2:	b17b      	cbz	r3, 8004604 <chThdExit+0x3c>
#endif
  }
#endif

  /* Going into final state.*/
  chSchGoSleepS(CH_STATE_FINAL);
 80045e4:	200f      	movs	r0, #15
}
 80045e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  chSchGoSleepS(CH_STATE_FINAL);
 80045ea:	f7ff be0f 	b.w	800420c <chSchGoSleepS>
  lp->next = p->next;
 80045ee:	681a      	ldr	r2, [r3, #0]
    (void) chSchReadyI(threadref(ch_list_unlink(&currtp->waiting)));
 80045f0:	4618      	mov	r0, r3
 80045f2:	63a2      	str	r2, [r4, #56]	; 0x38
 80045f4:	f7ff fdf6 	bl	80041e4 <chSchReadyI>
  return (bool)(lp->next != lp);
 80045f8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 80045fa:	42ab      	cmp	r3, r5
 80045fc:	d1f7      	bne.n	80045ee <chThdExit+0x26>
  if (unlikely(currtp->refs == (trefs_t)0)) {
 80045fe:	7fa3      	ldrb	r3, [r4, #30]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d1ef      	bne.n	80045e4 <chThdExit+0x1c>
    if (currtp->dispose == NULL) {
 8004604:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004606:	2b00      	cmp	r3, #0
 8004608:	d1ec      	bne.n	80045e4 <chThdExit+0x1c>
  p->prev->next = p->next;
 800460a:	e9d4 3209 	ldrd	r3, r2, [r4, #36]	; 0x24
 800460e:	6013      	str	r3, [r2, #0]
  p->next->prev = p->prev;
 8004610:	605a      	str	r2, [r3, #4]
  return p;
 8004612:	e7e7      	b.n	80045e4 <chThdExit+0x1c>
 8004614:	24000390 	.word	0x24000390

08004618 <chThdSleep>:
 *                        state.
 *                      - @a TIME_IMMEDIATE this value is not allowed.
 *
 * @api
 */
void chThdSleep(sysinterval_t time) {
 8004618:	b508      	push	{r3, lr}
 800461a:	4601      	mov	r1, r0
 800461c:	2330      	movs	r3, #48	; 0x30
 800461e:	f383 8811 	msr	BASEPRI, r3
 */
static inline void chThdSleepS(sysinterval_t ticks) {

  chDbgCheck(ticks != TIME_IMMEDIATE);

  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 8004622:	2008      	movs	r0, #8
 8004624:	f7ff fe0e 	bl	8004244 <chSchGoSleepTimeoutS>
 8004628:	2300      	movs	r3, #0
 800462a:	f383 8811 	msr	BASEPRI, r3

  chSysLock();
  chThdSleepS(time);
  chSysUnlock();
}
 800462e:	bd08      	pop	{r3, pc}

08004630 <chThdSuspendTimeoutS>:
  return __sch_get_currthread();
 8004630:	4a05      	ldr	r2, [pc, #20]	; (8004648 <chThdSuspendTimeoutS+0x18>)
 * @return              The wake up message.
 * @retval MSG_TIMEOUT  if the operation timed out.
 *
 * @sclass
 */
msg_t chThdSuspendTimeoutS(thread_reference_t *trp, sysinterval_t timeout) {
 8004632:	4603      	mov	r3, r0
 8004634:	68d2      	ldr	r2, [r2, #12]
  thread_t *tp = chThdGetSelfX();

  chDbgAssert(*trp == NULL, "not NULL");

  if (unlikely(TIME_IMMEDIATE == timeout)) {
 8004636:	b121      	cbz	r1, 8004642 <chThdSuspendTimeoutS+0x12>
    return MSG_TIMEOUT;
  }

  *trp = tp;
 8004638:	6002      	str	r2, [r0, #0]
  tp->u.wttrp = trp;

  return chSchGoSleepTimeoutS(CH_STATE_SUSPENDED, timeout);
 800463a:	2003      	movs	r0, #3
  tp->u.wttrp = trp;
 800463c:	6353      	str	r3, [r2, #52]	; 0x34
  return chSchGoSleepTimeoutS(CH_STATE_SUSPENDED, timeout);
 800463e:	f7ff be01 	b.w	8004244 <chSchGoSleepTimeoutS>
}
 8004642:	f04f 30ff 	mov.w	r0, #4294967295
 8004646:	4770      	bx	lr
 8004648:	24000390 	.word	0x24000390

0800464c <chThdResumeI>:
 * @param[in] trp       a pointer to a thread reference object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdResumeI(thread_reference_t *trp, msg_t msg) {
 800464c:	4603      	mov	r3, r0

  if (*trp != NULL) {
 800464e:	6800      	ldr	r0, [r0, #0]
 8004650:	b120      	cbz	r0, 800465c <chThdResumeI+0x10>
    thread_t *tp = *trp;

    chDbgAssert(tp->state == CH_STATE_SUSPENDED, "not CH_STATE_SUSPENDED");

    *trp = NULL;
 8004652:	2200      	movs	r2, #0
 8004654:	601a      	str	r2, [r3, #0]
    tp->u.rdymsg = msg;
 8004656:	6341      	str	r1, [r0, #52]	; 0x34
    (void) chSchReadyI(tp);
 8004658:	f7ff bdc4 	b.w	80041e4 <chSchReadyI>
  }
}
 800465c:	4770      	bx	lr
 800465e:	bf00      	nop

08004660 <chThdQueueObjectInit>:
  qp->prev = qp;
 8004660:	e9c0 0000 	strd	r0, r0, [r0]
void chThdQueueObjectInit(threads_queue_t *tqp) {

  chDbgCheck(tqp);

  ch_queue_init(&tqp->queue);
}
 8004664:	4770      	bx	lr
 8004666:	bf00      	nop

08004668 <chThdEnqueueTimeoutS>:
 8004668:	4a08      	ldr	r2, [pc, #32]	; (800468c <chThdEnqueueTimeoutS+0x24>)
 800466a:	68d2      	ldr	r2, [r2, #12]
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {
  thread_t *currtp = chThdGetSelfX();

  if (unlikely(TIME_IMMEDIATE == timeout)) {
 800466c:	b159      	cbz	r1, 8004686 <chThdEnqueueTimeoutS+0x1e>
 800466e:	4603      	mov	r3, r0
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {
 8004670:	b410      	push	{r4}
  p->prev       = qp->prev;
 8004672:	6844      	ldr	r4, [r0, #4]
  p->next       = qp;
 8004674:	6010      	str	r0, [r2, #0]
    return MSG_TIMEOUT;
  }

  ch_queue_insert(&tqp->queue, (ch_queue_t *)currtp);

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 8004676:	2004      	movs	r0, #4
  p->prev       = qp->prev;
 8004678:	6054      	str	r4, [r2, #4]
  p->prev->next = p;
 800467a:	6022      	str	r2, [r4, #0]
}
 800467c:	f85d 4b04 	ldr.w	r4, [sp], #4
  qp->prev      = p;
 8004680:	605a      	str	r2, [r3, #4]
  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 8004682:	f7ff bddf 	b.w	8004244 <chSchGoSleepTimeoutS>
}
 8004686:	f04f 30ff 	mov.w	r0, #4294967295
 800468a:	4770      	bx	lr
 800468c:	24000390 	.word	0x24000390

08004690 <chThdDequeueNextI>:
 * @param[in] tqp       pointer to a @p threads_queue_t object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 8004690:	4603      	mov	r3, r0
  return (bool)(qp->next != qp);
 8004692:	6800      	ldr	r0, [r0, #0]

  if (ch_queue_notempty(&tqp->queue)) {
 8004694:	4283      	cmp	r3, r0
 8004696:	d005      	beq.n	80046a4 <chThdDequeueNextI+0x14>
  qp->next       = p->next;
 8004698:	6802      	ldr	r2, [r0, #0]
 800469a:	601a      	str	r2, [r3, #0]
  qp->next->prev = qp;
 800469c:	6053      	str	r3, [r2, #4]

  tp = threadref(ch_queue_fifo_remove(&tqp->queue));

  chDbgAssert(tp->state == CH_STATE_QUEUED, "invalid state");

  tp->u.rdymsg = msg;
 800469e:	6341      	str	r1, [r0, #52]	; 0x34
  (void) chSchReadyI(tp);
 80046a0:	f7ff bda0 	b.w	80041e4 <chSchReadyI>
    chThdDoDequeueNextI(tqp, msg);
  }
}
 80046a4:	4770      	bx	lr
 80046a6:	bf00      	nop

080046a8 <chTMObjectInit>:

  tmp->best       = (rtcnt_t)-1;
  tmp->worst      = (rtcnt_t)0;
  tmp->last       = (rtcnt_t)0;
  tmp->n          = (ucnt_t)0;
  tmp->cumulative = (rttime_t)0;
 80046a8:	ed9f 7b05 	vldr	d7, [pc, #20]	; 80046c0 <chTMObjectInit+0x18>
  tmp->worst      = (rtcnt_t)0;
 80046ac:	2300      	movs	r3, #0
  tmp->best       = (rtcnt_t)-1;
 80046ae:	f04f 32ff 	mov.w	r2, #4294967295
  tmp->n          = (ucnt_t)0;
 80046b2:	e9c0 3302 	strd	r3, r3, [r0, #8]
  tmp->worst      = (rtcnt_t)0;
 80046b6:	e9c0 2300 	strd	r2, r3, [r0]
  tmp->cumulative = (rttime_t)0;
 80046ba:	ed80 7b04 	vstr	d7, [r0, #16]
}
 80046be:	4770      	bx	lr
	...

080046c8 <chTMStartMeasurementX>:
 80046c8:	4b01      	ldr	r3, [pc, #4]	; (80046d0 <chTMStartMeasurementX+0x8>)
 80046ca:	685b      	ldr	r3, [r3, #4]
 *
 * @xclass
 */
NOINLINE void chTMStartMeasurementX(time_measurement_t *tmp) {

  tmp->last = chSysGetRealtimeCounterX();
 80046cc:	6083      	str	r3, [r0, #8]
}
 80046ce:	4770      	bx	lr
 80046d0:	e0001000 	.word	0xe0001000

080046d4 <chTMStopMeasurementX>:
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch_system.tmc.offset);
 80046d4:	4a0e      	ldr	r2, [pc, #56]	; (8004710 <chTMStopMeasurementX+0x3c>)
 80046d6:	4b0f      	ldr	r3, [pc, #60]	; (8004714 <chTMStopMeasurementX+0x40>)
  tmp->last = (now - tmp->last) - offset;
 80046d8:	6881      	ldr	r1, [r0, #8]
 80046da:	685b      	ldr	r3, [r3, #4]
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
 80046dc:	b410      	push	{r4}
  tm_stop(tmp, chSysGetRealtimeCounterX(), ch_system.tmc.offset);
 80046de:	6894      	ldr	r4, [r2, #8]
  tmp->cumulative += (rttime_t)tmp->last;
 80046e0:	6902      	ldr	r2, [r0, #16]
  tmp->last = (now - tmp->last) - offset;
 80046e2:	1b1b      	subs	r3, r3, r4
  tmp->n++;
 80046e4:	68c4      	ldr	r4, [r0, #12]
  tmp->last = (now - tmp->last) - offset;
 80046e6:	1a5b      	subs	r3, r3, r1
  tmp->cumulative += (rttime_t)tmp->last;
 80046e8:	6941      	ldr	r1, [r0, #20]
  tmp->n++;
 80046ea:	3401      	adds	r4, #1
  tmp->cumulative += (rttime_t)tmp->last;
 80046ec:	18d2      	adds	r2, r2, r3
 80046ee:	6102      	str	r2, [r0, #16]
 80046f0:	f141 0100 	adc.w	r1, r1, #0
  if (tmp->last > tmp->worst) {
 80046f4:	6842      	ldr	r2, [r0, #4]
  tmp->cumulative += (rttime_t)tmp->last;
 80046f6:	6141      	str	r1, [r0, #20]
  if (tmp->last > tmp->worst) {
 80046f8:	4293      	cmp	r3, r2
  if (tmp->last < tmp->best) {
 80046fa:	6802      	ldr	r2, [r0, #0]
    tmp->worst = tmp->last;
 80046fc:	bf88      	it	hi
 80046fe:	6043      	strhi	r3, [r0, #4]
  if (tmp->last < tmp->best) {
 8004700:	4293      	cmp	r3, r2
  tmp->n++;
 8004702:	e9c0 3402 	strd	r3, r4, [r0, #8]
    tmp->best = tmp->last;
 8004706:	bf38      	it	cc
 8004708:	6003      	strcc	r3, [r0, #0]
}
 800470a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800470e:	4770      	bx	lr
 8004710:	24000e40 	.word	0x24000e40
 8004714:	e0001000 	.word	0xe0001000

08004718 <chMtxObjectInit>:
void chMtxObjectInit(mutex_t *mp) {

  chDbgCheck(mp != NULL);

  ch_queue_init(&mp->queue);
  mp->owner = NULL;
 8004718:	2300      	movs	r3, #0
  qp->prev = qp;
 800471a:	e9c0 0000 	strd	r0, r0, [r0]
 800471e:	6083      	str	r3, [r0, #8]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  mp->cnt = (cnt_t)0;
#endif
}
 8004720:	4770      	bx	lr
 8004722:	bf00      	nop

08004724 <chEvtObjectInit>:
 */
void chEvtObjectInit(event_source_t *esp) {

  chDbgCheck(esp != NULL);

  esp->next = (event_listener_t *)esp;
 8004724:	6000      	str	r0, [r0, #0]
}
 8004726:	4770      	bx	lr

08004728 <chEvtBroadcastFlagsI>:
 * @param[in] esp       pointer to an @p event_source_t object
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
 8004728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  event_listener_t *elp;

  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->next;
 800472a:	6804      	ldr	r4, [r0, #0]
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 800472c:	42a0      	cmp	r0, r4
 800472e:	d020      	beq.n	8004772 <chEvtBroadcastFlagsI+0x4a>
 8004730:	4607      	mov	r7, r0
 8004732:	460d      	mov	r5, r1
    tp->u.rdymsg = MSG_OK;
 8004734:	2600      	movs	r6, #0
 8004736:	e004      	b.n	8004742 <chEvtBroadcastFlagsI+0x1a>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8004738:	290b      	cmp	r1, #11
 800473a:	d01b      	beq.n	8004774 <chEvtBroadcastFlagsI+0x4c>
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
        ((flags & elp->wflags) != (eventflags_t)0)) {
      chEvtSignalI(elp->listener, elp->events);
    }
    elp = elp->next;
 800473c:	6824      	ldr	r4, [r4, #0]
  while (elp != (event_listener_t *)esp) {
 800473e:	42a7      	cmp	r7, r4
 8004740:	d017      	beq.n	8004772 <chEvtBroadcastFlagsI+0x4a>
    elp->flags |= flags;
 8004742:	68e3      	ldr	r3, [r4, #12]
 8004744:	432b      	orrs	r3, r5
 8004746:	60e3      	str	r3, [r4, #12]
    if ((flags == (eventflags_t)0) ||
 8004748:	b115      	cbz	r5, 8004750 <chEvtBroadcastFlagsI+0x28>
        ((flags & elp->wflags) != (eventflags_t)0)) {
 800474a:	6923      	ldr	r3, [r4, #16]
    if ((flags == (eventflags_t)0) ||
 800474c:	421d      	tst	r5, r3
 800474e:	d0f5      	beq.n	800473c <chEvtBroadcastFlagsI+0x14>
  tp->epending |= events;
 8004750:	e9d4 0201 	ldrd	r0, r2, [r4, #4]
 8004754:	6c43      	ldr	r3, [r0, #68]	; 0x44
  if (((tp->state == CH_STATE_WTOREVT) &&
 8004756:	7f01      	ldrb	r1, [r0, #28]
  tp->epending |= events;
 8004758:	431a      	orrs	r2, r3
  if (((tp->state == CH_STATE_WTOREVT) &&
 800475a:	290a      	cmp	r1, #10
  tp->epending |= events;
 800475c:	6442      	str	r2, [r0, #68]	; 0x44
  if (((tp->state == CH_STATE_WTOREVT) &&
 800475e:	d1eb      	bne.n	8004738 <chEvtBroadcastFlagsI+0x10>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8004760:	6b41      	ldr	r1, [r0, #52]	; 0x34
  if (((tp->state == CH_STATE_WTOREVT) &&
 8004762:	420a      	tst	r2, r1
 8004764:	d0ea      	beq.n	800473c <chEvtBroadcastFlagsI+0x14>
    tp->u.rdymsg = MSG_OK;
 8004766:	6346      	str	r6, [r0, #52]	; 0x34
    (void) chSchReadyI(tp);
 8004768:	f7ff fd3c 	bl	80041e4 <chSchReadyI>
    elp = elp->next;
 800476c:	6824      	ldr	r4, [r4, #0]
  while (elp != (event_listener_t *)esp) {
 800476e:	42a7      	cmp	r7, r4
 8004770:	d1e7      	bne.n	8004742 <chEvtBroadcastFlagsI+0x1a>
  }
}
 8004772:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
 8004774:	6b41      	ldr	r1, [r0, #52]	; 0x34
      ((tp->state == CH_STATE_WTANDEVT) &&
 8004776:	4391      	bics	r1, r2
 8004778:	d1e0      	bne.n	800473c <chEvtBroadcastFlagsI+0x14>
 800477a:	e7f4      	b.n	8004766 <chEvtBroadcastFlagsI+0x3e>

0800477c <__core_init>:
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  ch_memcore.basemem = __heap_base__;
 800477c:	4b02      	ldr	r3, [pc, #8]	; (8004788 <__core_init+0xc>)
 800477e:	4903      	ldr	r1, [pc, #12]	; (800478c <__core_init+0x10>)
  ch_memcore.topmem  = __heap_end__;
 8004780:	4a03      	ldr	r2, [pc, #12]	; (8004790 <__core_init+0x14>)
 8004782:	e9c3 1200 	strd	r1, r2, [r3]
  static uint8_t static_heap[CH_CFG_MEMCORE_SIZE];

  ch_memcore.basemem = &static_heap[0];
  ch_memcore.topmem  = &static_heap[CH_CFG_MEMCORE_SIZE];
#endif
}
 8004786:	4770      	bx	lr
 8004788:	24000e4c 	.word	0x24000e4c
 800478c:	24001f60 	.word	0x24001f60
 8004790:	24080000 	.word	0x24080000

08004794 <chCoreAllocFromTopI>:
  uint8_t *p, *prev;

  chDbgCheckClassI();
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));

  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 8004794:	4b09      	ldr	r3, [pc, #36]	; (80047bc <chCoreAllocFromTopI+0x28>)
 8004796:	4249      	negs	r1, r1
void *chCoreAllocFromTopI(size_t size, unsigned align, size_t offset) {
 8004798:	b410      	push	{r4}
  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 800479a:	685c      	ldr	r4, [r3, #4]
 800479c:	1a20      	subs	r0, r4, r0
 800479e:	4008      	ands	r0, r1
  prev = p - offset;

  /* Considering also the case where there is numeric overflow.*/
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 80047a0:	6819      	ldr	r1, [r3, #0]
  prev = p - offset;
 80047a2:	1a82      	subs	r2, r0, r2
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 80047a4:	428a      	cmp	r2, r1
 80047a6:	d305      	bcc.n	80047b4 <chCoreAllocFromTopI+0x20>
 80047a8:	42a2      	cmp	r2, r4
 80047aa:	d803      	bhi.n	80047b4 <chCoreAllocFromTopI+0x20>
  }

  ch_memcore.topmem = prev;

  return p;
}
 80047ac:	f85d 4b04 	ldr.w	r4, [sp], #4
  ch_memcore.topmem = prev;
 80047b0:	605a      	str	r2, [r3, #4]
}
 80047b2:	4770      	bx	lr
    return NULL;
 80047b4:	2000      	movs	r0, #0
}
 80047b6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80047ba:	4770      	bx	lr
 80047bc:	24000e4c 	.word	0x24000e4c

080047c0 <chCoreAllocFromTop>:
 80047c0:	2330      	movs	r3, #48	; 0x30
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAllocFromTop(size_t size, unsigned align, size_t offset) {
 80047c2:	b410      	push	{r4}
 80047c4:	f383 8811 	msr	BASEPRI, r3
  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 80047c8:	4b0c      	ldr	r3, [pc, #48]	; (80047fc <chCoreAllocFromTop+0x3c>)
 80047ca:	4249      	negs	r1, r1
 80047cc:	685c      	ldr	r4, [r3, #4]
 80047ce:	1a20      	subs	r0, r4, r0
 80047d0:	4008      	ands	r0, r1
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 80047d2:	6819      	ldr	r1, [r3, #0]
  prev = p - offset;
 80047d4:	1a82      	subs	r2, r0, r2
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 80047d6:	428a      	cmp	r2, r1
 80047d8:	d308      	bcc.n	80047ec <chCoreAllocFromTop+0x2c>
 80047da:	4294      	cmp	r4, r2
 80047dc:	d306      	bcc.n	80047ec <chCoreAllocFromTop+0x2c>
  ch_memcore.topmem = prev;
 80047de:	605a      	str	r2, [r3, #4]
 80047e0:	2300      	movs	r3, #0
 80047e2:	f383 8811 	msr	BASEPRI, r3
  chSysLock();
  p = chCoreAllocFromTopI(size, align, offset);
  chSysUnlock();

  return p;
}
 80047e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80047ea:	4770      	bx	lr
    return NULL;
 80047ec:	2000      	movs	r0, #0
 80047ee:	2300      	movs	r3, #0
 80047f0:	f383 8811 	msr	BASEPRI, r3
}
 80047f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80047f8:	4770      	bx	lr
 80047fa:	bf00      	nop
 80047fc:	24000e4c 	.word	0x24000e4c

08004800 <chCoreGetStatusX>:
 *
 * @xclass
 */
void chCoreGetStatusX(memory_area_t *map) {

  map->base = ch_memcore.basemem;
 8004800:	4b03      	ldr	r3, [pc, #12]	; (8004810 <chCoreGetStatusX+0x10>)
  /*lint -save -e9033 [10.8] The cast is safe.*/
  map->size = (size_t)(ch_memcore.topmem - ch_memcore.basemem);
 8004802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004806:	1a9b      	subs	r3, r3, r2
 8004808:	e9c0 2300 	strd	r2, r3, [r0]
  /*lint -restore*/
}
 800480c:	4770      	bx	lr
 800480e:	bf00      	nop
 8004810:	24000e4c 	.word	0x24000e4c

08004814 <__heap_init>:
/**
 * @brief   Initializes the default heap.
 *
 * @notapi
 */
void __heap_init(void) {
 8004814:	b510      	push	{r4, lr}

  default_heap.provider = chCoreAllocAlignedWithOffset;
 8004816:	4c08      	ldr	r4, [pc, #32]	; (8004838 <__heap_init+0x24>)
 8004818:	4b08      	ldr	r3, [pc, #32]	; (800483c <__heap_init+0x28>)
 800481a:	4620      	mov	r0, r4
 800481c:	f840 3b04 	str.w	r3, [r0], #4
  chCoreGetStatusX(&default_heap.area);
 8004820:	f7ff ffee 	bl	8004800 <chCoreGetStatusX>
  H_FREE_NEXT(&default_heap.header) = NULL;
 8004824:	2300      	movs	r3, #0
  H_FREE_PAGES(&default_heap.header) = 0;
#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&default_heap.mtx);
 8004826:	f104 0014 	add.w	r0, r4, #20
  H_FREE_PAGES(&default_heap.header) = 0;
 800482a:	e9c4 3303 	strd	r3, r3, [r4, #12]
#else
  chSemObjectInit(&default_heap.sem, (cnt_t)1);
#endif
}
 800482e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  chMtxObjectInit(&default_heap.mtx);
 8004832:	f7ff bf71 	b.w	8004718 <chMtxObjectInit>
 8004836:	bf00      	nop
 8004838:	24000e54 	.word	0x24000e54
 800483c:	080047c1 	.word	0x080047c1

08004840 <chPoolObjectInitAligned>:
 *                      automatically
 *
 * @init
 */
void chPoolObjectInitAligned(memory_pool_t *mp, size_t size,
                             unsigned align, memgetfunc_t provider) {
 8004840:	b410      	push	{r4}
  chDbgCheck((mp != NULL) &&
             (size >= sizeof(void *)) &&
             (align >= PORT_NATURAL_ALIGN) &&
             MEM_IS_VALID_ALIGNMENT(align));

  mp->next = NULL;
 8004842:	2400      	movs	r4, #0
  mp->object_size = size;
  mp->align = align;
  mp->provider = provider;
 8004844:	e9c0 2302 	strd	r2, r3, [r0, #8]
  mp->next = NULL;
 8004848:	e9c0 4100 	strd	r4, r1, [r0]
}
 800484c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004850:	4770      	bx	lr
 8004852:	bf00      	nop

08004854 <chCoreAllocAlignedI>:
 *
 * @iclass
 */
static inline void *chCoreAllocAlignedI(size_t size, unsigned align) {

  return chCoreAllocAlignedWithOffsetI(size, align, 0U);
 8004854:	2200      	movs	r2, #0
 8004856:	f7ff bf9d 	b.w	8004794 <chCoreAllocFromTopI>
 800485a:	bf00      	nop

0800485c <__factory_init>:
/**
 * @brief   Initializes the objects factory.
 *
 * @init
 */
void __factory_init(void) {
 800485c:	b510      	push	{r4, lr}

#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&ch_factory.mtx);
 800485e:	4c12      	ldr	r4, [pc, #72]	; (80048a8 <__factory_init+0x4c>)
 8004860:	4620      	mov	r0, r4
 8004862:	f7ff ff59 	bl	8004718 <chMtxObjectInit>
  dlp->next = (dyn_element_t *)dlp;
 8004866:	f104 0110 	add.w	r1, r4, #16
 */
static inline void chPoolObjectInit(memory_pool_t *mp,
                                    size_t size,
                                    memgetfunc_t provider) {

  chPoolObjectInitAligned(mp, size, PORT_NATURAL_ALIGN, provider);
 800486a:	4b10      	ldr	r3, [pc, #64]	; (80048ac <__factory_init+0x50>)
 800486c:	2204      	movs	r2, #4
 800486e:	6121      	str	r1, [r4, #16]
 8004870:	2114      	movs	r1, #20
 8004872:	1860      	adds	r0, r4, r1
 8004874:	f7ff ffe4 	bl	8004840 <chPoolObjectInitAligned>
 8004878:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800487c:	f104 0128 	add.w	r1, r4, #40	; 0x28
 8004880:	4b0a      	ldr	r3, [pc, #40]	; (80048ac <__factory_init+0x50>)
 8004882:	2204      	movs	r2, #4
 8004884:	e9c4 0109 	strd	r0, r1, [r4, #36]	; 0x24
 8004888:	211c      	movs	r1, #28
 800488a:	f104 002c 	add.w	r0, r4, #44	; 0x2c
 800488e:	f7ff ffd7 	bl	8004840 <chPoolObjectInitAligned>
 8004892:	f104 013c 	add.w	r1, r4, #60	; 0x3c
 8004896:	f104 0240 	add.w	r2, r4, #64	; 0x40
 800489a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800489e:	e9c4 120f 	strd	r1, r2, [r4, #60]	; 0x3c
 80048a2:	6463      	str	r3, [r4, #68]	; 0x44
  dyn_list_init(&ch_factory.fifo_list);
#endif
#if CH_CFG_FACTORY_PIPES == TRUE
  dyn_list_init(&ch_factory.pipe_list);
#endif
}
 80048a4:	bd10      	pop	{r4, pc}
 80048a6:	bf00      	nop
 80048a8:	24000e78 	.word	0x24000e78
 80048ac:	08004855 	.word	0x08004855

080048b0 <SVC_Handler>:
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 80048b0:	f3ef 8309 	mrs	r3, PSP
     positioning the stack to point to the real one.*/
  psp += sizeof (struct port_extctx);

#if CORTEX_USE_FPU == TRUE
  /* Enforcing unstacking of the FP part of the context.*/
  FPU->FPCCR &= ~FPU_FPCCR_LSPACT_Msk;
 80048b4:	4905      	ldr	r1, [pc, #20]	; (80048cc <SVC_Handler+0x1c>)
  psp += sizeof (struct port_extctx);
 80048b6:	3368      	adds	r3, #104	; 0x68
  FPU->FPCCR &= ~FPU_FPCCR_LSPACT_Msk;
 80048b8:	6b4a      	ldr	r2, [r1, #52]	; 0x34
 80048ba:	f022 0201 	bic.w	r2, r2, #1
 80048be:	634a      	str	r2, [r1, #52]	; 0x34
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 80048c0:	f383 8809 	msr	PSP, r3
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80048c4:	2300      	movs	r3, #0
 80048c6:	f383 8811 	msr	BASEPRI, r3
  /* Restoring real position of the original stack frame.*/
  __set_PSP(psp);

  /* Restoring the normal interrupts status.*/
  port_unlock_from_isr();
}
 80048ca:	4770      	bx	lr
 80048cc:	e000ef00 	.word	0xe000ef00

080048d0 <port_init>:
 80048d0:	f04f 0c30 	mov.w	ip, #48	; 0x30
 *
 * @param[in, out] oip  pointer to the @p os_instance_t structure
 *
 * @notapi
 */
void port_init(os_instance_t *oip) {
 80048d4:	b500      	push	{lr}
 80048d6:	f38c 8811 	msr	BASEPRI, ip
  __ASM volatile ("cpsie i" : : : "memory");
 80048da:	b662      	cpsie	i
  port_suspend();

#if CORTEX_USE_FPU == TRUE
  /* Making sure to use the correct settings for FPU-related exception
     handling, better do not rely on startup settings.*/
  FPU->FPCCR  = FPU_FPCCR_ASPEN_Msk | FPU_FPCCR_LSPEN_Msk;
 80048dc:	4a15      	ldr	r2, [pc, #84]	; (8004934 <port_init+0x64>)
 80048de:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
  FPU->FPDSCR = 0U;
 80048e2:	2300      	movs	r3, #0
  FPU->FPCCR  = FPU_FPCCR_ASPEN_Msk | FPU_FPCCR_LSPEN_Msk;
 80048e4:	6351      	str	r1, [r2, #52]	; 0x34
  FPU->FPDSCR = 0U;
 80048e6:	63d3      	str	r3, [r2, #60]	; 0x3c
  __builtin_arm_set_fpscr(fpscr);
 80048e8:	eee1 3a10 	vmsr	fpscr, r3
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 80048ec:	2306      	movs	r3, #6
 80048ee:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
 80048f2:	f3bf 8f6f 	isb	sy
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80048f6:	4b10      	ldr	r3, [pc, #64]	; (8004938 <port_init+0x68>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80048f8:	f64f 0eff 	movw	lr, #63743	; 0xf8ff
  reg_value  =  (reg_value                                   |
 80048fc:	490f      	ldr	r1, [pc, #60]	; (800493c <port_init+0x6c>)
  NVIC_SetPriorityGrouping(CORTEX_PRIGROUP_INIT);

  /* DWT cycle counter enable, note, the M7 requires DWT unlocking.*/
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
#if CORTEX_MODEL == 7
  DWT->LAR = 0xC5ACCE55U;
 80048fe:	f5a2 425f 	sub.w	r2, r2, #57088	; 0xdf00
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004902:	68d8      	ldr	r0, [r3, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004904:	ea00 000e 	and.w	r0, r0, lr
  reg_value  =  (reg_value                                   |
 8004908:	4301      	orrs	r1, r0
 800490a:	480d      	ldr	r0, [pc, #52]	; (8004940 <port_init+0x70>)
  SCB->AIRCR =  reg_value;
 800490c:	60d9      	str	r1, [r3, #12]
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800490e:	f8d3 10fc 	ldr.w	r1, [r3, #252]	; 0xfc
 8004912:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
 8004916:	f8c3 10fc 	str.w	r1, [r3, #252]	; 0xfc
  DWT->LAR = 0xC5ACCE55U;
 800491a:	f8c2 0fb0 	str.w	r0, [r2, #4016]	; 0xfb0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800491e:	2020      	movs	r0, #32
#endif
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8004920:	6811      	ldr	r1, [r2, #0]
 8004922:	f041 0101 	orr.w	r1, r1, #1
 8004926:	6011      	str	r1, [r2, #0]
 8004928:	77d8      	strb	r0, [r3, #31]
 800492a:	f883 c022 	strb.w	ip, [r3, #34]	; 0x22

#if (PORT_MPU_INITIALIZE == TRUE) || (PORT_ENABLE_GUARD_PAGES == TRUE)
  /* MPU is enabled.*/
  mpuEnable(MPU_CTRL_PRIVDEFENA);
#endif
}
 800492e:	f85d fb04 	ldr.w	pc, [sp], #4
 8004932:	bf00      	nop
 8004934:	e000ef00 	.word	0xe000ef00
 8004938:	e000ed00 	.word	0xe000ed00
 800493c:	05fa0300 	.word	0x05fa0300
 8004940:	c5acce55 	.word	0xc5acce55

08004944 <__port_irq_epilogue>:
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8004944:	2330      	movs	r3, #48	; 0x30
 8004946:	f383 8811 	msr	BASEPRI, r3
 * @brief   Exception exit redirection to @p __port_switch_from_isr().
 */
void __port_irq_epilogue(void) {

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 800494a:	4b0f      	ldr	r3, [pc, #60]	; (8004988 <__port_irq_epilogue+0x44>)
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	f413 6300 	ands.w	r3, r3, #2048	; 0x800
 8004952:	d102      	bne.n	800495a <__port_irq_epilogue+0x16>
 8004954:	f383 8811 	msr	BASEPRI, r3
 8004958:	4770      	bx	lr
void __port_irq_epilogue(void) {
 800495a:	b510      	push	{r4, lr}
  return __builtin_arm_get_fpscr();
 800495c:	eef1 3a10 	vmrs	r3, fpscr
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8004960:	f3ef 8409 	mrs	r4, PSP

    /* The port_extctx structure is pointed by the S-PSP register.*/
    ectxp = (struct port_extctx *)psp;

    /* Setting up a fake XPSR register value.*/
    ectxp->xpsr = 0x01000000U;
 8004964:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
#if CORTEX_USE_FPU == TRUE
    ectxp->fpscr = FPU->FPDSCR;
 8004968:	4b08      	ldr	r3, [pc, #32]	; (800498c <__port_irq_epilogue+0x48>)
    psp -= sizeof (struct port_extctx);
 800496a:	3c68      	subs	r4, #104	; 0x68
    ectxp->xpsr = 0x01000000U;
 800496c:	61e2      	str	r2, [r4, #28]
    ectxp->fpscr = FPU->FPDSCR;
 800496e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004970:	6623      	str	r3, [r4, #96]	; 0x60
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8004972:	f384 8809 	msr	PSP, r4
    /* Writing back the modified S-PSP value.*/
    __set_PSP(psp);

    /* The exit sequence is different depending on if a preemption is
       required or not.*/
    if (chSchIsPreemptionRequired()) {
 8004976:	f7ff fcdb 	bl	8004330 <chSchIsPreemptionRequired>
 800497a:	b110      	cbz	r0, 8004982 <__port_irq_epilogue+0x3e>
      /* Preemption is required we need to enforce a context switch.*/
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 800497c:	4b04      	ldr	r3, [pc, #16]	; (8004990 <__port_irq_epilogue+0x4c>)
 800497e:	61a3      	str	r3, [r4, #24]
    /* Note, returning without unlocking is intentional, this is done in
       order to keep the rest of the context switch atomic.*/
    return;
  }
  port_unlock_from_isr();
}
 8004980:	bd10      	pop	{r4, pc}
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8004982:	4b04      	ldr	r3, [pc, #16]	; (8004994 <__port_irq_epilogue+0x50>)
 8004984:	61a3      	str	r3, [r4, #24]
}
 8004986:	bd10      	pop	{r4, pc}
 8004988:	e000ed00 	.word	0xe000ed00
 800498c:	e000ef00 	.word	0xe000ef00
 8004990:	0800042f 	.word	0x0800042f
 8004994:	08000432 	.word	0x08000432

08004998 <main>:
#include "ch.h"
#include "hal.h"
#include "drivers.h"      // qui inclut drv_display.h

int main(void) {
 8004998:	b508      	push	{r3, lr}
  halInit();
 800499a:	f7fb fe8f 	bl	80006bc <halInit>
  chSysInit();
 800499e:	f7ff f9a3 	bl	8003ce8 <chSysInit>

  drivers_init_all();     // appelle drv_display_init() ou drv_display_start() selon ton choix
 80049a2:	f000 f811 	bl	80049c8 <drivers_init_all>

  drv_display_clear();
 80049a6:	f000 f9fb 	bl	8004da0 <drv_display_clear>
  drv_display_draw_text(0, 0, "HELLO H743");
 80049aa:	2100      	movs	r1, #0
 80049ac:	4a05      	ldr	r2, [pc, #20]	; (80049c4 <main+0x2c>)
 80049ae:	4608      	mov	r0, r1
 80049b0:	f000 faca 	bl	8004f48 <drv_display_draw_text>
  drv_display_update();   // si tu nutilises pas le thread
 80049b4:	f000 f9fc 	bl	8004db0 <drv_display_update>

  while (true) {
    chThdSleepMilliseconds(1000);
 80049b8:	f242 7010 	movw	r0, #10000	; 0x2710
 80049bc:	f7ff fe2c 	bl	8004618 <chThdSleep>
  while (true) {
 80049c0:	e7fa      	b.n	80049b8 <main+0x20>
 80049c2:	bf00      	nop
 80049c4:	08005758 	.word	0x08005758

080049c8 <drivers_init_all>:
 * @ingroup drivers
 */

#include "drivers.h"

void drivers_init_all(void) {
 80049c8:	b508      	push	{r3, lr}
    drv_display_init();
 80049ca:	f000 f86f 	bl	8004aac <drv_display_init>
    drv_leds_addr_init();
 80049ce:	f000 fb63 	bl	8005098 <drv_leds_addr_init>
    drv_buttons_start();
 80049d2:	f000 f84f 	bl	8004a74 <drv_buttons_start>
    drv_encoders_start();
 80049d6:	f000 fad5 	bl	8004f84 <drv_encoders_start>
    drv_pots_start();
}
 80049da:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    drv_pots_start();
 80049de:	f000 bc01 	b.w	80051e4 <drv_pots_start>
 80049e2:	bf00      	nop

080049e4 <buttonThread>:
 * @api
 */
static inline void chRegSetThreadName(const char *name) {

#if CH_CFG_USE_REGISTRY == TRUE
  __sch_get_currthread()->name = name;
 80049e4:	4b1b      	ldr	r3, [pc, #108]	; (8004a54 <buttonThread+0x70>)
 80049e6:	4a1c      	ldr	r2, [pc, #112]	; (8004a58 <buttonThread+0x74>)
 80049e8:	68db      	ldr	r3, [r3, #12]

static THD_FUNCTION(buttonThread, arg) {
    (void)arg;
    chRegSetThreadName("buttons");

    spiStart(&SPID5, &spicfg_buttons);
 80049ea:	491c      	ldr	r1, [pc, #112]	; (8004a5c <buttonThread+0x78>)
 80049ec:	481c      	ldr	r0, [pc, #112]	; (8004a60 <buttonThread+0x7c>)
 80049ee:	4c1d      	ldr	r4, [pc, #116]	; (8004a64 <buttonThread+0x80>)
 80049f0:	f8df 807c 	ldr.w	r8, [pc, #124]	; 8004a70 <buttonThread+0x8c>
    palClearLine(LINE_SPI5_CS_SR);
 80049f4:	4d1c      	ldr	r5, [pc, #112]	; (8004a68 <buttonThread+0x84>)
    spiReceive(&SPID5, 3, rx);
 80049f6:	4e1a      	ldr	r6, [pc, #104]	; (8004a60 <buttonThread+0x7c>)
static THD_FUNCTION(buttonThread, arg) {
 80049f8:	b580      	push	{r7, lr}
 80049fa:	621a      	str	r2, [r3, #32]
 80049fc:	b082      	sub	sp, #8
    spiStart(&SPID5, &spicfg_buttons);
 80049fe:	f7fc fb5d 	bl	80010bc <spiStart>
 8004a02:	4b1a      	ldr	r3, [pc, #104]	; (8004a6c <buttonThread+0x88>)
    uint8_t rx[3] = {0};
 8004a04:	881f      	ldrh	r7, [r3, #0]
    palClearLine(LINE_SPI5_CS_SR);
 8004a06:	f04f 0908 	mov.w	r9, #8
    uint8_t rx[3] = {0};
 8004a0a:	2300      	movs	r3, #0
    spiReceive(&SPID5, 3, rx);
 8004a0c:	aa01      	add	r2, sp, #4
    uint8_t rx[3] = {0};
 8004a0e:	f8ad 7004 	strh.w	r7, [sp, #4]
 8004a12:	f88d 3006 	strb.w	r3, [sp, #6]
    spiReceive(&SPID5, 3, rx);
 8004a16:	2103      	movs	r1, #3
 8004a18:	4630      	mov	r0, r6
    palClearLine(LINE_SPI5_CS_SR);
 8004a1a:	f8a5 901a 	strh.w	r9, [r5, #26]
    spiReceive(&SPID5, 3, rx);
 8004a1e:	f7fc fb7b 	bl	8001118 <spiReceive>
    palSetLine(LINE_SPI5_CS_SR);
 8004a22:	f8a5 9018 	strh.w	r9, [r5, #24]
    buttons_raw[2] = rx[2];
 8004a26:	f89d 1006 	ldrb.w	r1, [sp, #6]

    while (true) {
        buttons_read_shiftreg();
        chThdSleepMilliseconds(2);  /* 500 Hz */
 8004a2a:	2014      	movs	r0, #20
    buttons_raw[1] = rx[1];
 8004a2c:	f89d c005 	ldrb.w	ip, [sp, #5]
         ((uint32_t)rx[2] << 16);
 8004a30:	040b      	lsls	r3, r1, #16
    buttons_raw[0] = rx[0];
 8004a32:	f89d 2004 	ldrb.w	r2, [sp, #4]
    uint32_t m =
 8004a36:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
    buttons_raw[0] = rx[0];
 8004a3a:	7022      	strb	r2, [r4, #0]
    buttons_raw[1] = rx[1];
 8004a3c:	f884 c001 	strb.w	ip, [r4, #1]
    uint32_t m =
 8004a40:	4313      	orrs	r3, r2
    buttons_raw[2] = rx[2];
 8004a42:	70a1      	strb	r1, [r4, #2]
    buttons_mask = (m & 0x000FFFFF);   /* 20 bits utiles */
 8004a44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004a48:	f8c8 3000 	str.w	r3, [r8]
        chThdSleepMilliseconds(2);  /* 500 Hz */
 8004a4c:	f7ff fde4 	bl	8004618 <chThdSleep>
    while (true) {
 8004a50:	e7d9      	b.n	8004a06 <buttonThread+0x22>
 8004a52:	bf00      	nop
 8004a54:	24000390 	.word	0x24000390
 8004a58:	08005764 	.word	0x08005764
 8004a5c:	0800576c 	.word	0x0800576c
 8004a60:	24000278 	.word	0x24000278
 8004a64:	24000ec4 	.word	0x24000ec4
 8004a68:	58020000 	.word	0x58020000
 8004a6c:	080052d0 	.word	0x080052d0
 8004a70:	24000ec0 	.word	0x24000ec0

08004a74 <drv_buttons_start>:
    /* CS shift-register */
    palSetLineMode(LINE_SPI5_CS_SR, PAL_MODE_OUTPUT_PUSHPULL);
    palSetLine(LINE_SPI5_CS_SR);   /* repos = haut */
}

void drv_buttons_start(void) {
 8004a74:	b530      	push	{r4, r5, lr}
    palSetLineMode(LINE_SPI5_CS_SR, PAL_MODE_OUTPUT_PUSHPULL);
 8004a76:	4c0a      	ldr	r4, [pc, #40]	; (8004aa0 <drv_buttons_start+0x2c>)
void drv_buttons_start(void) {
 8004a78:	b083      	sub	sp, #12
    palSetLineMode(LINE_SPI5_CS_SR, PAL_MODE_OUTPUT_PUSHPULL);
 8004a7a:	2201      	movs	r2, #1
 8004a7c:	2108      	movs	r1, #8
 8004a7e:	4620      	mov	r0, r4
    drv_buttons_init();

    chThdCreateStatic(waButtons, sizeof(waButtons),
 8004a80:	2500      	movs	r5, #0
    palSetLineMode(LINE_SPI5_CS_SR, PAL_MODE_OUTPUT_PUSHPULL);
 8004a82:	f7fd fc7d 	bl	8002380 <_pal_lld_setgroupmode>
    palSetLine(LINE_SPI5_CS_SR);   /* repos = haut */
 8004a86:	2208      	movs	r2, #8
    chThdCreateStatic(waButtons, sizeof(waButtons),
 8004a88:	4b06      	ldr	r3, [pc, #24]	; (8004aa4 <drv_buttons_start+0x30>)
 8004a8a:	f44f 7138 	mov.w	r1, #736	; 0x2e0
    palSetLine(LINE_SPI5_CS_SR);   /* repos = haut */
 8004a8e:	8322      	strh	r2, [r4, #24]
    chThdCreateStatic(waButtons, sizeof(waButtons),
 8004a90:	2280      	movs	r2, #128	; 0x80
 8004a92:	9500      	str	r5, [sp, #0]
 8004a94:	4804      	ldr	r0, [pc, #16]	; (8004aa8 <drv_buttons_start+0x34>)
 8004a96:	f7ff fd43 	bl	8004520 <chThdCreateStatic>
                      NORMALPRIO, buttonThread, NULL);
}
 8004a9a:	b003      	add	sp, #12
 8004a9c:	bd30      	pop	{r4, r5, pc}
 8004a9e:	bf00      	nop
 8004aa0:	58020000 	.word	0x58020000
 8004aa4:	080049e5 	.word	0x080049e5
 8004aa8:	24000ee0 	.word	0x24000ee0

08004aac <drv_display_init>:

/* ====================================================================== */
/*                      INITIALISATION OLED                               */
/* ====================================================================== */

void drv_display_init(void) {
 8004aac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

    /* Reset OLED */
    palClearLine(LINE_SPI5_RES_OLED);
 8004ab0:	4cb5      	ldr	r4, [pc, #724]	; (8004d88 <drv_display_init+0x2dc>)
 8004ab2:	2510      	movs	r5, #16
void drv_display_init(void) {
 8004ab4:	b083      	sub	sp, #12
    chThdSleepMilliseconds(10);
    palSetLine(LINE_SPI5_RES_OLED);
    chThdSleepMilliseconds(10);

    /* Dmarrage SPI */
    spiStart(&SPID5, &spicfg);
 8004ab6:	4fb5      	ldr	r7, [pc, #724]	; (8004d8c <drv_display_init+0x2e0>)
    palClearLine(LINE_SPI5_RES_OLED);
 8004ab8:	8365      	strh	r5, [r4, #26]
    chThdSleepMilliseconds(10);
 8004aba:	2064      	movs	r0, #100	; 0x64
 8004abc:	f7ff fdac 	bl	8004618 <chThdSleep>
    palSetLine(LINE_SPI5_RES_OLED);
 8004ac0:	8325      	strh	r5, [r4, #24]
    chThdSleepMilliseconds(10);
 8004ac2:	2064      	movs	r0, #100	; 0x64
    palClearLine(LINE_SPI5_CS_OLED);
 8004ac4:	2540      	movs	r5, #64	; 0x40
    chThdSleepMilliseconds(10);
 8004ac6:	f7ff fda7 	bl	8004618 <chThdSleep>
    spiStart(&SPID5, &spicfg);
 8004aca:	49b1      	ldr	r1, [pc, #708]	; (8004d90 <drv_display_init+0x2e4>)
 8004acc:	4638      	mov	r0, r7
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004ace:	2620      	movs	r6, #32
    spiStart(&SPID5, &spicfg);
 8004ad0:	f7fc faf4 	bl	80010bc <spiStart>

    /* Squence init SSD1309 / SSD1306 */
    send_cmd(0xAE);
 8004ad4:	23ae      	movs	r3, #174	; 0xae
    spiSend(&SPID5, 1, &cmd);
 8004ad6:	f10d 0207 	add.w	r2, sp, #7
 8004ada:	2101      	movs	r1, #1
 8004adc:	f88d 3007 	strb.w	r3, [sp, #7]
 8004ae0:	4638      	mov	r0, r7
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004ae2:	8366      	strh	r6, [r4, #26]
    palClearLine(LINE_SPI5_CS_OLED);
 8004ae4:	f04f 0800 	mov.w	r8, #0
 8004ae8:	8365      	strh	r5, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004aea:	f04f 097f 	mov.w	r9, #127	; 0x7f
 8004aee:	f7fc faf7 	bl	80010e0 <spiSend>
    palSetLine(LINE_SPI5_CS_OLED);
 8004af2:	23d5      	movs	r3, #213	; 0xd5
 8004af4:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, 1, &cmd);
 8004af6:	f10d 0207 	add.w	r2, sp, #7
 8004afa:	f88d 3007 	strb.w	r3, [sp, #7]
 8004afe:	2101      	movs	r1, #1
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004b00:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004b02:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8004b04:	8365      	strh	r5, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004b06:	f7fc faeb 	bl	80010e0 <spiSend>
    palSetLine(LINE_SPI5_CS_OLED);
 8004b0a:	2380      	movs	r3, #128	; 0x80
 8004b0c:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, 1, &cmd);
 8004b0e:	f10d 0207 	add.w	r2, sp, #7
 8004b12:	f88d 3007 	strb.w	r3, [sp, #7]
 8004b16:	2101      	movs	r1, #1
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004b18:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004b1a:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8004b1c:	8365      	strh	r5, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004b1e:	f7fc fadf 	bl	80010e0 <spiSend>
    palSetLine(LINE_SPI5_CS_OLED);
 8004b22:	23a8      	movs	r3, #168	; 0xa8
 8004b24:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, 1, &cmd);
 8004b26:	f10d 0207 	add.w	r2, sp, #7
 8004b2a:	f88d 3007 	strb.w	r3, [sp, #7]
 8004b2e:	2101      	movs	r1, #1
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004b30:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004b32:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8004b34:	8365      	strh	r5, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004b36:	f7fc fad3 	bl	80010e0 <spiSend>
    palSetLine(LINE_SPI5_CS_OLED);
 8004b3a:	233f      	movs	r3, #63	; 0x3f
 8004b3c:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, 1, &cmd);
 8004b3e:	f10d 0207 	add.w	r2, sp, #7
 8004b42:	f88d 3007 	strb.w	r3, [sp, #7]
 8004b46:	2101      	movs	r1, #1
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004b48:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004b4a:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8004b4c:	8365      	strh	r5, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004b4e:	f7fc fac7 	bl	80010e0 <spiSend>
    palSetLine(LINE_SPI5_CS_OLED);
 8004b52:	23d3      	movs	r3, #211	; 0xd3
 8004b54:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, 1, &cmd);
 8004b56:	f10d 0207 	add.w	r2, sp, #7
 8004b5a:	f88d 3007 	strb.w	r3, [sp, #7]
 8004b5e:	2101      	movs	r1, #1
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004b60:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004b62:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8004b64:	8365      	strh	r5, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004b66:	f7fc fabb 	bl	80010e0 <spiSend>
    palSetLine(LINE_SPI5_CS_OLED);
 8004b6a:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, 1, &cmd);
 8004b6c:	f10d 0207 	add.w	r2, sp, #7
 8004b70:	f88d 8007 	strb.w	r8, [sp, #7]
 8004b74:	2101      	movs	r1, #1
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004b76:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004b78:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8004b7a:	8365      	strh	r5, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004b7c:	f7fc fab0 	bl	80010e0 <spiSend>
    palSetLine(LINE_SPI5_CS_OLED);
 8004b80:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, 1, &cmd);
 8004b82:	f10d 0207 	add.w	r2, sp, #7
 8004b86:	f88d 5007 	strb.w	r5, [sp, #7]
 8004b8a:	2101      	movs	r1, #1
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004b8c:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004b8e:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8004b90:	8365      	strh	r5, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004b92:	f7fc faa5 	bl	80010e0 <spiSend>
    palSetLine(LINE_SPI5_CS_OLED);
 8004b96:	238d      	movs	r3, #141	; 0x8d
 8004b98:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, 1, &cmd);
 8004b9a:	f10d 0207 	add.w	r2, sp, #7
 8004b9e:	f88d 3007 	strb.w	r3, [sp, #7]
 8004ba2:	2101      	movs	r1, #1
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004ba4:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004ba6:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8004ba8:	8365      	strh	r5, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004baa:	f7fc fa99 	bl	80010e0 <spiSend>
    palSetLine(LINE_SPI5_CS_OLED);
 8004bae:	2314      	movs	r3, #20
 8004bb0:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, 1, &cmd);
 8004bb2:	f10d 0207 	add.w	r2, sp, #7
 8004bb6:	f88d 3007 	strb.w	r3, [sp, #7]
 8004bba:	2101      	movs	r1, #1
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004bbc:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004bbe:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8004bc0:	8365      	strh	r5, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004bc2:	f7fc fa8d 	bl	80010e0 <spiSend>
    palSetLine(LINE_SPI5_CS_OLED);
 8004bc6:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, 1, &cmd);
 8004bc8:	f10d 0207 	add.w	r2, sp, #7
 8004bcc:	f88d 6007 	strb.w	r6, [sp, #7]
 8004bd0:	2101      	movs	r1, #1
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004bd2:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004bd4:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8004bd6:	8365      	strh	r5, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004bd8:	f7fc fa82 	bl	80010e0 <spiSend>
    palSetLine(LINE_SPI5_CS_OLED);
 8004bdc:	2302      	movs	r3, #2
 8004bde:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, 1, &cmd);
 8004be0:	f10d 0207 	add.w	r2, sp, #7
 8004be4:	f88d 3007 	strb.w	r3, [sp, #7]
 8004be8:	2101      	movs	r1, #1
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004bea:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004bec:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8004bee:	8365      	strh	r5, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004bf0:	f7fc fa76 	bl	80010e0 <spiSend>
    palSetLine(LINE_SPI5_CS_OLED);
 8004bf4:	23a1      	movs	r3, #161	; 0xa1
 8004bf6:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, 1, &cmd);
 8004bf8:	f10d 0207 	add.w	r2, sp, #7
 8004bfc:	f88d 3007 	strb.w	r3, [sp, #7]
 8004c00:	2101      	movs	r1, #1
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004c02:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004c04:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8004c06:	8365      	strh	r5, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004c08:	f7fc fa6a 	bl	80010e0 <spiSend>
    palSetLine(LINE_SPI5_CS_OLED);
 8004c0c:	23c8      	movs	r3, #200	; 0xc8
 8004c0e:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, 1, &cmd);
 8004c10:	f10d 0207 	add.w	r2, sp, #7
 8004c14:	f88d 3007 	strb.w	r3, [sp, #7]
 8004c18:	2101      	movs	r1, #1
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004c1a:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004c1c:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8004c1e:	8365      	strh	r5, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004c20:	f7fc fa5e 	bl	80010e0 <spiSend>
    palSetLine(LINE_SPI5_CS_OLED);
 8004c24:	23da      	movs	r3, #218	; 0xda
 8004c26:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, 1, &cmd);
 8004c28:	f10d 0207 	add.w	r2, sp, #7
 8004c2c:	f88d 3007 	strb.w	r3, [sp, #7]
 8004c30:	2101      	movs	r1, #1
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004c32:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004c34:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8004c36:	8365      	strh	r5, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004c38:	f7fc fa52 	bl	80010e0 <spiSend>
    palSetLine(LINE_SPI5_CS_OLED);
 8004c3c:	2312      	movs	r3, #18
 8004c3e:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, 1, &cmd);
 8004c40:	f10d 0207 	add.w	r2, sp, #7
 8004c44:	f88d 3007 	strb.w	r3, [sp, #7]
 8004c48:	2101      	movs	r1, #1
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004c4a:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004c4c:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8004c4e:	8365      	strh	r5, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004c50:	f7fc fa46 	bl	80010e0 <spiSend>
    palSetLine(LINE_SPI5_CS_OLED);
 8004c54:	2381      	movs	r3, #129	; 0x81
 8004c56:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, 1, &cmd);
 8004c58:	f10d 0207 	add.w	r2, sp, #7
 8004c5c:	f88d 3007 	strb.w	r3, [sp, #7]
 8004c60:	2101      	movs	r1, #1
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004c62:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004c64:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8004c66:	8365      	strh	r5, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004c68:	f7fc fa3a 	bl	80010e0 <spiSend>
    palSetLine(LINE_SPI5_CS_OLED);
 8004c6c:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, 1, &cmd);
 8004c6e:	f10d 0207 	add.w	r2, sp, #7
 8004c72:	f88d 9007 	strb.w	r9, [sp, #7]
 8004c76:	2101      	movs	r1, #1
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004c78:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004c7a:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8004c7c:	8365      	strh	r5, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004c7e:	f7fc fa2f 	bl	80010e0 <spiSend>
    palSetLine(LINE_SPI5_CS_OLED);
 8004c82:	23d9      	movs	r3, #217	; 0xd9
 8004c84:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, 1, &cmd);
 8004c86:	f10d 0207 	add.w	r2, sp, #7
 8004c8a:	f88d 3007 	strb.w	r3, [sp, #7]
 8004c8e:	2101      	movs	r1, #1
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004c90:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004c92:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8004c94:	8365      	strh	r5, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004c96:	f7fc fa23 	bl	80010e0 <spiSend>
    palSetLine(LINE_SPI5_CS_OLED);
 8004c9a:	23f1      	movs	r3, #241	; 0xf1
 8004c9c:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, 1, &cmd);
 8004c9e:	f10d 0207 	add.w	r2, sp, #7
 8004ca2:	f88d 3007 	strb.w	r3, [sp, #7]
 8004ca6:	2101      	movs	r1, #1
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004ca8:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004caa:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8004cac:	8365      	strh	r5, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004cae:	f7fc fa17 	bl	80010e0 <spiSend>
    palSetLine(LINE_SPI5_CS_OLED);
 8004cb2:	23db      	movs	r3, #219	; 0xdb
 8004cb4:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, 1, &cmd);
 8004cb6:	f10d 0207 	add.w	r2, sp, #7
 8004cba:	f88d 3007 	strb.w	r3, [sp, #7]
 8004cbe:	2101      	movs	r1, #1
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004cc0:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004cc2:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8004cc4:	8365      	strh	r5, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004cc6:	f7fc fa0b 	bl	80010e0 <spiSend>
    palSetLine(LINE_SPI5_CS_OLED);
 8004cca:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, 1, &cmd);
 8004ccc:	f10d 0207 	add.w	r2, sp, #7
 8004cd0:	f88d 5007 	strb.w	r5, [sp, #7]
 8004cd4:	2101      	movs	r1, #1
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004cd6:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004cd8:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8004cda:	8365      	strh	r5, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004cdc:	f7fc fa00 	bl	80010e0 <spiSend>
    palSetLine(LINE_SPI5_CS_OLED);
 8004ce0:	23a4      	movs	r3, #164	; 0xa4
 8004ce2:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, 1, &cmd);
 8004ce4:	f10d 0207 	add.w	r2, sp, #7
 8004ce8:	f88d 3007 	strb.w	r3, [sp, #7]
 8004cec:	2101      	movs	r1, #1
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004cee:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004cf0:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8004cf2:	8365      	strh	r5, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004cf4:	f7fc f9f4 	bl	80010e0 <spiSend>
    palSetLine(LINE_SPI5_CS_OLED);
 8004cf8:	23a6      	movs	r3, #166	; 0xa6
 8004cfa:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, 1, &cmd);
 8004cfc:	f10d 0207 	add.w	r2, sp, #7
 8004d00:	f88d 3007 	strb.w	r3, [sp, #7]
 8004d04:	2101      	movs	r1, #1
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004d06:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004d08:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8004d0a:	8365      	strh	r5, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004d0c:	f7fc f9e8 	bl	80010e0 <spiSend>
    palSetLine(LINE_SPI5_CS_OLED);
 8004d10:	2321      	movs	r3, #33	; 0x21
 8004d12:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, 1, &cmd);
 8004d14:	f10d 0207 	add.w	r2, sp, #7
 8004d18:	f88d 3007 	strb.w	r3, [sp, #7]
 8004d1c:	2101      	movs	r1, #1
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004d1e:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004d20:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8004d22:	8365      	strh	r5, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004d24:	f7fc f9dc 	bl	80010e0 <spiSend>
    palSetLine(LINE_SPI5_CS_OLED);
 8004d28:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, 1, &cmd);
 8004d2a:	f10d 0207 	add.w	r2, sp, #7
 8004d2e:	f88d 8007 	strb.w	r8, [sp, #7]
 8004d32:	2101      	movs	r1, #1
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004d34:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004d36:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8004d38:	8365      	strh	r5, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004d3a:	f7fc f9d1 	bl	80010e0 <spiSend>
    palSetLine(LINE_SPI5_CS_OLED);
 8004d3e:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, 1, &cmd);
 8004d40:	f10d 0207 	add.w	r2, sp, #7
 8004d44:	f88d 9007 	strb.w	r9, [sp, #7]
 8004d48:	2101      	movs	r1, #1
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004d4a:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004d4c:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8004d4e:	8365      	strh	r5, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004d50:	f7fc f9c6 	bl	80010e0 <spiSend>
    palSetLine(LINE_SPI5_CS_OLED);
 8004d54:	23af      	movs	r3, #175	; 0xaf
 8004d56:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, 1, &cmd);
 8004d58:	f10d 0207 	add.w	r2, sp, #7
 8004d5c:	f88d 3007 	strb.w	r3, [sp, #7]
 8004d60:	4638      	mov	r0, r7
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004d62:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004d64:	2101      	movs	r1, #1
    palClearLine(LINE_SPI5_CS_OLED);
 8004d66:	8365      	strh	r5, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004d68:	f7fc f9ba 	bl	80010e0 <spiSend>
/* ====================================================================== */
/*                               CLEAR                                    */
/* ====================================================================== */

void drv_display_clear(void) {
    memset(buffer, 0x00, sizeof(buffer));
 8004d6c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004d70:	4641      	mov	r1, r8
    palSetLine(LINE_SPI5_CS_OLED);
 8004d72:	8325      	strh	r5, [r4, #24]
    memset(buffer, 0x00, sizeof(buffer));
 8004d74:	4807      	ldr	r0, [pc, #28]	; (8004d94 <drv_display_init+0x2e8>)
 8004d76:	f000 fa59 	bl	800522c <memset>
    current_font = &FONT_5X7;
 8004d7a:	4b07      	ldr	r3, [pc, #28]	; (8004d98 <drv_display_init+0x2ec>)
 8004d7c:	4a07      	ldr	r2, [pc, #28]	; (8004d9c <drv_display_init+0x2f0>)
 8004d7e:	601a      	str	r2, [r3, #0]
}
 8004d80:	b003      	add	sp, #12
 8004d82:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004d86:	bf00      	nop
 8004d88:	58022000 	.word	0x58022000
 8004d8c:	24000278 	.word	0x24000278
 8004d90:	08005788 	.word	0x08005788
 8004d94:	240011c0 	.word	0x240011c0
 8004d98:	240015c0 	.word	0x240015c0
 8004d9c:	08005814 	.word	0x08005814

08004da0 <drv_display_clear>:
    memset(buffer, 0x00, sizeof(buffer));
 8004da0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004da4:	2100      	movs	r1, #0
 8004da6:	4801      	ldr	r0, [pc, #4]	; (8004dac <drv_display_clear+0xc>)
 8004da8:	f000 ba40 	b.w	800522c <memset>
 8004dac:	240011c0 	.word	0x240011c0

08004db0 <drv_display_update>:

/* ====================================================================== */
/*                               UPDATE                                   */
/* ====================================================================== */

void drv_display_update(void) {
 8004db0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004db4:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 8004e84 <drv_display_update+0xd4>
 8004db8:	b082      	sub	sp, #8
 8004dba:	f04f 08b0 	mov.w	r8, #176	; 0xb0
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004dbe:	4c2f      	ldr	r4, [pc, #188]	; (8004e7c <drv_display_update+0xcc>)
    spiSend(&SPID5, 1, &cmd);
 8004dc0:	4f2f      	ldr	r7, [pc, #188]	; (8004e80 <drv_display_update+0xd0>)
    palClearLine(LINE_SPI5_CS_OLED);
 8004dc2:	2540      	movs	r5, #64	; 0x40
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004dc4:	2620      	movs	r6, #32
 8004dc6:	f04f 0a00 	mov.w	sl, #0
 8004dca:	f88d 8007 	strb.w	r8, [sp, #7]
    spiSend(&SPID5, 1, &cmd);
 8004dce:	f10d 0207 	add.w	r2, sp, #7
 8004dd2:	2101      	movs	r1, #1
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004dd4:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004dd6:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8004dd8:	8365      	strh	r5, [r4, #26]

    for (uint8_t page = 0; page < 8; page++) {
 8004dda:	f108 0801 	add.w	r8, r8, #1
    spiSend(&SPID5, 1, &cmd);
 8004dde:	f7fc f97f 	bl	80010e0 <spiSend>
    palSetLine(LINE_SPI5_CS_OLED);
 8004de2:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, 1, &cmd);
 8004de4:	f10d 0207 	add.w	r2, sp, #7
 8004de8:	f88d a007 	strb.w	sl, [sp, #7]
 8004dec:	2101      	movs	r1, #1
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004dee:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004df0:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8004df2:	8365      	strh	r5, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004df4:	f7fc f974 	bl	80010e0 <spiSend>
    palSetLine(LINE_SPI5_CS_OLED);
 8004df8:	2310      	movs	r3, #16
 8004dfa:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, 1, &cmd);
 8004dfc:	f10d 0207 	add.w	r2, sp, #7
 8004e00:	f88d 3007 	strb.w	r3, [sp, #7]
 8004e04:	2101      	movs	r1, #1
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004e06:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004e08:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8004e0a:	8365      	strh	r5, [r4, #26]
    for (uint8_t page = 0; page < 8; page++) {
 8004e0c:	fa5f f888 	uxtb.w	r8, r8
    spiSend(&SPID5, 1, &cmd);
 8004e10:	f7fc f966 	bl	80010e0 <spiSend>
    palSetLine(LINE_SPI5_CS_OLED);
 8004e14:	2321      	movs	r3, #33	; 0x21
 8004e16:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, 1, &cmd);
 8004e18:	f10d 0207 	add.w	r2, sp, #7
 8004e1c:	f88d 3007 	strb.w	r3, [sp, #7]
 8004e20:	2101      	movs	r1, #1
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004e22:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004e24:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8004e26:	8365      	strh	r5, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004e28:	f7fc f95a 	bl	80010e0 <spiSend>
    palSetLine(LINE_SPI5_CS_OLED);
 8004e2c:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, 1, &cmd);
 8004e2e:	f10d 0207 	add.w	r2, sp, #7
 8004e32:	f88d a007 	strb.w	sl, [sp, #7]
 8004e36:	2101      	movs	r1, #1
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004e38:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004e3a:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8004e3c:	8365      	strh	r5, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004e3e:	f7fc f94f 	bl	80010e0 <spiSend>
    palSetLine(LINE_SPI5_CS_OLED);
 8004e42:	237f      	movs	r3, #127	; 0x7f
 8004e44:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, 1, &cmd);
 8004e46:	f10d 0207 	add.w	r2, sp, #7
 8004e4a:	f88d 3007 	strb.w	r3, [sp, #7]
 8004e4e:	2101      	movs	r1, #1
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 8004e50:	8366      	strh	r6, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004e52:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8004e54:	8365      	strh	r5, [r4, #26]
    spiSend(&SPID5, 1, &cmd);
 8004e56:	f7fc f943 	bl	80010e0 <spiSend>
    spiSend(&SPID5, len, data);
 8004e5a:	2180      	movs	r1, #128	; 0x80
    palSetLine(LINE_SPI5_CS_OLED);
 8004e5c:	8325      	strh	r5, [r4, #24]
    spiSend(&SPID5, len, data);
 8004e5e:	464a      	mov	r2, r9
static inline void dc_data(void) { palSetLine  (LINE_SPI5_DC_OLED); }
 8004e60:	8326      	strh	r6, [r4, #24]
    spiSend(&SPID5, len, data);
 8004e62:	4638      	mov	r0, r7
    palClearLine(LINE_SPI5_CS_OLED);
 8004e64:	8365      	strh	r5, [r4, #26]
    for (uint8_t page = 0; page < 8; page++) {
 8004e66:	4489      	add	r9, r1
    spiSend(&SPID5, len, data);
 8004e68:	f7fc f93a 	bl	80010e0 <spiSend>
    for (uint8_t page = 0; page < 8; page++) {
 8004e6c:	f1b8 0fb8 	cmp.w	r8, #184	; 0xb8
    palSetLine(LINE_SPI5_CS_OLED);
 8004e70:	8325      	strh	r5, [r4, #24]
    for (uint8_t page = 0; page < 8; page++) {
 8004e72:	d1a6      	bne.n	8004dc2 <drv_display_update+0x12>
        send_cmd(0x00);
        send_cmd(0x10);
        send_cmd(0x21); send_cmd(0x00); send_cmd(0x7F);
        send_data(&buffer[page * BRICK_OLED_WIDTH], BRICK_OLED_WIDTH);
    }
}
 8004e74:	b002      	add	sp, #8
 8004e76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e7a:	bf00      	nop
 8004e7c:	58022000 	.word	0x58022000
 8004e80:	24000278 	.word	0x24000278
 8004e84:	240011c0 	.word	0x240011c0

08004e88 <drv_display_draw_char>:

static inline uint8_t font_advance(const font_t *f) {
    return (uint8_t)(f->width + f->spacing);
}

void drv_display_draw_char(uint8_t x, uint8_t y, char c) {
 8004e88:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}

    if (!current_font) return;
 8004e8c:	4b2c      	ldr	r3, [pc, #176]	; (8004f40 <drv_display_draw_char+0xb8>)
 8004e8e:	f8d3 b000 	ldr.w	fp, [r3]
 8004e92:	f1bb 0f00 	cmp.w	fp, #0
 8004e96:	d04d      	beq.n	8004f34 <drv_display_draw_char+0xac>

    if ((uint8_t)c < current_font->first || (uint8_t)c > current_font->last)
 8004e98:	f89b 3006 	ldrb.w	r3, [fp, #6]
 8004e9c:	460e      	mov	r6, r1
 8004e9e:	4692      	mov	sl, r2
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d849      	bhi.n	8004f38 <drv_display_draw_char+0xb0>
 8004ea4:	f89b 3007 	ldrb.w	r3, [fp, #7]
        c = '?';
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	bf38      	it	cc
 8004eac:	f04f 0a3f 	movcc.w	sl, #63	; 0x3f

    for (uint8_t col = 0; col < current_font->width; col++) {
 8004eb0:	f89b 3004 	ldrb.w	r3, [fp, #4]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d03d      	beq.n	8004f34 <drv_display_draw_char+0xac>
 8004eb8:	2500      	movs	r5, #0
 8004eba:	46b0      	mov	r8, r6
    if (on) buffer[index] |=  mask;
 8004ebc:	4f21      	ldr	r7, [pc, #132]	; (8004f44 <drv_display_draw_char+0xbc>)
    const uint8_t mask = (uint8_t)(1U << (y & 7));
 8004ebe:	f04f 0901 	mov.w	r9, #1
 8004ec2:	462c      	mov	r4, r5
 8004ec4:	462e      	mov	r6, r5
 8004ec6:	4605      	mov	r5, r0
        uint8_t bits = current_font->get_col(c, col);
 8004ec8:	f8db 300c 	ldr.w	r3, [fp, #12]
 8004ecc:	4621      	mov	r1, r4
 8004ece:	4650      	mov	r0, sl
 8004ed0:	4798      	blx	r3
        for (uint8_t row = 0; row < current_font->height; row++) {
 8004ed2:	4b1b      	ldr	r3, [pc, #108]	; (8004f40 <drv_display_draw_char+0xb8>)
 8004ed4:	f8d3 b000 	ldr.w	fp, [r3]
 8004ed8:	f89b c005 	ldrb.w	ip, [fp, #5]
 8004edc:	f1bc 0f00 	cmp.w	ip, #0
 8004ee0:	d022      	beq.n	8004f28 <drv_display_draw_char+0xa0>
            if (bits & (1U << row))
 8004ee2:	2200      	movs	r2, #0
                set_pixel(x + col, y + row, true);
 8004ee4:	1961      	adds	r1, r4, r5
 8004ee6:	4613      	mov	r3, r2
 8004ee8:	e002      	b.n	8004ef0 <drv_display_draw_char+0x68>
        for (uint8_t row = 0; row < current_font->height; row++) {
 8004eea:	b2d3      	uxtb	r3, r2
 8004eec:	459c      	cmp	ip, r3
 8004eee:	d91b      	bls.n	8004f28 <drv_display_draw_char+0xa0>
            if (bits & (1U << row))
 8004ef0:	fa20 f403 	lsr.w	r4, r0, r3
        for (uint8_t row = 0; row < current_font->height; row++) {
 8004ef4:	3201      	adds	r2, #1
            if (bits & (1U << row))
 8004ef6:	07e4      	lsls	r4, r4, #31
 8004ef8:	d5f7      	bpl.n	8004eea <drv_display_draw_char+0x62>
                set_pixel(x + col, y + row, true);
 8004efa:	4443      	add	r3, r8
    if (x < 0 || x >= BRICK_OLED_WIDTH || y < 0 || y >= BRICK_OLED_HEIGHT) return;
 8004efc:	297f      	cmp	r1, #127	; 0x7f
    const int index = x + (y >> 3) * BRICK_OLED_WIDTH;
 8004efe:	ea4f 0ee3 	mov.w	lr, r3, asr #3
    const uint8_t mask = (uint8_t)(1U << (y & 7));
 8004f02:	f003 0407 	and.w	r4, r3, #7
    if (x < 0 || x >= BRICK_OLED_WIDTH || y < 0 || y >= BRICK_OLED_HEIGHT) return;
 8004f06:	d8f0      	bhi.n	8004eea <drv_display_draw_char+0x62>
 8004f08:	2b3f      	cmp	r3, #63	; 0x3f
    const int index = x + (y >> 3) * BRICK_OLED_WIDTH;
 8004f0a:	eb01 1ece 	add.w	lr, r1, lr, lsl #7
    const uint8_t mask = (uint8_t)(1U << (y & 7));
 8004f0e:	fa09 f404 	lsl.w	r4, r9, r4
    if (x < 0 || x >= BRICK_OLED_WIDTH || y < 0 || y >= BRICK_OLED_HEIGHT) return;
 8004f12:	dcea      	bgt.n	8004eea <drv_display_draw_char+0x62>
    if (on) buffer[index] |=  mask;
 8004f14:	f817 300e 	ldrb.w	r3, [r7, lr]
 8004f18:	431c      	orrs	r4, r3
        for (uint8_t row = 0; row < current_font->height; row++) {
 8004f1a:	b2d3      	uxtb	r3, r2
    if (on) buffer[index] |=  mask;
 8004f1c:	f807 400e 	strb.w	r4, [r7, lr]
 8004f20:	f89b c005 	ldrb.w	ip, [fp, #5]
        for (uint8_t row = 0; row < current_font->height; row++) {
 8004f24:	459c      	cmp	ip, r3
 8004f26:	d8e3      	bhi.n	8004ef0 <drv_display_draw_char+0x68>
    for (uint8_t col = 0; col < current_font->width; col++) {
 8004f28:	3601      	adds	r6, #1
 8004f2a:	f89b 3004 	ldrb.w	r3, [fp, #4]
 8004f2e:	b2f4      	uxtb	r4, r6
 8004f30:	42a3      	cmp	r3, r4
 8004f32:	d8c9      	bhi.n	8004ec8 <drv_display_draw_char+0x40>
        }
    }
}
 8004f34:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        c = '?';
 8004f38:	f04f 0a3f 	mov.w	sl, #63	; 0x3f
 8004f3c:	e7b8      	b.n	8004eb0 <drv_display_draw_char+0x28>
 8004f3e:	bf00      	nop
 8004f40:	240015c0 	.word	0x240015c0
 8004f44:	240011c0 	.word	0x240011c0

08004f48 <drv_display_draw_text>:

void drv_display_draw_text(uint8_t x, uint8_t y, const char *txt) {
 8004f48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

    if (!current_font || !txt) return;
 8004f4a:	4b0d      	ldr	r3, [pc, #52]	; (8004f80 <drv_display_draw_text+0x38>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	b1aa      	cbz	r2, 8004f7c <drv_display_draw_text+0x34>
 8004f50:	b1a3      	cbz	r3, 8004f7c <drv_display_draw_text+0x34>
    return (uint8_t)(f->width + f->spacing);
 8004f52:	791e      	ldrb	r6, [r3, #4]
 8004f54:	4615      	mov	r5, r2
 8004f56:	7a1b      	ldrb	r3, [r3, #8]

    const uint8_t adv = font_advance(current_font);

    while (*txt && x < BRICK_OLED_WIDTH) {
 8004f58:	7812      	ldrb	r2, [r2, #0]
    return (uint8_t)(f->width + f->spacing);
 8004f5a:	441e      	add	r6, r3
 8004f5c:	b2f6      	uxtb	r6, r6
    while (*txt && x < BRICK_OLED_WIDTH) {
 8004f5e:	b16a      	cbz	r2, 8004f7c <drv_display_draw_text+0x34>
 8004f60:	4604      	mov	r4, r0
 8004f62:	460f      	mov	r7, r1
 8004f64:	e008      	b.n	8004f78 <drv_display_draw_text+0x30>
        drv_display_draw_char(x, y, *txt++);
 8004f66:	4620      	mov	r0, r4
 8004f68:	4639      	mov	r1, r7
        x = (uint8_t)(x + adv);
 8004f6a:	4434      	add	r4, r6
        drv_display_draw_char(x, y, *txt++);
 8004f6c:	f7ff ff8c 	bl	8004e88 <drv_display_draw_char>
    while (*txt && x < BRICK_OLED_WIDTH) {
 8004f70:	f815 2f01 	ldrb.w	r2, [r5, #1]!
        x = (uint8_t)(x + adv);
 8004f74:	b2e4      	uxtb	r4, r4
    while (*txt && x < BRICK_OLED_WIDTH) {
 8004f76:	b10a      	cbz	r2, 8004f7c <drv_display_draw_text+0x34>
 8004f78:	0623      	lsls	r3, r4, #24
 8004f7a:	d5f4      	bpl.n	8004f66 <drv_display_draw_text+0x1e>
    }
}
 8004f7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f7e:	bf00      	nop
 8004f80:	240015c0 	.word	0x240015c0

08004f84 <drv_encoders_start>:
  RCC_C1->APB1LENR |= mask;
 8004f84:	4a41      	ldr	r2, [pc, #260]	; (800508c <drv_encoders_start+0x108>)
/* --------------------------------------------------------------------- */

static void encoder_tim_init(TIM_TypeDef *tim) {

    /* Arrt timer */
    tim->CR1 = 0;
 8004f86:	2300      	movs	r3, #0
 8004f88:	4941      	ldr	r1, [pc, #260]	; (8005090 <drv_encoders_start+0x10c>)
 8004f8a:	f8d2 00e8 	ldr.w	r0, [r2, #232]	; 0xe8
 8004f8e:	f040 0001 	orr.w	r0, r0, #1

/* --------------------------------------------------------------------- */
/*                          API PUBLIQUE                                 */
/* --------------------------------------------------------------------- */

void drv_encoders_start(void) {
 8004f92:	b430      	push	{r4, r5}
 8004f94:	f8c2 00e8 	str.w	r0, [r2, #232]	; 0xe8
    tim->ARR = 0xFFFF;
 8004f98:	f64f 75ff 	movw	r5, #65535	; 0xffff
    RCC_C1->APB1LLPENR |= mask;
 8004f9c:	f8d2 0110 	ldr.w	r0, [r2, #272]	; 0x110
    tim->CCMR1 =
 8004fa0:	f240 1401 	movw	r4, #257	; 0x101
 8004fa4:	f040 0001 	orr.w	r0, r0, #1
 8004fa8:	f8c2 0110 	str.w	r0, [r2, #272]	; 0x110
  (void)RCC_C1->APB1LLPENR;
 8004fac:	f8d2 0110 	ldr.w	r0, [r2, #272]	; 0x110
  RCC_C1->APB1LENR |= mask;
 8004fb0:	f8d2 00e8 	ldr.w	r0, [r2, #232]	; 0xe8
 8004fb4:	f040 0002 	orr.w	r0, r0, #2
 8004fb8:	f8c2 00e8 	str.w	r0, [r2, #232]	; 0xe8
    RCC_C1->APB1LLPENR |= mask;
 8004fbc:	f8d2 0110 	ldr.w	r0, [r2, #272]	; 0x110
 8004fc0:	f040 0002 	orr.w	r0, r0, #2
 8004fc4:	f8c2 0110 	str.w	r0, [r2, #272]	; 0x110
  (void)RCC_C1->APB1LLPENR;
 8004fc8:	f8d2 0110 	ldr.w	r0, [r2, #272]	; 0x110
  RCC_C1->APB1LENR |= mask;
 8004fcc:	f8d2 00e8 	ldr.w	r0, [r2, #232]	; 0xe8
 8004fd0:	f040 0004 	orr.w	r0, r0, #4
 8004fd4:	f8c2 00e8 	str.w	r0, [r2, #232]	; 0xe8
    RCC_C1->APB1LLPENR |= mask;
 8004fd8:	f8d2 0110 	ldr.w	r0, [r2, #272]	; 0x110
 8004fdc:	f040 0004 	orr.w	r0, r0, #4
 8004fe0:	f8c2 0110 	str.w	r0, [r2, #272]	; 0x110
  (void)RCC_C1->APB1LLPENR;
 8004fe4:	f8d2 0110 	ldr.w	r0, [r2, #272]	; 0x110
  RCC_C1->APB1LENR |= mask;
 8004fe8:	f8d2 00e8 	ldr.w	r0, [r2, #232]	; 0xe8
 8004fec:	f040 0008 	orr.w	r0, r0, #8
 8004ff0:	f8c2 00e8 	str.w	r0, [r2, #232]	; 0xe8
    RCC_C1->APB1LLPENR |= mask;
 8004ff4:	f8d2 0110 	ldr.w	r0, [r2, #272]	; 0x110
 8004ff8:	f040 0008 	orr.w	r0, r0, #8
 8004ffc:	f8c2 0110 	str.w	r0, [r2, #272]	; 0x110
    tim->SMCR = (3U << TIM_SMCR_SMS_Pos);
 8005000:	2003      	movs	r0, #3
  (void)RCC_C1->APB1LLPENR;
 8005002:	f8d2 2110 	ldr.w	r2, [r2, #272]	; 0x110
    tim->CR1 = 0;
 8005006:	600b      	str	r3, [r1, #0]
    tim->CNT = 0;
 8005008:	624b      	str	r3, [r1, #36]	; 0x24
    tim->PSC = 0;
 800500a:	628b      	str	r3, [r1, #40]	; 0x28
    tim->ARR = 0xFFFF;
 800500c:	62cd      	str	r5, [r1, #44]	; 0x2c
    tim->CCMR1 =
 800500e:	618c      	str	r4, [r1, #24]
    tim->CCER = 0;
 8005010:	620b      	str	r3, [r1, #32]
    tim->SMCR = (3U << TIM_SMCR_SMS_Pos);
 8005012:	6088      	str	r0, [r1, #8]
    tim->SR = 0;
 8005014:	610b      	str	r3, [r1, #16]
    tim->CR1 |= TIM_CR1_CEN;
 8005016:	680a      	ldr	r2, [r1, #0]
 8005018:	f042 0201 	orr.w	r2, r2, #1
 800501c:	600a      	str	r2, [r1, #0]
    tim->CR1 = 0;
 800501e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005022:	6013      	str	r3, [r2, #0]
    tim->CNT = 0;
 8005024:	6253      	str	r3, [r2, #36]	; 0x24
    tim->PSC = 0;
 8005026:	6293      	str	r3, [r2, #40]	; 0x28
    tim->ARR = 0xFFFF;
 8005028:	62d5      	str	r5, [r2, #44]	; 0x2c
    tim->CCMR1 =
 800502a:	6194      	str	r4, [r2, #24]
    tim->CCER = 0;
 800502c:	6213      	str	r3, [r2, #32]
    tim->SMCR = (3U << TIM_SMCR_SMS_Pos);
 800502e:	6090      	str	r0, [r2, #8]
    tim->SR = 0;
 8005030:	6113      	str	r3, [r2, #16]
    tim->CR1 |= TIM_CR1_CEN;
 8005032:	6811      	ldr	r1, [r2, #0]
 8005034:	f041 0101 	orr.w	r1, r1, #1
 8005038:	6011      	str	r1, [r2, #0]
    tim->CR1 = 0;
 800503a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800503e:	f8c2 3400 	str.w	r3, [r2, #1024]	; 0x400
    tim->CNT = 0;
 8005042:	f8c2 3424 	str.w	r3, [r2, #1060]	; 0x424
    tim->PSC = 0;
 8005046:	f8c2 3428 	str.w	r3, [r2, #1064]	; 0x428
    tim->ARR = 0xFFFF;
 800504a:	f8c2 542c 	str.w	r5, [r2, #1068]	; 0x42c
    tim->CCMR1 =
 800504e:	f8c2 4418 	str.w	r4, [r2, #1048]	; 0x418
    tim->CCER = 0;
 8005052:	f8c2 3420 	str.w	r3, [r2, #1056]	; 0x420
    tim->SMCR = (3U << TIM_SMCR_SMS_Pos);
 8005056:	f8c2 0408 	str.w	r0, [r2, #1032]	; 0x408
    tim->SR = 0;
 800505a:	f8c2 3410 	str.w	r3, [r2, #1040]	; 0x410
    tim->CR1 |= TIM_CR1_CEN;
 800505e:	f8d2 1400 	ldr.w	r1, [r2, #1024]	; 0x400
 8005062:	f041 0101 	orr.w	r1, r1, #1
 8005066:	f8c2 1400 	str.w	r1, [r2, #1024]	; 0x400
    tim->CR1 = 0;
 800506a:	6013      	str	r3, [r2, #0]
    tim->CNT = 0;
 800506c:	6253      	str	r3, [r2, #36]	; 0x24
    tim->PSC = 0;
 800506e:	6293      	str	r3, [r2, #40]	; 0x28
    tim->ARR = 0xFFFF;
 8005070:	62d5      	str	r5, [r2, #44]	; 0x2c
    tim->CCMR1 =
 8005072:	6194      	str	r4, [r2, #24]
    tim->CCER = 0;
 8005074:	6213      	str	r3, [r2, #32]
    tim->SMCR = (3U << TIM_SMCR_SMS_Pos);
 8005076:	6090      	str	r0, [r2, #8]
    tim->SR = 0;
 8005078:	6113      	str	r3, [r2, #16]
    tim->CR1 |= TIM_CR1_CEN;
 800507a:	6811      	ldr	r1, [r2, #0]
    encoder_tim_init(TIM2);
    encoder_tim_init(TIM5);
    encoder_tim_init(TIM4);

    for (int i = 0; i < 4; i++)
        last_val[i] = 0;
 800507c:	4805      	ldr	r0, [pc, #20]	; (8005094 <drv_encoders_start+0x110>)
    tim->CR1 |= TIM_CR1_CEN;
 800507e:	f041 0101 	orr.w	r1, r1, #1
        last_val[i] = 0;
 8005082:	6043      	str	r3, [r0, #4]
    tim->CR1 |= TIM_CR1_CEN;
 8005084:	6011      	str	r1, [r2, #0]
        last_val[i] = 0;
 8005086:	6003      	str	r3, [r0, #0]
}
 8005088:	bc30      	pop	{r4, r5}
 800508a:	4770      	bx	lr
 800508c:	58024400 	.word	0x58024400
 8005090:	40000400 	.word	0x40000400
 8005094:	240015c4 	.word	0x240015c4

08005098 <drv_leds_addr_init>:
  RCC_C1->APB2ENR |= mask;
 8005098:	4927      	ldr	r1, [pc, #156]	; (8005138 <drv_leds_addr_init+0xa0>)
/* ================= TIM8 INIT ================= */

static void ws_tim_init(void) {
    rccEnableTIM8(true);

    TIM_WS->PSC = 0;
 800509a:	2200      	movs	r2, #0
 800509c:	4b27      	ldr	r3, [pc, #156]	; (800513c <drv_leds_addr_init+0xa4>)
 800509e:	f8d1 00f0 	ldr.w	r0, [r1, #240]	; 0xf0
 80050a2:	f040 0002 	orr.w	r0, r0, #2
    WS_BDMA->CNDTR = idx;
}

/* ================= API ================= */

void drv_leds_addr_init(void) {
 80050a6:	b430      	push	{r4, r5}
 80050a8:	f8c1 00f0 	str.w	r0, [r1, #240]	; 0xf0
    TIM_WS->ARR = PERIOD_TICKS - 1;
 80050ac:	24f9      	movs	r4, #249	; 0xf9
    RCC_C1->APB2LPENR |= mask;
 80050ae:	f8d1 0118 	ldr.w	r0, [r1, #280]	; 0x118
    WS_BDMA->CPAR  = (uint32_t)&TIM_WS->CCR2;
 80050b2:	4d23      	ldr	r5, [pc, #140]	; (8005140 <drv_leds_addr_init+0xa8>)
 80050b4:	f040 0002 	orr.w	r0, r0, #2
 80050b8:	f8c1 0118 	str.w	r0, [r1, #280]	; 0x118
  (void)RCC_C1->APB2LPENR;
 80050bc:	f8d1 0118 	ldr.w	r0, [r1, #280]	; 0x118
    TIM_WS->PSC = 0;
 80050c0:	629a      	str	r2, [r3, #40]	; 0x28
    TIM_WS->ARR = PERIOD_TICKS - 1;
 80050c2:	62dc      	str	r4, [r3, #44]	; 0x2c
    TIM_WS->CCR2 = 0;
 80050c4:	639a      	str	r2, [r3, #56]	; 0x38
    TIM_WS->CCMR1 |= (6 << 12);      /* PWM mode 1 CH2 */
 80050c6:	699c      	ldr	r4, [r3, #24]
    WS_BDMA->CCR = 0;
 80050c8:	481e      	ldr	r0, [pc, #120]	; (8005144 <drv_leds_addr_init+0xac>)
    TIM_WS->CCMR1 |= (6 << 12);      /* PWM mode 1 CH2 */
 80050ca:	f444 44c0 	orr.w	r4, r4, #24576	; 0x6000
 80050ce:	619c      	str	r4, [r3, #24]
    TIM_WS->CCER  |= TIM_CCER_CC2E;
 80050d0:	6a1c      	ldr	r4, [r3, #32]
 80050d2:	f044 0410 	orr.w	r4, r4, #16
 80050d6:	621c      	str	r4, [r3, #32]
    TIM_WS->BDTR  |= TIM_BDTR_MOE;
 80050d8:	6c5c      	ldr	r4, [r3, #68]	; 0x44
 80050da:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 80050de:	645c      	str	r4, [r3, #68]	; 0x44
    TIM_WS->DIER |= TIM_DIER_CC2DE; /* DMA request on CH2 */
 80050e0:	68dc      	ldr	r4, [r3, #12]
 80050e2:	f444 6480 	orr.w	r4, r4, #1024	; 0x400
 80050e6:	60dc      	str	r4, [r3, #12]
    TIM_WS->CR1 |= TIM_CR1_CEN;
 80050e8:	681c      	ldr	r4, [r3, #0]
 80050ea:	f044 0401 	orr.w	r4, r4, #1
 80050ee:	601c      	str	r4, [r3, #0]
  RCC_C1->AHB4ENR |= mask;
 80050f0:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
 80050f4:	4b14      	ldr	r3, [pc, #80]	; (8005148 <drv_leds_addr_init+0xb0>)
 80050f6:	f444 1400 	orr.w	r4, r4, #2097152	; 0x200000
 80050fa:	f8c1 40e0 	str.w	r4, [r1, #224]	; 0xe0
    RCC_C1->AHB4LPENR |= mask;
 80050fe:	f8d1 4108 	ldr.w	r4, [r1, #264]	; 0x108
 8005102:	f444 1400 	orr.w	r4, r4, #2097152	; 0x200000
 8005106:	f8c1 4108 	str.w	r4, [r1, #264]	; 0x108
    WS_BDMA->CCR =
 800510a:	f240 5492 	movw	r4, #1426	; 0x592
  (void)RCC_C1->AHB4LPENR;
 800510e:	f8d1 1108 	ldr.w	r1, [r1, #264]	; 0x108
    WS_BDMA->CM0AR = (uint32_t)pwm_buffer;
 8005112:	490e      	ldr	r1, [pc, #56]	; (800514c <drv_leds_addr_init+0xb4>)
    WS_BDMA->CCR = 0;
 8005114:	6082      	str	r2, [r0, #8]
    WS_BDMA->CPAR  = (uint32_t)&TIM_WS->CCR2;
 8005116:	6105      	str	r5, [r0, #16]
    WS_BDMA->CM0AR = (uint32_t)pwm_buffer;
 8005118:	6141      	str	r1, [r0, #20]
    WS_BDMA->CNDTR = 0;
 800511a:	f103 014b 	add.w	r1, r3, #75	; 0x4b
 800511e:	60c2      	str	r2, [r0, #12]
    WS_BDMA->CCR =
 8005120:	6084      	str	r4, [r0, #8]
    led_buffer[index] = color;
}

void drv_leds_addr_clear(void) {
    for (int i = 0; i < NUM_ADRESS_LEDS; i++)
        led_buffer[i] = (led_color_t){0, 0, 0};
 8005122:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NUM_ADRESS_LEDS; i++)
 8005124:	3303      	adds	r3, #3
        led_buffer[i] = (led_color_t){0, 0, 0};
 8005126:	f803 2c02 	strb.w	r2, [r3, #-2]
 800512a:	f803 2c01 	strb.w	r2, [r3, #-1]
    for (int i = 0; i < NUM_ADRESS_LEDS; i++)
 800512e:	428b      	cmp	r3, r1
 8005130:	d1f7      	bne.n	8005122 <drv_leds_addr_init+0x8a>
}
 8005132:	bc30      	pop	{r4, r5}
 8005134:	4770      	bx	lr
 8005136:	bf00      	nop
 8005138:	58024400 	.word	0x58024400
 800513c:	40010400 	.word	0x40010400
 8005140:	40010438 	.word	0x40010438
 8005144:	58025400 	.word	0x58025400
 8005148:	240015cc 	.word	0x240015cc
 800514c:	24001618 	.word	0x24001618

08005150 <potReaderThread>:
/*                         THREAD DE LECTURE                              */
/* ====================================================================== */

static THD_WORKING_AREA(waPotReader, 512);

static THD_FUNCTION(potReaderThread, arg) {
 8005150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    (void)arg;

    adcStart(&ADCD1, NULL);
 8005152:	2100      	movs	r1, #0
 8005154:	480e      	ldr	r0, [pc, #56]	; (8005190 <potReaderThread+0x40>)
 8005156:	4f0f      	ldr	r7, [pc, #60]	; (8005194 <potReaderThread+0x44>)
    palWriteLine(LINE_MUX_POT_S0, (index >> 0) & 1U);
 8005158:	f44f 2580 	mov.w	r5, #262144	; 0x40000
 800515c:	4e0e      	ldr	r6, [pc, #56]	; (8005198 <potReaderThread+0x48>)
 800515e:	4c0f      	ldr	r4, [pc, #60]	; (800519c <potReaderThread+0x4c>)
    adcStart(&ADCD1, NULL);
 8005160:	f7fb fcc2 	bl	8000ae8 <adcStart>
    palWriteLine(LINE_MUX_POT_S1, (index >> 1) & 1U);
 8005164:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    palWriteLine(LINE_MUX_POT_S2, (index >> 2) & 1U);
 8005168:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
    palWriteLine(LINE_MUX_POT_S0, (index >> 0) & 1U);
 800516c:	61a5      	str	r5, [r4, #24]
    while (true) {

        for (uint8_t i = 0; i < BRICK_POT_MUX_COUNT; i++) {

            mux_select(i);
            chThdSleepMicroseconds(8);   /* Stabilisation MUX */
 800516e:	2001      	movs	r0, #1
    palWriteLine(LINE_MUX_POT_S1, (index >> 1) & 1U);
 8005170:	61a2      	str	r2, [r4, #24]
    palWriteLine(LINE_MUX_POT_S2, (index >> 2) & 1U);
 8005172:	61a3      	str	r3, [r4, #24]
            chThdSleepMicroseconds(8);   /* Stabilisation MUX */
 8005174:	f7ff fa50 	bl	8004618 <chThdSleep>

            adcConvert(&ADCD1, &adcgrpcfg, &adc_sample, 1);
 8005178:	2301      	movs	r3, #1
 800517a:	4a06      	ldr	r2, [pc, #24]	; (8005194 <potReaderThread+0x44>)
 800517c:	4908      	ldr	r1, [pc, #32]	; (80051a0 <potReaderThread+0x50>)
 800517e:	4804      	ldr	r0, [pc, #16]	; (8005190 <potReaderThread+0x40>)
 8005180:	f7fb fcc4 	bl	8000b0c <adcConvert>
            pots_raw[i] = adc_sample;
 8005184:	883b      	ldrh	r3, [r7, #0]
        }

        chThdSleepMilliseconds(5);
 8005186:	2032      	movs	r0, #50	; 0x32
            pots_raw[i] = adc_sample;
 8005188:	8033      	strh	r3, [r6, #0]
        chThdSleepMilliseconds(5);
 800518a:	f7ff fa45 	bl	8004618 <chThdSleep>
    while (true) {
 800518e:	e7e9      	b.n	8005164 <potReaderThread+0x14>
 8005190:	24000000 	.word	0x24000000
 8005194:	24001b68 	.word	0x24001b68
 8005198:	24001b6c 	.word	0x24001b6c
 800519c:	58021c00 	.word	0x58021c00
 80051a0:	080057a4 	.word	0x080057a4

080051a4 <drv_pots_init>:

/* ====================================================================== */
/*                           INITIALISATION                               */
/* ====================================================================== */

void drv_pots_init(void) {
 80051a4:	b510      	push	{r4, lr}

    /* Entre ADC */
    palSetLineMode(LINE_MUX_POT_ADC, PAL_MODE_INPUT_ANALOG);
 80051a6:	4c0e      	ldr	r4, [pc, #56]	; (80051e0 <drv_pots_init+0x3c>)
 80051a8:	2203      	movs	r2, #3
 80051aa:	2120      	movs	r1, #32
 80051ac:	4620      	mov	r0, r4
 80051ae:	f7fd f8e7 	bl	8002380 <_pal_lld_setgroupmode>

    /* Lignes de slection MUX */
    palSetLineMode(LINE_MUX_POT_S0, PAL_MODE_OUTPUT_PUSHPULL);
 80051b2:	2201      	movs	r2, #1
 80051b4:	2104      	movs	r1, #4
 80051b6:	4620      	mov	r0, r4
 80051b8:	f7fd f8e2 	bl	8002380 <_pal_lld_setgroupmode>
    palSetLineMode(LINE_MUX_POT_S1, PAL_MODE_OUTPUT_PUSHPULL);
 80051bc:	2201      	movs	r2, #1
 80051be:	2108      	movs	r1, #8
 80051c0:	4620      	mov	r0, r4
 80051c2:	f7fd f8dd 	bl	8002380 <_pal_lld_setgroupmode>
    palSetLineMode(LINE_MUX_POT_S2, PAL_MODE_OUTPUT_PUSHPULL);
 80051c6:	2201      	movs	r2, #1
 80051c8:	2110      	movs	r1, #16
 80051ca:	4620      	mov	r0, r4
 80051cc:	f7fd f8d8 	bl	8002380 <_pal_lld_setgroupmode>

    palClearLine(LINE_MUX_POT_S0);
 80051d0:	2104      	movs	r1, #4
    palClearLine(LINE_MUX_POT_S1);
 80051d2:	2208      	movs	r2, #8
    palClearLine(LINE_MUX_POT_S2);
 80051d4:	2310      	movs	r3, #16
    palClearLine(LINE_MUX_POT_S0);
 80051d6:	8361      	strh	r1, [r4, #26]
    palClearLine(LINE_MUX_POT_S1);
 80051d8:	8362      	strh	r2, [r4, #26]
    palClearLine(LINE_MUX_POT_S2);
 80051da:	8363      	strh	r3, [r4, #26]
}
 80051dc:	bd10      	pop	{r4, pc}
 80051de:	bf00      	nop
 80051e0:	58021c00 	.word	0x58021c00

080051e4 <drv_pots_start>:

void drv_pots_start(void) {
 80051e4:	b510      	push	{r4, lr}
    drv_pots_init();
    chThdCreateStatic(waPotReader, sizeof(waPotReader),
 80051e6:	2400      	movs	r4, #0
void drv_pots_start(void) {
 80051e8:	b082      	sub	sp, #8
    drv_pots_init();
 80051ea:	f7ff ffdb 	bl	80051a4 <drv_pots_init>
    chThdCreateStatic(waPotReader, sizeof(waPotReader),
 80051ee:	4b05      	ldr	r3, [pc, #20]	; (8005204 <drv_pots_start+0x20>)
 80051f0:	2280      	movs	r2, #128	; 0x80
 80051f2:	f44f 7178 	mov.w	r1, #992	; 0x3e0
 80051f6:	9400      	str	r4, [sp, #0]
 80051f8:	4803      	ldr	r0, [pc, #12]	; (8005208 <drv_pots_start+0x24>)
 80051fa:	f7ff f991 	bl	8004520 <chThdCreateStatic>
                      NORMALPRIO, potReaderThread, NULL);
}
 80051fe:	b002      	add	sp, #8
 8005200:	bd10      	pop	{r4, pc}
 8005202:	bf00      	nop
 8005204:	08005151 	.word	0x08005151
 8005208:	24001b80 	.word	0x24001b80

0800520c <get_col_5x7>:
 * @param c   Caractre ASCII (32..126)
 * @param col Index de colonne (0..4)
 * @return Octet contenant les 7 bits verticaux du glyphe.
 */
static uint8_t get_col_5x7(char c, uint8_t col) {
    if (c < 32 || c > 126) return 0;
 800520c:	3820      	subs	r0, #32
 800520e:	b2c3      	uxtb	r3, r0
    if (col >= 5) return 0;
 8005210:	2b5e      	cmp	r3, #94	; 0x5e
 8005212:	d807      	bhi.n	8005224 <get_col_5x7+0x18>
 8005214:	2904      	cmp	r1, #4
 8005216:	d805      	bhi.n	8005224 <get_col_5x7+0x18>
    return font5x7[(uint8_t)c - 32][col];
 8005218:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800521c:	4b02      	ldr	r3, [pc, #8]	; (8005228 <get_col_5x7+0x1c>)
 800521e:	4403      	add	r3, r0
 8005220:	5c58      	ldrb	r0, [r3, r1]
 8005222:	4770      	bx	lr
    if (col >= 5) return 0;
 8005224:	2000      	movs	r0, #0
}
 8005226:	4770      	bx	lr
 8005228:	08005824 	.word	0x08005824

0800522c <memset>:
 800522c:	0783      	lsls	r3, r0, #30
 800522e:	b530      	push	{r4, r5, lr}
 8005230:	d048      	beq.n	80052c4 <memset+0x98>
 8005232:	1e54      	subs	r4, r2, #1
 8005234:	2a00      	cmp	r2, #0
 8005236:	d03f      	beq.n	80052b8 <memset+0x8c>
 8005238:	b2ca      	uxtb	r2, r1
 800523a:	4603      	mov	r3, r0
 800523c:	e001      	b.n	8005242 <memset+0x16>
 800523e:	3c01      	subs	r4, #1
 8005240:	d33a      	bcc.n	80052b8 <memset+0x8c>
 8005242:	f803 2b01 	strb.w	r2, [r3], #1
 8005246:	079d      	lsls	r5, r3, #30
 8005248:	d1f9      	bne.n	800523e <memset+0x12>
 800524a:	2c03      	cmp	r4, #3
 800524c:	d92d      	bls.n	80052aa <memset+0x7e>
 800524e:	b2cd      	uxtb	r5, r1
 8005250:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8005254:	2c0f      	cmp	r4, #15
 8005256:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 800525a:	d936      	bls.n	80052ca <memset+0x9e>
 800525c:	f1a4 0210 	sub.w	r2, r4, #16
 8005260:	f022 0c0f 	bic.w	ip, r2, #15
 8005264:	f103 0e20 	add.w	lr, r3, #32
 8005268:	44e6      	add	lr, ip
 800526a:	ea4f 1c12 	mov.w	ip, r2, lsr #4
 800526e:	f103 0210 	add.w	r2, r3, #16
 8005272:	e942 5504 	strd	r5, r5, [r2, #-16]
 8005276:	e942 5502 	strd	r5, r5, [r2, #-8]
 800527a:	3210      	adds	r2, #16
 800527c:	4572      	cmp	r2, lr
 800527e:	d1f8      	bne.n	8005272 <memset+0x46>
 8005280:	f10c 0201 	add.w	r2, ip, #1
 8005284:	f014 0f0c 	tst.w	r4, #12
 8005288:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 800528c:	f004 0c0f 	and.w	ip, r4, #15
 8005290:	d013      	beq.n	80052ba <memset+0x8e>
 8005292:	f1ac 0304 	sub.w	r3, ip, #4
 8005296:	f023 0303 	bic.w	r3, r3, #3
 800529a:	3304      	adds	r3, #4
 800529c:	4413      	add	r3, r2
 800529e:	f842 5b04 	str.w	r5, [r2], #4
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d1fb      	bne.n	800529e <memset+0x72>
 80052a6:	f00c 0403 	and.w	r4, ip, #3
 80052aa:	b12c      	cbz	r4, 80052b8 <memset+0x8c>
 80052ac:	b2c9      	uxtb	r1, r1
 80052ae:	441c      	add	r4, r3
 80052b0:	f803 1b01 	strb.w	r1, [r3], #1
 80052b4:	429c      	cmp	r4, r3
 80052b6:	d1fb      	bne.n	80052b0 <memset+0x84>
 80052b8:	bd30      	pop	{r4, r5, pc}
 80052ba:	4664      	mov	r4, ip
 80052bc:	4613      	mov	r3, r2
 80052be:	2c00      	cmp	r4, #0
 80052c0:	d1f4      	bne.n	80052ac <memset+0x80>
 80052c2:	e7f9      	b.n	80052b8 <memset+0x8c>
 80052c4:	4603      	mov	r3, r0
 80052c6:	4614      	mov	r4, r2
 80052c8:	e7bf      	b.n	800524a <memset+0x1e>
 80052ca:	461a      	mov	r2, r3
 80052cc:	46a4      	mov	ip, r4
 80052ce:	e7e0      	b.n	8005292 <memset+0x66>
