0.6
2019.1
May 24 2019
15:06:07
C:/Users/Wiktor/Documents/studia/sem5/designlab/verilog1/verilog1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/Wiktor/Documents/studia/sem5/designlab/verilog1/verilog1.srcs/sim_1/new/tb_try1.v,1731254095,verilog,,,,tb_try1,,,,,,,,
C:/Users/Wiktor/Documents/studia/sem5/designlab/verilog1/verilog1.srcs/sources_1/new/try1.v,1731253583,verilog,,C:/Users/Wiktor/Documents/studia/sem5/designlab/verilog1/verilog1.srcs/sim_1/new/tb_try1.v,,adder;try1,,,,,,,,
