#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5557e3157540 .scope module, "BancoPruebas" "BancoPruebas" 2 18;
 .timescale -3 -10;
v0x5557e31f6270_0 .net "In_0", 7 0, v0x5557e31c82c0_0;  1 drivers
v0x5557e31f63e0_0 .net "In_1", 7 0, v0x5557e31c9190_0;  1 drivers
v0x5557e31f6530_0 .net "In_2", 7 0, v0x5557e3138e40_0;  1 drivers
v0x5557e31f6660_0 .net "In_3", 7 0, v0x5557e31e1600_0;  1 drivers
v0x5557e31f67b0_0 .net "clk_2f", 0 0, v0x5557e31c4780_0;  1 drivers
v0x5557e31f6850_0 .net "clk_32f", 0 0, v0x5557e31c5650_0;  1 drivers
v0x5557e31f68f0_0 .net "clk_4f", 0 0, v0x5557e31c6520_0;  1 drivers
v0x5557e31f6990_0 .net "clk_f", 0 0, v0x5557e31c73f0_0;  1 drivers
v0x5557e31f6a30_0 .net "out0_rx", 7 0, v0x5557e31e3a10_0;  1 drivers
v0x5557e31f6b80_0 .net "out1_rx", 7 0, v0x5557e31e3ad0_0;  1 drivers
v0x5557e31f6c40_0 .net "out2_rx", 7 0, v0x5557e31e4660_0;  1 drivers
v0x5557e31f6d00_0 .net "out3_rx", 7 0, v0x5557e31e4570_0;  1 drivers
v0x5557e31f6dc0_0 .net "reset", 0 0, v0x5557e31e1a60_0;  1 drivers
v0x5557e31f6e60_0 .net "validIn_0", 0 0, v0x5557e31e1b20_0;  1 drivers
v0x5557e31f6f90_0 .net "validIn_1", 0 0, v0x5557e31e1be0_0;  1 drivers
v0x5557e31f70c0_0 .net "validIn_2", 0 0, v0x5557e31e1ca0_0;  1 drivers
v0x5557e31f71f0_0 .net "validIn_3", 0 0, v0x5557e31e1d60_0;  1 drivers
S_0x5557e31576c0 .scope module, "Probador" "probador_phy" 2 56, 3 1 0, S_0x5557e3157540;
 .timescale -3 -10;
    .port_info 0 /INPUT 8 "out0_rx"
    .port_info 1 /INPUT 8 "out1_rx"
    .port_info 2 /INPUT 8 "out2_rx"
    .port_info 3 /INPUT 8 "out3_rx"
    .port_info 4 /OUTPUT 1 "clk_f"
    .port_info 5 /OUTPUT 1 "clk_2f"
    .port_info 6 /OUTPUT 1 "clk_4f"
    .port_info 7 /OUTPUT 1 "clk_32f"
    .port_info 8 /OUTPUT 8 "data_in0"
    .port_info 9 /OUTPUT 8 "data_in1"
    .port_info 10 /OUTPUT 8 "data_in2"
    .port_info 11 /OUTPUT 8 "data_in3"
    .port_info 12 /OUTPUT 1 "valid0"
    .port_info 13 /OUTPUT 1 "valid1"
    .port_info 14 /OUTPUT 1 "valid2"
    .port_info 15 /OUTPUT 1 "valid3"
    .port_info 16 /OUTPUT 1 "reset"
v0x5557e31c4780_0 .var "clk_2f", 0 0;
v0x5557e31c5650_0 .var "clk_32f", 0 0;
v0x5557e31c6520_0 .var "clk_4f", 0 0;
v0x5557e31c73f0_0 .var "clk_f", 0 0;
v0x5557e31c82c0_0 .var "data_in0", 7 0;
v0x5557e31c9190_0 .var "data_in1", 7 0;
v0x5557e3138e40_0 .var "data_in2", 7 0;
v0x5557e31e1600_0 .var "data_in3", 7 0;
v0x5557e31e16e0_0 .net "out0_rx", 7 0, v0x5557e31e3a10_0;  alias, 1 drivers
v0x5557e31e17c0_0 .net "out1_rx", 7 0, v0x5557e31e3ad0_0;  alias, 1 drivers
v0x5557e31e18a0_0 .net "out2_rx", 7 0, v0x5557e31e4660_0;  alias, 1 drivers
v0x5557e31e1980_0 .net "out3_rx", 7 0, v0x5557e31e4570_0;  alias, 1 drivers
v0x5557e31e1a60_0 .var "reset", 0 0;
v0x5557e31e1b20_0 .var "valid0", 0 0;
v0x5557e31e1be0_0 .var "valid1", 0 0;
v0x5557e31e1ca0_0 .var "valid2", 0 0;
v0x5557e31e1d60_0 .var "valid3", 0 0;
E_0x5557e3187680 .event posedge, v0x5557e31c73f0_0;
E_0x5557e3187790 .event posedge, v0x5557e31c4780_0;
S_0x5557e31e2040 .scope module, "phy_general" "phy" 2 30, 4 17 0, S_0x5557e3157540;
 .timescale -3 -10;
    .port_info 0 /INPUT 1 "clk_f"
    .port_info 1 /INPUT 1 "clk_2f"
    .port_info 2 /INPUT 1 "clk_4f"
    .port_info 3 /INPUT 1 "clk_32f"
    .port_info 4 /INPUT 1 "reset"
    .port_info 5 /INPUT 8 "in0_tx"
    .port_info 6 /INPUT 8 "in1_tx"
    .port_info 7 /INPUT 8 "in2_tx"
    .port_info 8 /INPUT 8 "in3_tx"
    .port_info 9 /INPUT 1 "valid_in0_tx"
    .port_info 10 /INPUT 1 "valid_in1_tx"
    .port_info 11 /INPUT 1 "valid_in2_tx"
    .port_info 12 /INPUT 1 "valid_in3_tx"
    .port_info 13 /OUTPUT 8 "out0_tx"
    .port_info 14 /OUTPUT 8 "out1_tx"
    .port_info 15 /OUTPUT 8 "out2_tx"
    .port_info 16 /OUTPUT 8 "out3_tx"
    .port_info 17 /OUTPUT 1 "valid_out0_tx"
    .port_info 18 /OUTPUT 1 "valid_out1_tx"
    .port_info 19 /OUTPUT 1 "valid_out2_tx"
    .port_info 20 /OUTPUT 1 "valid_out3_tx"
    .port_info 21 /OUTPUT 8 "out0_rx"
    .port_info 22 /OUTPUT 8 "out1_rx"
    .port_info 23 /OUTPUT 8 "out2_rx"
    .port_info 24 /OUTPUT 8 "out3_rx"
    .port_info 25 /OUTPUT 1 "valid_out0_rx"
    .port_info 26 /OUTPUT 1 "valid_out1_rx"
    .port_info 27 /OUTPUT 1 "valid_out2_rx"
    .port_info 28 /OUTPUT 1 "valid_out3_rx"
v0x5557e31ea670_0 .net "clk_2f", 0 0, v0x5557e31c4780_0;  alias, 1 drivers
v0x5557e31f45c0_0 .net "clk_32f", 0 0, v0x5557e31c5650_0;  alias, 1 drivers
v0x5557e31f4680_0 .net "clk_4f", 0 0, v0x5557e31c6520_0;  alias, 1 drivers
v0x5557e31f4720_0 .net "clk_f", 0 0, v0x5557e31c73f0_0;  alias, 1 drivers
v0x5557e31f47c0_0 .net "in0_tx", 7 0, v0x5557e31c82c0_0;  alias, 1 drivers
v0x5557e31f4860_0 .net "in1_tx", 7 0, v0x5557e31c9190_0;  alias, 1 drivers
v0x5557e31f4900_0 .net "in2_tx", 7 0, v0x5557e3138e40_0;  alias, 1 drivers
v0x5557e31f49c0_0 .net "in3_tx", 7 0, v0x5557e31e1600_0;  alias, 1 drivers
v0x5557e31f4a80_0 .net "out0_rx", 7 0, v0x5557e31e3a10_0;  alias, 1 drivers
v0x5557e31f4bd0_0 .net "out0_tx", 7 0, v0x5557e31f0df0_0;  1 drivers
v0x5557e31f4c90_0 .net "out1_rx", 7 0, v0x5557e31e3ad0_0;  alias, 1 drivers
v0x5557e31f4d50_0 .net "out1_tx", 7 0, v0x5557e31f0ed0_0;  1 drivers
v0x5557e31f4e10_0 .net "out2_rx", 7 0, v0x5557e31e4660_0;  alias, 1 drivers
v0x5557e31f4ed0_0 .net "out2_tx", 7 0, v0x5557e31f0fb0_0;  1 drivers
v0x5557e31f4f90_0 .net "out3_rx", 7 0, v0x5557e31e4570_0;  alias, 1 drivers
v0x5557e31f5050_0 .net "out3_tx", 7 0, v0x5557e31f1090_0;  1 drivers
v0x5557e31f5110_0 .net "out_rx", 0 0, v0x5557e31e2c90_0;  1 drivers
v0x5557e31f52c0_0 .net "out_tx", 0 0, v0x5557e31efd40_0;  1 drivers
v0x5557e31f53f0_0 .net "reset", 0 0, v0x5557e31e1a60_0;  alias, 1 drivers
v0x5557e31f5490_0 .net "valid_in0_tx", 0 0, v0x5557e31e1b20_0;  alias, 1 drivers
v0x5557e31f5530_0 .net "valid_in1_tx", 0 0, v0x5557e31e1be0_0;  alias, 1 drivers
v0x5557e31f55d0_0 .net "valid_in2_tx", 0 0, v0x5557e31e1ca0_0;  alias, 1 drivers
v0x5557e31f5670_0 .net "valid_in3_tx", 0 0, v0x5557e31e1d60_0;  alias, 1 drivers
v0x5557e31f5710_0 .net "valid_out0_rx", 0 0, v0x5557e31e3f40_0;  1 drivers
o0x7f5cd163e7c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5557e31f5840_0 .net "valid_out0_tx", 0 0, o0x7f5cd163e7c8;  0 drivers
v0x5557e31f5900_0 .net "valid_out1_rx", 0 0, v0x5557e31e3fe0_0;  1 drivers
o0x7f5cd163e7f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5557e31f5a30_0 .net "valid_out1_tx", 0 0, o0x7f5cd163e7f8;  0 drivers
v0x5557e31f5af0_0 .net "valid_out2_rx", 0 0, v0x5557e31e4b90_0;  1 drivers
o0x7f5cd163e828 .functor BUFZ 1, C4<z>; HiZ drive
v0x5557e31f5c20_0 .net "valid_out2_tx", 0 0, o0x7f5cd163e828;  0 drivers
v0x5557e31f5ce0_0 .net "valid_out3_rx", 0 0, v0x5557e31e4c50_0;  1 drivers
o0x7f5cd163e858 .functor BUFZ 1, C4<z>; HiZ drive
v0x5557e31f5e10_0 .net "valid_out3_tx", 0 0, o0x7f5cd163e858;  0 drivers
S_0x5557e31e24a0 .scope module, "receptor" "Rx" 4 100, 5 6 0, S_0x5557e31e2040;
 .timescale -3 -10;
    .port_info 0 /INPUT 1 "data_in"
    .port_info 1 /INPUT 1 "clk_32f"
    .port_info 2 /INPUT 1 "clk_4f"
    .port_info 3 /INPUT 1 "clk_2f"
    .port_info 4 /INPUT 1 "clk_f"
    .port_info 5 /INPUT 1 "reset"
    .port_info 6 /OUTPUT 8 "out0"
    .port_info 7 /OUTPUT 8 "out1"
    .port_info 8 /OUTPUT 8 "out2"
    .port_info 9 /OUTPUT 8 "out3"
    .port_info 10 /OUTPUT 8 "data_serial_paraleloRX"
    .port_info 11 /OUTPUT 1 "valid_datademuxL20"
    .port_info 12 /OUTPUT 1 "valid_datademuxL21"
    .port_info 13 /OUTPUT 1 "valid_datademuxL22"
    .port_info 14 /OUTPUT 1 "valid_datademuxL23"
    .port_info 15 /OUTPUT 1 "out_serial2_conductual"
v0x5557e31e9110_0 .net "active_serial_paraleloRX", 0 0, v0x5557e31e8730_0;  1 drivers
v0x5557e31e91d0_0 .net "clk_2f", 0 0, v0x5557e31c4780_0;  alias, 1 drivers
v0x5557e31e9290_0 .net "clk_32f", 0 0, v0x5557e31c5650_0;  alias, 1 drivers
v0x5557e31e9330_0 .net "clk_4f", 0 0, v0x5557e31c6520_0;  alias, 1 drivers
v0x5557e31e93d0_0 .net "clk_f", 0 0, v0x5557e31c73f0_0;  alias, 1 drivers
v0x5557e31e9510_0 .net "data_in", 0 0, v0x5557e31efd40_0;  alias, 1 drivers
v0x5557e31e95b0_0 .net "data_serial_paraleloRX", 7 0, v0x5557e31e8da0_0;  1 drivers
v0x5557e31e96e0_0 .net "out0", 7 0, v0x5557e31e3a10_0;  alias, 1 drivers
v0x5557e31e9810_0 .net "out1", 7 0, v0x5557e31e3ad0_0;  alias, 1 drivers
v0x5557e31e99d0_0 .net "out2", 7 0, v0x5557e31e4660_0;  alias, 1 drivers
v0x5557e31e9b20_0 .net "out3", 7 0, v0x5557e31e4570_0;  alias, 1 drivers
v0x5557e31e9c70_0 .net "out_serial2_conductual", 0 0, v0x5557e31e2c90_0;  alias, 1 drivers
v0x5557e31e9d10_0 .net "reset", 0 0, v0x5557e31e1a60_0;  alias, 1 drivers
v0x5557e31e9ec0_0 .net "valid_datademuxL20", 0 0, v0x5557e31e3f40_0;  alias, 1 drivers
v0x5557e31e9f60_0 .net "valid_datademuxL21", 0 0, v0x5557e31e3fe0_0;  alias, 1 drivers
v0x5557e31ea000_0 .net "valid_datademuxL22", 0 0, v0x5557e31e4b90_0;  alias, 1 drivers
v0x5557e31ea0a0_0 .net "valid_datademuxL23", 0 0, v0x5557e31e4c50_0;  alias, 1 drivers
v0x5557e31ea250_0 .net "valid_serial_paraleloRX", 0 0, v0x5557e31e8f90_0;  1 drivers
S_0x5557e31e27b0 .scope module, "Paralelo" "PSRX" 5 72, 6 1 0, S_0x5557e31e24a0;
 .timescale -3 -10;
    .port_info 0 /INPUT 1 "clk_4f"
    .port_info 1 /INPUT 1 "clk_32f"
    .port_info 2 /INPUT 1 "active"
    .port_info 3 /OUTPUT 1 "out_serial2_conductual"
v0x5557e31e2a50_0 .net "active", 0 0, v0x5557e31e8730_0;  alias, 1 drivers
v0x5557e31e2b30_0 .net "clk_32f", 0 0, v0x5557e31c5650_0;  alias, 1 drivers
v0x5557e31e2bf0_0 .net "clk_4f", 0 0, v0x5557e31c6520_0;  alias, 1 drivers
v0x5557e31e2c90_0 .var "out_serial2_conductual", 0 0;
v0x5557e31e2d30_0 .var "selector", 2 0;
v0x5557e31e2e20_0 .var "selector_2", 2 0;
E_0x5557e31878a0 .event posedge, v0x5557e31c5650_0;
S_0x5557e31e2f60 .scope module, "demuxes" "demuxes" 5 47, 7 3 0, S_0x5557e31e24a0;
 .timescale -3 -10;
    .port_info 0 /OUTPUT 8 "Salida0"
    .port_info 1 /OUTPUT 8 "Salida1"
    .port_info 2 /OUTPUT 8 "Salida2"
    .port_info 3 /OUTPUT 8 "Salida3"
    .port_info 4 /OUTPUT 1 "validsalida0"
    .port_info 5 /OUTPUT 1 "validsalida1"
    .port_info 6 /OUTPUT 1 "validsalida2"
    .port_info 7 /OUTPUT 1 "validsalida3"
    .port_info 8 /INPUT 8 "Entrada"
    .port_info 9 /INPUT 1 "validEntrada"
    .port_info 10 /INPUT 1 "clk_32f"
    .port_info 11 /INPUT 1 "clk_4f"
    .port_info 12 /INPUT 1 "clk_2f"
    .port_info 13 /INPUT 1 "clk_f"
    .port_info 14 /INPUT 1 "reset"
v0x5557e31e7250_0 .net "Entrada", 7 0, v0x5557e31e8da0_0;  alias, 1 drivers
v0x5557e31e7330_0 .net "Entrada0", 7 0, v0x5557e31e60c0_0;  1 drivers
v0x5557e31e7480_0 .net "Entrada1", 7 0, v0x5557e31e61d0_0;  1 drivers
v0x5557e31e75b0_0 .net "Salida0", 7 0, v0x5557e31e3a10_0;  alias, 1 drivers
v0x5557e31e7670_0 .net "Salida1", 7 0, v0x5557e31e3ad0_0;  alias, 1 drivers
v0x5557e31e7730_0 .net "Salida2", 7 0, v0x5557e31e4660_0;  alias, 1 drivers
v0x5557e31e77f0_0 .net "Salida3", 7 0, v0x5557e31e4570_0;  alias, 1 drivers
v0x5557e31e78b0_0 .net "clk_2f", 0 0, v0x5557e31c4780_0;  alias, 1 drivers
v0x5557e31e7950_0 .net "clk_32f", 0 0, v0x5557e31c5650_0;  alias, 1 drivers
v0x5557e31e7a80_0 .net "clk_4f", 0 0, v0x5557e31c6520_0;  alias, 1 drivers
v0x5557e31e7bb0_0 .net "clk_f", 0 0, v0x5557e31c73f0_0;  alias, 1 drivers
v0x5557e31e7c50_0 .net "reset", 0 0, v0x5557e31e1a60_0;  alias, 1 drivers
v0x5557e31e7cf0_0 .net "validEntrada", 0 0, v0x5557e31e8f90_0;  alias, 1 drivers
v0x5557e31e7d90_0 .net "validsalida0", 0 0, v0x5557e31e3f40_0;  alias, 1 drivers
v0x5557e31e7e30_0 .net "validsalida0L1", 0 0, v0x5557e31e66e0_0;  1 drivers
v0x5557e31e7f60_0 .net "validsalida1", 0 0, v0x5557e31e3fe0_0;  alias, 1 drivers
v0x5557e31e8000_0 .net "validsalida1L1", 0 0, v0x5557e31e6780_0;  1 drivers
v0x5557e31e81b0_0 .net "validsalida2", 0 0, v0x5557e31e4b90_0;  alias, 1 drivers
v0x5557e31e8250_0 .net "validsalida3", 0 0, v0x5557e31e4c50_0;  alias, 1 drivers
S_0x5557e31e32c0 .scope module, "demuxitl1" "demuxL1" 7 33, 8 2 0, S_0x5557e31e2f60;
 .timescale -3 -10;
    .port_info 0 /OUTPUT 8 "Salida0"
    .port_info 1 /OUTPUT 8 "Salida1"
    .port_info 2 /OUTPUT 8 "Salida2"
    .port_info 3 /OUTPUT 8 "Salida3"
    .port_info 4 /OUTPUT 1 "validsalida0"
    .port_info 5 /OUTPUT 1 "validsalida1"
    .port_info 6 /OUTPUT 1 "validsalida2"
    .port_info 7 /OUTPUT 1 "validsalida3"
    .port_info 8 /INPUT 8 "Entrada0"
    .port_info 9 /INPUT 8 "Entrada1"
    .port_info 10 /INPUT 1 "validEntrada0"
    .port_info 11 /INPUT 1 "validEntrada1"
    .port_info 12 /INPUT 1 "clk_f"
    .port_info 13 /INPUT 1 "reset"
v0x5557e31e4e30_0 .net "Entrada0", 7 0, v0x5557e31e60c0_0;  alias, 1 drivers
v0x5557e31e4f10_0 .net "Entrada1", 7 0, v0x5557e31e61d0_0;  alias, 1 drivers
v0x5557e31e4fb0_0 .net "Salida0", 7 0, v0x5557e31e3a10_0;  alias, 1 drivers
v0x5557e31e5050_0 .net "Salida1", 7 0, v0x5557e31e3ad0_0;  alias, 1 drivers
v0x5557e31e5140_0 .net "Salida2", 7 0, v0x5557e31e4570_0;  alias, 1 drivers
v0x5557e31e52a0_0 .net "Salida3", 7 0, v0x5557e31e4660_0;  alias, 1 drivers
v0x5557e31e53b0_0 .net "clk_f", 0 0, v0x5557e31c4780_0;  alias, 1 drivers
v0x5557e31e5450_0 .net "reset", 0 0, v0x5557e31e1a60_0;  alias, 1 drivers
v0x5557e31e54f0_0 .net "validEntrada0", 0 0, v0x5557e31e66e0_0;  alias, 1 drivers
v0x5557e31e5590_0 .net "validEntrada1", 0 0, v0x5557e31e6780_0;  alias, 1 drivers
v0x5557e31e5630_0 .net "validsalida0", 0 0, v0x5557e31e3f40_0;  alias, 1 drivers
v0x5557e31e56d0_0 .net "validsalida1", 0 0, v0x5557e31e3fe0_0;  alias, 1 drivers
v0x5557e31e5770_0 .net "validsalida2", 0 0, v0x5557e31e4b90_0;  alias, 1 drivers
v0x5557e31e5810_0 .net "validsalida3", 0 0, v0x5557e31e4c50_0;  alias, 1 drivers
S_0x5557e31e35f0 .scope module, "demuxL11" "demux1x2" 8 26, 9 1 0, S_0x5557e31e32c0;
 .timescale -3 -10;
    .port_info 0 /OUTPUT 8 "Salida_conductual0"
    .port_info 1 /OUTPUT 8 "Salida_conductual1"
    .port_info 2 /OUTPUT 1 "validsalida0"
    .port_info 3 /OUTPUT 1 "validsalida1"
    .port_info 4 /INPUT 8 "Entrada"
    .port_info 5 /INPUT 1 "validEntrada"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /INPUT 1 "clk_2f"
    .port_info 8 /INPUT 1 "reset"
v0x5557e31e3910_0 .net "Entrada", 7 0, v0x5557e31e60c0_0;  alias, 1 drivers
v0x5557e31e3a10_0 .var "Salida_conductual0", 7 0;
v0x5557e31e3ad0_0 .var "Salida_conductual1", 7 0;
v0x5557e31e3ba0_0 .net "clk", 0 0, v0x5557e31c4780_0;  alias, 1 drivers
o0x7f5cd163b828 .functor BUFZ 1, C4<z>; HiZ drive
v0x5557e31e3c70_0 .net "clk_2f", 0 0, o0x7f5cd163b828;  0 drivers
v0x5557e31e3d60_0 .net "reset", 0 0, v0x5557e31e1a60_0;  alias, 1 drivers
v0x5557e31e3e00_0 .var "selector", 0 0;
v0x5557e31e3ea0_0 .net "validEntrada", 0 0, v0x5557e31e66e0_0;  alias, 1 drivers
v0x5557e31e3f40_0 .var "validsalida0", 0 0;
v0x5557e31e3fe0_0 .var "validsalida1", 0 0;
S_0x5557e31e41c0 .scope module, "demuxL12" "demux1x2" 8 47, 9 1 0, S_0x5557e31e32c0;
 .timescale -3 -10;
    .port_info 0 /OUTPUT 8 "Salida_conductual0"
    .port_info 1 /OUTPUT 8 "Salida_conductual1"
    .port_info 2 /OUTPUT 1 "validsalida0"
    .port_info 3 /OUTPUT 1 "validsalida1"
    .port_info 4 /INPUT 8 "Entrada"
    .port_info 5 /INPUT 1 "validEntrada"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /INPUT 1 "clk_2f"
    .port_info 8 /INPUT 1 "reset"
v0x5557e31e4490_0 .net "Entrada", 7 0, v0x5557e31e61d0_0;  alias, 1 drivers
v0x5557e31e4570_0 .var "Salida_conductual0", 7 0;
v0x5557e31e4660_0 .var "Salida_conductual1", 7 0;
v0x5557e31e4760_0 .net "clk", 0 0, v0x5557e31c4780_0;  alias, 1 drivers
o0x7f5cd163baf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5557e31e4850_0 .net "clk_2f", 0 0, o0x7f5cd163baf8;  0 drivers
v0x5557e31e4940_0 .net "reset", 0 0, v0x5557e31e1a60_0;  alias, 1 drivers
v0x5557e31e4a30_0 .var "selector", 0 0;
v0x5557e31e4ad0_0 .net "validEntrada", 0 0, v0x5557e31e6780_0;  alias, 1 drivers
v0x5557e31e4b90_0 .var "validsalida0", 0 0;
v0x5557e31e4c50_0 .var "validsalida1", 0 0;
S_0x5557e31e59e0 .scope module, "demuxitoL2" "demuxL2" 7 58, 10 4 0, S_0x5557e31e2f60;
 .timescale -3 -10;
    .port_info 0 /OUTPUT 8 "Salida_conductual0"
    .port_info 1 /OUTPUT 8 "Salida_conductual1"
    .port_info 2 /OUTPUT 1 "validsalida0"
    .port_info 3 /OUTPUT 1 "validsalida1"
    .port_info 4 /INPUT 8 "Entrada"
    .port_info 5 /INPUT 1 "validEntrada"
    .port_info 6 /INPUT 1 "clk_2f"
    .port_info 7 /INPUT 1 "clk_4f"
    .port_info 8 /INPUT 1 "clk_32f"
    .port_info 9 /INPUT 1 "reset"
v0x5557e31e6990_0 .net "Entrada", 7 0, v0x5557e31e8da0_0;  alias, 1 drivers
v0x5557e31e6a70_0 .net "Salida_conductual0", 7 0, v0x5557e31e60c0_0;  alias, 1 drivers
v0x5557e31e6b10_0 .net "Salida_conductual1", 7 0, v0x5557e31e61d0_0;  alias, 1 drivers
v0x5557e31e6bb0_0 .net "clk_2f", 0 0, v0x5557e31c4780_0;  alias, 1 drivers
v0x5557e31e6ce0_0 .net "clk_32f", 0 0, v0x5557e31c5650_0;  alias, 1 drivers
v0x5557e31e6d80_0 .net "clk_4f", 0 0, v0x5557e31c6520_0;  alias, 1 drivers
v0x5557e31e6e20_0 .net "reset", 0 0, v0x5557e31e1a60_0;  alias, 1 drivers
v0x5557e31e6ec0_0 .net "validEntrada", 0 0, v0x5557e31e8f90_0;  alias, 1 drivers
v0x5557e31e6f60_0 .net "validsalida0", 0 0, v0x5557e31e66e0_0;  alias, 1 drivers
v0x5557e31e7090_0 .net "validsalida1", 0 0, v0x5557e31e6780_0;  alias, 1 drivers
S_0x5557e31e5c80 .scope module, "demux1" "demux1x2" 10 27, 9 1 0, S_0x5557e31e59e0;
 .timescale -3 -10;
    .port_info 0 /OUTPUT 8 "Salida_conductual0"
    .port_info 1 /OUTPUT 8 "Salida_conductual1"
    .port_info 2 /OUTPUT 1 "validsalida0"
    .port_info 3 /OUTPUT 1 "validsalida1"
    .port_info 4 /INPUT 8 "Entrada"
    .port_info 5 /INPUT 1 "validEntrada"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /INPUT 1 "clk_2f"
    .port_info 8 /INPUT 1 "reset"
v0x5557e31e5fc0_0 .net "Entrada", 7 0, v0x5557e31e8da0_0;  alias, 1 drivers
v0x5557e31e60c0_0 .var "Salida_conductual0", 7 0;
v0x5557e31e61d0_0 .var "Salida_conductual1", 7 0;
v0x5557e31e62c0_0 .net "clk", 0 0, v0x5557e31c6520_0;  alias, 1 drivers
o0x7f5cd163c068 .functor BUFZ 1, C4<z>; HiZ drive
v0x5557e31e63b0_0 .net "clk_2f", 0 0, o0x7f5cd163c068;  0 drivers
v0x5557e31e64c0_0 .net "reset", 0 0, v0x5557e31e1a60_0;  alias, 1 drivers
v0x5557e31e6560_0 .var "selector", 0 0;
v0x5557e31e6620_0 .net "validEntrada", 0 0, v0x5557e31e8f90_0;  alias, 1 drivers
v0x5557e31e66e0_0 .var "validsalida0", 0 0;
v0x5557e31e6780_0 .var "validsalida1", 0 0;
E_0x5557e31879b0 .event posedge, v0x5557e31c6520_0;
S_0x5557e31e84b0 .scope module, "serialparalelo" "serial_paraleloRX" 5 32, 11 2 0, S_0x5557e31e24a0;
 .timescale -3 -10;
    .port_info 0 /INPUT 1 "data_in"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "clk_32f"
    .port_info 3 /INPUT 1 "clk_4f"
    .port_info 4 /OUTPUT 8 "data_serial_paraleloRX"
    .port_info 5 /OUTPUT 1 "active_serial_paraleloRX"
    .port_info 6 /OUTPUT 1 "valid_serial_paraleloRX"
v0x5557e31e8730_0 .var "active_serial_paraleloRX", 0 0;
v0x5557e31e87d0_0 .var "buffer", 7 0;
v0x5557e31e8890_0 .var "buffer_pasado", 7 0;
v0x5557e31e8950_0 .net "clk_32f", 0 0, v0x5557e31c5650_0;  alias, 1 drivers
v0x5557e31e8a80_0 .net "clk_4f", 0 0, v0x5557e31c6520_0;  alias, 1 drivers
v0x5557e31e8b20_0 .var/i "contador", 31 0;
v0x5557e31e8c00_0 .var/i "contador_BC", 31 0;
v0x5557e31e8ce0_0 .net "data_in", 0 0, v0x5557e31efd40_0;  alias, 1 drivers
v0x5557e31e8da0_0 .var "data_serial_paraleloRX", 7 0;
v0x5557e31e8ef0_0 .net "reset", 0 0, v0x5557e31e1a60_0;  alias, 1 drivers
v0x5557e31e8f90_0 .var "valid_serial_paraleloRX", 0 0;
S_0x5557e31ea4d0 .scope module, "transmisor" "phy_tx" 4 66, 12 20 0, S_0x5557e31e2040;
 .timescale -3 -10;
    .port_info 0 /INPUT 1 "clk_f"
    .port_info 1 /INPUT 1 "clk_2f"
    .port_info 2 /INPUT 1 "clk_4f"
    .port_info 3 /INPUT 1 "clk_32f"
    .port_info 4 /INPUT 1 "reset"
    .port_info 5 /INPUT 8 "data_in0"
    .port_info 6 /INPUT 8 "data_in1"
    .port_info 7 /INPUT 8 "data_in2"
    .port_info 8 /INPUT 8 "data_in3"
    .port_info 9 /INPUT 1 "valid0"
    .port_info 10 /INPUT 1 "valid1"
    .port_info 11 /INPUT 1 "valid2"
    .port_info 12 /INPUT 1 "valid3"
    .port_info 13 /INPUT 1 "in_from_rx"
    .port_info 14 /OUTPUT 1 "out_to_rx"
    .port_info 15 /OUTPUT 8 "recirculador_desactivado0"
    .port_info 16 /OUTPUT 8 "recirculador_desactivado1"
    .port_info 17 /OUTPUT 8 "recirculador_desactivado2"
    .port_info 18 /OUTPUT 8 "recirculador_desactivado3"
v0x5557e31f2580_0 .net "Entrada0", 7 0, v0x5557e31f0aa0_0;  1 drivers
v0x5557e31f26f0_0 .net "Entrada1", 7 0, v0x5557e31f0b40_0;  1 drivers
v0x5557e31f2840_0 .net "Entrada2", 7 0, v0x5557e31f0be0_0;  1 drivers
v0x5557e31f2970_0 .net "Entrada3", 7 0, v0x5557e31f0d30_0;  1 drivers
v0x5557e31f2ac0_0 .net "IDLEOut", 0 0, v0x5557e31f1ba0_0;  1 drivers
v0x5557e31f2b60_0 .net "Salida_conductual", 7 0, v0x5557e31eb280_0;  1 drivers
v0x5557e31f2c90_0 .net "active", 0 0, v0x5557e31f1d90_0;  1 drivers
v0x5557e31f2d30_0 .net "clk_2f", 0 0, v0x5557e31c4780_0;  alias, 1 drivers
v0x5557e31f2dd0_0 .net "clk_32f", 0 0, v0x5557e31c5650_0;  alias, 1 drivers
v0x5557e31f3010_0 .net "clk_4f", 0 0, v0x5557e31c6520_0;  alias, 1 drivers
v0x5557e31f30b0_0 .net "clk_f", 0 0, v0x5557e31c73f0_0;  alias, 1 drivers
v0x5557e31f3150_0 .net "data_in0", 7 0, v0x5557e31c82c0_0;  alias, 1 drivers
v0x5557e31f3210_0 .net "data_in1", 7 0, v0x5557e31c9190_0;  alias, 1 drivers
v0x5557e31f32d0_0 .net "data_in2", 7 0, v0x5557e3138e40_0;  alias, 1 drivers
v0x5557e31f3390_0 .net "data_in3", 7 0, v0x5557e31e1600_0;  alias, 1 drivers
v0x5557e31f3450_0 .net "data_serial_paraleloRX", 7 0, v0x5557e31f22e0_0;  1 drivers
v0x5557e31f3510_0 .net "in_from_rx", 0 0, v0x5557e31e2c90_0;  alias, 1 drivers
v0x5557e31f36c0_0 .net "out_to_rx", 0 0, v0x5557e31efd40_0;  alias, 1 drivers
v0x5557e31f3760_0 .net "recirculador_desactivado0", 7 0, v0x5557e31f0df0_0;  alias, 1 drivers
v0x5557e31f3800_0 .net "recirculador_desactivado1", 7 0, v0x5557e31f0ed0_0;  alias, 1 drivers
v0x5557e31f38a0_0 .net "recirculador_desactivado2", 7 0, v0x5557e31f0fb0_0;  alias, 1 drivers
v0x5557e31f3940_0 .net "recirculador_desactivado3", 7 0, v0x5557e31f1090_0;  alias, 1 drivers
v0x5557e31f39e0_0 .net "reset", 0 0, v0x5557e31e1a60_0;  alias, 1 drivers
v0x5557e31f3a80_0 .net "valid0", 0 0, v0x5557e31e1b20_0;  alias, 1 drivers
v0x5557e31f3b20_0 .net "valid1", 0 0, v0x5557e31e1be0_0;  alias, 1 drivers
v0x5557e31f3c10_0 .net "valid2", 0 0, v0x5557e31e1ca0_0;  alias, 1 drivers
v0x5557e31f3d00_0 .net "valid3", 0 0, v0x5557e31e1d60_0;  alias, 1 drivers
v0x5557e31f3df0_0 .net "valid_out_recirculador0", 0 0, v0x5557e31f1490_0;  1 drivers
v0x5557e31f3e90_0 .net "valid_out_recirculador1", 0 0, v0x5557e31f1530_0;  1 drivers
v0x5557e31f3f30_0 .net "valid_out_recirculador2", 0 0, v0x5557e31f15d0_0;  1 drivers
v0x5557e31f4060_0 .net "valid_out_recirculador3", 0 0, v0x5557e31f1670_0;  1 drivers
v0x5557e31f4190_0 .net "validsalida", 0 0, v0x5557e31eb6c0_0;  1 drivers
S_0x5557e31ea8e0 .scope module, "muxess" "Muxes" 12 112, 13 3 0, S_0x5557e31ea4d0;
 .timescale -3 -10;
    .port_info 0 /OUTPUT 8 "Salida_conductual"
    .port_info 1 /OUTPUT 1 "validsalida"
    .port_info 2 /INPUT 1 "validEntrada0"
    .port_info 3 /INPUT 1 "validEntrada1"
    .port_info 4 /INPUT 1 "validEntrada2"
    .port_info 5 /INPUT 1 "validEntrada3"
    .port_info 6 /INPUT 8 "Entrada0"
    .port_info 7 /INPUT 8 "Entrada1"
    .port_info 8 /INPUT 8 "Entrada2"
    .port_info 9 /INPUT 8 "Entrada3"
    .port_info 10 /INPUT 1 "clk_4f"
    .port_info 11 /INPUT 1 "clk_2f"
    .port_info 12 /INPUT 1 "clk_f"
    .port_info 13 /INPUT 1 "reset"
v0x5557e31ee5a0_0 .net "Entrada0", 7 0, v0x5557e31f0aa0_0;  alias, 1 drivers
v0x5557e31ee680_0 .net "Entrada1", 7 0, v0x5557e31f0b40_0;  alias, 1 drivers
v0x5557e31ee790_0 .net "Entrada2", 7 0, v0x5557e31f0be0_0;  alias, 1 drivers
v0x5557e31ee880_0 .net "Entrada3", 7 0, v0x5557e31f0d30_0;  alias, 1 drivers
v0x5557e31ee990_0 .net "Salida0", 7 0, v0x5557e31ec750_0;  1 drivers
v0x5557e31eeb30_0 .net "Salida1", 7 0, v0x5557e31ed280_0;  1 drivers
v0x5557e31eec80_0 .net "Salida_conductual", 7 0, v0x5557e31eb280_0;  alias, 1 drivers
v0x5557e31eed40_0 .net "clk_2f", 0 0, v0x5557e31c4780_0;  alias, 1 drivers
v0x5557e31eede0_0 .net "clk_4f", 0 0, v0x5557e31c6520_0;  alias, 1 drivers
v0x5557e31eef10_0 .net "clk_f", 0 0, v0x5557e31c73f0_0;  alias, 1 drivers
v0x5557e31eefb0_0 .net "reset", 0 0, v0x5557e31e1a60_0;  alias, 1 drivers
v0x5557e31ef050_0 .net "validEntrada0", 0 0, v0x5557e31f1490_0;  alias, 1 drivers
v0x5557e31ef0f0_0 .net "validEntrada1", 0 0, v0x5557e31f1530_0;  alias, 1 drivers
v0x5557e31ef190_0 .net "validEntrada2", 0 0, v0x5557e31f15d0_0;  alias, 1 drivers
v0x5557e31ef280_0 .net "validEntrada3", 0 0, v0x5557e31f1670_0;  alias, 1 drivers
v0x5557e31ef370_0 .net "validsalida", 0 0, v0x5557e31eb6c0_0;  alias, 1 drivers
v0x5557e31ef460_0 .net "validsalida0", 0 0, v0x5557e31ecc10_0;  1 drivers
v0x5557e31ef610_0 .net "validsalida1", 0 0, v0x5557e31ed850_0;  1 drivers
S_0x5557e31eabc0 .scope module, "muxitol2" "muxL2" 13 57, 14 4 0, S_0x5557e31ea8e0;
 .timescale -3 -10;
    .port_info 0 /OUTPUT 8 "Salida_conductual"
    .port_info 1 /OUTPUT 1 "validsalida"
    .port_info 2 /INPUT 8 "Entrada0"
    .port_info 3 /INPUT 8 "Entrada1"
    .port_info 4 /INPUT 1 "validEntrada0"
    .port_info 5 /INPUT 1 "validEntrada1"
    .port_info 6 /INPUT 1 "clk_4f"
    .port_info 7 /INPUT 1 "reset"
v0x5557e31eb880_0 .net "Entrada0", 7 0, v0x5557e31ec750_0;  alias, 1 drivers
v0x5557e31eb960_0 .net "Entrada1", 7 0, v0x5557e31ed280_0;  alias, 1 drivers
v0x5557e31eba00_0 .net "Salida_conductual", 7 0, v0x5557e31eb280_0;  alias, 1 drivers
v0x5557e31ebaa0_0 .net "clk_4f", 0 0, v0x5557e31c6520_0;  alias, 1 drivers
v0x5557e31ebc50_0 .net "reset", 0 0, v0x5557e31e1a60_0;  alias, 1 drivers
v0x5557e31ebcf0_0 .net "validEntrada0", 0 0, v0x5557e31ecc10_0;  alias, 1 drivers
v0x5557e31ebd90_0 .net "validEntrada1", 0 0, v0x5557e31ed850_0;  alias, 1 drivers
v0x5557e31ebe30_0 .net "validsalida", 0 0, v0x5557e31eb6c0_0;  alias, 1 drivers
S_0x5557e31eae30 .scope module, "mux1" "mux2x1" 14 23, 15 1 0, S_0x5557e31eabc0;
 .timescale -3 -10;
    .port_info 0 /OUTPUT 8 "Salida_conductual"
    .port_info 1 /OUTPUT 1 "validsalida"
    .port_info 2 /INPUT 8 "Entrada0"
    .port_info 3 /INPUT 8 "Entrada1"
    .port_info 4 /INPUT 1 "validEntrada0"
    .port_info 5 /INPUT 1 "validEntrada1"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /INPUT 1 "reset"
v0x5557e31eb0a0_0 .net "Entrada0", 7 0, v0x5557e31ec750_0;  alias, 1 drivers
v0x5557e31eb1a0_0 .net "Entrada1", 7 0, v0x5557e31ed280_0;  alias, 1 drivers
v0x5557e31eb280_0 .var "Salida_conductual", 7 0;
v0x5557e31eb340_0 .net "clk", 0 0, v0x5557e31c6520_0;  alias, 1 drivers
v0x5557e31eb3e0_0 .net "reset", 0 0, v0x5557e31e1a60_0;  alias, 1 drivers
v0x5557e31eb480_0 .var "selector", 0 0;
v0x5557e31eb540_0 .net "validEntrada0", 0 0, v0x5557e31ecc10_0;  alias, 1 drivers
v0x5557e31eb600_0 .net "validEntrada1", 0 0, v0x5557e31ed850_0;  alias, 1 drivers
v0x5557e31eb6c0_0 .var "validsalida", 0 0;
S_0x5557e31ebf80 .scope module, "muxl1" "muxL1" 13 32, 16 7 0, S_0x5557e31ea8e0;
 .timescale -3 -10;
    .port_info 0 /OUTPUT 8 "Salida0"
    .port_info 1 /OUTPUT 8 "Salida1"
    .port_info 2 /OUTPUT 1 "validsalida0"
    .port_info 3 /OUTPUT 1 "validsalida1"
    .port_info 4 /INPUT 8 "Entrada0"
    .port_info 5 /INPUT 8 "Entrada1"
    .port_info 6 /INPUT 8 "Entrada2"
    .port_info 7 /INPUT 8 "Entrada3"
    .port_info 8 /INPUT 1 "validEntrada0"
    .port_info 9 /INPUT 1 "validEntrada1"
    .port_info 10 /INPUT 1 "validEntrada2"
    .port_info 11 /INPUT 1 "validEntrada3"
    .port_info 12 /INPUT 1 "clk_2f"
    .port_info 13 /INPUT 1 "reset"
v0x5557e31eda40_0 .net "Entrada0", 7 0, v0x5557e31f0aa0_0;  alias, 1 drivers
v0x5557e31edb20_0 .net "Entrada1", 7 0, v0x5557e31f0b40_0;  alias, 1 drivers
v0x5557e31edbc0_0 .net "Entrada2", 7 0, v0x5557e31f0be0_0;  alias, 1 drivers
v0x5557e31edc60_0 .net "Entrada3", 7 0, v0x5557e31f0d30_0;  alias, 1 drivers
v0x5557e31edd00_0 .net "Salida0", 7 0, v0x5557e31ec750_0;  alias, 1 drivers
v0x5557e31edda0_0 .net "Salida1", 7 0, v0x5557e31ed280_0;  alias, 1 drivers
v0x5557e31ede40_0 .net "clk_2f", 0 0, v0x5557e31c4780_0;  alias, 1 drivers
v0x5557e31edee0_0 .net "reset", 0 0, v0x5557e31e1a60_0;  alias, 1 drivers
v0x5557e31edf80_0 .net "validEntrada0", 0 0, v0x5557e31f1490_0;  alias, 1 drivers
v0x5557e31ee0b0_0 .net "validEntrada1", 0 0, v0x5557e31f1530_0;  alias, 1 drivers
v0x5557e31ee180_0 .net "validEntrada2", 0 0, v0x5557e31f15d0_0;  alias, 1 drivers
v0x5557e31ee250_0 .net "validEntrada3", 0 0, v0x5557e31f1670_0;  alias, 1 drivers
v0x5557e31ee320_0 .net "validsalida0", 0 0, v0x5557e31ecc10_0;  alias, 1 drivers
v0x5557e31ee3c0_0 .net "validsalida1", 0 0, v0x5557e31ed850_0;  alias, 1 drivers
S_0x5557e31ec280 .scope module, "mux1" "mux2x1" 16 32, 15 1 0, S_0x5557e31ebf80;
 .timescale -3 -10;
    .port_info 0 /OUTPUT 8 "Salida_conductual"
    .port_info 1 /OUTPUT 1 "validsalida"
    .port_info 2 /INPUT 8 "Entrada0"
    .port_info 3 /INPUT 8 "Entrada1"
    .port_info 4 /INPUT 1 "validEntrada0"
    .port_info 5 /INPUT 1 "validEntrada1"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /INPUT 1 "reset"
v0x5557e31ec570_0 .net "Entrada0", 7 0, v0x5557e31f0aa0_0;  alias, 1 drivers
v0x5557e31ec670_0 .net "Entrada1", 7 0, v0x5557e31f0b40_0;  alias, 1 drivers
v0x5557e31ec750_0 .var "Salida_conductual", 7 0;
v0x5557e31ec840_0 .net "clk", 0 0, v0x5557e31c4780_0;  alias, 1 drivers
v0x5557e31ec8e0_0 .net "reset", 0 0, v0x5557e31e1a60_0;  alias, 1 drivers
v0x5557e31ec9d0_0 .var "selector", 0 0;
v0x5557e31eca90_0 .net "validEntrada0", 0 0, v0x5557e31f1490_0;  alias, 1 drivers
v0x5557e31ecb50_0 .net "validEntrada1", 0 0, v0x5557e31f1530_0;  alias, 1 drivers
v0x5557e31ecc10_0 .var "validsalida", 0 0;
S_0x5557e31ece00 .scope module, "mux2" "mux2x1" 16 45, 15 1 0, S_0x5557e31ebf80;
 .timescale -3 -10;
    .port_info 0 /OUTPUT 8 "Salida_conductual"
    .port_info 1 /OUTPUT 1 "validsalida"
    .port_info 2 /INPUT 8 "Entrada0"
    .port_info 3 /INPUT 8 "Entrada1"
    .port_info 4 /INPUT 1 "validEntrada0"
    .port_info 5 /INPUT 1 "validEntrada1"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /INPUT 1 "reset"
v0x5557e31ed0c0_0 .net "Entrada0", 7 0, v0x5557e31f0be0_0;  alias, 1 drivers
v0x5557e31ed1a0_0 .net "Entrada1", 7 0, v0x5557e31f0d30_0;  alias, 1 drivers
v0x5557e31ed280_0 .var "Salida_conductual", 7 0;
v0x5557e31ed370_0 .net "clk", 0 0, v0x5557e31c4780_0;  alias, 1 drivers
v0x5557e31ed520_0 .net "reset", 0 0, v0x5557e31e1a60_0;  alias, 1 drivers
v0x5557e31ed610_0 .var "selector", 0 0;
v0x5557e31ed6d0_0 .net "validEntrada0", 0 0, v0x5557e31f15d0_0;  alias, 1 drivers
v0x5557e31ed790_0 .net "validEntrada1", 0 0, v0x5557e31f1670_0;  alias, 1 drivers
v0x5557e31ed850_0 .var "validsalida", 0 0;
S_0x5557e31ef900 .scope module, "p2s" "paralelo_serial" 12 136, 17 4 0, S_0x5557e31ea4d0;
 .timescale -3 -10;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk_4f"
    .port_info 2 /INPUT 1 "clk_32f"
    .port_info 3 /INPUT 1 "valid_in"
    .port_info 4 /INPUT 8 "in_serial"
    .port_info 5 /OUTPUT 1 "out_serial_conductual"
v0x5557e31efb40_0 .net "clk_32f", 0 0, v0x5557e31c5650_0;  alias, 1 drivers
v0x5557e31efbe0_0 .net "clk_4f", 0 0, v0x5557e31c6520_0;  alias, 1 drivers
v0x5557e31efca0_0 .net "in_serial", 7 0, v0x5557e31eb280_0;  alias, 1 drivers
v0x5557e31efd40_0 .var "out_serial_conductual", 0 0;
v0x5557e31efde0_0 .net "reset", 0 0, v0x5557e31e1a60_0;  alias, 1 drivers
v0x5557e31efed0_0 .var "selector", 2 0;
v0x5557e31eff90_0 .var "selector_2", 2 0;
v0x5557e31f0070_0 .net "valid_in", 0 0, v0x5557e31eb6c0_0;  alias, 1 drivers
S_0x5557e31f0210 .scope module, "recirculadorphy" "recirculador" 12 75, 18 3 0, S_0x5557e31ea4d0;
 .timescale -3 -10;
    .port_info 0 /INPUT 8 "data_in0"
    .port_info 1 /INPUT 8 "data_in1"
    .port_info 2 /INPUT 8 "data_in2"
    .port_info 3 /INPUT 8 "data_in3"
    .port_info 4 /INPUT 1 "valid0"
    .port_info 5 /INPUT 1 "valid1"
    .port_info 6 /INPUT 1 "valid2"
    .port_info 7 /INPUT 1 "valid3"
    .port_info 8 /INPUT 1 "clk"
    .port_info 9 /INPUT 1 "reset"
    .port_info 10 /INPUT 1 "active"
    .port_info 11 /OUTPUT 1 "valid_out_recirculador0"
    .port_info 12 /OUTPUT 1 "valid_out_recirculador1"
    .port_info 13 /OUTPUT 1 "valid_out_recirculador2"
    .port_info 14 /OUTPUT 1 "valid_out_recirculador3"
    .port_info 15 /OUTPUT 8 "recirculador_activo0"
    .port_info 16 /OUTPUT 8 "recirculador_activo1"
    .port_info 17 /OUTPUT 8 "recirculador_activo2"
    .port_info 18 /OUTPUT 8 "recirculador_activo3"
    .port_info 19 /OUTPUT 8 "recirculador_desactivado0"
    .port_info 20 /OUTPUT 8 "recirculador_desactivado1"
    .port_info 21 /OUTPUT 8 "recirculador_desactivado2"
    .port_info 22 /OUTPUT 8 "recirculador_desactivado3"
v0x5557e31f0610_0 .net "active", 0 0, v0x5557e31f1d90_0;  alias, 1 drivers
v0x5557e31f06d0_0 .net "clk", 0 0, v0x5557e31c73f0_0;  alias, 1 drivers
v0x5557e31f0820_0 .net "data_in0", 7 0, v0x5557e31c82c0_0;  alias, 1 drivers
v0x5557e31f08c0_0 .net "data_in1", 7 0, v0x5557e31c9190_0;  alias, 1 drivers
v0x5557e31f0960_0 .net "data_in2", 7 0, v0x5557e3138e40_0;  alias, 1 drivers
v0x5557e31f0a00_0 .net "data_in3", 7 0, v0x5557e31e1600_0;  alias, 1 drivers
v0x5557e31f0aa0_0 .var "recirculador_activo0", 7 0;
v0x5557e31f0b40_0 .var "recirculador_activo1", 7 0;
v0x5557e31f0be0_0 .var "recirculador_activo2", 7 0;
v0x5557e31f0d30_0 .var "recirculador_activo3", 7 0;
v0x5557e31f0df0_0 .var "recirculador_desactivado0", 7 0;
v0x5557e31f0ed0_0 .var "recirculador_desactivado1", 7 0;
v0x5557e31f0fb0_0 .var "recirculador_desactivado2", 7 0;
v0x5557e31f1090_0 .var "recirculador_desactivado3", 7 0;
v0x5557e31f1170_0 .net "reset", 0 0, v0x5557e31e1a60_0;  alias, 1 drivers
v0x5557e31f1210_0 .net "valid0", 0 0, v0x5557e31e1b20_0;  alias, 1 drivers
v0x5557e31f12b0_0 .net "valid1", 0 0, v0x5557e31e1be0_0;  alias, 1 drivers
v0x5557e31f1350_0 .net "valid2", 0 0, v0x5557e31e1ca0_0;  alias, 1 drivers
v0x5557e31f13f0_0 .net "valid3", 0 0, v0x5557e31e1d60_0;  alias, 1 drivers
v0x5557e31f1490_0 .var "valid_out_recirculador0", 0 0;
v0x5557e31f1530_0 .var "valid_out_recirculador1", 0 0;
v0x5557e31f15d0_0 .var "valid_out_recirculador2", 0 0;
v0x5557e31f1670_0 .var "valid_out_recirculador3", 0 0;
S_0x5557e31f1970 .scope module, "s2p" "serial_paralelo" 12 152, 19 14 0, S_0x5557e31ea4d0;
 .timescale -3 -10;
    .port_info 0 /INPUT 1 "IDLin"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "clk_32f"
    .port_info 3 /INPUT 1 "clk_4f"
    .port_info 4 /OUTPUT 8 "data_serial_paraleloTX"
    .port_info 5 /OUTPUT 1 "active_serial_paraleloTX"
    .port_info 6 /OUTPUT 1 "IDLEOut"
v0x5557e31f1ba0_0 .var "IDLEOut", 0 0;
v0x5557e31f1c80_0 .net "IDLin", 0 0, v0x5557e31e2c90_0;  alias, 1 drivers
v0x5557e31f1d90_0 .var "active_serial_paraleloTX", 0 0;
v0x5557e31f1e30_0 .var "buffer", 7 0;
v0x5557e31f1ed0_0 .var "buffer_pasado", 7 0;
v0x5557e31f1fe0_0 .net "clk_32f", 0 0, v0x5557e31c5650_0;  alias, 1 drivers
v0x5557e31f2080_0 .net "clk_4f", 0 0, v0x5557e31c6520_0;  alias, 1 drivers
v0x5557e31f2120_0 .var/i "contador", 31 0;
v0x5557e31f2200_0 .var/i "contador_BC", 31 0;
v0x5557e31f22e0_0 .var "data_serial_paraleloTX", 7 0;
v0x5557e31f23c0_0 .net "reset", 0 0, v0x5557e31e1a60_0;  alias, 1 drivers
    .scope S_0x5557e31f0210;
T_0 ;
    %wait E_0x5557e3187680;
    %load/vec4 v0x5557e31f1170_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31f1490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31f1530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31f15d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31f1670_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31f0df0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31f0ed0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31f0fb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31f1090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31f0aa0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31f0b40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31f0be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31f0d30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5557e31f1170_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x5557e31f1210_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5557e31f0610_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5557e31f0820_0;
    %assign/vec4 v0x5557e31f0aa0_0, 0;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31f1490_0, 0;
    %load/vec4 v0x5557e31f12b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5557e31f0610_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x5557e31f08c0_0;
    %assign/vec4 v0x5557e31f0b40_0, 0;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31f1530_0, 0;
    %load/vec4 v0x5557e31f1350_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5557e31f0610_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x5557e31f0960_0;
    %assign/vec4 v0x5557e31f0be0_0, 0;
T_0.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31f15d0_0, 0;
    %load/vec4 v0x5557e31f13f0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5557e31f0610_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v0x5557e31f0a00_0;
    %assign/vec4 v0x5557e31f0d30_0, 0;
T_0.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31f1670_0, 0;
    %load/vec4 v0x5557e31f0610_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31f0df0_0, 0;
T_0.12 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31f0ed0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31f0fb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31f1090_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5557e31ec280;
T_1 ;
    %wait E_0x5557e3187790;
    %load/vec4 v0x5557e31ec8e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31ec9d0_0, 0;
    %load/vec4 v0x5557e31ec9d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x5557e31eca90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.5, 4;
    %load/vec4 v0x5557e31ec570_0;
    %assign/vec4 v0x5557e31ec750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31ecc10_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31ec750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31ecc10_0, 0;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31ec9d0_0, 0;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x5557e31ecb50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.7, 4;
    %load/vec4 v0x5557e31ec670_0;
    %assign/vec4 v0x5557e31ec750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31ecc10_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31ec750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31ecc10_0, 0;
T_1.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31ec9d0_0, 0;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31ec750_0, 0;
    %delay 20000000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31ec9d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5557e31ece00;
T_2 ;
    %wait E_0x5557e3187790;
    %load/vec4 v0x5557e31ed520_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31ed610_0, 0;
    %load/vec4 v0x5557e31ed610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x5557e31ed6d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.5, 4;
    %load/vec4 v0x5557e31ed0c0_0;
    %assign/vec4 v0x5557e31ed280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31ed850_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31ed280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31ed850_0, 0;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31ed610_0, 0;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x5557e31ed790_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.7, 4;
    %load/vec4 v0x5557e31ed1a0_0;
    %assign/vec4 v0x5557e31ed280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31ed850_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31ed280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31ed850_0, 0;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31ed610_0, 0;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31ed280_0, 0;
    %delay 20000000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31ed610_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5557e31eae30;
T_3 ;
    %wait E_0x5557e31879b0;
    %load/vec4 v0x5557e31eb3e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31eb480_0, 0;
    %load/vec4 v0x5557e31eb480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x5557e31eb540_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.5, 4;
    %load/vec4 v0x5557e31eb0a0_0;
    %assign/vec4 v0x5557e31eb280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31eb6c0_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31eb280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31eb6c0_0, 0;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31eb480_0, 0;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x5557e31eb600_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.7, 4;
    %load/vec4 v0x5557e31eb1a0_0;
    %assign/vec4 v0x5557e31eb280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31eb6c0_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31eb280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31eb6c0_0, 0;
T_3.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31eb480_0, 0;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31eb280_0, 0;
    %delay 20000000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31eb480_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5557e31ef900;
T_4 ;
    %wait E_0x5557e31878a0;
    %load/vec4 v0x5557e31efde0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x5557e31f0070_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5557e31efed0_0, 0;
    %load/vec4 v0x5557e31eff90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %jmp T_4.12;
T_4.4 ;
    %load/vec4 v0x5557e31efca0_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x5557e31efd40_0, 0;
    %jmp T_4.12;
T_4.5 ;
    %load/vec4 v0x5557e31efca0_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x5557e31efd40_0, 0;
    %jmp T_4.12;
T_4.6 ;
    %load/vec4 v0x5557e31efca0_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v0x5557e31efd40_0, 0;
    %jmp T_4.12;
T_4.7 ;
    %load/vec4 v0x5557e31efca0_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0x5557e31efd40_0, 0;
    %jmp T_4.12;
T_4.8 ;
    %load/vec4 v0x5557e31efca0_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x5557e31efd40_0, 0;
    %jmp T_4.12;
T_4.9 ;
    %load/vec4 v0x5557e31efca0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x5557e31efd40_0, 0;
    %jmp T_4.12;
T_4.10 ;
    %load/vec4 v0x5557e31efca0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x5557e31efd40_0, 0;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v0x5557e31efca0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x5557e31efd40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5557e31eff90_0, 0;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %load/vec4 v0x5557e31eff90_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5557e31eff90_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5557e31eff90_0, 0;
    %load/vec4 v0x5557e31efed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %jmp T_4.21;
T_4.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31efd40_0, 0;
    %jmp T_4.21;
T_4.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31efd40_0, 0;
    %jmp T_4.21;
T_4.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31efd40_0, 0;
    %jmp T_4.21;
T_4.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31efd40_0, 0;
    %jmp T_4.21;
T_4.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31efd40_0, 0;
    %jmp T_4.21;
T_4.18 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31efd40_0, 0;
    %jmp T_4.21;
T_4.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31efd40_0, 0;
    %jmp T_4.21;
T_4.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31efd40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5557e31efed0_0, 0;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %load/vec4 v0x5557e31efed0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5557e31efed0_0, 0;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31efd40_0, 0;
    %pushi/vec4 0, 0, 6;
    %split/vec4 3;
    %assign/vec4 v0x5557e31eff90_0, 0;
    %assign/vec4 v0x5557e31efed0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5557e31f1970;
T_5 ;
    %wait E_0x5557e31878a0;
    %load/vec4 v0x5557e31f23c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 7;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557e31f22e0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31f1d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31f1ba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31f1e30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5557e31f2120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5557e31f2200_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5557e31f1e30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x5557e31f1c80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5557e31f1e30_0, 0;
    %load/vec4 v0x5557e31f2200_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5557e31f2120_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31f1d90_0, 0;
    %load/vec4 v0x5557e31f1e30_0;
    %cmpi/ne 188, 0, 8;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31f1ba0_0, 0;
    %load/vec4 v0x5557e31f1e30_0;
    %assign/vec4 v0x5557e31f22e0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x5557e31f1ed0_0;
    %pushi/vec4 188, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x5557e31f1e30_0;
    %pushi/vec4 188, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31f1ba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5557e31f2200_0, 0;
T_5.6 ;
T_5.5 ;
T_5.2 ;
    %load/vec4 v0x5557e31f2200_0;
    %cmpi/s 4, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x5557e31f1e30_0;
    %pushi/vec4 188, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31f1ba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31f22e0_0, 0;
    %load/vec4 v0x5557e31f2200_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5557e31f2200_0, 0;
T_5.8 ;
    %load/vec4 v0x5557e31f2120_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.10, 4;
    %load/vec4 v0x5557e31f1e30_0;
    %assign/vec4 v0x5557e31f1ed0_0, 0;
T_5.10 ;
    %load/vec4 v0x5557e31f2120_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5557e31f2120_0, 0;
    %jmp T_5.13;
T_5.12 ;
    %load/vec4 v0x5557e31f2120_0;
    %cmpi/ne 7, 0, 32;
    %jmp/0xz  T_5.14, 4;
    %load/vec4 v0x5557e31f2120_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5557e31f2120_0, 0;
T_5.14 ;
T_5.13 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5557e31e84b0;
T_6 ;
    %wait E_0x5557e31878a0;
    %load/vec4 v0x5557e31e8ef0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31e8da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31e8730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31e8f90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31e87d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5557e31e8b20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5557e31e8c00_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5557e31e87d0_0;
    %load/vec4 v0x5557e31e8ce0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 8;
    %assign/vec4 v0x5557e31e87d0_0, 0;
    %load/vec4 v0x5557e31e8c00_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5557e31e8b20_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e8730_0, 0;
    %load/vec4 v0x5557e31e87d0_0;
    %cmpi/ne 188, 0, 8;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e8f90_0, 0;
    %load/vec4 v0x5557e31e87d0_0;
    %assign/vec4 v0x5557e31e8da0_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x5557e31e8890_0;
    %pushi/vec4 188, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x5557e31e87d0_0;
    %pushi/vec4 188, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31e8f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5557e31e8c00_0, 0;
T_6.6 ;
T_6.5 ;
T_6.2 ;
    %load/vec4 v0x5557e31e8c00_0;
    %cmpi/s 4, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x5557e31e87d0_0;
    %pushi/vec4 188, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31e8f90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31e8da0_0, 0;
    %load/vec4 v0x5557e31e8c00_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5557e31e8c00_0, 0;
T_6.8 ;
    %load/vec4 v0x5557e31e8b20_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.10, 4;
    %load/vec4 v0x5557e31e87d0_0;
    %assign/vec4 v0x5557e31e8890_0, 0;
T_6.10 ;
    %load/vec4 v0x5557e31e8b20_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_6.12, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5557e31e8b20_0, 0;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x5557e31e8b20_0;
    %cmpi/ne 7, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %load/vec4 v0x5557e31e8b20_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5557e31e8b20_0, 0;
T_6.14 ;
T_6.13 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5557e31e35f0;
T_7 ;
    %wait E_0x5557e3187790;
    %load/vec4 v0x5557e31e3d60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5557e31e3e00_0;
    %inv;
    %assign/vec4 v0x5557e31e3e00_0, 0;
    %load/vec4 v0x5557e31e3e00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x5557e31e3ea0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.5, 4;
    %load/vec4 v0x5557e31e3910_0;
    %assign/vec4 v0x5557e31e3a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e3f40_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31e3a10_0, 0;
T_7.6 ;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x5557e31e3ea0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v0x5557e31e3910_0;
    %assign/vec4 v0x5557e31e3ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e3fe0_0, 0;
    %jmp T_7.8;
T_7.7 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31e3ad0_0, 0;
T_7.8 ;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31e3a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31e3ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31e3e00_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5557e31e41c0;
T_8 ;
    %wait E_0x5557e3187790;
    %load/vec4 v0x5557e31e4940_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x5557e31e4a30_0;
    %inv;
    %assign/vec4 v0x5557e31e4a30_0, 0;
    %load/vec4 v0x5557e31e4a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x5557e31e4ad0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.5, 4;
    %load/vec4 v0x5557e31e4490_0;
    %assign/vec4 v0x5557e31e4570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e4b90_0, 0;
    %jmp T_8.6;
T_8.5 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31e4570_0, 0;
T_8.6 ;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x5557e31e4ad0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.7, 4;
    %load/vec4 v0x5557e31e4490_0;
    %assign/vec4 v0x5557e31e4660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e4c50_0, 0;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31e4660_0, 0;
T_8.8 ;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31e4570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31e4660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31e4a30_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5557e31e5c80;
T_9 ;
    %wait E_0x5557e31879b0;
    %load/vec4 v0x5557e31e64c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x5557e31e6560_0;
    %inv;
    %assign/vec4 v0x5557e31e6560_0, 0;
    %load/vec4 v0x5557e31e6560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x5557e31e6620_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.5, 4;
    %load/vec4 v0x5557e31e5fc0_0;
    %assign/vec4 v0x5557e31e60c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e66e0_0, 0;
    %jmp T_9.6;
T_9.5 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31e60c0_0, 0;
T_9.6 ;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x5557e31e6620_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.7, 4;
    %load/vec4 v0x5557e31e5fc0_0;
    %assign/vec4 v0x5557e31e61d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e6780_0, 0;
    %jmp T_9.8;
T_9.7 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31e61d0_0, 0;
T_9.8 ;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31e60c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31e61d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31e6560_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5557e31e27b0;
T_10 ;
    %wait E_0x5557e31878a0;
    %load/vec4 v0x5557e31e2a50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5557e31e2d30_0, 0;
    %load/vec4 v0x5557e31e2e20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %jmp T_10.10;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31e2c90_0, 0;
    %jmp T_10.10;
T_10.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e2c90_0, 0;
    %jmp T_10.10;
T_10.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e2c90_0, 0;
    %jmp T_10.10;
T_10.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e2c90_0, 0;
    %jmp T_10.10;
T_10.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e2c90_0, 0;
    %jmp T_10.10;
T_10.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e2c90_0, 0;
    %jmp T_10.10;
T_10.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31e2c90_0, 0;
    %jmp T_10.10;
T_10.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31e2c90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5557e31e2e20_0, 0;
    %jmp T_10.10;
T_10.10 ;
    %pop/vec4 1;
    %load/vec4 v0x5557e31e2e20_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5557e31e2e20_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5557e31e2e20_0, 0;
    %load/vec4 v0x5557e31e2d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %jmp T_10.19;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e2c90_0, 0;
    %jmp T_10.19;
T_10.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31e2c90_0, 0;
    %jmp T_10.19;
T_10.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e2c90_0, 0;
    %jmp T_10.19;
T_10.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e2c90_0, 0;
    %jmp T_10.19;
T_10.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e2c90_0, 0;
    %jmp T_10.19;
T_10.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e2c90_0, 0;
    %jmp T_10.19;
T_10.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31e2c90_0, 0;
    %jmp T_10.19;
T_10.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557e31e2c90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5557e31e2d30_0, 0;
    %jmp T_10.19;
T_10.19 ;
    %pop/vec4 1;
    %load/vec4 v0x5557e31e2d30_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5557e31e2d30_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5557e31576c0;
T_11 ;
    %vpi_call 3 30 "$dumpfile", "PHY.vcd" {0 0 0};
    %vpi_call 3 31 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 5;
    %split/vec4 1;
    %assign/vec4 v0x5557e31e1a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5557e31e1d60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5557e31e1ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5557e31e1be0_0, 0;
    %assign/vec4 v0x5557e31e1b20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31c82c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31c9190_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e3138e40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5557e31e1600_0, 0;
    %wait E_0x5557e3187790;
    %wait E_0x5557e3187680;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1d60_0, 0;
    %pushi/vec4 238, 0, 8;
    %assign/vec4 v0x5557e31c82c0_0, 0;
    %load/vec4 v0x5557e31c9190_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31c9190_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x5557e3138e40_0, 0;
    %pushi/vec4 253, 0, 8;
    %assign/vec4 v0x5557e31e1600_0, 0;
    %wait E_0x5557e3187680;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1d60_0, 0;
    %load/vec4 v0x5557e31c82c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31c82c0_0, 0;
    %load/vec4 v0x5557e31c9190_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31c9190_0, 0;
    %load/vec4 v0x5557e3138e40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e3138e40_0, 0;
    %load/vec4 v0x5557e31e1600_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31e1600_0, 0;
    %wait E_0x5557e3187680;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1d60_0, 0;
    %load/vec4 v0x5557e31c82c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31c82c0_0, 0;
    %load/vec4 v0x5557e31c9190_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31c9190_0, 0;
    %load/vec4 v0x5557e3138e40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e3138e40_0, 0;
    %load/vec4 v0x5557e31e1600_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31e1600_0, 0;
    %wait E_0x5557e3187680;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1d60_0, 0;
    %load/vec4 v0x5557e31c82c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31c82c0_0, 0;
    %load/vec4 v0x5557e31c9190_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31c9190_0, 0;
    %load/vec4 v0x5557e3138e40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e3138e40_0, 0;
    %load/vec4 v0x5557e31e1600_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31e1600_0, 0;
    %wait E_0x5557e3187680;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1d60_0, 0;
    %load/vec4 v0x5557e31c82c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31c82c0_0, 0;
    %load/vec4 v0x5557e31c9190_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31c9190_0, 0;
    %load/vec4 v0x5557e3138e40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e3138e40_0, 0;
    %load/vec4 v0x5557e31e1600_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31e1600_0, 0;
    %wait E_0x5557e3187680;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1d60_0, 0;
    %load/vec4 v0x5557e31c82c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31c82c0_0, 0;
    %load/vec4 v0x5557e31c9190_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31c9190_0, 0;
    %load/vec4 v0x5557e3138e40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e3138e40_0, 0;
    %load/vec4 v0x5557e31e1600_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31e1600_0, 0;
    %wait E_0x5557e3187680;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1d60_0, 0;
    %load/vec4 v0x5557e31c82c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31c82c0_0, 0;
    %load/vec4 v0x5557e31c9190_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31c9190_0, 0;
    %load/vec4 v0x5557e3138e40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e3138e40_0, 0;
    %load/vec4 v0x5557e31e1600_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31e1600_0, 0;
    %wait E_0x5557e3187680;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1d60_0, 0;
    %load/vec4 v0x5557e31c82c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31c82c0_0, 0;
    %load/vec4 v0x5557e31c9190_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31c9190_0, 0;
    %load/vec4 v0x5557e3138e40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e3138e40_0, 0;
    %load/vec4 v0x5557e31e1600_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31e1600_0, 0;
    %wait E_0x5557e3187680;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1d60_0, 0;
    %load/vec4 v0x5557e31c82c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31c82c0_0, 0;
    %load/vec4 v0x5557e31c9190_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31c9190_0, 0;
    %load/vec4 v0x5557e3138e40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e3138e40_0, 0;
    %load/vec4 v0x5557e31e1600_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31e1600_0, 0;
    %wait E_0x5557e3187680;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1d60_0, 0;
    %load/vec4 v0x5557e31c82c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31c82c0_0, 0;
    %load/vec4 v0x5557e31c9190_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31c9190_0, 0;
    %load/vec4 v0x5557e3138e40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e3138e40_0, 0;
    %load/vec4 v0x5557e31e1600_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31e1600_0, 0;
    %wait E_0x5557e3187680;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1d60_0, 0;
    %load/vec4 v0x5557e31c82c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31c82c0_0, 0;
    %load/vec4 v0x5557e31c9190_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31c9190_0, 0;
    %load/vec4 v0x5557e3138e40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e3138e40_0, 0;
    %load/vec4 v0x5557e31e1600_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31e1600_0, 0;
    %wait E_0x5557e3187680;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1d60_0, 0;
    %load/vec4 v0x5557e31c82c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31c82c0_0, 0;
    %load/vec4 v0x5557e31c9190_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31c9190_0, 0;
    %load/vec4 v0x5557e3138e40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e3138e40_0, 0;
    %load/vec4 v0x5557e31e1600_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31e1600_0, 0;
    %wait E_0x5557e3187680;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1d60_0, 0;
    %load/vec4 v0x5557e31c82c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31c82c0_0, 0;
    %load/vec4 v0x5557e31c9190_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31c9190_0, 0;
    %load/vec4 v0x5557e3138e40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e3138e40_0, 0;
    %load/vec4 v0x5557e31e1600_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31e1600_0, 0;
    %wait E_0x5557e3187680;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31e1d60_0, 0;
    %load/vec4 v0x5557e31c82c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31c82c0_0, 0;
    %load/vec4 v0x5557e31c9190_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31c9190_0, 0;
    %load/vec4 v0x5557e3138e40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e3138e40_0, 0;
    %load/vec4 v0x5557e31e1600_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5557e31e1600_0, 0;
    %wait E_0x5557e3187680;
    %vpi_call 3 241 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x5557e31576c0;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31c73f0_0, 0;
    %end;
    .thread T_12;
    .scope S_0x5557e31576c0;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31c4780_0, 0;
    %end;
    .thread T_13;
    .scope S_0x5557e31576c0;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31c6520_0, 0;
    %end;
    .thread T_14;
    .scope S_0x5557e31576c0;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557e31c5650_0, 0;
    %end;
    .thread T_15;
    .scope S_0x5557e31576c0;
T_16 ;
    %delay 320000000, 0;
    %load/vec4 v0x5557e31c73f0_0;
    %inv;
    %assign/vec4 v0x5557e31c73f0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5557e31576c0;
T_17 ;
    %delay 160000000, 0;
    %load/vec4 v0x5557e31c4780_0;
    %inv;
    %assign/vec4 v0x5557e31c4780_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5557e31576c0;
T_18 ;
    %delay 80000000, 0;
    %load/vec4 v0x5557e31c6520_0;
    %inv;
    %assign/vec4 v0x5557e31c6520_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5557e31576c0;
T_19 ;
    %delay 10000000, 0;
    %load/vec4 v0x5557e31c5650_0;
    %inv;
    %assign/vec4 v0x5557e31c5650_0, 0;
    %jmp T_19;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "Banco_phy.v";
    "./probador_phy.v";
    "./phy.v";
    "./phy_rx.v";
    "./PSRX.v";
    "./demuxes.v";
    "./demuxL1.v";
    "./demux1x2.v";
    "./demuxL2.v";
    "./serial_paraleloRX.v";
    "./phy_tx.v";
    "./Muxes.v";
    "././muxL2.v";
    "./mux2x1.v";
    "././muxL1.v";
    "./paralelo_serial.v";
    "./recirculador.v";
    "./serial_paralelo.v";
