// TA3InputCapture.c
// Runs on MSP432
// Use Timer A3 in capture mode to request interrupts on rising
// edges of P10.4 (TA3CCP0) and P8.2 (TA3CCP2) and call user
// functions.
// Daniel Valvano
// May 30, 2017

/* This example accompanies the books
   "Embedded Systems: Introduction to the MSP432 Microcontroller",
       ISBN: 978-1512185676, Jonathan Valvano, copyright (c) 2017
   "Embedded Systems: Real-Time Interfacing to the MSP432 Microcontroller",
       ISBN: 978-1514676585, Jonathan Valvano, copyright (c) 2017
   "Embedded Systems: Real-Time Operating Systems for ARM Cortex-M Microcontrollers",
       ISBN: 978-1466468863, , Jonathan Valvano, copyright (c) 2017
 For more information about my classes, my research, and my books, see
 http://users.ece.utexas.edu/~valvano/

Simplified BSD License (FreeBSD License)
Copyright (c) 2017, Jonathan Valvano, All rights reserved.

Redistribution and use in source and binary forms, with or without modification,
are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice,
   this list of conditions and the following disclaimer.
2. Redistributions in binary form must reproduce the above copyright notice,
   this list of conditions and the following disclaimer in the documentation
   and/or other materials provided with the distribution.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE
USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

The views and conclusions contained in the software and documentation are
those of the authors and should not be interpreted as representing official
policies, either expressed or implied, of the FreeBSD Project.
*/

// external signal connected to P8.2 (TA3CCP2) (trigger on rising edge)
// external signal connected to P10.4 (TA3CCP0) (trigger on rising edge)

#include <stdint.h>
#include "msp.h"

void (*TimerA2Task)(void);

void ta3dummy(uint16_t t){};       // dummy function
void (*CaptureTask0)(uint16_t time) = ta3dummy;// user function
void (*CaptureTask2)(uint16_t time) = ta3dummy;// user function

//------------TimerA3Capture_Init------------
// Initialize Timer A3 in edge time mode to request interrupts on
// the rising edges of P10.4 (TA3CCP0) and P8.2 (TA3CCP2).  The
// interrupt service routines acknowledge the interrupt and call
// a user function.
// Input: task0 is a pointer to a user function called when P10.4 (TA3CCP0) edge occurs
//              parameter is 16-bit up-counting timer value when P10.4 (TA3CCP0) edge occurred (units of 0.083 usec)
//        task2 is a pointer to a user function called when P8.2 (TA3CCP2) edge occurs
//              parameter is 16-bit up-counting timer value when P8.2 (TA3CCP2) edge occurred (units of 0.083 usec)
// Output: none
// Assumes: low-speed subsystem master clock is 12 MHz
void TimerA3Capture_Init(void(*task0)(uint16_t time), void(*task2)(uint16_t time)){
    CaptureTask0 = task0;             // user function
    CaptureTask2 = task2;

    P8->SEL0 |= 0x04;
    P8->SEL1 &= ~0x04;
    P8->DIR &= ~0x04;
    P10->SEL0 |= 0x10;
    P10->SEL1 &= ~0X10;
    P10->DIR &= ~0X10;
     TIMER_A3->CTL &= ~0x0030;       // halt Timer A3
     // bits9-8=10,       clock source to SMCLK
     // bits7-6=10,       input clock divider /1
     // bits5-4=00,       stop mode
     TIMER_A3->CTL = 0x0200;   //0x0280
     // bits15-14=01,     capture on rising edge
     // bits13-12=00,     capture input on CCIxA
     // bit11=1,          synchronize capture source
     // bit8=1,           capture mode
     // bit4=1,           enable capture/compare interrupt on CCIFG
     // bit0=0,           clear capture/compare interrupt pending
     TIMER_A3->CCTL[0] = 0x4910;
     TIMER_A3->EX0 &= ~0x0007;    // configure for input clock divider /1
     NVIC->IP[2] = (NVIC->IP[2]&0xFFFFFF00)|0x00000040; // priority 2
     NVIC->ISER[0] = 0x00000100;   // enable interrupt 8 in NVIC
     TIMER_A3->CTL |= 0x0024;      // reset and start Timer A3 in up mode

   }


   // ------------TimerA2_Stop------------
   // Deactivate the interrupt running a user task periodically.
   // Input: none
   // Output: none                                                                            // write this as part of lab 16

uint16_t First,Period;
void TA3_0_IRQHandler(void){
    TIMER_A3->CCTL[0] &= ~0x0001;                                       // acknowledge capture/compare interrupt 0
    Period=TIMER_A3->CCR[0]-First;                                                 // write this as part of lab 16
    First=TIMER_A3->CCR[0];
}

void TA3_N_IRQHandler(void){
  /*  int count;
    int edgeCount;
    int period;
     TA3CCTL3 &= ~CCIFG;                                                               // write this as part of lab 16
     if (count==0){
        int edgeCount= TA3CCR3;
     }
     if (count>0){
       int  period[count]= TA3CCR3 - edgeCount;
         if (period[count]<0){
             period[count]=period[count]+0xFFFF;
             edgeCount=TA3CCR3;
         }
     }
     P1OUT ^= 0x01;
     count++;
     if(count>31){
         int Flag=0;
         P2OUT ^= 0x04;
     } */
}

