## Case 4: Fibonacci Series  

## // Register File initialization. $Register Name$Contents 
$R4$600

## // Memory initialization. $Memory Location$ Value 
$600$0 
$602$1 

## // Assembly Code 
SUB R1 R1 R1 
SUB R2 R2 R2 
ADD R0 R0 #4 
ADD R2 R2 #1 
ADD R5 R5 #10 
L1: BEQZ (R5) L2 
      ADD R3 R2 R1 
      SD R0[R4] R3 
      ADD R1 R2 #0 
      ADD R2 R3 #0 
      ADD R0 R0 #2 
      SUB R5 R5 #1 
      JMP L1 
L2: HLT