
ELLA_TEST.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000068c8  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004fc  080069d8  080069d8  000079d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006ed4  08006ed4  000081d4  2**0
                  CONTENTS
  4 .ARM          00000000  08006ed4  08006ed4  000081d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006ed4  08006ed4  000081d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006ed4  08006ed4  00007ed4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006ed8  08006ed8  00007ed8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08006edc  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000254  200001d4  080070b0  000081d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000428  080070b0  00008428  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000081d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c6e8  00000000  00000000  000081fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e8c  00000000  00000000  000148e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b28  00000000  00000000  00016778  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008ac  00000000  00000000  000172a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018846  00000000  00000000  00017b4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000df53  00000000  00000000  00030392  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008996a  00000000  00000000  0003e2e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c7c4f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004268  00000000  00000000  000c7c94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  000cbefc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	080069c0 	.word	0x080069c0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	080069c0 	.word	0x080069c0

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2uiz>:
 8000a28:	004a      	lsls	r2, r1, #1
 8000a2a:	d211      	bcs.n	8000a50 <__aeabi_d2uiz+0x28>
 8000a2c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a30:	d211      	bcs.n	8000a56 <__aeabi_d2uiz+0x2e>
 8000a32:	d50d      	bpl.n	8000a50 <__aeabi_d2uiz+0x28>
 8000a34:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a3c:	d40e      	bmi.n	8000a5c <__aeabi_d2uiz+0x34>
 8000a3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a42:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a4e:	4770      	bx	lr
 8000a50:	f04f 0000 	mov.w	r0, #0
 8000a54:	4770      	bx	lr
 8000a56:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a5a:	d102      	bne.n	8000a62 <__aeabi_d2uiz+0x3a>
 8000a5c:	f04f 30ff 	mov.w	r0, #4294967295
 8000a60:	4770      	bx	lr
 8000a62:	f04f 0000 	mov.w	r0, #0
 8000a66:	4770      	bx	lr

08000a68 <__aeabi_d2f>:
 8000a68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a6c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a70:	bf24      	itt	cs
 8000a72:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a76:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a7a:	d90d      	bls.n	8000a98 <__aeabi_d2f+0x30>
 8000a7c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a80:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a84:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a88:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a8c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a90:	bf08      	it	eq
 8000a92:	f020 0001 	biceq.w	r0, r0, #1
 8000a96:	4770      	bx	lr
 8000a98:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a9c:	d121      	bne.n	8000ae2 <__aeabi_d2f+0x7a>
 8000a9e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000aa2:	bfbc      	itt	lt
 8000aa4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000aa8:	4770      	bxlt	lr
 8000aaa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000aae:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ab2:	f1c2 0218 	rsb	r2, r2, #24
 8000ab6:	f1c2 0c20 	rsb	ip, r2, #32
 8000aba:	fa10 f30c 	lsls.w	r3, r0, ip
 8000abe:	fa20 f002 	lsr.w	r0, r0, r2
 8000ac2:	bf18      	it	ne
 8000ac4:	f040 0001 	orrne.w	r0, r0, #1
 8000ac8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000acc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ad0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ad4:	ea40 000c 	orr.w	r0, r0, ip
 8000ad8:	fa23 f302 	lsr.w	r3, r3, r2
 8000adc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ae0:	e7cc      	b.n	8000a7c <__aeabi_d2f+0x14>
 8000ae2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ae6:	d107      	bne.n	8000af8 <__aeabi_d2f+0x90>
 8000ae8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000aec:	bf1e      	ittt	ne
 8000aee:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000af2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000af6:	4770      	bxne	lr
 8000af8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000afc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b00:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_d2lz>:
 8000b08:	b538      	push	{r3, r4, r5, lr}
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	4604      	mov	r4, r0
 8000b10:	460d      	mov	r5, r1
 8000b12:	f7ff ff4b 	bl	80009ac <__aeabi_dcmplt>
 8000b16:	b928      	cbnz	r0, 8000b24 <__aeabi_d2lz+0x1c>
 8000b18:	4620      	mov	r0, r4
 8000b1a:	4629      	mov	r1, r5
 8000b1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b20:	f000 b80a 	b.w	8000b38 <__aeabi_d2ulz>
 8000b24:	4620      	mov	r0, r4
 8000b26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000b2a:	f000 f805 	bl	8000b38 <__aeabi_d2ulz>
 8000b2e:	4240      	negs	r0, r0
 8000b30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b34:	bd38      	pop	{r3, r4, r5, pc}
 8000b36:	bf00      	nop

08000b38 <__aeabi_d2ulz>:
 8000b38:	b5d0      	push	{r4, r6, r7, lr}
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	4b0b      	ldr	r3, [pc, #44]	@ (8000b6c <__aeabi_d2ulz+0x34>)
 8000b3e:	4606      	mov	r6, r0
 8000b40:	460f      	mov	r7, r1
 8000b42:	f7ff fcc1 	bl	80004c8 <__aeabi_dmul>
 8000b46:	f7ff ff6f 	bl	8000a28 <__aeabi_d2uiz>
 8000b4a:	4604      	mov	r4, r0
 8000b4c:	f7ff fc42 	bl	80003d4 <__aeabi_ui2d>
 8000b50:	2200      	movs	r2, #0
 8000b52:	4b07      	ldr	r3, [pc, #28]	@ (8000b70 <__aeabi_d2ulz+0x38>)
 8000b54:	f7ff fcb8 	bl	80004c8 <__aeabi_dmul>
 8000b58:	4602      	mov	r2, r0
 8000b5a:	460b      	mov	r3, r1
 8000b5c:	4630      	mov	r0, r6
 8000b5e:	4639      	mov	r1, r7
 8000b60:	f7ff fafa 	bl	8000158 <__aeabi_dsub>
 8000b64:	f7ff ff60 	bl	8000a28 <__aeabi_d2uiz>
 8000b68:	4621      	mov	r1, r4
 8000b6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000b6c:	3df00000 	.word	0x3df00000
 8000b70:	41f00000 	.word	0x41f00000

08000b74 <_write>:
#include "MS4525DO.h"

#ifdef PRINTF_OVERLOAD
// Use the handle for the UART you configured (e.g., huart1)
extern UART_HandleTypeDef huart1;
int _write(int file, char *data, int len) {
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b084      	sub	sp, #16
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	60f8      	str	r0, [r7, #12]
 8000b7c:	60b9      	str	r1, [r7, #8]
 8000b7e:	607a      	str	r2, [r7, #4]
    // Transmit data via UART
    HAL_UART_Transmit(&huart1, (uint8_t*)data, len, HAL_MAX_DELAY);
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	b29a      	uxth	r2, r3
 8000b84:	f04f 33ff 	mov.w	r3, #4294967295
 8000b88:	68b9      	ldr	r1, [r7, #8]
 8000b8a:	4804      	ldr	r0, [pc, #16]	@ (8000b9c <_write+0x28>)
 8000b8c:	f002 fa96 	bl	80030bc <HAL_UART_Transmit>
    return len;
 8000b90:	687b      	ldr	r3, [r7, #4]
}
 8000b92:	4618      	mov	r0, r3
 8000b94:	3710      	adds	r7, #16
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	2000026c 	.word	0x2000026c

08000ba0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ba4:	f000 fbf6 	bl	8001394 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ba8:	f000 f84c 	bl	8000c44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bac:	f000 f942 	bl	8000e34 <MX_GPIO_Init>
  MX_CAN_Init();
 8000bb0:	f000 f88e 	bl	8000cd0 <MX_CAN_Init>
  MX_I2C1_Init();
 8000bb4:	f000 f8e6 	bl	8000d84 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000bb8:	f000 f912 	bl	8000de0 <MX_USART1_UART_Init>
  //printf("Initializing....\r\n");
  //struct MS4525DO_t MS4525DO;
  //MS4525DO_Initialize(&MS4525DO, &hi2c1, &hcan, &TxHeader);
  //printf("Initialized!\r\n");

  TxHeader.IDE = CAN_ID_STD;
 8000bbc:	4b1a      	ldr	r3, [pc, #104]	@ (8000c28 <main+0x88>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	609a      	str	r2, [r3, #8]
  TxHeader.StdId = 0x123;  // Message ID
 8000bc2:	4b19      	ldr	r3, [pc, #100]	@ (8000c28 <main+0x88>)
 8000bc4:	f240 1223 	movw	r2, #291	@ 0x123
 8000bc8:	601a      	str	r2, [r3, #0]
  TxHeader.RTR = CAN_RTR_DATA;
 8000bca:	4b17      	ldr	r3, [pc, #92]	@ (8000c28 <main+0x88>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	60da      	str	r2, [r3, #12]
  TxHeader.DLC = 2;  // 2 bytes of data
 8000bd0:	4b15      	ldr	r3, [pc, #84]	@ (8000c28 <main+0x88>)
 8000bd2:	2202      	movs	r2, #2
 8000bd4:	611a      	str	r2, [r3, #16]

  TxData[0] = 69;
 8000bd6:	4b15      	ldr	r3, [pc, #84]	@ (8000c2c <main+0x8c>)
 8000bd8:	2245      	movs	r2, #69	@ 0x45
 8000bda:	701a      	strb	r2, [r3, #0]
  TxData[1] = 0xAA;
 8000bdc:	4b13      	ldr	r3, [pc, #76]	@ (8000c2c <main+0x8c>)
 8000bde:	22aa      	movs	r2, #170	@ 0xaa
 8000be0:	705a      	strb	r2, [r3, #1]

  // Start CAN
  if (HAL_CAN_Start(&hcan) != HAL_OK) {
 8000be2:	4813      	ldr	r0, [pc, #76]	@ (8000c30 <main+0x90>)
 8000be4:	f000 fe20 	bl	8001828 <HAL_CAN_Start>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d004      	beq.n	8000bf8 <main+0x58>
	  printf("❌ Error starting CAN\r\n");
 8000bee:	4811      	ldr	r0, [pc, #68]	@ (8000c34 <main+0x94>)
 8000bf0:	f002 ff72 	bl	8003ad8 <puts>
      Error_Handler();
 8000bf4:	f000 f9b0 	bl	8000f58 <Error_Handler>
  }

  // Enable interrupt for receiving messages
  HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000bf8:	2102      	movs	r1, #2
 8000bfa:	480d      	ldr	r0, [pc, #52]	@ (8000c30 <main+0x90>)
 8000bfc:	f000 ffad 	bl	8001b5a <HAL_CAN_ActivateNotification>

  printf("✅ CAN Initialized\r\n");
 8000c00:	480d      	ldr	r0, [pc, #52]	@ (8000c38 <main+0x98>)
 8000c02:	f002 ff69 	bl	8003ad8 <puts>
		//printf("Reading sensor data....\r\n");
		//read_MS4525DO(&MS4525DO);
		//int airspeed_scaled = (int)(MS4525DO.processed_data.airspeed_mps * 100);  // Store value * 100
		//printf("Airspeed: %d.%02d m/s\r\n", airspeed_scaled / 100, airspeed_scaled % 100); //not a good way to print
		//HAL_Delay(1000);
		HAL_GPIO_TogglePin(MCU_LED);
 8000c06:	2110      	movs	r1, #16
 8000c08:	480c      	ldr	r0, [pc, #48]	@ (8000c3c <main+0x9c>)
 8000c0a:	f001 fc99 	bl	8002540 <HAL_GPIO_TogglePin>

		printf("Free Mailboxes: %d\r\n", HAL_CAN_GetTxMailboxesFreeLevel(&hcan));
 8000c0e:	4808      	ldr	r0, [pc, #32]	@ (8000c30 <main+0x90>)
 8000c10:	f000 fe4e 	bl	80018b0 <HAL_CAN_GetTxMailboxesFreeLevel>
 8000c14:	4603      	mov	r3, r0
 8000c16:	4619      	mov	r1, r3
 8000c18:	4809      	ldr	r0, [pc, #36]	@ (8000c40 <main+0xa0>)
 8000c1a:	f002 fef5 	bl	8003a08 <iprintf>
			} else {
				printf("✅ CAN message sent: ID=0x%lX, Data=%d %02X\r\n", TxHeader.StdId, TxData[0], TxData[1]);
			}
		}

        HAL_Delay(1000);  // 1 second delay
 8000c1e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c22:	f000 fc19 	bl	8001458 <HAL_Delay>
		HAL_GPIO_TogglePin(MCU_LED);
 8000c26:	e7ee      	b.n	8000c06 <main+0x66>
 8000c28:	200002b4 	.word	0x200002b4
 8000c2c:	200002cc 	.word	0x200002cc
 8000c30:	200001f0 	.word	0x200001f0
 8000c34:	080069d8 	.word	0x080069d8
 8000c38:	080069f0 	.word	0x080069f0
 8000c3c:	40010800 	.word	0x40010800
 8000c40:	08006a08 	.word	0x08006a08

08000c44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b090      	sub	sp, #64	@ 0x40
 8000c48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c4a:	f107 0318 	add.w	r3, r7, #24
 8000c4e:	2228      	movs	r2, #40	@ 0x28
 8000c50:	2100      	movs	r1, #0
 8000c52:	4618      	mov	r0, r3
 8000c54:	f003 f840 	bl	8003cd8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c58:	1d3b      	adds	r3, r7, #4
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	601a      	str	r2, [r3, #0]
 8000c5e:	605a      	str	r2, [r3, #4]
 8000c60:	609a      	str	r2, [r3, #8]
 8000c62:	60da      	str	r2, [r3, #12]
 8000c64:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c66:	2301      	movs	r3, #1
 8000c68:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c6a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c6e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000c70:	2300      	movs	r3, #0
 8000c72:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c74:	2301      	movs	r3, #1
 8000c76:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c78:	2302      	movs	r3, #2
 8000c7a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c7c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c80:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000c82:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000c86:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c88:	f107 0318 	add.w	r3, r7, #24
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f001 fdb5 	bl	80027fc <HAL_RCC_OscConfig>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d001      	beq.n	8000c9c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000c98:	f000 f95e 	bl	8000f58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c9c:	230f      	movs	r3, #15
 8000c9e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ca0:	2302      	movs	r3, #2
 8000ca2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ca8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000cac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000cb2:	1d3b      	adds	r3, r7, #4
 8000cb4:	2102      	movs	r1, #2
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f002 f822 	bl	8002d00 <HAL_RCC_ClockConfig>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d001      	beq.n	8000cc6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000cc2:	f000 f949 	bl	8000f58 <Error_Handler>
  }
}
 8000cc6:	bf00      	nop
 8000cc8:	3740      	adds	r7, #64	@ 0x40
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
	...

08000cd0 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b08a      	sub	sp, #40	@ 0x28
 8000cd4:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000cd6:	4b28      	ldr	r3, [pc, #160]	@ (8000d78 <MX_CAN_Init+0xa8>)
 8000cd8:	4a28      	ldr	r2, [pc, #160]	@ (8000d7c <MX_CAN_Init+0xac>)
 8000cda:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 8000cdc:	4b26      	ldr	r3, [pc, #152]	@ (8000d78 <MX_CAN_Init+0xa8>)
 8000cde:	2204      	movs	r2, #4
 8000ce0:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000ce2:	4b25      	ldr	r3, [pc, #148]	@ (8000d78 <MX_CAN_Init+0xa8>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000ce8:	4b23      	ldr	r3, [pc, #140]	@ (8000d78 <MX_CAN_Init+0xa8>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_15TQ;
 8000cee:	4b22      	ldr	r3, [pc, #136]	@ (8000d78 <MX_CAN_Init+0xa8>)
 8000cf0:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000cf4:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000cf6:	4b20      	ldr	r3, [pc, #128]	@ (8000d78 <MX_CAN_Init+0xa8>)
 8000cf8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000cfc:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000cfe:	4b1e      	ldr	r3, [pc, #120]	@ (8000d78 <MX_CAN_Init+0xa8>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000d04:	4b1c      	ldr	r3, [pc, #112]	@ (8000d78 <MX_CAN_Init+0xa8>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000d0a:	4b1b      	ldr	r3, [pc, #108]	@ (8000d78 <MX_CAN_Init+0xa8>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = ENABLE;
 8000d10:	4b19      	ldr	r3, [pc, #100]	@ (8000d78 <MX_CAN_Init+0xa8>)
 8000d12:	2201      	movs	r2, #1
 8000d14:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000d16:	4b18      	ldr	r3, [pc, #96]	@ (8000d78 <MX_CAN_Init+0xa8>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000d1c:	4b16      	ldr	r3, [pc, #88]	@ (8000d78 <MX_CAN_Init+0xa8>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000d22:	4815      	ldr	r0, [pc, #84]	@ (8000d78 <MX_CAN_Init+0xa8>)
 8000d24:	f000 fbbc 	bl	80014a0 <HAL_CAN_Init>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <MX_CAN_Init+0x62>
  {
    Error_Handler();
 8000d2e:	f000 f913 	bl	8000f58 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  //ADD FUCKING FILTER
  CAN_FilterTypeDef canFilter;

  canFilter.FilterBank = 0;  // Use filter bank 0
 8000d32:	2300      	movs	r3, #0
 8000d34:	617b      	str	r3, [r7, #20]
  canFilter.FilterMode = CAN_FILTERMODE_IDMASK;  // Mask mode (accept based on ID mask)
 8000d36:	2300      	movs	r3, #0
 8000d38:	61bb      	str	r3, [r7, #24]
  canFilter.FilterScale = CAN_FILTERSCALE_32BIT;  // Use 32-bit filter
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	61fb      	str	r3, [r7, #28]
  canFilter.FilterIdHigh = 0x0000;  // Accept all CAN IDs
 8000d3e:	2300      	movs	r3, #0
 8000d40:	603b      	str	r3, [r7, #0]
  canFilter.FilterIdLow = 0x0000;
 8000d42:	2300      	movs	r3, #0
 8000d44:	607b      	str	r3, [r7, #4]
  canFilter.FilterMaskIdHigh = 0x0000;  // Mask everything (no filtering)
 8000d46:	2300      	movs	r3, #0
 8000d48:	60bb      	str	r3, [r7, #8]
  canFilter.FilterMaskIdLow = 0x0000;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	60fb      	str	r3, [r7, #12]
  canFilter.FilterFIFOAssignment = CAN_RX_FIFO0;  // Send accepted messages to FIFO0
 8000d4e:	2300      	movs	r3, #0
 8000d50:	613b      	str	r3, [r7, #16]
  canFilter.FilterActivation = ENABLE;  // Enable the filter
 8000d52:	2301      	movs	r3, #1
 8000d54:	623b      	str	r3, [r7, #32]

  if (HAL_CAN_ConfigFilter(&hcan, &canFilter) != HAL_OK) {
 8000d56:	463b      	mov	r3, r7
 8000d58:	4619      	mov	r1, r3
 8000d5a:	4807      	ldr	r0, [pc, #28]	@ (8000d78 <MX_CAN_Init+0xa8>)
 8000d5c:	f000 fc9b 	bl	8001696 <HAL_CAN_ConfigFilter>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d004      	beq.n	8000d70 <MX_CAN_Init+0xa0>
      printf("❌ Error setting CAN filter!\r\n");
 8000d66:	4806      	ldr	r0, [pc, #24]	@ (8000d80 <MX_CAN_Init+0xb0>)
 8000d68:	f002 feb6 	bl	8003ad8 <puts>
      Error_Handler();
 8000d6c:	f000 f8f4 	bl	8000f58 <Error_Handler>
  }
  /* USER CODE END CAN_Init 2 */

}
 8000d70:	bf00      	nop
 8000d72:	3728      	adds	r7, #40	@ 0x28
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	200001f0 	.word	0x200001f0
 8000d7c:	40006400 	.word	0x40006400
 8000d80:	08006a20 	.word	0x08006a20

08000d84 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000d88:	4b12      	ldr	r3, [pc, #72]	@ (8000dd4 <MX_I2C1_Init+0x50>)
 8000d8a:	4a13      	ldr	r2, [pc, #76]	@ (8000dd8 <MX_I2C1_Init+0x54>)
 8000d8c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000d8e:	4b11      	ldr	r3, [pc, #68]	@ (8000dd4 <MX_I2C1_Init+0x50>)
 8000d90:	4a12      	ldr	r2, [pc, #72]	@ (8000ddc <MX_I2C1_Init+0x58>)
 8000d92:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000d94:	4b0f      	ldr	r3, [pc, #60]	@ (8000dd4 <MX_I2C1_Init+0x50>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000d9a:	4b0e      	ldr	r3, [pc, #56]	@ (8000dd4 <MX_I2C1_Init+0x50>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000da0:	4b0c      	ldr	r3, [pc, #48]	@ (8000dd4 <MX_I2C1_Init+0x50>)
 8000da2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000da6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000da8:	4b0a      	ldr	r3, [pc, #40]	@ (8000dd4 <MX_I2C1_Init+0x50>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000dae:	4b09      	ldr	r3, [pc, #36]	@ (8000dd4 <MX_I2C1_Init+0x50>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000db4:	4b07      	ldr	r3, [pc, #28]	@ (8000dd4 <MX_I2C1_Init+0x50>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000dba:	4b06      	ldr	r3, [pc, #24]	@ (8000dd4 <MX_I2C1_Init+0x50>)
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000dc0:	4804      	ldr	r0, [pc, #16]	@ (8000dd4 <MX_I2C1_Init+0x50>)
 8000dc2:	f001 fbd7 	bl	8002574 <HAL_I2C_Init>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d001      	beq.n	8000dd0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000dcc:	f000 f8c4 	bl	8000f58 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000dd0:	bf00      	nop
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	20000218 	.word	0x20000218
 8000dd8:	40005400 	.word	0x40005400
 8000ddc:	000186a0 	.word	0x000186a0

08000de0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000de4:	4b11      	ldr	r3, [pc, #68]	@ (8000e2c <MX_USART1_UART_Init+0x4c>)
 8000de6:	4a12      	ldr	r2, [pc, #72]	@ (8000e30 <MX_USART1_UART_Init+0x50>)
 8000de8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000dea:	4b10      	ldr	r3, [pc, #64]	@ (8000e2c <MX_USART1_UART_Init+0x4c>)
 8000dec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000df0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000df2:	4b0e      	ldr	r3, [pc, #56]	@ (8000e2c <MX_USART1_UART_Init+0x4c>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000df8:	4b0c      	ldr	r3, [pc, #48]	@ (8000e2c <MX_USART1_UART_Init+0x4c>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000dfe:	4b0b      	ldr	r3, [pc, #44]	@ (8000e2c <MX_USART1_UART_Init+0x4c>)
 8000e00:	2200      	movs	r2, #0
 8000e02:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e04:	4b09      	ldr	r3, [pc, #36]	@ (8000e2c <MX_USART1_UART_Init+0x4c>)
 8000e06:	220c      	movs	r2, #12
 8000e08:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e0a:	4b08      	ldr	r3, [pc, #32]	@ (8000e2c <MX_USART1_UART_Init+0x4c>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e10:	4b06      	ldr	r3, [pc, #24]	@ (8000e2c <MX_USART1_UART_Init+0x4c>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e16:	4805      	ldr	r0, [pc, #20]	@ (8000e2c <MX_USART1_UART_Init+0x4c>)
 8000e18:	f002 f900 	bl	800301c <HAL_UART_Init>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d001      	beq.n	8000e26 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000e22:	f000 f899 	bl	8000f58 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000e26:	bf00      	nop
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	2000026c 	.word	0x2000026c
 8000e30:	40013800 	.word	0x40013800

08000e34 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b088      	sub	sp, #32
 8000e38:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e3a:	f107 0310 	add.w	r3, r7, #16
 8000e3e:	2200      	movs	r2, #0
 8000e40:	601a      	str	r2, [r3, #0]
 8000e42:	605a      	str	r2, [r3, #4]
 8000e44:	609a      	str	r2, [r3, #8]
 8000e46:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e48:	4b23      	ldr	r3, [pc, #140]	@ (8000ed8 <MX_GPIO_Init+0xa4>)
 8000e4a:	699b      	ldr	r3, [r3, #24]
 8000e4c:	4a22      	ldr	r2, [pc, #136]	@ (8000ed8 <MX_GPIO_Init+0xa4>)
 8000e4e:	f043 0320 	orr.w	r3, r3, #32
 8000e52:	6193      	str	r3, [r2, #24]
 8000e54:	4b20      	ldr	r3, [pc, #128]	@ (8000ed8 <MX_GPIO_Init+0xa4>)
 8000e56:	699b      	ldr	r3, [r3, #24]
 8000e58:	f003 0320 	and.w	r3, r3, #32
 8000e5c:	60fb      	str	r3, [r7, #12]
 8000e5e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e60:	4b1d      	ldr	r3, [pc, #116]	@ (8000ed8 <MX_GPIO_Init+0xa4>)
 8000e62:	699b      	ldr	r3, [r3, #24]
 8000e64:	4a1c      	ldr	r2, [pc, #112]	@ (8000ed8 <MX_GPIO_Init+0xa4>)
 8000e66:	f043 0304 	orr.w	r3, r3, #4
 8000e6a:	6193      	str	r3, [r2, #24]
 8000e6c:	4b1a      	ldr	r3, [pc, #104]	@ (8000ed8 <MX_GPIO_Init+0xa4>)
 8000e6e:	699b      	ldr	r3, [r3, #24]
 8000e70:	f003 0304 	and.w	r3, r3, #4
 8000e74:	60bb      	str	r3, [r7, #8]
 8000e76:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e78:	4b17      	ldr	r3, [pc, #92]	@ (8000ed8 <MX_GPIO_Init+0xa4>)
 8000e7a:	699b      	ldr	r3, [r3, #24]
 8000e7c:	4a16      	ldr	r2, [pc, #88]	@ (8000ed8 <MX_GPIO_Init+0xa4>)
 8000e7e:	f043 0308 	orr.w	r3, r3, #8
 8000e82:	6193      	str	r3, [r2, #24]
 8000e84:	4b14      	ldr	r3, [pc, #80]	@ (8000ed8 <MX_GPIO_Init+0xa4>)
 8000e86:	699b      	ldr	r3, [r3, #24]
 8000e88:	f003 0308 	and.w	r3, r3, #8
 8000e8c:	607b      	str	r3, [r7, #4]
 8000e8e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000e90:	2200      	movs	r2, #0
 8000e92:	2110      	movs	r1, #16
 8000e94:	4811      	ldr	r0, [pc, #68]	@ (8000edc <MX_GPIO_Init+0xa8>)
 8000e96:	f001 fb3b 	bl	8002510 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000e9a:	2310      	movs	r3, #16
 8000e9c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea6:	2302      	movs	r3, #2
 8000ea8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eaa:	f107 0310 	add.w	r3, r7, #16
 8000eae:	4619      	mov	r1, r3
 8000eb0:	480a      	ldr	r0, [pc, #40]	@ (8000edc <MX_GPIO_Init+0xa8>)
 8000eb2:	f001 f9a9 	bl	8002208 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000eb6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000eba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ebc:	2312      	movs	r3, #18
 8000ebe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ec0:	2303      	movs	r3, #3
 8000ec2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ec4:	f107 0310 	add.w	r3, r7, #16
 8000ec8:	4619      	mov	r1, r3
 8000eca:	4805      	ldr	r0, [pc, #20]	@ (8000ee0 <MX_GPIO_Init+0xac>)
 8000ecc:	f001 f99c 	bl	8002208 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000ed0:	bf00      	nop
 8000ed2:	3720      	adds	r7, #32
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	40021000 	.word	0x40021000
 8000edc:	40010800 	.word	0x40010800
 8000ee0:	40010c00 	.word	0x40010c00

08000ee4 <HAL_CAN_RxFifo0MsgPendingCallback>:
        }
    }
    printf("I2C scan complete.\r\n");
}

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b08c      	sub	sp, #48	@ 0x30
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
    CAN_RxHeaderTypeDef RxHeader;
    uint8_t RxData[8];

    // Receive the CAN message
    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK) {
 8000eec:	f107 0308 	add.w	r3, r7, #8
 8000ef0:	f107 0210 	add.w	r2, r7, #16
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	6878      	ldr	r0, [r7, #4]
 8000ef8:	f000 fd0e 	bl	8001918 <HAL_CAN_GetRxMessage>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d11b      	bne.n	8000f3a <HAL_CAN_RxFifo0MsgPendingCallback+0x56>
        printf("📩 Received CAN Message: ID=0x%lX, Data=", (unsigned long)RxHeader.StdId);
 8000f02:	693b      	ldr	r3, [r7, #16]
 8000f04:	4619      	mov	r1, r3
 8000f06:	4810      	ldr	r0, [pc, #64]	@ (8000f48 <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 8000f08:	f002 fd7e 	bl	8003a08 <iprintf>

        // Print each byte in the message
        for (int i = 0; i < RxHeader.DLC; i++) {
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000f10:	e00b      	b.n	8000f2a <HAL_CAN_RxFifo0MsgPendingCallback+0x46>
            printf("%02X ", RxData[i]);
 8000f12:	f107 0208 	add.w	r2, r7, #8
 8000f16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f18:	4413      	add	r3, r2
 8000f1a:	781b      	ldrb	r3, [r3, #0]
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	480b      	ldr	r0, [pc, #44]	@ (8000f4c <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 8000f20:	f002 fd72 	bl	8003a08 <iprintf>
        for (int i = 0; i < RxHeader.DLC; i++) {
 8000f24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f26:	3301      	adds	r3, #1
 8000f28:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000f2a:	6a3a      	ldr	r2, [r7, #32]
 8000f2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f2e:	429a      	cmp	r2, r3
 8000f30:	d8ef      	bhi.n	8000f12 <HAL_CAN_RxFifo0MsgPendingCallback+0x2e>
        }
        printf("\r\n");
 8000f32:	4807      	ldr	r0, [pc, #28]	@ (8000f50 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>)
 8000f34:	f002 fdd0 	bl	8003ad8 <puts>
    } else {
        printf("❌ Error receiving CAN message!\r\n");
    }
}
 8000f38:	e002      	b.n	8000f40 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>
        printf("❌ Error receiving CAN message!\r\n");
 8000f3a:	4806      	ldr	r0, [pc, #24]	@ (8000f54 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 8000f3c:	f002 fdcc 	bl	8003ad8 <puts>
}
 8000f40:	bf00      	nop
 8000f42:	3730      	adds	r7, #48	@ 0x30
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	08006a8c 	.word	0x08006a8c
 8000f4c:	08006ab8 	.word	0x08006ab8
 8000f50:	08006ac0 	.word	0x08006ac0
 8000f54:	08006ac4 	.word	0x08006ac4

08000f58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f5c:	b672      	cpsid	i
}
 8000f5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000f60:	bf00      	nop
 8000f62:	e7fd      	b.n	8000f60 <Error_Handler+0x8>

08000f64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	b085      	sub	sp, #20
 8000f68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f6a:	4b15      	ldr	r3, [pc, #84]	@ (8000fc0 <HAL_MspInit+0x5c>)
 8000f6c:	699b      	ldr	r3, [r3, #24]
 8000f6e:	4a14      	ldr	r2, [pc, #80]	@ (8000fc0 <HAL_MspInit+0x5c>)
 8000f70:	f043 0301 	orr.w	r3, r3, #1
 8000f74:	6193      	str	r3, [r2, #24]
 8000f76:	4b12      	ldr	r3, [pc, #72]	@ (8000fc0 <HAL_MspInit+0x5c>)
 8000f78:	699b      	ldr	r3, [r3, #24]
 8000f7a:	f003 0301 	and.w	r3, r3, #1
 8000f7e:	60bb      	str	r3, [r7, #8]
 8000f80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f82:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc0 <HAL_MspInit+0x5c>)
 8000f84:	69db      	ldr	r3, [r3, #28]
 8000f86:	4a0e      	ldr	r2, [pc, #56]	@ (8000fc0 <HAL_MspInit+0x5c>)
 8000f88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f8c:	61d3      	str	r3, [r2, #28]
 8000f8e:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc0 <HAL_MspInit+0x5c>)
 8000f90:	69db      	ldr	r3, [r3, #28]
 8000f92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f96:	607b      	str	r3, [r7, #4]
 8000f98:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000f9a:	4b0a      	ldr	r3, [pc, #40]	@ (8000fc4 <HAL_MspInit+0x60>)
 8000f9c:	685b      	ldr	r3, [r3, #4]
 8000f9e:	60fb      	str	r3, [r7, #12]
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000fa6:	60fb      	str	r3, [r7, #12]
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000fae:	60fb      	str	r3, [r7, #12]
 8000fb0:	4a04      	ldr	r2, [pc, #16]	@ (8000fc4 <HAL_MspInit+0x60>)
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fb6:	bf00      	nop
 8000fb8:	3714      	adds	r7, #20
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bc80      	pop	{r7}
 8000fbe:	4770      	bx	lr
 8000fc0:	40021000 	.word	0x40021000
 8000fc4:	40010000 	.word	0x40010000

08000fc8 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b088      	sub	sp, #32
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fd0:	f107 0310 	add.w	r3, r7, #16
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	601a      	str	r2, [r3, #0]
 8000fd8:	605a      	str	r2, [r3, #4]
 8000fda:	609a      	str	r2, [r3, #8]
 8000fdc:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	4a20      	ldr	r2, [pc, #128]	@ (8001064 <HAL_CAN_MspInit+0x9c>)
 8000fe4:	4293      	cmp	r3, r2
 8000fe6:	d139      	bne.n	800105c <HAL_CAN_MspInit+0x94>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000fe8:	4b1f      	ldr	r3, [pc, #124]	@ (8001068 <HAL_CAN_MspInit+0xa0>)
 8000fea:	69db      	ldr	r3, [r3, #28]
 8000fec:	4a1e      	ldr	r2, [pc, #120]	@ (8001068 <HAL_CAN_MspInit+0xa0>)
 8000fee:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000ff2:	61d3      	str	r3, [r2, #28]
 8000ff4:	4b1c      	ldr	r3, [pc, #112]	@ (8001068 <HAL_CAN_MspInit+0xa0>)
 8000ff6:	69db      	ldr	r3, [r3, #28]
 8000ff8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000ffc:	60fb      	str	r3, [r7, #12]
 8000ffe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001000:	4b19      	ldr	r3, [pc, #100]	@ (8001068 <HAL_CAN_MspInit+0xa0>)
 8001002:	699b      	ldr	r3, [r3, #24]
 8001004:	4a18      	ldr	r2, [pc, #96]	@ (8001068 <HAL_CAN_MspInit+0xa0>)
 8001006:	f043 0304 	orr.w	r3, r3, #4
 800100a:	6193      	str	r3, [r2, #24]
 800100c:	4b16      	ldr	r3, [pc, #88]	@ (8001068 <HAL_CAN_MspInit+0xa0>)
 800100e:	699b      	ldr	r3, [r3, #24]
 8001010:	f003 0304 	and.w	r3, r3, #4
 8001014:	60bb      	str	r3, [r7, #8]
 8001016:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001018:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800101c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800101e:	2300      	movs	r3, #0
 8001020:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001022:	2300      	movs	r3, #0
 8001024:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001026:	f107 0310 	add.w	r3, r7, #16
 800102a:	4619      	mov	r1, r3
 800102c:	480f      	ldr	r0, [pc, #60]	@ (800106c <HAL_CAN_MspInit+0xa4>)
 800102e:	f001 f8eb 	bl	8002208 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001032:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001036:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001038:	2302      	movs	r3, #2
 800103a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800103c:	2303      	movs	r3, #3
 800103e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001040:	f107 0310 	add.w	r3, r7, #16
 8001044:	4619      	mov	r1, r3
 8001046:	4809      	ldr	r0, [pc, #36]	@ (800106c <HAL_CAN_MspInit+0xa4>)
 8001048:	f001 f8de 	bl	8002208 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800104c:	2200      	movs	r2, #0
 800104e:	2100      	movs	r1, #0
 8001050:	2014      	movs	r0, #20
 8001052:	f001 f8a2 	bl	800219a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8001056:	2014      	movs	r0, #20
 8001058:	f001 f8bb 	bl	80021d2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 800105c:	bf00      	nop
 800105e:	3720      	adds	r7, #32
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	40006400 	.word	0x40006400
 8001068:	40021000 	.word	0x40021000
 800106c:	40010800 	.word	0x40010800

08001070 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b088      	sub	sp, #32
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001078:	f107 0310 	add.w	r3, r7, #16
 800107c:	2200      	movs	r2, #0
 800107e:	601a      	str	r2, [r3, #0]
 8001080:	605a      	str	r2, [r3, #4]
 8001082:	609a      	str	r2, [r3, #8]
 8001084:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	4a15      	ldr	r2, [pc, #84]	@ (80010e0 <HAL_I2C_MspInit+0x70>)
 800108c:	4293      	cmp	r3, r2
 800108e:	d123      	bne.n	80010d8 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001090:	4b14      	ldr	r3, [pc, #80]	@ (80010e4 <HAL_I2C_MspInit+0x74>)
 8001092:	699b      	ldr	r3, [r3, #24]
 8001094:	4a13      	ldr	r2, [pc, #76]	@ (80010e4 <HAL_I2C_MspInit+0x74>)
 8001096:	f043 0308 	orr.w	r3, r3, #8
 800109a:	6193      	str	r3, [r2, #24]
 800109c:	4b11      	ldr	r3, [pc, #68]	@ (80010e4 <HAL_I2C_MspInit+0x74>)
 800109e:	699b      	ldr	r3, [r3, #24]
 80010a0:	f003 0308 	and.w	r3, r3, #8
 80010a4:	60fb      	str	r3, [r7, #12]
 80010a6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80010a8:	23c0      	movs	r3, #192	@ 0xc0
 80010aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010ac:	2312      	movs	r3, #18
 80010ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010b0:	2303      	movs	r3, #3
 80010b2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010b4:	f107 0310 	add.w	r3, r7, #16
 80010b8:	4619      	mov	r1, r3
 80010ba:	480b      	ldr	r0, [pc, #44]	@ (80010e8 <HAL_I2C_MspInit+0x78>)
 80010bc:	f001 f8a4 	bl	8002208 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80010c0:	4b08      	ldr	r3, [pc, #32]	@ (80010e4 <HAL_I2C_MspInit+0x74>)
 80010c2:	69db      	ldr	r3, [r3, #28]
 80010c4:	4a07      	ldr	r2, [pc, #28]	@ (80010e4 <HAL_I2C_MspInit+0x74>)
 80010c6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80010ca:	61d3      	str	r3, [r2, #28]
 80010cc:	4b05      	ldr	r3, [pc, #20]	@ (80010e4 <HAL_I2C_MspInit+0x74>)
 80010ce:	69db      	ldr	r3, [r3, #28]
 80010d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010d4:	60bb      	str	r3, [r7, #8]
 80010d6:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80010d8:	bf00      	nop
 80010da:	3720      	adds	r7, #32
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	40005400 	.word	0x40005400
 80010e4:	40021000 	.word	0x40021000
 80010e8:	40010c00 	.word	0x40010c00

080010ec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b088      	sub	sp, #32
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010f4:	f107 0310 	add.w	r3, r7, #16
 80010f8:	2200      	movs	r2, #0
 80010fa:	601a      	str	r2, [r3, #0]
 80010fc:	605a      	str	r2, [r3, #4]
 80010fe:	609a      	str	r2, [r3, #8]
 8001100:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	4a1c      	ldr	r2, [pc, #112]	@ (8001178 <HAL_UART_MspInit+0x8c>)
 8001108:	4293      	cmp	r3, r2
 800110a:	d131      	bne.n	8001170 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800110c:	4b1b      	ldr	r3, [pc, #108]	@ (800117c <HAL_UART_MspInit+0x90>)
 800110e:	699b      	ldr	r3, [r3, #24]
 8001110:	4a1a      	ldr	r2, [pc, #104]	@ (800117c <HAL_UART_MspInit+0x90>)
 8001112:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001116:	6193      	str	r3, [r2, #24]
 8001118:	4b18      	ldr	r3, [pc, #96]	@ (800117c <HAL_UART_MspInit+0x90>)
 800111a:	699b      	ldr	r3, [r3, #24]
 800111c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001120:	60fb      	str	r3, [r7, #12]
 8001122:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001124:	4b15      	ldr	r3, [pc, #84]	@ (800117c <HAL_UART_MspInit+0x90>)
 8001126:	699b      	ldr	r3, [r3, #24]
 8001128:	4a14      	ldr	r2, [pc, #80]	@ (800117c <HAL_UART_MspInit+0x90>)
 800112a:	f043 0304 	orr.w	r3, r3, #4
 800112e:	6193      	str	r3, [r2, #24]
 8001130:	4b12      	ldr	r3, [pc, #72]	@ (800117c <HAL_UART_MspInit+0x90>)
 8001132:	699b      	ldr	r3, [r3, #24]
 8001134:	f003 0304 	and.w	r3, r3, #4
 8001138:	60bb      	str	r3, [r7, #8]
 800113a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800113c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001140:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001142:	2302      	movs	r3, #2
 8001144:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001146:	2303      	movs	r3, #3
 8001148:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800114a:	f107 0310 	add.w	r3, r7, #16
 800114e:	4619      	mov	r1, r3
 8001150:	480b      	ldr	r0, [pc, #44]	@ (8001180 <HAL_UART_MspInit+0x94>)
 8001152:	f001 f859 	bl	8002208 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001156:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800115a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800115c:	2300      	movs	r3, #0
 800115e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001160:	2300      	movs	r3, #0
 8001162:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001164:	f107 0310 	add.w	r3, r7, #16
 8001168:	4619      	mov	r1, r3
 800116a:	4805      	ldr	r0, [pc, #20]	@ (8001180 <HAL_UART_MspInit+0x94>)
 800116c:	f001 f84c 	bl	8002208 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001170:	bf00      	nop
 8001172:	3720      	adds	r7, #32
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	40013800 	.word	0x40013800
 800117c:	40021000 	.word	0x40021000
 8001180:	40010800 	.word	0x40010800

08001184 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001188:	bf00      	nop
 800118a:	e7fd      	b.n	8001188 <NMI_Handler+0x4>

0800118c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001190:	bf00      	nop
 8001192:	e7fd      	b.n	8001190 <HardFault_Handler+0x4>

08001194 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001198:	bf00      	nop
 800119a:	e7fd      	b.n	8001198 <MemManage_Handler+0x4>

0800119c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011a0:	bf00      	nop
 80011a2:	e7fd      	b.n	80011a0 <BusFault_Handler+0x4>

080011a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011a8:	bf00      	nop
 80011aa:	e7fd      	b.n	80011a8 <UsageFault_Handler+0x4>

080011ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011b0:	bf00      	nop
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bc80      	pop	{r7}
 80011b6:	4770      	bx	lr

080011b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011b8:	b480      	push	{r7}
 80011ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011bc:	bf00      	nop
 80011be:	46bd      	mov	sp, r7
 80011c0:	bc80      	pop	{r7}
 80011c2:	4770      	bx	lr

080011c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011c8:	bf00      	nop
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bc80      	pop	{r7}
 80011ce:	4770      	bx	lr

080011d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011d4:	f000 f924 	bl	8001420 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011d8:	bf00      	nop
 80011da:	bd80      	pop	{r7, pc}

080011dc <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80011e0:	4802      	ldr	r0, [pc, #8]	@ (80011ec <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80011e2:	f000 fcdf 	bl	8001ba4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 80011e6:	bf00      	nop
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	200001f0 	.word	0x200001f0

080011f0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  return 1;
 80011f4:	2301      	movs	r3, #1
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bc80      	pop	{r7}
 80011fc:	4770      	bx	lr

080011fe <_kill>:

int _kill(int pid, int sig)
{
 80011fe:	b580      	push	{r7, lr}
 8001200:	b082      	sub	sp, #8
 8001202:	af00      	add	r7, sp, #0
 8001204:	6078      	str	r0, [r7, #4]
 8001206:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001208:	f002 fdb4 	bl	8003d74 <__errno>
 800120c:	4603      	mov	r3, r0
 800120e:	2216      	movs	r2, #22
 8001210:	601a      	str	r2, [r3, #0]
  return -1;
 8001212:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001216:	4618      	mov	r0, r3
 8001218:	3708      	adds	r7, #8
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}

0800121e <_exit>:

void _exit (int status)
{
 800121e:	b580      	push	{r7, lr}
 8001220:	b082      	sub	sp, #8
 8001222:	af00      	add	r7, sp, #0
 8001224:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001226:	f04f 31ff 	mov.w	r1, #4294967295
 800122a:	6878      	ldr	r0, [r7, #4]
 800122c:	f7ff ffe7 	bl	80011fe <_kill>
  while (1) {}    /* Make sure we hang here */
 8001230:	bf00      	nop
 8001232:	e7fd      	b.n	8001230 <_exit+0x12>

08001234 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b086      	sub	sp, #24
 8001238:	af00      	add	r7, sp, #0
 800123a:	60f8      	str	r0, [r7, #12]
 800123c:	60b9      	str	r1, [r7, #8]
 800123e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001240:	2300      	movs	r3, #0
 8001242:	617b      	str	r3, [r7, #20]
 8001244:	e00a      	b.n	800125c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001246:	f3af 8000 	nop.w
 800124a:	4601      	mov	r1, r0
 800124c:	68bb      	ldr	r3, [r7, #8]
 800124e:	1c5a      	adds	r2, r3, #1
 8001250:	60ba      	str	r2, [r7, #8]
 8001252:	b2ca      	uxtb	r2, r1
 8001254:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	3301      	adds	r3, #1
 800125a:	617b      	str	r3, [r7, #20]
 800125c:	697a      	ldr	r2, [r7, #20]
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	429a      	cmp	r2, r3
 8001262:	dbf0      	blt.n	8001246 <_read+0x12>
  }

  return len;
 8001264:	687b      	ldr	r3, [r7, #4]
}
 8001266:	4618      	mov	r0, r3
 8001268:	3718      	adds	r7, #24
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}

0800126e <_close>:
  }
  return len;
}

int _close(int file)
{
 800126e:	b480      	push	{r7}
 8001270:	b083      	sub	sp, #12
 8001272:	af00      	add	r7, sp, #0
 8001274:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001276:	f04f 33ff 	mov.w	r3, #4294967295
}
 800127a:	4618      	mov	r0, r3
 800127c:	370c      	adds	r7, #12
 800127e:	46bd      	mov	sp, r7
 8001280:	bc80      	pop	{r7}
 8001282:	4770      	bx	lr

08001284 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001284:	b480      	push	{r7}
 8001286:	b083      	sub	sp, #12
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
 800128c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001294:	605a      	str	r2, [r3, #4]
  return 0;
 8001296:	2300      	movs	r3, #0
}
 8001298:	4618      	mov	r0, r3
 800129a:	370c      	adds	r7, #12
 800129c:	46bd      	mov	sp, r7
 800129e:	bc80      	pop	{r7}
 80012a0:	4770      	bx	lr

080012a2 <_isatty>:

int _isatty(int file)
{
 80012a2:	b480      	push	{r7}
 80012a4:	b083      	sub	sp, #12
 80012a6:	af00      	add	r7, sp, #0
 80012a8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80012aa:	2301      	movs	r3, #1
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	370c      	adds	r7, #12
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bc80      	pop	{r7}
 80012b4:	4770      	bx	lr

080012b6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012b6:	b480      	push	{r7}
 80012b8:	b085      	sub	sp, #20
 80012ba:	af00      	add	r7, sp, #0
 80012bc:	60f8      	str	r0, [r7, #12]
 80012be:	60b9      	str	r1, [r7, #8]
 80012c0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80012c2:	2300      	movs	r3, #0
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	3714      	adds	r7, #20
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bc80      	pop	{r7}
 80012cc:	4770      	bx	lr
	...

080012d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b086      	sub	sp, #24
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012d8:	4a14      	ldr	r2, [pc, #80]	@ (800132c <_sbrk+0x5c>)
 80012da:	4b15      	ldr	r3, [pc, #84]	@ (8001330 <_sbrk+0x60>)
 80012dc:	1ad3      	subs	r3, r2, r3
 80012de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012e0:	697b      	ldr	r3, [r7, #20]
 80012e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012e4:	4b13      	ldr	r3, [pc, #76]	@ (8001334 <_sbrk+0x64>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d102      	bne.n	80012f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012ec:	4b11      	ldr	r3, [pc, #68]	@ (8001334 <_sbrk+0x64>)
 80012ee:	4a12      	ldr	r2, [pc, #72]	@ (8001338 <_sbrk+0x68>)
 80012f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012f2:	4b10      	ldr	r3, [pc, #64]	@ (8001334 <_sbrk+0x64>)
 80012f4:	681a      	ldr	r2, [r3, #0]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	4413      	add	r3, r2
 80012fa:	693a      	ldr	r2, [r7, #16]
 80012fc:	429a      	cmp	r2, r3
 80012fe:	d207      	bcs.n	8001310 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001300:	f002 fd38 	bl	8003d74 <__errno>
 8001304:	4603      	mov	r3, r0
 8001306:	220c      	movs	r2, #12
 8001308:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800130a:	f04f 33ff 	mov.w	r3, #4294967295
 800130e:	e009      	b.n	8001324 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001310:	4b08      	ldr	r3, [pc, #32]	@ (8001334 <_sbrk+0x64>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001316:	4b07      	ldr	r3, [pc, #28]	@ (8001334 <_sbrk+0x64>)
 8001318:	681a      	ldr	r2, [r3, #0]
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	4413      	add	r3, r2
 800131e:	4a05      	ldr	r2, [pc, #20]	@ (8001334 <_sbrk+0x64>)
 8001320:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001322:	68fb      	ldr	r3, [r7, #12]
}
 8001324:	4618      	mov	r0, r3
 8001326:	3718      	adds	r7, #24
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	20005000 	.word	0x20005000
 8001330:	00000400 	.word	0x00000400
 8001334:	200002d4 	.word	0x200002d4
 8001338:	20000428 	.word	0x20000428

0800133c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001340:	bf00      	nop
 8001342:	46bd      	mov	sp, r7
 8001344:	bc80      	pop	{r7}
 8001346:	4770      	bx	lr

08001348 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001348:	f7ff fff8 	bl	800133c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800134c:	480b      	ldr	r0, [pc, #44]	@ (800137c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800134e:	490c      	ldr	r1, [pc, #48]	@ (8001380 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001350:	4a0c      	ldr	r2, [pc, #48]	@ (8001384 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001352:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001354:	e002      	b.n	800135c <LoopCopyDataInit>

08001356 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001356:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001358:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800135a:	3304      	adds	r3, #4

0800135c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800135c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800135e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001360:	d3f9      	bcc.n	8001356 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001362:	4a09      	ldr	r2, [pc, #36]	@ (8001388 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001364:	4c09      	ldr	r4, [pc, #36]	@ (800138c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001366:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001368:	e001      	b.n	800136e <LoopFillZerobss>

0800136a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800136a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800136c:	3204      	adds	r2, #4

0800136e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800136e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001370:	d3fb      	bcc.n	800136a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001372:	f002 fd05 	bl	8003d80 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001376:	f7ff fc13 	bl	8000ba0 <main>
  bx lr
 800137a:	4770      	bx	lr
  ldr r0, =_sdata
 800137c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001380:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001384:	08006edc 	.word	0x08006edc
  ldr r2, =_sbss
 8001388:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800138c:	20000428 	.word	0x20000428

08001390 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001390:	e7fe      	b.n	8001390 <ADC1_2_IRQHandler>
	...

08001394 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001398:	4b08      	ldr	r3, [pc, #32]	@ (80013bc <HAL_Init+0x28>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a07      	ldr	r2, [pc, #28]	@ (80013bc <HAL_Init+0x28>)
 800139e:	f043 0310 	orr.w	r3, r3, #16
 80013a2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013a4:	2003      	movs	r0, #3
 80013a6:	f000 feed 	bl	8002184 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80013aa:	200f      	movs	r0, #15
 80013ac:	f000 f808 	bl	80013c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80013b0:	f7ff fdd8 	bl	8000f64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80013b4:	2300      	movs	r3, #0
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	40022000 	.word	0x40022000

080013c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013c8:	4b12      	ldr	r3, [pc, #72]	@ (8001414 <HAL_InitTick+0x54>)
 80013ca:	681a      	ldr	r2, [r3, #0]
 80013cc:	4b12      	ldr	r3, [pc, #72]	@ (8001418 <HAL_InitTick+0x58>)
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	4619      	mov	r1, r3
 80013d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80013da:	fbb2 f3f3 	udiv	r3, r2, r3
 80013de:	4618      	mov	r0, r3
 80013e0:	f000 ff05 	bl	80021ee <HAL_SYSTICK_Config>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80013ea:	2301      	movs	r3, #1
 80013ec:	e00e      	b.n	800140c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2b0f      	cmp	r3, #15
 80013f2:	d80a      	bhi.n	800140a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013f4:	2200      	movs	r2, #0
 80013f6:	6879      	ldr	r1, [r7, #4]
 80013f8:	f04f 30ff 	mov.w	r0, #4294967295
 80013fc:	f000 fecd 	bl	800219a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001400:	4a06      	ldr	r2, [pc, #24]	@ (800141c <HAL_InitTick+0x5c>)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001406:	2300      	movs	r3, #0
 8001408:	e000      	b.n	800140c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800140a:	2301      	movs	r3, #1
}
 800140c:	4618      	mov	r0, r3
 800140e:	3708      	adds	r7, #8
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}
 8001414:	20000000 	.word	0x20000000
 8001418:	20000008 	.word	0x20000008
 800141c:	20000004 	.word	0x20000004

08001420 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001424:	4b05      	ldr	r3, [pc, #20]	@ (800143c <HAL_IncTick+0x1c>)
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	461a      	mov	r2, r3
 800142a:	4b05      	ldr	r3, [pc, #20]	@ (8001440 <HAL_IncTick+0x20>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4413      	add	r3, r2
 8001430:	4a03      	ldr	r2, [pc, #12]	@ (8001440 <HAL_IncTick+0x20>)
 8001432:	6013      	str	r3, [r2, #0]
}
 8001434:	bf00      	nop
 8001436:	46bd      	mov	sp, r7
 8001438:	bc80      	pop	{r7}
 800143a:	4770      	bx	lr
 800143c:	20000008 	.word	0x20000008
 8001440:	200002d8 	.word	0x200002d8

08001444 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  return uwTick;
 8001448:	4b02      	ldr	r3, [pc, #8]	@ (8001454 <HAL_GetTick+0x10>)
 800144a:	681b      	ldr	r3, [r3, #0]
}
 800144c:	4618      	mov	r0, r3
 800144e:	46bd      	mov	sp, r7
 8001450:	bc80      	pop	{r7}
 8001452:	4770      	bx	lr
 8001454:	200002d8 	.word	0x200002d8

08001458 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b084      	sub	sp, #16
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001460:	f7ff fff0 	bl	8001444 <HAL_GetTick>
 8001464:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001470:	d005      	beq.n	800147e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001472:	4b0a      	ldr	r3, [pc, #40]	@ (800149c <HAL_Delay+0x44>)
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	461a      	mov	r2, r3
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	4413      	add	r3, r2
 800147c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800147e:	bf00      	nop
 8001480:	f7ff ffe0 	bl	8001444 <HAL_GetTick>
 8001484:	4602      	mov	r2, r0
 8001486:	68bb      	ldr	r3, [r7, #8]
 8001488:	1ad3      	subs	r3, r2, r3
 800148a:	68fa      	ldr	r2, [r7, #12]
 800148c:	429a      	cmp	r2, r3
 800148e:	d8f7      	bhi.n	8001480 <HAL_Delay+0x28>
  {
  }
}
 8001490:	bf00      	nop
 8001492:	bf00      	nop
 8001494:	3710      	adds	r7, #16
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	20000008 	.word	0x20000008

080014a0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b084      	sub	sp, #16
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d101      	bne.n	80014b2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80014ae:	2301      	movs	r3, #1
 80014b0:	e0ed      	b.n	800168e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d102      	bne.n	80014c4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80014be:	6878      	ldr	r0, [r7, #4]
 80014c0:	f7ff fd82 	bl	8000fc8 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f042 0201 	orr.w	r2, r2, #1
 80014d2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80014d4:	f7ff ffb6 	bl	8001444 <HAL_GetTick>
 80014d8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80014da:	e012      	b.n	8001502 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80014dc:	f7ff ffb2 	bl	8001444 <HAL_GetTick>
 80014e0:	4602      	mov	r2, r0
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	2b0a      	cmp	r3, #10
 80014e8:	d90b      	bls.n	8001502 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014ee:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2205      	movs	r2, #5
 80014fa:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80014fe:	2301      	movs	r3, #1
 8001500:	e0c5      	b.n	800168e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	f003 0301 	and.w	r3, r3, #1
 800150c:	2b00      	cmp	r3, #0
 800150e:	d0e5      	beq.n	80014dc <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	681a      	ldr	r2, [r3, #0]
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f022 0202 	bic.w	r2, r2, #2
 800151e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001520:	f7ff ff90 	bl	8001444 <HAL_GetTick>
 8001524:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001526:	e012      	b.n	800154e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001528:	f7ff ff8c 	bl	8001444 <HAL_GetTick>
 800152c:	4602      	mov	r2, r0
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	1ad3      	subs	r3, r2, r3
 8001532:	2b0a      	cmp	r3, #10
 8001534:	d90b      	bls.n	800154e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800153a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	2205      	movs	r2, #5
 8001546:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	e09f      	b.n	800168e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	f003 0302 	and.w	r3, r3, #2
 8001558:	2b00      	cmp	r3, #0
 800155a:	d1e5      	bne.n	8001528 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	7e1b      	ldrb	r3, [r3, #24]
 8001560:	2b01      	cmp	r3, #1
 8001562:	d108      	bne.n	8001576 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	681a      	ldr	r2, [r3, #0]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001572:	601a      	str	r2, [r3, #0]
 8001574:	e007      	b.n	8001586 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	681a      	ldr	r2, [r3, #0]
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001584:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	7e5b      	ldrb	r3, [r3, #25]
 800158a:	2b01      	cmp	r3, #1
 800158c:	d108      	bne.n	80015a0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800159c:	601a      	str	r2, [r3, #0]
 800159e:	e007      	b.n	80015b0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	681a      	ldr	r2, [r3, #0]
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80015ae:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	7e9b      	ldrb	r3, [r3, #26]
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d108      	bne.n	80015ca <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	681a      	ldr	r2, [r3, #0]
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	f042 0220 	orr.w	r2, r2, #32
 80015c6:	601a      	str	r2, [r3, #0]
 80015c8:	e007      	b.n	80015da <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f022 0220 	bic.w	r2, r2, #32
 80015d8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	7edb      	ldrb	r3, [r3, #27]
 80015de:	2b01      	cmp	r3, #1
 80015e0:	d108      	bne.n	80015f4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	681a      	ldr	r2, [r3, #0]
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f022 0210 	bic.w	r2, r2, #16
 80015f0:	601a      	str	r2, [r3, #0]
 80015f2:	e007      	b.n	8001604 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	681a      	ldr	r2, [r3, #0]
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	f042 0210 	orr.w	r2, r2, #16
 8001602:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	7f1b      	ldrb	r3, [r3, #28]
 8001608:	2b01      	cmp	r3, #1
 800160a:	d108      	bne.n	800161e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	681a      	ldr	r2, [r3, #0]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f042 0208 	orr.w	r2, r2, #8
 800161a:	601a      	str	r2, [r3, #0]
 800161c:	e007      	b.n	800162e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	681a      	ldr	r2, [r3, #0]
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f022 0208 	bic.w	r2, r2, #8
 800162c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	7f5b      	ldrb	r3, [r3, #29]
 8001632:	2b01      	cmp	r3, #1
 8001634:	d108      	bne.n	8001648 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	f042 0204 	orr.w	r2, r2, #4
 8001644:	601a      	str	r2, [r3, #0]
 8001646:	e007      	b.n	8001658 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	681a      	ldr	r2, [r3, #0]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f022 0204 	bic.w	r2, r2, #4
 8001656:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	689a      	ldr	r2, [r3, #8]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	68db      	ldr	r3, [r3, #12]
 8001660:	431a      	orrs	r2, r3
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	691b      	ldr	r3, [r3, #16]
 8001666:	431a      	orrs	r2, r3
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	695b      	ldr	r3, [r3, #20]
 800166c:	ea42 0103 	orr.w	r1, r2, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	1e5a      	subs	r2, r3, #1
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	430a      	orrs	r2, r1
 800167c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	2200      	movs	r2, #0
 8001682:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2201      	movs	r2, #1
 8001688:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800168c:	2300      	movs	r3, #0
}
 800168e:	4618      	mov	r0, r3
 8001690:	3710      	adds	r7, #16
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}

08001696 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001696:	b480      	push	{r7}
 8001698:	b087      	sub	sp, #28
 800169a:	af00      	add	r7, sp, #0
 800169c:	6078      	str	r0, [r7, #4]
 800169e:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016ac:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80016ae:	7cfb      	ldrb	r3, [r7, #19]
 80016b0:	2b01      	cmp	r3, #1
 80016b2:	d003      	beq.n	80016bc <HAL_CAN_ConfigFilter+0x26>
 80016b4:	7cfb      	ldrb	r3, [r7, #19]
 80016b6:	2b02      	cmp	r3, #2
 80016b8:	f040 80aa 	bne.w	8001810 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80016bc:	697b      	ldr	r3, [r7, #20]
 80016be:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80016c2:	f043 0201 	orr.w	r2, r3, #1
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	695b      	ldr	r3, [r3, #20]
 80016d0:	f003 031f 	and.w	r3, r3, #31
 80016d4:	2201      	movs	r2, #1
 80016d6:	fa02 f303 	lsl.w	r3, r2, r3
 80016da:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	43db      	mvns	r3, r3
 80016e6:	401a      	ands	r2, r3
 80016e8:	697b      	ldr	r3, [r7, #20]
 80016ea:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	69db      	ldr	r3, [r3, #28]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d123      	bne.n	800173e <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80016f6:	697b      	ldr	r3, [r7, #20]
 80016f8:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	43db      	mvns	r3, r3
 8001700:	401a      	ands	r2, r3
 8001702:	697b      	ldr	r3, [r7, #20]
 8001704:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	68db      	ldr	r3, [r3, #12]
 800170c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001714:	683a      	ldr	r2, [r7, #0]
 8001716:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001718:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800171a:	697b      	ldr	r3, [r7, #20]
 800171c:	3248      	adds	r2, #72	@ 0x48
 800171e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	689b      	ldr	r3, [r3, #8]
 8001726:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001732:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001734:	6979      	ldr	r1, [r7, #20]
 8001736:	3348      	adds	r3, #72	@ 0x48
 8001738:	00db      	lsls	r3, r3, #3
 800173a:	440b      	add	r3, r1
 800173c:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	69db      	ldr	r3, [r3, #28]
 8001742:	2b01      	cmp	r3, #1
 8001744:	d122      	bne.n	800178c <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	431a      	orrs	r2, r3
 8001750:	697b      	ldr	r3, [r7, #20]
 8001752:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001762:	683a      	ldr	r2, [r7, #0]
 8001764:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001766:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	3248      	adds	r2, #72	@ 0x48
 800176c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	689b      	ldr	r3, [r3, #8]
 8001774:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	68db      	ldr	r3, [r3, #12]
 800177a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001780:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001782:	6979      	ldr	r1, [r7, #20]
 8001784:	3348      	adds	r3, #72	@ 0x48
 8001786:	00db      	lsls	r3, r3, #3
 8001788:	440b      	add	r3, r1
 800178a:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800178c:	683b      	ldr	r3, [r7, #0]
 800178e:	699b      	ldr	r3, [r3, #24]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d109      	bne.n	80017a8 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	43db      	mvns	r3, r3
 800179e:	401a      	ands	r2, r3
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80017a6:	e007      	b.n	80017b8 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	431a      	orrs	r2, r3
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	691b      	ldr	r3, [r3, #16]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d109      	bne.n	80017d4 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	43db      	mvns	r3, r3
 80017ca:	401a      	ands	r2, r3
 80017cc:	697b      	ldr	r3, [r7, #20]
 80017ce:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 80017d2:	e007      	b.n	80017e4 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	431a      	orrs	r2, r3
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	6a1b      	ldr	r3, [r3, #32]
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d107      	bne.n	80017fc <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80017ec:	697b      	ldr	r3, [r7, #20]
 80017ee:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	431a      	orrs	r2, r3
 80017f6:	697b      	ldr	r3, [r7, #20]
 80017f8:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80017fc:	697b      	ldr	r3, [r7, #20]
 80017fe:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001802:	f023 0201 	bic.w	r2, r3, #1
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 800180c:	2300      	movs	r3, #0
 800180e:	e006      	b.n	800181e <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001814:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800181c:	2301      	movs	r3, #1
  }
}
 800181e:	4618      	mov	r0, r3
 8001820:	371c      	adds	r7, #28
 8001822:	46bd      	mov	sp, r7
 8001824:	bc80      	pop	{r7}
 8001826:	4770      	bx	lr

08001828 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b084      	sub	sp, #16
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001836:	b2db      	uxtb	r3, r3
 8001838:	2b01      	cmp	r3, #1
 800183a:	d12e      	bne.n	800189a <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2202      	movs	r2, #2
 8001840:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	681a      	ldr	r2, [r3, #0]
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f022 0201 	bic.w	r2, r2, #1
 8001852:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001854:	f7ff fdf6 	bl	8001444 <HAL_GetTick>
 8001858:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800185a:	e012      	b.n	8001882 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800185c:	f7ff fdf2 	bl	8001444 <HAL_GetTick>
 8001860:	4602      	mov	r2, r0
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	1ad3      	subs	r3, r2, r3
 8001866:	2b0a      	cmp	r3, #10
 8001868:	d90b      	bls.n	8001882 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800186e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	2205      	movs	r2, #5
 800187a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800187e:	2301      	movs	r3, #1
 8001880:	e012      	b.n	80018a8 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	f003 0301 	and.w	r3, r3, #1
 800188c:	2b00      	cmp	r3, #0
 800188e:	d1e5      	bne.n	800185c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	2200      	movs	r2, #0
 8001894:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8001896:	2300      	movs	r3, #0
 8001898:	e006      	b.n	80018a8 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800189e:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80018a6:	2301      	movs	r3, #1
  }
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	3710      	adds	r7, #16
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}

080018b0 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 80018b0:	b480      	push	{r7}
 80018b2:	b085      	sub	sp, #20
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80018b8:	2300      	movs	r3, #0
 80018ba:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80018c2:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 80018c4:	7afb      	ldrb	r3, [r7, #11]
 80018c6:	2b01      	cmp	r3, #1
 80018c8:	d002      	beq.n	80018d0 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80018ca:	7afb      	ldrb	r3, [r7, #11]
 80018cc:	2b02      	cmp	r3, #2
 80018ce:	d11d      	bne.n	800190c <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	689b      	ldr	r3, [r3, #8]
 80018d6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d002      	beq.n	80018e4 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	3301      	adds	r3, #1
 80018e2:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	689b      	ldr	r3, [r3, #8]
 80018ea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d002      	beq.n	80018f8 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	3301      	adds	r3, #1
 80018f6:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	689b      	ldr	r3, [r3, #8]
 80018fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001902:	2b00      	cmp	r3, #0
 8001904:	d002      	beq.n	800190c <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	3301      	adds	r3, #1
 800190a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 800190c:	68fb      	ldr	r3, [r7, #12]
}
 800190e:	4618      	mov	r0, r3
 8001910:	3714      	adds	r7, #20
 8001912:	46bd      	mov	sp, r7
 8001914:	bc80      	pop	{r7}
 8001916:	4770      	bx	lr

08001918 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001918:	b480      	push	{r7}
 800191a:	b087      	sub	sp, #28
 800191c:	af00      	add	r7, sp, #0
 800191e:	60f8      	str	r0, [r7, #12]
 8001920:	60b9      	str	r1, [r7, #8]
 8001922:	607a      	str	r2, [r7, #4]
 8001924:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	f893 3020 	ldrb.w	r3, [r3, #32]
 800192c:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800192e:	7dfb      	ldrb	r3, [r7, #23]
 8001930:	2b01      	cmp	r3, #1
 8001932:	d003      	beq.n	800193c <HAL_CAN_GetRxMessage+0x24>
 8001934:	7dfb      	ldrb	r3, [r7, #23]
 8001936:	2b02      	cmp	r3, #2
 8001938:	f040 8103 	bne.w	8001b42 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800193c:	68bb      	ldr	r3, [r7, #8]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d10e      	bne.n	8001960 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	68db      	ldr	r3, [r3, #12]
 8001948:	f003 0303 	and.w	r3, r3, #3
 800194c:	2b00      	cmp	r3, #0
 800194e:	d116      	bne.n	800197e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001954:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800195c:	2301      	movs	r3, #1
 800195e:	e0f7      	b.n	8001b50 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	691b      	ldr	r3, [r3, #16]
 8001966:	f003 0303 	and.w	r3, r3, #3
 800196a:	2b00      	cmp	r3, #0
 800196c:	d107      	bne.n	800197e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001972:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800197a:	2301      	movs	r3, #1
 800197c:	e0e8      	b.n	8001b50 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	681a      	ldr	r2, [r3, #0]
 8001982:	68bb      	ldr	r3, [r7, #8]
 8001984:	331b      	adds	r3, #27
 8001986:	011b      	lsls	r3, r3, #4
 8001988:	4413      	add	r3, r2
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f003 0204 	and.w	r2, r3, #4
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	689b      	ldr	r3, [r3, #8]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d10c      	bne.n	80019b6 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	331b      	adds	r3, #27
 80019a4:	011b      	lsls	r3, r3, #4
 80019a6:	4413      	add	r3, r2
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	0d5b      	lsrs	r3, r3, #21
 80019ac:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	601a      	str	r2, [r3, #0]
 80019b4:	e00b      	b.n	80019ce <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	681a      	ldr	r2, [r3, #0]
 80019ba:	68bb      	ldr	r3, [r7, #8]
 80019bc:	331b      	adds	r3, #27
 80019be:	011b      	lsls	r3, r3, #4
 80019c0:	4413      	add	r3, r2
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	08db      	lsrs	r3, r3, #3
 80019c6:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	681a      	ldr	r2, [r3, #0]
 80019d2:	68bb      	ldr	r3, [r7, #8]
 80019d4:	331b      	adds	r3, #27
 80019d6:	011b      	lsls	r3, r3, #4
 80019d8:	4413      	add	r3, r2
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f003 0202 	and.w	r2, r3, #2
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	681a      	ldr	r2, [r3, #0]
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	331b      	adds	r3, #27
 80019ec:	011b      	lsls	r3, r3, #4
 80019ee:	4413      	add	r3, r2
 80019f0:	3304      	adds	r3, #4
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f003 0308 	and.w	r3, r3, #8
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d003      	beq.n	8001a04 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2208      	movs	r2, #8
 8001a00:	611a      	str	r2, [r3, #16]
 8001a02:	e00b      	b.n	8001a1c <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	681a      	ldr	r2, [r3, #0]
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	331b      	adds	r3, #27
 8001a0c:	011b      	lsls	r3, r3, #4
 8001a0e:	4413      	add	r3, r2
 8001a10:	3304      	adds	r3, #4
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f003 020f 	and.w	r2, r3, #15
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	681a      	ldr	r2, [r3, #0]
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	331b      	adds	r3, #27
 8001a24:	011b      	lsls	r3, r3, #4
 8001a26:	4413      	add	r3, r2
 8001a28:	3304      	adds	r3, #4
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	0a1b      	lsrs	r3, r3, #8
 8001a2e:	b2da      	uxtb	r2, r3
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	681a      	ldr	r2, [r3, #0]
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	331b      	adds	r3, #27
 8001a3c:	011b      	lsls	r3, r3, #4
 8001a3e:	4413      	add	r3, r2
 8001a40:	3304      	adds	r3, #4
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	0c1b      	lsrs	r3, r3, #16
 8001a46:	b29a      	uxth	r2, r3
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	68bb      	ldr	r3, [r7, #8]
 8001a52:	011b      	lsls	r3, r3, #4
 8001a54:	4413      	add	r3, r2
 8001a56:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	b2da      	uxtb	r2, r3
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	68bb      	ldr	r3, [r7, #8]
 8001a68:	011b      	lsls	r3, r3, #4
 8001a6a:	4413      	add	r3, r2
 8001a6c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	0a1a      	lsrs	r2, r3, #8
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	3301      	adds	r3, #1
 8001a78:	b2d2      	uxtb	r2, r2
 8001a7a:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	68bb      	ldr	r3, [r7, #8]
 8001a82:	011b      	lsls	r3, r3, #4
 8001a84:	4413      	add	r3, r2
 8001a86:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	0c1a      	lsrs	r2, r3, #16
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	3302      	adds	r3, #2
 8001a92:	b2d2      	uxtb	r2, r2
 8001a94:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	68bb      	ldr	r3, [r7, #8]
 8001a9c:	011b      	lsls	r3, r3, #4
 8001a9e:	4413      	add	r3, r2
 8001aa0:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	0e1a      	lsrs	r2, r3, #24
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	3303      	adds	r3, #3
 8001aac:	b2d2      	uxtb	r2, r2
 8001aae:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	68bb      	ldr	r3, [r7, #8]
 8001ab6:	011b      	lsls	r3, r3, #4
 8001ab8:	4413      	add	r3, r2
 8001aba:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001abe:	681a      	ldr	r2, [r3, #0]
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	3304      	adds	r3, #4
 8001ac4:	b2d2      	uxtb	r2, r2
 8001ac6:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	681a      	ldr	r2, [r3, #0]
 8001acc:	68bb      	ldr	r3, [r7, #8]
 8001ace:	011b      	lsls	r3, r3, #4
 8001ad0:	4413      	add	r3, r2
 8001ad2:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	0a1a      	lsrs	r2, r3, #8
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	3305      	adds	r3, #5
 8001ade:	b2d2      	uxtb	r2, r2
 8001ae0:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	681a      	ldr	r2, [r3, #0]
 8001ae6:	68bb      	ldr	r3, [r7, #8]
 8001ae8:	011b      	lsls	r3, r3, #4
 8001aea:	4413      	add	r3, r2
 8001aec:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	0c1a      	lsrs	r2, r3, #16
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	3306      	adds	r3, #6
 8001af8:	b2d2      	uxtb	r2, r2
 8001afa:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	68bb      	ldr	r3, [r7, #8]
 8001b02:	011b      	lsls	r3, r3, #4
 8001b04:	4413      	add	r3, r2
 8001b06:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	0e1a      	lsrs	r2, r3, #24
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	3307      	adds	r3, #7
 8001b12:	b2d2      	uxtb	r2, r2
 8001b14:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001b16:	68bb      	ldr	r3, [r7, #8]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d108      	bne.n	8001b2e <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	68da      	ldr	r2, [r3, #12]
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f042 0220 	orr.w	r2, r2, #32
 8001b2a:	60da      	str	r2, [r3, #12]
 8001b2c:	e007      	b.n	8001b3e <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	691a      	ldr	r2, [r3, #16]
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f042 0220 	orr.w	r2, r2, #32
 8001b3c:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001b3e:	2300      	movs	r3, #0
 8001b40:	e006      	b.n	8001b50 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b46:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001b4e:	2301      	movs	r3, #1
  }
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	371c      	adds	r7, #28
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bc80      	pop	{r7}
 8001b58:	4770      	bx	lr

08001b5a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001b5a:	b480      	push	{r7}
 8001b5c:	b085      	sub	sp, #20
 8001b5e:	af00      	add	r7, sp, #0
 8001b60:	6078      	str	r0, [r7, #4]
 8001b62:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b6a:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001b6c:	7bfb      	ldrb	r3, [r7, #15]
 8001b6e:	2b01      	cmp	r3, #1
 8001b70:	d002      	beq.n	8001b78 <HAL_CAN_ActivateNotification+0x1e>
 8001b72:	7bfb      	ldrb	r3, [r7, #15]
 8001b74:	2b02      	cmp	r3, #2
 8001b76:	d109      	bne.n	8001b8c <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	6959      	ldr	r1, [r3, #20]
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	683a      	ldr	r2, [r7, #0]
 8001b84:	430a      	orrs	r2, r1
 8001b86:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	e006      	b.n	8001b9a <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b90:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001b98:	2301      	movs	r3, #1
  }
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	3714      	adds	r7, #20
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bc80      	pop	{r7}
 8001ba2:	4770      	bx	lr

08001ba4 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b08a      	sub	sp, #40	@ 0x28
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001bac:	2300      	movs	r3, #0
 8001bae:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	695b      	ldr	r3, [r3, #20]
 8001bb6:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	689b      	ldr	r3, [r3, #8]
 8001bc6:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	68db      	ldr	r3, [r3, #12]
 8001bce:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	691b      	ldr	r3, [r3, #16]
 8001bd6:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	699b      	ldr	r3, [r3, #24]
 8001bde:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001be0:	6a3b      	ldr	r3, [r7, #32]
 8001be2:	f003 0301 	and.w	r3, r3, #1
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d07c      	beq.n	8001ce4 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001bea:	69bb      	ldr	r3, [r7, #24]
 8001bec:	f003 0301 	and.w	r3, r3, #1
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d023      	beq.n	8001c3c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001bfc:	69bb      	ldr	r3, [r7, #24]
 8001bfe:	f003 0302 	and.w	r3, r3, #2
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d003      	beq.n	8001c0e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001c06:	6878      	ldr	r0, [r7, #4]
 8001c08:	f000 f983 	bl	8001f12 <HAL_CAN_TxMailbox0CompleteCallback>
 8001c0c:	e016      	b.n	8001c3c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001c0e:	69bb      	ldr	r3, [r7, #24]
 8001c10:	f003 0304 	and.w	r3, r3, #4
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d004      	beq.n	8001c22 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c1a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001c1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c20:	e00c      	b.n	8001c3c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001c22:	69bb      	ldr	r3, [r7, #24]
 8001c24:	f003 0308 	and.w	r3, r3, #8
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d004      	beq.n	8001c36 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c2e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001c32:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c34:	e002      	b.n	8001c3c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001c36:	6878      	ldr	r0, [r7, #4]
 8001c38:	f000 f986 	bl	8001f48 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001c3c:	69bb      	ldr	r3, [r7, #24]
 8001c3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d024      	beq.n	8001c90 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c4e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001c50:	69bb      	ldr	r3, [r7, #24]
 8001c52:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d003      	beq.n	8001c62 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001c5a:	6878      	ldr	r0, [r7, #4]
 8001c5c:	f000 f962 	bl	8001f24 <HAL_CAN_TxMailbox1CompleteCallback>
 8001c60:	e016      	b.n	8001c90 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001c62:	69bb      	ldr	r3, [r7, #24]
 8001c64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d004      	beq.n	8001c76 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c6e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001c72:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c74:	e00c      	b.n	8001c90 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001c76:	69bb      	ldr	r3, [r7, #24]
 8001c78:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d004      	beq.n	8001c8a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c82:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c86:	627b      	str	r3, [r7, #36]	@ 0x24
 8001c88:	e002      	b.n	8001c90 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	f000 f965 	bl	8001f5a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001c90:	69bb      	ldr	r3, [r7, #24]
 8001c92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d024      	beq.n	8001ce4 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001ca2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001ca4:	69bb      	ldr	r3, [r7, #24]
 8001ca6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d003      	beq.n	8001cb6 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001cae:	6878      	ldr	r0, [r7, #4]
 8001cb0:	f000 f941 	bl	8001f36 <HAL_CAN_TxMailbox2CompleteCallback>
 8001cb4:	e016      	b.n	8001ce4 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001cb6:	69bb      	ldr	r3, [r7, #24]
 8001cb8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d004      	beq.n	8001cca <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cc2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001cc6:	627b      	str	r3, [r7, #36]	@ 0x24
 8001cc8:	e00c      	b.n	8001ce4 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001cca:	69bb      	ldr	r3, [r7, #24]
 8001ccc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d004      	beq.n	8001cde <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cd6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cda:	627b      	str	r3, [r7, #36]	@ 0x24
 8001cdc:	e002      	b.n	8001ce4 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001cde:	6878      	ldr	r0, [r7, #4]
 8001ce0:	f000 f944 	bl	8001f6c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001ce4:	6a3b      	ldr	r3, [r7, #32]
 8001ce6:	f003 0308 	and.w	r3, r3, #8
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d00c      	beq.n	8001d08 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	f003 0310 	and.w	r3, r3, #16
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d007      	beq.n	8001d08 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cfa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001cfe:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	2210      	movs	r2, #16
 8001d06:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001d08:	6a3b      	ldr	r3, [r7, #32]
 8001d0a:	f003 0304 	and.w	r3, r3, #4
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d00b      	beq.n	8001d2a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	f003 0308 	and.w	r3, r3, #8
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d006      	beq.n	8001d2a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	2208      	movs	r2, #8
 8001d22:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001d24:	6878      	ldr	r0, [r7, #4]
 8001d26:	f000 f92a 	bl	8001f7e <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001d2a:	6a3b      	ldr	r3, [r7, #32]
 8001d2c:	f003 0302 	and.w	r3, r3, #2
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d009      	beq.n	8001d48 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	68db      	ldr	r3, [r3, #12]
 8001d3a:	f003 0303 	and.w	r3, r3, #3
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d002      	beq.n	8001d48 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001d42:	6878      	ldr	r0, [r7, #4]
 8001d44:	f7ff f8ce 	bl	8000ee4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001d48:	6a3b      	ldr	r3, [r7, #32]
 8001d4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d00c      	beq.n	8001d6c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	f003 0310 	and.w	r3, r3, #16
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d007      	beq.n	8001d6c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d5e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d62:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	2210      	movs	r2, #16
 8001d6a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001d6c:	6a3b      	ldr	r3, [r7, #32]
 8001d6e:	f003 0320 	and.w	r3, r3, #32
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d00b      	beq.n	8001d8e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001d76:	693b      	ldr	r3, [r7, #16]
 8001d78:	f003 0308 	and.w	r3, r3, #8
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d006      	beq.n	8001d8e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	2208      	movs	r2, #8
 8001d86:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001d88:	6878      	ldr	r0, [r7, #4]
 8001d8a:	f000 f90a 	bl	8001fa2 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001d8e:	6a3b      	ldr	r3, [r7, #32]
 8001d90:	f003 0310 	and.w	r3, r3, #16
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d009      	beq.n	8001dac <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	691b      	ldr	r3, [r3, #16]
 8001d9e:	f003 0303 	and.w	r3, r3, #3
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d002      	beq.n	8001dac <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001da6:	6878      	ldr	r0, [r7, #4]
 8001da8:	f000 f8f2 	bl	8001f90 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001dac:	6a3b      	ldr	r3, [r7, #32]
 8001dae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d00b      	beq.n	8001dce <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	f003 0310 	and.w	r3, r3, #16
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d006      	beq.n	8001dce <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	2210      	movs	r2, #16
 8001dc6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001dc8:	6878      	ldr	r0, [r7, #4]
 8001dca:	f000 f8f3 	bl	8001fb4 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001dce:	6a3b      	ldr	r3, [r7, #32]
 8001dd0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d00b      	beq.n	8001df0 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001dd8:	69fb      	ldr	r3, [r7, #28]
 8001dda:	f003 0308 	and.w	r3, r3, #8
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d006      	beq.n	8001df0 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	2208      	movs	r2, #8
 8001de8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001dea:	6878      	ldr	r0, [r7, #4]
 8001dec:	f000 f8eb 	bl	8001fc6 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001df0:	6a3b      	ldr	r3, [r7, #32]
 8001df2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d07b      	beq.n	8001ef2 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001dfa:	69fb      	ldr	r3, [r7, #28]
 8001dfc:	f003 0304 	and.w	r3, r3, #4
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d072      	beq.n	8001eea <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001e04:	6a3b      	ldr	r3, [r7, #32]
 8001e06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d008      	beq.n	8001e20 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d003      	beq.n	8001e20 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e1a:	f043 0301 	orr.w	r3, r3, #1
 8001e1e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001e20:	6a3b      	ldr	r3, [r7, #32]
 8001e22:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d008      	beq.n	8001e3c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d003      	beq.n	8001e3c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e36:	f043 0302 	orr.w	r3, r3, #2
 8001e3a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001e3c:	6a3b      	ldr	r3, [r7, #32]
 8001e3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d008      	beq.n	8001e58 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d003      	beq.n	8001e58 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e52:	f043 0304 	orr.w	r3, r3, #4
 8001e56:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001e58:	6a3b      	ldr	r3, [r7, #32]
 8001e5a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d043      	beq.n	8001eea <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d03e      	beq.n	8001eea <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001e72:	2b60      	cmp	r3, #96	@ 0x60
 8001e74:	d02b      	beq.n	8001ece <HAL_CAN_IRQHandler+0x32a>
 8001e76:	2b60      	cmp	r3, #96	@ 0x60
 8001e78:	d82e      	bhi.n	8001ed8 <HAL_CAN_IRQHandler+0x334>
 8001e7a:	2b50      	cmp	r3, #80	@ 0x50
 8001e7c:	d022      	beq.n	8001ec4 <HAL_CAN_IRQHandler+0x320>
 8001e7e:	2b50      	cmp	r3, #80	@ 0x50
 8001e80:	d82a      	bhi.n	8001ed8 <HAL_CAN_IRQHandler+0x334>
 8001e82:	2b40      	cmp	r3, #64	@ 0x40
 8001e84:	d019      	beq.n	8001eba <HAL_CAN_IRQHandler+0x316>
 8001e86:	2b40      	cmp	r3, #64	@ 0x40
 8001e88:	d826      	bhi.n	8001ed8 <HAL_CAN_IRQHandler+0x334>
 8001e8a:	2b30      	cmp	r3, #48	@ 0x30
 8001e8c:	d010      	beq.n	8001eb0 <HAL_CAN_IRQHandler+0x30c>
 8001e8e:	2b30      	cmp	r3, #48	@ 0x30
 8001e90:	d822      	bhi.n	8001ed8 <HAL_CAN_IRQHandler+0x334>
 8001e92:	2b10      	cmp	r3, #16
 8001e94:	d002      	beq.n	8001e9c <HAL_CAN_IRQHandler+0x2f8>
 8001e96:	2b20      	cmp	r3, #32
 8001e98:	d005      	beq.n	8001ea6 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001e9a:	e01d      	b.n	8001ed8 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e9e:	f043 0308 	orr.w	r3, r3, #8
 8001ea2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001ea4:	e019      	b.n	8001eda <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ea8:	f043 0310 	orr.w	r3, r3, #16
 8001eac:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001eae:	e014      	b.n	8001eda <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eb2:	f043 0320 	orr.w	r3, r3, #32
 8001eb6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001eb8:	e00f      	b.n	8001eda <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ebc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001ec0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001ec2:	e00a      	b.n	8001eda <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ec6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001eca:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001ecc:	e005      	b.n	8001eda <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ed0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ed4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001ed6:	e000      	b.n	8001eda <HAL_CAN_IRQHandler+0x336>
            break;
 8001ed8:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	699a      	ldr	r2, [r3, #24]
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8001ee8:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	2204      	movs	r2, #4
 8001ef0:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d008      	beq.n	8001f0a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001efe:	431a      	orrs	r2, r3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001f04:	6878      	ldr	r0, [r7, #4]
 8001f06:	f000 f867 	bl	8001fd8 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001f0a:	bf00      	nop
 8001f0c:	3728      	adds	r7, #40	@ 0x28
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}

08001f12 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001f12:	b480      	push	{r7}
 8001f14:	b083      	sub	sp, #12
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001f1a:	bf00      	nop
 8001f1c:	370c      	adds	r7, #12
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bc80      	pop	{r7}
 8001f22:	4770      	bx	lr

08001f24 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b083      	sub	sp, #12
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001f2c:	bf00      	nop
 8001f2e:	370c      	adds	r7, #12
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bc80      	pop	{r7}
 8001f34:	4770      	bx	lr

08001f36 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001f36:	b480      	push	{r7}
 8001f38:	b083      	sub	sp, #12
 8001f3a:	af00      	add	r7, sp, #0
 8001f3c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001f3e:	bf00      	nop
 8001f40:	370c      	adds	r7, #12
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bc80      	pop	{r7}
 8001f46:	4770      	bx	lr

08001f48 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b083      	sub	sp, #12
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001f50:	bf00      	nop
 8001f52:	370c      	adds	r7, #12
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bc80      	pop	{r7}
 8001f58:	4770      	bx	lr

08001f5a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001f5a:	b480      	push	{r7}
 8001f5c:	b083      	sub	sp, #12
 8001f5e:	af00      	add	r7, sp, #0
 8001f60:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001f62:	bf00      	nop
 8001f64:	370c      	adds	r7, #12
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bc80      	pop	{r7}
 8001f6a:	4770      	bx	lr

08001f6c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b083      	sub	sp, #12
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001f74:	bf00      	nop
 8001f76:	370c      	adds	r7, #12
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bc80      	pop	{r7}
 8001f7c:	4770      	bx	lr

08001f7e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001f7e:	b480      	push	{r7}
 8001f80:	b083      	sub	sp, #12
 8001f82:	af00      	add	r7, sp, #0
 8001f84:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001f86:	bf00      	nop
 8001f88:	370c      	adds	r7, #12
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bc80      	pop	{r7}
 8001f8e:	4770      	bx	lr

08001f90 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001f98:	bf00      	nop
 8001f9a:	370c      	adds	r7, #12
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bc80      	pop	{r7}
 8001fa0:	4770      	bx	lr

08001fa2 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001fa2:	b480      	push	{r7}
 8001fa4:	b083      	sub	sp, #12
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001faa:	bf00      	nop
 8001fac:	370c      	adds	r7, #12
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bc80      	pop	{r7}
 8001fb2:	4770      	bx	lr

08001fb4 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001fbc:	bf00      	nop
 8001fbe:	370c      	adds	r7, #12
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bc80      	pop	{r7}
 8001fc4:	4770      	bx	lr

08001fc6 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001fc6:	b480      	push	{r7}
 8001fc8:	b083      	sub	sp, #12
 8001fca:	af00      	add	r7, sp, #0
 8001fcc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001fce:	bf00      	nop
 8001fd0:	370c      	adds	r7, #12
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bc80      	pop	{r7}
 8001fd6:	4770      	bx	lr

08001fd8 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001fe0:	bf00      	nop
 8001fe2:	370c      	adds	r7, #12
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bc80      	pop	{r7}
 8001fe8:	4770      	bx	lr
	...

08001fec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fec:	b480      	push	{r7}
 8001fee:	b085      	sub	sp, #20
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	f003 0307 	and.w	r3, r3, #7
 8001ffa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ffc:	4b0c      	ldr	r3, [pc, #48]	@ (8002030 <__NVIC_SetPriorityGrouping+0x44>)
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002002:	68ba      	ldr	r2, [r7, #8]
 8002004:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002008:	4013      	ands	r3, r2
 800200a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002010:	68bb      	ldr	r3, [r7, #8]
 8002012:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002014:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002018:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800201c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800201e:	4a04      	ldr	r2, [pc, #16]	@ (8002030 <__NVIC_SetPriorityGrouping+0x44>)
 8002020:	68bb      	ldr	r3, [r7, #8]
 8002022:	60d3      	str	r3, [r2, #12]
}
 8002024:	bf00      	nop
 8002026:	3714      	adds	r7, #20
 8002028:	46bd      	mov	sp, r7
 800202a:	bc80      	pop	{r7}
 800202c:	4770      	bx	lr
 800202e:	bf00      	nop
 8002030:	e000ed00 	.word	0xe000ed00

08002034 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002038:	4b04      	ldr	r3, [pc, #16]	@ (800204c <__NVIC_GetPriorityGrouping+0x18>)
 800203a:	68db      	ldr	r3, [r3, #12]
 800203c:	0a1b      	lsrs	r3, r3, #8
 800203e:	f003 0307 	and.w	r3, r3, #7
}
 8002042:	4618      	mov	r0, r3
 8002044:	46bd      	mov	sp, r7
 8002046:	bc80      	pop	{r7}
 8002048:	4770      	bx	lr
 800204a:	bf00      	nop
 800204c:	e000ed00 	.word	0xe000ed00

08002050 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002050:	b480      	push	{r7}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0
 8002056:	4603      	mov	r3, r0
 8002058:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800205a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800205e:	2b00      	cmp	r3, #0
 8002060:	db0b      	blt.n	800207a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002062:	79fb      	ldrb	r3, [r7, #7]
 8002064:	f003 021f 	and.w	r2, r3, #31
 8002068:	4906      	ldr	r1, [pc, #24]	@ (8002084 <__NVIC_EnableIRQ+0x34>)
 800206a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800206e:	095b      	lsrs	r3, r3, #5
 8002070:	2001      	movs	r0, #1
 8002072:	fa00 f202 	lsl.w	r2, r0, r2
 8002076:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800207a:	bf00      	nop
 800207c:	370c      	adds	r7, #12
 800207e:	46bd      	mov	sp, r7
 8002080:	bc80      	pop	{r7}
 8002082:	4770      	bx	lr
 8002084:	e000e100 	.word	0xe000e100

08002088 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002088:	b480      	push	{r7}
 800208a:	b083      	sub	sp, #12
 800208c:	af00      	add	r7, sp, #0
 800208e:	4603      	mov	r3, r0
 8002090:	6039      	str	r1, [r7, #0]
 8002092:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002094:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002098:	2b00      	cmp	r3, #0
 800209a:	db0a      	blt.n	80020b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	b2da      	uxtb	r2, r3
 80020a0:	490c      	ldr	r1, [pc, #48]	@ (80020d4 <__NVIC_SetPriority+0x4c>)
 80020a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020a6:	0112      	lsls	r2, r2, #4
 80020a8:	b2d2      	uxtb	r2, r2
 80020aa:	440b      	add	r3, r1
 80020ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020b0:	e00a      	b.n	80020c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	b2da      	uxtb	r2, r3
 80020b6:	4908      	ldr	r1, [pc, #32]	@ (80020d8 <__NVIC_SetPriority+0x50>)
 80020b8:	79fb      	ldrb	r3, [r7, #7]
 80020ba:	f003 030f 	and.w	r3, r3, #15
 80020be:	3b04      	subs	r3, #4
 80020c0:	0112      	lsls	r2, r2, #4
 80020c2:	b2d2      	uxtb	r2, r2
 80020c4:	440b      	add	r3, r1
 80020c6:	761a      	strb	r2, [r3, #24]
}
 80020c8:	bf00      	nop
 80020ca:	370c      	adds	r7, #12
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bc80      	pop	{r7}
 80020d0:	4770      	bx	lr
 80020d2:	bf00      	nop
 80020d4:	e000e100 	.word	0xe000e100
 80020d8:	e000ed00 	.word	0xe000ed00

080020dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020dc:	b480      	push	{r7}
 80020de:	b089      	sub	sp, #36	@ 0x24
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	60f8      	str	r0, [r7, #12]
 80020e4:	60b9      	str	r1, [r7, #8]
 80020e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	f003 0307 	and.w	r3, r3, #7
 80020ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020f0:	69fb      	ldr	r3, [r7, #28]
 80020f2:	f1c3 0307 	rsb	r3, r3, #7
 80020f6:	2b04      	cmp	r3, #4
 80020f8:	bf28      	it	cs
 80020fa:	2304      	movcs	r3, #4
 80020fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020fe:	69fb      	ldr	r3, [r7, #28]
 8002100:	3304      	adds	r3, #4
 8002102:	2b06      	cmp	r3, #6
 8002104:	d902      	bls.n	800210c <NVIC_EncodePriority+0x30>
 8002106:	69fb      	ldr	r3, [r7, #28]
 8002108:	3b03      	subs	r3, #3
 800210a:	e000      	b.n	800210e <NVIC_EncodePriority+0x32>
 800210c:	2300      	movs	r3, #0
 800210e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002110:	f04f 32ff 	mov.w	r2, #4294967295
 8002114:	69bb      	ldr	r3, [r7, #24]
 8002116:	fa02 f303 	lsl.w	r3, r2, r3
 800211a:	43da      	mvns	r2, r3
 800211c:	68bb      	ldr	r3, [r7, #8]
 800211e:	401a      	ands	r2, r3
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002124:	f04f 31ff 	mov.w	r1, #4294967295
 8002128:	697b      	ldr	r3, [r7, #20]
 800212a:	fa01 f303 	lsl.w	r3, r1, r3
 800212e:	43d9      	mvns	r1, r3
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002134:	4313      	orrs	r3, r2
         );
}
 8002136:	4618      	mov	r0, r3
 8002138:	3724      	adds	r7, #36	@ 0x24
 800213a:	46bd      	mov	sp, r7
 800213c:	bc80      	pop	{r7}
 800213e:	4770      	bx	lr

08002140 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b082      	sub	sp, #8
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	3b01      	subs	r3, #1
 800214c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002150:	d301      	bcc.n	8002156 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002152:	2301      	movs	r3, #1
 8002154:	e00f      	b.n	8002176 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002156:	4a0a      	ldr	r2, [pc, #40]	@ (8002180 <SysTick_Config+0x40>)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	3b01      	subs	r3, #1
 800215c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800215e:	210f      	movs	r1, #15
 8002160:	f04f 30ff 	mov.w	r0, #4294967295
 8002164:	f7ff ff90 	bl	8002088 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002168:	4b05      	ldr	r3, [pc, #20]	@ (8002180 <SysTick_Config+0x40>)
 800216a:	2200      	movs	r2, #0
 800216c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800216e:	4b04      	ldr	r3, [pc, #16]	@ (8002180 <SysTick_Config+0x40>)
 8002170:	2207      	movs	r2, #7
 8002172:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002174:	2300      	movs	r3, #0
}
 8002176:	4618      	mov	r0, r3
 8002178:	3708      	adds	r7, #8
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	e000e010 	.word	0xe000e010

08002184 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b082      	sub	sp, #8
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800218c:	6878      	ldr	r0, [r7, #4]
 800218e:	f7ff ff2d 	bl	8001fec <__NVIC_SetPriorityGrouping>
}
 8002192:	bf00      	nop
 8002194:	3708      	adds	r7, #8
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}

0800219a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800219a:	b580      	push	{r7, lr}
 800219c:	b086      	sub	sp, #24
 800219e:	af00      	add	r7, sp, #0
 80021a0:	4603      	mov	r3, r0
 80021a2:	60b9      	str	r1, [r7, #8]
 80021a4:	607a      	str	r2, [r7, #4]
 80021a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80021a8:	2300      	movs	r3, #0
 80021aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80021ac:	f7ff ff42 	bl	8002034 <__NVIC_GetPriorityGrouping>
 80021b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021b2:	687a      	ldr	r2, [r7, #4]
 80021b4:	68b9      	ldr	r1, [r7, #8]
 80021b6:	6978      	ldr	r0, [r7, #20]
 80021b8:	f7ff ff90 	bl	80020dc <NVIC_EncodePriority>
 80021bc:	4602      	mov	r2, r0
 80021be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021c2:	4611      	mov	r1, r2
 80021c4:	4618      	mov	r0, r3
 80021c6:	f7ff ff5f 	bl	8002088 <__NVIC_SetPriority>
}
 80021ca:	bf00      	nop
 80021cc:	3718      	adds	r7, #24
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}

080021d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021d2:	b580      	push	{r7, lr}
 80021d4:	b082      	sub	sp, #8
 80021d6:	af00      	add	r7, sp, #0
 80021d8:	4603      	mov	r3, r0
 80021da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021e0:	4618      	mov	r0, r3
 80021e2:	f7ff ff35 	bl	8002050 <__NVIC_EnableIRQ>
}
 80021e6:	bf00      	nop
 80021e8:	3708      	adds	r7, #8
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}

080021ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021ee:	b580      	push	{r7, lr}
 80021f0:	b082      	sub	sp, #8
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021f6:	6878      	ldr	r0, [r7, #4]
 80021f8:	f7ff ffa2 	bl	8002140 <SysTick_Config>
 80021fc:	4603      	mov	r3, r0
}
 80021fe:	4618      	mov	r0, r3
 8002200:	3708      	adds	r7, #8
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
	...

08002208 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002208:	b480      	push	{r7}
 800220a:	b08b      	sub	sp, #44	@ 0x2c
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
 8002210:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002212:	2300      	movs	r3, #0
 8002214:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002216:	2300      	movs	r3, #0
 8002218:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800221a:	e169      	b.n	80024f0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800221c:	2201      	movs	r2, #1
 800221e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002220:	fa02 f303 	lsl.w	r3, r2, r3
 8002224:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	69fa      	ldr	r2, [r7, #28]
 800222c:	4013      	ands	r3, r2
 800222e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002230:	69ba      	ldr	r2, [r7, #24]
 8002232:	69fb      	ldr	r3, [r7, #28]
 8002234:	429a      	cmp	r2, r3
 8002236:	f040 8158 	bne.w	80024ea <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	4a9a      	ldr	r2, [pc, #616]	@ (80024a8 <HAL_GPIO_Init+0x2a0>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d05e      	beq.n	8002302 <HAL_GPIO_Init+0xfa>
 8002244:	4a98      	ldr	r2, [pc, #608]	@ (80024a8 <HAL_GPIO_Init+0x2a0>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d875      	bhi.n	8002336 <HAL_GPIO_Init+0x12e>
 800224a:	4a98      	ldr	r2, [pc, #608]	@ (80024ac <HAL_GPIO_Init+0x2a4>)
 800224c:	4293      	cmp	r3, r2
 800224e:	d058      	beq.n	8002302 <HAL_GPIO_Init+0xfa>
 8002250:	4a96      	ldr	r2, [pc, #600]	@ (80024ac <HAL_GPIO_Init+0x2a4>)
 8002252:	4293      	cmp	r3, r2
 8002254:	d86f      	bhi.n	8002336 <HAL_GPIO_Init+0x12e>
 8002256:	4a96      	ldr	r2, [pc, #600]	@ (80024b0 <HAL_GPIO_Init+0x2a8>)
 8002258:	4293      	cmp	r3, r2
 800225a:	d052      	beq.n	8002302 <HAL_GPIO_Init+0xfa>
 800225c:	4a94      	ldr	r2, [pc, #592]	@ (80024b0 <HAL_GPIO_Init+0x2a8>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d869      	bhi.n	8002336 <HAL_GPIO_Init+0x12e>
 8002262:	4a94      	ldr	r2, [pc, #592]	@ (80024b4 <HAL_GPIO_Init+0x2ac>)
 8002264:	4293      	cmp	r3, r2
 8002266:	d04c      	beq.n	8002302 <HAL_GPIO_Init+0xfa>
 8002268:	4a92      	ldr	r2, [pc, #584]	@ (80024b4 <HAL_GPIO_Init+0x2ac>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d863      	bhi.n	8002336 <HAL_GPIO_Init+0x12e>
 800226e:	4a92      	ldr	r2, [pc, #584]	@ (80024b8 <HAL_GPIO_Init+0x2b0>)
 8002270:	4293      	cmp	r3, r2
 8002272:	d046      	beq.n	8002302 <HAL_GPIO_Init+0xfa>
 8002274:	4a90      	ldr	r2, [pc, #576]	@ (80024b8 <HAL_GPIO_Init+0x2b0>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d85d      	bhi.n	8002336 <HAL_GPIO_Init+0x12e>
 800227a:	2b12      	cmp	r3, #18
 800227c:	d82a      	bhi.n	80022d4 <HAL_GPIO_Init+0xcc>
 800227e:	2b12      	cmp	r3, #18
 8002280:	d859      	bhi.n	8002336 <HAL_GPIO_Init+0x12e>
 8002282:	a201      	add	r2, pc, #4	@ (adr r2, 8002288 <HAL_GPIO_Init+0x80>)
 8002284:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002288:	08002303 	.word	0x08002303
 800228c:	080022dd 	.word	0x080022dd
 8002290:	080022ef 	.word	0x080022ef
 8002294:	08002331 	.word	0x08002331
 8002298:	08002337 	.word	0x08002337
 800229c:	08002337 	.word	0x08002337
 80022a0:	08002337 	.word	0x08002337
 80022a4:	08002337 	.word	0x08002337
 80022a8:	08002337 	.word	0x08002337
 80022ac:	08002337 	.word	0x08002337
 80022b0:	08002337 	.word	0x08002337
 80022b4:	08002337 	.word	0x08002337
 80022b8:	08002337 	.word	0x08002337
 80022bc:	08002337 	.word	0x08002337
 80022c0:	08002337 	.word	0x08002337
 80022c4:	08002337 	.word	0x08002337
 80022c8:	08002337 	.word	0x08002337
 80022cc:	080022e5 	.word	0x080022e5
 80022d0:	080022f9 	.word	0x080022f9
 80022d4:	4a79      	ldr	r2, [pc, #484]	@ (80024bc <HAL_GPIO_Init+0x2b4>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d013      	beq.n	8002302 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80022da:	e02c      	b.n	8002336 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	68db      	ldr	r3, [r3, #12]
 80022e0:	623b      	str	r3, [r7, #32]
          break;
 80022e2:	e029      	b.n	8002338 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80022e4:	683b      	ldr	r3, [r7, #0]
 80022e6:	68db      	ldr	r3, [r3, #12]
 80022e8:	3304      	adds	r3, #4
 80022ea:	623b      	str	r3, [r7, #32]
          break;
 80022ec:	e024      	b.n	8002338 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	68db      	ldr	r3, [r3, #12]
 80022f2:	3308      	adds	r3, #8
 80022f4:	623b      	str	r3, [r7, #32]
          break;
 80022f6:	e01f      	b.n	8002338 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	68db      	ldr	r3, [r3, #12]
 80022fc:	330c      	adds	r3, #12
 80022fe:	623b      	str	r3, [r7, #32]
          break;
 8002300:	e01a      	b.n	8002338 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	689b      	ldr	r3, [r3, #8]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d102      	bne.n	8002310 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800230a:	2304      	movs	r3, #4
 800230c:	623b      	str	r3, [r7, #32]
          break;
 800230e:	e013      	b.n	8002338 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	689b      	ldr	r3, [r3, #8]
 8002314:	2b01      	cmp	r3, #1
 8002316:	d105      	bne.n	8002324 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002318:	2308      	movs	r3, #8
 800231a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	69fa      	ldr	r2, [r7, #28]
 8002320:	611a      	str	r2, [r3, #16]
          break;
 8002322:	e009      	b.n	8002338 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002324:	2308      	movs	r3, #8
 8002326:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	69fa      	ldr	r2, [r7, #28]
 800232c:	615a      	str	r2, [r3, #20]
          break;
 800232e:	e003      	b.n	8002338 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002330:	2300      	movs	r3, #0
 8002332:	623b      	str	r3, [r7, #32]
          break;
 8002334:	e000      	b.n	8002338 <HAL_GPIO_Init+0x130>
          break;
 8002336:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002338:	69bb      	ldr	r3, [r7, #24]
 800233a:	2bff      	cmp	r3, #255	@ 0xff
 800233c:	d801      	bhi.n	8002342 <HAL_GPIO_Init+0x13a>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	e001      	b.n	8002346 <HAL_GPIO_Init+0x13e>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	3304      	adds	r3, #4
 8002346:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002348:	69bb      	ldr	r3, [r7, #24]
 800234a:	2bff      	cmp	r3, #255	@ 0xff
 800234c:	d802      	bhi.n	8002354 <HAL_GPIO_Init+0x14c>
 800234e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002350:	009b      	lsls	r3, r3, #2
 8002352:	e002      	b.n	800235a <HAL_GPIO_Init+0x152>
 8002354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002356:	3b08      	subs	r3, #8
 8002358:	009b      	lsls	r3, r3, #2
 800235a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	210f      	movs	r1, #15
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	fa01 f303 	lsl.w	r3, r1, r3
 8002368:	43db      	mvns	r3, r3
 800236a:	401a      	ands	r2, r3
 800236c:	6a39      	ldr	r1, [r7, #32]
 800236e:	693b      	ldr	r3, [r7, #16]
 8002370:	fa01 f303 	lsl.w	r3, r1, r3
 8002374:	431a      	orrs	r2, r3
 8002376:	697b      	ldr	r3, [r7, #20]
 8002378:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002382:	2b00      	cmp	r3, #0
 8002384:	f000 80b1 	beq.w	80024ea <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002388:	4b4d      	ldr	r3, [pc, #308]	@ (80024c0 <HAL_GPIO_Init+0x2b8>)
 800238a:	699b      	ldr	r3, [r3, #24]
 800238c:	4a4c      	ldr	r2, [pc, #304]	@ (80024c0 <HAL_GPIO_Init+0x2b8>)
 800238e:	f043 0301 	orr.w	r3, r3, #1
 8002392:	6193      	str	r3, [r2, #24]
 8002394:	4b4a      	ldr	r3, [pc, #296]	@ (80024c0 <HAL_GPIO_Init+0x2b8>)
 8002396:	699b      	ldr	r3, [r3, #24]
 8002398:	f003 0301 	and.w	r3, r3, #1
 800239c:	60bb      	str	r3, [r7, #8]
 800239e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80023a0:	4a48      	ldr	r2, [pc, #288]	@ (80024c4 <HAL_GPIO_Init+0x2bc>)
 80023a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023a4:	089b      	lsrs	r3, r3, #2
 80023a6:	3302      	adds	r3, #2
 80023a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023ac:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80023ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023b0:	f003 0303 	and.w	r3, r3, #3
 80023b4:	009b      	lsls	r3, r3, #2
 80023b6:	220f      	movs	r2, #15
 80023b8:	fa02 f303 	lsl.w	r3, r2, r3
 80023bc:	43db      	mvns	r3, r3
 80023be:	68fa      	ldr	r2, [r7, #12]
 80023c0:	4013      	ands	r3, r2
 80023c2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	4a40      	ldr	r2, [pc, #256]	@ (80024c8 <HAL_GPIO_Init+0x2c0>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d013      	beq.n	80023f4 <HAL_GPIO_Init+0x1ec>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	4a3f      	ldr	r2, [pc, #252]	@ (80024cc <HAL_GPIO_Init+0x2c4>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d00d      	beq.n	80023f0 <HAL_GPIO_Init+0x1e8>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	4a3e      	ldr	r2, [pc, #248]	@ (80024d0 <HAL_GPIO_Init+0x2c8>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d007      	beq.n	80023ec <HAL_GPIO_Init+0x1e4>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	4a3d      	ldr	r2, [pc, #244]	@ (80024d4 <HAL_GPIO_Init+0x2cc>)
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d101      	bne.n	80023e8 <HAL_GPIO_Init+0x1e0>
 80023e4:	2303      	movs	r3, #3
 80023e6:	e006      	b.n	80023f6 <HAL_GPIO_Init+0x1ee>
 80023e8:	2304      	movs	r3, #4
 80023ea:	e004      	b.n	80023f6 <HAL_GPIO_Init+0x1ee>
 80023ec:	2302      	movs	r3, #2
 80023ee:	e002      	b.n	80023f6 <HAL_GPIO_Init+0x1ee>
 80023f0:	2301      	movs	r3, #1
 80023f2:	e000      	b.n	80023f6 <HAL_GPIO_Init+0x1ee>
 80023f4:	2300      	movs	r3, #0
 80023f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023f8:	f002 0203 	and.w	r2, r2, #3
 80023fc:	0092      	lsls	r2, r2, #2
 80023fe:	4093      	lsls	r3, r2
 8002400:	68fa      	ldr	r2, [r7, #12]
 8002402:	4313      	orrs	r3, r2
 8002404:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002406:	492f      	ldr	r1, [pc, #188]	@ (80024c4 <HAL_GPIO_Init+0x2bc>)
 8002408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800240a:	089b      	lsrs	r3, r3, #2
 800240c:	3302      	adds	r3, #2
 800240e:	68fa      	ldr	r2, [r7, #12]
 8002410:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800241c:	2b00      	cmp	r3, #0
 800241e:	d006      	beq.n	800242e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002420:	4b2d      	ldr	r3, [pc, #180]	@ (80024d8 <HAL_GPIO_Init+0x2d0>)
 8002422:	689a      	ldr	r2, [r3, #8]
 8002424:	492c      	ldr	r1, [pc, #176]	@ (80024d8 <HAL_GPIO_Init+0x2d0>)
 8002426:	69bb      	ldr	r3, [r7, #24]
 8002428:	4313      	orrs	r3, r2
 800242a:	608b      	str	r3, [r1, #8]
 800242c:	e006      	b.n	800243c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800242e:	4b2a      	ldr	r3, [pc, #168]	@ (80024d8 <HAL_GPIO_Init+0x2d0>)
 8002430:	689a      	ldr	r2, [r3, #8]
 8002432:	69bb      	ldr	r3, [r7, #24]
 8002434:	43db      	mvns	r3, r3
 8002436:	4928      	ldr	r1, [pc, #160]	@ (80024d8 <HAL_GPIO_Init+0x2d0>)
 8002438:	4013      	ands	r3, r2
 800243a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002444:	2b00      	cmp	r3, #0
 8002446:	d006      	beq.n	8002456 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002448:	4b23      	ldr	r3, [pc, #140]	@ (80024d8 <HAL_GPIO_Init+0x2d0>)
 800244a:	68da      	ldr	r2, [r3, #12]
 800244c:	4922      	ldr	r1, [pc, #136]	@ (80024d8 <HAL_GPIO_Init+0x2d0>)
 800244e:	69bb      	ldr	r3, [r7, #24]
 8002450:	4313      	orrs	r3, r2
 8002452:	60cb      	str	r3, [r1, #12]
 8002454:	e006      	b.n	8002464 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002456:	4b20      	ldr	r3, [pc, #128]	@ (80024d8 <HAL_GPIO_Init+0x2d0>)
 8002458:	68da      	ldr	r2, [r3, #12]
 800245a:	69bb      	ldr	r3, [r7, #24]
 800245c:	43db      	mvns	r3, r3
 800245e:	491e      	ldr	r1, [pc, #120]	@ (80024d8 <HAL_GPIO_Init+0x2d0>)
 8002460:	4013      	ands	r3, r2
 8002462:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800246c:	2b00      	cmp	r3, #0
 800246e:	d006      	beq.n	800247e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002470:	4b19      	ldr	r3, [pc, #100]	@ (80024d8 <HAL_GPIO_Init+0x2d0>)
 8002472:	685a      	ldr	r2, [r3, #4]
 8002474:	4918      	ldr	r1, [pc, #96]	@ (80024d8 <HAL_GPIO_Init+0x2d0>)
 8002476:	69bb      	ldr	r3, [r7, #24]
 8002478:	4313      	orrs	r3, r2
 800247a:	604b      	str	r3, [r1, #4]
 800247c:	e006      	b.n	800248c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800247e:	4b16      	ldr	r3, [pc, #88]	@ (80024d8 <HAL_GPIO_Init+0x2d0>)
 8002480:	685a      	ldr	r2, [r3, #4]
 8002482:	69bb      	ldr	r3, [r7, #24]
 8002484:	43db      	mvns	r3, r3
 8002486:	4914      	ldr	r1, [pc, #80]	@ (80024d8 <HAL_GPIO_Init+0x2d0>)
 8002488:	4013      	ands	r3, r2
 800248a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002494:	2b00      	cmp	r3, #0
 8002496:	d021      	beq.n	80024dc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002498:	4b0f      	ldr	r3, [pc, #60]	@ (80024d8 <HAL_GPIO_Init+0x2d0>)
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	490e      	ldr	r1, [pc, #56]	@ (80024d8 <HAL_GPIO_Init+0x2d0>)
 800249e:	69bb      	ldr	r3, [r7, #24]
 80024a0:	4313      	orrs	r3, r2
 80024a2:	600b      	str	r3, [r1, #0]
 80024a4:	e021      	b.n	80024ea <HAL_GPIO_Init+0x2e2>
 80024a6:	bf00      	nop
 80024a8:	10320000 	.word	0x10320000
 80024ac:	10310000 	.word	0x10310000
 80024b0:	10220000 	.word	0x10220000
 80024b4:	10210000 	.word	0x10210000
 80024b8:	10120000 	.word	0x10120000
 80024bc:	10110000 	.word	0x10110000
 80024c0:	40021000 	.word	0x40021000
 80024c4:	40010000 	.word	0x40010000
 80024c8:	40010800 	.word	0x40010800
 80024cc:	40010c00 	.word	0x40010c00
 80024d0:	40011000 	.word	0x40011000
 80024d4:	40011400 	.word	0x40011400
 80024d8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80024dc:	4b0b      	ldr	r3, [pc, #44]	@ (800250c <HAL_GPIO_Init+0x304>)
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	69bb      	ldr	r3, [r7, #24]
 80024e2:	43db      	mvns	r3, r3
 80024e4:	4909      	ldr	r1, [pc, #36]	@ (800250c <HAL_GPIO_Init+0x304>)
 80024e6:	4013      	ands	r3, r2
 80024e8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80024ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ec:	3301      	adds	r3, #1
 80024ee:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	681a      	ldr	r2, [r3, #0]
 80024f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024f6:	fa22 f303 	lsr.w	r3, r2, r3
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	f47f ae8e 	bne.w	800221c <HAL_GPIO_Init+0x14>
  }
}
 8002500:	bf00      	nop
 8002502:	bf00      	nop
 8002504:	372c      	adds	r7, #44	@ 0x2c
 8002506:	46bd      	mov	sp, r7
 8002508:	bc80      	pop	{r7}
 800250a:	4770      	bx	lr
 800250c:	40010400 	.word	0x40010400

08002510 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002510:	b480      	push	{r7}
 8002512:	b083      	sub	sp, #12
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
 8002518:	460b      	mov	r3, r1
 800251a:	807b      	strh	r3, [r7, #2]
 800251c:	4613      	mov	r3, r2
 800251e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002520:	787b      	ldrb	r3, [r7, #1]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d003      	beq.n	800252e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002526:	887a      	ldrh	r2, [r7, #2]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800252c:	e003      	b.n	8002536 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800252e:	887b      	ldrh	r3, [r7, #2]
 8002530:	041a      	lsls	r2, r3, #16
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	611a      	str	r2, [r3, #16]
}
 8002536:	bf00      	nop
 8002538:	370c      	adds	r7, #12
 800253a:	46bd      	mov	sp, r7
 800253c:	bc80      	pop	{r7}
 800253e:	4770      	bx	lr

08002540 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002540:	b480      	push	{r7}
 8002542:	b085      	sub	sp, #20
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
 8002548:	460b      	mov	r3, r1
 800254a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	68db      	ldr	r3, [r3, #12]
 8002550:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002552:	887a      	ldrh	r2, [r7, #2]
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	4013      	ands	r3, r2
 8002558:	041a      	lsls	r2, r3, #16
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	43d9      	mvns	r1, r3
 800255e:	887b      	ldrh	r3, [r7, #2]
 8002560:	400b      	ands	r3, r1
 8002562:	431a      	orrs	r2, r3
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	611a      	str	r2, [r3, #16]
}
 8002568:	bf00      	nop
 800256a:	3714      	adds	r7, #20
 800256c:	46bd      	mov	sp, r7
 800256e:	bc80      	pop	{r7}
 8002570:	4770      	bx	lr
	...

08002574 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b084      	sub	sp, #16
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d101      	bne.n	8002586 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e12b      	b.n	80027de <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800258c:	b2db      	uxtb	r3, r3
 800258e:	2b00      	cmp	r3, #0
 8002590:	d106      	bne.n	80025a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2200      	movs	r2, #0
 8002596:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800259a:	6878      	ldr	r0, [r7, #4]
 800259c:	f7fe fd68 	bl	8001070 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2224      	movs	r2, #36	@ 0x24
 80025a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	681a      	ldr	r2, [r3, #0]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f022 0201 	bic.w	r2, r2, #1
 80025b6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80025c6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	681a      	ldr	r2, [r3, #0]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80025d6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80025d8:	f000 fcda 	bl	8002f90 <HAL_RCC_GetPCLK1Freq>
 80025dc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	4a81      	ldr	r2, [pc, #516]	@ (80027e8 <HAL_I2C_Init+0x274>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	d807      	bhi.n	80025f8 <HAL_I2C_Init+0x84>
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	4a80      	ldr	r2, [pc, #512]	@ (80027ec <HAL_I2C_Init+0x278>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	bf94      	ite	ls
 80025f0:	2301      	movls	r3, #1
 80025f2:	2300      	movhi	r3, #0
 80025f4:	b2db      	uxtb	r3, r3
 80025f6:	e006      	b.n	8002606 <HAL_I2C_Init+0x92>
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	4a7d      	ldr	r2, [pc, #500]	@ (80027f0 <HAL_I2C_Init+0x27c>)
 80025fc:	4293      	cmp	r3, r2
 80025fe:	bf94      	ite	ls
 8002600:	2301      	movls	r3, #1
 8002602:	2300      	movhi	r3, #0
 8002604:	b2db      	uxtb	r3, r3
 8002606:	2b00      	cmp	r3, #0
 8002608:	d001      	beq.n	800260e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	e0e7      	b.n	80027de <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	4a78      	ldr	r2, [pc, #480]	@ (80027f4 <HAL_I2C_Init+0x280>)
 8002612:	fba2 2303 	umull	r2, r3, r2, r3
 8002616:	0c9b      	lsrs	r3, r3, #18
 8002618:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	68ba      	ldr	r2, [r7, #8]
 800262a:	430a      	orrs	r2, r1
 800262c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	6a1b      	ldr	r3, [r3, #32]
 8002634:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	4a6a      	ldr	r2, [pc, #424]	@ (80027e8 <HAL_I2C_Init+0x274>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d802      	bhi.n	8002648 <HAL_I2C_Init+0xd4>
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	3301      	adds	r3, #1
 8002646:	e009      	b.n	800265c <HAL_I2C_Init+0xe8>
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800264e:	fb02 f303 	mul.w	r3, r2, r3
 8002652:	4a69      	ldr	r2, [pc, #420]	@ (80027f8 <HAL_I2C_Init+0x284>)
 8002654:	fba2 2303 	umull	r2, r3, r2, r3
 8002658:	099b      	lsrs	r3, r3, #6
 800265a:	3301      	adds	r3, #1
 800265c:	687a      	ldr	r2, [r7, #4]
 800265e:	6812      	ldr	r2, [r2, #0]
 8002660:	430b      	orrs	r3, r1
 8002662:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	69db      	ldr	r3, [r3, #28]
 800266a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800266e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	495c      	ldr	r1, [pc, #368]	@ (80027e8 <HAL_I2C_Init+0x274>)
 8002678:	428b      	cmp	r3, r1
 800267a:	d819      	bhi.n	80026b0 <HAL_I2C_Init+0x13c>
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	1e59      	subs	r1, r3, #1
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	005b      	lsls	r3, r3, #1
 8002686:	fbb1 f3f3 	udiv	r3, r1, r3
 800268a:	1c59      	adds	r1, r3, #1
 800268c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002690:	400b      	ands	r3, r1
 8002692:	2b00      	cmp	r3, #0
 8002694:	d00a      	beq.n	80026ac <HAL_I2C_Init+0x138>
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	1e59      	subs	r1, r3, #1
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	005b      	lsls	r3, r3, #1
 80026a0:	fbb1 f3f3 	udiv	r3, r1, r3
 80026a4:	3301      	adds	r3, #1
 80026a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026aa:	e051      	b.n	8002750 <HAL_I2C_Init+0x1dc>
 80026ac:	2304      	movs	r3, #4
 80026ae:	e04f      	b.n	8002750 <HAL_I2C_Init+0x1dc>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d111      	bne.n	80026dc <HAL_I2C_Init+0x168>
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	1e58      	subs	r0, r3, #1
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6859      	ldr	r1, [r3, #4]
 80026c0:	460b      	mov	r3, r1
 80026c2:	005b      	lsls	r3, r3, #1
 80026c4:	440b      	add	r3, r1
 80026c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80026ca:	3301      	adds	r3, #1
 80026cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	bf0c      	ite	eq
 80026d4:	2301      	moveq	r3, #1
 80026d6:	2300      	movne	r3, #0
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	e012      	b.n	8002702 <HAL_I2C_Init+0x18e>
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	1e58      	subs	r0, r3, #1
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6859      	ldr	r1, [r3, #4]
 80026e4:	460b      	mov	r3, r1
 80026e6:	009b      	lsls	r3, r3, #2
 80026e8:	440b      	add	r3, r1
 80026ea:	0099      	lsls	r1, r3, #2
 80026ec:	440b      	add	r3, r1
 80026ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80026f2:	3301      	adds	r3, #1
 80026f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	bf0c      	ite	eq
 80026fc:	2301      	moveq	r3, #1
 80026fe:	2300      	movne	r3, #0
 8002700:	b2db      	uxtb	r3, r3
 8002702:	2b00      	cmp	r3, #0
 8002704:	d001      	beq.n	800270a <HAL_I2C_Init+0x196>
 8002706:	2301      	movs	r3, #1
 8002708:	e022      	b.n	8002750 <HAL_I2C_Init+0x1dc>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	689b      	ldr	r3, [r3, #8]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d10e      	bne.n	8002730 <HAL_I2C_Init+0x1bc>
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	1e58      	subs	r0, r3, #1
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6859      	ldr	r1, [r3, #4]
 800271a:	460b      	mov	r3, r1
 800271c:	005b      	lsls	r3, r3, #1
 800271e:	440b      	add	r3, r1
 8002720:	fbb0 f3f3 	udiv	r3, r0, r3
 8002724:	3301      	adds	r3, #1
 8002726:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800272a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800272e:	e00f      	b.n	8002750 <HAL_I2C_Init+0x1dc>
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	1e58      	subs	r0, r3, #1
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6859      	ldr	r1, [r3, #4]
 8002738:	460b      	mov	r3, r1
 800273a:	009b      	lsls	r3, r3, #2
 800273c:	440b      	add	r3, r1
 800273e:	0099      	lsls	r1, r3, #2
 8002740:	440b      	add	r3, r1
 8002742:	fbb0 f3f3 	udiv	r3, r0, r3
 8002746:	3301      	adds	r3, #1
 8002748:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800274c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002750:	6879      	ldr	r1, [r7, #4]
 8002752:	6809      	ldr	r1, [r1, #0]
 8002754:	4313      	orrs	r3, r2
 8002756:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	69da      	ldr	r2, [r3, #28]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6a1b      	ldr	r3, [r3, #32]
 800276a:	431a      	orrs	r2, r3
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	430a      	orrs	r2, r1
 8002772:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	689b      	ldr	r3, [r3, #8]
 800277a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800277e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002782:	687a      	ldr	r2, [r7, #4]
 8002784:	6911      	ldr	r1, [r2, #16]
 8002786:	687a      	ldr	r2, [r7, #4]
 8002788:	68d2      	ldr	r2, [r2, #12]
 800278a:	4311      	orrs	r1, r2
 800278c:	687a      	ldr	r2, [r7, #4]
 800278e:	6812      	ldr	r2, [r2, #0]
 8002790:	430b      	orrs	r3, r1
 8002792:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	68db      	ldr	r3, [r3, #12]
 800279a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	695a      	ldr	r2, [r3, #20]
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	699b      	ldr	r3, [r3, #24]
 80027a6:	431a      	orrs	r2, r3
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	430a      	orrs	r2, r1
 80027ae:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f042 0201 	orr.w	r2, r2, #1
 80027be:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2200      	movs	r2, #0
 80027c4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2220      	movs	r2, #32
 80027ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2200      	movs	r2, #0
 80027d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2200      	movs	r2, #0
 80027d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80027dc:	2300      	movs	r3, #0
}
 80027de:	4618      	mov	r0, r3
 80027e0:	3710      	adds	r7, #16
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	000186a0 	.word	0x000186a0
 80027ec:	001e847f 	.word	0x001e847f
 80027f0:	003d08ff 	.word	0x003d08ff
 80027f4:	431bde83 	.word	0x431bde83
 80027f8:	10624dd3 	.word	0x10624dd3

080027fc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b086      	sub	sp, #24
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d101      	bne.n	800280e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800280a:	2301      	movs	r3, #1
 800280c:	e272      	b.n	8002cf4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f003 0301 	and.w	r3, r3, #1
 8002816:	2b00      	cmp	r3, #0
 8002818:	f000 8087 	beq.w	800292a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800281c:	4b92      	ldr	r3, [pc, #584]	@ (8002a68 <HAL_RCC_OscConfig+0x26c>)
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	f003 030c 	and.w	r3, r3, #12
 8002824:	2b04      	cmp	r3, #4
 8002826:	d00c      	beq.n	8002842 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002828:	4b8f      	ldr	r3, [pc, #572]	@ (8002a68 <HAL_RCC_OscConfig+0x26c>)
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	f003 030c 	and.w	r3, r3, #12
 8002830:	2b08      	cmp	r3, #8
 8002832:	d112      	bne.n	800285a <HAL_RCC_OscConfig+0x5e>
 8002834:	4b8c      	ldr	r3, [pc, #560]	@ (8002a68 <HAL_RCC_OscConfig+0x26c>)
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800283c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002840:	d10b      	bne.n	800285a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002842:	4b89      	ldr	r3, [pc, #548]	@ (8002a68 <HAL_RCC_OscConfig+0x26c>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800284a:	2b00      	cmp	r3, #0
 800284c:	d06c      	beq.n	8002928 <HAL_RCC_OscConfig+0x12c>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d168      	bne.n	8002928 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002856:	2301      	movs	r3, #1
 8002858:	e24c      	b.n	8002cf4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002862:	d106      	bne.n	8002872 <HAL_RCC_OscConfig+0x76>
 8002864:	4b80      	ldr	r3, [pc, #512]	@ (8002a68 <HAL_RCC_OscConfig+0x26c>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	4a7f      	ldr	r2, [pc, #508]	@ (8002a68 <HAL_RCC_OscConfig+0x26c>)
 800286a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800286e:	6013      	str	r3, [r2, #0]
 8002870:	e02e      	b.n	80028d0 <HAL_RCC_OscConfig+0xd4>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d10c      	bne.n	8002894 <HAL_RCC_OscConfig+0x98>
 800287a:	4b7b      	ldr	r3, [pc, #492]	@ (8002a68 <HAL_RCC_OscConfig+0x26c>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a7a      	ldr	r2, [pc, #488]	@ (8002a68 <HAL_RCC_OscConfig+0x26c>)
 8002880:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002884:	6013      	str	r3, [r2, #0]
 8002886:	4b78      	ldr	r3, [pc, #480]	@ (8002a68 <HAL_RCC_OscConfig+0x26c>)
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	4a77      	ldr	r2, [pc, #476]	@ (8002a68 <HAL_RCC_OscConfig+0x26c>)
 800288c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002890:	6013      	str	r3, [r2, #0]
 8002892:	e01d      	b.n	80028d0 <HAL_RCC_OscConfig+0xd4>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800289c:	d10c      	bne.n	80028b8 <HAL_RCC_OscConfig+0xbc>
 800289e:	4b72      	ldr	r3, [pc, #456]	@ (8002a68 <HAL_RCC_OscConfig+0x26c>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a71      	ldr	r2, [pc, #452]	@ (8002a68 <HAL_RCC_OscConfig+0x26c>)
 80028a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80028a8:	6013      	str	r3, [r2, #0]
 80028aa:	4b6f      	ldr	r3, [pc, #444]	@ (8002a68 <HAL_RCC_OscConfig+0x26c>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4a6e      	ldr	r2, [pc, #440]	@ (8002a68 <HAL_RCC_OscConfig+0x26c>)
 80028b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028b4:	6013      	str	r3, [r2, #0]
 80028b6:	e00b      	b.n	80028d0 <HAL_RCC_OscConfig+0xd4>
 80028b8:	4b6b      	ldr	r3, [pc, #428]	@ (8002a68 <HAL_RCC_OscConfig+0x26c>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a6a      	ldr	r2, [pc, #424]	@ (8002a68 <HAL_RCC_OscConfig+0x26c>)
 80028be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80028c2:	6013      	str	r3, [r2, #0]
 80028c4:	4b68      	ldr	r3, [pc, #416]	@ (8002a68 <HAL_RCC_OscConfig+0x26c>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a67      	ldr	r2, [pc, #412]	@ (8002a68 <HAL_RCC_OscConfig+0x26c>)
 80028ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80028ce:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d013      	beq.n	8002900 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028d8:	f7fe fdb4 	bl	8001444 <HAL_GetTick>
 80028dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028de:	e008      	b.n	80028f2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028e0:	f7fe fdb0 	bl	8001444 <HAL_GetTick>
 80028e4:	4602      	mov	r2, r0
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	1ad3      	subs	r3, r2, r3
 80028ea:	2b64      	cmp	r3, #100	@ 0x64
 80028ec:	d901      	bls.n	80028f2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80028ee:	2303      	movs	r3, #3
 80028f0:	e200      	b.n	8002cf4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028f2:	4b5d      	ldr	r3, [pc, #372]	@ (8002a68 <HAL_RCC_OscConfig+0x26c>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d0f0      	beq.n	80028e0 <HAL_RCC_OscConfig+0xe4>
 80028fe:	e014      	b.n	800292a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002900:	f7fe fda0 	bl	8001444 <HAL_GetTick>
 8002904:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002906:	e008      	b.n	800291a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002908:	f7fe fd9c 	bl	8001444 <HAL_GetTick>
 800290c:	4602      	mov	r2, r0
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	2b64      	cmp	r3, #100	@ 0x64
 8002914:	d901      	bls.n	800291a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002916:	2303      	movs	r3, #3
 8002918:	e1ec      	b.n	8002cf4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800291a:	4b53      	ldr	r3, [pc, #332]	@ (8002a68 <HAL_RCC_OscConfig+0x26c>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002922:	2b00      	cmp	r3, #0
 8002924:	d1f0      	bne.n	8002908 <HAL_RCC_OscConfig+0x10c>
 8002926:	e000      	b.n	800292a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002928:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f003 0302 	and.w	r3, r3, #2
 8002932:	2b00      	cmp	r3, #0
 8002934:	d063      	beq.n	80029fe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002936:	4b4c      	ldr	r3, [pc, #304]	@ (8002a68 <HAL_RCC_OscConfig+0x26c>)
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	f003 030c 	and.w	r3, r3, #12
 800293e:	2b00      	cmp	r3, #0
 8002940:	d00b      	beq.n	800295a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002942:	4b49      	ldr	r3, [pc, #292]	@ (8002a68 <HAL_RCC_OscConfig+0x26c>)
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	f003 030c 	and.w	r3, r3, #12
 800294a:	2b08      	cmp	r3, #8
 800294c:	d11c      	bne.n	8002988 <HAL_RCC_OscConfig+0x18c>
 800294e:	4b46      	ldr	r3, [pc, #280]	@ (8002a68 <HAL_RCC_OscConfig+0x26c>)
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002956:	2b00      	cmp	r3, #0
 8002958:	d116      	bne.n	8002988 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800295a:	4b43      	ldr	r3, [pc, #268]	@ (8002a68 <HAL_RCC_OscConfig+0x26c>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f003 0302 	and.w	r3, r3, #2
 8002962:	2b00      	cmp	r3, #0
 8002964:	d005      	beq.n	8002972 <HAL_RCC_OscConfig+0x176>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	691b      	ldr	r3, [r3, #16]
 800296a:	2b01      	cmp	r3, #1
 800296c:	d001      	beq.n	8002972 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800296e:	2301      	movs	r3, #1
 8002970:	e1c0      	b.n	8002cf4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002972:	4b3d      	ldr	r3, [pc, #244]	@ (8002a68 <HAL_RCC_OscConfig+0x26c>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	695b      	ldr	r3, [r3, #20]
 800297e:	00db      	lsls	r3, r3, #3
 8002980:	4939      	ldr	r1, [pc, #228]	@ (8002a68 <HAL_RCC_OscConfig+0x26c>)
 8002982:	4313      	orrs	r3, r2
 8002984:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002986:	e03a      	b.n	80029fe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	691b      	ldr	r3, [r3, #16]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d020      	beq.n	80029d2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002990:	4b36      	ldr	r3, [pc, #216]	@ (8002a6c <HAL_RCC_OscConfig+0x270>)
 8002992:	2201      	movs	r2, #1
 8002994:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002996:	f7fe fd55 	bl	8001444 <HAL_GetTick>
 800299a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800299c:	e008      	b.n	80029b0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800299e:	f7fe fd51 	bl	8001444 <HAL_GetTick>
 80029a2:	4602      	mov	r2, r0
 80029a4:	693b      	ldr	r3, [r7, #16]
 80029a6:	1ad3      	subs	r3, r2, r3
 80029a8:	2b02      	cmp	r3, #2
 80029aa:	d901      	bls.n	80029b0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80029ac:	2303      	movs	r3, #3
 80029ae:	e1a1      	b.n	8002cf4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029b0:	4b2d      	ldr	r3, [pc, #180]	@ (8002a68 <HAL_RCC_OscConfig+0x26c>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 0302 	and.w	r3, r3, #2
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d0f0      	beq.n	800299e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029bc:	4b2a      	ldr	r3, [pc, #168]	@ (8002a68 <HAL_RCC_OscConfig+0x26c>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	695b      	ldr	r3, [r3, #20]
 80029c8:	00db      	lsls	r3, r3, #3
 80029ca:	4927      	ldr	r1, [pc, #156]	@ (8002a68 <HAL_RCC_OscConfig+0x26c>)
 80029cc:	4313      	orrs	r3, r2
 80029ce:	600b      	str	r3, [r1, #0]
 80029d0:	e015      	b.n	80029fe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029d2:	4b26      	ldr	r3, [pc, #152]	@ (8002a6c <HAL_RCC_OscConfig+0x270>)
 80029d4:	2200      	movs	r2, #0
 80029d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029d8:	f7fe fd34 	bl	8001444 <HAL_GetTick>
 80029dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029de:	e008      	b.n	80029f2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029e0:	f7fe fd30 	bl	8001444 <HAL_GetTick>
 80029e4:	4602      	mov	r2, r0
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	2b02      	cmp	r3, #2
 80029ec:	d901      	bls.n	80029f2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80029ee:	2303      	movs	r3, #3
 80029f0:	e180      	b.n	8002cf4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029f2:	4b1d      	ldr	r3, [pc, #116]	@ (8002a68 <HAL_RCC_OscConfig+0x26c>)
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0302 	and.w	r3, r3, #2
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d1f0      	bne.n	80029e0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f003 0308 	and.w	r3, r3, #8
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d03a      	beq.n	8002a80 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	699b      	ldr	r3, [r3, #24]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d019      	beq.n	8002a46 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a12:	4b17      	ldr	r3, [pc, #92]	@ (8002a70 <HAL_RCC_OscConfig+0x274>)
 8002a14:	2201      	movs	r2, #1
 8002a16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a18:	f7fe fd14 	bl	8001444 <HAL_GetTick>
 8002a1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a1e:	e008      	b.n	8002a32 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a20:	f7fe fd10 	bl	8001444 <HAL_GetTick>
 8002a24:	4602      	mov	r2, r0
 8002a26:	693b      	ldr	r3, [r7, #16]
 8002a28:	1ad3      	subs	r3, r2, r3
 8002a2a:	2b02      	cmp	r3, #2
 8002a2c:	d901      	bls.n	8002a32 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002a2e:	2303      	movs	r3, #3
 8002a30:	e160      	b.n	8002cf4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a32:	4b0d      	ldr	r3, [pc, #52]	@ (8002a68 <HAL_RCC_OscConfig+0x26c>)
 8002a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a36:	f003 0302 	and.w	r3, r3, #2
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d0f0      	beq.n	8002a20 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002a3e:	2001      	movs	r0, #1
 8002a40:	f000 face 	bl	8002fe0 <RCC_Delay>
 8002a44:	e01c      	b.n	8002a80 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a46:	4b0a      	ldr	r3, [pc, #40]	@ (8002a70 <HAL_RCC_OscConfig+0x274>)
 8002a48:	2200      	movs	r2, #0
 8002a4a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a4c:	f7fe fcfa 	bl	8001444 <HAL_GetTick>
 8002a50:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a52:	e00f      	b.n	8002a74 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a54:	f7fe fcf6 	bl	8001444 <HAL_GetTick>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	2b02      	cmp	r3, #2
 8002a60:	d908      	bls.n	8002a74 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002a62:	2303      	movs	r3, #3
 8002a64:	e146      	b.n	8002cf4 <HAL_RCC_OscConfig+0x4f8>
 8002a66:	bf00      	nop
 8002a68:	40021000 	.word	0x40021000
 8002a6c:	42420000 	.word	0x42420000
 8002a70:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a74:	4b92      	ldr	r3, [pc, #584]	@ (8002cc0 <HAL_RCC_OscConfig+0x4c4>)
 8002a76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a78:	f003 0302 	and.w	r3, r3, #2
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d1e9      	bne.n	8002a54 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 0304 	and.w	r3, r3, #4
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	f000 80a6 	beq.w	8002bda <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a92:	4b8b      	ldr	r3, [pc, #556]	@ (8002cc0 <HAL_RCC_OscConfig+0x4c4>)
 8002a94:	69db      	ldr	r3, [r3, #28]
 8002a96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d10d      	bne.n	8002aba <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a9e:	4b88      	ldr	r3, [pc, #544]	@ (8002cc0 <HAL_RCC_OscConfig+0x4c4>)
 8002aa0:	69db      	ldr	r3, [r3, #28]
 8002aa2:	4a87      	ldr	r2, [pc, #540]	@ (8002cc0 <HAL_RCC_OscConfig+0x4c4>)
 8002aa4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002aa8:	61d3      	str	r3, [r2, #28]
 8002aaa:	4b85      	ldr	r3, [pc, #532]	@ (8002cc0 <HAL_RCC_OscConfig+0x4c4>)
 8002aac:	69db      	ldr	r3, [r3, #28]
 8002aae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ab2:	60bb      	str	r3, [r7, #8]
 8002ab4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aba:	4b82      	ldr	r3, [pc, #520]	@ (8002cc4 <HAL_RCC_OscConfig+0x4c8>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d118      	bne.n	8002af8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ac6:	4b7f      	ldr	r3, [pc, #508]	@ (8002cc4 <HAL_RCC_OscConfig+0x4c8>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a7e      	ldr	r2, [pc, #504]	@ (8002cc4 <HAL_RCC_OscConfig+0x4c8>)
 8002acc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ad0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ad2:	f7fe fcb7 	bl	8001444 <HAL_GetTick>
 8002ad6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ad8:	e008      	b.n	8002aec <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ada:	f7fe fcb3 	bl	8001444 <HAL_GetTick>
 8002ade:	4602      	mov	r2, r0
 8002ae0:	693b      	ldr	r3, [r7, #16]
 8002ae2:	1ad3      	subs	r3, r2, r3
 8002ae4:	2b64      	cmp	r3, #100	@ 0x64
 8002ae6:	d901      	bls.n	8002aec <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002ae8:	2303      	movs	r3, #3
 8002aea:	e103      	b.n	8002cf4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002aec:	4b75      	ldr	r3, [pc, #468]	@ (8002cc4 <HAL_RCC_OscConfig+0x4c8>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d0f0      	beq.n	8002ada <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	68db      	ldr	r3, [r3, #12]
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d106      	bne.n	8002b0e <HAL_RCC_OscConfig+0x312>
 8002b00:	4b6f      	ldr	r3, [pc, #444]	@ (8002cc0 <HAL_RCC_OscConfig+0x4c4>)
 8002b02:	6a1b      	ldr	r3, [r3, #32]
 8002b04:	4a6e      	ldr	r2, [pc, #440]	@ (8002cc0 <HAL_RCC_OscConfig+0x4c4>)
 8002b06:	f043 0301 	orr.w	r3, r3, #1
 8002b0a:	6213      	str	r3, [r2, #32]
 8002b0c:	e02d      	b.n	8002b6a <HAL_RCC_OscConfig+0x36e>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	68db      	ldr	r3, [r3, #12]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d10c      	bne.n	8002b30 <HAL_RCC_OscConfig+0x334>
 8002b16:	4b6a      	ldr	r3, [pc, #424]	@ (8002cc0 <HAL_RCC_OscConfig+0x4c4>)
 8002b18:	6a1b      	ldr	r3, [r3, #32]
 8002b1a:	4a69      	ldr	r2, [pc, #420]	@ (8002cc0 <HAL_RCC_OscConfig+0x4c4>)
 8002b1c:	f023 0301 	bic.w	r3, r3, #1
 8002b20:	6213      	str	r3, [r2, #32]
 8002b22:	4b67      	ldr	r3, [pc, #412]	@ (8002cc0 <HAL_RCC_OscConfig+0x4c4>)
 8002b24:	6a1b      	ldr	r3, [r3, #32]
 8002b26:	4a66      	ldr	r2, [pc, #408]	@ (8002cc0 <HAL_RCC_OscConfig+0x4c4>)
 8002b28:	f023 0304 	bic.w	r3, r3, #4
 8002b2c:	6213      	str	r3, [r2, #32]
 8002b2e:	e01c      	b.n	8002b6a <HAL_RCC_OscConfig+0x36e>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	68db      	ldr	r3, [r3, #12]
 8002b34:	2b05      	cmp	r3, #5
 8002b36:	d10c      	bne.n	8002b52 <HAL_RCC_OscConfig+0x356>
 8002b38:	4b61      	ldr	r3, [pc, #388]	@ (8002cc0 <HAL_RCC_OscConfig+0x4c4>)
 8002b3a:	6a1b      	ldr	r3, [r3, #32]
 8002b3c:	4a60      	ldr	r2, [pc, #384]	@ (8002cc0 <HAL_RCC_OscConfig+0x4c4>)
 8002b3e:	f043 0304 	orr.w	r3, r3, #4
 8002b42:	6213      	str	r3, [r2, #32]
 8002b44:	4b5e      	ldr	r3, [pc, #376]	@ (8002cc0 <HAL_RCC_OscConfig+0x4c4>)
 8002b46:	6a1b      	ldr	r3, [r3, #32]
 8002b48:	4a5d      	ldr	r2, [pc, #372]	@ (8002cc0 <HAL_RCC_OscConfig+0x4c4>)
 8002b4a:	f043 0301 	orr.w	r3, r3, #1
 8002b4e:	6213      	str	r3, [r2, #32]
 8002b50:	e00b      	b.n	8002b6a <HAL_RCC_OscConfig+0x36e>
 8002b52:	4b5b      	ldr	r3, [pc, #364]	@ (8002cc0 <HAL_RCC_OscConfig+0x4c4>)
 8002b54:	6a1b      	ldr	r3, [r3, #32]
 8002b56:	4a5a      	ldr	r2, [pc, #360]	@ (8002cc0 <HAL_RCC_OscConfig+0x4c4>)
 8002b58:	f023 0301 	bic.w	r3, r3, #1
 8002b5c:	6213      	str	r3, [r2, #32]
 8002b5e:	4b58      	ldr	r3, [pc, #352]	@ (8002cc0 <HAL_RCC_OscConfig+0x4c4>)
 8002b60:	6a1b      	ldr	r3, [r3, #32]
 8002b62:	4a57      	ldr	r2, [pc, #348]	@ (8002cc0 <HAL_RCC_OscConfig+0x4c4>)
 8002b64:	f023 0304 	bic.w	r3, r3, #4
 8002b68:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	68db      	ldr	r3, [r3, #12]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d015      	beq.n	8002b9e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b72:	f7fe fc67 	bl	8001444 <HAL_GetTick>
 8002b76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b78:	e00a      	b.n	8002b90 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b7a:	f7fe fc63 	bl	8001444 <HAL_GetTick>
 8002b7e:	4602      	mov	r2, r0
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	1ad3      	subs	r3, r2, r3
 8002b84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d901      	bls.n	8002b90 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002b8c:	2303      	movs	r3, #3
 8002b8e:	e0b1      	b.n	8002cf4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b90:	4b4b      	ldr	r3, [pc, #300]	@ (8002cc0 <HAL_RCC_OscConfig+0x4c4>)
 8002b92:	6a1b      	ldr	r3, [r3, #32]
 8002b94:	f003 0302 	and.w	r3, r3, #2
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d0ee      	beq.n	8002b7a <HAL_RCC_OscConfig+0x37e>
 8002b9c:	e014      	b.n	8002bc8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b9e:	f7fe fc51 	bl	8001444 <HAL_GetTick>
 8002ba2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ba4:	e00a      	b.n	8002bbc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ba6:	f7fe fc4d 	bl	8001444 <HAL_GetTick>
 8002baa:	4602      	mov	r2, r0
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	1ad3      	subs	r3, r2, r3
 8002bb0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bb4:	4293      	cmp	r3, r2
 8002bb6:	d901      	bls.n	8002bbc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002bb8:	2303      	movs	r3, #3
 8002bba:	e09b      	b.n	8002cf4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bbc:	4b40      	ldr	r3, [pc, #256]	@ (8002cc0 <HAL_RCC_OscConfig+0x4c4>)
 8002bbe:	6a1b      	ldr	r3, [r3, #32]
 8002bc0:	f003 0302 	and.w	r3, r3, #2
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d1ee      	bne.n	8002ba6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002bc8:	7dfb      	ldrb	r3, [r7, #23]
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d105      	bne.n	8002bda <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bce:	4b3c      	ldr	r3, [pc, #240]	@ (8002cc0 <HAL_RCC_OscConfig+0x4c4>)
 8002bd0:	69db      	ldr	r3, [r3, #28]
 8002bd2:	4a3b      	ldr	r2, [pc, #236]	@ (8002cc0 <HAL_RCC_OscConfig+0x4c4>)
 8002bd4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002bd8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	69db      	ldr	r3, [r3, #28]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	f000 8087 	beq.w	8002cf2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002be4:	4b36      	ldr	r3, [pc, #216]	@ (8002cc0 <HAL_RCC_OscConfig+0x4c4>)
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	f003 030c 	and.w	r3, r3, #12
 8002bec:	2b08      	cmp	r3, #8
 8002bee:	d061      	beq.n	8002cb4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	69db      	ldr	r3, [r3, #28]
 8002bf4:	2b02      	cmp	r3, #2
 8002bf6:	d146      	bne.n	8002c86 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bf8:	4b33      	ldr	r3, [pc, #204]	@ (8002cc8 <HAL_RCC_OscConfig+0x4cc>)
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bfe:	f7fe fc21 	bl	8001444 <HAL_GetTick>
 8002c02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c04:	e008      	b.n	8002c18 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c06:	f7fe fc1d 	bl	8001444 <HAL_GetTick>
 8002c0a:	4602      	mov	r2, r0
 8002c0c:	693b      	ldr	r3, [r7, #16]
 8002c0e:	1ad3      	subs	r3, r2, r3
 8002c10:	2b02      	cmp	r3, #2
 8002c12:	d901      	bls.n	8002c18 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002c14:	2303      	movs	r3, #3
 8002c16:	e06d      	b.n	8002cf4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c18:	4b29      	ldr	r3, [pc, #164]	@ (8002cc0 <HAL_RCC_OscConfig+0x4c4>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d1f0      	bne.n	8002c06 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6a1b      	ldr	r3, [r3, #32]
 8002c28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c2c:	d108      	bne.n	8002c40 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002c2e:	4b24      	ldr	r3, [pc, #144]	@ (8002cc0 <HAL_RCC_OscConfig+0x4c4>)
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	4921      	ldr	r1, [pc, #132]	@ (8002cc0 <HAL_RCC_OscConfig+0x4c4>)
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c40:	4b1f      	ldr	r3, [pc, #124]	@ (8002cc0 <HAL_RCC_OscConfig+0x4c4>)
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6a19      	ldr	r1, [r3, #32]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c50:	430b      	orrs	r3, r1
 8002c52:	491b      	ldr	r1, [pc, #108]	@ (8002cc0 <HAL_RCC_OscConfig+0x4c4>)
 8002c54:	4313      	orrs	r3, r2
 8002c56:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c58:	4b1b      	ldr	r3, [pc, #108]	@ (8002cc8 <HAL_RCC_OscConfig+0x4cc>)
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c5e:	f7fe fbf1 	bl	8001444 <HAL_GetTick>
 8002c62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c64:	e008      	b.n	8002c78 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c66:	f7fe fbed 	bl	8001444 <HAL_GetTick>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	693b      	ldr	r3, [r7, #16]
 8002c6e:	1ad3      	subs	r3, r2, r3
 8002c70:	2b02      	cmp	r3, #2
 8002c72:	d901      	bls.n	8002c78 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002c74:	2303      	movs	r3, #3
 8002c76:	e03d      	b.n	8002cf4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c78:	4b11      	ldr	r3, [pc, #68]	@ (8002cc0 <HAL_RCC_OscConfig+0x4c4>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d0f0      	beq.n	8002c66 <HAL_RCC_OscConfig+0x46a>
 8002c84:	e035      	b.n	8002cf2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c86:	4b10      	ldr	r3, [pc, #64]	@ (8002cc8 <HAL_RCC_OscConfig+0x4cc>)
 8002c88:	2200      	movs	r2, #0
 8002c8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c8c:	f7fe fbda 	bl	8001444 <HAL_GetTick>
 8002c90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c92:	e008      	b.n	8002ca6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c94:	f7fe fbd6 	bl	8001444 <HAL_GetTick>
 8002c98:	4602      	mov	r2, r0
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	1ad3      	subs	r3, r2, r3
 8002c9e:	2b02      	cmp	r3, #2
 8002ca0:	d901      	bls.n	8002ca6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002ca2:	2303      	movs	r3, #3
 8002ca4:	e026      	b.n	8002cf4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ca6:	4b06      	ldr	r3, [pc, #24]	@ (8002cc0 <HAL_RCC_OscConfig+0x4c4>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d1f0      	bne.n	8002c94 <HAL_RCC_OscConfig+0x498>
 8002cb2:	e01e      	b.n	8002cf2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	69db      	ldr	r3, [r3, #28]
 8002cb8:	2b01      	cmp	r3, #1
 8002cba:	d107      	bne.n	8002ccc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	e019      	b.n	8002cf4 <HAL_RCC_OscConfig+0x4f8>
 8002cc0:	40021000 	.word	0x40021000
 8002cc4:	40007000 	.word	0x40007000
 8002cc8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002ccc:	4b0b      	ldr	r3, [pc, #44]	@ (8002cfc <HAL_RCC_OscConfig+0x500>)
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6a1b      	ldr	r3, [r3, #32]
 8002cdc:	429a      	cmp	r2, r3
 8002cde:	d106      	bne.n	8002cee <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cea:	429a      	cmp	r2, r3
 8002cec:	d001      	beq.n	8002cf2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e000      	b.n	8002cf4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002cf2:	2300      	movs	r3, #0
}
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	3718      	adds	r7, #24
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}
 8002cfc:	40021000 	.word	0x40021000

08002d00 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b084      	sub	sp, #16
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
 8002d08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d101      	bne.n	8002d14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d10:	2301      	movs	r3, #1
 8002d12:	e0d0      	b.n	8002eb6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002d14:	4b6a      	ldr	r3, [pc, #424]	@ (8002ec0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f003 0307 	and.w	r3, r3, #7
 8002d1c:	683a      	ldr	r2, [r7, #0]
 8002d1e:	429a      	cmp	r2, r3
 8002d20:	d910      	bls.n	8002d44 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d22:	4b67      	ldr	r3, [pc, #412]	@ (8002ec0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f023 0207 	bic.w	r2, r3, #7
 8002d2a:	4965      	ldr	r1, [pc, #404]	@ (8002ec0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d32:	4b63      	ldr	r3, [pc, #396]	@ (8002ec0 <HAL_RCC_ClockConfig+0x1c0>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f003 0307 	and.w	r3, r3, #7
 8002d3a:	683a      	ldr	r2, [r7, #0]
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	d001      	beq.n	8002d44 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	e0b8      	b.n	8002eb6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f003 0302 	and.w	r3, r3, #2
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d020      	beq.n	8002d92 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f003 0304 	and.w	r3, r3, #4
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d005      	beq.n	8002d68 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d5c:	4b59      	ldr	r3, [pc, #356]	@ (8002ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	4a58      	ldr	r2, [pc, #352]	@ (8002ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d62:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002d66:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f003 0308 	and.w	r3, r3, #8
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d005      	beq.n	8002d80 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d74:	4b53      	ldr	r3, [pc, #332]	@ (8002ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	4a52      	ldr	r2, [pc, #328]	@ (8002ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d7a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002d7e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d80:	4b50      	ldr	r3, [pc, #320]	@ (8002ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	494d      	ldr	r1, [pc, #308]	@ (8002ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f003 0301 	and.w	r3, r3, #1
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d040      	beq.n	8002e20 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	d107      	bne.n	8002db6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002da6:	4b47      	ldr	r3, [pc, #284]	@ (8002ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d115      	bne.n	8002dde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002db2:	2301      	movs	r3, #1
 8002db4:	e07f      	b.n	8002eb6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	2b02      	cmp	r3, #2
 8002dbc:	d107      	bne.n	8002dce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002dbe:	4b41      	ldr	r3, [pc, #260]	@ (8002ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d109      	bne.n	8002dde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e073      	b.n	8002eb6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dce:	4b3d      	ldr	r3, [pc, #244]	@ (8002ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f003 0302 	and.w	r3, r3, #2
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d101      	bne.n	8002dde <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e06b      	b.n	8002eb6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002dde:	4b39      	ldr	r3, [pc, #228]	@ (8002ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	f023 0203 	bic.w	r2, r3, #3
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	4936      	ldr	r1, [pc, #216]	@ (8002ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8002dec:	4313      	orrs	r3, r2
 8002dee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002df0:	f7fe fb28 	bl	8001444 <HAL_GetTick>
 8002df4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002df6:	e00a      	b.n	8002e0e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002df8:	f7fe fb24 	bl	8001444 <HAL_GetTick>
 8002dfc:	4602      	mov	r2, r0
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	1ad3      	subs	r3, r2, r3
 8002e02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d901      	bls.n	8002e0e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002e0a:	2303      	movs	r3, #3
 8002e0c:	e053      	b.n	8002eb6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e0e:	4b2d      	ldr	r3, [pc, #180]	@ (8002ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	f003 020c 	and.w	r2, r3, #12
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	429a      	cmp	r2, r3
 8002e1e:	d1eb      	bne.n	8002df8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002e20:	4b27      	ldr	r3, [pc, #156]	@ (8002ec0 <HAL_RCC_ClockConfig+0x1c0>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f003 0307 	and.w	r3, r3, #7
 8002e28:	683a      	ldr	r2, [r7, #0]
 8002e2a:	429a      	cmp	r2, r3
 8002e2c:	d210      	bcs.n	8002e50 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e2e:	4b24      	ldr	r3, [pc, #144]	@ (8002ec0 <HAL_RCC_ClockConfig+0x1c0>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f023 0207 	bic.w	r2, r3, #7
 8002e36:	4922      	ldr	r1, [pc, #136]	@ (8002ec0 <HAL_RCC_ClockConfig+0x1c0>)
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e3e:	4b20      	ldr	r3, [pc, #128]	@ (8002ec0 <HAL_RCC_ClockConfig+0x1c0>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f003 0307 	and.w	r3, r3, #7
 8002e46:	683a      	ldr	r2, [r7, #0]
 8002e48:	429a      	cmp	r2, r3
 8002e4a:	d001      	beq.n	8002e50 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	e032      	b.n	8002eb6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f003 0304 	and.w	r3, r3, #4
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d008      	beq.n	8002e6e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e5c:	4b19      	ldr	r3, [pc, #100]	@ (8002ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	68db      	ldr	r3, [r3, #12]
 8002e68:	4916      	ldr	r1, [pc, #88]	@ (8002ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f003 0308 	and.w	r3, r3, #8
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d009      	beq.n	8002e8e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002e7a:	4b12      	ldr	r3, [pc, #72]	@ (8002ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	691b      	ldr	r3, [r3, #16]
 8002e86:	00db      	lsls	r3, r3, #3
 8002e88:	490e      	ldr	r1, [pc, #56]	@ (8002ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e8e:	f000 f821 	bl	8002ed4 <HAL_RCC_GetSysClockFreq>
 8002e92:	4602      	mov	r2, r0
 8002e94:	4b0b      	ldr	r3, [pc, #44]	@ (8002ec4 <HAL_RCC_ClockConfig+0x1c4>)
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	091b      	lsrs	r3, r3, #4
 8002e9a:	f003 030f 	and.w	r3, r3, #15
 8002e9e:	490a      	ldr	r1, [pc, #40]	@ (8002ec8 <HAL_RCC_ClockConfig+0x1c8>)
 8002ea0:	5ccb      	ldrb	r3, [r1, r3]
 8002ea2:	fa22 f303 	lsr.w	r3, r2, r3
 8002ea6:	4a09      	ldr	r2, [pc, #36]	@ (8002ecc <HAL_RCC_ClockConfig+0x1cc>)
 8002ea8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002eaa:	4b09      	ldr	r3, [pc, #36]	@ (8002ed0 <HAL_RCC_ClockConfig+0x1d0>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f7fe fa86 	bl	80013c0 <HAL_InitTick>

  return HAL_OK;
 8002eb4:	2300      	movs	r3, #0
}
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	3710      	adds	r7, #16
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}
 8002ebe:	bf00      	nop
 8002ec0:	40022000 	.word	0x40022000
 8002ec4:	40021000 	.word	0x40021000
 8002ec8:	08006ae8 	.word	0x08006ae8
 8002ecc:	20000000 	.word	0x20000000
 8002ed0:	20000004 	.word	0x20000004

08002ed4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b087      	sub	sp, #28
 8002ed8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002eda:	2300      	movs	r3, #0
 8002edc:	60fb      	str	r3, [r7, #12]
 8002ede:	2300      	movs	r3, #0
 8002ee0:	60bb      	str	r3, [r7, #8]
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	617b      	str	r3, [r7, #20]
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002eea:	2300      	movs	r3, #0
 8002eec:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002eee:	4b1e      	ldr	r3, [pc, #120]	@ (8002f68 <HAL_RCC_GetSysClockFreq+0x94>)
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	f003 030c 	and.w	r3, r3, #12
 8002efa:	2b04      	cmp	r3, #4
 8002efc:	d002      	beq.n	8002f04 <HAL_RCC_GetSysClockFreq+0x30>
 8002efe:	2b08      	cmp	r3, #8
 8002f00:	d003      	beq.n	8002f0a <HAL_RCC_GetSysClockFreq+0x36>
 8002f02:	e027      	b.n	8002f54 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002f04:	4b19      	ldr	r3, [pc, #100]	@ (8002f6c <HAL_RCC_GetSysClockFreq+0x98>)
 8002f06:	613b      	str	r3, [r7, #16]
      break;
 8002f08:	e027      	b.n	8002f5a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	0c9b      	lsrs	r3, r3, #18
 8002f0e:	f003 030f 	and.w	r3, r3, #15
 8002f12:	4a17      	ldr	r2, [pc, #92]	@ (8002f70 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002f14:	5cd3      	ldrb	r3, [r2, r3]
 8002f16:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d010      	beq.n	8002f44 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002f22:	4b11      	ldr	r3, [pc, #68]	@ (8002f68 <HAL_RCC_GetSysClockFreq+0x94>)
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	0c5b      	lsrs	r3, r3, #17
 8002f28:	f003 0301 	and.w	r3, r3, #1
 8002f2c:	4a11      	ldr	r2, [pc, #68]	@ (8002f74 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002f2e:	5cd3      	ldrb	r3, [r2, r3]
 8002f30:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	4a0d      	ldr	r2, [pc, #52]	@ (8002f6c <HAL_RCC_GetSysClockFreq+0x98>)
 8002f36:	fb03 f202 	mul.w	r2, r3, r2
 8002f3a:	68bb      	ldr	r3, [r7, #8]
 8002f3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f40:	617b      	str	r3, [r7, #20]
 8002f42:	e004      	b.n	8002f4e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	4a0c      	ldr	r2, [pc, #48]	@ (8002f78 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002f48:	fb02 f303 	mul.w	r3, r2, r3
 8002f4c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	613b      	str	r3, [r7, #16]
      break;
 8002f52:	e002      	b.n	8002f5a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002f54:	4b05      	ldr	r3, [pc, #20]	@ (8002f6c <HAL_RCC_GetSysClockFreq+0x98>)
 8002f56:	613b      	str	r3, [r7, #16]
      break;
 8002f58:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f5a:	693b      	ldr	r3, [r7, #16]
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	371c      	adds	r7, #28
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bc80      	pop	{r7}
 8002f64:	4770      	bx	lr
 8002f66:	bf00      	nop
 8002f68:	40021000 	.word	0x40021000
 8002f6c:	007a1200 	.word	0x007a1200
 8002f70:	08006b00 	.word	0x08006b00
 8002f74:	08006b10 	.word	0x08006b10
 8002f78:	003d0900 	.word	0x003d0900

08002f7c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f7c:	b480      	push	{r7}
 8002f7e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f80:	4b02      	ldr	r3, [pc, #8]	@ (8002f8c <HAL_RCC_GetHCLKFreq+0x10>)
 8002f82:	681b      	ldr	r3, [r3, #0]
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bc80      	pop	{r7}
 8002f8a:	4770      	bx	lr
 8002f8c:	20000000 	.word	0x20000000

08002f90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002f94:	f7ff fff2 	bl	8002f7c <HAL_RCC_GetHCLKFreq>
 8002f98:	4602      	mov	r2, r0
 8002f9a:	4b05      	ldr	r3, [pc, #20]	@ (8002fb0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	0a1b      	lsrs	r3, r3, #8
 8002fa0:	f003 0307 	and.w	r3, r3, #7
 8002fa4:	4903      	ldr	r1, [pc, #12]	@ (8002fb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002fa6:	5ccb      	ldrb	r3, [r1, r3]
 8002fa8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	bd80      	pop	{r7, pc}
 8002fb0:	40021000 	.word	0x40021000
 8002fb4:	08006af8 	.word	0x08006af8

08002fb8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002fbc:	f7ff ffde 	bl	8002f7c <HAL_RCC_GetHCLKFreq>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	4b05      	ldr	r3, [pc, #20]	@ (8002fd8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	0adb      	lsrs	r3, r3, #11
 8002fc8:	f003 0307 	and.w	r3, r3, #7
 8002fcc:	4903      	ldr	r1, [pc, #12]	@ (8002fdc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002fce:	5ccb      	ldrb	r3, [r1, r3]
 8002fd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	bd80      	pop	{r7, pc}
 8002fd8:	40021000 	.word	0x40021000
 8002fdc:	08006af8 	.word	0x08006af8

08002fe0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b085      	sub	sp, #20
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002fe8:	4b0a      	ldr	r3, [pc, #40]	@ (8003014 <RCC_Delay+0x34>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a0a      	ldr	r2, [pc, #40]	@ (8003018 <RCC_Delay+0x38>)
 8002fee:	fba2 2303 	umull	r2, r3, r2, r3
 8002ff2:	0a5b      	lsrs	r3, r3, #9
 8002ff4:	687a      	ldr	r2, [r7, #4]
 8002ff6:	fb02 f303 	mul.w	r3, r2, r3
 8002ffa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002ffc:	bf00      	nop
  }
  while (Delay --);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	1e5a      	subs	r2, r3, #1
 8003002:	60fa      	str	r2, [r7, #12]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d1f9      	bne.n	8002ffc <RCC_Delay+0x1c>
}
 8003008:	bf00      	nop
 800300a:	bf00      	nop
 800300c:	3714      	adds	r7, #20
 800300e:	46bd      	mov	sp, r7
 8003010:	bc80      	pop	{r7}
 8003012:	4770      	bx	lr
 8003014:	20000000 	.word	0x20000000
 8003018:	10624dd3 	.word	0x10624dd3

0800301c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b082      	sub	sp, #8
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d101      	bne.n	800302e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800302a:	2301      	movs	r3, #1
 800302c:	e042      	b.n	80030b4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003034:	b2db      	uxtb	r3, r3
 8003036:	2b00      	cmp	r3, #0
 8003038:	d106      	bne.n	8003048 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2200      	movs	r2, #0
 800303e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003042:	6878      	ldr	r0, [r7, #4]
 8003044:	f7fe f852 	bl	80010ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2224      	movs	r2, #36	@ 0x24
 800304c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	68da      	ldr	r2, [r3, #12]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800305e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003060:	6878      	ldr	r0, [r7, #4]
 8003062:	f000 f971 	bl	8003348 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	691a      	ldr	r2, [r3, #16]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003074:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	695a      	ldr	r2, [r3, #20]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003084:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	68da      	ldr	r2, [r3, #12]
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003094:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2200      	movs	r2, #0
 800309a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2220      	movs	r2, #32
 80030a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2220      	movs	r2, #32
 80030a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2200      	movs	r2, #0
 80030b0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80030b2:	2300      	movs	r3, #0
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	3708      	adds	r7, #8
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}

080030bc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b08a      	sub	sp, #40	@ 0x28
 80030c0:	af02      	add	r7, sp, #8
 80030c2:	60f8      	str	r0, [r7, #12]
 80030c4:	60b9      	str	r1, [r7, #8]
 80030c6:	603b      	str	r3, [r7, #0]
 80030c8:	4613      	mov	r3, r2
 80030ca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80030cc:	2300      	movs	r3, #0
 80030ce:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030d6:	b2db      	uxtb	r3, r3
 80030d8:	2b20      	cmp	r3, #32
 80030da:	d175      	bne.n	80031c8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d002      	beq.n	80030e8 <HAL_UART_Transmit+0x2c>
 80030e2:	88fb      	ldrh	r3, [r7, #6]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d101      	bne.n	80030ec <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80030e8:	2301      	movs	r3, #1
 80030ea:	e06e      	b.n	80031ca <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2200      	movs	r2, #0
 80030f0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	2221      	movs	r2, #33	@ 0x21
 80030f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80030fa:	f7fe f9a3 	bl	8001444 <HAL_GetTick>
 80030fe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	88fa      	ldrh	r2, [r7, #6]
 8003104:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	88fa      	ldrh	r2, [r7, #6]
 800310a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003114:	d108      	bne.n	8003128 <HAL_UART_Transmit+0x6c>
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	691b      	ldr	r3, [r3, #16]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d104      	bne.n	8003128 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800311e:	2300      	movs	r3, #0
 8003120:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003122:	68bb      	ldr	r3, [r7, #8]
 8003124:	61bb      	str	r3, [r7, #24]
 8003126:	e003      	b.n	8003130 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800312c:	2300      	movs	r3, #0
 800312e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003130:	e02e      	b.n	8003190 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	9300      	str	r3, [sp, #0]
 8003136:	697b      	ldr	r3, [r7, #20]
 8003138:	2200      	movs	r2, #0
 800313a:	2180      	movs	r1, #128	@ 0x80
 800313c:	68f8      	ldr	r0, [r7, #12]
 800313e:	f000 f848 	bl	80031d2 <UART_WaitOnFlagUntilTimeout>
 8003142:	4603      	mov	r3, r0
 8003144:	2b00      	cmp	r3, #0
 8003146:	d005      	beq.n	8003154 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	2220      	movs	r2, #32
 800314c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003150:	2303      	movs	r3, #3
 8003152:	e03a      	b.n	80031ca <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003154:	69fb      	ldr	r3, [r7, #28]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d10b      	bne.n	8003172 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800315a:	69bb      	ldr	r3, [r7, #24]
 800315c:	881b      	ldrh	r3, [r3, #0]
 800315e:	461a      	mov	r2, r3
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003168:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800316a:	69bb      	ldr	r3, [r7, #24]
 800316c:	3302      	adds	r3, #2
 800316e:	61bb      	str	r3, [r7, #24]
 8003170:	e007      	b.n	8003182 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003172:	69fb      	ldr	r3, [r7, #28]
 8003174:	781a      	ldrb	r2, [r3, #0]
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800317c:	69fb      	ldr	r3, [r7, #28]
 800317e:	3301      	adds	r3, #1
 8003180:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003186:	b29b      	uxth	r3, r3
 8003188:	3b01      	subs	r3, #1
 800318a:	b29a      	uxth	r2, r3
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003194:	b29b      	uxth	r3, r3
 8003196:	2b00      	cmp	r3, #0
 8003198:	d1cb      	bne.n	8003132 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	9300      	str	r3, [sp, #0]
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	2200      	movs	r2, #0
 80031a2:	2140      	movs	r1, #64	@ 0x40
 80031a4:	68f8      	ldr	r0, [r7, #12]
 80031a6:	f000 f814 	bl	80031d2 <UART_WaitOnFlagUntilTimeout>
 80031aa:	4603      	mov	r3, r0
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d005      	beq.n	80031bc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2220      	movs	r2, #32
 80031b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80031b8:	2303      	movs	r3, #3
 80031ba:	e006      	b.n	80031ca <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2220      	movs	r2, #32
 80031c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80031c4:	2300      	movs	r3, #0
 80031c6:	e000      	b.n	80031ca <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80031c8:	2302      	movs	r3, #2
  }
}
 80031ca:	4618      	mov	r0, r3
 80031cc:	3720      	adds	r7, #32
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}

080031d2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80031d2:	b580      	push	{r7, lr}
 80031d4:	b086      	sub	sp, #24
 80031d6:	af00      	add	r7, sp, #0
 80031d8:	60f8      	str	r0, [r7, #12]
 80031da:	60b9      	str	r1, [r7, #8]
 80031dc:	603b      	str	r3, [r7, #0]
 80031de:	4613      	mov	r3, r2
 80031e0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031e2:	e03b      	b.n	800325c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031e4:	6a3b      	ldr	r3, [r7, #32]
 80031e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031ea:	d037      	beq.n	800325c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031ec:	f7fe f92a 	bl	8001444 <HAL_GetTick>
 80031f0:	4602      	mov	r2, r0
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	1ad3      	subs	r3, r2, r3
 80031f6:	6a3a      	ldr	r2, [r7, #32]
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d302      	bcc.n	8003202 <UART_WaitOnFlagUntilTimeout+0x30>
 80031fc:	6a3b      	ldr	r3, [r7, #32]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d101      	bne.n	8003206 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003202:	2303      	movs	r3, #3
 8003204:	e03a      	b.n	800327c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	68db      	ldr	r3, [r3, #12]
 800320c:	f003 0304 	and.w	r3, r3, #4
 8003210:	2b00      	cmp	r3, #0
 8003212:	d023      	beq.n	800325c <UART_WaitOnFlagUntilTimeout+0x8a>
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	2b80      	cmp	r3, #128	@ 0x80
 8003218:	d020      	beq.n	800325c <UART_WaitOnFlagUntilTimeout+0x8a>
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	2b40      	cmp	r3, #64	@ 0x40
 800321e:	d01d      	beq.n	800325c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f003 0308 	and.w	r3, r3, #8
 800322a:	2b08      	cmp	r3, #8
 800322c:	d116      	bne.n	800325c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800322e:	2300      	movs	r3, #0
 8003230:	617b      	str	r3, [r7, #20]
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	617b      	str	r3, [r7, #20]
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	685b      	ldr	r3, [r3, #4]
 8003240:	617b      	str	r3, [r7, #20]
 8003242:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003244:	68f8      	ldr	r0, [r7, #12]
 8003246:	f000 f81d 	bl	8003284 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	2208      	movs	r2, #8
 800324e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	2200      	movs	r2, #0
 8003254:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003258:	2301      	movs	r3, #1
 800325a:	e00f      	b.n	800327c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	681a      	ldr	r2, [r3, #0]
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	4013      	ands	r3, r2
 8003266:	68ba      	ldr	r2, [r7, #8]
 8003268:	429a      	cmp	r2, r3
 800326a:	bf0c      	ite	eq
 800326c:	2301      	moveq	r3, #1
 800326e:	2300      	movne	r3, #0
 8003270:	b2db      	uxtb	r3, r3
 8003272:	461a      	mov	r2, r3
 8003274:	79fb      	ldrb	r3, [r7, #7]
 8003276:	429a      	cmp	r2, r3
 8003278:	d0b4      	beq.n	80031e4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800327a:	2300      	movs	r3, #0
}
 800327c:	4618      	mov	r0, r3
 800327e:	3718      	adds	r7, #24
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}

08003284 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003284:	b480      	push	{r7}
 8003286:	b095      	sub	sp, #84	@ 0x54
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	330c      	adds	r3, #12
 8003292:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003294:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003296:	e853 3f00 	ldrex	r3, [r3]
 800329a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800329c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800329e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80032a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	330c      	adds	r3, #12
 80032aa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80032ac:	643a      	str	r2, [r7, #64]	@ 0x40
 80032ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032b0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80032b2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80032b4:	e841 2300 	strex	r3, r2, [r1]
 80032b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80032ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d1e5      	bne.n	800328c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	3314      	adds	r3, #20
 80032c6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032c8:	6a3b      	ldr	r3, [r7, #32]
 80032ca:	e853 3f00 	ldrex	r3, [r3]
 80032ce:	61fb      	str	r3, [r7, #28]
   return(result);
 80032d0:	69fb      	ldr	r3, [r7, #28]
 80032d2:	f023 0301 	bic.w	r3, r3, #1
 80032d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	3314      	adds	r3, #20
 80032de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80032e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80032e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80032e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80032e8:	e841 2300 	strex	r3, r2, [r1]
 80032ec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80032ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d1e5      	bne.n	80032c0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032f8:	2b01      	cmp	r3, #1
 80032fa:	d119      	bne.n	8003330 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	330c      	adds	r3, #12
 8003302:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	e853 3f00 	ldrex	r3, [r3]
 800330a:	60bb      	str	r3, [r7, #8]
   return(result);
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	f023 0310 	bic.w	r3, r3, #16
 8003312:	647b      	str	r3, [r7, #68]	@ 0x44
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	330c      	adds	r3, #12
 800331a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800331c:	61ba      	str	r2, [r7, #24]
 800331e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003320:	6979      	ldr	r1, [r7, #20]
 8003322:	69ba      	ldr	r2, [r7, #24]
 8003324:	e841 2300 	strex	r3, r2, [r1]
 8003328:	613b      	str	r3, [r7, #16]
   return(result);
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d1e5      	bne.n	80032fc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2220      	movs	r2, #32
 8003334:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2200      	movs	r2, #0
 800333c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800333e:	bf00      	nop
 8003340:	3754      	adds	r7, #84	@ 0x54
 8003342:	46bd      	mov	sp, r7
 8003344:	bc80      	pop	{r7}
 8003346:	4770      	bx	lr

08003348 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b084      	sub	sp, #16
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	691b      	ldr	r3, [r3, #16]
 8003356:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	68da      	ldr	r2, [r3, #12]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	430a      	orrs	r2, r1
 8003364:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	689a      	ldr	r2, [r3, #8]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	691b      	ldr	r3, [r3, #16]
 800336e:	431a      	orrs	r2, r3
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	695b      	ldr	r3, [r3, #20]
 8003374:	4313      	orrs	r3, r2
 8003376:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	68db      	ldr	r3, [r3, #12]
 800337e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003382:	f023 030c 	bic.w	r3, r3, #12
 8003386:	687a      	ldr	r2, [r7, #4]
 8003388:	6812      	ldr	r2, [r2, #0]
 800338a:	68b9      	ldr	r1, [r7, #8]
 800338c:	430b      	orrs	r3, r1
 800338e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	695b      	ldr	r3, [r3, #20]
 8003396:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	699a      	ldr	r2, [r3, #24]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	430a      	orrs	r2, r1
 80033a4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a2c      	ldr	r2, [pc, #176]	@ (800345c <UART_SetConfig+0x114>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d103      	bne.n	80033b8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80033b0:	f7ff fe02 	bl	8002fb8 <HAL_RCC_GetPCLK2Freq>
 80033b4:	60f8      	str	r0, [r7, #12]
 80033b6:	e002      	b.n	80033be <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80033b8:	f7ff fdea 	bl	8002f90 <HAL_RCC_GetPCLK1Freq>
 80033bc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80033be:	68fa      	ldr	r2, [r7, #12]
 80033c0:	4613      	mov	r3, r2
 80033c2:	009b      	lsls	r3, r3, #2
 80033c4:	4413      	add	r3, r2
 80033c6:	009a      	lsls	r2, r3, #2
 80033c8:	441a      	add	r2, r3
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	009b      	lsls	r3, r3, #2
 80033d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80033d4:	4a22      	ldr	r2, [pc, #136]	@ (8003460 <UART_SetConfig+0x118>)
 80033d6:	fba2 2303 	umull	r2, r3, r2, r3
 80033da:	095b      	lsrs	r3, r3, #5
 80033dc:	0119      	lsls	r1, r3, #4
 80033de:	68fa      	ldr	r2, [r7, #12]
 80033e0:	4613      	mov	r3, r2
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	4413      	add	r3, r2
 80033e6:	009a      	lsls	r2, r3, #2
 80033e8:	441a      	add	r2, r3
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	009b      	lsls	r3, r3, #2
 80033f0:	fbb2 f2f3 	udiv	r2, r2, r3
 80033f4:	4b1a      	ldr	r3, [pc, #104]	@ (8003460 <UART_SetConfig+0x118>)
 80033f6:	fba3 0302 	umull	r0, r3, r3, r2
 80033fa:	095b      	lsrs	r3, r3, #5
 80033fc:	2064      	movs	r0, #100	@ 0x64
 80033fe:	fb00 f303 	mul.w	r3, r0, r3
 8003402:	1ad3      	subs	r3, r2, r3
 8003404:	011b      	lsls	r3, r3, #4
 8003406:	3332      	adds	r3, #50	@ 0x32
 8003408:	4a15      	ldr	r2, [pc, #84]	@ (8003460 <UART_SetConfig+0x118>)
 800340a:	fba2 2303 	umull	r2, r3, r2, r3
 800340e:	095b      	lsrs	r3, r3, #5
 8003410:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003414:	4419      	add	r1, r3
 8003416:	68fa      	ldr	r2, [r7, #12]
 8003418:	4613      	mov	r3, r2
 800341a:	009b      	lsls	r3, r3, #2
 800341c:	4413      	add	r3, r2
 800341e:	009a      	lsls	r2, r3, #2
 8003420:	441a      	add	r2, r3
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	009b      	lsls	r3, r3, #2
 8003428:	fbb2 f2f3 	udiv	r2, r2, r3
 800342c:	4b0c      	ldr	r3, [pc, #48]	@ (8003460 <UART_SetConfig+0x118>)
 800342e:	fba3 0302 	umull	r0, r3, r3, r2
 8003432:	095b      	lsrs	r3, r3, #5
 8003434:	2064      	movs	r0, #100	@ 0x64
 8003436:	fb00 f303 	mul.w	r3, r0, r3
 800343a:	1ad3      	subs	r3, r2, r3
 800343c:	011b      	lsls	r3, r3, #4
 800343e:	3332      	adds	r3, #50	@ 0x32
 8003440:	4a07      	ldr	r2, [pc, #28]	@ (8003460 <UART_SetConfig+0x118>)
 8003442:	fba2 2303 	umull	r2, r3, r2, r3
 8003446:	095b      	lsrs	r3, r3, #5
 8003448:	f003 020f 	and.w	r2, r3, #15
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	440a      	add	r2, r1
 8003452:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003454:	bf00      	nop
 8003456:	3710      	adds	r7, #16
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}
 800345c:	40013800 	.word	0x40013800
 8003460:	51eb851f 	.word	0x51eb851f

08003464 <_scanf_float>:
 8003464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003468:	b087      	sub	sp, #28
 800346a:	9303      	str	r3, [sp, #12]
 800346c:	688b      	ldr	r3, [r1, #8]
 800346e:	4617      	mov	r7, r2
 8003470:	1e5a      	subs	r2, r3, #1
 8003472:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8003476:	bf82      	ittt	hi
 8003478:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800347c:	eb03 0b05 	addhi.w	fp, r3, r5
 8003480:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8003484:	460a      	mov	r2, r1
 8003486:	f04f 0500 	mov.w	r5, #0
 800348a:	bf88      	it	hi
 800348c:	608b      	strhi	r3, [r1, #8]
 800348e:	680b      	ldr	r3, [r1, #0]
 8003490:	4680      	mov	r8, r0
 8003492:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8003496:	f842 3b1c 	str.w	r3, [r2], #28
 800349a:	460c      	mov	r4, r1
 800349c:	bf98      	it	ls
 800349e:	f04f 0b00 	movls.w	fp, #0
 80034a2:	4616      	mov	r6, r2
 80034a4:	46aa      	mov	sl, r5
 80034a6:	46a9      	mov	r9, r5
 80034a8:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80034ac:	9201      	str	r2, [sp, #4]
 80034ae:	9502      	str	r5, [sp, #8]
 80034b0:	68a2      	ldr	r2, [r4, #8]
 80034b2:	b152      	cbz	r2, 80034ca <_scanf_float+0x66>
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	781b      	ldrb	r3, [r3, #0]
 80034b8:	2b4e      	cmp	r3, #78	@ 0x4e
 80034ba:	d865      	bhi.n	8003588 <_scanf_float+0x124>
 80034bc:	2b40      	cmp	r3, #64	@ 0x40
 80034be:	d83d      	bhi.n	800353c <_scanf_float+0xd8>
 80034c0:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80034c4:	b2c8      	uxtb	r0, r1
 80034c6:	280e      	cmp	r0, #14
 80034c8:	d93b      	bls.n	8003542 <_scanf_float+0xde>
 80034ca:	f1b9 0f00 	cmp.w	r9, #0
 80034ce:	d003      	beq.n	80034d8 <_scanf_float+0x74>
 80034d0:	6823      	ldr	r3, [r4, #0]
 80034d2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80034d6:	6023      	str	r3, [r4, #0]
 80034d8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80034dc:	f1ba 0f01 	cmp.w	sl, #1
 80034e0:	f200 8118 	bhi.w	8003714 <_scanf_float+0x2b0>
 80034e4:	9b01      	ldr	r3, [sp, #4]
 80034e6:	429e      	cmp	r6, r3
 80034e8:	f200 8109 	bhi.w	80036fe <_scanf_float+0x29a>
 80034ec:	2001      	movs	r0, #1
 80034ee:	b007      	add	sp, #28
 80034f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034f4:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80034f8:	2a0d      	cmp	r2, #13
 80034fa:	d8e6      	bhi.n	80034ca <_scanf_float+0x66>
 80034fc:	a101      	add	r1, pc, #4	@ (adr r1, 8003504 <_scanf_float+0xa0>)
 80034fe:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8003502:	bf00      	nop
 8003504:	0800364b 	.word	0x0800364b
 8003508:	080034cb 	.word	0x080034cb
 800350c:	080034cb 	.word	0x080034cb
 8003510:	080034cb 	.word	0x080034cb
 8003514:	080036ab 	.word	0x080036ab
 8003518:	08003683 	.word	0x08003683
 800351c:	080034cb 	.word	0x080034cb
 8003520:	080034cb 	.word	0x080034cb
 8003524:	08003659 	.word	0x08003659
 8003528:	080034cb 	.word	0x080034cb
 800352c:	080034cb 	.word	0x080034cb
 8003530:	080034cb 	.word	0x080034cb
 8003534:	080034cb 	.word	0x080034cb
 8003538:	08003611 	.word	0x08003611
 800353c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8003540:	e7da      	b.n	80034f8 <_scanf_float+0x94>
 8003542:	290e      	cmp	r1, #14
 8003544:	d8c1      	bhi.n	80034ca <_scanf_float+0x66>
 8003546:	a001      	add	r0, pc, #4	@ (adr r0, 800354c <_scanf_float+0xe8>)
 8003548:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800354c:	08003601 	.word	0x08003601
 8003550:	080034cb 	.word	0x080034cb
 8003554:	08003601 	.word	0x08003601
 8003558:	08003697 	.word	0x08003697
 800355c:	080034cb 	.word	0x080034cb
 8003560:	080035a9 	.word	0x080035a9
 8003564:	080035e7 	.word	0x080035e7
 8003568:	080035e7 	.word	0x080035e7
 800356c:	080035e7 	.word	0x080035e7
 8003570:	080035e7 	.word	0x080035e7
 8003574:	080035e7 	.word	0x080035e7
 8003578:	080035e7 	.word	0x080035e7
 800357c:	080035e7 	.word	0x080035e7
 8003580:	080035e7 	.word	0x080035e7
 8003584:	080035e7 	.word	0x080035e7
 8003588:	2b6e      	cmp	r3, #110	@ 0x6e
 800358a:	d809      	bhi.n	80035a0 <_scanf_float+0x13c>
 800358c:	2b60      	cmp	r3, #96	@ 0x60
 800358e:	d8b1      	bhi.n	80034f4 <_scanf_float+0x90>
 8003590:	2b54      	cmp	r3, #84	@ 0x54
 8003592:	d07b      	beq.n	800368c <_scanf_float+0x228>
 8003594:	2b59      	cmp	r3, #89	@ 0x59
 8003596:	d198      	bne.n	80034ca <_scanf_float+0x66>
 8003598:	2d07      	cmp	r5, #7
 800359a:	d196      	bne.n	80034ca <_scanf_float+0x66>
 800359c:	2508      	movs	r5, #8
 800359e:	e02c      	b.n	80035fa <_scanf_float+0x196>
 80035a0:	2b74      	cmp	r3, #116	@ 0x74
 80035a2:	d073      	beq.n	800368c <_scanf_float+0x228>
 80035a4:	2b79      	cmp	r3, #121	@ 0x79
 80035a6:	e7f6      	b.n	8003596 <_scanf_float+0x132>
 80035a8:	6821      	ldr	r1, [r4, #0]
 80035aa:	05c8      	lsls	r0, r1, #23
 80035ac:	d51b      	bpl.n	80035e6 <_scanf_float+0x182>
 80035ae:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80035b2:	6021      	str	r1, [r4, #0]
 80035b4:	f109 0901 	add.w	r9, r9, #1
 80035b8:	f1bb 0f00 	cmp.w	fp, #0
 80035bc:	d003      	beq.n	80035c6 <_scanf_float+0x162>
 80035be:	3201      	adds	r2, #1
 80035c0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80035c4:	60a2      	str	r2, [r4, #8]
 80035c6:	68a3      	ldr	r3, [r4, #8]
 80035c8:	3b01      	subs	r3, #1
 80035ca:	60a3      	str	r3, [r4, #8]
 80035cc:	6923      	ldr	r3, [r4, #16]
 80035ce:	3301      	adds	r3, #1
 80035d0:	6123      	str	r3, [r4, #16]
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	3b01      	subs	r3, #1
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	607b      	str	r3, [r7, #4]
 80035da:	f340 8087 	ble.w	80036ec <_scanf_float+0x288>
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	3301      	adds	r3, #1
 80035e2:	603b      	str	r3, [r7, #0]
 80035e4:	e764      	b.n	80034b0 <_scanf_float+0x4c>
 80035e6:	eb1a 0105 	adds.w	r1, sl, r5
 80035ea:	f47f af6e 	bne.w	80034ca <_scanf_float+0x66>
 80035ee:	460d      	mov	r5, r1
 80035f0:	468a      	mov	sl, r1
 80035f2:	6822      	ldr	r2, [r4, #0]
 80035f4:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80035f8:	6022      	str	r2, [r4, #0]
 80035fa:	f806 3b01 	strb.w	r3, [r6], #1
 80035fe:	e7e2      	b.n	80035c6 <_scanf_float+0x162>
 8003600:	6822      	ldr	r2, [r4, #0]
 8003602:	0610      	lsls	r0, r2, #24
 8003604:	f57f af61 	bpl.w	80034ca <_scanf_float+0x66>
 8003608:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800360c:	6022      	str	r2, [r4, #0]
 800360e:	e7f4      	b.n	80035fa <_scanf_float+0x196>
 8003610:	f1ba 0f00 	cmp.w	sl, #0
 8003614:	d10e      	bne.n	8003634 <_scanf_float+0x1d0>
 8003616:	f1b9 0f00 	cmp.w	r9, #0
 800361a:	d10e      	bne.n	800363a <_scanf_float+0x1d6>
 800361c:	6822      	ldr	r2, [r4, #0]
 800361e:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8003622:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8003626:	d108      	bne.n	800363a <_scanf_float+0x1d6>
 8003628:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800362c:	f04f 0a01 	mov.w	sl, #1
 8003630:	6022      	str	r2, [r4, #0]
 8003632:	e7e2      	b.n	80035fa <_scanf_float+0x196>
 8003634:	f1ba 0f02 	cmp.w	sl, #2
 8003638:	d055      	beq.n	80036e6 <_scanf_float+0x282>
 800363a:	2d01      	cmp	r5, #1
 800363c:	d002      	beq.n	8003644 <_scanf_float+0x1e0>
 800363e:	2d04      	cmp	r5, #4
 8003640:	f47f af43 	bne.w	80034ca <_scanf_float+0x66>
 8003644:	3501      	adds	r5, #1
 8003646:	b2ed      	uxtb	r5, r5
 8003648:	e7d7      	b.n	80035fa <_scanf_float+0x196>
 800364a:	f1ba 0f01 	cmp.w	sl, #1
 800364e:	f47f af3c 	bne.w	80034ca <_scanf_float+0x66>
 8003652:	f04f 0a02 	mov.w	sl, #2
 8003656:	e7d0      	b.n	80035fa <_scanf_float+0x196>
 8003658:	b97d      	cbnz	r5, 800367a <_scanf_float+0x216>
 800365a:	f1b9 0f00 	cmp.w	r9, #0
 800365e:	f47f af37 	bne.w	80034d0 <_scanf_float+0x6c>
 8003662:	6822      	ldr	r2, [r4, #0]
 8003664:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8003668:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800366c:	f040 8103 	bne.w	8003876 <_scanf_float+0x412>
 8003670:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8003674:	2501      	movs	r5, #1
 8003676:	6022      	str	r2, [r4, #0]
 8003678:	e7bf      	b.n	80035fa <_scanf_float+0x196>
 800367a:	2d03      	cmp	r5, #3
 800367c:	d0e2      	beq.n	8003644 <_scanf_float+0x1e0>
 800367e:	2d05      	cmp	r5, #5
 8003680:	e7de      	b.n	8003640 <_scanf_float+0x1dc>
 8003682:	2d02      	cmp	r5, #2
 8003684:	f47f af21 	bne.w	80034ca <_scanf_float+0x66>
 8003688:	2503      	movs	r5, #3
 800368a:	e7b6      	b.n	80035fa <_scanf_float+0x196>
 800368c:	2d06      	cmp	r5, #6
 800368e:	f47f af1c 	bne.w	80034ca <_scanf_float+0x66>
 8003692:	2507      	movs	r5, #7
 8003694:	e7b1      	b.n	80035fa <_scanf_float+0x196>
 8003696:	6822      	ldr	r2, [r4, #0]
 8003698:	0591      	lsls	r1, r2, #22
 800369a:	f57f af16 	bpl.w	80034ca <_scanf_float+0x66>
 800369e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80036a2:	6022      	str	r2, [r4, #0]
 80036a4:	f8cd 9008 	str.w	r9, [sp, #8]
 80036a8:	e7a7      	b.n	80035fa <_scanf_float+0x196>
 80036aa:	6822      	ldr	r2, [r4, #0]
 80036ac:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80036b0:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80036b4:	d006      	beq.n	80036c4 <_scanf_float+0x260>
 80036b6:	0550      	lsls	r0, r2, #21
 80036b8:	f57f af07 	bpl.w	80034ca <_scanf_float+0x66>
 80036bc:	f1b9 0f00 	cmp.w	r9, #0
 80036c0:	f000 80d9 	beq.w	8003876 <_scanf_float+0x412>
 80036c4:	0591      	lsls	r1, r2, #22
 80036c6:	bf58      	it	pl
 80036c8:	9902      	ldrpl	r1, [sp, #8]
 80036ca:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80036ce:	bf58      	it	pl
 80036d0:	eba9 0101 	subpl.w	r1, r9, r1
 80036d4:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80036d8:	f04f 0900 	mov.w	r9, #0
 80036dc:	bf58      	it	pl
 80036de:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80036e2:	6022      	str	r2, [r4, #0]
 80036e4:	e789      	b.n	80035fa <_scanf_float+0x196>
 80036e6:	f04f 0a03 	mov.w	sl, #3
 80036ea:	e786      	b.n	80035fa <_scanf_float+0x196>
 80036ec:	4639      	mov	r1, r7
 80036ee:	4640      	mov	r0, r8
 80036f0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80036f4:	4798      	blx	r3
 80036f6:	2800      	cmp	r0, #0
 80036f8:	f43f aeda 	beq.w	80034b0 <_scanf_float+0x4c>
 80036fc:	e6e5      	b.n	80034ca <_scanf_float+0x66>
 80036fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003702:	463a      	mov	r2, r7
 8003704:	4640      	mov	r0, r8
 8003706:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800370a:	4798      	blx	r3
 800370c:	6923      	ldr	r3, [r4, #16]
 800370e:	3b01      	subs	r3, #1
 8003710:	6123      	str	r3, [r4, #16]
 8003712:	e6e7      	b.n	80034e4 <_scanf_float+0x80>
 8003714:	1e6b      	subs	r3, r5, #1
 8003716:	2b06      	cmp	r3, #6
 8003718:	d824      	bhi.n	8003764 <_scanf_float+0x300>
 800371a:	2d02      	cmp	r5, #2
 800371c:	d836      	bhi.n	800378c <_scanf_float+0x328>
 800371e:	9b01      	ldr	r3, [sp, #4]
 8003720:	429e      	cmp	r6, r3
 8003722:	f67f aee3 	bls.w	80034ec <_scanf_float+0x88>
 8003726:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800372a:	463a      	mov	r2, r7
 800372c:	4640      	mov	r0, r8
 800372e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8003732:	4798      	blx	r3
 8003734:	6923      	ldr	r3, [r4, #16]
 8003736:	3b01      	subs	r3, #1
 8003738:	6123      	str	r3, [r4, #16]
 800373a:	e7f0      	b.n	800371e <_scanf_float+0x2ba>
 800373c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8003740:	463a      	mov	r2, r7
 8003742:	4640      	mov	r0, r8
 8003744:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8003748:	4798      	blx	r3
 800374a:	6923      	ldr	r3, [r4, #16]
 800374c:	3b01      	subs	r3, #1
 800374e:	6123      	str	r3, [r4, #16]
 8003750:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003754:	fa5f fa8a 	uxtb.w	sl, sl
 8003758:	f1ba 0f02 	cmp.w	sl, #2
 800375c:	d1ee      	bne.n	800373c <_scanf_float+0x2d8>
 800375e:	3d03      	subs	r5, #3
 8003760:	b2ed      	uxtb	r5, r5
 8003762:	1b76      	subs	r6, r6, r5
 8003764:	6823      	ldr	r3, [r4, #0]
 8003766:	05da      	lsls	r2, r3, #23
 8003768:	d530      	bpl.n	80037cc <_scanf_float+0x368>
 800376a:	055b      	lsls	r3, r3, #21
 800376c:	d511      	bpl.n	8003792 <_scanf_float+0x32e>
 800376e:	9b01      	ldr	r3, [sp, #4]
 8003770:	429e      	cmp	r6, r3
 8003772:	f67f aebb 	bls.w	80034ec <_scanf_float+0x88>
 8003776:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800377a:	463a      	mov	r2, r7
 800377c:	4640      	mov	r0, r8
 800377e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8003782:	4798      	blx	r3
 8003784:	6923      	ldr	r3, [r4, #16]
 8003786:	3b01      	subs	r3, #1
 8003788:	6123      	str	r3, [r4, #16]
 800378a:	e7f0      	b.n	800376e <_scanf_float+0x30a>
 800378c:	46aa      	mov	sl, r5
 800378e:	46b3      	mov	fp, r6
 8003790:	e7de      	b.n	8003750 <_scanf_float+0x2ec>
 8003792:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8003796:	6923      	ldr	r3, [r4, #16]
 8003798:	2965      	cmp	r1, #101	@ 0x65
 800379a:	f103 33ff 	add.w	r3, r3, #4294967295
 800379e:	f106 35ff 	add.w	r5, r6, #4294967295
 80037a2:	6123      	str	r3, [r4, #16]
 80037a4:	d00c      	beq.n	80037c0 <_scanf_float+0x35c>
 80037a6:	2945      	cmp	r1, #69	@ 0x45
 80037a8:	d00a      	beq.n	80037c0 <_scanf_float+0x35c>
 80037aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80037ae:	463a      	mov	r2, r7
 80037b0:	4640      	mov	r0, r8
 80037b2:	4798      	blx	r3
 80037b4:	6923      	ldr	r3, [r4, #16]
 80037b6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80037ba:	3b01      	subs	r3, #1
 80037bc:	1eb5      	subs	r5, r6, #2
 80037be:	6123      	str	r3, [r4, #16]
 80037c0:	463a      	mov	r2, r7
 80037c2:	4640      	mov	r0, r8
 80037c4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80037c8:	4798      	blx	r3
 80037ca:	462e      	mov	r6, r5
 80037cc:	6822      	ldr	r2, [r4, #0]
 80037ce:	f012 0210 	ands.w	r2, r2, #16
 80037d2:	d001      	beq.n	80037d8 <_scanf_float+0x374>
 80037d4:	2000      	movs	r0, #0
 80037d6:	e68a      	b.n	80034ee <_scanf_float+0x8a>
 80037d8:	7032      	strb	r2, [r6, #0]
 80037da:	6823      	ldr	r3, [r4, #0]
 80037dc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80037e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037e4:	d11c      	bne.n	8003820 <_scanf_float+0x3bc>
 80037e6:	9b02      	ldr	r3, [sp, #8]
 80037e8:	454b      	cmp	r3, r9
 80037ea:	eba3 0209 	sub.w	r2, r3, r9
 80037ee:	d123      	bne.n	8003838 <_scanf_float+0x3d4>
 80037f0:	2200      	movs	r2, #0
 80037f2:	4640      	mov	r0, r8
 80037f4:	9901      	ldr	r1, [sp, #4]
 80037f6:	f001 f9df 	bl	8004bb8 <_strtod_r>
 80037fa:	9b03      	ldr	r3, [sp, #12]
 80037fc:	6825      	ldr	r5, [r4, #0]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f015 0f02 	tst.w	r5, #2
 8003804:	4606      	mov	r6, r0
 8003806:	460f      	mov	r7, r1
 8003808:	f103 0204 	add.w	r2, r3, #4
 800380c:	d01f      	beq.n	800384e <_scanf_float+0x3ea>
 800380e:	9903      	ldr	r1, [sp, #12]
 8003810:	600a      	str	r2, [r1, #0]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	e9c3 6700 	strd	r6, r7, [r3]
 8003818:	68e3      	ldr	r3, [r4, #12]
 800381a:	3301      	adds	r3, #1
 800381c:	60e3      	str	r3, [r4, #12]
 800381e:	e7d9      	b.n	80037d4 <_scanf_float+0x370>
 8003820:	9b04      	ldr	r3, [sp, #16]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d0e4      	beq.n	80037f0 <_scanf_float+0x38c>
 8003826:	9905      	ldr	r1, [sp, #20]
 8003828:	230a      	movs	r3, #10
 800382a:	4640      	mov	r0, r8
 800382c:	3101      	adds	r1, #1
 800382e:	f001 fa43 	bl	8004cb8 <_strtol_r>
 8003832:	9b04      	ldr	r3, [sp, #16]
 8003834:	9e05      	ldr	r6, [sp, #20]
 8003836:	1ac2      	subs	r2, r0, r3
 8003838:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800383c:	429e      	cmp	r6, r3
 800383e:	bf28      	it	cs
 8003840:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8003844:	4630      	mov	r0, r6
 8003846:	490d      	ldr	r1, [pc, #52]	@ (800387c <_scanf_float+0x418>)
 8003848:	f000 f94e 	bl	8003ae8 <siprintf>
 800384c:	e7d0      	b.n	80037f0 <_scanf_float+0x38c>
 800384e:	076d      	lsls	r5, r5, #29
 8003850:	d4dd      	bmi.n	800380e <_scanf_float+0x3aa>
 8003852:	9d03      	ldr	r5, [sp, #12]
 8003854:	602a      	str	r2, [r5, #0]
 8003856:	681d      	ldr	r5, [r3, #0]
 8003858:	4602      	mov	r2, r0
 800385a:	460b      	mov	r3, r1
 800385c:	f7fd f8ce 	bl	80009fc <__aeabi_dcmpun>
 8003860:	b120      	cbz	r0, 800386c <_scanf_float+0x408>
 8003862:	4807      	ldr	r0, [pc, #28]	@ (8003880 <_scanf_float+0x41c>)
 8003864:	f000 fab4 	bl	8003dd0 <nanf>
 8003868:	6028      	str	r0, [r5, #0]
 800386a:	e7d5      	b.n	8003818 <_scanf_float+0x3b4>
 800386c:	4630      	mov	r0, r6
 800386e:	4639      	mov	r1, r7
 8003870:	f7fd f8fa 	bl	8000a68 <__aeabi_d2f>
 8003874:	e7f8      	b.n	8003868 <_scanf_float+0x404>
 8003876:	f04f 0900 	mov.w	r9, #0
 800387a:	e62d      	b.n	80034d8 <_scanf_float+0x74>
 800387c:	08006b12 	.word	0x08006b12
 8003880:	08006ed3 	.word	0x08006ed3

08003884 <std>:
 8003884:	2300      	movs	r3, #0
 8003886:	b510      	push	{r4, lr}
 8003888:	4604      	mov	r4, r0
 800388a:	e9c0 3300 	strd	r3, r3, [r0]
 800388e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003892:	6083      	str	r3, [r0, #8]
 8003894:	8181      	strh	r1, [r0, #12]
 8003896:	6643      	str	r3, [r0, #100]	@ 0x64
 8003898:	81c2      	strh	r2, [r0, #14]
 800389a:	6183      	str	r3, [r0, #24]
 800389c:	4619      	mov	r1, r3
 800389e:	2208      	movs	r2, #8
 80038a0:	305c      	adds	r0, #92	@ 0x5c
 80038a2:	f000 fa19 	bl	8003cd8 <memset>
 80038a6:	4b0d      	ldr	r3, [pc, #52]	@ (80038dc <std+0x58>)
 80038a8:	6224      	str	r4, [r4, #32]
 80038aa:	6263      	str	r3, [r4, #36]	@ 0x24
 80038ac:	4b0c      	ldr	r3, [pc, #48]	@ (80038e0 <std+0x5c>)
 80038ae:	62a3      	str	r3, [r4, #40]	@ 0x28
 80038b0:	4b0c      	ldr	r3, [pc, #48]	@ (80038e4 <std+0x60>)
 80038b2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80038b4:	4b0c      	ldr	r3, [pc, #48]	@ (80038e8 <std+0x64>)
 80038b6:	6323      	str	r3, [r4, #48]	@ 0x30
 80038b8:	4b0c      	ldr	r3, [pc, #48]	@ (80038ec <std+0x68>)
 80038ba:	429c      	cmp	r4, r3
 80038bc:	d006      	beq.n	80038cc <std+0x48>
 80038be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80038c2:	4294      	cmp	r4, r2
 80038c4:	d002      	beq.n	80038cc <std+0x48>
 80038c6:	33d0      	adds	r3, #208	@ 0xd0
 80038c8:	429c      	cmp	r4, r3
 80038ca:	d105      	bne.n	80038d8 <std+0x54>
 80038cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80038d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80038d4:	f000 ba78 	b.w	8003dc8 <__retarget_lock_init_recursive>
 80038d8:	bd10      	pop	{r4, pc}
 80038da:	bf00      	nop
 80038dc:	08003b29 	.word	0x08003b29
 80038e0:	08003b4b 	.word	0x08003b4b
 80038e4:	08003b83 	.word	0x08003b83
 80038e8:	08003ba7 	.word	0x08003ba7
 80038ec:	200002dc 	.word	0x200002dc

080038f0 <stdio_exit_handler>:
 80038f0:	4a02      	ldr	r2, [pc, #8]	@ (80038fc <stdio_exit_handler+0xc>)
 80038f2:	4903      	ldr	r1, [pc, #12]	@ (8003900 <stdio_exit_handler+0x10>)
 80038f4:	4803      	ldr	r0, [pc, #12]	@ (8003904 <stdio_exit_handler+0x14>)
 80038f6:	f000 b869 	b.w	80039cc <_fwalk_sglue>
 80038fa:	bf00      	nop
 80038fc:	2000000c 	.word	0x2000000c
 8003900:	08005611 	.word	0x08005611
 8003904:	2000001c 	.word	0x2000001c

08003908 <cleanup_stdio>:
 8003908:	6841      	ldr	r1, [r0, #4]
 800390a:	4b0c      	ldr	r3, [pc, #48]	@ (800393c <cleanup_stdio+0x34>)
 800390c:	b510      	push	{r4, lr}
 800390e:	4299      	cmp	r1, r3
 8003910:	4604      	mov	r4, r0
 8003912:	d001      	beq.n	8003918 <cleanup_stdio+0x10>
 8003914:	f001 fe7c 	bl	8005610 <_fflush_r>
 8003918:	68a1      	ldr	r1, [r4, #8]
 800391a:	4b09      	ldr	r3, [pc, #36]	@ (8003940 <cleanup_stdio+0x38>)
 800391c:	4299      	cmp	r1, r3
 800391e:	d002      	beq.n	8003926 <cleanup_stdio+0x1e>
 8003920:	4620      	mov	r0, r4
 8003922:	f001 fe75 	bl	8005610 <_fflush_r>
 8003926:	68e1      	ldr	r1, [r4, #12]
 8003928:	4b06      	ldr	r3, [pc, #24]	@ (8003944 <cleanup_stdio+0x3c>)
 800392a:	4299      	cmp	r1, r3
 800392c:	d004      	beq.n	8003938 <cleanup_stdio+0x30>
 800392e:	4620      	mov	r0, r4
 8003930:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003934:	f001 be6c 	b.w	8005610 <_fflush_r>
 8003938:	bd10      	pop	{r4, pc}
 800393a:	bf00      	nop
 800393c:	200002dc 	.word	0x200002dc
 8003940:	20000344 	.word	0x20000344
 8003944:	200003ac 	.word	0x200003ac

08003948 <global_stdio_init.part.0>:
 8003948:	b510      	push	{r4, lr}
 800394a:	4b0b      	ldr	r3, [pc, #44]	@ (8003978 <global_stdio_init.part.0+0x30>)
 800394c:	4c0b      	ldr	r4, [pc, #44]	@ (800397c <global_stdio_init.part.0+0x34>)
 800394e:	4a0c      	ldr	r2, [pc, #48]	@ (8003980 <global_stdio_init.part.0+0x38>)
 8003950:	4620      	mov	r0, r4
 8003952:	601a      	str	r2, [r3, #0]
 8003954:	2104      	movs	r1, #4
 8003956:	2200      	movs	r2, #0
 8003958:	f7ff ff94 	bl	8003884 <std>
 800395c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003960:	2201      	movs	r2, #1
 8003962:	2109      	movs	r1, #9
 8003964:	f7ff ff8e 	bl	8003884 <std>
 8003968:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800396c:	2202      	movs	r2, #2
 800396e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003972:	2112      	movs	r1, #18
 8003974:	f7ff bf86 	b.w	8003884 <std>
 8003978:	20000414 	.word	0x20000414
 800397c:	200002dc 	.word	0x200002dc
 8003980:	080038f1 	.word	0x080038f1

08003984 <__sfp_lock_acquire>:
 8003984:	4801      	ldr	r0, [pc, #4]	@ (800398c <__sfp_lock_acquire+0x8>)
 8003986:	f000 ba20 	b.w	8003dca <__retarget_lock_acquire_recursive>
 800398a:	bf00      	nop
 800398c:	2000041d 	.word	0x2000041d

08003990 <__sfp_lock_release>:
 8003990:	4801      	ldr	r0, [pc, #4]	@ (8003998 <__sfp_lock_release+0x8>)
 8003992:	f000 ba1b 	b.w	8003dcc <__retarget_lock_release_recursive>
 8003996:	bf00      	nop
 8003998:	2000041d 	.word	0x2000041d

0800399c <__sinit>:
 800399c:	b510      	push	{r4, lr}
 800399e:	4604      	mov	r4, r0
 80039a0:	f7ff fff0 	bl	8003984 <__sfp_lock_acquire>
 80039a4:	6a23      	ldr	r3, [r4, #32]
 80039a6:	b11b      	cbz	r3, 80039b0 <__sinit+0x14>
 80039a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80039ac:	f7ff bff0 	b.w	8003990 <__sfp_lock_release>
 80039b0:	4b04      	ldr	r3, [pc, #16]	@ (80039c4 <__sinit+0x28>)
 80039b2:	6223      	str	r3, [r4, #32]
 80039b4:	4b04      	ldr	r3, [pc, #16]	@ (80039c8 <__sinit+0x2c>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d1f5      	bne.n	80039a8 <__sinit+0xc>
 80039bc:	f7ff ffc4 	bl	8003948 <global_stdio_init.part.0>
 80039c0:	e7f2      	b.n	80039a8 <__sinit+0xc>
 80039c2:	bf00      	nop
 80039c4:	08003909 	.word	0x08003909
 80039c8:	20000414 	.word	0x20000414

080039cc <_fwalk_sglue>:
 80039cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80039d0:	4607      	mov	r7, r0
 80039d2:	4688      	mov	r8, r1
 80039d4:	4614      	mov	r4, r2
 80039d6:	2600      	movs	r6, #0
 80039d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80039dc:	f1b9 0901 	subs.w	r9, r9, #1
 80039e0:	d505      	bpl.n	80039ee <_fwalk_sglue+0x22>
 80039e2:	6824      	ldr	r4, [r4, #0]
 80039e4:	2c00      	cmp	r4, #0
 80039e6:	d1f7      	bne.n	80039d8 <_fwalk_sglue+0xc>
 80039e8:	4630      	mov	r0, r6
 80039ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80039ee:	89ab      	ldrh	r3, [r5, #12]
 80039f0:	2b01      	cmp	r3, #1
 80039f2:	d907      	bls.n	8003a04 <_fwalk_sglue+0x38>
 80039f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80039f8:	3301      	adds	r3, #1
 80039fa:	d003      	beq.n	8003a04 <_fwalk_sglue+0x38>
 80039fc:	4629      	mov	r1, r5
 80039fe:	4638      	mov	r0, r7
 8003a00:	47c0      	blx	r8
 8003a02:	4306      	orrs	r6, r0
 8003a04:	3568      	adds	r5, #104	@ 0x68
 8003a06:	e7e9      	b.n	80039dc <_fwalk_sglue+0x10>

08003a08 <iprintf>:
 8003a08:	b40f      	push	{r0, r1, r2, r3}
 8003a0a:	b507      	push	{r0, r1, r2, lr}
 8003a0c:	4906      	ldr	r1, [pc, #24]	@ (8003a28 <iprintf+0x20>)
 8003a0e:	ab04      	add	r3, sp, #16
 8003a10:	6808      	ldr	r0, [r1, #0]
 8003a12:	f853 2b04 	ldr.w	r2, [r3], #4
 8003a16:	6881      	ldr	r1, [r0, #8]
 8003a18:	9301      	str	r3, [sp, #4]
 8003a1a:	f001 facf 	bl	8004fbc <_vfiprintf_r>
 8003a1e:	b003      	add	sp, #12
 8003a20:	f85d eb04 	ldr.w	lr, [sp], #4
 8003a24:	b004      	add	sp, #16
 8003a26:	4770      	bx	lr
 8003a28:	20000018 	.word	0x20000018

08003a2c <_puts_r>:
 8003a2c:	6a03      	ldr	r3, [r0, #32]
 8003a2e:	b570      	push	{r4, r5, r6, lr}
 8003a30:	4605      	mov	r5, r0
 8003a32:	460e      	mov	r6, r1
 8003a34:	6884      	ldr	r4, [r0, #8]
 8003a36:	b90b      	cbnz	r3, 8003a3c <_puts_r+0x10>
 8003a38:	f7ff ffb0 	bl	800399c <__sinit>
 8003a3c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003a3e:	07db      	lsls	r3, r3, #31
 8003a40:	d405      	bmi.n	8003a4e <_puts_r+0x22>
 8003a42:	89a3      	ldrh	r3, [r4, #12]
 8003a44:	0598      	lsls	r0, r3, #22
 8003a46:	d402      	bmi.n	8003a4e <_puts_r+0x22>
 8003a48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003a4a:	f000 f9be 	bl	8003dca <__retarget_lock_acquire_recursive>
 8003a4e:	89a3      	ldrh	r3, [r4, #12]
 8003a50:	0719      	lsls	r1, r3, #28
 8003a52:	d502      	bpl.n	8003a5a <_puts_r+0x2e>
 8003a54:	6923      	ldr	r3, [r4, #16]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d135      	bne.n	8003ac6 <_puts_r+0x9a>
 8003a5a:	4621      	mov	r1, r4
 8003a5c:	4628      	mov	r0, r5
 8003a5e:	f000 f8e5 	bl	8003c2c <__swsetup_r>
 8003a62:	b380      	cbz	r0, 8003ac6 <_puts_r+0x9a>
 8003a64:	f04f 35ff 	mov.w	r5, #4294967295
 8003a68:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003a6a:	07da      	lsls	r2, r3, #31
 8003a6c:	d405      	bmi.n	8003a7a <_puts_r+0x4e>
 8003a6e:	89a3      	ldrh	r3, [r4, #12]
 8003a70:	059b      	lsls	r3, r3, #22
 8003a72:	d402      	bmi.n	8003a7a <_puts_r+0x4e>
 8003a74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003a76:	f000 f9a9 	bl	8003dcc <__retarget_lock_release_recursive>
 8003a7a:	4628      	mov	r0, r5
 8003a7c:	bd70      	pop	{r4, r5, r6, pc}
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	da04      	bge.n	8003a8c <_puts_r+0x60>
 8003a82:	69a2      	ldr	r2, [r4, #24]
 8003a84:	429a      	cmp	r2, r3
 8003a86:	dc17      	bgt.n	8003ab8 <_puts_r+0x8c>
 8003a88:	290a      	cmp	r1, #10
 8003a8a:	d015      	beq.n	8003ab8 <_puts_r+0x8c>
 8003a8c:	6823      	ldr	r3, [r4, #0]
 8003a8e:	1c5a      	adds	r2, r3, #1
 8003a90:	6022      	str	r2, [r4, #0]
 8003a92:	7019      	strb	r1, [r3, #0]
 8003a94:	68a3      	ldr	r3, [r4, #8]
 8003a96:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003a9a:	3b01      	subs	r3, #1
 8003a9c:	60a3      	str	r3, [r4, #8]
 8003a9e:	2900      	cmp	r1, #0
 8003aa0:	d1ed      	bne.n	8003a7e <_puts_r+0x52>
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	da11      	bge.n	8003aca <_puts_r+0x9e>
 8003aa6:	4622      	mov	r2, r4
 8003aa8:	210a      	movs	r1, #10
 8003aaa:	4628      	mov	r0, r5
 8003aac:	f000 f87f 	bl	8003bae <__swbuf_r>
 8003ab0:	3001      	adds	r0, #1
 8003ab2:	d0d7      	beq.n	8003a64 <_puts_r+0x38>
 8003ab4:	250a      	movs	r5, #10
 8003ab6:	e7d7      	b.n	8003a68 <_puts_r+0x3c>
 8003ab8:	4622      	mov	r2, r4
 8003aba:	4628      	mov	r0, r5
 8003abc:	f000 f877 	bl	8003bae <__swbuf_r>
 8003ac0:	3001      	adds	r0, #1
 8003ac2:	d1e7      	bne.n	8003a94 <_puts_r+0x68>
 8003ac4:	e7ce      	b.n	8003a64 <_puts_r+0x38>
 8003ac6:	3e01      	subs	r6, #1
 8003ac8:	e7e4      	b.n	8003a94 <_puts_r+0x68>
 8003aca:	6823      	ldr	r3, [r4, #0]
 8003acc:	1c5a      	adds	r2, r3, #1
 8003ace:	6022      	str	r2, [r4, #0]
 8003ad0:	220a      	movs	r2, #10
 8003ad2:	701a      	strb	r2, [r3, #0]
 8003ad4:	e7ee      	b.n	8003ab4 <_puts_r+0x88>
	...

08003ad8 <puts>:
 8003ad8:	4b02      	ldr	r3, [pc, #8]	@ (8003ae4 <puts+0xc>)
 8003ada:	4601      	mov	r1, r0
 8003adc:	6818      	ldr	r0, [r3, #0]
 8003ade:	f7ff bfa5 	b.w	8003a2c <_puts_r>
 8003ae2:	bf00      	nop
 8003ae4:	20000018 	.word	0x20000018

08003ae8 <siprintf>:
 8003ae8:	b40e      	push	{r1, r2, r3}
 8003aea:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003aee:	b500      	push	{lr}
 8003af0:	b09c      	sub	sp, #112	@ 0x70
 8003af2:	ab1d      	add	r3, sp, #116	@ 0x74
 8003af4:	9002      	str	r0, [sp, #8]
 8003af6:	9006      	str	r0, [sp, #24]
 8003af8:	9107      	str	r1, [sp, #28]
 8003afa:	9104      	str	r1, [sp, #16]
 8003afc:	4808      	ldr	r0, [pc, #32]	@ (8003b20 <siprintf+0x38>)
 8003afe:	4909      	ldr	r1, [pc, #36]	@ (8003b24 <siprintf+0x3c>)
 8003b00:	f853 2b04 	ldr.w	r2, [r3], #4
 8003b04:	9105      	str	r1, [sp, #20]
 8003b06:	6800      	ldr	r0, [r0, #0]
 8003b08:	a902      	add	r1, sp, #8
 8003b0a:	9301      	str	r3, [sp, #4]
 8003b0c:	f001 f932 	bl	8004d74 <_svfiprintf_r>
 8003b10:	2200      	movs	r2, #0
 8003b12:	9b02      	ldr	r3, [sp, #8]
 8003b14:	701a      	strb	r2, [r3, #0]
 8003b16:	b01c      	add	sp, #112	@ 0x70
 8003b18:	f85d eb04 	ldr.w	lr, [sp], #4
 8003b1c:	b003      	add	sp, #12
 8003b1e:	4770      	bx	lr
 8003b20:	20000018 	.word	0x20000018
 8003b24:	ffff0208 	.word	0xffff0208

08003b28 <__sread>:
 8003b28:	b510      	push	{r4, lr}
 8003b2a:	460c      	mov	r4, r1
 8003b2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b30:	f000 f8fc 	bl	8003d2c <_read_r>
 8003b34:	2800      	cmp	r0, #0
 8003b36:	bfab      	itete	ge
 8003b38:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003b3a:	89a3      	ldrhlt	r3, [r4, #12]
 8003b3c:	181b      	addge	r3, r3, r0
 8003b3e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003b42:	bfac      	ite	ge
 8003b44:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003b46:	81a3      	strhlt	r3, [r4, #12]
 8003b48:	bd10      	pop	{r4, pc}

08003b4a <__swrite>:
 8003b4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b4e:	461f      	mov	r7, r3
 8003b50:	898b      	ldrh	r3, [r1, #12]
 8003b52:	4605      	mov	r5, r0
 8003b54:	05db      	lsls	r3, r3, #23
 8003b56:	460c      	mov	r4, r1
 8003b58:	4616      	mov	r6, r2
 8003b5a:	d505      	bpl.n	8003b68 <__swrite+0x1e>
 8003b5c:	2302      	movs	r3, #2
 8003b5e:	2200      	movs	r2, #0
 8003b60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b64:	f000 f8d0 	bl	8003d08 <_lseek_r>
 8003b68:	89a3      	ldrh	r3, [r4, #12]
 8003b6a:	4632      	mov	r2, r6
 8003b6c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003b70:	81a3      	strh	r3, [r4, #12]
 8003b72:	4628      	mov	r0, r5
 8003b74:	463b      	mov	r3, r7
 8003b76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003b7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003b7e:	f000 b8e7 	b.w	8003d50 <_write_r>

08003b82 <__sseek>:
 8003b82:	b510      	push	{r4, lr}
 8003b84:	460c      	mov	r4, r1
 8003b86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b8a:	f000 f8bd 	bl	8003d08 <_lseek_r>
 8003b8e:	1c43      	adds	r3, r0, #1
 8003b90:	89a3      	ldrh	r3, [r4, #12]
 8003b92:	bf15      	itete	ne
 8003b94:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003b96:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003b9a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003b9e:	81a3      	strheq	r3, [r4, #12]
 8003ba0:	bf18      	it	ne
 8003ba2:	81a3      	strhne	r3, [r4, #12]
 8003ba4:	bd10      	pop	{r4, pc}

08003ba6 <__sclose>:
 8003ba6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003baa:	f000 b89d 	b.w	8003ce8 <_close_r>

08003bae <__swbuf_r>:
 8003bae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bb0:	460e      	mov	r6, r1
 8003bb2:	4614      	mov	r4, r2
 8003bb4:	4605      	mov	r5, r0
 8003bb6:	b118      	cbz	r0, 8003bc0 <__swbuf_r+0x12>
 8003bb8:	6a03      	ldr	r3, [r0, #32]
 8003bba:	b90b      	cbnz	r3, 8003bc0 <__swbuf_r+0x12>
 8003bbc:	f7ff feee 	bl	800399c <__sinit>
 8003bc0:	69a3      	ldr	r3, [r4, #24]
 8003bc2:	60a3      	str	r3, [r4, #8]
 8003bc4:	89a3      	ldrh	r3, [r4, #12]
 8003bc6:	071a      	lsls	r2, r3, #28
 8003bc8:	d501      	bpl.n	8003bce <__swbuf_r+0x20>
 8003bca:	6923      	ldr	r3, [r4, #16]
 8003bcc:	b943      	cbnz	r3, 8003be0 <__swbuf_r+0x32>
 8003bce:	4621      	mov	r1, r4
 8003bd0:	4628      	mov	r0, r5
 8003bd2:	f000 f82b 	bl	8003c2c <__swsetup_r>
 8003bd6:	b118      	cbz	r0, 8003be0 <__swbuf_r+0x32>
 8003bd8:	f04f 37ff 	mov.w	r7, #4294967295
 8003bdc:	4638      	mov	r0, r7
 8003bde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003be0:	6823      	ldr	r3, [r4, #0]
 8003be2:	6922      	ldr	r2, [r4, #16]
 8003be4:	b2f6      	uxtb	r6, r6
 8003be6:	1a98      	subs	r0, r3, r2
 8003be8:	6963      	ldr	r3, [r4, #20]
 8003bea:	4637      	mov	r7, r6
 8003bec:	4283      	cmp	r3, r0
 8003bee:	dc05      	bgt.n	8003bfc <__swbuf_r+0x4e>
 8003bf0:	4621      	mov	r1, r4
 8003bf2:	4628      	mov	r0, r5
 8003bf4:	f001 fd0c 	bl	8005610 <_fflush_r>
 8003bf8:	2800      	cmp	r0, #0
 8003bfa:	d1ed      	bne.n	8003bd8 <__swbuf_r+0x2a>
 8003bfc:	68a3      	ldr	r3, [r4, #8]
 8003bfe:	3b01      	subs	r3, #1
 8003c00:	60a3      	str	r3, [r4, #8]
 8003c02:	6823      	ldr	r3, [r4, #0]
 8003c04:	1c5a      	adds	r2, r3, #1
 8003c06:	6022      	str	r2, [r4, #0]
 8003c08:	701e      	strb	r6, [r3, #0]
 8003c0a:	6962      	ldr	r2, [r4, #20]
 8003c0c:	1c43      	adds	r3, r0, #1
 8003c0e:	429a      	cmp	r2, r3
 8003c10:	d004      	beq.n	8003c1c <__swbuf_r+0x6e>
 8003c12:	89a3      	ldrh	r3, [r4, #12]
 8003c14:	07db      	lsls	r3, r3, #31
 8003c16:	d5e1      	bpl.n	8003bdc <__swbuf_r+0x2e>
 8003c18:	2e0a      	cmp	r6, #10
 8003c1a:	d1df      	bne.n	8003bdc <__swbuf_r+0x2e>
 8003c1c:	4621      	mov	r1, r4
 8003c1e:	4628      	mov	r0, r5
 8003c20:	f001 fcf6 	bl	8005610 <_fflush_r>
 8003c24:	2800      	cmp	r0, #0
 8003c26:	d0d9      	beq.n	8003bdc <__swbuf_r+0x2e>
 8003c28:	e7d6      	b.n	8003bd8 <__swbuf_r+0x2a>
	...

08003c2c <__swsetup_r>:
 8003c2c:	b538      	push	{r3, r4, r5, lr}
 8003c2e:	4b29      	ldr	r3, [pc, #164]	@ (8003cd4 <__swsetup_r+0xa8>)
 8003c30:	4605      	mov	r5, r0
 8003c32:	6818      	ldr	r0, [r3, #0]
 8003c34:	460c      	mov	r4, r1
 8003c36:	b118      	cbz	r0, 8003c40 <__swsetup_r+0x14>
 8003c38:	6a03      	ldr	r3, [r0, #32]
 8003c3a:	b90b      	cbnz	r3, 8003c40 <__swsetup_r+0x14>
 8003c3c:	f7ff feae 	bl	800399c <__sinit>
 8003c40:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003c44:	0719      	lsls	r1, r3, #28
 8003c46:	d422      	bmi.n	8003c8e <__swsetup_r+0x62>
 8003c48:	06da      	lsls	r2, r3, #27
 8003c4a:	d407      	bmi.n	8003c5c <__swsetup_r+0x30>
 8003c4c:	2209      	movs	r2, #9
 8003c4e:	602a      	str	r2, [r5, #0]
 8003c50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c54:	f04f 30ff 	mov.w	r0, #4294967295
 8003c58:	81a3      	strh	r3, [r4, #12]
 8003c5a:	e033      	b.n	8003cc4 <__swsetup_r+0x98>
 8003c5c:	0758      	lsls	r0, r3, #29
 8003c5e:	d512      	bpl.n	8003c86 <__swsetup_r+0x5a>
 8003c60:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003c62:	b141      	cbz	r1, 8003c76 <__swsetup_r+0x4a>
 8003c64:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003c68:	4299      	cmp	r1, r3
 8003c6a:	d002      	beq.n	8003c72 <__swsetup_r+0x46>
 8003c6c:	4628      	mov	r0, r5
 8003c6e:	f000 f8b3 	bl	8003dd8 <_free_r>
 8003c72:	2300      	movs	r3, #0
 8003c74:	6363      	str	r3, [r4, #52]	@ 0x34
 8003c76:	89a3      	ldrh	r3, [r4, #12]
 8003c78:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003c7c:	81a3      	strh	r3, [r4, #12]
 8003c7e:	2300      	movs	r3, #0
 8003c80:	6063      	str	r3, [r4, #4]
 8003c82:	6923      	ldr	r3, [r4, #16]
 8003c84:	6023      	str	r3, [r4, #0]
 8003c86:	89a3      	ldrh	r3, [r4, #12]
 8003c88:	f043 0308 	orr.w	r3, r3, #8
 8003c8c:	81a3      	strh	r3, [r4, #12]
 8003c8e:	6923      	ldr	r3, [r4, #16]
 8003c90:	b94b      	cbnz	r3, 8003ca6 <__swsetup_r+0x7a>
 8003c92:	89a3      	ldrh	r3, [r4, #12]
 8003c94:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003c98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c9c:	d003      	beq.n	8003ca6 <__swsetup_r+0x7a>
 8003c9e:	4621      	mov	r1, r4
 8003ca0:	4628      	mov	r0, r5
 8003ca2:	f001 fd02 	bl	80056aa <__smakebuf_r>
 8003ca6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003caa:	f013 0201 	ands.w	r2, r3, #1
 8003cae:	d00a      	beq.n	8003cc6 <__swsetup_r+0x9a>
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	60a2      	str	r2, [r4, #8]
 8003cb4:	6962      	ldr	r2, [r4, #20]
 8003cb6:	4252      	negs	r2, r2
 8003cb8:	61a2      	str	r2, [r4, #24]
 8003cba:	6922      	ldr	r2, [r4, #16]
 8003cbc:	b942      	cbnz	r2, 8003cd0 <__swsetup_r+0xa4>
 8003cbe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003cc2:	d1c5      	bne.n	8003c50 <__swsetup_r+0x24>
 8003cc4:	bd38      	pop	{r3, r4, r5, pc}
 8003cc6:	0799      	lsls	r1, r3, #30
 8003cc8:	bf58      	it	pl
 8003cca:	6962      	ldrpl	r2, [r4, #20]
 8003ccc:	60a2      	str	r2, [r4, #8]
 8003cce:	e7f4      	b.n	8003cba <__swsetup_r+0x8e>
 8003cd0:	2000      	movs	r0, #0
 8003cd2:	e7f7      	b.n	8003cc4 <__swsetup_r+0x98>
 8003cd4:	20000018 	.word	0x20000018

08003cd8 <memset>:
 8003cd8:	4603      	mov	r3, r0
 8003cda:	4402      	add	r2, r0
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d100      	bne.n	8003ce2 <memset+0xa>
 8003ce0:	4770      	bx	lr
 8003ce2:	f803 1b01 	strb.w	r1, [r3], #1
 8003ce6:	e7f9      	b.n	8003cdc <memset+0x4>

08003ce8 <_close_r>:
 8003ce8:	b538      	push	{r3, r4, r5, lr}
 8003cea:	2300      	movs	r3, #0
 8003cec:	4d05      	ldr	r5, [pc, #20]	@ (8003d04 <_close_r+0x1c>)
 8003cee:	4604      	mov	r4, r0
 8003cf0:	4608      	mov	r0, r1
 8003cf2:	602b      	str	r3, [r5, #0]
 8003cf4:	f7fd fabb 	bl	800126e <_close>
 8003cf8:	1c43      	adds	r3, r0, #1
 8003cfa:	d102      	bne.n	8003d02 <_close_r+0x1a>
 8003cfc:	682b      	ldr	r3, [r5, #0]
 8003cfe:	b103      	cbz	r3, 8003d02 <_close_r+0x1a>
 8003d00:	6023      	str	r3, [r4, #0]
 8003d02:	bd38      	pop	{r3, r4, r5, pc}
 8003d04:	20000418 	.word	0x20000418

08003d08 <_lseek_r>:
 8003d08:	b538      	push	{r3, r4, r5, lr}
 8003d0a:	4604      	mov	r4, r0
 8003d0c:	4608      	mov	r0, r1
 8003d0e:	4611      	mov	r1, r2
 8003d10:	2200      	movs	r2, #0
 8003d12:	4d05      	ldr	r5, [pc, #20]	@ (8003d28 <_lseek_r+0x20>)
 8003d14:	602a      	str	r2, [r5, #0]
 8003d16:	461a      	mov	r2, r3
 8003d18:	f7fd facd 	bl	80012b6 <_lseek>
 8003d1c:	1c43      	adds	r3, r0, #1
 8003d1e:	d102      	bne.n	8003d26 <_lseek_r+0x1e>
 8003d20:	682b      	ldr	r3, [r5, #0]
 8003d22:	b103      	cbz	r3, 8003d26 <_lseek_r+0x1e>
 8003d24:	6023      	str	r3, [r4, #0]
 8003d26:	bd38      	pop	{r3, r4, r5, pc}
 8003d28:	20000418 	.word	0x20000418

08003d2c <_read_r>:
 8003d2c:	b538      	push	{r3, r4, r5, lr}
 8003d2e:	4604      	mov	r4, r0
 8003d30:	4608      	mov	r0, r1
 8003d32:	4611      	mov	r1, r2
 8003d34:	2200      	movs	r2, #0
 8003d36:	4d05      	ldr	r5, [pc, #20]	@ (8003d4c <_read_r+0x20>)
 8003d38:	602a      	str	r2, [r5, #0]
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	f7fd fa7a 	bl	8001234 <_read>
 8003d40:	1c43      	adds	r3, r0, #1
 8003d42:	d102      	bne.n	8003d4a <_read_r+0x1e>
 8003d44:	682b      	ldr	r3, [r5, #0]
 8003d46:	b103      	cbz	r3, 8003d4a <_read_r+0x1e>
 8003d48:	6023      	str	r3, [r4, #0]
 8003d4a:	bd38      	pop	{r3, r4, r5, pc}
 8003d4c:	20000418 	.word	0x20000418

08003d50 <_write_r>:
 8003d50:	b538      	push	{r3, r4, r5, lr}
 8003d52:	4604      	mov	r4, r0
 8003d54:	4608      	mov	r0, r1
 8003d56:	4611      	mov	r1, r2
 8003d58:	2200      	movs	r2, #0
 8003d5a:	4d05      	ldr	r5, [pc, #20]	@ (8003d70 <_write_r+0x20>)
 8003d5c:	602a      	str	r2, [r5, #0]
 8003d5e:	461a      	mov	r2, r3
 8003d60:	f7fc ff08 	bl	8000b74 <_write>
 8003d64:	1c43      	adds	r3, r0, #1
 8003d66:	d102      	bne.n	8003d6e <_write_r+0x1e>
 8003d68:	682b      	ldr	r3, [r5, #0]
 8003d6a:	b103      	cbz	r3, 8003d6e <_write_r+0x1e>
 8003d6c:	6023      	str	r3, [r4, #0]
 8003d6e:	bd38      	pop	{r3, r4, r5, pc}
 8003d70:	20000418 	.word	0x20000418

08003d74 <__errno>:
 8003d74:	4b01      	ldr	r3, [pc, #4]	@ (8003d7c <__errno+0x8>)
 8003d76:	6818      	ldr	r0, [r3, #0]
 8003d78:	4770      	bx	lr
 8003d7a:	bf00      	nop
 8003d7c:	20000018 	.word	0x20000018

08003d80 <__libc_init_array>:
 8003d80:	b570      	push	{r4, r5, r6, lr}
 8003d82:	2600      	movs	r6, #0
 8003d84:	4d0c      	ldr	r5, [pc, #48]	@ (8003db8 <__libc_init_array+0x38>)
 8003d86:	4c0d      	ldr	r4, [pc, #52]	@ (8003dbc <__libc_init_array+0x3c>)
 8003d88:	1b64      	subs	r4, r4, r5
 8003d8a:	10a4      	asrs	r4, r4, #2
 8003d8c:	42a6      	cmp	r6, r4
 8003d8e:	d109      	bne.n	8003da4 <__libc_init_array+0x24>
 8003d90:	f002 fe16 	bl	80069c0 <_init>
 8003d94:	2600      	movs	r6, #0
 8003d96:	4d0a      	ldr	r5, [pc, #40]	@ (8003dc0 <__libc_init_array+0x40>)
 8003d98:	4c0a      	ldr	r4, [pc, #40]	@ (8003dc4 <__libc_init_array+0x44>)
 8003d9a:	1b64      	subs	r4, r4, r5
 8003d9c:	10a4      	asrs	r4, r4, #2
 8003d9e:	42a6      	cmp	r6, r4
 8003da0:	d105      	bne.n	8003dae <__libc_init_array+0x2e>
 8003da2:	bd70      	pop	{r4, r5, r6, pc}
 8003da4:	f855 3b04 	ldr.w	r3, [r5], #4
 8003da8:	4798      	blx	r3
 8003daa:	3601      	adds	r6, #1
 8003dac:	e7ee      	b.n	8003d8c <__libc_init_array+0xc>
 8003dae:	f855 3b04 	ldr.w	r3, [r5], #4
 8003db2:	4798      	blx	r3
 8003db4:	3601      	adds	r6, #1
 8003db6:	e7f2      	b.n	8003d9e <__libc_init_array+0x1e>
 8003db8:	08006ed4 	.word	0x08006ed4
 8003dbc:	08006ed4 	.word	0x08006ed4
 8003dc0:	08006ed4 	.word	0x08006ed4
 8003dc4:	08006ed8 	.word	0x08006ed8

08003dc8 <__retarget_lock_init_recursive>:
 8003dc8:	4770      	bx	lr

08003dca <__retarget_lock_acquire_recursive>:
 8003dca:	4770      	bx	lr

08003dcc <__retarget_lock_release_recursive>:
 8003dcc:	4770      	bx	lr
	...

08003dd0 <nanf>:
 8003dd0:	4800      	ldr	r0, [pc, #0]	@ (8003dd4 <nanf+0x4>)
 8003dd2:	4770      	bx	lr
 8003dd4:	7fc00000 	.word	0x7fc00000

08003dd8 <_free_r>:
 8003dd8:	b538      	push	{r3, r4, r5, lr}
 8003dda:	4605      	mov	r5, r0
 8003ddc:	2900      	cmp	r1, #0
 8003dde:	d040      	beq.n	8003e62 <_free_r+0x8a>
 8003de0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003de4:	1f0c      	subs	r4, r1, #4
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	bfb8      	it	lt
 8003dea:	18e4      	addlt	r4, r4, r3
 8003dec:	f000 f8de 	bl	8003fac <__malloc_lock>
 8003df0:	4a1c      	ldr	r2, [pc, #112]	@ (8003e64 <_free_r+0x8c>)
 8003df2:	6813      	ldr	r3, [r2, #0]
 8003df4:	b933      	cbnz	r3, 8003e04 <_free_r+0x2c>
 8003df6:	6063      	str	r3, [r4, #4]
 8003df8:	6014      	str	r4, [r2, #0]
 8003dfa:	4628      	mov	r0, r5
 8003dfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003e00:	f000 b8da 	b.w	8003fb8 <__malloc_unlock>
 8003e04:	42a3      	cmp	r3, r4
 8003e06:	d908      	bls.n	8003e1a <_free_r+0x42>
 8003e08:	6820      	ldr	r0, [r4, #0]
 8003e0a:	1821      	adds	r1, r4, r0
 8003e0c:	428b      	cmp	r3, r1
 8003e0e:	bf01      	itttt	eq
 8003e10:	6819      	ldreq	r1, [r3, #0]
 8003e12:	685b      	ldreq	r3, [r3, #4]
 8003e14:	1809      	addeq	r1, r1, r0
 8003e16:	6021      	streq	r1, [r4, #0]
 8003e18:	e7ed      	b.n	8003df6 <_free_r+0x1e>
 8003e1a:	461a      	mov	r2, r3
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	b10b      	cbz	r3, 8003e24 <_free_r+0x4c>
 8003e20:	42a3      	cmp	r3, r4
 8003e22:	d9fa      	bls.n	8003e1a <_free_r+0x42>
 8003e24:	6811      	ldr	r1, [r2, #0]
 8003e26:	1850      	adds	r0, r2, r1
 8003e28:	42a0      	cmp	r0, r4
 8003e2a:	d10b      	bne.n	8003e44 <_free_r+0x6c>
 8003e2c:	6820      	ldr	r0, [r4, #0]
 8003e2e:	4401      	add	r1, r0
 8003e30:	1850      	adds	r0, r2, r1
 8003e32:	4283      	cmp	r3, r0
 8003e34:	6011      	str	r1, [r2, #0]
 8003e36:	d1e0      	bne.n	8003dfa <_free_r+0x22>
 8003e38:	6818      	ldr	r0, [r3, #0]
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	4408      	add	r0, r1
 8003e3e:	6010      	str	r0, [r2, #0]
 8003e40:	6053      	str	r3, [r2, #4]
 8003e42:	e7da      	b.n	8003dfa <_free_r+0x22>
 8003e44:	d902      	bls.n	8003e4c <_free_r+0x74>
 8003e46:	230c      	movs	r3, #12
 8003e48:	602b      	str	r3, [r5, #0]
 8003e4a:	e7d6      	b.n	8003dfa <_free_r+0x22>
 8003e4c:	6820      	ldr	r0, [r4, #0]
 8003e4e:	1821      	adds	r1, r4, r0
 8003e50:	428b      	cmp	r3, r1
 8003e52:	bf01      	itttt	eq
 8003e54:	6819      	ldreq	r1, [r3, #0]
 8003e56:	685b      	ldreq	r3, [r3, #4]
 8003e58:	1809      	addeq	r1, r1, r0
 8003e5a:	6021      	streq	r1, [r4, #0]
 8003e5c:	6063      	str	r3, [r4, #4]
 8003e5e:	6054      	str	r4, [r2, #4]
 8003e60:	e7cb      	b.n	8003dfa <_free_r+0x22>
 8003e62:	bd38      	pop	{r3, r4, r5, pc}
 8003e64:	20000424 	.word	0x20000424

08003e68 <sbrk_aligned>:
 8003e68:	b570      	push	{r4, r5, r6, lr}
 8003e6a:	4e0f      	ldr	r6, [pc, #60]	@ (8003ea8 <sbrk_aligned+0x40>)
 8003e6c:	460c      	mov	r4, r1
 8003e6e:	6831      	ldr	r1, [r6, #0]
 8003e70:	4605      	mov	r5, r0
 8003e72:	b911      	cbnz	r1, 8003e7a <sbrk_aligned+0x12>
 8003e74:	f001 fca4 	bl	80057c0 <_sbrk_r>
 8003e78:	6030      	str	r0, [r6, #0]
 8003e7a:	4621      	mov	r1, r4
 8003e7c:	4628      	mov	r0, r5
 8003e7e:	f001 fc9f 	bl	80057c0 <_sbrk_r>
 8003e82:	1c43      	adds	r3, r0, #1
 8003e84:	d103      	bne.n	8003e8e <sbrk_aligned+0x26>
 8003e86:	f04f 34ff 	mov.w	r4, #4294967295
 8003e8a:	4620      	mov	r0, r4
 8003e8c:	bd70      	pop	{r4, r5, r6, pc}
 8003e8e:	1cc4      	adds	r4, r0, #3
 8003e90:	f024 0403 	bic.w	r4, r4, #3
 8003e94:	42a0      	cmp	r0, r4
 8003e96:	d0f8      	beq.n	8003e8a <sbrk_aligned+0x22>
 8003e98:	1a21      	subs	r1, r4, r0
 8003e9a:	4628      	mov	r0, r5
 8003e9c:	f001 fc90 	bl	80057c0 <_sbrk_r>
 8003ea0:	3001      	adds	r0, #1
 8003ea2:	d1f2      	bne.n	8003e8a <sbrk_aligned+0x22>
 8003ea4:	e7ef      	b.n	8003e86 <sbrk_aligned+0x1e>
 8003ea6:	bf00      	nop
 8003ea8:	20000420 	.word	0x20000420

08003eac <_malloc_r>:
 8003eac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003eb0:	1ccd      	adds	r5, r1, #3
 8003eb2:	f025 0503 	bic.w	r5, r5, #3
 8003eb6:	3508      	adds	r5, #8
 8003eb8:	2d0c      	cmp	r5, #12
 8003eba:	bf38      	it	cc
 8003ebc:	250c      	movcc	r5, #12
 8003ebe:	2d00      	cmp	r5, #0
 8003ec0:	4606      	mov	r6, r0
 8003ec2:	db01      	blt.n	8003ec8 <_malloc_r+0x1c>
 8003ec4:	42a9      	cmp	r1, r5
 8003ec6:	d904      	bls.n	8003ed2 <_malloc_r+0x26>
 8003ec8:	230c      	movs	r3, #12
 8003eca:	6033      	str	r3, [r6, #0]
 8003ecc:	2000      	movs	r0, #0
 8003ece:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003ed2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003fa8 <_malloc_r+0xfc>
 8003ed6:	f000 f869 	bl	8003fac <__malloc_lock>
 8003eda:	f8d8 3000 	ldr.w	r3, [r8]
 8003ede:	461c      	mov	r4, r3
 8003ee0:	bb44      	cbnz	r4, 8003f34 <_malloc_r+0x88>
 8003ee2:	4629      	mov	r1, r5
 8003ee4:	4630      	mov	r0, r6
 8003ee6:	f7ff ffbf 	bl	8003e68 <sbrk_aligned>
 8003eea:	1c43      	adds	r3, r0, #1
 8003eec:	4604      	mov	r4, r0
 8003eee:	d158      	bne.n	8003fa2 <_malloc_r+0xf6>
 8003ef0:	f8d8 4000 	ldr.w	r4, [r8]
 8003ef4:	4627      	mov	r7, r4
 8003ef6:	2f00      	cmp	r7, #0
 8003ef8:	d143      	bne.n	8003f82 <_malloc_r+0xd6>
 8003efa:	2c00      	cmp	r4, #0
 8003efc:	d04b      	beq.n	8003f96 <_malloc_r+0xea>
 8003efe:	6823      	ldr	r3, [r4, #0]
 8003f00:	4639      	mov	r1, r7
 8003f02:	4630      	mov	r0, r6
 8003f04:	eb04 0903 	add.w	r9, r4, r3
 8003f08:	f001 fc5a 	bl	80057c0 <_sbrk_r>
 8003f0c:	4581      	cmp	r9, r0
 8003f0e:	d142      	bne.n	8003f96 <_malloc_r+0xea>
 8003f10:	6821      	ldr	r1, [r4, #0]
 8003f12:	4630      	mov	r0, r6
 8003f14:	1a6d      	subs	r5, r5, r1
 8003f16:	4629      	mov	r1, r5
 8003f18:	f7ff ffa6 	bl	8003e68 <sbrk_aligned>
 8003f1c:	3001      	adds	r0, #1
 8003f1e:	d03a      	beq.n	8003f96 <_malloc_r+0xea>
 8003f20:	6823      	ldr	r3, [r4, #0]
 8003f22:	442b      	add	r3, r5
 8003f24:	6023      	str	r3, [r4, #0]
 8003f26:	f8d8 3000 	ldr.w	r3, [r8]
 8003f2a:	685a      	ldr	r2, [r3, #4]
 8003f2c:	bb62      	cbnz	r2, 8003f88 <_malloc_r+0xdc>
 8003f2e:	f8c8 7000 	str.w	r7, [r8]
 8003f32:	e00f      	b.n	8003f54 <_malloc_r+0xa8>
 8003f34:	6822      	ldr	r2, [r4, #0]
 8003f36:	1b52      	subs	r2, r2, r5
 8003f38:	d420      	bmi.n	8003f7c <_malloc_r+0xd0>
 8003f3a:	2a0b      	cmp	r2, #11
 8003f3c:	d917      	bls.n	8003f6e <_malloc_r+0xc2>
 8003f3e:	1961      	adds	r1, r4, r5
 8003f40:	42a3      	cmp	r3, r4
 8003f42:	6025      	str	r5, [r4, #0]
 8003f44:	bf18      	it	ne
 8003f46:	6059      	strne	r1, [r3, #4]
 8003f48:	6863      	ldr	r3, [r4, #4]
 8003f4a:	bf08      	it	eq
 8003f4c:	f8c8 1000 	streq.w	r1, [r8]
 8003f50:	5162      	str	r2, [r4, r5]
 8003f52:	604b      	str	r3, [r1, #4]
 8003f54:	4630      	mov	r0, r6
 8003f56:	f000 f82f 	bl	8003fb8 <__malloc_unlock>
 8003f5a:	f104 000b 	add.w	r0, r4, #11
 8003f5e:	1d23      	adds	r3, r4, #4
 8003f60:	f020 0007 	bic.w	r0, r0, #7
 8003f64:	1ac2      	subs	r2, r0, r3
 8003f66:	bf1c      	itt	ne
 8003f68:	1a1b      	subne	r3, r3, r0
 8003f6a:	50a3      	strne	r3, [r4, r2]
 8003f6c:	e7af      	b.n	8003ece <_malloc_r+0x22>
 8003f6e:	6862      	ldr	r2, [r4, #4]
 8003f70:	42a3      	cmp	r3, r4
 8003f72:	bf0c      	ite	eq
 8003f74:	f8c8 2000 	streq.w	r2, [r8]
 8003f78:	605a      	strne	r2, [r3, #4]
 8003f7a:	e7eb      	b.n	8003f54 <_malloc_r+0xa8>
 8003f7c:	4623      	mov	r3, r4
 8003f7e:	6864      	ldr	r4, [r4, #4]
 8003f80:	e7ae      	b.n	8003ee0 <_malloc_r+0x34>
 8003f82:	463c      	mov	r4, r7
 8003f84:	687f      	ldr	r7, [r7, #4]
 8003f86:	e7b6      	b.n	8003ef6 <_malloc_r+0x4a>
 8003f88:	461a      	mov	r2, r3
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	42a3      	cmp	r3, r4
 8003f8e:	d1fb      	bne.n	8003f88 <_malloc_r+0xdc>
 8003f90:	2300      	movs	r3, #0
 8003f92:	6053      	str	r3, [r2, #4]
 8003f94:	e7de      	b.n	8003f54 <_malloc_r+0xa8>
 8003f96:	230c      	movs	r3, #12
 8003f98:	4630      	mov	r0, r6
 8003f9a:	6033      	str	r3, [r6, #0]
 8003f9c:	f000 f80c 	bl	8003fb8 <__malloc_unlock>
 8003fa0:	e794      	b.n	8003ecc <_malloc_r+0x20>
 8003fa2:	6005      	str	r5, [r0, #0]
 8003fa4:	e7d6      	b.n	8003f54 <_malloc_r+0xa8>
 8003fa6:	bf00      	nop
 8003fa8:	20000424 	.word	0x20000424

08003fac <__malloc_lock>:
 8003fac:	4801      	ldr	r0, [pc, #4]	@ (8003fb4 <__malloc_lock+0x8>)
 8003fae:	f7ff bf0c 	b.w	8003dca <__retarget_lock_acquire_recursive>
 8003fb2:	bf00      	nop
 8003fb4:	2000041c 	.word	0x2000041c

08003fb8 <__malloc_unlock>:
 8003fb8:	4801      	ldr	r0, [pc, #4]	@ (8003fc0 <__malloc_unlock+0x8>)
 8003fba:	f7ff bf07 	b.w	8003dcc <__retarget_lock_release_recursive>
 8003fbe:	bf00      	nop
 8003fc0:	2000041c 	.word	0x2000041c

08003fc4 <sulp>:
 8003fc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003fc8:	460f      	mov	r7, r1
 8003fca:	4690      	mov	r8, r2
 8003fcc:	f002 fae8 	bl	80065a0 <__ulp>
 8003fd0:	4604      	mov	r4, r0
 8003fd2:	460d      	mov	r5, r1
 8003fd4:	f1b8 0f00 	cmp.w	r8, #0
 8003fd8:	d011      	beq.n	8003ffe <sulp+0x3a>
 8003fda:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8003fde:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	dd0b      	ble.n	8003ffe <sulp+0x3a>
 8003fe6:	2400      	movs	r4, #0
 8003fe8:	051b      	lsls	r3, r3, #20
 8003fea:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8003fee:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8003ff2:	4622      	mov	r2, r4
 8003ff4:	462b      	mov	r3, r5
 8003ff6:	f7fc fa67 	bl	80004c8 <__aeabi_dmul>
 8003ffa:	4604      	mov	r4, r0
 8003ffc:	460d      	mov	r5, r1
 8003ffe:	4620      	mov	r0, r4
 8004000:	4629      	mov	r1, r5
 8004002:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08004008 <_strtod_l>:
 8004008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800400c:	b09f      	sub	sp, #124	@ 0x7c
 800400e:	9217      	str	r2, [sp, #92]	@ 0x5c
 8004010:	2200      	movs	r2, #0
 8004012:	460c      	mov	r4, r1
 8004014:	921a      	str	r2, [sp, #104]	@ 0x68
 8004016:	f04f 0a00 	mov.w	sl, #0
 800401a:	f04f 0b00 	mov.w	fp, #0
 800401e:	460a      	mov	r2, r1
 8004020:	9005      	str	r0, [sp, #20]
 8004022:	9219      	str	r2, [sp, #100]	@ 0x64
 8004024:	7811      	ldrb	r1, [r2, #0]
 8004026:	292b      	cmp	r1, #43	@ 0x2b
 8004028:	d048      	beq.n	80040bc <_strtod_l+0xb4>
 800402a:	d836      	bhi.n	800409a <_strtod_l+0x92>
 800402c:	290d      	cmp	r1, #13
 800402e:	d830      	bhi.n	8004092 <_strtod_l+0x8a>
 8004030:	2908      	cmp	r1, #8
 8004032:	d830      	bhi.n	8004096 <_strtod_l+0x8e>
 8004034:	2900      	cmp	r1, #0
 8004036:	d039      	beq.n	80040ac <_strtod_l+0xa4>
 8004038:	2200      	movs	r2, #0
 800403a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800403c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800403e:	782a      	ldrb	r2, [r5, #0]
 8004040:	2a30      	cmp	r2, #48	@ 0x30
 8004042:	f040 80b1 	bne.w	80041a8 <_strtod_l+0x1a0>
 8004046:	786a      	ldrb	r2, [r5, #1]
 8004048:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800404c:	2a58      	cmp	r2, #88	@ 0x58
 800404e:	d16c      	bne.n	800412a <_strtod_l+0x122>
 8004050:	9302      	str	r3, [sp, #8]
 8004052:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004054:	4a8e      	ldr	r2, [pc, #568]	@ (8004290 <_strtod_l+0x288>)
 8004056:	9301      	str	r3, [sp, #4]
 8004058:	ab1a      	add	r3, sp, #104	@ 0x68
 800405a:	9300      	str	r3, [sp, #0]
 800405c:	9805      	ldr	r0, [sp, #20]
 800405e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8004060:	a919      	add	r1, sp, #100	@ 0x64
 8004062:	f001 fc47 	bl	80058f4 <__gethex>
 8004066:	f010 060f 	ands.w	r6, r0, #15
 800406a:	4604      	mov	r4, r0
 800406c:	d005      	beq.n	800407a <_strtod_l+0x72>
 800406e:	2e06      	cmp	r6, #6
 8004070:	d126      	bne.n	80040c0 <_strtod_l+0xb8>
 8004072:	2300      	movs	r3, #0
 8004074:	3501      	adds	r5, #1
 8004076:	9519      	str	r5, [sp, #100]	@ 0x64
 8004078:	930b      	str	r3, [sp, #44]	@ 0x2c
 800407a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800407c:	2b00      	cmp	r3, #0
 800407e:	f040 8584 	bne.w	8004b8a <_strtod_l+0xb82>
 8004082:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004084:	b1bb      	cbz	r3, 80040b6 <_strtod_l+0xae>
 8004086:	4650      	mov	r0, sl
 8004088:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800408c:	b01f      	add	sp, #124	@ 0x7c
 800408e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004092:	2920      	cmp	r1, #32
 8004094:	d1d0      	bne.n	8004038 <_strtod_l+0x30>
 8004096:	3201      	adds	r2, #1
 8004098:	e7c3      	b.n	8004022 <_strtod_l+0x1a>
 800409a:	292d      	cmp	r1, #45	@ 0x2d
 800409c:	d1cc      	bne.n	8004038 <_strtod_l+0x30>
 800409e:	2101      	movs	r1, #1
 80040a0:	910b      	str	r1, [sp, #44]	@ 0x2c
 80040a2:	1c51      	adds	r1, r2, #1
 80040a4:	9119      	str	r1, [sp, #100]	@ 0x64
 80040a6:	7852      	ldrb	r2, [r2, #1]
 80040a8:	2a00      	cmp	r2, #0
 80040aa:	d1c7      	bne.n	800403c <_strtod_l+0x34>
 80040ac:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80040ae:	9419      	str	r4, [sp, #100]	@ 0x64
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	f040 8568 	bne.w	8004b86 <_strtod_l+0xb7e>
 80040b6:	4650      	mov	r0, sl
 80040b8:	4659      	mov	r1, fp
 80040ba:	e7e7      	b.n	800408c <_strtod_l+0x84>
 80040bc:	2100      	movs	r1, #0
 80040be:	e7ef      	b.n	80040a0 <_strtod_l+0x98>
 80040c0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80040c2:	b13a      	cbz	r2, 80040d4 <_strtod_l+0xcc>
 80040c4:	2135      	movs	r1, #53	@ 0x35
 80040c6:	a81c      	add	r0, sp, #112	@ 0x70
 80040c8:	f002 fb5a 	bl	8006780 <__copybits>
 80040cc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80040ce:	9805      	ldr	r0, [sp, #20]
 80040d0:	f001 ff34 	bl	8005f3c <_Bfree>
 80040d4:	3e01      	subs	r6, #1
 80040d6:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80040d8:	2e04      	cmp	r6, #4
 80040da:	d806      	bhi.n	80040ea <_strtod_l+0xe2>
 80040dc:	e8df f006 	tbb	[pc, r6]
 80040e0:	201d0314 	.word	0x201d0314
 80040e4:	14          	.byte	0x14
 80040e5:	00          	.byte	0x00
 80040e6:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80040ea:	05e1      	lsls	r1, r4, #23
 80040ec:	bf48      	it	mi
 80040ee:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80040f2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80040f6:	0d1b      	lsrs	r3, r3, #20
 80040f8:	051b      	lsls	r3, r3, #20
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d1bd      	bne.n	800407a <_strtod_l+0x72>
 80040fe:	f7ff fe39 	bl	8003d74 <__errno>
 8004102:	2322      	movs	r3, #34	@ 0x22
 8004104:	6003      	str	r3, [r0, #0]
 8004106:	e7b8      	b.n	800407a <_strtod_l+0x72>
 8004108:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800410c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8004110:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004114:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8004118:	e7e7      	b.n	80040ea <_strtod_l+0xe2>
 800411a:	f8df b178 	ldr.w	fp, [pc, #376]	@ 8004294 <_strtod_l+0x28c>
 800411e:	e7e4      	b.n	80040ea <_strtod_l+0xe2>
 8004120:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8004124:	f04f 3aff 	mov.w	sl, #4294967295
 8004128:	e7df      	b.n	80040ea <_strtod_l+0xe2>
 800412a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800412c:	1c5a      	adds	r2, r3, #1
 800412e:	9219      	str	r2, [sp, #100]	@ 0x64
 8004130:	785b      	ldrb	r3, [r3, #1]
 8004132:	2b30      	cmp	r3, #48	@ 0x30
 8004134:	d0f9      	beq.n	800412a <_strtod_l+0x122>
 8004136:	2b00      	cmp	r3, #0
 8004138:	d09f      	beq.n	800407a <_strtod_l+0x72>
 800413a:	2301      	movs	r3, #1
 800413c:	9309      	str	r3, [sp, #36]	@ 0x24
 800413e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004140:	220a      	movs	r2, #10
 8004142:	930c      	str	r3, [sp, #48]	@ 0x30
 8004144:	2300      	movs	r3, #0
 8004146:	461f      	mov	r7, r3
 8004148:	9308      	str	r3, [sp, #32]
 800414a:	930a      	str	r3, [sp, #40]	@ 0x28
 800414c:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800414e:	7805      	ldrb	r5, [r0, #0]
 8004150:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8004154:	b2d9      	uxtb	r1, r3
 8004156:	2909      	cmp	r1, #9
 8004158:	d928      	bls.n	80041ac <_strtod_l+0x1a4>
 800415a:	2201      	movs	r2, #1
 800415c:	494e      	ldr	r1, [pc, #312]	@ (8004298 <_strtod_l+0x290>)
 800415e:	f001 fafa 	bl	8005756 <strncmp>
 8004162:	2800      	cmp	r0, #0
 8004164:	d032      	beq.n	80041cc <_strtod_l+0x1c4>
 8004166:	2000      	movs	r0, #0
 8004168:	462a      	mov	r2, r5
 800416a:	4681      	mov	r9, r0
 800416c:	463d      	mov	r5, r7
 800416e:	4603      	mov	r3, r0
 8004170:	2a65      	cmp	r2, #101	@ 0x65
 8004172:	d001      	beq.n	8004178 <_strtod_l+0x170>
 8004174:	2a45      	cmp	r2, #69	@ 0x45
 8004176:	d114      	bne.n	80041a2 <_strtod_l+0x19a>
 8004178:	b91d      	cbnz	r5, 8004182 <_strtod_l+0x17a>
 800417a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800417c:	4302      	orrs	r2, r0
 800417e:	d095      	beq.n	80040ac <_strtod_l+0xa4>
 8004180:	2500      	movs	r5, #0
 8004182:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8004184:	1c62      	adds	r2, r4, #1
 8004186:	9219      	str	r2, [sp, #100]	@ 0x64
 8004188:	7862      	ldrb	r2, [r4, #1]
 800418a:	2a2b      	cmp	r2, #43	@ 0x2b
 800418c:	d077      	beq.n	800427e <_strtod_l+0x276>
 800418e:	2a2d      	cmp	r2, #45	@ 0x2d
 8004190:	d07b      	beq.n	800428a <_strtod_l+0x282>
 8004192:	f04f 0c00 	mov.w	ip, #0
 8004196:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800419a:	2909      	cmp	r1, #9
 800419c:	f240 8082 	bls.w	80042a4 <_strtod_l+0x29c>
 80041a0:	9419      	str	r4, [sp, #100]	@ 0x64
 80041a2:	f04f 0800 	mov.w	r8, #0
 80041a6:	e0a2      	b.n	80042ee <_strtod_l+0x2e6>
 80041a8:	2300      	movs	r3, #0
 80041aa:	e7c7      	b.n	800413c <_strtod_l+0x134>
 80041ac:	2f08      	cmp	r7, #8
 80041ae:	bfd5      	itete	le
 80041b0:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 80041b2:	9908      	ldrgt	r1, [sp, #32]
 80041b4:	fb02 3301 	mlale	r3, r2, r1, r3
 80041b8:	fb02 3301 	mlagt	r3, r2, r1, r3
 80041bc:	f100 0001 	add.w	r0, r0, #1
 80041c0:	bfd4      	ite	le
 80041c2:	930a      	strle	r3, [sp, #40]	@ 0x28
 80041c4:	9308      	strgt	r3, [sp, #32]
 80041c6:	3701      	adds	r7, #1
 80041c8:	9019      	str	r0, [sp, #100]	@ 0x64
 80041ca:	e7bf      	b.n	800414c <_strtod_l+0x144>
 80041cc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80041ce:	1c5a      	adds	r2, r3, #1
 80041d0:	9219      	str	r2, [sp, #100]	@ 0x64
 80041d2:	785a      	ldrb	r2, [r3, #1]
 80041d4:	b37f      	cbz	r7, 8004236 <_strtod_l+0x22e>
 80041d6:	4681      	mov	r9, r0
 80041d8:	463d      	mov	r5, r7
 80041da:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80041de:	2b09      	cmp	r3, #9
 80041e0:	d912      	bls.n	8004208 <_strtod_l+0x200>
 80041e2:	2301      	movs	r3, #1
 80041e4:	e7c4      	b.n	8004170 <_strtod_l+0x168>
 80041e6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80041e8:	3001      	adds	r0, #1
 80041ea:	1c5a      	adds	r2, r3, #1
 80041ec:	9219      	str	r2, [sp, #100]	@ 0x64
 80041ee:	785a      	ldrb	r2, [r3, #1]
 80041f0:	2a30      	cmp	r2, #48	@ 0x30
 80041f2:	d0f8      	beq.n	80041e6 <_strtod_l+0x1de>
 80041f4:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 80041f8:	2b08      	cmp	r3, #8
 80041fa:	f200 84cb 	bhi.w	8004b94 <_strtod_l+0xb8c>
 80041fe:	4681      	mov	r9, r0
 8004200:	2000      	movs	r0, #0
 8004202:	4605      	mov	r5, r0
 8004204:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004206:	930c      	str	r3, [sp, #48]	@ 0x30
 8004208:	3a30      	subs	r2, #48	@ 0x30
 800420a:	f100 0301 	add.w	r3, r0, #1
 800420e:	d02a      	beq.n	8004266 <_strtod_l+0x25e>
 8004210:	4499      	add	r9, r3
 8004212:	210a      	movs	r1, #10
 8004214:	462b      	mov	r3, r5
 8004216:	eb00 0c05 	add.w	ip, r0, r5
 800421a:	4563      	cmp	r3, ip
 800421c:	d10d      	bne.n	800423a <_strtod_l+0x232>
 800421e:	1c69      	adds	r1, r5, #1
 8004220:	4401      	add	r1, r0
 8004222:	4428      	add	r0, r5
 8004224:	2808      	cmp	r0, #8
 8004226:	dc16      	bgt.n	8004256 <_strtod_l+0x24e>
 8004228:	230a      	movs	r3, #10
 800422a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800422c:	fb03 2300 	mla	r3, r3, r0, r2
 8004230:	930a      	str	r3, [sp, #40]	@ 0x28
 8004232:	2300      	movs	r3, #0
 8004234:	e018      	b.n	8004268 <_strtod_l+0x260>
 8004236:	4638      	mov	r0, r7
 8004238:	e7da      	b.n	80041f0 <_strtod_l+0x1e8>
 800423a:	2b08      	cmp	r3, #8
 800423c:	f103 0301 	add.w	r3, r3, #1
 8004240:	dc03      	bgt.n	800424a <_strtod_l+0x242>
 8004242:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8004244:	434e      	muls	r6, r1
 8004246:	960a      	str	r6, [sp, #40]	@ 0x28
 8004248:	e7e7      	b.n	800421a <_strtod_l+0x212>
 800424a:	2b10      	cmp	r3, #16
 800424c:	bfde      	ittt	le
 800424e:	9e08      	ldrle	r6, [sp, #32]
 8004250:	434e      	mulle	r6, r1
 8004252:	9608      	strle	r6, [sp, #32]
 8004254:	e7e1      	b.n	800421a <_strtod_l+0x212>
 8004256:	280f      	cmp	r0, #15
 8004258:	dceb      	bgt.n	8004232 <_strtod_l+0x22a>
 800425a:	230a      	movs	r3, #10
 800425c:	9808      	ldr	r0, [sp, #32]
 800425e:	fb03 2300 	mla	r3, r3, r0, r2
 8004262:	9308      	str	r3, [sp, #32]
 8004264:	e7e5      	b.n	8004232 <_strtod_l+0x22a>
 8004266:	4629      	mov	r1, r5
 8004268:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800426a:	460d      	mov	r5, r1
 800426c:	1c50      	adds	r0, r2, #1
 800426e:	9019      	str	r0, [sp, #100]	@ 0x64
 8004270:	7852      	ldrb	r2, [r2, #1]
 8004272:	4618      	mov	r0, r3
 8004274:	e7b1      	b.n	80041da <_strtod_l+0x1d2>
 8004276:	f04f 0900 	mov.w	r9, #0
 800427a:	2301      	movs	r3, #1
 800427c:	e77d      	b.n	800417a <_strtod_l+0x172>
 800427e:	f04f 0c00 	mov.w	ip, #0
 8004282:	1ca2      	adds	r2, r4, #2
 8004284:	9219      	str	r2, [sp, #100]	@ 0x64
 8004286:	78a2      	ldrb	r2, [r4, #2]
 8004288:	e785      	b.n	8004196 <_strtod_l+0x18e>
 800428a:	f04f 0c01 	mov.w	ip, #1
 800428e:	e7f8      	b.n	8004282 <_strtod_l+0x27a>
 8004290:	08006b3c 	.word	0x08006b3c
 8004294:	7ff00000 	.word	0x7ff00000
 8004298:	08006b17 	.word	0x08006b17
 800429c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800429e:	1c51      	adds	r1, r2, #1
 80042a0:	9119      	str	r1, [sp, #100]	@ 0x64
 80042a2:	7852      	ldrb	r2, [r2, #1]
 80042a4:	2a30      	cmp	r2, #48	@ 0x30
 80042a6:	d0f9      	beq.n	800429c <_strtod_l+0x294>
 80042a8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80042ac:	2908      	cmp	r1, #8
 80042ae:	f63f af78 	bhi.w	80041a2 <_strtod_l+0x19a>
 80042b2:	f04f 080a 	mov.w	r8, #10
 80042b6:	3a30      	subs	r2, #48	@ 0x30
 80042b8:	920e      	str	r2, [sp, #56]	@ 0x38
 80042ba:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80042bc:	920f      	str	r2, [sp, #60]	@ 0x3c
 80042be:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80042c0:	1c56      	adds	r6, r2, #1
 80042c2:	9619      	str	r6, [sp, #100]	@ 0x64
 80042c4:	7852      	ldrb	r2, [r2, #1]
 80042c6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80042ca:	f1be 0f09 	cmp.w	lr, #9
 80042ce:	d939      	bls.n	8004344 <_strtod_l+0x33c>
 80042d0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80042d2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80042d6:	1a76      	subs	r6, r6, r1
 80042d8:	2e08      	cmp	r6, #8
 80042da:	dc03      	bgt.n	80042e4 <_strtod_l+0x2dc>
 80042dc:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80042de:	4588      	cmp	r8, r1
 80042e0:	bfa8      	it	ge
 80042e2:	4688      	movge	r8, r1
 80042e4:	f1bc 0f00 	cmp.w	ip, #0
 80042e8:	d001      	beq.n	80042ee <_strtod_l+0x2e6>
 80042ea:	f1c8 0800 	rsb	r8, r8, #0
 80042ee:	2d00      	cmp	r5, #0
 80042f0:	d14e      	bne.n	8004390 <_strtod_l+0x388>
 80042f2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80042f4:	4308      	orrs	r0, r1
 80042f6:	f47f aec0 	bne.w	800407a <_strtod_l+0x72>
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	f47f aed6 	bne.w	80040ac <_strtod_l+0xa4>
 8004300:	2a69      	cmp	r2, #105	@ 0x69
 8004302:	d028      	beq.n	8004356 <_strtod_l+0x34e>
 8004304:	dc25      	bgt.n	8004352 <_strtod_l+0x34a>
 8004306:	2a49      	cmp	r2, #73	@ 0x49
 8004308:	d025      	beq.n	8004356 <_strtod_l+0x34e>
 800430a:	2a4e      	cmp	r2, #78	@ 0x4e
 800430c:	f47f aece 	bne.w	80040ac <_strtod_l+0xa4>
 8004310:	499a      	ldr	r1, [pc, #616]	@ (800457c <_strtod_l+0x574>)
 8004312:	a819      	add	r0, sp, #100	@ 0x64
 8004314:	f001 fd10 	bl	8005d38 <__match>
 8004318:	2800      	cmp	r0, #0
 800431a:	f43f aec7 	beq.w	80040ac <_strtod_l+0xa4>
 800431e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004320:	781b      	ldrb	r3, [r3, #0]
 8004322:	2b28      	cmp	r3, #40	@ 0x28
 8004324:	d12e      	bne.n	8004384 <_strtod_l+0x37c>
 8004326:	4996      	ldr	r1, [pc, #600]	@ (8004580 <_strtod_l+0x578>)
 8004328:	aa1c      	add	r2, sp, #112	@ 0x70
 800432a:	a819      	add	r0, sp, #100	@ 0x64
 800432c:	f001 fd18 	bl	8005d60 <__hexnan>
 8004330:	2805      	cmp	r0, #5
 8004332:	d127      	bne.n	8004384 <_strtod_l+0x37c>
 8004334:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8004336:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800433a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800433e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8004342:	e69a      	b.n	800407a <_strtod_l+0x72>
 8004344:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8004346:	fb08 2101 	mla	r1, r8, r1, r2
 800434a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800434e:	920e      	str	r2, [sp, #56]	@ 0x38
 8004350:	e7b5      	b.n	80042be <_strtod_l+0x2b6>
 8004352:	2a6e      	cmp	r2, #110	@ 0x6e
 8004354:	e7da      	b.n	800430c <_strtod_l+0x304>
 8004356:	498b      	ldr	r1, [pc, #556]	@ (8004584 <_strtod_l+0x57c>)
 8004358:	a819      	add	r0, sp, #100	@ 0x64
 800435a:	f001 fced 	bl	8005d38 <__match>
 800435e:	2800      	cmp	r0, #0
 8004360:	f43f aea4 	beq.w	80040ac <_strtod_l+0xa4>
 8004364:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004366:	4988      	ldr	r1, [pc, #544]	@ (8004588 <_strtod_l+0x580>)
 8004368:	3b01      	subs	r3, #1
 800436a:	a819      	add	r0, sp, #100	@ 0x64
 800436c:	9319      	str	r3, [sp, #100]	@ 0x64
 800436e:	f001 fce3 	bl	8005d38 <__match>
 8004372:	b910      	cbnz	r0, 800437a <_strtod_l+0x372>
 8004374:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004376:	3301      	adds	r3, #1
 8004378:	9319      	str	r3, [sp, #100]	@ 0x64
 800437a:	f04f 0a00 	mov.w	sl, #0
 800437e:	f8df b20c 	ldr.w	fp, [pc, #524]	@ 800458c <_strtod_l+0x584>
 8004382:	e67a      	b.n	800407a <_strtod_l+0x72>
 8004384:	4882      	ldr	r0, [pc, #520]	@ (8004590 <_strtod_l+0x588>)
 8004386:	f001 fa47 	bl	8005818 <nan>
 800438a:	4682      	mov	sl, r0
 800438c:	468b      	mov	fp, r1
 800438e:	e674      	b.n	800407a <_strtod_l+0x72>
 8004390:	eba8 0309 	sub.w	r3, r8, r9
 8004394:	2f00      	cmp	r7, #0
 8004396:	bf08      	it	eq
 8004398:	462f      	moveq	r7, r5
 800439a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800439c:	2d10      	cmp	r5, #16
 800439e:	462c      	mov	r4, r5
 80043a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80043a2:	bfa8      	it	ge
 80043a4:	2410      	movge	r4, #16
 80043a6:	f7fc f815 	bl	80003d4 <__aeabi_ui2d>
 80043aa:	2d09      	cmp	r5, #9
 80043ac:	4682      	mov	sl, r0
 80043ae:	468b      	mov	fp, r1
 80043b0:	dc11      	bgt.n	80043d6 <_strtod_l+0x3ce>
 80043b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	f43f ae60 	beq.w	800407a <_strtod_l+0x72>
 80043ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80043bc:	dd76      	ble.n	80044ac <_strtod_l+0x4a4>
 80043be:	2b16      	cmp	r3, #22
 80043c0:	dc5d      	bgt.n	800447e <_strtod_l+0x476>
 80043c2:	4974      	ldr	r1, [pc, #464]	@ (8004594 <_strtod_l+0x58c>)
 80043c4:	4652      	mov	r2, sl
 80043c6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80043ca:	465b      	mov	r3, fp
 80043cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80043d0:	f7fc f87a 	bl	80004c8 <__aeabi_dmul>
 80043d4:	e7d9      	b.n	800438a <_strtod_l+0x382>
 80043d6:	4b6f      	ldr	r3, [pc, #444]	@ (8004594 <_strtod_l+0x58c>)
 80043d8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80043dc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80043e0:	f7fc f872 	bl	80004c8 <__aeabi_dmul>
 80043e4:	4682      	mov	sl, r0
 80043e6:	9808      	ldr	r0, [sp, #32]
 80043e8:	468b      	mov	fp, r1
 80043ea:	f7fb fff3 	bl	80003d4 <__aeabi_ui2d>
 80043ee:	4602      	mov	r2, r0
 80043f0:	460b      	mov	r3, r1
 80043f2:	4650      	mov	r0, sl
 80043f4:	4659      	mov	r1, fp
 80043f6:	f7fb feb1 	bl	800015c <__adddf3>
 80043fa:	2d0f      	cmp	r5, #15
 80043fc:	4682      	mov	sl, r0
 80043fe:	468b      	mov	fp, r1
 8004400:	ddd7      	ble.n	80043b2 <_strtod_l+0x3aa>
 8004402:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004404:	1b2c      	subs	r4, r5, r4
 8004406:	441c      	add	r4, r3
 8004408:	2c00      	cmp	r4, #0
 800440a:	f340 8096 	ble.w	800453a <_strtod_l+0x532>
 800440e:	f014 030f 	ands.w	r3, r4, #15
 8004412:	d00a      	beq.n	800442a <_strtod_l+0x422>
 8004414:	495f      	ldr	r1, [pc, #380]	@ (8004594 <_strtod_l+0x58c>)
 8004416:	4652      	mov	r2, sl
 8004418:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800441c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004420:	465b      	mov	r3, fp
 8004422:	f7fc f851 	bl	80004c8 <__aeabi_dmul>
 8004426:	4682      	mov	sl, r0
 8004428:	468b      	mov	fp, r1
 800442a:	f034 040f 	bics.w	r4, r4, #15
 800442e:	d073      	beq.n	8004518 <_strtod_l+0x510>
 8004430:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8004434:	dd48      	ble.n	80044c8 <_strtod_l+0x4c0>
 8004436:	2400      	movs	r4, #0
 8004438:	46a0      	mov	r8, r4
 800443a:	46a1      	mov	r9, r4
 800443c:	940a      	str	r4, [sp, #40]	@ 0x28
 800443e:	2322      	movs	r3, #34	@ 0x22
 8004440:	f04f 0a00 	mov.w	sl, #0
 8004444:	9a05      	ldr	r2, [sp, #20]
 8004446:	f8df b144 	ldr.w	fp, [pc, #324]	@ 800458c <_strtod_l+0x584>
 800444a:	6013      	str	r3, [r2, #0]
 800444c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800444e:	2b00      	cmp	r3, #0
 8004450:	f43f ae13 	beq.w	800407a <_strtod_l+0x72>
 8004454:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8004456:	9805      	ldr	r0, [sp, #20]
 8004458:	f001 fd70 	bl	8005f3c <_Bfree>
 800445c:	4649      	mov	r1, r9
 800445e:	9805      	ldr	r0, [sp, #20]
 8004460:	f001 fd6c 	bl	8005f3c <_Bfree>
 8004464:	4641      	mov	r1, r8
 8004466:	9805      	ldr	r0, [sp, #20]
 8004468:	f001 fd68 	bl	8005f3c <_Bfree>
 800446c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800446e:	9805      	ldr	r0, [sp, #20]
 8004470:	f001 fd64 	bl	8005f3c <_Bfree>
 8004474:	4621      	mov	r1, r4
 8004476:	9805      	ldr	r0, [sp, #20]
 8004478:	f001 fd60 	bl	8005f3c <_Bfree>
 800447c:	e5fd      	b.n	800407a <_strtod_l+0x72>
 800447e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004480:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8004484:	4293      	cmp	r3, r2
 8004486:	dbbc      	blt.n	8004402 <_strtod_l+0x3fa>
 8004488:	4c42      	ldr	r4, [pc, #264]	@ (8004594 <_strtod_l+0x58c>)
 800448a:	f1c5 050f 	rsb	r5, r5, #15
 800448e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8004492:	4652      	mov	r2, sl
 8004494:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004498:	465b      	mov	r3, fp
 800449a:	f7fc f815 	bl	80004c8 <__aeabi_dmul>
 800449e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80044a0:	1b5d      	subs	r5, r3, r5
 80044a2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80044a6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80044aa:	e791      	b.n	80043d0 <_strtod_l+0x3c8>
 80044ac:	3316      	adds	r3, #22
 80044ae:	dba8      	blt.n	8004402 <_strtod_l+0x3fa>
 80044b0:	4b38      	ldr	r3, [pc, #224]	@ (8004594 <_strtod_l+0x58c>)
 80044b2:	eba9 0808 	sub.w	r8, r9, r8
 80044b6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80044ba:	4650      	mov	r0, sl
 80044bc:	e9d8 2300 	ldrd	r2, r3, [r8]
 80044c0:	4659      	mov	r1, fp
 80044c2:	f7fc f92b 	bl	800071c <__aeabi_ddiv>
 80044c6:	e760      	b.n	800438a <_strtod_l+0x382>
 80044c8:	4b33      	ldr	r3, [pc, #204]	@ (8004598 <_strtod_l+0x590>)
 80044ca:	4650      	mov	r0, sl
 80044cc:	9308      	str	r3, [sp, #32]
 80044ce:	2300      	movs	r3, #0
 80044d0:	4659      	mov	r1, fp
 80044d2:	461e      	mov	r6, r3
 80044d4:	1124      	asrs	r4, r4, #4
 80044d6:	2c01      	cmp	r4, #1
 80044d8:	dc21      	bgt.n	800451e <_strtod_l+0x516>
 80044da:	b10b      	cbz	r3, 80044e0 <_strtod_l+0x4d8>
 80044dc:	4682      	mov	sl, r0
 80044de:	468b      	mov	fp, r1
 80044e0:	492d      	ldr	r1, [pc, #180]	@ (8004598 <_strtod_l+0x590>)
 80044e2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80044e6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80044ea:	4652      	mov	r2, sl
 80044ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80044f0:	465b      	mov	r3, fp
 80044f2:	f7fb ffe9 	bl	80004c8 <__aeabi_dmul>
 80044f6:	4b25      	ldr	r3, [pc, #148]	@ (800458c <_strtod_l+0x584>)
 80044f8:	460a      	mov	r2, r1
 80044fa:	400b      	ands	r3, r1
 80044fc:	4927      	ldr	r1, [pc, #156]	@ (800459c <_strtod_l+0x594>)
 80044fe:	4682      	mov	sl, r0
 8004500:	428b      	cmp	r3, r1
 8004502:	d898      	bhi.n	8004436 <_strtod_l+0x42e>
 8004504:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8004508:	428b      	cmp	r3, r1
 800450a:	bf86      	itte	hi
 800450c:	f04f 3aff 	movhi.w	sl, #4294967295
 8004510:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 80045a0 <_strtod_l+0x598>
 8004514:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8004518:	2300      	movs	r3, #0
 800451a:	9308      	str	r3, [sp, #32]
 800451c:	e07a      	b.n	8004614 <_strtod_l+0x60c>
 800451e:	07e2      	lsls	r2, r4, #31
 8004520:	d505      	bpl.n	800452e <_strtod_l+0x526>
 8004522:	9b08      	ldr	r3, [sp, #32]
 8004524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004528:	f7fb ffce 	bl	80004c8 <__aeabi_dmul>
 800452c:	2301      	movs	r3, #1
 800452e:	9a08      	ldr	r2, [sp, #32]
 8004530:	3601      	adds	r6, #1
 8004532:	3208      	adds	r2, #8
 8004534:	1064      	asrs	r4, r4, #1
 8004536:	9208      	str	r2, [sp, #32]
 8004538:	e7cd      	b.n	80044d6 <_strtod_l+0x4ce>
 800453a:	d0ed      	beq.n	8004518 <_strtod_l+0x510>
 800453c:	4264      	negs	r4, r4
 800453e:	f014 020f 	ands.w	r2, r4, #15
 8004542:	d00a      	beq.n	800455a <_strtod_l+0x552>
 8004544:	4b13      	ldr	r3, [pc, #76]	@ (8004594 <_strtod_l+0x58c>)
 8004546:	4650      	mov	r0, sl
 8004548:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800454c:	4659      	mov	r1, fp
 800454e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004552:	f7fc f8e3 	bl	800071c <__aeabi_ddiv>
 8004556:	4682      	mov	sl, r0
 8004558:	468b      	mov	fp, r1
 800455a:	1124      	asrs	r4, r4, #4
 800455c:	d0dc      	beq.n	8004518 <_strtod_l+0x510>
 800455e:	2c1f      	cmp	r4, #31
 8004560:	dd20      	ble.n	80045a4 <_strtod_l+0x59c>
 8004562:	2400      	movs	r4, #0
 8004564:	46a0      	mov	r8, r4
 8004566:	46a1      	mov	r9, r4
 8004568:	940a      	str	r4, [sp, #40]	@ 0x28
 800456a:	2322      	movs	r3, #34	@ 0x22
 800456c:	9a05      	ldr	r2, [sp, #20]
 800456e:	f04f 0a00 	mov.w	sl, #0
 8004572:	f04f 0b00 	mov.w	fp, #0
 8004576:	6013      	str	r3, [r2, #0]
 8004578:	e768      	b.n	800444c <_strtod_l+0x444>
 800457a:	bf00      	nop
 800457c:	08006b22 	.word	0x08006b22
 8004580:	08006b28 	.word	0x08006b28
 8004584:	08006b19 	.word	0x08006b19
 8004588:	08006b1c 	.word	0x08006b1c
 800458c:	7ff00000 	.word	0x7ff00000
 8004590:	08006ed3 	.word	0x08006ed3
 8004594:	08006dd0 	.word	0x08006dd0
 8004598:	08006da8 	.word	0x08006da8
 800459c:	7ca00000 	.word	0x7ca00000
 80045a0:	7fefffff 	.word	0x7fefffff
 80045a4:	f014 0310 	ands.w	r3, r4, #16
 80045a8:	bf18      	it	ne
 80045aa:	236a      	movne	r3, #106	@ 0x6a
 80045ac:	4650      	mov	r0, sl
 80045ae:	9308      	str	r3, [sp, #32]
 80045b0:	4659      	mov	r1, fp
 80045b2:	2300      	movs	r3, #0
 80045b4:	4ea9      	ldr	r6, [pc, #676]	@ (800485c <_strtod_l+0x854>)
 80045b6:	07e2      	lsls	r2, r4, #31
 80045b8:	d504      	bpl.n	80045c4 <_strtod_l+0x5bc>
 80045ba:	e9d6 2300 	ldrd	r2, r3, [r6]
 80045be:	f7fb ff83 	bl	80004c8 <__aeabi_dmul>
 80045c2:	2301      	movs	r3, #1
 80045c4:	1064      	asrs	r4, r4, #1
 80045c6:	f106 0608 	add.w	r6, r6, #8
 80045ca:	d1f4      	bne.n	80045b6 <_strtod_l+0x5ae>
 80045cc:	b10b      	cbz	r3, 80045d2 <_strtod_l+0x5ca>
 80045ce:	4682      	mov	sl, r0
 80045d0:	468b      	mov	fp, r1
 80045d2:	9b08      	ldr	r3, [sp, #32]
 80045d4:	b1b3      	cbz	r3, 8004604 <_strtod_l+0x5fc>
 80045d6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80045da:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80045de:	2b00      	cmp	r3, #0
 80045e0:	4659      	mov	r1, fp
 80045e2:	dd0f      	ble.n	8004604 <_strtod_l+0x5fc>
 80045e4:	2b1f      	cmp	r3, #31
 80045e6:	dd57      	ble.n	8004698 <_strtod_l+0x690>
 80045e8:	2b34      	cmp	r3, #52	@ 0x34
 80045ea:	bfd8      	it	le
 80045ec:	f04f 33ff 	movle.w	r3, #4294967295
 80045f0:	f04f 0a00 	mov.w	sl, #0
 80045f4:	bfcf      	iteee	gt
 80045f6:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 80045fa:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80045fe:	4093      	lslle	r3, r2
 8004600:	ea03 0b01 	andle.w	fp, r3, r1
 8004604:	2200      	movs	r2, #0
 8004606:	2300      	movs	r3, #0
 8004608:	4650      	mov	r0, sl
 800460a:	4659      	mov	r1, fp
 800460c:	f7fc f9c4 	bl	8000998 <__aeabi_dcmpeq>
 8004610:	2800      	cmp	r0, #0
 8004612:	d1a6      	bne.n	8004562 <_strtod_l+0x55a>
 8004614:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004616:	463a      	mov	r2, r7
 8004618:	9300      	str	r3, [sp, #0]
 800461a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800461c:	462b      	mov	r3, r5
 800461e:	9805      	ldr	r0, [sp, #20]
 8004620:	f001 fcf4 	bl	800600c <__s2b>
 8004624:	900a      	str	r0, [sp, #40]	@ 0x28
 8004626:	2800      	cmp	r0, #0
 8004628:	f43f af05 	beq.w	8004436 <_strtod_l+0x42e>
 800462c:	2400      	movs	r4, #0
 800462e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004630:	eba9 0308 	sub.w	r3, r9, r8
 8004634:	2a00      	cmp	r2, #0
 8004636:	bfa8      	it	ge
 8004638:	2300      	movge	r3, #0
 800463a:	46a0      	mov	r8, r4
 800463c:	9312      	str	r3, [sp, #72]	@ 0x48
 800463e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8004642:	9316      	str	r3, [sp, #88]	@ 0x58
 8004644:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004646:	9805      	ldr	r0, [sp, #20]
 8004648:	6859      	ldr	r1, [r3, #4]
 800464a:	f001 fc37 	bl	8005ebc <_Balloc>
 800464e:	4681      	mov	r9, r0
 8004650:	2800      	cmp	r0, #0
 8004652:	f43f aef4 	beq.w	800443e <_strtod_l+0x436>
 8004656:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004658:	300c      	adds	r0, #12
 800465a:	691a      	ldr	r2, [r3, #16]
 800465c:	f103 010c 	add.w	r1, r3, #12
 8004660:	3202      	adds	r2, #2
 8004662:	0092      	lsls	r2, r2, #2
 8004664:	f001 f8ca 	bl	80057fc <memcpy>
 8004668:	ab1c      	add	r3, sp, #112	@ 0x70
 800466a:	9301      	str	r3, [sp, #4]
 800466c:	ab1b      	add	r3, sp, #108	@ 0x6c
 800466e:	9300      	str	r3, [sp, #0]
 8004670:	4652      	mov	r2, sl
 8004672:	465b      	mov	r3, fp
 8004674:	9805      	ldr	r0, [sp, #20]
 8004676:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800467a:	f001 fff9 	bl	8006670 <__d2b>
 800467e:	901a      	str	r0, [sp, #104]	@ 0x68
 8004680:	2800      	cmp	r0, #0
 8004682:	f43f aedc 	beq.w	800443e <_strtod_l+0x436>
 8004686:	2101      	movs	r1, #1
 8004688:	9805      	ldr	r0, [sp, #20]
 800468a:	f001 fd55 	bl	8006138 <__i2b>
 800468e:	4680      	mov	r8, r0
 8004690:	b948      	cbnz	r0, 80046a6 <_strtod_l+0x69e>
 8004692:	f04f 0800 	mov.w	r8, #0
 8004696:	e6d2      	b.n	800443e <_strtod_l+0x436>
 8004698:	f04f 32ff 	mov.w	r2, #4294967295
 800469c:	fa02 f303 	lsl.w	r3, r2, r3
 80046a0:	ea03 0a0a 	and.w	sl, r3, sl
 80046a4:	e7ae      	b.n	8004604 <_strtod_l+0x5fc>
 80046a6:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80046a8:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80046aa:	2d00      	cmp	r5, #0
 80046ac:	bfab      	itete	ge
 80046ae:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80046b0:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80046b2:	18ef      	addge	r7, r5, r3
 80046b4:	1b5e      	sublt	r6, r3, r5
 80046b6:	9b08      	ldr	r3, [sp, #32]
 80046b8:	bfa8      	it	ge
 80046ba:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80046bc:	eba5 0503 	sub.w	r5, r5, r3
 80046c0:	4415      	add	r5, r2
 80046c2:	4b67      	ldr	r3, [pc, #412]	@ (8004860 <_strtod_l+0x858>)
 80046c4:	f105 35ff 	add.w	r5, r5, #4294967295
 80046c8:	bfb8      	it	lt
 80046ca:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80046cc:	429d      	cmp	r5, r3
 80046ce:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80046d2:	da50      	bge.n	8004776 <_strtod_l+0x76e>
 80046d4:	1b5b      	subs	r3, r3, r5
 80046d6:	2b1f      	cmp	r3, #31
 80046d8:	f04f 0101 	mov.w	r1, #1
 80046dc:	eba2 0203 	sub.w	r2, r2, r3
 80046e0:	dc3d      	bgt.n	800475e <_strtod_l+0x756>
 80046e2:	fa01 f303 	lsl.w	r3, r1, r3
 80046e6:	9313      	str	r3, [sp, #76]	@ 0x4c
 80046e8:	2300      	movs	r3, #0
 80046ea:	9310      	str	r3, [sp, #64]	@ 0x40
 80046ec:	18bd      	adds	r5, r7, r2
 80046ee:	9b08      	ldr	r3, [sp, #32]
 80046f0:	42af      	cmp	r7, r5
 80046f2:	4416      	add	r6, r2
 80046f4:	441e      	add	r6, r3
 80046f6:	463b      	mov	r3, r7
 80046f8:	bfa8      	it	ge
 80046fa:	462b      	movge	r3, r5
 80046fc:	42b3      	cmp	r3, r6
 80046fe:	bfa8      	it	ge
 8004700:	4633      	movge	r3, r6
 8004702:	2b00      	cmp	r3, #0
 8004704:	bfc2      	ittt	gt
 8004706:	1aed      	subgt	r5, r5, r3
 8004708:	1af6      	subgt	r6, r6, r3
 800470a:	1aff      	subgt	r7, r7, r3
 800470c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800470e:	2b00      	cmp	r3, #0
 8004710:	dd16      	ble.n	8004740 <_strtod_l+0x738>
 8004712:	4641      	mov	r1, r8
 8004714:	461a      	mov	r2, r3
 8004716:	9805      	ldr	r0, [sp, #20]
 8004718:	f001 fdcc 	bl	80062b4 <__pow5mult>
 800471c:	4680      	mov	r8, r0
 800471e:	2800      	cmp	r0, #0
 8004720:	d0b7      	beq.n	8004692 <_strtod_l+0x68a>
 8004722:	4601      	mov	r1, r0
 8004724:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8004726:	9805      	ldr	r0, [sp, #20]
 8004728:	f001 fd1c 	bl	8006164 <__multiply>
 800472c:	900e      	str	r0, [sp, #56]	@ 0x38
 800472e:	2800      	cmp	r0, #0
 8004730:	f43f ae85 	beq.w	800443e <_strtod_l+0x436>
 8004734:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8004736:	9805      	ldr	r0, [sp, #20]
 8004738:	f001 fc00 	bl	8005f3c <_Bfree>
 800473c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800473e:	931a      	str	r3, [sp, #104]	@ 0x68
 8004740:	2d00      	cmp	r5, #0
 8004742:	dc1d      	bgt.n	8004780 <_strtod_l+0x778>
 8004744:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004746:	2b00      	cmp	r3, #0
 8004748:	dd23      	ble.n	8004792 <_strtod_l+0x78a>
 800474a:	4649      	mov	r1, r9
 800474c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800474e:	9805      	ldr	r0, [sp, #20]
 8004750:	f001 fdb0 	bl	80062b4 <__pow5mult>
 8004754:	4681      	mov	r9, r0
 8004756:	b9e0      	cbnz	r0, 8004792 <_strtod_l+0x78a>
 8004758:	f04f 0900 	mov.w	r9, #0
 800475c:	e66f      	b.n	800443e <_strtod_l+0x436>
 800475e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8004762:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8004766:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800476a:	35e2      	adds	r5, #226	@ 0xe2
 800476c:	fa01 f305 	lsl.w	r3, r1, r5
 8004770:	9310      	str	r3, [sp, #64]	@ 0x40
 8004772:	9113      	str	r1, [sp, #76]	@ 0x4c
 8004774:	e7ba      	b.n	80046ec <_strtod_l+0x6e4>
 8004776:	2300      	movs	r3, #0
 8004778:	9310      	str	r3, [sp, #64]	@ 0x40
 800477a:	2301      	movs	r3, #1
 800477c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800477e:	e7b5      	b.n	80046ec <_strtod_l+0x6e4>
 8004780:	462a      	mov	r2, r5
 8004782:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8004784:	9805      	ldr	r0, [sp, #20]
 8004786:	f001 fdef 	bl	8006368 <__lshift>
 800478a:	901a      	str	r0, [sp, #104]	@ 0x68
 800478c:	2800      	cmp	r0, #0
 800478e:	d1d9      	bne.n	8004744 <_strtod_l+0x73c>
 8004790:	e655      	b.n	800443e <_strtod_l+0x436>
 8004792:	2e00      	cmp	r6, #0
 8004794:	dd07      	ble.n	80047a6 <_strtod_l+0x79e>
 8004796:	4649      	mov	r1, r9
 8004798:	4632      	mov	r2, r6
 800479a:	9805      	ldr	r0, [sp, #20]
 800479c:	f001 fde4 	bl	8006368 <__lshift>
 80047a0:	4681      	mov	r9, r0
 80047a2:	2800      	cmp	r0, #0
 80047a4:	d0d8      	beq.n	8004758 <_strtod_l+0x750>
 80047a6:	2f00      	cmp	r7, #0
 80047a8:	dd08      	ble.n	80047bc <_strtod_l+0x7b4>
 80047aa:	4641      	mov	r1, r8
 80047ac:	463a      	mov	r2, r7
 80047ae:	9805      	ldr	r0, [sp, #20]
 80047b0:	f001 fdda 	bl	8006368 <__lshift>
 80047b4:	4680      	mov	r8, r0
 80047b6:	2800      	cmp	r0, #0
 80047b8:	f43f ae41 	beq.w	800443e <_strtod_l+0x436>
 80047bc:	464a      	mov	r2, r9
 80047be:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80047c0:	9805      	ldr	r0, [sp, #20]
 80047c2:	f001 fe59 	bl	8006478 <__mdiff>
 80047c6:	4604      	mov	r4, r0
 80047c8:	2800      	cmp	r0, #0
 80047ca:	f43f ae38 	beq.w	800443e <_strtod_l+0x436>
 80047ce:	68c3      	ldr	r3, [r0, #12]
 80047d0:	4641      	mov	r1, r8
 80047d2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80047d4:	2300      	movs	r3, #0
 80047d6:	60c3      	str	r3, [r0, #12]
 80047d8:	f001 fe32 	bl	8006440 <__mcmp>
 80047dc:	2800      	cmp	r0, #0
 80047de:	da45      	bge.n	800486c <_strtod_l+0x864>
 80047e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80047e2:	ea53 030a 	orrs.w	r3, r3, sl
 80047e6:	d16b      	bne.n	80048c0 <_strtod_l+0x8b8>
 80047e8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d167      	bne.n	80048c0 <_strtod_l+0x8b8>
 80047f0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80047f4:	0d1b      	lsrs	r3, r3, #20
 80047f6:	051b      	lsls	r3, r3, #20
 80047f8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80047fc:	d960      	bls.n	80048c0 <_strtod_l+0x8b8>
 80047fe:	6963      	ldr	r3, [r4, #20]
 8004800:	b913      	cbnz	r3, 8004808 <_strtod_l+0x800>
 8004802:	6923      	ldr	r3, [r4, #16]
 8004804:	2b01      	cmp	r3, #1
 8004806:	dd5b      	ble.n	80048c0 <_strtod_l+0x8b8>
 8004808:	4621      	mov	r1, r4
 800480a:	2201      	movs	r2, #1
 800480c:	9805      	ldr	r0, [sp, #20]
 800480e:	f001 fdab 	bl	8006368 <__lshift>
 8004812:	4641      	mov	r1, r8
 8004814:	4604      	mov	r4, r0
 8004816:	f001 fe13 	bl	8006440 <__mcmp>
 800481a:	2800      	cmp	r0, #0
 800481c:	dd50      	ble.n	80048c0 <_strtod_l+0x8b8>
 800481e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8004822:	9a08      	ldr	r2, [sp, #32]
 8004824:	0d1b      	lsrs	r3, r3, #20
 8004826:	051b      	lsls	r3, r3, #20
 8004828:	2a00      	cmp	r2, #0
 800482a:	d06a      	beq.n	8004902 <_strtod_l+0x8fa>
 800482c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8004830:	d867      	bhi.n	8004902 <_strtod_l+0x8fa>
 8004832:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8004836:	f67f ae98 	bls.w	800456a <_strtod_l+0x562>
 800483a:	4650      	mov	r0, sl
 800483c:	4659      	mov	r1, fp
 800483e:	4b09      	ldr	r3, [pc, #36]	@ (8004864 <_strtod_l+0x85c>)
 8004840:	2200      	movs	r2, #0
 8004842:	f7fb fe41 	bl	80004c8 <__aeabi_dmul>
 8004846:	4b08      	ldr	r3, [pc, #32]	@ (8004868 <_strtod_l+0x860>)
 8004848:	4682      	mov	sl, r0
 800484a:	400b      	ands	r3, r1
 800484c:	468b      	mov	fp, r1
 800484e:	2b00      	cmp	r3, #0
 8004850:	f47f ae00 	bne.w	8004454 <_strtod_l+0x44c>
 8004854:	2322      	movs	r3, #34	@ 0x22
 8004856:	9a05      	ldr	r2, [sp, #20]
 8004858:	6013      	str	r3, [r2, #0]
 800485a:	e5fb      	b.n	8004454 <_strtod_l+0x44c>
 800485c:	08006b50 	.word	0x08006b50
 8004860:	fffffc02 	.word	0xfffffc02
 8004864:	39500000 	.word	0x39500000
 8004868:	7ff00000 	.word	0x7ff00000
 800486c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8004870:	d165      	bne.n	800493e <_strtod_l+0x936>
 8004872:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8004874:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004878:	b35a      	cbz	r2, 80048d2 <_strtod_l+0x8ca>
 800487a:	4a99      	ldr	r2, [pc, #612]	@ (8004ae0 <_strtod_l+0xad8>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d12b      	bne.n	80048d8 <_strtod_l+0x8d0>
 8004880:	9b08      	ldr	r3, [sp, #32]
 8004882:	4651      	mov	r1, sl
 8004884:	b303      	cbz	r3, 80048c8 <_strtod_l+0x8c0>
 8004886:	465a      	mov	r2, fp
 8004888:	4b96      	ldr	r3, [pc, #600]	@ (8004ae4 <_strtod_l+0xadc>)
 800488a:	4013      	ands	r3, r2
 800488c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8004890:	f04f 32ff 	mov.w	r2, #4294967295
 8004894:	d81b      	bhi.n	80048ce <_strtod_l+0x8c6>
 8004896:	0d1b      	lsrs	r3, r3, #20
 8004898:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800489c:	fa02 f303 	lsl.w	r3, r2, r3
 80048a0:	4299      	cmp	r1, r3
 80048a2:	d119      	bne.n	80048d8 <_strtod_l+0x8d0>
 80048a4:	4b90      	ldr	r3, [pc, #576]	@ (8004ae8 <_strtod_l+0xae0>)
 80048a6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80048a8:	429a      	cmp	r2, r3
 80048aa:	d102      	bne.n	80048b2 <_strtod_l+0x8aa>
 80048ac:	3101      	adds	r1, #1
 80048ae:	f43f adc6 	beq.w	800443e <_strtod_l+0x436>
 80048b2:	f04f 0a00 	mov.w	sl, #0
 80048b6:	4b8b      	ldr	r3, [pc, #556]	@ (8004ae4 <_strtod_l+0xadc>)
 80048b8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80048ba:	401a      	ands	r2, r3
 80048bc:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80048c0:	9b08      	ldr	r3, [sp, #32]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d1b9      	bne.n	800483a <_strtod_l+0x832>
 80048c6:	e5c5      	b.n	8004454 <_strtod_l+0x44c>
 80048c8:	f04f 33ff 	mov.w	r3, #4294967295
 80048cc:	e7e8      	b.n	80048a0 <_strtod_l+0x898>
 80048ce:	4613      	mov	r3, r2
 80048d0:	e7e6      	b.n	80048a0 <_strtod_l+0x898>
 80048d2:	ea53 030a 	orrs.w	r3, r3, sl
 80048d6:	d0a2      	beq.n	800481e <_strtod_l+0x816>
 80048d8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80048da:	b1db      	cbz	r3, 8004914 <_strtod_l+0x90c>
 80048dc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80048de:	4213      	tst	r3, r2
 80048e0:	d0ee      	beq.n	80048c0 <_strtod_l+0x8b8>
 80048e2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80048e4:	4650      	mov	r0, sl
 80048e6:	4659      	mov	r1, fp
 80048e8:	9a08      	ldr	r2, [sp, #32]
 80048ea:	b1bb      	cbz	r3, 800491c <_strtod_l+0x914>
 80048ec:	f7ff fb6a 	bl	8003fc4 <sulp>
 80048f0:	4602      	mov	r2, r0
 80048f2:	460b      	mov	r3, r1
 80048f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80048f8:	f7fb fc30 	bl	800015c <__adddf3>
 80048fc:	4682      	mov	sl, r0
 80048fe:	468b      	mov	fp, r1
 8004900:	e7de      	b.n	80048c0 <_strtod_l+0x8b8>
 8004902:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8004906:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800490a:	f04f 3aff 	mov.w	sl, #4294967295
 800490e:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8004912:	e7d5      	b.n	80048c0 <_strtod_l+0x8b8>
 8004914:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8004916:	ea13 0f0a 	tst.w	r3, sl
 800491a:	e7e1      	b.n	80048e0 <_strtod_l+0x8d8>
 800491c:	f7ff fb52 	bl	8003fc4 <sulp>
 8004920:	4602      	mov	r2, r0
 8004922:	460b      	mov	r3, r1
 8004924:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004928:	f7fb fc16 	bl	8000158 <__aeabi_dsub>
 800492c:	2200      	movs	r2, #0
 800492e:	2300      	movs	r3, #0
 8004930:	4682      	mov	sl, r0
 8004932:	468b      	mov	fp, r1
 8004934:	f7fc f830 	bl	8000998 <__aeabi_dcmpeq>
 8004938:	2800      	cmp	r0, #0
 800493a:	d0c1      	beq.n	80048c0 <_strtod_l+0x8b8>
 800493c:	e615      	b.n	800456a <_strtod_l+0x562>
 800493e:	4641      	mov	r1, r8
 8004940:	4620      	mov	r0, r4
 8004942:	f001 feed 	bl	8006720 <__ratio>
 8004946:	2200      	movs	r2, #0
 8004948:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800494c:	4606      	mov	r6, r0
 800494e:	460f      	mov	r7, r1
 8004950:	f7fc f836 	bl	80009c0 <__aeabi_dcmple>
 8004954:	2800      	cmp	r0, #0
 8004956:	d06d      	beq.n	8004a34 <_strtod_l+0xa2c>
 8004958:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800495a:	2b00      	cmp	r3, #0
 800495c:	d178      	bne.n	8004a50 <_strtod_l+0xa48>
 800495e:	f1ba 0f00 	cmp.w	sl, #0
 8004962:	d156      	bne.n	8004a12 <_strtod_l+0xa0a>
 8004964:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004966:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800496a:	2b00      	cmp	r3, #0
 800496c:	d158      	bne.n	8004a20 <_strtod_l+0xa18>
 800496e:	2200      	movs	r2, #0
 8004970:	4630      	mov	r0, r6
 8004972:	4639      	mov	r1, r7
 8004974:	4b5d      	ldr	r3, [pc, #372]	@ (8004aec <_strtod_l+0xae4>)
 8004976:	f7fc f819 	bl	80009ac <__aeabi_dcmplt>
 800497a:	2800      	cmp	r0, #0
 800497c:	d157      	bne.n	8004a2e <_strtod_l+0xa26>
 800497e:	4630      	mov	r0, r6
 8004980:	4639      	mov	r1, r7
 8004982:	2200      	movs	r2, #0
 8004984:	4b5a      	ldr	r3, [pc, #360]	@ (8004af0 <_strtod_l+0xae8>)
 8004986:	f7fb fd9f 	bl	80004c8 <__aeabi_dmul>
 800498a:	4606      	mov	r6, r0
 800498c:	460f      	mov	r7, r1
 800498e:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8004992:	9606      	str	r6, [sp, #24]
 8004994:	9307      	str	r3, [sp, #28]
 8004996:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800499a:	4d52      	ldr	r5, [pc, #328]	@ (8004ae4 <_strtod_l+0xadc>)
 800499c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80049a0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80049a2:	401d      	ands	r5, r3
 80049a4:	4b53      	ldr	r3, [pc, #332]	@ (8004af4 <_strtod_l+0xaec>)
 80049a6:	429d      	cmp	r5, r3
 80049a8:	f040 80aa 	bne.w	8004b00 <_strtod_l+0xaf8>
 80049ac:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80049ae:	4650      	mov	r0, sl
 80049b0:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80049b4:	4659      	mov	r1, fp
 80049b6:	f001 fdf3 	bl	80065a0 <__ulp>
 80049ba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80049be:	f7fb fd83 	bl	80004c8 <__aeabi_dmul>
 80049c2:	4652      	mov	r2, sl
 80049c4:	465b      	mov	r3, fp
 80049c6:	f7fb fbc9 	bl	800015c <__adddf3>
 80049ca:	460b      	mov	r3, r1
 80049cc:	4945      	ldr	r1, [pc, #276]	@ (8004ae4 <_strtod_l+0xadc>)
 80049ce:	4a4a      	ldr	r2, [pc, #296]	@ (8004af8 <_strtod_l+0xaf0>)
 80049d0:	4019      	ands	r1, r3
 80049d2:	4291      	cmp	r1, r2
 80049d4:	4682      	mov	sl, r0
 80049d6:	d942      	bls.n	8004a5e <_strtod_l+0xa56>
 80049d8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80049da:	4b43      	ldr	r3, [pc, #268]	@ (8004ae8 <_strtod_l+0xae0>)
 80049dc:	429a      	cmp	r2, r3
 80049de:	d103      	bne.n	80049e8 <_strtod_l+0x9e0>
 80049e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80049e2:	3301      	adds	r3, #1
 80049e4:	f43f ad2b 	beq.w	800443e <_strtod_l+0x436>
 80049e8:	f04f 3aff 	mov.w	sl, #4294967295
 80049ec:	f8df b0f8 	ldr.w	fp, [pc, #248]	@ 8004ae8 <_strtod_l+0xae0>
 80049f0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80049f2:	9805      	ldr	r0, [sp, #20]
 80049f4:	f001 faa2 	bl	8005f3c <_Bfree>
 80049f8:	4649      	mov	r1, r9
 80049fa:	9805      	ldr	r0, [sp, #20]
 80049fc:	f001 fa9e 	bl	8005f3c <_Bfree>
 8004a00:	4641      	mov	r1, r8
 8004a02:	9805      	ldr	r0, [sp, #20]
 8004a04:	f001 fa9a 	bl	8005f3c <_Bfree>
 8004a08:	4621      	mov	r1, r4
 8004a0a:	9805      	ldr	r0, [sp, #20]
 8004a0c:	f001 fa96 	bl	8005f3c <_Bfree>
 8004a10:	e618      	b.n	8004644 <_strtod_l+0x63c>
 8004a12:	f1ba 0f01 	cmp.w	sl, #1
 8004a16:	d103      	bne.n	8004a20 <_strtod_l+0xa18>
 8004a18:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	f43f ada5 	beq.w	800456a <_strtod_l+0x562>
 8004a20:	2200      	movs	r2, #0
 8004a22:	4b36      	ldr	r3, [pc, #216]	@ (8004afc <_strtod_l+0xaf4>)
 8004a24:	2600      	movs	r6, #0
 8004a26:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004a2a:	4f30      	ldr	r7, [pc, #192]	@ (8004aec <_strtod_l+0xae4>)
 8004a2c:	e7b3      	b.n	8004996 <_strtod_l+0x98e>
 8004a2e:	2600      	movs	r6, #0
 8004a30:	4f2f      	ldr	r7, [pc, #188]	@ (8004af0 <_strtod_l+0xae8>)
 8004a32:	e7ac      	b.n	800498e <_strtod_l+0x986>
 8004a34:	4630      	mov	r0, r6
 8004a36:	4639      	mov	r1, r7
 8004a38:	4b2d      	ldr	r3, [pc, #180]	@ (8004af0 <_strtod_l+0xae8>)
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	f7fb fd44 	bl	80004c8 <__aeabi_dmul>
 8004a40:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004a42:	4606      	mov	r6, r0
 8004a44:	460f      	mov	r7, r1
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d0a1      	beq.n	800498e <_strtod_l+0x986>
 8004a4a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8004a4e:	e7a2      	b.n	8004996 <_strtod_l+0x98e>
 8004a50:	2200      	movs	r2, #0
 8004a52:	4b26      	ldr	r3, [pc, #152]	@ (8004aec <_strtod_l+0xae4>)
 8004a54:	4616      	mov	r6, r2
 8004a56:	461f      	mov	r7, r3
 8004a58:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004a5c:	e79b      	b.n	8004996 <_strtod_l+0x98e>
 8004a5e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8004a62:	9b08      	ldr	r3, [sp, #32]
 8004a64:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d1c1      	bne.n	80049f0 <_strtod_l+0x9e8>
 8004a6c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8004a70:	0d1b      	lsrs	r3, r3, #20
 8004a72:	051b      	lsls	r3, r3, #20
 8004a74:	429d      	cmp	r5, r3
 8004a76:	d1bb      	bne.n	80049f0 <_strtod_l+0x9e8>
 8004a78:	4630      	mov	r0, r6
 8004a7a:	4639      	mov	r1, r7
 8004a7c:	f7fc f844 	bl	8000b08 <__aeabi_d2lz>
 8004a80:	f7fb fcf4 	bl	800046c <__aeabi_l2d>
 8004a84:	4602      	mov	r2, r0
 8004a86:	460b      	mov	r3, r1
 8004a88:	4630      	mov	r0, r6
 8004a8a:	4639      	mov	r1, r7
 8004a8c:	f7fb fb64 	bl	8000158 <__aeabi_dsub>
 8004a90:	460b      	mov	r3, r1
 8004a92:	4602      	mov	r2, r0
 8004a94:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8004a98:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8004a9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004a9e:	ea46 060a 	orr.w	r6, r6, sl
 8004aa2:	431e      	orrs	r6, r3
 8004aa4:	d069      	beq.n	8004b7a <_strtod_l+0xb72>
 8004aa6:	a30a      	add	r3, pc, #40	@ (adr r3, 8004ad0 <_strtod_l+0xac8>)
 8004aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aac:	f7fb ff7e 	bl	80009ac <__aeabi_dcmplt>
 8004ab0:	2800      	cmp	r0, #0
 8004ab2:	f47f accf 	bne.w	8004454 <_strtod_l+0x44c>
 8004ab6:	a308      	add	r3, pc, #32	@ (adr r3, 8004ad8 <_strtod_l+0xad0>)
 8004ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004abc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004ac0:	f7fb ff92 	bl	80009e8 <__aeabi_dcmpgt>
 8004ac4:	2800      	cmp	r0, #0
 8004ac6:	d093      	beq.n	80049f0 <_strtod_l+0x9e8>
 8004ac8:	e4c4      	b.n	8004454 <_strtod_l+0x44c>
 8004aca:	bf00      	nop
 8004acc:	f3af 8000 	nop.w
 8004ad0:	94a03595 	.word	0x94a03595
 8004ad4:	3fdfffff 	.word	0x3fdfffff
 8004ad8:	35afe535 	.word	0x35afe535
 8004adc:	3fe00000 	.word	0x3fe00000
 8004ae0:	000fffff 	.word	0x000fffff
 8004ae4:	7ff00000 	.word	0x7ff00000
 8004ae8:	7fefffff 	.word	0x7fefffff
 8004aec:	3ff00000 	.word	0x3ff00000
 8004af0:	3fe00000 	.word	0x3fe00000
 8004af4:	7fe00000 	.word	0x7fe00000
 8004af8:	7c9fffff 	.word	0x7c9fffff
 8004afc:	bff00000 	.word	0xbff00000
 8004b00:	9b08      	ldr	r3, [sp, #32]
 8004b02:	b323      	cbz	r3, 8004b4e <_strtod_l+0xb46>
 8004b04:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8004b08:	d821      	bhi.n	8004b4e <_strtod_l+0xb46>
 8004b0a:	a327      	add	r3, pc, #156	@ (adr r3, 8004ba8 <_strtod_l+0xba0>)
 8004b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b10:	4630      	mov	r0, r6
 8004b12:	4639      	mov	r1, r7
 8004b14:	f7fb ff54 	bl	80009c0 <__aeabi_dcmple>
 8004b18:	b1a0      	cbz	r0, 8004b44 <_strtod_l+0xb3c>
 8004b1a:	4639      	mov	r1, r7
 8004b1c:	4630      	mov	r0, r6
 8004b1e:	f7fb ff83 	bl	8000a28 <__aeabi_d2uiz>
 8004b22:	2801      	cmp	r0, #1
 8004b24:	bf38      	it	cc
 8004b26:	2001      	movcc	r0, #1
 8004b28:	f7fb fc54 	bl	80003d4 <__aeabi_ui2d>
 8004b2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004b2e:	4606      	mov	r6, r0
 8004b30:	460f      	mov	r7, r1
 8004b32:	b9fb      	cbnz	r3, 8004b74 <_strtod_l+0xb6c>
 8004b34:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004b38:	9014      	str	r0, [sp, #80]	@ 0x50
 8004b3a:	9315      	str	r3, [sp, #84]	@ 0x54
 8004b3c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8004b40:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8004b44:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004b46:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8004b4a:	1b5b      	subs	r3, r3, r5
 8004b4c:	9311      	str	r3, [sp, #68]	@ 0x44
 8004b4e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004b52:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8004b56:	f001 fd23 	bl	80065a0 <__ulp>
 8004b5a:	4602      	mov	r2, r0
 8004b5c:	460b      	mov	r3, r1
 8004b5e:	4650      	mov	r0, sl
 8004b60:	4659      	mov	r1, fp
 8004b62:	f7fb fcb1 	bl	80004c8 <__aeabi_dmul>
 8004b66:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8004b6a:	f7fb faf7 	bl	800015c <__adddf3>
 8004b6e:	4682      	mov	sl, r0
 8004b70:	468b      	mov	fp, r1
 8004b72:	e776      	b.n	8004a62 <_strtod_l+0xa5a>
 8004b74:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8004b78:	e7e0      	b.n	8004b3c <_strtod_l+0xb34>
 8004b7a:	a30d      	add	r3, pc, #52	@ (adr r3, 8004bb0 <_strtod_l+0xba8>)
 8004b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b80:	f7fb ff14 	bl	80009ac <__aeabi_dcmplt>
 8004b84:	e79e      	b.n	8004ac4 <_strtod_l+0xabc>
 8004b86:	2300      	movs	r3, #0
 8004b88:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004b8a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8004b8c:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8004b8e:	6013      	str	r3, [r2, #0]
 8004b90:	f7ff ba77 	b.w	8004082 <_strtod_l+0x7a>
 8004b94:	2a65      	cmp	r2, #101	@ 0x65
 8004b96:	f43f ab6e 	beq.w	8004276 <_strtod_l+0x26e>
 8004b9a:	2a45      	cmp	r2, #69	@ 0x45
 8004b9c:	f43f ab6b 	beq.w	8004276 <_strtod_l+0x26e>
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	f7ff bba6 	b.w	80042f2 <_strtod_l+0x2ea>
 8004ba6:	bf00      	nop
 8004ba8:	ffc00000 	.word	0xffc00000
 8004bac:	41dfffff 	.word	0x41dfffff
 8004bb0:	94a03595 	.word	0x94a03595
 8004bb4:	3fcfffff 	.word	0x3fcfffff

08004bb8 <_strtod_r>:
 8004bb8:	4b01      	ldr	r3, [pc, #4]	@ (8004bc0 <_strtod_r+0x8>)
 8004bba:	f7ff ba25 	b.w	8004008 <_strtod_l>
 8004bbe:	bf00      	nop
 8004bc0:	20000068 	.word	0x20000068

08004bc4 <_strtol_l.constprop.0>:
 8004bc4:	2b24      	cmp	r3, #36	@ 0x24
 8004bc6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004bca:	4686      	mov	lr, r0
 8004bcc:	4690      	mov	r8, r2
 8004bce:	d801      	bhi.n	8004bd4 <_strtol_l.constprop.0+0x10>
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d106      	bne.n	8004be2 <_strtol_l.constprop.0+0x1e>
 8004bd4:	f7ff f8ce 	bl	8003d74 <__errno>
 8004bd8:	2316      	movs	r3, #22
 8004bda:	6003      	str	r3, [r0, #0]
 8004bdc:	2000      	movs	r0, #0
 8004bde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004be2:	460d      	mov	r5, r1
 8004be4:	4833      	ldr	r0, [pc, #204]	@ (8004cb4 <_strtol_l.constprop.0+0xf0>)
 8004be6:	462a      	mov	r2, r5
 8004be8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004bec:	5d06      	ldrb	r6, [r0, r4]
 8004bee:	f016 0608 	ands.w	r6, r6, #8
 8004bf2:	d1f8      	bne.n	8004be6 <_strtol_l.constprop.0+0x22>
 8004bf4:	2c2d      	cmp	r4, #45	@ 0x2d
 8004bf6:	d12d      	bne.n	8004c54 <_strtol_l.constprop.0+0x90>
 8004bf8:	2601      	movs	r6, #1
 8004bfa:	782c      	ldrb	r4, [r5, #0]
 8004bfc:	1c95      	adds	r5, r2, #2
 8004bfe:	f033 0210 	bics.w	r2, r3, #16
 8004c02:	d109      	bne.n	8004c18 <_strtol_l.constprop.0+0x54>
 8004c04:	2c30      	cmp	r4, #48	@ 0x30
 8004c06:	d12a      	bne.n	8004c5e <_strtol_l.constprop.0+0x9a>
 8004c08:	782a      	ldrb	r2, [r5, #0]
 8004c0a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8004c0e:	2a58      	cmp	r2, #88	@ 0x58
 8004c10:	d125      	bne.n	8004c5e <_strtol_l.constprop.0+0x9a>
 8004c12:	2310      	movs	r3, #16
 8004c14:	786c      	ldrb	r4, [r5, #1]
 8004c16:	3502      	adds	r5, #2
 8004c18:	2200      	movs	r2, #0
 8004c1a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8004c1e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8004c22:	fbbc f9f3 	udiv	r9, ip, r3
 8004c26:	4610      	mov	r0, r2
 8004c28:	fb03 ca19 	mls	sl, r3, r9, ip
 8004c2c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8004c30:	2f09      	cmp	r7, #9
 8004c32:	d81b      	bhi.n	8004c6c <_strtol_l.constprop.0+0xa8>
 8004c34:	463c      	mov	r4, r7
 8004c36:	42a3      	cmp	r3, r4
 8004c38:	dd27      	ble.n	8004c8a <_strtol_l.constprop.0+0xc6>
 8004c3a:	1c57      	adds	r7, r2, #1
 8004c3c:	d007      	beq.n	8004c4e <_strtol_l.constprop.0+0x8a>
 8004c3e:	4581      	cmp	r9, r0
 8004c40:	d320      	bcc.n	8004c84 <_strtol_l.constprop.0+0xc0>
 8004c42:	d101      	bne.n	8004c48 <_strtol_l.constprop.0+0x84>
 8004c44:	45a2      	cmp	sl, r4
 8004c46:	db1d      	blt.n	8004c84 <_strtol_l.constprop.0+0xc0>
 8004c48:	2201      	movs	r2, #1
 8004c4a:	fb00 4003 	mla	r0, r0, r3, r4
 8004c4e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8004c52:	e7eb      	b.n	8004c2c <_strtol_l.constprop.0+0x68>
 8004c54:	2c2b      	cmp	r4, #43	@ 0x2b
 8004c56:	bf04      	itt	eq
 8004c58:	782c      	ldrbeq	r4, [r5, #0]
 8004c5a:	1c95      	addeq	r5, r2, #2
 8004c5c:	e7cf      	b.n	8004bfe <_strtol_l.constprop.0+0x3a>
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d1da      	bne.n	8004c18 <_strtol_l.constprop.0+0x54>
 8004c62:	2c30      	cmp	r4, #48	@ 0x30
 8004c64:	bf0c      	ite	eq
 8004c66:	2308      	moveq	r3, #8
 8004c68:	230a      	movne	r3, #10
 8004c6a:	e7d5      	b.n	8004c18 <_strtol_l.constprop.0+0x54>
 8004c6c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8004c70:	2f19      	cmp	r7, #25
 8004c72:	d801      	bhi.n	8004c78 <_strtol_l.constprop.0+0xb4>
 8004c74:	3c37      	subs	r4, #55	@ 0x37
 8004c76:	e7de      	b.n	8004c36 <_strtol_l.constprop.0+0x72>
 8004c78:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8004c7c:	2f19      	cmp	r7, #25
 8004c7e:	d804      	bhi.n	8004c8a <_strtol_l.constprop.0+0xc6>
 8004c80:	3c57      	subs	r4, #87	@ 0x57
 8004c82:	e7d8      	b.n	8004c36 <_strtol_l.constprop.0+0x72>
 8004c84:	f04f 32ff 	mov.w	r2, #4294967295
 8004c88:	e7e1      	b.n	8004c4e <_strtol_l.constprop.0+0x8a>
 8004c8a:	1c53      	adds	r3, r2, #1
 8004c8c:	d108      	bne.n	8004ca0 <_strtol_l.constprop.0+0xdc>
 8004c8e:	2322      	movs	r3, #34	@ 0x22
 8004c90:	4660      	mov	r0, ip
 8004c92:	f8ce 3000 	str.w	r3, [lr]
 8004c96:	f1b8 0f00 	cmp.w	r8, #0
 8004c9a:	d0a0      	beq.n	8004bde <_strtol_l.constprop.0+0x1a>
 8004c9c:	1e69      	subs	r1, r5, #1
 8004c9e:	e006      	b.n	8004cae <_strtol_l.constprop.0+0xea>
 8004ca0:	b106      	cbz	r6, 8004ca4 <_strtol_l.constprop.0+0xe0>
 8004ca2:	4240      	negs	r0, r0
 8004ca4:	f1b8 0f00 	cmp.w	r8, #0
 8004ca8:	d099      	beq.n	8004bde <_strtol_l.constprop.0+0x1a>
 8004caa:	2a00      	cmp	r2, #0
 8004cac:	d1f6      	bne.n	8004c9c <_strtol_l.constprop.0+0xd8>
 8004cae:	f8c8 1000 	str.w	r1, [r8]
 8004cb2:	e794      	b.n	8004bde <_strtol_l.constprop.0+0x1a>
 8004cb4:	08006b79 	.word	0x08006b79

08004cb8 <_strtol_r>:
 8004cb8:	f7ff bf84 	b.w	8004bc4 <_strtol_l.constprop.0>

08004cbc <__ssputs_r>:
 8004cbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004cc0:	461f      	mov	r7, r3
 8004cc2:	688e      	ldr	r6, [r1, #8]
 8004cc4:	4682      	mov	sl, r0
 8004cc6:	42be      	cmp	r6, r7
 8004cc8:	460c      	mov	r4, r1
 8004cca:	4690      	mov	r8, r2
 8004ccc:	680b      	ldr	r3, [r1, #0]
 8004cce:	d82d      	bhi.n	8004d2c <__ssputs_r+0x70>
 8004cd0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004cd4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004cd8:	d026      	beq.n	8004d28 <__ssputs_r+0x6c>
 8004cda:	6965      	ldr	r5, [r4, #20]
 8004cdc:	6909      	ldr	r1, [r1, #16]
 8004cde:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004ce2:	eba3 0901 	sub.w	r9, r3, r1
 8004ce6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004cea:	1c7b      	adds	r3, r7, #1
 8004cec:	444b      	add	r3, r9
 8004cee:	106d      	asrs	r5, r5, #1
 8004cf0:	429d      	cmp	r5, r3
 8004cf2:	bf38      	it	cc
 8004cf4:	461d      	movcc	r5, r3
 8004cf6:	0553      	lsls	r3, r2, #21
 8004cf8:	d527      	bpl.n	8004d4a <__ssputs_r+0x8e>
 8004cfa:	4629      	mov	r1, r5
 8004cfc:	f7ff f8d6 	bl	8003eac <_malloc_r>
 8004d00:	4606      	mov	r6, r0
 8004d02:	b360      	cbz	r0, 8004d5e <__ssputs_r+0xa2>
 8004d04:	464a      	mov	r2, r9
 8004d06:	6921      	ldr	r1, [r4, #16]
 8004d08:	f000 fd78 	bl	80057fc <memcpy>
 8004d0c:	89a3      	ldrh	r3, [r4, #12]
 8004d0e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004d12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d16:	81a3      	strh	r3, [r4, #12]
 8004d18:	6126      	str	r6, [r4, #16]
 8004d1a:	444e      	add	r6, r9
 8004d1c:	6026      	str	r6, [r4, #0]
 8004d1e:	463e      	mov	r6, r7
 8004d20:	6165      	str	r5, [r4, #20]
 8004d22:	eba5 0509 	sub.w	r5, r5, r9
 8004d26:	60a5      	str	r5, [r4, #8]
 8004d28:	42be      	cmp	r6, r7
 8004d2a:	d900      	bls.n	8004d2e <__ssputs_r+0x72>
 8004d2c:	463e      	mov	r6, r7
 8004d2e:	4632      	mov	r2, r6
 8004d30:	4641      	mov	r1, r8
 8004d32:	6820      	ldr	r0, [r4, #0]
 8004d34:	f000 fcf5 	bl	8005722 <memmove>
 8004d38:	2000      	movs	r0, #0
 8004d3a:	68a3      	ldr	r3, [r4, #8]
 8004d3c:	1b9b      	subs	r3, r3, r6
 8004d3e:	60a3      	str	r3, [r4, #8]
 8004d40:	6823      	ldr	r3, [r4, #0]
 8004d42:	4433      	add	r3, r6
 8004d44:	6023      	str	r3, [r4, #0]
 8004d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d4a:	462a      	mov	r2, r5
 8004d4c:	f001 fd5c 	bl	8006808 <_realloc_r>
 8004d50:	4606      	mov	r6, r0
 8004d52:	2800      	cmp	r0, #0
 8004d54:	d1e0      	bne.n	8004d18 <__ssputs_r+0x5c>
 8004d56:	4650      	mov	r0, sl
 8004d58:	6921      	ldr	r1, [r4, #16]
 8004d5a:	f7ff f83d 	bl	8003dd8 <_free_r>
 8004d5e:	230c      	movs	r3, #12
 8004d60:	f8ca 3000 	str.w	r3, [sl]
 8004d64:	89a3      	ldrh	r3, [r4, #12]
 8004d66:	f04f 30ff 	mov.w	r0, #4294967295
 8004d6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d6e:	81a3      	strh	r3, [r4, #12]
 8004d70:	e7e9      	b.n	8004d46 <__ssputs_r+0x8a>
	...

08004d74 <_svfiprintf_r>:
 8004d74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d78:	4698      	mov	r8, r3
 8004d7a:	898b      	ldrh	r3, [r1, #12]
 8004d7c:	4607      	mov	r7, r0
 8004d7e:	061b      	lsls	r3, r3, #24
 8004d80:	460d      	mov	r5, r1
 8004d82:	4614      	mov	r4, r2
 8004d84:	b09d      	sub	sp, #116	@ 0x74
 8004d86:	d510      	bpl.n	8004daa <_svfiprintf_r+0x36>
 8004d88:	690b      	ldr	r3, [r1, #16]
 8004d8a:	b973      	cbnz	r3, 8004daa <_svfiprintf_r+0x36>
 8004d8c:	2140      	movs	r1, #64	@ 0x40
 8004d8e:	f7ff f88d 	bl	8003eac <_malloc_r>
 8004d92:	6028      	str	r0, [r5, #0]
 8004d94:	6128      	str	r0, [r5, #16]
 8004d96:	b930      	cbnz	r0, 8004da6 <_svfiprintf_r+0x32>
 8004d98:	230c      	movs	r3, #12
 8004d9a:	603b      	str	r3, [r7, #0]
 8004d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8004da0:	b01d      	add	sp, #116	@ 0x74
 8004da2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004da6:	2340      	movs	r3, #64	@ 0x40
 8004da8:	616b      	str	r3, [r5, #20]
 8004daa:	2300      	movs	r3, #0
 8004dac:	9309      	str	r3, [sp, #36]	@ 0x24
 8004dae:	2320      	movs	r3, #32
 8004db0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004db4:	2330      	movs	r3, #48	@ 0x30
 8004db6:	f04f 0901 	mov.w	r9, #1
 8004dba:	f8cd 800c 	str.w	r8, [sp, #12]
 8004dbe:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8004f58 <_svfiprintf_r+0x1e4>
 8004dc2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004dc6:	4623      	mov	r3, r4
 8004dc8:	469a      	mov	sl, r3
 8004dca:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004dce:	b10a      	cbz	r2, 8004dd4 <_svfiprintf_r+0x60>
 8004dd0:	2a25      	cmp	r2, #37	@ 0x25
 8004dd2:	d1f9      	bne.n	8004dc8 <_svfiprintf_r+0x54>
 8004dd4:	ebba 0b04 	subs.w	fp, sl, r4
 8004dd8:	d00b      	beq.n	8004df2 <_svfiprintf_r+0x7e>
 8004dda:	465b      	mov	r3, fp
 8004ddc:	4622      	mov	r2, r4
 8004dde:	4629      	mov	r1, r5
 8004de0:	4638      	mov	r0, r7
 8004de2:	f7ff ff6b 	bl	8004cbc <__ssputs_r>
 8004de6:	3001      	adds	r0, #1
 8004de8:	f000 80a7 	beq.w	8004f3a <_svfiprintf_r+0x1c6>
 8004dec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004dee:	445a      	add	r2, fp
 8004df0:	9209      	str	r2, [sp, #36]	@ 0x24
 8004df2:	f89a 3000 	ldrb.w	r3, [sl]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	f000 809f 	beq.w	8004f3a <_svfiprintf_r+0x1c6>
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	f04f 32ff 	mov.w	r2, #4294967295
 8004e02:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004e06:	f10a 0a01 	add.w	sl, sl, #1
 8004e0a:	9304      	str	r3, [sp, #16]
 8004e0c:	9307      	str	r3, [sp, #28]
 8004e0e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004e12:	931a      	str	r3, [sp, #104]	@ 0x68
 8004e14:	4654      	mov	r4, sl
 8004e16:	2205      	movs	r2, #5
 8004e18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e1c:	484e      	ldr	r0, [pc, #312]	@ (8004f58 <_svfiprintf_r+0x1e4>)
 8004e1e:	f000 fcdf 	bl	80057e0 <memchr>
 8004e22:	9a04      	ldr	r2, [sp, #16]
 8004e24:	b9d8      	cbnz	r0, 8004e5e <_svfiprintf_r+0xea>
 8004e26:	06d0      	lsls	r0, r2, #27
 8004e28:	bf44      	itt	mi
 8004e2a:	2320      	movmi	r3, #32
 8004e2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004e30:	0711      	lsls	r1, r2, #28
 8004e32:	bf44      	itt	mi
 8004e34:	232b      	movmi	r3, #43	@ 0x2b
 8004e36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004e3a:	f89a 3000 	ldrb.w	r3, [sl]
 8004e3e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e40:	d015      	beq.n	8004e6e <_svfiprintf_r+0xfa>
 8004e42:	4654      	mov	r4, sl
 8004e44:	2000      	movs	r0, #0
 8004e46:	f04f 0c0a 	mov.w	ip, #10
 8004e4a:	9a07      	ldr	r2, [sp, #28]
 8004e4c:	4621      	mov	r1, r4
 8004e4e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004e52:	3b30      	subs	r3, #48	@ 0x30
 8004e54:	2b09      	cmp	r3, #9
 8004e56:	d94b      	bls.n	8004ef0 <_svfiprintf_r+0x17c>
 8004e58:	b1b0      	cbz	r0, 8004e88 <_svfiprintf_r+0x114>
 8004e5a:	9207      	str	r2, [sp, #28]
 8004e5c:	e014      	b.n	8004e88 <_svfiprintf_r+0x114>
 8004e5e:	eba0 0308 	sub.w	r3, r0, r8
 8004e62:	fa09 f303 	lsl.w	r3, r9, r3
 8004e66:	4313      	orrs	r3, r2
 8004e68:	46a2      	mov	sl, r4
 8004e6a:	9304      	str	r3, [sp, #16]
 8004e6c:	e7d2      	b.n	8004e14 <_svfiprintf_r+0xa0>
 8004e6e:	9b03      	ldr	r3, [sp, #12]
 8004e70:	1d19      	adds	r1, r3, #4
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	9103      	str	r1, [sp, #12]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	bfbb      	ittet	lt
 8004e7a:	425b      	neglt	r3, r3
 8004e7c:	f042 0202 	orrlt.w	r2, r2, #2
 8004e80:	9307      	strge	r3, [sp, #28]
 8004e82:	9307      	strlt	r3, [sp, #28]
 8004e84:	bfb8      	it	lt
 8004e86:	9204      	strlt	r2, [sp, #16]
 8004e88:	7823      	ldrb	r3, [r4, #0]
 8004e8a:	2b2e      	cmp	r3, #46	@ 0x2e
 8004e8c:	d10a      	bne.n	8004ea4 <_svfiprintf_r+0x130>
 8004e8e:	7863      	ldrb	r3, [r4, #1]
 8004e90:	2b2a      	cmp	r3, #42	@ 0x2a
 8004e92:	d132      	bne.n	8004efa <_svfiprintf_r+0x186>
 8004e94:	9b03      	ldr	r3, [sp, #12]
 8004e96:	3402      	adds	r4, #2
 8004e98:	1d1a      	adds	r2, r3, #4
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	9203      	str	r2, [sp, #12]
 8004e9e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004ea2:	9305      	str	r3, [sp, #20]
 8004ea4:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8004f5c <_svfiprintf_r+0x1e8>
 8004ea8:	2203      	movs	r2, #3
 8004eaa:	4650      	mov	r0, sl
 8004eac:	7821      	ldrb	r1, [r4, #0]
 8004eae:	f000 fc97 	bl	80057e0 <memchr>
 8004eb2:	b138      	cbz	r0, 8004ec4 <_svfiprintf_r+0x150>
 8004eb4:	2240      	movs	r2, #64	@ 0x40
 8004eb6:	9b04      	ldr	r3, [sp, #16]
 8004eb8:	eba0 000a 	sub.w	r0, r0, sl
 8004ebc:	4082      	lsls	r2, r0
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	3401      	adds	r4, #1
 8004ec2:	9304      	str	r3, [sp, #16]
 8004ec4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ec8:	2206      	movs	r2, #6
 8004eca:	4825      	ldr	r0, [pc, #148]	@ (8004f60 <_svfiprintf_r+0x1ec>)
 8004ecc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004ed0:	f000 fc86 	bl	80057e0 <memchr>
 8004ed4:	2800      	cmp	r0, #0
 8004ed6:	d036      	beq.n	8004f46 <_svfiprintf_r+0x1d2>
 8004ed8:	4b22      	ldr	r3, [pc, #136]	@ (8004f64 <_svfiprintf_r+0x1f0>)
 8004eda:	bb1b      	cbnz	r3, 8004f24 <_svfiprintf_r+0x1b0>
 8004edc:	9b03      	ldr	r3, [sp, #12]
 8004ede:	3307      	adds	r3, #7
 8004ee0:	f023 0307 	bic.w	r3, r3, #7
 8004ee4:	3308      	adds	r3, #8
 8004ee6:	9303      	str	r3, [sp, #12]
 8004ee8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004eea:	4433      	add	r3, r6
 8004eec:	9309      	str	r3, [sp, #36]	@ 0x24
 8004eee:	e76a      	b.n	8004dc6 <_svfiprintf_r+0x52>
 8004ef0:	460c      	mov	r4, r1
 8004ef2:	2001      	movs	r0, #1
 8004ef4:	fb0c 3202 	mla	r2, ip, r2, r3
 8004ef8:	e7a8      	b.n	8004e4c <_svfiprintf_r+0xd8>
 8004efa:	2300      	movs	r3, #0
 8004efc:	f04f 0c0a 	mov.w	ip, #10
 8004f00:	4619      	mov	r1, r3
 8004f02:	3401      	adds	r4, #1
 8004f04:	9305      	str	r3, [sp, #20]
 8004f06:	4620      	mov	r0, r4
 8004f08:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004f0c:	3a30      	subs	r2, #48	@ 0x30
 8004f0e:	2a09      	cmp	r2, #9
 8004f10:	d903      	bls.n	8004f1a <_svfiprintf_r+0x1a6>
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d0c6      	beq.n	8004ea4 <_svfiprintf_r+0x130>
 8004f16:	9105      	str	r1, [sp, #20]
 8004f18:	e7c4      	b.n	8004ea4 <_svfiprintf_r+0x130>
 8004f1a:	4604      	mov	r4, r0
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	fb0c 2101 	mla	r1, ip, r1, r2
 8004f22:	e7f0      	b.n	8004f06 <_svfiprintf_r+0x192>
 8004f24:	ab03      	add	r3, sp, #12
 8004f26:	9300      	str	r3, [sp, #0]
 8004f28:	462a      	mov	r2, r5
 8004f2a:	4638      	mov	r0, r7
 8004f2c:	4b0e      	ldr	r3, [pc, #56]	@ (8004f68 <_svfiprintf_r+0x1f4>)
 8004f2e:	a904      	add	r1, sp, #16
 8004f30:	f3af 8000 	nop.w
 8004f34:	1c42      	adds	r2, r0, #1
 8004f36:	4606      	mov	r6, r0
 8004f38:	d1d6      	bne.n	8004ee8 <_svfiprintf_r+0x174>
 8004f3a:	89ab      	ldrh	r3, [r5, #12]
 8004f3c:	065b      	lsls	r3, r3, #25
 8004f3e:	f53f af2d 	bmi.w	8004d9c <_svfiprintf_r+0x28>
 8004f42:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004f44:	e72c      	b.n	8004da0 <_svfiprintf_r+0x2c>
 8004f46:	ab03      	add	r3, sp, #12
 8004f48:	9300      	str	r3, [sp, #0]
 8004f4a:	462a      	mov	r2, r5
 8004f4c:	4638      	mov	r0, r7
 8004f4e:	4b06      	ldr	r3, [pc, #24]	@ (8004f68 <_svfiprintf_r+0x1f4>)
 8004f50:	a904      	add	r1, sp, #16
 8004f52:	f000 f9bd 	bl	80052d0 <_printf_i>
 8004f56:	e7ed      	b.n	8004f34 <_svfiprintf_r+0x1c0>
 8004f58:	08006c79 	.word	0x08006c79
 8004f5c:	08006c7f 	.word	0x08006c7f
 8004f60:	08006c83 	.word	0x08006c83
 8004f64:	00000000 	.word	0x00000000
 8004f68:	08004cbd 	.word	0x08004cbd

08004f6c <__sfputc_r>:
 8004f6c:	6893      	ldr	r3, [r2, #8]
 8004f6e:	b410      	push	{r4}
 8004f70:	3b01      	subs	r3, #1
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	6093      	str	r3, [r2, #8]
 8004f76:	da07      	bge.n	8004f88 <__sfputc_r+0x1c>
 8004f78:	6994      	ldr	r4, [r2, #24]
 8004f7a:	42a3      	cmp	r3, r4
 8004f7c:	db01      	blt.n	8004f82 <__sfputc_r+0x16>
 8004f7e:	290a      	cmp	r1, #10
 8004f80:	d102      	bne.n	8004f88 <__sfputc_r+0x1c>
 8004f82:	bc10      	pop	{r4}
 8004f84:	f7fe be13 	b.w	8003bae <__swbuf_r>
 8004f88:	6813      	ldr	r3, [r2, #0]
 8004f8a:	1c58      	adds	r0, r3, #1
 8004f8c:	6010      	str	r0, [r2, #0]
 8004f8e:	7019      	strb	r1, [r3, #0]
 8004f90:	4608      	mov	r0, r1
 8004f92:	bc10      	pop	{r4}
 8004f94:	4770      	bx	lr

08004f96 <__sfputs_r>:
 8004f96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f98:	4606      	mov	r6, r0
 8004f9a:	460f      	mov	r7, r1
 8004f9c:	4614      	mov	r4, r2
 8004f9e:	18d5      	adds	r5, r2, r3
 8004fa0:	42ac      	cmp	r4, r5
 8004fa2:	d101      	bne.n	8004fa8 <__sfputs_r+0x12>
 8004fa4:	2000      	movs	r0, #0
 8004fa6:	e007      	b.n	8004fb8 <__sfputs_r+0x22>
 8004fa8:	463a      	mov	r2, r7
 8004faa:	4630      	mov	r0, r6
 8004fac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004fb0:	f7ff ffdc 	bl	8004f6c <__sfputc_r>
 8004fb4:	1c43      	adds	r3, r0, #1
 8004fb6:	d1f3      	bne.n	8004fa0 <__sfputs_r+0xa>
 8004fb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004fbc <_vfiprintf_r>:
 8004fbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004fc0:	460d      	mov	r5, r1
 8004fc2:	4614      	mov	r4, r2
 8004fc4:	4698      	mov	r8, r3
 8004fc6:	4606      	mov	r6, r0
 8004fc8:	b09d      	sub	sp, #116	@ 0x74
 8004fca:	b118      	cbz	r0, 8004fd4 <_vfiprintf_r+0x18>
 8004fcc:	6a03      	ldr	r3, [r0, #32]
 8004fce:	b90b      	cbnz	r3, 8004fd4 <_vfiprintf_r+0x18>
 8004fd0:	f7fe fce4 	bl	800399c <__sinit>
 8004fd4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004fd6:	07d9      	lsls	r1, r3, #31
 8004fd8:	d405      	bmi.n	8004fe6 <_vfiprintf_r+0x2a>
 8004fda:	89ab      	ldrh	r3, [r5, #12]
 8004fdc:	059a      	lsls	r2, r3, #22
 8004fde:	d402      	bmi.n	8004fe6 <_vfiprintf_r+0x2a>
 8004fe0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004fe2:	f7fe fef2 	bl	8003dca <__retarget_lock_acquire_recursive>
 8004fe6:	89ab      	ldrh	r3, [r5, #12]
 8004fe8:	071b      	lsls	r3, r3, #28
 8004fea:	d501      	bpl.n	8004ff0 <_vfiprintf_r+0x34>
 8004fec:	692b      	ldr	r3, [r5, #16]
 8004fee:	b99b      	cbnz	r3, 8005018 <_vfiprintf_r+0x5c>
 8004ff0:	4629      	mov	r1, r5
 8004ff2:	4630      	mov	r0, r6
 8004ff4:	f7fe fe1a 	bl	8003c2c <__swsetup_r>
 8004ff8:	b170      	cbz	r0, 8005018 <_vfiprintf_r+0x5c>
 8004ffa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004ffc:	07dc      	lsls	r4, r3, #31
 8004ffe:	d504      	bpl.n	800500a <_vfiprintf_r+0x4e>
 8005000:	f04f 30ff 	mov.w	r0, #4294967295
 8005004:	b01d      	add	sp, #116	@ 0x74
 8005006:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800500a:	89ab      	ldrh	r3, [r5, #12]
 800500c:	0598      	lsls	r0, r3, #22
 800500e:	d4f7      	bmi.n	8005000 <_vfiprintf_r+0x44>
 8005010:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005012:	f7fe fedb 	bl	8003dcc <__retarget_lock_release_recursive>
 8005016:	e7f3      	b.n	8005000 <_vfiprintf_r+0x44>
 8005018:	2300      	movs	r3, #0
 800501a:	9309      	str	r3, [sp, #36]	@ 0x24
 800501c:	2320      	movs	r3, #32
 800501e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005022:	2330      	movs	r3, #48	@ 0x30
 8005024:	f04f 0901 	mov.w	r9, #1
 8005028:	f8cd 800c 	str.w	r8, [sp, #12]
 800502c:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80051d8 <_vfiprintf_r+0x21c>
 8005030:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005034:	4623      	mov	r3, r4
 8005036:	469a      	mov	sl, r3
 8005038:	f813 2b01 	ldrb.w	r2, [r3], #1
 800503c:	b10a      	cbz	r2, 8005042 <_vfiprintf_r+0x86>
 800503e:	2a25      	cmp	r2, #37	@ 0x25
 8005040:	d1f9      	bne.n	8005036 <_vfiprintf_r+0x7a>
 8005042:	ebba 0b04 	subs.w	fp, sl, r4
 8005046:	d00b      	beq.n	8005060 <_vfiprintf_r+0xa4>
 8005048:	465b      	mov	r3, fp
 800504a:	4622      	mov	r2, r4
 800504c:	4629      	mov	r1, r5
 800504e:	4630      	mov	r0, r6
 8005050:	f7ff ffa1 	bl	8004f96 <__sfputs_r>
 8005054:	3001      	adds	r0, #1
 8005056:	f000 80a7 	beq.w	80051a8 <_vfiprintf_r+0x1ec>
 800505a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800505c:	445a      	add	r2, fp
 800505e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005060:	f89a 3000 	ldrb.w	r3, [sl]
 8005064:	2b00      	cmp	r3, #0
 8005066:	f000 809f 	beq.w	80051a8 <_vfiprintf_r+0x1ec>
 800506a:	2300      	movs	r3, #0
 800506c:	f04f 32ff 	mov.w	r2, #4294967295
 8005070:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005074:	f10a 0a01 	add.w	sl, sl, #1
 8005078:	9304      	str	r3, [sp, #16]
 800507a:	9307      	str	r3, [sp, #28]
 800507c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005080:	931a      	str	r3, [sp, #104]	@ 0x68
 8005082:	4654      	mov	r4, sl
 8005084:	2205      	movs	r2, #5
 8005086:	f814 1b01 	ldrb.w	r1, [r4], #1
 800508a:	4853      	ldr	r0, [pc, #332]	@ (80051d8 <_vfiprintf_r+0x21c>)
 800508c:	f000 fba8 	bl	80057e0 <memchr>
 8005090:	9a04      	ldr	r2, [sp, #16]
 8005092:	b9d8      	cbnz	r0, 80050cc <_vfiprintf_r+0x110>
 8005094:	06d1      	lsls	r1, r2, #27
 8005096:	bf44      	itt	mi
 8005098:	2320      	movmi	r3, #32
 800509a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800509e:	0713      	lsls	r3, r2, #28
 80050a0:	bf44      	itt	mi
 80050a2:	232b      	movmi	r3, #43	@ 0x2b
 80050a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80050a8:	f89a 3000 	ldrb.w	r3, [sl]
 80050ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80050ae:	d015      	beq.n	80050dc <_vfiprintf_r+0x120>
 80050b0:	4654      	mov	r4, sl
 80050b2:	2000      	movs	r0, #0
 80050b4:	f04f 0c0a 	mov.w	ip, #10
 80050b8:	9a07      	ldr	r2, [sp, #28]
 80050ba:	4621      	mov	r1, r4
 80050bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80050c0:	3b30      	subs	r3, #48	@ 0x30
 80050c2:	2b09      	cmp	r3, #9
 80050c4:	d94b      	bls.n	800515e <_vfiprintf_r+0x1a2>
 80050c6:	b1b0      	cbz	r0, 80050f6 <_vfiprintf_r+0x13a>
 80050c8:	9207      	str	r2, [sp, #28]
 80050ca:	e014      	b.n	80050f6 <_vfiprintf_r+0x13a>
 80050cc:	eba0 0308 	sub.w	r3, r0, r8
 80050d0:	fa09 f303 	lsl.w	r3, r9, r3
 80050d4:	4313      	orrs	r3, r2
 80050d6:	46a2      	mov	sl, r4
 80050d8:	9304      	str	r3, [sp, #16]
 80050da:	e7d2      	b.n	8005082 <_vfiprintf_r+0xc6>
 80050dc:	9b03      	ldr	r3, [sp, #12]
 80050de:	1d19      	adds	r1, r3, #4
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	9103      	str	r1, [sp, #12]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	bfbb      	ittet	lt
 80050e8:	425b      	neglt	r3, r3
 80050ea:	f042 0202 	orrlt.w	r2, r2, #2
 80050ee:	9307      	strge	r3, [sp, #28]
 80050f0:	9307      	strlt	r3, [sp, #28]
 80050f2:	bfb8      	it	lt
 80050f4:	9204      	strlt	r2, [sp, #16]
 80050f6:	7823      	ldrb	r3, [r4, #0]
 80050f8:	2b2e      	cmp	r3, #46	@ 0x2e
 80050fa:	d10a      	bne.n	8005112 <_vfiprintf_r+0x156>
 80050fc:	7863      	ldrb	r3, [r4, #1]
 80050fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8005100:	d132      	bne.n	8005168 <_vfiprintf_r+0x1ac>
 8005102:	9b03      	ldr	r3, [sp, #12]
 8005104:	3402      	adds	r4, #2
 8005106:	1d1a      	adds	r2, r3, #4
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	9203      	str	r2, [sp, #12]
 800510c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005110:	9305      	str	r3, [sp, #20]
 8005112:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80051dc <_vfiprintf_r+0x220>
 8005116:	2203      	movs	r2, #3
 8005118:	4650      	mov	r0, sl
 800511a:	7821      	ldrb	r1, [r4, #0]
 800511c:	f000 fb60 	bl	80057e0 <memchr>
 8005120:	b138      	cbz	r0, 8005132 <_vfiprintf_r+0x176>
 8005122:	2240      	movs	r2, #64	@ 0x40
 8005124:	9b04      	ldr	r3, [sp, #16]
 8005126:	eba0 000a 	sub.w	r0, r0, sl
 800512a:	4082      	lsls	r2, r0
 800512c:	4313      	orrs	r3, r2
 800512e:	3401      	adds	r4, #1
 8005130:	9304      	str	r3, [sp, #16]
 8005132:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005136:	2206      	movs	r2, #6
 8005138:	4829      	ldr	r0, [pc, #164]	@ (80051e0 <_vfiprintf_r+0x224>)
 800513a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800513e:	f000 fb4f 	bl	80057e0 <memchr>
 8005142:	2800      	cmp	r0, #0
 8005144:	d03f      	beq.n	80051c6 <_vfiprintf_r+0x20a>
 8005146:	4b27      	ldr	r3, [pc, #156]	@ (80051e4 <_vfiprintf_r+0x228>)
 8005148:	bb1b      	cbnz	r3, 8005192 <_vfiprintf_r+0x1d6>
 800514a:	9b03      	ldr	r3, [sp, #12]
 800514c:	3307      	adds	r3, #7
 800514e:	f023 0307 	bic.w	r3, r3, #7
 8005152:	3308      	adds	r3, #8
 8005154:	9303      	str	r3, [sp, #12]
 8005156:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005158:	443b      	add	r3, r7
 800515a:	9309      	str	r3, [sp, #36]	@ 0x24
 800515c:	e76a      	b.n	8005034 <_vfiprintf_r+0x78>
 800515e:	460c      	mov	r4, r1
 8005160:	2001      	movs	r0, #1
 8005162:	fb0c 3202 	mla	r2, ip, r2, r3
 8005166:	e7a8      	b.n	80050ba <_vfiprintf_r+0xfe>
 8005168:	2300      	movs	r3, #0
 800516a:	f04f 0c0a 	mov.w	ip, #10
 800516e:	4619      	mov	r1, r3
 8005170:	3401      	adds	r4, #1
 8005172:	9305      	str	r3, [sp, #20]
 8005174:	4620      	mov	r0, r4
 8005176:	f810 2b01 	ldrb.w	r2, [r0], #1
 800517a:	3a30      	subs	r2, #48	@ 0x30
 800517c:	2a09      	cmp	r2, #9
 800517e:	d903      	bls.n	8005188 <_vfiprintf_r+0x1cc>
 8005180:	2b00      	cmp	r3, #0
 8005182:	d0c6      	beq.n	8005112 <_vfiprintf_r+0x156>
 8005184:	9105      	str	r1, [sp, #20]
 8005186:	e7c4      	b.n	8005112 <_vfiprintf_r+0x156>
 8005188:	4604      	mov	r4, r0
 800518a:	2301      	movs	r3, #1
 800518c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005190:	e7f0      	b.n	8005174 <_vfiprintf_r+0x1b8>
 8005192:	ab03      	add	r3, sp, #12
 8005194:	9300      	str	r3, [sp, #0]
 8005196:	462a      	mov	r2, r5
 8005198:	4630      	mov	r0, r6
 800519a:	4b13      	ldr	r3, [pc, #76]	@ (80051e8 <_vfiprintf_r+0x22c>)
 800519c:	a904      	add	r1, sp, #16
 800519e:	f3af 8000 	nop.w
 80051a2:	4607      	mov	r7, r0
 80051a4:	1c78      	adds	r0, r7, #1
 80051a6:	d1d6      	bne.n	8005156 <_vfiprintf_r+0x19a>
 80051a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80051aa:	07d9      	lsls	r1, r3, #31
 80051ac:	d405      	bmi.n	80051ba <_vfiprintf_r+0x1fe>
 80051ae:	89ab      	ldrh	r3, [r5, #12]
 80051b0:	059a      	lsls	r2, r3, #22
 80051b2:	d402      	bmi.n	80051ba <_vfiprintf_r+0x1fe>
 80051b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80051b6:	f7fe fe09 	bl	8003dcc <__retarget_lock_release_recursive>
 80051ba:	89ab      	ldrh	r3, [r5, #12]
 80051bc:	065b      	lsls	r3, r3, #25
 80051be:	f53f af1f 	bmi.w	8005000 <_vfiprintf_r+0x44>
 80051c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80051c4:	e71e      	b.n	8005004 <_vfiprintf_r+0x48>
 80051c6:	ab03      	add	r3, sp, #12
 80051c8:	9300      	str	r3, [sp, #0]
 80051ca:	462a      	mov	r2, r5
 80051cc:	4630      	mov	r0, r6
 80051ce:	4b06      	ldr	r3, [pc, #24]	@ (80051e8 <_vfiprintf_r+0x22c>)
 80051d0:	a904      	add	r1, sp, #16
 80051d2:	f000 f87d 	bl	80052d0 <_printf_i>
 80051d6:	e7e4      	b.n	80051a2 <_vfiprintf_r+0x1e6>
 80051d8:	08006c79 	.word	0x08006c79
 80051dc:	08006c7f 	.word	0x08006c7f
 80051e0:	08006c83 	.word	0x08006c83
 80051e4:	00000000 	.word	0x00000000
 80051e8:	08004f97 	.word	0x08004f97

080051ec <_printf_common>:
 80051ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80051f0:	4616      	mov	r6, r2
 80051f2:	4698      	mov	r8, r3
 80051f4:	688a      	ldr	r2, [r1, #8]
 80051f6:	690b      	ldr	r3, [r1, #16]
 80051f8:	4607      	mov	r7, r0
 80051fa:	4293      	cmp	r3, r2
 80051fc:	bfb8      	it	lt
 80051fe:	4613      	movlt	r3, r2
 8005200:	6033      	str	r3, [r6, #0]
 8005202:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005206:	460c      	mov	r4, r1
 8005208:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800520c:	b10a      	cbz	r2, 8005212 <_printf_common+0x26>
 800520e:	3301      	adds	r3, #1
 8005210:	6033      	str	r3, [r6, #0]
 8005212:	6823      	ldr	r3, [r4, #0]
 8005214:	0699      	lsls	r1, r3, #26
 8005216:	bf42      	ittt	mi
 8005218:	6833      	ldrmi	r3, [r6, #0]
 800521a:	3302      	addmi	r3, #2
 800521c:	6033      	strmi	r3, [r6, #0]
 800521e:	6825      	ldr	r5, [r4, #0]
 8005220:	f015 0506 	ands.w	r5, r5, #6
 8005224:	d106      	bne.n	8005234 <_printf_common+0x48>
 8005226:	f104 0a19 	add.w	sl, r4, #25
 800522a:	68e3      	ldr	r3, [r4, #12]
 800522c:	6832      	ldr	r2, [r6, #0]
 800522e:	1a9b      	subs	r3, r3, r2
 8005230:	42ab      	cmp	r3, r5
 8005232:	dc2b      	bgt.n	800528c <_printf_common+0xa0>
 8005234:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005238:	6822      	ldr	r2, [r4, #0]
 800523a:	3b00      	subs	r3, #0
 800523c:	bf18      	it	ne
 800523e:	2301      	movne	r3, #1
 8005240:	0692      	lsls	r2, r2, #26
 8005242:	d430      	bmi.n	80052a6 <_printf_common+0xba>
 8005244:	4641      	mov	r1, r8
 8005246:	4638      	mov	r0, r7
 8005248:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800524c:	47c8      	blx	r9
 800524e:	3001      	adds	r0, #1
 8005250:	d023      	beq.n	800529a <_printf_common+0xae>
 8005252:	6823      	ldr	r3, [r4, #0]
 8005254:	6922      	ldr	r2, [r4, #16]
 8005256:	f003 0306 	and.w	r3, r3, #6
 800525a:	2b04      	cmp	r3, #4
 800525c:	bf14      	ite	ne
 800525e:	2500      	movne	r5, #0
 8005260:	6833      	ldreq	r3, [r6, #0]
 8005262:	f04f 0600 	mov.w	r6, #0
 8005266:	bf08      	it	eq
 8005268:	68e5      	ldreq	r5, [r4, #12]
 800526a:	f104 041a 	add.w	r4, r4, #26
 800526e:	bf08      	it	eq
 8005270:	1aed      	subeq	r5, r5, r3
 8005272:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005276:	bf08      	it	eq
 8005278:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800527c:	4293      	cmp	r3, r2
 800527e:	bfc4      	itt	gt
 8005280:	1a9b      	subgt	r3, r3, r2
 8005282:	18ed      	addgt	r5, r5, r3
 8005284:	42b5      	cmp	r5, r6
 8005286:	d11a      	bne.n	80052be <_printf_common+0xd2>
 8005288:	2000      	movs	r0, #0
 800528a:	e008      	b.n	800529e <_printf_common+0xb2>
 800528c:	2301      	movs	r3, #1
 800528e:	4652      	mov	r2, sl
 8005290:	4641      	mov	r1, r8
 8005292:	4638      	mov	r0, r7
 8005294:	47c8      	blx	r9
 8005296:	3001      	adds	r0, #1
 8005298:	d103      	bne.n	80052a2 <_printf_common+0xb6>
 800529a:	f04f 30ff 	mov.w	r0, #4294967295
 800529e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052a2:	3501      	adds	r5, #1
 80052a4:	e7c1      	b.n	800522a <_printf_common+0x3e>
 80052a6:	2030      	movs	r0, #48	@ 0x30
 80052a8:	18e1      	adds	r1, r4, r3
 80052aa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80052ae:	1c5a      	adds	r2, r3, #1
 80052b0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80052b4:	4422      	add	r2, r4
 80052b6:	3302      	adds	r3, #2
 80052b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80052bc:	e7c2      	b.n	8005244 <_printf_common+0x58>
 80052be:	2301      	movs	r3, #1
 80052c0:	4622      	mov	r2, r4
 80052c2:	4641      	mov	r1, r8
 80052c4:	4638      	mov	r0, r7
 80052c6:	47c8      	blx	r9
 80052c8:	3001      	adds	r0, #1
 80052ca:	d0e6      	beq.n	800529a <_printf_common+0xae>
 80052cc:	3601      	adds	r6, #1
 80052ce:	e7d9      	b.n	8005284 <_printf_common+0x98>

080052d0 <_printf_i>:
 80052d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80052d4:	7e0f      	ldrb	r7, [r1, #24]
 80052d6:	4691      	mov	r9, r2
 80052d8:	2f78      	cmp	r7, #120	@ 0x78
 80052da:	4680      	mov	r8, r0
 80052dc:	460c      	mov	r4, r1
 80052de:	469a      	mov	sl, r3
 80052e0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80052e2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80052e6:	d807      	bhi.n	80052f8 <_printf_i+0x28>
 80052e8:	2f62      	cmp	r7, #98	@ 0x62
 80052ea:	d80a      	bhi.n	8005302 <_printf_i+0x32>
 80052ec:	2f00      	cmp	r7, #0
 80052ee:	f000 80d3 	beq.w	8005498 <_printf_i+0x1c8>
 80052f2:	2f58      	cmp	r7, #88	@ 0x58
 80052f4:	f000 80ba 	beq.w	800546c <_printf_i+0x19c>
 80052f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80052fc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005300:	e03a      	b.n	8005378 <_printf_i+0xa8>
 8005302:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005306:	2b15      	cmp	r3, #21
 8005308:	d8f6      	bhi.n	80052f8 <_printf_i+0x28>
 800530a:	a101      	add	r1, pc, #4	@ (adr r1, 8005310 <_printf_i+0x40>)
 800530c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005310:	08005369 	.word	0x08005369
 8005314:	0800537d 	.word	0x0800537d
 8005318:	080052f9 	.word	0x080052f9
 800531c:	080052f9 	.word	0x080052f9
 8005320:	080052f9 	.word	0x080052f9
 8005324:	080052f9 	.word	0x080052f9
 8005328:	0800537d 	.word	0x0800537d
 800532c:	080052f9 	.word	0x080052f9
 8005330:	080052f9 	.word	0x080052f9
 8005334:	080052f9 	.word	0x080052f9
 8005338:	080052f9 	.word	0x080052f9
 800533c:	0800547f 	.word	0x0800547f
 8005340:	080053a7 	.word	0x080053a7
 8005344:	08005439 	.word	0x08005439
 8005348:	080052f9 	.word	0x080052f9
 800534c:	080052f9 	.word	0x080052f9
 8005350:	080054a1 	.word	0x080054a1
 8005354:	080052f9 	.word	0x080052f9
 8005358:	080053a7 	.word	0x080053a7
 800535c:	080052f9 	.word	0x080052f9
 8005360:	080052f9 	.word	0x080052f9
 8005364:	08005441 	.word	0x08005441
 8005368:	6833      	ldr	r3, [r6, #0]
 800536a:	1d1a      	adds	r2, r3, #4
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	6032      	str	r2, [r6, #0]
 8005370:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005374:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005378:	2301      	movs	r3, #1
 800537a:	e09e      	b.n	80054ba <_printf_i+0x1ea>
 800537c:	6833      	ldr	r3, [r6, #0]
 800537e:	6820      	ldr	r0, [r4, #0]
 8005380:	1d19      	adds	r1, r3, #4
 8005382:	6031      	str	r1, [r6, #0]
 8005384:	0606      	lsls	r6, r0, #24
 8005386:	d501      	bpl.n	800538c <_printf_i+0xbc>
 8005388:	681d      	ldr	r5, [r3, #0]
 800538a:	e003      	b.n	8005394 <_printf_i+0xc4>
 800538c:	0645      	lsls	r5, r0, #25
 800538e:	d5fb      	bpl.n	8005388 <_printf_i+0xb8>
 8005390:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005394:	2d00      	cmp	r5, #0
 8005396:	da03      	bge.n	80053a0 <_printf_i+0xd0>
 8005398:	232d      	movs	r3, #45	@ 0x2d
 800539a:	426d      	negs	r5, r5
 800539c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80053a0:	230a      	movs	r3, #10
 80053a2:	4859      	ldr	r0, [pc, #356]	@ (8005508 <_printf_i+0x238>)
 80053a4:	e011      	b.n	80053ca <_printf_i+0xfa>
 80053a6:	6821      	ldr	r1, [r4, #0]
 80053a8:	6833      	ldr	r3, [r6, #0]
 80053aa:	0608      	lsls	r0, r1, #24
 80053ac:	f853 5b04 	ldr.w	r5, [r3], #4
 80053b0:	d402      	bmi.n	80053b8 <_printf_i+0xe8>
 80053b2:	0649      	lsls	r1, r1, #25
 80053b4:	bf48      	it	mi
 80053b6:	b2ad      	uxthmi	r5, r5
 80053b8:	2f6f      	cmp	r7, #111	@ 0x6f
 80053ba:	6033      	str	r3, [r6, #0]
 80053bc:	bf14      	ite	ne
 80053be:	230a      	movne	r3, #10
 80053c0:	2308      	moveq	r3, #8
 80053c2:	4851      	ldr	r0, [pc, #324]	@ (8005508 <_printf_i+0x238>)
 80053c4:	2100      	movs	r1, #0
 80053c6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80053ca:	6866      	ldr	r6, [r4, #4]
 80053cc:	2e00      	cmp	r6, #0
 80053ce:	bfa8      	it	ge
 80053d0:	6821      	ldrge	r1, [r4, #0]
 80053d2:	60a6      	str	r6, [r4, #8]
 80053d4:	bfa4      	itt	ge
 80053d6:	f021 0104 	bicge.w	r1, r1, #4
 80053da:	6021      	strge	r1, [r4, #0]
 80053dc:	b90d      	cbnz	r5, 80053e2 <_printf_i+0x112>
 80053de:	2e00      	cmp	r6, #0
 80053e0:	d04b      	beq.n	800547a <_printf_i+0x1aa>
 80053e2:	4616      	mov	r6, r2
 80053e4:	fbb5 f1f3 	udiv	r1, r5, r3
 80053e8:	fb03 5711 	mls	r7, r3, r1, r5
 80053ec:	5dc7      	ldrb	r7, [r0, r7]
 80053ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80053f2:	462f      	mov	r7, r5
 80053f4:	42bb      	cmp	r3, r7
 80053f6:	460d      	mov	r5, r1
 80053f8:	d9f4      	bls.n	80053e4 <_printf_i+0x114>
 80053fa:	2b08      	cmp	r3, #8
 80053fc:	d10b      	bne.n	8005416 <_printf_i+0x146>
 80053fe:	6823      	ldr	r3, [r4, #0]
 8005400:	07df      	lsls	r7, r3, #31
 8005402:	d508      	bpl.n	8005416 <_printf_i+0x146>
 8005404:	6923      	ldr	r3, [r4, #16]
 8005406:	6861      	ldr	r1, [r4, #4]
 8005408:	4299      	cmp	r1, r3
 800540a:	bfde      	ittt	le
 800540c:	2330      	movle	r3, #48	@ 0x30
 800540e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005412:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005416:	1b92      	subs	r2, r2, r6
 8005418:	6122      	str	r2, [r4, #16]
 800541a:	464b      	mov	r3, r9
 800541c:	4621      	mov	r1, r4
 800541e:	4640      	mov	r0, r8
 8005420:	f8cd a000 	str.w	sl, [sp]
 8005424:	aa03      	add	r2, sp, #12
 8005426:	f7ff fee1 	bl	80051ec <_printf_common>
 800542a:	3001      	adds	r0, #1
 800542c:	d14a      	bne.n	80054c4 <_printf_i+0x1f4>
 800542e:	f04f 30ff 	mov.w	r0, #4294967295
 8005432:	b004      	add	sp, #16
 8005434:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005438:	6823      	ldr	r3, [r4, #0]
 800543a:	f043 0320 	orr.w	r3, r3, #32
 800543e:	6023      	str	r3, [r4, #0]
 8005440:	2778      	movs	r7, #120	@ 0x78
 8005442:	4832      	ldr	r0, [pc, #200]	@ (800550c <_printf_i+0x23c>)
 8005444:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005448:	6823      	ldr	r3, [r4, #0]
 800544a:	6831      	ldr	r1, [r6, #0]
 800544c:	061f      	lsls	r7, r3, #24
 800544e:	f851 5b04 	ldr.w	r5, [r1], #4
 8005452:	d402      	bmi.n	800545a <_printf_i+0x18a>
 8005454:	065f      	lsls	r7, r3, #25
 8005456:	bf48      	it	mi
 8005458:	b2ad      	uxthmi	r5, r5
 800545a:	6031      	str	r1, [r6, #0]
 800545c:	07d9      	lsls	r1, r3, #31
 800545e:	bf44      	itt	mi
 8005460:	f043 0320 	orrmi.w	r3, r3, #32
 8005464:	6023      	strmi	r3, [r4, #0]
 8005466:	b11d      	cbz	r5, 8005470 <_printf_i+0x1a0>
 8005468:	2310      	movs	r3, #16
 800546a:	e7ab      	b.n	80053c4 <_printf_i+0xf4>
 800546c:	4826      	ldr	r0, [pc, #152]	@ (8005508 <_printf_i+0x238>)
 800546e:	e7e9      	b.n	8005444 <_printf_i+0x174>
 8005470:	6823      	ldr	r3, [r4, #0]
 8005472:	f023 0320 	bic.w	r3, r3, #32
 8005476:	6023      	str	r3, [r4, #0]
 8005478:	e7f6      	b.n	8005468 <_printf_i+0x198>
 800547a:	4616      	mov	r6, r2
 800547c:	e7bd      	b.n	80053fa <_printf_i+0x12a>
 800547e:	6833      	ldr	r3, [r6, #0]
 8005480:	6825      	ldr	r5, [r4, #0]
 8005482:	1d18      	adds	r0, r3, #4
 8005484:	6961      	ldr	r1, [r4, #20]
 8005486:	6030      	str	r0, [r6, #0]
 8005488:	062e      	lsls	r6, r5, #24
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	d501      	bpl.n	8005492 <_printf_i+0x1c2>
 800548e:	6019      	str	r1, [r3, #0]
 8005490:	e002      	b.n	8005498 <_printf_i+0x1c8>
 8005492:	0668      	lsls	r0, r5, #25
 8005494:	d5fb      	bpl.n	800548e <_printf_i+0x1be>
 8005496:	8019      	strh	r1, [r3, #0]
 8005498:	2300      	movs	r3, #0
 800549a:	4616      	mov	r6, r2
 800549c:	6123      	str	r3, [r4, #16]
 800549e:	e7bc      	b.n	800541a <_printf_i+0x14a>
 80054a0:	6833      	ldr	r3, [r6, #0]
 80054a2:	2100      	movs	r1, #0
 80054a4:	1d1a      	adds	r2, r3, #4
 80054a6:	6032      	str	r2, [r6, #0]
 80054a8:	681e      	ldr	r6, [r3, #0]
 80054aa:	6862      	ldr	r2, [r4, #4]
 80054ac:	4630      	mov	r0, r6
 80054ae:	f000 f997 	bl	80057e0 <memchr>
 80054b2:	b108      	cbz	r0, 80054b8 <_printf_i+0x1e8>
 80054b4:	1b80      	subs	r0, r0, r6
 80054b6:	6060      	str	r0, [r4, #4]
 80054b8:	6863      	ldr	r3, [r4, #4]
 80054ba:	6123      	str	r3, [r4, #16]
 80054bc:	2300      	movs	r3, #0
 80054be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80054c2:	e7aa      	b.n	800541a <_printf_i+0x14a>
 80054c4:	4632      	mov	r2, r6
 80054c6:	4649      	mov	r1, r9
 80054c8:	4640      	mov	r0, r8
 80054ca:	6923      	ldr	r3, [r4, #16]
 80054cc:	47d0      	blx	sl
 80054ce:	3001      	adds	r0, #1
 80054d0:	d0ad      	beq.n	800542e <_printf_i+0x15e>
 80054d2:	6823      	ldr	r3, [r4, #0]
 80054d4:	079b      	lsls	r3, r3, #30
 80054d6:	d413      	bmi.n	8005500 <_printf_i+0x230>
 80054d8:	68e0      	ldr	r0, [r4, #12]
 80054da:	9b03      	ldr	r3, [sp, #12]
 80054dc:	4298      	cmp	r0, r3
 80054de:	bfb8      	it	lt
 80054e0:	4618      	movlt	r0, r3
 80054e2:	e7a6      	b.n	8005432 <_printf_i+0x162>
 80054e4:	2301      	movs	r3, #1
 80054e6:	4632      	mov	r2, r6
 80054e8:	4649      	mov	r1, r9
 80054ea:	4640      	mov	r0, r8
 80054ec:	47d0      	blx	sl
 80054ee:	3001      	adds	r0, #1
 80054f0:	d09d      	beq.n	800542e <_printf_i+0x15e>
 80054f2:	3501      	adds	r5, #1
 80054f4:	68e3      	ldr	r3, [r4, #12]
 80054f6:	9903      	ldr	r1, [sp, #12]
 80054f8:	1a5b      	subs	r3, r3, r1
 80054fa:	42ab      	cmp	r3, r5
 80054fc:	dcf2      	bgt.n	80054e4 <_printf_i+0x214>
 80054fe:	e7eb      	b.n	80054d8 <_printf_i+0x208>
 8005500:	2500      	movs	r5, #0
 8005502:	f104 0619 	add.w	r6, r4, #25
 8005506:	e7f5      	b.n	80054f4 <_printf_i+0x224>
 8005508:	08006c8a 	.word	0x08006c8a
 800550c:	08006c9b 	.word	0x08006c9b

08005510 <__sflush_r>:
 8005510:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005516:	0716      	lsls	r6, r2, #28
 8005518:	4605      	mov	r5, r0
 800551a:	460c      	mov	r4, r1
 800551c:	d454      	bmi.n	80055c8 <__sflush_r+0xb8>
 800551e:	684b      	ldr	r3, [r1, #4]
 8005520:	2b00      	cmp	r3, #0
 8005522:	dc02      	bgt.n	800552a <__sflush_r+0x1a>
 8005524:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005526:	2b00      	cmp	r3, #0
 8005528:	dd48      	ble.n	80055bc <__sflush_r+0xac>
 800552a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800552c:	2e00      	cmp	r6, #0
 800552e:	d045      	beq.n	80055bc <__sflush_r+0xac>
 8005530:	2300      	movs	r3, #0
 8005532:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005536:	682f      	ldr	r7, [r5, #0]
 8005538:	6a21      	ldr	r1, [r4, #32]
 800553a:	602b      	str	r3, [r5, #0]
 800553c:	d030      	beq.n	80055a0 <__sflush_r+0x90>
 800553e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005540:	89a3      	ldrh	r3, [r4, #12]
 8005542:	0759      	lsls	r1, r3, #29
 8005544:	d505      	bpl.n	8005552 <__sflush_r+0x42>
 8005546:	6863      	ldr	r3, [r4, #4]
 8005548:	1ad2      	subs	r2, r2, r3
 800554a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800554c:	b10b      	cbz	r3, 8005552 <__sflush_r+0x42>
 800554e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005550:	1ad2      	subs	r2, r2, r3
 8005552:	2300      	movs	r3, #0
 8005554:	4628      	mov	r0, r5
 8005556:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005558:	6a21      	ldr	r1, [r4, #32]
 800555a:	47b0      	blx	r6
 800555c:	1c43      	adds	r3, r0, #1
 800555e:	89a3      	ldrh	r3, [r4, #12]
 8005560:	d106      	bne.n	8005570 <__sflush_r+0x60>
 8005562:	6829      	ldr	r1, [r5, #0]
 8005564:	291d      	cmp	r1, #29
 8005566:	d82b      	bhi.n	80055c0 <__sflush_r+0xb0>
 8005568:	4a28      	ldr	r2, [pc, #160]	@ (800560c <__sflush_r+0xfc>)
 800556a:	410a      	asrs	r2, r1
 800556c:	07d6      	lsls	r6, r2, #31
 800556e:	d427      	bmi.n	80055c0 <__sflush_r+0xb0>
 8005570:	2200      	movs	r2, #0
 8005572:	6062      	str	r2, [r4, #4]
 8005574:	6922      	ldr	r2, [r4, #16]
 8005576:	04d9      	lsls	r1, r3, #19
 8005578:	6022      	str	r2, [r4, #0]
 800557a:	d504      	bpl.n	8005586 <__sflush_r+0x76>
 800557c:	1c42      	adds	r2, r0, #1
 800557e:	d101      	bne.n	8005584 <__sflush_r+0x74>
 8005580:	682b      	ldr	r3, [r5, #0]
 8005582:	b903      	cbnz	r3, 8005586 <__sflush_r+0x76>
 8005584:	6560      	str	r0, [r4, #84]	@ 0x54
 8005586:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005588:	602f      	str	r7, [r5, #0]
 800558a:	b1b9      	cbz	r1, 80055bc <__sflush_r+0xac>
 800558c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005590:	4299      	cmp	r1, r3
 8005592:	d002      	beq.n	800559a <__sflush_r+0x8a>
 8005594:	4628      	mov	r0, r5
 8005596:	f7fe fc1f 	bl	8003dd8 <_free_r>
 800559a:	2300      	movs	r3, #0
 800559c:	6363      	str	r3, [r4, #52]	@ 0x34
 800559e:	e00d      	b.n	80055bc <__sflush_r+0xac>
 80055a0:	2301      	movs	r3, #1
 80055a2:	4628      	mov	r0, r5
 80055a4:	47b0      	blx	r6
 80055a6:	4602      	mov	r2, r0
 80055a8:	1c50      	adds	r0, r2, #1
 80055aa:	d1c9      	bne.n	8005540 <__sflush_r+0x30>
 80055ac:	682b      	ldr	r3, [r5, #0]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d0c6      	beq.n	8005540 <__sflush_r+0x30>
 80055b2:	2b1d      	cmp	r3, #29
 80055b4:	d001      	beq.n	80055ba <__sflush_r+0xaa>
 80055b6:	2b16      	cmp	r3, #22
 80055b8:	d11d      	bne.n	80055f6 <__sflush_r+0xe6>
 80055ba:	602f      	str	r7, [r5, #0]
 80055bc:	2000      	movs	r0, #0
 80055be:	e021      	b.n	8005604 <__sflush_r+0xf4>
 80055c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80055c4:	b21b      	sxth	r3, r3
 80055c6:	e01a      	b.n	80055fe <__sflush_r+0xee>
 80055c8:	690f      	ldr	r7, [r1, #16]
 80055ca:	2f00      	cmp	r7, #0
 80055cc:	d0f6      	beq.n	80055bc <__sflush_r+0xac>
 80055ce:	0793      	lsls	r3, r2, #30
 80055d0:	bf18      	it	ne
 80055d2:	2300      	movne	r3, #0
 80055d4:	680e      	ldr	r6, [r1, #0]
 80055d6:	bf08      	it	eq
 80055d8:	694b      	ldreq	r3, [r1, #20]
 80055da:	1bf6      	subs	r6, r6, r7
 80055dc:	600f      	str	r7, [r1, #0]
 80055de:	608b      	str	r3, [r1, #8]
 80055e0:	2e00      	cmp	r6, #0
 80055e2:	ddeb      	ble.n	80055bc <__sflush_r+0xac>
 80055e4:	4633      	mov	r3, r6
 80055e6:	463a      	mov	r2, r7
 80055e8:	4628      	mov	r0, r5
 80055ea:	6a21      	ldr	r1, [r4, #32]
 80055ec:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80055f0:	47e0      	blx	ip
 80055f2:	2800      	cmp	r0, #0
 80055f4:	dc07      	bgt.n	8005606 <__sflush_r+0xf6>
 80055f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80055fe:	f04f 30ff 	mov.w	r0, #4294967295
 8005602:	81a3      	strh	r3, [r4, #12]
 8005604:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005606:	4407      	add	r7, r0
 8005608:	1a36      	subs	r6, r6, r0
 800560a:	e7e9      	b.n	80055e0 <__sflush_r+0xd0>
 800560c:	dfbffffe 	.word	0xdfbffffe

08005610 <_fflush_r>:
 8005610:	b538      	push	{r3, r4, r5, lr}
 8005612:	690b      	ldr	r3, [r1, #16]
 8005614:	4605      	mov	r5, r0
 8005616:	460c      	mov	r4, r1
 8005618:	b913      	cbnz	r3, 8005620 <_fflush_r+0x10>
 800561a:	2500      	movs	r5, #0
 800561c:	4628      	mov	r0, r5
 800561e:	bd38      	pop	{r3, r4, r5, pc}
 8005620:	b118      	cbz	r0, 800562a <_fflush_r+0x1a>
 8005622:	6a03      	ldr	r3, [r0, #32]
 8005624:	b90b      	cbnz	r3, 800562a <_fflush_r+0x1a>
 8005626:	f7fe f9b9 	bl	800399c <__sinit>
 800562a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d0f3      	beq.n	800561a <_fflush_r+0xa>
 8005632:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005634:	07d0      	lsls	r0, r2, #31
 8005636:	d404      	bmi.n	8005642 <_fflush_r+0x32>
 8005638:	0599      	lsls	r1, r3, #22
 800563a:	d402      	bmi.n	8005642 <_fflush_r+0x32>
 800563c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800563e:	f7fe fbc4 	bl	8003dca <__retarget_lock_acquire_recursive>
 8005642:	4628      	mov	r0, r5
 8005644:	4621      	mov	r1, r4
 8005646:	f7ff ff63 	bl	8005510 <__sflush_r>
 800564a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800564c:	4605      	mov	r5, r0
 800564e:	07da      	lsls	r2, r3, #31
 8005650:	d4e4      	bmi.n	800561c <_fflush_r+0xc>
 8005652:	89a3      	ldrh	r3, [r4, #12]
 8005654:	059b      	lsls	r3, r3, #22
 8005656:	d4e1      	bmi.n	800561c <_fflush_r+0xc>
 8005658:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800565a:	f7fe fbb7 	bl	8003dcc <__retarget_lock_release_recursive>
 800565e:	e7dd      	b.n	800561c <_fflush_r+0xc>

08005660 <__swhatbuf_r>:
 8005660:	b570      	push	{r4, r5, r6, lr}
 8005662:	460c      	mov	r4, r1
 8005664:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005668:	4615      	mov	r5, r2
 800566a:	2900      	cmp	r1, #0
 800566c:	461e      	mov	r6, r3
 800566e:	b096      	sub	sp, #88	@ 0x58
 8005670:	da0c      	bge.n	800568c <__swhatbuf_r+0x2c>
 8005672:	89a3      	ldrh	r3, [r4, #12]
 8005674:	2100      	movs	r1, #0
 8005676:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800567a:	bf14      	ite	ne
 800567c:	2340      	movne	r3, #64	@ 0x40
 800567e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005682:	2000      	movs	r0, #0
 8005684:	6031      	str	r1, [r6, #0]
 8005686:	602b      	str	r3, [r5, #0]
 8005688:	b016      	add	sp, #88	@ 0x58
 800568a:	bd70      	pop	{r4, r5, r6, pc}
 800568c:	466a      	mov	r2, sp
 800568e:	f000 f875 	bl	800577c <_fstat_r>
 8005692:	2800      	cmp	r0, #0
 8005694:	dbed      	blt.n	8005672 <__swhatbuf_r+0x12>
 8005696:	9901      	ldr	r1, [sp, #4]
 8005698:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800569c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80056a0:	4259      	negs	r1, r3
 80056a2:	4159      	adcs	r1, r3
 80056a4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80056a8:	e7eb      	b.n	8005682 <__swhatbuf_r+0x22>

080056aa <__smakebuf_r>:
 80056aa:	898b      	ldrh	r3, [r1, #12]
 80056ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80056ae:	079d      	lsls	r5, r3, #30
 80056b0:	4606      	mov	r6, r0
 80056b2:	460c      	mov	r4, r1
 80056b4:	d507      	bpl.n	80056c6 <__smakebuf_r+0x1c>
 80056b6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80056ba:	6023      	str	r3, [r4, #0]
 80056bc:	6123      	str	r3, [r4, #16]
 80056be:	2301      	movs	r3, #1
 80056c0:	6163      	str	r3, [r4, #20]
 80056c2:	b003      	add	sp, #12
 80056c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80056c6:	466a      	mov	r2, sp
 80056c8:	ab01      	add	r3, sp, #4
 80056ca:	f7ff ffc9 	bl	8005660 <__swhatbuf_r>
 80056ce:	9f00      	ldr	r7, [sp, #0]
 80056d0:	4605      	mov	r5, r0
 80056d2:	4639      	mov	r1, r7
 80056d4:	4630      	mov	r0, r6
 80056d6:	f7fe fbe9 	bl	8003eac <_malloc_r>
 80056da:	b948      	cbnz	r0, 80056f0 <__smakebuf_r+0x46>
 80056dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80056e0:	059a      	lsls	r2, r3, #22
 80056e2:	d4ee      	bmi.n	80056c2 <__smakebuf_r+0x18>
 80056e4:	f023 0303 	bic.w	r3, r3, #3
 80056e8:	f043 0302 	orr.w	r3, r3, #2
 80056ec:	81a3      	strh	r3, [r4, #12]
 80056ee:	e7e2      	b.n	80056b6 <__smakebuf_r+0xc>
 80056f0:	89a3      	ldrh	r3, [r4, #12]
 80056f2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80056f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80056fa:	81a3      	strh	r3, [r4, #12]
 80056fc:	9b01      	ldr	r3, [sp, #4]
 80056fe:	6020      	str	r0, [r4, #0]
 8005700:	b15b      	cbz	r3, 800571a <__smakebuf_r+0x70>
 8005702:	4630      	mov	r0, r6
 8005704:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005708:	f000 f84a 	bl	80057a0 <_isatty_r>
 800570c:	b128      	cbz	r0, 800571a <__smakebuf_r+0x70>
 800570e:	89a3      	ldrh	r3, [r4, #12]
 8005710:	f023 0303 	bic.w	r3, r3, #3
 8005714:	f043 0301 	orr.w	r3, r3, #1
 8005718:	81a3      	strh	r3, [r4, #12]
 800571a:	89a3      	ldrh	r3, [r4, #12]
 800571c:	431d      	orrs	r5, r3
 800571e:	81a5      	strh	r5, [r4, #12]
 8005720:	e7cf      	b.n	80056c2 <__smakebuf_r+0x18>

08005722 <memmove>:
 8005722:	4288      	cmp	r0, r1
 8005724:	b510      	push	{r4, lr}
 8005726:	eb01 0402 	add.w	r4, r1, r2
 800572a:	d902      	bls.n	8005732 <memmove+0x10>
 800572c:	4284      	cmp	r4, r0
 800572e:	4623      	mov	r3, r4
 8005730:	d807      	bhi.n	8005742 <memmove+0x20>
 8005732:	1e43      	subs	r3, r0, #1
 8005734:	42a1      	cmp	r1, r4
 8005736:	d008      	beq.n	800574a <memmove+0x28>
 8005738:	f811 2b01 	ldrb.w	r2, [r1], #1
 800573c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005740:	e7f8      	b.n	8005734 <memmove+0x12>
 8005742:	4601      	mov	r1, r0
 8005744:	4402      	add	r2, r0
 8005746:	428a      	cmp	r2, r1
 8005748:	d100      	bne.n	800574c <memmove+0x2a>
 800574a:	bd10      	pop	{r4, pc}
 800574c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005750:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005754:	e7f7      	b.n	8005746 <memmove+0x24>

08005756 <strncmp>:
 8005756:	b510      	push	{r4, lr}
 8005758:	b16a      	cbz	r2, 8005776 <strncmp+0x20>
 800575a:	3901      	subs	r1, #1
 800575c:	1884      	adds	r4, r0, r2
 800575e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005762:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8005766:	429a      	cmp	r2, r3
 8005768:	d103      	bne.n	8005772 <strncmp+0x1c>
 800576a:	42a0      	cmp	r0, r4
 800576c:	d001      	beq.n	8005772 <strncmp+0x1c>
 800576e:	2a00      	cmp	r2, #0
 8005770:	d1f5      	bne.n	800575e <strncmp+0x8>
 8005772:	1ad0      	subs	r0, r2, r3
 8005774:	bd10      	pop	{r4, pc}
 8005776:	4610      	mov	r0, r2
 8005778:	e7fc      	b.n	8005774 <strncmp+0x1e>
	...

0800577c <_fstat_r>:
 800577c:	b538      	push	{r3, r4, r5, lr}
 800577e:	2300      	movs	r3, #0
 8005780:	4d06      	ldr	r5, [pc, #24]	@ (800579c <_fstat_r+0x20>)
 8005782:	4604      	mov	r4, r0
 8005784:	4608      	mov	r0, r1
 8005786:	4611      	mov	r1, r2
 8005788:	602b      	str	r3, [r5, #0]
 800578a:	f7fb fd7b 	bl	8001284 <_fstat>
 800578e:	1c43      	adds	r3, r0, #1
 8005790:	d102      	bne.n	8005798 <_fstat_r+0x1c>
 8005792:	682b      	ldr	r3, [r5, #0]
 8005794:	b103      	cbz	r3, 8005798 <_fstat_r+0x1c>
 8005796:	6023      	str	r3, [r4, #0]
 8005798:	bd38      	pop	{r3, r4, r5, pc}
 800579a:	bf00      	nop
 800579c:	20000418 	.word	0x20000418

080057a0 <_isatty_r>:
 80057a0:	b538      	push	{r3, r4, r5, lr}
 80057a2:	2300      	movs	r3, #0
 80057a4:	4d05      	ldr	r5, [pc, #20]	@ (80057bc <_isatty_r+0x1c>)
 80057a6:	4604      	mov	r4, r0
 80057a8:	4608      	mov	r0, r1
 80057aa:	602b      	str	r3, [r5, #0]
 80057ac:	f7fb fd79 	bl	80012a2 <_isatty>
 80057b0:	1c43      	adds	r3, r0, #1
 80057b2:	d102      	bne.n	80057ba <_isatty_r+0x1a>
 80057b4:	682b      	ldr	r3, [r5, #0]
 80057b6:	b103      	cbz	r3, 80057ba <_isatty_r+0x1a>
 80057b8:	6023      	str	r3, [r4, #0]
 80057ba:	bd38      	pop	{r3, r4, r5, pc}
 80057bc:	20000418 	.word	0x20000418

080057c0 <_sbrk_r>:
 80057c0:	b538      	push	{r3, r4, r5, lr}
 80057c2:	2300      	movs	r3, #0
 80057c4:	4d05      	ldr	r5, [pc, #20]	@ (80057dc <_sbrk_r+0x1c>)
 80057c6:	4604      	mov	r4, r0
 80057c8:	4608      	mov	r0, r1
 80057ca:	602b      	str	r3, [r5, #0]
 80057cc:	f7fb fd80 	bl	80012d0 <_sbrk>
 80057d0:	1c43      	adds	r3, r0, #1
 80057d2:	d102      	bne.n	80057da <_sbrk_r+0x1a>
 80057d4:	682b      	ldr	r3, [r5, #0]
 80057d6:	b103      	cbz	r3, 80057da <_sbrk_r+0x1a>
 80057d8:	6023      	str	r3, [r4, #0]
 80057da:	bd38      	pop	{r3, r4, r5, pc}
 80057dc:	20000418 	.word	0x20000418

080057e0 <memchr>:
 80057e0:	4603      	mov	r3, r0
 80057e2:	b510      	push	{r4, lr}
 80057e4:	b2c9      	uxtb	r1, r1
 80057e6:	4402      	add	r2, r0
 80057e8:	4293      	cmp	r3, r2
 80057ea:	4618      	mov	r0, r3
 80057ec:	d101      	bne.n	80057f2 <memchr+0x12>
 80057ee:	2000      	movs	r0, #0
 80057f0:	e003      	b.n	80057fa <memchr+0x1a>
 80057f2:	7804      	ldrb	r4, [r0, #0]
 80057f4:	3301      	adds	r3, #1
 80057f6:	428c      	cmp	r4, r1
 80057f8:	d1f6      	bne.n	80057e8 <memchr+0x8>
 80057fa:	bd10      	pop	{r4, pc}

080057fc <memcpy>:
 80057fc:	440a      	add	r2, r1
 80057fe:	4291      	cmp	r1, r2
 8005800:	f100 33ff 	add.w	r3, r0, #4294967295
 8005804:	d100      	bne.n	8005808 <memcpy+0xc>
 8005806:	4770      	bx	lr
 8005808:	b510      	push	{r4, lr}
 800580a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800580e:	4291      	cmp	r1, r2
 8005810:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005814:	d1f9      	bne.n	800580a <memcpy+0xe>
 8005816:	bd10      	pop	{r4, pc}

08005818 <nan>:
 8005818:	2000      	movs	r0, #0
 800581a:	4901      	ldr	r1, [pc, #4]	@ (8005820 <nan+0x8>)
 800581c:	4770      	bx	lr
 800581e:	bf00      	nop
 8005820:	7ff80000 	.word	0x7ff80000

08005824 <rshift>:
 8005824:	6903      	ldr	r3, [r0, #16]
 8005826:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800582a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800582e:	f100 0414 	add.w	r4, r0, #20
 8005832:	ea4f 1261 	mov.w	r2, r1, asr #5
 8005836:	dd46      	ble.n	80058c6 <rshift+0xa2>
 8005838:	f011 011f 	ands.w	r1, r1, #31
 800583c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8005840:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8005844:	d10c      	bne.n	8005860 <rshift+0x3c>
 8005846:	4629      	mov	r1, r5
 8005848:	f100 0710 	add.w	r7, r0, #16
 800584c:	42b1      	cmp	r1, r6
 800584e:	d335      	bcc.n	80058bc <rshift+0x98>
 8005850:	1a9b      	subs	r3, r3, r2
 8005852:	009b      	lsls	r3, r3, #2
 8005854:	1eea      	subs	r2, r5, #3
 8005856:	4296      	cmp	r6, r2
 8005858:	bf38      	it	cc
 800585a:	2300      	movcc	r3, #0
 800585c:	4423      	add	r3, r4
 800585e:	e015      	b.n	800588c <rshift+0x68>
 8005860:	46a1      	mov	r9, r4
 8005862:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8005866:	f1c1 0820 	rsb	r8, r1, #32
 800586a:	40cf      	lsrs	r7, r1
 800586c:	f105 0e04 	add.w	lr, r5, #4
 8005870:	4576      	cmp	r6, lr
 8005872:	46f4      	mov	ip, lr
 8005874:	d816      	bhi.n	80058a4 <rshift+0x80>
 8005876:	1a9a      	subs	r2, r3, r2
 8005878:	0092      	lsls	r2, r2, #2
 800587a:	3a04      	subs	r2, #4
 800587c:	3501      	adds	r5, #1
 800587e:	42ae      	cmp	r6, r5
 8005880:	bf38      	it	cc
 8005882:	2200      	movcc	r2, #0
 8005884:	18a3      	adds	r3, r4, r2
 8005886:	50a7      	str	r7, [r4, r2]
 8005888:	b107      	cbz	r7, 800588c <rshift+0x68>
 800588a:	3304      	adds	r3, #4
 800588c:	42a3      	cmp	r3, r4
 800588e:	eba3 0204 	sub.w	r2, r3, r4
 8005892:	bf08      	it	eq
 8005894:	2300      	moveq	r3, #0
 8005896:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800589a:	6102      	str	r2, [r0, #16]
 800589c:	bf08      	it	eq
 800589e:	6143      	streq	r3, [r0, #20]
 80058a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80058a4:	f8dc c000 	ldr.w	ip, [ip]
 80058a8:	fa0c fc08 	lsl.w	ip, ip, r8
 80058ac:	ea4c 0707 	orr.w	r7, ip, r7
 80058b0:	f849 7b04 	str.w	r7, [r9], #4
 80058b4:	f85e 7b04 	ldr.w	r7, [lr], #4
 80058b8:	40cf      	lsrs	r7, r1
 80058ba:	e7d9      	b.n	8005870 <rshift+0x4c>
 80058bc:	f851 cb04 	ldr.w	ip, [r1], #4
 80058c0:	f847 cf04 	str.w	ip, [r7, #4]!
 80058c4:	e7c2      	b.n	800584c <rshift+0x28>
 80058c6:	4623      	mov	r3, r4
 80058c8:	e7e0      	b.n	800588c <rshift+0x68>

080058ca <__hexdig_fun>:
 80058ca:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80058ce:	2b09      	cmp	r3, #9
 80058d0:	d802      	bhi.n	80058d8 <__hexdig_fun+0xe>
 80058d2:	3820      	subs	r0, #32
 80058d4:	b2c0      	uxtb	r0, r0
 80058d6:	4770      	bx	lr
 80058d8:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80058dc:	2b05      	cmp	r3, #5
 80058de:	d801      	bhi.n	80058e4 <__hexdig_fun+0x1a>
 80058e0:	3847      	subs	r0, #71	@ 0x47
 80058e2:	e7f7      	b.n	80058d4 <__hexdig_fun+0xa>
 80058e4:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80058e8:	2b05      	cmp	r3, #5
 80058ea:	d801      	bhi.n	80058f0 <__hexdig_fun+0x26>
 80058ec:	3827      	subs	r0, #39	@ 0x27
 80058ee:	e7f1      	b.n	80058d4 <__hexdig_fun+0xa>
 80058f0:	2000      	movs	r0, #0
 80058f2:	4770      	bx	lr

080058f4 <__gethex>:
 80058f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058f8:	468a      	mov	sl, r1
 80058fa:	4690      	mov	r8, r2
 80058fc:	b085      	sub	sp, #20
 80058fe:	9302      	str	r3, [sp, #8]
 8005900:	680b      	ldr	r3, [r1, #0]
 8005902:	9001      	str	r0, [sp, #4]
 8005904:	1c9c      	adds	r4, r3, #2
 8005906:	46a1      	mov	r9, r4
 8005908:	f814 0b01 	ldrb.w	r0, [r4], #1
 800590c:	2830      	cmp	r0, #48	@ 0x30
 800590e:	d0fa      	beq.n	8005906 <__gethex+0x12>
 8005910:	eba9 0303 	sub.w	r3, r9, r3
 8005914:	f1a3 0b02 	sub.w	fp, r3, #2
 8005918:	f7ff ffd7 	bl	80058ca <__hexdig_fun>
 800591c:	4605      	mov	r5, r0
 800591e:	2800      	cmp	r0, #0
 8005920:	d168      	bne.n	80059f4 <__gethex+0x100>
 8005922:	2201      	movs	r2, #1
 8005924:	4648      	mov	r0, r9
 8005926:	499f      	ldr	r1, [pc, #636]	@ (8005ba4 <__gethex+0x2b0>)
 8005928:	f7ff ff15 	bl	8005756 <strncmp>
 800592c:	4607      	mov	r7, r0
 800592e:	2800      	cmp	r0, #0
 8005930:	d167      	bne.n	8005a02 <__gethex+0x10e>
 8005932:	f899 0001 	ldrb.w	r0, [r9, #1]
 8005936:	4626      	mov	r6, r4
 8005938:	f7ff ffc7 	bl	80058ca <__hexdig_fun>
 800593c:	2800      	cmp	r0, #0
 800593e:	d062      	beq.n	8005a06 <__gethex+0x112>
 8005940:	4623      	mov	r3, r4
 8005942:	7818      	ldrb	r0, [r3, #0]
 8005944:	4699      	mov	r9, r3
 8005946:	2830      	cmp	r0, #48	@ 0x30
 8005948:	f103 0301 	add.w	r3, r3, #1
 800594c:	d0f9      	beq.n	8005942 <__gethex+0x4e>
 800594e:	f7ff ffbc 	bl	80058ca <__hexdig_fun>
 8005952:	fab0 f580 	clz	r5, r0
 8005956:	f04f 0b01 	mov.w	fp, #1
 800595a:	096d      	lsrs	r5, r5, #5
 800595c:	464a      	mov	r2, r9
 800595e:	4616      	mov	r6, r2
 8005960:	7830      	ldrb	r0, [r6, #0]
 8005962:	3201      	adds	r2, #1
 8005964:	f7ff ffb1 	bl	80058ca <__hexdig_fun>
 8005968:	2800      	cmp	r0, #0
 800596a:	d1f8      	bne.n	800595e <__gethex+0x6a>
 800596c:	2201      	movs	r2, #1
 800596e:	4630      	mov	r0, r6
 8005970:	498c      	ldr	r1, [pc, #560]	@ (8005ba4 <__gethex+0x2b0>)
 8005972:	f7ff fef0 	bl	8005756 <strncmp>
 8005976:	2800      	cmp	r0, #0
 8005978:	d13f      	bne.n	80059fa <__gethex+0x106>
 800597a:	b944      	cbnz	r4, 800598e <__gethex+0x9a>
 800597c:	1c74      	adds	r4, r6, #1
 800597e:	4622      	mov	r2, r4
 8005980:	4616      	mov	r6, r2
 8005982:	7830      	ldrb	r0, [r6, #0]
 8005984:	3201      	adds	r2, #1
 8005986:	f7ff ffa0 	bl	80058ca <__hexdig_fun>
 800598a:	2800      	cmp	r0, #0
 800598c:	d1f8      	bne.n	8005980 <__gethex+0x8c>
 800598e:	1ba4      	subs	r4, r4, r6
 8005990:	00a7      	lsls	r7, r4, #2
 8005992:	7833      	ldrb	r3, [r6, #0]
 8005994:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8005998:	2b50      	cmp	r3, #80	@ 0x50
 800599a:	d13e      	bne.n	8005a1a <__gethex+0x126>
 800599c:	7873      	ldrb	r3, [r6, #1]
 800599e:	2b2b      	cmp	r3, #43	@ 0x2b
 80059a0:	d033      	beq.n	8005a0a <__gethex+0x116>
 80059a2:	2b2d      	cmp	r3, #45	@ 0x2d
 80059a4:	d034      	beq.n	8005a10 <__gethex+0x11c>
 80059a6:	2400      	movs	r4, #0
 80059a8:	1c71      	adds	r1, r6, #1
 80059aa:	7808      	ldrb	r0, [r1, #0]
 80059ac:	f7ff ff8d 	bl	80058ca <__hexdig_fun>
 80059b0:	1e43      	subs	r3, r0, #1
 80059b2:	b2db      	uxtb	r3, r3
 80059b4:	2b18      	cmp	r3, #24
 80059b6:	d830      	bhi.n	8005a1a <__gethex+0x126>
 80059b8:	f1a0 0210 	sub.w	r2, r0, #16
 80059bc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80059c0:	f7ff ff83 	bl	80058ca <__hexdig_fun>
 80059c4:	f100 3cff 	add.w	ip, r0, #4294967295
 80059c8:	fa5f fc8c 	uxtb.w	ip, ip
 80059cc:	f1bc 0f18 	cmp.w	ip, #24
 80059d0:	f04f 030a 	mov.w	r3, #10
 80059d4:	d91e      	bls.n	8005a14 <__gethex+0x120>
 80059d6:	b104      	cbz	r4, 80059da <__gethex+0xe6>
 80059d8:	4252      	negs	r2, r2
 80059da:	4417      	add	r7, r2
 80059dc:	f8ca 1000 	str.w	r1, [sl]
 80059e0:	b1ed      	cbz	r5, 8005a1e <__gethex+0x12a>
 80059e2:	f1bb 0f00 	cmp.w	fp, #0
 80059e6:	bf0c      	ite	eq
 80059e8:	2506      	moveq	r5, #6
 80059ea:	2500      	movne	r5, #0
 80059ec:	4628      	mov	r0, r5
 80059ee:	b005      	add	sp, #20
 80059f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059f4:	2500      	movs	r5, #0
 80059f6:	462c      	mov	r4, r5
 80059f8:	e7b0      	b.n	800595c <__gethex+0x68>
 80059fa:	2c00      	cmp	r4, #0
 80059fc:	d1c7      	bne.n	800598e <__gethex+0x9a>
 80059fe:	4627      	mov	r7, r4
 8005a00:	e7c7      	b.n	8005992 <__gethex+0x9e>
 8005a02:	464e      	mov	r6, r9
 8005a04:	462f      	mov	r7, r5
 8005a06:	2501      	movs	r5, #1
 8005a08:	e7c3      	b.n	8005992 <__gethex+0x9e>
 8005a0a:	2400      	movs	r4, #0
 8005a0c:	1cb1      	adds	r1, r6, #2
 8005a0e:	e7cc      	b.n	80059aa <__gethex+0xb6>
 8005a10:	2401      	movs	r4, #1
 8005a12:	e7fb      	b.n	8005a0c <__gethex+0x118>
 8005a14:	fb03 0002 	mla	r0, r3, r2, r0
 8005a18:	e7ce      	b.n	80059b8 <__gethex+0xc4>
 8005a1a:	4631      	mov	r1, r6
 8005a1c:	e7de      	b.n	80059dc <__gethex+0xe8>
 8005a1e:	4629      	mov	r1, r5
 8005a20:	eba6 0309 	sub.w	r3, r6, r9
 8005a24:	3b01      	subs	r3, #1
 8005a26:	2b07      	cmp	r3, #7
 8005a28:	dc0a      	bgt.n	8005a40 <__gethex+0x14c>
 8005a2a:	9801      	ldr	r0, [sp, #4]
 8005a2c:	f000 fa46 	bl	8005ebc <_Balloc>
 8005a30:	4604      	mov	r4, r0
 8005a32:	b940      	cbnz	r0, 8005a46 <__gethex+0x152>
 8005a34:	4602      	mov	r2, r0
 8005a36:	21e4      	movs	r1, #228	@ 0xe4
 8005a38:	4b5b      	ldr	r3, [pc, #364]	@ (8005ba8 <__gethex+0x2b4>)
 8005a3a:	485c      	ldr	r0, [pc, #368]	@ (8005bac <__gethex+0x2b8>)
 8005a3c:	f000 ff20 	bl	8006880 <__assert_func>
 8005a40:	3101      	adds	r1, #1
 8005a42:	105b      	asrs	r3, r3, #1
 8005a44:	e7ef      	b.n	8005a26 <__gethex+0x132>
 8005a46:	2300      	movs	r3, #0
 8005a48:	f100 0a14 	add.w	sl, r0, #20
 8005a4c:	4655      	mov	r5, sl
 8005a4e:	469b      	mov	fp, r3
 8005a50:	45b1      	cmp	r9, r6
 8005a52:	d337      	bcc.n	8005ac4 <__gethex+0x1d0>
 8005a54:	f845 bb04 	str.w	fp, [r5], #4
 8005a58:	eba5 050a 	sub.w	r5, r5, sl
 8005a5c:	10ad      	asrs	r5, r5, #2
 8005a5e:	6125      	str	r5, [r4, #16]
 8005a60:	4658      	mov	r0, fp
 8005a62:	f000 fb1d 	bl	80060a0 <__hi0bits>
 8005a66:	016d      	lsls	r5, r5, #5
 8005a68:	f8d8 6000 	ldr.w	r6, [r8]
 8005a6c:	1a2d      	subs	r5, r5, r0
 8005a6e:	42b5      	cmp	r5, r6
 8005a70:	dd54      	ble.n	8005b1c <__gethex+0x228>
 8005a72:	1bad      	subs	r5, r5, r6
 8005a74:	4629      	mov	r1, r5
 8005a76:	4620      	mov	r0, r4
 8005a78:	f000 fea5 	bl	80067c6 <__any_on>
 8005a7c:	4681      	mov	r9, r0
 8005a7e:	b178      	cbz	r0, 8005aa0 <__gethex+0x1ac>
 8005a80:	f04f 0901 	mov.w	r9, #1
 8005a84:	1e6b      	subs	r3, r5, #1
 8005a86:	1159      	asrs	r1, r3, #5
 8005a88:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8005a8c:	f003 021f 	and.w	r2, r3, #31
 8005a90:	fa09 f202 	lsl.w	r2, r9, r2
 8005a94:	420a      	tst	r2, r1
 8005a96:	d003      	beq.n	8005aa0 <__gethex+0x1ac>
 8005a98:	454b      	cmp	r3, r9
 8005a9a:	dc36      	bgt.n	8005b0a <__gethex+0x216>
 8005a9c:	f04f 0902 	mov.w	r9, #2
 8005aa0:	4629      	mov	r1, r5
 8005aa2:	4620      	mov	r0, r4
 8005aa4:	f7ff febe 	bl	8005824 <rshift>
 8005aa8:	442f      	add	r7, r5
 8005aaa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005aae:	42bb      	cmp	r3, r7
 8005ab0:	da42      	bge.n	8005b38 <__gethex+0x244>
 8005ab2:	4621      	mov	r1, r4
 8005ab4:	9801      	ldr	r0, [sp, #4]
 8005ab6:	f000 fa41 	bl	8005f3c <_Bfree>
 8005aba:	2300      	movs	r3, #0
 8005abc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005abe:	25a3      	movs	r5, #163	@ 0xa3
 8005ac0:	6013      	str	r3, [r2, #0]
 8005ac2:	e793      	b.n	80059ec <__gethex+0xf8>
 8005ac4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8005ac8:	2a2e      	cmp	r2, #46	@ 0x2e
 8005aca:	d012      	beq.n	8005af2 <__gethex+0x1fe>
 8005acc:	2b20      	cmp	r3, #32
 8005ace:	d104      	bne.n	8005ada <__gethex+0x1e6>
 8005ad0:	f845 bb04 	str.w	fp, [r5], #4
 8005ad4:	f04f 0b00 	mov.w	fp, #0
 8005ad8:	465b      	mov	r3, fp
 8005ada:	7830      	ldrb	r0, [r6, #0]
 8005adc:	9303      	str	r3, [sp, #12]
 8005ade:	f7ff fef4 	bl	80058ca <__hexdig_fun>
 8005ae2:	9b03      	ldr	r3, [sp, #12]
 8005ae4:	f000 000f 	and.w	r0, r0, #15
 8005ae8:	4098      	lsls	r0, r3
 8005aea:	ea4b 0b00 	orr.w	fp, fp, r0
 8005aee:	3304      	adds	r3, #4
 8005af0:	e7ae      	b.n	8005a50 <__gethex+0x15c>
 8005af2:	45b1      	cmp	r9, r6
 8005af4:	d8ea      	bhi.n	8005acc <__gethex+0x1d8>
 8005af6:	2201      	movs	r2, #1
 8005af8:	4630      	mov	r0, r6
 8005afa:	492a      	ldr	r1, [pc, #168]	@ (8005ba4 <__gethex+0x2b0>)
 8005afc:	9303      	str	r3, [sp, #12]
 8005afe:	f7ff fe2a 	bl	8005756 <strncmp>
 8005b02:	9b03      	ldr	r3, [sp, #12]
 8005b04:	2800      	cmp	r0, #0
 8005b06:	d1e1      	bne.n	8005acc <__gethex+0x1d8>
 8005b08:	e7a2      	b.n	8005a50 <__gethex+0x15c>
 8005b0a:	4620      	mov	r0, r4
 8005b0c:	1ea9      	subs	r1, r5, #2
 8005b0e:	f000 fe5a 	bl	80067c6 <__any_on>
 8005b12:	2800      	cmp	r0, #0
 8005b14:	d0c2      	beq.n	8005a9c <__gethex+0x1a8>
 8005b16:	f04f 0903 	mov.w	r9, #3
 8005b1a:	e7c1      	b.n	8005aa0 <__gethex+0x1ac>
 8005b1c:	da09      	bge.n	8005b32 <__gethex+0x23e>
 8005b1e:	1b75      	subs	r5, r6, r5
 8005b20:	4621      	mov	r1, r4
 8005b22:	462a      	mov	r2, r5
 8005b24:	9801      	ldr	r0, [sp, #4]
 8005b26:	f000 fc1f 	bl	8006368 <__lshift>
 8005b2a:	4604      	mov	r4, r0
 8005b2c:	1b7f      	subs	r7, r7, r5
 8005b2e:	f100 0a14 	add.w	sl, r0, #20
 8005b32:	f04f 0900 	mov.w	r9, #0
 8005b36:	e7b8      	b.n	8005aaa <__gethex+0x1b6>
 8005b38:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8005b3c:	42bd      	cmp	r5, r7
 8005b3e:	dd6f      	ble.n	8005c20 <__gethex+0x32c>
 8005b40:	1bed      	subs	r5, r5, r7
 8005b42:	42ae      	cmp	r6, r5
 8005b44:	dc34      	bgt.n	8005bb0 <__gethex+0x2bc>
 8005b46:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8005b4a:	2b02      	cmp	r3, #2
 8005b4c:	d022      	beq.n	8005b94 <__gethex+0x2a0>
 8005b4e:	2b03      	cmp	r3, #3
 8005b50:	d024      	beq.n	8005b9c <__gethex+0x2a8>
 8005b52:	2b01      	cmp	r3, #1
 8005b54:	d115      	bne.n	8005b82 <__gethex+0x28e>
 8005b56:	42ae      	cmp	r6, r5
 8005b58:	d113      	bne.n	8005b82 <__gethex+0x28e>
 8005b5a:	2e01      	cmp	r6, #1
 8005b5c:	d10b      	bne.n	8005b76 <__gethex+0x282>
 8005b5e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8005b62:	9a02      	ldr	r2, [sp, #8]
 8005b64:	2562      	movs	r5, #98	@ 0x62
 8005b66:	6013      	str	r3, [r2, #0]
 8005b68:	2301      	movs	r3, #1
 8005b6a:	6123      	str	r3, [r4, #16]
 8005b6c:	f8ca 3000 	str.w	r3, [sl]
 8005b70:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005b72:	601c      	str	r4, [r3, #0]
 8005b74:	e73a      	b.n	80059ec <__gethex+0xf8>
 8005b76:	4620      	mov	r0, r4
 8005b78:	1e71      	subs	r1, r6, #1
 8005b7a:	f000 fe24 	bl	80067c6 <__any_on>
 8005b7e:	2800      	cmp	r0, #0
 8005b80:	d1ed      	bne.n	8005b5e <__gethex+0x26a>
 8005b82:	4621      	mov	r1, r4
 8005b84:	9801      	ldr	r0, [sp, #4]
 8005b86:	f000 f9d9 	bl	8005f3c <_Bfree>
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005b8e:	2550      	movs	r5, #80	@ 0x50
 8005b90:	6013      	str	r3, [r2, #0]
 8005b92:	e72b      	b.n	80059ec <__gethex+0xf8>
 8005b94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d1f3      	bne.n	8005b82 <__gethex+0x28e>
 8005b9a:	e7e0      	b.n	8005b5e <__gethex+0x26a>
 8005b9c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d1dd      	bne.n	8005b5e <__gethex+0x26a>
 8005ba2:	e7ee      	b.n	8005b82 <__gethex+0x28e>
 8005ba4:	08006b17 	.word	0x08006b17
 8005ba8:	08006cb4 	.word	0x08006cb4
 8005bac:	08006cc5 	.word	0x08006cc5
 8005bb0:	1e6f      	subs	r7, r5, #1
 8005bb2:	f1b9 0f00 	cmp.w	r9, #0
 8005bb6:	d130      	bne.n	8005c1a <__gethex+0x326>
 8005bb8:	b127      	cbz	r7, 8005bc4 <__gethex+0x2d0>
 8005bba:	4639      	mov	r1, r7
 8005bbc:	4620      	mov	r0, r4
 8005bbe:	f000 fe02 	bl	80067c6 <__any_on>
 8005bc2:	4681      	mov	r9, r0
 8005bc4:	2301      	movs	r3, #1
 8005bc6:	4629      	mov	r1, r5
 8005bc8:	1b76      	subs	r6, r6, r5
 8005bca:	2502      	movs	r5, #2
 8005bcc:	117a      	asrs	r2, r7, #5
 8005bce:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8005bd2:	f007 071f 	and.w	r7, r7, #31
 8005bd6:	40bb      	lsls	r3, r7
 8005bd8:	4213      	tst	r3, r2
 8005bda:	4620      	mov	r0, r4
 8005bdc:	bf18      	it	ne
 8005bde:	f049 0902 	orrne.w	r9, r9, #2
 8005be2:	f7ff fe1f 	bl	8005824 <rshift>
 8005be6:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8005bea:	f1b9 0f00 	cmp.w	r9, #0
 8005bee:	d047      	beq.n	8005c80 <__gethex+0x38c>
 8005bf0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8005bf4:	2b02      	cmp	r3, #2
 8005bf6:	d015      	beq.n	8005c24 <__gethex+0x330>
 8005bf8:	2b03      	cmp	r3, #3
 8005bfa:	d017      	beq.n	8005c2c <__gethex+0x338>
 8005bfc:	2b01      	cmp	r3, #1
 8005bfe:	d109      	bne.n	8005c14 <__gethex+0x320>
 8005c00:	f019 0f02 	tst.w	r9, #2
 8005c04:	d006      	beq.n	8005c14 <__gethex+0x320>
 8005c06:	f8da 3000 	ldr.w	r3, [sl]
 8005c0a:	ea49 0903 	orr.w	r9, r9, r3
 8005c0e:	f019 0f01 	tst.w	r9, #1
 8005c12:	d10e      	bne.n	8005c32 <__gethex+0x33e>
 8005c14:	f045 0510 	orr.w	r5, r5, #16
 8005c18:	e032      	b.n	8005c80 <__gethex+0x38c>
 8005c1a:	f04f 0901 	mov.w	r9, #1
 8005c1e:	e7d1      	b.n	8005bc4 <__gethex+0x2d0>
 8005c20:	2501      	movs	r5, #1
 8005c22:	e7e2      	b.n	8005bea <__gethex+0x2f6>
 8005c24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005c26:	f1c3 0301 	rsb	r3, r3, #1
 8005c2a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005c2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d0f0      	beq.n	8005c14 <__gethex+0x320>
 8005c32:	f04f 0c00 	mov.w	ip, #0
 8005c36:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8005c3a:	f104 0314 	add.w	r3, r4, #20
 8005c3e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8005c42:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8005c46:	4618      	mov	r0, r3
 8005c48:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c4c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8005c50:	d01b      	beq.n	8005c8a <__gethex+0x396>
 8005c52:	3201      	adds	r2, #1
 8005c54:	6002      	str	r2, [r0, #0]
 8005c56:	2d02      	cmp	r5, #2
 8005c58:	f104 0314 	add.w	r3, r4, #20
 8005c5c:	d13c      	bne.n	8005cd8 <__gethex+0x3e4>
 8005c5e:	f8d8 2000 	ldr.w	r2, [r8]
 8005c62:	3a01      	subs	r2, #1
 8005c64:	42b2      	cmp	r2, r6
 8005c66:	d109      	bne.n	8005c7c <__gethex+0x388>
 8005c68:	2201      	movs	r2, #1
 8005c6a:	1171      	asrs	r1, r6, #5
 8005c6c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8005c70:	f006 061f 	and.w	r6, r6, #31
 8005c74:	fa02 f606 	lsl.w	r6, r2, r6
 8005c78:	421e      	tst	r6, r3
 8005c7a:	d13a      	bne.n	8005cf2 <__gethex+0x3fe>
 8005c7c:	f045 0520 	orr.w	r5, r5, #32
 8005c80:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005c82:	601c      	str	r4, [r3, #0]
 8005c84:	9b02      	ldr	r3, [sp, #8]
 8005c86:	601f      	str	r7, [r3, #0]
 8005c88:	e6b0      	b.n	80059ec <__gethex+0xf8>
 8005c8a:	4299      	cmp	r1, r3
 8005c8c:	f843 cc04 	str.w	ip, [r3, #-4]
 8005c90:	d8d9      	bhi.n	8005c46 <__gethex+0x352>
 8005c92:	68a3      	ldr	r3, [r4, #8]
 8005c94:	459b      	cmp	fp, r3
 8005c96:	db17      	blt.n	8005cc8 <__gethex+0x3d4>
 8005c98:	6861      	ldr	r1, [r4, #4]
 8005c9a:	9801      	ldr	r0, [sp, #4]
 8005c9c:	3101      	adds	r1, #1
 8005c9e:	f000 f90d 	bl	8005ebc <_Balloc>
 8005ca2:	4681      	mov	r9, r0
 8005ca4:	b918      	cbnz	r0, 8005cae <__gethex+0x3ba>
 8005ca6:	4602      	mov	r2, r0
 8005ca8:	2184      	movs	r1, #132	@ 0x84
 8005caa:	4b19      	ldr	r3, [pc, #100]	@ (8005d10 <__gethex+0x41c>)
 8005cac:	e6c5      	b.n	8005a3a <__gethex+0x146>
 8005cae:	6922      	ldr	r2, [r4, #16]
 8005cb0:	f104 010c 	add.w	r1, r4, #12
 8005cb4:	3202      	adds	r2, #2
 8005cb6:	0092      	lsls	r2, r2, #2
 8005cb8:	300c      	adds	r0, #12
 8005cba:	f7ff fd9f 	bl	80057fc <memcpy>
 8005cbe:	4621      	mov	r1, r4
 8005cc0:	9801      	ldr	r0, [sp, #4]
 8005cc2:	f000 f93b 	bl	8005f3c <_Bfree>
 8005cc6:	464c      	mov	r4, r9
 8005cc8:	6923      	ldr	r3, [r4, #16]
 8005cca:	1c5a      	adds	r2, r3, #1
 8005ccc:	6122      	str	r2, [r4, #16]
 8005cce:	2201      	movs	r2, #1
 8005cd0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005cd4:	615a      	str	r2, [r3, #20]
 8005cd6:	e7be      	b.n	8005c56 <__gethex+0x362>
 8005cd8:	6922      	ldr	r2, [r4, #16]
 8005cda:	455a      	cmp	r2, fp
 8005cdc:	dd0b      	ble.n	8005cf6 <__gethex+0x402>
 8005cde:	2101      	movs	r1, #1
 8005ce0:	4620      	mov	r0, r4
 8005ce2:	f7ff fd9f 	bl	8005824 <rshift>
 8005ce6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005cea:	3701      	adds	r7, #1
 8005cec:	42bb      	cmp	r3, r7
 8005cee:	f6ff aee0 	blt.w	8005ab2 <__gethex+0x1be>
 8005cf2:	2501      	movs	r5, #1
 8005cf4:	e7c2      	b.n	8005c7c <__gethex+0x388>
 8005cf6:	f016 061f 	ands.w	r6, r6, #31
 8005cfa:	d0fa      	beq.n	8005cf2 <__gethex+0x3fe>
 8005cfc:	4453      	add	r3, sl
 8005cfe:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8005d02:	f000 f9cd 	bl	80060a0 <__hi0bits>
 8005d06:	f1c6 0620 	rsb	r6, r6, #32
 8005d0a:	42b0      	cmp	r0, r6
 8005d0c:	dbe7      	blt.n	8005cde <__gethex+0x3ea>
 8005d0e:	e7f0      	b.n	8005cf2 <__gethex+0x3fe>
 8005d10:	08006cb4 	.word	0x08006cb4

08005d14 <L_shift>:
 8005d14:	f1c2 0208 	rsb	r2, r2, #8
 8005d18:	0092      	lsls	r2, r2, #2
 8005d1a:	b570      	push	{r4, r5, r6, lr}
 8005d1c:	f1c2 0620 	rsb	r6, r2, #32
 8005d20:	6843      	ldr	r3, [r0, #4]
 8005d22:	6804      	ldr	r4, [r0, #0]
 8005d24:	fa03 f506 	lsl.w	r5, r3, r6
 8005d28:	432c      	orrs	r4, r5
 8005d2a:	40d3      	lsrs	r3, r2
 8005d2c:	6004      	str	r4, [r0, #0]
 8005d2e:	f840 3f04 	str.w	r3, [r0, #4]!
 8005d32:	4288      	cmp	r0, r1
 8005d34:	d3f4      	bcc.n	8005d20 <L_shift+0xc>
 8005d36:	bd70      	pop	{r4, r5, r6, pc}

08005d38 <__match>:
 8005d38:	b530      	push	{r4, r5, lr}
 8005d3a:	6803      	ldr	r3, [r0, #0]
 8005d3c:	3301      	adds	r3, #1
 8005d3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005d42:	b914      	cbnz	r4, 8005d4a <__match+0x12>
 8005d44:	6003      	str	r3, [r0, #0]
 8005d46:	2001      	movs	r0, #1
 8005d48:	bd30      	pop	{r4, r5, pc}
 8005d4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d4e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8005d52:	2d19      	cmp	r5, #25
 8005d54:	bf98      	it	ls
 8005d56:	3220      	addls	r2, #32
 8005d58:	42a2      	cmp	r2, r4
 8005d5a:	d0f0      	beq.n	8005d3e <__match+0x6>
 8005d5c:	2000      	movs	r0, #0
 8005d5e:	e7f3      	b.n	8005d48 <__match+0x10>

08005d60 <__hexnan>:
 8005d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d64:	2500      	movs	r5, #0
 8005d66:	680b      	ldr	r3, [r1, #0]
 8005d68:	4682      	mov	sl, r0
 8005d6a:	115e      	asrs	r6, r3, #5
 8005d6c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8005d70:	f013 031f 	ands.w	r3, r3, #31
 8005d74:	bf18      	it	ne
 8005d76:	3604      	addne	r6, #4
 8005d78:	1f37      	subs	r7, r6, #4
 8005d7a:	4690      	mov	r8, r2
 8005d7c:	46b9      	mov	r9, r7
 8005d7e:	463c      	mov	r4, r7
 8005d80:	46ab      	mov	fp, r5
 8005d82:	b087      	sub	sp, #28
 8005d84:	6801      	ldr	r1, [r0, #0]
 8005d86:	9301      	str	r3, [sp, #4]
 8005d88:	f846 5c04 	str.w	r5, [r6, #-4]
 8005d8c:	9502      	str	r5, [sp, #8]
 8005d8e:	784a      	ldrb	r2, [r1, #1]
 8005d90:	1c4b      	adds	r3, r1, #1
 8005d92:	9303      	str	r3, [sp, #12]
 8005d94:	b342      	cbz	r2, 8005de8 <__hexnan+0x88>
 8005d96:	4610      	mov	r0, r2
 8005d98:	9105      	str	r1, [sp, #20]
 8005d9a:	9204      	str	r2, [sp, #16]
 8005d9c:	f7ff fd95 	bl	80058ca <__hexdig_fun>
 8005da0:	2800      	cmp	r0, #0
 8005da2:	d151      	bne.n	8005e48 <__hexnan+0xe8>
 8005da4:	9a04      	ldr	r2, [sp, #16]
 8005da6:	9905      	ldr	r1, [sp, #20]
 8005da8:	2a20      	cmp	r2, #32
 8005daa:	d818      	bhi.n	8005dde <__hexnan+0x7e>
 8005dac:	9b02      	ldr	r3, [sp, #8]
 8005dae:	459b      	cmp	fp, r3
 8005db0:	dd13      	ble.n	8005dda <__hexnan+0x7a>
 8005db2:	454c      	cmp	r4, r9
 8005db4:	d206      	bcs.n	8005dc4 <__hexnan+0x64>
 8005db6:	2d07      	cmp	r5, #7
 8005db8:	dc04      	bgt.n	8005dc4 <__hexnan+0x64>
 8005dba:	462a      	mov	r2, r5
 8005dbc:	4649      	mov	r1, r9
 8005dbe:	4620      	mov	r0, r4
 8005dc0:	f7ff ffa8 	bl	8005d14 <L_shift>
 8005dc4:	4544      	cmp	r4, r8
 8005dc6:	d952      	bls.n	8005e6e <__hexnan+0x10e>
 8005dc8:	2300      	movs	r3, #0
 8005dca:	f1a4 0904 	sub.w	r9, r4, #4
 8005dce:	f844 3c04 	str.w	r3, [r4, #-4]
 8005dd2:	461d      	mov	r5, r3
 8005dd4:	464c      	mov	r4, r9
 8005dd6:	f8cd b008 	str.w	fp, [sp, #8]
 8005dda:	9903      	ldr	r1, [sp, #12]
 8005ddc:	e7d7      	b.n	8005d8e <__hexnan+0x2e>
 8005dde:	2a29      	cmp	r2, #41	@ 0x29
 8005de0:	d157      	bne.n	8005e92 <__hexnan+0x132>
 8005de2:	3102      	adds	r1, #2
 8005de4:	f8ca 1000 	str.w	r1, [sl]
 8005de8:	f1bb 0f00 	cmp.w	fp, #0
 8005dec:	d051      	beq.n	8005e92 <__hexnan+0x132>
 8005dee:	454c      	cmp	r4, r9
 8005df0:	d206      	bcs.n	8005e00 <__hexnan+0xa0>
 8005df2:	2d07      	cmp	r5, #7
 8005df4:	dc04      	bgt.n	8005e00 <__hexnan+0xa0>
 8005df6:	462a      	mov	r2, r5
 8005df8:	4649      	mov	r1, r9
 8005dfa:	4620      	mov	r0, r4
 8005dfc:	f7ff ff8a 	bl	8005d14 <L_shift>
 8005e00:	4544      	cmp	r4, r8
 8005e02:	d936      	bls.n	8005e72 <__hexnan+0x112>
 8005e04:	4623      	mov	r3, r4
 8005e06:	f1a8 0204 	sub.w	r2, r8, #4
 8005e0a:	f853 1b04 	ldr.w	r1, [r3], #4
 8005e0e:	429f      	cmp	r7, r3
 8005e10:	f842 1f04 	str.w	r1, [r2, #4]!
 8005e14:	d2f9      	bcs.n	8005e0a <__hexnan+0xaa>
 8005e16:	1b3b      	subs	r3, r7, r4
 8005e18:	f023 0303 	bic.w	r3, r3, #3
 8005e1c:	3304      	adds	r3, #4
 8005e1e:	3401      	adds	r4, #1
 8005e20:	3e03      	subs	r6, #3
 8005e22:	42b4      	cmp	r4, r6
 8005e24:	bf88      	it	hi
 8005e26:	2304      	movhi	r3, #4
 8005e28:	2200      	movs	r2, #0
 8005e2a:	4443      	add	r3, r8
 8005e2c:	f843 2b04 	str.w	r2, [r3], #4
 8005e30:	429f      	cmp	r7, r3
 8005e32:	d2fb      	bcs.n	8005e2c <__hexnan+0xcc>
 8005e34:	683b      	ldr	r3, [r7, #0]
 8005e36:	b91b      	cbnz	r3, 8005e40 <__hexnan+0xe0>
 8005e38:	4547      	cmp	r7, r8
 8005e3a:	d128      	bne.n	8005e8e <__hexnan+0x12e>
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	603b      	str	r3, [r7, #0]
 8005e40:	2005      	movs	r0, #5
 8005e42:	b007      	add	sp, #28
 8005e44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e48:	3501      	adds	r5, #1
 8005e4a:	2d08      	cmp	r5, #8
 8005e4c:	f10b 0b01 	add.w	fp, fp, #1
 8005e50:	dd06      	ble.n	8005e60 <__hexnan+0x100>
 8005e52:	4544      	cmp	r4, r8
 8005e54:	d9c1      	bls.n	8005dda <__hexnan+0x7a>
 8005e56:	2300      	movs	r3, #0
 8005e58:	2501      	movs	r5, #1
 8005e5a:	f844 3c04 	str.w	r3, [r4, #-4]
 8005e5e:	3c04      	subs	r4, #4
 8005e60:	6822      	ldr	r2, [r4, #0]
 8005e62:	f000 000f 	and.w	r0, r0, #15
 8005e66:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8005e6a:	6020      	str	r0, [r4, #0]
 8005e6c:	e7b5      	b.n	8005dda <__hexnan+0x7a>
 8005e6e:	2508      	movs	r5, #8
 8005e70:	e7b3      	b.n	8005dda <__hexnan+0x7a>
 8005e72:	9b01      	ldr	r3, [sp, #4]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d0dd      	beq.n	8005e34 <__hexnan+0xd4>
 8005e78:	f04f 32ff 	mov.w	r2, #4294967295
 8005e7c:	f1c3 0320 	rsb	r3, r3, #32
 8005e80:	40da      	lsrs	r2, r3
 8005e82:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8005e86:	4013      	ands	r3, r2
 8005e88:	f846 3c04 	str.w	r3, [r6, #-4]
 8005e8c:	e7d2      	b.n	8005e34 <__hexnan+0xd4>
 8005e8e:	3f04      	subs	r7, #4
 8005e90:	e7d0      	b.n	8005e34 <__hexnan+0xd4>
 8005e92:	2004      	movs	r0, #4
 8005e94:	e7d5      	b.n	8005e42 <__hexnan+0xe2>

08005e96 <__ascii_mbtowc>:
 8005e96:	b082      	sub	sp, #8
 8005e98:	b901      	cbnz	r1, 8005e9c <__ascii_mbtowc+0x6>
 8005e9a:	a901      	add	r1, sp, #4
 8005e9c:	b142      	cbz	r2, 8005eb0 <__ascii_mbtowc+0x1a>
 8005e9e:	b14b      	cbz	r3, 8005eb4 <__ascii_mbtowc+0x1e>
 8005ea0:	7813      	ldrb	r3, [r2, #0]
 8005ea2:	600b      	str	r3, [r1, #0]
 8005ea4:	7812      	ldrb	r2, [r2, #0]
 8005ea6:	1e10      	subs	r0, r2, #0
 8005ea8:	bf18      	it	ne
 8005eaa:	2001      	movne	r0, #1
 8005eac:	b002      	add	sp, #8
 8005eae:	4770      	bx	lr
 8005eb0:	4610      	mov	r0, r2
 8005eb2:	e7fb      	b.n	8005eac <__ascii_mbtowc+0x16>
 8005eb4:	f06f 0001 	mvn.w	r0, #1
 8005eb8:	e7f8      	b.n	8005eac <__ascii_mbtowc+0x16>
	...

08005ebc <_Balloc>:
 8005ebc:	b570      	push	{r4, r5, r6, lr}
 8005ebe:	69c6      	ldr	r6, [r0, #28]
 8005ec0:	4604      	mov	r4, r0
 8005ec2:	460d      	mov	r5, r1
 8005ec4:	b976      	cbnz	r6, 8005ee4 <_Balloc+0x28>
 8005ec6:	2010      	movs	r0, #16
 8005ec8:	f000 fd0c 	bl	80068e4 <malloc>
 8005ecc:	4602      	mov	r2, r0
 8005ece:	61e0      	str	r0, [r4, #28]
 8005ed0:	b920      	cbnz	r0, 8005edc <_Balloc+0x20>
 8005ed2:	216b      	movs	r1, #107	@ 0x6b
 8005ed4:	4b17      	ldr	r3, [pc, #92]	@ (8005f34 <_Balloc+0x78>)
 8005ed6:	4818      	ldr	r0, [pc, #96]	@ (8005f38 <_Balloc+0x7c>)
 8005ed8:	f000 fcd2 	bl	8006880 <__assert_func>
 8005edc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005ee0:	6006      	str	r6, [r0, #0]
 8005ee2:	60c6      	str	r6, [r0, #12]
 8005ee4:	69e6      	ldr	r6, [r4, #28]
 8005ee6:	68f3      	ldr	r3, [r6, #12]
 8005ee8:	b183      	cbz	r3, 8005f0c <_Balloc+0x50>
 8005eea:	69e3      	ldr	r3, [r4, #28]
 8005eec:	68db      	ldr	r3, [r3, #12]
 8005eee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005ef2:	b9b8      	cbnz	r0, 8005f24 <_Balloc+0x68>
 8005ef4:	2101      	movs	r1, #1
 8005ef6:	fa01 f605 	lsl.w	r6, r1, r5
 8005efa:	1d72      	adds	r2, r6, #5
 8005efc:	4620      	mov	r0, r4
 8005efe:	0092      	lsls	r2, r2, #2
 8005f00:	f000 fcdc 	bl	80068bc <_calloc_r>
 8005f04:	b160      	cbz	r0, 8005f20 <_Balloc+0x64>
 8005f06:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005f0a:	e00e      	b.n	8005f2a <_Balloc+0x6e>
 8005f0c:	2221      	movs	r2, #33	@ 0x21
 8005f0e:	2104      	movs	r1, #4
 8005f10:	4620      	mov	r0, r4
 8005f12:	f000 fcd3 	bl	80068bc <_calloc_r>
 8005f16:	69e3      	ldr	r3, [r4, #28]
 8005f18:	60f0      	str	r0, [r6, #12]
 8005f1a:	68db      	ldr	r3, [r3, #12]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d1e4      	bne.n	8005eea <_Balloc+0x2e>
 8005f20:	2000      	movs	r0, #0
 8005f22:	bd70      	pop	{r4, r5, r6, pc}
 8005f24:	6802      	ldr	r2, [r0, #0]
 8005f26:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005f30:	e7f7      	b.n	8005f22 <_Balloc+0x66>
 8005f32:	bf00      	nop
 8005f34:	08006d25 	.word	0x08006d25
 8005f38:	08006d3c 	.word	0x08006d3c

08005f3c <_Bfree>:
 8005f3c:	b570      	push	{r4, r5, r6, lr}
 8005f3e:	69c6      	ldr	r6, [r0, #28]
 8005f40:	4605      	mov	r5, r0
 8005f42:	460c      	mov	r4, r1
 8005f44:	b976      	cbnz	r6, 8005f64 <_Bfree+0x28>
 8005f46:	2010      	movs	r0, #16
 8005f48:	f000 fccc 	bl	80068e4 <malloc>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	61e8      	str	r0, [r5, #28]
 8005f50:	b920      	cbnz	r0, 8005f5c <_Bfree+0x20>
 8005f52:	218f      	movs	r1, #143	@ 0x8f
 8005f54:	4b08      	ldr	r3, [pc, #32]	@ (8005f78 <_Bfree+0x3c>)
 8005f56:	4809      	ldr	r0, [pc, #36]	@ (8005f7c <_Bfree+0x40>)
 8005f58:	f000 fc92 	bl	8006880 <__assert_func>
 8005f5c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005f60:	6006      	str	r6, [r0, #0]
 8005f62:	60c6      	str	r6, [r0, #12]
 8005f64:	b13c      	cbz	r4, 8005f76 <_Bfree+0x3a>
 8005f66:	69eb      	ldr	r3, [r5, #28]
 8005f68:	6862      	ldr	r2, [r4, #4]
 8005f6a:	68db      	ldr	r3, [r3, #12]
 8005f6c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005f70:	6021      	str	r1, [r4, #0]
 8005f72:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005f76:	bd70      	pop	{r4, r5, r6, pc}
 8005f78:	08006d25 	.word	0x08006d25
 8005f7c:	08006d3c 	.word	0x08006d3c

08005f80 <__multadd>:
 8005f80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f84:	4607      	mov	r7, r0
 8005f86:	460c      	mov	r4, r1
 8005f88:	461e      	mov	r6, r3
 8005f8a:	2000      	movs	r0, #0
 8005f8c:	690d      	ldr	r5, [r1, #16]
 8005f8e:	f101 0c14 	add.w	ip, r1, #20
 8005f92:	f8dc 3000 	ldr.w	r3, [ip]
 8005f96:	3001      	adds	r0, #1
 8005f98:	b299      	uxth	r1, r3
 8005f9a:	fb02 6101 	mla	r1, r2, r1, r6
 8005f9e:	0c1e      	lsrs	r6, r3, #16
 8005fa0:	0c0b      	lsrs	r3, r1, #16
 8005fa2:	fb02 3306 	mla	r3, r2, r6, r3
 8005fa6:	b289      	uxth	r1, r1
 8005fa8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005fac:	4285      	cmp	r5, r0
 8005fae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005fb2:	f84c 1b04 	str.w	r1, [ip], #4
 8005fb6:	dcec      	bgt.n	8005f92 <__multadd+0x12>
 8005fb8:	b30e      	cbz	r6, 8005ffe <__multadd+0x7e>
 8005fba:	68a3      	ldr	r3, [r4, #8]
 8005fbc:	42ab      	cmp	r3, r5
 8005fbe:	dc19      	bgt.n	8005ff4 <__multadd+0x74>
 8005fc0:	6861      	ldr	r1, [r4, #4]
 8005fc2:	4638      	mov	r0, r7
 8005fc4:	3101      	adds	r1, #1
 8005fc6:	f7ff ff79 	bl	8005ebc <_Balloc>
 8005fca:	4680      	mov	r8, r0
 8005fcc:	b928      	cbnz	r0, 8005fda <__multadd+0x5a>
 8005fce:	4602      	mov	r2, r0
 8005fd0:	21ba      	movs	r1, #186	@ 0xba
 8005fd2:	4b0c      	ldr	r3, [pc, #48]	@ (8006004 <__multadd+0x84>)
 8005fd4:	480c      	ldr	r0, [pc, #48]	@ (8006008 <__multadd+0x88>)
 8005fd6:	f000 fc53 	bl	8006880 <__assert_func>
 8005fda:	6922      	ldr	r2, [r4, #16]
 8005fdc:	f104 010c 	add.w	r1, r4, #12
 8005fe0:	3202      	adds	r2, #2
 8005fe2:	0092      	lsls	r2, r2, #2
 8005fe4:	300c      	adds	r0, #12
 8005fe6:	f7ff fc09 	bl	80057fc <memcpy>
 8005fea:	4621      	mov	r1, r4
 8005fec:	4638      	mov	r0, r7
 8005fee:	f7ff ffa5 	bl	8005f3c <_Bfree>
 8005ff2:	4644      	mov	r4, r8
 8005ff4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005ff8:	3501      	adds	r5, #1
 8005ffa:	615e      	str	r6, [r3, #20]
 8005ffc:	6125      	str	r5, [r4, #16]
 8005ffe:	4620      	mov	r0, r4
 8006000:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006004:	08006cb4 	.word	0x08006cb4
 8006008:	08006d3c 	.word	0x08006d3c

0800600c <__s2b>:
 800600c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006010:	4615      	mov	r5, r2
 8006012:	2209      	movs	r2, #9
 8006014:	461f      	mov	r7, r3
 8006016:	3308      	adds	r3, #8
 8006018:	460c      	mov	r4, r1
 800601a:	fb93 f3f2 	sdiv	r3, r3, r2
 800601e:	4606      	mov	r6, r0
 8006020:	2201      	movs	r2, #1
 8006022:	2100      	movs	r1, #0
 8006024:	429a      	cmp	r2, r3
 8006026:	db09      	blt.n	800603c <__s2b+0x30>
 8006028:	4630      	mov	r0, r6
 800602a:	f7ff ff47 	bl	8005ebc <_Balloc>
 800602e:	b940      	cbnz	r0, 8006042 <__s2b+0x36>
 8006030:	4602      	mov	r2, r0
 8006032:	21d3      	movs	r1, #211	@ 0xd3
 8006034:	4b18      	ldr	r3, [pc, #96]	@ (8006098 <__s2b+0x8c>)
 8006036:	4819      	ldr	r0, [pc, #100]	@ (800609c <__s2b+0x90>)
 8006038:	f000 fc22 	bl	8006880 <__assert_func>
 800603c:	0052      	lsls	r2, r2, #1
 800603e:	3101      	adds	r1, #1
 8006040:	e7f0      	b.n	8006024 <__s2b+0x18>
 8006042:	9b08      	ldr	r3, [sp, #32]
 8006044:	2d09      	cmp	r5, #9
 8006046:	6143      	str	r3, [r0, #20]
 8006048:	f04f 0301 	mov.w	r3, #1
 800604c:	6103      	str	r3, [r0, #16]
 800604e:	dd16      	ble.n	800607e <__s2b+0x72>
 8006050:	f104 0909 	add.w	r9, r4, #9
 8006054:	46c8      	mov	r8, r9
 8006056:	442c      	add	r4, r5
 8006058:	f818 3b01 	ldrb.w	r3, [r8], #1
 800605c:	4601      	mov	r1, r0
 800605e:	220a      	movs	r2, #10
 8006060:	4630      	mov	r0, r6
 8006062:	3b30      	subs	r3, #48	@ 0x30
 8006064:	f7ff ff8c 	bl	8005f80 <__multadd>
 8006068:	45a0      	cmp	r8, r4
 800606a:	d1f5      	bne.n	8006058 <__s2b+0x4c>
 800606c:	f1a5 0408 	sub.w	r4, r5, #8
 8006070:	444c      	add	r4, r9
 8006072:	1b2d      	subs	r5, r5, r4
 8006074:	1963      	adds	r3, r4, r5
 8006076:	42bb      	cmp	r3, r7
 8006078:	db04      	blt.n	8006084 <__s2b+0x78>
 800607a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800607e:	2509      	movs	r5, #9
 8006080:	340a      	adds	r4, #10
 8006082:	e7f6      	b.n	8006072 <__s2b+0x66>
 8006084:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006088:	4601      	mov	r1, r0
 800608a:	220a      	movs	r2, #10
 800608c:	4630      	mov	r0, r6
 800608e:	3b30      	subs	r3, #48	@ 0x30
 8006090:	f7ff ff76 	bl	8005f80 <__multadd>
 8006094:	e7ee      	b.n	8006074 <__s2b+0x68>
 8006096:	bf00      	nop
 8006098:	08006cb4 	.word	0x08006cb4
 800609c:	08006d3c 	.word	0x08006d3c

080060a0 <__hi0bits>:
 80060a0:	4603      	mov	r3, r0
 80060a2:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80060a6:	bf3a      	itte	cc
 80060a8:	0403      	lslcc	r3, r0, #16
 80060aa:	2010      	movcc	r0, #16
 80060ac:	2000      	movcs	r0, #0
 80060ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80060b2:	bf3c      	itt	cc
 80060b4:	021b      	lslcc	r3, r3, #8
 80060b6:	3008      	addcc	r0, #8
 80060b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80060bc:	bf3c      	itt	cc
 80060be:	011b      	lslcc	r3, r3, #4
 80060c0:	3004      	addcc	r0, #4
 80060c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80060c6:	bf3c      	itt	cc
 80060c8:	009b      	lslcc	r3, r3, #2
 80060ca:	3002      	addcc	r0, #2
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	db05      	blt.n	80060dc <__hi0bits+0x3c>
 80060d0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80060d4:	f100 0001 	add.w	r0, r0, #1
 80060d8:	bf08      	it	eq
 80060da:	2020      	moveq	r0, #32
 80060dc:	4770      	bx	lr

080060de <__lo0bits>:
 80060de:	6803      	ldr	r3, [r0, #0]
 80060e0:	4602      	mov	r2, r0
 80060e2:	f013 0007 	ands.w	r0, r3, #7
 80060e6:	d00b      	beq.n	8006100 <__lo0bits+0x22>
 80060e8:	07d9      	lsls	r1, r3, #31
 80060ea:	d421      	bmi.n	8006130 <__lo0bits+0x52>
 80060ec:	0798      	lsls	r0, r3, #30
 80060ee:	bf49      	itett	mi
 80060f0:	085b      	lsrmi	r3, r3, #1
 80060f2:	089b      	lsrpl	r3, r3, #2
 80060f4:	2001      	movmi	r0, #1
 80060f6:	6013      	strmi	r3, [r2, #0]
 80060f8:	bf5c      	itt	pl
 80060fa:	2002      	movpl	r0, #2
 80060fc:	6013      	strpl	r3, [r2, #0]
 80060fe:	4770      	bx	lr
 8006100:	b299      	uxth	r1, r3
 8006102:	b909      	cbnz	r1, 8006108 <__lo0bits+0x2a>
 8006104:	2010      	movs	r0, #16
 8006106:	0c1b      	lsrs	r3, r3, #16
 8006108:	b2d9      	uxtb	r1, r3
 800610a:	b909      	cbnz	r1, 8006110 <__lo0bits+0x32>
 800610c:	3008      	adds	r0, #8
 800610e:	0a1b      	lsrs	r3, r3, #8
 8006110:	0719      	lsls	r1, r3, #28
 8006112:	bf04      	itt	eq
 8006114:	091b      	lsreq	r3, r3, #4
 8006116:	3004      	addeq	r0, #4
 8006118:	0799      	lsls	r1, r3, #30
 800611a:	bf04      	itt	eq
 800611c:	089b      	lsreq	r3, r3, #2
 800611e:	3002      	addeq	r0, #2
 8006120:	07d9      	lsls	r1, r3, #31
 8006122:	d403      	bmi.n	800612c <__lo0bits+0x4e>
 8006124:	085b      	lsrs	r3, r3, #1
 8006126:	f100 0001 	add.w	r0, r0, #1
 800612a:	d003      	beq.n	8006134 <__lo0bits+0x56>
 800612c:	6013      	str	r3, [r2, #0]
 800612e:	4770      	bx	lr
 8006130:	2000      	movs	r0, #0
 8006132:	4770      	bx	lr
 8006134:	2020      	movs	r0, #32
 8006136:	4770      	bx	lr

08006138 <__i2b>:
 8006138:	b510      	push	{r4, lr}
 800613a:	460c      	mov	r4, r1
 800613c:	2101      	movs	r1, #1
 800613e:	f7ff febd 	bl	8005ebc <_Balloc>
 8006142:	4602      	mov	r2, r0
 8006144:	b928      	cbnz	r0, 8006152 <__i2b+0x1a>
 8006146:	f240 1145 	movw	r1, #325	@ 0x145
 800614a:	4b04      	ldr	r3, [pc, #16]	@ (800615c <__i2b+0x24>)
 800614c:	4804      	ldr	r0, [pc, #16]	@ (8006160 <__i2b+0x28>)
 800614e:	f000 fb97 	bl	8006880 <__assert_func>
 8006152:	2301      	movs	r3, #1
 8006154:	6144      	str	r4, [r0, #20]
 8006156:	6103      	str	r3, [r0, #16]
 8006158:	bd10      	pop	{r4, pc}
 800615a:	bf00      	nop
 800615c:	08006cb4 	.word	0x08006cb4
 8006160:	08006d3c 	.word	0x08006d3c

08006164 <__multiply>:
 8006164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006168:	4614      	mov	r4, r2
 800616a:	690a      	ldr	r2, [r1, #16]
 800616c:	6923      	ldr	r3, [r4, #16]
 800616e:	460f      	mov	r7, r1
 8006170:	429a      	cmp	r2, r3
 8006172:	bfa2      	ittt	ge
 8006174:	4623      	movge	r3, r4
 8006176:	460c      	movge	r4, r1
 8006178:	461f      	movge	r7, r3
 800617a:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800617e:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006182:	68a3      	ldr	r3, [r4, #8]
 8006184:	6861      	ldr	r1, [r4, #4]
 8006186:	eb0a 0609 	add.w	r6, sl, r9
 800618a:	42b3      	cmp	r3, r6
 800618c:	b085      	sub	sp, #20
 800618e:	bfb8      	it	lt
 8006190:	3101      	addlt	r1, #1
 8006192:	f7ff fe93 	bl	8005ebc <_Balloc>
 8006196:	b930      	cbnz	r0, 80061a6 <__multiply+0x42>
 8006198:	4602      	mov	r2, r0
 800619a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800619e:	4b43      	ldr	r3, [pc, #268]	@ (80062ac <__multiply+0x148>)
 80061a0:	4843      	ldr	r0, [pc, #268]	@ (80062b0 <__multiply+0x14c>)
 80061a2:	f000 fb6d 	bl	8006880 <__assert_func>
 80061a6:	f100 0514 	add.w	r5, r0, #20
 80061aa:	462b      	mov	r3, r5
 80061ac:	2200      	movs	r2, #0
 80061ae:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80061b2:	4543      	cmp	r3, r8
 80061b4:	d321      	bcc.n	80061fa <__multiply+0x96>
 80061b6:	f107 0114 	add.w	r1, r7, #20
 80061ba:	f104 0214 	add.w	r2, r4, #20
 80061be:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80061c2:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80061c6:	9302      	str	r3, [sp, #8]
 80061c8:	1b13      	subs	r3, r2, r4
 80061ca:	3b15      	subs	r3, #21
 80061cc:	f023 0303 	bic.w	r3, r3, #3
 80061d0:	3304      	adds	r3, #4
 80061d2:	f104 0715 	add.w	r7, r4, #21
 80061d6:	42ba      	cmp	r2, r7
 80061d8:	bf38      	it	cc
 80061da:	2304      	movcc	r3, #4
 80061dc:	9301      	str	r3, [sp, #4]
 80061de:	9b02      	ldr	r3, [sp, #8]
 80061e0:	9103      	str	r1, [sp, #12]
 80061e2:	428b      	cmp	r3, r1
 80061e4:	d80c      	bhi.n	8006200 <__multiply+0x9c>
 80061e6:	2e00      	cmp	r6, #0
 80061e8:	dd03      	ble.n	80061f2 <__multiply+0x8e>
 80061ea:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d05a      	beq.n	80062a8 <__multiply+0x144>
 80061f2:	6106      	str	r6, [r0, #16]
 80061f4:	b005      	add	sp, #20
 80061f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061fa:	f843 2b04 	str.w	r2, [r3], #4
 80061fe:	e7d8      	b.n	80061b2 <__multiply+0x4e>
 8006200:	f8b1 a000 	ldrh.w	sl, [r1]
 8006204:	f1ba 0f00 	cmp.w	sl, #0
 8006208:	d023      	beq.n	8006252 <__multiply+0xee>
 800620a:	46a9      	mov	r9, r5
 800620c:	f04f 0c00 	mov.w	ip, #0
 8006210:	f104 0e14 	add.w	lr, r4, #20
 8006214:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006218:	f8d9 3000 	ldr.w	r3, [r9]
 800621c:	fa1f fb87 	uxth.w	fp, r7
 8006220:	b29b      	uxth	r3, r3
 8006222:	fb0a 330b 	mla	r3, sl, fp, r3
 8006226:	4463      	add	r3, ip
 8006228:	f8d9 c000 	ldr.w	ip, [r9]
 800622c:	0c3f      	lsrs	r7, r7, #16
 800622e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006232:	fb0a c707 	mla	r7, sl, r7, ip
 8006236:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800623a:	b29b      	uxth	r3, r3
 800623c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006240:	4572      	cmp	r2, lr
 8006242:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8006246:	f849 3b04 	str.w	r3, [r9], #4
 800624a:	d8e3      	bhi.n	8006214 <__multiply+0xb0>
 800624c:	9b01      	ldr	r3, [sp, #4]
 800624e:	f845 c003 	str.w	ip, [r5, r3]
 8006252:	9b03      	ldr	r3, [sp, #12]
 8006254:	3104      	adds	r1, #4
 8006256:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800625a:	f1b9 0f00 	cmp.w	r9, #0
 800625e:	d021      	beq.n	80062a4 <__multiply+0x140>
 8006260:	46ae      	mov	lr, r5
 8006262:	f04f 0a00 	mov.w	sl, #0
 8006266:	682b      	ldr	r3, [r5, #0]
 8006268:	f104 0c14 	add.w	ip, r4, #20
 800626c:	f8bc b000 	ldrh.w	fp, [ip]
 8006270:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006274:	b29b      	uxth	r3, r3
 8006276:	fb09 770b 	mla	r7, r9, fp, r7
 800627a:	4457      	add	r7, sl
 800627c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006280:	f84e 3b04 	str.w	r3, [lr], #4
 8006284:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006288:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800628c:	f8be 3000 	ldrh.w	r3, [lr]
 8006290:	4562      	cmp	r2, ip
 8006292:	fb09 330a 	mla	r3, r9, sl, r3
 8006296:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800629a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800629e:	d8e5      	bhi.n	800626c <__multiply+0x108>
 80062a0:	9f01      	ldr	r7, [sp, #4]
 80062a2:	51eb      	str	r3, [r5, r7]
 80062a4:	3504      	adds	r5, #4
 80062a6:	e79a      	b.n	80061de <__multiply+0x7a>
 80062a8:	3e01      	subs	r6, #1
 80062aa:	e79c      	b.n	80061e6 <__multiply+0x82>
 80062ac:	08006cb4 	.word	0x08006cb4
 80062b0:	08006d3c 	.word	0x08006d3c

080062b4 <__pow5mult>:
 80062b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80062b8:	4615      	mov	r5, r2
 80062ba:	f012 0203 	ands.w	r2, r2, #3
 80062be:	4607      	mov	r7, r0
 80062c0:	460e      	mov	r6, r1
 80062c2:	d007      	beq.n	80062d4 <__pow5mult+0x20>
 80062c4:	4c25      	ldr	r4, [pc, #148]	@ (800635c <__pow5mult+0xa8>)
 80062c6:	3a01      	subs	r2, #1
 80062c8:	2300      	movs	r3, #0
 80062ca:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80062ce:	f7ff fe57 	bl	8005f80 <__multadd>
 80062d2:	4606      	mov	r6, r0
 80062d4:	10ad      	asrs	r5, r5, #2
 80062d6:	d03d      	beq.n	8006354 <__pow5mult+0xa0>
 80062d8:	69fc      	ldr	r4, [r7, #28]
 80062da:	b97c      	cbnz	r4, 80062fc <__pow5mult+0x48>
 80062dc:	2010      	movs	r0, #16
 80062de:	f000 fb01 	bl	80068e4 <malloc>
 80062e2:	4602      	mov	r2, r0
 80062e4:	61f8      	str	r0, [r7, #28]
 80062e6:	b928      	cbnz	r0, 80062f4 <__pow5mult+0x40>
 80062e8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80062ec:	4b1c      	ldr	r3, [pc, #112]	@ (8006360 <__pow5mult+0xac>)
 80062ee:	481d      	ldr	r0, [pc, #116]	@ (8006364 <__pow5mult+0xb0>)
 80062f0:	f000 fac6 	bl	8006880 <__assert_func>
 80062f4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80062f8:	6004      	str	r4, [r0, #0]
 80062fa:	60c4      	str	r4, [r0, #12]
 80062fc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006300:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006304:	b94c      	cbnz	r4, 800631a <__pow5mult+0x66>
 8006306:	f240 2171 	movw	r1, #625	@ 0x271
 800630a:	4638      	mov	r0, r7
 800630c:	f7ff ff14 	bl	8006138 <__i2b>
 8006310:	2300      	movs	r3, #0
 8006312:	4604      	mov	r4, r0
 8006314:	f8c8 0008 	str.w	r0, [r8, #8]
 8006318:	6003      	str	r3, [r0, #0]
 800631a:	f04f 0900 	mov.w	r9, #0
 800631e:	07eb      	lsls	r3, r5, #31
 8006320:	d50a      	bpl.n	8006338 <__pow5mult+0x84>
 8006322:	4631      	mov	r1, r6
 8006324:	4622      	mov	r2, r4
 8006326:	4638      	mov	r0, r7
 8006328:	f7ff ff1c 	bl	8006164 <__multiply>
 800632c:	4680      	mov	r8, r0
 800632e:	4631      	mov	r1, r6
 8006330:	4638      	mov	r0, r7
 8006332:	f7ff fe03 	bl	8005f3c <_Bfree>
 8006336:	4646      	mov	r6, r8
 8006338:	106d      	asrs	r5, r5, #1
 800633a:	d00b      	beq.n	8006354 <__pow5mult+0xa0>
 800633c:	6820      	ldr	r0, [r4, #0]
 800633e:	b938      	cbnz	r0, 8006350 <__pow5mult+0x9c>
 8006340:	4622      	mov	r2, r4
 8006342:	4621      	mov	r1, r4
 8006344:	4638      	mov	r0, r7
 8006346:	f7ff ff0d 	bl	8006164 <__multiply>
 800634a:	6020      	str	r0, [r4, #0]
 800634c:	f8c0 9000 	str.w	r9, [r0]
 8006350:	4604      	mov	r4, r0
 8006352:	e7e4      	b.n	800631e <__pow5mult+0x6a>
 8006354:	4630      	mov	r0, r6
 8006356:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800635a:	bf00      	nop
 800635c:	08006d98 	.word	0x08006d98
 8006360:	08006d25 	.word	0x08006d25
 8006364:	08006d3c 	.word	0x08006d3c

08006368 <__lshift>:
 8006368:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800636c:	460c      	mov	r4, r1
 800636e:	4607      	mov	r7, r0
 8006370:	4691      	mov	r9, r2
 8006372:	6923      	ldr	r3, [r4, #16]
 8006374:	6849      	ldr	r1, [r1, #4]
 8006376:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800637a:	68a3      	ldr	r3, [r4, #8]
 800637c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006380:	f108 0601 	add.w	r6, r8, #1
 8006384:	42b3      	cmp	r3, r6
 8006386:	db0b      	blt.n	80063a0 <__lshift+0x38>
 8006388:	4638      	mov	r0, r7
 800638a:	f7ff fd97 	bl	8005ebc <_Balloc>
 800638e:	4605      	mov	r5, r0
 8006390:	b948      	cbnz	r0, 80063a6 <__lshift+0x3e>
 8006392:	4602      	mov	r2, r0
 8006394:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006398:	4b27      	ldr	r3, [pc, #156]	@ (8006438 <__lshift+0xd0>)
 800639a:	4828      	ldr	r0, [pc, #160]	@ (800643c <__lshift+0xd4>)
 800639c:	f000 fa70 	bl	8006880 <__assert_func>
 80063a0:	3101      	adds	r1, #1
 80063a2:	005b      	lsls	r3, r3, #1
 80063a4:	e7ee      	b.n	8006384 <__lshift+0x1c>
 80063a6:	2300      	movs	r3, #0
 80063a8:	f100 0114 	add.w	r1, r0, #20
 80063ac:	f100 0210 	add.w	r2, r0, #16
 80063b0:	4618      	mov	r0, r3
 80063b2:	4553      	cmp	r3, sl
 80063b4:	db33      	blt.n	800641e <__lshift+0xb6>
 80063b6:	6920      	ldr	r0, [r4, #16]
 80063b8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80063bc:	f104 0314 	add.w	r3, r4, #20
 80063c0:	f019 091f 	ands.w	r9, r9, #31
 80063c4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80063c8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80063cc:	d02b      	beq.n	8006426 <__lshift+0xbe>
 80063ce:	468a      	mov	sl, r1
 80063d0:	2200      	movs	r2, #0
 80063d2:	f1c9 0e20 	rsb	lr, r9, #32
 80063d6:	6818      	ldr	r0, [r3, #0]
 80063d8:	fa00 f009 	lsl.w	r0, r0, r9
 80063dc:	4310      	orrs	r0, r2
 80063de:	f84a 0b04 	str.w	r0, [sl], #4
 80063e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80063e6:	459c      	cmp	ip, r3
 80063e8:	fa22 f20e 	lsr.w	r2, r2, lr
 80063ec:	d8f3      	bhi.n	80063d6 <__lshift+0x6e>
 80063ee:	ebac 0304 	sub.w	r3, ip, r4
 80063f2:	3b15      	subs	r3, #21
 80063f4:	f023 0303 	bic.w	r3, r3, #3
 80063f8:	3304      	adds	r3, #4
 80063fa:	f104 0015 	add.w	r0, r4, #21
 80063fe:	4584      	cmp	ip, r0
 8006400:	bf38      	it	cc
 8006402:	2304      	movcc	r3, #4
 8006404:	50ca      	str	r2, [r1, r3]
 8006406:	b10a      	cbz	r2, 800640c <__lshift+0xa4>
 8006408:	f108 0602 	add.w	r6, r8, #2
 800640c:	3e01      	subs	r6, #1
 800640e:	4638      	mov	r0, r7
 8006410:	4621      	mov	r1, r4
 8006412:	612e      	str	r6, [r5, #16]
 8006414:	f7ff fd92 	bl	8005f3c <_Bfree>
 8006418:	4628      	mov	r0, r5
 800641a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800641e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006422:	3301      	adds	r3, #1
 8006424:	e7c5      	b.n	80063b2 <__lshift+0x4a>
 8006426:	3904      	subs	r1, #4
 8006428:	f853 2b04 	ldr.w	r2, [r3], #4
 800642c:	459c      	cmp	ip, r3
 800642e:	f841 2f04 	str.w	r2, [r1, #4]!
 8006432:	d8f9      	bhi.n	8006428 <__lshift+0xc0>
 8006434:	e7ea      	b.n	800640c <__lshift+0xa4>
 8006436:	bf00      	nop
 8006438:	08006cb4 	.word	0x08006cb4
 800643c:	08006d3c 	.word	0x08006d3c

08006440 <__mcmp>:
 8006440:	4603      	mov	r3, r0
 8006442:	690a      	ldr	r2, [r1, #16]
 8006444:	6900      	ldr	r0, [r0, #16]
 8006446:	b530      	push	{r4, r5, lr}
 8006448:	1a80      	subs	r0, r0, r2
 800644a:	d10e      	bne.n	800646a <__mcmp+0x2a>
 800644c:	3314      	adds	r3, #20
 800644e:	3114      	adds	r1, #20
 8006450:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006454:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006458:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800645c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006460:	4295      	cmp	r5, r2
 8006462:	d003      	beq.n	800646c <__mcmp+0x2c>
 8006464:	d205      	bcs.n	8006472 <__mcmp+0x32>
 8006466:	f04f 30ff 	mov.w	r0, #4294967295
 800646a:	bd30      	pop	{r4, r5, pc}
 800646c:	42a3      	cmp	r3, r4
 800646e:	d3f3      	bcc.n	8006458 <__mcmp+0x18>
 8006470:	e7fb      	b.n	800646a <__mcmp+0x2a>
 8006472:	2001      	movs	r0, #1
 8006474:	e7f9      	b.n	800646a <__mcmp+0x2a>
	...

08006478 <__mdiff>:
 8006478:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800647c:	4689      	mov	r9, r1
 800647e:	4606      	mov	r6, r0
 8006480:	4611      	mov	r1, r2
 8006482:	4648      	mov	r0, r9
 8006484:	4614      	mov	r4, r2
 8006486:	f7ff ffdb 	bl	8006440 <__mcmp>
 800648a:	1e05      	subs	r5, r0, #0
 800648c:	d112      	bne.n	80064b4 <__mdiff+0x3c>
 800648e:	4629      	mov	r1, r5
 8006490:	4630      	mov	r0, r6
 8006492:	f7ff fd13 	bl	8005ebc <_Balloc>
 8006496:	4602      	mov	r2, r0
 8006498:	b928      	cbnz	r0, 80064a6 <__mdiff+0x2e>
 800649a:	f240 2137 	movw	r1, #567	@ 0x237
 800649e:	4b3e      	ldr	r3, [pc, #248]	@ (8006598 <__mdiff+0x120>)
 80064a0:	483e      	ldr	r0, [pc, #248]	@ (800659c <__mdiff+0x124>)
 80064a2:	f000 f9ed 	bl	8006880 <__assert_func>
 80064a6:	2301      	movs	r3, #1
 80064a8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80064ac:	4610      	mov	r0, r2
 80064ae:	b003      	add	sp, #12
 80064b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064b4:	bfbc      	itt	lt
 80064b6:	464b      	movlt	r3, r9
 80064b8:	46a1      	movlt	r9, r4
 80064ba:	4630      	mov	r0, r6
 80064bc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80064c0:	bfba      	itte	lt
 80064c2:	461c      	movlt	r4, r3
 80064c4:	2501      	movlt	r5, #1
 80064c6:	2500      	movge	r5, #0
 80064c8:	f7ff fcf8 	bl	8005ebc <_Balloc>
 80064cc:	4602      	mov	r2, r0
 80064ce:	b918      	cbnz	r0, 80064d8 <__mdiff+0x60>
 80064d0:	f240 2145 	movw	r1, #581	@ 0x245
 80064d4:	4b30      	ldr	r3, [pc, #192]	@ (8006598 <__mdiff+0x120>)
 80064d6:	e7e3      	b.n	80064a0 <__mdiff+0x28>
 80064d8:	f100 0b14 	add.w	fp, r0, #20
 80064dc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80064e0:	f109 0310 	add.w	r3, r9, #16
 80064e4:	60c5      	str	r5, [r0, #12]
 80064e6:	f04f 0c00 	mov.w	ip, #0
 80064ea:	f109 0514 	add.w	r5, r9, #20
 80064ee:	46d9      	mov	r9, fp
 80064f0:	6926      	ldr	r6, [r4, #16]
 80064f2:	f104 0e14 	add.w	lr, r4, #20
 80064f6:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80064fa:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80064fe:	9301      	str	r3, [sp, #4]
 8006500:	9b01      	ldr	r3, [sp, #4]
 8006502:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006506:	f853 af04 	ldr.w	sl, [r3, #4]!
 800650a:	b281      	uxth	r1, r0
 800650c:	9301      	str	r3, [sp, #4]
 800650e:	fa1f f38a 	uxth.w	r3, sl
 8006512:	1a5b      	subs	r3, r3, r1
 8006514:	0c00      	lsrs	r0, r0, #16
 8006516:	4463      	add	r3, ip
 8006518:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800651c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006520:	b29b      	uxth	r3, r3
 8006522:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006526:	4576      	cmp	r6, lr
 8006528:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800652c:	f849 3b04 	str.w	r3, [r9], #4
 8006530:	d8e6      	bhi.n	8006500 <__mdiff+0x88>
 8006532:	1b33      	subs	r3, r6, r4
 8006534:	3b15      	subs	r3, #21
 8006536:	f023 0303 	bic.w	r3, r3, #3
 800653a:	3415      	adds	r4, #21
 800653c:	3304      	adds	r3, #4
 800653e:	42a6      	cmp	r6, r4
 8006540:	bf38      	it	cc
 8006542:	2304      	movcc	r3, #4
 8006544:	441d      	add	r5, r3
 8006546:	445b      	add	r3, fp
 8006548:	461e      	mov	r6, r3
 800654a:	462c      	mov	r4, r5
 800654c:	4544      	cmp	r4, r8
 800654e:	d30e      	bcc.n	800656e <__mdiff+0xf6>
 8006550:	f108 0103 	add.w	r1, r8, #3
 8006554:	1b49      	subs	r1, r1, r5
 8006556:	f021 0103 	bic.w	r1, r1, #3
 800655a:	3d03      	subs	r5, #3
 800655c:	45a8      	cmp	r8, r5
 800655e:	bf38      	it	cc
 8006560:	2100      	movcc	r1, #0
 8006562:	440b      	add	r3, r1
 8006564:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006568:	b199      	cbz	r1, 8006592 <__mdiff+0x11a>
 800656a:	6117      	str	r7, [r2, #16]
 800656c:	e79e      	b.n	80064ac <__mdiff+0x34>
 800656e:	46e6      	mov	lr, ip
 8006570:	f854 1b04 	ldr.w	r1, [r4], #4
 8006574:	fa1f fc81 	uxth.w	ip, r1
 8006578:	44f4      	add	ip, lr
 800657a:	0c08      	lsrs	r0, r1, #16
 800657c:	4471      	add	r1, lr
 800657e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006582:	b289      	uxth	r1, r1
 8006584:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006588:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800658c:	f846 1b04 	str.w	r1, [r6], #4
 8006590:	e7dc      	b.n	800654c <__mdiff+0xd4>
 8006592:	3f01      	subs	r7, #1
 8006594:	e7e6      	b.n	8006564 <__mdiff+0xec>
 8006596:	bf00      	nop
 8006598:	08006cb4 	.word	0x08006cb4
 800659c:	08006d3c 	.word	0x08006d3c

080065a0 <__ulp>:
 80065a0:	4b0e      	ldr	r3, [pc, #56]	@ (80065dc <__ulp+0x3c>)
 80065a2:	400b      	ands	r3, r1
 80065a4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	dc08      	bgt.n	80065be <__ulp+0x1e>
 80065ac:	425b      	negs	r3, r3
 80065ae:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80065b2:	ea4f 5223 	mov.w	r2, r3, asr #20
 80065b6:	da04      	bge.n	80065c2 <__ulp+0x22>
 80065b8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80065bc:	4113      	asrs	r3, r2
 80065be:	2200      	movs	r2, #0
 80065c0:	e008      	b.n	80065d4 <__ulp+0x34>
 80065c2:	f1a2 0314 	sub.w	r3, r2, #20
 80065c6:	2b1e      	cmp	r3, #30
 80065c8:	bfd6      	itet	le
 80065ca:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80065ce:	2201      	movgt	r2, #1
 80065d0:	40da      	lsrle	r2, r3
 80065d2:	2300      	movs	r3, #0
 80065d4:	4619      	mov	r1, r3
 80065d6:	4610      	mov	r0, r2
 80065d8:	4770      	bx	lr
 80065da:	bf00      	nop
 80065dc:	7ff00000 	.word	0x7ff00000

080065e0 <__b2d>:
 80065e0:	6902      	ldr	r2, [r0, #16]
 80065e2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065e4:	f100 0614 	add.w	r6, r0, #20
 80065e8:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 80065ec:	f852 4c04 	ldr.w	r4, [r2, #-4]
 80065f0:	4f1e      	ldr	r7, [pc, #120]	@ (800666c <__b2d+0x8c>)
 80065f2:	4620      	mov	r0, r4
 80065f4:	f7ff fd54 	bl	80060a0 <__hi0bits>
 80065f8:	4603      	mov	r3, r0
 80065fa:	f1c0 0020 	rsb	r0, r0, #32
 80065fe:	2b0a      	cmp	r3, #10
 8006600:	f1a2 0504 	sub.w	r5, r2, #4
 8006604:	6008      	str	r0, [r1, #0]
 8006606:	dc12      	bgt.n	800662e <__b2d+0x4e>
 8006608:	42ae      	cmp	r6, r5
 800660a:	bf2c      	ite	cs
 800660c:	2200      	movcs	r2, #0
 800660e:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8006612:	f1c3 0c0b 	rsb	ip, r3, #11
 8006616:	3315      	adds	r3, #21
 8006618:	fa24 fe0c 	lsr.w	lr, r4, ip
 800661c:	fa04 f303 	lsl.w	r3, r4, r3
 8006620:	fa22 f20c 	lsr.w	r2, r2, ip
 8006624:	ea4e 0107 	orr.w	r1, lr, r7
 8006628:	431a      	orrs	r2, r3
 800662a:	4610      	mov	r0, r2
 800662c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800662e:	42ae      	cmp	r6, r5
 8006630:	bf36      	itet	cc
 8006632:	f1a2 0508 	subcc.w	r5, r2, #8
 8006636:	2200      	movcs	r2, #0
 8006638:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800663c:	3b0b      	subs	r3, #11
 800663e:	d012      	beq.n	8006666 <__b2d+0x86>
 8006640:	f1c3 0720 	rsb	r7, r3, #32
 8006644:	fa22 f107 	lsr.w	r1, r2, r7
 8006648:	409c      	lsls	r4, r3
 800664a:	430c      	orrs	r4, r1
 800664c:	42b5      	cmp	r5, r6
 800664e:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8006652:	bf94      	ite	ls
 8006654:	2400      	movls	r4, #0
 8006656:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 800665a:	409a      	lsls	r2, r3
 800665c:	40fc      	lsrs	r4, r7
 800665e:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8006662:	4322      	orrs	r2, r4
 8006664:	e7e1      	b.n	800662a <__b2d+0x4a>
 8006666:	ea44 0107 	orr.w	r1, r4, r7
 800666a:	e7de      	b.n	800662a <__b2d+0x4a>
 800666c:	3ff00000 	.word	0x3ff00000

08006670 <__d2b>:
 8006670:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8006674:	2101      	movs	r1, #1
 8006676:	4690      	mov	r8, r2
 8006678:	4699      	mov	r9, r3
 800667a:	9e08      	ldr	r6, [sp, #32]
 800667c:	f7ff fc1e 	bl	8005ebc <_Balloc>
 8006680:	4604      	mov	r4, r0
 8006682:	b930      	cbnz	r0, 8006692 <__d2b+0x22>
 8006684:	4602      	mov	r2, r0
 8006686:	f240 310f 	movw	r1, #783	@ 0x30f
 800668a:	4b23      	ldr	r3, [pc, #140]	@ (8006718 <__d2b+0xa8>)
 800668c:	4823      	ldr	r0, [pc, #140]	@ (800671c <__d2b+0xac>)
 800668e:	f000 f8f7 	bl	8006880 <__assert_func>
 8006692:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006696:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800669a:	b10d      	cbz	r5, 80066a0 <__d2b+0x30>
 800669c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80066a0:	9301      	str	r3, [sp, #4]
 80066a2:	f1b8 0300 	subs.w	r3, r8, #0
 80066a6:	d024      	beq.n	80066f2 <__d2b+0x82>
 80066a8:	4668      	mov	r0, sp
 80066aa:	9300      	str	r3, [sp, #0]
 80066ac:	f7ff fd17 	bl	80060de <__lo0bits>
 80066b0:	e9dd 1200 	ldrd	r1, r2, [sp]
 80066b4:	b1d8      	cbz	r0, 80066ee <__d2b+0x7e>
 80066b6:	f1c0 0320 	rsb	r3, r0, #32
 80066ba:	fa02 f303 	lsl.w	r3, r2, r3
 80066be:	430b      	orrs	r3, r1
 80066c0:	40c2      	lsrs	r2, r0
 80066c2:	6163      	str	r3, [r4, #20]
 80066c4:	9201      	str	r2, [sp, #4]
 80066c6:	9b01      	ldr	r3, [sp, #4]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	bf0c      	ite	eq
 80066cc:	2201      	moveq	r2, #1
 80066ce:	2202      	movne	r2, #2
 80066d0:	61a3      	str	r3, [r4, #24]
 80066d2:	6122      	str	r2, [r4, #16]
 80066d4:	b1ad      	cbz	r5, 8006702 <__d2b+0x92>
 80066d6:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80066da:	4405      	add	r5, r0
 80066dc:	6035      	str	r5, [r6, #0]
 80066de:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80066e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066e4:	6018      	str	r0, [r3, #0]
 80066e6:	4620      	mov	r0, r4
 80066e8:	b002      	add	sp, #8
 80066ea:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80066ee:	6161      	str	r1, [r4, #20]
 80066f0:	e7e9      	b.n	80066c6 <__d2b+0x56>
 80066f2:	a801      	add	r0, sp, #4
 80066f4:	f7ff fcf3 	bl	80060de <__lo0bits>
 80066f8:	9b01      	ldr	r3, [sp, #4]
 80066fa:	2201      	movs	r2, #1
 80066fc:	6163      	str	r3, [r4, #20]
 80066fe:	3020      	adds	r0, #32
 8006700:	e7e7      	b.n	80066d2 <__d2b+0x62>
 8006702:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006706:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800670a:	6030      	str	r0, [r6, #0]
 800670c:	6918      	ldr	r0, [r3, #16]
 800670e:	f7ff fcc7 	bl	80060a0 <__hi0bits>
 8006712:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006716:	e7e4      	b.n	80066e2 <__d2b+0x72>
 8006718:	08006cb4 	.word	0x08006cb4
 800671c:	08006d3c 	.word	0x08006d3c

08006720 <__ratio>:
 8006720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006724:	b085      	sub	sp, #20
 8006726:	e9cd 1000 	strd	r1, r0, [sp]
 800672a:	a902      	add	r1, sp, #8
 800672c:	f7ff ff58 	bl	80065e0 <__b2d>
 8006730:	468b      	mov	fp, r1
 8006732:	4606      	mov	r6, r0
 8006734:	460f      	mov	r7, r1
 8006736:	9800      	ldr	r0, [sp, #0]
 8006738:	a903      	add	r1, sp, #12
 800673a:	f7ff ff51 	bl	80065e0 <__b2d>
 800673e:	460d      	mov	r5, r1
 8006740:	9b01      	ldr	r3, [sp, #4]
 8006742:	4689      	mov	r9, r1
 8006744:	6919      	ldr	r1, [r3, #16]
 8006746:	9b00      	ldr	r3, [sp, #0]
 8006748:	4604      	mov	r4, r0
 800674a:	691b      	ldr	r3, [r3, #16]
 800674c:	4630      	mov	r0, r6
 800674e:	1ac9      	subs	r1, r1, r3
 8006750:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8006754:	1a9b      	subs	r3, r3, r2
 8006756:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800675a:	2b00      	cmp	r3, #0
 800675c:	bfcd      	iteet	gt
 800675e:	463a      	movgt	r2, r7
 8006760:	462a      	movle	r2, r5
 8006762:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006766:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 800676a:	bfd8      	it	le
 800676c:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8006770:	464b      	mov	r3, r9
 8006772:	4622      	mov	r2, r4
 8006774:	4659      	mov	r1, fp
 8006776:	f7f9 ffd1 	bl	800071c <__aeabi_ddiv>
 800677a:	b005      	add	sp, #20
 800677c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006780 <__copybits>:
 8006780:	3901      	subs	r1, #1
 8006782:	b570      	push	{r4, r5, r6, lr}
 8006784:	1149      	asrs	r1, r1, #5
 8006786:	6914      	ldr	r4, [r2, #16]
 8006788:	3101      	adds	r1, #1
 800678a:	f102 0314 	add.w	r3, r2, #20
 800678e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006792:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006796:	1f05      	subs	r5, r0, #4
 8006798:	42a3      	cmp	r3, r4
 800679a:	d30c      	bcc.n	80067b6 <__copybits+0x36>
 800679c:	1aa3      	subs	r3, r4, r2
 800679e:	3b11      	subs	r3, #17
 80067a0:	f023 0303 	bic.w	r3, r3, #3
 80067a4:	3211      	adds	r2, #17
 80067a6:	42a2      	cmp	r2, r4
 80067a8:	bf88      	it	hi
 80067aa:	2300      	movhi	r3, #0
 80067ac:	4418      	add	r0, r3
 80067ae:	2300      	movs	r3, #0
 80067b0:	4288      	cmp	r0, r1
 80067b2:	d305      	bcc.n	80067c0 <__copybits+0x40>
 80067b4:	bd70      	pop	{r4, r5, r6, pc}
 80067b6:	f853 6b04 	ldr.w	r6, [r3], #4
 80067ba:	f845 6f04 	str.w	r6, [r5, #4]!
 80067be:	e7eb      	b.n	8006798 <__copybits+0x18>
 80067c0:	f840 3b04 	str.w	r3, [r0], #4
 80067c4:	e7f4      	b.n	80067b0 <__copybits+0x30>

080067c6 <__any_on>:
 80067c6:	f100 0214 	add.w	r2, r0, #20
 80067ca:	6900      	ldr	r0, [r0, #16]
 80067cc:	114b      	asrs	r3, r1, #5
 80067ce:	4298      	cmp	r0, r3
 80067d0:	b510      	push	{r4, lr}
 80067d2:	db11      	blt.n	80067f8 <__any_on+0x32>
 80067d4:	dd0a      	ble.n	80067ec <__any_on+0x26>
 80067d6:	f011 011f 	ands.w	r1, r1, #31
 80067da:	d007      	beq.n	80067ec <__any_on+0x26>
 80067dc:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80067e0:	fa24 f001 	lsr.w	r0, r4, r1
 80067e4:	fa00 f101 	lsl.w	r1, r0, r1
 80067e8:	428c      	cmp	r4, r1
 80067ea:	d10b      	bne.n	8006804 <__any_on+0x3e>
 80067ec:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d803      	bhi.n	80067fc <__any_on+0x36>
 80067f4:	2000      	movs	r0, #0
 80067f6:	bd10      	pop	{r4, pc}
 80067f8:	4603      	mov	r3, r0
 80067fa:	e7f7      	b.n	80067ec <__any_on+0x26>
 80067fc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006800:	2900      	cmp	r1, #0
 8006802:	d0f5      	beq.n	80067f0 <__any_on+0x2a>
 8006804:	2001      	movs	r0, #1
 8006806:	e7f6      	b.n	80067f6 <__any_on+0x30>

08006808 <_realloc_r>:
 8006808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800680c:	4680      	mov	r8, r0
 800680e:	4615      	mov	r5, r2
 8006810:	460c      	mov	r4, r1
 8006812:	b921      	cbnz	r1, 800681e <_realloc_r+0x16>
 8006814:	4611      	mov	r1, r2
 8006816:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800681a:	f7fd bb47 	b.w	8003eac <_malloc_r>
 800681e:	b92a      	cbnz	r2, 800682c <_realloc_r+0x24>
 8006820:	f7fd fada 	bl	8003dd8 <_free_r>
 8006824:	2400      	movs	r4, #0
 8006826:	4620      	mov	r0, r4
 8006828:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800682c:	f000 f862 	bl	80068f4 <_malloc_usable_size_r>
 8006830:	4285      	cmp	r5, r0
 8006832:	4606      	mov	r6, r0
 8006834:	d802      	bhi.n	800683c <_realloc_r+0x34>
 8006836:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800683a:	d8f4      	bhi.n	8006826 <_realloc_r+0x1e>
 800683c:	4629      	mov	r1, r5
 800683e:	4640      	mov	r0, r8
 8006840:	f7fd fb34 	bl	8003eac <_malloc_r>
 8006844:	4607      	mov	r7, r0
 8006846:	2800      	cmp	r0, #0
 8006848:	d0ec      	beq.n	8006824 <_realloc_r+0x1c>
 800684a:	42b5      	cmp	r5, r6
 800684c:	462a      	mov	r2, r5
 800684e:	4621      	mov	r1, r4
 8006850:	bf28      	it	cs
 8006852:	4632      	movcs	r2, r6
 8006854:	f7fe ffd2 	bl	80057fc <memcpy>
 8006858:	4621      	mov	r1, r4
 800685a:	4640      	mov	r0, r8
 800685c:	f7fd fabc 	bl	8003dd8 <_free_r>
 8006860:	463c      	mov	r4, r7
 8006862:	e7e0      	b.n	8006826 <_realloc_r+0x1e>

08006864 <__ascii_wctomb>:
 8006864:	4603      	mov	r3, r0
 8006866:	4608      	mov	r0, r1
 8006868:	b141      	cbz	r1, 800687c <__ascii_wctomb+0x18>
 800686a:	2aff      	cmp	r2, #255	@ 0xff
 800686c:	d904      	bls.n	8006878 <__ascii_wctomb+0x14>
 800686e:	228a      	movs	r2, #138	@ 0x8a
 8006870:	f04f 30ff 	mov.w	r0, #4294967295
 8006874:	601a      	str	r2, [r3, #0]
 8006876:	4770      	bx	lr
 8006878:	2001      	movs	r0, #1
 800687a:	700a      	strb	r2, [r1, #0]
 800687c:	4770      	bx	lr
	...

08006880 <__assert_func>:
 8006880:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006882:	4614      	mov	r4, r2
 8006884:	461a      	mov	r2, r3
 8006886:	4b09      	ldr	r3, [pc, #36]	@ (80068ac <__assert_func+0x2c>)
 8006888:	4605      	mov	r5, r0
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	68d8      	ldr	r0, [r3, #12]
 800688e:	b954      	cbnz	r4, 80068a6 <__assert_func+0x26>
 8006890:	4b07      	ldr	r3, [pc, #28]	@ (80068b0 <__assert_func+0x30>)
 8006892:	461c      	mov	r4, r3
 8006894:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006898:	9100      	str	r1, [sp, #0]
 800689a:	462b      	mov	r3, r5
 800689c:	4905      	ldr	r1, [pc, #20]	@ (80068b4 <__assert_func+0x34>)
 800689e:	f000 f831 	bl	8006904 <fiprintf>
 80068a2:	f000 f841 	bl	8006928 <abort>
 80068a6:	4b04      	ldr	r3, [pc, #16]	@ (80068b8 <__assert_func+0x38>)
 80068a8:	e7f4      	b.n	8006894 <__assert_func+0x14>
 80068aa:	bf00      	nop
 80068ac:	20000018 	.word	0x20000018
 80068b0:	08006ed3 	.word	0x08006ed3
 80068b4:	08006ea5 	.word	0x08006ea5
 80068b8:	08006e98 	.word	0x08006e98

080068bc <_calloc_r>:
 80068bc:	b570      	push	{r4, r5, r6, lr}
 80068be:	fba1 5402 	umull	r5, r4, r1, r2
 80068c2:	b93c      	cbnz	r4, 80068d4 <_calloc_r+0x18>
 80068c4:	4629      	mov	r1, r5
 80068c6:	f7fd faf1 	bl	8003eac <_malloc_r>
 80068ca:	4606      	mov	r6, r0
 80068cc:	b928      	cbnz	r0, 80068da <_calloc_r+0x1e>
 80068ce:	2600      	movs	r6, #0
 80068d0:	4630      	mov	r0, r6
 80068d2:	bd70      	pop	{r4, r5, r6, pc}
 80068d4:	220c      	movs	r2, #12
 80068d6:	6002      	str	r2, [r0, #0]
 80068d8:	e7f9      	b.n	80068ce <_calloc_r+0x12>
 80068da:	462a      	mov	r2, r5
 80068dc:	4621      	mov	r1, r4
 80068de:	f7fd f9fb 	bl	8003cd8 <memset>
 80068e2:	e7f5      	b.n	80068d0 <_calloc_r+0x14>

080068e4 <malloc>:
 80068e4:	4b02      	ldr	r3, [pc, #8]	@ (80068f0 <malloc+0xc>)
 80068e6:	4601      	mov	r1, r0
 80068e8:	6818      	ldr	r0, [r3, #0]
 80068ea:	f7fd badf 	b.w	8003eac <_malloc_r>
 80068ee:	bf00      	nop
 80068f0:	20000018 	.word	0x20000018

080068f4 <_malloc_usable_size_r>:
 80068f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80068f8:	1f18      	subs	r0, r3, #4
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	bfbc      	itt	lt
 80068fe:	580b      	ldrlt	r3, [r1, r0]
 8006900:	18c0      	addlt	r0, r0, r3
 8006902:	4770      	bx	lr

08006904 <fiprintf>:
 8006904:	b40e      	push	{r1, r2, r3}
 8006906:	b503      	push	{r0, r1, lr}
 8006908:	4601      	mov	r1, r0
 800690a:	ab03      	add	r3, sp, #12
 800690c:	4805      	ldr	r0, [pc, #20]	@ (8006924 <fiprintf+0x20>)
 800690e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006912:	6800      	ldr	r0, [r0, #0]
 8006914:	9301      	str	r3, [sp, #4]
 8006916:	f7fe fb51 	bl	8004fbc <_vfiprintf_r>
 800691a:	b002      	add	sp, #8
 800691c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006920:	b003      	add	sp, #12
 8006922:	4770      	bx	lr
 8006924:	20000018 	.word	0x20000018

08006928 <abort>:
 8006928:	2006      	movs	r0, #6
 800692a:	b508      	push	{r3, lr}
 800692c:	f000 f82c 	bl	8006988 <raise>
 8006930:	2001      	movs	r0, #1
 8006932:	f7fa fc74 	bl	800121e <_exit>

08006936 <_raise_r>:
 8006936:	291f      	cmp	r1, #31
 8006938:	b538      	push	{r3, r4, r5, lr}
 800693a:	4605      	mov	r5, r0
 800693c:	460c      	mov	r4, r1
 800693e:	d904      	bls.n	800694a <_raise_r+0x14>
 8006940:	2316      	movs	r3, #22
 8006942:	6003      	str	r3, [r0, #0]
 8006944:	f04f 30ff 	mov.w	r0, #4294967295
 8006948:	bd38      	pop	{r3, r4, r5, pc}
 800694a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800694c:	b112      	cbz	r2, 8006954 <_raise_r+0x1e>
 800694e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006952:	b94b      	cbnz	r3, 8006968 <_raise_r+0x32>
 8006954:	4628      	mov	r0, r5
 8006956:	f000 f831 	bl	80069bc <_getpid_r>
 800695a:	4622      	mov	r2, r4
 800695c:	4601      	mov	r1, r0
 800695e:	4628      	mov	r0, r5
 8006960:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006964:	f000 b818 	b.w	8006998 <_kill_r>
 8006968:	2b01      	cmp	r3, #1
 800696a:	d00a      	beq.n	8006982 <_raise_r+0x4c>
 800696c:	1c59      	adds	r1, r3, #1
 800696e:	d103      	bne.n	8006978 <_raise_r+0x42>
 8006970:	2316      	movs	r3, #22
 8006972:	6003      	str	r3, [r0, #0]
 8006974:	2001      	movs	r0, #1
 8006976:	e7e7      	b.n	8006948 <_raise_r+0x12>
 8006978:	2100      	movs	r1, #0
 800697a:	4620      	mov	r0, r4
 800697c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006980:	4798      	blx	r3
 8006982:	2000      	movs	r0, #0
 8006984:	e7e0      	b.n	8006948 <_raise_r+0x12>
	...

08006988 <raise>:
 8006988:	4b02      	ldr	r3, [pc, #8]	@ (8006994 <raise+0xc>)
 800698a:	4601      	mov	r1, r0
 800698c:	6818      	ldr	r0, [r3, #0]
 800698e:	f7ff bfd2 	b.w	8006936 <_raise_r>
 8006992:	bf00      	nop
 8006994:	20000018 	.word	0x20000018

08006998 <_kill_r>:
 8006998:	b538      	push	{r3, r4, r5, lr}
 800699a:	2300      	movs	r3, #0
 800699c:	4d06      	ldr	r5, [pc, #24]	@ (80069b8 <_kill_r+0x20>)
 800699e:	4604      	mov	r4, r0
 80069a0:	4608      	mov	r0, r1
 80069a2:	4611      	mov	r1, r2
 80069a4:	602b      	str	r3, [r5, #0]
 80069a6:	f7fa fc2a 	bl	80011fe <_kill>
 80069aa:	1c43      	adds	r3, r0, #1
 80069ac:	d102      	bne.n	80069b4 <_kill_r+0x1c>
 80069ae:	682b      	ldr	r3, [r5, #0]
 80069b0:	b103      	cbz	r3, 80069b4 <_kill_r+0x1c>
 80069b2:	6023      	str	r3, [r4, #0]
 80069b4:	bd38      	pop	{r3, r4, r5, pc}
 80069b6:	bf00      	nop
 80069b8:	20000418 	.word	0x20000418

080069bc <_getpid_r>:
 80069bc:	f7fa bc18 	b.w	80011f0 <_getpid>

080069c0 <_init>:
 80069c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069c2:	bf00      	nop
 80069c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069c6:	bc08      	pop	{r3}
 80069c8:	469e      	mov	lr, r3
 80069ca:	4770      	bx	lr

080069cc <_fini>:
 80069cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069ce:	bf00      	nop
 80069d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069d2:	bc08      	pop	{r3}
 80069d4:	469e      	mov	lr, r3
 80069d6:	4770      	bx	lr
