\# Program start time UTC 2015.05.27 05:15:21.973
\# Local time Tuesday 26 May 2015, 10:15 pm
\o Program:		@(#)$CDS: virtuoso version 6.1.6 01/19/2015 20:41 (sjfnl169) $
\o Hierarchy:		/apps/cadence/IC616/tools.lnx86/dfII/
\o Sub version:		sub-version  IC6.1.6.500.10  (32-bit addresses)
\# Command line:	/apps/cadence/IC616/tools.lnx86/dfII/bin/32bit/virtuoso -noautostart -mpssession virtuoso23022 -mpshost bull -davinciService DaVinciService_23022_1432699784 -log /root/Desktop/Cadence/logs_root/logs0/Job5.log -licenseLockFileName /root/Desktop/Cadence/.tmp_root/.bull_23022 -nograph -nostdin -axlChildIdFlag 5
\# Host name (type):	bull (x86_64)
\# Operating system:	Linux 2.6.32-504.16.2.el6.x86_64 #1 SMP Tue Mar 10 17:01:00 EDT 2015
\# Linux /etc/issue:	Red Hat Enterprise Linux Client release 6.6 (Santiago)
\# Linux /etc/issue:	Kernel \r on an \m
\# X display name (WxH):	bull:80 (1024x868)
\# Available geometry:			TL(0:0) BR(1023:867)
\# X server:			RealVNC Ltd (VNC nograph server, PID 2861)
\# Depth of Visual (Root):	16 (16)
\# Number of Planes Used:	16
\# X version:		11.0 (vendor release 3370)
\# X resource pool:	base 0x800000, mask 0x3fffff (4194303), shift 0
\# 			current id 0x0, current max 0x3ffffa (4194298)
\# Max data seg size:	     unlimited
\# Max process size:	     unlimited
\# Initial sbrk value:	        420 MB
\# Available memory:	     41,346 MB
\# System memory:	     48,512 MB
\# Maximum memory size:	      3,729 MB
\# Max mem available:	      3,729 MB
\# Initial memory used:	         53 MB
\#        process size:	        456 MB
\# Qt version:		4.7.2
\# Window Manager:	other
\# User Name:		root
\o Working Directory:	bull:/root/Desktop/Cadence
\# Process Id:		2868
\o 
\o COPYRIGHT © 1992-2014  CADENCE DESIGN SYSTEMS INC.  ALL RIGHTS RESERVED.
\o           © 1992-2014  UNIX SYSTEMS Laboratories INC.,
\o                          Reproduced with permission.
\o 
\o This Cadence Design Systems program and online documentation are
\o proprietary/confidential information and may be disclosed/used only
\o as authorized in a license agreement controlling such use and disclosure.
\o 
\o           RESTRICTED RIGHTS NOTICE (SHORT FORM)
\o Use/reproduction/disclosure is subject to restriction
\o set forth at FAR 1252.227-19 or its equivalent.
\o Loading geView.cxt 
\o Loading menuBuilder.cxt 
\o Loading schView.cxt 
\o Loading selectSv.cxt 
\o Loading LVS.cxt 
\o Loading layerProc.cxt 
\o Loading pte2.cxt 
\o Loading xlUI.cxt 
\o Loading auCore.cxt 
\o Loading vhdl.cxt 
\o Loading seismic.cxt 
\o Loading ci.cxt 
\o Loading ams.cxt 
\o Loading oasis.cxt 
\o Loading analog.cxt 
\o Loading asimenv.cxt 
\o Loading par.cxt 
\o Loading socket.cxt 
\o Loading alvs.cxt 
\o Loading awv.cxt 
\o Loading adexl.cxt 
\o *Info*    Exporting services from client ... 
\o 
\o 
\o ---------------------------------------------------------------------------
\o Welcome to the FreePDK 45nm Free, Open-Source Process Design Kit
\o ---------------------------------------------------------------------------
\o 
\o loading vars from .cdsenv for tool ddserv
\o loading vars from .cdsenv for tool license
\o loading vars from .cdsenv for tool asimenv
\o loading vars from ./.cdsenv for tool ddserv
\o loading vars from ./.cdsenv for tool license
\o loading vars from ./.cdsenv for tool asimenv
\o Loading spectrei.cxt 
\o Loading devCheck.cxt 
\o Loading relXpert.cxt 
\o Loading mmsimenv.cxt 
\o Loading spectreMixi.cxt 
\o *Info*    Client has finished starting ... 
\o 
\p > 
\o 
\o 
\o *Info*    Configuring the session ...
\o 
\o 	Library      = 16nm_Tests
\o 	Cell         = MC_6TWrite_Test
\o 	View         = ams_config
\o 	Simulator    = ams
\o 	State Path   = $AXL_SETUPDB_DIR/test_states
\o 	State Name   = 16nm_Tests:MC_6TWrite_Test:1_tmpstate.647933292_MonteCarlo.1
\o 	Results DB   = /net/kafka/nfs/rstdenis/Cadence/simulation/ADEXL/16nm_Tests/MC_6TWrite_Test/adexl/results/data/MonteCarlo.1.rdb
\o 	Results Dir  = /net/kafka/nfs/rstdenis/Cadence/simulation/ADEXL/16nm_Tests/MC_6TWrite_Test/adexl/results/data/MonteCarlo.1/1/16nm_Tests:MC_6TWrite_Test:1
\o 	Results Loc  = /net/kafka/nfs/rstdenis/Cadence/simulation/ADEXL/16nm_Tests/MC_6TWrite_Test/adexl/results/data
\o 	Project Dir  = /net/kafka/nfs/rstdenis/Cadence/simulation
\o 	Setup DB loc = /net/bull/root/Desktop/Cadence/16nm_Tests/MC_6TWrite_Test/adexl
\o 	File Encoding = 0
\o 
\o 
\o Loading simui.cxt 
\o Loading viva.cxt 
\o Loading hspiceD.cxt 
\o Loading spectreinl.cxt 
\o Loading msgHandler.cxt 
\o Loading UltraSim.cxt 
\o Loading AMSOSS.cxt 
\o Loading AMS.cxt 
\# Memory report: using         209 MB, process size 644 MB at UTC 2015.05.27 05:15:25.412
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (2 1) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o Loading monte.cxt 
\o Setting temp(T) = 30.0
\o Setting var vdd = "0.500"
\o 
\o *Info*    Netlist Directory =
\o           /net/kafka/nfs/rstdenis/Cadence/simulation/ADEXL/16nm_Tests/MC_6TWrite_Test/adexl/results/data/MonteCarlo.1/1/16nm_Tests:MC_6TWrite_Test:1/groupRunDataDir/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /net/kafka/nfs/rstdenis/Cadence/simulation/ADEXL/16nm_Tests/MC_6TWrite_Test/adexl/results/data/MonteCarlo.1/1/16nm_Tests:MC_6TWrite_Test:1/groupRunDataDir
\o 
\o 
\o *Info*    Creating Netlist for Point ID (2 1)
\o 
\w *WARNING* (SCH-2162): "16nm inv_weak_1x symbol" has been updated since "16nm PCHBd schematic" was last saved. Validate that the schematic is correct and run Check and Save to suppress this warning.
\w *WARNING* (SCH-2162): "16nm TH22 symbol" has been updated since "16nm WCHB_Read schematic" was last saved. Validate that the schematic is correct and run Check and Save to suppress this warning.
\w *WARNING* (SCH-2162): "16nm inv_weak_1x symbol" has been updated since "16nm PCHB_Write schematic" was last saved. Validate that the schematic is correct and run Check and Save to suppress this warning.
\w *WARNING* (SCH-2162): "16nm TH22 symbol" has been updated since "16nm WCHB_Write schematic" was last saved. Validate that the schematic is correct and run Check and Save to suppress this warning.
\w *WARNING* (SCH-2162): "16nm inv_1x symbol" has been updated since "16nm or_1x schematic" was last saved. Validate that the schematic is correct and run Check and Save to suppress this warning.
\o generate netlist...
\o INFO (AMS-2031): The instances bound to the views specified in the 'Netlist using spectre CDF simInfo'
\o  field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
\o  analog primitives using the Spectre CDF simulation information.
\o 
\o Loading seCore.cxt 
\o Loading verilogI.cxt 
\o Begin Incremental Netlisting May 26 22:15:29 2015
\o INFO (VLOGNET-187): While generating an explicit netlist, it is recommended to set the Terminal SyncUp option on the Netlist Setup form as 'Merge All' with this option.
\o Alternatively, you can set the hnlVerilogTermSyncUp variable as 'mergeAll'. This helps in generating a pure explicit netlist.
\o 
\o INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
\o "/net/kafka/nfs/rstdenis/Cadence/simulation/ADEXL/16nm_Tests/MC_6TWrite_Test/adexl/results/data/MonteCarlo.1/1/16nm_Tests:MC_6TWrite_Test:1/groupRunDataDir/netlist/testfixture.verilog" file. To print the stimulus name mapped table, set 
\o simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
\o before invoking Verilog netlister.
\o  
\o INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
\o them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
\o the .simrc file.
\o  
\o INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
\o If you want to print only those cellviews that need to be re-netlisted in the 
\o list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
\o .simrc file.
\o  
\o INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
\o pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
\o either in CIW or the .simrc file.
\o  
\o WARNING (OSSHNL-360): Bus 'wack' uses both ascending and descending ranges.
\o The bus will be declared with an 'ascending' range as specified by the skill
\o flag 'hnlSetBusDirectionDescending'.
\o For a bus consisting of ranges used in both the directions, OSS uses the range
\o direction of the widest slice for the complete bus. When the widest slices use
\o conflicting directions, OSS uses the range direction defined by the skill flag
\o 'hnlSetBusDirectionDescending'.
\o 
\o INFO (AMS-2150): Generating the 'changedVarsSummary' file in the 'netlist' directory. This file prints the values of the netlister control variables, which are different from their default values. To disable the file creation, type 'envSetVal("ams.netlisterOpts" "print_control_vars" 'boolean nil )' in the '.cdsinit' file.
\o 
\o INFO (VLOGNET-117): Re-netlisting the entire design.
\o 
\o INFO (VLOGNET-118): Using connection by name (explicit connections) for all stopping and 
\o non-stopping cells.
\o  
\o Traverse Config lib:16nm_Tests cell:MC_6TWrite_Test view:ams_config
\o WARNING (VLOGNET-186): Unable to generate explicit netlist for the '16nm/6T_SetRead/schematic' cell view because split buses and/or bundle terminals are present in it.  
\o Set the Terminal SyncUp option on the Netlist Setup form as 'Merge All' or set the hnlVerilogTermSyncUp variable as 'mergeAll' and netlist again.
\o 
\o WARNING (VLOGNET-105): Cannot drop port ranges because the cell '16nm/6T_SetRead/schematic' has split busses 
\o across module ports. Therefore, ignoring the flag simVerilogDropPortRange.
\o  
\o WARNING (VLOGNET-105): Cannot drop port ranges because the cell '16nm/6T_DATAb/schematic' has split busses 
\o across module ports. Therefore, ignoring the flag simVerilogDropPortRange.
\o  
\o WARNING (VLOGNET-110): The cell '16nm_Tests/MC_6TWrite_Test/schematic' has no ports. Make sure that this was the intended 
\o design.
\o  
\o INFO (VLOGNET-169): Module port ordering for lib '16nm_Tests', cell 'Write_Testbench_verilog', view 'verilog' will be
\o  done using the user specified port order as follows:
\o 
\o  => ("A<16:0>" "RW<1:0>" "W1<3:0>" "W2<3:0>" "WdataAck<1:0>" "R1<3:0>" "R2<3:0>" "RDataAck<1:0>" 
\o      "Ack" "VDD" "VSS") 
\o 
\o INFO (VLOGNET-126): ---------- Beginning netlist configuration information ----------
\o 
\o 
\o 
\o CELL NAME                   VIEW NAME            NOTE             
\o ---------                   ---------            ----             
\o 
\o nfet                        spectre              *Stopping View*  
\o pfet                        spectre              *Stopping View*  
\o cap                         spectre              *Stopping View*  
\o cds_thru                    spectre              *Stopping View*  
\o vdc                         spectre              *Stopping View*  
\o Write_Testbench_verilog     verilog              *Stopping View*  
\o MC_6TWrite_Test             schematic                             
\o 6T_DEMUX_                   schematic                             
\o nor3_1x                     schematic                             
\o Demux_3e1of4                schematic                             
\o or16_1x                     schematic                             
\o Demux_2e1of4                schematic                             
\o 6T_DATAb                    schematic                             
\o WCHB_Write                  schematic                             
\o or4_1x                      schematic                             
\o nor4_1x                     schematic                             
\o TH44~                       schematic                             
\o WCHB_Read                   schematic                             
\o and4_1x                     schematic                             
\o and_1x                      schematic                             
\o PCHB_Write                  schematic                             
\o THaC                        schematic                             
\o PCHBd                       schematic                             
\o TH22                        schematic                             
\o inv_weak_1x                 schematic                             
\o or_1x                       schematic                             
\o nor_1x                      schematic                             
\o nand_1x                     schematic                             
\o inv_1x                      schematic                             
\o 6T_CHUNK                    schematic                             
\o 6T_SetRead                  schematic                             
\o 6T_32x4                     schematic                             
\o nand4_1x                    schematic                             
\o 6T_32x_CTRL                 schematic                             
\o 6T_32x                      schematic                             
\o 6T_4x                       schematic                             
\o 6T                          schematic                             
\o 
\o ---------- End of netlist configuration information   ----------
\o INFO (VLOGNET-80): The library '16nm_Tests', cell 'MC_6TWrite_Test', and view 'ams_config' has been netlisted successfully.
\o 
\o End netlisting May 26 22:15:30 2015
\o INFO (AMS-1241): AMS netlisting has completed successfully.
\o To view the modules, right-click the test name on the Tests and Analyses 
\o assistant pane and choose Netlist->Display menu option.
\o 
\o       ...successful.
\o create cds_globals...
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\# Available memory:         41,175 MB at UTC 2015.05.27 05:15:32.712
\o 
\o *Info*    Running simulation on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ] for Point ID (2 1).
\o 
\o *Info*    Spectre controlMode is set "batch" due to monte carlo run.
\o 
\o Delete simulation data in /net/kafka/nfs/rstdenis/Cadence/simulation/ADEXL/16nm_Tests/MC_6TWrite_Test/adexl/results/data/MonteCarlo.1/1/16nm_Tests:MC_6TWrite_Test:1/groupRunDataDir/psf.
\o generate netlist...
\o INFO (AMS-2031): The instances bound to the views specified in the 'Netlist using spectre CDF simInfo'
\o  field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
\o  analog primitives using the Spectre CDF simulation information.
\o 
\o Begin Incremental Netlisting May 26 22:15:34 2015
\o INFO (VLOGNET-187): While generating an explicit netlist, it is recommended to set the Terminal SyncUp option on the Netlist Setup form as 'Merge All' with this option.
\o Alternatively, you can set the hnlVerilogTermSyncUp variable as 'mergeAll'. This helps in generating a pure explicit netlist.
\o 
\o INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
\o "/net/kafka/nfs/rstdenis/Cadence/simulation/ADEXL/16nm_Tests/MC_6TWrite_Test/adexl/results/data/MonteCarlo.1/1/16nm_Tests:MC_6TWrite_Test:1/groupRunDataDir/netlist/testfixture.verilog" file. To print the stimulus name mapped table, set 
\o simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
\o before invoking Verilog netlister.
\o  
\o INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
\o them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
\o the .simrc file.
\o  
\o INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
\o If you want to print only those cellviews that need to be re-netlisted in the 
\o list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
\o .simrc file.
\o  
\o INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
\o pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
\o either in CIW or the .simrc file.
\o  
\o WARNING (OSSHNL-360): Bus 'wack' uses both ascending and descending ranges.
\o The bus will be declared with an 'ascending' range as specified by the skill
\o flag 'hnlSetBusDirectionDescending'.
\o For a bus consisting of ranges used in both the directions, OSS uses the range
\o direction of the widest slice for the complete bus. When the widest slices use
\o conflicting directions, OSS uses the range direction defined by the skill flag
\o 'hnlSetBusDirectionDescending'.
\o 
\o INFO (VLOGNET-118): Using connection by name (explicit connections) for all stopping and 
\o non-stopping cells.
\o  
\o Traverse Config lib:16nm_Tests cell:MC_6TWrite_Test view:ams_config
\o INFO (VLOGNET-169): Module port ordering for lib '16nm_Tests', cell 'Write_Testbench_verilog', view 'verilog' will be
\o  done using the user specified port order as follows:
\o 
\o  => ("A<16:0>" "RW<1:0>" "W1<3:0>" "W2<3:0>" "WdataAck<1:0>" "R1<3:0>" "R2<3:0>" "RDataAck<1:0>" 
\o      "Ack" "VDD" "VSS") 
\o 
\o INFO (VLOGNET-126): ---------- Beginning netlist configuration information ----------
\o 
\o 
\o                 (incremental data only)
\o 
\o CELL NAME                   VIEW NAME            NOTE             
\o ---------                   ---------            ----             
\o 
\o nfet                        spectre              *Stopping View*  
\o pfet                        spectre              *Stopping View*  
\o cap                         spectre              *Stopping View*  
\o cds_thru                    spectre              *Stopping View*  
\o vdc                         spectre              *Stopping View*  
\o Write_Testbench_verilog     verilog              *Stopping View*  
\o 
\o ---------- End of netlist configuration information   ----------
\o INFO (VLOGNET-80): The library '16nm_Tests', cell 'MC_6TWrite_Test', and view 'ams_config' has been netlisted successfully.
\o 
\o End netlisting May 26 22:15:34 2015
\o INFO (AMS-1241): AMS netlisting has completed successfully.
\o To view the modules, right-click the test name on the Tests and Analyses 
\o assistant pane and choose Netlist->Display menu option.
\o 
\o       ...successful.
\o create cds_globals...
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o validating simulator hierarchy...
\o       ...successful.
\o running...
\o To check for output from compilation, elaboration and simulation run, 
\o right-click on the test name, result name, or any value in the "Results" 
\o tab of the Outputs section and choose "Output Log" menu option.
\o Loading paraplot.cxt 
\o INFO (ADE-3072): Simulation is stopped by user. Simulation results may not be complete.
\o INFO (ADE-3067): Errors encountered during simulation. For more information, right-click
\o         on a test name in the 'Results' tab of the Outputs pane and choose 'Output Log'
\o         to view the simulation run log.
\o reading simulation data...
\o       ...successful.
\o *Info*    Monte Carlo Simulation unsuccessful...
\o *Info*    See simulation output log for more information.
\o 
\o *Error*   Error ID  = 5052
\o *Error*   Error Msg = 
\o Nominal simulation might have failed. Either
\o           fix the problem in the test setup or disable the test and
\o           re-run.
\o 
\o To view the simulator output, right-click on the
\o           test name, result name, or any corner column in the
\o           "Detail" view 
\o of the "Results" tab and choose "Output Log"
\o           menu option.
\o 
\o 
\o 
\o 
\o Simulation design variables differ from those on the cellView,
\o they have been saved in the file "/tmp/saved-design-variables".
\o To save future changes, copy variables to cellView before exiting.
\o 
\o 
\o *Info*    Configuring the session ...
\o 
\o 	Library      = 16nm_Tests
\o 	Cell         = MC_6TWrite_Test
\o 	View         = ams_config
\o 	Simulator    = ams
\o 	State Path   = $AXL_SETUPDB_DIR/test_states
\o 	State Name   = 16nm_Tests:MC_6TWrite_Test:1_tmpstate.647933292_MonteCarlo.0
\o 	Results DB   = /net/kafka/nfs/rstdenis/Cadence/simulation/ADEXL/16nm_Tests/MC_6TWrite_Test/adexl/results/data/MonteCarlo.0.rdb
\o 	Results Dir  = /net/kafka/nfs/rstdenis/Cadence/simulation/ADEXL/16nm_Tests/MC_6TWrite_Test/adexl/results/data/MonteCarlo.0/1/16nm_Tests:MC_6TWrite_Test:1
\o 	Results Loc  = /net/kafka/nfs/rstdenis/Cadence/simulation/ADEXL/16nm_Tests/MC_6TWrite_Test/adexl/results/data
\o 	Project Dir  = /net/kafka/nfs/rstdenis/Cadence/simulation
\o 	Setup DB loc = /net/bull/root/Desktop/Cadence/16nm_Tests/MC_6TWrite_Test/adexl
\o 	File Encoding = 0
\o 
\o 
\o 
\o 
\o 
\o 
\o 
\o *Info*    Run start for Point ID (3 1) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o Resetting statistical vars
\o 
\o *Info*    Setting parameter values ...
\o 
\o Setting temp(T) = 30.0
\o Setting var vdd = "0.500"
\o 
\o *Info*    Netlist Directory =
\o           /net/kafka/nfs/rstdenis/Cadence/simulation/ADEXL/16nm_Tests/MC_6TWrite_Test/adexl/results/data/MonteCarlo.0/1/16nm_Tests:MC_6TWrite_Test:1/groupRunDataDir/netlist
\o 
\o 
\o *Info*    Data Directory    =
\o           /net/kafka/nfs/rstdenis/Cadence/simulation/ADEXL/16nm_Tests/MC_6TWrite_Test/adexl/results/data/MonteCarlo.0/1/16nm_Tests:MC_6TWrite_Test:1/groupRunDataDir
\o 
\o 
\o *Info*    Creating Netlist for Point ID (3 1)
\o 
\o generate netlist...
\o INFO (AMS-2031): The instances bound to the views specified in the 'Netlist using spectre CDF simInfo'
\o  field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
\o  analog primitives using the Spectre CDF simulation information.
\o 
\o Begin Incremental Netlisting May 26 22:22:45 2015
\o INFO (VLOGNET-187): While generating an explicit netlist, it is recommended to set the Terminal SyncUp option on the Netlist Setup form as 'Merge All' with this option.
\o Alternatively, you can set the hnlVerilogTermSyncUp variable as 'mergeAll'. This helps in generating a pure explicit netlist.
\o 
\o INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
\o "/net/kafka/nfs/rstdenis/Cadence/simulation/ADEXL/16nm_Tests/MC_6TWrite_Test/adexl/results/data/MonteCarlo.0/1/16nm_Tests:MC_6TWrite_Test:1/groupRunDataDir/netlist/testfixture.verilog" file. To print the stimulus name mapped table, set 
\o simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
\o before invoking Verilog netlister.
\o  
\o INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
\o them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
\o the .simrc file.
\o  
\o INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
\o If you want to print only those cellviews that need to be re-netlisted in the 
\o list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
\o .simrc file.
\o  
\o INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
\o pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
\o either in CIW or the .simrc file.
\o  
\o WARNING (OSSHNL-360): Bus 'wack' uses both ascending and descending ranges.
\o The bus will be declared with an 'ascending' range as specified by the skill
\o flag 'hnlSetBusDirectionDescending'.
\o For a bus consisting of ranges used in both the directions, OSS uses the range
\o direction of the widest slice for the complete bus. When the widest slices use
\o conflicting directions, OSS uses the range direction defined by the skill flag
\o 'hnlSetBusDirectionDescending'.
\o 
\o INFO (AMS-2150): Generating the 'changedVarsSummary' file in the 'netlist' directory. This file prints the values of the netlister control variables, which are different from their default values. To disable the file creation, type 'envSetVal("ams.netlisterOpts" "print_control_vars" 'boolean nil )' in the '.cdsinit' file.
\o 
\o INFO (VLOGNET-117): Re-netlisting the entire design.
\o 
\o INFO (VLOGNET-118): Using connection by name (explicit connections) for all stopping and 
\o non-stopping cells.
\o  
\o Traverse Config lib:16nm_Tests cell:MC_6TWrite_Test view:ams_config
\o WARNING (VLOGNET-186): Unable to generate explicit netlist for the '16nm/6T_SetRead/schematic' cell view because split buses and/or bundle terminals are present in it.  
\o Set the Terminal SyncUp option on the Netlist Setup form as 'Merge All' or set the hnlVerilogTermSyncUp variable as 'mergeAll' and netlist again.
\o 
\o WARNING (VLOGNET-105): Cannot drop port ranges because the cell '16nm/6T_SetRead/schematic' has split busses 
\o across module ports. Therefore, ignoring the flag simVerilogDropPortRange.
\o  
\o WARNING (VLOGNET-105): Cannot drop port ranges because the cell '16nm/6T_DATAb/schematic' has split busses 
\o across module ports. Therefore, ignoring the flag simVerilogDropPortRange.
\o  
\o WARNING (VLOGNET-110): The cell '16nm_Tests/MC_6TWrite_Test/schematic' has no ports. Make sure that this was the intended 
\o design.
\o  
\o INFO (VLOGNET-169): Module port ordering for lib '16nm_Tests', cell 'Write_Testbench_verilog', view 'verilog' will be
\o  done using the user specified port order as follows:
\o 
\o  => ("A<16:0>" "RW<1:0>" "W1<3:0>" "W2<3:0>" "WdataAck<1:0>" "R1<3:0>" "R2<3:0>" "RDataAck<1:0>" 
\o      "Ack" "VDD" "VSS") 
\o 
\o INFO (VLOGNET-126): ---------- Beginning netlist configuration information ----------
\o 
\o 
\o 
\o CELL NAME                   VIEW NAME            NOTE             
\o ---------                   ---------            ----             
\o 
\o nfet                        spectre              *Stopping View*  
\o pfet                        spectre              *Stopping View*  
\o cap                         spectre              *Stopping View*  
\o cds_thru                    spectre              *Stopping View*  
\o vdc                         spectre              *Stopping View*  
\o Write_Testbench_verilog     verilog              *Stopping View*  
\o MC_6TWrite_Test             schematic                             
\o 6T_DEMUX_                   schematic                             
\o nor3_1x                     schematic                             
\o Demux_3e1of4                schematic                             
\o or16_1x                     schematic                             
\o Demux_2e1of4                schematic                             
\o 6T_DATAb                    schematic                             
\o WCHB_Write                  schematic                             
\o or4_1x                      schematic                             
\o nor4_1x                     schematic                             
\o TH44~                       schematic                             
\o WCHB_Read                   schematic                             
\o and4_1x                     schematic                             
\o and_1x                      schematic                             
\o PCHB_Write                  schematic                             
\o THaC                        schematic                             
\o PCHBd                       schematic                             
\o TH22                        schematic                             
\o inv_weak_1x                 schematic                             
\o or_1x                       schematic                             
\o nor_1x                      schematic                             
\o nand_1x                     schematic                             
\o inv_1x                      schematic                             
\o 6T_CHUNK                    schematic                             
\o 6T_SetRead                  schematic                             
\o 6T_32x4                     schematic                             
\o nand4_1x                    schematic                             
\o 6T_32x_CTRL                 schematic                             
\o 6T_32x                      schematic                             
\o 6T_4x                       schematic                             
\o 6T                          schematic                             
\o 
\o ---------- End of netlist configuration information   ----------
\o INFO (VLOGNET-80): The library '16nm_Tests', cell 'MC_6TWrite_Test', and view 'ams_config' has been netlisted successfully.
\o 
\o End netlisting May 26 22:22:47 2015
\o INFO (AMS-1241): AMS netlisting has completed successfully.
\o To view the modules, right-click the test name on the Tests and Analyses 
\o assistant pane and choose Netlist->Display menu option.
\o 
\o       ...successful.
\o create cds_globals...
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o 
\o *Info*    Running simulation on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ] for Point ID (3 1).
\o 
\o *Info*    Spectre controlMode is set "batch" due to monte carlo run.
\o 
\o Delete simulation data in /net/kafka/nfs/rstdenis/Cadence/simulation/ADEXL/16nm_Tests/MC_6TWrite_Test/adexl/results/data/MonteCarlo.0/1/16nm_Tests:MC_6TWrite_Test:1/groupRunDataDir/psf.
\o generate netlist...
\o INFO (AMS-2031): The instances bound to the views specified in the 'Netlist using spectre CDF simInfo'
\o  field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
\o  analog primitives using the Spectre CDF simulation information.
\o 
\o Begin Incremental Netlisting May 26 22:22:51 2015
\o INFO (VLOGNET-187): While generating an explicit netlist, it is recommended to set the Terminal SyncUp option on the Netlist Setup form as 'Merge All' with this option.
\o Alternatively, you can set the hnlVerilogTermSyncUp variable as 'mergeAll'. This helps in generating a pure explicit netlist.
\o 
\o INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
\o "/net/kafka/nfs/rstdenis/Cadence/simulation/ADEXL/16nm_Tests/MC_6TWrite_Test/adexl/results/data/MonteCarlo.0/1/16nm_Tests:MC_6TWrite_Test:1/groupRunDataDir/netlist/testfixture.verilog" file. To print the stimulus name mapped table, set 
\o simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
\o before invoking Verilog netlister.
\o  
\o INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
\o them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
\o the .simrc file.
\o  
\o INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
\o If you want to print only those cellviews that need to be re-netlisted in the 
\o list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
\o .simrc file.
\o  
\o INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
\o pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
\o either in CIW or the .simrc file.
\o  
\o WARNING (OSSHNL-360): Bus 'wack' uses both ascending and descending ranges.
\o The bus will be declared with an 'ascending' range as specified by the skill
\o flag 'hnlSetBusDirectionDescending'.
\o For a bus consisting of ranges used in both the directions, OSS uses the range
\o direction of the widest slice for the complete bus. When the widest slices use
\o conflicting directions, OSS uses the range direction defined by the skill flag
\o 'hnlSetBusDirectionDescending'.
\o 
\o INFO (VLOGNET-118): Using connection by name (explicit connections) for all stopping and 
\o non-stopping cells.
\o  
\o Traverse Config lib:16nm_Tests cell:MC_6TWrite_Test view:ams_config
\o INFO (VLOGNET-169): Module port ordering for lib '16nm_Tests', cell 'Write_Testbench_verilog', view 'verilog' will be
\o  done using the user specified port order as follows:
\o 
\o  => ("A<16:0>" "RW<1:0>" "W1<3:0>" "W2<3:0>" "WdataAck<1:0>" "R1<3:0>" "R2<3:0>" "RDataAck<1:0>" 
\o      "Ack" "VDD" "VSS") 
\o 
\o INFO (VLOGNET-126): ---------- Beginning netlist configuration information ----------
\o 
\o 
\o                 (incremental data only)
\o 
\o CELL NAME                   VIEW NAME            NOTE             
\o ---------                   ---------            ----             
\o 
\o nfet                        spectre              *Stopping View*  
\o pfet                        spectre              *Stopping View*  
\o cap                         spectre              *Stopping View*  
\o cds_thru                    spectre              *Stopping View*  
\o vdc                         spectre              *Stopping View*  
\o Write_Testbench_verilog     verilog              *Stopping View*  
\o 
\o ---------- End of netlist configuration information   ----------
\o INFO (VLOGNET-80): The library '16nm_Tests', cell 'MC_6TWrite_Test', and view 'ams_config' has been netlisted successfully.
\o 
\o End netlisting May 26 22:22:51 2015
\o INFO (AMS-1241): AMS netlisting has completed successfully.
\o To view the modules, right-click the test name on the Tests and Analyses 
\o assistant pane and choose Netlist->Display menu option.
\o 
\o       ...successful.
\o create cds_globals...
\o       ...successful.
\o compose simulator input file...
\o       ...successful.
\o validating simulator hierarchy...
\o       ...successful.
\o running...
\o To check for output from compilation, elaboration and simulation run, 
\o right-click on the test name, result name, or any value in the "Results" 
\o tab of the Outputs section and choose "Output Log" menu option.
\o Loading stats.cxt 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 1) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 2) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 3) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 4) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 5) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 6) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 7) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 8) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 9) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 10) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 11) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 12) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 13) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 14) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 15) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 16) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 17) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 18) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 19) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 20) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 21) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 22) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 23) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 24) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 25) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 26) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 27) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 28) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 29) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 30) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 31) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 32) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 33) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 34) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 35) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 36) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 37) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 38) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 39) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 40) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 41) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 42) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 43) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 44) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 45) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 46) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 47) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 48) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 49) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 50) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 51) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 52) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 53) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 54) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 55) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 56) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 57) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 58) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 59) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 60) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 61) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 62) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 63) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 64) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 65) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 66) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 67) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 68) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 69) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 70) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 71) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 72) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 73) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 74) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 75) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 76) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 77) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 78) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 79) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 80) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 81) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 82) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 83) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 84) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 85) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 86) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 87) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 88) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 89) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 90) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 91) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 92) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 93) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 94) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 95) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 96) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 97) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 98) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 99) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o INFO (ADE-3071): Simulation completed successfully.
\o reading simulation data...
\o       ...successful.
\o *Info*    Monte Carlo Simulation completed successfully...
\o *Info*    Client has finished evaluating ... 
\o 
\o 
\o *Info*    Run complete for Point ID (3 100) on testbench [
\o           16nm_Tests:MC_6TWrite_Test:1 ].
\o 
\o 
\o 
\o 
\o 
\o INFO (ADE-3072): Simulation is stopped by user. Simulation results may not be complete.
\o INFO (ADE-3072): Simulation is stopped by user. Simulation results may not be complete.
\o Job 5 timed out after no activity in 300 seconds.
\o Simulation design variables differ from those on the cellView,
\o they have been saved in the file "/tmp/saved-design-variables".
\o To save future changes, copy variables to cellView before exiting.
\o Loading lce.cxt 
\o 
\o *Info*    Received signal SIGTERM.
\o 
\o 
