
\subsection{introduction}

\subsection{multiple issue}
\input{../ooo/missingPiecesMI}

\subsection{out-of-order issue}
\input{../ooo/missingPiecesOOO}

\subsection{real CPUs}
\input{../ooo/realCpuIntro}

\subsection{complex hazards examples}
\input{../ooo/oooHazards.tex} %FIXME

\subsection{superscalar overall design}
% FIXME: https://people.eecs.berkeley.edu/~krste/papers/BROOM-IEEEMicro2019.pdf
\input{../ooo/oooPipeline}
\againframe<1-9>{oooPipe}


\subsection{overall effect}
\input{../ooo/oooOverallExec}

\subsection{register renaming}

\againframe<12>{oooPipe}
\input{../ooo/oooRename.tex}
% FIXME: EXERCISE

\subsection{renaming exercise?}
\input{../ooo/oooRenameEx.tex}

\subsection{instruction dispatch}
\againframe<10>{oooPipe}
\input{../ooo/oooDispatch}

% FIXME: EXERCISE
\subsection{dispatch exercise 1}
\input{../ooo/oooDispatchEx1}

\subsection{complex instructions and condition codes}
\input{../ooo/oooMicrocodeSummary.tex}

\subsection{functional units}
\againframe<11>{oooPipe}
\input{../ooo/realCpuFU}

\subsection{instruction dispatch (two-cycle multiplier)}
\input{../ooo/oooDispatchAlt}


\subsection{OOO limits}
\input{../ooo/oooLimitations}
% FIXME: examples of each bottleneck

\subsection{the data flow limit}
\input{../intro/multi-core-time}

\input{../ooo/dataFlowLimit}


\subsection{reassociation and data float}
\input{../ooo/reassocDataFlow}

\subsection{multiple accumulator transformation}
\input{../ooo/dataFlowMult}

\subsection{real OOO sizes}
\input{../ooo/oooSkylakeSizes}

\subsection{handling branch misprediction}
\againframe<15>{oooPipe}
\input{../ooo/branch-mispred}

\subsection{handling exceptions}
\input{../ooo/exceptions-and-ooo} 

\subsection{briefly, load/store queues}
\input{../ooo/load-store-queue} %FIXME

\section{backup slides}
\begin{frame}{backup slides}
\end{frame}

\subsection{BROOM pipeline}
\input{../ooo/broomPipeline}


    % FIXME: remove or explain free list
    % FIXME: possibly use or mention two register files instead of mappings?

