ARM GAS  C:\Users\84935\AppData\Local\Temp\ccWnl6Bn.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart1_rx;
  27:Core/Src/stm32f1xx_hal_msp.c **** 
  28:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccWnl6Bn.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f1xx_hal_msp.c **** 
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f1xx_hal_msp.c **** 
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_hal_msp.c **** 
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_hal_msp.c **** 
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f1xx_hal_msp.c **** 
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f1xx_hal_msp.c **** /**
  62:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f1xx_hal_msp.c ****   */
  64:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f1xx_hal_msp.c **** 
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 70 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 70 3 view .LVU2
  38              		.loc 1 70 3 view .LVU3
  39 0002 0A4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 70 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccWnl6Bn.s 			page 3


  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 70 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 71 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 71 3 view .LVU8
  54              		.loc 1 71 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 71 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 71 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f1xx_hal_msp.c **** 
  73:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f1xx_hal_msp.c **** 
  77:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f1xx_hal_msp.c **** }
  66              		.loc 1 78 1 is_stmt 0 view .LVU13
  67 0028 02B0     		add	sp, sp, #8
  68              	.LCFI1:
  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
  71 002a 7047     		bx	lr
  72              	.L4:
  73              		.align	2
  74              	.L3:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE65:
  79              		.section	.text.HAL_UART_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_UART_MspInit
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  86              	HAL_UART_MspInit:
  87              	.LVL0:
  88              	.LFB66:
  79:Core/Src/stm32f1xx_hal_msp.c **** 
  80:Core/Src/stm32f1xx_hal_msp.c **** /**
  81:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
  82:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
  84:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32f1xx_hal_msp.c **** */
  86:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccWnl6Bn.s 			page 4


  87:Core/Src/stm32f1xx_hal_msp.c **** {
  89              		.loc 1 87 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 24
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		.loc 1 87 1 is_stmt 0 view .LVU15
  94 0000 70B5     		push	{r4, r5, r6, lr}
  95              	.LCFI2:
  96              		.cfi_def_cfa_offset 16
  97              		.cfi_offset 4, -16
  98              		.cfi_offset 5, -12
  99              		.cfi_offset 6, -8
 100              		.cfi_offset 14, -4
 101 0002 86B0     		sub	sp, sp, #24
 102              	.LCFI3:
 103              		.cfi_def_cfa_offset 40
  88:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 104              		.loc 1 88 3 is_stmt 1 view .LVU16
 105              		.loc 1 88 20 is_stmt 0 view .LVU17
 106 0004 0023     		movs	r3, #0
 107 0006 0293     		str	r3, [sp, #8]
 108 0008 0393     		str	r3, [sp, #12]
 109 000a 0493     		str	r3, [sp, #16]
 110 000c 0593     		str	r3, [sp, #20]
  89:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 111              		.loc 1 89 3 is_stmt 1 view .LVU18
 112              		.loc 1 89 11 is_stmt 0 view .LVU19
 113 000e 0268     		ldr	r2, [r0]
 114              		.loc 1 89 5 view .LVU20
 115 0010 264B     		ldr	r3, .L11
 116 0012 9A42     		cmp	r2, r3
 117 0014 01D0     		beq	.L9
 118              	.LVL1:
 119              	.L5:
  90:Core/Src/stm32f1xx_hal_msp.c ****   {
  91:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
  92:Core/Src/stm32f1xx_hal_msp.c **** 
  93:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
  94:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  95:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
  96:Core/Src/stm32f1xx_hal_msp.c **** 
  97:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  98:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
  99:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 100:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 101:Core/Src/stm32f1xx_hal_msp.c ****     */
 102:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 103:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 104:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 105:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 106:Core/Src/stm32f1xx_hal_msp.c **** 
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 109:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 110:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 112:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1 DMA Init */
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccWnl6Bn.s 			page 5


 113:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1_RX Init */
 114:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Instance = DMA1_Channel5;
 115:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 116:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 117:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 118:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 119:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 120:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 121:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 122:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 123:Core/Src/stm32f1xx_hal_msp.c ****     {
 124:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 125:Core/Src/stm32f1xx_hal_msp.c ****     }
 126:Core/Src/stm32f1xx_hal_msp.c **** 
 127:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 128:Core/Src/stm32f1xx_hal_msp.c **** 
 129:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1 interrupt Init */
 130:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 131:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 132:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 133:Core/Src/stm32f1xx_hal_msp.c **** 
 134:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 135:Core/Src/stm32f1xx_hal_msp.c ****   }
 136:Core/Src/stm32f1xx_hal_msp.c **** 
 137:Core/Src/stm32f1xx_hal_msp.c **** }
 120              		.loc 1 137 1 view .LVU21
 121 0016 06B0     		add	sp, sp, #24
 122              	.LCFI4:
 123              		.cfi_remember_state
 124              		.cfi_def_cfa_offset 16
 125              		@ sp needed
 126 0018 70BD     		pop	{r4, r5, r6, pc}
 127              	.LVL2:
 128              	.L9:
 129              	.LCFI5:
 130              		.cfi_restore_state
 131              		.loc 1 137 1 view .LVU22
 132 001a 0446     		mov	r4, r0
  95:Core/Src/stm32f1xx_hal_msp.c **** 
 133              		.loc 1 95 5 is_stmt 1 view .LVU23
 134              	.LBB4:
  95:Core/Src/stm32f1xx_hal_msp.c **** 
 135              		.loc 1 95 5 view .LVU24
  95:Core/Src/stm32f1xx_hal_msp.c **** 
 136              		.loc 1 95 5 view .LVU25
 137 001c 03F55843 		add	r3, r3, #55296
 138 0020 9A69     		ldr	r2, [r3, #24]
 139 0022 42F48042 		orr	r2, r2, #16384
 140 0026 9A61     		str	r2, [r3, #24]
  95:Core/Src/stm32f1xx_hal_msp.c **** 
 141              		.loc 1 95 5 view .LVU26
 142 0028 9A69     		ldr	r2, [r3, #24]
 143 002a 02F48042 		and	r2, r2, #16384
 144 002e 0092     		str	r2, [sp]
  95:Core/Src/stm32f1xx_hal_msp.c **** 
 145              		.loc 1 95 5 view .LVU27
 146 0030 009A     		ldr	r2, [sp]
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccWnl6Bn.s 			page 6


 147              	.LBE4:
  95:Core/Src/stm32f1xx_hal_msp.c **** 
 148              		.loc 1 95 5 view .LVU28
  97:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 149              		.loc 1 97 5 view .LVU29
 150              	.LBB5:
  97:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 151              		.loc 1 97 5 view .LVU30
  97:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 152              		.loc 1 97 5 view .LVU31
 153 0032 9A69     		ldr	r2, [r3, #24]
 154 0034 42F00402 		orr	r2, r2, #4
 155 0038 9A61     		str	r2, [r3, #24]
  97:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 156              		.loc 1 97 5 view .LVU32
 157 003a 9B69     		ldr	r3, [r3, #24]
 158 003c 03F00403 		and	r3, r3, #4
 159 0040 0193     		str	r3, [sp, #4]
  97:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 160              		.loc 1 97 5 view .LVU33
 161 0042 019B     		ldr	r3, [sp, #4]
 162              	.LBE5:
  97:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 163              		.loc 1 97 5 view .LVU34
 102:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 164              		.loc 1 102 5 view .LVU35
 102:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 165              		.loc 1 102 25 is_stmt 0 view .LVU36
 166 0044 4FF40073 		mov	r3, #512
 167 0048 0293     		str	r3, [sp, #8]
 103:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 168              		.loc 1 103 5 is_stmt 1 view .LVU37
 103:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 169              		.loc 1 103 26 is_stmt 0 view .LVU38
 170 004a 0223     		movs	r3, #2
 171 004c 0393     		str	r3, [sp, #12]
 104:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 172              		.loc 1 104 5 is_stmt 1 view .LVU39
 104:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 173              		.loc 1 104 27 is_stmt 0 view .LVU40
 174 004e 0323     		movs	r3, #3
 175 0050 0593     		str	r3, [sp, #20]
 105:Core/Src/stm32f1xx_hal_msp.c **** 
 176              		.loc 1 105 5 is_stmt 1 view .LVU41
 177 0052 174E     		ldr	r6, .L11+4
 178 0054 02A9     		add	r1, sp, #8
 179 0056 3046     		mov	r0, r6
 180              	.LVL3:
 105:Core/Src/stm32f1xx_hal_msp.c **** 
 181              		.loc 1 105 5 is_stmt 0 view .LVU42
 182 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 183              	.LVL4:
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 184              		.loc 1 107 5 is_stmt 1 view .LVU43
 107:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 185              		.loc 1 107 25 is_stmt 0 view .LVU44
 186 005c 4FF48063 		mov	r3, #1024
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccWnl6Bn.s 			page 7


 187 0060 0293     		str	r3, [sp, #8]
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 188              		.loc 1 108 5 is_stmt 1 view .LVU45
 108:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 189              		.loc 1 108 26 is_stmt 0 view .LVU46
 190 0062 0025     		movs	r5, #0
 191 0064 0395     		str	r5, [sp, #12]
 109:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 192              		.loc 1 109 5 is_stmt 1 view .LVU47
 109:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 193              		.loc 1 109 26 is_stmt 0 view .LVU48
 194 0066 0495     		str	r5, [sp, #16]
 110:Core/Src/stm32f1xx_hal_msp.c **** 
 195              		.loc 1 110 5 is_stmt 1 view .LVU49
 196 0068 02A9     		add	r1, sp, #8
 197 006a 3046     		mov	r0, r6
 198 006c FFF7FEFF 		bl	HAL_GPIO_Init
 199              	.LVL5:
 114:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 200              		.loc 1 114 5 view .LVU50
 114:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 201              		.loc 1 114 29 is_stmt 0 view .LVU51
 202 0070 1048     		ldr	r0, .L11+8
 203 0072 114B     		ldr	r3, .L11+12
 204 0074 0360     		str	r3, [r0]
 115:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 205              		.loc 1 115 5 is_stmt 1 view .LVU52
 115:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 206              		.loc 1 115 35 is_stmt 0 view .LVU53
 207 0076 4560     		str	r5, [r0, #4]
 116:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 208              		.loc 1 116 5 is_stmt 1 view .LVU54
 116:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 209              		.loc 1 116 35 is_stmt 0 view .LVU55
 210 0078 8560     		str	r5, [r0, #8]
 117:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 211              		.loc 1 117 5 is_stmt 1 view .LVU56
 117:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 212              		.loc 1 117 32 is_stmt 0 view .LVU57
 213 007a 8023     		movs	r3, #128
 214 007c C360     		str	r3, [r0, #12]
 118:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 215              		.loc 1 118 5 is_stmt 1 view .LVU58
 118:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 216              		.loc 1 118 45 is_stmt 0 view .LVU59
 217 007e 0561     		str	r5, [r0, #16]
 119:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 218              		.loc 1 119 5 is_stmt 1 view .LVU60
 119:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 219              		.loc 1 119 42 is_stmt 0 view .LVU61
 220 0080 4561     		str	r5, [r0, #20]
 120:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 221              		.loc 1 120 5 is_stmt 1 view .LVU62
 120:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 222              		.loc 1 120 30 is_stmt 0 view .LVU63
 223 0082 8561     		str	r5, [r0, #24]
 121:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccWnl6Bn.s 			page 8


 224              		.loc 1 121 5 is_stmt 1 view .LVU64
 121:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 225              		.loc 1 121 34 is_stmt 0 view .LVU65
 226 0084 C561     		str	r5, [r0, #28]
 122:Core/Src/stm32f1xx_hal_msp.c ****     {
 227              		.loc 1 122 5 is_stmt 1 view .LVU66
 122:Core/Src/stm32f1xx_hal_msp.c ****     {
 228              		.loc 1 122 9 is_stmt 0 view .LVU67
 229 0086 FFF7FEFF 		bl	HAL_DMA_Init
 230              	.LVL6:
 122:Core/Src/stm32f1xx_hal_msp.c ****     {
 231              		.loc 1 122 8 view .LVU68
 232 008a 58B9     		cbnz	r0, .L10
 233              	.L7:
 127:Core/Src/stm32f1xx_hal_msp.c **** 
 234              		.loc 1 127 5 is_stmt 1 view .LVU69
 127:Core/Src/stm32f1xx_hal_msp.c **** 
 235              		.loc 1 127 5 view .LVU70
 236 008c 094B     		ldr	r3, .L11+8
 237 008e E363     		str	r3, [r4, #60]
 127:Core/Src/stm32f1xx_hal_msp.c **** 
 238              		.loc 1 127 5 view .LVU71
 239 0090 5C62     		str	r4, [r3, #36]
 127:Core/Src/stm32f1xx_hal_msp.c **** 
 240              		.loc 1 127 5 view .LVU72
 130:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
 241              		.loc 1 130 5 view .LVU73
 242 0092 0022     		movs	r2, #0
 243 0094 1146     		mov	r1, r2
 244 0096 2520     		movs	r0, #37
 245 0098 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 246              	.LVL7:
 131:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 247              		.loc 1 131 5 view .LVU74
 248 009c 2520     		movs	r0, #37
 249 009e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 250              	.LVL8:
 251              		.loc 1 137 1 is_stmt 0 view .LVU75
 252 00a2 B8E7     		b	.L5
 253              	.L10:
 124:Core/Src/stm32f1xx_hal_msp.c ****     }
 254              		.loc 1 124 7 is_stmt 1 view .LVU76
 255 00a4 FFF7FEFF 		bl	Error_Handler
 256              	.LVL9:
 257 00a8 F0E7     		b	.L7
 258              	.L12:
 259 00aa 00BF     		.align	2
 260              	.L11:
 261 00ac 00380140 		.word	1073821696
 262 00b0 00080140 		.word	1073809408
 263 00b4 00000000 		.word	hdma_usart1_rx
 264 00b8 58000240 		.word	1073872984
 265              		.cfi_endproc
 266              	.LFE66:
 268              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 269              		.align	1
 270              		.global	HAL_UART_MspDeInit
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccWnl6Bn.s 			page 9


 271              		.syntax unified
 272              		.thumb
 273              		.thumb_func
 275              	HAL_UART_MspDeInit:
 276              	.LVL10:
 277              	.LFB67:
 138:Core/Src/stm32f1xx_hal_msp.c **** 
 139:Core/Src/stm32f1xx_hal_msp.c **** /**
 140:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 141:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 142:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 143:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 144:Core/Src/stm32f1xx_hal_msp.c **** */
 145:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 146:Core/Src/stm32f1xx_hal_msp.c **** {
 278              		.loc 1 146 1 view -0
 279              		.cfi_startproc
 280              		@ args = 0, pretend = 0, frame = 0
 281              		@ frame_needed = 0, uses_anonymous_args = 0
 147:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 282              		.loc 1 147 3 view .LVU78
 283              		.loc 1 147 11 is_stmt 0 view .LVU79
 284 0000 0268     		ldr	r2, [r0]
 285              		.loc 1 147 5 view .LVU80
 286 0002 0B4B     		ldr	r3, .L20
 287 0004 9A42     		cmp	r2, r3
 288 0006 00D0     		beq	.L19
 289 0008 7047     		bx	lr
 290              	.L19:
 146:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 291              		.loc 1 146 1 view .LVU81
 292 000a 10B5     		push	{r4, lr}
 293              	.LCFI6:
 294              		.cfi_def_cfa_offset 8
 295              		.cfi_offset 4, -8
 296              		.cfi_offset 14, -4
 297 000c 0446     		mov	r4, r0
 148:Core/Src/stm32f1xx_hal_msp.c ****   {
 149:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 150:Core/Src/stm32f1xx_hal_msp.c **** 
 151:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 152:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 153:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 298              		.loc 1 153 5 is_stmt 1 view .LVU82
 299 000e 094A     		ldr	r2, .L20+4
 300 0010 9369     		ldr	r3, [r2, #24]
 301 0012 23F48043 		bic	r3, r3, #16384
 302 0016 9361     		str	r3, [r2, #24]
 154:Core/Src/stm32f1xx_hal_msp.c **** 
 155:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 156:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 157:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 158:Core/Src/stm32f1xx_hal_msp.c ****     */
 159:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 303              		.loc 1 159 5 view .LVU83
 304 0018 4FF4C061 		mov	r1, #1536
 305 001c 0648     		ldr	r0, .L20+8
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccWnl6Bn.s 			page 10


 306              	.LVL11:
 307              		.loc 1 159 5 is_stmt 0 view .LVU84
 308 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 309              	.LVL12:
 160:Core/Src/stm32f1xx_hal_msp.c **** 
 161:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1 DMA DeInit */
 162:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 310              		.loc 1 162 5 is_stmt 1 view .LVU85
 311 0022 E06B     		ldr	r0, [r4, #60]
 312 0024 FFF7FEFF 		bl	HAL_DMA_DeInit
 313              	.LVL13:
 163:Core/Src/stm32f1xx_hal_msp.c **** 
 164:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1 interrupt DeInit */
 165:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 314              		.loc 1 165 5 view .LVU86
 315 0028 2520     		movs	r0, #37
 316 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 317              	.LVL14:
 166:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 167:Core/Src/stm32f1xx_hal_msp.c **** 
 168:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 169:Core/Src/stm32f1xx_hal_msp.c ****   }
 170:Core/Src/stm32f1xx_hal_msp.c **** 
 171:Core/Src/stm32f1xx_hal_msp.c **** }
 318              		.loc 1 171 1 is_stmt 0 view .LVU87
 319 002e 10BD     		pop	{r4, pc}
 320              	.LVL15:
 321              	.L21:
 322              		.loc 1 171 1 view .LVU88
 323              		.align	2
 324              	.L20:
 325 0030 00380140 		.word	1073821696
 326 0034 00100240 		.word	1073876992
 327 0038 00080140 		.word	1073809408
 328              		.cfi_endproc
 329              	.LFE67:
 331              		.text
 332              	.Letext0:
 333              		.file 2 "c:\\users\\84935\\stm32f103c8t6\\tools\\gcc-arm-none-eabi-10.3-2021.10-win32\\gcc-arm-non
 334              		.file 3 "c:\\users\\84935\\stm32f103c8t6\\tools\\gcc-arm-none-eabi-10.3-2021.10-win32\\gcc-arm-non
 335              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 336              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 337              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 338              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 339              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 340              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 341              		.file 10 "Core/Inc/main.h"
ARM GAS  C:\Users\84935\AppData\Local\Temp\ccWnl6Bn.s 			page 11


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_msp.c
C:\Users\84935\AppData\Local\Temp\ccWnl6Bn.s:18     .text.HAL_MspInit:00000000 $t
C:\Users\84935\AppData\Local\Temp\ccWnl6Bn.s:24     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\84935\AppData\Local\Temp\ccWnl6Bn.s:75     .text.HAL_MspInit:0000002c $d
C:\Users\84935\AppData\Local\Temp\ccWnl6Bn.s:80     .text.HAL_UART_MspInit:00000000 $t
C:\Users\84935\AppData\Local\Temp\ccWnl6Bn.s:86     .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\84935\AppData\Local\Temp\ccWnl6Bn.s:261    .text.HAL_UART_MspInit:000000ac $d
C:\Users\84935\AppData\Local\Temp\ccWnl6Bn.s:269    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\84935\AppData\Local\Temp\ccWnl6Bn.s:275    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\84935\AppData\Local\Temp\ccWnl6Bn.s:325    .text.HAL_UART_MspDeInit:00000030 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
hdma_usart1_rx
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
