# 1 "arch/arm64/boot/dts/exynos/exynos8895-dream2lte_eur_open_04.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/exynos/exynos8895-dream2lte_eur_open_04.dts"
# 12 "arch/arm64/boot/dts/exynos/exynos8895-dream2lte_eur_open_04.dts"
/dts-v1/;
# 1 "arch/arm64/boot/dts/exynos/exynos8895-dream2lte_common.dtsi" 1
# 12 "arch/arm64/boot/dts/exynos/exynos8895-dream2lte_common.dtsi"
# 1 "arch/arm64/boot/dts/exynos/exynos8895-rmem.dtsi" 1
# 12 "arch/arm64/boot/dts/exynos/exynos8895-rmem.dtsi"
/memreserve/ 0xE0000000 0x1900000;

/ {
 reserved-memory {
  #address-cells = <2>;
  #size-cells = <1>;
  ranges;

  dram_test {
   compatible = "exynos8895,dram_test";
   reg = <0x0 0x80002000 0x2000>;
  };

  seclog_mem {
   compatible = "exynos8895,seclog";
   reg = <0x0 0xC0000000 0x10000>;
  };

  camera {
   compatible = "exynos8890-ion,camera";
   reg = <0x0 0xC0010000 0xE400000>;
   id = <10>;
  };

  secure_camera {
   compatible = "exynos8890-ion,secure_camera";
   ion,secure;
   reg = <0x0 0xD0000000 0x1400000>;
   id = <11>;
  };

  abox_rmem: abox_rmem@0xEA800000 {
   compatible = "exynos,abox_rmem";
   reg = <0x0 0xEA800000 0x400000>;
  };

  video_stream {
   compatible = "exynos8890-ion,vstream";
   ion,secure;
   ion,reusable;
   reg = <0x0 0xE3C00000 0x3800000>;
   id = <3>;
   compat-id = <25 31>;
  };

  tui {

   compatible = "exynos8890-ion,tui";
   ion,reusable;
   reg = <0x0 0xE7400000 0x3400000>;
   id = <12>;
  };

  crypto {
   compatible = "exynos8890-ion,crypto";
   ion,reusable;
   reg = <0x0 0xF3400000 0x1800000>;
   id = <1>;
  };

  modem_if {
   compatible = "exynos,modem_if";
   reg = <0x0 0xF4C00000 0x9000000>;
  };

  cp_ram_logging {
   compatible = "exynos,cp_ram_logging";
   reg = <0x0 0xFDC00000 0x2000000>;
  };

  gnss_if {
   compatible = "exynos,gnss_if";
   reg = <0x0 0xFFC00000 0x400000>;
  };
 };
};
# 13 "arch/arm64/boot/dts/exynos/exynos8895-dream2lte_common.dtsi" 2
# 1 "arch/arm64/boot/dts/exynos/exynos8895.dtsi" 1
# 16 "arch/arm64/boot/dts/exynos/exynos8895.dtsi"
# 1 "./arch/arm64/boot/dts/include/dt-bindings/clock/exynos8895.h" 1
# 17 "arch/arm64/boot/dts/exynos/exynos8895.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/ufs/ufs.h" 1
# 18 "arch/arm64/boot/dts/exynos/exynos8895.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/soc/samsung/exynos8895.h" 1
# 19 "arch/arm64/boot/dts/exynos/exynos8895.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/sysmmu/sysmmu.h" 1
# 20 "arch/arm64/boot/dts/exynos/exynos8895.dtsi" 2
# 1 "./arch/arm64/boot/dts/include/dt-bindings/thermal/thermal.h" 1
# 21 "arch/arm64/boot/dts/exynos/exynos8895.dtsi" 2
# 1 "arch/arm64/boot/dts/exynos/exynos8895-pinctrl.dtsi" 1
# 15 "arch/arm64/boot/dts/exynos/exynos8895-pinctrl.dtsi"
/ {

 pinctrl@164B0000 {
  gpa0: gpa0 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
   interrupt-parent = <&gic>;
   interrupts = <0 0 0>, <0 1 0>, <0 2 0>, <0 3 0>,
         <0 4 0>, <0 5 0>, <0 6 0>, <0 7 0>;
  };

  gpa1: gpa1 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <3>;
   interrupt-parent = <&gic>;
   interrupts = <0 8 0>, <0 9 0>, <0 10 0>, <0 11 0>,
         <0 12 0>, <0 13 0>, <0 14 0>, <0 15 0>;
  };

  gpa2: gpa2 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpa3: gpa3 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpa4: gpa4 {
   gpio-controller;
   #gpio-cells = <2>;
  };

  bt_hostwake: bt-hostwake {
   samsung,pins = "gpa2-3";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   samsung,pin-con-pdn = <2>;
   samsung,pin-pud-pdn = <0>;
  };

  uart1_bus: uart1-bus {
   samsung,pins = "gpa4-4", "gpa4-3", "gpa4-2", "gpa4-1";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };

  uart1_default: uart1-default {
   samsung,pins = "gpa4-4", "gpa4-3", "gpa4-2", "gpa4-1";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <3>;
  };

  uart1_btsleep: uart1-btsleep {
   samsung,pins = "gpa4-4", "gpa4-3", "gpa4-2", "gpa4-1";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  pcie_wake: pcie_wake {
   samsung,pins = "gpa3-3";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
  };

  wlan_host_wake: wlan_host_wake{
     samsung,pins = "gpa0-7";
     samsung,pin-function = <0xf>;
     samsung,pin-pud = <1>;
     samsung,pin-con-pdn = <3>;
     samsung,pin-pud-pdn = <1>;
  };
 };


 pinctrl@13E60000 {
  gph0: gph0 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gph1: gph1 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gph3: gph3 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  aud_codec_mclk: aud-codec-mclk {
   samsung,pins = "gph0-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <1>;
  };

  aud_codec_mclk_idle: aud-codec-mclk-idle {
   samsung,pins = "gph0-0";
   samsung,pin-function = <0>;
   samsung,pin-pud = <1>;
  };

  aud_codec_bus: aud-codec-bus {
   samsung,pins = "gph0-1", "gph0-2", "gph0-3", "gph0-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <1>;
  };

  aud_codec_bus_idle: aud-codec-bus-idle {
   samsung,pins = "gph0-1", "gph0-2", "gph0-3", "gph0-4";
   samsung,pin-function = <0>;
   samsung,pin-pud = <1>;
  };

  aud_spk_bus: aud-spk-bus {
   samsung,pins = "gph0-5", "gph0-6", "gph0-7";
   samsung,pin-function = <2>;
   samsung,pin-pud = <1>;
  };

  aud_spk_bus_idle: aud-spk-bus-idle {
   samsung,pins = "gph0-5", "gph0-6", "gph0-7";
   samsung,pin-function = <0>;
   samsung,pin-pud = <1>;
  };

  aud_fm_bus: aud-fm-bus {
   samsung,pins = "gph1-0", "gph1-1", "gph1-2";
   samsung,pin-function = <2>;
   samsung,pin-pud = <1>;
  };

  aud_fm_bus_idle: aud-fm-bus-idle {
   samsung,pins = "gph1-0", "gph1-1", "gph1-2";
   samsung,pin-function = <0>;
   samsung,pin-pud = <1>;
  };

  aud_bt_bus: aud-bt-bus {
   samsung,pins = "gph1-3", "gph1-4", "gph1-5", "gph1-6";
   samsung,pin-function = <2>;
   samsung,pin-pud = <1>;
  };

  aud_bt_bus_idle: aud-bt-bus-idle {
   samsung,pins = "gph1-3", "gph1-4", "gph1-5", "gph1-6";
   samsung,pin-function = <0>;
   samsung,pin-pud = <1>;
  };

  aud_cdma_bus: aud-cdma-bus {
   samsung,pins = "gph3-0", "gph3-1", "gph3-2", "gph3-3";
   samsung,pin-function = <2>;
   samsung,pin-pud = <1>;
  };

  aud_cdma_bus_idle: aud-cdma-bus-idle {
   samsung,pins = "gph3-0", "gph3-1", "gph3-2", "gph3-3";
   samsung,pin-function = <0>;
   samsung,pin-pud = <1>;
  };
 };


 pinctrl@14080000 {
  gph2: gph2 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  dmic_bus_clk: dmic-bus-clk {
   samsung,pins = "gph2-2";
   samsung,pin-function = <2>;
   samsung,pin-pud = <1>;
   samsung,pin-con-pdn = <2>;
  };

  amic_bus_clk: amic-bus-clk {
   samsung,pins = "gph2-2";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   samsung,pin-con-pdn = <2>;
  };


  mic_bus_clk_idle: mic-bus-clk-idle {
   samsung,pins = "gph2-2";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   samsung,pin-con-pdn = <2>;
  };

  dmic_pdm: dmic-pdm {
   samsung,pins = "gph2-1";
   samsung,pin-function = <2>;
   samsung,pin-pud = <1>;
   samsung,pin-con-pdn = <2>;
  };

  dmic_pdm_idle: dmic-pdm-idle {
   samsung,pins = "gph2-1";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   samsung,pin-con-pdn = <2>;
  };

  amic_pdm: amic-pdm {
   samsung,pins = "gph2-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-con-pdn = <2>;
  };

  amic_pdm_idle: amic-pdm-idle {
   samsung,pins = "gph2-0";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   samsung,pin-con-pdn = <2>;
  };
 };


 pinctrl@11050000 {
  gpi0: gpi0 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };
  gpi1: gpi1 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  ufs_rst_n: ufs-rst-n {
   samsung,pins = "gpi0-1";
   samsung,pin-function = <3>;
   samsung,pin-pud = <0>;
   samsung,pin-con-pdn = <3>;
  };

  ufs_refclk_out: ufs-refclk-out {
   samsung,pins = "gpi0-0";
   samsung,pin-function = <3>;
   samsung,pin-pud = <0>;
   samsung,pin-con-pdn = <3>;
  };
 };


 pinctrl@11430000 {
  gpj1: gpj1 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };
  gpj0: gpj0 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  sd2_clk: sd2-clk {
   samsung,pins = "gpj0-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <2>;
  };

  sd2_cmd: sd2-cmd {
   samsung,pins = "gpj0-1";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <1>;
  };

  sd2_bus1: sd2-bus-width1 {
   samsung,pins = "gpj0-2";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <1>;
  };

  sd2_bus4: sd2-bus-width4 {
   samsung,pins = "gpj0-3", "gpj0-4", "gpj0-5";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <1>;
  };


  sd2_clk_fast_slew_rate_1x: sd2-clk_fast_slew_rate_1x {
   samsung,pins = "gpj0-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  sd2_clk_fast_slew_rate_2x: sd2-clk_fast_slew_rate_2x {
   samsung,pins = "gpj0-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <1>;
  };

  sd2_clk_fast_slew_rate_3x: sd2-clk_fast_slew_rate_3x {
   samsung,pins = "gpj0-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <2>;
  };

  sd2_clk_fast_slew_rate_4x: sd2-clk_fast_slew_rate_4x {
   samsung,pins = "gpj0-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <3>;
  };

  pcie0_clkreq: pcie0_clkreq {
   samsung,pins = "gpj1-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <3>;
   samsung,pin-con-pdn = <3>;
   samsung,pin-pud-pdn = <3>;
  };

  pcie0_clkreq_output: pcie0_clkreq_output {
   samsung,pins = "gpj1-0";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <3>;
   samsung,pin-con-pdn = <3>;
   samsung,pin-pud-pdn = <3>;
   samsung,pin-val = <1>;
  };

  pcie0_perst: pcie0_perst {
   samsung,pins = "gpj1-2";
   samsung,pin-function = <1>;
   samsung,pin-drv = <3>;
   samsung,pin-con-pdn = <3>;
  };

  cfg_wlanen: cfg-wlanen {
   samsung,pins = "gpj1-3";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <3>;
   samsung,pin-con-pdn = <3>;
  };

  pcie1_clkreq: pcie1_clkreq {
   samsung,pins = "gpj1-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <3>;
   samsung,pin-con-pdn = <3>;
   samsung,pin-pud-pdn = <3>;
  };

  pcie1_clkreq_output: pcie1_clkreq_output {
   samsung,pins = "gpj1-4";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <3>;
   samsung,pin-con-pdn = <3>;
   samsung,pin-pud-pdn = <3>;
   samsung,pin-val = <1>;
       };

  pcie1_perst: pcie1_perst {
   samsung,pins = "gpj1-6";
   samsung,pin-function = <1>;
   samsung,pin-drv = <3>;
   samsung,pin-con-pdn = <3>;
  };

  bt_en: bt-en {
   samsung,pins ="gpj1-7";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-con-pdn = <3>;
   samsung,pin-pud-pdn = <0>;
  };

  bt_btwake: bt-btwake {
   samsung,pins = "gpj1-4";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-con-pdn = <3>;
   samsung,pin-pud-pdn = <0>;
  };
 };


 pinctrl@15A30000 {
  gpb2: gpb2 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  hsi2c0_bus: hsi2c0-bus {
   samsung,pins = "gpb2-1", "gpb2-0";
   samsung,pin-function = <3>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  speedy_bus: speedy-bus {
   samsung,pins = "gpb2-0";
   samsung,pin-function = <2>;
   samsung,pin-con-pdn = <3>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };
 };


 pinctrl@104D0000 {
  gpd0: gpd0 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpd1: gpd1 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpd2: gpd2 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpd3: gpd3 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpb1: gpb1 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpe7: gpe7 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpf1: gpf1 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  uart0_bus: uart0-bus {
   samsung,pins = "gpd0-7", "gpd0-6";
   samsung,pin-function = <3>;
   samsung,pin-pud = <0>;
  };

  uart2_bus_single: uart2-bus-single {
   samsung,pins = "gpd1-3", "gpd1-2", "gpd1-1", "gpd1-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };

  uart2_bus_dual: uart2-bus-dual {
   samsung,pins = "gpd1-1", "gpd1-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };

  uart3_bus_single: uart3-bus-single {
   samsung,pins = "gpd1-7", "gpd1-6", "gpd1-5", "gpd1-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };

  uart3_bus_dual: uart3-bus-dual {
   samsung,pins = "gpd1-5", "gpd1-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };

  uart4_bus_single: uart4-bus-single {
   samsung,pins = "gpd2-3", "gpd2-2", "gpd2-1", "gpd2-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };

  uart4_bus_dual: uart4-bus-dual {
   samsung,pins = "gpd2-1", "gpd2-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };

  uart5_bus_single: uart5-bus-single {
   samsung,pins = "gpd3-3", "gpd3-2", "gpd3-1", "gpd3-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };

  uart5_bus_dual: uart5-bus-dual {
   samsung,pins = "gpd3-1", "gpd3-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };

  hsi2c5_bus: hsi2c5-bus {
   samsung,pins = "gpd1-1", "gpd1-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c6_bus: hsi2c6-bus {
   samsung,pins = "gpd1-3", "gpd1-2";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c7_bus: hsi2c7-bus {
   samsung,pins = "gpd1-5", "gpd1-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c8_bus: hsi2c8-bus {
   samsung,pins = "gpd1-7", "gpd1-6";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c9_bus: hsi2c9-bus {
   samsung,pins = "gpd2-1", "gpd2-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c10_bus: hsi2c10-bus {
   samsung,pins = "gpd2-3", "gpd2-2";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c11_bus: hsi2c11-bus {
   samsung,pins = "gpd3-1", "gpd3-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c12_bus: hsi2c12-bus {
   samsung,pins = "gpd3-3", "gpd3-2";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hs_i2c14_bus: hs-i2c14-bus {
   samsung,pins = "gpe6-3", "gpe6-2";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <2>;
  };

  spi2_bus: spi2-bus {
   samsung,pins = "gpd1-3", "gpd1-2", "gpd1-1", "gpd1-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <2>;
  };

  spi2_cs: spi2-cs {
   samsung,pins = "gpd1-2";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi2_cs_func: spi2-cs-func {
   samsung,pins = "gpd1-2";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi3_bus: spi3-bus {
   samsung,pins = "gpd1-7", "gpd1-5", "gpd1-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  spi3_cs: spi3-cs {
   samsung,pins = "gpd1-6";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi3_cs_func: spi3-cs-func {
   samsung,pins = "gpd1-6";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi4_bus: spi4-bus {
   samsung,pins = "gpd2-3", "gpd2-1", "gpd2-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi4_cs: spi4-cs {
   samsung,pins = "gpd2-2";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi4_cs_func: spi4-cs-func {
   samsung,pins = "gpd2-2";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi5_bus: spi5-bus {
   samsung,pins = "gpd3-3", "gpd3-1", "gpd3-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi5_cs: spi5-cs {
   samsung,pins = "gpd3-2";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi5_cs_func: spi5-cs-func {
   samsung,pins = "gpd3-2";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  pwm_tout1: pwm-tout1 {
      samsung,pins = "gpd0-5";
      samsung,pin-function = <2>;
      samsung,pin-pud = <1>;
      samsung,pin-drv = <0>;
  };

  iris_en_out: iris_en_out {
   samsung,pins = "gpe7-3";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
   samsung,pin-val = <0>;
  };

  sub_cam_io_out: sub_cam_io_out {
   samsung,pins = "gpe7-7";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
   samsung,pin-val = <0>;
  };

  motor_rst_n: motor_rst_n {
   samsung,pins = "gpe7-4";
   samsung,pin-function = <1>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <0>;
  };

  sub_cam_af_out: sub_cam_af_out {
   samsung,pins = "gpf1-0";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
   samsung,pin-val = <0>;
  };

  motor_mode: motor_mode {
   samsung,pins = "gpf1-6";
   samsung,pin-function = <1>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <0>;
  };
 };


 pinctrl@10980000 {
  gpb0: gpb0 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpc0: gpc0 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpc1: gpc1 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpc2: gpc2 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpc3: gpc3 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpk0: gpk0 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpe5: gpe5 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpe6: gpe6 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpe2: gpe2 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpe3: gpe3 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpe4: gpe4 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpf0: gpf0 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpe1: gpe1 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpg0: gpg0 {
   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  uart6_bus_single: uart6-bus-single {
   samsung,pins = "gpe5-3", "gpe5-2", "gpe5-1", "gpe5-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };

  uart6_bus_dual: uart6-bus-dual {
   samsung,pins = "gpe5-1", "gpe5-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };

  uart7_bus_single: uart7-bus-single {
   samsung,pins = "gpe1-3", "gpe1-2", "gpe1-1", "gpe1-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };

  uart7_bus_dual: uart7-bus-dual {
   samsung,pins = "gpe1-1", "gpe1-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };

  uart8_bus_single: uart8-bus-single {
   samsung,pins = "gpe1-7", "gpe1-6", "gpe1-5", "gpe1-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };

  uart8_bus_dual: uart8-bus-dual {
   samsung,pins = "gpe1-5", "gpe1-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };

  uart9_bus_single: uart9-bus-single {
   samsung,pins = "gpe2-3", "gpe2-2", "gpe2-1", "gpe2-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };

  uart9_bus_dual: uart9-bus-dual {
   samsung,pins = "gpe2-1", "gpe2-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };

  uart10_bus_single: uart10-bus-single {
   samsung,pins = "gpe2-7", "gpe2-6", "gpe2-5", "gpe2-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };

  uart10_bus_dual: uart10-bus-dual {
   samsung,pins = "gpe2-5", "gpe2-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };

  uart11_bus_single: uart11-bus-single {
   samsung,pins = "gpe3-3", "gpe3-2", "gpe3-1", "gpe3-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };

  uart11_bus_dual: uart11-bus-dual {
   samsung,pins = "gpe3-1", "gpe3-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };

  uart12_bus_single: uart12-bus-single {
   samsung,pins = "gpe3-7", "gpe3-6", "gpe3-5", "gpe3-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };

  uart12_bus_dual: uart12-bus-dual {
   samsung,pins = "gpe3-5", "gpe3-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };

  uart13_bus_single: uart13-bus-single {
   samsung,pins = "gpe4-3", "gpe4-2", "gpe4-1", "gpe4-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };

  uart13_bus_dual: uart13-bus-dual {
   samsung,pins = "gpe4-1", "gpe4-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };

  uart14_bus_single: uart14-bus-single {
   samsung,pins = "gpe4-7", "gpe4-6", "gpe4-5", "gpe4-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };

  uart14_bus_dual: uart14-bus-dual {
   samsung,pins = "gpe4-5", "gpe4-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };

  uart15_bus_single: uart15-bus-single {
   samsung,pins = "gpe5-7", "gpe5-6", "gpe5-5", "gpe5-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };

  uart15_bus_dual: uart15-bus-dual {
   samsung,pins = "gpe5-5", "gpe5-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
  };

  fimc_is_flash_is: fimc-is-flash-is {
   samsung,pins = "gpc0-1", "gpc0-2";
   samsung,pin-function = <1>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <0>;
  };

  vtcam_rst_out: vtcam_rst_out {
   samsung,pins = "gpc0-3";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
   samsung,pin-val = <0>;
  };

  cam_rst_out: cam_rst_out {
   samsung,pins = "gpc0-4";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
   samsung,pin-val = <0>;
  };

  ois_rst_out: ois_rst_out {
   samsung,pins = "gpc1-0";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <1>;
   samsung,pin-val = <0>;
  };

  comp_rst_out: comp_rst_out {
   samsung,pins = "gpc1-1";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
   samsung,pin-val = <0>;
  };

  sub_cam_rst_out: sub_cam_rst_out {
   samsung,pins = "gpc1-2";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
   samsung,pin-val = <0>;
  };

  sub_cam_en_out: sub_cam_en_out {
   samsung,pins = "gpc1-3";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <1>;
   samsung,pin-val = <0>;
  };

  iris_rst_out: iris_rst_out {
   samsung,pins = "gpc1-4";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
   samsung,pin-val = <0>;
  };

  hsi2c1_bus: hsi2c1-bus {
   samsung,pins = "gpc2-1", "gpc2-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c1_bus_in: hsi2c1-bus-in {
   samsung,pins = "gpc2-1", "gpc2-0";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c2_bus: hsi2c2-bus {
   samsung,pins = "gpc2-3", "gpc2-2";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <3>;
  };

  hsi2c2_bus_in: hsi2c2-bus-in {
   samsung,pins = "gpc2-3", "gpc2-2";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c3_bus: hsi2c3-bus {
   samsung,pins = "gpc2-5", "gpc2-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c3_bus_in: hsi2c3-bus-in {
   samsung,pins = "gpc2-5", "gpc2-4";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c4_bus: hsi2c4-bus {
   samsung,pins = "gpc2-7", "gpc2-6";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c4_bus_in: hsi2c4-bus-in {
   samsung,pins = "gpc2-7", "gpc2-6";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c13_bus: hsi2c13-bus {
   samsung,pins = "gpe5-1", "gpe5-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c14_bus: hsi2c14-bus {
   samsung,pins = "gpe5-3", "gpe5-2";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c15_bus: hsi2c15-bus {
   samsung,pins = "gpe1-1", "gpe1-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c16_bus: hsi2c16-bus {
   samsung,pins = "gpe1-3", "gpe1-2";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c17_bus: hsi2c17-bus {
   samsung,pins = "gpe1-5", "gpe1-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c18_bus: hsi2c18-bus {
   samsung,pins = "gpe1-7", "gpe1-6";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c19_bus: hsi2c19-bus {
   samsung,pins = "gpe2-1", "gpe2-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c20_bus: hsi2c20-bus {
   samsung,pins = "gpe2-3", "gpe2-2";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c21_bus: hsi2c21-bus {
   samsung,pins = "gpe2-5", "gpe2-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c22_bus: hsi2c22-bus {
   samsung,pins = "gpe2-7", "gpe2-6";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c23_bus: hsi2c23-bus {
   samsung,pins = "gpe3-1", "gpe3-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c24_bus: hsi2c24-bus {
   samsung,pins = "gpe3-3", "gpe3-2";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c25_bus: hsi2c25-bus {
   samsung,pins = "gpe3-5", "gpe3-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c26_bus: hsi2c26-bus {
   samsung,pins = "gpe3-7", "gpe3-6";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c27_bus: hsi2c27-bus {
   samsung,pins = "gpe4-1", "gpe4-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c27_bus_in: hsi2c27-bus-in {
   samsung,pins = "gpe4-1", "gpe4-0";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c28_bus: hsi2c28-bus {
   samsung,pins = "gpe4-3", "gpe4-2";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c28_bus_in: hsi2c28-bus-in {
   samsung,pins = "gpe4-3", "gpe4-2";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c29_bus: hsi2c29-bus {
   samsung,pins = "gpe4-5", "gpe4-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c30_bus: hsi2c30-bus {
   samsung,pins = "gpe4-7", "gpe4-6";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <2>;
  };

  hsi2c31_bus: hsi2c31-bus {
   samsung,pins = "gpe5-5", "gpe5-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  hsi2c32_bus: hsi2c32-bus {
   samsung,pins = "gpe5-7", "gpe5-6";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  spi0_bus: spi0-bus {
   samsung,pins = "gpc3-3", "gpc3-2", "gpc3-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi0_cs: spi0-cs {
   samsung,pins = "gpc3-1";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi0_cs_func: spi0-cs-func {
   samsung,pins = "gpc3-1";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi1_bus: spi1-bus {
   samsung,pins = "gpc3-7", "gpc3-6", "gpc3-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi1_cs: spi1-cs {
   samsung,pins = "gpc3-5";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi1_cs_func: spi1-cs-func {
   samsung,pins = "gpc3-5";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi6_bus: spi6-bus {
   samsung,pins = "gpe5-3", "gpe5-1", "gpe5-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi6_cs: spi6-cs {
   samsung,pins = "gpe5-2";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi6_cs_func: spi6-cs-func {
   samsung,pins = "gpe5-2";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi7_bus: spi7-bus {
   samsung,pins = "gpe1-3", "gpe1-1", "gpe1-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi7_cs: spi7-cs {
   samsung,pins = "gpe1-2";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi7_cs_func: spi7-cs-func {
   samsung,pins = "gpe1-2";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi8_bus: spi8-bus {
   samsung,pins = "gpe1-7", "gpe1-5", "gpe1-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  spi8_bus_suspend: spi8-bus-suspend {
   samsung,pins = "gpe1-7", "gpe1-5", "gpe1-4";
   samsung,pin-function = <0>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <0>;
  };

  spi8_cs: spi8-cs {
   samsung,pins = "gpe1-6";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  spi8_cs_func: spi8-cs-func {
   samsung,pins = "gpe1-6";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  spi8_cs_func_suspend: spi8-cs-func-suspend {
   samsung,pins = "gpe1-6";
   samsung,pin-function = <0>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <0>;
  };

  spi9_bus: spi9-bus {
   samsung,pins = "gpe2-3", "gpe2-1", "gpe2-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi9_cs: spi9-cs {
   samsung,pins = "gpe2-2";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi9_cs_func: spi9-cs-func {
   samsung,pins = "gpe2-2";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi9_idle: spi9-idle {
   samsung,pins = "gpe2-3", "gpe2-2", "gpe2-1", "gpe2-0";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  spi10_bus: spi10-bus {
   samsung,pins = "gpe2-7", "gpe2-5", "gpe2-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  spi10_cs: spi10-cs {
   samsung,pins = "gpe2-6";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi10_cs_func: spi10-cs-func {
   samsung,pins = "gpe2-6";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi11_bus: spi11-bus {
   samsung,pins = "gpe3-3", "gpe3-1", "gpe3-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi11_cs: spi11-cs {
   samsung,pins = "gpe3-2";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi11_cs_func: spi11-cs-func {
   samsung,pins = "gpe3-2";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi12_bus: spi12-bus {
   samsung,pins = "gpe3-7", "gpe3-5", "gpe3-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi12_cs: spi12-cs {
   samsung,pins = "gpe3-6";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi12_cs_func: spi12-cs-func {
   samsung,pins = "gpe3-6";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi13_bus: spi13-bus {
   samsung,pins = "gpe4-3", "gpe4-1", "gpe4-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi13_cs: spi13-cs {
   samsung,pins = "gpe4-2";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi13_cs_func: spi13-cs-func {
   samsung,pins = "gpe4-2";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi14_bus: spi14-bus {
   samsung,pins = "gpe4-7", "gpe4-5", "gpe4-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi14_cs: spi14-cs {
   samsung,pins = "gpe4-6";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi14_cs_func: spi14-cs-func {
   samsung,pins = "gpe4-6";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi15_bus: spi15-bus {
   samsung,pins = "gpe5-7", "gpe5-5", "gpe5-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi15_cs: spi15-cs {
   samsung,pins = "gpe5-6";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  spi15_cs_func: spi15-cs-func {
   samsung,pins = "gpe5-6";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  decon_f_te_on: decon_f_te_on {
   samsung,pins = "gpb0-1";
   samsung,pin-function = <0xf>;
  };

  decon_f_te_off: decon_f_te_off {
   samsung,pins = "gpb0-1";
   samsung,pin-function = <0>;
  };

  fimc_is_mclk0_in: fimc_is_mclk0_in {
   samsung,pins = "gpk0-0";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <1>;
  };

  fimc_is_mclk1_in: fimc_is_mclk1_in {
   samsung,pins = "gpk0-1";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <1>;
  };

  fimc_is_mclk2_in: fimc_is_mclk2_in {
   samsung,pins = "gpk0-2";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <1>;
  };

  fimc_is_mclk3_in: fimc_is_mclk3_in {
   samsung,pins = "gpk0-3";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <2>;
  };

  fimc_is_mclk0_out: fimc_is_mclk0_out {
   samsung,pins = "gpk0-0";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <1>;
   samsung,pin-val = <0>;
  };

  fimc_is_mclk1_out: fimc_is_mclk1_out {
   samsung,pins = "gpk0-1";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <1>;
   samsung,pin-val = <0>;
  };

  fimc_is_mclk2_out: fimc_is_mclk2_out {
   samsung,pins = "gpk0-2";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <1>;
   samsung,pin-val = <0>;
  };

  fimc_is_mclk3_out: fimc_is_mclk3_out {
   samsung,pins = "gpk0-3";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <2>;
   samsung,pin-val = <0>;
  };

  fimc_is_mclk0_fn: fimc_is_mclk0_fn {
   samsung,pins = "gpk0-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <1>;
  };

  fimc_is_mclk1_fn: fimc_is_mclk1_fn {
   samsung,pins = "gpk0-1";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <1>;
  };

  fimc_is_mclk2_fn: fimc_is_mclk2_fn {
   samsung,pins = "gpk0-2";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <1>;
  };

  fimc_is_mclk3_fn: fimc_is_mclk3_fn {
   samsung,pins = "gpk0-3";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <2>;
  };

  fimc_is_spi_pin0_out: fimc-is-spi-pin0-out {
   samsung,pins = "gpc3-3", "gpc3-2", "gpc3-0";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
   samsung,pin-val = <0>;
  };

  fimc_is_spi_pin0_fn: fimc-is-spi-pin0-fn {
   samsung,pins = "gpc3-3", "gpc3-2", "gpc3-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <0>;
   samsung,pin-val = <0>;
  };

  fimc_is_spi_ssn0_out: fimc-is-spi-ssn0-out {
   samsung,pins = "gpc3-1";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
   samsung,pin-val = <0>;
  };

  fimc_is_spi_ssn0_inpd: fimc-is-spi-ssn0-inpd {
   samsung,pins = "gpc3-1";
   samsung,pin-function = <0>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <0>;
  };

  fimc_is_spi_ssn0_inpu: fimc-is-spi-ssn0-inpu {
   samsung,pins = "gpc3-1";
   samsung,pin-function = <0>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  fimc_is_spi_ssn0_fn: fimc-is-spi-ssn0-fn {
   samsung,pins = "gpc3-1";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  fimc_is_spi_pin1_out: fimc-is-spi-pin1-out {
   samsung,pins = "gpc3-7", "gpc3-6", "gpc3-4";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
   samsung,pin-val = <0>;
  };

  fimc_is_spi_pin1_fn: fimc-is-spi-pin1-fn {
   samsung,pins = "gpc3-7", "gpc3-6", "gpc3-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <0>;
   samsung,pin-val = <0>;
  };

  fimc_is_spi_ssn1_out: fimc-is-spi-ssn1-out {
   samsung,pins = "gpc3-5";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
   samsung,pin-val = <0>;
  };

  fimc_is_spi_ssn1_fn: fimc-is-spi-ssn1-fn {
   samsung,pins = "gpc3-5";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  sub_cam_1p0_out: sub_cam_1p0_out {
   samsung,pins = "gpe6-3";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
   samsung,pin-val = <0>;
  };

  hrm_irq: hrm-irq {
   samsung,pins = "gpe6-6";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <3>;
  };

  hrm_irqsleep: hrm-irqsleep {
   samsung,pins = "gpe6-6";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <3>;
  };

  hrm_irqidle: hrm-irqidle {
   samsung,pins = "gpe6-6";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <3>;
  };
 };
};
# 22 "arch/arm64/boot/dts/exynos/exynos8895.dtsi" 2
# 1 "arch/arm64/boot/dts/exynos/exynos8895-pm-domains.dtsi" 1
# 15 "arch/arm64/boot/dts/exynos/exynos8895-pm-domains.dtsi"
# 1 "./arch/arm64/boot/dts/include/dt-bindings/power/exynos-power.h" 1
# 16 "arch/arm64/boot/dts/exynos/exynos8895-pm-domains.dtsi" 2

/ {
 pd_abox: pd-abox@16484000 {
  compatible = "samsung,exynos-pd";
  reg = <0x0 0x16484000 0x20>;
  cal_id = <0xB1380000>;
  status = "okay";
  power-down-ok = <0x1>;
 };

 pd_cam: pd-cam@16484020 {
  compatible = "samsung,exynos-pd";
  reg = <0x0 0x16484020 0x20>;
  cal_id = <0xB1380001>;
  status = "okay";
 };

 pd_dbg: pd-dbg@16484040 {
  compatible = "samsung,exynos-pd";
  reg = <0x0 0x16484040 0x20>;
  cal_id = <0xB1380002>;
  status = "disabled";
 };

 pd_dcam: pd-dcam@16485220 {
  compatible = "samsung,exynos-pd";
  reg = <0x0 0x16485220 0x20>;
  cal_id = <0xB1380003>;
  status = "okay";
  parent = <&pd_srdz>;
 };

 pd_dpu0: pd-dpu0@16484060 {
  compatible = "samsung,exynos-pd";
  reg = <0x0 0x16484060 0x20>;
  cal_id = <0xB1380004>;
  status = "okay";
 };

 pd_dpu1: pd-dpu1@16484080 {
  compatible = "samsung,exynos-pd";
  reg = <0x0 0x16484080 0x20>;
  cal_id = <0xB1380005>;
  status = "okay";
  parent = <&pd_dpu0>;
 };

 pd_dsp: pd-dsp@164840a0 {
  compatible = "samsung,exynos-pd";
  reg = <0x0 0x164840a0 0x20>;
  cal_id = <0xB1380006>;
  status = "okay";
 };

 pd_g2d: pd-g2d@164840c0 {
  compatible = "samsung,exynos-pd";
  reg = <0x0 0x164840c0 0x20>;
  cal_id = <0xB1380007>;
  status = "okay";
 };

 pd_g3d: pd-g3d@164840e0 {
  compatible = "samsung,exynos-pd";
  reg = <0x0 0x164840e0 0x20>;
  cal_id = <0xB1380008>;
  status = "okay";
 };

 pd_isphq: pd-isphq@16484100 {
  compatible = "samsung,exynos-pd";
  reg = <0x0 0x16484100 0x20>;
  cal_id = <0xB1380009>;
  status = "okay";
  parent = <&pd_cam>;
 };

 pd_isplp: pd-isplp@16484120 {
  compatible = "samsung,exynos-pd";
  reg = <0x0 0x16484120 0x20>;
  cal_id = <0xB138000a>;
  status = "okay";
  parent = <&pd_isphq>;
 };

 pd_iva: pd-iva@16484140 {
  compatible = "samsung,exynos-pd";
  reg = <0x0 0x16484140 0x20>;
  cal_id = <0xB138000b>;
  status = "okay";
 };

 pd_mfc: pd-mfc@16484160 {
  compatible = "samsung,exynos-pd";
  reg = <0x0 0x16484160 0x20>;
  cal_id = <0xB138000c>;
  status = "okay";
 };

 pd_srdz: pd-srdz@16485420 {
  compatible = "samsung,exynos-pd";
  reg = <0x0 0x16485420 0x20>;
  cal_id = <0xB138000d>;
  status = "okay";
  parent = <&pd_isplp>;
 };

 pd_vpu: pd-vpu@16484180 {
  compatible = "samsung,exynos-pd";
  reg = <0x0 0x16484180 0x20>;
  cal_id = <0xB138000e>;
  status = "okay";
 };

 pd_vts: pd-vts@164841a0 {
  compatible = "samsung,exynos-pd";
  reg = <0x0 0x164841a0 0x20>;
  cal_id = <0xB138000f>;
  status = "okay";
  power-down-ok = <0x2>;
 };

 dbgdev-pd-abox {
  compatible = "samsung,exynos-pd-dbg";
  samsung,power-domain = <&pd_abox>;
 };

 dbgdev-pd-cam {
  compatible = "samsung,exynos-pd-dbg";
  samsung,power-domain = <&pd_cam>;
 };

 dbgdev-pd-dbg {
  compatible = "samsung,exynos-pd-dbg";
  samsung,power-domain = <&pd_dbg>;
 };

 dbgdev-pd-dcam {
  compatible = "samsung,exynos-pd-dbg";
  samsung,power-domain = <&pd_dcam>;
 };

 dbgdev-pd-dpu0 {
  compatible = "samsung,exynos-pd-dbg";
  samsung,power-domain = <&pd_dpu0>;
 };

 dbgdev-pd-dpu1 {
  compatible = "samsung,exynos-pd-dbg";
  samsung,power-domain = <&pd_dpu1>;
 };

 dbgdev-pd-dsp {
  compatible = "samsung,exynos-pd-dbg";
  samsung,power-domain = <&pd_dsp>;
 };

 dbgdev-pd-g2d {
  compatible = "samsung,exynos-pd-dbg";
  samsung,power-domain = <&pd_g2d>;
 };

 dbgdev-pd-g3d {
  compatible = "samsung,exynos-pd-dbg";
  samsung,power-domain = <&pd_g3d>;
 };

 dbgdev-pd-isphq {
  compatible = "samsung,exynos-pd-dbg";
  samsung,power-domain = <&pd_isphq>;
 };

 dbgdev-pd-isplp {
  compatible = "samsung,exynos-pd-dbg";
  samsung,power-domain = <&pd_isplp>;
 };

 dbgdev-pd-iva {
  compatible = "samsung,exynos-pd-dbg";
  samsung,power-domain = <&pd_iva>;
 };

 dbgdev-pd-mfc {
  compatible = "samsung,exynos-pd-dbg";
  samsung,power-domain = <&pd_mfc>;
 };

 dbgdev-pd-srdz {
  compatible = "samsung,exynos-pd-dbg";
  samsung,power-domain = <&pd_srdz>;
 };

 dbgdev-pd-vpu {
  compatible = "samsung,exynos-pd-dbg";
  samsung,power-domain = <&pd_vpu>;
 };

 dbgdev-pd-vts {
  compatible = "samsung,exynos-pd-dbg";
  samsung,power-domain = <&pd_vts>;
 };
};
# 23 "arch/arm64/boot/dts/exynos/exynos8895.dtsi" 2
# 1 "arch/arm64/boot/dts/exynos/exynos8895-ess.dtsi" 1
# 16 "arch/arm64/boot/dts/exynos/exynos8895-ess.dtsi"
/ {
 exynos-snapshot {
# 34 "arch/arm64/boot/dts/exynos/exynos8895-ess.dtsi"
  compatible = "samsung,exynos-snapshot";
  dump-info@0x0 {
   sfr-dump-list = "sfr-dump-cmu-peris", "sfr-dump-cmu-abox", "sfr-dump-dram";
   #address-cells = <1>;
   #size-cells = <1>;
   sfr-dump-cmu-peris {
    reg = <0x10010100 0x4000>;
    addr = <0x10010100 0x10010104 0x10010108 0xFFFFFFFF>;
   };

   sfr-dump-cmu-abox {
    reg = <0x103e0000 0x4000>;
    addr = <0x103e0100 0x103e0104 0x103e0108 0xFFFFFFFF>;

    cal-pd-id = <(0)>;
   };

   sfr-dump-dram {
    reg = <0x16509000 0x1000>;
    addr = <0x16509b08 0x16509b0c 0x16509b00 0x16509b20
     0x16509b24 0x16509b28 0x16509b2c 0x16509b00
     0x16509b04 0x16509b80 0x16509b84 0x16509b88
     0x16509b8c 0x16509b90 0x16509b94 0x16509b98
     0x16509b9c 0xFFFFFFFF>;
   };

  };
 };
};
# 24 "arch/arm64/boot/dts/exynos/exynos8895.dtsi" 2

/ {
 compatible = "samsung,armv8", "samsung,exynos8895";
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <1>;

 arm-pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <0 24 4>,
        <0 25 4>,
        <0 26 4>,
        <0 27 4>,
        <0 40 4>,
        <0 41 4>,
        <0 42 4>,
        <0 43 4>;
 };

 aliases {
  pinctrl0 = &pinctrl_0;
  pinctrl1 = &pinctrl_1;
  pinctrl2 = &pinctrl_2;
  pinctrl3 = &pinctrl_3;
  pinctrl4 = &pinctrl_4;
  pinctrl5 = &pinctrl_5;
  pinctrl6 = &pinctrl_6;
  pinctrl7 = &pinctrl_7;
  usi0 = &usi_0;
  usi1 = &usi_1;
  usi2 = &usi_2;
  usi3 = &usi_3;
  usi4 = &usi_4;
  usi5 = &usi_5;
  usi6 = &usi_6;
  usi7 = &usi_7;
  usi8 = &usi_8;
  usi9 = &usi_9;
  usi10 = &usi_10;
  usi11 = &usi_11;
  usi12 = &usi_12;
  usi13 = &usi_13;
  uart0 = &serial_0;
  uart1 = &serial_1;
  uart2 = &serial_2;
  uart3 = &serial_3;
  uart4 = &serial_4;
  uart5 = &serial_5;
  uart6 = &serial_6;
  uart7 = &serial_7;
  uart8 = &serial_8;
  uart9 = &serial_9;
  uart10 = &serial_10;
  uart11 = &serial_11;
  uart12 = &serial_12;
  uart13 = &serial_13;
  uart14 = &serial_14;
  uart15 = &serial_15;
  hsi2c0 = &hsi2c_0;
  hsi2c1 = &hsi2c_1;
  hsi2c2 = &hsi2c_2;
  hsi2c3 = &hsi2c_3;
  hsi2c4 = &hsi2c_4;
  hsi2c5 = &hsi2c_5;
  hsi2c6 = &hsi2c_6;
  hsi2c7 = &hsi2c_7;
  hsi2c8 = &hsi2c_8;
  hsi2c9 = &hsi2c_9;
  hsi2c10 = &hsi2c_10;
  hsi2c11 = &hsi2c_11;
  hsi2c12 = &hsi2c_12;
  hsi2c13 = &hsi2c_13;
  hsi2c14 = &hsi2c_14;
  hsi2c15 = &hsi2c_15;
  hsi2c16 = &hsi2c_16;
  hsi2c17 = &hsi2c_17;
  hsi2c18 = &hsi2c_18;
  hsi2c19 = &hsi2c_19;
  hsi2c20 = &hsi2c_20;
  hsi2c21 = &hsi2c_21;
  hsi2c22 = &hsi2c_22;
  hsi2c23 = &hsi2c_23;
  hsi2c24 = &hsi2c_24;
  hsi2c25 = &hsi2c_25;
  hsi2c26 = &hsi2c_26;
  hsi2c27 = &hsi2c_27;
  hsi2c28 = &hsi2c_28;
  hsi2c29 = &hsi2c_29;
  hsi2c30 = &hsi2c_30;
  hsi2c31 = &hsi2c_31;
  hsi2c32 = &hsi2c_32;
  spi0 = &spi_0;
  spi1 = &spi_1;
  spi2 = &spi_2;
  spi3 = &spi_3;
  spi4 = &spi_4;
  spi5 = &spi_5;
  spi6 = &spi_6;
  spi7 = &spi_7;
  spi8 = &spi_8;
  spi9 = &spi_9;
  spi10 = &spi_10;
  spi11 = &spi_11;
  spi12 = &spi_12;
  spi13 = &spi_13;
  spi14 = &spi_14;
  spi15 = &spi_15;
  dpp0 = &idma_g0;
  dpp1 = &idma_g1;
  dpp2 = &idma_vg0;
  dpp3 = &idma_vg1;
  dpp4 = &idma_vgf0;
  dpp5 = &idma_vgf1;
  dpp6 = &odma_wb;
  dsim0 = &dsim_0;
  displayport = &displayport;
  decon0 = &decon_f;
  decon1 = &decon_s;
  decon2 = &decon_t;
  mshc2 = &dwmmc_2;
  scaler0 = &scaler_0;
  mfc0 = &mfc_0;
 };

 chipid@10000000 {
  compatible = "samsung,exynos8895-chipid";
  reg = <0x0 0x10000000 0x100>;
 };

 reboot {
  compatible = "exynos,reboot";
  pmu_base = <0x16480000>;
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  hmp {
   up_threshold = <524>;
   down_threshold = <214>;
   semiboost_up_threshold = <254>;
   semiboost_down_threshold = <163>;
   bootboost-duration-us = <40000000>;
   down_compensation_timeout = <30>;
   down_compensation_high_freq = <1248000>;
   down_compensation_mid_freq = <1053000>;
   down_compensation_low_freq = <832000>;
   hmp_up_compst_ratio = <512>;
   hmp_down_compst_ratio = <2048>;
   little-id = <1>;
  };

  auto_cpu_mapping {
   enabled = <1>;
  };

  cpu0: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   reg = <0x0 0x100>;
   logical-id = <0>;
   enable-method = "psci";
   cpu-idle-states = <&BOOTCL_CPU_SLEEP>;
   #cooling-cells = <2>;
   current = <60240 40410 27260 20180 16850 13710 10710 8290 6060>;
  };
  cpu@101 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   reg = <0x0 0x101>;
   logical-id = <1>;
   enable-method = "psci";
   cpu-idle-states = <&BOOTCL_CPU_SLEEP>;
   current = <60240 40410 27260 20180 16850 13710 10710 8290 6060>;
  };
  cpu@102 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   reg = <0x0 0x102>;
   logical-id = <2>;
   enable-method = "psci";
   cpu-idle-states = <&BOOTCL_CPU_SLEEP>;
   current = <60240 40410 27260 20180 16850 13710 10710 8290 6060>;
  };
  cpu@103 {
   device_type = "cpu";
   compatible = "arm,cortex-a53", "arm,armv8";
   reg = <0x0 0x103>;
   logical-id = <3>;
   enable-method = "psci";
   cpu-idle-states = <&BOOTCL_CPU_SLEEP>;
   current = <60240 40410 27260 20180 16850 13710 10710 8290 6060>;
  };
  cpu4: cpu@0 {
   device_type = "cpu";
   compatible = "arm,mongoose", "arm,armv8";
   reg = <0x0 0x0>;
   logical-id = <4>;
   enable-method = "psci";
   cpu-idle-states = <&NONBOOTCL_CPU_SLEEP>;
   #cooling-cells = <2>;
   current = <355850 295970 251060 233620 201350 177320 137850 111850 100000 88090 78470 69380 58880>;
  };
  cpu@1 {
   device_type = "cpu";
   compatible = "arm,mongoose", "arm,armv8";
   reg = <0x0 0x1>;
   logical-id = <5>;
   enable-method = "psci";
   cpu-idle-states = <&NONBOOTCL_CPU_SLEEP>;
   current = <355850 295970 251060 233620 201350 177320 137850 111850 100000 88090 78470 69380 58880>;
  };
  cpu@2 {
   device_type = "cpu";
   compatible = "arm,mongoose", "arm,armv8";
   reg = <0x0 0x2>;
   logical-id = <6>;
   enable-method = "psci";
   cpu-idle-states = <&NONBOOTCL_CPU_SLEEP>;
   current = <355850 295970 251060 233620 201350 177320 137850 111850 100000 88090 78470 69380 58880>;
  };
  cpu@3 {
   device_type = "cpu";
   compatible = "arm,mongoose", "arm,armv8";
   reg = <0x0 0x3>;
   logical-id = <7>;
   enable-method = "psci";
   cpu-idle-states = <&NONBOOTCL_CPU_SLEEP>;
   current = <355850 295970 251060 233620 201350 177320 137850 111850 100000 88090 78470 69380 58880>;
  };

  idle-states {
   entry-method = "arm,psci";

   BOOTCL_CPU_SLEEP: bootcl-cpu-sleep {
    idle-state-name = "c2";
    compatible = "exynos,idle-state";
    arm,psci-suspend-param = <0x0010000>;
    entry-latency-us = <35>;
    exit-latency-us = <90>;
    min-residency-us = <750>;
    status = "okay";
   };

   NONBOOTCL_CPU_SLEEP: nobootcl-cpu-sleep {
    idle-state-name = "c2";
    compatible = "exynos,idle-state";
    arm,psci-suspend-param = <0x0010000>;
    entry-latency-us = <30>;
    exit-latency-us = <75>;
    min-residency-us = <2000>;
    status = "okay";
   };
  };
 };

 psci {
                compatible = "arm,psci";
                method = "smc";
                cpu_suspend = <0xC4000001>;
                cpu_off = <0x84000002>;
                cpu_on = <0xC4000003>;
        };

 cpu_hotplug {
  compatible = "exynos,cpu_hotplug";
  boot_lock_time = <40>;
 };

 exynos-pmu {
  compatible = "samsung,exynos-pmu";
  samsung,syscon-phandle = <&pmu_system_controller>;
 };

 pmu_system_controller: system-controller@16480000 {
  compatible = "samsung,exynos8895-pmu", "syscon";
  reg = <0x0 0x16480000 0x10000>;
 };

 exynos-pm {
  compatible = "samsung,exynos-pm";
  reg = <0x0 0x164B0000 0x1000>,
        <0x0 0x10201200 0x100>;
  reg-names = "gpio_alive_base",
       "gicd_ispendrn_base";
  num-eint = <32>;
  num-gic = <16>;
  suspend_mode_idx = <8>;
  suspend_psci_idx = <133>;
  cp_call_mode_idx = <10>;
  cp_call_psci_idx = <133>;
  extra_wakeup_stat = <0x640>;
 };

 exynos-powermode {
  cpd_residency = <3000>;
  sicd_residency = <3000>;
  cpd_enabled = <1>;
  sicd_enabled = <1>;

  idle-ip = "104c0000.pwm",
     "15b70000.adc",
     "15bc0000.hsi2c",
     "10990000.hsi2c",
     "109a0000.hsi2c",
     "109b0000.hsi2c",
     "109c0000.hsi2c",
     "10440000.hsi2c",
     "10450000.hsi2c",
     "10460000.hsi2c",
     "10470000.hsi2c",
     "10480000.hsi2c",
     "10490000.hsi2c",
     "104a0000.hsi2c",
     "104b0000.hsi2c",
     "10840000.hsi2c",
     "10850000.hsi2c",
     "10860000.hsi2c",
     "10870000.hsi2c",
     "10880000.hsi2c",
     "10890000.hsi2c",
     "108a0000.hsi2c",
     "108b0000.hsi2c",
     "108c0000.hsi2c",
     "108d0000.hsi2c",
     "108e0000.hsi2c",
     "108f0000.hsi2c",
     "10900000.hsi2c",
     "10910000.hsi2c",
     "10920000.hsi2c",
     "10930000.hsi2c",
     "10940000.hsi2c",
     "10950000.hsi2c",
     "10960000.hsi2c",
     "10970000.hsi2c",
     "109e0000.spi",
     "109e0000.spi",
     "10440000.spi",
     "10460000.spi",
     "10480000.spi",
     "104a0000.spi",
     "10840000.spi",
     "10860000.spi",
     "10880000.spi",
     "108a0000.spi",
     "108c0000.spi",
     "108e0000.spi",
     "10900000.spi",
     "10920000.spi",
     "10940000.spi",
     "10960000.spi",
     "11120000.ufs",
     "11500000.dwmmc2",
     "10c00000.usb",
     "14040000.mailbox",
     "116a0000.pcie0",
     "116b0000.pcie1",
     "pd-abox",
     "pd-cam",
     "pd-dbg",
     "pd-dcam",
     "pd-dpu0",
     "pd-dpu1",
     "pd-dsp",
     "pd-g2d",
     "pd-g3d",
     "pd-isphq",
     "pd-isplp",
     "pd-iva",
     "pd-mfc",
     "pd-srdz",
     "pd-vpu",
     "pd-vts",
     "bluetooth";

  fix-idle-ip = "acpm_dvfs";
  fix-idle-ip-index = <96>;

  idle_ip_mask {
   sicd: SYS_SICD {
    mode-index = <0>;
    ref-idle-ip = <0>, <1>, <2>, <3>, <4>, <5>, <6>, <7>, <8>, <9>,
          <10>, <11>, <12>, <13>, <14>, <15>, <16>, <17>, <18>, <19>,
          <20>, <21>, <22>, <23>, <24>, <25>, <26>, <27>, <28>, <29>,
          <30>, <31>, <32>, <33>, <34>, <35>, <36>, <37>, <38>, <39>,
          <40>, <41>, <42>, <43>, <44>, <45>, <46>, <47>, <48>, <49>,
          <50>, <51>, <52>, <53>, <54>, <55>, <56>, <58>,
          <60>, <61>, <62>, <63>, <64>, <65>, <66>, <67>, <68>, <69>,
          <70>, <71>, <73>, <96>;
   };
  };

  wakeup-masks {






   wakeup-mask {
    mask = <0x400001E0>, <0x0>, <0x0>, <0x0>,
           <0x0>, <0x0>, <0x0>, <0x0>,
           <0x500F7E7E>, <0x500F7E7E>, <0x500F7E7E>, <0x0>;
    reg-offset = <0x610>;
   };
   wakeup-mask2 {
    mask = <0x0>, <0x0>, <0x0>, <0x0>,
           <0x0>, <0x0>, <0x0>, <0x0>,
           <0xFFFF00FF>, <0xFFFF00FF>, <0xFFFF00FF>, <0x0>;
    reg-offset = <0x614>;
   };
   wakeup-mask3 {
    mask = <0x0>, <0x0>, <0x0>, <0x0>,
           <0x0>, <0x0>, <0x0>, <0x0>,
           <0xFFFF00FF>, <0xFFFF00FF>, <0xFFFF00FF>, <0x0>;
    reg-offset = <0x618>;
   };
   wakeup-mask4 {
    mask = <0x0>, <0x0>, <0x0>, <0x0>,
           <0x0>, <0x0>, <0x0>, <0x0>,
           <0x0>, <0x0>, <0x0>, <0x0>;
    reg-offset = <0x644>;
   };
  };
 };

 schedtune {
  domain@0 {
   device_type = "schedtune-freqvar";
   shared-cpus = "0-3";

   table = < 100 598000 60 715000 30 832000 20 949000 10 1053000 0 >;
  };
  domain@1 {
   device_type = "schedtune-freqvar";
   shared-cpus = "4-7";

   table = < 20 858000 15 962000 5 1261000 0 >;
  };
 };

 cpufreq {
  domain@0 {
   device_type = "cpufreq-domain";
   sibling-cpus = "0-3";
   cal-id = <(0x0B040003)>;
   dm-type = <0>;

   min-freq = <455000>;


   pm_qos-min-class = <3>;
   pm_qos-max-class = <4>;

   user-default-qos = <715000>;


   auto-cal-freq = <1053000>;
   auto-cal-duration = <400>;

   dm-constraints {
    mif-perf {
     const-type = <0>;
     dm-type = <2>;

     table = < 2002000 1014000
        1898000 1014000
        1794000 1014000
        1690000 1014000
        1456000 845000
        1248000 845000
        1053000 845000
         949000 845000
         832000 676000
         715000 676000
         598000 421000
         455000 0
         >;
    };
    mif-skew {
     guidance;
     const-type = <0>;
     dm-type = <2>;
     ect-name = "dvfs_cpucl1";
    };
   };
  };
  domain@1 {
   device_type = "cpufreq-domain";
   sibling-cpus = "4-7";
   cal-id = <(0x0B040002)>;
   dm-type = <1>;

   min-freq = <741000>;


   pm_qos-min-class = <5>;
   pm_qos-max-class = <6>;
   pm_qos-jigbooting = <1469000>;


   auto-cal-freq = <1703000>;
   auto-cal-duration = <400>;

   dm-constraints {
    mif-perf {
     const-type = <0>;
     dm-type = <2>;

     table = < 2808000 1794000
        2704000 1794000
        2652000 1794000
        2574000 1794000
        2496000 1794000
        2314000 1794000
        2158000 1540000
        2002000 1540000
        1937000 1352000
        1807000 1352000
        1703000 1014000
        1469000 845000
        1261000 676000
        1170000 546000
        1066000 546000
         962000 421000
         858000 421000
         741000 421000 >;
    };
    mif-skew {
     guidance;
     const-type = <0>;
     dm-type = <2>;
     ect-name = "dvfs_cpucl0";
    };
   };
  };
 };

 gic:interrupt-controller@10200000 {
  compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
  #interrupt-cells = <3>;
  #address-cells = <0>;
  interrupt-controller;
  reg = <0x0 0x10201000 0x1000>,
   <0x0 0x10202000 0x1000>,
   <0x0 0x10204000 0x2000>,
   <0x0 0x10206000 0x2000>;
  interrupts = <1 9 0xf04>;
 };

 timer {
         compatible = "arm,armv8-timer";
         interrupts = <1 13 0xff01>,
                      <1 14 0xff01>,
                      <1 11 0xff01>,
                      <1 10 0xff01>;
         clock-frequency = <26000000>;
  use-clocksource-only;
  use-physical-timer;
 };

 clock: clock-controller@0x15a80000 {
  compatible = "samsung,exynos8895-clock";
  reg = <0x0 0x15a80000 0x8000>;
  #clock-cells = <1>;
  acpm-ipc-channel = <0>;
 };

 sysreg_fsys0_controller: sysreg-controller@11020000 {
  compatible = "samsung,exynos8895-sysreg", "syscon";
  reg = <0x0 0x11020000 0x1200>;
 };

 sysreg_fsys1_controller: sysreg-controller@11420000 {
  compatible = "samsung,exynos8895-sysreg", "syscon";
  reg = <0x0 0x11420000 0x1200>;
 };

 mct@10040000 {
  compatible = "samsung,exynos4210-mct";
  reg = <0x0 0x10040000 0x800>;
  interrupt-controller;
  #interrupt-cells = <1>;
  interrupt-parent = <&mct_map>;
  interrupts = <0>, <1>, <2>, <3>,
    <4>, <5>, <6>, <7>,
    <8>, <9>, <10>, <11>;
  clocks = <&clock (0 + 1)>, <&clock ((150) + 2)>;
  clock-names = "fin_pll", "mct";
  use-clockevent-only;

  mct_map: mct-map {
   #interrupt-cells = <1>;
   #address-cells = <0>;
   #size-cells = <0>;
   interrupt-map = <0 &gic 0 455 0>,
     <1 &gic 0 456 0>,
     <2 &gic 0 457 0>,
     <3 &gic 0 458 0>,
     <4 &gic 0 459 0>,
     <5 &gic 0 460 0>,
     <6 &gic 0 461 0>,
     <7 &gic 0 462 0>,
     <8 &gic 0 463 0>,
     <9 &gic 0 464 0>,
     <10 &gic 0 465 0>,
     <11 &gic 0 466 0>;
  };
 };


 amba {
  #address-cells = <2>;
  #size-cells = <1>;
  compatible = "arm,amba-bus";
  interrupt-parent = <&gic>;
  ranges;

  pdma0: pdma0@15A40000 {
   compatible = "arm,pl330", "arm,primecell";
   reg = <0x0 0x15A40000 0x1000>;
   interrupts = <0 107 0>;
   clocks = <&clock ((1000) + 3)>;
   clock-names = "apb_pclk";
   #dma-cells = <2>;
   #dma-channels = <8>;
   #dma-requests = <32>;
   #dma_mcode_addr = <0x13F2C000>;
   #dma-multi-irq = <1>;
   dma-arwrapper = <0x15A44400>,
     <0x15A44420>,
     <0x15A44440>,
     <0x15A44460>,
     <0x15A44480>,
     <0x15A444A0>,
     <0x15A444C0>,
     <0x15A444E0>;
   dma-awwrapper = <0x15A44404>,
     <0x15A44424>,
     <0x15A44444>,
     <0x15A44464>,
     <0x15A44484>,
     <0x15A444A4>,
     <0x15A444C4>,
     <0x15A444E4>;
   dma-instwrapper = <0x15A44500>;
   dma-selchan = <0x15A22200>;
   dma-mask-bit = <36>;
   coherent-mask-bit = <36>;
  };
 };


 ITMON@0 {
  compatible = "samsung,exynos-itmon";
  interrupts = <0 72 0>,
        <0 311 0>,
        <0 92 0>,
        <0 315 0>,
        <0 316 0>,
        <0 93 0>,
        <0 77 0>;
 };


 pinctrl_0: pinctrl@164B0000 {
  compatible = "samsung,exynos8895-pinctrl";
  reg = <0x0 0x164B0000 0x1000>;
  interrupts = <0 0 0>, <0 1 0>, <0 2 0>, <0 3 0>,
    <0 4 0>, <0 5 0>, <0 6 0>, <0 7 0>,
    <0 8 0>, <0 9 0>, <0 10 0>, <0 11 0>,
    <0 12 0>, <0 13 0>, <0 14 0>, <0 15 0>;
  wakeup-interrupt-controller {
   compatible = "samsung,exynos7-wakeup-eint";
   interrupt-parent = <&gic>;
   interrupts = <0 16 0>;
  };
 };


 pinctrl_1: pinctrl@13E60000{
  compatible = "samsung,exynos8895-pinctrl";
  reg = <0x0 0x13E60000 0x1000>;
 };


 pinctrl_2: pinctrl@14080000 {
  compatible = "samsung,exynos8895-pinctrl";
  reg = <0x0 0x14080000 0x1000>;
 };


 pinctrl_3: pinctrl@11050000 {
  compatible = "samsung,exynos8895-pinctrl";
  reg = <0x0 0x11050000 0x1000>;
  interrupts = <0 335 0>;
 };


 pinctrl_4: pinctrl@11430000 {
  compatible = "samsung,exynos8895-pinctrl";
  reg = <0x0 0x11430000 0x1000>;
  interrupts = <0 342 0>;
 };


 pinctrl_5: pinctrl@15A30000 {
  compatible = "samsung,exynos8895-pinctrl";
  reg = <0x0 0x15A30000 0x1000>;
  interrupts = <0 103 0>;
 };


 pinctrl_6: pinctrl@104D0000 {
  compatible = "samsung,exynos8895-pinctrl";
  reg = <0x0 0x104D0000 0x1000>;
  interrupts = <0 386 0>;
  pinctrl-names = "default";
 };


 pinctrl_7: pinctrl@10980000 {
  compatible = "samsung,exynos8895-pinctrl";
  reg = <0x0 0x10980000 0x1000>;
  interrupts = <0 430 0>;
 };

 mali: mali@13900000 {
  compatible = "arm,mali";
  reg = <0x0 0x13900000 0x5000>;
  interrupts = <0 60 0>, <0 61 0>, <0 59 0>;
  interrupt-names = "JOB", "MMU", "GPU";
  g3d_cmu_cal_id = <(0x0B040004)>;
  samsung,power-domain = <&pd_g3d>;
  #cooling-cells = <2>;
 };

 ufs@0x11120000 {



  compatible ="samsung,exynos-ufs";
  #address-cells = <2>;
  #size-cells = <1>;
  ranges;

  reg =
   <0x0 0x11120000 0x200>,
   <0x0 0x11121100 0x200>,
   <0x0 0x11110000 0x8000>,
   <0x0 0x11130000 0x100>;
  interrupts = <0 334 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&ufs_rst_n &ufs_refclk_out>;
  clocks =

   <&clock ((700) + 12)>,

   <&clock ((700) + 2)>;

  clock-names =

   "GATE_UFS_EMBD",

   "UFS_EMBD";


  ufs-pm-qos-int = <400000>;


  dma-coherent;


  samsung,pmu-phandle = <&pmu_system_controller>;




  freq-table-hz = <0 0>, <0 0>;
  pclk-freq-avail-range = <70000000 166000000>;

  ufs,pmd-local-l2-timer = <8000 28000 20000>;
  ufs,pmd-remote-l2-timer = <12000 32000 16000>;

  vcc-supply = <&ufs_fixed_vcc>;
  vcc-fixed-regulator;





  hw-rev = <4>;


  ufs,pmd-attr-mode = "FAST";
  ufs,pmd-attr-lane = /bits/ 8 <2>;
  ufs,pmd-attr-gear = /bits/ 8 <3>;
  ufs,pmd-attr-hs-series = "HS_rate_b";


  ufs-rx-adv-fine-gran-sup_en = <0>;
  ufs-rx-min-activate-time-cap = <3>;
  ufs-rx-hibern8-time-cap = <2>;
  ufs-tx-hibern8-time-cap = <2>;


  phy-init =
   <0x9514 0x00 ((1U << 15) - 1) 14>,
   <0x200 0x40 ((1U << 15) - 1) 1>,
   <0x12 0x00 ((1U << 15) - 1) 12>,
   <0xAA 0x00 ((1U << 15) - 1) 13>,
   <0x5C 0x38 ((1U << 15) - 1) 10>,
   <0x0F 0x0 ((1U << 15) - 1) 10>,
   <0x65 0x01 ((1U << 15) - 1) 10>,
   <0x69 0x01 ((1U << 15) - 1) 10>,
   <0x21 0x00 ((1U << 15) - 1) 10>,
   <0x22 0x00 ((1U << 15) - 1) 10>,
   <0x84 0x01 ((1U << 15) - 1) 10>,
   <0x04 0x01 ((1U << 15) - 1) 11>,
   <0x200 0x0 ((1U << 15) - 1) 1>,
   <0x9536 0x4E20 ((1U << 15) - 1) 8>,
   <0x9564 0x2e820183 ((1U << 15) - 1) 8>,
   <0x155E 0x0 ((1U << 15) - 1) 7>,

   <0x3000 0x0 ((1U << 15) - 1) 7>,
   <0x3001 0x1 ((1U << 15) - 1) 7>,
   <0x4021 0x1 ((1U << 15) - 1) 7>,

   <0x4020 0x1 ((1U << 15) - 1) 7>,

   <0x8C 0x80 ((1U << 15) - 1) 3>,
   <0x74 0x10 ((1U << 15) - 1) 3>,
   <0x110 0xB5 ((1U << 15) - 1) 4>,
   <0x134 0x43 ((1U << 15) - 1) 4>,
   <0x16C 0x20 ((1U << 15) - 1) 4>,
   <0x178 0xC0 ((1U << 15) - 1) 4>,
   <0xE0 0x12 ((1U << 15) - 1) 4>,
   <0x164 0x58 ((1U << 15) - 1) 4>,
   <0x8C 0xC0 ((1U << 15) - 1) 3>,
   <0x8C 0x00 ((1U << 15) - 1) 3>,
   <0x00 0xC8 ((1U << 15) - 1) 16>,
   <0 0 0 0>;

  post-phy-init =
   <0x9529 0x1 ((1U << 15) - 1) 8>,
   <0x15A4 0xFA ((1U << 15) - 1) 7>,
   <0x9529 0x0 ((1U << 15) - 1) 8>,
   <0x200 0x40 ((1U << 15) - 1) 1>,
   <0x35 0x05 ((1U << 15) - 1) 10>,
   <0x73 0x01 ((1U << 15) - 1) 10>,
   <0x41 0x02 ((1U << 15) - 1) 10>,
   <0x42 0xAC ((1U << 15) - 1) 10>,
   <0x200 0x0 ((1U << 15) - 1) 1>,
   <0 0 0 0>;

  calib-of-pwm =
   <0x1569 0x0 ((1U << 7) - 1) 7>,
   <0x1584 0x0 ((1U << 7) - 1) 7>,
   <0x2041 8064 ((1U << 7) - 1) 7>,
   <0x2042 28224 ((1U << 7) - 1) 7>,
   <0x2043 20160 ((1U << 7) - 1) 7>,
   <0x15B0 12000 ((1U << 7) - 1) 7>,
   <0x15B1 32000 ((1U << 7) - 1) 7>,
   <0x15B2 16000 ((1U << 7) - 1) 7>,
   <0x7888 8064 ((1U << 7) - 1) 9>,
   <0x788C 28224 ((1U << 7) - 1) 9>,
   <0x7890 20160 ((1U << 7) - 1) 9>,
   <0x78B8 12000 ((1U << 7) - 1) 9>,
   <0x78BC 32000 ((1U << 7) - 1) 9>,
   <0x78C0 16000 ((1U << 7) - 1) 9>,

   <0xC8 0x40 ((1U << 7) - 1) 4>,
   <0xF0 0x77 ((1U << 7) - 1) 4>,
   <0x120 0x80 ((1U << 7) - 1) 4>,
   <0x128 0x00 ((1U << 7) - 1) 4>,
   <0x12C 0x00 ((1U << 7) - 1) 4>,
   <0x134 0x43 ((1U << 7) - 1) 4>,
   <0 0 0 0>;

  calib-of-hs-rate-a =
   <0x1569 0x1 (((1U << 15) - 1) ^ ((1U << 7) - 1)) 7>,
   <0x1584 0x1 (((1U << 15) - 1) ^ ((1U << 7) - 1)) 7>,

   <0x2041 8064 (((1U << 15) - 1) ^ ((1U << 7) - 1)) 7>,
   <0x2042 28224 (((1U << 15) - 1) ^ ((1U << 7) - 1)) 7>,
   <0x2043 20160 (((1U << 15) - 1) ^ ((1U << 7) - 1)) 7>,
   <0x15B0 12000 (((1U << 15) - 1) ^ ((1U << 7) - 1)) 7>,
   <0x15B1 32000 (((1U << 15) - 1) ^ ((1U << 7) - 1)) 7>,
   <0x15B2 16000 (((1U << 15) - 1) ^ ((1U << 7) - 1)) 7>,

   <0x7888 8064 (((1U << 15) - 1) ^ ((1U << 7) - 1)) 9>,
   <0x788C 28224 (((1U << 15) - 1) ^ ((1U << 7) - 1)) 9>,
   <0x7890 20160 (((1U << 15) - 1) ^ ((1U << 7) - 1)) 9>,
   <0x78B8 12000 (((1U << 15) - 1) ^ ((1U << 7) - 1)) 9>,
   <0x78BC 32000 (((1U << 15) - 1) ^ ((1U << 7) - 1)) 9>,
   <0x78C0 16000 (((1U << 15) - 1) ^ ((1U << 7) - 1)) 9>,

   <0xC8 0xBC (((1U << 15) - 1) ^ ((1U << 7) - 1)) 4>,
   <0xF0 0x7F (((1U << 15) - 1) ^ ((1U << 7) - 1)) 4>,
   <0x120 0xC0 (((1U << 15) - 1) ^ ((1U << 7) - 1)) 4>,
   <0x128 0x08 (1U << 11) 4>,
   <0x128 0x02 (1U << 13) 4>,
   <0x128 0x00 (1U << 15) 4>,
   <0x12C 0x00 ((1U << 11)|(1U << 15)) 4>,
   <0x12C 0x00 (1U << 13) 4>,
   <0x134 0xd3 (1U << 11) 4>,
   <0x134 0x73 (1U << 13) 4>,
   <0x134 0x63 (1U << 15) 4>,

   <0x108 0x5D (((1U << 15) - 1) ^ ((1U << 7) - 1)) 4>,
   <0x10C 0x90 (((1U << 15) - 1) ^ ((1U << 7) - 1)) 4>,
   <0 0 0 0>;

  calib-of-hs-rate-b =
   <0x1569 0x1 (((1U << 15) - 1) ^ ((1U << 7) - 1)) 7>,
   <0x1584 0x1 (((1U << 15) - 1) ^ ((1U << 7) - 1)) 7>,

   <0x2041 8064 (((1U << 15) - 1) ^ ((1U << 7) - 1)) 7>,
   <0x2042 28224 (((1U << 15) - 1) ^ ((1U << 7) - 1)) 7>,
   <0x2043 20160 (((1U << 15) - 1) ^ ((1U << 7) - 1)) 7>,
   <0x15B0 12000 (((1U << 15) - 1) ^ ((1U << 7) - 1)) 7>,
   <0x15B1 32000 (((1U << 15) - 1) ^ ((1U << 7) - 1)) 7>,
   <0x15B2 16000 (((1U << 15) - 1) ^ ((1U << 7) - 1)) 7>,

   <0x7888 8064 (((1U << 15) - 1) ^ ((1U << 7) - 1)) 9>,
   <0x788C 28224 (((1U << 15) - 1) ^ ((1U << 7) - 1)) 9>,
   <0x7890 20160 (((1U << 15) - 1) ^ ((1U << 7) - 1)) 9>,
   <0x78B8 12000 (((1U << 15) - 1) ^ ((1U << 7) - 1)) 9>,
   <0x78BC 32000 (((1U << 15) - 1) ^ ((1U << 7) - 1)) 9>,
   <0x78C0 16000 (((1U << 15) - 1) ^ ((1U << 7) - 1)) 9>,

   <0xC8 0xBC (((1U << 15) - 1) ^ ((1U << 7) - 1)) 4>,
   <0xF0 0x7F (((1U << 15) - 1) ^ ((1U << 7) - 1)) 4>,
   <0x120 0xC0 (((1U << 15) - 1) ^ ((1U << 7) - 1)) 4>,
   <0x128 0x08 (1U << 11) 4>,
   <0x128 0x02 (1U << 13) 4>,
   <0x128 0x00 (1U << 15) 4>,
   <0x12C 0x00 ((1U << 11)|(1U << 15)) 4>,
   <0x12C 0x00 (1U << 13) 4>,
   <0x134 0xd3 (1U << 11) 4>,
   <0x134 0x73 (1U << 13) 4>,
   <0x134 0x63 (1U << 15) 4>,

   <0x108 0x5D (((1U << 15) - 1) ^ ((1U << 7) - 1)) 4>,
   <0x10C 0x90 (((1U << 15) - 1) ^ ((1U << 7) - 1)) 4>,
   <0 0 0 0>;

  post-calib-of-pwm =
   <0 0 0 0>;

  post-calib-of-hs-rate-a =
   <0x1fc 0x01 (((1U << 15) - 1) ^ ((1U << 7) - 1)) 6>,
   <0 0 0 0>;

  post-calib-of-hs-rate-b =
   <0x1fc 0x01 (((1U << 15) - 1) ^ ((1U << 7) - 1)) 6>,
   <0 0 0 0>;

  lpa-restore =
   <0 0 0 0>;

  pre-clk-off =

   <0x0C4 0x99 ((1U << 15) - 1) 4>,
   <0x0E8 0x7F ((1U << 15) - 1) 4>,
   <0x004 0x02 ((1U << 15) - 1) 3>,
   <0 0 0 0>;

  post-clk-on =

   <0x004 0x00 ((1U << 15) - 1) 3>,
   <0x0C4 0xD9 ((1U << 15) - 1) 4>,
   <0x0E8 0x77 ((1U << 15) - 1) 4>,
   <0 0 0 0>;

  lane1-sq-off =

   <0x0C4 0x19 ((1U << 15) - 1) 15>,
   <0x0E8 0xFF ((1U << 15) - 1) 15>,
   <0 0 0 0>;





  ufs-phy {
   #address-cells = <2>;
   #size-cells = <1>;
   ranges;
   reg = <0x0 0x11124000 0x800>;

   ufs-phy-sys {
    reg = <0x0 0x16480724 0x4>;
   };
  };


  ufs-io-coherency {
   #address-cells = <2>;
   #size-cells = <1>;
   ranges;

   reg =
    <0x0 0x11020700 0x4>;

   mask = <((1U << 8) | (1U << 9))>;
   bits = <((1U << 8) | (1U << 9))>;
  };

  ufs-tcxo-sel {
   #address-cells = <2>;
   #size-cells = <1>;
   ranges;

   reg =
    <0x0 0x11021150 0x4>;

   mask = <(1U << 0)>;
   bits = <(1U << 0)>;
  };
 };

 ufs_fixed_vcc: fixedregulator@0 {
         compatible = "regulator-fixed";
         regulator-name = "ufs-vcc";
         gpio = <&gpg0 0 0>;
         regulator-boot-on;
         enable-active-high;
 };


 serial_0: uart@10430000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x10430000 0x100>;
  samsung,fifo-size = <256>;
  interrupts = <0 385 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart0_bus>;
  clocks = <&clock ((200) + 15)>, <&clock ((200) + 0)>;
  clock-names = "gate_pclk0", "gate_uart0";
  status = "disabled";
 };


 serial_1: uart@10830000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x10830000 0x100>;
  samsung,fifo-size = <256>;
  interrupts = <0 389 0>;
  pinctrl-names = "btdefault", "btsleep";
  pinctrl-0 = <&uart1_default>;
  pinctrl-1 = <&uart1_btsleep>;
  clocks = <&clock ((250) + 23)>, <&clock ((250) + 2)>;
  clock-names = "gate_pclk1", "gate_uart1";
  status = "okay";
 };


 serial_2: uart@10440000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x10440000 0x100>;
  samsung,fifo-size = <64>;
  interrupts = <0 366 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart2_bus_single>;
  clocks = <&clock ((200) + 5)>, <&clock ((200) + 1)>;
  clock-names = "gate_pclk2", "gate_uart2";
  status = "disabled";
 };


 serial_3: uart@10460000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x10460000 0x100>;
  samsung,fifo-size = <64>;
  interrupts = <0 370 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart3_bus_single>;
  clocks = <&clock ((200) + 6)>, <&clock ((200) + 2)>;
  clock-names = "gate_pclk3", "gate_uart3";
  status = "disabled";
 };


 serial_4: uart@10480000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x10480000 0x100>;
  samsung,fifo-size = <64>;
  interrupts = <0 374 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart4_bus_single>;
  clocks = <&clock ((200) + 7)>, <&clock ((200) + 3)>;
  clock-names = "gate_pclk4", "gate_uart4";
  status = "disabled";
 };


 serial_5: uart@104A0000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x104A0000 0x100>;
  samsung,fifo-size = <64>;
  interrupts = <0 378 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart5_bus_single>;
  clocks = <&clock ((200) + 8)>, <&clock ((200) + 4)>;
  clock-names = "gate_pclk5", "gate_uart5";
  status = "disabled";
 };


 serial_6: uart@10840000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x10840000 0x100>;
  samsung,fifo-size = <64>;
  interrupts = <0 392 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart6_bus_single>;
  clocks = <&clock ((250) + 13)>, <&clock ((250) + 3)>;
  clock-names = "gate_pclk6", "gate_uart6";
  status = "disabled";
 };


 serial_7: uart@10860000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x10860000 0x100>;
  samsung,fifo-size = <64>;
  interrupts = <0 396 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart7_bus_single>;
  clocks = <&clock ((250) + 14)>, <&clock ((250) + 4)>;
  clock-names = "gate_pclk7", "gate_uart7";
  status = "disabled";
 };


 serial_8: uart@10880000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x10880000 0x100>;
  samsung,fifo-size = <64>;
  interrupts = <0 400 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart8_bus_single>;
  clocks = <&clock ((250) + 15)>, <&clock ((250) + 5)>;
  clock-names = "gate_pclk8", "gate_uart8";
  status = "disabled";
 };


 serial_9: uart@108A0000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x108A0000 0x100>;
  samsung,fifo-size = <64>;
  interrupts = <0 404 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart9_bus_single>;
  clocks = <&clock ((250) + 16)>, <&clock ((250) + 6)>;
  clock-names = "gate_pclk9", "gate_uart9";
  status = "disabled";
 };


 serial_10: uart@108C0000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x108C0000 0x100>;
  samsung,fifo-size = <64>;
  interrupts = <0 408 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart10_bus_single>;
  clocks = <&clock ((250) + 17)>, <&clock ((250) + 7)>;
  clock-names = "gate_pclk10", "gate_uart10";
  status = "disabled";
 };


 serial_11: uart@108E0000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x108E0000 0x100>;
  samsung,fifo-size = <64>;
  interrupts = <0 412 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart11_bus_single>;
  clocks = <&clock ((250) + 18)>, <&clock ((250) + 8)>;
  clock-names = "gate_pclk11", "gate_uart11";
  status = "disabled";
 };


 serial_12: uart@10900000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x10900000 0x100>;
  samsung,fifo-size = <64>;
  interrupts = <0 416 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart12_bus_single>;
  clocks = <&clock ((250) + 19)>, <&clock ((250) + 9)>;
  clock-names = "gate_pclk12", "gate_uart12";
  status = "disabled";
 };


 serial_13: uart@10920000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x10920000 0x100>;
  samsung,fifo-size = <64>;
  interrupts = <0 420 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart13_bus_single>;
  clocks = <&clock ((250) + 20)>, <&clock ((250) + 10)>;
  clock-names = "gate_pclk13", "gate_uart13";
  status = "disabled";
 };


 serial_14: uart@10940000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x10940000 0x100>;
  samsung,fifo-size = <64>;
  interrupts = <0 424 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart14_bus_single>;
  clocks = <&clock ((250) + 21)>, <&clock ((250) + 11)>;
  clock-names = "gate_pclk14", "gate_uart14";
  status = "disabled";
 };



 serial_15: uart@10960000 {
  compatible = "samsung,exynos-uart";
  samsung,separate-uart-clk;
  reg = <0x0 0x10960000 0x100>;
  samsung,fifo-size = <64>;
  interrupts = <0 428 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart15_bus_single>;
  clocks = <&clock ((250) + 22)>, <&clock ((250) + 12)>;
  clock-names = "gate_pclk15", "gate_uart15";
  status = "disabled";
 };


 usi_0: usi@10421000 {
  compatible = "samsung,exynos-usi";
  reg = <0x0 0x10421000 0x4>;


  status = "disabled";
 };


 usi_1: usi@10421004 {
  compatible = "samsung,exynos-usi";
  reg = <0x0 0x10421004 0x4>;


  status = "disabled";
 };


 usi_2: usi@10421008 {
  compatible = "samsung,exynos-usi";
  reg = <0x0 0x10421008 0x4>;


  status = "disabled";
 };


 usi_3: usi@1042100C {
  compatible = "samsung,exynos-usi";
  reg = <0x0 0x1042100C 0x4>;


  status = "disabled";
 };


 usi_4: usi@10821008 {
  compatible = "samsung,exynos-usi";
  reg = <0x0 0x10821008 0x4>;


  status = "disabled";
 };


 usi_5: usi@1082100C {
  compatible = "samsung,exynos-usi";
  reg = <0x0 0x1082100C 0x4>;


  status = "disabled";
 };


 usi_6: usi@10821010 {
  compatible = "samsung,exynos-usi";
  reg = <0x0 0x10821010 0x4>;


  status = "disabled";
 };


 usi_7: usi@10821014 {
  compatible = "samsung,exynos-usi";
  reg = <0x0 0x10821014 0x4>;


  status = "disabled";
 };


 usi_8: usi@10821018 {
  compatible = "samsung,exynos-usi";
  reg = <0x0 0x10821018 0x4>;


  status = "disabled";
 };


 usi_9: usi@1082101C {
  compatible = "samsung,exynos-usi";
  reg = <0x0 0x1082101C 0x4>;


  status = "disabled";
 };


 usi_10: usi@10821020 {
  compatible = "samsung,exynos-usi";
  reg = <0x0 0x10821020 0x4>;


  status = "disabled";
 };


 usi_11: usi@10821024 {
  compatible = "samsung,exynos-usi";
  reg = <0x0 0x10821024 0x4>;


  status = "disabled";
 };


 usi_12: usi@10821028 {
  compatible = "samsung,exynos-usi";
  reg = <0x0 0x10821028 0x4>;


  status = "disabled";
 };


 usi_13: usi@1082102C {
  compatible = "samsung,exynos-usi";
  reg = <0x0 0x1082102C 0x4>;


  status = "disabled";
 };


 hsi2c_0: hsi2c@15BC0000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  reg = <0x0 0x15BC0000 0x1000>;
  interrupts = <0 113 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c0_bus>;
  clocks = <&clock ((1000) + 17)>, <&clock ((1000) + 1)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  gpio_sda= <&gpb2 0 0x1>;
  gpio_scl= <&gpb2 1 0x1>;
  status = "disabled";
 };


 hsi2c_1: hsi2c@10990000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  reg = <0x0 0x10990000 0x1000>;
  interrupts = <0 431 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c1_bus>;
  clocks = <&clock ((250) + 39)>, <&clock ((250) + 24)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  gpio_sda= <&gpc2 0 0x1>;
  gpio_scl= <&gpc2 1 0x1>;
  status = "disabled";
 };


 hsi2c_2: hsi2c@109A0000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  reg = <0x0 0x109A0000 0x1000>;
  interrupts = <0 432 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c2_bus>;
  clocks = <&clock ((250) + 39)>, <&clock ((250) + 25)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  gpio_sda= <&gpc2 2 0x1>;
  gpio_scl= <&gpc2 3 0x1>;
  status = "disabled";
 };


 hsi2c_3: hsi2c@109B0000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  reg = <0x0 0x109B0000 0x1000>;
  interrupts = <0 433 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c3_bus>;
  clocks = <&clock ((250) + 39)>, <&clock ((250) + 26)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  gpio_sda= <&gpc2 4 0x1>;
  gpio_scl= <&gpc2 5 0x1>;
  status = "disabled";
 };


 hsi2c_4: hsi2c@109C0000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  reg = <0x0 0x109C0000 0x1000>;
  interrupts = <0 434 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c4_bus>;
  clocks = <&clock ((250) + 39)>, <&clock ((250) + 27)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  gpio_sda= <&gpc2 6 0x1>;
  gpio_scl= <&gpc2 7 0x1>;
  status = "disabled";
 };


 hsi2c_5: hsi2c@10440000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  reg = <0x0 0x10440000 0x1000>;
  interrupts = <0 364 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c5_bus>;
  clocks = <&clock ((200) + 16)>, <&clock ((200) + 5)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  gpio_sda= <&gpd1 0 0x1>;
  gpio_scl= <&gpd1 1 0x1>;
  status = "disabled";
 };


 hsi2c_6: hsi2c@10450000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  reg = <0x0 0x10450000 0x1000>;
  interrupts = <0 365 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c6_bus>;
  clocks = <&clock ((200) + 16)>, <&clock ((200) + 5)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  gpio_sda= <&gpd1 2 0x1>;
  gpio_scl= <&gpd1 3 0x1>;
  status = "disabled";
 };


 hsi2c_7: hsi2c@10460000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  reg = <0x0 0x10460000 0x1000>;
  interrupts = <0 368 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c7_bus>;
  clocks = <&clock ((200) + 16)>, <&clock ((200) + 6)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  gpio_sda= <&gpd1 4 0x1>;
  gpio_scl= <&gpd1 5 0x1>;
  status = "disabled";
 };


 hsi2c_8: hsi2c@10470000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  reg = <0x0 0x10470000 0x1000>;
  interrupts = <0 369 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c8_bus>;
  clocks = <&clock ((200) + 16)>, <&clock ((200) + 6)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  gpio_sda= <&gpd1 6 0x1>;
  gpio_scl= <&gpd1 7 0x1>;
  status = "disabled";
 };


 hsi2c_9: hsi2c@10480000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  reg = <0x0 0x10480000 0x1000>;
  interrupts = <0 372 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c9_bus>;
  clocks = <&clock ((200) + 16)>, <&clock ((200) + 7)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  gpio_sda= <&gpd2 0 0x1>;
  gpio_scl= <&gpd2 1 0x1>;
  status = "disabled";
 };


 hsi2c_10: hsi2c@10490000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  reg = <0x0 0x10490000 0x1000>;
  interrupts = <0 373 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c10_bus>;
  clocks = <&clock ((200) + 16)>, <&clock ((200) + 7)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  gpio_sda= <&gpd2 2 0x1>;
  gpio_scl= <&gpd2 3 0x1>;
  status = "disabled";
 };


 hsi2c_11: hsi2c@104A0000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  reg = <0x0 0x104A0000 0x1000>;
  interrupts = <0 376 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c11_bus>;
  clocks = <&clock ((200) + 16)>, <&clock ((200) + 8)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  gpio_sda= <&gpd3 0 0x1>;
  gpio_scl= <&gpd3 1 0x1>;
  status = "disabled";
 };


 hsi2c_12: hsi2c@104B0000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  reg = <0x0 0x104B0000 0x1000>;
  interrupts = <0 377 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c12_bus>;
  clocks = <&clock ((200) + 16)>, <&clock ((200) + 8)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  gpio_sda= <&gpd3 2 0x1>;
  gpio_scl= <&gpd3 3 0x1>;
  status = "disabled";
 };


 hsi2c_13: hsi2c@10840000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  reg = <0x0 0x10840000 0x1000>;
  interrupts = <0 390 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c13_bus>;
  clocks = <&clock ((250) + 39)>, <&clock ((250) + 13)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  gpio_sda= <&gpe5 0 0x1>;
  gpio_scl= <&gpe5 1 0x1>;
  status = "disabled";
 };


 hsi2c_14: hsi2c@10850000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  reg = <0x0 0x10850000 0x1000>;
  interrupts = <0 391 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c14_bus>;
  clocks = <&clock ((250) + 39)>, <&clock ((250) + 13)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  gpio_sda= <&gpe5 2 0x1>;
  gpio_scl= <&gpe5 3 0x1>;
  status = "disabled";
 };


 hsi2c_15: hsi2c@10860000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  reg = <0x0 0x10860000 0x1000>;
  interrupts = <0 394 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c15_bus>;
  clocks = <&clock ((250) + 39)>, <&clock ((250) + 14)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  gpio_sda= <&gpe1 0 0x1>;
  gpio_scl= <&gpe1 1 0x1>;
  status = "disabled";
 };


 hsi2c_16: hsi2c@10870000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  reg = <0x0 0x10870000 0x1000>;
  interrupts = <0 395 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c16_bus>;
  clocks = <&clock ((250) + 39)>, <&clock ((250) + 14)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  gpio_sda= <&gpe1 2 0x1>;
  gpio_scl= <&gpe1 3 0x1>;
  status = "disabled";
 };


 hsi2c_17: hsi2c@10880000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  reg = <0x0 0x10880000 0x1000>;
  interrupts = <0 398 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c17_bus>;
  clocks = <&clock ((250) + 39)>, <&clock ((250) + 15)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  gpio_sda= <&gpe1 4 0x1>;
  gpio_scl= <&gpe1 5 0x1>;
  status = "disabled";
 };


 hsi2c_18: hsi2c@10890000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  reg = <0x0 0x10890000 0x1000>;
  interrupts = <0 399 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c18_bus>;
  clocks = <&clock ((250) + 39)>, <&clock ((250) + 15)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  gpio_sda= <&gpe1 6 0x1>;
  gpio_scl= <&gpe1 7 0x1>;
  status = "disabled";
 };


 hsi2c_19: hsi2c@108A0000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  reg = <0x0 0x108A0000 0x1000>;
  interrupts = <0 402 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c19_bus>;
  clocks = <&clock ((250) + 39)>, <&clock ((250) + 16)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  gpio_sda= <&gpe2 0 0x1>;
  gpio_scl= <&gpe2 1 0x1>;
  status = "disabled";
 };


 hsi2c_20: hsi2c@108B0000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  reg = <0x0 0x108B0000 0x1000>;
  interrupts = <0 403 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c20_bus>;
  clocks = <&clock ((250) + 39)>, <&clock ((250) + 16)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  gpio_sda= <&gpe2 2 0x1>;
  gpio_scl= <&gpe2 3 0x1>;
  status = "disabled";
 };


 hsi2c_21: hsi2c@108C0000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  reg = <0x0 0x108C0000 0x1000>;
  interrupts = <0 406 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c21_bus>;
  clocks = <&clock ((250) + 39)>, <&clock ((250) + 17)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  gpio_sda= <&gpe2 4 0x1>;
  gpio_scl= <&gpe2 5 0x1>;
  status = "disabled";
 };


 hsi2c_22: hsi2c@108D0000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  reg = <0x0 0x108D0000 0x1000>;
  interrupts = <0 407 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c22_bus>;
  clocks = <&clock ((250) + 39)>, <&clock ((250) + 17)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  gpio_sda= <&gpe2 6 0x1>;
  gpio_scl= <&gpe2 7 0x1>;
  status = "disabled";
 };


 hsi2c_23: hsi2c@108E0000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  reg = <0x0 0x108E0000 0x1000>;
  interrupts = <0 410 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c23_bus>;
  clocks = <&clock ((250) + 39)>, <&clock ((250) + 18)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  gpio_sda= <&gpe3 0 0x1>;
  gpio_scl= <&gpe3 1 0x1>;
  status = "disabled";
 };


 hsi2c_24: hsi2c@108F0000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  reg = <0x0 0x108F0000 0x1000>;
  interrupts = <0 411 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c24_bus>;
  clocks = <&clock ((250) + 39)>, <&clock ((250) + 18)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  gpio_sda= <&gpe3 2 0x1>;
  gpio_scl= <&gpe3 3 0x1>;
  status = "disabled";
 };


 hsi2c_25: hsi2c@10900000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  reg = <0x0 0x10900000 0x1000>;
  interrupts = <0 414 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c25_bus>;
  clocks = <&clock ((250) + 39)>, <&clock ((250) + 19)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  gpio_sda= <&gpe3 4 0x1>;
  gpio_scl= <&gpe3 5 0x1>;
  status = "disabled";
 };


 hsi2c_26: hsi2c@10910000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  reg = <0x0 0x10910000 0x1000>;
  interrupts = <0 415 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c26_bus>;
  clocks = <&clock ((250) + 39)>, <&clock ((250) + 19)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  gpio_sda= <&gpe3 6 0x1>;
  gpio_scl= <&gpe3 7 0x1>;
  status = "disabled";
 };


 hsi2c_27: hsi2c@10920000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  reg = <0x0 0x10920000 0x1000>;
  interrupts = <0 418 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c27_bus>;
  clocks = <&clock ((250) + 39)>, <&clock ((250) + 20)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  gpio_sda= <&gpe4 0 0x1>;
  gpio_scl= <&gpe4 1 0x1>;
  status = "disabled";
 };


 hsi2c_28: hsi2c@10930000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  reg = <0x0 0x10930000 0x1000>;
  interrupts = <0 419 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c28_bus>;
  clocks = <&clock ((250) + 39)>, <&clock ((250) + 20)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  gpio_sda= <&gpe4 2 0x1>;
  gpio_scl= <&gpe4 3 0x1>;
  status = "disabled";
 };


 hsi2c_29: hsi2c@10940000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  reg = <0x0 0x10940000 0x1000>;
  interrupts = <0 422 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c29_bus>;
  clocks = <&clock ((250) + 39)>, <&clock ((250) + 21)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  gpio_sda= <&gpe4 4 0x1>;
  gpio_scl= <&gpe4 5 0x1>;
  status = "disabled";
 };


 hsi2c_30: hsi2c@10950000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  reg = <0x0 0x10950000 0x1000>;
  interrupts = <0 423 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c30_bus>;
  clocks = <&clock ((250) + 39)>, <&clock ((250) + 21)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  gpio_sda= <&gpe4 6 0x1>;
  gpio_scl= <&gpe4 7 0x1>;
  status = "disabled";
 };


 hsi2c_31: hsi2c@10960000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  reg = <0x0 0x10960000 0x1000>;
  interrupts = <0 426 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c31_bus>;
  clocks = <&clock ((250) + 39)>, <&clock ((250) + 22)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  gpio_sda= <&gpe5 4 0x1>;
  gpio_scl= <&gpe5 5 0x1>;
  status = "disabled";
 };


 hsi2c_32: hsi2c@10970000 {
  compatible = "samsung,exynos5-hsi2c";
  samsung,check-transdone-int;
  reg = <0x0 0x10970000 0x1000>;
  interrupts = <0 427 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&hsi2c32_bus>;
  clocks = <&clock ((250) + 39)>, <&clock ((250) + 22)>;
  clock-names = "rate_hsi2c", "gate_hsi2c";
  samsung,scl-clk-stretching;
  gpio_sda= <&gpe5 6 0x1>;
  gpio_scl= <&gpe5 7 0x1>;
  status = "disabled";
 };


 spi_0: spi@109D0000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x109D0000 0x100>;
  samsung,spi-fifosize = <64>;
  interrupts = <0 435 0>;







  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((250) + 36)>, <&clock ((250) + 54)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi0_bus>;
  status = "disabled";
 };


 spi_1: spi@109E0000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x109E0000 0x100>;
  samsung,spi-fifosize = <64>;
  interrupts = <0 436 0>;
  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((250) + 37)>, <&clock ((250) + 55)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi1_bus>;
  status = "disabled";
 };


 spi_2: spi@10440000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x10440000 0x100>;
  samsung,spi-fifosize = <64>;
  interrupts = <0 367 0>;





  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((200) + 5)>, <&clock ((200) + 1)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi2_bus>;
  status = "disabled";
 };


 spi_3: spi@10460000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x10460000 0x100>;
  samsung,spi-fifosize = <64>;
  interrupts = <0 371 0>;





  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((200) + 6)>, <&clock ((200) + 2)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi3_bus>;
  status = "disabled";
 };


 spi_4: spi@10480000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x10480000 0x100>;
  samsung,spi-fifosize = <64>;
  interrupts = <0 375 0>;





  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((200) + 7)>, <&clock ((200) + 3)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi4_bus>;
  status = "disabled";
 };


 spi_5: spi@104A0000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x104A0000 0x100>;
  samsung,spi-fifosize = <64>;
  interrupts = <0 379 0>;





  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((200) + 8)>, <&clock ((200) + 4)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi5_bus>;
  status = "disabled";
 };


 spi_6: spi@10840000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x10840000 0x100>;
  samsung,spi-fifosize = <64>;
  interrupts = <0 393 0>;





  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((250) + 13)>, <&clock ((250) + 3)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi6_bus>;
  status = "disabled";
 };


 spi_7: spi@10860000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x10860000 0x100>;
  samsung,spi-fifosize = <64>;
  interrupts = <0 397 0>;





  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((250) + 14)>, <&clock ((250) + 4)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi7_bus>;
  status = "disabled";
 };


 spi_8: spi@10880000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x10880000 0x100>;
  samsung,spi-fifosize = <64>;
  interrupts = <0 401 0>;





  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((250) + 15)>, <&clock ((250) + 5)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi8_bus>;
  status = "disabled";
 };


 spi_9: spi@108A0000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x108A0000 0x100>;
  samsung,spi-fifosize = <64>;
  interrupts = <0 405 0>;





  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((250) + 16)>, <&clock ((250) + 6)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi9_bus>;
  status = "disabled";
 };


 spi_10: spi@108C0000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x108C0000 0x100>;
  samsung,spi-fifosize = <64>;
  interrupts = <0 409 0>;





  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((250) + 17)>, <&clock ((250) + 7)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi10_bus>;
  status = "disabled";
 };


 spi_11: spi@108E0000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x108E0000 0x100>;
  samsung,spi-fifosize = <64>;
  interrupts = <0 413 0>;





  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((250) + 18)>, <&clock ((250) + 8)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi11_bus>;
  status = "disabled";
 };


 spi_12: spi@10900000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x10900000 0x100>;
  samsung,spi-fifosize = <64>;
  interrupts = <0 417 0>;





  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((250) + 19)>, <&clock ((250) + 9)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi12_bus>;
  status = "disabled";
 };


 spi_13: spi@10920000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x10920000 0x100>;
  samsung,spi-fifosize = <64>;
  interrupts = <0 421 0>;





  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((250) + 20)>, <&clock ((250) + 10)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi13_bus>;
  status = "disabled";
 };


 spi_14: spi@10940000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x10940000 0x100>;
  samsung,spi-fifosize = <64>;
  interrupts = <0 425 0>;





  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((250) + 21)>, <&clock ((250) + 11)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi14_bus>;
  status = "disabled";
 };


 spi_15: spi@10960000 {
  compatible = "samsung,exynos-spi";
  reg = <0x0 0x10960000 0x100>;
  samsung,spi-fifosize = <64>;
  interrupts = <0 429 0>;







  dma-names = "tx", "rx";
  swap-mode;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((250) + 22)>, <&clock ((250) + 12)>;
  clock-names = "spi", "spi_busclk0";
  pinctrl-names = "default";
  pinctrl-0 = <&spi15_bus>;
  status = "disabled";
 };

 acpm {
  compatible = "samsung,exynos-acpm";
  #address-cells = <2>;
  #size-cells = <1>;
  reg = <0x0 0x16488000 0x1000>;
  acpm-ipc-channel = <4>;
 };

 acpm_ipc {
  compatible = "samsung,exynos-acpm-ipc";
  #address-cells = <2>;
  #size-cells = <1>;
  interrupts = <0 39 0>;
  reg = <0x0 0x16440000 0x1000>,
   <0x0 0x16500000 0xB400>;
  initdata-base = <0x2850>;
  num-timestamps = <32>;
  debug-log-level = <0>;
  logging-period = <500>;
  dump-base = <0x16500000>;
  dump-size = <0xB400>;
 };

 acpm_dvfs {
  compatible = "samsung,exynos-acpm-dvfs";
  acpm-ipc-channel = <5>;

  cpu_cold_temp_list = <(0x0B040000)>, <(0x0B040001)>,
         <(0x0B040002)>, <(0x0B040003)>,
         <(0x0B040005)>, <(0x0B040006)>,
         <(0x0B040007)>;
  gpu_cold_temp_list = <(0x0B040004)>;
 };

 smc_info: mcinfo@160300000 {
  compatible = "samsung,exynos-mcinfo";
  reg = <0x0 0x1603004C 0x4>,
   <0x0 0x1613004C 0x4>,
   <0x0 0x1623004C 0x4>,
   <0x0 0x1633004C 0x4>;
  bit_field = <20 4>;

  basecnt = <4>;
  irqcnt = <4>;

  interrupts = <0 115 0>, <0 122 0>, <0 129 0>, <0 136 0>;
 };

 devfreq_0: devfreq_mif@17000010 {
  compatible = "samsung,exynos-devfreq";
  reg = <0x0 0x17000010 0x0>;
  devfreq_type = "mif";
  devfreq_domain_name = "dvfs_mif";


  use_delay_time = "true";
  delay_time_list = "20";

  freq_info = <2093000 208000 1014000 208000 2093000 421000>;



  boot_info = <40 1794000>;


  use_get_dev = "false";
  polling_ms = <0>;


  gov_name = "interactive";
  use_reg = "false";

  use_tmu = "true";
  use_cl_dvfs = "false";
  use_sw_clk = "false";
  dfs_id = <(0x0B040000)>;
  acpm-ipc-channel = <1>;
  use_acpm = "true";
 };

 devfreq_1: devfreq_int@17000020 {
  compatible = "samsung,exynos-devfreq";
  reg = <0x0 0x17000020 0x0>;
  devfreq_type = "int";
  devfreq_domain_name = "dvfs_int";


  use_delay_time = "false";

  freq_info = <667000 178000 107000 107000 667000 667000>;



  boot_info = <40 667000>;



  use_get_dev = "false";
  polling_ms = <0>;


  gov_name = "interactive";
  use_reg = "false";

  use_tmu = "true";
  use_cl_dvfs = "false";
  use_sw_clk = "false";
  dfs_id = <(0x0B040001)>;
  acpm-ipc-channel = <1>;
  use_acpm = "true";
 };

 devfreq_2: devfreq_intcam@17000030 {
  compatible = "samsung,exynos-devfreq";
  reg = <0x0 0x17000030 0x0>;
  devfreq_type = "intcam";
  devfreq_domain_name = "dvfs_intcam";


  use_delay_time = "false";

  freq_info = <690000 640000 690000 640000 690000 690000>;



  boot_info = <40 640000>;



  use_get_dev = "false";
  polling_ms = <0>;


  gov_name = "interactive";
  use_reg = "false";

  use_tmu = "true";
  use_cl_dvfs = "false";
  use_sw_clk = "false";
  dfs_id = <(0x0B040005)>;
 };

 devfreq_3: devfreq_disp@17000040 {
  compatible = "samsung,exynos-devfreq";
  reg = <0x0 0x17000040 0x0>;
  devfreq_type = "disp";
  devfreq_domain_name = "dvfs_disp";


  use_delay_time = "false";

  freq_info = <630000 134000 630000 134000 630000 630000>;



  boot_info = <40 630000>;



  use_get_dev = "false";
  polling_ms = <0>;


  gov_name = "interactive";
  use_reg = "false";

  use_tmu = "true";
  use_cl_dvfs = "false";
  use_sw_clk = "false";
  dfs_id = <(0x0B040007)>;
 };

 devfreq_4: devfreq_cam@17000050 {
  compatible = "samsung,exynos-devfreq";
  reg = <0x0 0x17000050 0x0>;
  devfreq_type = "cam";
  devfreq_domain_name = "dvfs_cam";


  use_delay_time = "false";

  freq_info = <690000 630000 690000 630000 690000 690000>;



  boot_info = <40 630000>;



  use_get_dev = "false";
  polling_ms = <0>;


  gov_name = "interactive";
  use_reg = "false";

  use_tmu = "true";
  use_cl_dvfs = "false";
  use_sw_clk = "false";
  dfs_id = <(0x0B040006)>;
 };

 exynos_dm: exynos-dm@17000000 {
  compatible = "samsung,exynos-dvfs-manager";
  reg = <0x0 0x17000000 0x0>;
  acpm-ipc-channel = <1>;
  cpufreq_cl0 {
   dm-index = <0>;
   available = "true";
   cal_id = <(0x0B040002)>;
  };
  cpufreq_cl1 {
   dm-index = <1>;
   available = "true";
   cal_id = <(0x0B040003)>;
  };
  devfreq_mif {
   dm-index = <2>;
   available = "true";
   policy_use = "true";
   cal_id = <(0x0B040000)>;
  };
  devfreq_int {
   dm-index = <3>;
   available = "true";
   policy_use = "true";
   cal_id = <(0x0B040001)>;
  };
  devfreq_intcam {
   dm-index = <4>;
   available = "true";
   cal_id = <(0x0B040005)>;
  };
  devfreq_disp {
   dm-index = <5>;
   available = "true";
   cal_id = <(0x0B040007)>;
  };
  devfreq_cam {
   dm-index = <6>;
   available = "true";
   cal_id = <(0x0B040006)>;
  };
  dvfs_gpu {
   dm-index = <7>;
   available = "false";
   cal_id = <(0x0B040004)>;
  };
 };

 fimg2d_0: fimg2d@15100000 {
  compatible = "samsung,s5p-fimg2d";
  reg = <0x0 0x13A30000 0x1000>;
  interrupts = <0 224 0>;
  clocks = <&clock ((600) + 0)>;
  clock-names="gate";
  samsung,power-domain = <&pd_g2d>;
  iommus = <&sysmmu_g2d_0>, <&sysmmu_g2d_1>;
  hw_ppc = <2800>, <2400>, <3800>;

  skia_qos_table = <0 0 1014000
      0 0 1014000
      0 0 845000
      0 0 845000
      0 0 676000
      0 0 0
      >;
 };

 sysmmu_g2d_0: sysmmu@13A60000 {
  compatible = "samsung,exynos-sysmmu";
  reg = <0x0 0x13A60000 0x3000>;
  interrupts = <0 215 0>, <0 216 0>;
  clock-names = "aclk";
  clocks = <&clock ((600) + 13)>;
  port-name = "G2D0";
  sysmmu,secure-irq;
  sysmmu,secure_base = <0x13A80000>;
  #iommu-cells = <0>;
 };
 sysmmu_g2d_1: sysmmu@13A70000 {
  compatible = "samsung,exynos-sysmmu";
  reg = <0x0 0x13A70000 0x3000>;
  interrupts = <0 218 0>, <0 219 0>;
  clock-names = "aclk";
  clocks = <&clock ((600) + 14)>;
  port-name = "G2D1";
  sysmmu,secure-irq;
  sysmmu,secure_base = <0x13A90000>;
  #iommu-cells = <0>;
 };


 speedy@15B50000 {
  compatible = "samsung,exynos-speedy";
  reg = <0x0 0x15B50000 0x2000>;
  interrupts = <0 109 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&speedy_bus>;
  clocks = <&clock ((1000) + 9)>;
  clock-names = "gate_speedy";
  status = "disabled";
 };

 vpu: vpu@13300000 {
  compatible = "samsung,exynos-vpu";
  #pb-id-cells = <4>;
  reg = <0x0 0x133C0000 0x20000>,
  <0x0 0x133E0000 0x20000>,
  <0x0 0x13380000 0x20000>,
  <0x0 0x13300000 0x50000>;
  interrupts = <0 190 0>, <0 191 0>;
  samsung,power-domain = <&pd_vpu>;

  clocks = <&clock ((1140) + 0)>;
  clock-names = "vpu";
  iommus = <&sysmmu_vpu>;
 };

 iommu-domain_vpu {
  compatible = "samsung,exynos-iommu-bus";
  #dma-address-cells = <1>;
  #dma-size-cells = <1>;

  dma-window = <0x30000000 0xA0000000>;

  domain-clients = <&vpu>;
 };

 sysmmu_vpu: sysmmu@13250000 {
  compatible = "samsung,exynos-sysmmu";
  reg = <0x0 0x13250000 0x3000>;
  interrupts = <0 194 0>, <0 195 0>;
  qos = <15>;
  clock-names = "aclk";
  clocks = <&clock ((1140) + 5)>;
  port-name = "VPU";
  sysmmu,secure-irq;
  sysmmu,secure_base = <0x13240000>;
  sysmmu,tlb_property =
   <(((0x2 << 12) | (0x0 << 1)) | (0x3 << 5)) 0>;
  #iommu-cells = <0>;
 };

 iommu-domain_disp {
  compatible = "samsung,exynos-iommu-bus";
  #address-cells = <2>;
  #size-cells = <1>;
  ranges;

  domain-clients = <&idma_g0>, <&idma_g1>, <&idma_vg0>, <&idma_vg1>,
   <&idma_vgf0>, <&idma_vgf1>, <&odma_wb>;
 };

 sysmmu_dpu0: sysmmu@12900000 {
  compatible = "samsung,exynos-sysmmu";
  reg = <0x0 0x12900000 0x3000>;
  interrupts = <0 152 0>, <0 153 0>;
  qos = <15>;
  clock-names = "aclk";
  clocks = <&clock ((850) + 14)>;
  port-name = "DPU0 (VGR, VGF)";
  sysmmu,secure-irq;
  sysmmu,secure_base = <0x12930000>;
  sysmmu,tlb_property =

   <(((0x0 << 12) | (0x1 << 8) | (0x0 << 1)) | (0x4 << 5)) ((0x180) << 16 | (0x100))>,
   <(((0x0 << 12) | (0x1 << 8) | (0x0 << 1)) | (0x4 << 5)) ((0x180) << 16 | (0x180))>,

   <(((0x0 << 12) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x3 << 5)) ((0x180) << 16 | (0x0))>,
   <(((0x0 << 12) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x3 << 5)) ((0x180) << 16 | (0x80))>;
  #iommu-cells = <0>;
 };
 sysmmu_dpu1: sysmmu@12910000 {
  compatible = "samsung,exynos-sysmmu";
  reg = <0x0 0x12910000 0x3000>;
  interrupts = <0 155 0>, <0 156 0>;
  qos = <15>;
  clock-names = "aclk";
  clocks = <&clock ((850) + 15)>;
  port-name = "DPU1 (G0, VG0)";
  sysmmu,secure-irq;
  sysmmu,secure_base = <0x12940000>;
  sysmmu,tlb_property =

   <(((0x0 << 12) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x600) << 16 | (0x0))>,

   <(((0x0 << 12) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x600) << 16 | (0x400))>,
   <(((0x0 << 12) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x600) << 16 | (0x600))>;
  #iommu-cells = <0>;
 };
 sysmmu_dpu2: sysmmu@12920000 {
  compatible = "samsung,exynos-sysmmu";
  reg = <0x0 0x12920000 0x3000>;
  interrupts = <0 158 0>, <0 159 0>;
  qos = <15>;
  clock-names = "aclk";
  clocks = <&clock ((850) + 16)>;
  port-name = "DPU2 (G1, VG1, WB)";
  sysmmu,secure-irq;
  sysmmu,secure_base = <0x12950000>;
  sysmmu,tlb_property =

   <(((0x0 << 12) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x600) << 16 | (0x0))>,

   <(((0x0 << 12) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x600) << 16 | (0x400))>,
   <(((0x0 << 12) | (0x1 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x600) << 16 | (0x600))>,

   <(((0x0 << 12) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x100) << 16 | (0x0))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x2 << 2) | (0x1 << 1)) | (0x0 << 5)) ((0x100) << 16 | (0x100))>;
  #iommu-cells = <0>;
 };

 idma_g0: dpp@0x12851000{
  compatible = "samsung,exynos8-dpp";
  #pb-id-cells = <3>;
  reg = <0x0 0x12851000 0x1000>, <0x0 0x128B1000 0x1000>, <0x0 0x128B0000 0x100>;
  interrupts = <0 183 0>, <0 179 0>;
  iommus = <&sysmmu_dpu1>;


  samsung,power-domain = <&pd_dpu0>;
 };

 idma_g1: dpp@0x12852000{
  compatible = "samsung,exynos8-dpp";
  #pb-id-cells = <6>;
  reg = <0x0 0x12852000 0x1000>, <0x0 0x128B2000 0x1000>, <0x0 0x128B0000 0x100>;
  interrupts = <0 184 0>, <0 181 0>;
  iommus = <&sysmmu_dpu2>;


  samsung,power-domain = <&pd_dpu0>;
 };

 idma_vg0: dpp@0x12853000{
  compatible = "samsung,exynos8-dpp";
  #pb-id-cells = <3>;
  reg = <0x0 0x12853000 0x1000>, <0x0 0x128B3000 0x1000>, <0x0 0x128B0000 0x100>;
  interrupts = <0 185 0>, <0 180 0>;
  iommus = <&sysmmu_dpu1>;


  samsung,power-domain = <&pd_dpu0>;
 };

 idma_vg1: dpp@0x12854000{
  compatible = "samsung,exynos8-dpp";
  #pb-id-cells = <3>;
  reg = <0x0 0x12854000 0x1000>, <0x0 0x128B4000 0x1000>, <0x0 0x128B0000 0x100>;
  interrupts = <0 186 0>, <0 182 0>;
  iommus = <&sysmmu_dpu2>;


  samsung,power-domain = <&pd_dpu0>;
 };

 idma_vgf0: dpp@0x12855000{
  compatible = "samsung,exynos8-dpp";
  #pb-id-cells = <3>;
  reg = <0x0 0x12855000 0x1000>, <0x0 0x128B5000 0x1000>, <0x0 0x128B0000 0x100>;
  interrupts = <0 188 0>, <0 177 0>;
  iommus = <&sysmmu_dpu0>;


  samsung,power-domain = <&pd_dpu0>;
 };

 idma_vgf1: dpp@0x12856000{
  compatible = "samsung,exynos8-dpp";
  #pb-id-cells = <3>;
  reg = <0x0 0x12856000 0x1000>, <0x0 0x128B6000 0x1000>, <0x0 0x128B0000 0x100>;
  interrupts = <0 187 0>, <0 178 0>;
  iommus = <&sysmmu_dpu0>;


  samsung,power-domain = <&pd_dpu0>;
 };

 odma_wb: dpp@0x12890000{
  compatible = "samsung,exynos8-dpp";
  #pb-id-cells = <3>;
  reg = <0x0 0x12890000 0x1000>, <0x0 0x128B7000 0x1000>, <0x0 0x128B0000 0x100>;
  interrupts = <0 189 0>;
  iommus = <&sysmmu_dpu2>;


  samsung,power-domain = <&pd_dpu0>;
 };

 ion {
  compatible = "samsung,exynos5430-ion";
 };

 disp_ss: disp_ss@0x12820000 {
  compatible = "samsung,exynos8-disp_ss";
  reg = <0x0 0x12821000 0x10>;
 };

 disp_ver: disp_ver@0x10000010 {
  compatible = "samsung,exynos8-disp-ver";
  reg = <0x0 0x10000010 0x4>;
 };

 mipi_phy_dsim: phy_m4s4_dsi@0x12821008 {
  compatible = "samsung,mipi-phy-m4s4-mod";
  samsung,pmu-syscon = <&pmu_system_controller>;
  isolation = <0x710>;




  owner = <0>;
  #phy-cells = <1>;
 };

 dsim_0: dsim@0x12870000 {
  compatible = "samsung,exynos8-dsim";
  reg = <0x0 0x12870000 0x100>;
  interrupts = <0 150 0>;

  phys = <&mipi_phy_dsim 0>;
  phy-names = "dsim_dphy";


  samsung,power-domain = <&pd_dpu1>;
 };

 displayport_phy: displayport_phy@11090904 {
  compatible = "samsung,displayport-phy";
  samsung,pmu-syscon = <&pmu_system_controller>;
  isolation = <0x072C>;
  #phy-cells = <1>;
 };

 displayport: displayport@0x11090000 {
  compatible = "samsung,exynos-displayport";
  reg = <0x0 0x11090000 0xFFFF>;
  interrupts = <0 340 0>;

  phys = <&displayport_phy 0>;
  phy-names = "displayport_phy";
 };

 displayport_adma: displayport_adma@0x15A40000 {
  compatible = "samsung,displayport-adma";
  reg = <0x0 0x15A40000 0x1000>;
  interrupt = <0 107 0>;
  clocks = <&clock ((1000) + 3)>;
  clock-names = "apb_pclk";


  dmas = <&pdma0 9 0>;
  dma-names = "tx";
 };

 decon_f: decon_f@0x12860000 {
  compatible = "samsung,exynos8-decon";
  #pb-id-cells = <4>;
  reg = <0x0 0x12860000 0x10000>;


  interrupts = <0 142 0>, <0 143 0>, <0 144 0>, <0 149 0>, <0 430 0>,
   <0 145 0>, <0 146 0>, <0 147 0>, <0 148 0>;


  clock-names = "aclk";
  clocks = <&clock ((850) + 0)>;


  pinctrl-names = "hw_te_on", "hw_te_off";
  pinctrl-0 = <&decon_f_te_on>;
  pinctrl-1 = <&decon_f_te_off>;


  samsung,power-domain = <&pd_dpu0>;

  max_win = <6>;
  default_win = <5>;
  default_idma = <0>;
  psr_mode = <2>;
  trig_mode = <0>;
  dsi_mode = <0>;


  out_type = <0>;

  out_idx = <0>;

  #address-cells = <2>;
  #size-cells = <1>;
  ranges;


  gpios = <&gpb0 1 0xf>;

  te_eint {

   reg = <0x0 0x10980a00 0x4>;
  };

  cam-stat {
   reg = <0x0 0x16484024 0x4>;
  };
 };

 decon_s: decon_s@0x12A30000 {
  compatible = "samsung,exynos8-decon";
  #pb-id-cells = <4>;
  reg = <0x0 0x12A30000 0x8000>;


  interrupts = <0 167 0>, <0 168 0>, <0 169 0>, <0 170 0>;


  clock-names = "aclk", "busd", "busp";
  clocks = <&clock ((850) + 0)>, <&clock ((900) + 7)>,
   <&clock ((900) + 8)>;


  samsung,power-domain = <&pd_dpu1>;

  max_win = <5>;
  default_win = <3>;
  default_idma = <2>;
  psr_mode = <2>;
  trig_mode = <1>;
  dsi_mode = <0>;


  out_type = <3>;

  out_idx = <0>;

  #address-cells = <2>;
  #size-cells = <1>;
  ranges;
 };

 decon_t: decon_t@0x12A40000 {
  compatible = "samsung,exynos8-decon";
  #pb-id-cells = <4>;
  reg = <0x0 0x12A40000 0x8000>;


  interrupts = <0 171 0>, <0 172 0>, <0 173 0>, <0 174 0>, <0 175 0>;


  clock-names = "aclk", "busd", "busp", "busc", "core";
  clocks = <&clock ((850) + 0)>, <&clock ((900) + 7)>,
   <&clock ((900) + 8)>, <&clock ((1000) + 18)>, <&clock ((1000) + 19)>;


  samsung,power-domain = <&pd_dpu1>;

  max_win = <5>;
  default_win = <3>;
  default_idma = <2>;
  psr_mode = <0>;
  trig_mode = <1>;
  dsi_mode = <0>;


  out_type = <2>;

  out_idx = <0>;

  #address-cells = <2>;
  #size-cells = <1>;
  ranges;
 };

 smfc: smfc@13B00000 {
  compatible = "samsung,exynos8890-jpeg";
  dma-coherent;
  reg = <0x0 0x13B00000 0x1000>;
  interrupts = <0 225 0>;
  clocks = <&clock ((600) + 1)>;
  clock-names = "gate";
  iommus = <&sysmmu_g2d_2>;
  samsung,power-domain = <&pd_g2d>;
 };

 exynos_adc: adc@15B70000 {
  compatible = "samsung,exynos-adc-v3";
  reg = <0x0 0x15B70000 0x100>;
  interrupts = <0 104 0>;
  #io-channel-cells = <1>;
  io-channel-ranges;
  clocks = <&clock ((1000) + 10)>;
  clock-names = "gate_adcif";
 };

 scaler_0: scaler@0x13B10000 {
  compatible = "samsung,exynos5-scaler";
  dma-coherent;
  reg = <0x0 0x13B10000 0x1300>;
  interrupts = <0 226 0>;
  clocks = <&clock ((600) + 2)>;
  clock-names = "gate";
  iommus = <&sysmmu_g2d_2>;
  samsung,power-domain = <&pd_g2d>;
 };

 ima: ima@0x1C000000 {
  compatible = "samsung,exynos-ima";
  reg = <0x0 0x13780000 0x80000>,
   <0x0 0x1C000000 0x80000>,
   <0x0 0x13520000 0x2000>,
   <0x0 0x136D0000 0x1000>;
  clocks = <&clock ((1120) + 1)>;
  clock-names = "gate";
  samsung,power-domain = <&pd_iva>;
 };

 iommu-domain_g2d {
  compatible = "samsung,exynos-iommu-bus";
  #address-cells = <2>;
  #size-cells = <1>;
  ranges;

  domain-clients = <&fimg2d_0>;
 };

 iommu-domain_smfc_scaler {
  compatible = "samsung,exynos-iommu-bus";
  #address-cells = <2>;
  #size-cells = <1>;
  ranges;

  domain-clients = <&smfc>, <&scaler_0>;
 };

 sysmmu_g2d_2: sysmmu@13B50000 {
  compatible = "samsung,exynos-sysmmu";
  reg = <0x0 0x13B50000 0x3000>;
  interrupts = <0 221 0>, <0 222 0>;
  clock-names = "aclk";
  clocks = <&clock ((600) + 15)>;
  port-name = "Scaler, SMFC";
  sysmmu,secure-irq;
  sysmmu,secure_base = <0x13B60000>;
  sysmmu,tlb_property =

   <(((0x0 << 12) | (0x1 << 8) | (0x0 << 1)) | (0x5 << 5)) (0xFFFF << 16 | (0x1))>,
   <(((0x0 << 12) | (0x1 << 8) | (0x0 << 1)) | (0x5 << 5)) (0xFFFF << 16 | (0x3))>,
   <(((0x0 << 12) | (0x1 << 8) | (0x0 << 1)) | (0x5 << 5)) (0xFFFF << 16 | (0x5))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x0 << 1)) | (0x5 << 5)) (0xFFFF << 16 | (0x11))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x0 << 1)) | (0x5 << 5)) (0xFFFF << 16 | (0x13))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x0 << 1)) | (0x5 << 5)) (0xFFFF << 16 | (0x15))>,

   <(((0x1 << 12) | (0x3 << 8) | (0x0 << 1)) | (0x5 << 5)) 0>,
   <(((0x1 << 12) | (0x3 << 8) | (0x0 << 1)) | (0x5 << 5)) 0>,
   <(((0x1 << 12) | (0x3 << 8) | (0x0 << 1)) | (0x5 << 5)) 0>,
   <(((0x1 << 12) | (0x2 << 8) | (0x0 << 1)) | (0x5 << 5)) 0>;
  #iommu-cells = <0>;
 };

 watchdog@10060000 {
  compatible = "samsung,exynos8-wdt";
  reg = <0x0 0x10060000 0x100>;
  interrupts = <0 454 0>;
  clocks = <&clock (0 + 1)>, <&clock ((150) + 26)>;
  clock-names = "rate_watchdog", "gate_watchdog";
  timeout-sec = <30>;
  samsung,syscon-phandle = <&pmu_system_controller>;
 };

 dwmmc_2: dwmmc2@11500000 {
  compatible = "samsung,exynos-dw-mshc";
  reg = <0x0 0x11500000 0x2000>;
  interrupts = <0 341 0>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clock ((750) + 0)>, <&clock ((750) + 4)>;
  clock-names = "ciu", "ciu_gate";
  status = "disabled";
 };

 sec_pwm: pwm@104c0000 {
  compatible = "samsung,s3c6400-pwm";
  reg = <0x0 0x104c0000 0x1000>;
  samsung,pwm-outputs = <0>, <1>, <2>, <3>, <4>;
  #pwm-cells = <3>;
  clocks = <&clock ((200) + 16)>,
  <&clock_pwm 1>, <&clock_pwm 2>,
  <&clock_pwm 5>, <&clock_pwm 6>,
  <&clock_pwm 7>, <&clock_pwm 8>,
  <&clock_pwm 10>, <&clock_pwm 11>,
  <&clock_pwm 12>, <&clock_pwm 13>;
  clock-names = "gate_timers",
  "pwm-scaler0", "pwm-scaler1",
  "pwm-tdiv0", "pwm-tdiv1",
  "pwm-tdiv2", "pwm-tdiv3",
  "pwm-tin0", "pwm-tin1",
  "pwm-tin2", "pwm-tin3";
  status = "ok";
 };

 clock_pwm: pwm-clock-controller@104c0000 {
  compatible = "samsung,exynos-pwm-clock";
  reg = <0x0 0x104c0000 0x50>;
  #clock-cells = <1>;
 };

        coresight@17000000 {
                compatible = "exynos,coresight";
                base = <0x17000000>;
  sj-offset = <0x6000>;

                funnel-num = <3>;
                etf-num = <2>;

                cl0_cpu0@400000 {
                        device_type = "cs";
   dbg-offset = <0x410000>;
                        etm-offset = <0x440000>;
                        funnel-port = <0 0>;
                };
                cl0_cpu1@500000 {
                        device_type = "cs";
   dbg-offset = <0x510000>;
                        etm-offset = <0x540000>;
                        funnel-port = <0 1>;
                };
                cl0_cpu2@600000 {
                        device_type = "cs";
   dbg-offset = <0x610000>;
                        etm-offset = <0x640000>;
                        funnel-port = <0 2>;
                };
                cl0_cpu3@700000 {
                        device_type = "cs";
   dbg-offset = <0x710000>;
                        etm-offset = <0x740000>;
                        funnel-port = <0 3>;
                };
                cl1_cpu0@800000 {
                        device_type = "cs";
   dbg-offset = <0x810000>;
                        etm-offset = <0x840000>;
                        funnel-port = <1 0>;
                };
                cl1_cpu1@900000 {
                        device_type = "cs";
   dbg-offset = <0x910000>;
                        etm-offset = <0x940000>;
                        funnel-port = <1 1>;
                };
                cl1_cpu2@A00000 {
                        device_type = "cs";
   dbg-offset = <0xA10000>;
                        etm-offset = <0xA40000>;
                        funnel-port = <1 2>;
                };
                cl1_cpu3@B00000 {
                        device_type = "cs";
   dbg-offset = <0xB10000>;
                        etm-offset = <0xB40000>;
                        funnel-port = <1 3>;
  };

                cs_etf0: cs_etf0@C000 {
                        device_type = "etf";
                        offset = <0x4000>;
                        funnel-port = <2 0>;
                };
                cs_etf1: cs_etf1@5000 {
                        device_type = "etf";
                        offset = <0x5000>;
                        funnel-port = <2 1>;
                };
                cs_funnel0@4000 {
                        device_type = "funnel";
                        offset = <0x7000>;
                };
                cs_funnel1@9000 {
                        device_type = "funnel";
                        offset = <0x8000>;
                };
                cs_funnelm2@9000 {
                        device_type = "funnel";
                        offset = <0x9000>;
                };
                cs_etr@B000 {
                        device_type = "etr";
                        offset = <0xA000>;
                };
 };

 udc: usb@10C00000 {
  compatible = "samsung,exynos8895-dwusb3";
  clocks = <&clock ((700) + 14)>, <&clock ((700) + 3)>;
  clock-names = "aclk", "sclk";
  reg = <0x0 0x10C00000 0x10000>;
  #address-cells = <2>;
  #size-cells = <1>;
  ranges;
  status = "disabled";

  usbdrd_dwc3: dwc3 {
   compatible = "synopsys,dwc3";
   reg = <0x0 0x10C00000 0x10000>;
   interrupts = <0 337 0>;
   is_not_vbus_pad;
   suspend_clk_freq = <66000000>;
   enable_sprs_transfer;
   phys = <&usbdrd_phy0 0>, <&usbdrd_phy0 1>;
   phy-names = "usb2-phy", "usb3-phy";
  };
 };

 usbdrd_phy0: phy@10E00000 {
  compatible = "samsung,exynos8895-usbdrd-phy";
  reg = <0x0 0x10E00000 0x100>,
   <0x0 0x10E10000 0x100>;
  clocks = <&clock (0 + 1)>, <&clock ((700) + 14)>;
  clock-names = "ext_xtal", "aclk";
  samsung,pmu-syscon = <&pmu_system_controller>;
  is_not_vbus_pad;
  status = "disabled";
  #phy-cells = <1>;
  #address-cells = <2>;
  #size-cells = <1>;
  ranges;
  change_refclk = <1>;

  usbphy-refclk {
   reg = <0x0 0x10E50070 0x10>;
   offset = <0xC>;
   mask = <0x1000000>;
   value = <0x1000000>;
  };
 };

 iommu-domain_aud {
  compatible = "samsung,exynos-iommu-bus";
  #address-cells = <2>;
  #size-cells = <1>;
  ranges;
  domain-clients = <&abox>;
 };

 sysmmu_aud0: sysmmu@13E30000 {
  compatible = "samsung,exynos-sysmmu";
  reg = <0x0 0x13E30000 0x3000>;
  interrupts = <0 445 0>;
  qos = <15>;
  clock-names = "aclk";
  clocks = <&clock ((650) + 14)>;
  port-name = "Abox";
  sysmmu,no-suspend;
  sysmmu,tlb_property =
   <(((0x2 << 12) | (0x0 << 1)) | (0x0 << 5)) 0>;
  #iommu-cells = <0>;
 };

 abox_gic: abox_gic@0x13EF0000 {
  compatible = "samsung,abox_gic";
  reg = <0x0 0x13EF1000 0x1000>, <0x0 0x13EF2000 0x1004>;
  reg-names = "gicd", "gicc";
  interrupts = <0 442 0>;
 };

 abox: abox@0x13E50000 {
  compatible = "samsung,abox";
  reg = <0x0 0x13E50000 0x10000>, <0x0 0x13E20000 0x10000>, <0x0 0x13F00000 0x31000>;
  reg-names = "sfr", "sysreg", "sram";
  #address-cells = <2>;
  #size-cells = <1>;
  ranges;
  pinctrl-names = "default", "idle";
  pinctrl-0 = <&aud_codec_mclk &aud_codec_bus &aud_spk_bus
   &aud_fm_bus &aud_bt_bus &aud_cdma_bus>;
  pinctrl-1 = <&aud_codec_mclk_idle &aud_codec_bus_idle &aud_spk_bus_idle
   &aud_fm_bus_idle &aud_bt_bus_idle &aud_cdma_bus_idle>;
  samsung,power-domain = <&pd_abox>;
  ipc_tx_offset = <0x30000>;
  ipc_rx_offset = <0x30300>;
  ipc_tx_ack_offset = <0x302FC>;
  ipc_rx_ack_offset = <0x305FC>;
  mailbox_offset = <0x30600>;
  abox_gic = <&abox_gic>;
  vts = <&vts>;
  clocks = <&clock ((650) + 25)>, <&clock ((1200) + 5)>, <&clock ((650) + 17)>,
   <&clock ((650) + 20)>, <&clock ((650) + 21)>,
   <&clock ((650) + 22)>, <&clock ((650) + 23)>,
   <&clock ((650) + 24)>, <&clock ((650) + 18)>,
   <&clock ((650) + 19)>, <&clock ((650) + 26)>,
   <&clock ((650) + 27)>, <&clock ((650) + 28)>,
   <&clock ((650) + 29)>, <&clock ((650) + 30)>,
   <&clock ((650) + 31)>;
  clock-names = "pll", "ca7", "audif",
   "bclk0", "bclk1",
   "bclk2", "bclk3",
   "bclk4", "bclk5",
   "dmic", "bclk0_gate",
   "bclk1_gate", "bclk2_gate",
   "bclk3_gate", "bclk4_gate",
   "bclk5_gate";
  iommus = <&sysmmu_aud0>;
  pm_qos_int = <533000 400000 0 0 0>;

  abox_rdma_0: abox_rdma@0x13E51000 {
   compatible = "samsung,abox-rdma";
   reg = <0x0 0x13E51000 0x100>;
   abox = <&abox>;
   id = <0>;
   type = "normal";
   pm_qos_lit = <715000 715000 0>;
   pm_qos_big = <1170000 1170000 0>;
   pm_qos_hmp = <1 1 0>;
  };

  abox_rdma_1: abox_rdma@0x13E51100 {
   compatible = "samsung,abox-rdma";
   reg = <0x0 0x13E51100 0x100>;
   abox = <&abox>;
   id = <1>;
   type = "normal";
   pm_qos_lit = <715000 715000 0>;
   pm_qos_big = <1170000 1170000 0>;
   pm_qos_hmp = <1 1 0>;
  };

  abox_rdma_2: abox_rdma@0x13E51200 {
   compatible = "samsung,abox-rdma";
   reg = <0x0 0x13E51200 0x100>;
   abox = <&abox>;
   id = <2>;
   type = "normal";
   pm_qos_lit = <715000 715000 0>;
   pm_qos_big = <1170000 1170000 0>;
   pm_qos_hmp = <1 1 0>;
  };

  abox_rdma_3: abox_rdma@0x13E51300 {
   compatible = "samsung,abox-rdma";
   reg = <0x0 0x13E51300 0x100>;
   abox = <&abox>;
   id = <3>;
   type = "sync";
  };

  abox_rdma_4: abox_rdma@0x13E51400 {
   compatible = "samsung,abox-rdma";
   reg = <0x0 0x13E51400 0x100>;
   abox = <&abox>;
   id = <4>;
   type = "call";
  };

  abox_rdma_5: abox_rdma@0x13E51500 {
   compatible = "samsung,abox-rdma";
   reg = <0x0 0x13E51500 0x100>;
   abox = <&abox>;
   id = <5>;
   type = "compress";
  };

  abox_rdma_6: abox_rdma@0x13E51600 {
   compatible = "samsung,abox-rdma";
   reg = <0x0 0x13E51600 0x100>;
   abox = <&abox>;
   id = <6>;
   type = "realtime";
  };

  abox_rdma_7: abox_rdma@0x13E51700 {
   compatible = "samsung,abox-rdma";
   reg = <0x0 0x13E51700 0x100>;
   abox = <&abox>;
   id = <7>;
   type = "realtime";
  };

  abox_wdma_0: abox_wdma@0x13E52000 {
   compatible = "samsung,abox-wdma";
   reg = <0x0 0x13E52000 0x100>;
   abox = <&abox>;
   id = <0>;
   type = "normal";
  };

  abox_wdma_1: abox_wdma@0x13E52100 {
   compatible = "samsung,abox-wdma";
   reg = <0x0 0x13E52100 0x100>;
   abox = <&abox>;
   id = <1>;
   type = "normal";
  };

  abox_wdma_2: abox_wdma@0x13E52200 {
   compatible = "samsung,abox-wdma";
   reg = <0x0 0x13E52200 0x100>;
   abox = <&abox>;
   id = <2>;
   type = "call";
  };

  abox_wdma_3: abox_wdma@0x13E52300 {
   compatible = "samsung,abox-wdma";
   reg = <0x0 0x13E52300 0x100>;
   abox = <&abox>;
   id = <3>;
   type = "realtime";
  };

  abox_wdma_4: abox_wdma@0x13E52400 {
   compatible = "samsung,abox-wdma";
   reg = <0x0 0x13E52400 0x100>;
   abox = <&abox>;
   id = <4>;
   type = "vi-sensing";
  };

  abox_effect: abox_effect@0x13F2E000 {
   compatible = "samsung,abox-effect";
   reg = <0x0 0x13F2E000 0x1000>;
   reg-names = "reg";
   abox = <&abox>;
  };

  abox_debug: abox_debug@0 {
   compatible = "samsung,abox-debug";
   memory-region = <&abox_rmem>;
  };

  abox_vss: abox_vss@0 {
   compatible = "samsung,abox-vss";
  };

  ext_bin_0: ext_bin@0 {
   status = "okay";
   samsung,name = "dsm.bin";
   samsung,area = <1>;
   samsung,offset = <0x502000>;
  };
  ext_bin_1: ext_bin@1 {
   status = "okay";
   samsung,name = "AP_AUDIO_SLSI.bin";
   samsung,area = <1>;
   samsung,offset = <0x7F0000>;
  };
  ext_bin_2: ext_bin@2 {
   status = "okay";
   samsung,name = "APBargeIn_AUDIO_SLSI.bin";
   samsung,area = <1>;
   samsung,offset = <0x7EC000>;
  };
  ext_bin_3: ext_bin@3 {
   status = "okay";
   samsung,name = "SoundBoosterParam.bin";
   samsung,area = <1>;
   samsung,offset = <0x4FC000>;
  };
  ext_bin_4: ext_bin@4 {
   status = "okay";
   samsung,name = "APBiBF_AUDIO_SLSI.bin";
   samsung,area = <1>;
   samsung,offset = <0x7EF000>;
  };
  ext_bin_5: ext_bin@5 {
   status = "okay";
   samsung,name = "dsm_tune.bin";
   samsung,area = <1>;
   samsung,offset = <0x601000>;
  };
  ext_bin_6: ext_bin@6 {
   status = "disabled";
   samsung,name = "dummy.bin";
   samsung,area = <1>;
   samsung,offset = <0x800000>;
  };
  ext_bin_7: ext_bin@7 {
   status = "disabled";
   samsung,name = "dummy.bin";
   samsung,area = <1>;
   samsung,offset = <0x800000>;
  };
 };

 mailbox_vts: mailbox@0x14040000 {
  compatible = "samsung,mailbox-asoc";
  reg = <0x0 0x14040000 0x10000>;
  reg-names = "sfr";
  interrupts = <0 23 0>;
  interrupt-controller;
  #interrupt-cells = <1>;
 };

 vts: vts@0x14020000 {
  compatible = "samsung,vts";
  reg = <0x0 0x14020000 0x10000>, <0x0 0x14100000 0x59800>,
    <0x0 0x14070000 0x8>, <0x0 0x141F0000 0x50>;
  reg-names = "sfr", "sram", "dmic", "gpr";
  #address-cells = <2>;
  #size-cells = <1>;
  ranges;
  pinctrl-names = "dmic_default", "amic_default", "idle";
  pinctrl-0 = <&dmic_bus_clk &dmic_pdm>;
  pinctrl-1 = <&amic_bus_clk &amic_pdm>;
  pinctrl-2 = <&mic_bus_clk_idle &dmic_pdm_idle &amic_pdm_idle>;
  samsung,power-domain = <&pd_vts>;
  clocks = <&clock ((940) + 17)>, <&clock ((940) + 15)>,
   <&clock ((940) + 14)>, <&clock ((940) + 16)>;
  clock-names = "rco", "dmic", "dmic_if", "dmic_sync";
  mailbox = <&mailbox_vts>;
  interrupt-parent = <&mailbox_vts>;
  interrupts = <0>, <1>, <2>, <3>, <4>, <5>;
  interrupt-names = "error", "boot_completed", "ipc_received", "voice_triggered", "trigger_period_elapsed", "record_period_elapsed";
  vts_dma0: vts_dma@0x0 {
   compatible = "samsung,vts-dma";
   reg = <0x0 0x0 0x0>;
   vts = <&vts>;
   id = <0>;
   type = "vts-trigger";
  };

  vts_dma1: vts_dma@0x1 {
   compatible = "samsung,vts-dma";
   reg = <0x0 0x1 0x0>;
   vts = <&vts>;
   id = <1>;
   type = "vts-record";
  };
 };

 pcie0@116A0000 {
  compatible = "samsung,exynos-pcie";
  gpios = <&gpj1 2 0x1 >;
  reg = <0x0 0x116A0000 0x1000
   0x0 0x116D0000 0x1000
   0x0 0x11421044 0x30
   0x0 0x11700000 0x1000
   0x0 0x116C0000 0x1FC
   0x0 0x11BFF000 0x1000>;
  reg-names = "elbi", "phy", "sysreg", "dbi", "pcs", "config";
  interrupts = <0 345 0>;
  samsung,syscon-phandle = <&pmu_system_controller>;
  samsung,sysreg-phandle = <&sysreg_fsys1_controller>;
  pinctrl-names = "default", "clkreq_output";
  pinctrl-0 = <&pcie0_clkreq &pcie0_perst &pcie_wake &cfg_wlanen &wlan_host_wake>;
  pinctrl-1 = <&pcie0_perst &pcie_wake &cfg_wlanen &wlan_host_wake>;
  #address-cells = <3>;
  #size-cells = <2>;
  device_type = "pci";
  ranges = <0x82000000 0 0x11800000 0 0x11800000 0 0x400000>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 0>;
  interrupt-map = <0 0 0 0 &gic 0 345 0x4>;
  ip-ver = <0x889500>;
  num-lanes = <1>;
  msi-base = <200>;
  ch-num = <0>;
  pcie-clk-num = <0>;
  phy-clk-num = <0>;
  pcie-irq-toe-enable = <0>;
  pcie-irq-toe-num = <10>;
  pcie-irq-msi-cp-enable = <0>;
  pcie-irq-msi-cp-base-bit = <16>;
  pcie-irq-msi-cp-num = <4>;
  pcie-pm-qos-int = <0>;
  use-cache-coherency = "true";
  use-msi = "false";
  use-sicd = "true";
  status = "disabled";
 };

 pcie1@116B0000 {
  compatible = "samsung,exynos8895-pcie";
  gpios = <&gpj1 6 0x1 >;
  reg = <0x0 0x116B0000 0x1000
   0x0 0x116D0000 0x1000
   0x0 0x15601044 0x30
   0x0 0x11710000 0x1000
   0x0 0x116C0000 0x1FC
   0x0 0x11C00000 0x1000>;
  reg-names = "elbi", "phy", "sysreg", "dbi", "pcs", "config";
  interrupts = <0 346 0>;
  clocks = <&clock 770>;
  clock-names = "gate_pciewifi1";
  samsung,syscon-phandle = <&pmu_system_controller>;
  pinctrl-names = "default", "clkreq_output";
  pinctrl-0 = <&pcie1_clkreq &pcie1_perst>;
  pinctrl-1 = <&pcie1_clkreq_output &pcie1_perst>;
  #address-cells = <3>;
  #size-cells = <2>;
  device_type = "pci";
  ranges = <0x81000000 0 0 0 0x11C01000 0 0x00010000
   0x82000000 0 0x11C11000 0 0x11C11000 0 0x3EEFFF>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 0>;
  interrupt-map = <0 0 0 0 &gic 0 346 0x4>;
  ip-ver = <0x889500>;
  num-lanes = <1>;
  msi-base = <200>;
  ch-num = <1>;
  pcie-clk-num = <1>;
  phy-clk-num = <0>;
  pcie-pm-qos-int = <0>;
  use-cache-coherency = "true";
  use-msi = "false";
  use-sicd = "true";
  status = "disabled";
 };


 seclog {
  compatible = "samsung,exynos-seclog";
  interrupts = <0 68 0>;
 };


 ufs-srpmb {
  compatible = "samsung,ufs-srpmb";
  interrupts = <0 69 0>;
 };


 tee {
  compatible = "samsung,exynos-tee";
  interrupts = <0 233 0>;
 };

 fips-fmp {
  compatible = "samsung,exynos-fips-fmp";
 };

 mfc_0: mfc0@13CE0000 {
  compatible = "samsung,mfc-v6";
  reg = <0x0 0x13CE0000 0x10000>;
  interrupts = <0 208 0>;
  clock-names = "aclk_mfc";
  clocks = <&clock ((10) + 0)>;
  iommus = <&sysmmu_mfc0_0>, <&sysmmu_mfc0_1>;
  samsung,power-domain = <&pd_mfc>;
  status = "ok";
  ip_ver = <15>;
  clock_rate = <400000000>;
  min_rate = <100000>;
  num_qos_steps = <8>;
  max_mb = <4757298>;
  mfc_qos_table {
   mfc_qos_variant_0 {
    thrd_mb = <0>;
    freq_mfc = <89000>;
    freq_int = <107000>;
    freq_mif = <286000>;
    freq_cpu = <0>;
    freq_kfc = <0>;
    mo_value = <0>;
    mo_10bit_value = <0>;
    time_fw = <923>;
   };
   mfc_qos_variant_1 {
    thrd_mb = <259787>;
    freq_mfc = <267000>;
    freq_int = <267000>;
    freq_mif = <421000>;
    freq_cpu = <0>;
    freq_kfc = <0>;
    mo_value = <0>;
    mo_10bit_value = <0>;
    time_fw = <431>;
   };
   mfc_qos_variant_2 {
    thrd_mb = <535550>;
    freq_mfc = <400000>;
    freq_int = <400000>;
    freq_mif = <845000>;
    freq_cpu = <0>;
    freq_kfc = <0>;
    mo_value = <0>;
    mo_10bit_value = <0>;
    time_fw = <261>;
   };
   mfc_qos_variant_3 {
    thrd_mb = <1153791>;
    freq_mfc = <400000>;
    freq_int = <400000>;
    freq_mif = <1352000>;
    freq_cpu = <0>;
    freq_kfc = <0>;
    mo_value = <0>;
    mo_10bit_value = <0>;
    time_fw = <226>;
   };
   mfc_qos_variant_4 {
    thrd_mb = <1884284>;
    freq_mfc = <667000>;
    freq_int = <533000>;
    freq_mif = <1794000>;
    freq_cpu = <0>;
    freq_kfc = <0>;
    mo_value = <0>;
    mo_10bit_value = <0>;
    time_fw = <161>;
   };
   mfc_qos_variant_5 {
    thrd_mb = <2713968>;
    freq_mfc = <667000>;
    freq_int = <533000>;
    freq_mif = <1014000>;
    freq_cpu = <0>;
    freq_kfc = <0>;
    mo_value = <1>;
    mo_10bit_value = <0>;
    time_fw = <196>;
   };
   mfc_qos_variant_6 {
    thrd_mb = <3267739>;
    freq_mfc = <667000>;
    freq_int = <533000>;
    freq_mif = <1794000>;
    freq_cpu = <0>;
    freq_kfc = <0>;
    mo_value = <1>;
    mo_10bit_value = <0>;
    time_fw = <161>;
   };
   mfc_qos_variant_7 {
    thrd_mb = <4517358>;
    freq_mfc = <667000>;
    freq_int = <533000>;
    freq_mif = <1794000>;
    freq_cpu = <0>;
    freq_kfc = <0>;
    mo_value = <0>;
    mo_10bit_value = <1>;
    time_fw = <161>;
   };
  };
 };

 iommu-domain_mfc {
  compatible = "samsung,exynos-iommu-bus";
  #address-cells = <2>;
  #size-cells = <1>;
  domain-clients = <&mfc_0>;
 };

 sysmmu_mfc0_0: sysmmu@0x13c80000 {
  compatible = "samsung,exynos-sysmmu";
  reg = <0x0 0x13c80000 0x3000>;
  interrupts = <0 198 0>, <0 199 0>;
  clock-names = "aclk";
  clocks = <&clock ((10) + 7)>;
  port-name = "MFC0";
  sysmmu,secure-irq;
  sysmmu,secure_base = <0x13C90000>;
  sysmmu,tlb_property =
   <(((0x2 << 12) | (0x0 << 1)) | (0x2 << 5)) 0>;
  #iommu-cells = <0>;
 };

 sysmmu_mfc0_1: sysmmu@0x13ca0000 {
  compatible = "samsung,exynos-sysmmu";
  reg = <0x0 0x13ca0000 0x3000>;
  interrupts = <0 201 0>, <0 202 0>;
  clock-names = "aclk";
  clocks = <&clock ((10) + 8)>;
  port-name = "MFC1";
  sysmmu,secure-irq;
  sysmmu,secure_base = <0x13CB0000>;
  sysmmu,tlb_property =
   <(((0x2 << 12) | (0x0 << 1)) | (0x2 << 5)) 0>;
  #iommu-cells = <0>;
 };

        iva: iva@0x13600000 {
                compatible = "samsung,iva";
  reg = <0x0 0x13600000 0x200000>;

                iommus = <&sysmmu_iva>;

                interrupt-names = "iva_mbox_irq";
                interrupts = <0 236 0>;

                clocks = <&clock ((1120) + 0)>;
                clock-names = "clk_iva";
                samsung,power-domain = <&pd_iva>;

                mcu-info {
                        mem_size = <0x20000>;
                        shmem_size = <0x1000>;
                        print_delay = <0>;
                };
        };

        sysmmu_iva: sysmmu@13530000 {
                compatible = "samsung,exynos-sysmmu";
                reg = <0x0 0x13530000 0x3000>;
                interrupts = <0 240 0>;
                clock-names = "aclk";
                clocks = <&clock ((1120) + 6)>;
                #iommu-cells = <0>;
        };

    score: score@134C0000 {
  compatible = "samsung,score";
  dma-coherent;
  reg = <0x0 0x134C0000 0x20000>;
  interrupts = <0 227 0>;

  clocks = <&clock ((1100) + 4)>;
  clock-names = "dsp";
  samsung,power-domain = <&pd_dsp>;

  iommus = <&sysmmu_score0>;
 };
# 3875 "arch/arm64/boot/dts/exynos/exynos8895.dtsi"
 iommu-domain_iva_score {
  compatible = "samsung,exynos-iommu-bus";
  #dma-address-cells = <1>;
  #dma-size-cells = <1>;


  dma-window = <0x80000000 0x70000000>;

  domain-clients = <&iva>, <&score>;
 };

 sysmmu_score0: sysmmu@13430000 {
  compatible = "samsung,exynos-sysmmu";
  reg = <0x0 0x13430000 0x3000>;
  interrupts = <0 230 0>, <0 231 0>;
  qos = <15>;
  clock-names = "aclk";
  clocks = <&clock ((1100) + 5)>;
  port-name = "Score";
  sysmmu,secure-irq;
  sysmmu,secure_base = <0x13450000>;
  sysmmu,tlb_property =
   <(((0x0 << 12) | (0x1 << 8) | (0x0 << 1)) | (0x0 << 5)) ((0x1) << 16 | (0x0))>,
   <(((0x2 << 12) | (0x0 << 1)) | (0x3 << 5)) 0>;
  #iommu-cells = <0>;
 };

 fimc_is: fimc_is@13140000 {
  compatible = "samsung,exynos5-fimc-is";
  #pb-id-cells = <6>;
  reg = <0x0 0x12CE0000 0x10000>,
      <0x0 0x13030000 0x10000>,
      <0x0 0x13130000 0x10000>,
      <0x0 0x13040000 0x10000>,
      <0x0 0x13140000 0x10000>,
      <0x0 0x12C40000 0x10000>,
      <0x0 0x12C90000 0x10000>,
      <0x0 0x12C50000 0x10000>,
      <0x0 0x12C60000 0x10000>,
      <0x0 0x12C70000 0x10000>,
      <0x0 0x12F00000 0x10000>,
      <0x0 0x14300000 0x10000>;
  interrupts = <0 294 0>,
      <0 295 0>,
      <0 301 0>,
      <0 302 0>,
      <0 296 0>,
      <0 297 0>,
      <0 303 0>,
      <0 304 0>,
      <0 272 0>,
      <0 273 0>,
      <0 284 0>,
      <0 285 0>,
      <0 274 0>,
      <0 275 0>,
      <0 276 0>,
      <0 277 0>,
      <0 242 0>,
      <0 243 0>,
      <0 85 0>;
  samsung,power-domain = <&pd_dcam>;
  clocks = <&clock ((400) + 0)>,
   <&clock ((400) + 1)>,
   <&clock ((400) + 2)>,
   <&clock ((400) + 3)>,
   <&clock ((400) + 4)>,
   <&clock ((400) + 5)>,
   <&clock ((400) + 6)>,
   <&clock ((400) + 7)>,
   <&clock ((400) + 8)>,

   <&clock ((450) + 0)>,
   <&clock ((450) + 1)>,
   <&clock ((450) + 2)>,
   <&clock ((450) + 3)>,
   <&clock ((450) + 4)>,
   <&clock ((450) + 5)>,
   <&clock ((450) + 6)>,
   <&clock ((450) + 7)>,
   <&clock ((450) + 8)>,
   <&clock ((450) + 9)>,
   <&clock ((450) + 10)>,
   <&clock ((450) + 11)>,

   <&clock ((500) + 0)>,
   <&clock ((500) + 1)>,
   <&clock ((500) + 2)>,
   <&clock ((500) + 3)>,
   <&clock ((500) + 4)>,
   <&clock ((500) + 5)>,
   <&clock ((500) + 6)>,
   <&clock ((500) + 7)>,
   <&clock ((500) + 8)>,
   <&clock ((500) + 9)>,
   <&clock ((500) + 10)>,
   <&clock ((500) + 11)>,
   <&clock ((500) + 12)>,
   <&clock ((500) + 13)>,
   <&clock ((500) + 14)>,
   <&clock ((500) + 15)>,
   <&clock ((500) + 16)>,
   <&clock ((500) + 17)>,
   <&clock ((500) + 18)>,
   <&clock ((500) + 19)>,
   <&clock ((500) + 20)>,
   <&clock ((500) + 21)>,
   <&clock ((500) + 22)>,
   <&clock ((500) + 23)>,
   <&clock ((500) + 24)>,
   <&clock ((500) + 25)>,
   <&clock ((500) + 26)>,
   <&clock ((500) + 27)>,

   <&clock ((550) + 0)>,
   <&clock ((550) + 1)>,
   <&clock ((550) + 2)>,
   <&clock ((550) + 3)>,
   <&clock ((550) + 4)>,
   <&clock ((550) + 5)>,
   <&clock ((550) + 6)>,
   <&clock ((550) + 7)>,

   <&clock ((1160) + 0)>,
   <&clock ((1160) + 1)>,
   <&clock ((1160) + 2)>,
   <&clock ((1160) + 3)>,
   <&clock ((1160) + 4)>,
   <&clock ((1160) + 5)>,
   <&clock ((1160) + 6)>,
   <&clock ((1160) + 7)>,
   <&clock ((1160) + 8)>,

   <&clock ((350) + 0)>,
   <&clock ((350) + 1)>,
   <&clock ((350) + 2)>,
   <&clock ((350) + 3)>,

   <&clock ((320) + 3)>,
   <&clock ((320) + 4)>,
   <&clock ((320) + 5)>,
   <&clock ((320) + 6)>;
  clock-names = "GATE_ISP_EWGEN_ISPHQ",
   "GATE_IS_ISPHQ_3AA",
   "GATE_IS_ISPHQ_ISPHQ",
   "GATE_IS_ISPHQ_QE_3AA",
   "GATE_IS_ISPHQ_QE_ISPHQ",
   "GATE_ISPHQ_CMU_ISPHQ",
   "GATE_PMU_ISPHQ",
   "GATE_SYSREG_ISPHQ",
   "UMUX_CLKCMU_ISPHQ_BUS",

   "GATE_ISP_EWGEN_ISPLP",
   "GATE_IS_ISPLP_3AAW",
   "GATE_IS_ISPLP_ISPLP",
   "GATE_IS_ISPLP_QE_3AAW",
   "GATE_IS_ISPLP_QE_ISPLP",
   "GATE_IS_ISPLP_SMMU_ISPLP",
   "GATE_IS_ISPLP_BCM_ISPLP",
   "GATE_BTM_ISPLP",
   "GATE_ISPLP_CMU_ISPLP",
   "GATE_PMU_ISPLP",
   "GATE_SYSREG_ISPLP",
   "UMUX_CLKCMU_ISPLP_BUS",

   "GATE_ISP_EWGEN_CAM",
   "GATE_IS_CAM_CSIS0",
   "GATE_IS_CAM_CSIS1",
   "GATE_IS_CAM_CSIS2",
   "GATE_IS_CAM_CSIS3",
   "GATE_IS_CAM_MC_SCALER",
   "GATE_IS_CAM_CSISX4_DMA",
   "GATE_IS_CAM_SYSMMU_CAM0",
   "GATE_IS_CAM_SYSMMU_CAM1",
   "GATE_IS_CAM_BCM_CAM0",
   "GATE_IS_CAM_BCM_CAM1",
   "GATE_IS_CAM_TPU0",
   "GATE_IS_CAM_VRA",
   "GATE_IS_CAM_QE_TPU0",
   "GATE_IS_CAM_QE_VRA",
   "GATE_IS_CAM_BNS",
   "GATE_IS_CAM_QE_CSISX4",
   "GATE_IS_CAM_QE_TPU1",
   "GATE_IS_CAM_TPU1",
   "GATE_BTM_CAMD0",
   "GATE_BTM_CAMD1",
   "GATE_CAM_CMU_CAM",
   "GATE_PMU_CAM",
   "GATE_SYSREG_CAM",
   "UMUX_CLKCMU_CAM_BUS",
   "UMUX_CLKCMU_CAM_TPU0",
   "UMUX_CLKCMU_CAM_VRA",
   "UMUX_CLKCMU_CAM_TPU1",

   "GATE_DCP",
   "GATE_BTM_DCAM",
   "GATE_DCAM_CMU_DCAM",
   "GATE_PMU_DCAM",
   "GATE_BCM_DCAM",
   "GATE_SYSREG_DCAM",
   "UMUX_CLKCMU_DCAM_BUS",
   "UMUX_CLKCMU_DCAM_IMGD",

   "GATE_SRDZ",
   "GATE_BTM_SRDZ",
   "GATE_PMU_SRDZ",
   "GATE_BCM_SRDZ",
   "GATE_SMMU_SRDZ",
   "GATE_SRDZ_CMU_SRDZ",
   "GATE_SYSREG_SRDZ",
   "UMUX_CLKCMU_SRDZ_BUS",
   "UMUX_CLKCMU_SRDZ_IMGD",

   "CIS_CLK0",
   "CIS_CLK1",
   "CIS_CLK2",
   "CIS_CLK3",

   "MUX_CIS_CLK0",
   "MUX_CIS_CLK1",
   "MUX_CIS_CLK2",
   "MUX_CIS_CLK3";
  status = "ok";
  iommus = <&sysmmu_cam0>, <&sysmmu_cam1>, <&sysmmu_isp>, <&sysmmu_dcam>;
  #cooling-cells = <2>;
 };

 mipi_phy_csis0_m4s4_top: dphy_m4s4_csis0@0x12C21050 {
  compatible = "samsung,mipi-phy-m4s4-top";
  samsung,pmu-syscon = <&pmu_system_controller>;
  isolation = <0x70C>;
  reg = <0x0 0x12C21050 0x4>;
  reset = <0>;
  owner = <1>;
  #phy-cells = <1>;
 };

 mipi_phy_csis2_m4s4_mod: dphy_m4s4_csis2@0x12C21050 {
  compatible = "samsung,mipi-phy-m4s4-mod";
  samsung,pmu-syscon = <&pmu_system_controller>;
  isolation = <0x710>;
  reset = <1>;
  owner = <1>;
  #phy-cells = <1>;
 };

 mipi_phy_csis1_m1s2s2: dphy_m1s2s2_csis1@0x12C21050 {
  compatible = "samsung,mipi-phy-m1s2s2";
  samsung,pmu-syscon = <&pmu_system_controller>;
  isolation = <0x730>;
  reset = <2>;
  owner = <1>;
  #phy-cells = <1>;
 };

 mipi_phy_csis3_m1s2s2: dphy_m1s2s2_csis3@0x12C21050 {
  compatible = "samsung,mipi-phy-m1s2s2";
  samsung,pmu-syscon = <&pmu_system_controller>;
  isolation = <0x730>;
  reset = <3>;
  owner = <1>;
  #phy-cells = <1>;
 };

 fimc_is_sensor0: fimc_is_sensor@12CA0000 {

  compatible = "samsung,exynos5-fimc-is-sensor";
  #pb-id-cells = <4>;
  reg = <0x0 0x12CA0000 0x10000>,
   <0x0 0x12C80000 0x10000>;
  interrupts = <0 264 0>,
   <0 291 0>;
  samsung,power-domain = <&pd_cam>;
  phys = <&mipi_phy_csis0_m4s4_top 0>;
  phy-names = "csis_dphy";
  clocks = <&clock ((350) + 0)>,
   <&clock ((350) + 1)>,
   <&clock ((350) + 2)>,
   <&clock ((350) + 3)>,

   <&clock ((320) + 3)>,
   <&clock ((320) + 4)>,
   <&clock ((320) + 5)>,
   <&clock ((320) + 6)>,

   <&clock ((500) + 1)>,
   <&clock ((500) + 2)>,
   <&clock ((500) + 3)>,
   <&clock ((500) + 4)>;
  clock-names = "CIS_CLK0",
   "CIS_CLK1",
   "CIS_CLK2",
   "CIS_CLK3",

   "MUX_CIS_CLK0",
   "MUX_CIS_CLK1",
   "MUX_CIS_CLK2",
   "MUX_CIS_CLK3",

   "GATE_IS_CAM_CSIS0",
   "GATE_IS_CAM_CSIS1",
   "GATE_IS_CAM_CSIS2",
   "GATE_IS_CAM_CSIS3";
  iommus = <&sysmmu_cam0>;
 };

 fimc_is_sensor1: fimc_is_sensor@12CB0000 {
  compatible = "samsung,exynos5-fimc-is-sensor";
  #pb-id-cells = <4>;
  reg = <0x0 0x12CB0000 0x10000>,
   <0x0 0x12C80000 0x10000>;
  interrupts = <0 266 0>,
      <0 291 0>;
  samsung,power-domain = <&pd_cam>;
  phys = <&mipi_phy_csis1_m1s2s2 0>;
  phy-names = "csis_dphy";
  clocks = <&clock ((350) + 0)>,
   <&clock ((350) + 1)>,
   <&clock ((350) + 2)>,
   <&clock ((350) + 3)>,

   <&clock ((320) + 3)>,
   <&clock ((320) + 4)>,
   <&clock ((320) + 5)>,
   <&clock ((320) + 6)>,

   <&clock ((500) + 1)>,
   <&clock ((500) + 2)>,
   <&clock ((500) + 3)>,
   <&clock ((500) + 4)>;
  clock-names = "CIS_CLK0",
   "CIS_CLK1",
   "CIS_CLK2",
   "CIS_CLK3",

   "MUX_CIS_CLK0",
   "MUX_CIS_CLK1",
   "MUX_CIS_CLK2",
   "MUX_CIS_CLK3",

   "GATE_IS_CAM_CSIS0",
   "GATE_IS_CAM_CSIS1",
   "GATE_IS_CAM_CSIS2",
   "GATE_IS_CAM_CSIS3";
  iommus = <&sysmmu_cam0>;
 };

 fimc_is_sensor2: fimc_is_sensor@12CC0000 {

  compatible = "samsung,exynos5-fimc-is-sensor";
  #pb-id-cells = <4>;
  reg = <0x0 0x12CC0000 0x10000>,
   <0x0 0x12C80000 0x10000>;
  interrupts = <0 268 0>,
   <0 291 0>;
  samsung,power-domain = <&pd_cam>;
  phys = <&mipi_phy_csis2_m4s4_mod 0>;
  phy-names = "csis_dphy";
  clocks = <&clock ((350) + 0)>,
   <&clock ((350) + 1)>,
   <&clock ((350) + 2)>,
   <&clock ((350) + 3)>,

   <&clock ((320) + 3)>,
   <&clock ((320) + 4)>,
   <&clock ((320) + 5)>,
   <&clock ((320) + 6)>,

   <&clock ((500) + 1)>,
   <&clock ((500) + 2)>,
   <&clock ((500) + 3)>,
   <&clock ((500) + 4)>;
  clock-names = "CIS_CLK0",
   "CIS_CLK1",
   "CIS_CLK2",
   "CIS_CLK3",

   "MUX_CIS_CLK0",
   "MUX_CIS_CLK1",
   "MUX_CIS_CLK2",
   "MUX_CIS_CLK3",

   "GATE_IS_CAM_CSIS0",
   "GATE_IS_CAM_CSIS1",
   "GATE_IS_CAM_CSIS2",
   "GATE_IS_CAM_CSIS3";
  iommus = <&sysmmu_cam0>;
 };

 fimc_is_sensor3: fimc_is_sensor@112CD000 {

  compatible = "samsung,exynos5-fimc-is-sensor";
  #pb-id-cells = <4>;
  reg = <0x0 0x12CD0000 0x10000>,
   <0x0 0x12C80000 0x10000>;
  interrupts = <0 270 0>,
   <0 291 0>;
  samsung,power-domain = <&pd_cam>;
  phys = <&mipi_phy_csis3_m1s2s2 0>, <&mipi_phy_csis1_m1s2s2 0>;
  phy-names = "csis_dphy", "extra_csis_dphy";
  clocks = <&clock ((350) + 0)>,
   <&clock ((350) + 1)>,
   <&clock ((350) + 2)>,
   <&clock ((350) + 3)>,

   <&clock ((320) + 3)>,
   <&clock ((320) + 4)>,
   <&clock ((320) + 5)>,
   <&clock ((320) + 6)>,

   <&clock ((500) + 1)>,
   <&clock ((500) + 2)>,
   <&clock ((500) + 3)>,
   <&clock ((500) + 4)>;
  clock-names = "CIS_CLK0",
   "CIS_CLK1",
   "CIS_CLK2",
   "CIS_CLK3",

   "MUX_CIS_CLK0",
   "MUX_CIS_CLK1",
   "MUX_CIS_CLK2",
   "MUX_CIS_CLK3",

   "GATE_IS_CAM_CSIS0",
   "GATE_IS_CAM_CSIS1",
   "GATE_IS_CAM_CSIS2",
   "GATE_IS_CAM_CSIS3";
  iommus = <&sysmmu_cam0>;
 };

 iommu-domain_cam {
  compatible = "samsung,exynos-iommu-bus";
  #address-cells = <2>;
  #size-cells = <1>;
  ranges;
  domain-clients = <&fimc_is>, <&fimc_is_sensor0>, <&fimc_is_sensor1>,
   <&fimc_is_sensor2>, <&fimc_is_sensor3>;
 };

 sysmmu_cam0: sysmmu@12D10000 {
  compatible = "samsung,exynos-sysmmu";
  reg = <0x0 0x12D10000 0x3000>;
  interrupts = <0 279 0>, <0 280 0>;
  qos = <15>;
  clock-names = "aclk";
  clocks = <&clock ((500) + 7)>;
  port-name = "CAM0";
  sysmmu,secure-irq;
  sysmmu,secure_base = <0x12D00000>;

  sysmmu,tlb_property =

   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x2 << 5)) ((0x3F) << 16 | (0x0))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x2 << 5)) ((0x3F) << 16 | (0x4))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x2 << 5)) ((0x3F) << 16 | (0x8))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x2 << 5)) ((0x3F) << 16 | (0x10))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x2 << 5)) ((0x3F) << 16 | (0x14))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x2 << 5)) ((0x3F) << 16 | (0x18))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x2 << 5)) ((0x3F) << 16 | (0x20))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x2 << 5)) ((0x3F) << 16 | (0x24))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x2 << 5)) ((0x3F) << 16 | (0x28))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x2 << 5)) ((0x3F) << 16 | (0x30))>,

   <(((0x0 << 12) | (0x1 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x2 << 5)) (0xFFFF << 16 | (0x7))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x2 << 5)) (0xFFFF << 16 | (0x3))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x2 << 5)) (0xFFFF << 16 | (0x7))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x2 << 5)) (0xFFFF << 16 | (0xB))>,

   <(((0x0 << 12) | (0x1 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x2 << 5)) (0xFFFF << 16 | (0x5))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x2 << 5)) (0xFFFF << 16 | (0x1))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x2 << 5)) (0xFFFF << 16 | (0x5))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x2 << 5)) (0xFFFF << 16 | (0x9))>,

   <(((0x0 << 12) | (0x1 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x2 << 5)) (0xFFFF << 16 | (0x6))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x2 << 5)) (0xFFFF << 16 | (0x6))>,

   <(((0x1 << 12) | (0x1 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x2 << 5)) 0>,
   <(((0x1 << 12) | (0x1 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x2 << 5)) 0>,

   <(((0x1 << 12) | (0x1 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x2 << 5)) 0>,
   <(((0x1 << 12) | (0x1 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x2 << 5)) 0>,

   <(((0x2 << 12) | (0x1 << 1) | (0x1 << 2)) | (0x0 << 5)) 0>;
  #iommu-cells = <0>;
 };

 sysmmu_cam1: sysmmu@12D20000 {
  compatible = "samsung,exynos-sysmmu";
  reg = <0x0 0x12D20000 0x3000>;
  interrupts = <0 282 0>;
  qos = <15>;
  clock-names = "aclk";
  clocks = <&clock ((500) + 8)>;
  port-name = "CAM1";
  sysmmu,tlb_property =

   <(((0x0 << 12) | (0x1 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x0))>,
   <(((0x0 << 12) | (0x1 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x1))>,
   <(((0x0 << 12) | (0x1 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x2))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x0))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x1))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x2))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x3))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x4))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x5))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x6))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x7))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x8))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x9))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0xA))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0xB))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0xC))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0xD))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0xE))>,

   <(((0x0 << 12) | (0x1 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x3))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0xF))>;
  #iommu-cells = <0>;
 };

 sysmmu_isp: sysmmu@13050000 {
  compatible = "samsung,exynos-sysmmu";
  reg = <0x0 0x13050000 0x3000>;
  interrupts = <0 298 0>, <0 299 0>;
  qos = <15>;
  clock-names = "aclk";
  clocks = <&clock ((450) + 5)>;
  port-name = "ISP";
  sysmmu,secure-irq;
  sysmmu,secure_base = <0x13060000>;
  sysmmu,tlb_property =

   <(((0x0 << 12) | (0x1 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x0))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x0 << 1)) | (0x1 << 5)) (0xFFFF << 16 | (0x0))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x0 << 1)) | (0x1 << 5)) (0xFFFF << 16 | (0x4))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x24))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0xC))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x20))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x8))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x18))>,
   <(((0x0 << 12) | (0x1 << 8) | (0x0 << 1)) | (0x1 << 5)) (0xFFFF << 16 | (0x4))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x14))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x1C))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x10))>,

   <(((0x0 << 12) | (0x1 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x2))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x1))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x5))>,

   <(((0x0 << 12) | (0x1 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x2))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x2))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0xA))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x22))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x12))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x1A))>,

   <(((0x0 << 12) | (0x1 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x6))>,
   <(((0x0 << 12) | (0x1 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x1E))>,
   <(((0x0 << 12) | (0x1 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x26))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x26))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x16))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x2E))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0x6))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x0 << 5)) (0xFFFF << 16 | (0xE))>,

   <(((0x2 << 12) | (0x0 << 1)) | (0x1 << 5)) 0>;
  #iommu-cells = <0>;
 };

 sysmmu_dcam: sysmmu@14230000 {
  compatible = "samsung,exynos-sysmmu";
  reg = <0x0 0x14230000 0x3000>;
  interrupts = <0 248 0>, <0 249 0>;
  qos = <15>;
  clock-names = "aclk";
  clocks = <&clock ((1160) + 4)>;
  port-name = "DCP, SRDZ";
  sysmmu,secure-irq;
  sysmmu,secure_base = <0x14250000>;
  sysmmu,tlb_property =

   <(((0x0 << 12) | (0x1 << 8) | (0x0 << 1)) | (0x4 << 5)) (0xFFFF << 16 | (0x1))>,
   <(((0x0 << 12) | (0x1 << 8) | (0x0 << 1)) | (0x4 << 5)) (0xFFFF << 16 | (0x3))>,
   <(((0x0 << 12) | (0x1 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x3 << 5)) (0xFFFF << 16 | (0x5))>,
   <(((0x0 << 12) | (0x1 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x3 << 5)) (0xFFFF << 16 | (0x7))>,
   <(((0x0 << 12) | (0x1 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x3 << 5)) (0xFFFF << 16 | (0x9))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x3 << 5)) (0xFFFF << 16 | (0x1))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x3 << 5)) (0xFFFF << 16 | (0x3))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x3 << 5)) (0xFFFF << 16 | (0x5))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x3 << 5)) (0xFFFF << 16 | (0x7))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x3 << 5)) (0xFFFF << 16 | (0x9))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x0 << 1)) | (0x4 << 5)) (0xFFFF << 16 | (0xB))>,

   <(((0x0 << 12) | (0x1 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x3 << 5)) (0xFFFF << 16 | (0x0))>,
   <(((0x0 << 12) | (0x1 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x4 << 5)) (0xFFFF << 16 | (0x2))>,
   <(((0x0 << 12) | (0x1 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x4 << 5)) (0xFFFF << 16 | (0x6))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x4 << 5)) (0xFFFF << 16 | (0x0))>,
   <(((0x0 << 12) | (0x2 << 8) | (0x1 << 2) | (0x1 << 1)) | (0x4 << 5)) (0xFFFF << 16 | (0x2))>;
  #iommu-cells = <0>;
 };

 earlytmu: earlytmu@10080000 {
  compatible = "samsung,exynos8895-earlytmu";
  reg = <0x0 0x10080000 0x400>;
 };

 tmuctrl_0: MNGS@10080000 {
  compatible = "samsung,exynos8895-tmu";
  reg = <0x0 0x10080000 0x400>;
  interrupts = <0 451 0>;
  tmu_name = "MNGS";
  id = <0>;
  sensors = <61>;
  sensing_mode = "balance";
  hotplug_enable = <1>;
  hotplug_in_threshold = <91>;
  hotplug_out_threshold = <96>;
# 1 "arch/arm64/boot/dts/exynos/exynos8895-tmu-sensor-conf.dtsi" 1
# 12 "arch/arm64/boot/dts/exynos/exynos8895-tmu-sensor-conf.dtsi"
# 1 "./arch/arm64/boot/dts/include/dt-bindings/thermal/thermal_exynos.h" 1
# 13 "arch/arm64/boot/dts/exynos/exynos8895-tmu-sensor-conf.dtsi" 2

#thermal-sensor-cells = <0>;
samsung,tmu_gain = <0>;
samsung,tmu_reference_voltage = <0>;
samsung,tmu_noise_cancel_mode = <4>;
samsung,tmu_efuse_value = <55>;
samsung,tmu_first_point_trim = <25>;
samsung,tmu_second_point_trim = <85>;
samsung,tmu_default_temp_offset = <50>;
samsung,tmu_default_trip_temp = <115>;
samsung,tmu_cal_type = <0>;
samsung,tmu_sensor_type = <0x0>;
# 4494 "arch/arm64/boot/dts/exynos/exynos8895.dtsi" 2
 };

 tmuctrl_1: APOLLO@10080000 {
  compatible = "samsung,exynos8895-tmu";
  reg = <0x0 0x10080000 0x400>;
  interrupts = <0 451 0>;
  tmu_name = "APOLLO";
  id = <1>;
  sensors = <2>;
  sensing_mode = "max";
# 1 "arch/arm64/boot/dts/exynos/exynos8895-tmu-sensor-conf.dtsi" 1
# 14 "arch/arm64/boot/dts/exynos/exynos8895-tmu-sensor-conf.dtsi"
#thermal-sensor-cells = <0>;
samsung,tmu_gain = <0>;
samsung,tmu_reference_voltage = <0>;
samsung,tmu_noise_cancel_mode = <4>;
samsung,tmu_efuse_value = <55>;
samsung,tmu_first_point_trim = <25>;
samsung,tmu_second_point_trim = <85>;
samsung,tmu_default_temp_offset = <50>;
samsung,tmu_default_trip_temp = <115>;
samsung,tmu_cal_type = <0>;
samsung,tmu_sensor_type = <0x0>;
# 4505 "arch/arm64/boot/dts/exynos/exynos8895.dtsi" 2
 };

 tmuctrl_2: GPU@10084000 {
  compatible = "samsung,exynos8895-tmu";
  reg = <0x0 0x10084000 0x400>;
  interrupts = <0 452 0>;
  tmu_name = "GPU";
  id = <2>;
  sensors = <1>;
  sensing_mode = "max";


  gpu_idx_num = <6>;
  gpu_cooling_table = < 0 0 546000
          0 1 455000
          0 2 385000
          0 3 338000
          0 4 260000
          0 5 (~1)>;
# 1 "arch/arm64/boot/dts/exynos/exynos8895-tmu-sensor-conf.dtsi" 1
# 14 "arch/arm64/boot/dts/exynos/exynos8895-tmu-sensor-conf.dtsi"
#thermal-sensor-cells = <0>;
samsung,tmu_gain = <0>;
samsung,tmu_reference_voltage = <0>;
samsung,tmu_noise_cancel_mode = <4>;
samsung,tmu_efuse_value = <55>;
samsung,tmu_first_point_trim = <25>;
samsung,tmu_second_point_trim = <85>;
samsung,tmu_default_temp_offset = <50>;
samsung,tmu_default_trip_temp = <115>;
samsung,tmu_cal_type = <0>;
samsung,tmu_sensor_type = <0x0>;
# 4525 "arch/arm64/boot/dts/exynos/exynos8895.dtsi" 2
 };

 tmuctrl_3: ISP@10084000 {
  compatible = "samsung,exynos8895-tmu";
  reg = <0x0 0x10084000 0x400>;
  interrupts = <0 452 0>;
  tmu_name = "ISP";
  id = <3>;
  sensors = <6>;
  sensing_mode = "max";
# 1 "arch/arm64/boot/dts/exynos/exynos8895-tmu-sensor-conf.dtsi" 1
# 14 "arch/arm64/boot/dts/exynos/exynos8895-tmu-sensor-conf.dtsi"
#thermal-sensor-cells = <0>;
samsung,tmu_gain = <0>;
samsung,tmu_reference_voltage = <0>;
samsung,tmu_noise_cancel_mode = <4>;
samsung,tmu_efuse_value = <55>;
samsung,tmu_first_point_trim = <25>;
samsung,tmu_second_point_trim = <85>;
samsung,tmu_default_temp_offset = <50>;
samsung,tmu_default_trip_temp = <115>;
samsung,tmu_cal_type = <0>;
samsung,tmu_sensor_type = <0x0>;
# 4536 "arch/arm64/boot/dts/exynos/exynos8895.dtsi" 2
 };

 thermal-zones {
  mngs_thermal: mngs-thermal {
   zone_name = "MNGS_THERMAL";
   polling-delay-passive = <50>;
   polling-delay = <1000>;
   thermal-sensors = <&tmuctrl_0>;
   governor = "power_allocator";
   sustainable-power = <2000>;
   k_po = <100>;
   k_pu = <85>;
   k_i = <100>;
   i_max = <1500>;
   integral_cutoff = <28>;

   trips {
    mngs_cold: mngs-cold {
     temperature = <20000>;
     hysteresis = <5000>;
     type = "active";
    };
    mngs_alert0: mngs-alert0 {
     temperature = <55000>;
     hysteresis = <2000>;
     type = "active";
    };
    mngs_alert1: mngs-alert1 {
     temperature = <83000>;
     hysteresis = <5000>;
     type = "passive";
    };
    mngs_hot: mngs-hot {
     temperature = <115000>;
     hysteresis = <5000>;
     type = "hot";
    };
   };

   cooling-maps {
    map0 {
         trip = <&mngs_alert0>;
         cooling-device = <&cpu4 (~0) (~0)>;
    };
    map1 {
         trip = <&mngs_alert1>;
         cooling-device = <&cpu4 (~0) (~0)>;
          };
   };
  };

  apo_thermal: APOLLO {
   zone_name = "APO_THERMAL";
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tmuctrl_1>;

   trips {
    apo_alert0: apo-alert0 {
     temperature = <20000>;
     hysteresis = <5000>;
     type = "active";
    };
    apo_alert1: apo-alert1 {
     temperature = <76000>;
     hysteresis = <5000>;
     type = "active";
    };
    apo_alert2: apo-alert2 {
     temperature = <81000>;
     hysteresis = <5000>;
     type = "active";
    };
    apo_alert3: apo-alert3 {
     temperature = <86000>;
     hysteresis = <5000>;
     type = "active";
    };
    apo_alert4: apo-alert4 {
     temperature = <91000>;
     hysteresis = <5000>;
     type = "active";
    };
    apo_alert5: apo-alert5 {
     temperature = <96000>;
     hysteresis = <5000>;
     type = "active";
    };
    apo_alert6: apo-alert6 {
     temperature = <101000>;
     hysteresis = <5000>;
     type = "active";
    };
    apo_hot: apo-hot {
     temperature = <115000>;
     hysteresis = <5000>;
     type = "hot";
    };
   };

   cooling-maps {
    map0 {
         trip = <&apo_alert0>;

         cooling-device = <&cpu0 0 0>;
    };
    map1 {
         trip = <&apo_alert1>;

         cooling-device = <&cpu0 0 0>;
          };
    map2 {
         trip = <&apo_alert2>;

         cooling-device = <&cpu0 0 0>;
    };
    map3 {
         trip = <&apo_alert3>;

         cooling-device = <&cpu0 0 0>;
    };
    map4 {
         trip = <&apo_alert4>;

         cooling-device = <&cpu0 0 0>;
    };
    map5 {
         trip = <&apo_alert5>;

         cooling-device = <&cpu0 0 0>;
          };
    map6 {
         trip = <&apo_alert6>;

         cooling-device = <&cpu0 0 0>;
    };
    map7 {
         trip = <&apo_hot>;

         cooling-device = <&cpu0 0 0>;
    };
   };
  };

  gpu_thermal: GPU {
   zone_name = "GPU_THERMAL";
   polling-delay-passive = <100>;
   polling-delay = <0>;
   thermal-sensors = <&tmuctrl_2>;
   governor = "power_allocator";
   sustainable-power = <2000>;
   k_po = <60>;
   k_pu = <100>;
   k_i = <50>;
   i_max = <500>;
   integral_cutoff = <10>;

   trips {
    gpu_cold: gpu-cold {
     temperature = <20000>;
     hysteresis = <5000>;
     type = "active";
    };
    gpu_alert0: gpu-alert0 {
     temperature = <78000>;
     hysteresis = <2000>;
     type = "active";
    };
    gpu_alert1: gpu-alert1 {
     temperature = <88000>;
     hysteresis = <5000>;
     type = "passive";
    };
    gpu_hot: gpu-hot {
     temperature = <115000>;
     hysteresis = <5000>;
     type = "hot";
    };
   };

   cooling-maps {
    map0 {
         trip = <&gpu_alert0>;
         cooling-device = <&mali (~0) (~0)>;
    };
    map1 {
         trip = <&gpu_alert1>;
         cooling-device = <&mali (~0) (~0)>;
          };
   };
  };

  isp_thermal: ISP {
   zone_name = "ISP_THERMAL";
   polling-delay-passive = <0>;
   polling-delay = <0>;
   thermal-sensors = <&tmuctrl_3>;

   trips {
    isp_alert0: isp-alert0 {
     temperature = <20000>;
     hysteresis = <5000>;
     type = "active";
    };
    isp_alert1: isp-alert1 {
     temperature = <91000>;
     hysteresis = <5000>;
     type = "active";
    };
    isp_alert2: isp-alert2 {
     temperature = <96000>;
     hysteresis = <5000>;
     type = "active";
    };
    isp_alert3: isp-alert3 {
     temperature = <101000>;
     hysteresis = <5000>;
     type = "active";
    };
    isp_hot: isp-hot {
     temperature = <115000>;
     hysteresis = <5000>;
     type = "hot";
    };
   };

   cooling-maps {
    map0 {
         trip = <&isp_alert0>;

         cooling-device = <&fimc_is 0 0>;
    };
    map1 {
         trip = <&isp_alert1>;

         cooling-device = <&fimc_is 0 0>;
          };
    map2 {
         trip = <&isp_alert2>;

         cooling-device = <&fimc_is 0 0>;
    };
    map3 {
         trip = <&isp_alert3>;

         cooling-device = <&fimc_is 0 0>;
    };
    map4 {
         trip = <&isp_hot>;

         cooling-device = <&fimc_is 0 0>;
    };
   };
  };

 };

 input_booster {
  status = "okay";
  compatible = "input_booster";
  #address-cells = <1>;
  #size-cells = <0>;

  booster_key@1 {
   input_booster,label = "KEY";
   input_booster,type = <0>;

   input_booster,levels = <1>;



   input_booster,cpu_freqs = <1066000>;
   input_booster,hmp_boost = <1>;
   input_booster,kfc_freqs = <0>;
   input_booster,mif_freqs = <0>;
   input_booster,int_freqs = <0>;


   input_booster,head_times = <500>;
   input_booster,tail_times = <500>;
   input_booster,phase_times = <0>;
  };
  booster_key@2 {
   input_booster,label = "TOUCHKEY";
   input_booster,type = <1>;

   input_booster,levels = <1>;



   input_booster,cpu_freqs = <1066000>;
   input_booster,hmp_boost = <1>;
   input_booster,kfc_freqs = <0>;
   input_booster,mif_freqs = <0>;
   input_booster,int_freqs = <0>;


   input_booster,head_times = <0>;
   input_booster,tail_times = <200>;
   input_booster,phase_times = <0>;
  };
  booster_key@3 {
   input_booster,label = "TOUCH";
   input_booster,type = <2>;

   input_booster,levels = <1 2 3>;



   input_booster,cpu_freqs = <1066000 1066000 858000>;
   input_booster,hmp_boost = <1 1 1>;
   input_booster,kfc_freqs = <832000 832000 832000>;
   input_booster,mif_freqs = <0 0 0>;
   input_booster,int_freqs = <0 0 0>;


   input_booster,head_times = <130 130 0>;
   input_booster,tail_times = <0 0 500>;
   input_booster,phase_times = <0 0 0>;
  };
  booster_key@4 {
   input_booster,label = "MULTITOUCH";
   input_booster,type = <3>;

   input_booster,levels = <1 2>;



   input_booster,cpu_freqs = <1066000 858000>;
   input_booster,hmp_boost = <1 1>;
   input_booster,kfc_freqs = <832000 832000>;
   input_booster,mif_freqs = <0 0>;
   input_booster,int_freqs = <0 0>;


   input_booster,head_times = <1000 0>;
   input_booster,tail_times = <0 500>;
   input_booster,phase_times = <0 0>;
  };
  booster_key@5 {
   input_booster,label = "KEYBOARD";
   input_booster,type = <4>;

   input_booster,levels = <1 2>;



   input_booster,cpu_freqs = <1066000 1066000>;
   input_booster,hmp_boost = <1 1>;
   input_booster,kfc_freqs = <832000 832000>;
   input_booster,mif_freqs = <0 0>;
   input_booster,int_freqs = <0 0>;


   input_booster,head_times = <130 130>;
   input_booster,tail_times = <0 0>;
   input_booster,phase_times = <0 0>;
  };
  booster_key@6 {
   input_booster,label = "MOUSE";
   input_booster,type = <5>;

   input_booster,levels = <1 2>;



   input_booster,cpu_freqs = <1066000 858000>;
   input_booster,hmp_boost = <1 1>;
   input_booster,kfc_freqs = <832000 832000>;
   input_booster,mif_freqs = <0 0>;
   input_booster,int_freqs = <0 0>;


   input_booster,head_times = <130 0>;
   input_booster,tail_times = <0 500>;
   input_booster,phase_times = <0 0>;
  };
  booster_key@7 {
   input_booster,label = "MOUSE WHEEL";
   input_booster,type = <6>;

   input_booster,levels = <1 2>;



   input_booster,cpu_freqs = <1066000 0>;
   input_booster,hmp_boost = <1 0>;
   input_booster,kfc_freqs = <832000 0>;
   input_booster,mif_freqs = <0 0>;
   input_booster,int_freqs = <0 0>;


   input_booster,head_times = <130 0>;
   input_booster,tail_times = <0 0>;
   input_booster,phase_times = <0 0>;
  };
  booster_key@8 {
   input_booster,label = "PEN HOVER";
   input_booster,type = <7>;

   input_booster,levels = <1 2>;



   input_booster,cpu_freqs = <1066000 858000>;
   input_booster,hmp_boost = <1 1>;
   input_booster,kfc_freqs = <832000 832000>;
   input_booster,mif_freqs = <0 0>;
   input_booster,int_freqs = <0 0>;


   input_booster,head_times = <130 0>;
   input_booster,tail_times = <0 500>;
   input_booster,phase_times = <0 0>;
  };
  booster_key@9 {
   input_booster,label = "PEN";
   input_booster,type = <8>;

   input_booster,levels = <1 2>;



   input_booster,cpu_freqs = <1469000 858000>;
   input_booster,hmp_boost = <1 1>;
   input_booster,kfc_freqs = <832000 832000>;
   input_booster,bimc_freqs = <0 0>;


   input_booster,head_times = <200 0>;
   input_booster,tail_times = <0 600>;
  };
  booster_key@10 {
   input_booster,label = "KEY_TWO";
   input_booster,type = <9>;

   input_booster,levels = <1>;



   input_booster,cpu_freqs = <1469000>;
   input_booster,hmp_boost = <1>;
   input_booster,kfc_freqs = <0>;
   input_booster,mif_freqs = <0>;
   input_booster,int_freqs = <0>;


   input_booster,head_times = <700>;
   input_booster,tail_times = <700>;
   input_booster,phase_times = <0>;
  };

 };

 rtc@16490000 {
  compatible = "samsung,exynos8-rtc";
  reg = <0x0 0x16490000 0x100>;
  interrupts = <0 79 0>, <0 78 0>;
 };
};
# 14 "arch/arm64/boot/dts/exynos/exynos8895-dream2lte_common.dtsi" 2
# 1 "arch/arm64/boot/dts/exynos/exynos8895-display-lcd.dtsi" 1
# 12 "arch/arm64/boot/dts/exynos/exynos8895-display-lcd.dtsi"
/ {
 emul_display: emul_display {
  mode = <0>;
  resolution = <800 1280>;
  size = <80 120>;
  timing,refresh = <60>;
  timing,h-porch = <20 20 20>;
  timing,v-porch = <20 20 20>;
  timing,dsi-hs-clk = <600>;

  timing,pms = <1 96 2>;
  timing,dsi-escape-clk = <20>;
  underrun_lp_ref = <307>;
  mic_en = <0>;
  mic_ratio = <0>;
  mic_ver = <2>;
  type_of_ddi = <0>;
  dsc_en = <0>;
  dsc_cnt = <0>;
  dsc_slice_num = <0>;
  data_lane = <4>;
  cmd_underrun_lp_ref = <1203>;
  vt_compensation = <2871>;
  dsu_en = <0>;
  hdr_num = <0>;
  hdr_type = <0 0 0 0>;
  hdr_max_luma = <0>;
  hdr_max_avg_luma = <0>;
  hdr_min_luma = <0>;
 };

 s6e3hf4: s6e3hf4_wqhd {
  ldi_name = "s6e3hf4";
  mode = <2>;
  resolution = <1440 2560>;
  size = <68 122>;
  timing,refresh = <60>;
  timing,h-porch = <2 2 2>;
  timing,v-porch = <15 3 1>;
  timing,dsi-hs-clk = <1100>;
  timing,pms = <4 677 2>;
  timing,dsi-escape-clk = <20>;
  mic_en = <0>;
  mic_ratio = <2>;
  mic_ver = <2>;
  type_of_ddi = <0>;
  dsc_en = <1>;
  dsc_cnt = <2>;
  dsc_slice_num = <4>;
  dsc_slice_h = <64>;
  data_lane = <4>;
  cmd_underrun_lp_ref = <5629>;
  dsu_en = <1>;
  dsu_number = <3>;
  dsu_width = <1440 1080 720>;
  dsu_height = <2560 1920 1280>;
  dsu_dsc_width = <720 540 360>;
  dsu_dsc_height = <64 64 128>;
  dsu_dsc_en = <1 1 1>;
  hdr_num = <1>;
  hdr_type = <2 0 0 0>;
  hdr_max_luma = <5400000>;
  hdr_max_avg_luma = <1200000>;
  hdr_min_luma = <5>;
 };

 s6e3hf4_vkc: s6e3hf4_vkc_ddi {
  ldi_name = "s6e3hf4";
  mode = <2>;
  resolution = <2160 1920>;
  size = <68 122>;
  timing,refresh = <60>;
  timing,h-porch = <2 2 2>;
  timing,v-porch = <15 3 1>;
  timing,dsi-hs-clk = <1100>;
  timing,pms = <4 677 2>;
  timing,dsi-escape-clk = <20>;
  mic_en = <0>;
  mic_ratio = <2>;
  mic_ver = <2>;
  type_of_ddi = <0>;
  dsc_en = <1>;
  dsc_cnt = <2>;
  dsc_slice_num = <2>;
  dsc_slice_h = <32>;
  data_lane = <4>;
  cmd_underrun_lp_ref = <5629>;
  dsu_en = <0>;
  op_mode = <1>;
  ss_path_swap = <1>;
 };


 s6e3hf3_vkc: s6e3hf3_vkc_ddi {
  ldi_name = "s6e3hf3";
  mode = <2>;
  resolution = <2160 1920>;
  size = <68 122>;
  timing,refresh = <60>;
  timing,h-porch = <2 2 2>;
  timing,v-porch = <15 3 1>;
  timing,dsi-hs-clk = <1100>;
  timing,pms = <4 677 2>;
  timing,dsi-escape-clk = <20>;
  mic_en = <0>;
  mic_ratio = <2>;
  mic_ver = <2>;
  type_of_ddi = <0>;
  dsc_en = <0>;
  dsc_cnt = <2>;
  dsc_slice_num = <2>;
  dsc_slice_h = <32>;
  data_lane = <4>;
  cmd_underrun_lp_ref = <5629>;
  dsu_en = <0>;
  op_mode = <1>;
  ss_path_swap = <1>;
 };


 s6e3ha6: s6e3ha6_ddi {
  ldi_name = "s6e3ha6";
  mode = <2>;
  resolution = <1440 2960>;
  size = <70 143>;
  timing,refresh = <60>;
  timing,h-porch = <2 2 2>;
  timing,v-porch = <15 3 1>;
  timing,dsi-hs-clk = <898>;
  timing,pms = <5 691 2>;
  timing,dsi-escape-clk = <20>;
  mic_en = <0>;
  mic_ratio = <2>;
  mic_ver = <2>;
  type_of_ddi = <0>;
  dsc_en = <1>;
  dsc_cnt = <2>;
  dsc_slice_num = <2>;
  dsc_slice_h = <40>;
  data_lane = <4>;
  cmd_underrun_lp_ref = <3022>;
  dsu_en = <1>;
  dsu_number = <3>;
  dsu_width = <1440 1080 720>;
  dsu_height = <2960 2220 1480>;
  dsu_dsc_width = <720 540 360>;
  dsu_dsc_height = <40 30 74>;
  dsu_dsc_en = <1 1 0>;
  hdr_num = <1>;
  hdr_type = <2 0 0 0>;
  hdr_max_luma = <5400000>;
  hdr_max_avg_luma = <1200000>;
  hdr_min_luma = <5>;
 };

 s6e3ha6_great: s6e3ha6_great_ddi {
  ldi_name = "s6e3ha6";
  mode = <2>;
  resolution = <1440 2960>;
  size = <71 145>;
  timing,refresh = <60>;
  timing,h-porch = <2 2 2>;
  timing,v-porch = <15 3 1>;
  timing,dsi-hs-clk = <898>;
  timing,pms = <5 691 2>;
  timing,dsi-escape-clk = <20>;
  mic_en = <0>;
  mic_ratio = <2>;
  mic_ver = <2>;
  type_of_ddi = <0>;
  dsc_en = <1>;
  dsc_cnt = <2>;
  dsc_slice_num = <2>;
  dsc_slice_h = <40>;
  data_lane = <4>;
  cmd_underrun_lp_ref = <3022>;
  dsu_en = <1>;
  dsu_number = <3>;
  dsu_width = <1440 1080 720>;
  dsu_height = <2960 2220 1480>;
  dsu_dsc_width = <720 540 360>;
  dsu_dsc_height = <40 30 74>;
  dsu_dsc_en = <1 1 0>;
  hdr_num = <1>;
  hdr_type = <2 0 0 0>;
  hdr_max_luma = <5400000>;
  hdr_max_avg_luma = <1200000>;
  hdr_min_luma = <5>;
 };


 s6e3ha6_dream2: s6e3ha6_dream2_ddi {
  ldi_name = "s6e3ha6";
  mode = <2>;
  resolution = <1440 2960>;
  size = <70 143>;
  timing,refresh = <60>;
  timing,h-porch = <2 2 2>;
  timing,v-porch = <15 3 1>;
  timing,dsi-hs-clk = <898>;
  timing,pms = <5 691 2>;
  timing,dsi-escape-clk = <20>;
  mic_en = <0>;
  mic_ratio = <2>;
  mic_ver = <2>;
  type_of_ddi = <0>;
  dsc_en = <1>;
  dsc_cnt = <2>;
  dsc_slice_num = <2>;
  dsc_slice_h = <40>;
  data_lane = <4>;
  cmd_underrun_lp_ref = <3022>;
  dsu_en = <1>;
  dsu_number = <3>;
  dsu_width = <1440 1080 720>;
  dsu_height = <2960 2220 1480>;
  dsu_dsc_width = <720 540 360>;
  dsu_dsc_height = <40 30 74>;
  dsu_dsc_en = <1 1 0>;
  hdr_num = <1>;
  hdr_type = <2 0 0 0>;
  hdr_max_luma = <5400000>;
  hdr_max_avg_luma = <1200000>;
  hdr_min_luma = <5>;
 };

 s6e3ha6_dream1: s6e3ha6_dream1_ddi {
  ldi_name = "s6e3ha6";
  mode = <2>;
  resolution = <1440 2960>;
  size = <65 133>;
  timing,refresh = <60>;
  timing,h-porch = <2 2 2>;
  timing,v-porch = <15 3 1>;
  timing,dsi-hs-clk = <898>;
  timing,pms = <5 691 2>;
  timing,dsi-escape-clk = <20>;
  mic_en = <0>;
  mic_ratio = <2>;
  mic_ver = <2>;
  type_of_ddi = <0>;
  dsc_en = <1>;
  dsc_cnt = <2>;
  dsc_slice_num = <2>;
  dsc_slice_h = <40>;
  data_lane = <4>;
  cmd_underrun_lp_ref = <3022>;
  dsu_en = <1>;
  dsu_number = <3>;
  dsu_width = <1440 1080 720>;
  dsu_height = <2960 2220 1480>;
  dsu_dsc_width = <720 540 360>;
  dsu_dsc_height = <40 30 74>;
  dsu_dsc_en = <1 1 0>;
  hdr_num = <1>;
  hdr_type = <2 0 0 0>;
  hdr_max_luma = <5400000>;
  hdr_max_avg_luma = <1200000>;
  hdr_min_luma = <5>;
 };

 s6e3ha2k: s6e3ha2k_wqhd {
  mode = <2>;
  resolution = <1440 2560>;
  size = <80 120>;
  timing,refresh = <60>;
  timing,h-porch = <2 2 2>;
  timing,v-porch = <19 3 1>;
  timing,dsi-hs-clk = <1100>;
  timing,pms = <3 127 0>;
  timing,dsi-escape-clk = <20>;
  mic_en = <1>;
  mic_ratio = <0>;
  mic_ver = <2>;
  type_of_ddi = <0>;
  dsc_en = <0>;
  dsc_cnt = <0>;
  dsc_slice_num = <0>;
  dsc_slice_h = <0>;
  data_lane = <4>;
  cmd_underrun_lp_ref = <1203>;
  dsu_en = <0>;
  hdr_num = <1>;
  hdr_type = <2 0 0 0>;
  hdr_max_luma = <5400000>;
  hdr_max_avg_luma = <1200000>;
  hdr_min_luma = <5>;
 };

 s6e3ha3: s6e3ha3_wqhd {
  mode = <2>;
  resolution = <1440 2560>;
  size = <70 121>;
  timing,refresh = <60>;
  timing,h-porch = <2 2 2>;
  timing,v-porch = <19 3 1>;
  timing,dsi-hs-clk = <1100>;
  timing,pms = <3 127 0>;
  timing,dsi-escape-clk = <20>;
  mic_en = <0>;
  mic_ratio = <2>;
  mic_ver = <2>;
  type_of_ddi = <0>;
  dsc_en = <1>;
  dsc_cnt = <1>;
  dsc_slice_num = <1>;
  dsc_slice_h = <32>;
  data_lane = <4>;
  cmd_underrun_lp_ref = <1203>;
  dsu_en = <0>;
  hdr_num = <1>;
  hdr_type = <2 0 0 0>;
  hdr_max_luma = <5400000>;
  hdr_max_avg_luma = <1200000>;
  hdr_min_luma = <5>;
 };


 s6e3ha2_dual_dsi: s6e3ha2_ddi_dual_dsi {
  ldi_name = "s6e3ha2";
  mode = <2>;
  resolution = <1536 2048>;
  size = <122 163>;
  timing,refresh = <60>;
  timing,h-porch = <2 2 2>;
  timing,v-porch = <19 3 1>;
  timing,dsi-hs-clk = <821>;
  timing,pms = <3 379 2>;
  timing,dsi-escape-clk = <20>;
  mic_en = <0>;
  mic_ratio = <2>;
  mic_ver = <2>;
  type_of_ddi = <0>;
  dsc_en = <0>;
  dsc_cnt = <1>;
  dsc_slice_num = <1>;
  dsc_slice_h = <32>;
  data_lane = <4>;
  cmd_underrun_lp_ref = <3482>;
  dsu_en = <0>;




  op_mode = <2>;
  ss_path_swap = <0>;
 };
 panel_spi: spi_gpio {
  compatible = "spi-gpio";
  #address-cells = <1>;
  #size-cells = <0>;
  gpio-mosi = <&gpe5 1 0x00>;
  gpio-sck = <&gpe5 3 0x00>;
  gpio-miso = <&gpe5 0 0x00>;
  num-chipselects = <1>;
  cs-gpios = <&gpe5 2 0x00>;

  panel_spi@0 {
   compatible = "panel_spi";
   reg = <0>;
   spi-max-frequency = <1200000>;
   bits-per-word = <8>;
  };
 };
};
# 15 "arch/arm64/boot/dts/exynos/exynos8895-dream2lte_common.dtsi" 2
# 1 "arch/arm64/boot/dts/exynos/modem-ss355ap-pdata.dtsi" 1
# 12 "arch/arm64/boot/dts/exynos/modem-ss355ap-pdata.dtsi"
/ {

 mif_pdata {

  reg = <0 0x10000 0x0>;

  compatible = "sec_modem,modem_pdata";
  status = "okay";
  interrupts = <0 21 0>, <0 57 0>;


  mif,name = "ss355ap";
  mif,modem_net = <0>;
  mif,modem_type = <10>;
  mif,use_handover = <0>;
  mif,ipc_version = <50>;
  mif,link_types = <0x200>;
  mif,link_name = "shmem";
  mif,link_attrs = <0x7C9>;
  mif,num_iodevs = <21>;


  mif,buff_offset = <0x500000>;
  mif,buff_size = <0x900000>;


  mif,bufpool_2nd_base = <0xE9000000>;
  mif,bufpool_2nd_size = <0x4000000>;


  mbx_ap2cp_msg = <0>;
  mbx_cp2ap_msg = <1>;
  mbx_ap2cp_united_status = <2>;
  mbx_cp2ap_united_status = <3>;
  mbx_ap2cp_mif_value = <4>;
  mbx_ap2cp_kerneltime = <9>;

  mif,int_ap2cp_msg = <0>;
  mif,int_ap2cp_wakeup = <1>;
  mif,int_ap2cp_status = <2>;
  mif,int_ap2cp_active = <3>;

  mif,irq_cp2ap_msg = <0>;
  mif,irq_cp2ap_status = <2>;
  mif,irq_cp2ap_active = <4>;
  mif,irq_cp2ap_wakelock = <8>;
  mif,irq_cp2ap_ratmode = <9>;


  mbx_cp2ap_dvfsreq_cpu = <5>;
  mbx_cp2ap_dvfsreq_mif = <6>;
  mbx_cp2ap_dvfsreq_int = <7>;

  mif,irq_cp2ap_perf_req_cpu = <5>;
  mif,irq_cp2ap_perf_req_mif = <6>;
  mif,irq_cp2ap_perf_req_int = <7>;



  sbi_cp_rat_mode_mask = <0x3f>;
  sbi_cp_rat_mode_pos = <26>;
  sbi_cp_evs_mode_mask = <0x1>;
  sbi_cp_evs_mode_pos = <7>;
  sbi_cp_wakelock_mask = <0x1>;
  sbi_cp_wakelock_pos = <6>;
  sbi_lte_active_mask = <0x1>;
  sbi_lte_active_pos = <5>;
  sbi_cp_status_mask = <0xf>;
  sbi_cp_status_pos = <1>;
  sbi_cp2ap_wakelock_mask = <0x1>;
  sbi_cp2ap_wakelock_pos = <6>;
  sbi_pda_active_mask = <0x1>;
  sbi_pda_active_pos = <5>;
  sbi_ap_status_mask = <0xf>;
  sbi_ap_status_pos = <1>;

  sbi_crash_type_mask = <0xf>;
  sbi_crash_type_pos = <23>;
  sbi_device_type_mask = <0x1f>;
  sbi_device_type_pos = <18>;
  sbi_ext_backtrace_mask = <0x1>;
  sbi_ext_backtrace_pos = <17>;
  sbi_ds_det_mask = <0x3>;
  sbi_ds_det_pos = <14>;
  sbi_sys_rev_mask = <0xff>;
  sbi_sys_rev_pos = <6>;

  sbi_lockval_cp2ap_dvfsreq_endian_mask = <0x1>;
  sbi_lockval_cp2ap_dvfsreq_endian_pos = <31>;
  sbi_lockval_cp2ap_dvfsreq_index_mask = <0x7fff>;
  sbi_lockval_cp2ap_dvfsreq_index_pos = <0>;

  sbi_ap2cp_kerneltime_sec_mask = <0xfff>;
  sbi_ap2cp_kerneltime_sec_pos = <20>;
  sbi_ap2cp_kerneltime_usec_mask = <0xfffff>;
  sbi_ap2cp_kerneltime_usec_pos = <0>;


  iodevs {
   io_device_0 {
    iod,name = "umts_ipc0";
    iod,id = <235>;
    iod,format = <0>;
    iod,io_type = <0>;
    iod,links = <0x200>;
    iod,attrs = <0x82>;
    iod,app = "RIL";
    iod,ul_num_buffers = <16>;
    iod,ul_buffer_size = <4096>;
    iod,dl_num_buffers = <32>;
    iod,dl_buffer_size = <4096>;
   };
   io_device_1 {
    iod,name = "umts_ipc1";
    iod,id = <236>;
    iod,format = <0>;
    iod,io_type = <0>;
    iod,links = <0x200>;
    iod,attrs = <0x82>;
    iod,app = "RIL";
    iod,ul_num_buffers = <16>;
    iod,ul_buffer_size = <4096>;
    iod,dl_num_buffers = <32>;
    iod,dl_buffer_size = <4096>;
   };
   io_device_2 {
    iod,name = "umts_rfs0";
    iod,id = <245>;
    iod,format = <2>;
    iod,io_type = <0>;
    iod,links = <0x200>;
    iod,attrs = <0x82>;
    iod,app = "RFS";
    iod,ul_num_buffers = <16>;
    iod,ul_buffer_size = <2048>;
    iod,dl_num_buffers = <512>;
    iod,dl_buffer_size = <2048>;
   };
   io_device_3 {
    iod,name = "umts_csd";
    iod,id = <1>;
    iod,format = <1>;
    iod,io_type = <0>;
    iod,links = <0x200>;
    iod,attrs = <0x82>;
    iod,app = "CSVT";
    iod,ul_num_buffers = <32>;
    iod,ul_buffer_size = <2048>;
    iod,dl_num_buffers = <64>;
    iod,dl_buffer_size = <2048>;
   };
   io_device_4 {
    iod,name = "umts_router";
    iod,id = <25>;
    iod,format = <1>;
    iod,io_type = <0>;
    iod,links = <0x200>;
    iod,attrs = <0x82>;
    iod,app = "Data Router";
    iod,ul_num_buffers = <16>;
    iod,ul_buffer_size = <2048>;
    iod,dl_num_buffers = <16>;
    iod,dl_buffer_size = <2048>;
   };
   io_device_5 {
    iod,name = "umts_dm0";
    iod,id = <28>;
    iod,format = <1>;
    iod,io_type = <0>;
    iod,links = <0x200>;
    iod,attrs = <0x82>;
    iod,app = "DIAG";
    iod,ul_num_buffers = <16>;
    iod,ul_buffer_size = <2048>;
    iod,dl_num_buffers = <128>;
    iod,dl_buffer_size = <2048>;
   };
   io_device_6 {
    iod,name = "ipc_loopback0";
    iod,id = <244>;
    iod,format = <0>;
    iod,io_type = <0>;
    iod,links = <0x200>;
    iod,attrs = <0x82>;
    iod,app = "CLD";
    iod,ul_num_buffers = <16>;
    iod,ul_buffer_size = <2048>;
    iod,dl_num_buffers = <32>;
    iod,dl_buffer_size = <2048>;
   };
   io_device_7 {
    iod,name = "rmnet0";
    iod,id = <10>;
    iod,format = <1>;
    iod,io_type = <1>;
    iod,links = <0x200>;
    iod,attrs = <0x180>;
    iod,app = "NET";
    iod,napi_weight = <64>;
    iod,ul_num_buffers = <0>;
    iod,ul_buffer_size = <2048>;
    iod,dl_num_buffers = <0>;
    iod,dl_buffer_size = <2048>;
   };
   io_device_8 {
    iod,name = "rmnet1";
    iod,id = <11>;
    iod,format = <1>;
    iod,io_type = <1>;
    iod,links = <0x200>;
    iod,attrs = <0x180>;
    iod,app = "NET";
    iod,napi_weight = <64>;
    iod,ul_num_buffers = <0>;
    iod,ul_buffer_size = <2048>;
    iod,dl_num_buffers = <0>;
    iod,dl_buffer_size = <2048>;
   };
   io_device_9 {
    iod,name = "rmnet2";
    iod,id = <12>;
    iod,format = <1>;
    iod,io_type = <1>;
    iod,links = <0x200>;
    iod,attrs = <0x180>;
    iod,app = "NET";
    iod,napi_weight = <64>;
    iod,ul_num_buffers = <0>;
    iod,ul_buffer_size = <2048>;
    iod,dl_num_buffers = <0>;
    iod,dl_buffer_size = <2048>;
   };
   io_device_10 {
    iod,name = "rmnet3";
    iod,id = <13>;
    iod,format = <1>;
    iod,io_type = <1>;
    iod,links = <0x200>;
    iod,attrs = <0x180>;
    iod,app = "NET";
    iod,napi_weight = <64>;
    iod,ul_num_buffers = <0>;
    iod,ul_buffer_size = <2048>;
    iod,dl_num_buffers = <0>;
    iod,dl_buffer_size = <2048>;
   };
   io_device_11 {
    iod,name = "rmnet4";
    iod,id = <14>;
    iod,format = <1>;
    iod,io_type = <1>;
    iod,links = <0x200>;
    iod,attrs = <0x180>;
    iod,napi_weight = <64>;
    iod,ul_num_buffers = <0>;
    iod,ul_buffer_size = <2048>;
    iod,dl_num_buffers = <0>;
    iod,dl_buffer_size = <2048>;
   };
   io_device_12 {
    iod,name = "rmnet5";
    iod,id = <15>;
    iod,format = <1>;
    iod,io_type = <1>;
    iod,links = <0x200>;
    iod,attrs = <0x180>;
    iod,napi_weight = <64>;
    iod,ul_num_buffers = <0>;
    iod,ul_buffer_size = <2048>;
    iod,dl_num_buffers = <0>;
    iod,dl_buffer_size = <2048>;
   };
   io_device_13 {
    iod,name = "rmnet6";
    iod,id = <16>;
    iod,format = <1>;
    iod,io_type = <1>;
    iod,links = <0x200>;
    iod,attrs = <0x180>;
    iod,napi_weight = <64>;
    iod,ul_num_buffers = <0>;
    iod,ul_buffer_size = <2048>;
    iod,dl_num_buffers = <0>;
    iod,dl_buffer_size = <2048>;
   };
   io_device_14 {
    iod,name = "rmnet7";
    iod,id = <17>;
    iod,format = <1>;
    iod,io_type = <1>;
    iod,links = <0x200>;
    iod,attrs = <0x180>;
    iod,napi_weight = <64>;
    iod,ul_num_buffers = <0>;
    iod,ul_buffer_size = <2048>;
    iod,dl_num_buffers = <0>;
    iod,dl_buffer_size = <2048>;
   };
   io_device_15 {
    iod,name = "multipdp_hiprio";
    iod,id = <0>;
    iod,format = <3>;
    iod,io_type = <2>;
    iod,links = <0x200>;
    iod,attrs = <0x180>;
    iod,app = "RIL";
    iod,ul_num_buffers = <256>;
    iod,ul_buffer_size = <2048>;
    iod,dl_num_buffers = <256>;
    iod,dl_buffer_size = <2048>;
   };
   io_device_16 {
    iod,name = "multipdp";
    iod,id = <0>;
    iod,format = <3>;
    iod,io_type = <2>;
    iod,links = <0x200>;
    iod,attrs = <0x1180>;
    iod,app = "RIL";
    iod,ul_num_buffers = <512>;
    iod,ul_buffer_size = <2048>;
    iod,dl_num_buffers = <1024>;
    iod,dl_buffer_size = <8>;
   };
   io_device_17 {
    iod,name = "umts_boot0";
    iod,id = <215>;
    iod,format = <4>;
    iod,io_type = <0>;
    iod,links = <0x200>;
    iod,attrs = <0x02>;
    iod,app = "CBD";
   };
   io_device_18 {
    iod,name = "umts_ramdump0";
    iod,id = <225>;
    iod,format = <5>;
    iod,io_type = <0>;
    iod,links = <0x200>;
    iod,attrs = <0x202>;
    iod,app = "CBD";
   };
   io_device_19 {
    iod,name = "smd4";
    iod,id = <33>;
    iod,format = <1>;
    iod,io_type = <0>;
    iod,links = <0x200>;
    iod,attrs = <0x882>;
    iod,ul_num_buffers = <16>;
    iod,ul_buffer_size = <2048>;
    iod,dl_num_buffers = <128>;
    iod,dl_buffer_size = <2048>;
    iod,option_region = "kor_single";
   };
   io_device_20 {
    iod,name = "umts_ciq0";
    iod,id = <26>;
    iod,format = <1>;
    iod,io_type = <0>;
    iod,links = <0x200>;
    iod,attrs = <0x882>;
    iod,ul_num_buffers = <16>;
    iod,ul_buffer_size = <2048>;
    iod,dl_num_buffers = <128>;
    iod,dl_buffer_size = <2048>;
    iod,option_region = "usa_spr";
   };
  };
 };

 shmem: shmem@F6E00000 {
  compatible = "samsung,exynos-shm_ipc";

  shmem,cp_size = <0x7A00000>;
  shmem,vss_size = <0x600000>;
  shmem,ipc_offset = <0x8000000>;
  shmem,ipc_size = <0x500000>;
  shmem,zmb_offset = <0x8500000>;
  shmem,zmb_size = <0xB00000>;
 };

 mailbox_cp: mcu_ipc@15B40000 {
  mcu,irq_affinity_mask = <3>;
 };
};
# 16 "arch/arm64/boot/dts/exynos/exynos8895-dream2lte_common.dtsi" 2
# 1 "arch/arm64/boot/dts/exynos/exynos8895-dream2lte-mmiotrace.dtsi" 1
# 12 "arch/arm64/boot/dts/exynos/exynos8895-dream2lte-mmiotrace.dtsi"
/ {
 sec_mmiotrace {
  status = "ok";
  compatible = "sec_mmiotrace";

  mmiotrace@1 {
   mmiotrace,addr = <0x10010000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "CMU_PERIS";
  };

  mmiotrace@2 {
   mmiotrace,addr = <0x10020000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "PMU_PERIS";
  };

  mmiotrace@3 {
   mmiotrace,addr = <0x10080000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "TMU_CPUCL0";
  };

  mmiotrace@4 {
   mmiotrace,addr = <0x10084000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "TMU_G3D";
  };

  mmiotrace@5 {
   mmiotrace,addr = <0x10400000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "CMU_PERIC0";
  };

  mmiotrace@6 {
   mmiotrace,addr = <0x10410000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "PMU_PERIC0";
  };

  mmiotrace@7 {
   mmiotrace,addr = <0x10800000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "CMU_PERIC1";
  };

  mmiotrace@8 {
   mmiotrace,addr = <0x10810000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "PMU_PERIC1";
  };

  mmiotrace@9 {
   mmiotrace,addr = <0x11000000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "CMU_FSYS0";
  };

  mmiotrace@10 {
   mmiotrace,addr = <0x11010000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "PMU_FSYS0";
  };

  mmiotrace@11 {
   mmiotrace,addr = <0x11400000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "CMU_FSYS1";
  };

  mmiotrace@12 {
   mmiotrace,addr = <0x11410000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "PMU_FSYS1";
  };

  mmiotrace@13 {
   mmiotrace,addr = <0x12800000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "CMU_DPU0";
  };

  mmiotrace@14 {
   mmiotrace,addr = <0x12810000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "PMU_DPU0";
  };

  mmiotrace@15 {
   mmiotrace,addr = <0x12A00000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "CMU_DPU1";
  };

  mmiotrace@16 {
   mmiotrace,addr = <0x12A10000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "PMU_DPU1";
  };

  mmiotrace@17 {
   mmiotrace,addr = <0x12C00000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "CMU_CAM";
  };

  mmiotrace@18 {
   mmiotrace,addr = <0x12C10000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "PMU_CAM";
  };

  mmiotrace@19 {
   mmiotrace,addr = <0x12E00000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "CMU_DCAM";
  };

  mmiotrace@20 {
   mmiotrace,addr = <0x12E10000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "PMU_DCAM";
  };

  mmiotrace@21 {
   mmiotrace,addr = <0x13000000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "CMU_ISPLP";
  };

  mmiotrace@22 {
   mmiotrace,addr = <0x13010000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "PMU_ISPLP";
  };

  mmiotrace@23 {
   mmiotrace,addr = <0x13100000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "CMU_ISPHQ";
  };

  mmiotrace@24 {
   mmiotrace,addr = <0x13110000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "PMU_ISPHQ";
  };

  mmiotrace@25 {
   mmiotrace,addr = <0x13200000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "CMU_VPU";
  };

  mmiotrace@26 {
   mmiotrace,addr = <0x13210000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "PMU_VPU";
  };

  mmiotrace@27 {
   mmiotrace,addr = <0x13400000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "CMU_DSP";
  };

  mmiotrace@28 {
   mmiotrace,addr = <0x13410000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "PMU_DSP";
  };

  mmiotrace@29 {
   mmiotrace,addr = <0x13500000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "CMU_IVA";
  };

  mmiotrace@30 {
   mmiotrace,addr = <0x13510000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "PMU_IVA";
  };

  mmiotrace@31 {
   mmiotrace,addr = <0x13800000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "CMU_G3D";
  };

  mmiotrace@32 {
   mmiotrace,addr = <0x13810000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "PMU_G3D";
  };

  mmiotrace@33 {
   mmiotrace,addr = <0x13A00000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "CMU_G2D";
  };

  mmiotrace@34 {
   mmiotrace,addr = <0x13A10000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "PMU_G2D";
  };

  mmiotrace@35 {
   mmiotrace,addr = <0x13C00000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "CMU_MFC";
  };

  mmiotrace@36 {
   mmiotrace,addr = <0x13C10000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "PMU_MFC";
  };

  mmiotrace@37 {
   mmiotrace,addr = <0x13E00000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "CMU_ABOX";
  };

  mmiotrace@38 {
   mmiotrace,addr = <0x13E10000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "PMU_ABOX";
  };

  mmiotrace@39 {
   mmiotrace,addr = <0x14000000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "CMU_VTS";
  };

  mmiotrace@40 {
   mmiotrace,addr = <0x14200000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "CMU_SRDZ";
  };

  mmiotrace@41 {
   mmiotrace,addr = <0x14210000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "PMU_SRDZ";
  };

  mmiotrace@42 {
   mmiotrace,addr = <0x15800000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "CMU_CORE";
  };

  mmiotrace@43 {
   mmiotrace,addr = <0x15810000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "PMU_CORE";
  };

  mmiotrace@44 {
   mmiotrace,addr = <0x15A00000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "CMU_BUSC";
  };

  mmiotrace@45 {
   mmiotrace,addr = <0x15A10000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "PMU_BUSC";
  };

  mmiotrace@46 {
   mmiotrace,addr = <0x15A80000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "CMU_CMU";
  };

  mmiotrace@47 {
   mmiotrace,addr = <0x15C00000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "CMU_BUS1";
  };

  mmiotrace@48 {
   mmiotrace,addr = <0x15C10000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "PMU_BUS1";
  };

  mmiotrace@49 {
   mmiotrace,addr = <0x15E00000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "CMU_IMEM";
  };

  mmiotrace@50 {
   mmiotrace,addr = <0x15E10000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "PMU_IMEM";
  };

  mmiotrace@51 {
   mmiotrace,addr = <0x16100000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "CMU_MIF1";
  };

  mmiotrace@52 {
   mmiotrace,addr = <0x16110000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "PMU_MIF1";
  };

  mmiotrace@53 {
   mmiotrace,addr = <0x16200000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "CMU_MIF2";
  };

  mmiotrace@54 {
   mmiotrace,addr = <0x16210000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "PMU_MIF2";
  };

  mmiotrace@55 {
   mmiotrace,addr = <0x16300000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "CMU_MIF3";
  };

  mmiotrace@56 {
   mmiotrace,addr = <0x16310000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "PMU_MIF3";
  };

  mmiotrace@57 {
   mmiotrace,addr = <0x16400000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "CMU_ARM";
  };

  mmiotrace@58 {
   mmiotrace,addr = <0x16470000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "PMU_HANDSHAKE";
  };

  mmiotrace@59 {
   mmiotrace,addr = <0x16480000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "PMU_ALIVE";
  };

  mmiotrace@60 {
   mmiotrace,addr = <0x16800000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "CMU_CPUCL0";
  };

  mmiotrace@61 {
   mmiotrace,addr = <0x16810000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "PMU_CPUCL0";
  };

  mmiotrace@62 {
   mmiotrace,addr = <0x16900000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "CMU_CPUCL1";
  };

  mmiotrace@63 {
   mmiotrace,addr = <0x16910000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "PMU_CPUCL1";
  };

  mmiotrace@64 {
   mmiotrace,addr = <0x17C00000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "CMU_DBG";
  };

  mmiotrace@65 {
   mmiotrace,addr = <0x17C10000>;
   mmiotrace,size = <0x1000>;
   mmiotrace,type = "rw";
   mmiotrace,name = "PMU_DBG";
  };
 };
};
# 17 "arch/arm64/boot/dts/exynos/exynos8895-dream2lte_common.dtsi" 2

/ {
 model = "Samsung UNIVERSAL8895 board based on EXYNOS8895";
 compatible = "samsung,exynos8895", "samsung,UNIVERSAL8895";

 ect {
  parameter_address = <0xA0000000>;
  parameter_size = <0x19000>;
 };

 memory@80000000 {
  device_type = "memory";
  reg = <0x0 0x80000000 0x3C800000>;
 };

 memory@C0000000 {
  device_type = "memory";
  reg = <0x0 0xC0000000 0x40000000>;
 };

 memory@880000000 {
  device_type = "memory";
  reg = <0x00000008 0x80000000 0x80000000>;
 };

        memory@900000000 {
                device_type = "memory";
                reg = <0x00000009 0x00000000 0x0>;
        };

 chosen {
  bootargs = "console=ram root=/dev/ram0 clk_ignore_unused ess_setup=0x86000000 bcm_setup=0xffffff80f8e00000 androidboot.hardware=samsungexynos8895 androidboot.selinux=permissive androidboot.debug_level=0x4948 pmic_info=0x3 firmware_class.path=/vendor/firmware reserve-fimc=0xffffff80fa000000 ecd_setup=normal";
  linux,initrd-start = <0x82000000>;
  linux,initrd-end = <0x820FFFFF>;
 };

 fixed-rate-clocks {
  oscclk {
   compatible = "samsung,exynos8895-oscclk";
   clock-frequency = <26000000>;
  };
 };

 serial_0: uart@10430000 {
  status = "okay";
 };






 usi_0: usi@10421000 {
  usi_mode = "spi";
  status = "okay";
 };

 usi_1: usi@10421004 {
  usi_mode = "spi";
  status = "okay";
 };

 usi_2: usi@10421008 {
  usi_mode = "hsi2c0";
  status = "okay";
 };

 usi_3: usi@1042100C {
  usi_mode = "hsi2c0_hsi2c1";
  status = "okay";
 };

 usi_4: usi@10821008 {
  status = "disabled";
 };

 usi_5: usi@1082100C {
  usi_mode = "hsi2c0_hsi2c1";
  status = "okay";
 };

 usi_6: usi@10821010 {
  usi_mode = "spi";
  status = "okay";
 };

 usi_7: usi@10821014 {
  usi_mode = "spi";
  status = "okay";
 };

 usi_8: usi@10821018 {
  usi_mode = "spi";
  status = "okay";
 };

 usi_9: usi@1082101C {
  usi_mode = "hsi2c0_hsi2c1";
  status = "okay";
 };

 usi_10: usi@10821020 {
  usi_mode = "hsi2c0_hsi2c1";
  status = "okay";
 };

 usi_11: usi@10821024 {
  usi_mode = "hsi2c0_hsi2c1";
  status = "okay";
 };

 usi_12: usi@10821028 {
  usi_mode = "hsi2c0_hsi2c1";
  status = "okay";
 };

 usi_13: usi@1082102C {
  usi_mode = "uart_hsi2c1";
  status = "okay";
 };

 pinctrl@164B0000 {
  pmic_irq: pmic-irq {
   samsung,pins = "gpa3-6";
   samsung,pin-pud = <3>;
   samsung,pin-drv = <3>;
  };
 };

 pinctrl@11430000 {
  sub_pmic_irq: sub-pmic-irq {
   samsung,pins = "gpj1-5";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };
 };

 pinctrl@104D0000 {

  pm_wrsti: pm-wrsti {
   samsung,pins = "gpb1-0";
   samsung,pin-con-pdn = <3>;
  };
  g3d_dvs: g3d-dvs {
   samsung,pins = "gpb1-2";
   samsung,pin-function = <0x2>;
  };
 };

 hsi2c@10870000 {
  status = "okay";
  s2dos03_pmic@60 {
   compatible = "samsung,s2dos03pmic";
   reg = <0x60>;
   s2dos03,wakeup;
   regulators {
    dp_buck: s2dos03-buck1 {
     regulator-name = "vdd_ddi_1p6";
     regulator-min-microvolt = <1500000>;
     regulator-max-microvolt = <1600000>;
     regulator-boot-on;
    };
    dp_ldo1: s2dos03-ldo1 {
     regulator-name = "vdd_ddi_1p8";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
     regulator-boot-on;
    };
    dp_ldo2: s2dos03-ldo2 {
     regulator-name = "tsp_io";
     regulator-min-microvolt = <1850000>;
     regulator-max-microvolt = <1850000>;
    };
    dp_ldo3: s2dos03-ldo3{
     regulator-name = "vdd_ddi_3p0";
     regulator-min-microvolt = <3000000>;
     regulator-max-microvolt = <3000000>;
     regulator-boot-on;
    };
    dp_ldo4: s2dos03-ldo4 {
     regulator-name = "tsp_avdd";
     regulator-min-microvolt = <3300000>;
     regulator-max-microvolt = <3300000>;
    };
   };
  };
 };

 pcie0@116A0000 {
  status = "okay";
 };

 wlan {
  compatible = "samsung,brcm-wlan";
  gpios = <&gpj1 3 0x1
     &gpa0 7 0x1 >;
  pinctrl-names = "default";
  pinctrl-0 = <&cfg_wlanen &wlan_host_wake>;
  status = "okay";
 };

 speedy@15B50000{
  status = "okay";
  s2mps17mfd@00 {
   compatible = "samsung,s2mps17mfd";
   acpm-ipc-channel = <2>;
   i2c-speedy-address;
   s2mps17,wakeup = "enabled";
   s2mps17,irq-gpio = <&gpa3 6 0>;
   reg = <0x00>;
   interrupts = <6 0 0>;
   interrupt-parent = <&gpa3>;
   pinctrl-names = "default";
   pinctrl-0 = <&pmic_irq &pm_wrsti &g3d_dvs>;
   gpios = <&gpb1 3 0>, <&gpb1 2 0x2>;
   smpl_warn_en = <1>;



   smpl_warn_vth = <0x80>;

   smpl_warn_hys = <0x00>;
   adc_mode = <1>;
   dvs_en = <0>;
   g3d_en = <1>;

   wtsr_en = "enabled";
   smpl_en = "enabled";
   wtsr_timer_val = <3>;
   smpl_timer_val = <0>;
   check_jigon = <0>;

   init_time,sec = <0>;
   init_time,min = <0>;
   init_time,hour = <12>;
   init_time,mday = <1>;
   init_time,mon = <0>;
   init_time,year = <117>;
   init_time,wday = <0>;

   regulators {
    buck1_reg: BUCK1 {
     regulator-name = "vdd_mif";
     regulator-min-microvolt = <450000>;
     regulator-max-microvolt = <950000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <2>;
    };
    buck2_reg: BUCK2 {
     regulator-name = "vdd_cpucl0";
     regulator-min-microvolt = <450000>;
     regulator-max-microvolt = <1200000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <1>;
    };

    buck3_reg: BUCK3 {
     regulator-name = "vdd_cpucl1";
     regulator-min-microvolt = <450000>;
     regulator-max-microvolt = <1200000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <1>;
    };

    buck4_reg: BUCK4{
     regulator-name = "vdd_int";
     regulator-min-microvolt = <450000>;
     regulator-max-microvolt = <950000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <2>;
    };

    buck5_reg: BUCK5 {
     regulator-name = "vdd_cam";
     regulator-min-microvolt = <450000>;
     regulator-max-microvolt = <950000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <2>;
    };

    buck6_reg: BUCK6 {
     regulator-name = "vdd_g3d";
     regulator-min-microvolt = <450000>;
     regulator-max-microvolt = <850000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <2>;
    };

    buck7_reg: BUCK7 {
     regulator-name = "vdd_mem";
     regulator-min-microvolt = <900000>;
     regulator-max-microvolt = <1300000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <3>;
    };

    buck8_reg: BUCK8 {
     regulator-name = "vdd_lldo1";
     regulator-min-microvolt = <750000>;
     regulator-max-microvolt = <1150000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <3>;
    };

    buck9_reg: BUCK9 {
     regulator-name = "vdd_lldo2";
     regulator-min-microvolt = <900000>;
     regulator-max-microvolt = <1300000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <2>;
    };

    buck10_reg: BUCK10 {
     regulator-name = "vdd_lldo3";
     regulator-min-microvolt = <1100000>;
     regulator-max-microvolt = <1500000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <3>;
    };

    buck11_reg: BUCK11 {
     regulator-name = "vdd_mldo";
     regulator-min-microvolt = <1750000>;
     regulator-max-microvolt = <2150000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <3>;
    };

    buck12_reg: BUCK12 {
     regulator-name = "vdd_cp";
     regulator-min-microvolt = <450000>;
     regulator-max-microvolt = <950000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <3>;
    };

    ldo1_reg: LDO1 {
     regulator-name = "vdd_ldo1";
     regulator-min-microvolt = <700000>;
     regulator-max-microvolt = <950000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <3>;
    };

    ldo2_reg: LDO2 {
     regulator-name = "vqmmc";
     regulator-min-microvolt = <1700000>;
     regulator-max-microvolt = <3300000>;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <1>;
    };

    ldo3_reg: LDO3 {
     regulator-name = "vdd_ldo3";
     regulator-min-microvolt = <1620000>;
     regulator-max-microvolt = <1980000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <3>;
    };

    ldo4_reg: LDO4 {
     regulator-name = "vdd_ldo4";
     regulator-min-microvolt = <700000>;
     regulator-max-microvolt = <950000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <1>;
    };

    ldo5_reg: LDO5 {
     regulator-name = "vdd_ldo5";
     regulator-min-microvolt = <1620000>;
     regulator-max-microvolt = <1980000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <1>;
    };

    ldo6_reg: LDO6 {
     regulator-name = "vdd_ldo6";
     regulator-min-microvolt = <1700000>;
     regulator-max-microvolt = <3350000>;
     regulator-ramp-delay = <12000>;
    };

    ldo7_reg: LDO7 {
     regulator-name = "vdd_ldo7";
     regulator-min-microvolt = <450000>;
     regulator-max-microvolt = <1200000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <1>;
    };

    ldo8_reg: LDO8 {
     regulator-name = "vdd_ldo8";
     regulator-min-microvolt = <450000>;
     regulator-max-microvolt = <950000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <1>;
    };

    ldo9_reg: LDO9 {
     regulator-name = "vdd_ldo9";
     regulator-min-microvolt = <450000>;
     regulator-max-microvolt = <950000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <1>;
    };

    ldo10_reg: LDO10 {
     regulator-name = "vdd_ldo10";
     regulator-min-microvolt = <700000>;
     regulator-max-microvolt = <950000>;
     regulator-ramp-delay = <12000>;
    };

    ldo11_reg: LDO11 {
     regulator-name = "vdd_ldo11";
     regulator-min-microvolt = <450000>;
     regulator-max-microvolt = <950000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <1>;
    };

    ldo12_reg: LDO12 {
     regulator-name = "vdd_ldo12";
     regulator-min-microvolt = <450000>;
     regulator-max-microvolt = <950000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <1>;
    };

    ldo13_reg: LDO13 {
     regulator-name = "vdd_ldo13";
     regulator-min-microvolt = <900000>;
     regulator-max-microvolt = <1300000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <1>;
    };

    ldo20_reg: LDO20 {
     regulator-name = "VLDO_20";
     regulator-min-microvolt = <700000>;
     regulator-max-microvolt = <1300000>;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <0>;
    };

    ldo29_reg: LDO29 {
     regulator-name = "vdd_ldo29";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <2800000>;
    };

    ldo30_reg: LDO30 {
     regulator-name = "vdd_ldo30";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <3375000>;
     regulator-always-on;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <2>;
    };

    ldo31_reg: LDO31 {
     regulator-name = "vdd_ldo31";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <3375000>;
     regulator-ramp-delay = <12000>;
    };

    ldo32_reg: LDO32 {
     regulator-name = "VDD_1.8V_CODEC";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
     regulator-always-on;
     regulator-boot-on;
     regulator-initial-mode = <3>;
    };

    ldo33_reg: LDO33 {
     regulator-name = "VDD_1.2V_CODEC";
     regulator-min-microvolt = <1200000>;
     regulator-max-microvolt = <1200000>;
     regulator-enable-ramp-delay = <5000>;
    };

    ldo34_reg: LDO34 {
     regulator-name = "vdd_ldo34";
     regulator-min-microvolt = <700000>;
     regulator-max-microvolt = <2275000>;
    };

    ldo35_reg: LDO35 {
     regulator-name = "vdd_ldo35";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <3375000>;
    };

    ldo36_reg: LDO36 {
     regulator-name = "VDD_MOTOR_3P3";
     regulator-min-microvolt = <3300000>;
     regulator-max-microvolt = <3300000>;
    };

    ldo37_reg: LDO37 {
     regulator-name = "VDD_DP_3P3";
     regulator-min-microvolt = <3300000>;
     regulator-max-microvolt = <3300000>;
    };

    ldo38_reg: LDO38 {
     regulator-name = "VDD_1.8V_ESE";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
    };

    ldo39_reg: LDO39 {
     regulator-name = "VDD_NFC_1P8";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
    };

    ldo40_reg: LDO40 {
     regulator-name = "VDD_IRIS_1P2";
     regulator-min-microvolt = <1200000>;
     regulator-max-microvolt = <1200000>;
    };

    ldo41_reg: LDO41 {
     regulator-name = "VDD_IRIS_2P8";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <2800000>;
    };

    ldo42_reg: LDO42 {
     regulator-name = "VDD_IRIS_1P8";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
    };

    ldo43_reg: LDO43 {
     regulator-name = "VLDO_43";
     regulator-min-microvolt = <700000>;
     regulator-max-microvolt = <1300000>;
     regulator-ramp-delay = <12000>;
     regulator-initial-mode = <0>;
    };
   };
  };
 };

 exynos_rgt {
  compatible = "samsung,exynos-rgt";
 };

 hsi2c@10900000 {
  status = "okay";
  s2mpb02_pmic@59 {
   compatible = "s2mpb02,s2mpb02mfd";
   reg = <0x59>;

   s2mpb02,wakeup;
   pinctrl-names = "default";
   pinctrl-0 = <&sub_pmic_irq>;

   regulators {
    _buck1_reg: s2mpb02-buck1 {
     regulator-name = "S2MPB02_BUCK1";
     regulator-min-microvolt = <1300000>;
     regulator-max-microvolt = <1300000>;
     regulator-always-on;
     regulator-boot-on;
    };

    _buck2_reg: s2mpb02-buck2 {
     regulator-name = "VDDD_CORE_0.8V_COMP";
     regulator-min-microvolt = <650000>;
     regulator-max-microvolt = <850000>;
    };

    _buckboost_reg: s2mpb02-bb {
     regulator-name = "S2MPB02_BB";
     regulator-min-microvolt = <2600000>;
     regulator-max-microvolt = <4000000>;
     regulator-always-on;
     regulator-boot-on;
    };

    _ldo1_reg: s2mpb02-ldo1 {
     regulator-name = "VDDD_NORET_0.9V_COMP";
     regulator-min-microvolt = <950000>;
     regulator-max-microvolt = <950000>;
    };

    _ldo2_reg: s2mpb02-ldo2 {
     regulator-name = "VDDD_CORE_1.0V_COMP";
     regulator-min-microvolt = <1000000>;
     regulator-max-microvolt = <1000000>;
    };

    _ldo3_reg: s2mpb02-ldo3 {
     regulator-name = "VDDD_1.2V_CAM";
     regulator-min-microvolt = <1050000>;
     regulator-max-microvolt = <1050000>;
    };

    _ldo4_reg: s2mpb02-ldo4 {
     regulator-name = "VDDD_RET_1.0V_COMP";
     regulator-min-microvolt = <700000>;
     regulator-max-microvolt = <1050000>;
    };

    _ldo5_reg: s2mpb02-ldo5 {
     regulator-name = "VDDD_1.2V_VT";
     regulator-min-microvolt = <1050000>;
     regulator-max-microvolt = <1050000>;
    };

    _ldo6_reg: s2mpb02-ldo6 {
     regulator-name = "VDDIO_1.8V_VT";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
    };

    _ldo7_reg: s2mpb02-ldo7 {
     regulator-name = "VDDIO_1.8V_CAM";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
    };

    _ldo8_reg: s2mpb02-ldo8 {
     regulator-name = "VDDIO_1.8V_COMP";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
    };

    _ldo9_reg: s2mpb02-ldo9 {
     regulator-name = "VDDA_1.8V_COMP";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
    };

    _ldo10_reg: s2mpb02-ldo10 {
     regulator-name = "VDDA_1.8V_CAM";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
    };

    _ldo11_reg: s2mpb02-ldo11 {
     regulator-name = "VDDA_2.9V_CAM";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <2950000>;
    };

    _ldo12_reg: s2mpb02-ldo12 {
     regulator-name = "VDDAF_2.8V_CAM";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <2800000>;
    };

    _ldo13_reg: s2mpb02-ldo13 {
     regulator-name = "VDDA_2.9V_VT";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <2800000>;
    };

    _ldo14_reg: s2mpb02-ldo14 {
     regulator-name = "OIS_VM_2.8V";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <2800000>;
    };

    _ldo15_reg: s2mpb02-ldo15 {
     regulator-name = "OIS_VDD_2.8V";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <2800000>;
    };

    _ldo16_reg: s2mpb02-ldo16 {
     regulator-name = "VDD_VTCAM_AF_2.8V";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <2800000>;
    };

    _ldo17_reg: s2mpb02-ldo17 {
     regulator-name = "OIS_VDD_1.8V";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
    };

    _ldo18_reg: s2mpb02-ldo18 {
     regulator-name = "S2MPB02_LDO18";
     regulator-min-microvolt = <600000>;
     regulator-max-microvolt = <3775000>;
     regulator-always-on;
     regulator-boot-on;
    };
   };

   torch {
    torch1-gpio = <&gpc0 2 0x1>;
    flash1-gpio = <&gpc0 1 0x1>;

    status = "okay";

    leds1 {
     ledname = "leds-sec1";
     id = <0>;
     brightness = <0xC>;
     timeout = <0x7>;
     torch_table_enable = <0>;
    };

    leds2 {
     ledname = "torch-sec1";
     id = <1>;
     brightness = <0xC>;
     timeout = <0xF>;
     torch_table_enable = <1>;
     torch_table = <2 4 4 5 6 8 9 10 10 12>;
    };
   };
  };
 };

 sec_thermistor@0 {
  compatible = "samsung,sec-ap-thermistor";
  status = "okay";

  adc_array = <294 345 404 474 558 655 769 887 1021 1189
     1378 1586 1811 2048 2291 2512 2726 2932 3122 3293
     3445 3575 3686>;
  temp_array = <900 850 800 750 700 650 600 550 500 450
     400 350 300 250 200 150 100 50 0 (-50)
     (-100) (-150) (-200)>;

  io-channels = <&exynos_adc 0>;
  io-channel-names = "adc-ap-temp";
  io-channel-ranges;
 };

 sec_thermistor@2 {
  compatible = "samsung,sec-pa-thermistor";
  status = "okay";

  adc_array = <285 294 304 313 323 334 345 356 367 379
     391 404 417 431 445 459 474 490 506 523
     540 558 576 595 614 634 655 677 699 721
     745 769 794 819 846 873 901 930 959 990
     1021 1053 1086 1119 1154 1189 1225 1262 1300 1338
     1378 1418 1459 1500 1543 1586 1630 1674 1719 1764
     1811 1857 1904 1952 2000 2048 2096 2145 2194 2243
     2291 2342 2389 2439 2487 2537 2585 2633 2681 2726
     2774 2819 2865 2910 2954 2997 3038 3081 3122 3161
     3199 3238 3275 3311 3345 3379 3413 3445 3475 3504
     3534 3561 3589 3614 3639 3664 3686 3709 3730 3750
     3768>;
  temp_array = <900 890 880 870 860 850 840 830 820 810
     800 790 780 770 760 750 740 730 720 710
     700 690 680 670 660 650 640 630 620 610
     600 590 580 570 560 550 540 530 520 510
     500 490 480 470 460 450 440 430 420 410
     400 390 380 370 360 350 340 330 320 310
     300 290 280 270 260 250 240 230 220 210
     200 190 180 170 160 150 140 130 120 110
     100 90 80 70 60 50 40 30 20 10
     0 (-10) (-20) (-30) (-40) (-50) (-60) (-70) (-80) (-90)
     (-100) (-110) (-120) (-130) (-140) (-150) (-160) (-170) (-180) (-190)
     (-200)>;

  io-channels = <&exynos_adc 2>;
  io-channel-names = "adc-pa-temp";
  io-channel-ranges;
 };

 pinctrl@164B0000 {
  dwmmc2_cd_ext_irq: dwmmc2_cd_ext_irq {
      samsung,pins = "gpa1-5";
      samsung,pin-function = <0xf>;
      samsung,pin-pud = <0>;
      samsung,pin-drv = <4>;
  };

  dwmmc2_tflash_en: dwmmc2_tflash_en {
      samsung,pins = "gpb1-1";
      samsung,pin-function = <0x1>;
      samsung,pin-val = <1>;
      samsung,pin-pud = <3>;
      samsung,pin-drv = <4>;
  };

  hall_irq: hall-irq {
   samsung,pins = "gpa0-1";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  certify_hall_irq: certify-hall-irq {
   samsung,pins = "gpa0-2";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };
 };

 hall {
  status = "okay";
  compatible = "hall";
  pinctrl-names = "default";
  pinctrl-0 = <&hall_irq>;
  hall,gpio_flip_cover = <&gpa0 1 0>;
 };

 certify_hall {
  status = "okay";
  compatible = "certify_hall";
  pinctrl-names = "default";
  pinctrl-0 = <&certify_hall_irq>;
  certify_hall,gpio_certify_cover = <&gpa0 2 0>;
 };

 dwmmc2@11500000 {
  status = "okay";
  num-slots = <1>;
  supports-highspeed;
  sd-uhs-sdr50;
  sd-uhs-sdr104;
  card-detect-gpio;
  mmc-ddr-1_8v;
  supports-4bit;
  supports-cmd23;
  supports-erase;
  use-fine-tuning;
  bypass-for-allpass;
  card-init-hwacg-ctrl;
  fifo-depth = <0x40>;
  desc-size = <4>;
  card-detect-delay = <200>;
  data-timeout = <200>;
  hto-timeout = <80>;
  qos-int-level = <400000>;
  clock-frequency = <800000000>;
  samsung,dw-mshc-sdr-timing = <3 0 2 0>;
  samsung,dw-mshc-ddr-timing = <3 0 2 1>;
  samsung,dw-mshc-sdr50-timing = <3 0 4 2>;
  samsung,dw-mshc-sdr104-timing = <3 0 3 0>;

  num-ref-clks = <9>;
  ciu_clkin = <25 50 50 25 50 100 200 50 50>;


  clk-drive-number = <4>;
  pinctrl-names = "default",
   "fast-slew-rate-1x",
   "fast-slew-rate-2x",
   "fast-slew-rate-3x",
   "fast-slew-rate-4x";
  pinctrl-0 = <&sd2_clk &sd2_cmd &sd2_bus1 &sd2_bus4 &dwmmc2_cd_ext_irq &dwmmc2_tflash_en>;
  pinctrl-1 = <&sd2_clk_fast_slew_rate_1x>;
  pinctrl-2 = <&sd2_clk_fast_slew_rate_2x>;
  pinctrl-3 = <&sd2_clk_fast_slew_rate_3x>;
  pinctrl-4 = <&sd2_clk_fast_slew_rate_4x>;

  card-detect = <&gpa1 5 0xf>;
  sec-sd-slot-type = <2>;
  slot@0 {
   reg = <0>;
   bus-width = <4>;
   disable-wp;
  };
 };

 sd_fixed_vcc: fixedregulator@3 {
        compatible = "regulator-fixed";
        regulator-name = "vmmc";
        gpio = <&gpb1 1 1>;
        regulator-min-microvolt = <2800000>;
        regulator-max-microvolt = <2800000>;
        enable-active-high;
        regulator-initial-mode = <0>;
 };

 dsim_0: dsim@0x12870000 {
  lcd_info = <&s6e3ha6_dream2>;

  gpios = <&gpi1 0 0x1>;
 };

 muic {
  status = "okay";

  muic,support-list = "+OTG:GND",
    "-MHL:1K",
    "-VZW Accessory:28.7K",
    "-VZW Incompatible:34K",
    "+RDU TA:40.2K",
    "+HMT:49.9K",
    "-Audiodock:64.9K",
    "-USB LANHUB:80.07K",
    "-Charging Cable:102K",
    "+Game Pad:121K",
    "+TYPE1 Charger:200K",
    "+Jig USB Off:255K",
    "+Jig USB On:301K",
    "+Deskdock:365K",
    "+TYPE2 Charger:442K",
    "+Jig UART Off:523K",
    "+Jig UART On:619K",
    "+TA:OPEN",
    "+USB:OPEN",
    "+CDP:OPEN",
    "+Undefined Charging:XXX";
  muic,afcmode-tx = /bits/ 8 <0x08>;
  muic,qc-hv = /bits/ 8 <0x9>;
 };

 usb@10C00000 {
  status = "okay";
  dwc3 {
   dr_mode = "otg";
   maximum-speed = "super-speed";
  };
 };

 phy@10E00000 {
  status = "okay";
  pinctrl-names = "default";
  pinctrl-0 = <&phy_port>;
  phy,gpio_phy_port = <&gpi1 7 0x0>;
  use_additional_tuning;
 };

 usb_notifier {
  compatible = "samsung,usb-notifier";
  udc = <&udc>;
  usb-ldocontrol = <1>;
  hs-regulator = "vdd_ldo6";
  ss-regulator = "vdd_ldo10";
  dp-regulator = "VDD_DP_1P8";
 };

 hsi2c_23: hsi2c@108E0000 {
  status = "okay";
  samsung,reset-before-trans;
  touchscreen@49 {
   compatible = "stm,fts_touch";
   reg = <0x49>;
   pinctrl-names = "on_state", "off_state";
   pinctrl-0 = <&attn_irq>;
   pinctrl-1 = <&attn_input>;
   pressure-sensor = "Y";
   stm,tsp-id_gpio = <&gpe6 5 0>;
   stm,irq_gpio = <&gpa1 0 0>;
   stm,irq_type = <8200>;
   stm,max_coords = <1439 2959>;
   stm,regulator_dvdd = "tsp_io";
   stm,regulator_avdd = "tsp_avdd";
   stm,pat_function = <2>;
   stm,project_name = "Dream2", "G955";
   stm,firmware_name = "tsp_stm/fts8cd56_dream2_old.fw", "tsp_stm/fts8cd56_dream2_old.fw";
   support_dex_mode;
  };
 };

 hsi2c_24: hsi2c@108F0000 {
  status = "okay";
  clock-frequency = <400000>;
  samsung,reset-before-trans;


  fimc-is-secure@10 {
   compatible = "samsung,sensor-module-5e6";

   pinctrl-names = "pin0", "pin1", "pin2", "default", "release";
   pinctrl-0 = <>;
   pinctrl-1 = <&fimc_is_mclk3_out>;
   pinctrl-2 = <&fimc_is_mclk3_fn>;
   pinctrl-3 = <&iris_en_out &iris_rst_out>;
   pinctrl-4 = <>;

   position = <1>;
   reg = <0x10>;
   id = <3>;
   mclk_ch = <3>;
   hw_version = <1>;
   power_seq_id = <1>;

   gpio_mclk = <&gpk0 3 0x1>;
   gpio_reset = <&gpc1 4 0x1>;
   gpio_iris_en = <&gpe7 3 0x1>;
   gpio_iris_2p8_en = <&gpa4 0 0x1>;
   status = "okay";
  };
 };

 pinctrl@164B0000 {
  attn_irq: attn-irq {
   samsung,pins = "gpa1-0";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };
  attn_input: attn-input {
   samsung,pins = "gpa1-0";
   samsung,pin-function = <0>;
   samsung,pin-pud = <1>;
  };
 };

 pinctrl@164B0000 {
  key_wink: key-wink {
   samsung,pins = "gpa0-6";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  key_voldown: key-voldown {
   samsung,pins = "gpa0-4";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  key_volup: key-volup {
   samsung,pins = "gpa0-3";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };
  key_power: key-power {
   samsung,pins = "gpa2-4";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };
 };

 gpio_keys {
  status = "okay";
  compatible = "gpio-keys";
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&key_wink &key_voldown &key_volup &key_power>;
  button@1 {
   label = "gpio-keys: KEY_WINK";
   interrupts = <6 0 0>;
   interrupt-parent = <&gpa0>;
   linux,code = <703>;
   gpios = <&gpa0 6 0xf>;
   gpio-key,wakeup = <1>;
  };
  button@2 {
   label = "gpio-keys: KEY_VOLUMEDOWN";
   interrupts = <4 0 0>;
   interrupt-parent = <&gpa0>;
   linux,code = <114>;
   gpios = <&gpa0 4 0xf>;
  };
  button@3 {
   label = "gpio-keys: KEY_VOLUMEUP";
   interrupts = <3 0 0>;
   interrupt-parent = <&gpa0>;
   linux,code = <115>;
   gpios = <&gpa0 3 0xf>;
  };
  button@4 {
   label = "gpio-keys: KEY_POWER";
   interrupts = <4 0 0>;
   interrupt-parent = <&gpa2>;
   linux,code = <116>;
   gpios = <&gpa2 4 0xf>;
   gpio-key,wakeup = <1>;
  };

 };

 pmu_system_controller: system-controller@16480000 {
  compatible = "samsung,exynos8895-pmu", "syscon";
  reg = <0x0 0x16480000 0x10000>;
 };

 exynos-pmu {
  compatible = "samsung,exynos-pmu";
  samsung,syscon-phandle = <&pmu_system_controller>;
 };

 exynos-powermode {
  wakeup-masks {
   wakeup-mask4 {
    mask = <0x4>, <0x4>, <0x4>, <0x4>,
           <0x4>, <0x4>, <0x4>, <0x4>,
           <0x4>, <0x4>, <0x4>, <0x4>;
    reg-offset = <0x644>;
   };
  };
 };

 mailbox_cp: mcu_ipc@15B40000 {
  compatible = "samsung,exynos-shd-ipc-mailbox";
  reg = <0x0 0x15B40000 0x180>;
  mcu,name = "mcu_ipc_cp";
  mcu,id = <0>;
  interrupts = <0 97 0 >;
 };

 mif_pdata {



  gpios = <&gpf1 1 0>, <&gpf1 2 0>, <&gpf1 3 0>, <&gpf1 7 0>,
    <&gpd0 0 0>, <&gpd0 1 0>, <&gpd0 2 0>, <&gpd0 3 0>;
  pinctrl-names = "default";
 };

 abox_gic: abox_gic@0x13EF0000 {

  status = "okay";
 };

 abox: abox@0x13E50000 {
  status = "okay";
  abox_adaptation: abox_adaptation {
   compatible = "samsung,abox-adaptation";
   #sound-dai-cells = <1>;
   abox = <&abox>;
  };
 };

 dummy_audio_codec: audio_codec_dummy {
  status = "okay";
  compatible = "snd-soc-dummy";
 };

 pinctrl@164B0000 {
  codec_irq: codec-irq {
   samsung,pins = "gpa2-6";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <0>;
  };
 };

 pinctrl@104D0000 {
  codec_reset: codec-reset {
   samsung,pins ="gpe7-0";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-con-pdn =<3>;
   samsung,pin-pud-pdn = <1>;
   samsung,pin-val = <0>;
  };
 };

 spi_3: spi@10460000 {
  status = "okay";
  pinctrl-names = "default";
  pinctrl-0 = <&spi3_bus &spi3_cs_func>;

  cs47l93: cs47l93@0 {
   compatible = "cirrus,cs47l93";
   reg = <0x0>;

   spi-max-frequency = <25000000>;

   interrupts = <6 0 0>;
   interrupt-controller;
   #interrupt-cells = <2>;
   interrupt-parent = <&gpa2>;
   gpio-controller;
   #gpio-cells = <2>;
   #sound-dai-cells = <1>;

   pinctrl-names ="default";
   pinctrl-0 = <&codec_reset &codec_irq>;

   AVDD-supply = <&ldo32_reg>;
   DBVDD1-supply = <&ldo32_reg>;
   CPVDD1-supply = <&ldo32_reg>;
   CPVDD2-supply = <&ldo33_reg>;
   DCVDD-supply = <&ldo33_reg>;

   reset-gpios = <&gpe7 0 0>;

   cirrus,micbias1 = <1800 0 1 1 1 1 1 0>;
   cirrus,micbias2 = <2800 0 1 1 1 1 1 0>;
   cirrus,dmic-ref = <0 1 1 0>;
   cirrus,inmode = <
    0 2 2 0
    2 2 0 0
   >;
   cirrus,out-mono = <0 0 0 1 0 0>;
   cirrus,auxpdm-falling-edge;

   cirrus,gpio-defaults = <
    0xffffffff 0xffffffff
    0xffffffff 0xffffffff
    0x00002000 0x00006000
    0x00002000 0x00006000
    0x00002000 0x00006000
    0x00002000 0x00006000
    0x00002000 0x00006000
    0x00002000 0x00006000
    0x00002001 0x00009000
    0x00002001 0x00009000
    0x00002001 0x00009000
    0x00002000 0x00006000
    0x00002000 0x00006000
    0x00002000 0x00006000
    0x00002000 0x00006000
    0x00002000 0x00006000
   >;

   cirrus,gpsw = <3>;

   cirrus,accdet {
    #address-cells = <1>;
    #size-cells = <0>;

    acc@1 {
     reg = <2>;

     cirrus,micd-bias-start-time = <0x1>;
     cirrus,micd-pol-gpios = <0>;
     cirrus,micd-rate = <0x7>;
     cirrus,micd-detect-debounce-ms = <300>;
     cirrus,micd-clamp-mode = <0x8>;
     cirrus,jd-use-jd2;
     cirrus,hs-mic = <1>;

     cirrus,init-delay-ms = <30>;
     cirrus,micd-dbtime = <0x1>;
     cirrus,micd-timeout-ms = <1000>;
     cirrus,micd-force-micbias;
     cirrus,hpdet-short-circuit-imp = <2>;
     cirrus,micd-ranges = <
      116 226
      173 582
      321 115
      752 114
      1257 217
     >;
     cirrus,micd-software-compare;
     cirrus,micd-open-circuit-declare = <1>;
     cirrus,jd-wake-time = <5000>;

     cirrus,hpdet-ext-res = <3400>;

     cirrus,moisture-pin = <7>;
     cirrus,moisture-imp = <2000>;
     cirrus,moisture-debounce = <40>;

     cirrus,micd-configs = <0 1 4 0 1>;
     cirrus,hpd-pins = <2 5 0 0>;
    };
   };

   adsps {
    #address-cells = <1>;
    #size-cells = <0>;

    adsp@0FFE00 {
     reg = <0x0FFE00>;
     firmware {
      DSD {
       cirrus,wmfw-file = "dsd";
       cirrus,bin-file = "None";
       cirrus,append-sr;
      };
      TRACE {
       cirrus,wmfw-file = "trace";
       cirrus,bin-file = "None";
       cirrus,compr-caps = <1 8 0x4 1 8000 16000 24000 32000 48000>;
      };
     };
    };
   };

   micvdd {
    regulator-min-microvolt = <3000000>;
    regulator-max-microvolt = <3000000>;
   };

   controller-data {
    samsung,spi-feedback-delay = <1>;
    samsung,spi-chip-select-mode = <0>;
   };
  };
 };

 secgpio_dvs {
  compatible = "samsung,exynos8895-secgpio-dvs";
  status = "okay";
 };

 pinctrl@164B0000 {
  max98506_ctrl: max98506-ctl {
   samsung,pins ="gpa2-2";
   samsung,pin-function = <0>;
   samsung,pin-pud = <0>;
   samsung,pin-con-pdn =<2>;
   samsung,pin-pud-pdn = <0>;
  };
 };

 pinctrl@104D0000 {
  max98506_i2c: max98506-i2c {
   samsung,pins = "gpd3-0", "gpd3-1";
   samsung,pin-pud = <0>;
   status = "okay";
  };
 };

 hsi2c_11: hsi2c@104A0000 {
  status = "okay";
  max98506: max98506@31 {
   compatible = "maxim,max98506";
   #sound-dai-cells = <1>;
   reg = <0x31>;
   pinctrl-names = "default";
   pinctrl-0 = <&max98506_i2c &max98506_ctrl>;
   gpios = <&gpd3 0 0
    &gpd3 1 0
    >;
   i2c-gpio,delay-us = <2>;
   maxim,spk-gain = <0x14>;
   maxim,sysclk = <12288000>;
   maxim,vmon_slot = <0>;
   maxim,platform_info = <2 0x0 0x0 0x0 0x0 42>;
   maxim,boost_step = <
    0x0F 0x0F 0x0F 0x0F
    0x0F 0x0F 0x0F 0x0F
    0x0F 0x0F 0x0F 0x0F
    0x0F 0x0F 0x02 0x00
    >;
   maxim,adc_threshold = <7>;
   maxim,registers-of-amp =
    <0x1F 0x00>,
    <0x21 0xC0>,
    <0x2D 0x14>,
    <0x2F 0x00>;
  };
 };

 sound {
  status = "okay";
  compatible = "samsung,exynos8895-madera";

  clock-names = "xclkout";
  clocks = <&clock ((920) + 1)>;

  cirrus,sysclk = <1 5 98304000>;
  cirrus,asyncclk = <2 6 98304000>;
  cirrus,dspclk = <8 5 147456000>;
  cirrus,outclk = <9 2 0>;
  cirrus,fll1-refclk = <1 1 26000000>;
  cirrus,fll2-refclk = <2 9 26000000>;

  samsung,routing = "HEADSETMIC", "MICBIAS2A",
     "IN1BL", "HEADSETMIC",
     "DMIC1", "MICBIAS1A",
     "IN3L", "DMIC1",
     "DMIC2", "MICBIAS1B",
     "IN2AL", "DMIC2",
     "VTS PAD DPDM", "DMIC1",
     "RECEIVER", "HPOUT3L",
     "RECEIVER", "HPOUT3R",
     "RECEIVER", "HPOUT4L",
     "RECEIVER", "HPOUT4R",
     "HEADPHONE", "HPOUT2L",
     "HEADPHONE", "HPOUT2R",
     "BLUETOOTH SPK", "ABOX UAIF3 Playback",
     "ABOX UAIF3 Capture", "BLUETOOTH MIC",
     "VOUTPUT", "ABOX UAIF0 Playback",
     "ABOX UAIF1 Capture", "VINPUT1",
     "ABOX UAIF4 Capture", "VINPUT2",
     "SPEAKER", "HiFi Playback",
     "VOUTPUTCALL", "ABOX UAIF2 Playback",
     "ABOX UAIF2 Capture", "VINPUTCALL",
     "VTS Virtual Output", "VTS Virtual Output Mux";

  samsung,codec = <&abox &vts>;
  samsung,aux = <&abox_effect>;

  rdma@0 {
   cpu {
    sound-dai = <&abox 0>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  rdma@1 {
   cpu {
    sound-dai = <&abox 1>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  rdma@2 {
   cpu {
    sound-dai = <&abox 2>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  rdma@3 {
   cpu {
    sound-dai = <&abox 3>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  rdma@4 {
   cpu {
    sound-dai = <&abox 4>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  rdma@5 {
   cpu {
    sound-dai = <&abox 5>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  rdma@6 {
   cpu {
    sound-dai = <&abox 6>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  rdma@7 {
   cpu {
    sound-dai = <&abox 7>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  wdma@0 {
   cpu {
    sound-dai = <&abox 8>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  wdma@1 {
   cpu {
    sound-dai = <&abox 9>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  wdma@2 {
   cpu {
    sound-dai = <&abox 10>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  wdma@3 {
   cpu {
    sound-dai = <&abox 11>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  wdma@4 {
   cpu {
    sound-dai = <&abox 12>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  uaif@0 {
   cpu {
    sound-dai = <&abox 13>;
   };
   codec {
    sound-dai = <&cs47l93 0>;
   };
  };
  uaif@1 {
   cpu {
    sound-dai = <&abox 14>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  uaif@2 {
   cpu {
    sound-dai = <&abox 15>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  uaif@3 {
   cpu {
    sound-dai = <&abox 16>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  uaif@4 {
   cpu {
    sound-dai = <&abox 17>;
   };
   platform {
    sound-dai = <&abox_adaptation 0>;
   };
   codec {
    sound-dai = <&max98506 0>;
   };
  };
  dsif@0 {
   cpu {
    sound-dai = <&abox 18>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  internal@0 {
   cpu {
    sound-dai = <&abox 19>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  vts@0 {
   cpu {
    sound-dai = <&vts 0>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
  vts@1 {
   cpu {
    sound-dai = <&vts 1>;
   };
   codec {
    sound-dai = <&dummy_audio_codec>;
   };
  };
 };

 mailbox_vts: mailbox@0x14040000 {
  status = "okay";
 };

 vts: vts@0x14020000 {
  status = "okay";
  lpsd-gain = <1>;
  dmic-gain = <1>;
  amic-gain = <0>;
 };

 pinctrl@164B0000 {
  nfc_en: nfc-en {
   samsung,pins = "gpa4-5";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-val = <1>;
  };
  grip_irq: grip-irq {
   samsung,pins = "gpa3-0";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <3>;
  };
 };

 pinctrl@10980000 {
  nfc_firm: nfc-firm {
   samsung,pins = "gpe6-4";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-val = <0>;
  };
 };

 hsi2c_26: hsi2c@10910000 {
  status = "okay";
  sec-nfc@27 {
   compatible = "sec-nfc";
   reg = <0x27>;

   interrupts = <2 0 0>;
   interrupt-parent = <&gpa1>;

   sec-nfc,ven-gpio = <&gpa4 5 0>;
   sec-nfc,irq-gpio = <&gpa1 2 0>;
   sec-nfc,firm-gpio = <&gpe6 4 0>;
   sec-nfc,clk_req-gpio = <&gpa2 7 0xf>;
   sec-nfc,clk_use = <2>;
   sec-nfc,nfc_pvdd = "VDD_NFC_1P8";
   pinctrl-names = "default";
   pinctrl-0 = <&nfc_en &nfc_firm>;

   clocks = <&clock ((920) + 0)>;
   clock-names = "oscclk_nfc";
   sec-nfc,nfc_ap_clk;
   sec-nfc,ldo_control;
  };
 };

 spi_8: spi@10880000 {
  status = "okay";
  /delete-property/ pinctrl-names;
  /delete-property/ pinctrl-0;

  ese_spi@0 {
   compatible = "ese_p3";
   reg = <0>;
   spi-max-frequency = <13000000>;
   gpio-controller;
   #gpio-cells = <2>;

   p3-vdd-1p8= "VDD_1.8V_ESE";

   clocks = <&clock ((250) + 15)>, <&clock ((250) + 5)>;
   clock-names = "pclk", "sclk";

   pinctrl-names = "ese_active", "ese_suspend";
   pinctrl-0 = <&spi8_bus &spi8_cs_func>;
   pinctrl-1 = <&spi8_bus_suspend &spi8_cs_func_suspend>;

   controller-data {
    samsung,spi-feedback-delay = <0>;
    samsung,spi-chip-select-mode = <0>;
   };
  };
 };

 pinctrl@10980000 {
  spi1_mosi_sck_ssn: spi1_mosi_sck_ssn {
   samsung,pins = "gpe2-5", "gpe2-7", "gpe2-6";
   samsung,pin-function = <2>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <3>;
  };
  spi1_miso: spi1_miso {
   samsung,pins = "gpe2-4";
   samsung,pin-function = <2>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <3>;
  };
  ssp_mcu_req: ssp-mcu-req {
   samsung,pins = "gpe6-1";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <3>;
  };
  ssp_gps_pwr_en: ssp-gps-pwr-en {
   samsung,pins = "gpf0-3";
   samsung,pin-function = <1>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <3>;
   samsung,pin-con-pdn = <3>;
   samsung,pin-pud-pdn = <0>;
  };
 };

 pinctrl@11050000 {
  ssp_mcu_resp: ssp-mcu-resp {
   samsung,pins = "gpi1-5";
   samsung,pin-function = <0>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <3>;
  };
 };

 pinctrl@11050000 {
  phy_port: phy-port {
   samsung,pins = "gpi1-7";
   samsung,pin-function = <0x0>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };
 };

 pinctrl@164B0000 {
  ssp_host_req: ssp-host-req {
   samsung,pins = "gpa3-4";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <3>;
  };
  ssp_batch_wake_irq: ssp-batch-wake-irq {
   samsung,pins = "gpa2-5";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <3>;
  };
  ssp_pwr_en: ssp-pwr-en {
   samsung,pins = "gpa4-6";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-val = <1>;
  };
 };

 pinctrl@10980000 {
  fimc_is_comp_int_in: fimc-is-comp-int-in {
   samsung,pins = "gpc0-0";
   samsung,pin-function = <0>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <0>;
   samsung,pin-val = <0>;
  };

  fimc_is_comp_int_fn: fimc-is-comp-int-fn {
   samsung,pins = "gpc0-0";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  fimc_is_i2c0_off: fimc_is_i2c0_off {
   samsung,pins = "gpc2-1", "gpc2-0";
   samsung,pin-function = <0>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  fimc_is_i2c0_host: fimc_is_i2c0_host {
   samsung,pins = "gpc2-1", "gpc2-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };

  fimc_is_i2c0_fw: fimc_is_i2c0_fw {
   samsung,pins = "gpc2-1", "gpc2-0";
   samsung,pin-function = <2>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };
 };

 spi_0: spi@109D0000 {
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default", "spi_out", "spi_fn";
  pinctrl-0 = <&fimc_is_spi_pin0_out>;
  pinctrl-1 = <&fimc_is_spi_pin0_out>;
  pinctrl-2 = <&fimc_is_spi_pin0_fn>;
  samsung,spi-fifosize = <64>;
  status = "okay";

  num-cs = <1>;

  fimc_is_spi_0@0 {
   compatible = "samsung,fimc_is_spi0";
   spi-max-frequency = <50000000>;
   reg = <0x0>;
   pinctrl-names = "default", "ssn_out", "ssn_fn", "ssn_inpd", "ssn_inpu";
   pinctrl-0 = <&fimc_is_spi_ssn0_out>;
   pinctrl-1 = <&fimc_is_spi_ssn0_out>;
   pinctrl-2 = <&fimc_is_spi_ssn0_fn>;
   pinctrl-3 = <&fimc_is_spi_ssn0_inpd>;
   pinctrl-4 = <&fimc_is_spi_ssn0_inpu>;

   use_spi_pinctrl;

   controller-data {
    cs-gpio = <&gpc3 1 0>;
    samsung,spi-feedback-delay = <1>;
   };
  };
 };

 spi_1: spi@109E0000 {
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default", "spi_out", "spi_fn";
  pinctrl-0 = <&fimc_is_spi_pin1_out>;
  pinctrl-1 = <&fimc_is_spi_pin1_out>;
  pinctrl-2 = <&fimc_is_spi_pin1_fn>;
   samsung,spi-fifosize = <64>;
  status = "okay";

  num-cs = <1>;

  fimc_is_spi_1@1 {
   compatible = "samsung,fimc_is_spi1";
   spi-max-frequency = <50000000>;
   reg = <0x0>;
   pinctrl-names = "default", "ssn_out", "ssn_fn";
   pinctrl-0 = <&fimc_is_comp_int_in &fimc_is_spi_ssn1_out>;
   pinctrl-1 = <&fimc_is_comp_int_in &fimc_is_spi_ssn1_out>;
   pinctrl-2 = <&fimc_is_comp_int_fn &fimc_is_spi_ssn1_fn>;

   use_spi_pinctrl;

   controller-data {
    cs-gpio = <&gpc3 5 0>;
    samsung,spi-feedback-delay = <0>;
   };
  };
 };


 fimc_is_preprocessor: fimc_is_preprocessor@14050000 {
  compatible = "samsung,exynos5-fimc-is-preprocessor";
  samsung,power-domain = <&pd_cam>;
  clock-names =
   "MUX_CIS_CLK2",
   "CIS_CLK2";
  clocks =
   <&clock ((320) + 5)>,
   <&clock ((350) + 2)>;
  scenario = <0>;
  id = <0>;
  mclk_ch = <2>;
  status = "okay";
 };

 fimc_is_device_companion0@ {
  compatible = "samsung,exynos5-fimc-is-device-companion0";
  id = <0>;
  product_name = <3>;
  gpio_pdaf = <&gpc0 0 0x1>;
 };

 fimc_is_device_flash@ {
  compatible = "samsung,sensor-flash-s2mpb02";
  id = <0>;
  torch-gpio = <&gpc0 2 0x1>;
  flash-gpio = <&gpc0 1 0x1>;
 };

 sec_abc {
  compatible = "samsung,sec_abc";
  status = "okay";

  gpu {
   gpu,label="GPU fault";
   gpu,threshold_count=<20>;
   gpu,threshold_time=<1200>;
  };
  aicl {
   aicl,label="battery aicl";
   aicl,threshold_count=<5>;
   aicl,threshold_time=<300>;
  };
 };

 fimc_is@13140000 {
  pinctrl-names = "default","release";
  pinctrl-0 = <&fimc_is_flash_is &fimc_is_mclk0_out &fimc_is_mclk1_out &fimc_is_mclk2_out &fimc_is_mclk3_out>;
  pinctrl-1 = <>;

  vender {
   rear_sensor_id = <32>;
   front_sensor_id = <31>;
   rear_second_sensor_id = <33>;
   secure_sensor_id = <254>;
   use_module_check;
   use_ois_hsi2c;
   use_ois;

   check_sensor_vendor;
   f_rom_power = <0>;

   max_camera_num = <4>;
   camera_info0 {
    isp = <0>;
    cal_memory = <1>;
    read_version = <0>;
    core_voltage = <1>;
    upgrade = <0>;
    fw_write = <0>;
    fw_dump = <0>;
    companion = <1>;
    ois = <1>;
    valid = <1>;
          };
   camera_info1 {
    isp = <0>;
    cal_memory = <2>;
    read_version = <0>;
    core_voltage = <0>;
    upgrade = <0>;
    fw_write = <0>;
    fw_dump = <0>;
    companion = <1>;
    ois = <0>;
    valid = <1>;
          };
   camera_info2 {
    valid = <0>;
          };
   camera_info3 {
    isp = <2>;
    cal_memory = <0>;
    read_version = <1>;
    core_voltage = <0>;
    upgrade = <0>;
    fw_write = <0>;
    fw_dump = <0>;
    companion = <0>;
    ois = <0>;
    valid = <1>;
   };
  };
  fimc_is_dvfs {
# 2001 "arch/arm64/boot/dts/exynos/exynos8895-dream2lte_common.dtsi"
   table0 {
    desc = "dvfs table v0.0 for 12M/8M";

    default_int_cam = <690000>;
    default_cam = <690000>;
    default_mif = <2093000>;
    default_int = <667000>;
    default_i2c = <0>;
    default_hpg = <1>;

    front_preview_int_cam = <670000>;
    front_preview_cam = <650000>;
    front_preview_mif = <1014000>;
    front_preview_int = <107000>;
    front_preview_i2c = <0>;
    front_preview_hpg = <1>;

    front_capture_int_cam = <670000>;
    front_capture_cam = <650000>;
    front_capture_mif = <1014000>;
    front_capture_int = <107000>;
    front_capture_i2c = <0>;
    front_capture_hpg = <1>;

    front_video_int_cam = <670000>;
    front_video_cam = <650000>;
    front_video_mif = <1014000>;
    front_video_int = <107000>;
    front_video_i2c = <0>;
    front_video_hpg = <1>;

    front_video_whd_int_cam = <670000>;
    front_video_whd_cam = <650000>;
    front_video_whd_mif = <1014000>;
    front_video_whd_int = <107000>;
    front_video_whd_i2c = <0>;
    front_video_whd_hpg = <1>;

    front_video_capture_int_cam = <670000>;
    front_video_capture_cam = <650000>;
    front_video_capture_mif = <1014000>;
    front_video_capture_int = <107000>;
    front_video_capture_i2c = <0>;
    front_video_capture_hpg = <1>;

    front_video_whd_capture_int_cam = <670000>;
    front_video_whd_capture_cam = <650000>;
    front_video_whd_capture_mif = <1014000>;
    front_video_whd_capture_int = <107000>;
    front_video_whd_capture_i2c = <0>;
    front_video_whd_capture_hpg = <1>;

    front_no_preproc_int_cam = <670000>;
    front_no_preproc_cam = <650000>;
    front_no_preproc_mif = <1014000>;
    front_no_preproc_int = <107000>;
    front_no_preproc_i2c = <0>;
    front_no_preproc_hpg = <1>;

    front_vt1_int_cam = <670000>;
    front_vt1_cam = <650000>;
    front_vt1_mif = <1014000>;
    front_vt1_int = <107000>;
    front_vt1_i2c = <0>;
    front_vt1_hpg = <1>;

    front_vt2_int_cam = <670000>;
    front_vt2_cam = <650000>;
    front_vt2_mif = <1014000>;
    front_vt2_int = <107000>;
    front_vt2_i2c = <0>;
    front_vt2_hpg = <1>;

    front_vt4_int_cam = <670000>;
    front_vt4_cam = <650000>;
    front_vt4_mif = <1014000>;
    front_vt4_int = <107000>;
    front_vt4_i2c = <0>;
    front_vt4_hpg = <1>;

    rear2_preview_fhd_int_cam = <680000>;
    rear2_preview_fhd_cam = <670000>;
    rear2_preview_fhd_mif = <1014000>;
    rear2_preview_fhd_int = <107000>;
    rear2_preview_fhd_i2c = <0>;
    rear2_preview_fhd_hpg = <1>;

    rear2_capture_int_cam = <680000>;
    rear2_capture_cam = <670000>;
    rear2_capture_mif = <1014000>;
    rear2_capture_int = <107000>;
    rear2_capture_i2c = <0>;
    rear2_capture_hpg = <1>;

    rear2_video_fhd_int_cam = <680000>;
    rear2_video_fhd_cam = <670000>;
    rear2_video_fhd_mif = <1014000>;
    rear2_video_fhd_int = <107000>;
    rear2_video_fhd_i2c = <0>;
    rear2_video_fhd_hpg = <1>;

    rear2_video_fhd_capture_int_cam = <680000>;
    rear2_video_fhd_capture_cam = <670000>;
    rear2_video_fhd_capture_mif = <1014000>;
    rear2_video_fhd_capture_int = <107000>;
    rear2_video_fhd_capture_i2c = <0>;
    rear2_video_fhd_capture_hpg = <1>;

    rear_preview_fhd_int_cam = <680000>;
    rear_preview_fhd_cam = <670000>;
    rear_preview_fhd_mif = <1014000>;
    rear_preview_fhd_int = <107000>;
    rear_preview_fhd_i2c = <0>;
    rear_preview_fhd_hpg = <1>;

    rear_preview_whd_int_cam = <680000>;
    rear_preview_whd_cam = <670000>;
    rear_preview_whd_mif = <1014000>;
    rear_preview_whd_int = <107000>;
    rear_preview_whd_i2c = <0>;
    rear_preview_whd_hpg = <1>;

    rear_preview_uhd_int_cam = <680000>;
    rear_preview_uhd_cam = <670000>;
    rear_preview_uhd_mif = <1014000>;
    rear_preview_uhd_int = <107000>;
    rear_preview_uhd_i2c = <0>;
    rear_preview_uhd_hpg = <1>;

    rear_preview_uhd_60fps_int_cam = <690000>;
    rear_preview_uhd_60fps_cam = <690000>;
    rear_preview_uhd_60fps_mif = <1014000>;
    rear_preview_uhd_60fps_int = <178000>;
    rear_preview_uhd_60fps_i2c = <0>;
    rear_preview_uhd_60fps_hpg = <1>;

    rear_capture_int_cam = <680000>;
    rear_capture_cam = <670000>;
    rear_capture_mif = <1014000>;
    rear_capture_int = <107000>;
    rear_capture_i2c = <0>;
    rear_capture_hpg = <1>;

    rear_video_fhd_int_cam = <680000>;
    rear_video_fhd_cam = <670000>;
    rear_video_fhd_mif = <1014000>;
    rear_video_fhd_int = <107000>;
    rear_video_fhd_i2c = <0>;
    rear_video_fhd_hpg = <1>;

    rear_video_whd_int_cam = <680000>;
    rear_video_whd_cam = <670000>;
    rear_video_whd_mif = <1014000>;
    rear_video_whd_int = <107000>;
    rear_video_whd_i2c = <0>;
    rear_video_whd_hpg = <1>;

    rear_video_uhd_int_cam = <680000>;
    rear_video_uhd_cam = <670000>;
    rear_video_uhd_mif = <1014000>;
    rear_video_uhd_int = <107000>;
    rear_video_uhd_i2c = <0>;
    rear_video_uhd_hpg = <1>;

    rear_video_uhd_60fps_int_cam = <690000>;
    rear_video_uhd_60fps_cam = <690000>;
    rear_video_uhd_60fps_mif = <1014000>;
    rear_video_uhd_60fps_int = <178000>;
    rear_video_uhd_60fps_i2c = <0>;
    rear_video_uhd_60fps_hpg = <1>;

    rear_video_fhd_capture_int_cam = <680000>;
    rear_video_fhd_capture_cam = <670000>;
    rear_video_fhd_capture_mif = <1014000>;
    rear_video_fhd_capture_int = <107000>;
    rear_video_fhd_capture_i2c = <0>;
    rear_video_fhd_capture_hpg = <1>;

    rear_video_whd_capture_int_cam = <680000>;
    rear_video_whd_capture_cam = <670000>;
    rear_video_whd_capture_mif = <1014000>;
    rear_video_whd_capture_int = <107000>;
    rear_video_whd_capture_i2c = <0>;
    rear_video_whd_capture_hpg = <1>;

    rear_video_uhd_capture_int_cam = <680000>;
    rear_video_uhd_capture_cam = <670000>;
    rear_video_uhd_capture_mif = <1014000>;
    rear_video_uhd_capture_int = <107000>;
    rear_video_uhd_capture_i2c = <0>;
    rear_video_uhd_capture_hpg = <1>;

    dual_preview_int_cam = <680000>;
    dual_preview_cam = <670000>;
    dual_preview_mif = <1014000>;
    dual_preview_int = <107000>;
    dual_preview_i2c = <0>;
    dual_preview_hpg = <1>;

    dual_capture_int_cam = <680000>;
    dual_capture_cam = <670000>;
    dual_capture_mif = <1014000>;
    dual_capture_int = <107000>;
    dual_capture_i2c = <0>;
    dual_capture_hpg = <1>;

    dual_video_int_cam = <680000>;
    dual_video_cam = <670000>;
    dual_video_mif = <1014000>;
    dual_video_int = <107000>;
    dual_video_i2c = <0>;
    dual_video_hpg = <1>;

    dual_video_capture_int_cam = <680000>;
    dual_video_capture_cam = <670000>;
    dual_video_capture_mif = <1014000>;
    dual_video_capture_int = <107000>;
    dual_video_capture_i2c = <0>;
    dual_video_capture_hpg = <1>;

    secure_front_int_cam = <680000>;
    secure_front_cam = <670000>;
    secure_front_int = <107000>;
    secure_front_mif = <1014000>;
    secure_front_i2c = <0>;
    secure_front_hpg = <1>;

    pip_preview_int_cam = <680000>;
    pip_preview_cam = <670000>;
    pip_preview_mif = <1014000>;
    pip_preview_int = <107000>;
    pip_preview_i2c = <0>;
    pip_preview_hpg = <1>;

    pip_capture_int_cam = <680000>;
    pip_capture_cam = <670000>;
    pip_capture_mif = <1014000>;
    pip_capture_int = <107000>;
    pip_capture_i2c = <0>;
    pip_capture_hpg = <1>;

    pip_video_int_cam = <680000>;
    pip_video_cam = <670000>;
    pip_video_mif = <1014000>;
    pip_video_int = <107000>;
    pip_video_i2c = <0>;
    pip_video_hpg = <1>;

    pip_video_capture_int_cam = <680000>;
    pip_video_capture_cam = <670000>;
    pip_video_capture_mif = <1014000>;
    pip_video_capture_int = <107000>;
    pip_video_capture_i2c = <0>;
    pip_video_capture_hpg = <1>;

    preview_high_speed_fps_int_cam = <690000>;
    preview_high_speed_fps_cam = <690000>;
    preview_high_speed_fps_mif = <1014000>;
    preview_high_speed_fps_int = <178000>;
    preview_high_speed_fps_i2c = <0>;
    preview_high_speed_fps_hpg = <1>;

    video_high_speed_60fps_int_cam = <690000>;
    video_high_speed_60fps_cam = <690000>;
    video_high_speed_60fps_mif = <1014000>;
    video_high_speed_60fps_int = <178000>;
    video_high_speed_60fps_i2c = <0>;
    video_high_speed_60fps_hpg = <1>;

    video_high_speed_120fps_int_cam = <690000>;
    video_high_speed_120fps_cam = <690000>;
    video_high_speed_120fps_mif = <1014000>;
    video_high_speed_120fps_int = <178000>;
    video_high_speed_120fps_i2c = <0>;
    video_high_speed_120fps_hpg = <1>;

    video_high_speed_240fps_int_cam = <690000>;
    video_high_speed_240fps_cam = <690000>;
    video_high_speed_240fps_mif = <1794000>;
    video_high_speed_240fps_int = <400000>;
    video_high_speed_240fps_i2c = <0>;
    video_high_speed_240fps_hpg = <1>;

    ext_front_int_cam = <660000>;
    ext_front_cam = <670000>;
    ext_front_mif = <1014000>;
    ext_front_int = <107000>;
    ext_front_i2c = <0>;
    ext_front_hpg = <1>;

    max_int_cam = <690000>;
    max_cam = <690000>;
    max_mif = <2093000>;
    max_int = <667000>;
    max_i2c = <0>;
    max_hpg = <1>;
   };

   table1 {
    desc = "DVFS table for HAL3";

    default_int_cam = <690000>;
    default_cam = <690000>;
    default_mif = <2093000>;
    default_int = <667000>;
    default_i2c = <0>;
    default_hpg = <1>;

    front_preview_int_cam = <670000>;
    front_preview_cam = <650000>;
    front_preview_mif = <1014000>;
    front_preview_int = <107000>;
    front_preview_i2c = <0>;
    front_preview_hpg = <1>;

    front_capture_int_cam = <670000>;
    front_capture_cam = <650000>;
    front_capture_mif = <1014000>;
    front_capture_int = <107000>;
    front_capture_i2c = <0>;
    front_capture_hpg = <1>;

    front_video_int_cam = <670000>;
    front_video_cam = <650000>;
    front_video_mif = <1014000>;
    front_video_int = <107000>;
    front_video_i2c = <0>;
    front_video_hpg = <1>;

    front_video_whd_int_cam = <670000>;
    front_video_whd_cam = <650000>;
    front_video_whd_mif = <1014000>;
    front_video_whd_int = <107000>;
    front_video_whd_i2c = <0>;
    front_video_whd_hpg = <1>;

    front_video_capture_int_cam = <670000>;
    front_video_capture_cam = <650000>;
    front_video_capture_mif = <1014000>;
    front_video_capture_int = <107000>;
    front_video_capture_i2c = <0>;
    front_video_capture_hpg = <1>;

    front_video_whd_capture_int_cam = <670000>;
    front_video_whd_capture_cam = <650000>;
    front_video_whd_capture_mif = <1014000>;
    front_video_whd_capture_int = <107000>;
    front_video_whd_capture_i2c = <0>;
    front_video_whd_capture_hpg = <1>;

    front_no_preproc_int_cam = <670000>;
    front_no_preproc_cam = <650000>;
    front_no_preproc_mif = <1014000>;
    front_no_preproc_int = <107000>;
    front_no_preproc_i2c = <0>;
    front_no_preproc_hpg = <1>;

    front_vt1_int_cam = <670000>;
    front_vt1_cam = <650000>;
    front_vt1_mif = <1014000>;
    front_vt1_int = <107000>;
    front_vt1_i2c = <0>;
    front_vt1_hpg = <1>;

    front_vt2_int_cam = <670000>;
    front_vt2_cam = <650000>;
    front_vt2_mif = <1014000>;
    front_vt2_int = <107000>;
    front_vt2_i2c = <0>;
    front_vt2_hpg = <1>;

    front_vt4_int_cam = <670000>;
    front_vt4_cam = <650000>;
    front_vt4_mif = <1014000>;
    front_vt4_int = <107000>;
    front_vt4_i2c = <0>;
    front_vt4_hpg = <1>;

    rear2_preview_fhd_int_cam = <680000>;
    rear2_preview_fhd_cam = <670000>;
    rear2_preview_fhd_mif = <1014000>;
    rear2_preview_fhd_int = <107000>;
    rear2_preview_fhd_i2c = <0>;
    rear2_preview_fhd_hpg = <1>;

    rear2_capture_int_cam = <680000>;
    rear2_capture_cam = <670000>;
    rear2_capture_mif = <1014000>;
    rear2_capture_int = <107000>;
    rear2_capture_i2c = <0>;
    rear2_capture_hpg = <1>;

    rear2_video_fhd_int_cam = <680000>;
    rear2_video_fhd_cam = <670000>;
    rear2_video_fhd_mif = <1014000>;
    rear2_video_fhd_int = <107000>;
    rear2_video_fhd_i2c = <0>;
    rear2_video_fhd_hpg = <1>;

    rear2_video_fhd_capture_int_cam = <680000>;
    rear2_video_fhd_capture_cam = <670000>;
    rear2_video_fhd_capture_mif = <1014000>;
    rear2_video_fhd_capture_int = <107000>;
    rear2_video_fhd_capture_i2c = <0>;
    rear2_video_fhd_capture_hpg = <1>;

    rear_preview_fhd_int_cam = <680000>;
    rear_preview_fhd_cam = <690000>;
    rear_preview_fhd_mif = <1014000>;
    rear_preview_fhd_int = <107000>;
    rear_preview_fhd_i2c = <0>;
    rear_preview_fhd_hpg = <1>;

    rear_preview_whd_int_cam = <680000>;
    rear_preview_whd_cam = <690000>;
    rear_preview_whd_mif = <1014000>;
    rear_preview_whd_int = <107000>;
    rear_preview_whd_i2c = <0>;
    rear_preview_whd_hpg = <1>;

    rear_preview_uhd_int_cam = <680000>;
    rear_preview_uhd_cam = <690000>;
    rear_preview_uhd_mif = <1014000>;
    rear_preview_uhd_int = <107000>;
    rear_preview_uhd_i2c = <0>;
    rear_preview_uhd_hpg = <1>;

    rear_preview_uhd_60fps_int_cam = <690000>;
    rear_preview_uhd_60fps_cam = <690000>;
    rear_preview_uhd_60fps_mif = <1014000>;
    rear_preview_uhd_60fps_int = <178000>;
    rear_preview_uhd_60fps_i2c = <0>;
    rear_preview_uhd_60fps_hpg = <1>;

    rear_capture_int_cam = <680000>;
    rear_capture_cam = <690000>;
    rear_capture_mif = <1014000>;
    rear_capture_int = <107000>;
    rear_capture_i2c = <0>;
    rear_capture_hpg = <1>;

    rear_video_fhd_int_cam = <680000>;
    rear_video_fhd_cam = <680000>;
    rear_video_fhd_mif = <1014000>;
    rear_video_fhd_int = <107000>;
    rear_video_fhd_i2c = <0>;
    rear_video_fhd_hpg = <1>;

    rear_video_whd_int_cam = <680000>;
    rear_video_whd_cam = <680000>;
    rear_video_whd_mif = <1014000>;
    rear_video_whd_int = <107000>;
    rear_video_whd_i2c = <0>;
    rear_video_whd_hpg = <1>;

    rear_video_uhd_int_cam = <680000>;
    rear_video_uhd_cam = <680000>;
    rear_video_uhd_mif = <1014000>;
    rear_video_uhd_int = <107000>;
    rear_video_uhd_i2c = <0>;
    rear_video_uhd_hpg = <1>;

    rear_video_uhd_60fps_int_cam = <690000>;
    rear_video_uhd_60fps_cam = <690000>;
    rear_video_uhd_60fps_mif = <1014000>;
    rear_video_uhd_60fps_int = <178000>;
    rear_video_uhd_60fps_i2c = <0>;
    rear_video_uhd_60fps_hpg = <1>;

    rear_video_fhd_capture_int_cam = <680000>;
    rear_video_fhd_capture_cam = <680000>;
    rear_video_fhd_capture_mif = <1014000>;
    rear_video_fhd_capture_int = <107000>;
    rear_video_fhd_capture_i2c = <0>;
    rear_video_fhd_capture_hpg = <1>;

    rear_video_whd_capture_int_cam = <680000>;
    rear_video_whd_capture_cam = <680000>;
    rear_video_whd_capture_mif = <1014000>;
    rear_video_whd_capture_int = <107000>;
    rear_video_whd_capture_i2c = <0>;
    rear_video_whd_capture_hpg = <1>;

    rear_video_uhd_capture_int_cam = <680000>;
    rear_video_uhd_capture_cam = <680000>;
    rear_video_uhd_capture_mif = <1014000>;
    rear_video_uhd_capture_int = <107000>;
    rear_video_uhd_capture_i2c = <0>;
    rear_video_uhd_capture_hpg = <1>;

    dual_preview_int_cam = <680000>;
    dual_preview_cam = <680000>;
    dual_preview_mif = <1014000>;
    dual_preview_int = <107000>;
    dual_preview_i2c = <0>;
    dual_preview_hpg = <1>;

    dual_capture_int_cam = <680000>;
    dual_capture_cam = <680000>;
    dual_capture_mif = <1014000>;
    dual_capture_int = <107000>;
    dual_capture_i2c = <0>;
    dual_capture_hpg = <1>;

    dual_video_int_cam = <680000>;
    dual_video_cam = <680000>;
    dual_video_mif = <1014000>;
    dual_video_int = <107000>;
    dual_video_i2c = <0>;
    dual_video_hpg = <1>;

    dual_video_capture_int_cam = <680000>;
    dual_video_capture_cam = <680000>;
    dual_video_capture_mif = <1014000>;
    dual_video_capture_int = <107000>;
    dual_video_capture_i2c = <0>;
    dual_video_capture_hpg = <1>;

    secure_front_int_cam = <680000>;
    secure_front_cam = <680000>;
    secure_front_int = <107000>;
    secure_front_mif = <1014000>;
    secure_front_i2c = <0>;
    secure_front_hpg = <1>;

    pip_preview_int_cam = <680000>;
    pip_preview_cam = <680000>;
    pip_preview_mif = <1014000>;
    pip_preview_int = <107000>;
    pip_preview_i2c = <0>;
    pip_preview_hpg = <1>;

    pip_capture_int_cam = <680000>;
    pip_capture_cam = <680000>;
    pip_capture_mif = <1014000>;
    pip_capture_int = <107000>;
    pip_capture_i2c = <0>;
    pip_capture_hpg = <1>;

    pip_video_int_cam = <680000>;
    pip_video_cam = <680000>;
    pip_video_mif = <1014000>;
    pip_video_int = <107000>;
    pip_video_i2c = <0>;
    pip_video_hpg = <1>;

    pip_video_capture_int_cam = <680000>;
    pip_video_capture_cam = <680000>;
    pip_video_capture_mif = <1014000>;
    pip_video_capture_int = <107000>;
    pip_video_capture_i2c = <0>;
    pip_video_capture_hpg = <1>;

    preview_high_speed_fps_int_cam = <690000>;
    preview_high_speed_fps_cam = <690000>;
    preview_high_speed_fps_mif = <1014000>;
    preview_high_speed_fps_int = <178000>;
    preview_high_speed_fps_i2c = <0>;
    preview_high_speed_fps_hpg = <1>;

    video_high_speed_60fps_int_cam = <690000>;
    video_high_speed_60fps_cam = <690000>;
    video_high_speed_60fps_mif = <1014000>;
    video_high_speed_60fps_int = <178000>;
    video_high_speed_60fps_i2c = <0>;
    video_high_speed_60fps_hpg = <1>;

    video_high_speed_120fps_int_cam = <690000>;
    video_high_speed_120fps_cam = <690000>;
    video_high_speed_120fps_mif = <1014000>;
    video_high_speed_120fps_int = <178000>;
    video_high_speed_120fps_i2c = <0>;
    video_high_speed_120fps_hpg = <1>;

    video_high_speed_240fps_int_cam = <690000>;
    video_high_speed_240fps_cam = <690000>;
    video_high_speed_240fps_mif = <1794000>;
    video_high_speed_240fps_int = <400000>;
    video_high_speed_240fps_i2c = <0>;
    video_high_speed_240fps_hpg = <6>;

    max_int_cam = <690000>;
    max_cam = <690000>;
    max_mif = <2093000>;
    max_int = <667000>;
    max_i2c = <0>;
    max_hpg = <1>;
   };
  };
 };

 fimc_is_sensor_imx260: fimc-is_sensor_imx260@34 {
  compatible = "samsung,sensor-module-imx260";

  pinctrl-names = "pin0", "pin1", "pin2";
  pinctrl-0 = <>;
  pinctrl-1 = <&fimc_is_flash_is &fimc_is_mclk0_out &fimc_is_mclk2_out>;
  pinctrl-2 = <&fimc_is_flash_is &fimc_is_mclk0_fn &fimc_is_mclk2_fn>;

  position = <0>;
  id = <0>;
  mclk_ch = <0>;
  sensor_i2c_ch = <0>;
  sensor_i2c_addr = <0x34>;

  gpio_mclk = <&gpk0 0 0x1>;
  gpio_reset = <&gpc0 4 0x1>;
  gpio_prep_reset = <&gpc1 1 0x1>;
  gpio_camio_1p8_en = <&gpe7 7 0x1>;
  status = "okay";

  af {
   product_name = <12>;
   i2c_addr = <0x18>;
   i2c_ch = <2>;
  };

  flash {
   product_name = <3>;
   flash_first_gpio = <1>;
   flash_second_gpio = <2>;
  };

  preprocessor {
   product_name = <3>;
   spi_channel = <1>;
   i2c_addr = <0x7A>;
   i2c_ch = <0>;
   dma_ch = <2>;
  };

  ois {
   product_name = <2>;
   i2c_addr = <0x48>;
   i2c_ch = <1>;
  };

  internal_vc {
# 2651 "arch/arm64/boot/dts/exynos/exynos8895-dream2lte_common.dtsi"
   vc_list = <2 2 1>;
  };
 };

 fimc_is_sensor_imx333: fimc-is_sensor_imx333@34 {
  compatible = "samsung,sensor-module-imx333";

  pinctrl-names = "pin0", "pin1", "pin2", "default", "release";
  pinctrl-0 = <>;
  pinctrl-1 = <&fimc_is_flash_is &fimc_is_mclk0_out &fimc_is_mclk2_out>;
  pinctrl-2 = <&fimc_is_flash_is &fimc_is_mclk0_fn &fimc_is_mclk2_fn>;
  pinctrl-3 = <&cam_rst_out &comp_rst_out>;
  pinctrl-4 = <>;

  position = <0>;
  id = <0>;
  mclk_ch = <0>;
  sensor_i2c_ch = <0>;
  sensor_i2c_addr = <0x34>;

  gpio_mclk = <&gpk0 0 0x1>;
  gpio_reset = <&gpc0 4 0x1>;
  gpio_ois_reset = <&gpe6 0 0x1>;
  gpio_prep_reset = <&gpc1 1 0x1>;
  status = "okay";

  af {
   product_name = <12>;
   i2c_addr = <0x18>;
   i2c_ch = <2>;
  };

  flash {
   product_name = <3>;
   flash_first_gpio = <1>;
   flash_second_gpio = <2>;
  };

  preprocessor {
   product_name = <3>;
   spi_channel = <1>;
   i2c_addr = <0x7A>;
   i2c_ch = <0>;
   dma_ch = <2>;
  };

  ois {
   product_name = <1>;
   i2c_addr = <0x48>;
   i2c_ch = <1>;
  };

  internal_vc {
   vc_list = <2 2 1>;
  };
 };

 fimc_is_sensor_2l2: fimc-is_sensor_2l2@5A {
  compatible = "samsung,sensor-module-2l2";

  pinctrl-names = "pin0", "pin1", "pin2", "pin3", "default", "release";
  pinctrl-0 = <>;
  pinctrl-1 = <&fimc_is_flash_is &fimc_is_mclk0_out &fimc_is_mclk2_out>;
  pinctrl-2 = <&fimc_is_flash_is &fimc_is_mclk0_fn &fimc_is_mclk2_fn>;
  pinctrl-3 = <&fimc_is_mclk0_fn>;
  pinctrl-4 = <&cam_rst_out &comp_rst_out>;
  pinctrl-5 = <>;

  position = <0>;
  id = <0>;
  mclk_ch = <0>;
  sensor_i2c_ch = <0>;
  sensor_i2c_addr = <0x5A>;

  gpio_mclk = <&gpk0 0 0x1>;
  gpio_reset = <&gpc0 4 0x1>;
  gpio_ois_reset = <&gpe6 0 0x1>;
  gpio_prep_reset = <&gpc1 1 0x1>;
  status = "okay";

  af {
   product_name = <12>;
   i2c_addr = <0x18>;
   i2c_ch = <2>;
  };

  flash {
   product_name = <3>;
   flash_first_gpio = <1>;
   flash_second_gpio = <2>;
  };

  preprocessor {
   product_name = <3>;
   spi_channel = <1>;
   i2c_addr = <0x7A>;
   i2c_ch = <0>;
   dma_ch = <2>;
  };

  ois {
   product_name = <1>;
   i2c_addr = <0x48>;
   i2c_ch = <1>;
  };

  internal_vc {
   vc_list = <2 2 1>;
  };
 };

 fimc_is_sensor_imx320_c3: fimc-is_sensor_imx320_c3@20 {
  compatible = "samsung,sensor-module-imx320-c3";

  pinctrl-names = "pin0", "pin1", "pin2", "default", "release";
  pinctrl-0 = <>;
  pinctrl-1 = <&fimc_is_mclk1_out &fimc_is_mclk2_out>;
  pinctrl-2 = <&fimc_is_mclk1_fn &fimc_is_mclk2_fn>;
  pinctrl-3 = <&comp_rst_out &vtcam_rst_out>;
  pinctrl-4 = <>;

  position = <1>;
  id = <0>;
  mclk_ch = <1>;
  sensor_i2c_ch = <1>;
  sensor_i2c_addr = <0x20>;

  gpio_mclk = <&gpk0 1 0x1>;
  gpio_reset = <&gpc0 3 0x1>;
  gpio_prep_reset = <&gpc1 1 0x1>;
  status = "okay";

  af {
   product_name = <16>;
   i2c_addr = <0x18>;
   i2c_ch = <4>;
  };

  flash {
   product_name = <100>;
  };

  preprocessor {
   product_name = <3>;
   spi_channel = <1>;
   i2c_addr = <0x7A>;
   i2c_ch = <0>;
   dma_ch = <2>;
  };

  ois {
   product_name = <100>;
  };

  internal_vc {
   vc_list = <2 2 1>;
  };
 };

 fimc_is_sensor_3h1_c3: fimc-is_sensor_3h1_c3@6A {
  compatible = "samsung,sensor-module-3h1-c3";

  pinctrl-names = "pin0", "pin1", "pin2", "default", "release";
  pinctrl-0 = <>;
  pinctrl-1 = <&fimc_is_mclk1_out &fimc_is_mclk2_out>;
  pinctrl-2 = <&fimc_is_mclk1_fn &fimc_is_mclk2_fn>;
  pinctrl-3 = <&comp_rst_out &vtcam_rst_out>;
  pinctrl-4 = <>;

  position = <1>;
  id = <0>;
  mclk_ch = <1>;
  sensor_i2c_ch = <1>;
  sensor_i2c_addr = <0x6A>;

  gpio_mclk = <&gpk0 1 0x1>;
  gpio_reset = <&gpc0 3 0x1>;
  gpio_prep_reset = <&gpc1 1 0x1>;
  status = "okay";

  af {
   product_name = <16>;
   i2c_addr = <0x18>;
   i2c_ch = <4>;
  };

  flash {
   product_name = <100>;
  };

  preprocessor {
   product_name = <3>;
   spi_channel = <1>;
   i2c_addr = <0x7A>;
   i2c_ch = <0>;
   dma_ch = <2>;
  };

  ois {
   product_name = <100>;
  };

  internal_vc {
   vc_list = <2 2 1>;
  };
 };

 fimc_is_sensor_imx320: fimc-is_sensor_imx320@20 {
  compatible = "samsung,sensor-module-imx320";

  pinctrl-names = "pin0", "pin1", "pin2", "default", "release";
  pinctrl-0 = <>;
  pinctrl-1 = <&fimc_is_mclk1_out>;
  pinctrl-2 = <&fimc_is_mclk1_fn>;
  pinctrl-3 = <&vtcam_rst_out>;
  pinctrl-4 = <>;

  position = <1>;
  id = <1>;
  mclk_ch = <1>;
  sensor_i2c_ch = <1>;
  sensor_i2c_addr = <0x20>;

  gpio_mclk = <&gpk0 1 0x1>;
  gpio_reset = <&gpc0 3 0x1>;
  status = "okay";

  af {
   product_name = <16>;
   i2c_addr = <0x18>;
   i2c_ch = <4>;
  };

  flash {
   product_name = <100>;
  };

  preprocessor {
   product_name = <100>;
  };

  ois {
   product_name = <100>;
  };

  internal_vc {

  };
 };

 fimc_is_sensor_3h1: fimc-is_sensor_3h1@6A {
  compatible = "samsung,sensor-module-3h1";

  pinctrl-names = "pin0", "pin1", "pin2", "default", "release";
  pinctrl-0 = <>;
  pinctrl-1 = <&fimc_is_mclk1_out>;
  pinctrl-2 = <&fimc_is_mclk1_fn>;
  pinctrl-3 = <&vtcam_rst_out>;
  pinctrl-4 = <>;

  position = <1>;
  id = <1>;
  mclk_ch = <1>;
  sensor_i2c_ch = <1>;
  sensor_i2c_addr = <0x6A>;

  gpio_mclk = <&gpk0 1 0x1>;
  gpio_reset = <&gpc0 3 0x1>;
  status = "okay";

  af {
   product_name = <16>;
   i2c_addr = <0x18>;
   i2c_ch = <4>;
  };

  flash {
   product_name = <100>;
  };

  preprocessor {
   product_name = <100>;
  };

  ois {
   product_name = <100>;
  };

  internal_vc {

  };
 };
# 2953 "arch/arm64/boot/dts/exynos/exynos8895-dream2lte_common.dtsi"
 fimc_is_sensor0: fimc_is_sensor@12CA0000 {
  scenario = <0>;
  id = <0>;
  csi_ch = <0>;
  flite_ch = <0>;
  is_bns = <1>;
  status = "okay";

  use_ssvc2_internal;
 };

 fimc_is_sensor1: fimc_is_sensor@12CB0000 {
  scenario = <0>;
  id = <1>;
  csi_ch = <1>;
  flite_ch = <100>;
  is_bns = <0>;
  status = "okay";
 };

 fimc_is_sensor2: fimc_is_sensor@12CC0000 {
  scenario = <0>;
  id = <2>;
  csi_ch = <2>;
  flite_ch = <100>;
  is_bns = <1>;
  status = "okay";

  use_ssvc1_internal;
 };

 fimc_is_sensor3: fimc_is_sensor@112CD000 {
  scenario = <6>;
  id = <3>;
  csi_ch = <3>;
  flite_ch = <100>;
  is_bns = <0>;
  status = "okay";
 };

 hsi2c_1: hsi2c@10990000 {
  gpios = <&gpc2 0 0 &gpc2 1 0>;
  status = "okay";
  clock-frequency = <400000>;
  samsung,reset-before-trans;

  pinctrl-names = "default","on_i2c","off_i2c";
  pinctrl-0 = <&hsi2c1_bus_in>;
  pinctrl-1 = <&hsi2c1_bus>;
  pinctrl-2 = <&hsi2c1_bus_in>;

  fimc-is-preprocessor@3d {
   compatible = "samsung,fimc_is_i2c0";
   reg = <0x3d>;
  };

  fimc-is-imx333@1A {
    compatible = "samsung,exynos5-fimc-is-cis-imx333";
    reg = <0x1A>;
    id = <0>;
    setfile = "setA";
  };

  fimc-is-2l2@2D {
   compatible = "samsung,exynos5-fimc-is-cis-2l2";
   reg = <0x2D>;
   id = <0>;
   setfile = "setB";
  };
 };

 hsi2c_2: hsi2c@109A0000 {
  gpios = <&gpc2 2 0 &gpc2 3 0>;
  status = "okay";
  clock-frequency = <400000>;
  samsung,reset-before-trans;

  pinctrl-names = "default","on_i2c","off_i2c";
  pinctrl-0 = <&hsi2c2_bus_in>;
  pinctrl-1 = <&hsi2c2_bus>;
  pinctrl-2 = <&hsi2c2_bus_in>;

  fimc-is-actuator@0C {
   compatible = "samsung,exynos5-fimc-is-actuator-ak7371";
   reg = <0x0C>;
   id = <0>;
   place = <0>;
  };

  ois@24{
   compatible = "samsung,exynos5-fimc-is-ois-rumbaS4";
   product_name = <1>;
   reg = <0x24>;
   id = <0>;
  };
 };

 hsi2c_27: hsi2c@10920000 {
  gpios = <&gpe4 0 0 &gpe4 1 0>;
  status = "okay";
  clock-frequency = <400000>;
  samsung,reset-before-trans;

  pinctrl-names = "default","on_i2c","off_i2c";
  pinctrl-0 = <&hsi2c27_bus_in>;
  pinctrl-1 = <&hsi2c27_bus>;
  pinctrl-2 = <&hsi2c27_bus_in>;

  fimc-is-imx320@10 {
   compatible = "samsung,exynos5-fimc-is-cis-imx320";
   reg = <0x10>;
   id = <0 1>;
   setfile = "default";
  };

  fimc-is-3h1@35 {
   compatible = "samsung,exynos5-fimc-is-cis-3h1";
   reg = <0x35>;
   id = <0 1>;
   setfile = "default";
  };
 };

 hsi2c_9: hsi2c@10480000 {
  status = "okay";
  sx9320-i2c@22 {
   compatible = "sx9320";
   reg = <0x28>;
   status = "okay";
   pinctrl-names = "default";
   pinctrl-0 = <&grip_irq>;
   interrupt-parent = <&gpa3>;
   interrupts = <0 0 0>;


   sx9320,phen = <0x03>;
   sx9320,nirq-gpio = <&gpa3 0 0x00>;
   sx9320,gain = <0x01>;
   sx9320,again = <0x08>;
   sx9320,scan_period = <0x16>;
   sx9320,range = <0x00>;
   sx9320,sampling_freq = <0x00>;
   sx9320,resolution = <0x07>;
   sx9320,rawfilt = <0x01>;
   sx9320,hyst = <0x01>;
   sx9320,avgposfilt = <0x03>;
   sx9320,avgnegfilt = <0x01>;
   sx9320,avgthresh = <0x20>;
   sx9320,debouncer = <0x01>;
   sx9320,normal_thd = <0x20>;
  };
 };

 serial_1: uart@10830000 {
  samsung,uart-logging;
  status = "okay";
 };

 serial_15: uart@10960000 {
  pinctrl-names = "default";
  pinctrl-0 = <&uart15_bus_dual>;
  status = "okay";
 };

 hsi2c_28: hsi2c@10930000 {
  gpios = <&gpe4 2 0 &gpe4 3 0>;
  status = "okay";
  clock-frequency = <400000>;
  samsung,reset-before-trans;

  pinctrl-names = "default","on_i2c","off_i2c";
  pinctrl-0 = <&hsi2c28_bus_in>;
  pinctrl-1 = <&hsi2c28_bus>;
  pinctrl-2 = <&hsi2c28_bus_in>;

  fimc-is-actuator@0C {
   compatible = "samsung,exynos5-fimc-is-actuator-ak7372";
   reg = <0x0C>;
   id = <0 1>;
   place = <1>;
  };

  front_eeprom@51 {
   compatible = "samsung,front-eeprom-i2c";
   reg = <0x51>;
  };
 };

 bluetooth {
  compatible = "samsung,bcm43xx";

  gpios = <&gpj1 7 0
    &gpj1 4 0
    &gpa2 3 0xF >;
  pinctrl-names = "default";
  pinctrl-0=<&bt_hostwake &bt_btwake &bt_en>;
  status = "okay";
 };
 aliases {
  panel0=&panel_0;
 };

 panel_0: panel_drv@001 {
  compatible = "samsung,panel-drv";

  ddi_info = <&s6e3ha6_dream2>;

  gpio,lcd-reset = <&gpi1 0 0x1>;
  gpio,disp-det = <&gpi1 1 0x0>;

  regulator,3p0 = "vdd_ddi_3p0";
  regulator,1p8 = "vdd_ddi_1p8";
  regulator,1p6 = "vdd_ddi_1p6";

  #address-cells = <2>;
  #size-cells = <1>;
  ranges;

  pend,disp-det {
   reg = <0x0 0x11050a04 0x4>;
   pend-bit = <0x2>;
  };

  panel-lookup {
   panel-name = "s6e3ha6_dream2_a2_sa_default",
    "s6e3ha6_dream2_a3_sa_default";
   panel-lut = <

    0x001000 0xF0FFFF 0x0
    0x001001 0xF0FFFF 0x0
    0x001011 0xF0FFFF 0x0
    0x101012 0xF0FFFF 0x0
    0x901012 0xF0FFFF 0x0
    0x901013 0xF0FFFF 0x0
    0x001000 0x403000 0x0


    0xD01010 0xF0FFFF 0x1
    0x401000 0x403000 0x1


    0x000000 0x000000 0x0
   >;
  };
 };

 nad_balancer {
  compatible = "samsung,sec_nad_balancer";
  status = "okay";

   qos {
    cl0 {
     qos,label="LIT";
     qos,delay_time=<9>;
     qos,table_size=<9>;
     qos,table=<1690000 1456000 1248000 1053000 949000 832000 715000 598000 455000>;
    };

    cl1 {
     qos,label="BIG";
     qos,delay_time=<8>;
     qos,table_size=<13>;
     qos,table=<2314000 2158000 2002000 1937000 1807000 1703000 1469000 1261000
      1170000 1066000 962000 858000 741000>;
    };

    mif {
     qos,label="MIF";
     qos,delay_time=<10>;
     qos,table_size=<6>;
     qos,table=<1794000 1540000 1352000 1014000 845000 676000>;
    };
   };
 };

 argos {
  compatible = "samsung,argos";
  #address-cells = <1>;
# 3251 "arch/arm64/boot/dts/exynos/exynos8895-dream2lte_common.dtsi"
  boot_device@1 {
   net_boost,label="IPC";
   net_boost,node="rmnet0 rmnet1 rmnet2 rmnet3 rmnet4 rmnet5 rmnet6 rmnet7 umts_dm0";
   net_boost,table_size = <3>;
   net_boost,table= <
    100 0 0 1053000 0 845000 0 0 1 0
    150 0 0 1248000 0 1014000 0 0 1 0
    200 12610000 0 1690000 0 1794000 0 0 1 0
    >;
  };
# 3270 "arch/arm64/boot/dts/exynos/exynos8895-dream2lte_common.dtsi"
  boot_device@2 {
   net_boost,label="UFS";
   net_boost,node="";
   net_boost,sysnode="/sys/class/scsi_host/host0/transferred_cnt";
   net_boost,table_size = <2>;
   net_boost,table= <
    112 0 0 1456000 0 1352000 0 0 0 0
    800 1066000 0 1456000 0 1539000 0 0 0 1
    >;
  };
  boot_device@3 {
   net_boost,label="P2P";
   net_boost,node="p2p-wlan0-0";
   net_boost,table_size = <3>;
   net_boost,table= <
    30 1144000 0 1170000 0 0 0 0 0 0
    90 1872000 0 1586000 0 0 255000 0 0 0
    300 2080000 0 1586000 0 546000 255000 1 1 1
    >;
  };
  boot_device@4 {
   net_boost,label="CLAT";
   net_boost,node="clat clat4 v4-rmnet0 v4-rmnet1 v4-rmnet2 v4-rmnet3 v4-rmnet4 v4-rmnet5 v4-rmnet6 v4-rmnet7";
   net_boost,table_size = <5>;
   net_boost,table= <
    1 0 0 0 0 0 0 0 0 0
    100 1066000 0 0 0 1014000 0 0 0 0
    200 1117000 0 0 0 1794000 0 0 0 0
    300 1261000 0 0 0 1794000 0 0 0 0
    400 1469000 0 0 0 1794000 0 0 0 0
    >;
  };

  boot_device@5 {
   net_boost,label="QIPC";
   net_boost,node="rmnet_data0 rmnet_data1 rmnet_data2 rmnet_data3 rmnet_data4 rmnet_data5 rmnet_data6 rmnet_data7";
   net_boost,table_size = <2>;
   net_boost,table= <
    10 0 0 1066000 0 845000 0 0 1 0
    100 0 0 1482000 0 845000 0 0 1 0
    >;
  };

  boot_device@6 {
   net_boost,label="USB";
   net_boost,node="rndis0";
   net_boost,table_size = <1>;
   net_boost,table= < 0 0 0 0 0 0 0 0 1 0 >;
  };

  boot_device@7 {
   net_boost,label="WIFI";
   net_boost,node="wlan0";
   net_boost,table_size = <3>;
   net_boost,table= <
    150 0 0 0 0 0 0 0 0 0
    200 0 0 0 0 0 0 1 1 1
    300 0 0 0 0 0 0 1 1 1
    >;
  };

  boot_device@8 {
   net_boost,label="WIFI TX";
   net_boost,node="wlan0";
   net_boost,table_size = <4>;
   net_boost,table= <
    60 1664000 0 1586000 0 0 0 0 0 0
    150 1664000 0 1586000 0 0 0 0 0 0
    200 2288000 0 1586000 0 1352000 400000 1 1 1
    300 2496000 0 1586000 0 2002000 533000 1 1 1
    >;
  };

  boot_device@9 {
   net_boost,label="WIFI RX";
   net_boost,node="wlan0";
   net_boost,table_size = <4>;
   net_boost,table= <
    100 1144000 0 1066000 0 0 0 0 0 0
    150 1456000 0 1378000 0 0 0 0 0 0
    200 1664000 0 1586000 0 845000 400000 1 1 1
    300 2288000 0 1586000 0 1352000 533000 1 1 1
    >;
  };

  boot_device@10 {
   net_boost,label="SWLAN";
   net_boost,node="swlan0";
   net_boost,table_size = <3>;
   net_boost,table= <
    20 1456000 0 1170000 0 0 0 0 0 0
    60 1664000 0 1586000 0 0 0 0 0 0
    180 2288000 0 1586000 0 845000 400000 1 1 1
    >;
  };
 };

 exynos_pm_dvs {
  compatible = "samsung,exynos-pm-dvs";
  vdd_mldo {
   regulator_name = "vdd_mldo";
   suspend_volt = <1850000>;
   init_volt = <1950000>;
   volt_range_step = <25000>;
  };

  vdd_lldo1 {
   regulator_name = "vdd_lldo1";
   suspend_volt = <900000>;
   init_volt = <950000>;
   volt_range_step = <25000>;
  };

  vdd_lldo2 {
   regulator_name = "vdd_lldo2";
   suspend_volt = <1050000>;
   init_volt = <1100000>;
   volt_range_step = <25000>;
  };

  vdd_lldo3 {
   regulator_name = "vdd_lldo3";
   suspend_volt = <1250000>;
   init_volt = <1300000>;
   volt_range_step = <25000>;
  };
 };
};
# 14 "arch/arm64/boot/dts/exynos/exynos8895-dream2lte_eur_open_04.dts" 2
# 1 "arch/arm64/boot/dts/exynos/battery_data_dream2lte_common.dtsi" 1
# 12 "arch/arm64/boot/dts/exynos/battery_data_dream2lte_common.dtsi"
/ {
 pinctrl@164B0000 {
  wpc_int: wpc-int {
   samsung,pins = "gpa3-2";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  wpc_det: wpc-det {
   samsung,pins = "gpa2-0";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <1>;
  };

 };

 pinctrl@10980000 {
  wpc_en: wpc-en {
   samsung,pins = "gpe6-2";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };
 };

 pinctrl@11050000 {
  jig_gpio: jig-gpio {
   samsung,pins = "gpi1-4";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };
 };

 hsi2c@10940000 {
  status = "okay";
  samsung,stop-after-trans;
  clock-frequency = <100000>;

  mfc-charger@3b {
   compatible = "idt,mfc-charger";
   reg = <0x3b>;
   status = "okay";

   pinctrl-names = "default";
   pinctrl-0 = <&wpc_int &wpc_det &wpc_en>;

   battery,wpc_int = <&gpa3 2 0>;
   battery,wpc_det = <&gpa2 0 0>;
   battery,mst_en = <&gpf0 1 0>;
   battery,mst_pwr_en = <&gpf0 0 0>;
   battery,wpc_en = <&gpe6 2 0>;
   battery,charger_name = "max77865-charger";
   battery,fuelgauge_name = "max77865-fuelgauge";
   battery,wireless_charger_name = "mfc-charger";
   battery,fod_wpc_data = <150 52 142 44 150 28 150 25 150 27 156 13>;
   battery,fod_pma_data = <150 52 142 44 150 28 150 25 150 27 156 13>;
   battery,fod_a4wp_data = <150 52 142 44 150 28 150 25 150 27 156 13>;
   battery,fod_wpc_data_cv = <150 82 142 74 150 58 150 55 150 57 156 43>;
   battery,fod_pma_data_cv = <150 82 142 74 150 58 150 55 150 57 156 43>;
   battery,fod_a4wp_data_cv = <150 82 142 74 150 58 150 55 150 57 156 43>;
   battery,wpc_cc_cv_vout = <5500>;
   battery,wpc_cv_call_vout = <5000>;
   battery,wpc_cc_call_vout = <5000>;
   battery,hv_vout_wa = <0x41>;
   battery,wc_cover_rpp = <0x44>;
   battery,wc_hv_rpp = <0x40>;
  };
 };

 battery {
  status = "okay";
  compatible = "samsung,sec-battery";

  pinctrl-names = "default";


  battery,vendor = "Battery";
  battery,charger_name = "max77865-charger";
  battery,fuelgauge_name = "max77865-fuelgauge";
  battery,wireless_charger_name = "mfc-charger";
  battery,technology = <2>;
  battery,fgsrc_switch_name = "max77865-charger";

  battery,batt_data_version = <2>;

  battery,chip_vendor = "LSI";
  battery,temp_adc_type = <1>;

  battery,temp_check_type = <2>;
  battery,chg_temp_check = <1>;
  battery,wpc_temp_check = <1>;

  battery,thermal_source = <2>;
  battery,chg_thermal_source = <1>;
  battery,wpc_thermal_source = <1>;
  battery,usb_thermal_source = <2>;
  battery,coil_thermal_source = <1>;

  battery,polling_time = <10 30 30 30 3600>;

  battery,temp_table_adc = <294 345 404 474 558 655 769 887 1021 1189
                                          1378 1586 1811 2048 2291 2512 2726 2932 3122 3293 3445 3575 3686>;
  battery,temp_table_data = <900 850 800 750 700 650 600 550 500 450
        400 350 300 250 200 150 100 50 0 (-50) (-100) (-150) (-200)>;

  battery,usb_temp_table_adc = <294 345 404 474 558 655 769 887 1021 1189
                                1378 1586 1811 2048 2291 2512 2726 2932 3122 3293 3445 3575 3686>;
  battery,usb_temp_table_data = <900 850 800 750 700 650 600 550 500 450
        400 350 300 250 200 150 100 50 0 (-50) (-100) (-150) (-200)>;

  battery,chg_temp_table_adc = <294 345 404 474 558 655 769 887 1021 1189
                                1378 1586 1811 2048 2291 2512 2726 2932 3122 3293 3445 3575 3686>;
  battery,chg_temp_table_data = <900 850 800 750 700 650 600 550 500 450
        400 350 300 250 200 150 100 50 0 (-50) (-100) (-150) (-200)>;

  battery,wpc_temp_table_adc = <294 345 404 474 558 655 769 887 1021 1189
                                1378 1586 1811 2048 2291 2512 2726 2932 3122 3293 3445 3575 3686>;
  battery,wpc_temp_table_data = <900 850 800 750 700 650 600 550 500 450
            400 350 300 250 200 150 100 50 0 (-50) (-100) (-150) (-200)>;

  battery,mfc_temp_table_adc = <350 388 449 529 666 718 835 1006 1029 1091 1161 1197 1266 1318
      1360 1421 1524 1730 1964 2195 2437 2651 2898 3108 3283 3410 3498 3680>;
  battery,mfc_temp_table_data = <800 750 700 650 600 570 550 530 500 480 470 450 430 400
      360 370 350 300 250 200 150 100 50 0 (-50) (-100) (-150) (-200)>;
  battery,wireless_cc_cv = <85>;
  battery,fod_data = <204 9 150 28 130 55 130 57 157 5 157 6>;
  battery,fod_data_cv = <204 39 150 58 130 85 130 87 157 35 157 36>;
  battery,wpc_cc_cv_vout = <5500>;
  battery,wpc_cv_call_vout = <5000>;
  battery,wpc_cc_call_vout = <5000>;
  battery,wpc_det = <&gpa2 0 0>;
  battery,wpc_en = <&gpe6 2 0>;
  battery,wpc_int = <&gpa3 2 0>;
  battery,hv_vout_wa = <0x41>;
  battery,adc_check_count = <5>;

  battery,cable_check_type = <4>;
  battery,cable_source_type = <1>;
  battery,polling_type = <1>;
  battery,monitor_initial_count = <0>;

  battery,battery_check_type = <0>;
  battery,check_count = <0>;
  battery,check_adc_max = <1440>;
  battery,check_adc_min = <0>;

  battery,ovp_uvlo_check_type = <3>;

  battery,temp_check_count = <1>;
  battery,temp_highlimit_threshold_event = <800>;
  battery,temp_highlimit_recovery_event = <750>;
  battery,temp_high_threshold_event = <500>;
  battery,temp_high_recovery_event = <450>;
  battery,temp_low_threshold_event = <0>;
  battery,temp_low_recovery_event = <50>;
  battery,temp_highlimit_threshold_normal = <800>;
  battery,temp_highlimit_recovery_normal = <750>;
  battery,temp_high_threshold_normal = <500>;
  battery,temp_high_recovery_normal = <450>;
  battery,temp_low_threshold_normal = <0>;
  battery,temp_low_recovery_normal = <50>;
  battery,temp_highlimit_threshold_lpm = <800>;
  battery,temp_highlimit_recovery_lpm = <750>;
  battery,temp_high_threshold_lpm = <500>;
  battery,temp_high_recovery_lpm = <450>;
  battery,temp_low_threshold_lpm = <0>;
  battery,temp_low_recovery_lpm = <50>;
  battery,wpc_high_threshold_normal = <450>;
  battery,wpc_high_recovery_normal = <400>;
  battery,wpc_low_threshold_normal = <0>;
  battery,wpc_low_recovery_normal = <50>;
  battery,full_check_type = <7>;
  battery,full_check_type_2nd = <7>;
  battery,full_check_count = <1>;
  battery,chg_gpio_full_check = <0>;
  battery,chg_polarity_full_check = <1>;

  battery,chg_high_temp = <490>;
  battery,chg_high_temp_recovery = <470>;
  battery,chg_input_limit_current = <1000>;
  battery,chg_charging_limit_current = <1500>;


  battery,wpc_temp_control_source = <1>;
  battery,wpc_high_temp = <380>;
  battery,wpc_high_temp_recovery = <360>;
  battery,wpc_charging_limit_current = <600>;
  battery,wpc_lcd_on_high_temp = <470>;
  battery,wpc_lcd_on_high_temp_rec = <300>;
  battery,wpc_lcd_on_charging_limit_current = <450>;

  battery,wpc_store_high_temp = <380>;
  battery,wpc_store_high_temp_recovery = <360>;
  battery,wpc_store_charging_limit_current = <400>;
  battery,wpc_store_lcd_on_high_temp = <380>;
  battery,wpc_store_lcd_on_high_temp_rec = <300>;

  battery,sleep_mode_limit_current = <500>;
  battery,wc_full_input_limit_current = <100>;
  battery,wc_cv_current = <820>;
  battery,wc_cv_pack_current = <630>;
  battery,wc_hero_stand_cc_cv = <70>;
  battery,wc_hero_stand_cv_current = <600>;
  battery,wc_hero_stand_hv_cv_current = <450>;

  battery,mix_high_temp = <420>;
  battery,mix_high_chg_temp = <500>;
  battery,mix_high_temp_recovery = <390>;



  battery,full_condition_type = <9>;
  battery,full_condition_soc = <93>;
  battery,full_condition_vcell = <4250>;

  battery,recharge_check_count = <1>;
  battery,recharge_condition_type = <4>;
  battery,recharge_condition_soc = <98>;
  battery,recharge_condition_vcell = <4280>;

  battery,charging_total_time = <14400>;
  battery,hv_charging_total_time = <10800>;
  battery,normal_charging_total_time = <18000>;
  battery,usb_charging_total_time = <36000>;
  battery,recharging_total_time = <5400>;
  battery,charging_reset_time = <0>;

  battery,chg_float_voltage = <43500>;
  battery,chg_float_voltage_conv = <10>;

  battery,swelling_high_temp_block = <410>;
  battery,swelling_high_temp_recov = <390>;
  battery,swelling_wc_high_temp_recov = <390>;
  battery,swelling_low_temp_block_1st = <150>;
  battery,swelling_low_temp_recov_1st = <200>;
  battery,swelling_low_temp_block_2nd = <50>;
  battery,swelling_low_temp_recov_2nd = <100>;

  battery,swelling_low_temp_current = <800>;
  battery,swelling_low_temp_topoff = <175>;
  battery,swelling_high_temp_current = <1250>;
  battery,swelling_high_temp_topoff = <175>;
  battery,swelling_wc_high_temp_current = <800>;
  battery,swelling_wc_low_temp_current = <800>;

  battery,swelling_drop_float_voltage = <41500>;
  battery,swelling_high_rechg_voltage = <4000>;
  battery,swelling_low_rechg_voltage = <4000>;

  battery,siop_event_check_type = <1>;
  battery,siop_call_cv_current = <330>;
  battery,siop_call_cc_current = <330>;

  battery,siop_input_limit_current = <1200>;
  battery,siop_charging_limit_current = <1000>;
  battery,siop_hv_input_limit_current = <500>;
  battery,siop_hv_charging_limit_current = <1000>;

  battery,siop_wireless_input_limit_current = <600>;
  battery,siop_wireless_charging_limit_current = <850>;
  battery,siop_hv_wireless_input_limit_current = <600>;
  battery,siop_hv_wireless_charging_limit_current = <850>;
  battery,siop_store_hv_wireless_input_limit_current = <450>;

  battery,ttf_hv_charge_current = <2500>;
  battery,ttf_hv_wireless_charge_current = <1200>;
  battery,ttf_wireless_charge_current = <900>;

  battery,pd_charging_charge_power = <15000>;
  battery,max_charging_current = <2500>;
  battery,battery_full_capacity = <3500>;


  battery,age_data = <0 43500 4280 4250 93
    200 43250 4255 4225 92
    250 43125 4242 4212 91
    300 42875 4217 4187 90
    1000 42375 4167 4137 89>;

  battery,max_input_voltage = <12000>;
  battery,max_input_current = <3000>;

  battery,enable_sysovlo_irq;

  battery,standard_curr = <2500>;
  battery,expired_time = <10800>;
  battery,recharging_expired_time = <5400>;

  battery,cisd_max_voltage_thr = <4400>;
  battery,cisd_alg_index = <7>;

  io-channels = <&exynos_adc 1>, <&exynos_adc 3>, <&exynos_adc 11>, <&exynos_adc 4>, <&exynos_adc 6>, <&exynos_adc 5>;
  io-channel-names = "adc-temp", "adc-chg-temp", "adc-in-bat", "adc-wpc-temp", "adc-usb-temp", "adc-mfc-temp";
  #io-channel-cells = <5>;
  io-channel-ranges;
 };

 max77865-fuelgauge {
  status = "okay";
  fuelgauge,fuel_alert_soc = <1>;
  fuelgauge,jig_gpio = <&gpi1 4 0>;
  fuelgauge,capacity_max = <1000>;
  fuelgauge,capacity_min = <0>;
  fuelgauge,capacity_calculation_type = <28>;
  fuelgauge,repeated_fuelalert;
  fuelgauge,using_temp_compensation;
  fuelgauge,low_temp_limit = <100>;
  fuelgauge,using_hw_vempty;
  fuelgauge,v_empty = <0xA7E2>;
  fuelgauge,v_empty_origin = <0x7D54>;
  fuelgauge,sw_v_empty_voltage = <3200>;
  fuelgauge,sw_v_empty_voltage_cisd = <3100>;
  fuelgauge,sw_v_empty_recover_voltage = <3480>;
  fuelgauge,qrtable20 = <0x0A01>;
  fuelgauge,qrtable30 = <0x0902>;
  fuelgauge,fg_resistor = <2>;
  fuelgauge,capacity = <0x0DC5>;

  fuelgauge,discharge_temp_threshold = <600>;
  fuelgauge,discharge_volt_threshold = <4200>;
  fuelgauge,ttf_capacity = <3500>;
  fuelgauge,cv_data = <
   2488 829 1809
   2409 832 1796
   2327 837 1769
   2272 840 1743
   2182 846 1721
   2104 850 1690
   2038 854 1670
   1950 859 1640
   1904 861 1622
   1838 865 1594
   1797 867 1576
   1749 870 1560
   1703 873 1531
   1683 873 1525
   1667 875 1515
   1660 875 1512
   1653 876 1509
   1615 878 1502
   1580 880 1483
   1553 881 1463
   1544 882 1458
   1520 883 1451
   1477 886 1424
   1431 888 1409
   1396 891 1383
   1347 894 1361
   1299 896 1332
   1267 898 1315
   1231 902 1288
   1202 904 1263
   1148 906 1243
   1109 909 1213
   1067 911 1185
   1031 914 1156
   1013 915 1140
   975 917 1111
   961 919 1084
   921 921 1064
   892 923 1038
   887 923 1019
   863 925 1004
   833 927 976
   808 929 946
   787 930 918
   780 931 904
   764 932 895
   744 934 864
   730 935 846
   715 936 828
   693 937 800
   681 938 783
   666 940 752
   651 941 735
   640 942 712
   628 945 697
   622 946 679
   618 947 664
   600 950 646
   596 951 627
   589 953 614
   584 953 601
   576 956 572
   577 957 553
   562 958 535
   511 968 506
   505 969 487
   493 971 464
   492 972 435
   484 973 417
   480 975 398
   474 976 380
   470 977 364
   462 977 355
   456 978 336
   452 979 329
   446 981 303
   437 982 282
   429 984 255
   423 985 242
   422 986 229
   414 987 211
   411 988 199
   405 989 191
   397 990 171
   391 991 140
   387 992 126
   384 993 107
   372 995 84
   364 997 54
   356 998 26
   356 998 13
   0 1000 0
   >;
 };
# 465 "arch/arm64/boot/dts/exynos/battery_data_dream2lte_common.dtsi"
 cable-info {
     default_input_current = <1800>;
     default_charging_current = <2100>;
     full_check_current_1st = <350>;
     full_check_current_2nd = <150>;

     current_group_1 {
             cable_number = <1 4 19 21 22 23 30>;
          input_current = <500>;
          charging_current = <500>;
     };
     current_group_2 {
             cable_number = <2 25>;
          input_current = <1000>;
          charging_current = <1000>;
    };
     current_group_3 {
             cable_number = <5>;
          input_current = <1500>;
          charging_current = <1500>;
    };
     current_group_4 {
             cable_number = <6 7 8>;
          input_current = <1650>;
          charging_current = <2500>;
    };
     current_group_5 {
             cable_number = <9>;
          input_current = <1650>;
          charging_current = <2500>;
    };
     current_group_6 {
             cable_number = <10 12 14 15 27>;
          input_current = <900>;
          charging_current = <1400>;
    };
     current_group_7 {
             cable_number = <13>;
          input_current = <700>;
          charging_current = <1400>;
    };
     current_group_8 {
             cable_number = <24>;
          input_current = <1000>;
          charging_current = <450>;
    };
     current_group_9 {
             cable_number = <26>;
          input_current = <2000>;
          charging_current = <1800>;
    };
     current_group_10 {
             cable_number = <11 16 28>;
          input_current = <650>;
          charging_current = <1400>;
    };
     current_group_11 {
             cable_number = <29>;
          input_current = <500>;
          charging_current = <1400>;
    };
 };
};
# 15 "arch/arm64/boot/dts/exynos/exynos8895-dream2lte_eur_open_04.dts" 2
# 1 "arch/arm64/boot/dts/exynos/exynos8895-dream2lte_motor_drv2624.dtsi" 1
# 12 "arch/arm64/boot/dts/exynos/exynos8895-dream2lte_motor_drv2624.dtsi"
/ {
 haptic_drv2624 {
  status = "okay";
  haptic_drv2624,model = <1>;
  haptic_drv2624,max_timeout = <10000>;

  haptic_drv2624,multi_frequency = <5>;


  haptic_drv2624,freq1 = <0x01 0x01 0x01 0x00 0x00>;
  haptic_drv2624,freq2 = <0x04 0x55 0x12 0xce 0xe4>;
  haptic_drv2624,reg2 = <0x82>;
 };
};
# 16 "arch/arm64/boot/dts/exynos/exynos8895-dream2lte_eur_open_04.dts" 2
# 1 "arch/arm64/boot/dts/exynos/exynos8895-dream2lte_svcled.dtsi" 1
# 12 "arch/arm64/boot/dts/exynos/exynos8895-dream2lte_svcled.dtsi"
/ {
 rgb {
  led_device_type = <0>;
  rgb-name = "led_w", "led_r", "led_g", "led_b";

  normal_powermode_current_uu = <10>;
  low_powermode_current_uu = <10>;
  br_ratio_r_uu = <820>;
  br_ratio_g_uu = <70>;
  br_ratio_b_uu = <150>;
  br_ratio_r_low_uu = <90>;
  br_ratio_g_low_uu = <15>;
  br_ratio_b_low_uu = <25>;

  normal_powermode_current_bk = <10>;
  low_powermode_current_bk = <10>;
  br_ratio_r_bk = <820>;
  br_ratio_g_bk = <70>;
  br_ratio_b_bk = <150>;
  br_ratio_r_low_bk = <90>;
  br_ratio_g_low_bk = <15>;
  br_ratio_b_low_bk = <25>;

  normal_powermode_current_wh = <10>;
  low_powermode_current_wh = <10>;
  br_ratio_r_wh = <820>;
  br_ratio_g_wh = <70>;
  br_ratio_b_wh = <150>;
  br_ratio_r_low_wh = <90>;
  br_ratio_g_low_wh = <15>;
  br_ratio_b_low_wh = <25>;

  normal_powermode_current_gd = <10>;
  low_powermode_current_gd = <10>;
  br_ratio_r_gd = <820>;
  br_ratio_g_gd = <70>;
  br_ratio_b_gd = <150>;
  br_ratio_r_low_gd = <90>;
  br_ratio_g_low_gd = <15>;
  br_ratio_b_low_gd = <25>;

  normal_powermode_current_sv = <10>;
  low_powermode_current_sv = <10>;
  br_ratio_r_sv = <820>;
  br_ratio_g_sv = <70>;
  br_ratio_b_sv = <150>;
  br_ratio_r_low_sv = <90>;
  br_ratio_g_low_sv = <15>;
  br_ratio_b_low_sv = <25>;

  normal_powermode_current_gr = <10>;
  low_powermode_current_gr = <10>;
  br_ratio_r_gr = <820>;
  br_ratio_g_gr = <70>;
  br_ratio_b_gr = <150>;
  br_ratio_r_low_gr = <90>;
  br_ratio_g_low_gr = <15>;
  br_ratio_b_low_gr = <25>;

  normal_powermode_current_bl = <10>;
  low_powermode_current_bl = <10>;
  br_ratio_r_bl = <820>;
  br_ratio_g_bl = <70>;
  br_ratio_b_bl = <150>;
  br_ratio_r_low_bl = <90>;
  br_ratio_g_low_bl = <15>;
  br_ratio_b_low_bl = <25>;

  normal_powermode_current_pg = <10>;
  low_powermode_current_pg = <10>;
  br_ratio_r_pg = <820>;
  br_ratio_g_pg = <70>;
  br_ratio_b_pg = <150>;
  br_ratio_r_low_pg = <90>;
  br_ratio_g_low_pg = <15>;
  br_ratio_b_low_pg = <25>;
 };
};
# 17 "arch/arm64/boot/dts/exynos/exynos8895-dream2lte_eur_open_04.dts" 2
# 1 "arch/arm64/boot/dts/exynos/ccic-s2mm005_00.dtsi" 1
# 12 "arch/arm64/boot/dts/exynos/ccic-s2mm005_00.dtsi"
/ {
 pinctrl@164B0000 {
  usbpd_irq: usbpd-irq {
   samsung,pins = "gpa1-7";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <3>;
   samsung,pin-drv = <0>;
  };
 };

 pinctrl@11050000 {
  om_high: om_high {
   samsung,pins = "gpi1-6";
   samsung,pin-function = <1>;
   samsung,pin-pud = <3>;
   samsung,pin-val = <1>;
   samsung,pin-drv = <3>;
  };

  om_input: om_input {
   samsung,pins = "gpi1-6";
   samsung,pin-function = <0>;
   samsung,pin-pud = <1>;
   samsung,pin-drv = <3>;
  };
 };


 pinctrl@10980000 {
  hard_reset: scl_sda_low {
   samsung,pins = "gpe4-7", "gpe4-6";
   samsung,pin-function = <1>;
   samsung,pin-pud = <0>;
   samsung,pin-val = <0>;
   samsung,pin-drv = <0>;
  };
 };


 hsi2c@10950000 {
  status = "okay";
  pinctrl-names = "default","hard_reset","om_high","om_input";
  pinctrl-0 = <&hsi2c30_bus>;
  pinctrl-1 = <&hard_reset>;
  pinctrl-2 = <&om_high>;
  pinctrl-3 = <&om_input>;
  clock-frequency = <100000>;




  usbpd-s2mm005@33 {
   compatible = "sec-s2mm005,i2c";
   reg = <0x33>;
   pinctrl-names = "default";
   pinctrl-0 = <&usbpd_irq>;
   interrupt-parent = <&gpa1>;
   usbpd,usbpd_int = <&gpa1 7 0>;
   usbpd,s2mm005_om = <&gpi1 6 0>;
   usbpd,s2mm005_sda = <&gpe4 6 1>;
   usbpd,s2mm005_scl = <&gpe4 7 1>;
  };
 };

 usb@10C00000 {
  dwc3 {
   maximum-speed = "super-speed";
  };
 };
};
# 18 "arch/arm64/boot/dts/exynos/exynos8895-dream2lte_eur_open_04.dts" 2
# 1 "arch/arm64/boot/dts/exynos/exynos8895-dreamlte_mst_00.dtsi" 1
# 13 "arch/arm64/boot/dts/exynos/exynos8895-dreamlte_mst_00.dtsi"
/ {
 sec-mst{
  compatible = "sec-mst";
  sec-mst,mst-pwr-gpio = <&gpf0 0 0>;
  sec-mst,mst-en-gpio = <&gpf0 1 0>;
  sec-mst,mst-data-gpio = <&gpf0 2 0>;

  pinctrl-names = "default";
  pinctrl-0 = <&mst_pwr_en &mst_en &mst_data>;
 };

 pinctrl@10980000 {
  mst_pwr_en: sec-mst,mst-pwr-gpio {
   samsung,pins ="gpf0-0";
   samsung,pin-function = <1>;
   samsung,pin-pud = <1>;
  };
 };

 pinctrl@10980000 {
  mst_en: sec-mst,mst-en-gpio {
   samsung,pins ="gpf0-1";
   samsung,pin-function = <1>;
   samsung,pin-pud = <1>;
  };

  mst_data: sec-mst,mst-data-gpio {
   samsung,pins ="gpf0-2";
   samsung,pin-function = <1>;
   samsung,pin-pud = <1>;
  };
 };
};
# 19 "arch/arm64/boot/dts/exynos/exynos8895-dream2lte_eur_open_04.dts" 2
# 1 "arch/arm64/boot/dts/exynos/exynos8895-dream2lte_gpio_02.dtsi" 1
# 12 "arch/arm64/boot/dts/exynos/exynos8895-dream2lte_gpio_02.dtsi"
# 1 "arch/arm64/boot/dts/exynos/exynos_gpio_config_macros.dtsi" 1
# 13 "arch/arm64/boot/dts/exynos/exynos8895-dream2lte_gpio_02.dtsi" 2




&pinctrl_0 {
 pinctrl-names = "default";
 pinctrl-0 = <&initial0>;
 initial0: initial-state {
  gpa0-5 { samsung,pins = "gpa0-5"; samsung,pin-function = <0>; samsung,pin-pud = <1>; samsung,pin-drv = <0x0>; };
  gpa1-1 { samsung,pins = "gpa1-1"; samsung,pin-function = <0>; samsung,pin-pud = <1>; samsung,pin-drv = <0x0>; };
  gpa2-1 { samsung,pins = "gpa2-1"; samsung,pin-function = <0>; samsung,pin-pud = <1>; samsung,pin-drv = <0x0>; };
  gpa4-6 { samsung,pins = "gpa4-6"; samsung,pin-function = <0>; samsung,pin-pud = <0>; samsung,pin-drv = <0x0>; };
 };
};






&pinctrl_3 {
 pinctrl-names = "default","sleep";
 pinctrl-0 = <&initial3>;
 pinctrl-1 = <&sleep3>;
 initial3: initial-state {
  gpi1-2 { samsung,pins = "gpi1-2"; samsung,pin-function = <0>; samsung,pin-pud = <1>; samsung,pin-drv = <0x0>; };
  gpi1-3 { samsung,pins = "gpi1-3"; samsung,pin-function = <1>; samsung,pin-pud = <0>; samsung,pin-drv = <0x2>; };
  gpi1-6 { samsung,pins = "gpi1-6"; samsung,pin-function = <1>; samsung,pin-pud = <0>; samsung,pin-drv = <0x0>; };
  gpi1-7 { samsung,pins = "gpi1-7"; samsung,pin-function = <0>; samsung,pin-pud = <3>; samsung,pin-drv = <0x0>; };
 };
 sleep3:sleep-state {
  gpi0-2 { samsung,pins = "gpi0-2"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpi1-0 { samsung,pins = "gpi1-0"; samsung,pin-con-pdn = <3>; samsung,pin-pud-pdn = <0>; };
  gpi1-1 { samsung,pins = "gpi1-1"; samsung,pin-con-pdn = <3>; samsung,pin-pud-pdn = <0>; };
  gpi1-2 { samsung,pins = "gpi1-2"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpi1-3 { samsung,pins = "gpi1-3"; samsung,pin-con-pdn = <3>; samsung,pin-pud-pdn = <0>; };
  gpi1-4 { samsung,pins = "gpi1-4"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpi1-5 { samsung,pins = "gpi1-5"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpi1-6 { samsung,pins = "gpi1-6"; samsung,pin-con-pdn = <0>; samsung,pin-pud-pdn = <0>; };
  gpi1-7 { samsung,pins = "gpi1-7"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
 };
};


&pinctrl_4 {
 pinctrl-names = "default","sleep";
 pinctrl-0 = <&initial4>;
 pinctrl-1 = <&sleep4>;
 initial4: initial-state {
  gpj0-6 { samsung,pins = "gpj0-6"; samsung,pin-function = <0>; samsung,pin-pud = <1>; samsung,pin-drv = <0x0>; };
  gpj1-1 { samsung,pins = "gpj1-1"; samsung,pin-function = <0>; samsung,pin-pud = <1>; samsung,pin-drv = <0x0>; };
  gpj1-5 { samsung,pins = "gpj1-5"; samsung,pin-function = <0>; samsung,pin-pud = <0>; samsung,pin-drv = <0x0>; };
 };
 sleep4:sleep-state {
  gpj0-6 { samsung,pins = "gpj0-6"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpj1-0 { samsung,pins = "gpj1-0"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpj1-1 { samsung,pins = "gpj1-1"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpj1-3 { samsung,pins = "gpj1-3"; samsung,pin-con-pdn = <3>; samsung,pin-pud-pdn = <0>; };
  gpj1-4 { samsung,pins = "gpj1-4"; samsung,pin-con-pdn = <3>; samsung,pin-pud-pdn = <0>; };
  gpj1-5 { samsung,pins = "gpj1-5"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpj1-6 { samsung,pins = "gpj1-6"; samsung,pin-con-pdn = <3>; samsung,pin-pud-pdn = <0>; };
  gpj1-7 { samsung,pins = "gpj1-7"; samsung,pin-con-pdn = <3>; samsung,pin-pud-pdn = <0>; };
 };
};


&pinctrl_5 {
 pinctrl-names = "default","sleep";
 pinctrl-0 = <&initial5>;
 pinctrl-1 = <&sleep5>;
 initial5: initial-state {
  gpb2-0 { samsung,pins = "gpb2-0"; samsung,pin-function = <0>; samsung,pin-pud = <3>; samsung,pin-drv = <0x2>; };
  gpb2-1 { samsung,pins = "gpb2-1"; samsung,pin-function = <0>; samsung,pin-pud = <1>; samsung,pin-drv = <0x0>; };
 };
 sleep5:sleep-state {
  gpb2-0 { samsung,pins = "gpb2-0"; samsung,pin-con-pdn = <3>; samsung,pin-pud-pdn = <3>; };
  gpb2-1 { samsung,pins = "gpb2-1"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
 };
};





&pinctrl_6 {
 pinctrl-names = "default","sleep";
 pinctrl-0 = <&initial6>;
 pinctrl-1 = <&sleep6>;
 initial6: initial-state {
  gpb1-2 { samsung,pins = "gpb1-2"; samsung,pin-function = <1>; samsung,pin-pud = <0>; samsung,pin-drv = <0x0>; samsung,pin-val = <1>; };
  gpb1-3 { samsung,pins = "gpb1-3"; samsung,pin-function = <0>; samsung,pin-pud = <0>; samsung,pin-drv = <0x0>; };
  gpd0-0 { samsung,pins = "gpd0-0"; samsung,pin-function = <0>; samsung,pin-pud = <0>; samsung,pin-drv = <0x0>; };
  gpd0-1 { samsung,pins = "gpd0-1"; samsung,pin-function = <0>; samsung,pin-pud = <0>; samsung,pin-drv = <0x0>; };
  gpd0-2 { samsung,pins = "gpd0-2"; samsung,pin-function = <0>; samsung,pin-pud = <0>; samsung,pin-drv = <0x0>; };
  gpd0-3 { samsung,pins = "gpd0-3"; samsung,pin-function = <0>; samsung,pin-pud = <0>; samsung,pin-drv = <0x0>; };
  gpd0-4 { samsung,pins = "gpd0-4"; samsung,pin-function = <0>; samsung,pin-pud = <1>; samsung,pin-drv = <0x0>; };
  gpd2-2 { samsung,pins = "gpd2-2"; samsung,pin-function = <0>; samsung,pin-pud = <1>; samsung,pin-drv = <0x0>; };
  gpd2-3 { samsung,pins = "gpd2-3"; samsung,pin-function = <0>; samsung,pin-pud = <1>; samsung,pin-drv = <0x0>; };
  gpd3-2 { samsung,pins = "gpd3-2"; samsung,pin-function = <0>; samsung,pin-pud = <0>; samsung,pin-drv = <0x0>; };
  gpd3-3 { samsung,pins = "gpd3-3"; samsung,pin-function = <0>; samsung,pin-pud = <0>; samsung,pin-drv = <0x0>; };
  gpd3-4 { samsung,pins = "gpd3-4"; samsung,pin-function = <0>; samsung,pin-pud = <0>; samsung,pin-drv = <0x0>; };
  gpe7-1 { samsung,pins = "gpe7-1"; samsung,pin-function = <0>; samsung,pin-pud = <0>; samsung,pin-drv = <0x0>; };
  gpe7-2 { samsung,pins = "gpe7-2"; samsung,pin-function = <0>; samsung,pin-pud = <1>; samsung,pin-drv = <0x0>; };
  gpe7-4 { samsung,pins = "gpe7-4"; samsung,pin-function = <1>; samsung,pin-pud = <0>; samsung,pin-drv = <0x0>; };
  gpe7-5 { samsung,pins = "gpe7-5"; samsung,pin-function = <1>; samsung,pin-pud = <0>; samsung,pin-drv = <0x0>; };
  gpf1-1 { samsung,pins = "gpf1-1"; samsung,pin-function = <0>; samsung,pin-pud = <0>; samsung,pin-drv = <0x0>; };
  gpf1-2 { samsung,pins = "gpf1-2"; samsung,pin-function = <0>; samsung,pin-pud = <0>; samsung,pin-drv = <0x0>; };
  gpf1-3 { samsung,pins = "gpf1-3"; samsung,pin-function = <0>; samsung,pin-pud = <0>; samsung,pin-drv = <0x0>; };
  gpf1-5 { samsung,pins = "gpf1-5"; samsung,pin-function = <0>; samsung,pin-pud = <1>; samsung,pin-drv = <0x0>; };
  gpf1-6 { samsung,pins = "gpf1-6"; samsung,pin-function = <1>; samsung,pin-pud = <0>; samsung,pin-drv = <0x0>; };
  gpf1-7 { samsung,pins = "gpf1-7"; samsung,pin-function = <0>; samsung,pin-pud = <0>; samsung,pin-drv = <0x0>; };
 };
 sleep6:sleep-state {
  gpb1-2 { samsung,pins = "gpb1-2"; samsung,pin-con-pdn = <3>; samsung,pin-pud-pdn = <0>; };
  gpb1-3 { samsung,pins = "gpb1-3"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpd0-0 { samsung,pins = "gpd0-0"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpd0-1 { samsung,pins = "gpd0-1"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpd0-2 { samsung,pins = "gpd0-2"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpd0-3 { samsung,pins = "gpd0-3"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpd0-4 { samsung,pins = "gpd0-4"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpd0-6 { samsung,pins = "gpd0-6"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpd0-7 { samsung,pins = "gpd0-7"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpd1-0 { samsung,pins = "gpd1-0"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpd1-1 { samsung,pins = "gpd1-1"; samsung,pin-con-pdn = <0>; samsung,pin-pud-pdn = <0>; };
  gpd1-2 { samsung,pins = "gpd1-2"; samsung,pin-con-pdn = <0>; samsung,pin-pud-pdn = <0>; };
  gpd1-3 { samsung,pins = "gpd1-3"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpd1-4 { samsung,pins = "gpd1-4"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpd1-5 { samsung,pins = "gpd1-5"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpd1-6 { samsung,pins = "gpd1-6"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpd1-7 { samsung,pins = "gpd1-7"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpd2-0 { samsung,pins = "gpd2-0"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpd2-1 { samsung,pins = "gpd2-1"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpd2-2 { samsung,pins = "gpd2-2"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpd2-3 { samsung,pins = "gpd2-3"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpd3-0 { samsung,pins = "gpd3-0"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpd3-1 { samsung,pins = "gpd3-1"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpd3-2 { samsung,pins = "gpd3-2"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpd3-3 { samsung,pins = "gpd3-3"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpd3-4 { samsung,pins = "gpd3-4"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpe7-0 { samsung,pins = "gpe7-0"; samsung,pin-con-pdn = <3>; samsung,pin-pud-pdn = <0>; };
  gpe7-1 { samsung,pins = "gpe7-1"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpe7-2 { samsung,pins = "gpe7-2"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpe7-3 { samsung,pins = "gpe7-3"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpe7-4 { samsung,pins = "gpe7-4"; samsung,pin-con-pdn = <1>; samsung,pin-pud-pdn = <0>; };
  gpe7-5 { samsung,pins = "gpe7-5"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpe7-6 { samsung,pins = "gpe7-6"; samsung,pin-con-pdn = <3>; samsung,pin-pud-pdn = <0>; };
  gpe7-7 { samsung,pins = "gpe7-7"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpf1-0 { samsung,pins = "gpf1-0"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpf1-1 { samsung,pins = "gpf1-1"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpf1-2 { samsung,pins = "gpf1-2"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpf1-3 { samsung,pins = "gpf1-3"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpf1-4 { samsung,pins = "gpf1-4"; samsung,pin-con-pdn = <3>; samsung,pin-pud-pdn = <0>; };
  gpf1-5 { samsung,pins = "gpf1-5"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpf1-6 { samsung,pins = "gpf1-6"; samsung,pin-con-pdn = <0>; samsung,pin-pud-pdn = <0>; };
  gpf1-7 { samsung,pins = "gpf1-7"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
 };
};







&pinctrl_7 {
 pinctrl-names = "default","sleep";
 pinctrl-0 = <&initial7>;
 pinctrl-1 = <&sleep7>;
 initial7: initial-state {
  gpb0-0 { samsung,pins = "gpb0-0"; samsung,pin-function = <0>; samsung,pin-pud = <1>; samsung,pin-drv = <0x0>; };
  gpc1-0 { samsung,pins = "gpc1-0"; samsung,pin-function = <0>; samsung,pin-pud = <1>; samsung,pin-drv = <0x0>; };
  gpc1-3 { samsung,pins = "gpc1-3"; samsung,pin-function = <0>; samsung,pin-pud = <1>; samsung,pin-drv = <0x0>; };
  gpe2-0 { samsung,pins = "gpe2-0"; samsung,pin-function = <0>; samsung,pin-pud = <1>; samsung,pin-drv = <0x0>; };
  gpe2-1 { samsung,pins = "gpe2-1"; samsung,pin-function = <0>; samsung,pin-pud = <1>; samsung,pin-drv = <0x0>; };
  gpe2-2 { samsung,pins = "gpe2-2"; samsung,pin-function = <0>; samsung,pin-pud = <1>; samsung,pin-drv = <0x0>; };
  gpe2-3 { samsung,pins = "gpe2-3"; samsung,pin-function = <0>; samsung,pin-pud = <1>; samsung,pin-drv = <0x0>; };
  gpe6-5 { samsung,pins = "gpe6-5"; samsung,pin-function = <0>; samsung,pin-pud = <0>; samsung,pin-drv = <0x0>; };
  gpe6-7 { samsung,pins = "gpe6-7"; samsung,pin-function = <0>; samsung,pin-pud = <1>; samsung,pin-drv = <0x0>; };
  gpg0-1 { samsung,pins = "gpg0-1"; samsung,pin-function = <0>; samsung,pin-pud = <1>; samsung,pin-drv = <0x0>; };
  gpe5-0 { samsung,pins = "gpe5-0"; samsung,pin-function = <0>; samsung,pin-pud = <1>; samsung,pin-drv = <0x0>; };
  gpe5-1 { samsung,pins = "gpe5-1"; samsung,pin-function = <0>; samsung,pin-pud = <1>; samsung,pin-drv = <0x0>; };
  gpe5-2 { samsung,pins = "gpe5-2"; samsung,pin-function = <0>; samsung,pin-pud = <1>; samsung,pin-drv = <0x0>; };
  gpe5-3 { samsung,pins = "gpe5-3"; samsung,pin-function = <0>; samsung,pin-pud = <1>; samsung,pin-drv = <0x0>; };
 };
 sleep7:sleep-state {
  gpb0-0 { samsung,pins = "gpb0-0"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpc0-0 { samsung,pins = "gpc0-0"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpc0-1 { samsung,pins = "gpc0-1"; samsung,pin-con-pdn = <3>; samsung,pin-pud-pdn = <1>; };
  gpc0-2 { samsung,pins = "gpc0-2"; samsung,pin-con-pdn = <3>; samsung,pin-pud-pdn = <1>; };
  gpc0-3 { samsung,pins = "gpc0-3"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpc0-4 { samsung,pins = "gpc0-4"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpc1-0 { samsung,pins = "gpc1-0"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpc1-1 { samsung,pins = "gpc1-1"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpc1-2 { samsung,pins = "gpc1-2"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpc1-3 { samsung,pins = "gpc1-3"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpc1-4 { samsung,pins = "gpc1-4"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpc2-0 { samsung,pins = "gpc2-0"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpc2-1 { samsung,pins = "gpc2-1"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpc2-2 { samsung,pins = "gpc2-2"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpc2-3 { samsung,pins = "gpc2-3"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpc2-4 { samsung,pins = "gpc2-4"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpc2-5 { samsung,pins = "gpc2-5"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpc2-6 { samsung,pins = "gpc2-6"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpc2-7 { samsung,pins = "gpc2-7"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpc3-0 { samsung,pins = "gpc3-0"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpc3-1 { samsung,pins = "gpc3-1"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpc3-2 { samsung,pins = "gpc3-2"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpc3-3 { samsung,pins = "gpc3-3"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpc3-4 { samsung,pins = "gpc3-4"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpc3-5 { samsung,pins = "gpc3-5"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpc3-6 { samsung,pins = "gpc3-6"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpc3-7 { samsung,pins = "gpc3-7"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpk0-0 { samsung,pins = "gpk0-0"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpk0-1 { samsung,pins = "gpk0-1"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpk0-2 { samsung,pins = "gpk0-2"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpk0-3 { samsung,pins = "gpk0-3"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpe1-0 { samsung,pins = "gpe1-0"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpe1-1 { samsung,pins = "gpe1-1"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpe1-2 { samsung,pins = "gpe1-2"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpe1-3 { samsung,pins = "gpe1-3"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpe1-4 { samsung,pins = "gpe1-4"; samsung,pin-con-pdn = <0>; samsung,pin-pud-pdn = <0>; };
  gpe1-5 { samsung,pins = "gpe1-5"; samsung,pin-con-pdn = <0>; samsung,pin-pud-pdn = <0>; };
  gpe1-6 { samsung,pins = "gpe1-6"; samsung,pin-con-pdn = <0>; samsung,pin-pud-pdn = <0>; };
  gpe1-7 { samsung,pins = "gpe1-7"; samsung,pin-con-pdn = <0>; samsung,pin-pud-pdn = <0>; };
  gpe2-0 { samsung,pins = "gpe2-0"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpe2-1 { samsung,pins = "gpe2-1"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpe2-2 { samsung,pins = "gpe2-2"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpe2-3 { samsung,pins = "gpe2-3"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpe2-4 { samsung,pins = "gpe2-4"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpe2-5 { samsung,pins = "gpe2-5"; samsung,pin-con-pdn = <1>; samsung,pin-pud-pdn = <3>; };
  gpe2-6 { samsung,pins = "gpe2-6"; samsung,pin-con-pdn = <1>; samsung,pin-pud-pdn = <3>; };
  gpe2-7 { samsung,pins = "gpe2-7"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpe3-0 { samsung,pins = "gpe3-0"; samsung,pin-con-pdn = <3>; samsung,pin-pud-pdn = <0>; };
  gpe3-1 { samsung,pins = "gpe3-1"; samsung,pin-con-pdn = <3>; samsung,pin-pud-pdn = <0>; };
  gpe3-4 { samsung,pins = "gpe3-4"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpe3-5 { samsung,pins = "gpe3-5"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpe3-6 { samsung,pins = "gpe3-6"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpe3-7 { samsung,pins = "gpe3-7"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpe4-0 { samsung,pins = "gpe4-0"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpe4-1 { samsung,pins = "gpe4-1"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpe4-2 { samsung,pins = "gpe4-2"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpe4-3 { samsung,pins = "gpe4-3"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpe4-4 { samsung,pins = "gpe4-4"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpe4-5 { samsung,pins = "gpe4-5"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpe4-6 { samsung,pins = "gpe4-6"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpe4-7 { samsung,pins = "gpe4-7"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpe5-0 { samsung,pins = "gpe5-0"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpe5-1 { samsung,pins = "gpe5-1"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpe5-2 { samsung,pins = "gpe5-2"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpe5-3 { samsung,pins = "gpe5-3"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpe5-4 { samsung,pins = "gpe5-4"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpe5-5 { samsung,pins = "gpe5-5"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpe5-6 { samsung,pins = "gpe5-6"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpe5-7 { samsung,pins = "gpe5-7"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpe6-0 { samsung,pins = "gpe6-0"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpe6-1 { samsung,pins = "gpe6-1"; samsung,pin-con-pdn = <0>; samsung,pin-pud-pdn = <0>; };
  gpe6-2 { samsung,pins = "gpe6-2"; samsung,pin-con-pdn = <3>; samsung,pin-pud-pdn = <0>; };
  gpe6-3 { samsung,pins = "gpe6-3"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpe6-4 { samsung,pins = "gpe6-4"; samsung,pin-con-pdn = <0>; samsung,pin-pud-pdn = <0>; };
  gpe6-5 { samsung,pins = "gpe6-5"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpe6-6 { samsung,pins = "gpe6-6"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <0>; };
  gpe6-7 { samsung,pins = "gpe6-7"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpf0-0 { samsung,pins = "gpf0-0"; samsung,pin-con-pdn = <3>; samsung,pin-pud-pdn = <1>; };
  gpg0-1 { samsung,pins = "gpg0-1"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
  gpf0-3 { samsung,pins = "gpf0-3"; samsung,pin-con-pdn = <3>; samsung,pin-pud-pdn = <0>; };
  gpb0-1 { samsung,pins = "gpb0-1"; samsung,pin-con-pdn = <3>; samsung,pin-pud-pdn = <0>; };
  gpb0-2 { samsung,pins = "gpb0-2"; samsung,pin-con-pdn = <2>; samsung,pin-pud-pdn = <1>; };
 };
};
# 20 "arch/arm64/boot/dts/exynos/exynos8895-dream2lte_eur_open_04.dts" 2

/ {
 model = "Samsung DREAM2LTE EUR rev02 board based on EXYNOS8895";
 model_info-chip = <8895>;
 model_info-platform = "android";
 model_info-subtype = "samsung";
 model_info-hw_rev = <4>;
 model_info-hw_rev_end = <4>;
 compatible = "samsung, DREAM2LTE EUR rev02", "samsung,EXYNOS8895";

 spi_3: spi@10460000 {
  status = "okay";
  cs47l93: cs47l93@0 {
   cirrus,dmic-ref = <1 2>;
   cirrus,inmode = <
    2 0 2 0
    2 2 0 0
   >;

   cirrus,gpio-defaults = <
    0xffffffff 0xffffffff
    0xffffffff 0xffffffff
    0x00002001 0x00009000
    0x00002001 0x00009000
    0x00002000 0x00006000
    0x00002000 0x00006000
    0x00002000 0x00006000
    0x00002000 0x00006000
    0x00002001 0x00009000
    0x00002001 0x00009000
    0x00002001 0x00009000
    0x00002000 0x00006000
    0x00002000 0x00006000
    0x00002000 0x00006000
    0x00002000 0x00006000
    0x00002000 0x00006000
   >;

   cirrus,accdet {
    acc@1 {
     cirrus,hpdet-ext-res = <3300>;
    };
   };
  };
 };

 spi_10: spi@108C0000{
  #address-cells = <1>;
  #size-cells = <0>;

  pinctrl-names = "default";
  pinctrl-0 = <&spi1_mosi_sck_ssn &spi1_miso>;

  num-cs = <1>;
  status = "okay";





  BCM4773@0 {
   compatible = "ssp,BCM4773";
   reg = <0>;
   spi-max-frequency = <26000000>;
   spi-cpol;
   spi-cpha;
   pinctrl-names = "default";
   pinctrl-0 = <&ssp_host_req &ssp_mcu_req &ssp_mcu_resp &ssp_batch_wake_irq>;

   gpio-controller;
   #gpio-cells = <2>;
   ssp-host-req = <&gpa3 4 0x00>;
   ssp-mcu-req = <&gpe6 1 0x00>;
   ssp-mcu-resp = <&gpi1 5 0x00>;
   ssp-batch-wake-irq = <&gpa2 5 0x00>;
   ssp-acc-position = <5>;
   ssp-mag-position = <1>;
   ssp-sns-combination = <0>;
   ssp-ap-rev = <1>;
   ssp-mag-array = /bits/ 8 <253 90 57 192 88 65 2 134 202 56 62 202 185 40 254 156 2 108 98 193 184 4 28 181 12 82 172>;
   ssp-glass-type = <0>;
   ssp-mag-type = <1>;

   controller-data {
    cs-gpio = <&gpe2 6 0>;
    samsung,spi-feedback-delay = <0>;
   };
  };
 };

 sound {
  status = "okay";
  spkpdm-gpio;

  samsung,routing = "HEADSETMIC", "MICBIAS2A",
     "IN1BL", "HEADSETMIC",
     "DMIC1", "MICBIAS1A",
     "IN1AL", "DMIC1",
     "DMIC2", "MICBIAS1B",
     "IN2AL", "DMIC2",
     "VTS PAD DPDM", "DMIC1",
     "RECEIVER", "HPOUT3L",
     "RECEIVER", "HPOUT3R",
     "RECEIVER", "HPOUT4L",
     "RECEIVER", "HPOUT4R",
     "HEADPHONE", "HPOUT2L",
     "HEADPHONE", "HPOUT2R",
     "BLUETOOTH SPK", "ABOX UAIF3 Playback",
     "ABOX UAIF3 Capture", "BLUETOOTH MIC",
     "VOUTPUT", "ABOX UAIF0 Playback",
     "ABOX UAIF1 Capture", "VINPUT1",
     "ABOX UAIF4 Capture", "VINPUT2",
     "SPEAKER", "HiFi Playback",
     "VOUTPUTCALL", "ABOX UAIF2 Playback",
     "ABOX UAIF2 Capture", "VINPUTCALL",
     "VTS Virtual Output", "VTS Virtual Output Mux";

  mixer-paths = "mixer_paths_r01.xml";
 };

 gps {
  compatible = "samsung,exynos54xx-bcm4753";

  pinctrl-names = "hub_en";
  pinctrl-0 = <&ssp_gps_pwr_en>;

  gpios = <&gpf0 3 0x0>;
  status = "okay";
 };

 dwmmc2@11500000 {
  card-detect-invert;
 };

 hsi2c@10870000 {
  status = "okay";
  s2dos03_pmic@60 {
   regulators {
    dp_ldo2: s2dos03-ldo2 {
     regulator-name = "HRM_1.8V_AP";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
    };
    dp_ldo4: s2dos03-ldo4 {
     regulator-name = "HRM_3.3V_AP";
     regulator-min-microvolt = <3300000>;
     regulator-max-microvolt = <3300000>;
    };
   };
  };
 };

 speedy@15B50000{
  status = "okay";
  s2mps17mfd@00 {
   regulators {
    ldo34_reg: LDO34 {
     regulator-name = "tsp_io";
     regulator-min-microvolt = <1850000>;
     regulator-max-microvolt = <1850000>;
    };
    ldo35_reg: LDO35 {
     regulator-name = "tsp_avdd";
     regulator-min-microvolt = <3300000>;
     regulator-max-microvolt = <3300000>;
    };
   };
  };
 };

 hsi2c_26: hsi2c@10910000 {
  status = "okay";
  hrmsensor@57 {
   compatible = "hrmsensor";
   reg = <0x57>;
   interrupt-parent = <&gpe6>;
   interrupts = <6 0 0>;
   hrmsensor,hrm_int-gpio = <&gpe6 6 0>;
   pinctrl-names = "default", "sleep", "idle";
   pinctrl-0 = <&hrm_irq>;
   pinctrl-1 = <&hrm_irqsleep>;
   pinctrl-2 = <&hrm_irqidle>;
   hrmsensor,vdd_1p8 = "HRM_1.8V_AP";
   hrmsensor,led_3p3 = "HRM_3.3V_AP";
   hrmsensor,i2c_1p8 = "VDD_NFC_1P8";
  };
 };

 pinctrl@164B0000 {
  max77865_irq: max77865-irq {
   samsung,pins = "gpa1-6";
   samsung,pin-function = <0xf>;
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };

  muic_irq: muic-irq {
   samsung,pins = "gpa0-0";
   samsung,pin-pud = <0>;
   samsung,pin-drv = <0>;
  };
 };


 hsi2c_15: hsi2c@10860000 {
  status = "okay";

  drv2624@5A {
   compatible = "drv2624";
   reg = <0x5A>;
   status = "okay";

   motor_mode = <&gpf1 6 0>;
   motor_rst_n = <&gpe7 4 0>;

  };
 };

 hsi2c@10970000 {
  status = "okay";

  max77865@66 {
   compatible = "maxim,max77865";
   pinctrl-names = "default";
   pinctrl-0 = <&max77865_irq &muic_irq>;
   reg = <0x66>;
   max77865,irq-gpio = <&gpa1 6 1>;
   muic-universal,irq-gpio = <&gpa0 0 1>;
   muic-universal,chip_name = "max,max77865";
   max77865,wakeup;
   muic,undefined_range;

   regulators {
    ESAFEOUT1 {
     regulator-compatible = "safeout1";
     regulator-name = "safeout1_range";
     regulator-min-microvolt = <3300000>;
     regulator-max-microvolt = <4900000>;
     regulator-boot-on;
    };

    ESAFEOUT2 {
     regulator-compatible = "safeout2";
     regulator-name = "safeout2_range";
     regulator-min-microvolt = <3300000>;
     regulator-max-microvolt = <4900000>;
    };
   };
  };
 };

 pinctrl@164B0000 {
  dp_irq: dp_irq {
   samsung,pins = "gpa3-1";
   samsung,pin-function = <3>;
   samsung,pin-pud = <0>;
  };
 };

 displayport: displayport@0x11090000 {
  dp,aux_sw_oe = <&gpi1 3 0>;
  dp,usb_con_sel = <&gpi1 7 0>;
  dp,aux_vdd = "VDD_DP_3P3";
  dp,hpd_gpio_irq;

  pinctrl-names = "default";
  pinctrl-0 = <&dp_irq>;
 };

 hsi2c_3: hsi2c@109B0000 {
   gpios = <&gpc2 4 0 &gpc2 5 0>;
   status = "okay";
   clock-frequency = <400000>;
   samsung,reset-before-trans;

   pinctrl-names = "default","on_i2c","off_i2c";
   pinctrl-0 = <&hsi2c3_bus_in>;
   pinctrl-1 = <&hsi2c3_bus>;
   pinctrl-2 = <&hsi2c3_bus_in>;

   fimc-is-3m3@2D {
    compatible = "samsung,exynos5-fimc-is-cis-3m3";
    reg = <0x2D>;
    id = <2>;
    setfile = "default";
   };
 };

 hsi2c_4: hsi2c@109C0000 {
  gpios = <&gpc2 6 0 &gpc2 7 0>;
  status = "okay";
  clock-frequency = <400000>;
  samsung,reset-before-trans;

  pinctrl-names = "default","on_i2c","off_i2c";
  pinctrl-0 = <&hsi2c4_bus_in>;
  pinctrl-1 = <&hsi2c4_bus>;
  pinctrl-2 = <&hsi2c4_bus_in>;

  fimc-is-actuator@0F {
   compatible = "samsung,exynos5-fimc-is-actuator-ak7371";
   reg = <0x0F>;
   id = <2>;
   place = <2>;
  };
 };

 fimc_is_sensor_imx333: fimc-is_sensor_imx333@34 {
  status = "okay";
  gpio_cam_af_2p8_en = <&gpf1 0 0x1>;
  gpio_camio_1p8_en = <&gpe7 7 0x1>;
  power_seq_id = <1>;

  ois {
   product_name = <1>;
   i2c_addr = <0x48>;
   i2c_ch = <1>;
  };
 };

 fimc_is_sensor_2l2: fimc-is_sensor_2l2@5A {
  status = "okay";
  gpio_cam_af_2p8_en = <&gpf1 0 0x1>;
  gpio_camio_1p8_en = <&gpe7 7 0x1>;
  power_seq_id = <1>;

  ois {
   product_name = <1>;
   i2c_addr = <0x48>;
   i2c_ch = <1>;
  };
 };

 fimc_is_sensor_3m3: fimc-is_sensor_3m3@5A {
  compatible = "samsung,sensor-module-3m3";

  pinctrl-names = "pin0", "pin1", "pin2", "default", "release";
  pinctrl-0 = <>;
  pinctrl-1 = <&fimc_is_mclk0_out &fimc_is_mclk2_out>;
  pinctrl-2 = <&fimc_is_mclk0_fn &fimc_is_mclk2_fn>;
  pinctrl-3 = <&sub_cam_en_out &sub_cam_1p0_out &sub_cam_io_out &sub_cam_af_out &sub_cam_rst_out>;
  pinctrl-4 = <>;

  position = <2>;
  id = <2>;
  mclk_ch = <0>;
  sensor_i2c_ch = <2>;
  sensor_i2c_addr = <0x5A>;

  gpio_mclk = <&gpk0 0 0x1>;
  gpio_reset = <&gpc1 2 0x1>;
  gpio_ois_reset = <&gpe6 0 0x1>;
  gpio_camio_1p8_en = <&gpe7 7 0x1>;
  gpio_cam_1p0_en = <&gpe6 3 0x1>;
  gpio_cam_af_2p8_en = <&gpf1 0 0x1>;
  gpio_cam_2p8_en = <&gpa4 0 0x1>;

  power_seq_id = <1>;

  status = "okay";

  af {
   product_name = <17>;
   i2c_addr = <0x1E>;
   i2c_ch = <3>;
  };

  flash {
   product_name = <100>;
  };

  preprocessor {
   product_name = <100>;
  };

  internal_vc {
   vc_list = <1 1>;
  };
 };

 fimc_is@13140000 {
  pinctrl-names = "default","release";
  pinctrl-0 = <&fimc_is_flash_is &fimc_is_mclk0_out &fimc_is_mclk1_out &fimc_is_mclk2_out &fimc_is_mclk3_out>;
  pinctrl-1 = <>;

  vender {
   rear_sensor_id = <112>;
   front_sensor_id = <111>;
   rear_second_sensor_id = <33>;
   secure_sensor_id = <254>;
   use_module_check;
   use_ois_hsi2c;
   use_ois;

   check_sensor_vendor;
   f_rom_power = <1>;

   max_camera_num = <4>;
   camera_info0 {
    isp = <0>;
    cal_memory = <1>;
    read_version = <0>;
    core_voltage = <1>;
    upgrade = <0>;
    fw_write = <0>;
    fw_dump = <0>;
    companion = <1>;
    ois = <1>;
    valid = <1>;
          };
   camera_info1 {
    isp = <0>;
    cal_memory = <2>;
    read_version = <0>;
    core_voltage = <0>;
    upgrade = <0>;
    fw_write = <0>;
    fw_dump = <0>;
    companion = <1>;
    ois = <0>;
    valid = <1>;
          };
   camera_info2 {
    isp = <0>;
    cal_memory = <1>;
    read_version = <0>;
    core_voltage = <0>;
    upgrade = <0>;
    fw_write = <0>;
    fw_dump = <0>;
    companion = <0>;
    ois = <0>;
    valid = <0>;
          };
   camera_info3 {
    isp = <2>;
    cal_memory = <0>;
    read_version = <1>;
    core_voltage = <0>;
    upgrade = <0>;
    fw_write = <0>;
    fw_dump = <0>;
    companion = <0>;
    ois = <0>;
    valid = <1>;
   };
  };
 };

 phy@10E00000 {
     phy_revert;
 };
};
