
===========================================================================
report_checks -unconstrained
===========================================================================
======================= Fastest Corner ===================================

Startpoint: _310_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _287_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ CLK (in)
                                         CLK (net)
                  0.00    0.00    0.00 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.04    0.05    0.09    0.09 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.05    0.00    0.09 ^ clkbuf_2_0__f_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.04    0.05    0.10    0.19 ^ clkbuf_2_0__f_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_0__leaf_CLK (net)
                  0.05    0.00    0.19 ^ _310_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.02    0.12    0.26    0.45 ^ _310_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         x3.B (net)
                  0.12    0.00    0.45 ^ _132_/A (sky130_fd_sc_hd__xnor2_1)
     4    0.01    0.07    0.08    0.53 v _132_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _083_ (net)
                  0.07    0.00    0.53 v _136_/A (sky130_fd_sc_hd__or4_4)
     6    0.02    0.08    0.36    0.89 v _136_/X (sky130_fd_sc_hd__or4_4)
                                         _087_ (net)
                  0.08    0.00    0.89 v _137_/C (sky130_fd_sc_hd__or3_1)
     2    0.00    0.05    0.20    1.09 v _137_/X (sky130_fd_sc_hd__or3_1)
                                         _088_ (net)
                  0.05    0.00    1.09 v _147_/A (sky130_fd_sc_hd__and3_1)
     3    0.01    0.05    0.12    1.21 v _147_/X (sky130_fd_sc_hd__and3_1)
                                         _098_ (net)
                  0.05    0.00    1.21 v _161_/A (sky130_fd_sc_hd__or3_1)
     1    0.01    0.05    0.23    1.43 v _161_/X (sky130_fd_sc_hd__or3_1)
                                         _112_ (net)
                  0.05    0.00    1.43 v _177_/A (sky130_fd_sc_hd__xnor2_1)
     1    0.00    0.03    0.08    1.52 v _177_/Y (sky130_fd_sc_hd__xnor2_1)
                                         x83.Si (net)
                  0.03    0.00    1.52 v _287_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.52   data arrival time

                          4.93    4.93   clock core_clock (rise edge)
                          0.00    4.93   clock source latency
     1    0.02    0.00    0.00    4.93 ^ CLK (in)
                                         CLK (net)
                  0.00    0.00    4.93 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.04    0.05    0.09    5.02 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.05    0.00    5.02 ^ clkbuf_2_2__f_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.04    0.05    0.10    5.12 ^ clkbuf_2_2__f_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_2__leaf_CLK (net)
                  0.05    0.00    5.12 ^ _287_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    5.12   clock reconvergence pessimism
                         -0.07    5.05   library setup time
                                  5.05   data required time
-----------------------------------------------------------------------------
                                  5.05   data required time
                                 -1.52   data arrival time
-----------------------------------------------------------------------------
                                  3.53   slack (MET)



======================= Slowest Corner ===================================

Startpoint: _310_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _287_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ CLK (in)
                                         CLK (net)
                  0.00    0.00    0.00 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.04    0.10    0.22    0.22 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.10    0.00    0.22 ^ clkbuf_2_0__f_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.04    0.09    0.26    0.48 ^ clkbuf_2_0__f_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_0__leaf_CLK (net)
                  0.09    0.00    0.48 ^ _310_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.02    0.26    0.78    1.26 ^ _310_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         x3.B (net)
                  0.26    0.00    1.27 ^ _132_/A (sky130_fd_sc_hd__xnor2_1)
     4    0.01    0.20    0.30    1.56 v _132_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _083_ (net)
                  0.20    0.00    1.56 v _136_/A (sky130_fd_sc_hd__or4_4)
     6    0.02    0.21    1.20    2.76 v _136_/X (sky130_fd_sc_hd__or4_4)
                                         _087_ (net)
                  0.21    0.00    2.76 v _137_/C (sky130_fd_sc_hd__or3_1)
     2    0.00    0.16    0.80    3.56 v _137_/X (sky130_fd_sc_hd__or3_1)
                                         _088_ (net)
                  0.16    0.00    3.56 v _147_/A (sky130_fd_sc_hd__and3_1)
     3    0.01    0.12    0.39    3.95 v _147_/X (sky130_fd_sc_hd__and3_1)
                                         _098_ (net)
                  0.12    0.00    3.95 v _161_/A (sky130_fd_sc_hd__or3_1)
     1    0.01    0.17    0.91    4.86 v _161_/X (sky130_fd_sc_hd__or3_1)
                                         _112_ (net)
                  0.17    0.00    4.86 v _177_/A (sky130_fd_sc_hd__xnor2_1)
     1    0.00    0.08    0.25    5.11 v _177_/Y (sky130_fd_sc_hd__xnor2_1)
                                         x83.Si (net)
                  0.08    0.00    5.11 v _287_/D (sky130_fd_sc_hd__dfxtp_1)
                                  5.11   data arrival time

                          4.93    4.93   clock core_clock (rise edge)
                          0.00    4.93   clock source latency
     1    0.02    0.00    0.00    4.93 ^ CLK (in)
                                         CLK (net)
                  0.00    0.00    4.93 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.04    0.10    0.22    5.15 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.10    0.00    5.15 ^ clkbuf_2_2__f_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.04    0.09    0.26    5.41 ^ clkbuf_2_2__f_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_2__leaf_CLK (net)
                  0.09    0.00    5.41 ^ _287_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    5.41   clock reconvergence pessimism
                         -0.27    5.14   library setup time
                                  5.14   data required time
-----------------------------------------------------------------------------
                                  5.14   data required time
                                 -5.11   data arrival time
-----------------------------------------------------------------------------
                                  0.03   slack (MET)



======================= Typical Corner ===================================

Startpoint: _310_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _287_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ CLK (in)
                                         CLK (net)
                  0.00    0.00    0.00 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.04    0.06    0.13    0.13 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.06    0.00    0.13 ^ clkbuf_2_0__f_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.04    0.06    0.15    0.28 ^ clkbuf_2_0__f_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_0__leaf_CLK (net)
                  0.06    0.00    0.28 ^ _310_/CLK (sky130_fd_sc_hd__dfxtp_1)
     4    0.02    0.16    0.40    0.67 ^ _310_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         x3.B (net)
                  0.16    0.00    0.67 ^ _132_/A (sky130_fd_sc_hd__xnor2_1)
     4    0.01    0.10    0.14    0.81 v _132_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _083_ (net)
                  0.10    0.00    0.81 v _136_/A (sky130_fd_sc_hd__or4_4)
     6    0.02    0.11    0.60    1.41 v _136_/X (sky130_fd_sc_hd__or4_4)
                                         _087_ (net)
                  0.11    0.00    1.41 v _137_/C (sky130_fd_sc_hd__or3_1)
     2    0.00    0.08    0.34    1.75 v _137_/X (sky130_fd_sc_hd__or3_1)
                                         _088_ (net)
                  0.08    0.00    1.75 v _147_/A (sky130_fd_sc_hd__and3_1)
     3    0.01    0.06    0.18    1.94 v _147_/X (sky130_fd_sc_hd__and3_1)
                                         _098_ (net)
                  0.06    0.00    1.94 v _161_/A (sky130_fd_sc_hd__or3_1)
     1    0.01    0.08    0.39    2.33 v _161_/X (sky130_fd_sc_hd__or3_1)
                                         _112_ (net)
                  0.08    0.00    2.33 v _177_/A (sky130_fd_sc_hd__xnor2_1)
     1    0.00    0.04    0.13    2.46 v _177_/Y (sky130_fd_sc_hd__xnor2_1)
                                         x83.Si (net)
                  0.04    0.00    2.46 v _287_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.46   data arrival time

                          4.93    4.93   clock core_clock (rise edge)
                          0.00    4.93   clock source latency
     1    0.02    0.00    0.00    4.93 ^ CLK (in)
                                         CLK (net)
                  0.00    0.00    4.93 ^ clkbuf_0_CLK/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.04    0.06    0.13    5.06 ^ clkbuf_0_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_CLK (net)
                  0.06    0.00    5.06 ^ clkbuf_2_2__f_CLK/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.04    0.06    0.15    5.20 ^ clkbuf_2_2__f_CLK/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_2_2__leaf_CLK (net)
                  0.06    0.00    5.21 ^ _287_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    5.21   clock reconvergence pessimism
                         -0.11    5.10   library setup time
                                  5.10   data required time
-----------------------------------------------------------------------------
                                  5.10   data required time
                                 -2.46   data arrival time
-----------------------------------------------------------------------------
                                  2.64   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Fastest Corner ===================================

No paths found.

======================= Slowest Corner ===================================

No paths found.

======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Fastest Corner ===================================


max slew violations count Fastest: 0
max fanout violations count Fastest: 0
max cap violations count Fastest: 0
======================= Slowest Corner ===================================


max slew violations count Slowest: 0
max fanout violations count Slowest: 0
max cap violations count Slowest: 0
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 3 unannotated drivers.
 clkload0/Y
 clkload1/X
 clkload2/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 33 input ports missing set_input_delay.
  A[0]
  A[10]
  A[11]
  A[12]
  A[13]
  A[14]
  A[15]
  A[1]
  A[2]
  A[3]
  A[4]
  A[5]
  A[6]
  A[7]
  A[8]
  A[9]
  B[0]
  B[10]
  B[11]
  B[12]
  B[13]
  B[14]
  B[15]
  B[1]
  B[2]
  B[3]
  B[4]
  B[5]
  B[6]
  B[7]
  B[8]
  B[9]
  Cin
Warning: There are 50 unconstrained endpoints.
  Cout
  S[0]
  S[10]
  S[11]
  S[12]
  S[13]
  S[14]
  S[15]
  S[1]
  S[2]
  S[3]
  S[4]
  S[5]
  S[6]
  S[7]
  S[8]
  S[9]
  _290_/D
  _291_/D
  _292_/D
  _293_/D
  _294_/D
  _295_/D
  _296_/D
  _297_/D
  _298_/D
  _299_/D
  _300_/D
  _301_/D
  _302_/D
  _303_/D
  _304_/D
  _305_/D
  _306_/D
  _307_/D
  _308_/D
  _309_/D
  _310_/D
  _311_/D
  _312_/D
  _313_/D
  _314_/D
  _315_/D
  _316_/D
  _317_/D
  _318_/D
  _319_/D
  _320_/D
  _321_/D
  _322_/D
