
*** Running vivado
    with args -log CarAntiTheftAlarmSystem.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CarAntiTheftAlarmSystem.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source CarAntiTheftAlarmSystem.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1000.031 ; gain = 0.000
Command: synth_design -top CarAntiTheftAlarmSystem -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25844
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 1000.031 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CarAntiTheftAlarmSystem' [C:/Users/prash/Google Drive/Verilog Codes/Car Anti-Theft Alarm System/Car Anti-Theft Alarm System/Car Anti-Theft Alarm System.srcs/sources_1/new/Car Anti-Theft Alarm System.v:1]
INFO: [Synth 8-6157] synthesizing module 'Debouncer' [C:/Users/prash/Google Drive/Verilog Codes/Car Anti-Theft Alarm System/Car Anti-Theft Alarm System/Car Anti-Theft Alarm System.srcs/sources_1/new/Car Anti-Theft Alarm System.v:20]
INFO: [Synth 8-6155] done synthesizing module 'Debouncer' (1#1) [C:/Users/prash/Google Drive/Verilog Codes/Car Anti-Theft Alarm System/Car Anti-Theft Alarm System/Car Anti-Theft Alarm System.srcs/sources_1/new/Car Anti-Theft Alarm System.v:20]
INFO: [Synth 8-6157] synthesizing module 'FuelPumpLogic' [C:/Users/prash/Google Drive/Verilog Codes/Car Anti-Theft Alarm System/Car Anti-Theft Alarm System/Car Anti-Theft Alarm System.srcs/sources_1/new/Car Anti-Theft Alarm System.v:40]
INFO: [Synth 8-6155] done synthesizing module 'FuelPumpLogic' (2#1) [C:/Users/prash/Google Drive/Verilog Codes/Car Anti-Theft Alarm System/Car Anti-Theft Alarm System/Car Anti-Theft Alarm System.srcs/sources_1/new/Car Anti-Theft Alarm System.v:40]
INFO: [Synth 8-6157] synthesizing module 'AntiTheftFSM' [C:/Users/prash/Google Drive/Verilog Codes/Car Anti-Theft Alarm System/Car Anti-Theft Alarm System/Car Anti-Theft Alarm System.srcs/sources_1/new/Car Anti-Theft Alarm System.v:52]
	Parameter OffDisarmed bound to: 3'b000 
	Parameter OffArmed bound to: 3'b001 
	Parameter OnDisarmed bound to: 3'b010 
	Parameter Siren bound to: 3'b011 
	Parameter TimeWait bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'AntiTheftFSM' (3#1) [C:/Users/prash/Google Drive/Verilog Codes/Car Anti-Theft Alarm System/Car Anti-Theft Alarm System/Car Anti-Theft Alarm System.srcs/sources_1/new/Car Anti-Theft Alarm System.v:52]
INFO: [Synth 8-6157] synthesizing module 'TimeParameters' [C:/Users/prash/Google Drive/Verilog Codes/Car Anti-Theft Alarm System/Car Anti-Theft Alarm System/Car Anti-Theft Alarm System.srcs/sources_1/new/Car Anti-Theft Alarm System.v:259]
INFO: [Synth 8-6155] done synthesizing module 'TimeParameters' (4#1) [C:/Users/prash/Google Drive/Verilog Codes/Car Anti-Theft Alarm System/Car Anti-Theft Alarm System/Car Anti-Theft Alarm System.srcs/sources_1/new/Car Anti-Theft Alarm System.v:259]
INFO: [Synth 8-6157] synthesizing module 'Timer1Hz' [C:/Users/prash/Google Drive/Verilog Codes/Car Anti-Theft Alarm System/Car Anti-Theft Alarm System/Car Anti-Theft Alarm System.srcs/sources_1/new/Car Anti-Theft Alarm System.v:277]
INFO: [Synth 8-6155] done synthesizing module 'Timer1Hz' (5#1) [C:/Users/prash/Google Drive/Verilog Codes/Car Anti-Theft Alarm System/Car Anti-Theft Alarm System/Car Anti-Theft Alarm System.srcs/sources_1/new/Car Anti-Theft Alarm System.v:277]
INFO: [Synth 8-6155] done synthesizing module 'CarAntiTheftAlarmSystem' (6#1) [C:/Users/prash/Google Drive/Verilog Codes/Car Anti-Theft Alarm System/Car Anti-Theft Alarm System/Car Anti-Theft Alarm System.srcs/sources_1/new/Car Anti-Theft Alarm System.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 1000.031 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1000.031 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 1000.031 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1000.031 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/prash/Google Drive/Verilog Codes/Car Anti-Theft Alarm System/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [C:/Users/prash/Google Drive/Verilog Codes/Car Anti-Theft Alarm System/Zybo-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/prash/Google Drive/Verilog Codes/Car Anti-Theft Alarm System/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CarAntiTheftAlarmSystem_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CarAntiTheftAlarmSystem_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1081.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1081.355 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:53 . Memory (MB): peak = 1081.355 ; gain = 81.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:53 . Memory (MB): peak = 1081.355 ; gain = 81.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:53 . Memory (MB): peak = 1081.355 ; gain = 81.324
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'AntiTheftFSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             OffDisarmed |                              000 |                              000
                TimeWait |                              001 |                              100
                OffArmed |                              010 |                              001
                   Siren |                              011 |                              011
              OnDisarmed |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'AntiTheftFSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:55 . Memory (MB): peak = 1081.355 ; gain = 81.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input   27 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	  21 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 19    
	   3 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:01:00 . Memory (MB): peak = 1081.355 ; gain = 81.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:01:12 . Memory (MB): peak = 1081.355 ; gain = 81.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:01:13 . Memory (MB): peak = 1088.938 ; gain = 88.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:01:14 . Memory (MB): peak = 1100.500 ; gain = 100.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:01:20 . Memory (MB): peak = 1100.500 ; gain = 100.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:20 . Memory (MB): peak = 1100.500 ; gain = 100.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:01:20 . Memory (MB): peak = 1100.500 ; gain = 100.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:01:20 . Memory (MB): peak = 1100.500 ; gain = 100.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:01:20 . Memory (MB): peak = 1100.500 ; gain = 100.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:01:20 . Memory (MB): peak = 1100.500 ; gain = 100.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    37|
|3     |LUT1   |     7|
|4     |LUT2   |    14|
|5     |LUT3   |     3|
|6     |LUT4   |    56|
|7     |LUT5   |    30|
|8     |LUT6   |    14|
|9     |FDRE   |   176|
|10    |IBUF   |     7|
|11    |OBUF   |     3|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:01:20 . Memory (MB): peak = 1100.500 ; gain = 100.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:01:08 . Memory (MB): peak = 1100.500 ; gain = 19.145
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:01:20 . Memory (MB): peak = 1100.500 ; gain = 100.469
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1108.352 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1109.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:55 . Memory (MB): peak = 1109.352 ; gain = 109.320
INFO: [Common 17-1381] The checkpoint 'C:/Users/prash/Google Drive/Verilog Codes/Car Anti-Theft Alarm System/Car Anti-Theft Alarm System/Car Anti-Theft Alarm System.runs/synth_1/CarAntiTheftAlarmSystem.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CarAntiTheftAlarmSystem_utilization_synth.rpt -pb CarAntiTheftAlarmSystem_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 10 15:32:55 2021...
