<file>
<record>
<title>The future of wires</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;citation_for_view=e7V7-gEAAAAJ:u-x6o8ySG0sC</link>
<authors>R Ho, KW Mai, MA Horowitz</authors>
<source>Proceedings of the IEEE 89 (4), 490-504</source>
<citations>1143</citations>
<pub_year>2001</pub_year>
</record>
<record>
<title>The stanford dash multiprocessor</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;citation_for_view=e7V7-gEAAAAJ:u5HHmVD_uO8C</link>
<authors>D Lenoski, J Laudon, K Gharachorloo, WD Weber, A Gupta, J Hennessy, M ...</authors>
<source>Computer 25 (3), 63-79</source>
<citations>1136</citations>
<pub_year>1992</pub_year>
</record>
<record>
<title>The stanford flash multiprocessor</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;citation_for_view=e7V7-gEAAAAJ:d1gkVwhDpl0C</link>
<authors>J Kuskin, D Ofelt, M Heinrich, J Heinlein, R Simoni, K Gharachorloo, J ...</authors>
<source>Computer Architecture, 1994., Proceedings the 21st Annual International ...</source>
<citations>845</citations>
<pub_year>1994</pub_year>
</record>
<record>
<title>Signal delay in RC tree networks</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;citation_for_view=e7V7-gEAAAAJ:9yKSN-GCB0IC</link>
<authors>JRPPMA Horowitz</authors>
<source>IEEE transactions on computer-aided design 2 (3), 202-211</source>
<citations>736</citations>
<pub_year>1983</pub_year>
</record>
<record>
<title>An evaluation of directory schemes for cache coherence</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;citation_for_view=e7V7-gEAAAAJ:2osOgNQ5qMEC</link>
<authors>A Agarwal, R Simoni, J Hennessy, M Horowitz</authors>
<source>ACM SIGARCH Computer Architecture News 16 (2), 280-298</source>
<citations>586</citations>
<pub_year>1988</pub_year>
</record>
<record>
<title>Energy dissipation in general purpose microprocessors</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;citation_for_view=e7V7-gEAAAAJ:UeHWp8X0CEIC</link>
<authors>R Gonzalez, M Horowitz</authors>
<source>Solid-State Circuits, IEEE Journal of 31 (9), 1277-1284</source>
<citations>544</citations>
<pub_year>1996</pub_year>
</record>
<record>
<title>Architectural support for copy and tamper resistant software</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;citation_for_view=e7V7-gEAAAAJ:qjMakFHDy7sC</link>
<authors>D Lie, C Thekkath, M Mitchell, P Lincoln, D Boneh, J Mitchell, M Horowitz</authors>
<source>ACM SIGPLAN Notices 35 (11), 168-177</source>
<citations>517</citations>
<pub_year>2000</pub_year>
</record>
<record>
<title>Supply and threshold voltage scaling for low power CMOS</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;citation_for_view=e7V7-gEAAAAJ:Y0pCki6q_DkC</link>
<authors>R Gonzalez, BM Gordon, MA Horowitz</authors>
<source>Solid-State Circuits, IEEE Journal of 32 (8), 1210-1216</source>
<citations>433</citations>
<pub_year>1997</pub_year>
</record>
<record>
<title>Light field photography with a hand-held plenoptic camera</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;citation_for_view=e7V7-gEAAAAJ:8k81kl-MbHgC</link>
<authors>R Ng, M Levoy, M Br√©dif, G Duval, M Horowitz, P Hanrahan</authors>
<source>Computer Science Technical Report CSTR 2 (11)</source>
<citations>425</citations>
<pub_year>2005</pub_year>
</record>
<record>
<title>Clustered voltage scaling technique for low-power design</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;citation_for_view=e7V7-gEAAAAJ:IjCSPb-OGe4C</link>
<authors>K Usami, M Horowitz</authors>
<source>Proceedings of the 1995 international symposium on Low power design, 3-8</source>
<citations>412</citations>
<pub_year>1995</pub_year>
</record>
<record>
<title>Smart memories: A modular reconfigurable architecture</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;citation_for_view=e7V7-gEAAAAJ:zYLM7Y9cAGgC</link>
<authors>K Mai, T Paaske, N Jayasena, R Ho, WJ Dally, M Horowitz</authors>
<source>ACM SIGARCH Computer Architecture News 28 (2), 161-171</source>
<citations>390</citations>
<pub_year>2000</pub_year>
</record>
<record>
<title>High performance imaging using large camera arrays</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;citation_for_view=e7V7-gEAAAAJ:0EnyYjriUFMC</link>
<authors>B Wilburn, N Joshi, V Vaish, EV Talvala, E Antunez, A Barth, A Adams, M ...</authors>
<source>ACM Transactions on Graphics (TOG) 24 (3), 765-776</source>
<citations>386</citations>
<pub_year>2005</pub_year>
</record>
<record>
<title>Tiny Tera: a packet switch core</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;citation_for_view=e7V7-gEAAAAJ:Tyk-4Ss8FVUC</link>
<authors>N McKeown, M Izzard, A Mekkittikul, W Ellersick, M Horowitz</authors>
<source>Micro, IEEE 17 (1), 26-33</source>
<citations>382</citations>
<pub_year>1997</pub_year>
</record>
<record>
<title>A semidigital dual delay-locked loop</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;citation_for_view=e7V7-gEAAAAJ:W7OEmFMy1HYC</link>
<authors>S Sidiropoulos, MA Horowitz</authors>
<source>Solid-State Circuits, IEEE Journal of 32 (11), 1683-1692</source>
<citations>381</citations>
<pub_year>1997</pub_year>
</record>
<record>
<title>Apparatus for synchronously generating clock signals in a data processing system</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;citation_for_view=e7V7-gEAAAAJ:eQOLeE2rZwMC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 5,243,703</source>
<citations>337</citations>
<pub_year>1993</pub_year>
</record>
<record>
<title>Electrical current source circuitry for a bus</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;citation_for_view=e7V7-gEAAAAJ:YsMSGLbcyi4C</link>
<authors>MA Horowitz, JA Gasbarro, W Leung</authors>
<source>US Patent 5,254,883</source>
<citations>333</citations>
<pub_year>1993</pub_year>
</record>
<record>
<title>Method and circuitry for minimizing clock-data skew in a bus system</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;citation_for_view=e7V7-gEAAAAJ:WF5omc3nYNoC</link>
<authors>JA Gasbarro, MA Horowitz, RM Barth, WKM Lee, W Leung, PM Farmwald</authors>
<source>US Patent 5,432,823</source>
<citations>321</citations>
<pub_year>1995</pub_year>
</record>
<record>
<title>Precise delay generation using coupled oscillators</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;citation_for_view=e7V7-gEAAAAJ:_FxGoFyzp5QC</link>
<authors>JG Maneatis, MA Horowitz</authors>
<source>Solid-State Circuits, IEEE Journal of 28 (12), 1273-1282</source>
<citations>313</citations>
<pub_year>1993</pub_year>
</record>
<record>
<title>An analytical cache model</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;citation_for_view=e7V7-gEAAAAJ:ufrVoPGSRksC</link>
<authors>A Agarwal, J Hennessy, M Horowitz</authors>
<source>ACM Transactions on Computer Systems (TOCS) 7 (2), 184-215</source>
<citations>308</citations>
<pub_year>1989</pub_year>
</record>
<record>
<title>High speed bus system</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;citation_for_view=e7V7-gEAAAAJ:LkGwnXOMwfcC</link>
<authors>MA Horowitz, WKM Lee</authors>
<source>US Patent 5,355,391</source>
<citations>304</citations>
<pub_year>1994</pub_year>
</record>
<record>
<title>Cache performance of operating system and multiprogramming workloads</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=20&amp;citation_for_view=e7V7-gEAAAAJ:roLk4NBRz8UC</link>
<authors>A Agarwal, J Hennessy, M Horowitz</authors>
<source>ACM Transactions on Computer Systems (TOCS) 6 (4), 393-431</source>
<citations>285</citations>
<pub_year>1988</pub_year>
</record>
<record>
<title>Low-power digital design</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=20&amp;citation_for_view=e7V7-gEAAAAJ:hqOjcs7Dif8C</link>
<authors>M Horowitz, T Indermaur, R Gonzalez</authors>
<source>Low Power Electronics, 1994. Digest of Technical Papers., IEEE Symposium, 8-11</source>
<citations>281</citations>
<pub_year>1994</pub_year>
</record>
<record>
<title>ATUM: A new technique for capturing address traces using microcode</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=20&amp;citation_for_view=e7V7-gEAAAAJ:Se3iqnhoufwC</link>
<authors>A Agarwal, RL Sites, M Horowitz</authors>
<source>ACM SIGARCH Computer Architecture News 14 (2), 119-127</source>
<citations>276</citations>
<pub_year>1986</pub_year>
</record>
<record>
<title>Integrated circuit I/O using high performance bus interface</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=20&amp;citation_for_view=e7V7-gEAAAAJ:5nxA0vEk-isC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 5,319,755</source>
<citations>267</citations>
<pub_year>1994</pub_year>
</record>
<record>
<title>Scaling internet routers using optics</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=20&amp;citation_for_view=e7V7-gEAAAAJ:MXK_kJrjxJIC</link>
<authors>I Keslassy, ST Chuang, K Yu, D Miller, M Horowitz, O Solgaard, N McKeown</authors>
<source>Proceedings of the 2003 conference on Applications, technologies ...</source>
<citations>264</citations>
<pub_year>2003</pub_year>
</record>
<record>
<title>Limits on multiple instruction issue</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=20&amp;citation_for_view=e7V7-gEAAAAJ:UebtZRa9Y70C</link>
<authors>MD Smith, M Johnson, MA Horowitz</authors>
<source>ACM SIGARCH Computer Architecture News 17 (2), 290-302</source>
<citations>249</citations>
<pub_year>1989</pub_year>
</record>
<record>
<title>Method and circuitry for clock synchronization</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=20&amp;citation_for_view=e7V7-gEAAAAJ:3fE2CSJIrl8C</link>
<authors>W Leung, MA Horowitz</authors>
<source>US Patent 5,485,490</source>
<citations>230</citations>
<pub_year>1996</pub_year>
</record>
<record>
<title>A zero-overhead self-timed 160-ns 54-b CMOS divider</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=20&amp;citation_for_view=e7V7-gEAAAAJ:KlAtU1dfN6UC</link>
<authors>TE Williams, MA Horowitz</authors>
<source>Solid-State Circuits, IEEE Journal of 26 (11), 1651-1661</source>
<citations>216</citations>
<pub_year>1991</pub_year>
</record>
<record>
<title>Boosting beyond static scheduling in a superscalar processor</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=20&amp;citation_for_view=e7V7-gEAAAAJ:kNdYIx-mwKoC</link>
<authors>MD Smith, MS Lam, MA Horowitz</authors>
<source>ACM SIGARCH Computer Architecture News 18 (3a), 344-354</source>
<citations>213</citations>
<pub_year>1990</pub_year>
</record>
<record>
<title>Memory module having memory devices containing internal device ID registers and method of initializing same</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=20&amp;citation_for_view=e7V7-gEAAAAJ:YOwf2qJgpHMC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 5,928,343</source>
<citations>212</citations>
<pub_year>1999</pub_year>
</record>
<record>
<title>A0. 3-Œºm CMOS 8-Gb/s 4-PAM serial link transceiver</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=20&amp;citation_for_view=e7V7-gEAAAAJ:ULOm3_A8WrAC</link>
<authors>R Farjad-Rad</authors>
<source>IEEE Journal of Solid-State Circuits 35 (5)</source>
<citations>209</citations>
<pub_year>2000</pub_year>
</record>
<record>
<title>Memory circuitry having bus interface for receiving information in packets and access time registers</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=20&amp;citation_for_view=e7V7-gEAAAAJ:_kc_bZDykSQC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 5,606,717</source>
<citations>209</citations>
<pub_year>1997</pub_year>
</record>
<record>
<title>Delay locked loop circuitry for clock delay adjustment</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=20&amp;citation_for_view=e7V7-gEAAAAJ:4DMP91E08xMC</link>
<authors>KS Donnelly, PS Chau, MA Horowitz, TH Lee, MG Johnson, BC Lau, L Yu, BW ...</authors>
<source>US Patent 7,308,065</source>
<citations>198</citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>The implementation of a 2-core, multi-threaded itanium family processor</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=20&amp;citation_for_view=e7V7-gEAAAAJ:M3ejUd6NZC8C</link>
<authors>S Naffziger, B Stackhouse, T Grutkowski, D Josephson, J Desai, E Alon, M ...</authors>
<source>Solid-State Circuits, IEEE Journal of 41 (1), 197-209</source>
<citations>191</citations>
<pub_year>2006</pub_year>
</record>
<record>
<title>Integrated circuit I/O using a high performance bus interface</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=20&amp;citation_for_view=e7V7-gEAAAAJ:dFKc6_kCK1wC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 5,513,327</source>
<citations>188</citations>
<pub_year>1996</pub_year>
</record>
<record>
<title>A portable digital DLL for high-speed CMOS interface circuits</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=20&amp;citation_for_view=e7V7-gEAAAAJ:9ZlFYXVOiuMC</link>
<authors>BW Garlepp, KS Donnelly, J Kim, PS Chau, JL Zerbe, C Huang, CV Tran, CL ...</authors>
<source>Solid-State Circuits, IEEE Journal of 34 (5), 632-644</source>
<citations>187</citations>
<pub_year>1999</pub_year>
</record>
<record>
<title>High-speed electrical signaling: overview and limitations</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=20&amp;citation_for_view=e7V7-gEAAAAJ:aqlVkmm33-oC</link>
<authors>M Horowitz, CKK Yang, S Sidiropoulos</authors>
<source>Micro, IEEE 18 (1), 12-24</source>
<citations>187</citations>
<pub_year>1998</pub_year>
</record>
<record>
<title>A 0.5-Œºm CMOS 4.0-Gbit/s serial link transceiver with data recovery using oversampling</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=20&amp;citation_for_view=e7V7-gEAAAAJ:4TOpqqG69KYC</link>
<authors>CKK Yang, R Farjad-Rad, MA Horowitz</authors>
<source>Solid-State Circuits, IEEE Journal of 33 (5), 713-722</source>
<citations>185</citations>
<pub_year>1998</pub_year>
</record>
<record>
<title>Architecture validation for processors</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=20&amp;citation_for_view=e7V7-gEAAAAJ:Zph67rFs4hoC</link>
<authors>RC Ho, C Han Yang, MA Horowitz, DL Dill</authors>
<source>Computer Architecture, 1995. Proceedings., 22nd Annual International ...</source>
<citations>185</citations>
<pub_year>1995</pub_year>
</record>
<record>
<title>Equalization and clock recovery for a 2.5-10-Gb/s 2-PAM/4-PAM backplane transceiver cell</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=20&amp;citation_for_view=e7V7-gEAAAAJ:qxL8FJ1GzNcC</link>
<authors>JL Zerbe, CW Werner, V Stojanovic, F Chen, J Wei, G Tsang, D Kim, WF ...</authors>
<source>Solid-State Circuits, IEEE Journal of 38 (12), 2121-2130</source>
<citations>184</citations>
<pub_year>2003</pub_year>
</record>
<record>
<title>Scaling, power, and the future of CMOS</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=40&amp;citation_for_view=e7V7-gEAAAAJ:_Qo2XoVZTnwC</link>
<authors>M Horowitz, E Alon, D Patil, S Naffziger, R Kumar, K Bernstein</authors>
<source>Electron Devices Meeting, 2005. IEDM Technical Digest. IEEE International, 7 ...</source>
<citations>181</citations>
<pub_year>2005</pub_year>
</record>
<record>
<title>Performance tradeoffs in cache design</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=40&amp;citation_for_view=e7V7-gEAAAAJ:mVmsd5A6BfQC</link>
<authors>S Prybylski, M Horowitz, J Hennessy</authors>
<source>ACM SIGARCH Computer Architecture News 16 (2), 290-298</source>
<citations>173</citations>
<pub_year>1988</pub_year>
</record>
<record>
<title>A fully digital, energy-efficient, adaptive power-supply regulator</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=40&amp;citation_for_view=e7V7-gEAAAAJ:QIV2ME_5wuYC</link>
<authors>GY Wei, M Horowitz</authors>
<source>Solid-State Circuits, IEEE Journal of 34 (4), 520-528</source>
<citations>165</citations>
<pub_year>1999</pub_year>
</record>
<record>
<title>Light field video camera</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=40&amp;citation_for_view=e7V7-gEAAAAJ:BAanoTsO0WEC</link>
<authors>BS Wilburn, M Smulski, HHK Lee, MA Horowitz</authors>
<source>Electronic Imaging 2002, 29-36</source>
<citations>163</citations>
<pub_year>2001</pub_year>
</record>
<record>
<title>Implementing an untrusted operating system on trusted hardware</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=40&amp;citation_for_view=e7V7-gEAAAAJ:hC7cP41nSMkC</link>
<authors>D Lie, CA Thekkath, M Horowitz</authors>
<source>ACM SIGOPS Operating Systems Review 37 (5), 178-192</source>
<citations>158</citations>
<pub_year>2003</pub_year>
</record>
<record>
<title>The performance impact of flexibility in the Stanford FLASH multiprocessor</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=40&amp;citation_for_view=e7V7-gEAAAAJ:Wp0gIr-vW9MC</link>
<authors>M Heinrich, J Kuskin, D Ofelt, J Heinlein, J Baxter, JP Singh, R Simoni, K ...</authors>
<source>ACM SIGPLAN Notices 29 (11), 274-285</source>
<citations>158</citations>
<pub_year>1994</pub_year>
</record>
<record>
<title>Dual photography</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=40&amp;citation_for_view=e7V7-gEAAAAJ:GnPB-g6toBAC</link>
<authors>P Sen, B Chen, G Garg, SR Marschner, M Horowitz, M Levoy, H Lensch</authors>
<source>ACM Transactions on Graphics (TOG) 24 (3), 745-755</source>
<citations>157</citations>
<pub_year>2005</pub_year>
</record>
<record>
<title>Timing models for MOS circuits</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=40&amp;citation_for_view=e7V7-gEAAAAJ:L8Ckcad2t8MC</link>
<authors>MA Horowitz</authors>
<source>Stanford University</source>
<citations>157</citations>
<pub_year>1983</pub_year>
</record>
<record>
<title>A replica technique for wordline and sense control in low-power SRAM's</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=40&amp;citation_for_view=e7V7-gEAAAAJ:-f6ydRqryjwC</link>
<authors>BS Amrutur, MA Horowitz</authors>
<source>Solid-State Circuits, IEEE Journal of 33 (8), 1208-1219</source>
<citations>155</citations>
<pub_year>1998</pub_year>
</record>
<record>
<title>IRSIM: An incremental MOS switch-level simulator</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=40&amp;citation_for_view=e7V7-gEAAAAJ:dhFuZR0502QC</link>
<authors>A Salz, M Horowitz</authors>
<source>Design Automation, 1989. 26th Conference on, 173-178</source>
<citations>153</citations>
<pub_year>1989</pub_year>
</record>
<record>
<title>Bus system optimization</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=40&amp;citation_for_view=e7V7-gEAAAAJ:4JMBOYKVnBMC</link>
<authors>JLV Zerbe, KS Donnelly, S Sidiropoulos, DC Stark, MA Horowitz, L Yu, R Vu, J ...</authors>
<source>US Patent 6,643,787</source>
<citations>152</citations>
<pub_year>2003</pub_year>
</record>
<record>
<title>A 0.4-Œºm CMOS 10-Gb/s 4-PAM pre-emphasis serial link transmitter</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=40&amp;citation_for_view=e7V7-gEAAAAJ:HDshCWvjkbEC</link>
<authors>R Farjad-Rad, CKK Yang, MA Horowitz, TH Lee</authors>
<source>Solid-State Circuits, IEEE Journal of 34 (5), 580-585</source>
<citations>149</citations>
<pub_year>1999</pub_year>
</record>
<record>
<title>Skew-tolerant domino circuits</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=40&amp;citation_for_view=e7V7-gEAAAAJ:7PzlFSSx8tAC</link>
<authors>D Harris, MA Horowitz</authors>
<source>Solid-State Circuits, IEEE Journal of 32 (11), 1702-1711</source>
<citations>149</citations>
<pub_year>1997</pub_year>
</record>
<record>
<title>Speed and Power Scaling of SRAM's</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=40&amp;citation_for_view=e7V7-gEAAAAJ:TQgYirikUcIC</link>
<authors>BS Amrutur, MA Horowitz</authors>
<source>Solid-State Circuits, IEEE Journal of 35 (2), 175-185</source>
<citations>145</citations>
<pub_year>2000</pub_year>
</record>
<record>
<title>Efficient superscalar performance through boosting</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=40&amp;citation_for_view=e7V7-gEAAAAJ:qUcmZB5y_30C</link>
<authors>MD Smith, M Horowitz, MS Lam</authors>
<source>ACM SIGPLAN Notices 27 (9), 248-259</source>
<citations>145</citations>
<pub_year>1992</pub_year>
</record>
<record>
<title>Methods for true energy-performance optimization</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=40&amp;citation_for_view=e7V7-gEAAAAJ:e5wmG9Sq2KIC</link>
<authors>D Markovic, V Stojanovic, B Nikolic, MA Horowitz, RW Brodersen</authors>
<source>Solid-State Circuits, IEEE Journal of 39 (8), 1282-1293</source>
<citations>142</citations>
<pub_year>2004</pub_year>
</record>
<record>
<title>Apparatus and method for topography dependent signaling</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=40&amp;citation_for_view=e7V7-gEAAAAJ:maZDTaKrznsC</link>
<authors>MA Horowitz, RM Barth, CE Hampel, A Moncayo, KS Donnelly, JL Zerbe</authors>
<source>US Patent 6,321,282</source>
<citations>142</citations>
<pub_year>2001</pub_year>
</record>
<record>
<title>A 0.8-Œºm CMOS 2.5 Gb/s oversampling receiver and transmitter for serial links</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=40&amp;citation_for_view=e7V7-gEAAAAJ:ZeXyd9-uunAC</link>
<authors>CKK Yang, MA Horowitz</authors>
<source>Solid-State Circuits, IEEE Journal of 31 (12), 2015-2023</source>
<citations>140</citations>
<pub_year>1996</pub_year>
</record>
<record>
<title>Light field microscopy</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=40&amp;citation_for_view=e7V7-gEAAAAJ:CHSYGLWDkRkC</link>
<authors>M Levoy, R Ng, A Adams, M Footer, M Horowitz</authors>
<source>ACM Transactions on Graphics (TOG) 25 (3), 924-934</source>
<citations>139</citations>
<pub_year>2006</pub_year>
</record>
<record>
<title>METHOD AND APPARATUS FOR POWER CONTROL IN DEVICES</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=40&amp;citation_for_view=e7V7-gEAAAAJ:qPeb-qHga9sC</link>
<authors>F WARE, J GASBARRO, J DILLON, M GRIFFIN, R BARTH, M HOROWITZ</authors>
<source>WO Patent 1,994,028,477</source>
<citations>138</citations>
<pub_year>1994</pub_year>
</record>
<record>
<title>Interleaving: A multithreading technique targeting multiprocessors and workstations</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=60&amp;citation_for_view=e7V7-gEAAAAJ:hFOr9nPyWt4C</link>
<authors>J Laudon, A Gupta, M Horowitz</authors>
<source>ACM SIGPLAN Notices 29 (11), 308-318</source>
<citations>138</citations>
<pub_year>1994</pub_year>
</record>
<record>
<title>A 700-Mb/s/pin CMOS signaling interface using current integrating receivers</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=60&amp;citation_for_view=e7V7-gEAAAAJ:R3hNpaxXUhUC</link>
<authors>S Sidiropoulos, M Horowitz</authors>
<source>Solid-State Circuits, IEEE Journal of 32 (5), 681-690</source>
<citations>137</citations>
<pub_year>1997</pub_year>
</record>
<record>
<title>Integrated circuit I/O using a high performance bus interface</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=60&amp;citation_for_view=e7V7-gEAAAAJ:RHpTSmoSYBkC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 5,638,334</source>
<citations>134</citations>
<pub_year>1997</pub_year>
</record>
<record>
<title>Circuits and techniques for high-resolution measurement of on-chip power supply noise</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=60&amp;citation_for_view=e7V7-gEAAAAJ:k_IJM867U9cC</link>
<authors>E Alon, V Stojanovic, MA Horowitz</authors>
<source>Solid-State Circuits, IEEE Journal of 40 (4), 820-828</source>
<citations>132</citations>
<pub_year>2005</pub_year>
</record>
<record>
<title>Adaptive bandwidth DLLs and PLLs using regulated supply CMOS buffers</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=60&amp;citation_for_view=e7V7-gEAAAAJ:r0BpntZqJG4C</link>
<authors>S Sidiropoulos, D Liu, J Kim, G Wei, M Horowitz</authors>
<source>VLSI Circuits, 2000. Digest of Technical Papers. 2000 Symposium on, 124-127</source>
<citations>132</citations>
<pub_year>2000</pub_year>
</record>
<record>
<title>A variable-frequency parallel I/O interface with adaptive power-supply regulation</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=60&amp;citation_for_view=e7V7-gEAAAAJ:j3f4tGmQtD8C</link>
<authors>GY Wei, J Kim, D Liu, S Sidiropoulos, MA Horowitz</authors>
<source>Solid-State Circuits, IEEE Journal of 35 (11), 1600-1610</source>
<citations>129</citations>
<pub_year>2000</pub_year>
</record>
<record>
<title>Delay locked loop circuitry for clock delay adjustment</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=60&amp;citation_for_view=e7V7-gEAAAAJ:TFP_iSt0sucC</link>
<authors>KS Donnelly, PS Chau, MA Horowitz, TH Lee, MG Johnson, BC Lau, L Yu, BW ...</authors>
<source>US Patent 6,539,072</source>
<citations>125</citations>
<pub_year>2003</pub_year>
</record>
<record>
<title>A low power switching power supply for self-clocked systems</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=60&amp;citation_for_view=e7V7-gEAAAAJ:BqipwSGYUEgC</link>
<authors>GY Wei, M Horowitz</authors>
<source>Low Power Electronics and Design, 1996., International Symposium on, 313-317</source>
<citations>124</citations>
<pub_year>1996</pub_year>
</record>
<record>
<title>Modeling and analysis of high-speed links</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=60&amp;citation_for_view=e7V7-gEAAAAJ:isC4tDSrTZIC</link>
<authors>V Stojanovic, M Horowitz</authors>
<source>Custom Integrated Circuits Conference, 2003. Proceedings of the IEEE 2003 ...</source>
<citations>120</citations>
<pub_year>2003</pub_year>
</record>
<record>
<title>FLASH vs.(simulated) FLASH: Closing the simulation loop</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=60&amp;citation_for_view=e7V7-gEAAAAJ:bEWYMUwI8FkC</link>
<authors>J Gibson, R Kunz, D Ofelt, M Horowitz, J Hennessy, M Heinrich</authors>
<source>ACM SIGOPS Operating Systems Review 34 (5), 49-58</source>
<citations>118</citations>
<pub_year>2000</pub_year>
</record>
<record>
<title>A 14-mW 6.25-Gb/s transceiver in 90-nm CMOS</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=60&amp;citation_for_view=e7V7-gEAAAAJ:EUQCXRtRnyEC</link>
<authors>J Poulton, R Palmer, AM Fuller, T Greer, J Eyles, WJ Dally, M Horowitz</authors>
<source>Solid-State Circuits, IEEE Journal of 42 (12), 2745-2757</source>
<citations>117</citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>Efficient on-chip global interconnects</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=60&amp;citation_for_view=e7V7-gEAAAAJ:M3NEmzRMIkIC</link>
<authors>R Ho, K Mai, M Horowitz</authors>
<source>VLSI Circuits, 2003. Digest of Technical Papers. 2003 Symposium on, 271-274</source>
<citations>117</citations>
<pub_year>2003</pub_year>
</record>
<record>
<title>SPIM: a pipelined 64√ó 64-bit iterative multiplier</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=60&amp;citation_for_view=e7V7-gEAAAAJ:YFjsv_pBGBYC</link>
<authors>MR Santoro, MA Horowitz</authors>
<source>Solid-State Circuits, IEEE Journal of 24 (2), 487-493</source>
<citations>117</citations>
<pub_year>1989</pub_year>
</record>
<record>
<title>Synthetic aperture confocal imaging</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=60&amp;citation_for_view=e7V7-gEAAAAJ:RYcK_YlVTxYC</link>
<authors>M Levoy, B Chen, V Vaish, M Horowitz, I McDowall, M Bolas</authors>
<source>ACM Transactions on Graphics (TOG) 23 (3), 825-834</source>
<citations>115</citations>
<pub_year>2004</pub_year>
</record>
<record>
<title>Adaptive supply serial links with sub-1-V operation and per-pin clock recovery</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=60&amp;citation_for_view=e7V7-gEAAAAJ:ns9cj8rnVeAC</link>
<authors>J Kim, MA Horowitz</authors>
<source>Solid-State Circuits, IEEE Journal of 37 (11), 1403-1413</source>
<citations>114</citations>
<pub_year>2002</pub_year>
</record>
<record>
<title>METHOD AND APPARATUS FOR IMPLEMENTING REFRESH IN A SYNCHRONOUS DRAM SYSTEM</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=60&amp;citation_for_view=e7V7-gEAAAAJ:iH-uZ7U-co4C</link>
<authors>F WARE, J GASBARRO, J DILLON, M FARMWALD, M HOROWITZ, M GRIFFIN</authors>
<source>WO Patent 1,994,028,553</source>
<citations>112</citations>
<pub_year>1994</pub_year>
</record>
<record>
<title>Testing timing parameters of high speed integrated circuit devices</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=60&amp;citation_for_view=e7V7-gEAAAAJ:NMxIlDl6LWMC</link>
<authors>JA Gasbarro, MA Horowitz</authors>
<source>US Patent 5,268,639</source>
<citations>111</citations>
<pub_year>1993</pub_year>
</record>
<record>
<title>Understanding sources of inefficiency in general-purpose chips</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=60&amp;citation_for_view=e7V7-gEAAAAJ:XiVPGOgt02cC</link>
<authors>R Hameed, W Qadeer, M Wachs, O Azizi, A Solomatnikov, BC Lee, S Richardson ...</authors>
<source>ISCA 10, 37-47</source>
<citations>110</citations>
<pub_year>2010</pub_year>
</record>
<record>
<title>How scaling will change processor architecture</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=60&amp;citation_for_view=e7V7-gEAAAAJ:lSLTfruPkqcC</link>
<authors>M Horowitz, W Dally</authors>
<source>Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC ...</source>
<citations>110</citations>
<pub_year>2004</pub_year>
</record>
<record>
<title>A 10-GHz global clock distribution using coupled standing-wave oscillators</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=60&amp;citation_for_view=e7V7-gEAAAAJ:IWHjjKOFINEC</link>
<authors>F O'Mahony, CP Yue, MA Horowitz, SS Wong</authors>
<source>Solid-State Circuits, IEEE Journal of 38 (11), 1813-1820</source>
<citations>109</citations>
<pub_year>2003</pub_year>
</record>
<record>
<title>Methods for true power minimization</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=80&amp;citation_for_view=e7V7-gEAAAAJ:hMod-77fHWUC</link>
<authors>RW Brodersen, MA Horowitz, D Markovic, B Nikolic, V Stojanovic</authors>
<source>Proceedings of the 2002 IEEE/ACM international conference on Computer-aided ...</source>
<citations>109</citations>
<pub_year>2002</pub_year>
</record>
<record>
<title>Method of operating a synchronous memory device</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=80&amp;citation_for_view=e7V7-gEAAAAJ:J_g5lzvAfSwC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 6,101,152</source>
<citations>109</citations>
<pub_year>2000</pub_year>
</record>
<record>
<title>The future of wires</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=80&amp;citation_for_view=e7V7-gEAAAAJ:RGFaLdJalmkC</link>
<authors>M Horowitz, R Ho, K Mai</authors>
<source>STANFORD UNIV CA CENTER FOR INTEGRATEDSYSTEMS</source>
<citations>107</citations>
<pub_year>1999</pub_year>
</record>
<record>
<title>Memory device with a phase locked loop circuitry</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=80&amp;citation_for_view=e7V7-gEAAAAJ:JV2RwH3_ST0C</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 5,657,481</source>
<citations>107</citations>
<pub_year>1997</pub_year>
</record>
<record>
<title>Memory system including a plurality of memory devices and a transceiver device</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=80&amp;citation_for_view=e7V7-gEAAAAJ:NaGl4SEjCO4C</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 6,185,644</source>
<citations>104</citations>
<pub_year>2001</pub_year>
</record>
<record>
<title>Cortical representations of olfactory input by trans-synaptic tracing</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=80&amp;citation_for_view=e7V7-gEAAAAJ:_B80troHkn4C</link>
<authors>K Miyamichi, F Amat, F Moussavi, C Wang, I Wickersham, NR Wall, H Taniguchi ...</authors>
<source>Nature 472 (7342), 191-196</source>
<citations>103</citations>
<pub_year>2010</pub_year>
</record>
<record>
<title>Integrated circuit I/O using a high performance bus interface</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=80&amp;citation_for_view=e7V7-gEAAAAJ:blknAaTinKkC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 5,473,575</source>
<citations>103</citations>
<pub_year>1995</pub_year>
</record>
<record>
<title>Digital circuit optimization via geometric programming</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=80&amp;citation_for_view=e7V7-gEAAAAJ:SeFeTyx0c_EC</link>
<authors>SP Boyd, SJ Kim, DD Patil, MA Horowitz</authors>
<source>Operations Research 53 (6), 899-932</source>
<citations>100</citations>
<pub_year>2005</pub_year>
</record>
<record>
<title>A 2.4 Gb/s/pin simultaneous bidirectional parallel link with per-pin skew compensation</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=80&amp;citation_for_view=e7V7-gEAAAAJ:O3NaXMp0MMsC</link>
<authors>E Yeung, MA Horowitz</authors>
<source>Solid-State Circuits, IEEE Journal of 35 (11), 1619-1628</source>
<citations>100</citations>
<pub_year>2000</pub_year>
</record>
<record>
<title>Synchronous memory device having an internal register</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=80&amp;citation_for_view=e7V7-gEAAAAJ:3s1wT3WcHBgC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 5,954,804</source>
<citations>99</citations>
<pub_year>1999</pub_year>
</record>
<record>
<title>Integrated circuit with timing adjustment mechanism and method</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=80&amp;citation_for_view=e7V7-gEAAAAJ:dfsIfKJdRG4C</link>
<authors>JLV Zerbe, KS Donnelly, S Sidiropoulos, DC Stark, MA Horowitz, L Yu, R Vu, J ...</authors>
<source>US Patent 6,950,956</source>
<citations>97</citations>
<pub_year>2005</pub_year>
</record>
<record>
<title>Low-power SRAM design using half-swing pulse-mode techniques</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=80&amp;citation_for_view=e7V7-gEAAAAJ:M05iB0D1s5AC</link>
<authors>KW Mai, T Mori, BS Amrutur, R Ho, B Wilburn, MA Horowitz, I Fukushi, T Izawa ...</authors>
<source>Solid-State Circuits, IEEE Journal of 33 (11), 1659-1671</source>
<citations>97</citations>
<pub_year>1998</pub_year>
</record>
<record>
<title>Comparing memory systems for chip multiprocessors</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=80&amp;citation_for_view=e7V7-gEAAAAJ:pqnbT2bcN3wC</link>
<authors>J Leverich, H Arakida, A Solomatnikov, A Firoozshahian, M Horowitz, C Kozyrakis</authors>
<source>ACM SIGARCH Computer Architecture News 35 (2), 358-368</source>
<citations>95</citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>Integrated circuit I/O using a high performance bus interface</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=80&amp;citation_for_view=e7V7-gEAAAAJ:cFHS6HbyZ2cC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 5,915,105</source>
<citations>94</citations>
<pub_year>1999</pub_year>
</record>
<record>
<title>Self-timed logic using current-sensing completion detection (CSCD)</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=80&amp;citation_for_view=e7V7-gEAAAAJ:tS2w5q8j5-wC</link>
<authors>ME Dean, DL Dill, M Horowitz</authors>
<source>Asynchronous circuit design for VLSI signal processing, 7-16</source>
<citations>91</citations>
<pub_year>1994</pub_year>
</record>
<record>
<title>Synchronous memory device having a programmable register and method of controlling same</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=80&amp;citation_for_view=e7V7-gEAAAAJ:f2IySw72cVMC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 5,953,263</source>
<citations>89</citations>
<pub_year>1999</pub_year>
</record>
<record>
<title>An efficient digital sliding controller for adaptive power-supply regulation</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=80&amp;citation_for_view=e7V7-gEAAAAJ:70eg2SAEIzsC</link>
<authors>J Kim, MA Horowitz</authors>
<source>Solid-State Circuits, IEEE Journal of 37 (5), 639-647</source>
<citations>87</citations>
<pub_year>2002</pub_year>
</record>
<record>
<title>GAD: A 12-GS/s CMOS 4-bit A/D converter for an equalized multi-level link</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=80&amp;citation_for_view=e7V7-gEAAAAJ:fPk4N6BV_jEC</link>
<authors>W Ellersick, CKK Yang, M Horowitz, W Dally</authors>
<source>VLSI Circuits, 1999. Digest of Technical Papers. 1999 Symposium on, 49-52</source>
<citations>87</citations>
<pub_year>1999</pub_year>
</record>
<record>
<title>Resistance extraction from mask layout data</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=80&amp;citation_for_view=e7V7-gEAAAAJ:TeJ9juy8vcMC</link>
<authors>M Horowitz, RW Dutton</authors>
<source>Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions ...</source>
<citations>87</citations>
<pub_year>1983</pub_year>
</record>
<record>
<title>Replica compensated linear regulators for supply-regulated phase-locked loops</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=80&amp;citation_for_view=e7V7-gEAAAAJ:KxtntwgDAa4C</link>
<authors>E Alon, J Kim, S Pamarti, K Chang, M Horowitz</authors>
<source>Solid-State Circuits, IEEE Journal of 41 (2), 413-424</source>
<citations>86</citations>
<pub_year>2006</pub_year>
</record>
<record>
<title>A 0.4-4-Gb/s CMOS quad transceiver cell using on-chip regulated dual-loop PLLs</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=100&amp;citation_for_view=e7V7-gEAAAAJ:2P1L_qKh6hAC</link>
<authors>KYK Chang, J Wei, C Huang, S Li, K Donnelly, M Horowitz, Y Li, S Sidiropoulos</authors>
<source>Solid-State Circuits, IEEE Journal of 38 (5), 747-754</source>
<citations>86</citations>
<pub_year>2003</pub_year>
</record>
<record>
<title>Rounding algorithms for IEEE multipliers</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=100&amp;citation_for_view=e7V7-gEAAAAJ:35N4QoGY0k4C</link>
<authors>MR Santoro, G Bewick, MA Horowitz</authors>
<source>Computer Arithmetic, 1989., Proceedings of 9th Symposium on, 176-183</source>
<citations>86</citations>
<pub_year>1989</pub_year>
</record>
<record>
<title>High-speed videography using a dense camera array</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=100&amp;citation_for_view=e7V7-gEAAAAJ:u_35RYKgDlwC</link>
<authors>B Wilburn, N Joshi, V Vaish, M Levoy, M Horowitz</authors>
<source>Computer Vision and Pattern Recognition, 2004. CVPR 2004. Proceedings of the ...</source>
<citations>83</citations>
<pub_year>2004</pub_year>
</record>
<record>
<title>Characteristics of performance-optimal multi-level cache hierarchies</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=100&amp;citation_for_view=e7V7-gEAAAAJ:zA6iFVUQeVQC</link>
<authors>S Przybylski, M Horowitz, J Hennessy</authors>
<source>ACM SIGARCH Computer Architecture News 17 (3), 114-121</source>
<citations>83</citations>
<pub_year>1989</pub_year>
</record>
<record>
<title>Architectural Tradeoffs in the Design of MIPS-X</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=100&amp;citation_for_view=e7V7-gEAAAAJ:ldfaerwXgEUC</link>
<authors>P Chow, M Horowitz</authors>
<source>Proceedings of the 14th annual international symposium on Computer ...</source>
<citations>83</citations>
<pub_year>1987</pub_year>
</record>
<record>
<title>Autonomous dual-mode (PAM2/4) serial link transceiver with adaptive equalization and data recovery</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=100&amp;citation_for_view=e7V7-gEAAAAJ:HoB7MX3m0LUC</link>
<authors>V Stojanovic, A Ho, BW Garlepp, F Chen, J Wei, G Tsang, E Alon, RT Kollipara ...</authors>
<source>Solid-State Circuits, IEEE Journal of 40 (4), 1012-1026</source>
<citations>82</citations>
<pub_year>2005</pub_year>
</record>
<record>
<title>Memory device having write latency</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=100&amp;citation_for_view=e7V7-gEAAAAJ:B3FOqHPlNUQC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 6,314,051</source>
<citations>82</citations>
<pub_year>2001</pub_year>
</record>
<record>
<title>Informing memory operations: Providing memory performance feedback in modern processors</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=100&amp;citation_for_view=e7V7-gEAAAAJ:g5m5HwL7SMYC</link>
<authors>M Martonosi, MD Smith, TC Mowry, M Horowitz</authors>
<source>Computer Architecture, 1996 23rd Annual International Symposium on, 260-260</source>
<citations>80</citations>
<pub_year>1996</pub_year>
</record>
<record>
<title>MIPS-X: A 20-MIPS peak, 32-bit microprocessor with on-chip cache</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=100&amp;citation_for_view=e7V7-gEAAAAJ:vV6vV6tmYwMC</link>
<authors>M Horowitz, P Chow, D Stark, RT Simoni, A Salz, S Przybylski, J Hennessy, G ...</authors>
<source>Solid-State Circuits, IEEE Journal of 22 (5), 790-799</source>
<citations>79</citations>
<pub_year>1987</pub_year>
</record>
<record>
<title>The Frankencamera: an experimental platform for computational photography</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=100&amp;citation_for_view=e7V7-gEAAAAJ:uc_IGeMz5qoC</link>
<authors>A Adams, DE Jacobs, J Dolson, M Tico, K Pulli, EV Talvala, B Ajdin, D ...</authors>
<source>ACM Transactions on Graphics (TOG) 29 (4), 29</source>
<citations>78</citations>
<pub_year>2010</pub_year>
</record>
<record>
<title>Specifying and verifying hardware for tamper-resistant software</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=100&amp;citation_for_view=e7V7-gEAAAAJ:D03iK_w7-QYC</link>
<authors>D Lie, J Mitchell, CA Thekkath, M Horowitz</authors>
<source>Security and Privacy, 2003. Proceedings. 2003 Symposium on, 166-177</source>
<citations>77</citations>
<pub_year>2003</pub_year>
</record>
<record>
<title>Circuit techniques for 1.5-V power supply flash memory</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=100&amp;citation_for_view=e7V7-gEAAAAJ:dshw04ExmUIC</link>
<authors>N Otsuka, MA Horowitz</authors>
<source>Solid-State Circuits, IEEE Journal of 32 (8), 1217-1230</source>
<citations>77</citations>
<pub_year>1997</pub_year>
</record>
<record>
<title>A semi-digital DLL with unlimited phase shift capability and 0.08-400 MHz operating range</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=100&amp;citation_for_view=e7V7-gEAAAAJ:nb7KW1ujOQ8C</link>
<authors>S Sidiropoulos, M Horowitz</authors>
<source>Solid-State Circuits Conference, 1997. Digest of Technical Papers. 43rd ...</source>
<citations>77</citations>
<pub_year>1997</pub_year>
</record>
<record>
<title>Method of operating a memory device having write latency</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=100&amp;citation_for_view=e7V7-gEAAAAJ:BrmTIyaxlBUC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 6,266,285</source>
<citations>75</citations>
<pub_year>2001</pub_year>
</record>
<record>
<title>Applications of on-chip samplers for test and measurement of integrated circuits</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=100&amp;citation_for_view=e7V7-gEAAAAJ:ZHo1McVdvXMC</link>
<authors>R Ho, B Amrutur, K Mai, B Wilburn, T Mori, M Horowitz</authors>
<source>VLSI Circuits, 1998. Digest of Technical Papers. 1998 Symposium on, 138-139</source>
<citations>75</citations>
<pub_year>1998</pub_year>
</record>
<record>
<title>Synchronous memory device having a delay time register and method of operating same</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=100&amp;citation_for_view=e7V7-gEAAAAJ:tOudhMTPpwUC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 6,038,195</source>
<citations>74</citations>
<pub_year>2000</pub_year>
</record>
<record>
<title>The stream virtual machine</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=100&amp;citation_for_view=e7V7-gEAAAAJ:b0M2c_1WBrUC</link>
<authors>F Labonte, P Mattson, W Thies, I Buck, C Kozyrakis, M Horowitz</authors>
<source>Proceedings of the 13th International Conference on Parallel Architectures ...</source>
<citations>73</citations>
<pub_year>2004</pub_year>
</record>
<record>
<title>Synchronous memory device</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=100&amp;citation_for_view=e7V7-gEAAAAJ:WbkHhVStYXYC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 5,995,443</source>
<citations>73</citations>
<pub_year>1999</pub_year>
</record>
<record>
<title>Techniques to reduce power in fast wide memories [CMOS SRAMs]</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=100&amp;citation_for_view=e7V7-gEAAAAJ:UxriW0iASnsC</link>
<authors>BS Amrutur, M Horowitz</authors>
<source>Low Power Electronics, 1994. Digest of Technical Papers., IEEE Symposium, 92-93</source>
<citations>73</citations>
<pub_year>1994</pub_year>
</record>
<record>
<title>A 500-megabyte/s data-rate 4.5 M DRAM</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=100&amp;citation_for_view=e7V7-gEAAAAJ:_xSYboBqXhAC</link>
<authors>N Kushiyama, S Ohshima, D Stark, H Noji, K Sakurai, S Takase, T Furuyama, RM ...</authors>
<source>Solid-State Circuits, IEEE Journal of 28 (4), 490-498</source>
<citations>73</citations>
<pub_year>1993</pub_year>
</record>
<record>
<title>PLL design for a 500 MB/s interface</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=120&amp;citation_for_view=e7V7-gEAAAAJ:rO6llkc54NcC</link>
<authors>M Horowitz, A Chan, J Cobrunson, J Gasbarro, T Lee, W Leung, W Richardson, T ...</authors>
<source>Solid-State Circuits Conference, 1993. Digest of Technical Papers. 40th ...</source>
<citations>73</citations>
<pub_year>1993</pub_year>
</record>
<record>
<title>A serial-link transceiver based on 8-GSamples/s A/D and D/A converters in 0.25-Œºm CMOS</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=120&amp;citation_for_view=e7V7-gEAAAAJ:yD5IFk8b50cC</link>
<authors>CKK Yang, V Stojanovic, S Modjtahedi, MA Horowitz, WF Ellersick</authors>
<source>Solid-State Circuits, IEEE Journal of 36 (11), 1684-1692</source>
<citations>72</citations>
<pub_year>2001</pub_year>
</record>
<record>
<title>Method and apparatus for transmitting memory requests by transmitting portions of count data in adjacent words of a packet</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=120&amp;citation_for_view=e7V7-gEAAAAJ:a0OBvERweLwC</link>
<authors>RM Barth, MM Griffin, FA Ware, MA Horowitz</authors>
<source>US Patent 5,872,996</source>
<citations>72</citations>
<pub_year>1999</pub_year>
</record>
<record>
<title>Method of operating a synchronous memory device having a variable data output length</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=120&amp;citation_for_view=e7V7-gEAAAAJ:sSrBHYA8nusC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 6,032,214</source>
<citations>71</citations>
<pub_year>2000</pub_year>
</record>
<record>
<title>Method and apparatus for controlling a synchronous memory device</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=120&amp;citation_for_view=e7V7-gEAAAAJ:V3AGJWp-ZtQC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 6,260,097</source>
<citations>70</citations>
<pub_year>2001</pub_year>
</record>
<record>
<title>Method of operating a memory having a variable data output length and a programmable register</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=120&amp;citation_for_view=e7V7-gEAAAAJ:4fKUyHm3Qg0C</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 6,034,918</source>
<citations>70</citations>
<pub_year>2000</pub_year>
</record>
<record>
<title>SRT division architectures and implementations</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=120&amp;citation_for_view=e7V7-gEAAAAJ:NhqRSupF_l8C</link>
<authors>DL Harris, SF Oberman, MA Horowitz</authors>
<source>Computer Arithmetic, 1997. Proceedings., 13th IEEE Symposium on, 18-25</source>
<citations>70</citations>
<pub_year>1997</pub_year>
</record>
<record>
<title>A 4-ns 4K√ó 1-bit two-port BiCMOS SRAM</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=120&amp;citation_for_view=e7V7-gEAAAAJ:pyW8ca7W8N0C</link>
<authors>TS Yang, MA Horowitz, BA Wooley</authors>
<source>Solid-State Circuits, IEEE Journal of 23 (5), 1030-1040</source>
<citations>70</citations>
<pub_year>1988</pub_year>
</record>
<record>
<title>Dual clocked synchronous memory device having a delay time register and method of operating same</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=120&amp;citation_for_view=e7V7-gEAAAAJ:8AbLer7MMksC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 6,035,365</source>
<citations>68</citations>
<pub_year>2000</pub_year>
</record>
<record>
<title>Circuitry for the delay adjustment of a clock signal</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=120&amp;citation_for_view=e7V7-gEAAAAJ:9LpHyFPp1DQC</link>
<authors>KS Donnelly, J Kim, BW Garlepp, MA Horowitz, TH Lee, PS Chau, JL Zerbe, CL ...</authors>
<source>US Patent 5,945,862</source>
<citations>68</citations>
<pub_year>1999</pub_year>
</record>
<record>
<title>Validation coverage analysis for complex digital designs</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=120&amp;citation_for_view=e7V7-gEAAAAJ:4OULZ7Gr8RgC</link>
<authors>RC Ho, MA Horowitz</authors>
<source>Proceedings of the 1996 IEEE/ACM international conference on Computer-aided ...</source>
<citations>67</citations>
<pub_year>1997</pub_year>
</record>
<record>
<title>High-frequency characterization of on-chip digital interconnects</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=120&amp;citation_for_view=e7V7-gEAAAAJ:OU6Ihb5iCvQC</link>
<authors>B Kleveland, X Qi, L Madden, T Furusawa, RW Dutton, MA Horowitz, SS Wong</authors>
<source>Solid-State Circuits, IEEE Journal of 37 (6), 716-725</source>
<citations>66</citations>
<pub_year>2002</pub_year>
</record>
<record>
<title>A 90 nm CMOS 16 Gb/s transceiver for optical interconnects</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=120&amp;citation_for_view=e7V7-gEAAAAJ:5Ul4iDaHHb8C</link>
<authors>S Palermo, A Emami-Neyestanak, M Horowitz</authors>
<source>Solid-State Circuits, IEEE Journal of 43 (5), 1235-1246</source>
<citations>65</citations>
<pub_year>2008</pub_year>
</record>
<record>
<title>Fast low-power decoders for RAMs</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=120&amp;citation_for_view=e7V7-gEAAAAJ:P5F9QuxV20EC</link>
<authors>BS Amrutur, MA Horowitz</authors>
<source>Solid-State Circuits, IEEE Journal of 36 (10), 1506-1515</source>
<citations>64</citations>
<pub_year>2001</pub_year>
</record>
<record>
<title>Imaging arrangements and methods therefor</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=120&amp;citation_for_view=e7V7-gEAAAAJ:-7ulzOJl1JYC</link>
<authors>YR Ng, PM Hanrahan, MS Levoy, MA Horowitz</authors>
<source>US Patent 7,936,392</source>
<citations>63</citations>
<pub_year>2011</pub_year>
</record>
<record>
<title>Adaptive equalization and data recovery in a dual-mode (PAM2/4) serial link transceiver</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=120&amp;citation_for_view=e7V7-gEAAAAJ:Tiz5es2fbqcC</link>
<authors>V Stojanovic, A Ho, B Garlepp, F Chen, J Wei, E Alon, C Werner, J Zerbe, MA ...</authors>
<source>VLSI Circuits, 2004. Digest of Technical Papers. 2004 Symposium on, 348-351</source>
<citations>63</citations>
<pub_year>2004</pub_year>
</record>
<record>
<title>Integrated circuit I/O using a high performance bus interface</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=120&amp;citation_for_view=e7V7-gEAAAAJ:abG-DnoFyZgC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 5,408,129</source>
<citations>62</citations>
<pub_year>1995</pub_year>
</record>
<record>
<title>A CMOS 500 Mbps/pin synchronous point to point link interface</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=120&amp;citation_for_view=e7V7-gEAAAAJ:SP6oXDckpogC</link>
<authors>S Sidiropoulos, CKK Yang, M Horowitz</authors>
<source>VLSI Circuits, 1994. Digest of Technical Papers., 1994 Symposium on, 43-44</source>
<citations>61</citations>
<pub_year>1994</pub_year>
</record>
<record>
<title>Clocking and circuit design for a parallel I/O on a first-generation CELL processor</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=120&amp;citation_for_view=e7V7-gEAAAAJ:uWQEDVKXjbEC</link>
<authors>K Chang, S Pamarti, K Kaviani, E Alon, X Shi, TJ Chin, J Shen, G Yip, C ...</authors>
<source>Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC ...</source>
<citations>60</citations>
<pub_year>2005</pub_year>
</record>
<record>
<title>Approximate reachability with BDDs using overlapping projections</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=120&amp;citation_for_view=e7V7-gEAAAAJ:bFI3QPDXJZMC</link>
<authors>SG Govindaraju, DL Dill, AJ Hu, MA Horowitz</authors>
<source>Proceedings of the 35th annual Design Automation Conference, 451-456</source>
<citations>60</citations>
<pub_year>1998</pub_year>
</record>
<record>
<title>Multiple interconnected ring oscillator circuit</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=140&amp;citation_for_view=e7V7-gEAAAAJ:p2g8aNsByqUC</link>
<authors>JG Maneatis, MA Horowitz</authors>
<source>US Patent 5,475,344</source>
<citations>60</citations>
<pub_year>1995</pub_year>
</record>
<record>
<title>Energy-performance tradeoffs in processor architecture and circuit design: a marginal cost analysis</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=140&amp;citation_for_view=e7V7-gEAAAAJ:-FonjvnnhkoC</link>
<authors>O Azizi, A Mahesri, BC Lee, SJ Patel, M Horowitz</authors>
<source>ACM SIGARCH Computer Architecture News 38 (3), 26-36</source>
<citations>59</citations>
<pub_year>2010</pub_year>
</record>
<record>
<title>Memory device which samples data after an amount of time transpires</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=140&amp;citation_for_view=e7V7-gEAAAAJ:UHK10RUVsp4C</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 6,584,037</source>
<citations>59</citations>
<pub_year>2003</pub_year>
</record>
<record>
<title>A 14mW 6.25 Gb/s transceiver in 90nm CMOS for serial chip-to-chip communications</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=140&amp;citation_for_view=e7V7-gEAAAAJ:l7t_Zn2s7bgC</link>
<authors>R Palmer, J Poulton, WJ Dally, J Eyles, AM Fuller, T Greer, M Horowitz, M ...</authors>
<source>Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical ...</source>
<citations>56</citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>The design of a high-performance cache controller: a case study in asynchronous synthesis</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=140&amp;citation_for_view=e7V7-gEAAAAJ:08ZZubdj9fEC</link>
<authors>SM Nowick, ME Dean, DL Dill, M Horowitz</authors>
<source>INTEGRATION, the VLSI journal 15 (3), 241-262</source>
<citations>55</citations>
<pub_year>1993</pub_year>
</record>
<record>
<title>Markov random field based automatic image alignment for electron tomography</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=140&amp;citation_for_view=e7V7-gEAAAAJ:5awf1xo2G04C</link>
<authors>F Amat, F Moussavi, LR Comolli, G Elidan, KH Downing, M Horowitz</authors>
<source>Journal of structural biology 161 (3), 260-275</source>
<citations>54</citations>
<pub_year>2008</pub_year>
</record>
<record>
<title>Apparatus and method for topography dependent signaling</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=140&amp;citation_for_view=e7V7-gEAAAAJ:q3oQSFYPqjQC</link>
<authors>MA Horowitz, RM Barth, CE Hampel, A Moncayo, KS Donnelly, JL Zerbe</authors>
<source>US Patent 6,516,365</source>
<citations>54</citations>
<pub_year>2003</pub_year>
</record>
<record>
<title>System having a synchronous memory device</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=140&amp;citation_for_view=e7V7-gEAAAAJ:u9iWguZQMMsC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 6,067,592</source>
<citations>54</citations>
<pub_year>2000</pub_year>
</record>
<record>
<title>A self-timed chip for division</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=140&amp;citation_for_view=e7V7-gEAAAAJ:K3LRdlH-MEoC</link>
<authors>TE Williams, M Horowitz, RL Alverson, TS Yang</authors>
<source>Advanced Research in VLSI: Proceedings of the 1987 Stanford Conference, 75-96</source>
<citations>53</citations>
<pub_year>1987</pub_year>
</record>
<record>
<title>Apparatus and method for topography dependent signaling</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=140&amp;citation_for_view=e7V7-gEAAAAJ:5ugPr518TE4C</link>
<authors>MA Horowitz, RM Barth, CE Hampel, A Moncayo, KS Donnelly, JL Zerbe</authors>
<source>US Patent 7,024,502</source>
<citations>52</citations>
<pub_year>2006</pub_year>
</record>
<record>
<title>Method for accessing and transmitting data to/from a memory in packets</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=140&amp;citation_for_view=e7V7-gEAAAAJ:738O_yMBCRsC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 5,499,385</source>
<citations>52</citations>
<pub_year>1996</pub_year>
</record>
<record>
<title>Compensation for multimode fiber dispersion by adaptive optics</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=140&amp;citation_for_view=e7V7-gEAAAAJ:mvPsJ3kp5DgC</link>
<authors>X Shen, JM Kahn, MA Horowitz</authors>
<source>Optics letters 30 (22), 2985-2987</source>
<citations>51</citations>
<pub_year>2005</pub_year>
</record>
<record>
<title>Design of CMOS adaptive-bandwidth PLL/DLLs: a general approach</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=140&amp;citation_for_view=e7V7-gEAAAAJ:wbdj-CoPYUoC</link>
<authors>J Kim, MA Horowitz, GY Wei</authors>
<source>Circuits and Systems II: Analog and Digital Signal Processing, IEEE ...</source>
<citations>50</citations>
<pub_year>2003</pub_year>
</record>
<record>
<title>Design of scalable shared-memory multiprocessors: The DASH approach</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=140&amp;citation_for_view=e7V7-gEAAAAJ:vRqMK49ujn8C</link>
<authors>D Lenoski, K Gharachorloo, J Laudon, A Gupta, J Hennessy, M Horowitz, M Lam</authors>
<source>Compcon Spring'90. Intellectual Leverage. Digest of Papers. Thirty-Fifth ...</source>
<citations>50</citations>
<pub_year>1990</pub_year>
</record>
<record>
<title>A new method for design of robust digital circuits</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=140&amp;citation_for_view=e7V7-gEAAAAJ:geHnlv5EZngC</link>
<authors>D Patil, S Yun, SJ Kim, A Cheung, M Horowitz, S Boyd</authors>
<source>Quality of Electronic Design, 2005. ISQED 2005. Sixth International ...</source>
<citations>46</citations>
<pub_year>2005</pub_year>
</record>
<record>
<title>Charge-sharing models for switch-level simulation</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=140&amp;citation_for_view=e7V7-gEAAAAJ:fQNAKQ3IYiAC</link>
<authors>CY Chu, MA Horowitz</authors>
<source>Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions ...</source>
<citations>46</citations>
<pub_year>1987</pub_year>
</record>
<record>
<title>Timing models for MOS pass networks</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=140&amp;citation_for_view=e7V7-gEAAAAJ:eflP2zaiRacC</link>
<authors>M Horowitz</authors>
<source>Proceedings of the IEEE International Symposium on Circuits and Systems, 198-201</source>
<citations>46</citations>
<pub_year>1983</pub_year>
</record>
<record>
<title>Defining the Computational Structure of the Motion Detector in Drosophila</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=140&amp;citation_for_view=e7V7-gEAAAAJ:OR75R8vi5nAC</link>
<authors>DA Clark, L Bursztyn, MA Horowitz, MJ Schnitzer, TR Clandinin</authors>
<source>Neuron 70 (6), 1165-1177</source>
<citations>45</citations>
<pub_year>2011</pub_year>
</record>
<record>
<title>Delay locked loop circuitry for clock delay adjustment</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=140&amp;citation_for_view=e7V7-gEAAAAJ:-uzm3Y7AvW0C</link>
<authors>KS Donnelly, PS Chau, MA Horowitz, TH Lee, MG Johnson, BC Lau, L Yu, BW ...</authors>
<source>US Patent 7,039,147</source>
<citations>45</citations>
<pub_year>2006</pub_year>
</record>
<record>
<title>Memory device having a variable data output length and a programmable register</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=140&amp;citation_for_view=e7V7-gEAAAAJ:uLbwQdceFCQC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 6,426,916</source>
<citations>45</citations>
<pub_year>2002</pub_year>
</record>
<record>
<title>System having double data transfer rate and intergrated circuit therefor</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=160&amp;citation_for_view=e7V7-gEAAAAJ:JQOojiI6XY0C</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 6,378,020</source>
<citations>45</citations>
<pub_year>2002</pub_year>
</record>
<record>
<title>Energy¬ñdelay tradeoffs in combinational logic using gate sizing and supply voltage optimization</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=160&amp;citation_for_view=e7V7-gEAAAAJ:bnK-pcrLprsC</link>
<authors>V Stojanovic, D Markovic, B Nikolic, MA Horowitz, RW Brodersen</authors>
<source>Solid-State Circuits Conference, 2002. ESSCIRC 2002. Proceedings of the 28th ...</source>
<citations>43</citations>
<pub_year>2002</pub_year>
</record>
<record>
<title>Method of operating a memory device having a variable data input length</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=160&amp;citation_for_view=e7V7-gEAAAAJ:epqYDVWIO7EC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 6,182,184</source>
<citations>42</citations>
<pub_year>2001</pub_year>
</record>
<record>
<title>19 Dynamic Pointer Allocation for Scalable Cache Coherence Directories</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=160&amp;citation_for_view=e7V7-gEAAAAJ:eJXPG6dFmWUC</link>
<authors>R Simoni, M Horowitz</authors>
<source>Shared memory multiprocessing: papers, 463</source>
<citations>42</citations>
<pub_year>1992</pub_year>
</record>
<record>
<title>A pipelined 64x64b iterative array multiplier</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=160&amp;citation_for_view=e7V7-gEAAAAJ:D_sINldO8mEC</link>
<authors>M Santoro, M Horowitz</authors>
<source>Solid-State Circuits Conference, 1988. Digest of Technical Papers. ISSCC ...</source>
<citations>42</citations>
<pub_year>1988</pub_year>
</record>
<record>
<title>Architecture and inherent robustness of a bacterial cell-cycle control system</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=160&amp;citation_for_view=e7V7-gEAAAAJ:JoZmwDi-zQgC</link>
<authors>X Shen, J Collier, D Dill, L Shapiro, M Horowitz, HH McAdams</authors>
<source>Proceedings of the National Academy of Sciences 105 (32), 11340-11345</source>
<citations>41</citations>
<pub_year>2008</pub_year>
</record>
<record>
<title>Integrated circuit device having double data rate capability</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=160&amp;citation_for_view=e7V7-gEAAAAJ:yB1At4FlUx8C</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 6,807,598</source>
<citations>41</citations>
<pub_year>2004</pub_year>
</record>
<record>
<title>Memory device having a programmable register</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=160&amp;citation_for_view=e7V7-gEAAAAJ:kz9GbA2Ns4gC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 6,751,696</source>
<citations>41</citations>
<pub_year>2004</pub_year>
</record>
<record>
<title>Synthetic aperture focusing using a shear-warp factorization of the viewing transform</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=160&amp;citation_for_view=e7V7-gEAAAAJ:VLnqNzywnoUC</link>
<authors>V Vaish, G Garg, EV Talvala, E Antunez, B Wilburn, M Horowitz, M Levoy</authors>
<source>Computer Vision and Pattern Recognition-Workshops, 2005. CVPR Workshops ...</source>
<citations>40</citations>
<pub_year>2005</pub_year>
</record>
<record>
<title>Memory device having a variable data output length</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=160&amp;citation_for_view=e7V7-gEAAAAJ:BwyfMAYsbu0C</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 6,324,120</source>
<citations>40</citations>
<pub_year>2001</pub_year>
</record>
<record>
<title>Hardware fault containment in scalable shared-memory multiprocessors</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=160&amp;citation_for_view=e7V7-gEAAAAJ:LPZeul_q3PIC</link>
<authors>D Teodosiu, J Baxter, K Govil, J Chapin, M Rosenblum, M Horowitz</authors>
<source>ACM SIGARCH Computer Architecture News 25 (2), 73-84</source>
<citations>40</citations>
<pub_year>1997</pub_year>
</record>
<record>
<title>INTEGRATED CIRCUIT I/O USING A HIGH PREFORMANCE BUS INTERFACE</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=160&amp;citation_for_view=e7V7-gEAAAAJ:NJ774b8OgUMC</link>
<authors>M FARMWALD, M HOROWITZ</authors>
<source>WO Patent 1,991,016,680</source>
<citations>39</citations>
<pub_year>1991</pub_year>
</record>
<record>
<title>Static control logic for microfluidic devices using pressure-gain valves</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=160&amp;citation_for_view=e7V7-gEAAAAJ:kuK5TVdYjLIC</link>
<authors>JA Weaver, J Melin, D Stark, SR Quake, MA Horowitz</authors>
<source>Nature Physics 6 (3), 218-223</source>
<citations>38</citations>
<pub_year>2010</pub_year>
</record>
<record>
<title>Synchronous memory device having automatic precharge</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=160&amp;citation_for_view=e7V7-gEAAAAJ:KUbvn5osdkgC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 6,564,281</source>
<citations>38</citations>
<pub_year>2003</pub_year>
</record>
<record>
<title>Architectural and implementation tradeoffs in the design of multiple-context processors</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=160&amp;citation_for_view=e7V7-gEAAAAJ:kRWSkSYxWN8C</link>
<authors>JP Laudon, A Gupta, M Horowitz</authors>
<source>Computer Systems Laboratory, Stanford University</source>
<citations>38</citations>
<pub_year>1992</pub_year>
</record>
<record>
<title>Delay stage circuitry for a ring oscillator</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=160&amp;citation_for_view=e7V7-gEAAAAJ:2KloaMYe4IUC</link>
<authors>W Leung, MA Horowitz</authors>
<source>US Patent RE38,482</source>
<citations>37</citations>
<pub_year>2004</pub_year>
</record>
<record>
<title>Method of operating a memory device having a variable data input length</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=160&amp;citation_for_view=e7V7-gEAAAAJ:b1wdh0AR-JQC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 6,452,863</source>
<citations>37</citations>
<pub_year>2002</pub_year>
</record>
<record>
<title>Regenerative feedback repeaters for programmable interconnections</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=160&amp;citation_for_view=e7V7-gEAAAAJ:J-pR_7NvFogC</link>
<authors>I Dobbelaere, M Horowitz, A El Gamal</authors>
<source>Solid-State Circuits, IEEE Journal of 30 (11), 1246-1253</source>
<citations>37</citations>
<pub_year>1995</pub_year>
</record>
<record>
<title>Automatic color calibration for large camera arrays</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=160&amp;citation_for_view=e7V7-gEAAAAJ:dQ2og3OwTAUC</link>
<authors>N Joshi, B Wilburn, V Vaish, ML Levoy, M Horowitz</authors>
<source>Department of Computer Science and Engineering], University of California ...</source>
<citations>36</citations>
<pub_year>2005</pub_year>
</record>
<record>
<title>Asynchronous request/synchronous data dynamic random access memory</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=160&amp;citation_for_view=e7V7-gEAAAAJ:Y5dfb0dijaUC</link>
<authors>RM Barth, MA Horowitz, CE Hampel, FA Ware</authors>
<source>US Patent 6,209,071</source>
<citations>36</citations>
<pub_year>2001</pub_year>
</record>
<record>
<title>Informing memory operations: memory performance feedback mechanisms and their applications</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=180&amp;citation_for_view=e7V7-gEAAAAJ:1qzjygNMrQYC</link>
<authors>M Horowitz, M Martonosi, TC Mowry, MD Smith</authors>
<source>ACM Transactions on Computer Systems (TOCS) 16 (2), 170-205</source>
<citations>36</citations>
<pub_year>1998</pub_year>
</record>
<record>
<title>Robust energy-efficient adder topologies</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=180&amp;citation_for_view=e7V7-gEAAAAJ:PELIpwtuRlgC</link>
<authors>D Patil, O Azizi, M Horowitz, R Ho, R Ananthraman</authors>
<source>Computer Arithmetic, 2007. ARITH'07. 18th IEEE Symposium on, 16-28</source>
<citations>35</citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>Method of operation of a memory controller</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=180&amp;citation_for_view=e7V7-gEAAAAJ:LjlpjdlvIbIC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 6,304,937</source>
<citations>35</citations>
<pub_year>2001</pub_year>
</record>
<record>
<title>Synchronous memory device utilizing two external clocks</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=180&amp;citation_for_view=e7V7-gEAAAAJ:Dip1O2bNi0gC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 6,032,215</source>
<citations>35</citations>
<pub_year>2000</pub_year>
</record>
<record>
<title>Integrated regulation for energy-efficient digital circuits</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=180&amp;citation_for_view=e7V7-gEAAAAJ:z_wVstp3MssC</link>
<authors>E Alon, M Horowitz</authors>
<source>Solid-State Circuits, IEEE Journal of 43 (8), 1795-1807</source>
<citations>34</citations>
<pub_year>2008</pub_year>
</record>
<record>
<title>500 Mbyte/sec data-rate 512 Kbits√ó 9 DRAM using a novel I/O interface</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=180&amp;citation_for_view=e7V7-gEAAAAJ:ZuybSZzF8UAC</link>
<authors>N Kushiyama, S Ohshima, D Stark, K Sakurai, S Takase, T Furuyuma, B Barth, J ...</authors>
<source>VLSI Circuits, 1992. Digest of Technical Papers., 1992 Symposium on, 66-67</source>
<citations>34</citations>
<pub_year>1992</pub_year>
</record>
<record>
<title>Energy-efficient floating-point unit design</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=180&amp;citation_for_view=e7V7-gEAAAAJ:edDO8Oi4QzsC</link>
<authors>S Galal, M Horowitz</authors>
<source>Computers, IEEE Transactions on 60 (7), 913-922</source>
<citations>33</citations>
<pub_year>2011</pub_year>
</record>
<record>
<title>Veiling glare in high dynamic range imaging</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=180&amp;citation_for_view=e7V7-gEAAAAJ:N5tVd3kTz84C</link>
<authors>EV Talvala, A Adams, M Horowitz, M Levoy</authors>
<source>ACM Transactions on Graphics (TOG) 26 (3), 37</source>
<citations>33</citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>Managing wire scaling: a circuit perspective</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=180&amp;citation_for_view=e7V7-gEAAAAJ:AXPGKjj_ei8C</link>
<authors>R Ho, K Mai, M Horowitz</authors>
<source>Interconnect Technology Conference, 2003. Proceedings of the IEEE 2003 ...</source>
<citations>33</citations>
<pub_year>2003</pub_year>
</record>
<record>
<title>Optimizing the mapping of low-density parity check codes on parallel decoding architectures</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=180&amp;citation_for_view=e7V7-gEAAAAJ:dTyEYWd-f8wC</link>
<authors>G Al-Rawi, J Cioffi, M Horowitz</authors>
<source>Information Technology: Coding and Computing, 2001. Proceedings ...</source>
<citations>33</citations>
<pub_year>2001</pub_year>
</record>
<record>
<title>A 2 Gb/s asymmetric serial link for high-bandwidth packet switches</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=180&amp;citation_for_view=e7V7-gEAAAAJ:g8uWPOAv7ggC</link>
<authors>KKY Chang, W Ellersick, ST Chuang, S Sidiropoulos, M Horowitz, N McKeown</authors>
<source>Hot Interconnects V, Stanford University, 1-9</source>
<citations>33</citations>
<pub_year>1997</pub_year>
</record>
<record>
<title>Techniques for calculating currents and voltages in VLSI power supply networks</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=180&amp;citation_for_view=e7V7-gEAAAAJ:tkaPQYYpVKoC</link>
<authors>D Stark, M Horowitz</authors>
<source>Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions ...</source>
<citations>33</citations>
<pub_year>1990</pub_year>
</record>
<record>
<title>On-chip instruction caches for high performance processors</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=180&amp;citation_for_view=e7V7-gEAAAAJ:eH23hyXCXa4C</link>
<authors>A Agarwal, P Chow, M Horowitz, J Acken, A Salz</authors>
<source>STANFORD UNIV CA COMPUTER SYSTEMS LAB</source>
<citations>33</citations>
<pub_year>1987</pub_year>
</record>
<record>
<title>Green-Marl: a DSL for easy and efficient graph analysis</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=180&amp;citation_for_view=e7V7-gEAAAAJ:aEW5N-EHWIMC</link>
<authors>S Hong, H Chafi, E Sedlar, K Olukotun</authors>
<source>ACM SIGARCH Computer Architecture News 40 (1), 349-362</source>
<citations>32</citations>
<pub_year>2012</pub_year>
</record>
<record>
<title>Optimal linear precoding with theoretical and practical data rates in high-speed serial-Link backplane communication</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=180&amp;citation_for_view=e7V7-gEAAAAJ:olpn-zPbct0C</link>
<authors>V Stojanovic, A Amirkhany, MA Horowitz</authors>
<source>Communications, 2004 IEEE International Conference on 5, 2799-2806</source>
<citations>32</citations>
<pub_year>2004</pub_year>
</record>
<record>
<title>Design of a 10GHz clock distribution network using coupled standing-wave oscillators</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=180&amp;citation_for_view=e7V7-gEAAAAJ:zzCxg_vo7cAC</link>
<authors>F O'Mahony, CP Yue, MA Horowitz, SS Wong</authors>
<source>Proceedings of the 40th annual Design Automation Conference, 682-687</source>
<citations>32</citations>
<pub_year>2003</pub_year>
</record>
<record>
<title>10GHz clock distribution using coupled standing-wave oscillators</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=180&amp;citation_for_view=e7V7-gEAAAAJ:M0j1y4EgrScC</link>
<authors>F O'Mahony, CP Yue, M Horowitz, SS Wong</authors>
<source>Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC ...</source>
<citations>32</citations>
<pub_year>2003</pub_year>
</record>
<record>
<title>An eight channel 35 GSample/s CMOS timing analyzer</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=180&amp;citation_for_view=e7V7-gEAAAAJ:HE397vMXCloC</link>
<authors>D Weinlader, R Ho, CKK Yang, M Horowitz</authors>
<source>Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC ...</source>
<citations>31</citations>
<pub_year>2000</pub_year>
</record>
<record>
<title>Improving coverage analysis and test generation for large designs</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=180&amp;citation_for_view=e7V7-gEAAAAJ:t6usbXjVLHcC</link>
<authors>JP Bergmann, MA Horowitz</authors>
<source>Proceedings of the 1999 IEEE/ACM international conference on Computer-aided ...</source>
<citations>31</citations>
<pub_year>1999</pub_year>
</record>
<record>
<title>Timing analysis including clock skew</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=180&amp;citation_for_view=e7V7-gEAAAAJ:eq2jaN3J8jMC</link>
<authors>D Harris, M Horowitz, D Liu</authors>
<source>Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions ...</source>
<citations>31</citations>
<pub_year>1999</pub_year>
</record>
<record>
<title>Interconnect scaling implications for CAD</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=200&amp;citation_for_view=e7V7-gEAAAAJ:eMMeJKvmdy0C</link>
<authors>R Ho, K Mai, H Kapadia, M Horowitz</authors>
<source>Computer-Aided Design, 1999. Digest of Technical Papers. 1999 IEEE/ACM ...</source>
<citations>31</citations>
<pub_year>1999</pub_year>
</record>
<record>
<title>Clocking strategies in high performance processors</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=200&amp;citation_for_view=e7V7-gEAAAAJ:ye4kPcJQO24C</link>
<authors>M Horowitz</authors>
<source>VLSI Circuits, 1992. Digest of Technical Papers., 1992 Symposium on, 50-53</source>
<citations>31</citations>
<pub_year>1992</pub_year>
</record>
<record>
<title>Integrated pin electronics for VLSI functional testers</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=200&amp;citation_for_view=e7V7-gEAAAAJ:9vf0nzSNQJEC</link>
<authors>JA Gasbarro, MA Horowitz</authors>
<source>Solid-State Circuits, IEEE Journal of 24 (2), 331-337</source>
<citations>31</citations>
<pub_year>1989</pub_year>
</record>
<record>
<title>Transmit pre-emphasis for high-speed time-division-multiplexed serial-link transceiver</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=200&amp;citation_for_view=e7V7-gEAAAAJ:WA5NYHcadZ8C</link>
<authors>V Stojanovic, G Ginis, MA Horowitz</authors>
<source>Communications, 2002. ICC 2002. IEEE International Conference on 3, 1934-1939</source>
<citations>30</citations>
<pub_year>2002</pub_year>
</record>
<record>
<title>Integrated circuit I/O using a high performance bus interface</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=200&amp;citation_for_view=e7V7-gEAAAAJ:SdhP9T11ey4C</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 5,809,263</source>
<citations>30</citations>
<pub_year>1998</pub_year>
</record>
<record>
<title>A 0.6Œºm CMOS 4Gb/s Transceiver With Data Recovery Using Oversampling</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=200&amp;citation_for_view=e7V7-gEAAAAJ:Mojj43d5GZwC</link>
<authors>CKK Yang, R Farjad-Rad, M Horowitz</authors>
<source>VLSI Circuits, 1997. Digest of Technical Papers., 1997 Symposium on, 71-72</source>
<citations>29</citations>
<pub_year>1997</pub_year>
</record>
<record>
<title>Evaluation of charge recovery circuits and adiabatic switching for low power CMOS design</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=200&amp;citation_for_view=e7V7-gEAAAAJ:_Ybze24A_UAC</link>
<authors>T Indermaur, M Horowitz</authors>
<source>Low Power Electronics, 1994. Digest of Technical Papers., IEEE Symposium ...</source>
<citations>29</citations>
<pub_year>1994</pub_year>
</record>
<record>
<title>Equalization of modal dispersion in multimode fiber using spatial light modulators</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=200&amp;citation_for_view=e7V7-gEAAAAJ:_Re3VWB3Y0AC</link>
<authors>E Alon, V Stojanovic, JM Kahn, S Boyd, M Horowitz</authors>
<source>Global Telecommunications Conference, 2004. GLOBECOM'04. IEEE 2, 1023-1029</source>
<citations>28</citations>
<pub_year>2004</pub_year>
</record>
<record>
<title>A 1.6 Gb/s, 3 mW CMOS receiver for optical communication</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=200&amp;citation_for_view=e7V7-gEAAAAJ:fEOibwPWpKIC</link>
<authors>A Emami-Neyestanak, D Liu, G Keeler, N Helman, M Horowitz</authors>
<source>VLSI Circuits Digest of Technical Papers, 2002. Symposium on, 84-87</source>
<citations>28</citations>
<pub_year>2002</pub_year>
</record>
<record>
<title>The stanford flash multiprocessor</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=200&amp;citation_for_view=e7V7-gEAAAAJ:XiSMed-E-HIC</link>
<authors>J Kuskin, D Ofelt, M Heinrich, J Heinlein, R Simoni, K Gharachorloo, J ...</authors>
<source>25 years of the international symposia on Computer architecture (selected ...</source>
<citations>27</citations>
<pub_year>1998</pub_year>
</record>
<record>
<title>Method and apparatus for transmitting data with reduced coupling noise</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=200&amp;citation_for_view=e7V7-gEAAAAJ:N4u4nq0IxgcC</link>
<authors>MA Horowitz, DV Perino</authors>
<source>US Patent 7,627,043</source>
<citations>26</citations>
<pub_year>2009</pub_year>
</record>
<record>
<title>Opportunities for optics in integrated circuits applications</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=200&amp;citation_for_view=e7V7-gEAAAAJ:tzM49s52ZIMC</link>
<authors>DAB Miller, A Bhatnagar, S Palermo, A Emami-Neyestanak, MA Horowitz</authors>
<source>Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC ...</source>
<citations>26</citations>
<pub_year>2005</pub_year>
</record>
<record>
<title>Transmitting memory requests for multiple block format memory operations the requests comprising count information, a mask, and a second mask</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=200&amp;citation_for_view=e7V7-gEAAAAJ:1yQoGdGgb4wC</link>
<authors>RM Barth, MM Griffin, FA Ware, MA Horowitz</authors>
<source>US Patent 5,896,545</source>
<citations>26</citations>
<pub_year>1999</pub_year>
</record>
<record>
<title>CMOS transceiver with baud rate clock recovery for optical interconnects</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=200&amp;citation_for_view=e7V7-gEAAAAJ:7T2F9Uy0os0C</link>
<authors>A Emami-Neyestanak, S Palermo, HC Lee, M Horowitz</authors>
<source>VLSI Circuits, 2004. Digest of Technical Papers. 2004 Symposium on, 410-413</source>
<citations>25</citations>
<pub_year>2004</pub_year>
</record>
<record>
<title>Integrated circuit having memory which synchronously samples information with respect to external clock signals</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=200&amp;citation_for_view=e7V7-gEAAAAJ:hkOj_22Ku90C</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 6,049,846</source>
<citations>25</citations>
<pub_year>2000</pub_year>
</record>
<record>
<title>A 50% noise reduction interface using low-weight coding</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=200&amp;citation_for_view=e7V7-gEAAAAJ:VL0QpB8kHFEC</link>
<authors>K Nakamura, MA Horowitz</authors>
<source>VLSI Circuits, 1996. Digest of Technical Papers., 1996 Symposium on, 144-145</source>
<citations>25</citations>
<pub_year>1996</pub_year>
</record>
<record>
<title>Array-of-arrays architecture for parallel floating point multiplication</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=200&amp;citation_for_view=e7V7-gEAAAAJ:WqliGbK-hY8C</link>
<authors>H Dhanesha, K Falakshahi, M Horowitz</authors>
<source>Advanced Research in VLSI, 1995. Proceedings., Sixteenth Conference on, 150-157</source>
<citations>25</citations>
<pub_year>1995</pub_year>
</record>
<record>
<title>Method of operating a memory device having a variable data output length and an identification register</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=200&amp;citation_for_view=e7V7-gEAAAAJ:kzcrU_BdoSEC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 6,085,284</source>
<citations>24</citations>
<pub_year>2000</pub_year>
</record>
<record>
<title>A 1 V 0.9 mW at 100 MHz 2 k√ó 16 b SRAM utilizing a half-swing pulsed-decoder and write-bus architecture in 0.25 Œºm dual-Vt CMOS</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=200&amp;citation_for_view=e7V7-gEAAAAJ:PR6Y55bgFSsC</link>
<authors>T Mori, B Amrutur, K Mai, M Horowitz, I Fukushi, T Izawa, S Mitarai</authors>
<source>Solid-State Circuits Conference, 1998. Digest of Technical Papers. 1998 IEEE ...</source>
<citations>24</citations>
<pub_year>1998</pub_year>
</record>
<record>
<title>A 4-ns BiCMOS translation-lookaside buffer</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=200&amp;citation_for_view=e7V7-gEAAAAJ:evX43VCCuoAC</link>
<authors>LR Tamura, TS Yang, DE Wingard, MA Horowitz, BA Wolley</authors>
<source>Solid-State Circuits, IEEE Journal of 25 (5), 1093-1101</source>
<citations>24</citations>
<pub_year>1990</pub_year>
</record>
<record>
<title>Fast, non-Monte-Carlo estimation of transient performance variation due to device mismatch</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=220&amp;citation_for_view=e7V7-gEAAAAJ:HbR8gkJAVGIC</link>
<authors>J Kim, KD Jones, MA Horowitz</authors>
<source>Circuits and Systems I: Regular Papers, IEEE Transactions on 57 (7), 1746-1755</source>
<citations>23</citations>
<pub_year>2010</pub_year>
</record>
<record>
<title>Soft error resilience of probabilistic inference applications</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=220&amp;citation_for_view=e7V7-gEAAAAJ:ipzZ9siozwsC</link>
<authors>V Wong, M Horowitz</authors>
<source>SELSE II</source>
<citations>23</citations>
<pub_year>2006</pub_year>
</record>
<record>
<title>Low-power dividerless frequency synthesis using aperture phase detection</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=220&amp;citation_for_view=e7V7-gEAAAAJ:vbGhcppDl1QC</link>
<authors>AR Shahani, DK Shaeffer, SS Mohan, H Samavati, HR Rategh, M del Mar ...</authors>
<source>Solid-State Circuits, IEEE Journal of 33 (12), 2232-2239</source>
<citations>23</citations>
<pub_year>1998</pub_year>
</record>
<record>
<title>Modeling the performance of limited pointers directories for cache coherence</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=220&amp;citation_for_view=e7V7-gEAAAAJ:ZfRJV9d4-WMC</link>
<authors>R Simoni, M Horowitz</authors>
<source>ACM SIGARCH Computer Architecture News 19 (3), 309-319</source>
<citations>23</citations>
<pub_year>1991</pub_year>
</record>
<record>
<title>A single-chip, functional tester for VLSI circuits</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=220&amp;citation_for_view=e7V7-gEAAAAJ:9Nmd_mFXekcC</link>
<authors>JA Gasbarro, MA Horowitz</authors>
<source>Solid-State Circuits Conference, 1990. Digest of Technical Papers. 37th ...</source>
<citations>23</citations>
<pub_year>1990</pub_year>
</record>
<record>
<title>High-speed transmitters in 90nm CMOS for high-density optical interconnects</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=220&amp;citation_for_view=e7V7-gEAAAAJ:XD-gHx7UXLsC</link>
<authors>S Palermo, M Horowitz</authors>
<source>Solid-State Circuits Conference, 2006. ESSCIRC 2006. Proceedings of the 32nd ...</source>
<citations>22</citations>
<pub_year>2006</pub_year>
</record>
<record>
<title>Timing analysis for piecewise linear RSIM</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=220&amp;citation_for_view=e7V7-gEAAAAJ:Fu2w8maKXqMC</link>
<authors>R Kao, M Horowitz</authors>
<source>Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions ...</source>
<citations>22</citations>
<pub_year>1994</pub_year>
</record>
<record>
<title>Digital circuit design trends</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=220&amp;citation_for_view=e7V7-gEAAAAJ:L7CI7m0gUJcC</link>
<authors>M Horowitz, D Stark, E Alon</authors>
<source>Solid-State Circuits, IEEE Journal of 43 (4), 757-761</source>
<citations>21</citations>
<pub_year>2008</pub_year>
</record>
<record>
<title>A memory system design framework: creating smart memories</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=220&amp;citation_for_view=e7V7-gEAAAAJ:tuHXwOkdijsC</link>
<authors>A Firoozshahian, A Solomatnikov, O Shacham, Z Asgar, S Richardson, C ...</authors>
<source>ACM SIGARCH Computer Architecture News 37 (3), 406-417</source>
<citations>20</citations>
<pub_year>2009</pub_year>
</record>
<record>
<title>Common-mode backchannel signaling system for differential high-speed links</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=220&amp;citation_for_view=e7V7-gEAAAAJ:t7zJ5fGR-2UC</link>
<authors>A Ho, V Stojanovic, F Chen, C Werner, G Tsang, E Alon, R Kollipara, J Zerbe ...</authors>
<source>VLSI Circuits, 2004. Digest of Technical Papers. 2004 Symposium on, 352-355</source>
<citations>20</citations>
<pub_year>2004</pub_year>
</record>
<record>
<title>Optimizing iterative decoding of low-density parity check codes on programmable pipelined parallel architectures</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=220&amp;citation_for_view=e7V7-gEAAAAJ:0KyAp5RtaNEC</link>
<authors>G Al-Rawi, J Cioffi, R Motwani, M Horowitz</authors>
<source>Global Telecommunications Conference, 2001. GLOBECOM'01. IEEE 5, 3012-3018</source>
<citations>20</citations>
<pub_year>2001</pub_year>
</record>
<record>
<title>A 50 Gb/s 32√ó 32 CMOS crossbar chip using asymmetric serial links</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=220&amp;citation_for_view=e7V7-gEAAAAJ:MLfJN-KU85MC</link>
<authors>KYK Chang, ST Chuang, N McKeown, M Horowitz</authors>
<source>VLSI Circuits, 1999. Digest of Technical Papers. 1999 Symposium on, 19-22</source>
<citations>20</citations>
<pub_year>1999</pub_year>
</record>
<record>
<title>A 2 Gb/s/pin CMOS asymmetric serial link</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=220&amp;citation_for_view=e7V7-gEAAAAJ:-_dYPAW6P2MC</link>
<authors>KYK Chang, W Ellersick, ST Chuang, S Sidiropoulos, M Horowitz</authors>
<source>VLSI Circuits, 1998. Digest of Technical Papers. 1998 Symposium on, 216-217</source>
<citations>20</citations>
<pub_year>1998</pub_year>
</record>
<record>
<title>Method of transferring data by transmitting lower order and upper odermemory address bits in separate words with respective op codes and start information</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=220&amp;citation_for_view=e7V7-gEAAAAJ:uJ-U7cs_P_0C</link>
<authors>RM Barth, MM Griffin, FA Ware, MA Horowitz</authors>
<source>US Patent 5,765,020</source>
<citations>20</citations>
<pub_year>1998</pub_year>
</record>
<record>
<title>Array oscillator circuit</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=220&amp;citation_for_view=e7V7-gEAAAAJ:j8SEvjWlNXcC</link>
<authors>JG Maneatis, MA Horowitz</authors>
<source>US Patent 5,717,362</source>
<citations>20</citations>
<pub_year>1998</pub_year>
</record>
<record>
<title>Process and apparatus for collision detection on a parallel bus by monitoring a first line of the bus during even bus cycles for indications of overlapping packets</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=220&amp;citation_for_view=e7V7-gEAAAAJ:35r97b3x0nAC</link>
<authors>RM Barth, MM Griffin, FA Ware, MA Horowitz</authors>
<source>US Patent 5,715,407</source>
<citations>20</citations>
<pub_year>1998</pub_year>
</record>
<record>
<title>A 160 ns 54 bit CMOS division implementation using self-timing and symmetrically overlapped SRT stages</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=220&amp;citation_for_view=e7V7-gEAAAAJ:W5xh706n7nkC</link>
<authors>TE Williams, MA Horowitz</authors>
<source>Computer Arithmetic, 1991. Proceedings., 10th IEEE Symposium on, 210-217</source>
<citations>20</citations>
<pub_year>1991</pub_year>
</record>
<record>
<title>Towards energy-proportional datacenter memory with mobile DRAM</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=220&amp;citation_for_view=e7V7-gEAAAAJ:KI9T_ytC6pkC</link>
<authors>KT Malladi, BC Lee, FA Nothaft, C Kozyrakis, K Periyathambi, M Horowitz</authors>
<source>Proceedings of the 39th International Symposium on Computer Architecture, 37-48</source>
<citations>19</citations>
<pub_year>2012</pub_year>
</record>
<record>
<title>Analog signal multiplexing for PSAPD-based PET detectors: simulation and experimental validation</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=220&amp;citation_for_view=e7V7-gEAAAAJ:48xauSegjOkC</link>
<authors>FWY Lau, A Vandenbroucke, PD Reynolds, PD Olcott, MA Horowitz, CS Levin</authors>
<source>Physics in Medicine and Biology 55 (23), 7149</source>
<citations>19</citations>
<pub_year>2010</pub_year>
</record>
<record>
<title>A heuristic for optimizing stochastic activity networks with applications to statistical digital circuit sizing</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=220&amp;citation_for_view=e7V7-gEAAAAJ:nrtMV_XWKgEC</link>
<authors>SJ Kim, SP Boyd, S Yun, DD Patil, MA Horowitz</authors>
<source>Optimization and Engineering 8 (4), 397-430</source>
<citations>19</citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>A 24Gb/s software programmable multi-channel transmitter</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=240&amp;citation_for_view=e7V7-gEAAAAJ:g3aElNc5_aQC</link>
<authors>A Amirkhany, A Abbasfar, J Savoj, M Jeeradit, B Garlepp, V Stojanovic, M ...</authors>
<source>VLSI Circuits, 2007 IEEE Symposium on, 38-39</source>
<citations>19</citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>Memory device having at least a first and a second operating mode</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=240&amp;citation_for_view=e7V7-gEAAAAJ:4MWp96NkSFoC</link>
<authors>RM Barth, MA Horowitz, CE Hampel, FA Ware</authors>
<source>US Patent 7,210,015</source>
<citations>19</citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>Memory module including an integrated circuit device</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=240&amp;citation_for_view=e7V7-gEAAAAJ:8xutWZnSdmoC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 7,110,322</source>
<citations>19</citations>
<pub_year>2006</pub_year>
</record>
<record>
<title>Architecture and circuit techniques for a 1.1-GHz 16-kb reconfigurable memory in 0.18-Œºm CMOS</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=240&amp;citation_for_view=e7V7-gEAAAAJ:hMsQuOkrut0C</link>
<authors>K Mai, R Ho, E Alon, D Liu, Y Kim, D Patil, MA Horowitz</authors>
<source>Solid-State Circuits, IEEE Journal of 40 (1), 261-275</source>
<citations>19</citations>
<pub_year>2005</pub_year>
</record>
<record>
<title>Testing set up and hold input timing parameters of high speed integrated circuit devices</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=240&amp;citation_for_view=e7V7-gEAAAAJ:tKAzc9rXhukC</link>
<authors>JA Gasbarro, MA Horowitz</authors>
<source>US Patent 5,357,195</source>
<citations>19</citations>
<pub_year>1994</pub_year>
</record>
<record>
<title>A new technique for characterization of digital-to-analog converters in high-speed systems</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=240&amp;citation_for_view=e7V7-gEAAAAJ:LI9QrySNdTsC</link>
<authors>J Savoj, AA Abbasfar, A Amirkhany, BW Garlepp, MA Horowitz</authors>
<source>Proceedings of the conference on Design, automation and test in Europe, 433-438</source>
<citations>18</citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>High speed signaling system with adaptive transmit pre-emphasis and reflection cancellation</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=240&amp;citation_for_view=e7V7-gEAAAAJ:i2xiXl-TujoC</link>
<authors>VM Stojanovic, A Ho, A Bessios, FF Chen, E Alon, MA Horowitz</authors>
<source>US Patent 7,199,615</source>
<citations>17</citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>Power optimization for SRAM and its scaling</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=240&amp;citation_for_view=e7V7-gEAAAAJ:VaXvl8Fpj5cC</link>
<authors>E Morifuji, D Patil, M Horowitz, Y Nishi</authors>
<source>Electron Devices, IEEE Transactions on 54 (4), 715-722</source>
<citations>17</citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>Improving CDR performance via estimation</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=240&amp;citation_for_view=e7V7-gEAAAAJ:TIZ-Mc8IlK0C</link>
<authors>H Lee, A Bansal, Y Frans, J Zerbe, S Sidiropoulos, M Horowitz</authors>
<source>Solid-State Circuits Conference, 2006. ISSCC 2006. Digest of Technical ...</source>
<citations>17</citations>
<pub_year>2006</pub_year>
</record>
<record>
<title>Memory device having a plurality of programmable internal registers and a delay time register</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=240&amp;citation_for_view=e7V7-gEAAAAJ:URolC5Kub84C</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 6,415,339</source>
<citations>17</citations>
<pub_year>2002</pub_year>
</record>
<record>
<title>A serial-link transceiver based on 8 GSample/s A/D and D/A converters in 0.25 Œºm CMOS</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=240&amp;citation_for_view=e7V7-gEAAAAJ:EYYDruWGBe4C</link>
<authors>W Ellersick, CKK Yang, V Stojanovic, S Modjtahedi, MA Horowitz</authors>
<source>Solid-State Circuits Conference, 2001. Digest of Technical Papers. ISSCC ...</source>
<citations>17</citations>
<pub_year>2001</pub_year>
</record>
<record>
<title>A 32b microprocessor with on-chip 2Kbyte instruction cache</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=240&amp;citation_for_view=e7V7-gEAAAAJ:vDijr-p_gm4C</link>
<authors>M Horowitz, J Hennessy, P Chow, P Gulak, J Acken, A Agarwal, CY Chu, S ...</authors>
<source>Solid-State Circuits Conference. Digest of Technical Papers. 1987 IEEE ...</source>
<citations>17</citations>
<pub_year>1987</pub_year>
</record>
<record>
<title>Method and apparatus for calibrating a multi-level current mode driver having a plurality of source calibration signals</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=240&amp;citation_for_view=e7V7-gEAAAAJ:e_rmSamDkqQC</link>
<authors>C Werner, M Horowitz, P Chau, S Best, S Sidiropoulos</authors>
<source>US Patent 7,456,778</source>
<citations>16</citations>
<pub_year>2008</pub_year>
</record>
<record>
<title>A 20-Gb/s 0.13-Œºm CMOS serial link transmitter using an LC-PLL to directly drive the output multiplexer</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=240&amp;citation_for_view=e7V7-gEAAAAJ:AvfA0Oy_GE0C</link>
<authors>P Chiang, WJ Dally, MJE Lee, R Senthinathan, Y Oh, MA Horowitz</authors>
<source>Solid-State Circuits, IEEE Journal of 40 (4), 1004-1011</source>
<citations>16</citations>
<pub_year>2005</pub_year>
</record>
<record>
<title>Architecture and circuit techniques for a reconfigurable memory block</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=240&amp;citation_for_view=e7V7-gEAAAAJ:EkHepimYqZsC</link>
<authors>K Mai, R Ho, E Alon, L Dean, Y Kim, P Dinesh, M Horowitz</authors>
<source>Solid-State Circuits Conference, 2004. Digest of Technical Papers. ISSCC ...</source>
<citations>16</citations>
<pub_year>2004</pub_year>
</record>
<record>
<title>Memory device having an internal register</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=240&amp;citation_for_view=e7V7-gEAAAAJ:5qfkUJPXOUwC</link>
<authors>RM Barth, MA Horowitz, CE Hampel, FA Ware</authors>
<source>US Patent 6,542,976</source>
<citations>16</citations>
<pub_year>2003</pub_year>
</record>
<record>
<title>Apparatus and method for pipelined memory operations</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=240&amp;citation_for_view=e7V7-gEAAAAJ:S16KYo8Pm5AC</link>
<authors>RM Barth, EK Tsern, MA Horowitz, DC Stark, CE Hampel, FA Ware, JB Dillon, ND ...</authors>
<source>US Patent 6,356,975</source>
<citations>16</citations>
<pub_year>2002</pub_year>
</record>
<record>
<title>Using partitioning to help convergence in the standard-cell design automation methodology</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=240&amp;citation_for_view=e7V7-gEAAAAJ:tYavs44e6CUC</link>
<authors>H Kapadia, M Horowitz</authors>
<source>Proceedings of the 36th annual ACM/IEEE Design Automation Conference, 592-597</source>
<citations>16</citations>
<pub_year>1999</pub_year>
</record>
<record>
<title>Integrated circuit I/O using high performance bus interface</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=240&amp;citation_for_view=e7V7-gEAAAAJ:zLWjf1WUPmwC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 5,841,715</source>
<citations>16</citations>
<pub_year>1998</pub_year>
</record>
<record>
<title>A portable digital DLL architecture for CMOS interface circuits</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=240&amp;citation_for_view=e7V7-gEAAAAJ:ILKRHgRFtOwC</link>
<authors>BW Garlepp, KS Donnelly, J Kim, PS Chau, JL Zerbe, C Huang, CV Tran, CL ...</authors>
<source>VLSI Circuits, 1998. Digest of Technical Papers. 1998 Symposium on, 214-215</source>
<citations>16</citations>
<pub_year>1998</pub_year>
</record>
<record>
<title>Rethinking digital design: Why design must change</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=260&amp;citation_for_view=e7V7-gEAAAAJ:L1USKYWJimsC</link>
<authors>O Shacham, O Azizi, M Wachs, W Qadeer, Z Asgar, K Kelley, JP Stevenson, S ...</authors>
<source>Micro, IEEE 30 (6), 9-24</source>
<citations>15</citations>
<pub_year>2010</pub_year>
</record>
<record>
<title>Circuit-level requirements for MOSFET-replacement devices</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=260&amp;citation_for_view=e7V7-gEAAAAJ:_FM0Bhl9EiAC</link>
<authors>H Kam, TJ King-Liu, E Alon, M Horowitz</authors>
<source>Electron Devices Meeting, 2008. IEDM 2008. IEEE International, 1-1</source>
<citations>15</citations>
<pub_year>2008</pub_year>
</record>
<record>
<title>Multi-tone signaling for high-speed backplane electrical links</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=260&amp;citation_for_view=e7V7-gEAAAAJ:gsN89kCJA0AC</link>
<authors>A Amirkhany, V Stojanovic, MA Horowitz</authors>
<source>Global Telecommunications Conference, 2004. GLOBECOM'04. IEEE 2, 1111-1117</source>
<citations>15</citations>
<pub_year>2004</pub_year>
</record>
<record>
<title>Delay stage circuitry for a ring oscillator</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=260&amp;citation_for_view=e7V7-gEAAAAJ:ML0RJ9NH7IQC</link>
<authors>W Leung, MA Horowitz</authors>
<source>US Patent 5,596,610</source>
<citations>15</citations>
<pub_year>1997</pub_year>
</record>
<record>
<title>Architectural and implementation tradeoffs in the design of multiple-context processors</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=260&amp;citation_for_view=e7V7-gEAAAAJ:uWiczbcajpAC</link>
<authors>J Laudon, A Gupta, M Horowitz</authors>
<source>Multithreaded Computer Architecture, 167-200</source>
<citations>15</citations>
<pub_year>1994</pub_year>
</record>
<record>
<title>Bus system optimization</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=260&amp;citation_for_view=e7V7-gEAAAAJ:G36d5HCDkJYC</link>
<authors>JL Zerbe, KS Donelly, S Sidiropoulos, DC Stark, MA Horowitz, L Yu, R Vu, J ...</authors>
<source>EP Patent 2,264,612</source>
<citations>14</citations>
<pub_year>2010</pub_year>
</record>
<record>
<title>Low latency multi-level communication interface</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=260&amp;citation_for_view=e7V7-gEAAAAJ:Ul_CLA4dPeMC</link>
<authors>JL Zerbe, BW Garlepp, PS Chau, KS Donnelly, MA Horowitz, S Sidiropoulos, BW ...</authors>
<source>US Patent 7,626,442</source>
<citations>14</citations>
<pub_year>2009</pub_year>
</record>
<record>
<title>Circuit, apparatus and method for capturing a representation of a waveform from a clock-data recovery (CDR) unit</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=260&amp;citation_for_view=e7V7-gEAAAAJ:q3CdL3IzO_QC</link>
<authors>D Kim, J Zerbe, M Horowitz, W Stonecypher</authors>
<source>US Patent 7,076,377</source>
<citations>14</citations>
<pub_year>2006</pub_year>
</record>
<record>
<title>Calibrated data communication system and method</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=260&amp;citation_for_view=e7V7-gEAAAAJ:a9-T7VOCCH8C</link>
<authors>JLV Zerbe, KS Donnelly, S Sidiropoulos, DC Stark, MA Horowitz, L Yu, R Vu, J ...</authors>
<source>US Patent 7,042,914</source>
<citations>14</citations>
<pub_year>2006</pub_year>
</record>
<record>
<title>False coupling exploration in timing analysis</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=260&amp;citation_for_view=e7V7-gEAAAAJ:lmc2jWPfTJgC</link>
<authors>K Tseng, M Horowitz</authors>
<source>Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions ...</source>
<citations>14</citations>
<pub_year>2005</pub_year>
</record>
<record>
<title>Synchronous integrated circuit device</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=260&amp;citation_for_view=e7V7-gEAAAAJ:9pM33mqn1YgC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 6,715,020</source>
<citations>14</citations>
<pub_year>2004</pub_year>
</record>
<record>
<title>The fanout-of-4 inverter delay metric</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=260&amp;citation_for_view=e7V7-gEAAAAJ:Ri6SYOTghG4C</link>
<authors>D Harris, R Ho, GY Wei, M Horowitz</authors>
<source>Unpublished Manuscript. http://odin. ac. hmc. edu/harris/research</source>
<citations>14</citations>
<pub_year>2003</pub_year>
</record>
<record>
<title>Memory system having memory devices each including a programmable internal register</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=260&amp;citation_for_view=e7V7-gEAAAAJ:k8Z6L05lTy4C</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 6,044,426</source>
<citations>14</citations>
<pub_year>2000</pub_year>
</record>
<record>
<title>Hardware/software co-design of the stanford FLASH multiprocessor</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=260&amp;citation_for_view=e7V7-gEAAAAJ:BUYA1_V_uYcC</link>
<authors>M Heinrich, D Ofelt, MA Horowitz, J Hennessy</authors>
<source>Proceedings of the IEEE 85 (3), 455-466</source>
<citations>14</citations>
<pub_year>1997</pub_year>
</record>
<record>
<title>Subtomogram alignment by adaptive Fourier coefficient thresholding</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=260&amp;citation_for_view=e7V7-gEAAAAJ:BJbdYPG6LGMC</link>
<authors>F Amat, LR Comolli, F Moussavi, J Smit, KH Downing, M Horowitz</authors>
<source>Journal of structural biology 171 (3), 332-344</source>
<citations>13</citations>
<pub_year>2010</pub_year>
</record>
<record>
<title>Comparative evaluation of memory models for chip multiprocessors</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=260&amp;citation_for_view=e7V7-gEAAAAJ:XoXfffV-tXoC</link>
<authors>J Leverich, H Arakida, A Solomatnikov, A Firoozshahian, M Horowitz, C Kozyrakis</authors>
<source>ACM Transactions on Architecture and Code Optimization (TACO) 5 (3), 12</source>
<citations>13</citations>
<pub_year>2008</pub_year>
</record>
<record>
<title>Variable domain transformation for linear PAC analysis of mixed-signal systems</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=260&amp;citation_for_view=e7V7-gEAAAAJ:FAceZFleit8C</link>
<authors>J Kim, KD Jones, MA Horowitz</authors>
<source>Computer-Aided Design, 2007. ICCAD 2007. IEEE/ACM International Conference ...</source>
<citations>13</citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>Chip multi-processor generator</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=260&amp;citation_for_view=e7V7-gEAAAAJ:NXb4pA-qfm4C</link>
<authors>A Solomatnikov, A Firoozshahian, W Qadeer, O Shacham, K Kelley, Z Asgar, M ...</authors>
<source>Proceedings of the 44th annual Design Automation Conference, 262-263</source>
<citations>13</citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>Method and apparatus for multi-level signaling</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=260&amp;citation_for_view=e7V7-gEAAAAJ:anf4URPfarAC</link>
<authors>MA Horowitz, SC Best, WF Stonecypher</authors>
<source>US Patent 7,142,612</source>
<citations>13</citations>
<pub_year>2006</pub_year>
</record>
<record>
<title>SPC03-5: Analog multi-tone signaling for high-speed backplane electrical links</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=260&amp;citation_for_view=e7V7-gEAAAAJ:xtoqd-5pKcoC</link>
<authors>A Amirkhany, A Abbasfar, V Stojanovic, MA Horowitz</authors>
<source>Global Telecommunications Conference, 2006. GLOBECOM'06. IEEE, 1-6</source>
<citations>13</citations>
<pub_year>2006</pub_year>
</record>
<record>
<title>Method and apparatus for calibrating a multi-level current mode driver</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=280&amp;citation_for_view=e7V7-gEAAAAJ:foquWX3nUaYC</link>
<authors>C Werner, M Horowitz, P Chau, S Best, S Sidiropoulos</authors>
<source>US Patent 6,772,351</source>
<citations>13</citations>
<pub_year>2004</pub_year>
</record>
<record>
<title>Synchronous memory device having identification register</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=280&amp;citation_for_view=e7V7-gEAAAAJ:p__nRnzSRKYC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 6,070,222</source>
<citations>13</citations>
<pub_year>2000</pub_year>
</record>
<record>
<title>An evaluation of directory schemes for cache coherence</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=280&amp;citation_for_view=e7V7-gEAAAAJ:0N-VGjzr574C</link>
<authors>A Agarwal, R Simoni, J Hennessy, M Horowitz</authors>
<source>25 years of the international symposia on Computer architecture (selected ...</source>
<citations>13</citations>
<pub_year>1998</pub_year>
</record>
<record>
<title>A 0.8 mm CMOS 2.5 Gb/s oversampled receiver for serial links</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=280&amp;citation_for_view=e7V7-gEAAAAJ:C-Rn0OCouf8C</link>
<authors>CK Yang, MA Horowitz</authors>
<source>1996 IEEE ISSCC Digest of Technical Papers</source>
<citations>13</citations>
<pub_year>1996</pub_year>
</record>
<record>
<title>CPU DB: recording microprocessor history</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=280&amp;citation_for_view=e7V7-gEAAAAJ:PuOEWVtPfzwC</link>
<authors>A Danowitz, K Kelley, J Mao, JP Stevenson, M Horowitz</authors>
<source>Communications of the ACM 55 (4), 55-63</source>
<citations>12</citations>
<pub_year>2012</pub_year>
</record>
<record>
<title>Integrated circuit device that stores a value representative of an equalization co-efficient setting</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=280&amp;citation_for_view=e7V7-gEAAAAJ:ODE9OILHJdcC</link>
<authors>MA Horowitz, RM Barth, CE Hampel, A Moncayo, KS Donnelly, JL Zerbe</authors>
<source>US Patent 7,174,400</source>
<citations>12</citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>Informing loads: Enabling software to observe and react to memory behavior</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=280&amp;citation_for_view=e7V7-gEAAAAJ:_axFR9aDTf0C</link>
<authors>M Horowitz, M Martonosi, TC Mowry, MD Smith</authors>
<source>Computer Systems Laboratory, Stanford University</source>
<citations>12</citations>
<pub_year>1995</pub_year>
</record>
<record>
<title>Mable: A technique for efficient machine simulation</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=280&amp;citation_for_view=e7V7-gEAAAAJ:WZBGuue-350C</link>
<authors>P Davies, P Lacroute, J Heinlein, M Horowitz</authors>
<source>Computer Systems Laboratory, Stanford University</source>
<citations>12</citations>
<pub_year>1994</pub_year>
</record>
<record>
<title>Apparatus for testing timing parameters of high speed integrated circuit devices</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=280&amp;citation_for_view=e7V7-gEAAAAJ:PoWvk5oyLR8C</link>
<authors>JA Gasbarro, MA Horowitz</authors>
<source>US Patent 5,325,053</source>
<citations>12</citations>
<pub_year>1994</pub_year>
</record>
<record>
<title>Bipolar circuit elements providing self-completion-indication</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=280&amp;citation_for_view=e7V7-gEAAAAJ:hCrLmN-GePgC</link>
<authors>TE Williams, M Horowitz</authors>
<source>Solid-State Circuits, IEEE Journal of 25 (1), 309-312</source>
<citations>12</citations>
<pub_year>1990</pub_year>
</record>
<record>
<title>Bisim: A Simulator for Custom ECL Circuits</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=280&amp;citation_for_view=e7V7-gEAAAAJ:ClCfbGk0d_YC</link>
<authors>R Kao, B Alverson, M Horowitz, D Stark</authors>
<source>Computer-Aided Design, 1988. ICCAD-88. Digest of Technical Papers., IEEE ...</source>
<citations>12</citations>
<pub_year>1988</pub_year>
</record>
<record>
<title>Untitled</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=280&amp;citation_for_view=e7V7-gEAAAAJ:NXYAu82O0W8C</link>
<authors></authors>
<source>US Patent 7,423,454</source>
<citations>12</citations>
<pub_year></pub_year>
</record>
<record>
<title>Verification of chip multiprocessor memory systems using a relaxed scoreboard</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=280&amp;citation_for_view=e7V7-gEAAAAJ:PVgj2kMGcgYC</link>
<authors>O Shacham, M Wachs, A Solomatnikov, A Firoozshahian, S Richardson, M Horowitz</authors>
<source>Proceedings of the 41st annual IEEE/ACM International Symposium on ...</source>
<citations>11</citations>
<pub_year>2008</pub_year>
</record>
<record>
<title>Partial response receiver</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=280&amp;citation_for_view=e7V7-gEAAAAJ:KbBQZpvPDL4C</link>
<authors>VM Stojanovic, MA Horowitz, JL Zerbe, A Bessios, ACC Ho, JC Wei, G Tsang, BW ...</authors>
<source>US Patent 7,397,848</source>
<citations>11</citations>
<pub_year>2008</pub_year>
</record>
<record>
<title>A 24 Gb/s software programmable analog multi-tone transmitter</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=280&amp;citation_for_view=e7V7-gEAAAAJ:2VqYfGB8ITEC</link>
<authors>A Amirkhany, A Abbasfar, J Savoj, M Jeeradit, B Garlepp, RT Kollipara, V ...</authors>
<source>Solid-State Circuits, IEEE Journal of 43 (4), 999-1009</source>
<citations>11</citations>
<pub_year>2008</pub_year>
</record>
<record>
<title>An optical interconnect transceiver at 1550 nm using low-voltage electroabsorption modulators directly integrated to CMOS</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=280&amp;citation_for_view=e7V7-gEAAAAJ:YohjEiUPhakC</link>
<authors>JE Roth, S Palermo, NC Helman, DP Bour, DAB Miller, M Horowitz</authors>
<source>Journal of Lightwave Technology 25 (12), 3739-3747</source>
<citations>11</citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>Reducing coupled noise in pseudo-differential signaling systems</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=280&amp;citation_for_view=e7V7-gEAAAAJ:GtLg2Ama23sC</link>
<authors>S Sidiropoulos, Y Li, MA Horowitz</authors>
<source>US Patent 7,099,395</source>
<citations>11</citations>
<pub_year>2006</pub_year>
</record>
<record>
<title>Integrated circuit I/O using a high performance bus interface</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=280&amp;citation_for_view=e7V7-gEAAAAJ:mlAyqtXpCwEC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 6,598,171</source>
<citations>11</citations>
<pub_year>2003</pub_year>
</record>
<record>
<title>Current integrating receivers for high speed system interconnects</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=280&amp;citation_for_view=e7V7-gEAAAAJ:oNZyr7d5Mn4C</link>
<authors>S Sidiropoulos, M Horowitz</authors>
<source>Custom Integrated Circuits Conference, 1995., Proceedings of the IEEE 1995 ...</source>
<citations>11</citations>
<pub_year>1995</pub_year>
</record>
<record>
<title>The MIPS-X Microprocessor</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=280&amp;citation_for_view=e7V7-gEAAAAJ:PVjk1bu6vJQC</link>
<authors>M Horowitz, P Chow</authors>
<source>STANFORD UNIV CA COMPUTER SYSTEMS LAB</source>
<citations>11</citations>
<pub_year>1985</pub_year>
</record>
<record>
<title>Measurement of series collector resistance in bipolar transistors</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=300&amp;citation_for_view=e7V7-gEAAAAJ:umqufdRvDiIC</link>
<authors>WD Mack, M Horowitz</authors>
<source>Solid-State Circuits, IEEE Journal of 17 (4), 767-773</source>
<citations>11</citations>
<pub_year>1982</pub_year>
</record>
<record>
<title>Timing robustness in the budding and fission yeast cell cycles</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=300&amp;citation_for_view=e7V7-gEAAAAJ:P7Ujq4OLJYoC</link>
<authors>K Mangla, DL Dill, MA Horowitz</authors>
<source>PloS one 5 (2), e8906</source>
<citations>10</citations>
<pub_year>2010</pub_year>
</record>
<record>
<title>Using a configurable processor generator for computer architecture prototyping</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=300&amp;citation_for_view=e7V7-gEAAAAJ:Ehil0879vHcC</link>
<authors>A Solomatnikov, A Firoozshahian, O Shacham, Z Asgar, M Wachs, W Qadeer, S ...</authors>
<source>Microarchitecture, 2009. MICRO-42. 42nd Annual IEEE/ACM International ...</source>
<citations>10</citations>
<pub_year>2009</pub_year>
</record>
<record>
<title>Noise-tolerant signaling schemes supporting simplified timing and data recovery</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=300&amp;citation_for_view=e7V7-gEAAAAJ:bKqednn6t2AC</link>
<authors>A Ho, V Stojanovic, FF Chen, E Alon, MA Horowitz</authors>
<source>US Patent 7,292,637</source>
<citations>10</citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>Techniques for characterizing DRAMs with a 500 MHz interface</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=300&amp;citation_for_view=e7V7-gEAAAAJ:SpbeaW3--B0C</link>
<authors>JA Gasbarro, MA Horowitz</authors>
<source>Test Conference, 1994. Proceedings., International, 516-525</source>
<citations>10</citations>
<pub_year>1994</pub_year>
</record>
<record>
<title>A 3.5 ns, 1 Watt, ECL register file</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=300&amp;citation_for_view=e7V7-gEAAAAJ:0izLItjtcgwC</link>
<authors>M Horowitz, M Slamowitz, B Rose, M Johnson</authors>
<source>Solid-State Circuits Conference, 1990. Digest of Technical Papers. 37th ...</source>
<citations>10</citations>
<pub_year>1990</pub_year>
</record>
<record>
<title>Integrating receiver with precharge circuitry</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=300&amp;citation_for_view=e7V7-gEAAAAJ:4aZ_i-5WJEQC</link>
<authors>JL Zerbe, BW Garlepp, PS Chau, KS Donnelly, MA Horowitz, S Sidiropoulos, BW ...</authors>
<source>US Patent 8,199,859</source>
<citations>9</citations>
<pub_year>2012</pub_year>
</record>
<record>
<title>Fault-tolerant clock generator</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=300&amp;citation_for_view=e7V7-gEAAAAJ:3NQIlFlcGxIC</link>
<authors>KYK Chang, MA Horowitz</authors>
<source>US Patent 7,467,320</source>
<citations>9</citations>
<pub_year>2008</pub_year>
</record>
<record>
<title>Adaptive control for mitigating interference in a multimode transmission medium</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=300&amp;citation_for_view=e7V7-gEAAAAJ:HeT0ZceujKMC</link>
<authors>JM Kahn, MA Horowitz, E Alon, VM Stojanovic</authors>
<source>US Patent 7,194,155</source>
<citations>9</citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>A heuristic method for statistical digital circuit sizing</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=300&amp;citation_for_view=e7V7-gEAAAAJ:kh2fBNsKQNwC</link>
<authors>S Boyd, SJ Kim, D Patil, M Horowitz</authors>
<source>SPIE 31st International Symposium on Advanced Lithography, 615608-615608-9</source>
<citations>9</citations>
<pub_year>2006</pub_year>
</record>
<record>
<title>Scalable circuits for supply noise measurement</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=300&amp;citation_for_view=e7V7-gEAAAAJ:HIFyuExEbWQC</link>
<authors>VA Abramzon, E Alon, B Nezamfar, M Horowitz</authors>
<source>Solid-State Circuits Conference, 2005. ESSCIRC 2005. Proceedings of the 31st ...</source>
<citations>9</citations>
<pub_year>2005</pub_year>
</record>
<record>
<title>Generating incremental VLSI compaction spacing constraints</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=300&amp;citation_for_view=e7V7-gEAAAAJ:_5tno0g5mFcC</link>
<authors>CW Carpenter, M Horowitz</authors>
<source>Proceedings of the 24th ACM/IEEE Design Automation Conference, 291-297</source>
<citations>9</citations>
<pub_year>1987</pub_year>
</record>
<record>
<title>SRT division diagrams and their usage in designing custom integrated circuits for division</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=300&amp;citation_for_view=e7V7-gEAAAAJ:bz8QjSJIRt4C</link>
<authors>Stanford University. Computer Systems Laboratory, TE Williams, M Horowitz</authors>
<source></source>
<citations>9</citations>
<pub_year>1986</pub_year>
</record>
<record>
<title>Measurement of via currents in printed circuit boards using inductive loops</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=300&amp;citation_for_view=e7V7-gEAAAAJ:uDGL6kOW6j0C</link>
<authors>JA Weaver, MA Horowitz</authors>
<source>Electrical Performance of Electronic Packaging, 2006 IEEE, 37-40</source>
<citations>8</citations>
<pub_year>2006</pub_year>
</record>
<record>
<title>Integrated circuit device that stores a value representative of a drive strength setting</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=300&amp;citation_for_view=e7V7-gEAAAAJ:OP4eGU-M3BUC</link>
<authors>MA Horowitz, RM Barth, CE Hampel, A Moncayo, KS Donnelly, JL Zerbe</authors>
<source>US Patent 7,051,130</source>
<citations>8</citations>
<pub_year>2006</pub_year>
</record>
<record>
<title>Technique for determining performance characteristics of electronic devices and systems</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=300&amp;citation_for_view=e7V7-gEAAAAJ:OTTXONDVkokC</link>
<authors>HJ Liaw, X Yuan, MA Horowitz</authors>
<source>US Patent 6,920,402</source>
<citations>8</citations>
<pub_year>2005</pub_year>
</record>
<record>
<title>Burst mode packet receiver using a second order DLL</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=300&amp;citation_for_view=e7V7-gEAAAAJ:LO7wyVUgiFcC</link>
<authors>H Lee, CH Yue, S Palermo, KW Mai, M Horowitz</authors>
<source>VLSI Circuits, 2004. Digest of Technical Papers. 2004 Symposium on, 264-267</source>
<citations>8</citations>
<pub_year>2004</pub_year>
</record>
<record>
<title>Synchronous memory device</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=300&amp;citation_for_view=e7V7-gEAAAAJ:cWzG1nlazyYC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 6,728,819</source>
<citations>8</citations>
<pub_year>2004</pub_year>
</record>
<record>
<title>A framework for designing reusable analog circuits</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=300&amp;citation_for_view=e7V7-gEAAAAJ:4hFrxpcac9AC</link>
<authors>D Liu, S Sidiropoulos, M Horowitz</authors>
<source>Proceedings of the 2003 IEEE/ACM international conference on Computer-aided ...</source>
<citations>8</citations>
<pub_year>2003</pub_year>
</record>
<record>
<title>Asynchronous request/synchronous data dynamic random access memory</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=300&amp;citation_for_view=e7V7-gEAAAAJ:XvxMoLDsR5gC</link>
<authors>RM Barth, MA Horowitz, CE Hampel, FA Ware</authors>
<source>US Patent 6,405,296</source>
<citations>8</citations>
<pub_year>2002</pub_year>
</record>
<record>
<title>Symbolic Simulation Using Automatic Abstraction of Internal Node Values</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=320&amp;citation_for_view=e7V7-gEAAAAJ:DUooU5lO8OsC</link>
<authors>JC Wilson, DL Dill, M Horowitz, RE Bryant</authors>
<source></source>
<citations>8</citations>
<pub_year>2001</pub_year>
</record>
<record>
<title>Synchronous memory device utilizing request protocol and method of operation of same</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=320&amp;citation_for_view=e7V7-gEAAAAJ:8d8msizDQcsC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 6,128,696</source>
<citations>8</citations>
<pub_year>2000</pub_year>
</record>
<record>
<title>VLSI Scaling for Architects</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=320&amp;citation_for_view=e7V7-gEAAAAJ:rmuvC79q63oC</link>
<authors>M Horowitz</authors>
<source>Presentation slides, Computer Systems Laboratory, Stanford University</source>
<citations>8</citations>
<pub_year>2000</pub_year>
</record>
<record>
<title>Circuit techniques for large CSEA SRAMs</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=320&amp;citation_for_view=e7V7-gEAAAAJ:artPoR2Yc-kC</link>
<authors>DE Wingard, DC Stark, MA Horowitz</authors>
<source>Solid-State Circuits, IEEE Journal of 27 (6), 908-919</source>
<citations>8</citations>
<pub_year>1992</pub_year>
</record>
<record>
<title>Chapter Thirteen-Alignment of Cryo-Electron Tomography Datasets</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=320&amp;citation_for_view=e7V7-gEAAAAJ:7H_jS4BsgvYC</link>
<authors>F Amat, D Casta√±o-Diez, A Lawrence, F Moussavi, H Winkler, M Horowitz</authors>
<source>Methods in enzymology 482, 343-367</source>
<citations>7</citations>
<pub_year>2010</pub_year>
</record>
<record>
<title>3D segmentation of cell boundaries from whole cell cryogenic electron tomography volumes</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=320&amp;citation_for_view=e7V7-gEAAAAJ:gVv57TyPmFsC</link>
<authors>F Moussavi, G Heitz, F Amat, LR Comolli, D Koller, M Horowitz</authors>
<source>Journal of structural biology 170 (1), 134-145</source>
<citations>7</citations>
<pub_year>2010</pub_year>
</record>
<record>
<title>An integrated framework for joint design space exploration of microarchitecture and circuits</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=320&amp;citation_for_view=e7V7-gEAAAAJ:HtS1dXgVpQUC</link>
<authors>O Azizi, A Mahesri, JP Stevenson, SJ Patel, M Horowitz</authors>
<source>Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE), 2010 ...</source>
<citations>7</citations>
<pub_year>2010</pub_year>
</record>
<record>
<title>Integrated circuit device and signaling method with topographic dependent equalization coefficient</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=320&amp;citation_for_view=e7V7-gEAAAAJ:-6RzNnnwWf8C</link>
<authors>MA Horowitz, RM Barth, CE Hampel, A Moncayo, KS Donnelly, JL Zerbe</authors>
<source>US Patent 7,546,390</source>
<citations>7</citations>
<pub_year>2009</pub_year>
</record>
<record>
<title>Front-end electronics for a 1 mm 3 resolution avalanche photodiode-based PET system with analog signal multiplexing</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=320&amp;citation_for_view=e7V7-gEAAAAJ:sNmaIFBj_lkC</link>
<authors>FWY Lau, A Vandenbroucke, PD Reynolds, PD Olcott, MA Horowitz, CS Levin</authors>
<source>Nuclear Science Symposium Conference Record, 2008. NSS'08. IEEE, 3871-3874</source>
<citations>7</citations>
<pub_year>2008</pub_year>
</record>
<record>
<title>A high-speed, low-power 3D-SRAM architecture</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=320&amp;citation_for_view=e7V7-gEAAAAJ:F1b5ZUV5XREC</link>
<authors>HH Nho, M Horowitz, SS Wong</authors>
<source>Custom Integrated Circuits Conference, 2008. CICC 2008. IEEE, 201-204</source>
<citations>7</citations>
<pub_year>2008</pub_year>
</record>
<record>
<title>Joint supply, threshold voltage and sizing optimization for design of robust digital circuits</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=320&amp;citation_for_view=e7V7-gEAAAAJ:9c2xU6iGI7YC</link>
<authors>D Patil, SJ Kim, M Horowitz</authors>
<source>Department of Electrical Engineering, Stanford University, Tech. Rep</source>
<citations>7</citations>
<pub_year>2006</pub_year>
</record>
<record>
<title>Apparatus and method for pipelined memory operations</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=320&amp;citation_for_view=e7V7-gEAAAAJ:IUKN3-7HHlwC</link>
<authors>RM Barth, EK Tsern, MA Horowitz, DC Stark, CE Hampel, FA Ware, JB Dillon, ND ...</authors>
<source>US Patent 6,718,431</source>
<citations>7</citations>
<pub_year>2004</pub_year>
</record>
<record>
<title>Asynchronous request/synchronous data dynamic random access memory</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=320&amp;citation_for_view=e7V7-gEAAAAJ:IRz6iEL74y4C</link>
<authors>RM Barth, MA Horowitz, CE Hampel, FA Ware</authors>
<source>US Patent 6,532,522</source>
<citations>7</citations>
<pub_year>2003</pub_year>
</record>
<record>
<title>Energy-efficient design of high-speed links</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=320&amp;citation_for_view=e7V7-gEAAAAJ:4fGpz3EwCPoC</link>
<authors>GY Wei, M Horowitz, J Kim</authors>
<source>Power Aware Design Methodologies, 201-239</source>
<citations>7</citations>
<pub_year>2002</pub_year>
</record>
<record>
<title>Piecewise linear models for Rsim</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=320&amp;citation_for_view=e7V7-gEAAAAJ:5icHVeHT4IsC</link>
<authors>R Kao, M Horowitz</authors>
<source>Computer-Aided Design, 1993. ICCAD-93. Digest of Technical Papers., 1993 ...</source>
<citations>7</citations>
<pub_year>1993</pub_year>
</record>
<record>
<title>Active Substrate System Integration</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=320&amp;citation_for_view=e7V7-gEAAAAJ:_OXeSy2IsFwC</link>
<authors>BA Wooley, MA Horowitz, RF Pease, TS Yang</authors>
<source>Proceedings of 1987 IEEE International Conference on Computer Design, 468-471</source>
<citations>7</citations>
<pub_year>1987</pub_year>
</record>
<record>
<title>RED: resistance extraction for digital simulation</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=320&amp;citation_for_view=e7V7-gEAAAAJ:HtEfBTGE9r8C</link>
<authors>D Stark, M Horowitz</authors>
<source>Proceedings of the 24th ACM/IEEE Design Automation Conference, 570-573</source>
<citations>7</citations>
<pub_year>1987</pub_year>
</record>
<record>
<title>Leveraging designer's intent: A path toward simpler analog CAD tools</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=320&amp;citation_for_view=e7V7-gEAAAAJ:Aul-kAQHnToC</link>
<authors>J Kim, M Jeeradit, B Lim, MA Horowitz</authors>
<source>Custom Integrated Circuits Conference, 2009. CICC'09. IEEE, 613-620</source>
<citations>6</citations>
<pub_year>2009</pub_year>
</record>
<record>
<title>Area-efficiency in CMP core design: co-optimization of microarchitecture and physical design</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=320&amp;citation_for_view=e7V7-gEAAAAJ:vDZJ-YLwNdEC</link>
<authors>O Azizi, A Mahesri, SJ Patel, M Horowitz</authors>
<source>ACM SIGARCH Computer Architecture News 37 (2), 56-65</source>
<citations>6</citations>
<pub_year>2009</pub_year>
</record>
<record>
<title>Integrated circuit with transmit phase adjustment</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=320&amp;citation_for_view=e7V7-gEAAAAJ:r_AWSJRzSzQC</link>
<authors>MA Horowitz, RM Barth, CE Hampel, A Moncayo, KS Donnelly, JL Zerbe</authors>
<source>US Patent 7,032,057</source>
<citations>6</citations>
<pub_year>2006</pub_year>
</record>
<record>
<title>Method for verifying and improving run-time of a memory test</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=340&amp;citation_for_view=e7V7-gEAAAAJ:yMeIxYmEMEAC</link>
<authors>SC Woo, JP Privitera, MA Horowitz</authors>
<source>US Patent 6,574,759</source>
<citations>6</citations>
<pub_year>2003</pub_year>
</record>
<record>
<title>Integrated circuit device which outputs data after a latency period transpires</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=340&amp;citation_for_view=e7V7-gEAAAAJ:WJVC3Jt7v1AC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 6,570,814</source>
<citations>6</citations>
<pub_year>2003</pub_year>
</record>
<record>
<title>Scaling Internet routers using optics (extended version)</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=340&amp;citation_for_view=e7V7-gEAAAAJ:yFnVuubrUp4C</link>
<authors>I Keslassy, ST Chuang, K Yu, D Miller, M Horowitz, O Solgaard, N McKeown</authors>
<source>Stanford HPNG Technical Report</source>
<citations>6</citations>
<pub_year>2003</pub_year>
</record>
<record>
<title>Circuits and Interconnects In Aggressively Scaled CMOS</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=340&amp;citation_for_view=e7V7-gEAAAAJ:6yz0xqPARnAC</link>
<authors>MA Horowitz</authors>
<source>International Symposium on Computer Architecture 144</source>
<citations>6</citations>
<pub_year>2000</pub_year>
</record>
<record>
<title>Method and apparatus for externally configuring and modifying the transaction request response characteristics of a semiconductor device coupled to a bus</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=340&amp;citation_for_view=e7V7-gEAAAAJ:dBIO0h50nwkC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 5,983,320</source>
<citations>6</citations>
<pub_year>1999</pub_year>
</record>
<record>
<title>An Equalization Scheme for 10Gb/s 4-PAM Signalling over Long Cables</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=340&amp;citation_for_view=e7V7-gEAAAAJ:4vMrXwiscB8C</link>
<authors>R Farjad-Rad</authors>
<source>Mixed Signal Conference</source>
<citations>6</citations>
<pub_year>1997</pub_year>
</record>
<record>
<title>A single-chip LSI high-speed functional tester</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=340&amp;citation_for_view=e7V7-gEAAAAJ:mNrWkgRL2YcC</link>
<authors>JI Miyamoto, MA Horowitz</authors>
<source>Solid-State Circuits, IEEE Journal of 22 (5), 820-828</source>
<citations>6</citations>
<pub_year>1987</pub_year>
</record>
<record>
<title>Removing high contrast artifacts via digital inpainting in cryo-electron tomography: An application of compressed sensing</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=340&amp;citation_for_view=e7V7-gEAAAAJ:PlWzFYVEG4EC</link>
<authors>K Song, LR Comolli, M Horowitz</authors>
<source>Journal of structural biology 178 (2), 108-120</source>
<citations>5</citations>
<pub_year>2012</pub_year>
</record>
<record>
<title>Partial response receiver</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=340&amp;citation_for_view=e7V7-gEAAAAJ:BzfGm06jWhQC</link>
<authors>VM Stojanovic, MA Horowitz, JL Zerbe, A Bessios, ACC Ho, JC Wei, G Tsang, BW ...</authors>
<source>US Patent 8,170,163</source>
<citations>5</citations>
<pub_year>2012</pub_year>
</record>
<record>
<title>Fortifying analog models with equivalence checking and coverage analysis</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=340&amp;citation_for_view=e7V7-gEAAAAJ:PaBasH6fAo0C</link>
<authors>M Horowitz, M Jeeradit, F Lau, S Liao, BC Lim, J Mao</authors>
<source>Proceedings of the 47th Design Automation Conference, 425-430</source>
<citations>5</citations>
<pub_year>2010</pub_year>
</record>
<record>
<title>Microscopy arrangements and approaches</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=340&amp;citation_for_view=e7V7-gEAAAAJ:Gpwnp1kGG20C</link>
<authors>MS Levoy, YR Ng, MA Horowitz</authors>
<source>US Patent 7,723,662</source>
<citations>5</citations>
<pub_year>2010</pub_year>
</record>
<record>
<title>Why design must change: Rethinking digital design.</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=340&amp;citation_for_view=e7V7-gEAAAAJ:1taIhTC69MYC</link>
<authors>M Horowitz</authors>
<source>MICRO, 267</source>
<citations>5</citations>
<pub_year>2009</pub_year>
</record>
<record>
<title>Stochastic steady-state and AC analyses of mixed-signal systems</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=340&amp;citation_for_view=e7V7-gEAAAAJ:GFxP56DSvIMC</link>
<authors>J Kim, MA Horowitz, J Ren</authors>
<source>Design Automation Conference, 2009. DAC'09. 46th ACM/IEEE, 376-381</source>
<citations>5</citations>
<pub_year>2009</pub_year>
</record>
<record>
<title>1 mm 3 resolution breast-dedicated PET system</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=340&amp;citation_for_view=e7V7-gEAAAAJ:lgwcVrK6X84C</link>
<authors>FWY Lau, C Fang, PD Reynolds, PD Olcott, A Vandenbroucke, VC Spanoudaki, F ...</authors>
<source>Nuclear Science Symposium Conference Record, 2008. NSS'08. IEEE, 5619-5622</source>
<citations>5</citations>
<pub_year>2008</pub_year>
</record>
<record>
<title>Processor performance modeling using symbolic simulation</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=340&amp;citation_for_view=e7V7-gEAAAAJ:fFSKOagxvKUC</link>
<authors>O Azizi, J Collins, D Patil, H Wang, M Horowitz</authors>
<source>Performance Analysis of Systems and software, 2008. ISPASS 2008. IEEE ...</source>
<citations>5</citations>
<pub_year>2008</pub_year>
</record>
<record>
<title>Measurement of supply pin current distributions in integrated circuit packages</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=340&amp;citation_for_view=e7V7-gEAAAAJ:lvd772isFD0C</link>
<authors>JA Weaver, MA Horowitz</authors>
<source>Electrical Performance of Electronic Packaging, 2007 IEEE, 7-10</source>
<citations>5</citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>Time-variant characterization and compensation of wideband circuits</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=340&amp;citation_for_view=e7V7-gEAAAAJ:a3BOlSfXSfwC</link>
<authors>A Amirkhany, A Abbasfar, J Savoj, MA Horowitz</authors>
<source>Custom Integrated Circuits Conference, 2007. CICC'07. IEEE, 487-490</source>
<citations>5</citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>Practical limits of multi-tone signaling over high-speed backplane electrical links</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=340&amp;citation_for_view=e7V7-gEAAAAJ:Bg7qf7VwUHIC</link>
<authors>A Amirkhany, A Abbasfar, V Stojanovic, MA Horowitz</authors>
<source>Communications, 2007. ICC'07. IEEE International Conference on, 2693-2698</source>
<citations>5</citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>Controller device and method for operating same</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=340&amp;citation_for_view=e7V7-gEAAAAJ:feST4K8J0scC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 7,209,997</source>
<citations>5</citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>Memory device and method for operating same</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=340&amp;citation_for_view=e7V7-gEAAAAJ:5bg8sr1QxYwC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent App. 10/716,595</source>
<citations>5</citations>
<pub_year>2003</pub_year>
</record>
<record>
<title>Vex¬óA CAD toolbox</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=360&amp;citation_for_view=e7V7-gEAAAAJ:3htObqc8RwsC</link>
<authors>JP Bergmann, MA Horowitz</authors>
<source>Proceedings of the 36th annual ACM/IEEE Design Automation Conference, 523-528</source>
<citations>5</citations>
<pub_year>1999</pub_year>
</record>
<record>
<title>Wires: A user¬ís guide</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=360&amp;citation_for_view=e7V7-gEAAAAJ:8VtEwCQfWZkC</link>
<authors>M Horowitz, R Ho, K Mai</authors>
<source>SRC/Marco workshop at CIS, Stanford</source>
<citations>5</citations>
<pub_year>1999</pub_year>
</record>
<record>
<title>Optimization of hybrid JJ/CMOS memory operating temperatures</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=360&amp;citation_for_view=e7V7-gEAAAAJ:OcBU2YAGkTUC</link>
<authors>D Gupta, B Amrutur, E Terzioglu, U Ghoshal, MR Beasley, M Horowitz</authors>
<source>Applied Superconductivity, IEEE Transactions on 7 (2), 3307-3310</source>
<citations>5</citations>
<pub_year>1997</pub_year>
</record>
<record>
<title>SA 20.2: A Semi-Digital DLL with Unlimited Phase Shift Capability and 0.08-400MHz Operating Range</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=360&amp;citation_for_view=e7V7-gEAAAAJ:NyGDZy8z5eUC</link>
<authors>S Sidiropoulos, M Horowitz</authors>
<source>Center for Integrated Systems, Stanford Univ., Stanford, CA, mos. stanford ...</source>
<citations>5</citations>
<pub_year>1997</pub_year>
</record>
<record>
<title>A single-ended BiCMOS sense circuit for digital circuits</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=360&amp;citation_for_view=e7V7-gEAAAAJ:2tRrZ1ZAMYUC</link>
<authors>GO Rosseel, MA Horowitz, RW Dutton, RL Cline</authors>
<source>Solid-State Circuits Conference, 1989. Digest of Technical Papers. 36th ...</source>
<citations>5</citations>
<pub_year>1989</pub_year>
</record>
<record>
<title>An overview of the MIPS-X-MP project</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=360&amp;citation_for_view=e7V7-gEAAAAJ:DJbcl8HfkQkC</link>
<authors>JL Hennessy, MA Horowitz</authors>
<source>Department of Computer Science, Stanford University</source>
<citations>5</citations>
<pub_year>1986</pub_year>
</record>
<record>
<title>Analyzing CMOS Power Supply Networks Using Ariel</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=360&amp;citation_for_view=e7V7-gEAAAAJ:fbc8zXXH2BUC</link>
<authors>D Stark, M Horowitz</authors>
<source>25th Design Automation Conference, 126-132</source>
<citations>5</citations>
<pub_year></pub_year>
</record>
<record>
<title>Rethinking DRAM Power Modes for Energy Proportionality</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=360&amp;citation_for_view=e7V7-gEAAAAJ:DquSII9TDu4C</link>
<authors>KT Malladi, I Shaeffer, L Gopalakrishnan, D Lo, BC Lee, M Horowitz</authors>
<source>Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on ...</source>
<citations>4</citations>
<pub_year>2012</pub_year>
</record>
<record>
<title>Design automation framework for application-specific logic-in-memory blocks</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=360&amp;citation_for_view=e7V7-gEAAAAJ:rqnDXT1GswoC</link>
<authors>Q Zhu, K Vaidyanathan, O Shacham, M Horowitz, L Pileggi, F Franchetti</authors>
<source>Application-Specific Systems, Architectures and Processors (ASAP), 2012 IEEE ...</source>
<citations>4</citations>
<pub_year>2012</pub_year>
</record>
<record>
<title>Avoiding game over: bringing design to the next level</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=360&amp;citation_for_view=e7V7-gEAAAAJ:QaSi33NTfwYC</link>
<authors>O Shacham, M Wachs, A Danowitz, S Galal, J Brunhaver, W Qadeer, S ...</authors>
<source>Proceedings of the 49th Annual Design Automation Conference, 623-629</source>
<citations>4</citations>
<pub_year>2012</pub_year>
</record>
<record>
<title>CMOS image sensors with multi-bucket pixels for computational photography</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=360&amp;citation_for_view=e7V7-gEAAAAJ:WWeOtg8bX_EC</link>
<authors>G Wan, X Li, G Agranov, M Levoy, M Horowitz</authors>
<source>Solid-State Circuits, IEEE Journal of 47 (4), 1031-1042</source>
<citations>4</citations>
<pub_year>2012</pub_year>
</record>
<record>
<title>An efficient test vector generation for checking analog/mixed-signal functional models</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=360&amp;citation_for_view=e7V7-gEAAAAJ:jgBuDB5drN8C</link>
<authors>BC Lim, J Kim, MA Horowitz</authors>
<source>Design Automation Conference (DAC), 2010 47th ACM/IEEE, 767-772</source>
<citations>4</citations>
<pub_year>2010</pub_year>
</record>
<record>
<title>Smart memories polymorphic chip multiprocessor</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=360&amp;citation_for_view=e7V7-gEAAAAJ:nZcligLrVowC</link>
<authors>O Shacham, Z Asgar, H Chen, A Firoozshahian, R Hameed, C Kozyrakis, W Qadeer ...</authors>
<source>Proceedings of the Design Automation Conference</source>
<citations>4</citations>
<pub_year>2009</pub_year>
</record>
<record>
<title>Calibrated data communication system and method</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=360&amp;citation_for_view=e7V7-gEAAAAJ:nRpfm8aw39MC</link>
<authors>JLV Zerbe, KS Donnelly, S Sidiropoulos, DC Stark, MA Horowitz, L Yu, R Vu, J ...</authors>
<source>US Patent 7,535,933</source>
<citations>4</citations>
<pub_year>2009</pub_year>
</record>
<record>
<title>Adaptive optical signal processing with multimode waveguides</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=360&amp;citation_for_view=e7V7-gEAAAAJ:cK4Rrx0J3m0C</link>
<authors>JM Kahn, MA Horowitz, O Solgaard, S Fan</authors>
<source>US Patent 7,327,914</source>
<citations>4</citations>
<pub_year>2008</pub_year>
</record>
<record>
<title>Technique for determining performance characteristics of electronic devices and systems</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=360&amp;citation_for_view=e7V7-gEAAAAJ:kw52XkFRtyQC</link>
<authors>HJ Liaw, X Yuan, MA Horowitz</authors>
<source>US Patent 7,006,932</source>
<citations>4</citations>
<pub_year>2006</pub_year>
</record>
<record>
<title>Circuit Design Via Geometric Programming</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=360&amp;citation_for_view=e7V7-gEAAAAJ:5MTHONV0fEkC</link>
<authors>S Boyd, SJ Kim, SS Mohan, M Horowitz, D Patil, I Tutorial</authors>
<source>ICCAD Tutorial (presented at annual International Conference on Computer ...</source>
<citations>4</citations>
<pub_year>2004</pub_year>
</record>
<record>
<title>Memory device which receives an external reference voltage signal</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=360&amp;citation_for_view=e7V7-gEAAAAJ:MIg0yeAD4ggC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 6,513,081</source>
<citations>4</citations>
<pub_year>2003</pub_year>
</record>
<record>
<title>Using texture mapping with mipmapping to render a VLSI layout</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=360&amp;citation_for_view=e7V7-gEAAAAJ:LgRImbQfgY4C</link>
<authors>J Solomon, M Horowitz</authors>
<source>Design Automation Conference, 2001. Proceedings, 500-505</source>
<citations>4</citations>
<pub_year>2001</pub_year>
</record>
<record>
<title>Eliminating redundant DC equations for asymptotic waveform evaluation</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=360&amp;citation_for_view=e7V7-gEAAAAJ:QD3KBmkZPeQC</link>
<authors>R Kao, M Horowitz</authors>
<source>Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions ...</source>
<citations>4</citations>
<pub_year>1994</pub_year>
</record>
<record>
<title>Efficient moment-based timing analysis for variable accuracy switch level simulation</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=380&amp;citation_for_view=e7V7-gEAAAAJ:MAUkC_7iAq8C</link>
<authors>R Kao, M Horowitz</authors>
<source>Stanford University</source>
<citations>4</citations>
<pub_year>1991</pub_year>
</record>
<record>
<title>Asymptotic Waveform Evaluation for Circuits With Redundant DC Equations</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=380&amp;citation_for_view=e7V7-gEAAAAJ:nPTYJWkExTIC</link>
<authors>R Kao, MA Horowitz</authors>
<source>Computer Systems Laboratory, Stanford University</source>
<citations>4</citations>
<pub_year>1991</pub_year>
</record>
<record>
<title>The design and testing of MIPS-X</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=380&amp;citation_for_view=e7V7-gEAAAAJ:kUhpeDhEZMUC</link>
<authors>P Chow, M Horowitz</authors>
<source>Proceedings of the fifth MIT conference on Advanced research in VLSI, 95-113</source>
<citations>4</citations>
<pub_year>1988</pub_year>
</record>
<record>
<title>A 14 bit dual-ramp DAC for digital-audio systems</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=380&amp;citation_for_view=e7V7-gEAAAAJ:XUvXOeBm_78C</link>
<authors>WD Mack, M Horowitz, RA Blauschild</authors>
<source>Solid-State Circuits, IEEE Journal of 17 (6), 1118-1126</source>
<citations>4</citations>
<pub_year>1982</pub_year>
</record>
<record>
<title>Composition and reuse with compiled domain-specific languages</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=380&amp;citation_for_view=e7V7-gEAAAAJ:MGPUR4WVBMEC</link>
<authors>AK Sujeeth, T Rompf, KJ Brown, H Lee, H Chafi, V Popic, M Wu, A Prokopec, V ...</authors>
<source>Proceedings of ECOOP</source>
<citations>3</citations>
<pub_year>2013</pub_year>
</record>
<record>
<title>Global convergence analysis of mixed-signal systems</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=380&amp;citation_for_view=e7V7-gEAAAAJ:PYBJJbyH-FwC</link>
<authors>S Youn, J Kim, M Horowitz</authors>
<source>Proceedings of the 48th Design Automation Conference, 498-503</source>
<citations>3</citations>
<pub_year>2011</pub_year>
</record>
<record>
<title>Intermediate representations for controllers in chip generators</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=380&amp;citation_for_view=e7V7-gEAAAAJ:orDZ08hpP44C</link>
<authors>K Kelley, M Wachs, A Danowitz, P Stevenson, S Richardon, M Horowitz</authors>
<source>Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE), 2011, 1-6</source>
<citations>3</citations>
<pub_year>2011</pub_year>
</record>
<record>
<title>Beyond the horizon: The next 10x reduction in power¬óChallenges and solutions</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=380&amp;citation_for_view=e7V7-gEAAAAJ:_mQi-xiA4oYC</link>
<authors>J Rabaey, H DeMan, M Horowitz, T Sakurai, J Sun, D Dobberpuhl, K Itoh, P ...</authors>
<source>Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2011 ...</source>
<citations>3</citations>
<pub_year>2011</pub_year>
</record>
<record>
<title>Analysis of the intact surface layer of Caulobacter crescentus by cryo-electron tomography</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=380&amp;citation_for_view=e7V7-gEAAAAJ:1Ye0OR6EYb4C</link>
<authors>F Amat, LR Comolli, JF Nomellini, F Moussavi, KH Downing, J Smit, M Horowitz</authors>
<source>Journal of bacteriology 192 (22), 5855-5865</source>
<citations>3</citations>
<pub_year>2010</pub_year>
</record>
<record>
<title>Memory system with error detection and retry modes of operation</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=380&amp;citation_for_view=e7V7-gEAAAAJ:3vbIHxFL9FgC</link>
<authors>EK Tsern, MA Horowitz, FA Ware</authors>
<source>US Patent 7,831,882</source>
<citations>3</citations>
<pub_year>2010</pub_year>
</record>
<record>
<title>Multiphase receiver with equalization</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=380&amp;citation_for_view=e7V7-gEAAAAJ:kVjdVfd2voEC</link>
<authors>JL Zerbe, BW Garlepp, PS Chau, KS Donnelly, MA Horowitz, S Sidiropoulos, BW ...</authors>
<source>US Patent 7,809,088</source>
<citations>3</citations>
<pub_year>2010</pub_year>
</record>
<record>
<title>Energy¬ñPerformance Tunable Logic</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=380&amp;citation_for_view=e7V7-gEAAAAJ:v1_lew4L6wgC</link>
<authors>B Nezamfar, E Alon, M Horowitz</authors>
<source>Solid-State Circuits, IEEE Journal of 44 (9), 2554-2567</source>
<citations>3</citations>
<pub_year>2009</pub_year>
</record>
<record>
<title>The case for simple, visible cache coherency</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=380&amp;citation_for_view=e7V7-gEAAAAJ:ubry08Y2EpUC</link>
<authors>R Kunz, M Horowitz</authors>
<source>Proceedings of the 2008 ACM SIGPLAN workshop on Memory systems performance ...</source>
<citations>3</citations>
<pub_year>2008</pub_year>
</record>
<record>
<title>Circuit, apparatus and method for adjusting a duty-cycle of a clock signal in response to incoming serial data</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=380&amp;citation_for_view=e7V7-gEAAAAJ:tgTmbKTkO1IC</link>
<authors>J Zerbe, M Horowitz, C Werner</authors>
<source>US Patent 7,298,807</source>
<citations>3</citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>Noise analysis of LSO-PSAPD PET detector front-end multiplexing circuits</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=380&amp;citation_for_view=e7V7-gEAAAAJ:buQ7SEKw-1sC</link>
<authors>FWY Lau, PD Olcott, MA Horowitz, H Peng, CS Levin</authors>
<source>Nuclear Science Symposium Conference Record, 2007. NSS'07. IEEE 5, 3212-3219</source>
<citations>3</citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>Variable imaging arrangements and methods therefor</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=380&amp;citation_for_view=e7V7-gEAAAAJ:17ZO-CJnx_8C</link>
<authors>YR Ng, PM Hanrahan, MA Horowitz, MS Levoy</authors>
<source>US Patent App. 12/278,714</source>
<citations>3</citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>Linear transformation circuits</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=380&amp;citation_for_view=e7V7-gEAAAAJ:u-coK7KVo8oC</link>
<authors>A Amirkhany, V Stojanovic, E Alon, JLV Zerbe, MA Horowitz</authors>
<source>US Patent 7,133,463</source>
<citations>3</citations>
<pub_year>2006</pub_year>
</record>
<record>
<title>Memory device having programmable drive strength setting</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=380&amp;citation_for_view=e7V7-gEAAAAJ:wE-fMHVdjMkC</link>
<authors>MA Horowitz, RM Barth, CE Hampel, A Moncayo, KS Donnelly, JL Zerbe</authors>
<source>US Patent 7,051,129</source>
<citations>3</citations>
<pub_year>2006</pub_year>
</record>
<record>
<title>Input/output circuit with on-chip inductor to reduce parasitic capacitance</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=380&amp;citation_for_view=e7V7-gEAAAAJ:nVrZBo8bIpAC</link>
<authors>JL Zerbe, VM Stojanovic, MA Horowitz, PS Chau</authors>
<source>US Patent 7,005,939</source>
<citations>3</citations>
<pub_year>2006</pub_year>
</record>
<record>
<title>Separating Protection and Resource Management in Operating Systems</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=380&amp;citation_for_view=e7V7-gEAAAAJ:gKiMpY-AVTkC</link>
<authors>D Lie, CA Thekkath, M Horowitz</authors>
<source>Standford University, http://mos. standford. edu/papers. dl¬óosdi¬ó02. pdf, 1-14</source>
<citations>3</citations>
<pub_year>2002</pub_year>
</record>
<record>
<title>Sampling-rate optimization of an interleaved-sampling front-end</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=400&amp;citation_for_view=e7V7-gEAAAAJ:Ak0FvsSvgGUC</link>
<authors>HO Johansson, M Horowitz</authors>
<source>Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International ...</source>
<citations>3</citations>
<pub_year>2001</pub_year>
</record>
<record>
<title>Multithreaded computer architecture,"</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=400&amp;citation_for_view=e7V7-gEAAAAJ:ShjGdcaqzI0C</link>
<authors>JB Dennis, GR Gao, RA Iannucci</authors>
<source>Boston: Kluwer Academic Publishers</source>
<citations>3</citations>
<pub_year>1994</pub_year>
</record>
<record>
<title>A Graph-Oriented Model for Articulation of Ontology Interdependencies</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=400&amp;citation_for_view=e7V7-gEAAAAJ:zCSUwVk65WsC</link>
<authors>P Mitra, G Wiederhold, ML Kersten, SR Goldschmidt, H Davis, PK Dubey, MJ ...</authors>
<source>Stanford University, Computer Systems Laboratory</source>
<citations>3</citations>
<pub_year>1991</pub_year>
</record>
<record>
<title>SRT division diagrams and their usage in designing intergrated circuits for division</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=400&amp;citation_for_view=e7V7-gEAAAAJ:AHdEip9mkN0C</link>
<authors>TE Williams, M Horowitz</authors>
<source>Stanford University</source>
<citations>3</citations>
<pub_year>1986</pub_year>
</record>
<record>
<title>GABAergic Lateral Interactions Tune the Early Stages of Visual Processing in Drosophila</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=400&amp;citation_for_view=e7V7-gEAAAAJ:CRzUtm-VnGAC</link>
<authors>L Freifeld, DA Clark, MJ Schnitzer, MA Horowitz, TR Clandinin</authors>
<source>Neuron 78 (6), 1075-1089</source>
<citations>2</citations>
<pub_year>2013</pub_year>
</record>
<record>
<title>Microfluidic serial digital to analog pressure converter for arbitrary pressure generation and contamination-free flow control</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=400&amp;citation_for_view=e7V7-gEAAAAJ:oYLFIHfuHKwC</link>
<authors>F Yu, MA Horowitz, SR Quake</authors>
<source>Lab Chip 13 (10), 1911-1918</source>
<citations>2</citations>
<pub_year>2013</pub_year>
</record>
<record>
<title>Sparse matrix-vector multiply on the HICAMP architecture</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=400&amp;citation_for_view=e7V7-gEAAAAJ:h168fVGZblEC</link>
<authors>JP Stevenson, A Firoozshahian, A Solomatnikov, M Horowitz, D Cheriton</authors>
<source>Proceedings of the 26th ACM international conference on Supercomputing, 195-204</source>
<citations>2</citations>
<pub_year>2012</pub_year>
</record>
<record>
<title>Transforming variable domains for linear circuit analysis</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=400&amp;citation_for_view=e7V7-gEAAAAJ:QsKbpXNoaWkC</link>
<authors>J Kim, KD Jones, M Horowitz</authors>
<source>US Patent 8,185,853</source>
<citations>2</citations>
<pub_year>2012</pub_year>
</record>
<record>
<title>Microfluidic Serial DAC for Analog Pressure Generation</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=400&amp;citation_for_view=e7V7-gEAAAAJ:ojlX30-wUrgC</link>
<authors>F Yu, V Kibardin, MA Horowitz, SR Quake</authors>
<source>MicroTAS ¬ë12 Conference, Okinawa, 70-72</source>
<citations>2</citations>
<pub_year>2012</pub_year>
</record>
<record>
<title>System and dynamic random access memory device having a receiver</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=400&amp;citation_for_view=e7V7-gEAAAAJ:unp9ATQDT5gC</link>
<authors>MA Horowitz, RM Barth, CE Hampel, A Moncayo, KS Donnelly, JL Zerbe</authors>
<source>US Patent 8,001,305</source>
<citations>2</citations>
<pub_year>2011</pub_year>
</record>
<record>
<title>Latency Sensitive FMA Design</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=400&amp;citation_for_view=e7V7-gEAAAAJ:-nhnvRiOwuoC</link>
<authors>S Galal, M Horowitz</authors>
<source>Computer Arithmetic (ARITH), 2011 20th IEEE Symposium on, 129-138</source>
<citations>2</citations>
<pub_year>2011</pub_year>
</record>
<record>
<title>Adaptive optical signal processing with multimode waveguides</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=400&amp;citation_for_view=e7V7-gEAAAAJ:LPtt_HFRSbwC</link>
<authors>JM Kahn, MA Horowitz, O Solgaard, S Fan</authors>
<source>US Patent 7,844,144</source>
<citations>2</citations>
<pub_year>2010</pub_year>
</record>
<record>
<title>Noise-tolerant signaling schemes supporting simplified timing and data recovery</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=400&amp;citation_for_view=e7V7-gEAAAAJ:M0leSnx2MbUC</link>
<authors>A Ho, V Stojanovic, FF Chen, E Alon, MA Horowitz</authors>
<source>US Patent 7,672,380</source>
<citations>2</citations>
<pub_year>2010</pub_year>
</record>
<record>
<title>Integrated circuit memory device and signaling method for adjusting drive strength based on topography of integrated circuit devices</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=400&amp;citation_for_view=e7V7-gEAAAAJ:jL-93Qbq4QoC</link>
<authors>MA Horowitz, RM Barth, CE Hampel, A Moncayo, KS Donnelly, JL Zerbe</authors>
<source>US Patent 7,565,468</source>
<citations>2</citations>
<pub_year>2009</pub_year>
</record>
<record>
<title>Technique for determining performance characteristics of electronic devices and systems</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=400&amp;citation_for_view=e7V7-gEAAAAJ:2vr6o8x5NLkC</link>
<authors>HJ Liaw, X Yuan, MA Horowitz</authors>
<source>US Patent 7,542,857</source>
<citations>2</citations>
<pub_year>2009</pub_year>
</record>
<record>
<title>On-die power supply noise measurement techniques</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=400&amp;citation_for_view=e7V7-gEAAAAJ:prdVHNxh-e8C</link>
<authors>E Alon, V Abramzon, B Nezamfar, M Horowitz</authors>
<source>Advanced Packaging, IEEE Transactions on 32 (2), 248-259</source>
<citations>2</citations>
<pub_year>2009</pub_year>
</record>
<record>
<title>INTEGRATED CIRCUIT WITH BUILT-IN HEATING CIRCUITRY TO REVERSE OPERATIONAL DEGENERATION</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=400&amp;citation_for_view=e7V7-gEAAAAJ:EsEWqaRxkBgC</link>
<authors>G Bronner, BS Haukness, F Assaderaghi, MD Kellam, M Horowitz</authors>
<source>US Patent App. 12/516,499</source>
<citations>2</citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>1550nm optical interconnect transceiver with low voltage electroabsorption modulators flip-chip bonded to 90nm CMOS</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=400&amp;citation_for_view=e7V7-gEAAAAJ:IaI1MmNe2tcC</link>
<authors>JE Roth, S Palermo, NC Helman, DP Bour, DAB Miller, M Horowitz</authors>
<source>Optical Fiber Communication and the National Fiber Optic Engineers ...</source>
<citations>2</citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>HIGH SPEED SIGNALING SYSTEM WITH ADAPTIVE TRANSMIT PRE-EMPHASIS, REFLECTION CANCELLATION AND OFFSET CANCELLATION</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=400&amp;citation_for_view=e7V7-gEAAAAJ:hfzGNhXhx5MC</link>
<authors>VM Stojanovic, HO Andrew, A Bessios, FF Chen, E Alon, MA Horowitz, BW Garlepp</authors>
<source>EP Patent 1,698,131</source>
<citations>2</citations>
<pub_year>2006</pub_year>
</record>
<record>
<title>Memory device</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=400&amp;citation_for_view=e7V7-gEAAAAJ:_tF6a-HnqWAC</link>
<authors>RM Barth, MA Horowitz, CE Hampel, FA Ware</authors>
<source>US Patent 7,085,906</source>
<citations>2</citations>
<pub_year>2006</pub_year>
</record>
<record>
<title>Integrated circuit device</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=420&amp;citation_for_view=e7V7-gEAAAAJ:j7_hQOaDUrUC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent 6,975,558</source>
<citations>2</citations>
<pub_year>2005</pub_year>
</record>
<record>
<title>Method for verifying and improving run-time of a memory test</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=420&amp;citation_for_view=e7V7-gEAAAAJ:U4n9YNQMCAIC</link>
<authors>SC Woo, JP Privitera, MA Horowitz</authors>
<source>US Patent 6,704,891</source>
<citations>2</citations>
<pub_year>2004</pub_year>
</record>
<record>
<title>Quad and Tile Memory System</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=420&amp;citation_for_view=e7V7-gEAAAAJ:E7VqQtBCVmcC</link>
<authors>K Mai, R Ho, M Horowitz</authors>
<source>Memory 1</source>
<citations>2</citations>
<pub_year>2002</pub_year>
</record>
<record>
<title>A Serial Link Transceiver Based on 8 GSa/s A/D and D/A Converters in 0.25 Œºm CMOS</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=420&amp;citation_for_view=e7V7-gEAAAAJ:8RAEygVn5_EC</link>
<authors>W Ellersick, CKK Yang, V Stojanovic, S Modjtahedi, MA Horowitz</authors>
<source>ISSCC</source>
<citations>2</citations>
<pub_year>2001</pub_year>
</record>
<record>
<title>Life at the end of CMOS scaling (and beyond)(panel session)</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=420&amp;citation_for_view=e7V7-gEAAAAJ:LdasjJ6CEcoC</link>
<authors>C Hu, M Horowitz, SY Chow, RA Rutenbar</authors>
<source>Proceedings of the 37th Annual Design Automation Conference, 85</source>
<citations>2</citations>
<pub_year>2000</pub_year>
</record>
<record>
<title>Logic Effort Revisited</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=420&amp;citation_for_view=e7V7-gEAAAAJ:CaZNVDsoPx4C</link>
<authors>M Horowitz</authors>
<source>Handout EE371, Spring 98 99, 1-9</source>
<citations>2</citations>
<pub_year>1998</pub_year>
</record>
<record>
<title>A 4 nsec 4 K√ó 1 bit two-port BiCMOS SRAM</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=420&amp;citation_for_view=e7V7-gEAAAAJ:VRfTbSk87rEC</link>
<authors>TS Yang, MA Horowitz, BA Wooley</authors>
<source>Custom Integrated Circuits Conference, 1988., Proceedings of the IEEE 1988 ...</source>
<citations>2</citations>
<pub_year>1988</pub_year>
</record>
<record>
<title>A static RAM as a fault model evaluator</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=420&amp;citation_for_view=e7V7-gEAAAAJ:0CzhzZyukY4C</link>
<authors>JM Acken, M Horowitz</authors>
<source>NASA STI/Recon Technical Report N 87, 27918</source>
<citations>2</citations>
<pub_year>1987</pub_year>
</record>
<record>
<title>The mips-x microprocessor</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=420&amp;citation_for_view=e7V7-gEAAAAJ:43bX7VzcjpAC</link>
<authors>P Chow, M Horowitz</authors>
<source>STANFORD UNIV CA COMPUTER SYSTEMS LAB</source>
<citations>2</citations>
<pub_year>1985</pub_year>
</record>
<record>
<title>Forwarding metamorphosis: fast programmable match-action processing in hardware for SDN</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=420&amp;citation_for_view=e7V7-gEAAAAJ:4oJvMfeQlr8C</link>
<authors>P Bosshart, G Gibb, HS Kim, G Varghese, N McKeown, M Izzard, F Mujica, M ...</authors>
<source>Proceedings of the ACM SIGCOMM 2013 conference on SIGCOMM, 99-110</source>
<citations>1</citations>
<pub_year>2013</pub_year>
</record>
<record>
<title>Convolution engine: balancing efficiency &amp; flexibility in specialized computing</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=420&amp;citation_for_view=e7V7-gEAAAAJ:mVC4hKzE2FoC</link>
<authors>W Qadeer, R Hameed, O Shacham, P Venkatesan, C Kozyrakis, MA Horowitz</authors>
<source>Proceedings of the 40th Annual International Symposium on Computer ...</source>
<citations>1</citations>
<pub_year>2013</pub_year>
</record>
<record>
<title>Equalizing receiver</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=420&amp;citation_for_view=e7V7-gEAAAAJ:txeM2kYbVNMC</link>
<authors>VM Stojanovic, MA Horowitz, JL Zerbe, A Bessios, ACC Ho, JC Wei, G Tsang, BW ...</authors>
<source>US Patent 8,428,196</source>
<citations>1</citations>
<pub_year>2013</pub_year>
</record>
<record>
<title>The Frankencamera: an experimental platform for computational photography</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=420&amp;citation_for_view=e7V7-gEAAAAJ:AFmTUeZ1pmEC</link>
<authors>A Adams, DE Jacobs, J Dolson, M Tico, K Pulli, EV Talvala, B Ajdin, D ...</authors>
<source>communications of the acm 55 (11), 90-98</source>
<citations>1</citations>
<pub_year>2012</pub_year>
</record>
<record>
<title>Correction of optical aberrations</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=420&amp;citation_for_view=e7V7-gEAAAAJ:-jrNzM816MMC</link>
<authors>YR Ng, PM Hanrahan, MA Horowitz, MS Levoy</authors>
<source>US Patent 8,243,157</source>
<citations>1</citations>
<pub_year>2012</pub_year>
</record>
<record>
<title>Removing overhead from high-level interfaces</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=420&amp;citation_for_view=e7V7-gEAAAAJ:vVJNg6_NJEsC</link>
<authors>K Kelley, M Wachs, J Stevenson, S Richardson, M Horowitz</authors>
<source>Proceedings of the 49th Annual Design Automation Conference, 783-789</source>
<citations>1</citations>
<pub_year>2012</pub_year>
</record>
<record>
<title>Memory system with calibrated data communication</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=420&amp;citation_for_view=e7V7-gEAAAAJ:jE2MZjpN3IcC</link>
<authors>JLV Zerbe, KS Donnelly, S Sidiropoulos, DC Stark, MA Horowitz, L Yu, R Vu, J ...</authors>
<source>US Patent 8,170,067</source>
<citations>1</citations>
<pub_year>2012</pub_year>
</record>
<record>
<title>Applications of Multi-Bucket Sensors to Computational Photography</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=420&amp;citation_for_view=e7V7-gEAAAAJ:hefNtdE4IMkC</link>
<authors>G Wan, M Horowitz, M Levoy</authors>
<source>Stanford Computer Graphics Laboratory Technical Report</source>
<citations>1</citations>
<pub_year>2012</pub_year>
</record>
<record>
<title>Technique for determining performance characteristics of electronic devices and systems</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=420&amp;citation_for_view=e7V7-gEAAAAJ:wSy_KLzO7YEC</link>
<authors>HJ Liaw, X Yuan, MA Horowitz</authors>
<source>US Patent 8,055,458</source>
<citations>1</citations>
<pub_year>2011</pub_year>
</record>
<record>
<title>Preventing Global Convergence Failures in Mixed-Signal Systems by Eliminating Indeterminate States</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=420&amp;citation_for_view=e7V7-gEAAAAJ:z6xuaG2dYH0C</link>
<authors>S Youn, J Kim, MA Horowitz</authors>
<source></source>
<citations>1</citations>
<pub_year>2011</pub_year>
</record>
<record>
<title>A dual in-pixel memory CMOS image sensor for computation photography</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=420&amp;citation_for_view=e7V7-gEAAAAJ:QyXJ3EUuO1IC</link>
<authors>G Wan, X Li, G Agranov, M Levoy, M Horowitz</authors>
<source>VLSI Circuits (VLSIC), 2011 Symposium on, 94-95</source>
<citations>1</citations>
<pub_year>2011</pub_year>
</record>
<record>
<title>Bringing Up a Chip on the Cheap</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=440&amp;citation_for_view=e7V7-gEAAAAJ:natZJ_-F0IUC</link>
<authors>M Wachs, O Shacham, Z Asgar, A Firoozshahian, S Richardson, M Horowitz</authors>
<source>IEEE</source>
<citations>1</citations>
<pub_year>2011</pub_year>
</record>
<record>
<title>Memory device receiver</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=440&amp;citation_for_view=e7V7-gEAAAAJ:L_l9e5I586QC</link>
<authors>C Werner, M Horowitz, P Chau, S Best, S Sidiropoulos</authors>
<source>US Patent 7,859,436</source>
<citations>1</citations>
<pub_year>2010</pub_year>
</record>
<record>
<title>Integrated circuit heating to effect in-situ annealing</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=440&amp;citation_for_view=e7V7-gEAAAAJ:KTwcwpFFj4wC</link>
<authors>IP Shaeffer, GB Bronner, BS Haukness, KS Donnelly, FA Ware, MA Horowitz</authors>
<source>US Patent App. 12/859,554</source>
<citations>1</citations>
<pub_year>2010</pub_year>
</record>
<record>
<title>Circuit, apparatus and method for capturing a representation of a waveform from a clock-data recovery (CDR) unit</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=440&amp;citation_for_view=e7V7-gEAAAAJ:xGWFX6Gbr9MC</link>
<authors>D Kim, J Zerbe, M Horowitz, W Stonecypher</authors>
<source>US Patent 7,765,074</source>
<citations>1</citations>
<pub_year>2010</pub_year>
</record>
<record>
<title>Intent-leveraged optimization of analog circuits via homotopy</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=440&amp;citation_for_view=e7V7-gEAAAAJ:RtRctb2lSbAC</link>
<authors>M Jeeradit, J Kim, M Horowitz</authors>
<source>Proceedings of the Conference on Design, Automation and Test in Europe, 1614 ...</source>
<citations>1</citations>
<pub_year>2010</pub_year>
</record>
<record>
<title>In field, energy-performance tunable FPGA architectures</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=440&amp;citation_for_view=e7V7-gEAAAAJ:__bU50VfleQC</link>
<authors>B Nezamfar, M Horowitz</authors>
<source>Field Programmable Logic and Applications, 2009. FPL 2009. International ...</source>
<citations>1</citations>
<pub_year>2009</pub_year>
</record>
<record>
<title>Adaptive optical signal processing with multimode waveguides</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=440&amp;citation_for_view=e7V7-gEAAAAJ:Br1UauaknNIC</link>
<authors>JM Kahn, MA Horowitz, O Solgaard, S Fan</authors>
<source>US Patent 7,509,002</source>
<citations>1</citations>
<pub_year>2009</pub_year>
</record>
<record>
<title>Scaling, Power, and the Future of CMOS Technology</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=440&amp;citation_for_view=e7V7-gEAAAAJ:bVQMTfhMCi4C</link>
<authors>M Horowitz</authors>
<source>Device Research Conference, 2008, 7-8</source>
<citations>1</citations>
<pub_year>2008</pub_year>
</record>
<record>
<title>Noise Model Method of Predicting Mismatch Effects on Transient Circuit Behaviors</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=440&amp;citation_for_view=e7V7-gEAAAAJ:AZju0d2GQJ0C</link>
<authors>J Kim, MA Horowitz, KD Jones</authors>
<source>US Patent App. 12/528,616</source>
<citations>1</citations>
<pub_year>2008</pub_year>
</record>
<record>
<title>Hybrid modeling and robustness analysis on Caulobacter cell cycle regulation</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=440&amp;citation_for_view=e7V7-gEAAAAJ:WIXB4To3Tx4C</link>
<authors>X Shen, J Colleir, L Shapiro, D Dill, H McAdams, M Horowitz</authors>
<source>Int. Conf. Systems Biology, 1¬ñ5 October 2007</source>
<citations>1</citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>Dynamic random access memory (DRAM) semiconductor device</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=440&amp;citation_for_view=e7V7-gEAAAAJ:7BrZ7Jt4UNcC</link>
<authors>M Farmwald, MA Horowitz</authors>
<source>EP Patent 1,640,847</source>
<citations>1</citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>Memory device having asynchronous/synchronous operating modes</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=440&amp;citation_for_view=e7V7-gEAAAAJ:jU7OWUQzBzMC</link>
<authors>RM Barth, MA Horowitz, CE Hampel, FA Ware</authors>
<source>US Patent 7,213,121</source>
<citations>1</citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>Fault-tolerant clock generator</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=440&amp;citation_for_view=e7V7-gEAAAAJ:sJsF-0ZLhtgC</link>
<authors>KYK Chang, MA Horowitz</authors>
<source>US Patent 7,089,442</source>
<citations>1</citations>
<pub_year>2006</pub_year>
</record>
<record>
<title>Smart memories: A configurable processor architecture for high productivity parallel programming</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=440&amp;citation_for_view=e7V7-gEAAAAJ:FiytvqdAVhgC</link>
<authors>A Solomatnikov, A Firoozshahian, F Labonte, M Horowitz, C Kozyrakis, K ...</authors>
<source>Proceedings of the 30th GOMACTech Conference</source>
<citations>1</citations>
<pub_year>2005</pub_year>
</record>
<record>
<title>Smart Memory Tile Processor Load/Store Unit</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=440&amp;citation_for_view=e7V7-gEAAAAJ:JH5k92_tO-AC</link>
<authors>A Firoozshahian, A Solomatnikov, M Horowitz</authors>
<source>Smart Memories Documents, http://wwwvlsi. stanford. edu/smart-memories ...</source>
<citations>1</citations>
<pub_year>2002</pub_year>
</record>
<record>
<title>The Light Field Video Camera</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=440&amp;citation_for_view=e7V7-gEAAAAJ:-mN3Mh-tlDkC</link>
<authors>MA Horowitz, B Wilburn, M Smulski, K Lee</authors>
<source>STANFORD UNIV CA COMPUTER SYSTEMS LAB</source>
<citations>1</citations>
<pub_year>2000</pub_year>
</record>
<record>
<title>The stanford dash multiprocessor</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=440&amp;citation_for_view=e7V7-gEAAAAJ:MpfHP-DdYjUC</link>
<authors>D Lenoski, J Laudon, K Gharachorloo, WD Weber, A Gupta, J Hennessy, M ...</authors>
<source>Readings in computer architecture, 583-599</source>
<citations>1</citations>
<pub_year>2000</pub_year>
</record>
<record>
<title>Timing analysis with clock skew</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=440&amp;citation_for_view=e7V7-gEAAAAJ:CB2v5VPnA5kC</link>
<authors>D Harris, M Horowitz, D Liu</authors>
<source>Proc. ACM/IEEE Int. Workshop Timing Issues Specification and Synthesis of ...</source>
<citations>1</citations>
<pub_year>1999</pub_year>
</record>
<record>
<title>A Semi digital Dual Delay-Locked Loop</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=440&amp;citation_for_view=e7V7-gEAAAAJ:DQNrXyjhriIC</link>
<authors>MA Horowitz, S Sidiropoulos</authors>
<source>IEEE J. Solid-State Circuit 32 (11)</source>
<citations>1</citations>
<pub_year>1997</pub_year>
</record>
<record>
<title>Nondestructive readout architecture for a kinetic inductance memory cell</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=440&amp;citation_for_view=e7V7-gEAAAAJ:otzGkya1bYkC</link>
<authors>GJ Chen, MR Beasley, M Horowitz, P Rosenthal, S Whiteley</authors>
<source>Applied Superconductivity, IEEE Transactions on 3 (1), 2702-2705</source>
<citations>1</citations>
<pub_year>1993</pub_year>
</record>
<record>
<title>Charge Sharing Models for MOS Circuits.</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=460&amp;citation_for_view=e7V7-gEAAAAJ:ifOnle78iJkC</link>
<authors>CY Chu, MA Horowitz</authors>
<source>STANFORD UNIV CA CENTER FOR INTEGRATED SYSTEMS</source>
<citations>1</citations>
<pub_year>1983</pub_year>
</record>
<record>
<title>A 14b PCM DAC</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=460&amp;citation_for_view=e7V7-gEAAAAJ:R-LXmdHK_14C</link>
<authors>B Mack, M Horowitz, R Blauschild</authors>
<source>Solid-State Circuits Conference. Digest of Technical Papers. 1982 IEEE ...</source>
<citations>1</citations>
<pub_year>1982</pub_year>
</record>
<record>
<title>A 0.8¬µm CMOS 2.5 Gbps Oversampling Receiver for Serial Links</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=460&amp;citation_for_view=e7V7-gEAAAAJ:i_7YvbSbtFEC</link>
<authors>CKK Yang, MA Horowitz</authors>
<source></source>
<citations>1</citations>
<pub_year></pub_year>
</record>
<record>
<title>Spatiotemporal Sampling and Interpolation for Dense Camera Arrays</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=460&amp;citation_for_view=e7V7-gEAAAAJ:MhiOAD_qIWkC</link>
<authors>B Wilburn, N Joshi, K Chou, M Levoy, M Horowitz</authors>
<source>Stanford Technical Report CSTR 2004-01. http://graphics. stanford. edu ...</source>
<citations>1</citations>
<pub_year></pub_year>
</record>
<record>
<title>Technique for determining performance characteristics of electronic devices and systems</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=460&amp;citation_for_view=e7V7-gEAAAAJ:B2rIPIGFPLEC</link>
<authors>HJ Liaw, X Yuan, MA Horowitz</authors>
<source>US Patent 8,489,345</source>
<citations></citations>
<pub_year>2013</pub_year>
</record>
<record>
<title>TIME-BASED DIGITIZER FOR PET PHOTODETECTOR</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=460&amp;citation_for_view=e7V7-gEAAAAJ:vxA22ZmNLkoC</link>
<authors>FWY LAU, CS LEVIN, MA HOROWITZ, HH CHOI, J KIM</authors>
<source>WO Patent 2,013,085,923</source>
<citations></citations>
<pub_year>2013</pub_year>
</record>
<record>
<title>THERMAL ANNEAL USING WORD-LINE HEATING ELEMENT</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=460&amp;citation_for_view=e7V7-gEAAAAJ:adHtZc2wMuEC</link>
<authors>GB Bronner, BS Haukness, MA Horowitz, MD Kellam, F Assaderaghi</authors>
<source>US Patent 20,130,148,437</source>
<citations></citations>
<pub_year>2013</pub_year>
</record>
<record>
<title>Chip having register to store value that represents adjustment to reference voltage</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=460&amp;citation_for_view=e7V7-gEAAAAJ:yJjnfzR0HrkC</link>
<authors>MA Horowitz, RM Barth, CE Hampel, A Moncayo, KS Donnelly, JL Zerbe</authors>
<source>US Patent 8,458,385</source>
<citations></citations>
<pub_year>2013</pub_year>
</record>
<record>
<title>Clock and Data Recovery Employing Piece-Wise Estimation on the Derivative of the Frequency</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=460&amp;citation_for_view=e7V7-gEAAAAJ:QKtdBID3u5MC</link>
<authors>H Lee, TH Greer III, JM Kizer, BS Leibowitz, MA Horowitz</authors>
<source>US Patent 20,130,136,220</source>
<citations></citations>
<pub_year>2013</pub_year>
</record>
<record>
<title>Memory System With Error Detection And Retry Modes Of Operation</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=460&amp;citation_for_view=e7V7-gEAAAAJ:Gb6Hms-Uo9kC</link>
<authors>EK Tsern, MA Horowitz, FA Ware</authors>
<source>US Patent 20,130,139,032</source>
<citations></citations>
<pub_year>2013</pub_year>
</record>
<record>
<title>FPU Generator for Design Space Exploration</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=460&amp;citation_for_view=e7V7-gEAAAAJ:Nnq8S6OXqDYC</link>
<authors>S Galal, O Shacham, JS Brunhaver, J Pu, A Vassiliev, M Horowitz</authors>
<source>Computer Arithmetic (ARITH), 2013 21st IEEE Symposium on, 25-34</source>
<citations></citations>
<pub_year>2013</pub_year>
</record>
<record>
<title>VARIABLE IMAGING ARRANGEMENTS AND METHODS THEREFOR</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=460&amp;citation_for_view=e7V7-gEAAAAJ:wBLCggQE-ToC</link>
<authors>PM Hanrahan, MA Horowitz, MS Levoy</authors>
<source>US Patent 20,130,033,626</source>
<citations></citations>
<pub_year>2013</pub_year>
</record>
<record>
<title>Correction of optical abberations</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=460&amp;citation_for_view=e7V7-gEAAAAJ:cSdaV2aYdYsC</link>
<authors>Y Ng, PM Hanrahan, MA Horowitz, MS Levoy</authors>
<source>US Patent 8,358,354</source>
<citations></citations>
<pub_year>2013</pub_year>
</record>
<record>
<title>Multiphase receiver with equalization circuitry</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=460&amp;citation_for_view=e7V7-gEAAAAJ:BW2nPTmhBn4C</link>
<authors>JL Zerbe, BW Garlepp, PS Chau, KS Donnelly, MA Horowitz, S Sidiropoulos, BW ...</authors>
<source>US Patent 20,130,010,855</source>
<citations></citations>
<pub_year>2013</pub_year>
</record>
<record>
<title>Prolific Contributors and 50-Year SSCS/IEEE Members Recognized at 60th Anniversary Plenary</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=460&amp;citation_for_view=e7V7-gEAAAAJ:LWqeokA2EBkC</link>
<authors>A Chandrakasan, J Meindl, P Gray, T Sakurai, B Nauta, T Kuroda, A Abidi, B ...</authors>
<source>IEEE SOLID-STATE CIRCUITS 75</source>
<citations></citations>
<pub_year>2013</pub_year>
</record>
<record>
<title>System and Method for a Chip Generator</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=460&amp;citation_for_view=e7V7-gEAAAAJ:cB__R-XWw9UC</link>
<authors>O Shacham, M Horowitz, S Richardson</authors>
<source>US Patent 20,120,324,408</source>
<citations></citations>
<pub_year>2012</pub_year>
</record>
<record>
<title>VARIABLE IMAGING ARRANGEMENTS AND METHODS THEREFOR</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=460&amp;citation_for_view=e7V7-gEAAAAJ:Tfl4UtY-dJUC</link>
<authors>PM Hanrahan, MA Horowitz, MS Levoy</authors>
<source>US Patent 20,120,300,097</source>
<citations></citations>
<pub_year>2012</pub_year>
</record>
<record>
<title>A new IC with level-crossing ADC readout architecture for PET detector signals</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=460&amp;citation_for_view=e7V7-gEAAAAJ:NZNkWSpQBv0C</link>
<authors>FWY Lau, HH Choi, MA Horowitz, CS Levin</authors>
<source>Nuclear Science Symposium and Medical Imaging Conference (NSS/MIC), 2012 ...</source>
<citations></citations>
<pub_year>2012</pub_year>
</record>
<record>
<title>A case of system-level hardware/software co-design and co-verification of a commodity multi-processor system with custom hardware</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=460&amp;citation_for_view=e7V7-gEAAAAJ:MDX3w3dAD3YC</link>
<authors>S Hong, T Oguntebi, J Casper, N Bronson, C Kozyrakis, K Olukotun</authors>
<source>Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware ...</source>
<citations></citations>
<pub_year>2012</pub_year>
</record>
<record>
<title>Correction of Optical Abberations</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=460&amp;citation_for_view=e7V7-gEAAAAJ:ukw-9cB-YDkC</link>
<authors>PM Hanrahan, MA Horowitz, MS Levoy</authors>
<source>US Patent 20,120,229,682</source>
<citations></citations>
<pub_year>2012</pub_year>
</record>
<record>
<title>PARTIAL RESPONSE RECEIVER</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=480&amp;citation_for_view=e7V7-gEAAAAJ:WzTVkKNmPSkC</link>
<authors>VM Stojanovic, MA Horowitz, JL Zerbe, A Bessios, ACC Ho, JC Wei, G Tsang, BW ...</authors>
<source>US Patent 20,120,213,267</source>
<citations></citations>
<pub_year>2012</pub_year>
</record>
<record>
<title>Variable imaging arrangements and methods therefor</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=480&amp;citation_for_view=e7V7-gEAAAAJ:NnTm98qLMbgC</link>
<authors>YR Ng, PM Hanrahan, MA Horowitz, MS Levoy</authors>
<source>US Patent App. 13/542,544</source>
<citations></citations>
<pub_year>2012</pub_year>
</record>
<record>
<title>Variable imaging arrangements and methods therefor</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=480&amp;citation_for_view=e7V7-gEAAAAJ:IT1MJ6E3JesC</link>
<authors>YR Ng, PM Hanrahan, MA Horowitz, MS Levoy</authors>
<source>US Patent App. 13/542,575</source>
<citations></citations>
<pub_year>2012</pub_year>
</record>
<record>
<title>Memory controller and method utilizing equalization co-efficient setting</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=480&amp;citation_for_view=e7V7-gEAAAAJ:I8rxH6phXEkC</link>
<authors>MA Horowitz, RM Barth, CE Hampel, A Moncayo, KS Donnelly, JL Zerbe</authors>
<source>US Patent 8,214,570</source>
<citations></citations>
<pub_year>2012</pub_year>
</record>
<record>
<title>Dynamic spatial organization of multi-protein complexes controlling microbial polar organization, chromosome replication, and cytokinesis</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=480&amp;citation_for_view=e7V7-gEAAAAJ:S2WlVNSe3u4C</link>
<authors>H McAdams, L Shapiro, M Horowitz, G Andersen, K Downing, T Earnest, M ...</authors>
<source>Stanford University</source>
<citations></citations>
<pub_year>2012</pub_year>
</record>
<record>
<title>A 3-stage Pseudo Single-phase Flip-flop family</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=480&amp;citation_for_view=e7V7-gEAAAAJ:RXiHnyRawswC</link>
<authors>H Partovi, A Yeung, L Ravezzi, M Horowitz</authors>
<source>VLSI Circuits (VLSIC), 2012 Symposium on, 172-173</source>
<citations></citations>
<pub_year>2012</pub_year>
</record>
<record>
<title>Memory System with Calibrated Data Communication</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=480&amp;citation_for_view=e7V7-gEAAAAJ:idthP5jqfYAC</link>
<authors>JLV Zerbe, KS Donnelly, S Sidiropoulos, DC Stark, MA Horowitz, L Yu, R Vu, J ...</authors>
<source>US Patent App. 13/447,080</source>
<citations></citations>
<pub_year>2012</pub_year>
</record>
<record>
<title>Bus system optimization</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=480&amp;citation_for_view=e7V7-gEAAAAJ:4QKQTXcH0q8C</link>
<authors>JL Zerbe, KS Donelly, S Sidiropoulos, DC Stark, MA Horowitz, L Yu, R Vu, J ...</authors>
<source>EP Patent 2,264,614</source>
<citations></citations>
<pub_year>2012</pub_year>
</record>
<record>
<title>Delayed decision feedback sequence estimator</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=480&amp;citation_for_view=e7V7-gEAAAAJ:UmS_249rOGwC</link>
<authors>T Kawashima, M Horowitz</authors>
<source>US Patent 8,116,366</source>
<citations></citations>
<pub_year>2012</pub_year>
</record>
<record>
<title>Imaging arrangements and methods therefor</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=480&amp;citation_for_view=e7V7-gEAAAAJ:BCdnXsLIVDwC</link>
<authors>P Hanrahan, M Levoy, M Horowitz</authors>
<source>EP Patent 2,398,224</source>
<citations></citations>
<pub_year>2011</pub_year>
</record>
<record>
<title>Apparatus and method for capturing a scene using staggered triggering of dense camera arrays</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=480&amp;citation_for_view=e7V7-gEAAAAJ:mUJArPsKIAAC</link>
<authors>B Wilburn, N Joshi, MC Levoy, M Horowitz</authors>
<source>US Patent 8,027,531</source>
<citations></citations>
<pub_year>2011</pub_year>
</record>
<record>
<title>Apparatus and method for pipelined memory operations with write mask</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=480&amp;citation_for_view=e7V7-gEAAAAJ:XtJa11BXPS4C</link>
<authors>RM Barth, EK Tsern, MA Horowitz, DC Stark, CE Hampel, FA Ware, JB Dillon</authors>
<source>EP Patent 1,981,033</source>
<citations></citations>
<pub_year>2011</pub_year>
</record>
<record>
<title>Joint DAC/IWBDA special session design and synthesis of biological circuits</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=480&amp;citation_for_view=e7V7-gEAAAAJ:X0DADzN9RKwC</link>
<authors>D Densmore, M Horowitz, S Krishnaswamy, X Shen, A Arkin, E Winfree, C Voigt</authors>
<source>Design Automation Conference (DAC), 2011 48th ACM/EDAC/IEEE, 114-115</source>
<citations></citations>
<pub_year>2011</pub_year>
</record>
<record>
<title>Specialized versus general-purpose hardware</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=480&amp;citation_for_view=e7V7-gEAAAAJ:q-HalDI95KYC</link>
<authors>K Asanovic, M Horowitz, B Dally</authors>
<source>Third Workshop on Computer Architecture Research Directions, 2</source>
<citations></citations>
<pub_year>2011</pub_year>
</record>
<record>
<title>Linear transformation circuit</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=480&amp;citation_for_view=e7V7-gEAAAAJ:xa5BkEQK8BgC</link>
<authors>A Abbasfar, A Amirkhany, V Stojanovic, MA Horowitz</authors>
<source>US Patent 7,925,686</source>
<citations></citations>
<pub_year>2011</pub_year>
</record>
<record>
<title>Linear Transformation Circuit</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=480&amp;citation_for_view=e7V7-gEAAAAJ:yeL6HyUMUGUC</link>
<authors>A Abbasfar, A Amirkhany, V Stojanovic, MA Horowitz</authors>
<source>US Patent App. 13/083,473</source>
<citations></citations>
<pub_year>2011</pub_year>
</record>
<record>
<title>Imaging arrangements and methods therefor</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=480&amp;citation_for_view=e7V7-gEAAAAJ:rLGzs9wiiwIC</link>
<authors>YR Ng, PM Hanrahan, MS Levoy, MA Horowitz</authors>
<source>US Patent App. 13/078,894</source>
<citations></citations>
<pub_year>2011</pub_year>
</record>
<record>
<title>The Good, the Bad, and the Ugly¬ó20 Years of Broadband Evolution: What¬ís Next?</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=480&amp;citation_for_view=e7V7-gEAAAAJ:qsWQJNntlusC</link>
<authors>M Horowitz, T Sakurai, H Eul, A Abidi, P Magarschack, K Itoh, D Dopperpuhl ...</authors>
<source>IEEE SOLID-STATE CIRCUITS 93</source>
<citations></citations>
<pub_year>2011</pub_year>
</record>
<record>
<title>Cortical representation of olfactory bulb input revealed by retrograde mono-transsynaptic labeling</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=480&amp;citation_for_view=e7V7-gEAAAAJ:YPNY0knpFBYC</link>
<authors>K Miyamichi, F Amat, F Moussavi, I Wickersham, N Wall, J Huang, E Callaway ...</authors>
<source>Neuroscience Research 68, e391</source>
<citations></citations>
<pub_year>2010</pub_year>
</record>
<record>
<title>Memory System with Error Detection and Retry Modes of Operation</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=480&amp;citation_for_view=e7V7-gEAAAAJ:ndLnGcHYRF0C</link>
<authors>EK Tsern, MA Horowitz, FA Ware</authors>
<source>US Patent App. 12/940,942</source>
<citations></citations>
<pub_year>2010</pub_year>
</record>
<record>
<title>Integrated inference for hardware-software efficiency: A case study in SpMV and Smart Memories</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=500&amp;citation_for_view=e7V7-gEAAAAJ:rCNdntzdTkkC</link>
<authors>BC Lee, M Horowitz</authors>
<source>Technical Report No. TR-10-01, Systems Architecture Integration Laboratory ...</source>
<citations></citations>
<pub_year>2010</pub_year>
</record>
<record>
<title>Communication system, multilevel signal and mulitlevel signal driver using equalization or crosstalk cancellation</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=500&amp;citation_for_view=e7V7-gEAAAAJ:cdwqcPQS8ssC</link>
<authors>C Werner, M Horowitz, P Chau, S Best, HJ Liaw, S Sidiropoulos, JL Zerbe, J Kim</authors>
<source>EP Patent 1,410,588</source>
<citations></citations>
<pub_year>2010</pub_year>
</record>
<record>
<title>High speed signaling system with adaptive transmit pre-emphasis</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=500&amp;citation_for_view=e7V7-gEAAAAJ:N6_Y7JlWxwsC</link>
<authors>VM Stojanovic, ACC Ho, A Bessios, FF Chen, E Alon, MA Horowitz</authors>
<source>US Patent 7,656,981</source>
<citations></citations>
<pub_year>2010</pub_year>
</record>
<record>
<title>Analysis of Intact Surface Layer of Caulobacter crescentus by Cryo-Electron Tomography</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=500&amp;citation_for_view=e7V7-gEAAAAJ:rbGdIwl2e6cC</link>
<authors>M Horowitz</authors>
<source>Journal of Bacteriology 192 (22), JB. 00747-10</source>
<citations></citations>
<pub_year>2010</pub_year>
</record>
<record>
<title>SYSTEM INCLUDING HIERARCHICAL MEMORY MODULES HAVING DIFFERENT TYPES OF INTEGRATED CIRCUIT MEMORY DEVICES</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=500&amp;citation_for_view=e7V7-gEAAAAJ:1tZ8xJnm2c8C</link>
<authors>C Hampel, M Horowitz</authors>
<source>EP Patent 2,132,635</source>
<citations></citations>
<pub_year>2009</pub_year>
</record>
<record>
<title>High speed signaling system with adaptive transmit pre-emphasis, reflection cancellation and offset cancellation</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=500&amp;citation_for_view=e7V7-gEAAAAJ:3_LpOwP6eMYC</link>
<authors>VM Stojanovis, A Ho, A Bessios, FF Chen, E Alon, MA Horowitz, BW Garlepp</authors>
<source>EP Patent 2,107,746</source>
<citations></citations>
<pub_year>2009</pub_year>
</record>
<record>
<title>Apparatus and method for pipelined memory operations with write mask</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=500&amp;citation_for_view=e7V7-gEAAAAJ:JTqpx9DYBaYC</link>
<authors>RM Barth, EK Tsern, MA Horowitz, DC Stark, CE Hampel, FA Ware, JB Dillon</authors>
<source>EP Patent 2,105,841</source>
<citations></citations>
<pub_year>2009</pub_year>
</record>
<record>
<title>CLOCK AND DATA RECOVERY EMPLOYING PIECE-WISE ESTIMATION OF THE DERIVATIVE OF THE FREQUENCY</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=500&amp;citation_for_view=e7V7-gEAAAAJ:wuD5JclIwkYC</link>
<authors>H Lee, TH Greer III, JM Kizer, BS Leibowitz, MA Horowitz</authors>
<source>EP Patent 2,080,266</source>
<citations></citations>
<pub_year>2009</pub_year>
</record>
<record>
<title>Noise-tolerant signaling schemes supporting simplified timing and data recovery</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=500&amp;citation_for_view=e7V7-gEAAAAJ:s9ia6_kGH2AC</link>
<authors>A Ho, V Stojanovic, FF Chen, E Alon, MA Horowitz</authors>
<source>EP Patent 2,073,388</source>
<citations></citations>
<pub_year>2009</pub_year>
</record>
<record>
<title>Integrated circuit device and signaling method with phase control based on information in external memory device</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=500&amp;citation_for_view=e7V7-gEAAAAJ:aIdbFUkbNIkC</link>
<authors>MA Horowitz, RM Barth, CE Hampel, A Moncayo, KS Donnelly, JL Zerbe</authors>
<source>US Patent 7,539,802</source>
<citations></citations>
<pub_year>2009</pub_year>
</record>
<record>
<title>Method of operating a synchronous memory having a variable data output length</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=500&amp;citation_for_view=e7V7-gEAAAAJ:cF7EPgIk0B4C</link>
<authors>M Farmwald, MA Horowitz</authors>
<source>EP Patent 1,004,956</source>
<citations></citations>
<pub_year>2009</pub_year>
</record>
<record>
<title>Linear transformation circuits</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=500&amp;citation_for_view=e7V7-gEAAAAJ:T8_be82Iz5gC</link>
<authors>A Amirkhany, V Stojanovic, E Alon, JLV Zerbe, MA Horowitz</authors>
<source>US Patent 7,483,491</source>
<citations></citations>
<pub_year>2009</pub_year>
</record>
<record>
<title>Chip Generators Study</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=500&amp;citation_for_view=e7V7-gEAAAAJ:yY3RG6sOEgwC</link>
<authors>M Horowitz, D Stark, Z Asgar, O Azizi, R Hameed, W Qadeer, O Shacham, M Wachs</authors>
<source>STANFORD UNIV CA COMPUTER SYSTEMS LAB</source>
<citations></citations>
<pub_year>2008</pub_year>
</record>
<record>
<title>MICROSCOPY ARRANGEMENTS AND APPROACHES</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=500&amp;citation_for_view=e7V7-gEAAAAJ:rTD5ala9j4wC</link>
<authors>MS Levoy, MA Horowitz</authors>
<source>EP Patent 1,941,314</source>
<citations></citations>
<pub_year>2008</pub_year>
</record>
<record>
<title>Apparatus and method for pipelined memory operations</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=500&amp;citation_for_view=e7V7-gEAAAAJ:4e5Qn2KL_jwC</link>
<authors>RM Barth, EK Tsern, MA Horowitz, DC Stark, CE Hampel, FA Ware</authors>
<source>US Patent 7,353,357</source>
<citations></citations>
<pub_year>2008</pub_year>
</record>
<record>
<title>System Including Hierarchical Memory Modules Having Different Types Of Integrated Circuit Memory Devices</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=500&amp;citation_for_view=e7V7-gEAAAAJ:Nw_I7GeUguwC</link>
<authors>C Hampel, M Horowitz</authors>
<source>US Patent App. 12/529,323</source>
<citations></citations>
<pub_year>2008</pub_year>
</record>
<record>
<title>Apparatus and method for pipelined memory operations</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=500&amp;citation_for_view=e7V7-gEAAAAJ:KS-xo-ZNxMsC</link>
<authors>RM Barth, EK Tsern, MA Horowitz, DC Stark, CE Hampel, FA Ware, JB Dillon</authors>
<source>EP Patent 1,895,538</source>
<citations></citations>
<pub_year>2008</pub_year>
</record>
<record>
<title>Linear data recovery phase detector</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=500&amp;citation_for_view=e7V7-gEAAAAJ:BrOSOlqYqPUC</link>
<authors>R Farjad-Rad, M Horowitz</authors>
<source>US Patent 7,333,578</source>
<citations></citations>
<pub_year>2008</pub_year>
</record>
<record>
<title>Apparatus and method for pipelined memory operations</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=500&amp;citation_for_view=e7V7-gEAAAAJ:1xBWf43XMUgC</link>
<authors>RM Barth, EK Tsern, MA Horowitz, DC Stark, CE Hampel, FA Ware</authors>
<source>US Patent 7,330,951</source>
<citations></citations>
<pub_year>2008</pub_year>
</record>
<record>
<title>METHOD AND APPARATUS FOR DETERMINING A CALIBRATION SIGNAL</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=500&amp;citation_for_view=e7V7-gEAAAAJ:-95Q15plzcUC</link>
<authors>W Beyene, KS Donnelly, MA Horowitz</authors>
<source>US Patent App. 12/596,133</source>
<citations></citations>
<pub_year>2008</pub_year>
</record>
<record>
<title>Memory device</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=520&amp;citation_for_view=e7V7-gEAAAAJ:BmWJbWwHJAwC</link>
<authors>RM Barth, MA Horowitz, CE Hampel, FA Ware</authors>
<source>US Patent 7,315,929</source>
<citations></citations>
<pub_year>2008</pub_year>
</record>
<record>
<title>Polymorphous Computing Architectures</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=520&amp;citation_for_view=e7V7-gEAAAAJ:FsLZdJ3BAzkC</link>
<authors>M Horowitz</authors>
<source>STANFORD UNIV CA COMPUTER SYSTEMS LAB</source>
<citations></citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>Technique for receiving differential multi-PAM signals</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=520&amp;citation_for_view=e7V7-gEAAAAJ:YB4bud6kWLwC</link>
<authors>JLV Zerbe, G Tsang, M Horowitz, BW Garlepp, CW Werner</authors>
<source>US Patent 7,308,044</source>
<citations></citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>Markov Random Field Based Automatic Image Alignment for Electron Tomography</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=520&amp;citation_for_view=e7V7-gEAAAAJ:mWEH9CqjF64C</link>
<authors>F Moussavi, F Amat, LR Comolli, G Elidan, KH Downing, M Horowitz</authors>
<source></source>
<citations></citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>Method of transferring data by transmitting lower order and upper order memory address bits in separate words with respective op codes and start information</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=520&amp;citation_for_view=e7V7-gEAAAAJ:HhcuHIWmDEUC</link>
<authors>RM Barth, MM Griffin, FA Ware, MA Horowitz</authors>
<source>US Patent RE39,879</source>
<citations></citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>Clock and data recovery employing piece-wise estimation on the derivative of the frequency</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=520&amp;citation_for_view=e7V7-gEAAAAJ:raTqNPD5sRQC</link>
<authors>HC Lee, TH Greer III, JM Kizer, BS Leibowitz, MA Horowitz</authors>
<source>US Patent App. 12/441,003</source>
<citations></citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>VARIABLE IMAGING ARRANGEMENTS AND METHODS THEREFOR</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=520&amp;citation_for_view=e7V7-gEAAAAJ:pRWBApOjXDcC</link>
<authors>YR NG, PM HANRAHAN, MA HOROWITZ, MS LEVOY</authors>
<source>WO Patent 2,007,092,545</source>
<citations></citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>CORRECTION OF OPTICAL ABERRATIONS</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=520&amp;citation_for_view=e7V7-gEAAAAJ:e84hm74t-eoC</link>
<authors>YR NG, P HANRAHAN, M HOROWITZ, M LEVOY</authors>
<source>WO Patent 2,007,092,581</source>
<citations></citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>Integrated circuit I/O using a high performance bus interface</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=520&amp;citation_for_view=e7V7-gEAAAAJ:AzKEL7Gb_04C</link>
<authors>M Farmwald, M Horowitz</authors>
<source>EP Patent 1,816,570</source>
<citations></citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>Markov random field based automatic alignment for low SNR imagesfor cryo electron tomography</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=520&amp;citation_for_view=e7V7-gEAAAAJ:DBa1UEJaJKAC</link>
<authors>F Amat, F Moussavi, LR Comolli, G Elidan, M Horowitz</authors>
<source>Journal of Structural Biology 161 (LBNL--63633-JArt)</source>
<citations></citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>LINEAR TRANSFORMATION CIRCUIT</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=520&amp;citation_for_view=e7V7-gEAAAAJ:Kqc1aDSOPooC</link>
<authors>A ABBASFAR, A AMIRKHANY, V STOJANOVIC, M HOROWITZ</authors>
<source>WO Patent 2,007,076,229</source>
<citations></citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>IMAGING ARRANGEMENTS AND METHODS THEREFOR</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=520&amp;citation_for_view=e7V7-gEAAAAJ:x21FZCSn4ZoC</link>
<authors>Y NG, PM Hanrahan, MS Levoy, MA Horowitz</authors>
<source>EP Patent 1,795,004</source>
<citations></citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>Exploring Shared Memory Protocols in FLASH</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=520&amp;citation_for_view=e7V7-gEAAAAJ:qe6vwMD2xtsC</link>
<authors>M Horowitz, R Kunz, M Hall, R Lucas, J Chame</authors>
<source>Stanford University, Stanford, CA; University of Southern California, Los ...</source>
<citations></citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>Correction of optical aberrations</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=520&amp;citation_for_view=e7V7-gEAAAAJ:htyGaKyDgHMC</link>
<authors>PM Hanrahan, MA Horowitz, MS Levoy, YR Ng</authors>
<source>US Patent App. 12/278,708</source>
<citations></citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>Modeling Processor Performance for Design Optimization</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=520&amp;citation_for_view=e7V7-gEAAAAJ:pQTOvowfQioC</link>
<authors>O Azizi, M Horowitz</authors>
<source>Talk or presentation, GSRC/C2S2 Microarchitecture Workshop 11</source>
<citations></citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>18th IEEE Symposium on Computer Arithmetic (ARITH'07)</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=520&amp;citation_for_view=e7V7-gEAAAAJ:GJVTs2krol4C</link>
<authors>D Patil, O Azizi, M Horowitz, R Ho, R Ananthraman</authors>
<source></source>
<citations></citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>Asad Abidi, Mark Horowitz and Teresa Meng Elected to US National Academy of Engineering</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=520&amp;citation_for_view=e7V7-gEAAAAJ:RfUwGJFMQ-0C</link>
<authors>AA Abidi, MA Horowitz, TH Meng</authors>
<source>Solid-State Circuits Newsletter, IEEE 12 (2), 55-56</source>
<citations></citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>ISSCC 2007/SESSION 2/OPTICAL COMMUNICATIONS/2.2</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=520&amp;citation_for_view=e7V7-gEAAAAJ:W2uZP3ddy8sC</link>
<authors>S Palermo, A Emami-Neyestanak, M Horowitz</authors>
<source></source>
<citations></citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>Synthetic Aperture Focusing Using Dense Camera Arrays</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=520&amp;citation_for_view=e7V7-gEAAAAJ:NDuN12AVoxsC</link>
<authors>V Vaish, G Garg, EV Talvala, E Antunez, B Wilburn, M Horowitz, M Levoy</authors>
<source>3D Imaging for Safety and Security, 159-172</source>
<citations></citations>
<pub_year>2007</pub_year>
</record>
<record>
<title>MEMORY SYSTEM WITH ERROR DETECTION AND RETRY MODES OF OPERATION</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=520&amp;citation_for_view=e7V7-gEAAAAJ:AFXcoJnoRH0C</link>
<authors>E TSERN, M HOROWITZ, F WARE</authors>
<source>WO Patent 2,006,132,840</source>
<citations></citations>
<pub_year>2006</pub_year>
</record>
<record>
<title>A Silicon Compiler for Efficient Domain-specific Systems</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=540&amp;citation_for_view=e7V7-gEAAAAJ:dAp6zn-oMfAC</link>
<authors>M Horowitz, C Kozyrakis</authors>
<source>Talk or presentation, GSRC Design Driver Workshop 8</source>
<citations></citations>
<pub_year>2006</pub_year>
</record>
<record>
<title>Integrated circuit I/O using a high performance bus interface</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=540&amp;citation_for_view=e7V7-gEAAAAJ:rzmi0EmCOGEC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>EP Patent 1,197,830</source>
<citations></citations>
<pub_year>2006</pub_year>
</record>
<record>
<title>IMAGING ARRANGEMENTS AND METHODS THEREFOR</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=540&amp;citation_for_view=e7V7-gEAAAAJ:sJK75vZXtG0C</link>
<authors>YR NG, P HANRAHAN, M LEVOY, M HOROWITZ</authors>
<source>WO Patent 2,006,039,486</source>
<citations></citations>
<pub_year>2006</pub_year>
</record>
<record>
<title>Apparatus and method for topography dependent signaling</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=540&amp;citation_for_view=e7V7-gEAAAAJ:ymY9cBF3mdcC</link>
<authors>MA Horowitz, RM Barth, CE Hampel, A Moncayo, KS Donnelly, JL Zerbe</authors>
<source>EP Patent 1,630,682</source>
<citations></citations>
<pub_year>2006</pub_year>
</record>
<record>
<title>Apparatus and method for topography dependent signaling</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=540&amp;citation_for_view=e7V7-gEAAAAJ:m4fbC6XIj1kC</link>
<authors>MA Horowitz, RM Barth, CE Hampel, A Moncayo, KS Donnelly, JL Zerbe</authors>
<source>EP Patent 1,630,681</source>
<citations></citations>
<pub_year>2006</pub_year>
</record>
<record>
<title>DRAM semiconductor device</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=540&amp;citation_for_view=e7V7-gEAAAAJ:VjBpw8Hezy4C</link>
<authors>M Farmwald, M Horowitz</authors>
<source>EP Patent 0,994,420</source>
<citations></citations>
<pub_year>2006</pub_year>
</record>
<record>
<title>Light Field Microscopy</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=540&amp;citation_for_view=e7V7-gEAAAAJ:SjuI4pbJlxcC</link>
<authors>M Footer, M Levoy, M Horowitz, A Adams</authors>
<source>ACM transactions on graphics, 924-934</source>
<citations></citations>
<pub_year>2006</pub_year>
</record>
<record>
<title>High speed current mode computer bus system-has transmission lines for coupling master current mode bus drivers to slave bus receivers having sampling and amplifying circuit stages</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=540&amp;citation_for_view=e7V7-gEAAAAJ:FQ36aI_S1AEC</link>
<authors>MA Horowitz, WKM Lee</authors>
<source>DE Patent 4,391,003</source>
<citations></citations>
<pub_year>2005</pub_year>
</record>
<record>
<title>Compensation of multimode fiber dispersion using adaptive optics</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=540&amp;citation_for_view=e7V7-gEAAAAJ:ZqE1mSdD_DYC</link>
<authors>X Shen, JM Kahn, MA Horowitz</authors>
<source>Optical Communication, 2005. ECOC 2005. 31st European Conference on 3, 327-328</source>
<citations></citations>
<pub_year>2005</pub_year>
</record>
<record>
<title>HIGH SPEED SIGNALING SYSTEM WITH ADAPTIVE TRANSMIT PRE-EMPHASIS, REFLECTION CANCELLATION AND OFFSET CANCELLATION</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=540&amp;citation_for_view=e7V7-gEAAAAJ:kO05sadLmrgC</link>
<authors>V STOJANOVIC, A HO, A BESSIOS, F CHEN, E ALON, M HOROWITZ, B GARLEPP</authors>
<source>WO Patent 2,005,060,193</source>
<citations></citations>
<pub_year>2005</pub_year>
</record>
<record>
<title>Asynchronous request/synchronous data dynamic random access memory</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=540&amp;citation_for_view=e7V7-gEAAAAJ:QoJ_w57xiyAC</link>
<authors>RM Barth, MA Horowitz, CE Hampel, FA Ware</authors>
<source>US Patent App. 11/153,679</source>
<citations></citations>
<pub_year>2005</pub_year>
</record>
<record>
<title>On task mapping optimization for parallel decoding of low-density parity-check codes on message-passing architectures</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=540&amp;citation_for_view=e7V7-gEAAAAJ:OzeSX8-yOCQC</link>
<authors>G Al-Rawi, J Cioffi, M Horowitz</authors>
<source>Parallel Computing 31 (5), 462-490</source>
<citations></citations>
<pub_year>2005</pub_year>
</record>
<record>
<title>We1. 2.4 Compensation of Multimode Fibre Dispersion using Adaptive Optics</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=540&amp;citation_for_view=e7V7-gEAAAAJ:v6i8RKmR8ToC</link>
<authors>X Shen, JM Kahn, MA Horowitz</authors>
<source>IEE CONFERENCE PUBLICATION 502 (3), 327</source>
<citations></citations>
<pub_year>2005</pub_year>
</record>
<record>
<title>PARTIAL RESPONSE RECEIVER</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=540&amp;citation_for_view=e7V7-gEAAAAJ:EBV337fEn3EC</link>
<authors>V STOJANOVIC, M HOROWITZ, J ZERBE, A BESSIOS, A HO, J WEI, G TSANG, B GARLEPP</authors>
<source>WO Patent 2,004,093,144</source>
<citations></citations>
<pub_year>2004</pub_year>
</record>
<record>
<title>Semiconductor device including a register to store a value that is representative of device type information</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=540&amp;citation_for_view=e7V7-gEAAAAJ:-DxkuPiZhfEC</link>
<authors>M Farmwald, M Horowitz</authors>
<source>US Patent App. 10/973,268</source>
<citations></citations>
<pub_year>2004</pub_year>
</record>
<record>
<title>Smart Memory Systems: Polymorphous Computing Architectures</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=540&amp;citation_for_view=e7V7-gEAAAAJ:k_7cPK9k7w8C</link>
<authors>M Horowitz</authors>
<source>STANFORD UNIV CA</source>
<citations></citations>
<pub_year>2004</pub_year>
</record>
<record>
<title>Synchronous bus system for minimising clock-data skew</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=540&amp;citation_for_view=e7V7-gEAAAAJ:c1AJUTjuCtUC</link>
<authors>JA Gasbarro, MA Horowitz, RM Barth, W Lee, W Leung, PM Farmwald</authors>
<source>DE Patent 4,390,991</source>
<citations></citations>
<pub_year>2004</pub_year>
</record>
<record>
<title>Memory device having programmable drive strength setting</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=540&amp;citation_for_view=e7V7-gEAAAAJ:I9gX6wnfuA8C</link>
<authors>R Barth, K Donnelly, C Hampel, M Horowitz, A Moncayo, J Zerbe</authors>
<source></source>
<citations></citations>
<pub_year>2004</pub_year>
</record>
<record>
<title>LOW LATENCY MULTI-LEVEL COMMUNICATION INTERFACE</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=540&amp;citation_for_view=e7V7-gEAAAAJ:w1MjKQ0l0TYC</link>
<authors>JL Zerbe, BW Garlepp, PS Chau, KS Donnelly, MA Horowitz, S Sidiropoulos, BW ...</authors>
<source>EP Patent 1,402,329</source>
<citations></citations>
<pub_year>2004</pub_year>
</record>
<record>
<title>Spatiotemporal Sampling and Interpolation for Dense Video Camera Arrays</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=540&amp;citation_for_view=e7V7-gEAAAAJ:BOlwja0KXvYC</link>
<authors>BS Wilburn, NS Joshi, K Chou, M Levoy, M Horowitz</authors>
<source></source>
<citations></citations>
<pub_year>2004</pub_year>
</record>
<record>
<title>Synthetic Aperture Confocal Imaging</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=560&amp;citation_for_view=e7V7-gEAAAAJ:jmjb1lOE9QIC</link>
<authors>I McDowall, M Horowitz, M Levoy, V Vaish, B Chen</authors>
<source>ACM transactions on graphics, 822-831</source>
<citations></citations>
<pub_year>2004</pub_year>
</record>
<record>
<title>High-Speed Link Design, Then and Now</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=560&amp;citation_for_view=e7V7-gEAAAAJ:NU-BerS4NX4C</link>
<authors>M Horowitz</authors>
<source>Published by the IEEE Computer Society</source>
<citations></citations>
<pub_year>2003</pub_year>
</record>
<record>
<title>Reconfigurable Future</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=560&amp;citation_for_view=e7V7-gEAAAAJ:WC9gN4BGCRcC</link>
<authors>M Horowitz</authors>
<source>Queue 1 (7), 1</source>
<citations></citations>
<pub_year>2003</pub_year>
</record>
<record>
<title>Apparatus and method for pipelined memory operations</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=560&amp;citation_for_view=e7V7-gEAAAAJ:wvYxNZNCP7wC</link>
<authors>RM Barth, EK Tsern, MA Horowitz, DC Stark, CE Hampel, FA Ware, JB Dillon</authors>
<source>EP Patent 1,327,991</source>
<citations></citations>
<pub_year>2003</pub_year>
</record>
<record>
<title>Method for verifying and improving run-time of a memory test</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=560&amp;citation_for_view=e7V7-gEAAAAJ:MNNNGtAgD4EC</link>
<authors>M Horowitz, J Privitera, S Woo</authors>
<source></source>
<citations></citations>
<pub_year>2003</pub_year>
</record>
<record>
<title>Reshaping EDA for power</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=560&amp;citation_for_view=e7V7-gEAAAAJ:X4-KO54GjGYC</link>
<authors>J Rabaey, D Sylvester, D Blaauw, K Bernstein, J Frenkil, M Horowitz, W Nebel ...</authors>
<source>Proceedings of the 40th annual Design Automation Conference, 15-15</source>
<citations></citations>
<pub_year>2003</pub_year>
</record>
<record>
<title>Asynchronous request/synchronous data dynamic random access memory</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=560&amp;citation_for_view=e7V7-gEAAAAJ:vofGIMt6cyEC</link>
<authors>RM Barth, MA Horowitz, CE Hampel, FA Ware</authors>
<source>US Patent App. 10/288,045</source>
<citations></citations>
<pub_year>2002</pub_year>
</record>
<record>
<title>CALIBRATION OF A MULTI-LEVEL CURRENT MODE DRIVER</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=560&amp;citation_for_view=e7V7-gEAAAAJ:hNSvKAmkeYkC</link>
<authors>C WERNER, M HOROWITZ, P CHAU, S BEST, H LIAW, S SIDIROPOULOS, J ZERBE, J KIM</authors>
<source>WO Patent 2,002,021,782</source>
<citations></citations>
<pub_year>2002</pub_year>
</record>
<record>
<title>A 1.6 Gb/s, 3mW Integrating CMOS Optical Receiver with Hybrid GaAs Photo-Detectors</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=560&amp;citation_for_view=e7V7-gEAAAAJ:w0F2JDEymm0C</link>
<authors>A Emami-Neyestanak, D Liu, G Keeler, N Helman, M Horowitz</authors>
<source></source>
<citations></citations>
<pub_year>2002</pub_year>
</record>
<record>
<title>Media Processors 2002 (Proceedings Volume)</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=560&amp;citation_for_view=e7V7-gEAAAAJ:yTLRzDEmwhEC</link>
<authors>EB van der Tol, EG Jaspers, DCT MPEG, MA Wahby, K Mostafa, AM Darwish, P Liu ...</authors>
<source></source>
<citations></citations>
<pub_year>2001</pub_year>
</record>
<record>
<title>Integrated circuit I/O using a high performance bus interface</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=560&amp;citation_for_view=e7V7-gEAAAAJ:v_xunPV0uK0C</link>
<authors>M Farmwald, M Horowitz</authors>
<source>EP Patent 1,022,642</source>
<citations></citations>
<pub_year>2001</pub_year>
</record>
<record>
<title>Apparatus and method for topography dependent signaling</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=560&amp;citation_for_view=e7V7-gEAAAAJ:9tXw7Op4-u0C</link>
<authors>R Barth, K Donnelly, C Hampel, M Horowitz, A Moncayo, J Zerbe</authors>
<source></source>
<citations></citations>
<pub_year>2001</pub_year>
</record>
<record>
<title>BUS SYSTEM OPTIMIZATION</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=560&amp;citation_for_view=e7V7-gEAAAAJ:i91s68tWr-MC</link>
<authors>J ZERBE, K DONNELLY, S SIDIROPOULOS, D STARK, M HOROWITZ, L YU, R VU, J KIM ...</authors>
<source>WO Patent 2,001,029,680</source>
<citations></citations>
<pub_year>2001</pub_year>
</record>
<record>
<title>APPARATUS AND METHOD FOR TOPOGRAPHY DEPENDENT SIGNALING</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=560&amp;citation_for_view=e7V7-gEAAAAJ:1EqfMoDn7-AC</link>
<authors>M HOROWITZ, R BARTH, C HAMPEL, A MONCAYO, K DONNELLY, J ZERBE</authors>
<source>WO Patent 2,001,029,678</source>
<citations></citations>
<pub_year>2001</pub_year>
</record>
<record>
<title>A 64Mbit Mesochronous Hybrid Wave Pipelined Multibank DRAM Macro</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=560&amp;citation_for_view=e7V7-gEAAAAJ:owLR8QvbtFgC</link>
<authors>J Ogawa, M Horowitz</authors>
<source>Intelligent Memory Systems, 1-14</source>
<citations></citations>
<pub_year>2001</pub_year>
</record>
<record>
<title>DELAY LOCKED LOOP CIRCUITRY FOR CLOCK DELAY ADJUSTMENT</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=560&amp;citation_for_view=e7V7-gEAAAAJ:D_tqNUsBuKoC</link>
<authors>KS Donnelly, PS Chau, MA Horowitz, TH Lee, MG Johnson, BC Lau, YU Leung, BW ...</authors>
<source>EP Patent 1,031,203</source>
<citations></citations>
<pub_year>2000</pub_year>
</record>
<record>
<title>APPARATUS AND METHOD FOR PIPELINED MEMORY OPERATIONS</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=560&amp;citation_for_view=e7V7-gEAAAAJ:H_jBuBxbQIAC</link>
<authors>RM Barth, EK Tsern, MA Horowitz, DC Stark, CE Hampel, FA Ware, JB Dillon</authors>
<source>EP Patent 1,019,912</source>
<citations></citations>
<pub_year>2000</pub_year>
</record>
<record>
<title>All Rights Reserved</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=560&amp;citation_for_view=e7V7-gEAAAAJ:HJSXoJQnj-YC</link>
<authors>M Horowitz</authors>
<source>STANFORD UNIVERSITY</source>
<citations></citations>
<pub_year>2000</pub_year>
</record>
<record>
<title>CIRCUITRY FOR THE DELAY ADJUSTMENT OF A CLOCK SIGNAL</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=560&amp;citation_for_view=e7V7-gEAAAAJ:Nufq_to8ts0C</link>
<authors>K DONNELLY, J KIM, B GARLEEP, M HOROWITZ, T LEE, P CHAU, J ZERBE, C PORTMANN ...</authors>
<source>WO Patent 1,999,007,070</source>
<citations></citations>
<pub_year>1999</pub_year>
</record>
<record>
<title>Interconnect Scaling Implications for CAD (PDF)</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=560&amp;citation_for_view=e7V7-gEAAAAJ:hKjooKYXoHIC</link>
<authors>R Ho, K Mai, H Kapadia, M Horowitz</authors>
<source></source>
<citations></citations>
<pub_year>1999</pub_year>
</record>
<record>
<title>Interconnect Scaling Implications for CAD</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=580&amp;citation_for_view=e7V7-gEAAAAJ:KWzIFqRkAKkC</link>
<authors>M Horowitz, K Mai, R Ho, H Kapadia</authors>
<source>STANFORD UNIV CA COMPUTER SYSTEMS LAB</source>
<citations></citations>
<pub_year>1999</pub_year>
</record>
<record>
<title>A Directory-Based Scalable General-Purpose Shared-Memory Multiprocessor</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=580&amp;citation_for_view=e7V7-gEAAAAJ:XDrR66g3YHsC</link>
<authors>JL Hennessy, MA Horowitz</authors>
<source>Stanford univ ca computer systems lab</source>
<citations></citations>
<pub_year>1998</pub_year>
</record>
<record>
<title>A Directory-Based Scalable General-Purpose Shared-Memory Multiprocessor</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=580&amp;citation_for_view=e7V7-gEAAAAJ:qE4H1tSSYIIC</link>
<authors>MA Horowitz, JL Hennessy</authors>
<source>STANFORD UNIV CA COMPUTER SYSTEMS LAB</source>
<citations></citations>
<pub_year>1998</pub_year>
</record>
<record>
<title>SRT Division: Architectures, Models, and Implementations</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=580&amp;citation_for_view=e7V7-gEAAAAJ:CNPyR2KL9-0C</link>
<authors>DL Harris, SF Oberman, MA Horowitz</authors>
<source></source>
<citations></citations>
<pub_year>1998</pub_year>
</record>
<record>
<title>DELAY LOCKED LOOP CIRCUITRY FOR CLOCK DELAY ADJUSTMENT</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=580&amp;citation_for_view=e7V7-gEAAAAJ:NtGNdKbuCngC</link>
<authors>K DONNELLY, P CHAU, M HOROWITZ, T LEE, M JOHNSON, B LAU, L YU, B GARLEPP, YF ...</authors>
<source>WO Patent 1,998,037,656</source>
<citations></citations>
<pub_year>1998</pub_year>
</record>
<record>
<title>Purpose Microprocessors</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=580&amp;citation_for_view=e7V7-gEAAAAJ:eAlLMO4JVmQC</link>
<authors>R Gonzalez, M Horowitz</authors>
<source>Low-power CMOS design, 369</source>
<citations></citations>
<pub_year>1998</pub_year>
</record>
<record>
<title>Performance Tradeoffs in Cache Design</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=580&amp;citation_for_view=e7V7-gEAAAAJ:wGzT3bKASkAC</link>
<authors>S Pnybylski, M Horowitz, J Hennessy</authors>
<source>Stanford University</source>
<citations></citations>
<pub_year>1998</pub_year>
</record>
<record>
<title>Superconducting/Semiconducting Hybrids and Advance Memory Concepts for Superconducting Electronics</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=580&amp;citation_for_view=e7V7-gEAAAAJ:U0iAMwwPxtsC</link>
<authors>MR Beasley, MA Horowitz</authors>
<source>Stanford univ ca sponsored projects Office</source>
<citations></citations>
<pub_year>1997</pub_year>
</record>
<record>
<title>Superconducting/semiconducting hybrids and advance memory concepts for superconducting electronics. Final report, 1 May 1992-30 September 1997</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=580&amp;citation_for_view=e7V7-gEAAAAJ:VN7nJs4JPk0C</link>
<authors>MR Beasley, MA Horowitz</authors>
<source>Stanford Univ., CA (United States). Sponsored Projects Office</source>
<citations></citations>
<pub_year>1997</pub_year>
</record>
<record>
<title>13th IEEE Symposium on Computer Arithmetic (ARITH-13'97)</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=580&amp;citation_for_view=e7V7-gEAAAAJ:WMtz-WDmgKQC</link>
<authors>DL Harris, SF Oberman, MA Horowitz</authors>
<source></source>
<citations></citations>
<pub_year>1997</pub_year>
</record>
<record>
<title>Informing memory operations</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=580&amp;citation_for_view=e7V7-gEAAAAJ:JWITY9-sCbMC</link>
<authors>M Horowitz, M Martonosi, TC Mowry, MD Smith</authors>
<source>ACM SIGARCH Computer Architecture News 24 (2), 260-270</source>
<citations></citations>
<pub_year>1996</pub_year>
</record>
<record>
<title>Superconducting/Semiconducting Hybrids and Advance Memory Concepts for Superconducting Electronics(Progress Report, 1 May 1995- 13 Feb. 1996)</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=580&amp;citation_for_view=e7V7-gEAAAAJ:T_ojBgVMvoEC</link>
<authors>MR BEASLEY, M HOROWITZ</authors>
<source></source>
<citations></citations>
<pub_year>1996</pub_year>
</record>
<record>
<title>FLASH: Integration of Distributed Shared Memory and Message Passing</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=580&amp;citation_for_view=e7V7-gEAAAAJ:uVUOdF_882EC</link>
<authors>JL Hennessy, MA Horowitz</authors>
<source>Contract 1995</source>
<citations></citations>
<pub_year>1994</pub_year>
</record>
<record>
<title>ELECTRICAL CURRENT SOURCE CIRCUITRY FOR A BUS</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=580&amp;citation_for_view=e7V7-gEAAAAJ:as0KMg8qHbkC</link>
<authors>M HOROWITZ, J GASBARRO, W LEUNG</authors>
<source>WO Patent 1,993,021,572</source>
<citations></citations>
<pub_year>1993</pub_year>
</record>
<record>
<title>HIGH SPEED BUS SYSTEM</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=580&amp;citation_for_view=e7V7-gEAAAAJ:pUxgyZctzPYC</link>
<authors>M HOROWITZ, W LEE</authors>
<source>WO Patent 1,993,018,462</source>
<citations></citations>
<pub_year>1993</pub_year>
</record>
<record>
<title>METHOD AND CIRCUITRY FOR MINIMIZING CLOCK-DATA SKEW IN A BUS SYSTEM</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=580&amp;citation_for_view=e7V7-gEAAAAJ:v_tt_AnqfNMC</link>
<authors>J GASBARRO, M HOROWITZ, R BARTH, W LEE, W LEUNG, P FARMWALD</authors>
<source>WO Patent 1,993,018,463</source>
<citations></citations>
<pub_year>1993</pub_year>
</record>
<record>
<title>Superconducting/semiconducting hybrids and advance memory concepts for superconducting electronics. Technical performance report</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=580&amp;citation_for_view=e7V7-gEAAAAJ:sszUF3NjhM4C</link>
<authors>MR Beasley, M Horowitz</authors>
<source>Stanford Univ., CA (United States). Dept. of Electrical Engineering</source>
<citations></citations>
<pub_year>1993</pub_year>
</record>
<record>
<title>Evaluation of Hardware Cache Coherence Schemes</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=580&amp;citation_for_view=e7V7-gEAAAAJ:sJPMR1oEGYQC</link>
<authors>A Agarwal, R Simoni, J Hennessy, M Horowitz</authors>
<source>The Cache-coherence problem in shared-memory multiprocessors: hardware ...</source>
<citations></citations>
<pub_year>1993</pub_year>
</record>
<record>
<title>1 DASH System Overview and Rationale</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=580&amp;citation_for_view=e7V7-gEAAAAJ:z8nqeaKD1nsC</link>
<authors>D Lenoski, J Laudon, K Gharachorloo, WD Weber, A Gupta, J Hennessy, M ...</authors>
<source></source>
<citations></citations>
<pub_year>1992</pub_year>
</record>
<record>
<title>Microsupercomputers: Design and implementation. Semi-annual technical report, Oct 90-Mar 91</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=580&amp;citation_for_view=e7V7-gEAAAAJ:jtI9f0ekYq0C</link>
<authors>JL Hennessy, MA Horowitz</authors>
<source>Stanford Univ., CA (United States). Computer Systems Lab.</source>
<citations></citations>
<pub_year>1991</pub_year>
</record>
<record>
<title>Microsupercomputers: Design and implementation(Semiannual Report, Oct. 1990- Mar. 1991)</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=600&amp;citation_for_view=e7V7-gEAAAAJ:DXE8ND7PrJAC</link>
<authors>J HENNESSY, M HOROWITZ</authors>
<source></source>
<citations></citations>
<pub_year>1991</pub_year>
</record>
<record>
<title>Microsupercomputers: Design and implementation</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=600&amp;citation_for_view=e7V7-gEAAAAJ:3A3nxV7CjKIC</link>
<authors>JL Hennessy, MA Horowitz</authors>
<source>STANFORD UNIV CA COMPUTER SYSTEMS LAB</source>
<citations></citations>
<pub_year>1990</pub_year>
</record>
<record>
<title>Microsupercomputers: Design and Implementation</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=600&amp;citation_for_view=e7V7-gEAAAAJ:KNjnJ3z-R6IC</link>
<authors>MA Horowitz, JL Hennessy</authors>
<source>STANFORD UNIV CA COMPUTER SYSTEMS LAB</source>
<citations></citations>
<pub_year>1990</pub_year>
</record>
<record>
<title>Microsupercomputers: Design and implementation. Semi-annual technical progress report, November 1989-March 1990</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=600&amp;citation_for_view=e7V7-gEAAAAJ:wLxue7F8ec0C</link>
<authors>JL Hennessy, MA Horowitz</authors>
<source>Stanford Univ., CA (USA). Computer Systems Lab.</source>
<citations></citations>
<pub_year>1990</pub_year>
</record>
<record>
<title>BiCMOS circuit design</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=600&amp;citation_for_view=e7V7-gEAAAAJ:X9ykpCP0fEIC</link>
<authors>M Horowitz</authors>
<source>Proceedings of the sixth MIT conference on Advanced research in VLSI, 397-398</source>
<citations></citations>
<pub_year>1990</pub_year>
</record>
<record>
<title>Microsupercomputers: Design and implementation(Semiannual Progress Report, Nov. 1989- Mar. 1990)</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=600&amp;citation_for_view=e7V7-gEAAAAJ:n3vGvpFsckwC</link>
<authors>J HENNESSY, M HOROWITZ</authors>
<source></source>
<citations></citations>
<pub_year>1990</pub_year>
</record>
<record>
<title>Microsupercomputers: Design and implementation(Semiannual Progress Report, Apr.- Oct. 1990)</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=600&amp;citation_for_view=e7V7-gEAAAAJ:wUn16MOA3RoC</link>
<authors>J HENNESSY, M HOROWITZ</authors>
<source></source>
<citations></citations>
<pub_year>1990</pub_year>
</record>
<record>
<title>Microsupercomputers: Design and implementation. Semi-annual technical progress report, April-October 1989</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=600&amp;citation_for_view=e7V7-gEAAAAJ:ijdKiLOsEJMC</link>
<authors>JL Hennessy, MA Horowitz</authors>
<source>Stanford Univ., CA (USA). Computer Systems Lab.</source>
<citations></citations>
<pub_year>1989</pub_year>
</record>
<record>
<title>Microsupercomputers: Design and implementation. Technical progress report, November 1988-March 1989</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=600&amp;citation_for_view=e7V7-gEAAAAJ:s85pQhAUCrAC</link>
<authors>JL Hennessy, MA Horowitz</authors>
<source>Stanford Univ., CA (USA). Computer Systems Lab.</source>
<citations></citations>
<pub_year>1989</pub_year>
</record>
<record>
<title>SPIM (Stanford Pipelined Iterative Multiplier): A Pipelined 64 X 64 Bit Iterative Multiplier</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=600&amp;citation_for_view=e7V7-gEAAAAJ:I858iXPj1OkC</link>
<authors>MR Santoro, MA Horowitz</authors>
<source>STANFORD UNIV CA CENTER FOR INTEGRATED SYSTEMS</source>
<citations></citations>
<pub_year>1988</pub_year>
</record>
<record>
<title>SPIM (Stanford Pipelined Iterative Multiplier): A Pipelined 64 X 64 Bit Iterative Multiplier</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=600&amp;citation_for_view=e7V7-gEAAAAJ:FiDNX6EVdGUC</link>
<authors>MA Horowitz, MR Santoro</authors>
<source>STANFORD UNIV CA CENTER FOR INTEGRATED SYSTEMS</source>
<citations></citations>
<pub_year>1988</pub_year>
</record>
<record>
<title>Microsupercomputers: design and implementation. Semiannual technical progress report, September 1987-March 1988</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=600&amp;citation_for_view=e7V7-gEAAAAJ:WAzi4Gm8nLoC</link>
<authors>JL Hennessy, MA Horowitz</authors>
<source>Stanford Univ., CA (USA). Computer Systems Lab.</source>
<citations></citations>
<pub_year>1988</pub_year>
</record>
<record>
<title>Microsupercomputers: Design and implementation(Semiannual Technical Progress Report, Sep. 1987-)(Mar. 1988)</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=600&amp;citation_for_view=e7V7-gEAAAAJ:Azgs6IHzeyYC</link>
<authors>J HENNESSY, M HOROWITZ</authors>
<source></source>
<citations></citations>
<pub_year>1988</pub_year>
</record>
<record>
<title>Microsupercomputers: Design and implementation(Semiannual Technical Progress Report, Apr.- Oct.)(1988)</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=600&amp;citation_for_view=e7V7-gEAAAAJ:lg2tdxc6qMwC</link>
<authors>J HENNESSY, M HOROWITZ</authors>
<source></source>
<citations></citations>
<pub_year>1988</pub_year>
</record>
<record>
<title>Designing High Performance Circuits</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=600&amp;citation_for_view=e7V7-gEAAAAJ:t-hv7AR41mYC</link>
<authors>M Horowitz</authors>
<source>University Video Communications</source>
<citations></citations>
<pub_year>1988</pub_year>
</record>
<record>
<title>Educating future chip designers</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=600&amp;citation_for_view=e7V7-gEAAAAJ:PQEM9vzQD9gC</link>
<authors>M Horowitz</authors>
<source>Solid-State Circuits Conference. Digest of Technical Papers. 1987 IEEE ...</source>
<citations></citations>
<pub_year>1987</pub_year>
</record>
<record>
<title>A single-chip functional tester</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=600&amp;citation_for_view=e7V7-gEAAAAJ:Hck25ST_3aIC</link>
<authors>J Miyamoto, M Horowitz</authors>
<source>Solid-State Circuits Conference. Digest of Technical Papers. 1987 IEEE ...</source>
<citations></citations>
<pub_year>1987</pub_year>
</record>
<record>
<title>On-Chip Instrument Caches for High Performance Processors</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=600&amp;citation_for_view=e7V7-gEAAAAJ:Vno172sVVMwC</link>
<authors>A Agarwal, P Chow, M Horowitz, J Acken, A Salz</authors>
<source>STANFORD UNIV CA COMPUTER SYSTEMS LAB</source>
<citations></citations>
<pub_year>1987</pub_year>
</record>
<record>
<title>REDS: Resistance Extraction for Digital Simulation</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=600&amp;citation_for_view=e7V7-gEAAAAJ:hSRAE-fF4OAC</link>
<authors>M Horowitz, D Stark</authors>
<source>STANFORD UNIV CA CENTER FOR INTEGRATED SYSTEMS</source>
<citations></citations>
<pub_year>1987</pub_year>
</record>
<record>
<title>A Static RAM as a Fault Model Evaluator</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=600&amp;citation_for_view=e7V7-gEAAAAJ:UuEBAcK4md4C</link>
<authors>M Horowitz, JM Acken</authors>
<source>STANFORD UNIV CA CENTER FOR INTEGRATED SYSTEMS</source>
<citations></citations>
<pub_year>1987</pub_year>
</record>
<record>
<title>A single chip LSI high-speed functional tester</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=620&amp;citation_for_view=e7V7-gEAAAAJ:isU91gLudPYC</link>
<authors>J Miyamoto, MA Horowitz</authors>
<source>NASA STI/Recon Technical Report N 87, 23886</source>
<citations></citations>
<pub_year>1986</pub_year>
</record>
<record>
<title>An Analytical Cache Model</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=620&amp;citation_for_view=e7V7-gEAAAAJ:kzcSZmkxUKAC</link>
<authors>J Hennessy, A Agarwal, M Horowitz</authors>
<source>STANFORD UNIV CA COMPUTER SYSTEMS LAB</source>
<citations></citations>
<pub_year>1986</pub_year>
</record>
<record>
<title>Generating Incremental VLSI Compaction Spacing Constraints</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=620&amp;citation_for_view=e7V7-gEAAAAJ:cBPnxVikjH8C</link>
<authors>M Horowitz, CW Carpenter</authors>
<source>STANFORD UNIV CA</source>
<citations></citations>
<pub_year>1986</pub_year>
</record>
<record>
<title>A 20 MIPS Peak Microprocessor with On-Chip Cache</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=620&amp;citation_for_view=e7V7-gEAAAAJ:IsPWOBWtZBwC</link>
<authors>M Horowitz, JL Hennessy, P Chow, PG Gulak, JM Acken</authors>
<source>STANFORD UNIV CA CENTER FOR INTEGRATED SYSTEMS</source>
<citations></citations>
<pub_year>1984</pub_year>
</record>
<record>
<title>A 20 MIPS Peak Microprocessor with On-Chip Cache</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=620&amp;citation_for_view=e7V7-gEAAAAJ:1DsIQWDZLl8C</link>
<authors>P Chow, M Horowitz, JL Hennessy, PG Gulak, JM Acken</authors>
<source>STANFORD UNIV CA CENTER FOR INTEGRATED SYSTEMS</source>
<citations></citations>
<pub_year>1984</pub_year>
</record>
<record>
<title>Charge Sharing Models for MOS Circuits</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=620&amp;citation_for_view=e7V7-gEAAAAJ:ziOE8S1-AIUC</link>
<authors>MA Horowitz, CY Chu</authors>
<source>STANFORD UNIV CA CENTER FOR INTEGRATED SYSTEMS</source>
<citations></citations>
<pub_year>1983</pub_year>
</record>
<record>
<title>Abstracts of papers presented at the 6th conference of the weed science society of Israel</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=620&amp;citation_for_view=e7V7-gEAAAAJ:wyM6WWKXmoIC</link>
<authors>Y Eshel, RL Zimdahl, EE Schweizer, B Rubin, A Grinstein, J Katan, I Nir, D ...</authors>
<source>Phytoparasitica 4 (2), 141-160</source>
<citations></citations>
<pub_year>1976</pub_year>
</record>
<record>
<title>Reshaping EDA for Power</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=620&amp;citation_for_view=e7V7-gEAAAAJ:uAPFzskPt0AC</link>
<authors>M Horowitz, W Nebel, T Sakurai, A Yang</authors>
<source>Proceedings of the 40th Design Automation Conference (DAC¬í03) 1, 58113-688</source>
<citations></citations>
<pub_year>1917</pub_year>
</record>
<record>
<title>The magazine archive includes every article published in Communications of the ACM for over the past 50 years.</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=620&amp;citation_for_view=e7V7-gEAAAAJ:h1pkognVyKwC</link>
<authors>A Danowitz, K Kelley, J Mao, JP Stevenson, M Horowitz</authors>
<source>Communications of the ACM 55 (4), 55-63</source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>Journal of VLSI Signal Processing</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=620&amp;citation_for_view=e7V7-gEAAAAJ:BPS1z4jHU5cC</link>
<authors>ME Dean, DL Dill, M Horowitz</authors>
<source></source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>Eberhardt, E 24 Edamatsu, H 49 Ejima, N 88 Evers, R 16</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=620&amp;citation_for_view=e7V7-gEAAAAJ:GiYFt9mpioMC</link>
<authors>M Aghazedeh, N Ajika, N Akiyama, M Alexander, G Allan, –ö Anami, J Arndt, –ö ...</authors>
<source></source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>A pipelined 32 b microprocessor with 13 kB of cache memory</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=620&amp;citation_for_view=e7V7-gEAAAAJ:3BvdIg-l-ZAC</link>
<authors>M HOROWITZ, JL HENNESSY, P CHOW, PG GULAK, JM ACKEN, A AGARWAL, C CHU, S ...</authors>
<source></source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>An Evaluation of Directory Schem es for Cache Coherence</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=620&amp;citation_for_view=e7V7-gEAAAAJ:5LPo_wSKItgC</link>
<authors>A Agarwal, R Simoni, J Hennessy, M Horowitz</authors>
<source></source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>RELATED PATENT DOCUMENTS</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=620&amp;citation_for_view=e7V7-gEAAAAJ:DIubQTN3OvUC</link>
<authors>JM Kahn, MA Horowitz, O Solgaard, S Fan, CM PLLC, A Num, E Kim</authors>
<source></source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>Erik Brunvand</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=620&amp;citation_for_view=e7V7-gEAAAAJ:0ngZmJvimKcC</link>
<authors>C Myers, A Davis</authors>
<source></source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>SLPE Officers and Program Committee</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=620&amp;citation_for_view=e7V7-gEAAAAJ:hHIA4WEVY-EC</link>
<authors>A Abidi, J Borel, C SGS-Thomson, FR Brodersen, W Davis, FLN Gershenfeld, M ...</authors>
<source></source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>A probabilistic study of two-level storage</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=620&amp;citation_for_view=e7V7-gEAAAAJ:TesyEGJKHF4C</link>
<authors>MF Acevedo, A Agarwal, A Agarwal, M Horowitz, J Hennessy, A Agarwal, RL ...</authors>
<source>tocs 10, 367-374</source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>Monday Panel: Semiconductor Slowdown: Who Will Blink First?</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=620&amp;citation_for_view=e7V7-gEAAAAJ:tz746QTLzJkC</link>
<authors>M Horowitz, Y Furui, K Bernstein, J Sawicki, A Fujimura</authors>
<source></source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>Multiprocessors and Multicomputers</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=620&amp;citation_for_view=e7V7-gEAAAAJ:6VlyvFCUEfcC</link>
<authors>WA Wulf, SP Harbison, LM Censier, P Feautrier, D Lenoski, J Laudon, K ...</authors>
<source></source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>ISSCC 2005/SESSION 28/CLOCKING AND I/O/28.9</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=620&amp;citation_for_view=e7V7-gEAAAAJ:oTdOBqtIf_kC</link>
<authors>K Chang, S Pamarti, K Kaviani, E Alon, X Shi, TJ Chin, J Shen, G Yip, C ...</authors>
<source></source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>ISSCC 2004/SESSION 7/TD: SCALING TRENDS/7.1</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=640&amp;citation_for_view=e7V7-gEAAAAJ:jlhcAiayVhoC</link>
<authors>M Horowitz, W Dally</authors>
<source></source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>Semi-Custom High-Speed Datapath Design Using Commericial ASIC Design Tools</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=640&amp;citation_for_view=e7V7-gEAAAAJ:m92CDrhVnKEC</link>
<authors>A Amirkhany, M Jeeradit, M Horowitz</authors>
<source></source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>18.4 Improving CDR Performance via Estimation</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=640&amp;citation_for_view=e7V7-gEAAAAJ:Og1tA8FjbJAC</link>
<authors>H Lee, A Bansal, Y Frans, J Zerbe, S Sidiropoulos, M Horowitz</authors>
<source></source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>SP 22.4: A 1V 0.9 mW at 100MHz 2kx16b SRAM utilizing a Half-Swing Pulsed-Decoder and Write-Bus Architecture in 0.25 ¬µm Dual-Vt CMOS</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=640&amp;citation_for_view=e7V7-gEAAAAJ:QVtou7C4vgoC</link>
<authors>T Mori, B Amrutur, K Mai, M Horowitz, I Fukushi, T Izawa, S Mitarai</authors>
<source></source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>Push-Pull Shunt Regulation for Energy-Efficient Digital Circuits</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=640&amp;citation_for_view=e7V7-gEAAAAJ:nPT8s1NX_-sC</link>
<authors>E Alon, M Horowitz</authors>
<source></source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>TA 10.3 An Eight Channel 36GSample/s CMOS Timing Analyzer</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=640&amp;citation_for_view=e7V7-gEAAAAJ:NxmKEeNBbOMC</link>
<authors>D Weinlader, R Ho, CKK Yang, M Horowitz</authors>
<source></source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>SA 20.2: A Semi-Digital Delay Locked Loop with Unlimited Phase Shift Capability and 0.08-400MHz Operating Range</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=640&amp;citation_for_view=e7V7-gEAAAAJ:c1e4I3QdEKYC</link>
<authors>S Sidiropoulos, MA Horowitz</authors>
<source></source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>ISSCC 2007/SESSION 24/MULTI-GB/s TRANSCEIVERS/24.3</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=640&amp;citation_for_view=e7V7-gEAAAAJ:2ywjKiB__4kC</link>
<authors>R Palmer, J Poulton, WJ Dally, J Eyles, AM Fuller, T Greer, M Horowitz, M ...</authors>
<source></source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>1.2 Scaling, Power, and the Future of CMOS</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=640&amp;citation_for_view=e7V7-gEAAAAJ:kJDgFkosVoMC</link>
<authors>M Horowitz, E Alon, D Patil, S Naffziger, R Kumar, K Bernstein</authors>
<source>INTERNATIONAL ELECTRON DEVICES MEETING, 11</source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>On-Die Power Supply Integrity</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=640&amp;citation_for_view=e7V7-gEAAAAJ:sA9dB-pw3HoC</link>
<authors>E Alon, V StojanoviC, M Horowitz, TN Circuit, M Ikeda, K Asada</authors>
<source></source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>Feedback Amplifier Design for CMOS Linear Regulators</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=640&amp;citation_for_view=e7V7-gEAAAAJ:LXmCCkuhhTsC</link>
<authors>E Alon, M Horowitz</authors>
<source></source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>A Serial-Link Transceiver Based on 8-GSa/s A/D and D/A Converters in 0.25-¬µm CMOS</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=640&amp;citation_for_view=e7V7-gEAAAAJ:PkcyUWeTMh0C</link>
<authors>CKK Yang, V Stojanovic, S Modjtahedi, MA Horowitz, W Ellersick, CKK Yang</authors>
<source></source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>A Tracking PLL with an FIR Loop Filter</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=640&amp;citation_for_view=e7V7-gEAAAAJ:TlpoogIpr_IC</link>
<authors>D Liu, HO Johansson, J Kim, M Horowitz</authors>
<source></source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>SP 25.7: Skew-Tolerant Domino Circuits</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=640&amp;citation_for_view=e7V7-gEAAAAJ:QUX0mv85b1cC</link>
<authors>D Harris¬π, MA Horowitz</authors>
<source></source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>SPECIAL ISSUE ON THE 1997 SYMPOSIUM ON VLSI CIRCUITS</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=640&amp;citation_for_view=e7V7-gEAAAAJ:DkZNVXde3BIC</link>
<authors>PE Gronowski, WJ Bowhill, RP Preston, MK Gowan, RL Allmon, R Amirtharajah ...</authors>
<source>Urbana 51, 61801-2307</source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>Volume 3-Table of Contents</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=640&amp;citation_for_view=e7V7-gEAAAAJ:EPG8bYD4jVwC</link>
<authors>Y Hirota, Y Takushima, S Matsumoto, K Yoshiara, X Shen, JM Kahn, MA Horowitz ...</authors>
<source></source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>WA 17.6: A Variable-Frequency Parallel I/O Interface with Adaptive Power Supply Regulation</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=640&amp;citation_for_view=e7V7-gEAAAAJ:oi2SiIJ9l4AC</link>
<authors>GY Wei, J Kim, D Liu, S Sidiropoulos, M Horowitz</authors>
<source></source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>ICCAD-2003 KEYNOTE</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=640&amp;citation_for_view=e7V7-gEAAAAJ:F2UWTTQJPOcC</link>
<authors>M Horowitz</authors>
<source></source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>ISSCC awards</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=640&amp;citation_for_view=e7V7-gEAAAAJ:O0nohqN1r9EC</link>
<authors>SK Reynolds, BA Floyd, UR Pfeiffer, T Zwick, Y Chiu, PR Gray, B Nikolic, CH ...</authors>
<source></source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>TA 6.7: Regenerative Feedback Repeaters for Programmable Interconnections</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=640&amp;citation_for_view=e7V7-gEAAAAJ:kWvqk_afx_IC</link>
<authors>I Dobbelaere, M Horowitz, E Gama</authors>
<source></source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>A 10.7-MHz Self-Calibrated Switched-Capacitor-Based Multibit Second-Order Bandpass Modulator With On-Chip Switched Buffer.................................. V. Colonna, G. Gandolfi, F. Stefani, and A. Baschirotto 1341</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=660&amp;citation_for_view=e7V7-gEAAAAJ:ce2CqMG-AY4C</link>
<authors>G Brenna, D Tschopp, J Rogin, I Kouchev, Q Huang, F Serra-Graells, L G√≥mez ...</authors>
<source></source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>ISSCC 2005/SESSION 4/TD: MIXED-DOMAIN SYSTEMS/4.6</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=660&amp;citation_for_view=e7V7-gEAAAAJ:PyEswDtIyv0C</link>
<authors>DAB Miller, A Bhatnagar, S Palermo, A Emami-Neyestanak, MA Horowitz</authors>
<source></source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>SPECIAL ISSUE ON THE 1998 SYMPOSIUM ON VLSI CIRCUITS</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=660&amp;citation_for_view=e7V7-gEAAAAJ:jFemdcug13IC</link>
<authors>R Farjad-Rad, CKK Yang, MA Horowitz, TH Lee</authors>
<source></source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>SPECIAL ISSUE ON THE 2004 SYMPOSIUM ON VLSI CIRCUITS</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=660&amp;citation_for_view=e7V7-gEAAAAJ:AXkvAH5U_nMC</link>
<authors>E Alon, V Stojanovic, MA Horowitz, N Miura, D Mizoguchi, T Sakurai, T Kuroda ...</authors>
<source></source>
<citations></citations>
<pub_year></pub_year>
</record>
<record>
<title>Suggested Layout, SP25. 7</title>
<link>http://scholar.google.com//citations?view_op=view_citation&amp;hl=en&amp;oe=ASCII&amp;user=e7V7-gEAAAAJ&amp;cstart=660&amp;citation_for_view=e7V7-gEAAAAJ:1yWc8FF-_SYC</link>
<authors>D Harris, MA Horowitz</authors>
<source></source>
<citations></citations>
<pub_year></pub_year>
</record>
</file>