#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Mon Nov 28 16:42:51 2022
# Process ID: 70632
# Current directory: /home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/synth
# Command line: vivado -mode batch -source synthesize_4.tcl
# Log file: /home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/synth/vivado.log
# Journal file: /home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/synth/vivado.jou
#-----------------------------------------------------------
source synthesize_4.tcl
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/arithmetic_units.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/delay_buffer.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/elastic_components.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/MemCont.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/multipliers.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/mul_wrapper.vhd
# read_verilog  ../sim/VHDL_SRC/LSQ_tmp.v
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/kernel_2mm_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top kernel_2mm -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top kernel_2mm -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 71294 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1979.738 ; gain = 201.531 ; free physical = 38126 ; free virtual = 228967
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kernel_2mm' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_2mm_optimized.vhd:79]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1034]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (1#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (2#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (3#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (4#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1034]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1564]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (5#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1564]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1034]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (5#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (5#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (5#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (5#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1034]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (6#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (7#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (8#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branch' (9#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 7 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (10#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (11#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module '\fork ' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 6 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (13#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized3' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized2' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'zext_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:309]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zext_op' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:309]
INFO: [Synth 8-638] synthesizing module 'getelementptr_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:1005]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter INPUT_SIZE bound to: 32 - type: integer 
	Parameter OUTPUT_SIZE bound to: 32 - type: integer 
	Parameter CONST_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:113]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'getelementptr_op' (16#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:1005]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized4' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 8 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized5' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized5' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'transpFIFO' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner' (18#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO' (19#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'mul_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/mul_wrapper.vhd:26]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mul_4_stage' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:23]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mul_4_stage' (20#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:23]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/delay_buffer.vhd:16]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (21#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/delay_buffer.vhd:16]
WARNING: [Synth 8-3848] Net oehb_datain in module/entity mul_op does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/mul_wrapper.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mul_op' (22#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/mul_wrapper.vhd:26]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (23#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_ult_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:827]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_ult_op' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:827]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized7' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 8 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized7' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized0' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized0' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 9 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized1' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized1' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'lsq_store_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:2033]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_store_op' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:2033]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized8' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized8' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized2' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized2' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'lsq_load_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1987]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_load_op' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1987]
INFO: [Synth 8-638] synthesizing module 'source' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1135]
	Parameter INPUT_COUNT bound to: 0 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity source does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1127]
INFO: [Synth 8-256] done synthesizing module 'source' (27#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1135]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized3' (27#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized3' (27#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized4' (27#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized4' (27#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'mc_store_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:686]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_store_op' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:686]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized9' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 7 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized9' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (29#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (30#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-3491] module 'LSQ_tmp' declared at '/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_tmp.v:39723' bound to instance 'c_LSQ_tmp' of component 'LSQ_tmp' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_2mm_optimized.vhd:10643]
INFO: [Synth 8-6157] synthesizing module 'LSQ_tmp' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_tmp.v:39723]
INFO: [Synth 8-6157] synthesizing module 'STORE_QUEUE_LSQ_tmp' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_tmp.v:1]
INFO: [Synth 8-6155] done synthesizing module 'STORE_QUEUE_LSQ_tmp' (31#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_tmp.v:1]
INFO: [Synth 8-6157] synthesizing module 'LOAD_QUEUE_LSQ_tmp' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_tmp.v:9077]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_QUEUE_LSQ_tmp' (32#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_tmp.v:9077]
INFO: [Synth 8-6157] synthesizing module 'GROUP_ALLOCATOR_LSQ_tmp' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_tmp.v:39337]
INFO: [Synth 8-6155] done synthesizing module 'GROUP_ALLOCATOR_LSQ_tmp' (33#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_tmp.v:39337]
INFO: [Synth 8-6157] synthesizing module 'LOAD_PORT_LSQ_tmp' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_tmp.v:39532]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_PORT_LSQ_tmp' (34#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_tmp.v:39532]
INFO: [Synth 8-6157] synthesizing module 'STORE_DATA_PORT_LSQ_tmp' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_tmp.v:39632]
INFO: [Synth 8-6155] done synthesizing module 'STORE_DATA_PORT_LSQ_tmp' (35#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_tmp.v:39632]
INFO: [Synth 8-6155] done synthesizing module 'LSQ_tmp' (36#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_tmp.v:39723]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 2 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (37#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (38#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (39#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (40#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (41#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (42#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (43#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (44#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (45#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (46#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'MemCont__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority__parameterized0' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux__parameterized0' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready__parameterized0' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals__parameterized0' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter__parameterized0' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:202]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont__parameterized0' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:481]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 6 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN__parameterized0' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:24]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:477]
INFO: [Synth 8-256] done synthesizing module 'end_node' (48#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:481]
WARNING: [Synth 8-3848] Net alpha_ready_out in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_2mm_optimized.vhd:23]
WARNING: [Synth 8-3848] Net beta_ready_out in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_2mm_optimized.vhd:26]
WARNING: [Synth 8-3848] Net tmp_we1 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_2mm_optimized.vhd:34]
WARNING: [Synth 8-3848] Net tmp_dout1 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_2mm_optimized.vhd:35]
WARNING: [Synth 8-3848] Net A_we1 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_2mm_optimized.vhd:44]
WARNING: [Synth 8-3848] Net A_dout1 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_2mm_optimized.vhd:45]
WARNING: [Synth 8-3848] Net B_we1 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_2mm_optimized.vhd:54]
WARNING: [Synth 8-3848] Net B_dout1 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_2mm_optimized.vhd:55]
WARNING: [Synth 8-3848] Net D_we1 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_2mm_optimized.vhd:64]
WARNING: [Synth 8-3848] Net D_dout1 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_2mm_optimized.vhd:65]
WARNING: [Synth 8-3848] Net C_we1 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_2mm_optimized.vhd:74]
WARNING: [Synth 8-3848] Net C_dout1 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_2mm_optimized.vhd:75]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_2mm_optimized.vhd:110]
WARNING: [Synth 8-3848] Net MC_A_pValidArray_2 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_2mm_optimized.vhd:3650]
WARNING: [Synth 8-3848] Net MC_A_dataInArray_2 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_2mm_optimized.vhd:3646]
WARNING: [Synth 8-3848] Net MC_A_pValidArray_3 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_2mm_optimized.vhd:3651]
WARNING: [Synth 8-3848] Net MC_A_dataInArray_3 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_2mm_optimized.vhd:3647]
WARNING: [Synth 8-3848] Net MC_B_pValidArray_2 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_2mm_optimized.vhd:3672]
WARNING: [Synth 8-3848] Net MC_B_dataInArray_2 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_2mm_optimized.vhd:3668]
WARNING: [Synth 8-3848] Net MC_B_pValidArray_3 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_2mm_optimized.vhd:3673]
WARNING: [Synth 8-3848] Net MC_B_dataInArray_3 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_2mm_optimized.vhd:3669]
WARNING: [Synth 8-3848] Net MC_C_pValidArray_2 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_2mm_optimized.vhd:3716]
WARNING: [Synth 8-3848] Net MC_C_dataInArray_2 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_2mm_optimized.vhd:3712]
WARNING: [Synth 8-3848] Net MC_C_pValidArray_3 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_2mm_optimized.vhd:3717]
WARNING: [Synth 8-3848] Net MC_C_dataInArray_3 in module/entity kernel_2mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_2mm_optimized.vhd:3713]
INFO: [Synth 8-256] done synthesizing module 'kernel_2mm' (49#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_2mm_optimized.vhd:79]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[5]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[4]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[3]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[2]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[1]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port clk
WARNING: [Synth 8-3331] design end_node has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port clk
WARNING: [Synth 8-3331] design sink has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][31]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][30]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][29]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][28]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][27]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][26]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][25]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][24]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][23]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][22]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][21]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][20]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][19]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][18]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][17]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][16]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][15]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][14]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][13]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][12]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][11]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][10]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][9]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][8]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][7]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][6]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][5]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][4]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][3]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][2]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][1]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design MemCont__parameterized0 has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont__parameterized0 has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design MemCont has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design branch has unconnected port clk
WARNING: [Synth 8-3331] design branch has unconnected port rst
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port rst
WARNING: [Synth 8-3331] design Const has unconnected port clk
WARNING: [Synth 8-3331] design Const has unconnected port rst
WARNING: [Synth 8-3331] design add_op has unconnected port clk
WARNING: [Synth 8-3331] design add_op has unconnected port rst
WARNING: [Synth 8-3331] design mc_store_op has unconnected port clk
WARNING: [Synth 8-3331] design mc_store_op has unconnected port rst
WARNING: [Synth 8-3331] design mc_store_op has unconnected port nReadyArray[1]
WARNING: [Synth 8-3331] design getelementptr_op has unconnected port clk
WARNING: [Synth 8-3331] design getelementptr_op has unconnected port rst
WARNING: [Synth 8-3331] design getelementptr_op has unconnected port pValidArray[2]
WARNING: [Synth 8-3331] design zext_op has unconnected port clk
WARNING: [Synth 8-3331] design zext_op has unconnected port rst
WARNING: [Synth 8-3331] design source has unconnected port dataOutArray[0][0]
WARNING: [Synth 8-3331] design source has unconnected port clk
WARNING: [Synth 8-3331] design source has unconnected port rst
WARNING: [Synth 8-3331] design source has unconnected port nReadyArray[0]
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port clk
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port clk
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port alpha_ready_out
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port beta_ready_out
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_we1
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[31]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[30]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[29]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[28]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[27]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[26]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[25]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[24]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[23]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[22]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[21]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[20]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[19]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[18]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[17]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[16]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[15]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[14]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[13]
WARNING: [Synth 8-3331] design kernel_2mm has unconnected port tmp_dout1[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2266.516 ; gain = 488.309 ; free physical = 37255 ; free virtual = 228065
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2275.414 ; gain = 497.207 ; free physical = 36673 ; free virtual = 227483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2275.414 ; gain = 497.207 ; free physical = 36673 ; free virtual = 227483
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2275.414 ; gain = 0.000 ; free physical = 36238 ; free virtual = 227085
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/synth/period_4.xdc]
Finished Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/synth/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2426.254 ; gain = 0.000 ; free physical = 35631 ; free virtual = 226478
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2426.254 ; gain = 0.000 ; free physical = 35607 ; free virtual = 226454
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 2426.254 ; gain = 648.047 ; free physical = 34453 ; free virtual = 225300
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 2426.254 ; gain = 648.047 ; free physical = 34447 ; free virtual = 225294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 2426.254 ; gain = 648.047 ; free physical = 34445 ; free virtual = 225292
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_tmp.v:39622]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_tmp.v:39713]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:54 . Memory (MB): peak = 2426.254 ; gain = 648.047 ; free physical = 32494 ; free virtual = 223366
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_tmp__GB0 |           1|     25164|
|2     |LOAD_QUEUE_LSQ_tmp__GB1 |           1|     25688|
|3     |LOAD_QUEUE_LSQ_tmp__GB2 |           1|     17976|
|4     |LOAD_QUEUE_LSQ_tmp__GB3 |           1|     20511|
|5     |LSQ_tmp__GC0            |           1|     13258|
|6     |kernel_2mm__GCB0        |           1|     24071|
|7     |kernel_2mm__GCB1        |           1|     16143|
|8     |kernel_2mm__GCB2        |           1|     11362|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 5     
	   2 Input     32 Bit       Adders := 16    
	   2 Input      5 Bit       Adders := 65    
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 16    
	   3 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 10    
	   2 Input      1 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 208   
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 42    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1202  
+---Multipliers : 
	                32x32  Multipliers := 12    
+---RAMs : 
	              288 Bit         RAMs := 4     
	              256 Bit         RAMs := 1     
	              224 Bit         RAMs := 1     
	              128 Bit         RAMs := 1     
	               96 Bit         RAMs := 1     
	               64 Bit         RAMs := 3     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 183   
	   2 Input     16 Bit        Muxes := 608   
	  17 Input     16 Bit        Muxes := 80    
	   2 Input      5 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 703   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LOAD_QUEUE_LSQ_tmp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 48    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 688   
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 18    
	   2 Input     16 Bit        Muxes := 576   
	  17 Input     16 Bit        Muxes := 48    
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 368   
Module STORE_QUEUE_LSQ_tmp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 32    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 96    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 32    
	   2 Input     16 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 95    
Module GROUP_ALLOCATOR_LSQ_tmp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
Module LOAD_PORT_LSQ_tmp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_tmp__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_tmp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module read_address_mux__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              288 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module orN__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module elasticFifoInner__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              288 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module elasticFifoInner__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               96 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module orN__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized5__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module andN__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module TEHB__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module andN__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module orN__parameterized5__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module andN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module elasticFifoInner__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              288 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module andN__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__174 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module elasticFifoInner__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              288 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module orN__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module TEHB__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module elasticFifoInner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              224 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module orN__parameterized1__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized4__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized5__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized4__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__172 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__170 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module TEHB__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module orN__parameterized1__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module read_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module read_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module write_address_mux__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module start_node__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module read_address_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module orN__parameterized1__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__180 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module elasticFifoInner__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module orN__parameterized1__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__182 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__178 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__66 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__65 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module andN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module TEHB__64 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module orN__parameterized1__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__184 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__183 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module orN__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__176 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module start_node__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module start_node 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_0_reg)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element mul_54/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_54/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_54/multiply_unit/q1_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_54/multiply_unit/q2_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element mul_42/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_42/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_42/multiply_unit/q1_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_42/multiply_unit/q2_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:44]
DSP Report: Generating DSP mul_54/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_54/multiply_unit/q0_reg is absorbed into DSP mul_54/multiply_unit/q0_reg.
DSP Report: register mul_54/multiply_unit/q0_reg is absorbed into DSP mul_54/multiply_unit/q0_reg.
DSP Report: register mul_54/multiply_unit/q0_reg is absorbed into DSP mul_54/multiply_unit/q0_reg.
DSP Report: operator mul_54/multiply_unit/mul is absorbed into DSP mul_54/multiply_unit/q0_reg.
DSP Report: operator mul_54/multiply_unit/mul is absorbed into DSP mul_54/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_54/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_54/multiply_unit/q1_reg is absorbed into DSP mul_54/multiply_unit/q1_reg.
DSP Report: register mul_54/multiply_unit/q1_reg is absorbed into DSP mul_54/multiply_unit/q1_reg.
DSP Report: register mul_54/multiply_unit/q0_reg is absorbed into DSP mul_54/multiply_unit/q1_reg.
DSP Report: operator mul_54/multiply_unit/mul is absorbed into DSP mul_54/multiply_unit/q1_reg.
DSP Report: operator mul_54/multiply_unit/mul is absorbed into DSP mul_54/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_54/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_54/multiply_unit/q0_reg is absorbed into DSP mul_54/multiply_unit/q2_reg.
DSP Report: register mul_54/multiply_unit/q2_reg is absorbed into DSP mul_54/multiply_unit/q2_reg.
DSP Report: register mul_54/multiply_unit/q0_reg is absorbed into DSP mul_54/multiply_unit/q2_reg.
DSP Report: register mul_54/multiply_unit/q2_reg is absorbed into DSP mul_54/multiply_unit/q2_reg.
DSP Report: register mul_54/multiply_unit/q1_reg is absorbed into DSP mul_54/multiply_unit/q2_reg.
DSP Report: operator mul_54/multiply_unit/mul is absorbed into DSP mul_54/multiply_unit/q2_reg.
DSP Report: operator mul_54/multiply_unit/mul is absorbed into DSP mul_54/multiply_unit/q2_reg.
DSP Report: Generating DSP mul_42/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_42/multiply_unit/q0_reg is absorbed into DSP mul_42/multiply_unit/q0_reg.
DSP Report: register mul_42/multiply_unit/q0_reg is absorbed into DSP mul_42/multiply_unit/q0_reg.
DSP Report: register mul_42/multiply_unit/q0_reg is absorbed into DSP mul_42/multiply_unit/q0_reg.
DSP Report: operator mul_42/multiply_unit/mul is absorbed into DSP mul_42/multiply_unit/q0_reg.
DSP Report: operator mul_42/multiply_unit/mul is absorbed into DSP mul_42/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_42/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_42/multiply_unit/q1_reg is absorbed into DSP mul_42/multiply_unit/q1_reg.
DSP Report: register mul_42/multiply_unit/q1_reg is absorbed into DSP mul_42/multiply_unit/q1_reg.
DSP Report: register mul_42/multiply_unit/q0_reg is absorbed into DSP mul_42/multiply_unit/q1_reg.
DSP Report: operator mul_42/multiply_unit/mul is absorbed into DSP mul_42/multiply_unit/q1_reg.
DSP Report: operator mul_42/multiply_unit/mul is absorbed into DSP mul_42/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_42/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_42/multiply_unit/q0_reg is absorbed into DSP mul_42/multiply_unit/q2_reg.
DSP Report: register mul_42/multiply_unit/q2_reg is absorbed into DSP mul_42/multiply_unit/q2_reg.
DSP Report: register mul_42/multiply_unit/q0_reg is absorbed into DSP mul_42/multiply_unit/q2_reg.
DSP Report: register mul_42/multiply_unit/q2_reg is absorbed into DSP mul_42/multiply_unit/q2_reg.
DSP Report: register mul_42/multiply_unit/q1_reg is absorbed into DSP mul_42/multiply_unit/q2_reg.
DSP Report: operator mul_42/multiply_unit/mul is absorbed into DSP mul_42/multiply_unit/q2_reg.
DSP Report: operator mul_42/multiply_unit/mul is absorbed into DSP mul_42/multiply_unit/q2_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_C/\counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_B/\counter_reg[1] )
INFO: [Synth 8-3886] merging instance 'Buffer_45/fifo/Head_reg_rep[0]' (FDRE) to 'Buffer_45/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_45/fifo/Head_reg_rep[1]' (FDRE) to 'Buffer_45/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'Buffer_45/fifo/Head_reg_rep[2]' (FDRE) to 'Buffer_45/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'Buffer_45/fifo/Head_reg_rep[3]' (FDRE) to 'Buffer_45/fifo/Head_reg[3]'
INFO: [Synth 8-3886] merging instance 'Buffer_42/fifo/Head_reg_rep[0]' (FDRE) to 'Buffer_42/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_42/fifo/Head_reg_rep[1]' (FDRE) to 'Buffer_42/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'Buffer_42/fifo/Head_reg_rep[2]' (FDRE) to 'Buffer_42/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'Buffer_42/fifo/Head_reg_rep[3]' (FDRE) to 'Buffer_42/fifo/Head_reg[3]'
INFO: [Synth 8-3886] merging instance 'forkC_35/generateBlocks[3].regblock/reg_value_reg' (FDP) to 'forkC_35/generateBlocks[4].regblock/reg_value_reg'
INFO: [Synth 8-3886] merging instance 'forkC_34/generateBlocks[6].regblock/reg_value_reg' (FDP) to 'forkC_34/generateBlocks[7].regblock/reg_value_reg'
INFO: [Synth 8-3886] merging instance 'forkC_34/generateBlocks[7].regblock/reg_value_reg' (FDP) to 'forkC_34/generateBlocks[5].regblock/reg_value_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_C/\counter_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_B/\counter_reg[4] )
INFO: [Synth 8-3886] merging instance 'MC_C/counter1_reg[4]' (FDE) to 'MC_C/counter1_reg[3]'
INFO: [Synth 8-3886] merging instance 'MC_C/counter1_reg[3]' (FDE) to 'MC_C/counter1_reg[2]'
INFO: [Synth 8-3886] merging instance 'MC_C/counter1_reg[2]' (FDE) to 'MC_C/counter1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_C/\counter1_reg[1] )
INFO: [Synth 8-3886] merging instance 'MC_B/counter1_reg[4]' (FDE) to 'MC_B/counter1_reg[3]'
INFO: [Synth 8-3886] merging instance 'MC_B/counter1_reg[3]' (FDE) to 'MC_B/counter1_reg[2]'
INFO: [Synth 8-3886] merging instance 'MC_B/counter1_reg[2]' (FDE) to 'MC_B/counter1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_B/\counter1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_C/\counter_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_B/\counter_reg[7] )
INFO: [Synth 8-3886] merging instance 'MC_C/counter1_reg[7]' (FDE) to 'MC_C/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'MC_C/counter1_reg[1]' (FDE) to 'MC_C/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'MC_C/counter1_reg[6]' (FDE) to 'MC_C/counter1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_C/\counter1_reg[5] )
INFO: [Synth 8-3886] merging instance 'MC_B/counter1_reg[7]' (FDE) to 'MC_B/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'MC_B/counter1_reg[1]' (FDE) to 'MC_B/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'MC_B/counter1_reg[6]' (FDE) to 'MC_B/counter1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_B/\counter1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_C/\counter_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_B/\counter_reg[10] )
INFO: [Synth 8-3886] merging instance 'MC_C/counter1_reg[10]' (FDE) to 'MC_C/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'MC_C/counter1_reg[5]' (FDE) to 'MC_C/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'MC_C/counter1_reg[9]' (FDE) to 'MC_C/counter1_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_C/\counter1_reg[8] )
INFO: [Synth 8-3886] merging instance 'MC_B/counter1_reg[10]' (FDE) to 'MC_B/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'MC_B/counter1_reg[5]' (FDE) to 'MC_B/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'MC_B/counter1_reg[9]' (FDE) to 'MC_B/counter1_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_B/\counter1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_C/\counter_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_B/\counter_reg[13] )
INFO: [Synth 8-3886] merging instance 'MC_C/counter1_reg[13]' (FDE) to 'MC_C/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'MC_C/counter1_reg[8]' (FDE) to 'MC_C/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'MC_C/counter1_reg[12]' (FDE) to 'MC_C/counter1_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_C/\counter1_reg[11] )
INFO: [Synth 8-3886] merging instance 'MC_B/counter1_reg[13]' (FDE) to 'MC_B/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'MC_B/counter1_reg[8]' (FDE) to 'MC_B/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'MC_B/counter1_reg[12]' (FDE) to 'MC_B/counter1_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_B/\counter1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_C/\counter_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_B/\counter_reg[16] )
INFO: [Synth 8-3886] merging instance 'MC_C/counter1_reg[16]' (FDE) to 'MC_C/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'MC_C/counter1_reg[11]' (FDE) to 'MC_C/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'MC_C/counter1_reg[15]' (FDE) to 'MC_C/counter1_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_C/\counter1_reg[14] )
INFO: [Synth 8-3886] merging instance 'MC_B/counter1_reg[16]' (FDE) to 'MC_B/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'MC_B/counter1_reg[11]' (FDE) to 'MC_B/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'MC_B/counter1_reg[15]' (FDE) to 'MC_B/counter1_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_B/\counter1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_C/\counter_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_B/\counter_reg[19] )
INFO: [Synth 8-3886] merging instance 'MC_C/counter1_reg[19]' (FDE) to 'MC_C/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'MC_C/counter1_reg[14]' (FDE) to 'MC_C/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'MC_C/counter1_reg[18]' (FDE) to 'MC_C/counter1_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_C/\counter1_reg[17] )
INFO: [Synth 8-3886] merging instance 'MC_B/counter1_reg[19]' (FDE) to 'MC_B/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'MC_B/counter1_reg[14]' (FDE) to 'MC_B/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'MC_B/counter1_reg[18]' (FDE) to 'MC_B/counter1_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_B/\counter1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_C/\counter_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_B/\counter_reg[22] )
INFO: [Synth 8-3886] merging instance 'MC_C/counter1_reg[22]' (FDE) to 'MC_C/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'MC_C/counter1_reg[17]' (FDE) to 'MC_C/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'MC_C/counter1_reg[21]' (FDE) to 'MC_C/counter1_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_C/\counter1_reg[20] )
INFO: [Synth 8-3886] merging instance 'MC_B/counter1_reg[22]' (FDE) to 'MC_B/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'MC_B/counter1_reg[17]' (FDE) to 'MC_B/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'MC_B/counter1_reg[21]' (FDE) to 'MC_B/counter1_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_B/\counter1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_C/\counter_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_B/\counter_reg[25] )
INFO: [Synth 8-3886] merging instance 'MC_C/counter1_reg[25]' (FDE) to 'MC_C/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'MC_C/counter1_reg[20]' (FDE) to 'MC_C/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'MC_C/counter1_reg[24]' (FDE) to 'MC_C/counter1_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_C/\counter1_reg[23] )
INFO: [Synth 8-3886] merging instance 'MC_B/counter1_reg[25]' (FDE) to 'MC_B/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'MC_B/counter1_reg[20]' (FDE) to 'MC_B/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'MC_B/counter1_reg[24]' (FDE) to 'MC_B/counter1_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_B/\counter1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_C/\counter_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_B/\counter_reg[28] )
INFO: [Synth 8-3886] merging instance 'MC_C/counter1_reg[28]' (FDE) to 'MC_C/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'MC_C/counter1_reg[23]' (FDE) to 'MC_C/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'MC_C/counter1_reg[27]' (FDE) to 'MC_C/counter1_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_C/\counter1_reg[26] )
INFO: [Synth 8-3886] merging instance 'MC_B/counter1_reg[28]' (FDE) to 'MC_B/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'MC_B/counter1_reg[23]' (FDE) to 'MC_B/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'MC_B/counter1_reg[27]' (FDE) to 'MC_B/counter1_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_B/\counter1_reg[26] )
INFO: [Synth 8-3886] merging instance 'MC_C/counter1_reg[30]' (FDE) to 'MC_C/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'MC_C/counter1_reg[26]' (FDE) to 'MC_C/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'MC_C/counter1_reg[31]' (FDE) to 'MC_C/counter1_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_C/\counter1_reg[29] )
INFO: [Synth 8-3886] merging instance 'MC_B/counter1_reg[30]' (FDE) to 'MC_B/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'MC_B/counter1_reg[26]' (FDE) to 'MC_B/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'MC_B/counter1_reg[31]' (FDE) to 'MC_B/counter1_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_B/\counter1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_C/\counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_B/\counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\start_0/startBuff/tehb1/data_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'Buffer_20/fifo/Head_reg_rep[0]' (FDRE) to 'Buffer_20/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_20/fifo/Head_reg_rep[1]' (FDRE) to 'Buffer_20/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'Buffer_20/fifo/Head_reg_rep[2]' (FDRE) to 'Buffer_20/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'Buffer_20/fifo/Head_reg_rep[3]' (FDRE) to 'Buffer_20/fifo/Head_reg[3]'
INFO: [Synth 8-3886] merging instance 'phi_n83/tehb1/data_reg_reg[4]' (FDCE) to 'phi_n83/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'phi_n83/tehb1/data_reg_reg[5]' (FDCE) to 'phi_n83/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'phi_n83/tehb1/data_reg_reg[2]' (FDCE) to 'phi_n83/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'phi_n83/tehb1/data_reg_reg[3]' (FDCE) to 'phi_n83/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\phiC_11/tehb1/full_reg_reg )
INFO: [Synth 8-3886] merging instance 'forkC_31/generateBlocks[6].regblock/reg_value_reg' (FDP) to 'forkC_31/generateBlocks[5].regblock/reg_value_reg'
INFO: [Synth 8-3886] merging instance 'forkC_31/generateBlocks[5].regblock/reg_value_reg' (FDP) to 'forkC_31/generateBlocks[7].regblock/reg_value_reg'
INFO: [Synth 8-3886] merging instance 'Buffer_15/fifo/Head_reg_rep[0]' (FDRE) to 'Buffer_15/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_15/fifo/Head_reg_rep[1]' (FDRE) to 'Buffer_15/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'Buffer_15/fifo/Head_reg_rep[2]' (FDRE) to 'Buffer_15/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'Buffer_15/fifo/Head_reg_rep[3]' (FDRE) to 'Buffer_15/fifo/Head_reg[3]'
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:34]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element mul_15/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_15/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_15/multiply_unit/q1_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_15/multiply_unit/q2_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:44]
WARNING: [Synth 8-6014] Unused sequential element mul_20/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_20/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_20/multiply_unit/q1_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_20/multiply_unit/q2_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:44]
DSP Report: Generating DSP mul_15/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_15/multiply_unit/q0_reg is absorbed into DSP mul_15/multiply_unit/q0_reg.
DSP Report: register mul_15/multiply_unit/q0_reg is absorbed into DSP mul_15/multiply_unit/q0_reg.
DSP Report: register mul_15/multiply_unit/q0_reg is absorbed into DSP mul_15/multiply_unit/q0_reg.
DSP Report: operator mul_15/multiply_unit/mul is absorbed into DSP mul_15/multiply_unit/q0_reg.
DSP Report: operator mul_15/multiply_unit/mul is absorbed into DSP mul_15/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_20/multiply_unit/q0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_20/multiply_unit/q0_reg is absorbed into DSP mul_20/multiply_unit/q0_reg.
DSP Report: register mul_20/multiply_unit/q0_reg is absorbed into DSP mul_20/multiply_unit/q0_reg.
DSP Report: register mul_20/multiply_unit/q0_reg is absorbed into DSP mul_20/multiply_unit/q0_reg.
DSP Report: register mul_20/multiply_unit/q0_reg is absorbed into DSP mul_20/multiply_unit/q0_reg.
DSP Report: operator mul_20/multiply_unit/mul is absorbed into DSP mul_20/multiply_unit/q0_reg.
DSP Report: operator mul_20/multiply_unit/mul is absorbed into DSP mul_20/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_20/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register mul_20/multiply_unit/b_reg_reg is absorbed into DSP mul_20/multiply_unit/q1_reg.
DSP Report: register mul_20/multiply_unit/q1_reg is absorbed into DSP mul_20/multiply_unit/q1_reg.
DSP Report: register mul_20/multiply_unit/q1_reg is absorbed into DSP mul_20/multiply_unit/q1_reg.
DSP Report: register mul_20/multiply_unit/q1_reg is absorbed into DSP mul_20/multiply_unit/q1_reg.
DSP Report: register mul_20/multiply_unit/q0_reg is absorbed into DSP mul_20/multiply_unit/q1_reg.
DSP Report: operator mul_20/multiply_unit/mul is absorbed into DSP mul_20/multiply_unit/q1_reg.
DSP Report: operator mul_20/multiply_unit/mul is absorbed into DSP mul_20/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_15/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register mul_15/multiply_unit/b_reg_reg is absorbed into DSP mul_15/multiply_unit/q1_reg.
DSP Report: register mul_15/multiply_unit/q1_reg is absorbed into DSP mul_15/multiply_unit/q1_reg.
DSP Report: register mul_15/multiply_unit/q1_reg is absorbed into DSP mul_15/multiply_unit/q1_reg.
DSP Report: register mul_15/multiply_unit/q0_reg is absorbed into DSP mul_15/multiply_unit/q1_reg.
DSP Report: operator mul_15/multiply_unit/mul is absorbed into DSP mul_15/multiply_unit/q1_reg.
DSP Report: operator mul_15/multiply_unit/mul is absorbed into DSP mul_15/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_15/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_15/multiply_unit/a_reg_reg is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: register mul_15/multiply_unit/q0_reg is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: register mul_15/multiply_unit/q2_reg is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: register mul_15/multiply_unit/q0_reg is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: register mul_15/multiply_unit/q2_reg is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: register mul_15/multiply_unit/q1_reg is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: operator mul_15/multiply_unit/mul is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: operator mul_15/multiply_unit/mul is absorbed into DSP mul_15/multiply_unit/q2_reg.
DSP Report: Generating DSP mul_20/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_20/multiply_unit/a_reg_reg is absorbed into DSP mul_20/multiply_unit/q2_reg.
DSP Report: register mul_20/multiply_unit/q0_reg is absorbed into DSP mul_20/multiply_unit/q2_reg.
DSP Report: register mul_20/multiply_unit/q2_reg is absorbed into DSP mul_20/multiply_unit/q2_reg.
DSP Report: register mul_20/multiply_unit/q0_reg is absorbed into DSP mul_20/multiply_unit/q2_reg.
DSP Report: register mul_20/multiply_unit/q2_reg is absorbed into DSP mul_20/multiply_unit/q2_reg.
DSP Report: register mul_20/multiply_unit/q1_reg is absorbed into DSP mul_20/multiply_unit/q2_reg.
DSP Report: operator mul_20/multiply_unit/mul is absorbed into DSP mul_20/multiply_unit/q2_reg.
DSP Report: operator mul_20/multiply_unit/mul is absorbed into DSP mul_20/multiply_unit/q2_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:56 . Memory (MB): peak = 2426.254 ; gain = 648.047 ; free physical = 25133 ; free virtual = 216139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+-----------------+---------------------------+-----------+----------------------+-------------+
|Module Name      | RTL Object                | Inference | Size (Depth x Width) | Primitives  | 
+-----------------+---------------------------+-----------+----------------------+-------------+
|Buffer_45        | fifo/Memory_reg           | Implied   | 16 x 32              | RAM32M x 6	 | 
|Buffer_43        | fifo/Memory_reg           | Implied   | 8 x 32               | RAM32M x 6	 | 
|Buffer_42        | fifo/Memory_reg           | Implied   | 16 x 32              | RAM32M x 6	 | 
|Buffer_35        | fifo/Memory_reg           | Implied   | 4 x 32               | RAM32M x 6	 | 
|Buffer_33        | fifo/Memory_reg           | Implied   | 2 x 32               | RAM32M x 6	 | 
|Buffer_29        | fifo/Memory_reg           | Implied   | 2 x 32               | RAM32M x 6	 | 
|Buffer_20        | fifo/Memory_reg           | Implied   | 16 x 32              | RAM32M x 6	 | 
|Buffer_15        | fifo/Memory_reg           | Implied   | 16 x 32              | RAM32M x 6	 | 
|Buffer_4         | fifo/Memory_reg           | Implied   | 8 x 32               | RAM32M x 6	 | 
|Buffer_48        | fifo/Memory_reg           | Implied   | 2 x 32               | RAM32M x 6	 | 
|kernel_2mm__GCB2 | Buffer_10/fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
+-----------------+---------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+-----------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|kernel_2mm__GCB0 | (A2*B2)'             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|kernel_2mm__GCB0 | (PCIN>>17)+(A2*B)'   | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|kernel_2mm__GCB0 | (PCIN+(A''*B2)')'    | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|kernel_2mm__GCB0 | (A2*B2)'             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|kernel_2mm__GCB0 | (PCIN>>17)+(A2*B)'   | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|kernel_2mm__GCB0 | (PCIN+(A''*B2)')'    | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|kernel_2mm__GCB2 | (A2*B2)'             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|kernel_2mm__GCB2 | (A''*B2)'            | 18     | 18     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 0    | 
|kernel_2mm__GCB2 | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|kernel_2mm__GCB2 | (PCIN>>17)+(A2*B2)'  | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|kernel_2mm__GCB2 | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|kernel_2mm__GCB2 | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+-----------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_tmp__GB0 |           1|     15428|
|2     |LOAD_QUEUE_LSQ_tmp__GB1 |           1|     27214|
|3     |LOAD_QUEUE_LSQ_tmp__GB2 |           1|      9820|
|4     |LOAD_QUEUE_LSQ_tmp__GB3 |           1|     17991|
|5     |LSQ_tmp__GC0            |           1|      5533|
|6     |kernel_2mm__GCB0        |           1|      6805|
|7     |kernel_2mm__GCB1        |           1|      6492|
|8     |kernel_2mm__GCB2        |           1|      3820|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:02:11 . Memory (MB): peak = 2426.254 ; gain = 648.047 ; free physical = 24206 ; free virtual = 215354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_0/phi_n86/tehb1/data_reg_reg[4]' (FDCE) to 'i_0/phi_n86/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/phi_n86/tehb1/data_reg_reg[5]' (FDCE) to 'i_0/phi_n86/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/phi_n86/tehb1/data_reg_reg[2]' (FDCE) to 'i_0/phi_n86/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/phi_n86/tehb1/data_reg_reg[3]' (FDCE) to 'i_0/phi_n86/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_36/tehb1/data_reg_reg[4]' (FDCE) to 'i_0/Buffer_36/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_36/tehb1/data_reg_reg[5]' (FDCE) to 'i_0/Buffer_36/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_36/tehb1/data_reg_reg[2]' (FDCE) to 'i_0/Buffer_36/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_36/tehb1/data_reg_reg[3]' (FDCE) to 'i_0/Buffer_36/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_36/oehb1/data_reg_reg[4]' (FDCE) to 'i_0/Buffer_36/oehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_36/oehb1/data_reg_reg[5]' (FDCE) to 'i_0/Buffer_36/oehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_36/oehb1/data_reg_reg[2]' (FDCE) to 'i_0/Buffer_36/oehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/Buffer_36/oehb1/data_reg_reg[3]' (FDCE) to 'i_0/Buffer_36/oehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_1/forkC_32/generateBlocks[4].regblock/reg_value_reg' (FDP) to 'i_1/forkC_32/generateBlocks[3].regblock/reg_value_reg'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:32 ; elapsed = 00:03:21 . Memory (MB): peak = 2530.758 ; gain = 752.551 ; free physical = 22314 ; free virtual = 213515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+-----------------+---------------------------+-----------+----------------------+-------------+
|Module Name      | RTL Object                | Inference | Size (Depth x Width) | Primitives  | 
+-----------------+---------------------------+-----------+----------------------+-------------+
|kernel_2mm__GCB2 | Buffer_10/fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
|Buffer_15        | fifo/Memory_reg           | Implied   | 16 x 32              | RAM32M x 6	 | 
|Buffer_4         | fifo/Memory_reg           | Implied   | 8 x 32               | RAM32M x 6	 | 
|Buffer_45        | fifo/Memory_reg           | Implied   | 16 x 32              | RAM32M x 6	 | 
|Buffer_43        | fifo/Memory_reg           | Implied   | 8 x 32               | RAM32M x 6	 | 
|Buffer_42        | fifo/Memory_reg           | Implied   | 16 x 32              | RAM32M x 6	 | 
|Buffer_35        | fifo/Memory_reg           | Implied   | 4 x 32               | RAM32M x 6	 | 
|Buffer_33        | fifo/Memory_reg           | Implied   | 2 x 32               | RAM32M x 6	 | 
|Buffer_29        | fifo/Memory_reg           | Implied   | 2 x 32               | RAM32M x 6	 | 
|Buffer_20        | fifo/Memory_reg           | Implied   | 16 x 32              | RAM32M x 6	 | 
|Buffer_48        | fifo/Memory_reg           | Implied   | 2 x 32               | RAM32M x 6	 | 
+-----------------+---------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_tmp__GB1 |           1|     27214|
|2     |kernel_2mm__GCB2        |           1|      3820|
|3     |kernel_2mm_GT0          |           1|     50516|
|4     |kernel_2mm_GT1          |           1|     10722|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:41 ; elapsed = 00:03:49 . Memory (MB): peak = 2542.668 ; gain = 764.461 ; free physical = 17942 ; free virtual = 209316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_tmp__GB1 |           1|      9516|
|2     |kernel_2mm__GCB2        |           1|      2091|
|3     |kernel_2mm_GT0          |           1|     15888|
|4     |kernel_2mm_GT1          |           1|      5898|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:51 ; elapsed = 00:03:59 . Memory (MB): peak = 2548.219 ; gain = 770.012 ; free physical = 16102 ; free virtual = 207499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:51 ; elapsed = 00:03:59 . Memory (MB): peak = 2548.219 ; gain = 770.012 ; free physical = 16111 ; free virtual = 207508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:55 ; elapsed = 00:04:03 . Memory (MB): peak = 2548.219 ; gain = 770.012 ; free physical = 15744 ; free virtual = 207138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:55 ; elapsed = 00:04:03 . Memory (MB): peak = 2548.219 ; gain = 770.012 ; free physical = 15741 ; free virtual = 207135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:57 ; elapsed = 00:04:06 . Memory (MB): peak = 2548.219 ; gain = 770.012 ; free physical = 15627 ; free virtual = 207020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:58 ; elapsed = 00:04:06 . Memory (MB): peak = 2548.219 ; gain = 770.012 ; free physical = 15634 ; free virtual = 207027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |  1224|
|2     |DSP48E1_2 |     1|
|3     |DSP48E1_4 |     4|
|4     |DSP48E1_5 |     3|
|5     |DSP48E1_6 |     1|
|6     |DSP48E1_7 |     3|
|7     |LUT1      |    71|
|8     |LUT2      |  1250|
|9     |LUT3      |  1539|
|10    |LUT4      |  6563|
|11    |LUT5      |  6285|
|12    |LUT6      |  8456|
|13    |MUXF7     |  1216|
|14    |MUXF8     |    38|
|15    |RAM32M    |    41|
|16    |FDCE      |  2598|
|17    |FDPE      |   177|
|18    |FDRE      |  3995|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------+----------------------------------------+------+
|      |Instance                         |Module                                  |Cells |
+------+---------------------------------+----------------------------------------+------+
|1     |top                              |                                        | 33465|
|2     |  Buffer_1                       |elasticBuffer__parameterized1           |    99|
|3     |    oehb1                        |OEHB_505                                |    33|
|4     |    tehb1                        |TEHB_506                                |    66|
|5     |  Buffer_10                      |transpFIFO__parameterized0              |    57|
|6     |    fifo                         |elasticFifoInner__parameterized0        |    57|
|7     |  Buffer_11                      |elasticBuffer__parameterized2           |    27|
|8     |    oehb1                        |OEHB__parameterized0_503                |    21|
|9     |    tehb1                        |TEHB__parameterized0_504                |     6|
|10    |  Buffer_12                      |elasticBuffer__parameterized2_0         |     4|
|11    |    oehb1                        |OEHB__parameterized0_501                |     1|
|12    |    tehb1                        |TEHB__parameterized0_502                |     3|
|13    |  Buffer_13                      |elasticBuffer__parameterized1_1         |   166|
|14    |    oehb1                        |OEHB_499                                |    65|
|15    |    tehb1                        |TEHB_500                                |   101|
|16    |  Buffer_14                      |elasticBuffer__parameterized1_2         |   100|
|17    |    oehb1                        |OEHB_497                                |    33|
|18    |    tehb1                        |TEHB_498                                |    67|
|19    |  Buffer_15                      |transpFIFO__parameterized1              |    41|
|20    |    fifo                         |elasticFifoInner__parameterized1_496    |    41|
|21    |  Buffer_16                      |TEHB                                    |    67|
|22    |  Buffer_17                      |elasticBuffer__parameterized1_3         |   130|
|23    |    oehb1                        |OEHB_494                                |    65|
|24    |    tehb1                        |TEHB_495                                |    65|
|25    |  Buffer_18                      |elasticBuffer__parameterized1_4         |   102|
|26    |    oehb1                        |OEHB_492                                |    35|
|27    |    tehb1                        |TEHB_493                                |    67|
|28    |  Buffer_19                      |elasticBuffer__parameterized2_5         |     2|
|29    |    oehb1                        |OEHB__parameterized0_490                |     1|
|30    |    tehb1                        |TEHB__parameterized0_491                |     1|
|31    |  Buffer_2                       |elasticBuffer__parameterized1_6         |   235|
|32    |    oehb1                        |OEHB_488                                |    42|
|33    |    tehb1                        |TEHB_489                                |    97|
|34    |  Buffer_20                      |transpFIFO__parameterized1_7            |    31|
|35    |    fifo                         |elasticFifoInner__parameterized1_487    |    31|
|36    |  Buffer_21                      |elasticBuffer__parameterized1_8         |   100|
|37    |    oehb1                        |OEHB_485                                |    35|
|38    |    tehb1                        |TEHB_486                                |    65|
|39    |  Buffer_22                      |elasticBuffer__parameterized1_9         |    13|
|40    |    oehb1                        |OEHB_483                                |     7|
|41    |    tehb1                        |TEHB_484                                |     6|
|42    |  Buffer_23                      |elasticBuffer__parameterized2_10        |     4|
|43    |    oehb1                        |OEHB__parameterized0_481                |     3|
|44    |    tehb1                        |TEHB__parameterized0_482                |     1|
|45    |  Buffer_24                      |TEHB_11                                 |     8|
|46    |  Buffer_25                      |elasticBuffer__parameterized1_12        |    99|
|47    |    oehb1                        |OEHB_479                                |    33|
|48    |    tehb1                        |TEHB_480                                |    66|
|49    |  Buffer_26                      |elasticBuffer__parameterized1_13        |   130|
|50    |    oehb1                        |OEHB_477                                |    65|
|51    |    tehb1                        |TEHB_478                                |    65|
|52    |  Buffer_27                      |elasticBuffer__parameterized2_14        |     4|
|53    |    oehb1                        |OEHB__parameterized0_475                |     1|
|54    |    tehb1                        |TEHB__parameterized0_476                |     3|
|55    |  Buffer_28                      |elasticBuffer__parameterized1_15        |   174|
|56    |    oehb1                        |OEHB_473                                |   108|
|57    |    tehb1                        |TEHB_474                                |    66|
|58    |  Buffer_29                      |transpFIFO__parameterized2              |    80|
|59    |    fifo                         |elasticFifoInner__parameterized2_472    |    80|
|60    |  Buffer_3                       |elasticBuffer__parameterized2_16        |     3|
|61    |    oehb1                        |OEHB__parameterized0_470                |     2|
|62    |    tehb1                        |TEHB__parameterized0_471                |     1|
|63    |  Buffer_30                      |elasticBuffer__parameterized1_17        |   142|
|64    |    oehb1                        |OEHB_468                                |    77|
|65    |    tehb1                        |TEHB_469                                |    65|
|66    |  Buffer_31                      |elasticBuffer__parameterized1_18        |   244|
|67    |    oehb1                        |OEHB_466                                |   181|
|68    |    tehb1                        |TEHB_467                                |    63|
|69    |  Buffer_32                      |elasticBuffer__parameterized2_19        |     5|
|70    |    oehb1                        |OEHB__parameterized0_464                |     2|
|71    |    tehb1                        |TEHB__parameterized0_465                |     3|
|72    |  Buffer_33                      |transpFIFO__parameterized2_20           |    49|
|73    |    fifo                         |elasticFifoInner__parameterized2_463    |    49|
|74    |  Buffer_34                      |elasticBuffer__parameterized1_21        |   103|
|75    |    oehb1                        |OEHB_461                                |    35|
|76    |    tehb1                        |TEHB_462                                |    68|
|77    |  Buffer_35                      |transpFIFO__parameterized3              |    54|
|78    |    fifo                         |elasticFifoInner__parameterized3        |    54|
|79    |  Buffer_36                      |elasticBuffer__parameterized1_22        |   114|
|80    |    oehb1                        |OEHB_459                                |   107|
|81    |    tehb1                        |TEHB_460                                |     7|
|82    |  Buffer_37                      |elasticBuffer__parameterized1_23        |   100|
|83    |    oehb1                        |OEHB_457                                |    35|
|84    |    tehb1                        |TEHB_458                                |    65|
|85    |  Buffer_38                      |elasticBuffer__parameterized1_24        |   126|
|86    |    oehb1                        |OEHB_455                                |    63|
|87    |    tehb1                        |TEHB_456                                |    63|
|88    |  Buffer_39                      |elasticBuffer__parameterized1_25        |   130|
|89    |    oehb1                        |OEHB_453                                |    65|
|90    |    tehb1                        |TEHB_454                                |    65|
|91    |  Buffer_4                       |transpFIFO                              |    91|
|92    |    fifo                         |elasticFifoInner                        |    91|
|93    |  Buffer_40                      |elasticBuffer__parameterized2_26        |     2|
|94    |    oehb1                        |OEHB__parameterized0_451                |     1|
|95    |    tehb1                        |TEHB__parameterized0_452                |     1|
|96    |  Buffer_41                      |elasticBuffer__parameterized1_27        |    14|
|97    |    oehb1                        |OEHB_449                                |     9|
|98    |    tehb1                        |TEHB_450                                |     5|
|99    |  Buffer_42                      |transpFIFO__parameterized1_28           |    41|
|100   |    fifo                         |elasticFifoInner__parameterized1_448    |    41|
|101   |  Buffer_43                      |transpFIFO__parameterized4              |    21|
|102   |    fifo                         |elasticFifoInner__parameterized4        |    21|
|103   |  Buffer_44                      |elasticBuffer__parameterized2_29        |     4|
|104   |    oehb1                        |OEHB__parameterized0_446                |     3|
|105   |    tehb1                        |TEHB__parameterized0_447                |     1|
|106   |  Buffer_45                      |transpFIFO__parameterized1_30           |    68|
|107   |    fifo                         |elasticFifoInner__parameterized1        |    68|
|108   |  Buffer_46                      |TEHB_31                                 |     5|
|109   |  Buffer_47                      |TEHB_32                                 |     4|
|110   |  Buffer_48                      |transpFIFO__parameterized2_33           |    12|
|111   |    fifo                         |elasticFifoInner__parameterized2        |    12|
|112   |  Buffer_5                       |elasticBuffer__parameterized1_34        |   110|
|113   |    oehb1                        |OEHB_444                                |   105|
|114   |    tehb1                        |TEHB_445                                |     5|
|115   |  Buffer_6                       |elasticBuffer__parameterized1_35        |   130|
|116   |    oehb1                        |OEHB_442                                |    65|
|117   |    tehb1                        |TEHB_443                                |    65|
|118   |  Buffer_7                       |elasticBuffer__parameterized1_36        |    96|
|119   |    oehb1                        |OEHB_440                                |    33|
|120   |    tehb1                        |TEHB_441                                |    63|
|121   |  Buffer_8                       |elasticBuffer__parameterized2_37        |     2|
|122   |    oehb1                        |OEHB__parameterized0_438                |     1|
|123   |    tehb1                        |TEHB__parameterized0_439                |     1|
|124   |  Buffer_9                       |elasticBuffer__parameterized1_38        |    98|
|125   |    oehb1                        |OEHB_436                                |    33|
|126   |    tehb1                        |TEHB_437                                |    65|
|127   |  MC_A                           |MemCont__parameterized0                 |   209|
|128   |    read_arbiter                 |read_memory_arbiter__parameterized0_434 |    98|
|129   |      data                       |read_data_signals__parameterized0_435   |    98|
|130   |  MC_B                           |MemCont__parameterized0_39              |    67|
|131   |    read_arbiter                 |read_memory_arbiter__parameterized0_432 |    67|
|132   |      data                       |read_data_signals__parameterized0_433   |    67|
|133   |  MC_C                           |MemCont__parameterized0_40              |    67|
|134   |    read_arbiter                 |read_memory_arbiter__parameterized0_430 |    67|
|135   |      data                       |read_data_signals__parameterized0_431   |    67|
|136   |  MC_D                           |MemCont__parameterized0_41              |   177|
|137   |    read_arbiter                 |read_memory_arbiter__parameterized0     |    66|
|138   |      data                       |read_data_signals__parameterized0       |    66|
|139   |  MC_tmp                         |MemCont                                 |   241|
|140   |    read_arbiter                 |read_memory_arbiter                     |   132|
|141   |      data                       |read_data_signals                       |   132|
|142   |  add_21                         |add_op                                  |    42|
|143   |    join_write_temp              |join__parameterized0_428                |     2|
|144   |      allPValidAndGate           |andN_429                                |     1|
|145   |  add_22                         |add_op_42                               |    25|
|146   |    join_write_temp              |join__parameterized0_426                |     1|
|147   |      allPValidAndGate           |andN_427                                |     1|
|148   |  add_28                         |add_op_43                               |    27|
|149   |    join_write_temp              |join__parameterized0_424                |     1|
|150   |      allPValidAndGate           |andN_425                                |     1|
|151   |  add_31                         |add_op_44                               |    26|
|152   |    join_write_temp              |join__parameterized0_422                |     3|
|153   |      allPValidAndGate           |andN_423                                |     1|
|154   |  add_55                         |add_op_45                               |    41|
|155   |    join_write_temp              |join__parameterized0_420                |     1|
|156   |      allPValidAndGate           |andN_421                                |     1|
|157   |  add_56                         |add_op_46                               |    30|
|158   |    join_write_temp              |join__parameterized0_418                |     1|
|159   |      allPValidAndGate           |andN_419                                |     1|
|160   |  add_62                         |add_op_47                               |    28|
|161   |    join_write_temp              |join__parameterized0_416                |     1|
|162   |      allPValidAndGate           |andN_417                                |     1|
|163   |  add_65                         |add_op_48                               |    32|
|164   |    join_write_temp              |join__parameterized0_414                |     1|
|165   |      allPValidAndGate           |andN_415                                |     1|
|166   |  alpha                          |start_node                              |   171|
|167   |    startBuff                    |elasticBuffer_411                       |   167|
|168   |      oehb1                      |OEHB_412                                |    98|
|169   |      tehb1                      |TEHB_413                                |    69|
|170   |  beta                           |start_node_49                           |   139|
|171   |    startBuff                    |elasticBuffer                           |   135|
|172   |      oehb1                      |OEHB                                    |    67|
|173   |      tehb1                      |TEHB_410                                |    68|
|174   |  branch_14                      |branch__parameterized0                  |     2|
|175   |    br                           |branchSimple                            |     1|
|176   |    j                            |join_409                                |     1|
|177   |  branch_15                      |branch__parameterized0_50               |     1|
|178   |    j                            |join_408                                |     1|
|179   |  branch_19                      |branch__parameterized0_51               |     1|
|180   |    j                            |\join                                   |     1|
|181   |  c_LSQ_tmp                      |LSQ_tmp                                 | 24342|
|182   |    LOAD_PORT_LSQ_tmp            |LOAD_PORT_LSQ_tmp                       |    16|
|183   |    STORE_ADDR_PORT_LSQ_tmp      |STORE_DATA_PORT_LSQ_tmp                 |    17|
|184   |    STORE_DATA_PORT_LSQ_tmp      |STORE_DATA_PORT_LSQ_tmp_407             |    14|
|185   |    loadQ                        |LOAD_QUEUE_LSQ_tmp                      | 12741|
|186   |    storeQ                       |STORE_QUEUE_LSQ_tmp                     | 11554|
|187   |  forkC_18                       |\fork                                   |    69|
|188   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_400             |    34|
|189   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_401             |     2|
|190   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_402             |     4|
|191   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_403             |     2|
|192   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_404             |    19|
|193   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_405             |     5|
|194   |    \generateBlocks[6].regblock  |eagerFork_RegisterBLock_406             |     3|
|195   |  forkC_30                       |fork__parameterized2                    |     8|
|196   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_395             |     2|
|197   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_396             |     2|
|198   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_397             |     1|
|199   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_398             |     2|
|200   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_399             |     1|
|201   |  forkC_31                       |fork__parameterized6                    |    26|
|202   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_389             |     7|
|203   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_390             |     5|
|204   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_391             |     4|
|205   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_392             |     3|
|206   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_393             |     3|
|207   |    \generateBlocks[7].regblock  |eagerFork_RegisterBLock_394             |     4|
|208   |  forkC_32                       |fork__parameterized2_52                 |    12|
|209   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_386             |     5|
|210   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_387             |     4|
|211   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_388             |     3|
|212   |  forkC_33                       |fork__parameterized2_53                 |    20|
|213   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_381             |    10|
|214   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_382             |     2|
|215   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_383             |     2|
|216   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_384             |     3|
|217   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_385             |     3|
|218   |  forkC_34                       |fork__parameterized6_54                 |    25|
|219   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_375             |     2|
|220   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_376             |     4|
|221   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_377             |     2|
|222   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_378             |    11|
|223   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_379             |     3|
|224   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_380             |     3|
|225   |  forkC_35                       |fork__parameterized2_55                 |    22|
|226   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_372             |    10|
|227   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_373             |     5|
|228   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_374             |     7|
|229   |  forkC_43                       |fork__parameterized4                    |     6|
|230   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_370             |     3|
|231   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_371             |     3|
|232   |  forkC_44                       |fork__parameterized4_56                 |     8|
|233   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_368             |     5|
|234   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_369             |     3|
|235   |  forkC_45                       |fork__parameterized4_57                 |     5|
|236   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_366             |     3|
|237   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_367             |     2|
|238   |  forkC_46                       |fork__parameterized4_58                 |     8|
|239   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_364             |     4|
|240   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_365             |     4|
|241   |  forkC_47                       |fork__parameterized4_59                 |     5|
|242   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_362             |     3|
|243   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_363             |     2|
|244   |  forkC_48                       |fork__parameterized4_60                 |     7|
|245   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_360             |     3|
|246   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_361             |     4|
|247   |  forkC_49                       |fork__parameterized4_61                 |     6|
|248   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_358             |     3|
|249   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_359             |     3|
|250   |  fork_0                         |fork__parameterized1                    |     9|
|251   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_356             |     5|
|252   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_357             |     4|
|253   |  fork_1                         |fork__parameterized5                    |    21|
|254   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_352             |     5|
|255   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_353             |     6|
|256   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_354             |     4|
|257   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_355             |     6|
|258   |  fork_10                        |fork__parameterized5_62                 |    15|
|259   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_348             |     2|
|260   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_349             |     1|
|261   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_350             |     9|
|262   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_351             |     3|
|263   |  fork_11                        |fork__parameterized3                    |    10|
|264   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_345             |     4|
|265   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_346             |     4|
|266   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_347             |     2|
|267   |  fork_12                        |fork__parameterized3_63                 |     8|
|268   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_342             |     2|
|269   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_343             |     3|
|270   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_344             |     3|
|271   |  fork_13                        |fork__parameterized7                    |    21|
|272   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_334             |     1|
|273   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_335             |     4|
|274   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_336             |     2|
|275   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_337             |     3|
|276   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_338             |     2|
|277   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_339             |     2|
|278   |    \generateBlocks[6].regblock  |eagerFork_RegisterBLock_340             |     2|
|279   |    \generateBlocks[7].regblock  |eagerFork_RegisterBLock_341             |     5|
|280   |  fork_14                        |fork__parameterized1_64                 |    11|
|281   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_332             |    10|
|282   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_333             |     1|
|283   |  fork_15                        |fork__parameterized9                    |    47|
|284   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_325             |     2|
|285   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_326             |    25|
|286   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_327             |     2|
|287   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_328             |     4|
|288   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_329             |    10|
|289   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_330             |     2|
|290   |    \generateBlocks[6].regblock  |eagerFork_RegisterBLock_331             |     2|
|291   |  fork_16                        |fork__parameterized1_65                 |     6|
|292   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_323             |     2|
|293   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_324             |     4|
|294   |  fork_17                        |fork__parameterized0                    |    36|
|295   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_317             |     2|
|296   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_318             |    15|
|297   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_319             |     1|
|298   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_320             |     7|
|299   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_321             |     2|
|300   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_322             |     9|
|301   |  fork_19                        |fork__parameterized1_66                 |     6|
|302   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_315             |     3|
|303   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_316             |     3|
|304   |  fork_2                         |fork__parameterized3_67                 |    11|
|305   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_312             |     6|
|306   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_313             |     3|
|307   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_314             |     2|
|308   |  fork_20                        |fork__parameterized1_68                 |     5|
|309   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_310             |     2|
|310   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_311             |     3|
|311   |  fork_21                        |fork__parameterized1_69                 |    10|
|312   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_308             |     2|
|313   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_309             |     8|
|314   |  fork_22                        |fork__parameterized1_70                 |     2|
|315   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_306             |     1|
|316   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_307             |     1|
|317   |  fork_23                        |fork__parameterized1_71                 |    11|
|318   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_304             |     3|
|319   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_305             |     8|
|320   |  fork_24                        |fork__parameterized5_72                 |     8|
|321   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_300             |     1|
|322   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_301             |     3|
|323   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_302             |     2|
|324   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_303             |     2|
|325   |  fork_25                        |fork__parameterized1_73                 |     7|
|326   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_298             |     5|
|327   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_299             |     2|
|328   |  fork_26                        |fork__parameterized1_74                 |     7|
|329   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_296             |     5|
|330   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_297             |     2|
|331   |  fork_27                        |fork__parameterized5_75                 |    44|
|332   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_292             |     3|
|333   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_293             |     1|
|334   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_294             |     3|
|335   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_295             |    37|
|336   |  fork_28                        |fork__parameterized1_76                 |     2|
|337   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_290             |     1|
|338   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_291             |     1|
|339   |  fork_29                        |fork__parameterized1_77                 |     2|
|340   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_288             |     1|
|341   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_289             |     1|
|342   |  fork_3                         |fork__parameterized1_78                 |     4|
|343   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_286             |     2|
|344   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_287             |     2|
|345   |  fork_36                        |fork__parameterized3_79                 |    12|
|346   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_283             |     6|
|347   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_284             |     5|
|348   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_285             |     1|
|349   |  fork_37                        |fork__parameterized0_80                 |    20|
|350   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_277             |     2|
|351   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_278             |     2|
|352   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_279             |     2|
|353   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_280             |     2|
|354   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_281             |     2|
|355   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_282             |    10|
|356   |  fork_38                        |fork__parameterized5_81                 |    11|
|357   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_273             |     2|
|358   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_274             |     5|
|359   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_275             |     2|
|360   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_276             |     2|
|361   |  fork_39                        |fork__parameterized0_82                 |    29|
|362   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_267             |     1|
|363   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_268             |     4|
|364   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_269             |    12|
|365   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_270             |     4|
|366   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_271             |     4|
|367   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_272             |     4|
|368   |  fork_4                         |fork__parameterized7_83                 |    40|
|369   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_259             |     3|
|370   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_260             |    12|
|371   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_261             |     3|
|372   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_262             |     5|
|373   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_263             |     3|
|374   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_264             |     6|
|375   |    \generateBlocks[6].regblock  |eagerFork_RegisterBLock_265             |     4|
|376   |    \generateBlocks[7].regblock  |eagerFork_RegisterBLock_266             |     4|
|377   |  fork_40                        |fork__parameterized3_84                 |     4|
|378   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_256             |     1|
|379   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_257             |     1|
|380   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_258             |     2|
|381   |  fork_41                        |fork__parameterized5_85                 |     5|
|382   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_252             |     1|
|383   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_253             |     1|
|384   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_254             |     1|
|385   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_255             |     2|
|386   |  fork_42                        |fork__parameterized8                    |    13|
|387   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_247             |     3|
|388   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_248             |     2|
|389   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_249             |     3|
|390   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_250             |     2|
|391   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_251             |     3|
|392   |  fork_5                         |fork__parameterized1_86                 |    10|
|393   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_245             |     6|
|394   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_246             |     4|
|395   |  fork_6                         |fork__parameterized0_87                 |    22|
|396   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_239             |     3|
|397   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_240             |     4|
|398   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_241             |     6|
|399   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_242             |     6|
|400   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_243             |     2|
|401   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_244             |     1|
|402   |  fork_7                         |fork__parameterized1_88                 |    10|
|403   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_237             |     9|
|404   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_238             |     1|
|405   |  fork_8                         |fork__parameterized8_89                 |    30|
|406   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_232             |     5|
|407   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_233             |     8|
|408   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_234             |     6|
|409   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_235             |     7|
|410   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_236             |     4|
|411   |  fork_9                         |fork__parameterized1_90                 |    17|
|412   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock                 |     5|
|413   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_231             |    12|
|414   |  getelementptr_27               |getelementptr_op                        |     1|
|415   |    join_write_temp              |join__parameterized0_230                |     1|
|416   |  getelementptr_48               |getelementptr_op_91                     |     1|
|417   |    join_write_temp              |join__parameterized0_229                |     1|
|418   |  icmp_23                        |icmp_ult_op                             |     8|
|419   |    join_write_temp              |join__parameterized0_227                |     1|
|420   |      allPValidAndGate           |andN_228                                |     1|
|421   |  icmp_29                        |icmp_ult_op_92                          |     8|
|422   |    join_write_temp              |join__parameterized0_225                |     1|
|423   |      allPValidAndGate           |andN_226                                |     1|
|424   |  icmp_32                        |icmp_ult_op_93                          |     8|
|425   |    join_write_temp              |join__parameterized0_223                |     1|
|426   |      allPValidAndGate           |andN_224                                |     1|
|427   |  icmp_57                        |icmp_ult_op_94                          |     7|
|428   |    join_write_temp              |join__parameterized0_221                |     1|
|429   |      allPValidAndGate           |andN_222                                |     1|
|430   |  icmp_63                        |icmp_ult_op_95                          |     7|
|431   |    join_write_temp              |join__parameterized0_219                |     1|
|432   |      allPValidAndGate           |andN_220                                |     1|
|433   |  icmp_66                        |icmp_ult_op_96                          |     8|
|434   |    join_write_temp              |join__parameterized0_217                |     1|
|435   |      allPValidAndGate           |andN_218                                |     1|
|436   |  load_14                        |mc_load_op                              |   104|
|437   |    Buffer_1                     |TEHB_215                                |    70|
|438   |    Buffer_2                     |TEHB_216                                |    34|
|439   |  load_19                        |mc_load_op_97                           |   137|
|440   |    Buffer_1                     |TEHB_213                                |    68|
|441   |    Buffer_2                     |TEHB_214                                |    69|
|442   |  load_41                        |mc_load_op_98                           |   108|
|443   |    Buffer_1                     |TEHB_211                                |    71|
|444   |    Buffer_2                     |TEHB_212                                |    37|
|445   |  load_53                        |mc_load_op_99                           |   134|
|446   |    Buffer_1                     |TEHB_209                                |    97|
|447   |    Buffer_2                     |TEHB_210                                |    37|
|448   |  load_7                         |mc_load_op_100                          |   111|
|449   |    Buffer_1                     |TEHB_207                                |    70|
|450   |    Buffer_2                     |TEHB_208                                |    41|
|451   |  mul_15                         |mul_op                                  |    28|
|452   |    buff                         |delay_buffer_202                        |     6|
|453   |    \join                        |join__parameterized0_203                |     1|
|454   |      allPValidAndGate           |andN_206                                |     1|
|455   |    multiply_unit                |mul_4_stage_204                         |    20|
|456   |    oehb                         |OEHB__parameterized0_205                |     1|
|457   |  mul_20                         |mul_op_101                              |    45|
|458   |    buff                         |delay_buffer_197                        |     6|
|459   |    \join                        |join__parameterized0_198                |     1|
|460   |      allPValidAndGate           |andN_201                                |     1|
|461   |    multiply_unit                |mul_4_stage_199                         |    37|
|462   |    oehb                         |OEHB__parameterized0_200                |     1|
|463   |  mul_42                         |mul_op_102                              |    46|
|464   |    buff                         |delay_buffer_192                        |     6|
|465   |    \join                        |join__parameterized0_193                |     2|
|466   |      allPValidAndGate           |andN_196                                |     1|
|467   |    multiply_unit                |mul_4_stage_194                         |    37|
|468   |    oehb                         |OEHB__parameterized0_195                |     1|
|469   |  mul_54                         |mul_op_103                              |    47|
|470   |    buff                         |delay_buffer                            |     6|
|471   |    \join                        |join__parameterized0_189                |     3|
|472   |      allPValidAndGate           |andN_191                                |     1|
|473   |    multiply_unit                |mul_4_stage                             |    37|
|474   |    oehb                         |OEHB__parameterized0_190                |     1|
|475   |  phiC_0                         |merge                                   |     1|
|476   |    tehb1                        |TEHB__parameterized0_188                |     1|
|477   |  phiC_1                         |merge_104                               |     1|
|478   |    tehb1                        |TEHB__parameterized0_187                |     1|
|479   |  phiC_10                        |merge__parameterized1                   |     2|
|480   |    tehb1                        |TEHB__parameterized0_186                |     2|
|481   |  phiC_2                         |merge_105                               |     1|
|482   |    tehb1                        |TEHB__parameterized0_185                |     1|
|483   |  phiC_27                        |mux__parameterized0                     |     2|
|484   |    tehb1                        |TEHB__parameterized0_184                |     2|
|485   |  phiC_28                        |mux__parameterized0_106                 |     2|
|486   |    tehb1                        |TEHB__parameterized0_183                |     2|
|487   |  phiC_3                         |merge__parameterized1_107               |     1|
|488   |    tehb1                        |TEHB__parameterized0_182                |     1|
|489   |  phiC_30                        |mux__parameterized0_108                 |     3|
|490   |    tehb1                        |TEHB__parameterized0_181                |     3|
|491   |  phiC_4                         |merge__parameterized1_109               |     1|
|492   |    tehb1                        |TEHB__parameterized0_180                |     1|
|493   |  phiC_42                        |mux__parameterized0_110                 |     1|
|494   |    tehb1                        |TEHB__parameterized0_179                |     1|
|495   |  phiC_43                        |mux__parameterized0_111                 |     1|
|496   |    tehb1                        |TEHB__parameterized0_178                |     1|
|497   |  phiC_45                        |mux__parameterized0_112                 |     1|
|498   |    tehb1                        |TEHB__parameterized0_177                |     1|
|499   |  phiC_5                         |merge__parameterized1_113               |     1|
|500   |    tehb1                        |TEHB__parameterized0_176                |     1|
|501   |  phiC_6                         |merge_114                               |     2|
|502   |    tehb1                        |TEHB__parameterized0_175                |     2|
|503   |  phiC_7                         |merge_115                               |     3|
|504   |    tehb1                        |TEHB__parameterized0_174                |     3|
|505   |  phiC_8                         |merge_116                               |     1|
|506   |    tehb1                        |TEHB__parameterized0_173                |     1|
|507   |  phiC_9                         |merge__parameterized1_117               |     1|
|508   |    tehb1                        |TEHB__parameterized0_172                |     1|
|509   |  phi_1                          |mux                                     |    72|
|510   |    tehb1                        |TEHB_171                                |    72|
|511   |  phi_10                         |mux_118                                 |   255|
|512   |    tehb1                        |TEHB_170                                |   255|
|513   |  phi_3                          |mux_119                                 |   241|
|514   |    tehb1                        |TEHB_169                                |   241|
|515   |  phi_35                         |mux_120                                 |    69|
|516   |    tehb1                        |TEHB_168                                |    69|
|517   |  phi_37                         |mux_121                                 |    67|
|518   |    tehb1                        |TEHB_167                                |    67|
|519   |  phi_44                         |mux_122                                 |    66|
|520   |    tehb1                        |TEHB_166                                |    66|
|521   |  phi_45                         |mux_123                                 |   261|
|522   |    tehb1                        |TEHB_165                                |   261|
|523   |  phi_9                          |mux_124                                 |    66|
|524   |    tehb1                        |TEHB_164                                |    66|
|525   |  phi_n12                        |mux_125                                 |    66|
|526   |    tehb1                        |TEHB_163                                |    66|
|527   |  phi_n13                        |mux_126                                 |    66|
|528   |    tehb1                        |TEHB_162                                |    66|
|529   |  phi_n14                        |mux_127                                 |    36|
|530   |    tehb1                        |TEHB_161                                |    36|
|531   |  phi_n15                        |mux_128                                 |    65|
|532   |    tehb1                        |TEHB_160                                |    65|
|533   |  phi_n16                        |mux_129                                 |    66|
|534   |    tehb1                        |TEHB_159                                |    66|
|535   |  phi_n17                        |mux_130                                 |   245|
|536   |    tehb1                        |TEHB_158                                |   245|
|537   |  phi_n18                        |mux_131                                 |   184|
|538   |    tehb1                        |TEHB_157                                |   184|
|539   |  phi_n21                        |mux_132                                 |   102|
|540   |    tehb1                        |TEHB_156                                |   102|
|541   |  phi_n22                        |mux_133                                 |    64|
|542   |    tehb1                        |TEHB_155                                |    64|
|543   |  phi_n23                        |mux_134                                 |   154|
|544   |    tehb1                        |TEHB_154                                |   154|
|545   |  phi_n26                        |mux_135                                 |    98|
|546   |    tehb1                        |TEHB_153                                |    98|
|547   |  phi_n81                        |merge__parameterized0                   |     4|
|548   |    tehb1                        |TEHB_152                                |     4|
|549   |  phi_n82                        |merge__parameterized0_136               |     6|
|550   |    tehb1                        |TEHB_151                                |     6|
|551   |  phi_n83                        |merge__parameterized0_137               |    53|
|552   |    tehb1                        |TEHB_150                                |    53|
|553   |  phi_n84                        |merge__parameterized0_138               |    46|
|554   |    tehb1                        |TEHB_149                                |    46|
|555   |  phi_n85                        |merge__parameterized0_139               |    48|
|556   |    tehb1                        |TEHB_148                                |    48|
|557   |  phi_n86                        |merge__parameterized0_140               |     9|
|558   |    tehb1                        |TEHB_147                                |     9|
|559   |  phi_n87                        |mux_141                                 |     6|
|560   |    tehb1                        |TEHB_146                                |     6|
|561   |  phi_n88                        |mux_142                                 |     5|
|562   |    tehb1                        |TEHB_145                                |     5|
|563   |  ret_0                          |ret_op                                  |    65|
|564   |    tehb                         |TEHB_144                                |    65|
|565   |  start_0                        |start_node__parameterized0              |    10|
|566   |    startBuff                    |elasticBuffer__parameterized0           |     6|
|567   |      oehb1                      |OEHB__parameterized0                    |     4|
|568   |      tehb1                      |TEHB__parameterized0                    |     2|
|569   |  store_1                        |mc_store_op                             |     3|
|570   |    join_write                   |join__parameterized0                    |     3|
|571   |      allPValidAndGate           |andN                                    |     1|
|572   |  zext_11                        |zext_op                                 |     1|
|573   |  zext_17                        |zext_op_143                             |     1|
+------+---------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:58 ; elapsed = 00:04:06 . Memory (MB): peak = 2548.219 ; gain = 770.012 ; free physical = 15621 ; free virtual = 207009
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 406 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:52 ; elapsed = 00:04:00 . Memory (MB): peak = 2552.125 ; gain = 623.078 ; free physical = 19199 ; free virtual = 210582
Synthesis Optimization Complete : Time (s): cpu = 00:03:00 ; elapsed = 00:04:07 . Memory (MB): peak = 2552.125 ; gain = 773.918 ; free physical = 19191 ; free virtual = 210570
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2552.125 ; gain = 0.000 ; free physical = 19042 ; free virtual = 210479
INFO: [Netlist 29-17] Analyzing 2531 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/synth/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/synth/period_4.xdc:2]
Finished Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_2mm/FPL_no_FPGA/synth/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2596.242 ; gain = 0.000 ; free physical = 18985 ; free virtual = 210442
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 41 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 41 instances

INFO: [Common 17-83] Releasing license: Synthesis
383 Infos, 159 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:11 ; elapsed = 00:04:35 . Memory (MB): peak = 2596.242 ; gain = 1100.066 ; free physical = 19107 ; free virtual = 210560
# report_utilization > utilization_post_syn.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Nov 28 16:47:36 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : kernel_2mm
| Device       : 7k160tfbg484-1
| Design State : Synthesized
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 21671 |     0 |    101400 | 21.37 |
|   LUT as Logic             | 21507 |     0 |    101400 | 21.21 |
|   LUT as Memory            |   164 |     0 |     35000 |  0.47 |
|     LUT as Distributed RAM |   164 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  6770 |     0 |    202800 |  3.34 |
|   Register as Flip Flop    |  6770 |     0 |    202800 |  3.34 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  1216 |     0 |     50700 |  2.40 |
| F8 Muxes                   |    38 |     0 |     25350 |  0.15 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 177   |          Yes |           - |          Set |
| 2598  |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 3995  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   12 |     0 |       600 |  2.00 |
|   DSP48E1 only |   12 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 8456 |                 LUT |
| LUT4     | 6563 |                 LUT |
| LUT5     | 6285 |                 LUT |
| FDRE     | 3995 |        Flop & Latch |
| FDCE     | 2598 |        Flop & Latch |
| LUT3     | 1539 |                 LUT |
| LUT2     | 1250 |                 LUT |
| CARRY4   | 1224 |          CarryLogic |
| MUXF7    | 1216 |               MuxFx |
| RAMD32   |  246 |  Distributed Memory |
| FDPE     |  177 |        Flop & Latch |
| RAMS32   |   82 |  Distributed Memory |
| LUT1     |   71 |                 LUT |
| MUXF8    |   38 |               MuxFx |
| DSP48E1  |   12 |    Block Arithmetic |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Nov 28 16:47:45 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -5.640ns  (required time - arrival time)
  Source:                 Buffer_36/oehb1/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_tmp/loadQ/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        9.272ns  (logic 2.395ns (25.830%)  route 6.877ns (74.170%))
  Logic Levels:           23  (CARRY4=8 LUT2=1 LUT3=3 LUT4=4 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7109, unset)         0.672     0.672    Buffer_36/oehb1/clk
                         FDCE                                         r  Buffer_36/oehb1/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.209     0.881 f  Buffer_36/oehb1/data_reg_reg[0]/Q
                         net (fo=86, unplaced)        0.639     1.520    Buffer_36/oehb1/data_reg_reg[0]_0
                         LUT5 (Prop_lut5_I0_O)        0.153     1.673 r  Buffer_36/oehb1/end_out[0]_INST_0_i_1/O
                         net (fo=164, unplaced)       0.452     2.125    phi_45/tehb1/addrQ_0_reg[1]
                         LUT4 (Prop_lut4_I2_O)        0.053     2.178 r  phi_45/tehb1/addrQ_15[0]_i_1/O
                         net (fo=18, unplaced)        0.304     2.482    add_56/dataInArray[0][0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359     2.841 r  add_56/end_out[4]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     2.849    add_56/end_out[4]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.909 r  add_56/end_out[8]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.909    add_56/end_out[8]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.969 r  add_56/end_out[12]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     2.969    add_56/end_out[12]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.029 r  add_56/end_out[16]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.029    add_56/end_out[16]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.089 r  add_56/end_out[20]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.089    add_56/end_out[20]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.149 r  add_56/end_out[24]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.149    add_56/end_out[24]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     3.369 f  add_56/end_out[28]_INST_0_i_1/O[1]
                         net (fo=5, unplaced)         0.480     3.849    add_56/add_56_dataOutArray_0[26]
                         LUT2 (Prop_lut2_I0_O)        0.155     4.004 r  add_56/Memory_reg_0_15_0_5_i_6/O
                         net (fo=1, unplaced)         0.000     4.004    icmp_57/data_reg_reg[0][1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     4.314 f  icmp_57/Memory_reg_0_15_0_5_i_2/CO[3]
                         net (fo=38, unplaced)        0.593     4.907    Buffer_42/fifo/dataOutArray[0][0]
                         LUT6 (Prop_lut6_I5_O)        0.053     4.960 r  Buffer_42/fifo/i__i_2__7/O
                         net (fo=1, unplaced)         0.340     5.300    store_1/join_write/allPValidAndGate/D_ce0
                         LUT3 (Prop_lut3_I2_O)        0.053     5.353 r  store_1/join_write/allPValidAndGate/i_/O
                         net (fo=69, unplaced)        0.430     5.783    store_1/join_write/Empty_reg
                         LUT3 (Prop_lut3_I2_O)        0.053     5.836 r  store_1/join_write/i__i_4/O
                         net (fo=1, unplaced)         0.340     6.176    Buffer_42/fifo/reg_value_reg_4
                         LUT6 (Prop_lut6_I5_O)        0.053     6.229 r  Buffer_42/fifo/i__i_1__8/O
                         net (fo=5, unplaced)         0.368     6.597    branch_19/j/branchReady
                         LUT4 (Prop_lut4_I3_O)        0.053     6.650 r  branch_19/j//i_/O
                         net (fo=5, unplaced)         0.368     7.018    Buffer_42/fifo/q2_reg
                         LUT3 (Prop_lut3_I0_O)        0.053     7.071 r  Buffer_42/fifo/q0_reg_i_1__1/O
                         net (fo=59, unplaced)        0.426     7.497    mul_54/join/oehb_ready
                         LUT4 (Prop_lut4_I3_O)        0.053     7.550 r  mul_54/join/loadCompleted_2_i_3/O
                         net (fo=20, unplaced)        0.400     7.950    c_LSQ_tmp/loadQ/loadCompleted_2_reg_0
                         LUT4 (Prop_lut4_I3_O)        0.053     8.003 r  c_LSQ_tmp/loadQ/head[3]_i_21/O
                         net (fo=1, unplaced)         0.340     8.343    c_LSQ_tmp/loadQ/loadCompleting_0
                         LUT6 (Prop_lut6_I2_O)        0.053     8.396 r  c_LSQ_tmp/loadQ/head[3]_i_17/O
                         net (fo=1, unplaced)         0.340     8.736    c_LSQ_tmp/loadQ/head[3]_i_17_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     8.789 f  c_LSQ_tmp/loadQ/head[3]_i_8/O
                         net (fo=1, unplaced)         0.340     9.129    c_LSQ_tmp/loadQ/head[3]_i_8_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     9.182 r  c_LSQ_tmp/loadQ/head[3]_i_3/O
                         net (fo=1, unplaced)         0.340     9.522    c_LSQ_tmp/loadQ/head[3]_i_3_n_0
                         LUT6 (Prop_lut6_I0_O)        0.053     9.575 r  c_LSQ_tmp/loadQ/head[3]_i_1/O
                         net (fo=4, unplaced)         0.369     9.944    c_LSQ_tmp/loadQ/_T_98230
                         FDRE                                         r  c_LSQ_tmp/loadQ/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=7109, unset)         0.638     4.638    c_LSQ_tmp/loadQ/clk
                         FDRE                                         r  c_LSQ_tmp/loadQ/head_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_CE)      -0.299     4.304    c_LSQ_tmp/loadQ/head_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                          -9.944    
  -------------------------------------------------------------------
                         slack                                 -5.640    




report_timing: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2728.129 ; gain = 131.887 ; free physical = 18111 ; free virtual = 209574
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2823.883 ; gain = 95.754 ; free physical = 18487 ; free virtual = 209946

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 6e5e1964

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2823.883 ; gain = 0.000 ; free physical = 18453 ; free virtual = 209907

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 8d38d244

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2879.863 ; gain = 0.004 ; free physical = 18349 ; free virtual = 209825
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: eacd91dd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2879.863 ; gain = 0.004 ; free physical = 18294 ; free virtual = 209787
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f04a8a3a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2879.863 ; gain = 0.004 ; free physical = 18276 ; free virtual = 209783
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: f04a8a3a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2879.863 ; gain = 0.004 ; free physical = 18238 ; free virtual = 209745
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f04a8a3a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2879.863 ; gain = 0.004 ; free physical = 18277 ; free virtual = 209784
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f04a8a3a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2879.863 ; gain = 0.004 ; free physical = 18298 ; free virtual = 209812
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2879.863 ; gain = 0.000 ; free physical = 18304 ; free virtual = 209810
Ending Logic Optimization Task | Checksum: d29da5de

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2879.863 ; gain = 0.004 ; free physical = 18314 ; free virtual = 209820

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d29da5de

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2879.863 ; gain = 0.000 ; free physical = 18374 ; free virtual = 209878

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d29da5de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2879.863 ; gain = 0.000 ; free physical = 18382 ; free virtual = 209886

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2879.863 ; gain = 0.000 ; free physical = 18384 ; free virtual = 209888
Ending Netlist Obfuscation Task | Checksum: d29da5de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2879.863 ; gain = 0.000 ; free physical = 18399 ; free virtual = 209903
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2879.863 ; gain = 151.734 ; free physical = 18388 ; free virtual = 209893
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2911.883 ; gain = 0.000 ; free physical = 18495 ; free virtual = 209992
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d152573d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2911.883 ; gain = 0.000 ; free physical = 18492 ; free virtual = 209989
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2911.883 ; gain = 0.000 ; free physical = 18456 ; free virtual = 209953

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fd72c403

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2911.883 ; gain = 0.000 ; free physical = 18403 ; free virtual = 209900

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16369c8c4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2938.875 ; gain = 26.992 ; free physical = 18076 ; free virtual = 209590

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16369c8c4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2938.875 ; gain = 26.992 ; free physical = 18061 ; free virtual = 209576
Phase 1 Placer Initialization | Checksum: 16369c8c4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2938.875 ; gain = 26.992 ; free physical = 18045 ; free virtual = 209559

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18ecfae6c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2981.867 ; gain = 69.984 ; free physical = 18331 ; free virtual = 209845

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 413 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1104 nets or cells. Created 1000 new cells, deleted 104 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-666] Processed cell mul_54/multiply_unit/q2_reg. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2984.836 ; gain = 0.000 ; free physical = 16937 ; free virtual = 208527
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2984.836 ; gain = 0.000 ; free physical = 16935 ; free virtual = 208529

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         1000  |            104  |                  1104  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1000  |            104  |                  1104  |           0  |           7  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1be0511de

Time (s): cpu = 00:02:01 ; elapsed = 00:00:51 . Memory (MB): peak = 2984.836 ; gain = 72.953 ; free physical = 16389 ; free virtual = 208018
Phase 2.2 Global Placement Core | Checksum: 20e46069e

Time (s): cpu = 00:02:04 ; elapsed = 00:00:52 . Memory (MB): peak = 2984.836 ; gain = 72.953 ; free physical = 16779 ; free virtual = 208407
Phase 2 Global Placement | Checksum: 20e46069e

Time (s): cpu = 00:02:04 ; elapsed = 00:00:52 . Memory (MB): peak = 2984.836 ; gain = 72.953 ; free physical = 16820 ; free virtual = 208448

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23d0e1c49

Time (s): cpu = 00:02:11 ; elapsed = 00:00:55 . Memory (MB): peak = 2984.836 ; gain = 72.953 ; free physical = 16798 ; free virtual = 208426

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19ba5705c

Time (s): cpu = 00:02:23 ; elapsed = 00:01:00 . Memory (MB): peak = 2984.836 ; gain = 72.953 ; free physical = 16662 ; free virtual = 208291

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1293b10ba

Time (s): cpu = 00:02:24 ; elapsed = 00:01:00 . Memory (MB): peak = 2984.836 ; gain = 72.953 ; free physical = 16633 ; free virtual = 208261

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10c9e600e

Time (s): cpu = 00:02:24 ; elapsed = 00:01:00 . Memory (MB): peak = 2984.836 ; gain = 72.953 ; free physical = 16643 ; free virtual = 208272

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1bb55e7f1

Time (s): cpu = 00:02:37 ; elapsed = 00:01:08 . Memory (MB): peak = 2984.836 ; gain = 72.953 ; free physical = 16638 ; free virtual = 208247

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 21e5f80c1

Time (s): cpu = 00:02:47 ; elapsed = 00:01:16 . Memory (MB): peak = 2984.836 ; gain = 72.953 ; free physical = 17908 ; free virtual = 209531

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 23f861cdb

Time (s): cpu = 00:02:48 ; elapsed = 00:01:18 . Memory (MB): peak = 2984.836 ; gain = 72.953 ; free physical = 20951 ; free virtual = 212573

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 15d7886e4

Time (s): cpu = 00:02:49 ; elapsed = 00:01:18 . Memory (MB): peak = 2984.836 ; gain = 72.953 ; free physical = 20951 ; free virtual = 212574

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2243e8300

Time (s): cpu = 00:03:08 ; elapsed = 00:01:28 . Memory (MB): peak = 2984.836 ; gain = 72.953 ; free physical = 20823 ; free virtual = 212441
Phase 3 Detail Placement | Checksum: 2243e8300

Time (s): cpu = 00:03:08 ; elapsed = 00:01:28 . Memory (MB): peak = 2984.836 ; gain = 72.953 ; free physical = 20824 ; free virtual = 212442

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 26bd0da4e

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 26bd0da4e

Time (s): cpu = 00:03:22 ; elapsed = 00:01:32 . Memory (MB): peak = 3030.641 ; gain = 118.758 ; free physical = 21043 ; free virtual = 212660
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.116. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 184c706e9

Time (s): cpu = 00:03:53 ; elapsed = 00:01:54 . Memory (MB): peak = 3030.641 ; gain = 118.758 ; free physical = 20412 ; free virtual = 212030
Phase 4.1 Post Commit Optimization | Checksum: 184c706e9

Time (s): cpu = 00:03:53 ; elapsed = 00:01:54 . Memory (MB): peak = 3030.641 ; gain = 118.758 ; free physical = 20426 ; free virtual = 212044

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 184c706e9

Time (s): cpu = 00:03:54 ; elapsed = 00:01:54 . Memory (MB): peak = 3030.641 ; gain = 118.758 ; free physical = 20407 ; free virtual = 212025

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 184c706e9

Time (s): cpu = 00:03:54 ; elapsed = 00:01:54 . Memory (MB): peak = 3030.641 ; gain = 118.758 ; free physical = 20389 ; free virtual = 212007

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3030.641 ; gain = 0.000 ; free physical = 20387 ; free virtual = 212005
Phase 4.4 Final Placement Cleanup | Checksum: f2bc4989

Time (s): cpu = 00:03:54 ; elapsed = 00:01:55 . Memory (MB): peak = 3030.641 ; gain = 118.758 ; free physical = 20382 ; free virtual = 212000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f2bc4989

Time (s): cpu = 00:03:55 ; elapsed = 00:01:55 . Memory (MB): peak = 3030.641 ; gain = 118.758 ; free physical = 20353 ; free virtual = 211971
Ending Placer Task | Checksum: 90b17db2

Time (s): cpu = 00:03:55 ; elapsed = 00:01:55 . Memory (MB): peak = 3030.641 ; gain = 118.758 ; free physical = 20391 ; free virtual = 212009
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:00 ; elapsed = 00:02:03 . Memory (MB): peak = 3030.641 ; gain = 150.777 ; free physical = 20469 ; free virtual = 212087
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 8d2af03e ConstDB: 0 ShapeSum: 3868d74 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "alpha_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "alpha_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "tmp_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "tmp_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 1092dd139

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 3143.754 ; gain = 14.656 ; free physical = 20079 ; free virtual = 211676
Post Restoration Checksum: NetGraph: 30b081ab NumContArr: d87d4f8e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1092dd139

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 3183.562 ; gain = 54.465 ; free physical = 19992 ; free virtual = 211589

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1092dd139

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 3197.562 ; gain = 68.465 ; free physical = 19987 ; free virtual = 211585

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1092dd139

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 3197.562 ; gain = 68.465 ; free physical = 19984 ; free virtual = 211581
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17bcf959f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3220.883 ; gain = 91.785 ; free physical = 19687 ; free virtual = 211285
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.505 | TNS=-19035.851| WHS=-0.192 | THS=-129.140|

Phase 2 Router Initialization | Checksum: 1f510fb03

Time (s): cpu = 00:00:49 ; elapsed = 00:00:25 . Memory (MB): peak = 3234.883 ; gain = 105.785 ; free physical = 19776 ; free virtual = 211374

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 24149
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 24149
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: da92110a

Time (s): cpu = 00:01:13 ; elapsed = 00:00:32 . Memory (MB): peak = 3329.430 ; gain = 200.332 ; free physical = 19581 ; free virtual = 211199
INFO: [Route 35-580] Design has 1092 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      clk |                      clk |                                                               c_LSQ_tmp/loadQ/prevPriorityRequest_1_reg/D|
|                      clk |                      clk |                                                                                 MC_tmp/counter1_reg[28]/D|
|                      clk |                      clk |                                                                                 MC_tmp/counter1_reg[29]/D|
|                      clk |                      clk |                                                                                 MC_tmp/counter1_reg[30]/D|
|                      clk |                      clk |                                                                                 MC_tmp/counter1_reg[25]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 16033
 Number of Nodes with overlaps = 4243
 Number of Nodes with overlaps = 1562
 Number of Nodes with overlaps = 816
 Number of Nodes with overlaps = 471
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.277 | TNS=-24178.476| WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 138c2cdec

Time (s): cpu = 00:08:34 ; elapsed = 00:02:44 . Memory (MB): peak = 3329.430 ; gain = 200.332 ; free physical = 26694 ; free virtual = 218385

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3162
 Number of Nodes with overlaps = 947
 Number of Nodes with overlaps = 169
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.277 | TNS=-24259.309| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c2c5b01f

Time (s): cpu = 00:09:28 ; elapsed = 00:03:10 . Memory (MB): peak = 3329.430 ; gain = 200.332 ; free physical = 25537 ; free virtual = 217241

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 146
 Number of Nodes with overlaps = 205
 Number of Nodes with overlaps = 120
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.156 | TNS=-24002.677| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 18cfdd44c

Time (s): cpu = 00:10:24 ; elapsed = 00:03:46 . Memory (MB): peak = 3329.430 ; gain = 200.332 ; free physical = 25099 ; free virtual = 216813

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 158
 Number of Nodes with overlaps = 168
 Number of Nodes with overlaps = 165
 Number of Nodes with overlaps = 132
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.155 | TNS=-23824.830| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: bd0838e4

Time (s): cpu = 00:11:53 ; elapsed = 00:04:40 . Memory (MB): peak = 3329.430 ; gain = 200.332 ; free physical = 29131 ; free virtual = 220835
Phase 4 Rip-up And Reroute | Checksum: bd0838e4

Time (s): cpu = 00:11:54 ; elapsed = 00:04:40 . Memory (MB): peak = 3329.430 ; gain = 200.332 ; free physical = 29127 ; free virtual = 220831

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 12d183de4

Time (s): cpu = 00:11:56 ; elapsed = 00:04:40 . Memory (MB): peak = 3329.430 ; gain = 200.332 ; free physical = 29120 ; free virtual = 220824
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.145 | TNS=-23487.279| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1dfd10d2d

Time (s): cpu = 00:11:57 ; elapsed = 00:04:41 . Memory (MB): peak = 3329.430 ; gain = 200.332 ; free physical = 29136 ; free virtual = 220839

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1dfd10d2d

Time (s): cpu = 00:11:57 ; elapsed = 00:04:41 . Memory (MB): peak = 3329.430 ; gain = 200.332 ; free physical = 29127 ; free virtual = 220830
Phase 5 Delay and Skew Optimization | Checksum: 1dfd10d2d

Time (s): cpu = 00:11:57 ; elapsed = 00:04:41 . Memory (MB): peak = 3329.430 ; gain = 200.332 ; free physical = 29118 ; free virtual = 220822

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2232587d2

Time (s): cpu = 00:12:00 ; elapsed = 00:04:42 . Memory (MB): peak = 3329.430 ; gain = 200.332 ; free physical = 29091 ; free virtual = 220795
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.145 | TNS=-23472.225| WHS=0.061  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c7bbfa30

Time (s): cpu = 00:12:00 ; elapsed = 00:04:42 . Memory (MB): peak = 3329.430 ; gain = 200.332 ; free physical = 29099 ; free virtual = 220803
Phase 6 Post Hold Fix | Checksum: 1c7bbfa30

Time (s): cpu = 00:12:00 ; elapsed = 00:04:42 . Memory (MB): peak = 3329.430 ; gain = 200.332 ; free physical = 29098 ; free virtual = 220802

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.87098 %
  Global Horizontal Routing Utilization  = 9.08274 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 92.7928%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X34Y230 -> INT_L_X34Y230
   INT_L_X28Y223 -> INT_L_X28Y223
   INT_L_X36Y220 -> INT_L_X36Y220
   INT_R_X33Y218 -> INT_R_X33Y218
   INT_L_X38Y218 -> INT_L_X38Y218
South Dir 8x8 Area, Max Cong = 86.3598%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y202 -> INT_R_X39Y209
East Dir 2x2 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y214 -> INT_R_X33Y215
   INT_L_X32Y212 -> INT_R_X33Y213
   INT_L_X32Y208 -> INT_R_X33Y209
West Dir 4x4 Area, Max Cong = 85.1103%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y214 -> INT_R_X43Y217
   INT_L_X40Y202 -> INT_R_X43Y205

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 0.75
Direction: South
----------------
Congested clusters found at Level 3
Effective congestion level: 3 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.666667 Sparse Ratio: 1.6875
Direction: West
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 0.75 Sparse Ratio: 1.75

Phase 7 Route finalize | Checksum: 1ffa48eca

Time (s): cpu = 00:12:01 ; elapsed = 00:04:43 . Memory (MB): peak = 3329.430 ; gain = 200.332 ; free physical = 29096 ; free virtual = 220800

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ffa48eca

Time (s): cpu = 00:12:01 ; elapsed = 00:04:43 . Memory (MB): peak = 3329.430 ; gain = 200.332 ; free physical = 29103 ; free virtual = 220807

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17fb2f93e

Time (s): cpu = 00:12:04 ; elapsed = 00:04:46 . Memory (MB): peak = 3329.430 ; gain = 200.332 ; free physical = 29109 ; free virtual = 220813

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.145 | TNS=-23472.225| WHS=0.061  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 17fb2f93e

Time (s): cpu = 00:12:04 ; elapsed = 00:04:46 . Memory (MB): peak = 3329.430 ; gain = 200.332 ; free physical = 29116 ; free virtual = 220820
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:12:04 ; elapsed = 00:04:46 . Memory (MB): peak = 3329.430 ; gain = 200.332 ; free physical = 29169 ; free virtual = 220873

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:12:10 ; elapsed = 00:04:54 . Memory (MB): peak = 3329.430 ; gain = 298.789 ; free physical = 29166 ; free virtual = 220870
# report_utilization > utilization_post_pr.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Nov 28 16:54:57 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : kernel_2mm
| Device       : 7k160tfbg484-1
| Design State : Routed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs                 | 22505 |     0 |    101400 | 22.19 |
|   LUT as Logic             | 22341 |     0 |    101400 | 22.03 |
|   LUT as Memory            |   164 |     0 |     35000 |  0.47 |
|     LUT as Distributed RAM |   164 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  6770 |     0 |    202800 |  3.34 |
|   Register as Flip Flop    |  6770 |     0 |    202800 |  3.34 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  1216 |     0 |     50700 |  2.40 |
| F8 Muxes                   |    38 |     0 |     25350 |  0.15 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 177   |          Yes |           - |          Set |
| 2598  |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 3995  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| Slice                                      |  6775 |     0 |     25350 | 26.73 |
|   SLICEL                                   |  4286 |     0 |           |       |
|   SLICEM                                   |  2489 |     0 |           |       |
| LUT as Logic                               | 22341 |     0 |    101400 | 22.03 |
|   using O5 output only                     |     0 |       |           |       |
|   using O6 output only                     | 20520 |       |           |       |
|   using O5 and O6                          |  1821 |       |           |       |
| LUT as Memory                              |   164 |     0 |     35000 |  0.47 |
|   LUT as Distributed RAM                   |   164 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |   164 |       |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| Slice Registers                            |  6770 |     0 |    202800 |  3.34 |
|   Register driven from within the Slice    |  4238 |       |           |       |
|   Register driven from outside the Slice   |  2532 |       |           |       |
|     LUT in front of the register is unused |  1684 |       |           |       |
|     LUT in front of the register is used   |   848 |       |           |       |
| Unique Control Sets                        |   221 |       |     25350 |  0.87 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   12 |     0 |       600 |  2.00 |
|   DSP48E1 only |   12 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 8456 |                 LUT |
| LUT4     | 6563 |                 LUT |
| LUT5     | 6285 |                 LUT |
| FDRE     | 3995 |        Flop & Latch |
| FDCE     | 2598 |        Flop & Latch |
| LUT3     | 1539 |                 LUT |
| LUT2     | 1250 |                 LUT |
| CARRY4   | 1224 |          CarryLogic |
| MUXF7    | 1216 |               MuxFx |
| RAMD32   |  246 |  Distributed Memory |
| FDPE     |  177 |        Flop & Latch |
| RAMS32   |   82 |  Distributed Memory |
| LUT1     |   69 |                 LUT |
| MUXF8    |   38 |               MuxFx |
| DSP48E1  |   12 |    Block Arithmetic |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Nov 28 16:55:00 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.148ns  (required time - arrival time)
  Source:                 fork_42/generateBlocks[1].regblock/reg_value_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_tmp/loadQ/head_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.840ns  (logic 2.161ns (27.563%)  route 5.679ns (72.437%))
  Logic Levels:           20  (CARRY4=5 LUT2=1 LUT3=3 LUT4=4 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns = ( 5.402 - 4.000 ) 
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7109, unset)         1.440     1.440    fork_42/generateBlocks[1].regblock/clk
    SLICE_X78Y195        FDPE                                         r  fork_42/generateBlocks[1].regblock/reg_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y195        FDPE (Prop_fdpe_C_Q)         0.308     1.748 f  fork_42/generateBlocks[1].regblock/reg_value_reg/Q
                         net (fo=40, routed)          0.581     2.329    Buffer_36/oehb1/reg_value_24
    SLICE_X79Y196        LUT5 (Prop_lut5_I1_O)        0.053     2.382 r  Buffer_36/oehb1/end_out[0]_INST_0_i_1/O
                         net (fo=164, routed)         0.684     3.066    phi_45/tehb1/addrQ_0_reg[1]
    SLICE_X79Y200        LUT4 (Prop_lut4_I2_O)        0.053     3.119 r  phi_45/tehb1/end_out[16]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.119    add_56/dataInArray[0][13]
    SLICE_X79Y200        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     3.432 r  add_56/end_out[16]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.432    add_56/end_out[16]_INST_0_i_1_n_0
    SLICE_X79Y201        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.490 r  add_56/end_out[20]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.490    add_56/end_out[20]_INST_0_i_1_n_0
    SLICE_X79Y202        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     3.548 r  add_56/end_out[24]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.548    add_56/end_out[24]_INST_0_i_1_n_0
    SLICE_X79Y203        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     3.768 f  add_56/end_out[28]_INST_0_i_1/O[1]
                         net (fo=5, routed)           0.686     4.454    add_56/add_56_dataOutArray_0[26]
    SLICE_X78Y199        LUT2 (Prop_lut2_I0_O)        0.152     4.606 r  add_56/Memory_reg_0_15_0_5_i_6/O
                         net (fo=1, routed)           0.000     4.606    icmp_57/data_reg_reg[0][1]
    SLICE_X78Y199        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     4.916 f  icmp_57/Memory_reg_0_15_0_5_i_2/CO[3]
                         net (fo=38, routed)          0.595     5.512    Buffer_42/fifo/dataOutArray[0][0]
    SLICE_X77Y198        LUT6 (Prop_lut6_I5_O)        0.053     5.565 r  Buffer_42/fifo/i__i_2__7/O
                         net (fo=1, routed)           0.127     5.692    store_1/join_write/allPValidAndGate/D_ce0
    SLICE_X77Y198        LUT3 (Prop_lut3_I2_O)        0.053     5.745 r  store_1/join_write/allPValidAndGate/i_/O
                         net (fo=69, routed)          0.263     6.008    store_1/join_write/Empty_reg
    SLICE_X77Y199        LUT3 (Prop_lut3_I2_O)        0.053     6.061 r  store_1/join_write/i__i_4/O
                         net (fo=1, routed)           0.442     6.503    Buffer_42/fifo/reg_value_reg_4
    SLICE_X70Y200        LUT6 (Prop_lut6_I5_O)        0.053     6.556 r  Buffer_42/fifo/i__i_1__8/O
                         net (fo=5, routed)           0.158     6.715    branch_19/j/branchReady
    SLICE_X70Y200        LUT4 (Prop_lut4_I3_O)        0.053     6.768 r  branch_19/j//i_/O
                         net (fo=5, routed)           0.160     6.928    Buffer_42/fifo/q2_reg
    SLICE_X70Y200        LUT3 (Prop_lut3_I0_O)        0.053     6.981 r  Buffer_42/fifo/q0_reg_i_1__1/O
                         net (fo=59, routed)          0.319     7.300    mul_54/join/oehb_ready
    SLICE_X69Y200        LUT4 (Prop_lut4_I3_O)        0.053     7.353 r  mul_54/join/loadCompleted_2_i_3/O
                         net (fo=20, routed)          0.442     7.794    c_LSQ_tmp/loadQ/loadCompleted_2_reg_0
    SLICE_X66Y198        LUT4 (Prop_lut4_I3_O)        0.053     7.847 r  c_LSQ_tmp/loadQ/head[3]_i_20/O
                         net (fo=1, routed)           0.212     8.059    c_LSQ_tmp/loadQ/loadCompleting_2
    SLICE_X66Y198        LUT6 (Prop_lut6_I0_O)        0.053     8.112 r  c_LSQ_tmp/loadQ/head[3]_i_17/O
                         net (fo=1, routed)           0.138     8.250    c_LSQ_tmp/loadQ/head[3]_i_17_n_0
    SLICE_X66Y198        LUT6 (Prop_lut6_I0_O)        0.053     8.303 f  c_LSQ_tmp/loadQ/head[3]_i_8/O
                         net (fo=1, routed)           0.386     8.690    c_LSQ_tmp/loadQ/head[3]_i_8_n_0
    SLICE_X65Y201        LUT6 (Prop_lut6_I0_O)        0.053     8.743 r  c_LSQ_tmp/loadQ/head[3]_i_3/O
                         net (fo=1, routed)           0.128     8.871    c_LSQ_tmp/loadQ/head[3]_i_3_n_0
    SLICE_X65Y201        LUT6 (Prop_lut6_I0_O)        0.053     8.924 r  c_LSQ_tmp/loadQ/head[3]_i_1/O
                         net (fo=4, routed)           0.356     9.280    c_LSQ_tmp/loadQ/_T_98230
    SLICE_X63Y201        FDRE                                         r  c_LSQ_tmp/loadQ/head_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=7109, unset)         1.402     5.402    c_LSQ_tmp/loadQ/clk
    SLICE_X63Y201        FDRE                                         r  c_LSQ_tmp/loadQ/head_reg[0]/C
                         clock pessimism              0.010     5.412    
                         clock uncertainty           -0.035     5.377    
    SLICE_X63Y201        FDRE (Setup_fdre_C_CE)      -0.244     5.133    c_LSQ_tmp/loadQ/head_reg[0]
  -------------------------------------------------------------------
                         required time                          5.133    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                 -4.148    




INFO: [Common 17-206] Exiting Vivado at Mon Nov 28 16:55:00 2022...
