{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633506927829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633506927836 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 06 15:55:27 2021 " "Processing started: Wed Oct 06 15:55:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633506927836 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633506927836 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile " "Command: quartus_map --read_settings_files=on --write_settings_files=off regfile -c regfile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633506927836 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1633506928200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_port.v 1 1 " "Found 1 design units, including 1 entities, in source file write_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_port " "Found entity 1: write_port" {  } { { "write_port.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/write_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633506936780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633506936780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate32.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate32 " "Found entity 1: tristate32" {  } { { "tristate32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/tristate32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633506936782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633506936782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_buffer.v 0 0 " "Found 0 design units, including 0 entities, in source file test_buffer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633506936783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file sr_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 SR_Latch " "Found entity 1: SR_Latch" {  } { { "SR_Latch.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/SR_Latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633506936784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633506936784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register0.v 1 1 " "Found 1 design units, including 1 entities, in source file register0.v" { { "Info" "ISGN_ENTITY_NAME" "1 register0 " "Found entity 1: register0" {  } { { "register0.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/register0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633506936785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633506936785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633506936786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633506936786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile_tb " "Found entity 1: regfile_tb" {  } { { "regfile_tb.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633506936788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633506936788 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(35) " "Verilog HDL warning at regfile.v(35): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1633506936789 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(43) " "Verilog HDL warning at regfile.v(43): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1633506936789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633506936790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633506936790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633506936791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633506936791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec5_32.v 1 1 " "Found 1 design units, including 1 entities, in source file dec5_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec5_32 " "Found entity 1: dec5_32" {  } { { "dec5_32.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/dec5_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633506936792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633506936792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3_8.v 1 1 " "Found 1 design units, including 1 entities, in source file dec3_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3_8 " "Found entity 1: dec3_8" {  } { { "dec3_8.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/dec3_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633506936793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633506936793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2_4.v 1 1 " "Found 1 design units, including 1 entities, in source file dec2_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec2_4 " "Found entity 1: dec2_4" {  } { { "dec2_4.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/dec2_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633506936795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633506936795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file d_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_Latch " "Found entity 1: D_Latch" {  } { { "D_Latch.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/D_Latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633506936796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633506936796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633506936797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633506936797 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633506936823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec5_32 dec5_32:d1 " "Elaborating entity \"dec5_32\" for hierarchy \"dec5_32:d1\"" {  } { { "regfile.v" "d1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633506936829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2_4 dec5_32:d1\|dec2_4:d1 " "Elaborating entity \"dec2_4\" for hierarchy \"dec5_32:d1\|dec2_4:d1\"" {  } { { "dec5_32.v" "d1" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/dec5_32.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633506936830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3_8 dec5_32:d1\|dec3_8:d2 " "Elaborating entity \"dec3_8\" for hierarchy \"dec5_32:d1\|dec3_8:d2\"" {  } { { "dec5_32.v" "d2" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/dec5_32.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633506936831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register0 register0:r0 " "Elaborating entity \"register0\" for hierarchy \"register0:r0\"" {  } { { "regfile.v" "r0" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633506936833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:wtoReg\[1\].r_n " "Elaborating entity \"register\" for hierarchy \"register:wtoReg\[1\].r_n\"" {  } { { "regfile.v" "wtoReg\[1\].r_n" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633506936835 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 d 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"d\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "dec3_8.v" "d" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/dec3_8.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1633506936902 "|regfile|dec5_32:d1|dec3_8:d2|dec2_4:d"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 d 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"d\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "dec3_8.v" "d" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/dec3_8.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1633506936903 "|regfile|dec5_32:d1|dec3_8:d2|dec2_4:d"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 d 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"d\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "dec3_8.v" "d" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/dec3_8.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1633506936903 "|regfile|dec5_32:d1|dec3_8:d2|dec2_4:d"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 d 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"d\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "dec3_8.v" "d" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/dec3_8.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1633506936903 "|regfile|dec5_32:d1|dec3_8:d2|dec2_4:d"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 d 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"d\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "dec3_8.v" "d" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/dec3_8.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1633506936904 "|regfile|dec5_32:d1|dec3_8:d2|dec2_4:d"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 d 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"d\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "dec3_8.v" "d" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/dec3_8.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1633506936904 "|regfile|dec5_32:d1|dec3_8:d2|dec2_4:d"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 d 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"d\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "dec3_8.v" "d" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/dec3_8.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1633506936904 "|regfile|dec5_32:d1|dec3_8:d2|dec2_4:d"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 d 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"d\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "dec3_8.v" "d" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/dec3_8.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1633506936904 "|regfile|dec5_32:d1|dec3_8:d2|dec2_4:d"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 d 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"d\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "dec3_8.v" "d" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/dec3_8.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1633506936916 "|regfile|dec5_32:d1|dec3_8:d2|dec2_4:d"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 d 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"d\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "dec3_8.v" "d" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/dec3_8.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1633506936916 "|regfile|dec5_32:d1|dec3_8:d2|dec2_4:d"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 d 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"d\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "dec3_8.v" "d" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/dec3_8.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1633506936917 "|regfile|dec5_32:d1|dec3_8:d2|dec2_4:d"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1633506937638 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[0\]~synth " "Node \"data_readRegA\[0\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[1\]~synth " "Node \"data_readRegA\[1\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[2\]~synth " "Node \"data_readRegA\[2\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[3\]~synth " "Node \"data_readRegA\[3\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[4\]~synth " "Node \"data_readRegA\[4\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[5\]~synth " "Node \"data_readRegA\[5\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[6\]~synth " "Node \"data_readRegA\[6\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[7\]~synth " "Node \"data_readRegA\[7\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[8\]~synth " "Node \"data_readRegA\[8\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[9\]~synth " "Node \"data_readRegA\[9\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[10\]~synth " "Node \"data_readRegA\[10\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[11\]~synth " "Node \"data_readRegA\[11\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[12\]~synth " "Node \"data_readRegA\[12\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[13\]~synth " "Node \"data_readRegA\[13\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[14\]~synth " "Node \"data_readRegA\[14\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[15\]~synth " "Node \"data_readRegA\[15\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[16\]~synth " "Node \"data_readRegA\[16\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[17\]~synth " "Node \"data_readRegA\[17\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[18\]~synth " "Node \"data_readRegA\[18\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[19\]~synth " "Node \"data_readRegA\[19\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[20\]~synth " "Node \"data_readRegA\[20\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[21\]~synth " "Node \"data_readRegA\[21\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[22\]~synth " "Node \"data_readRegA\[22\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[23\]~synth " "Node \"data_readRegA\[23\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[24\]~synth " "Node \"data_readRegA\[24\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[25\]~synth " "Node \"data_readRegA\[25\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[26\]~synth " "Node \"data_readRegA\[26\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[27\]~synth " "Node \"data_readRegA\[27\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[28\]~synth " "Node \"data_readRegA\[28\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[29\]~synth " "Node \"data_readRegA\[29\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[30\]~synth " "Node \"data_readRegA\[30\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegA\[31\]~synth " "Node \"data_readRegA\[31\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[0\]~synth " "Node \"data_readRegB\[0\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[1\]~synth " "Node \"data_readRegB\[1\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[2\]~synth " "Node \"data_readRegB\[2\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[3\]~synth " "Node \"data_readRegB\[3\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[4\]~synth " "Node \"data_readRegB\[4\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[5\]~synth " "Node \"data_readRegB\[5\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[6\]~synth " "Node \"data_readRegB\[6\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[7\]~synth " "Node \"data_readRegB\[7\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[8\]~synth " "Node \"data_readRegB\[8\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[9\]~synth " "Node \"data_readRegB\[9\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[10\]~synth " "Node \"data_readRegB\[10\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[11\]~synth " "Node \"data_readRegB\[11\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[12\]~synth " "Node \"data_readRegB\[12\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[13\]~synth " "Node \"data_readRegB\[13\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[14\]~synth " "Node \"data_readRegB\[14\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[15\]~synth " "Node \"data_readRegB\[15\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[16\]~synth " "Node \"data_readRegB\[16\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[17\]~synth " "Node \"data_readRegB\[17\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[18\]~synth " "Node \"data_readRegB\[18\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[19\]~synth " "Node \"data_readRegB\[19\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[20\]~synth " "Node \"data_readRegB\[20\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[21\]~synth " "Node \"data_readRegB\[21\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[22\]~synth " "Node \"data_readRegB\[22\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[23\]~synth " "Node \"data_readRegB\[23\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[24\]~synth " "Node \"data_readRegB\[24\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[25\]~synth " "Node \"data_readRegB\[25\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[26\]~synth " "Node \"data_readRegB\[26\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[27\]~synth " "Node \"data_readRegB\[27\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[28\]~synth " "Node \"data_readRegB\[28\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[29\]~synth " "Node \"data_readRegB\[29\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[30\]~synth " "Node \"data_readRegB\[30\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""} { "Warning" "WMLS_MLS_NODE_NAME" "data_readRegB\[31\]~synth " "Node \"data_readRegB\[31\]~synth\"" {  } { { "regfile.v" "" { Text "C:/Users/hb/Desktop/ece550/ECE_550/Project2/regfile.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1633506938093 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1633506938093 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1633506938190 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hb/Desktop/ece550/ECE_550/Project2/output_files/regfile.map.smsg " "Generated suppressed messages file C:/Users/hb/Desktop/ece550/ECE_550/Project2/output_files/regfile.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633506939228 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1633506939359 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633506939359 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2618 " "Implemented 2618 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633506939569 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633506939569 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2504 " "Implemented 2504 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633506939569 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633506939569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 78 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4967 " "Peak virtual memory: 4967 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633506939589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 06 15:55:39 2021 " "Processing ended: Wed Oct 06 15:55:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633506939589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633506939589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633506939589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633506939589 ""}
