{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Web Edition " "Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 25 16:23:15 2016 " "Info: Processing started: Fri Mar 25 16:23:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off project1 -c project1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off project1 -c project1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[0\] Y\[15\] 13.004 ns Longest " "Info: Longest tpd from source pin \"A\[0\]\" to destination pin \"Y\[15\]\" is 13.004 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns A\[0\] 1 PIN PIN_101 2 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 2; PIN Node = 'A\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "project1.bdf" "" { Schematic "D:/project1/project1.bdf" { { 136 64 232 152 "A\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.785 ns) + CELL(0.366 ns) 7.096 ns trans416:inst\|Mux0~12 2 COMB LCCOMB_X27_Y7_N0 8 " "Info: 2: + IC(5.785 ns) + CELL(0.366 ns) = 7.096 ns; Loc. = LCCOMB_X27_Y7_N0; Fanout = 8; COMB Node = 'trans416:inst\|Mux0~12'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.151 ns" { A[0] trans416:inst|Mux0~12 } "NODE_NAME" } } { "trans416.vhd" "" { Text "D:/project1/trans416.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.589 ns) 8.102 ns trans416:inst\|Mux0~13 3 COMB LCCOMB_X27_Y7_N10 1 " "Info: 3: + IC(0.417 ns) + CELL(0.589 ns) = 8.102 ns; Loc. = LCCOMB_X27_Y7_N10; Fanout = 1; COMB Node = 'trans416:inst\|Mux0~13'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { trans416:inst|Mux0~12 trans416:inst|Mux0~13 } "NODE_NAME" } } { "trans416.vhd" "" { Text "D:/project1/trans416.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.676 ns) + CELL(3.226 ns) 13.004 ns Y\[15\] 4 PIN PIN_67 0 " "Info: 4: + IC(1.676 ns) + CELL(3.226 ns) = 13.004 ns; Loc. = PIN_67; Fanout = 0; PIN Node = 'Y\[15\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.902 ns" { trans416:inst|Mux0~13 Y[15] } "NODE_NAME" } } { "project1.bdf" "" { Schematic "D:/project1/project1.bdf" { { 136 512 688 152 "Y\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.126 ns ( 39.42 % ) " "Info: Total cell delay = 5.126 ns ( 39.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.878 ns ( 60.58 % ) " "Info: Total interconnect delay = 7.878 ns ( 60.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "13.004 ns" { A[0] trans416:inst|Mux0~12 trans416:inst|Mux0~13 Y[15] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "13.004 ns" { A[0] {} A[0]~combout {} trans416:inst|Mux0~12 {} trans416:inst|Mux0~13 {} Y[15] {} } { 0.000ns 0.000ns 5.785ns 0.417ns 1.676ns } { 0.000ns 0.945ns 0.366ns 0.589ns 3.226ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "122 " "Info: Peak virtual memory: 122 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 25 16:23:16 2016 " "Info: Processing ended: Fri Mar 25 16:23:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
