module top_module();
    reg clk,in;
    reg [2:0] s;
    wire out;
    
    q7 q1(clk,in,s,out);
    initial clk =0;
    always #5 clk =~clk;
    
    initial begin 
        in =0;
        s=3'd2;
        
        #10 s=3'd6;
        
        #10 s=3'd2;
        in =1;
        
        #10 s=3'd7;
        in =0;
        
        #10 s=3'd0;
        in =1;
        
        #30;
        in=0;
        
    end

endmodule
