
---------- Begin Simulation Statistics ----------
final_tick                                21356131000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 211737                       # Simulator instruction rate (inst/s)
host_mem_usage                                 742988                       # Number of bytes of host memory used
host_op_rate                                   402189                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   201.54                       # Real time elapsed on the host
host_tick_rate                              105967131                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    42672466                       # Number of instructions simulated
sim_ops                                      81055252                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021356                       # Number of seconds simulated
sim_ticks                                 21356131000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4041796                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1493                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24217                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5504042                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            3398562                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         4041796                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           643234                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5504042                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  482416                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12548                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  24124715                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 19899296                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24264                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    5362434                       # Number of branches committed
system.cpu.commit.bw_lim_events               5326584                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             298                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1049644                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             42672466                       # Number of instructions committed
system.cpu.commit.committedOps               81055252                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     21139744                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.834259                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.801165                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       398330      1.88%      1.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      6123976     28.97%     30.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2458381     11.63%     42.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      3877673     18.34%     60.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        27909      0.13%     60.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1920956      9.09%     70.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       989138      4.68%     74.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        16797      0.08%     74.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      5326584     25.20%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     21139744                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                   36193243                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               477778                       # Number of function calls committed.
system.cpu.commit.int_insts                  53869710                       # Number of committed integer instructions.
system.cpu.commit.loads                       8259662                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        50228      0.06%      0.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         48072428     59.31%     59.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1416      0.00%     59.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           266433      0.33%     59.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4312077      5.32%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            368      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             948      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          951756      1.17%     66.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     66.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            2088      0.00%     66.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2378853      2.93%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult            120      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           240      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      7142837      8.81%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt      1901343      2.35%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv       949478      1.17%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      5260849      6.49%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1588213      1.96%     89.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1495190      1.84%     91.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      6671449      8.23%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         8938      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          81055252                       # Class of committed instruction
system.cpu.commit.refs                        9763790                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    42672466                       # Number of Instructions Simulated
system.cpu.committedOps                      81055252                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.500466                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.500466                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      7859199                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7859199                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53606.633116                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53606.633116                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54185.313818                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54185.313818                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      7847078                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7847078                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    649766000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    649766000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001542                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001542                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        12121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12121                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         8090                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         8090                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    218421000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    218421000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000513                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000513                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4031                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4031                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      1504139                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1504139                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81919.479572                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81919.479572                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79924.939805                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79924.939805                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1471439                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1471439                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2678766982                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2678766982                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021740                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021740                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        32700                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        32700                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2613065982                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2613065982                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021736                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021736                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        32694                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        32694                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.662185                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               595                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs         8724                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      9363338                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9363338                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74262.800518                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74262.800518                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77099.713601                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77099.713601                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      9318517                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9318517                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   3328532982                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3328532982                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004787                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004787                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        44821                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          44821                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data         8096                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8096                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2831486982                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2831486982                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003922                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003922                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        36725                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        36725                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      9363338                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9363338                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74262.800518                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74262.800518                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77099.713601                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77099.713601                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      9318517                       # number of overall hits
system.cpu.dcache.overall_hits::total         9318517                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   3328532982                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3328532982                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004787                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004787                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        44821                       # number of overall misses
system.cpu.dcache.overall_misses::total         44821                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data         8096                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8096                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2831486982                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2831486982                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003922                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003922                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        36725                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        36725                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  21356131000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  35700                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          713                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          234                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            254.744608                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         18763400                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.777046                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996853                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996853                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  21356131000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             36724                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          18763400                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1020.777046                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9355241                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            246000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        32914                       # number of writebacks
system.cpu.dcache.writebacks::total             32914                       # number of writebacks
system.cpu.decode.BlockedCycles               7233886                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               82411604                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2856612                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   6529669                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24441                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               4645055                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     8342889                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2745                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21356131000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     1519525                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           837                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  21356131000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  21356131000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     5504042                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   5871755                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      15313557                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  7032                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       43427732                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   46                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          124                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           501                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48882                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.257727                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            5950978                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            3880978                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.033502                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           21289663                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.887582                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.514595                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7644390     35.91%     35.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   508128      2.39%     38.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   949715      4.46%     42.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2183992     10.26%     53.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   750255      3.52%     56.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   723138      3.40%     59.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   267974      1.26%     61.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   515338      2.42%     63.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  7746733     36.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             21289663                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  61414781                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 34781363                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      5871755                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5871755                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47828.446712                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47828.446712                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48374.479889                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48374.479889                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      5866707                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5866707                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    241437999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    241437999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000860                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000860                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         5048                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5048                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          722                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          722                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    209268000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    209268000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000737                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000737                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4326                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4326                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          130                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      5871755                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5871755                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47828.446712                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47828.446712                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48374.479889                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48374.479889                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      5866707                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5866707                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    241437999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    241437999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000860                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000860                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         5048                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5048                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst          722                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          722                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    209268000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    209268000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000737                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000737                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         4326                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4326                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      5871755                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5871755                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47828.446712                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47828.446712                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48374.479889                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48374.479889                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      5866707                       # number of overall hits
system.cpu.icache.overall_hits::total         5866707                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    241437999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    241437999                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000860                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000860                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         5048                       # number of overall misses
system.cpu.icache.overall_misses::total          5048                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst          722                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          722                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    209268000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    209268000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000737                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000737                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4326                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4326                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  21356131000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   4070                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs           1357.150485                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         11747836                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.844591                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999393                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999393                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  21356131000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              4326                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          11747836                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.844591                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5871033                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         4070                       # number of writebacks
system.cpu.icache.writebacks::total              4070                       # number of writebacks
system.cpu.idleCycles                           66469                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28774                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  5392395                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.818955                       # Inst execution rate
system.cpu.iew.exec_refs                      9863790                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1519503                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  146170                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               8378634                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                659                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1857                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1545657                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            82104826                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               8344287                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             40998                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              81558099                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    452                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 27180                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24441                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 27854                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           500                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           481052                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          132                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          250                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           93                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       118972                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        41529                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            250                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20598                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8176                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 108179403                       # num instructions consuming a value
system.cpu.iew.wb_count                      81532669                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.581281                       # average fanout of values written-back
system.cpu.iew.wb_producers                  62882590                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.817764                       # insts written-back per cycle
system.cpu.iew.wb_sent                       81543887                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 67855734                       # number of integer regfile reads
system.cpu.int_regfile_writes                39911778                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  21356131000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               1.998136                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.998136                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             57828      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              48477747     59.41%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1969      0.00%     59.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                273274      0.33%     59.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4317297      5.29%     65.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 418      0.00%     65.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     65.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1318      0.00%     65.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               954549      1.17%     66.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 3055      0.00%     66.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2379552      2.92%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                 120      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                566      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         7143397      8.75%     77.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         1901480      2.33%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv          949892      1.16%     81.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        5261306      6.45%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1671106      2.05%     89.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1513431      1.85%     91.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         6681602      8.19%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           9190      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               81599097                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                36221944                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            72443621                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     36218125                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           36302023                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      269616                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003304                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  267124     99.08%     99.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     1      0.00%     99.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     75      0.03%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      6      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     6      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     6      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   27      0.01%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1263      0.47%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   852      0.32%     99.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               167      0.06%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               89      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               45588941                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          112319965                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     45314544                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          46852586                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   82103622                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  81599097                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1204                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1049573                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              6113                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            906                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2096449                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      21289663                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.832804                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.979369                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              428499      2.01%      2.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1642185      7.71%      9.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             4482686     21.06%     30.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4397922     20.66%     51.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2077928      9.76%     61.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2972727     13.96%     75.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3110271     14.61%     89.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1458759      6.85%     96.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              718686      3.38%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        21289663                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.820874                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  21356131000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     5871846                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           301                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  21356131000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  21356131000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads              7897                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2658                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              8378634                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1545657                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                26312240                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    207                       # number of misc regfile writes
system.cpu.numCycles                         21356132                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     21356131000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                  197855                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              93994336                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                5277305                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  4804535                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   1838                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  2210                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             182294115                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               82296783                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            95656740                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   9218944                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  93035                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24441                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               7037097                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1662404                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          61490489                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         69405071                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           6791                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                420                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  19683954                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            389                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     97918056                       # The number of ROB reads
system.cpu.rob.rob_writes                   164360971                       # The number of ROB writes
system.cpu.timesIdled                            1618                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    91                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks          191                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           191                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 79195.358296                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79195.358296                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   1245742986                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1245742986                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        15730                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          15730                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst         4325                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4325                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 112295.254833                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 112295.254833                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 93161.001789                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 93161.001789                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           3187                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3187                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    127792000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    127792000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.263121                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.263121                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         1138                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1138                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    104154000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    104154000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.258497                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.258497                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1118                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1118                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         32694                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             32694                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108168.081204                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108168.081204                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88169.853560                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88169.853560                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             11722                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11722                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   2268500999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2268500999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.641463                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.641463                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           20972                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               20972                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1849009999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1849009999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.641433                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.641433                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        20971                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          20971                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data         4031                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4031                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99787.719138                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99787.719138                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 92302.186869                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92302.186869                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2500                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2500                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data    152774998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    152774998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.379806                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.379806                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data         1531                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1531                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data          343                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          343                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    109654998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    109654998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.294716                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.294716                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1188                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1188                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks         4050                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4050                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         4050                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4050                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        32914                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        32914                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        32914                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            32914                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             4325                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            36725                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                41050                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 112295.254833                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107597.920144                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107824.034389                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 93161.001789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88391.398393                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88620.483610                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                 3187                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                14222                       # number of demand (read+write) hits
system.l2.demand_hits::total                    17409                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    127792000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2421275997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2549067997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.263121                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.612743                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.575907                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               1138                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              22503                       # number of demand (read+write) misses
system.l2.demand_misses::total                  23641                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst              20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data             344                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 364                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst    104154000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1958664997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2062818997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.258497                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.603376                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.567040                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          1118                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         22159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             23277                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst            4325                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           36725                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               41050                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 112295.254833                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107597.920144                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107824.034389                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 93161.001789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88391.398393                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 79195.358296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84819.698593                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                3187                       # number of overall hits
system.l2.overall_hits::.cpu.data               14222                       # number of overall hits
system.l2.overall_hits::total                   17409                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    127792000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2421275997                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2549067997                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.263121                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.612743                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.575907                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              1138                       # number of overall misses
system.l2.overall_misses::.cpu.data             22503                       # number of overall misses
system.l2.overall_misses::total                 23641                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst             20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data            344                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                364                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst    104154000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1958664997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   1245742986                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3308561983                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.258497                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.603376                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.950231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         1118                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        22159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        15730                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39007                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued            45931                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                   16                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               45962                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  1320                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  21356131000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  21356131000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          35405                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0          151                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          974                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          425                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          240                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          825                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          819                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          503                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.429204                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                   685869                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      36.817594                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        55.952295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2501.910301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1475.431611                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008989                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013660                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.610818                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.360213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993680                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1795                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2301                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.438232                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.561768                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  21356131000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     39501                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                    685869                       # Number of tag accesses
system.l2.tags.tagsinuse                  4070.111801                       # Cycle average of tags in use
system.l2.tags.total_refs                       95956                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                       913                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               29909                       # number of writebacks
system.l2.writebacks::total                     29909                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     309948.93                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                41730.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     29909.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1118.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     22155.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     15710.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     22980.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       116.82                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    116.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        89.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     89.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.43                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      3350420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3350420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           3350420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          66409033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     47091676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             116851128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       89631216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3350420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         66409033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     47091676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            206482345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       89631216                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             89631216                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        12909                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    341.209389                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   262.504677                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.406313                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1458     11.29%     11.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4084     31.64%     42.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1821     14.11%     57.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3400     26.34%     83.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          465      3.60%     86.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          296      2.29%     89.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          358      2.77%     92.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          305      2.36%     94.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          722      5.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12909                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                2494912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 2495552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1912448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              1914176                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        71552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         71552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          71552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1418240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      1005696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2495488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1914176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1914176                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         1118                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        22161                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        15714                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     41680.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     37035.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48327.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        71552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1417920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher      1005440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 3350419.605498767458                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 66394048.622383892536                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 47079688.732008621097                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     46599263                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    820746266                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher    759420622                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        29909                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  16474456.84                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      1912448                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 89550302.908331096172                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 492734529500                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         1669                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              110110                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              28373                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         1669                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            1118                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           22160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        15714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               38992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        29909                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              29909                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    81.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              2327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1760                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.001278632750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21356131000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         1669                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.354104                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.996347                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     96.635641                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1648     98.74%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           19      1.14%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1669                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   22628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     38993                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 38993                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       38993                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 78.85                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    30738                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     10                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  194915000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   21356101000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              1626766151                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    895834901                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         1669                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.904134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.873978                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.062964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              235     14.08%     14.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.24%     14.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1274     76.33%     90.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               57      3.42%     94.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               79      4.73%     98.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.42%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.24%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.06%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.30%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.06%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1669                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    29909                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                29909                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      29909                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                84.28                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   25207                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           1275543720                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 46802700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5644764150                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            518.657822                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    105644750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     654680000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1653041750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   4347292251                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2216802274                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  12378669975                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             68575680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 24849660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1669372320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               142414440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1547663520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        578673660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            11076524400                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          18378897726                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               77396940                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1232917410                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 45446100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5848760310                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            521.264245                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    100216000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     661960000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1445318750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   4206265501                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2116044267                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  12826326482                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             66869280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 24139995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1615187040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               135924180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1564873440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        519286380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            11132187495                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          18477910733                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               78587100                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       112840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       112840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 112840                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4409664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4409664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4409664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  21356131000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           193809671                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          203955110                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             38993                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   38993    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               38993                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        34855                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         73848                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              18021                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        29909                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4946                       # Transaction distribution
system.membus.trans_dist::ReadExReq             20971                       # Transaction distribution
system.membus.trans_dist::ReadExResp            20971                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18022                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        12721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       109149                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                121870                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       537280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4456832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4994112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  21356131000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          154811991                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          12982995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         110178993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   1914240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           100049                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007806                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.088007                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  99268     99.22%     99.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    781      0.78%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             100049                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        39777                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          757                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        80835                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            757                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           58992                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp              8356                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        62823                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4070                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8282                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            23586                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32694                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32694                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4326                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4031                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
