<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p240" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_240{left:787px;bottom:68px;letter-spacing:0.1px;}
#t2_240{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_240{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_240{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_240{left:69px;bottom:1083px;letter-spacing:0.16px;word-spacing:-0.08px;}
#t6_240{left:359px;bottom:852px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_240{left:69px;bottom:742px;letter-spacing:0.13px;}
#t8_240{left:69px;bottom:719px;letter-spacing:-0.13px;word-spacing:-0.68px;}
#t9_240{left:69px;bottom:703px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#ta_240{left:69px;bottom:686px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tb_240{left:69px;bottom:660px;}
#tc_240{left:95px;bottom:663px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#td_240{left:95px;bottom:646px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#te_240{left:95px;bottom:629px;letter-spacing:-0.14px;}
#tf_240{left:69px;bottom:603px;}
#tg_240{left:95px;bottom:606px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#th_240{left:95px;bottom:590px;letter-spacing:-0.13px;word-spacing:-0.76px;}
#ti_240{left:95px;bottom:573px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tj_240{left:69px;bottom:548px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#tk_240{left:137px;bottom:548px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_240{left:313px;bottom:548px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_240{left:69px;bottom:524px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tn_240{left:69px;bottom:507px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#to_240{left:69px;bottom:490px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_240{left:69px;bottom:474px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tq_240{left:69px;bottom:457px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_240{left:69px;bottom:432px;letter-spacing:-0.16px;word-spacing:-0.71px;}
#ts_240{left:69px;bottom:415px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tt_240{left:90px;bottom:391px;letter-spacing:-0.11px;}
#tu_240{left:197px;bottom:391px;}
#tv_240{left:207px;bottom:391px;}
#tw_240{left:223px;bottom:391px;}
#tx_240{left:233px;bottom:391px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ty_240{left:69px;bottom:367px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tz_240{left:90px;bottom:342px;letter-spacing:-0.11px;}
#t10_240{left:197px;bottom:342px;}
#t11_240{left:207px;bottom:342px;}
#t12_240{left:223px;bottom:342px;}
#t13_240{left:233px;bottom:342px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t14_240{left:69px;bottom:318px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_240{left:69px;bottom:301px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#t16_240{left:69px;bottom:284px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t17_240{left:69px;bottom:267px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t18_240{left:69px;bottom:250px;letter-spacing:-0.15px;}
#t19_240{left:69px;bottom:226px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1a_240{left:69px;bottom:209px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#t1b_240{left:69px;bottom:192px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1c_240{left:69px;bottom:156px;letter-spacing:0.13px;}
#t1d_240{left:69px;bottom:133px;letter-spacing:-0.11px;}
#t1e_240{left:74px;bottom:1065px;letter-spacing:-0.15px;}
#t1f_240{left:225px;bottom:1065px;letter-spacing:-0.12px;}
#t1g_240{left:396px;bottom:1065px;letter-spacing:-0.08px;}
#t1h_240{left:396px;bottom:1050px;letter-spacing:-0.09px;}
#t1i_240{left:434px;bottom:1065px;letter-spacing:-0.1px;}
#t1j_240{left:434px;bottom:1050px;letter-spacing:-0.15px;}
#t1k_240{left:507px;bottom:1065px;letter-spacing:-0.15px;}
#t1l_240{left:507px;bottom:1050px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t1m_240{left:579px;bottom:1065px;letter-spacing:-0.13px;}
#t1n_240{left:74px;bottom:1027px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1o_240{left:225px;bottom:1027px;letter-spacing:-0.12px;}
#t1p_240{left:396px;bottom:1027px;letter-spacing:-0.13px;}
#t1q_240{left:434px;bottom:1027px;letter-spacing:-0.1px;}
#t1r_240{left:507px;bottom:1027px;letter-spacing:-0.11px;}
#t1s_240{left:579px;bottom:1027px;letter-spacing:-0.1px;}
#t1t_240{left:74px;bottom:1004px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1u_240{left:225px;bottom:1004px;letter-spacing:-0.12px;}
#t1v_240{left:396px;bottom:1004px;letter-spacing:-0.13px;}
#t1w_240{left:434px;bottom:1004px;letter-spacing:-0.1px;}
#t1x_240{left:507px;bottom:1004px;letter-spacing:-0.11px;}
#t1y_240{left:579px;bottom:1004px;letter-spacing:-0.1px;}
#t1z_240{left:74px;bottom:981px;letter-spacing:-0.12px;}
#t20_240{left:225px;bottom:981px;letter-spacing:-0.12px;}
#t21_240{left:396px;bottom:981px;letter-spacing:-0.13px;}
#t22_240{left:434px;bottom:981px;letter-spacing:-0.11px;}
#t23_240{left:507px;bottom:981px;letter-spacing:-0.09px;}
#t24_240{left:579px;bottom:981px;letter-spacing:-0.1px;}
#t25_240{left:74px;bottom:958px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t26_240{left:225px;bottom:958px;letter-spacing:-0.13px;}
#t27_240{left:396px;bottom:958px;letter-spacing:-0.1px;}
#t28_240{left:434px;bottom:958px;letter-spacing:-0.1px;}
#t29_240{left:507px;bottom:958px;letter-spacing:-0.09px;}
#t2a_240{left:579px;bottom:958px;letter-spacing:-0.1px;}
#t2b_240{left:74px;bottom:935px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2c_240{left:225px;bottom:935px;letter-spacing:-0.13px;}
#t2d_240{left:396px;bottom:935px;letter-spacing:-0.1px;}
#t2e_240{left:434px;bottom:935px;letter-spacing:-0.1px;}
#t2f_240{left:507px;bottom:935px;letter-spacing:-0.1px;}
#t2g_240{left:579px;bottom:935px;letter-spacing:-0.1px;}
#t2h_240{left:74px;bottom:912px;letter-spacing:-0.12px;}
#t2i_240{left:225px;bottom:912px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2j_240{left:396px;bottom:912px;letter-spacing:-0.11px;}
#t2k_240{left:434px;bottom:912px;letter-spacing:-0.12px;}
#t2l_240{left:507px;bottom:912px;letter-spacing:-0.08px;}
#t2m_240{left:579px;bottom:912px;letter-spacing:-0.1px;}
#t2n_240{left:82px;bottom:831px;letter-spacing:-0.14px;}
#t2o_240{left:192px;bottom:831px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t2p_240{left:371px;bottom:831px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t2q_240{left:549px;bottom:831px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t2r_240{left:728px;bottom:831px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2s_240{left:92px;bottom:807px;letter-spacing:-0.21px;}
#t2t_240{left:183px;bottom:807px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2u_240{left:362px;bottom:807px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2v_240{left:570px;bottom:807px;letter-spacing:-0.18px;}
#t2w_240{left:749px;bottom:807px;letter-spacing:-0.12px;}
#t2x_240{left:95px;bottom:782px;letter-spacing:-0.17px;}
#t2y_240{left:183px;bottom:782px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2z_240{left:387px;bottom:782px;letter-spacing:-0.15px;}
#t30_240{left:570px;bottom:782px;letter-spacing:-0.18px;}
#t31_240{left:749px;bottom:782px;letter-spacing:-0.12px;}

.s1_240{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_240{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_240{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_240{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_240{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_240{font-size:21px;font-family:TimesNewRoman_5ke;color:#000;}
.s7_240{font-size:14px;font-family:Verdana-Bold_5ka;color:#000;}
.s8_240{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s9_240{font-size:14px;font-family:Symbol_5kh;color:#000;}
.sa_240{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts240" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Symbol_5kh;
	src: url("fonts/Symbol_5kh.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_5ke;
	src: url("fonts/TimesNewRoman_5ke.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_5ka;
	src: url("fonts/Verdana-Bold_5ka.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg240Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg240" style="-webkit-user-select: none;"><object width="935" height="1210" data="240/240.svg" type="image/svg+xml" id="pdf240" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_240" class="t s1_240">BT—Bit Test </span>
<span id="t2_240" class="t s2_240">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_240" class="t s1_240">3-130 </span><span id="t4_240" class="t s1_240">Vol. 2A </span>
<span id="t5_240" class="t s3_240">BT—Bit Test </span>
<span id="t6_240" class="t s4_240">Instruction Operand Encoding </span>
<span id="t7_240" class="t s4_240">Description </span>
<span id="t8_240" class="t s5_240">Selects the bit in a bit string (specified with the first operand, called the bit base) at the bit-position designated by </span>
<span id="t9_240" class="t s5_240">the bit offset (specified by the second operand) and stores the value of the bit in the CF flag. The bit base operand </span>
<span id="ta_240" class="t s5_240">can be a register or a memory location; the bit offset operand can be a register or an immediate value: </span>
<span id="tb_240" class="t s6_240">• </span><span id="tc_240" class="t s5_240">If the bit base operand specifies a register, the instruction takes the modulo 16, 32, or 64 of the bit offset </span>
<span id="td_240" class="t s5_240">operand (modulo size depends on the mode and register size; 64-bit operands are available only in 64-bit </span>
<span id="te_240" class="t s5_240">mode). </span>
<span id="tf_240" class="t s6_240">• </span><span id="tg_240" class="t s5_240">If the bit base operand specifies a memory location, the operand represents the address of the byte in memory </span>
<span id="th_240" class="t s5_240">that contains the bit base (bit 0 of the specified byte) of the bit string. The range of the bit position that can be </span>
<span id="ti_240" class="t s5_240">referenced by the offset operand depends on the operand size. </span>
<span id="tj_240" class="t s5_240">See also: </span><span id="tk_240" class="t s7_240">Bit(BitBase, BitOffset) </span><span id="tl_240" class="t s5_240">on page 3-11. </span>
<span id="tm_240" class="t s5_240">Some assemblers support immediate bit offsets larger than 31 by using the immediate bit offset field in combina- </span>
<span id="tn_240" class="t s5_240">tion with the displacement field of the memory operand. In this case, the low-order 3 or 5 bits (3 for 16-bit oper- </span>
<span id="to_240" class="t s5_240">ands, 5 for 32-bit operands) of the immediate bit offset are stored in the immediate bit offset field, and the high- </span>
<span id="tp_240" class="t s5_240">order bits are shifted and combined with the byte displacement in the addressing mode by the assembler. The </span>
<span id="tq_240" class="t s5_240">processor will ignore the high order bits if they are not zero. </span>
<span id="tr_240" class="t s5_240">When accessing a bit in memory, the processor may access 4 bytes starting from the memory address for a 32-bit </span>
<span id="ts_240" class="t s5_240">operand size, using by the following relationship: </span>
<span id="tt_240" class="t s8_240">Effective Address </span><span id="tu_240" class="t s9_240">+ </span><span id="tv_240" class="t s8_240">(4 </span><span id="tw_240" class="t s9_240">∗ </span><span id="tx_240" class="t s8_240">(BitOffset DIV 32)) </span>
<span id="ty_240" class="t s5_240">Or, it may access 2 bytes starting from the memory address for a 16-bit operand, using this relationship: </span>
<span id="tz_240" class="t s8_240">Effective Address </span><span id="t10_240" class="t s9_240">+ </span><span id="t11_240" class="t s8_240">(2 </span><span id="t12_240" class="t s9_240">∗ </span><span id="t13_240" class="t s8_240">(BitOffset DIV 16)) </span>
<span id="t14_240" class="t s5_240">It may do so even when only a single byte needs to be accessed to reach the given bit. When using this bit </span>
<span id="t15_240" class="t s5_240">addressing mechanism, software should avoid referencing areas of memory close to address space holes. In partic- </span>
<span id="t16_240" class="t s5_240">ular, it should avoid references to memory-mapped I/O registers. Instead, software should use the MOV instruc- </span>
<span id="t17_240" class="t s5_240">tions to load from or store to these addresses, and use the register form of these instructions to manipulate the </span>
<span id="t18_240" class="t s5_240">data. </span>
<span id="t19_240" class="t s5_240">In 64-bit mode, the instruction’s default operation size is 32 bits. Using a REX prefix in the form of REX.R permits </span>
<span id="t1a_240" class="t s5_240">access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bit oper- </span>
<span id="t1b_240" class="t s5_240">ands. See the summary chart at the beginning of this section for encoding data and limits. </span>
<span id="t1c_240" class="t s4_240">Operation </span>
<span id="t1d_240" class="t s8_240">CF := Bit(BitBase, BitOffset); </span>
<span id="t1e_240" class="t sa_240">Opcode </span><span id="t1f_240" class="t sa_240">Instruction </span><span id="t1g_240" class="t sa_240">Op/ </span>
<span id="t1h_240" class="t sa_240">En </span>
<span id="t1i_240" class="t sa_240">64-bit </span>
<span id="t1j_240" class="t sa_240">Mode </span>
<span id="t1k_240" class="t sa_240">Compat/ </span>
<span id="t1l_240" class="t sa_240">Leg Mode </span>
<span id="t1m_240" class="t sa_240">Description </span>
<span id="t1n_240" class="t s8_240">0F A3 /r </span><span id="t1o_240" class="t s8_240">BT r/m16, r16 </span><span id="t1p_240" class="t s8_240">MR </span><span id="t1q_240" class="t s8_240">Valid </span><span id="t1r_240" class="t s8_240">Valid </span><span id="t1s_240" class="t s8_240">Store selected bit in CF flag. </span>
<span id="t1t_240" class="t s8_240">0F A3 /r </span><span id="t1u_240" class="t s8_240">BT r/m32, r32 </span><span id="t1v_240" class="t s8_240">MR </span><span id="t1w_240" class="t s8_240">Valid </span><span id="t1x_240" class="t s8_240">Valid </span><span id="t1y_240" class="t s8_240">Store selected bit in CF flag. </span>
<span id="t1z_240" class="t s8_240">REX.W + 0F A3 /r </span><span id="t20_240" class="t s8_240">BT r/m64, r64 </span><span id="t21_240" class="t s8_240">MR </span><span id="t22_240" class="t s8_240">Valid </span><span id="t23_240" class="t s8_240">N.E. </span><span id="t24_240" class="t s8_240">Store selected bit in CF flag. </span>
<span id="t25_240" class="t s8_240">0F BA /4 ib </span><span id="t26_240" class="t s8_240">BT r/m16, imm8 </span><span id="t27_240" class="t s8_240">MI </span><span id="t28_240" class="t s8_240">Valid </span><span id="t29_240" class="t s8_240">Valid </span><span id="t2a_240" class="t s8_240">Store selected bit in CF flag. </span>
<span id="t2b_240" class="t s8_240">0F BA /4 ib </span><span id="t2c_240" class="t s8_240">BT r/m32, imm8 </span><span id="t2d_240" class="t s8_240">MI </span><span id="t2e_240" class="t s8_240">Valid </span><span id="t2f_240" class="t s8_240">Valid </span><span id="t2g_240" class="t s8_240">Store selected bit in CF flag. </span>
<span id="t2h_240" class="t s8_240">REX.W + 0F BA /4 ib </span><span id="t2i_240" class="t s8_240">BT r/m64, imm8 </span><span id="t2j_240" class="t s8_240">MI </span><span id="t2k_240" class="t s8_240">Valid </span><span id="t2l_240" class="t s8_240">N.E. </span><span id="t2m_240" class="t s8_240">Store selected bit in CF flag. </span>
<span id="t2n_240" class="t sa_240">Op/En </span><span id="t2o_240" class="t sa_240">Operand 1 </span><span id="t2p_240" class="t sa_240">Operand 2 </span><span id="t2q_240" class="t sa_240">Operand 3 </span><span id="t2r_240" class="t sa_240">Operand 4 </span>
<span id="t2s_240" class="t s8_240">MR </span><span id="t2t_240" class="t s8_240">ModRM:r/m (r) </span><span id="t2u_240" class="t s8_240">ModRM:reg (r) </span><span id="t2v_240" class="t s8_240">N/A </span><span id="t2w_240" class="t s8_240">N/A </span>
<span id="t2x_240" class="t s8_240">MI </span><span id="t2y_240" class="t s8_240">ModRM:r/m (r) </span><span id="t2z_240" class="t s8_240">imm8 </span><span id="t30_240" class="t s8_240">N/A </span><span id="t31_240" class="t s8_240">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
