  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1 
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.cpp' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.h' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/axil_mat_prod1.h' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/tb_axil_mat_prod1.cpp' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/GitHub/CoP-HW-SW_2024-2025/Lab0/axilite_matprod_files/HLS/tb_axil_mat_prod1.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=axil_mat_prod1' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z010clg400-1' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(11)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'clock_uncertainty=27%' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(12)
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.7ns.
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=0' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(13)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/hls_config.cfg(5)
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis/2024.2/vcxx/libexec/clang++"
   Compiling axil_mat_prod1.cpp_pre.cpp.tb.cpp
   Compiling tb_axil_mat_prod1.cpp_pre.cpp.tb.cpp
   Compiling apatb_axil_mat_prod1.cpp
   Compiling apatb_axil_mat_prod1_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Input Matrixes:
  -49    55    -1   -59 
  -21   -19    60     3 
   49   -16    37     7 
   36   -40   -33   -25 


  -63   -62    26    58 
  -23    62    47    13 
   10    26   -54    -2 
   40   -32    60   -16 

Software Matrix Multiplication:
 -548  8310 -2175 -1181 
 2480  1588 -4499 -1633 
-2069 -3292 -1056  2448 
-2678 -4770  -662  2034 


Hardware Matrix Multiplication:
 -548  8310 -2175 -1181 
 2480  1588 -4499 -1633 
-2069 -3292 -1056  2448 
-2678 -4770  -662  2034 

INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\GitHub\CoP-HW-SW_2024-2025\Lab0\Vitis\matrix_mult\axil_mat_prod1\hls\sim\verilog>set PATH= 

C:\GitHub\CoP-HW-SW_2024-2025\Lab0\Vitis\matrix_mult\axil_mat_prod1\hls\sim\verilog>call C:/Xilinx/Vivado/2024.2/bin/xelab xil_defaultlib.apatb_axil_mat_prod1_top glbl -Oenable_linking_all_libraries  -prj axil_mat_prod1.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib "ieee_proposed=./ieee_proposed" -s axil_mat_prod1  
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_axil_mat_prod1_top glbl -Oenable_linking_all_libraries -prj axil_mat_prod1.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s axil_mat_prod1 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/sim/verilog/AESL_axi_slave_BUS1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_BUS1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/sim/verilog/axil_mat_prod1.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_axil_mat_prod1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/sim/verilog/axil_mat_prod1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_mat_prod1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/sim/verilog/axil_mat_prod1_BUS1_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_mat_prod1_BUS1_s_axi
INFO: [VRFC 10-311] analyzing module axil_mat_prod1_BUS1_s_axi_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/sim/verilog/axil_mat_prod1_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_mat_prod1_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/sim/verilog/axil_mat_prod1_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_mat_prod1_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/sim/verilog/axil_mat_prod1_mul_4s_4s_4_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axil_mat_prod1_mul_4s_4s_4_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.axil_mat_prod1_BUS1_s_axi_ram(ME...
Compiling module xil_defaultlib.axil_mat_prod1_BUS1_s_axi_ram(DE...
Compiling module xil_defaultlib.axil_mat_prod1_BUS1_s_axi
Compiling module xil_defaultlib.axil_mat_prod1_mul_32s_32s_32_2_...
Compiling module xil_defaultlib.axil_mat_prod1_mul_4s_4s_4_1_1(N...
Compiling module xil_defaultlib.axil_mat_prod1_flow_control_loop...
Compiling module xil_defaultlib.axil_mat_prod1
Compiling module xil_defaultlib.AESL_axi_slave_BUS1
WARNING: [XSIM 43-3373] "C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/sim/verilog/AESL_axi_slave_BUS1.v" Line 1278. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/sim/verilog/AESL_axi_slave_BUS1.v" Line 1287. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/sim/verilog/AESL_axi_slave_BUS1.v" Line 1328. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/sim/verilog/AESL_axi_slave_BUS1.v" Line 1395. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/sim/verilog/AESL_axi_slave_BUS1.v" Line 1404. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
WARNING: [XSIM 43-3373] "C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/sim/verilog/AESL_axi_slave_BUS1.v" Line 1445. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf_default
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_axil_mat_prod1_top
Compiling module work.glbl
Built simulation snapshot axil_mat_prod1

****** xsim v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu May  8 14:17:37 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/axil_mat_prod1/xsim_script.tcl
# xsim {axil_mat_prod1} -autoloadwcfg -tclbatch {axil_mat_prod1.tcl}
Time resolution is 1 ps
source axil_mat_prod1.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "5485000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 5545 ns : File "C:/GitHub/CoP-HW-SW_2024-2025/Lab0/Vitis/matrix_mult/axil_mat_prod1/hls/sim/verilog/axil_mat_prod1.autotb.v" Line 299
## quit
INFO: [Common 17-206] Exiting xsim at Thu May  8 14:17:47 2025...
INFO: [COSIM 212-316] Starting C post checking ...
Input Matrixes:
  -49    55    -1   -59 
  -21   -19    60     3 
   49   -16    37     7 
   36   -40   -33   -25 


  -63   -62    26    58 
  -23    62    47    13 
   10    26   -54    -2 
   40   -32    60   -16 

Software Matrix Multiplication:
 -548  8310 -2175 -1181 
 2480  1588 -4499 -1633 
-2069 -3292 -1056  2448 
-2678 -4770  -662  2034 


Hardware Matrix Multiplication:
 -548  8310 -2175 -1181 
 2480  1588 -4499 -1633 
-2069 -3292 -1056  2448 
-2678 -4770  -662  2034 

INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 6 seconds. Total elapsed time: 86.412 seconds; peak allocated memory: 682.566 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 1m 35s
