# StopWatch_SoC
## 20/10/2019
Design of a SoPC based on an FPGA for counting and viewing seconds and hundredths of seconds.
Conception d’un SoPC basé sur un FPGA permettant de compter et de visualiser les secondes et les centièmes de secondes.

Languages and tools : VHDL, Embedded C, Quartus II, FPGA Altera DE1 Cyclone II
