
#Test, VAL:1 -> 1.2 -> 1.5 => 100(J), VAL: 2 -> 2.2 -> 2.5, Inc+I

file "db/cd_ai.template" { pattern
{SYS,	    SUBSYS,		  DEV,		    SUBDEV,		  SIGNAL,     PINI,		    VAL,	    SCAN		}
{SCL32,     -CDL02:,      VBx01,        -TT7201:,     Temp,		  "YES",		"5",		"Passive"	} #HWR
{SCL32,     -CDL02:,      VBx02,        -TT7201:,     Temp,		  "YES",		"5",		"Passive"	} #HWR
{SCL32,     -CDL02:,      VBx03,        -TT7201:,     Temp,		  "YES",		"5",		"Passive"	} #HWR
{SCL32,     -CDL02:,      VBx04,        -TT7201:,     Temp,		  "YES",		"5",		"Passive"	} #HWR
{SCL32,     -CDL02:,      VBx05,        -TT7201:,     Temp,		  "YES",		"5",		"Passive"	} #HWR
{SCL32,     -CDL02:,      VBx06,        -TT7201:,     Temp,		  "YES",		"5",		"Passive"	} #HWR
{SCL32,     -CDL02:,      VBx07,        -TT7201:,     Temp,		  "YES",		"5",		"Passive"	} #HWR
{SCL32,     -CDL02:,      VBx08,        -TT7201:,     Temp,		  "YES",		"5",		"Passive"	} #HWR
{SCL32,     -CDL02:,      VBx09,        -TT7201:,     Temp,		  "YES",		"5",		"Passive"	} #HWR
{SCL32,     -CDL02:,      VBx10,        -TT7201:,     Temp,		  "YES",		"5",		"Passive"	} #HWR
{SCL32,     -CDL02:,      VBx11,        -TT7201:,     Temp,		  "YES",		"5",		"Passive"	} #HWR
{SCL32,     -CDL02:,      VBx12,        -TT7201:,     Temp,		  "YES",		"5",		"Passive"	} #HWR
{SCL32,     -CDL02:,      VBx13,        -TT7201:,     Temp,		  "YES",		"5",		"Passive"	} #HWR
{SCL32,     -CDL03:,      VBx01,        -TT7201:,     Temp,		  "YES",		"5",		"Passive"	} #HWR
{SCL32,     -CDL03:,      VBx02,        -TT7201:,     Temp,		  "YES",		"5",		"Passive"	} #HWR
{SCL32,     -CDL03:,      VBx03,        -TT7201:,     Temp,		  "YES",		"5",		"Passive"	} #HWR
{SCL32,     -CDL03:,      VBx04,        -TT7201:,     Temp,		  "YES",		"5",		"Passive"	} #HWR
{SCL32,     -CDL03:,      VBx05,        -TT7201:,     Temp,		  "YES",		"5",		"Passive"	} #HWR
{SCL32,     -CDL03:,      VBx06,        -TT7201:,     Temp,		  "YES",		"5",		"Passive"	} #HWR
{SCL32,     -CDL03:,      VBx07,        -TT7201:,     Temp,		  "YES",		"5",		"Passive"	} #HWR
{SCL32,     -CDL03:,      VBx08,        -TT7201:,     Temp,		  "YES",		"5",		"Passive"	} #HWR
{SCL32,     -CDL03:,      VBx09,        -TT7201:,     Temp,		  "YES",		"5",		"Passive"	} #HWR
{SCL32,     -CDL03:,      VBx10,        -TT7201:,     Temp,		  "YES",		"5",		"Passive"	} #HWR
{SCL32,     -CDL03:,      VBx11,        -TT7201:,     Temp,		  "YES",		"5",		"Passive"	} #HWR
{SCL32,     -CDL03:,      VBx12,        -TT7201:,     Temp,		  "YES",		"5",		"Passive"	} #HWR
{SCL32,     -CDL03:,      VBx13,        -TT7201:,     Temp,		  "YES",		"5",		"Passive"	} #HWR
{SCL32,     -CDL03:,      VBx14,        -TT7201:,     Temp,		  "YES",		"5",		"Passive"	} #HWR
{SCL32,     -CDL03:,      VBx15,        -TT7201:,     Temp,		  "YES",		"5",		"Passive"	} #HWR
{SCL32,     -CDL03:,      VBx16,        -TT7201:,     Temp,		  "YES",		"5",		"Passive"	} #HWR
{SCL32,     -CDL03:,      VBx17,        -TT7201:,     Temp,		  "YES",		"5",		"Passive"	} #HWR
{SCL32,     -CDL03:,      VBx18,        -TT7201:,     Temp,		  "YES",		"5",		"Passive"	} #HWR
{SCL32,     -CDL03:,      VBx19,        -TT7201:,     Temp,		  "YES",		"5",		"Passive"	} #HWR
{P2DT,      -CDL04:,      VBx01,        -TT7201:,     Temp,		  "YES",		"5",		"Passive"	} #HWR
}

file "db/cd_ai_presseval.template" { pattern
{SYS,   	SUBSYS,		   DEV,		    SUBDEV,		  SIGNAL,		PINI,		VAL,		SCAN        }
{SCL32,     -CDL02:,       VBx01,		-PT7201:,     Press,		"YES",		"2.2",		"Passive"	} #HWR   
{SCL32,     -CDL02:,       VBx02,		-PT7201:,     Press,		"YES",		"2.2",		"Passive"	} #HWR
{SCL32,     -CDL02:,       VBx03,		-PT7201:,     Press,		"YES",		"2.2",		"Passive"	} #HWR
{SCL32,     -CDL02:,       VBx04,		-PT7201:,     Press,		"YES",		"2.2",		"Passive"	} #HWR
{SCL32,     -CDL02:,       VBx05,		-PT7201:,     Press,		"YES",		"2.2",		"Passive"	} #HWR
{SCL32,     -CDL02:,       VBx06,		-PT7201:,     Press,		"YES",		"2.2",		"Passive"	} #HWR
{SCL32,     -CDL02:,       VBx07,		-PT7201:,     Press,		"YES",		"2.2",		"Passive"	} #HWR
{SCL32,     -CDL02:,       VBx08,		-PT7201:,     Press,		"YES",		"2.2",		"Passive"	} #HWR
{SCL32,     -CDL02:,       VBx09,		-PT7201:,     Press,		"YES",		"2.2",		"Passive"	} #HWR
{SCL32,     -CDL02:,       VBx10,		-PT7201:,     Press,		"YES",		"2.2",		"Passive"	} #HWR
{SCL32,     -CDL02:,       VBx11,		-PT7201:,     Press,		"YES",		"2.2",		"Passive"	} #HWR
{SCL32,     -CDL02:,       VBx12,		-PT7201:,     Press,		"YES",		"2.2",		"Passive"	} #HWR   
{SCL32,     -CDL02:,       VBx13,		-PT7201:,     Press,		"YES",		"2.2",		"Passive"	} #HWR
{SCL32,     -CDL03:,       VBx01,		-PT7201:,     Press,		"YES",		"2.2",		"Passive"	} #HWR
{SCL32,     -CDL03:,       VBx02,		-PT7201:,     Press,		"YES",		"2.2",		"Passive"	} #HWR
{SCL32,     -CDL03:,       VBx03,		-PT7201:,     Press,		"YES",		"2.2",		"Passive"	} #HWR
{SCL32,     -CDL03:,       VBx04,		-PT7201:,     Press,		"YES",		"2.2",		"Passive"	} #HWR
{SCL32,     -CDL03:,       VBx05,		-PT7201:,     Press,		"YES",		"2.2",		"Passive"	} #HWR
{SCL32,     -CDL03:,       VBx06,		-PT7201:,     Press,		"YES",		"2.2",		"Passive"	} #HWR
{SCL32,     -CDL03:,       VBx07,		-PT7201:,     Press,		"YES",		"2.2",		"Passive"	} #HWR
{SCL32,     -CDL03:,       VBx08,		-PT7201:,     Press,		"YES",		"2.2",		"Passive"	} #HWR
{SCL32,     -CDL03:,       VBx09,		-PT7201:,     Press,		"YES",		"2.2",		"Passive"	} #HWR
{SCL32,     -CDL03:,       VBx10,		-PT7201:,     Press,		"YES",		"2.2",		"Passive"	} #HWR
{SCL32,     -CDL03:,       VBx11,		-PT7201:,     Press,		"YES",		"2.2",		"Passive"	} #HWR
{SCL32,     -CDL03:,       VBx12,		-PT7201:,     Press,		"YES",		"2.2",		"Passive"	} #HWR
{SCL32,     -CDL03:,       VBx13,		-PT7201:,     Press,		"YES",		"2.2",		"Passive"	} #HWR
{SCL32,     -CDL03:,       VBx14,		-PT7201:,     Press,		"YES",		"2.2",		"Passive"	} #HWR
{SCL32,     -CDL03:,       VBx15,		-PT7201:,     Press,		"YES",		"2.2",		"Passive"	} #HWR
{SCL32,     -CDL03:,       VBx16,		-PT7201:,     Press,		"YES",		"2.2",		"Passive"	} #HWR
{SCL32,     -CDL03:,       VBx17,		-PT7201:,     Press,		"YES",		"2.2",		"Passive"	} #HWR
{SCL32,     -CDL03:,       VBx18,		-PT7201:,     Press,		"YES",		"2.2",		"Passive"	} #HWR
{SCL32,     -CDL03:,       VBx19,		-PT7201:,     Press,		"YES",		"2.2",		"Passive"	} #HWR
{P2DT,      -CDL04:,       VBx01,       -PT7201:,     Press,		"YES",		"2.2",		"Passive"	} #HWR
}

###{"$(SYS)$(SUBSYS)$(DEV)-CV7301:Valve",	"$(SYS)$(SUBSYS):EBx01-PT7301:Press",	"$(SYS)$(SUBSYS):VBx02-PT7301:Press",	"$(SYS)$(SUBSYS):TBx03-PT7303:Press",	"E:=ABS(C-D);F:=ABS(C-B);(B<=H&&E<=G&&F<=G)?100:A+5",	"$(INPA)",	"$(INPA)"	}
###"D:=ABS(B-C);(D>=E)?A+0:(D<F)?100:(A>=100)?100:A+G"

file "db/calcout_ao.template" { pattern
{SYS,	    SUBSYS,         DEV,		SUBDEV,			CALC,			                  INPB,						             INPC,                                INPH,     INPK,  							            INPJ    }							
{SCL32,     -CDL02:,        VBx01,		-CV7201:,		"(C>H||K)?A:(A>=J)?A:(A+I)",      "SCL32-CDL02:VBx01-PT7201:Press",      "SCL32-CDL02:VBx01-TT7201:Temp",     "10",     "SCL32-CDL02:VBx01-PT7201:PressEval",       50      } #C12#1HWRA
{SCL32,     -CDL02:,        VBx01,		-XV7201:,		"(B<H)?A:J",                      "SCL32-CDL02:VBx01-CV7201:Valve",      "SCL32-CDL02:VBx01-TT7201:Temp",     "50",     "SCL32-CDL02:VBx01-PT7201:PressEval",       0       } #C12#2HWRA
{SCL32,     -CDL02:,        VBx02,		-CV7201:,		"(C>H||K)?A:(A>=J)?A:(A+I)",      "SCL32-CDL02:VBx02-PT7201:Press",      "SCL32-CDL02:VBx02-TT7201:Temp",     "10",     "SCL32-CDL02:VBx02-PT7201:PressEval",       50      } #C13#1HWRA
{SCL32,     -CDL02:,        VBx02,		-XV7201:,		"(B<H)?A:J",                      "SCL32-CDL02:VBx02-CV7201:Valve",      "SCL32-CDL02:VBx02-TT7201:Temp",     "50",     "SCL32-CDL02:VBx02-PT7201:PressEval",       0       } #C13#2HWRA
{SCL32,     -CDL02:,        VBx03,		-CV7201:,		"(C>H||K)?A:(A>=J)?A:(A+I)",      "SCL32-CDL02:VBx03-PT7201:Press",      "SCL32-CDL02:VBx03-TT7201:Temp",     "10",     "SCL32-CDL02:VBx03-PT7201:PressEval",       50      } #C14#1HWRA
{SCL32,     -CDL02:,        VBx03,		-XV7201:,		"(B<H)?A:J",                      "SCL32-CDL02:VBx03-CV7201:Valve",      "SCL32-CDL02:VBx03-TT7201:Temp",     "50",     "SCL32-CDL02:VBx03-PT7201:PressEval",       0       } #C14#2HWRA
{SCL32,     -CDL02:,        VBx04,		-CV7201:,		"(C>H||K)?A:(A>=J)?A:(A+I)",      "SCL32-CDL02:VBx04-PT7201:Press",      "SCL32-CDL02:VBx04-TT7201:Temp",     "10",     "SCL32-CDL02:VBx04-PT7201:PressEval",       50      } #C15#1HWRA
{SCL32,     -CDL02:,        VBx04,		-XV7201:,		"(B<H)?A:J",                      "SCL32-CDL02:VBx04-CV7201:Valve",      "SCL32-CDL02:VBx04-TT7201:Temp",     "50",     "SCL32-CDL02:VBx04-PT7201:PressEval",       0       } #C15#2HWRA
{SCL32,     -CDL02:,        VBx05,		-CV7201:,		"(C>H||K)?A:(A>=J)?A:(A+I)",      "SCL32-CDL02:VBx05-PT7201:Press",      "SCL32-CDL02:VBx05-TT7201:Temp",     "10",     "SCL32-CDL02:VBx05-PT7201:PressEval",       50      } #C16#1HWRA
{SCL32,     -CDL02:,        VBx05,		-XV7201:,		"(B<H)?A:J",                      "SCL32-CDL02:VBx05-CV7201:Valve",      "SCL32-CDL02:VBx05-TT7201:Temp",     "50",     "SCL32-CDL02:VBx05-PT7201:PressEval",       0       } #C16#2HWRA
{SCL32,     -CDL02:,        VBx06,		-CV7201:,		"(C>H||K)?A:(A>=J)?A:(A+I)",      "SCL32-CDL02:VBx06-PT7201:Press",      "SCL32-CDL02:VBx06-TT7201:Temp",     "10",     "SCL32-CDL02:VBx06-PT7201:PressEval",       50      } #C17#1HWRA
{SCL32,     -CDL02:,        VBx06,		-XV7201:,		"(B<H)?A:J",                      "SCL32-CDL02:VBx06-CV7201:Valve",      "SCL32-CDL02:VBx06-TT7201:Temp",     "50",     "SCL32-CDL02:VBx06-PT7201:PressEval",       0       } #C17#2HWRA
{SCL32,     -CDL02:,        VBx07,		-CV7201:,		"(C>H||K)?A:(A>=J)?A:(A+I)",      "SCL32-CDL02:VBx07-PT7201:Press",      "SCL32-CDL02:VBx07-TT7201:Temp",     "10",     "SCL32-CDL02:VBx07-PT7201:PressEval",       50      } #C18#1HWRA
{SCL32,     -CDL02:,        VBx07,		-XV7201:,		"(B<H)?A:J",                      "SCL32-CDL02:VBx07-CV7201:Valve",      "SCL32-CDL02:VBx07-TT7201:Temp",     "50",     "SCL32-CDL02:VBx07-PT7201:PressEval",       0       } #C18#2HWRA
{SCL32,     -CDL02:,        VBx08,		-CV7201:,		"(C>H||K)?A:(A>=J)?A:(A+I)",      "SCL32-CDL02:VBx08-PT7201:Press",      "SCL32-CDL02:VBx08-TT7201:Temp",     "10",     "SCL32-CDL02:VBx08-PT7201:PressEval",       50      } #C19#1HWRA
{SCL32,     -CDL02:,        VBx08,		-XV7201:,		"(B<H)?A:J",                      "SCL32-CDL02:VBx08-CV7201:Valve",      "SCL32-CDL02:VBx08-TT7201:Temp",     "50",     "SCL32-CDL02:VBx08-PT7201:PressEval",       0       } #C19#2HWRA
{SCL32,     -CDL02:,        VBx09,		-CV7201:,		"(C>H||K)?A:(A>=J)?A:(A+I)",      "SCL32-CDL02:VBx09-PT7201:Press",      "SCL32-CDL02:VBx09-TT7201:Temp",     "10",     "SCL32-CDL02:VBx09-PT7201:PressEval",       50      } #C20#1HWRA
{SCL32,     -CDL02:,        VBx09,		-XV7201:,		"(B<H)?A:J",                      "SCL32-CDL02:VBx09-CV7201:Valve",      "SCL32-CDL02:VBx09-TT7201:Temp",     "50",     "SCL32-CDL02:VBx09-PT7201:PressEval",       0       } #C20#2HWRA
{SCL32,     -CDL02:,        VBx10,		-CV7201:,		"(C>H||K)?A:(A>=J)?A:(A+I)",      "SCL32-CDL02:VBx10-PT7201:Press",      "SCL32-CDL02:VBx10-TT7201:Temp",     "10",     "SCL32-CDL02:VBx10-PT7201:PressEval",       50      } #C21#1HWRA
{SCL32,     -CDL02:,        VBx10,		-XV7201:,		"(B<H)?A:J",                      "SCL32-CDL02:VBx10-CV7201:Valve",      "SCL32-CDL02:VBx10-TT7201:Temp",     "50",     "SCL32-CDL02:VBx10-PT7201:PressEval",       0       } #C21#2HWRA
{SCL32,     -CDL02:,        VBx11,		-CV7201:,		"(C>H||K)?A:(A>=J)?A:(A+I)",      "SCL32-CDL02:VBx11-PT7201:Press",      "SCL32-CDL02:VBx11-TT7201:Temp",     "10",     "SCL32-CDL02:VBx11-PT7201:PressEval",       50      } #C22#1HWRA
{SCL32,     -CDL02:,        VBx11,		-XV7201:,		"(B<H)?A:J",                      "SCL32-CDL02:VBx11-CV7201:Valve",      "SCL32-CDL02:VBx11-TT7201:Temp",     "50",     "SCL32-CDL02:VBx11-PT7201:PressEval",       0       } #C22#2HWRA
{SCL32,     -CDL02:,        VBx12,		-CV7201:,		"(C>H||K)?A:(A>=J)?A:(A+I)",      "SCL32-CDL02:VBx12-PT7201:Press",      "SCL32-CDL02:VBx12-TT7201:Temp",     "10",     "SCL32-CDL02:VBx12-PT7201:PressEval",       50      } #C23#1HWRA
{SCL32,     -CDL02:,        VBx12,		-XV7201:,		"(B<H)?A:J",                      "SCL32-CDL02:VBx12-CV7201:Valve",      "SCL32-CDL02:VBx12-TT7201:Temp",     "50",     "SCL32-CDL02:VBx12-PT7201:PressEval",       0       } #C23#2HWRA
{SCL32,     -CDL02:,        VBx13,		-CV7201:,		"(C>H||K)?A:(A>=J)?A:(A+I)",      "SCL32-CDL02:VBx13-PT7201:Press",      "SCL32-CDL02:VBx13-TT7201:Temp",     "10",     "SCL32-CDL02:VBx13-PT7201:PressEval",       50      } #C24#1HWRA
{SCL32,     -CDL02:,        VBx13,		-XV7201:,		"(B<H)?A:J",                      "SCL32-CDL02:VBx13-CV7201:Valve",      "SCL32-CDL02:VBx13-TT7201:Temp",     "50",     "SCL32-CDL02:VBx13-PT7201:PressEval",       0       } #C24#2HWRA
{SCL32,     -CDL03:,        VBx01,		-CV7201:,		"(C>H||K)?A:(A>=J)?A:(A+I)",      "SCL32-CDL03:VBx01-PT7201:Press",      "SCL32-CDL03:VBx01-TT7201:Temp",     "10",     "SCL32-CDL03:VBx01-PT7201:PressEval",       50      } #C25#1HWRB
{SCL32,     -CDL03:,        VBx01,		-XV7201:,		"(B<H)?A:J",                      "SCL32-CDL03:VBx01-CV7201:Valve",      "SCL32-CDL03:VBx01-TT7201:Temp",     "50",     "SCL32-CDL03:VBx01-PT7201:PressEval",       0       } #C25#2HWRB
{SCL32,     -CDL03:,        VBx02,		-CV7201:,		"(C>H||K)?A:(A>=J)?A:(A+I)",      "SCL32-CDL03:VBx02-PT7201:Press",      "SCL32-CDL03:VBx02-TT7201:Temp",     "10",     "SCL32-CDL03:VBx02-PT7201:PressEval",       50      } #C26#1HWRB
{SCL32,     -CDL03:,        VBx02,		-XV7201:,		"(B<H)?A:J",                      "SCL32-CDL03:VBx02-CV7201:Valve",      "SCL32-CDL03:VBx02-TT7201:Temp",     "50",     "SCL32-CDL03:VBx02-PT7201:PressEval",       0       } #C26#2HWRB
{SCL32,     -CDL03:,        VBx03,		-CV7201:,		"(C>H||K)?A:(A>=J)?A:(A+I)",      "SCL32-CDL03:VBx03-PT7201:Press",      "SCL32-CDL03:VBx03-TT7201:Temp",     "10",     "SCL32-CDL03:VBx03-PT7201:PressEval",       50      } #C27#1HWRB
{SCL32,     -CDL03:,        VBx03,		-XV7201:,		"(B<H)?A:J",                      "SCL32-CDL03:VBx03-CV7201:Valve",      "SCL32-CDL03:VBx03-TT7201:Temp",     "50",     "SCL32-CDL03:VBx03-PT7201:PressEval",       0       } #C27#2HWRB
{SCL32,     -CDL03:,        VBx04,		-CV7201:,		"(C>H||K)?A:(A>=J)?A:(A+I)",      "SCL32-CDL03:VBx04-PT7201:Press",      "SCL32-CDL03:VBx04-TT7201:Temp",     "10",     "SCL32-CDL03:VBx04-PT7201:PressEval",       50      } #C28#1HWRB
{SCL32,     -CDL03:,        VBx04,		-XV7201:,		"(B<H)?A:J",                      "SCL32-CDL03:VBx04-CV7201:Valve",      "SCL32-CDL03:VBx04-TT7201:Temp",     "50",     "SCL32-CDL03:VBx04-PT7201:PressEval",       0       } #C28#2HWRB
{SCL32,     -CDL03:,        VBx05,		-CV7201:,		"(C>H||K)?A:(A>=J)?A:(A+I)",      "SCL32-CDL03:VBx05-PT7201:Press",      "SCL32-CDL03:VBx05-TT7201:Temp",     "10",     "SCL32-CDL03:VBx05-PT7201:PressEval",       50      } #C29#1HWRB
{SCL32,     -CDL03:,        VBx05,		-XV7201:,		"(B<H)?A:J",                      "SCL32-CDL03:VBx05-CV7201:Valve",      "SCL32-CDL03:VBx05-TT7201:Temp",     "50",     "SCL32-CDL03:VBx05-PT7201:PressEval",       0       } #C29#2HWRB
{SCL32,     -CDL03:,        VBx06,		-CV7201:,		"(C>H||K)?A:(A>=J)?A:(A+I)",      "SCL32-CDL03:VBx06-PT7201:Press",      "SCL32-CDL03:VBx06-TT7201:Temp",     "10",     "SCL32-CDL03:VBx06-PT7201:PressEval",       50      } #C30#1HWRB
{SCL32,     -CDL03:,        VBx06,		-XV7201:,		"(B<H)?A:J",                      "SCL32-CDL03:VBx06-CV7201:Valve",      "SCL32-CDL03:VBx06-TT7201:Temp",     "50",     "SCL32-CDL03:VBx06-PT7201:PressEval",       0       } #C30#2HWRB
{SCL32,     -CDL03:,        VBx07,		-CV7201:,		"(C>H||K)?A:(A>=J)?A:(A+I)",      "SCL32-CDL03:VBx07-PT7201:Press",      "SCL32-CDL03:VBx07-TT7201:Temp",     "10",     "SCL32-CDL03:VBx07-PT7201:PressEval",       50      } #C31#1HWRB
{SCL32,     -CDL03:,        VBx07,		-XV7201:,		"(B<H)?A:J",                      "SCL32-CDL03:VBx07-CV7201:Valve",      "SCL32-CDL03:VBx07-TT7201:Temp",     "50",     "SCL32-CDL03:VBx07-PT7201:PressEval",       0       } #C31#2HWRB
{SCL32,     -CDL03:,        VBx08,		-CV7201:,		"(C>H||K)?A:(A>=J)?A:(A+I)",      "SCL32-CDL03:VBx08-PT7201:Press",      "SCL32-CDL03:VBx08-TT7201:Temp",     "10",     "SCL32-CDL03:VBx08-PT7201:PressEval",       50      } #C32#1HWRB
{SCL32,     -CDL03:,        VBx08,		-XV7201:,		"(B<H)?A:J",                      "SCL32-CDL03:VBx08-CV7201:Valve",      "SCL32-CDL03:VBx08-TT7201:Temp",     "50",     "SCL32-CDL03:VBx08-PT7201:PressEval",       0       } #C32#2HWRB
{SCL32,     -CDL03:,        VBx09,		-CV7201:,		"(C>H||K)?A:(A>=J)?A:(A+I)",      "SCL32-CDL03:VBx09-PT7201:Press",      "SCL32-CDL03:VBx09-TT7201:Temp",     "10",     "SCL32-CDL03:VBx09-PT7201:PressEval",       50      } #C33#1HWRB
{SCL32,     -CDL03:,        VBx09,		-XV7201:,		"(B<H)?A:J",                      "SCL32-CDL03:VBx09-CV7201:Valve",      "SCL32-CDL03:VBx09-TT7201:Temp",     "50",     "SCL32-CDL03:VBx09-PT7201:PressEval",       0       } #C33#2HWRB
{SCL32,     -CDL03:,        VBx10,		-CV7201:,		"(C>H||K)?A:(A>=J)?A:(A+I)",      "SCL32-CDL03:VBx10-PT7201:Press",      "SCL32-CDL03:VBx10-TT7201:Temp",     "10",     "SCL32-CDL03:VBx10-PT7201:PressEval",       50      } #C34#1HWRB
{SCL32,     -CDL03:,        VBx10,		-XV7201:,		"(B<H)?A:J",                      "SCL32-CDL03:VBx10-CV7201:Valve",      "SCL32-CDL03:VBx10-TT7201:Temp",     "50",     "SCL32-CDL03:VBx10-PT7201:PressEval",       0       } #C34#2HWRB
{SCL32,     -CDL03:,        VBx11,		-CV7201:,		"(C>H||K)?A:(A>=J)?A:(A+I)",      "SCL32-CDL03:VBx11-PT7201:Press",      "SCL32-CDL03:VBx11-TT7201:Temp",     "10",     "SCL32-CDL03:VBx11-PT7201:PressEval",       50      } #C35#1HWRB
{SCL32,     -CDL03:,        VBx11,		-XV7201:,		"(B<H)?A:J",                      "SCL32-CDL03:VBx11-CV7201:Valve",      "SCL32-CDL03:VBx11-TT7201:Temp",     "50",     "SCL32-CDL03:VBx11-PT7201:PressEval",       0       } #C35#2HWRB
{SCL32,     -CDL03:,        VBx12,		-CV7201:,		"(C>H||K)?A:(A>=J)?A:(A+I)",      "SCL32-CDL03:VBx12-PT7201:Press",      "SCL32-CDL03:VBx12-TT7201:Temp",     "10",     "SCL32-CDL03:VBx12-PT7201:PressEval",       50      } #C36#1HWRB
{SCL32,     -CDL03:,        VBx12,		-XV7201:,		"(B<H)?A:J",                      "SCL32-CDL03:VBx12-CV7201:Valve",      "SCL32-CDL03:VBx12-TT7201:Temp",     "50",     "SCL32-CDL03:VBx12-PT7201:PressEval",       0       } #C36#2HWRB
{SCL32,     -CDL03:,        VBx13,		-CV7201:,		"(C>H||K)?A:(A>=J)?A:(A+I)",      "SCL32-CDL03:VBx13-PT7201:Press",      "SCL32-CDL03:VBx13-TT7201:Temp",     "10",     "SCL32-CDL03:VBx13-PT7201:PressEval",       50      } #C37#1HWRB
{SCL32,     -CDL03:,        VBx13,		-XV7201:,		"(B<H)?A:J",                      "SCL32-CDL03:VBx13-CV7201:Valve",      "SCL32-CDL03:VBx13-TT7201:Temp",     "50",     "SCL32-CDL03:VBx13-PT7201:PressEval",       0       } #C37#2HWRB
{SCL32,     -CDL03:,        VBx14,		-CV7201:,		"(C>H||K)?A:(A>=J)?A:(A+I)",      "SCL32-CDL03:VBx14-PT7201:Press",      "SCL32-CDL03:VBx14-TT7201:Temp",     "10",     "SCL32-CDL03:VBx14-PT7201:PressEval",       50      } #C38#1HWRB
{SCL32,     -CDL03:,        VBx14,		-XV7201:,		"(B<H)?A:J",                      "SCL32-CDL03:VBx14-CV7201:Valve",      "SCL32-CDL03:VBx14-TT7201:Temp",     "50",     "SCL32-CDL03:VBx14-PT7201:PressEval",       0       } #C38#2HWRB
{SCL32,     -CDL03:,        VBx15,		-CV7201:,		"(C>H||K)?A:(A>=J)?A:(A+I)",      "SCL32-CDL03:VBx15-PT7201:Press",      "SCL32-CDL03:VBx15-TT7201:Temp",     "10",     "SCL32-CDL03:VBx15-PT7201:PressEval",       50      } #C39#1HWRB
{SCL32,     -CDL03:,        VBx15,		-XV7201:,		"(B<H)?A:J",                      "SCL32-CDL03:VBx15-CV7201:Valve",      "SCL32-CDL03:VBx15-TT7201:Temp",     "50",     "SCL32-CDL03:VBx15-PT7201:PressEval",       0       } #C39#2HWRB
{SCL32,     -CDL03:,        VBx16,		-CV7201:,		"(C>H||K)?A:(A>=J)?A:(A+I)",      "SCL32-CDL03:VBx16-PT7201:Press",      "SCL32-CDL03:VBx16-TT7201:Temp",     "10",     "SCL32-CDL03:VBx16-PT7201:PressEval",       50      } #C40#1HWRB
{SCL32,     -CDL03:,        VBx16,		-XV7201:,		"(B<H)?A:J",                      "SCL32-CDL03:VBx16-CV7201:Valve",      "SCL32-CDL03:VBx16-TT7201:Temp",     "50",     "SCL32-CDL03:VBx16-PT7201:PressEval",       0       } #C40#2HWRB
{SCL32,     -CDL03:,        VBx17,		-CV7201:,		"(C>H||K)?A:(A>=J)?A:(A+I)",      "SCL32-CDL03:VBx17-PT7201:Press",      "SCL32-CDL03:VBx17-TT7201:Temp",     "10",     "SCL32-CDL03:VBx17-PT7201:PressEval",       50      } #C41#1HWRB
{SCL32,     -CDL03:,        VBx17,		-XV7201:,		"(B<H)?A:J",                      "SCL32-CDL03:VBx17-CV7201:Valve",      "SCL32-CDL03:VBx17-TT7201:Temp",     "50",     "SCL32-CDL03:VBx17-PT7201:PressEval",       0       } #C41#2HWRB
{SCL32,     -CDL03:,        VBx18,		-CV7201:,		"(C>H||K)?A:(A>=J)?A:(A+I)",      "SCL32-CDL03:VBx18-PT7201:Press",      "SCL32-CDL03:VBx18-TT7201:Temp",     "10",     "SCL32-CDL03:VBx18-PT7201:PressEval",       50      } #C42#1HWRB
{SCL32,     -CDL03:,        VBx18,		-XV7201:,		"(B<H)?A:J",                      "SCL32-CDL03:VBx18-CV7201:Valve",      "SCL32-CDL03:VBx18-TT7201:Temp",     "50",     "SCL32-CDL03:VBx18-PT7201:PressEval",       0       } #C42#2HWRB
{SCL32,     -CDL03:,        VBx19,		-CV7201:,		"(C>H||K)?A:(A>=J)?A:(A+I)",      "SCL32-CDL03:VBx19-PT7201:Press",      "SCL32-CDL03:VBx19-TT7201:Temp",     "10",     "SCL32-CDL03:VBx19-PT7201:PressEval",       50      } #C43#1HWRB
{SCL32,     -CDL03:,        VBx19,		-XV7201:,		"(B<H)?A:J",                      "SCL32-CDL03:VBx19-CV7201:Valve",      "SCL32-CDL03:VBx19-TT7201:Temp",     "50",     "SCL32-CDL03:VBx19-PT7201:PressEval",       0       } #C43#2HWRB
{P2DT,      -CDL04:,        VBx01,		-CV7201:,		"(C>H||K)?A:(A>=J)?A:(A+I)",      "P2DT-CDL04:VBx01-PT7201:Press",       "P2DT-CDL04:VBx01-TT7201:Temp",      "10",     "P2DT-CDL04:VBx01-PT7201:PressEval",        50      } #C44#1P2DT
{P2DT,      -CDL04:,        VBx01,		-XV7201:,		"(B<H)?A:J",                      "P2DT-CDL04:VBx01-CV7201:Valve",       "P2DT-CDL04:VBx01-TT7201:Temp",      "50",     "P2DT-CDL04:VBx01-PT7201:PressEval",        0       } #C44#2P2DT
}