<p><style type='text/css'>/*<![CDATA[*/
div.rbtoc1759724203351 {padding: 0px;}
div.rbtoc1759724203351 ul {list-style: disc;margin-left: 0px;}
div.rbtoc1759724203351 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class='toc-macro rbtoc1759724203351'>
<ul class='toc-indentation'>
<li><a href='#DCETestplan-'></a></li>
<li><a href='#DCETestplan-1.Introduction'>1.Introduction</a></li>
<li><a href='#DCETestplan-2.TestbenchDescription'>2. Test bench Description</a>
<ul class='toc-indentation'>
<li><a href='#DCETestplan-2.1TBdiagram'>2.1 TB diagram</a>
<ul class='toc-indentation'>
<li><a href='#DCETestplan-2.2.1BFMs'>2.2.1 BFMs</a></li>
</ul>
</li>
</ul>
</li>
<li><a href='#DCETestplan-3.ConfigurationSpace'>3. Configuration Space</a></li>
<li><a href='#DCETestplan-4.Checks'>4. Checks</a>
<ul class='toc-indentation'>
<li><a href='#DCETestplan-4.1DirectoryManagerChecker'>4.1 Directory Manager Checker</a></li>
<li><a href='#DCETestplan-4.2DCEChecker'>4.2 DCE Checker</a></li>
<li><a href='#DCETestplan-4.3MiscellaneousChecks'>4.3 Miscellaneous Checks</a></li>
</ul>
</li>
<li><a href='#DCETestplan-5.Tests'>5. Tests</a></li>
<li><a href='#DCETestplan-6.Coverage'>6. Coverage</a></li>
</ul>
</div></p><h1 id="DCETestplan-"><strong><br/></strong></h1><h1 id="DCETestplan-1.Introduction"><strong>1.Introduction</strong></h1><div><strong><br/></strong></div><div><p>This document provides a detailed testplan for verifying DCE. The initial sections describe the test bench high level architecture. The functionality of the main components and how they interact with other components are discussed. The later part of the document discusses DCE configurations that are part of the nightly regression. All these APF’s are configured so that all NCOREv2.0 features with respect to DCE are covered. At the end, the document goes over all the tests executed.</p></div><h1 id="DCETestplan-2.TestbenchDescription"><strong style="font-size: 24.0px;">2. Test bench</strong><strong style="font-size: 24.0px;"> Description</strong></h1><h2 id="DCETestplan-2.1TBdiagram"><strong style="font-size: 24.0px;">2.1 TB diagram</strong></h2><p><strong style="font-size: 24.0px;">2.2 List and Description of the TB components</strong></p><p>Below are the list of components DCE unit test-bench instantiates.</p><p>            <strong>Test-bench:</strong>  module dce_tb_top ($CONCERTO_TOP/dv/dve/tb/<a class="external-link" href="http://dce_tb_top.sv" rel="nofollow">dce_tb_top.sv</a>) is the top module that instantiates DUT to respective interfaces. Instances of the interfaces are forwarded to test-bench using uvm_resource_db methodology. This module also probes certain RTL signals that are needed for Checkers/Coverage collectors and assertions. At time 0, creation of all test-bench components are initiated by calling run_test() method.</p><p>            <strong>dce_unit_test:</strong> This is the high-level class ($CONCERTO_TOP/dv/tests/<a class="external-link" href="http://dce_unit_test.sv" rel="nofollow">dce_unit_test.sv</a>) that creates all the UVM components from top to bottom. Depending on the knobs (plusargs), respective Sequences are constructed and stimulus is driven/collected. This component constructs DCE environment and DCE environment configuration object. Various tests and are described latter in this document.</p><p>           <strong> dce_env:</strong> This component will build DCE environment by instantiating all agents and checkers. ($CONCERTO_TOP/dv/dce/env/dce_env.svh). SFI Master/Slave agents OCP agent and IRQ agent are instantiated. There are two checkers in DCE environment, directory manager Cycle accurate checker and DCE checker to check all other logic expect for Directory manager lookups. Both the checkers are ($CONCERTO_TOP/dv/dce/env/dce_dirm_scoreboard.svh) and ($CONCERTO_TOP/dv/dce/env/dce_scoreboard.svh). In addition, dirm checker instantiates directory model (behavior model to mimic RTL behavior) for stores and checks. More detailed explanation on various checks to follow on.</p><h3 id="DCETestplan-2.2.1BFMs"><strong>2.2.1 BFMs</strong></h3><p> </p><p>All tests in DCE environment start virtual sequences that instantiate SFI Master/Slave Sequences and CSR sequences. This virtual sequence instantiates SFI master/Salve sequences which act has BFM’s. There is a common Data structure that is instantiated in both the Sequences wihich determines the type of CmdReq’s, UpdReq’s to drive and depending on Snp, Mrd, Str requests what type of responses to drive. There are multiple interface/application specific sequences that are executed in virtual sequence depending on the test functionality. Below are all the files</p><ol><li>CONCERTO_TOP/dv/dce/env/seq/bfm_cache_model.svh</li><li>$CONCERTO_TOP/dv/dce/env/seq/dce_addr_generator.svh</li><li>$CONCERTO_TOP/dv/dce/env/seq/dce_base_seq.svh</li><li>$CONCERTO_TOP/dv/dce/env/seq/dce_misc_seq.svh</li><li>$CONCERTO_TOP/dv/dce/env/seq/dce_ralgen_seq.svh</li><li>$CONCERTO_TOP/dv/dce/env/seq/dce_sfi_mst_base_seq.svh</li><li>$CONCERTO_TOP/dv/dce/env/seq/dce_sfi_slv_base_seq.svh </li><li>$CONCERTO_TOP/dv/dce/env/seq/dce_virtual_sequence_lib.svh</li></ol><h1 id="DCETestplan-3.ConfigurationSpace"><strong>3. Configuration Space</strong></h1><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p><strong>Cfg1</strong></p></td><td class="confluenceTd"><p><strong>Cfg2</strong></p></td><td class="confluenceTd"><p><strong>Cfg3</strong></p></td><td class="confluenceTd"><p><strong>Cfg4</strong></p></td><td class="confluenceTd"><p><strong>Cfg5</strong></p></td><td class="confluenceTd"><p><strong>Cfg6</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>Aiu</strong></p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>numAius</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>7</p></td><td class="confluenceTd"><p>12</p></td><td class="confluenceTd"><p>14</p></td><td class="confluenceTd"><p>15</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>2-intrlv</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>4-intrlv</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>ace’s</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>10</p></td><td class="confluenceTd"><p>11</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>acelite’s</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>4</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>dvmcapb msg/snp</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1,2</p></td><td class="confluenceTd"><p>3,4</p></td><td class="confluenceTd"><p>3,3</p></td><td class="confluenceTd"><p>7,7</p></td><td class="confluenceTd"><p>6/7</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>nProcId’s</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1,1,1,5,4</p></td><td class="confluenceTd"><p>4,4,3,4,2</p></td><td class="confluenceTd"><p>1,4,4,1,4,5,4,4,4</p></td><td class="confluenceTd"><p>4,4,4,4,4,4,4,3,4,4,4</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>nCmdInFlight</p></td><td class="confluenceTd"><p>8,8</p></td><td class="confluenceTd"><p>12, 4 4</p></td><td class="confluenceTd"><p>4,4,4,11,4,4,4</p></td><td class="confluenceTd"><p>4,4,4,4,16,16,12,6,6,6,6,16</p></td><td class="confluenceTd"><p>8,3,3,4,2,15,15,5,15,4,1,1,6,12</p></td><td class="confluenceTd"><p>15,4,4,4,4,4,4,15,4,5,7,3,4,4,4,4</p></td></tr><tr><td class="confluenceTd"><p><strong>Bridge</strong></p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>numAius</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>4</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>2-intrlv</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>4-intrlv</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>ioCache</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>4</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>nCmdInFlight</p></td><td class="confluenceTd"><p>4,4,4,4</p></td><td class="confluenceTd"><p>4,4,4,4,4,4,4,4</p></td><td class="confluenceTd"><p>4,4,4,3</p></td><td class="confluenceTd"><p>4,4,4,4</p></td><td class="confluenceTd"><p>4,4,4,4,4,1</p></td><td class="confluenceTd"><p>4,4,4,4</p></td></tr><tr><td class="confluenceTd"><p><strong>Dce</strong></p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>nDces</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>portBits</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>17,18</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>15,16, [9], [10]</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>nAttCtrlEntries</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>64</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>128</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>64</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>nAttSkidEntries</p></td><td class="confluenceTd"><p>32</p></td><td class="confluenceTd"><p>52</p></td><td class="confluenceTd"><p>50</p></td><td class="confluenceTd"><p>116</p></td><td class="confluenceTd"><p>113</p></td><td class="confluenceTd"><p>101</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>nExmon</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>2</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>nDtfEnteries</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>3</p></td></tr><tr><td class="confluenceTd"><p><strong> SnoopFilter</strong></p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>nSF</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>6</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>nTF</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>6</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>NullFilter</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>nSnoopInFlight</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>2, 3</p></td><td class="confluenceTd"><p>1,5</p></td><td class="confluenceTd"><p>5,3,7</p></td><td class="confluenceTd"><p>4,5,5,1</p></td><td class="confluenceTd"><p>8,5,13,4,6,2</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>setsXways</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>32Kx32</p></td><td class="confluenceTd"><p>1x1, 256x1</p></td><td class="confluenceTd"><p>8x3, 8x3</p></td><td class="confluenceTd"><p>4x8,4x8,4x8</p></td><td class="confluenceTd"><p>16x4, 16x4, 16x4, 16x4, 16x4, 16x4</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>nCoarseFilters</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>3</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>eosCoarse</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>2</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>pvCoarse</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>HintsEnabled</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>VctbEntries</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>64,0</p></td><td class="confluenceTd"><p>7,8</p></td><td class="confluenceTd"><p>0,0,7,5</p></td><td class="confluenceTd"><p>16,8,12,3,3,2</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>errorProtection</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>ECC</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>ErrorStorage</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>1all</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>1all,1all</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>1each,1all,1all,1all,1each,1each</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p><strong>Dmi</strong></p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>nMemoryRegions</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>4</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>numDmis</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>8</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>2-intrlv</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>3-intrlv</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>2</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>4-intrlv</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>nMrdInFlight</p></td><td class="confluenceTd"><p>4,4,4,4</p></td><td class="confluenceTd"><p>4,4,2,2,2</p></td><td class="confluenceTd"><p>1,1,1,2,2,2</p></td><td class="confluenceTd"><p>16,16,16,4,4,4,4,4</p></td><td class="confluenceTd"><p>4,4,4,4,4,4</p></td><td class="confluenceTd"><p>4,4,4,4,4,4,4,4</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p><strong>SecAttribute</strong></p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td></tr><tr><td class="confluenceTd"><p><strong>Priority_level</strong></p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>3</p></td></tr><tr><td class="confluenceTd"><p><strong>Resiliency</strong></p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Unit Delay</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p>0</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Error Protection</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>ECC</p></td><td class="confluenceTd"><p>Parity</p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr></tbody></table></div><p><strong><br/></strong></p><p> </p><h1 id="DCETestplan-4.Checks"><strong>4.</strong> <strong>Checks</strong></h1><p> </p><div><p>DCE environment has 2 checkers.</p><ol><li>Directory Manager Checker </li><li>DCE Checker<br/><br/>The Directory manager checker functionality is to correctly predict/check Lookups and the ATT linked list order. <br/>The DCE checker checks all other checks expect for Directory manager lookups. These values are inputs to this checker that is probed from RTL.</li></ol><h2 id="DCETestplan-4.1DirectoryManagerChecker"><strong>4.1 Directory Manager Checker</strong></h2><p> This checker implements a behavior directory model that mimics the behavior of RTL.</p><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>Checks</strong></p></td><td class="confluenceTd"><p><strong>Description</strong></p></td></tr><tr><td class="confluenceTd"><p>ATT linked list check</p></td><td class="confluenceTd"><p>Predicts which transactions after P2 will be Active or go to sleep. Also, checks that transactions wake up in correct order.</p></td></tr><tr><td class="confluenceTd"><p>Lookup request check</p></td><td class="confluenceTd"><p>Records the transaction information on lookups and then checks that given {olv, slv} values are correct on P2 (directory response). Predicts olv, slv values by lookup into directory model.</p></td></tr><tr><td class="confluenceTd"><p>Update request check</p></td><td class="confluenceTd"><p>Determines if the Update request is going to be dropped or if it clears the valid bits of olv/slv.  On next lookup to same cacheline, checks that prior update has taken right effect.</p></td></tr><tr><td class="confluenceTd"><p>Wake request check</p></td><td class="confluenceTd"><p>Checks if transactions are expected on Wake interface. Also, checks that given {olv, slv} values are correct on P2. Prior committed values are read.</p></td></tr><tr><td class="confluenceTd"><p>Recall request check</p></td><td class="confluenceTd"><p>Predicts accurately when and which cache-line is expected to be Recalled. Also, checks that given {olv, slv} values are correct on P2.</p></td></tr><tr><td class="confluenceTd"><p>Maintenance recall request check</p></td><td class="confluenceTd"><p>The model mimics the behavior of Maint-op scheduler in CSR logic. Once the CSR’s are programmed, cycle accurate check is implemented to predict value of MaintActv signal.  Checks that Maint operation address or index/way are correct when Directory maint look up happens. Predicts and checks if Maint request will be dropped or if request will forward progress. Checks that prior olv, slv values are correct.</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>For recall all and recall victim buffer, checker is cycle accurate in predicting which entry will be recalled. Compares the cacheline address index and way.</p></td></tr><tr><td class="confluenceTd"><p>Uncorrectable Errors</p></td><td class="confluenceTd"><p>When uncorrectable error happens, olv, slv values are accurately predicted for P2 responses for this request and all other requests.</p></td></tr><tr><td class="confluenceTd"><p>CSR access to Directory registers</p></td><td class="confluenceTd"><p>Checker monitors the traffic on CSR interface and understands the various Maintenance operations and SF enables/disables. Understands memory initializations operations and performs similar operations in behavior model so that model is cycle accurate with RTL</p></td></tr></tbody></table></div><h2 id="DCETestplan-4.2DCEChecker"><strong><br/>4.2 DCE Checker</strong></h2><p>This is a high level checker for entire DCE end to end operations. This checker reads the traffic on SFI Slave request channel and predicts the outcomes on SFI Slave response channel, SFI master request/response channel. Expect OLV, SLV values, this checker predicts all other outcomes. The OLV, SLV values are read directly by probing RTL. These checks are performed by the Directory manager scoreboard.</p><p>Also, checker receives certain RTL internal status information on a separate interface to accurately predict on power management sequences and in-correctable errors injections. This interface is required to have precise checks on these events. This interface is also required for additional checks to RTL internal status signals.</p><p>Various checks performed by DCE checker are mentioned in below table</p><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>Checks</strong></p></td><td class="confluenceTd"><p><strong>Description</strong></p></td></tr><tr><td class="confluenceTd"><p>Command response checks</p></td><td class="confluenceTd"><p>Checks that for a transaction command response is received before the transaction is deleted from the checker.</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>For DVM requests, checks that only one command request is pending for a given DVM capable agent at any given point of time.</p></td></tr><tr><td class="confluenceTd"><p>Update response checks</p></td><td class="confluenceTd"><p>Checks that for a transaction update response is received before the transaction is deleted from the checker</p></td></tr><tr><td class="confluenceTd"><p>Snoop request checks</p></td><td class="confluenceTd"><p>On Directory response P2, predicts which caching agents will be snooped and compares the entire SFI packet received from RTL with predicted packet.</p><p>If ever agents are powered down before these snoop requests are issued, then by probing RTL signal, model predicts which Snoop requests are deleted.</p></td></tr><tr><td class="confluenceTd"><p>Hint request checks</p></td><td class="confluenceTd"><p>Checker predicts if Hints are expected for a given transaction. Also, checks all the fields in received SFI packet.</p></td></tr><tr><td class="confluenceTd"><p>MRD request checks</p></td><td class="confluenceTd"><p>Checker predicts if MRD’s are expected for given transaction after Snoop responses are received or predicts in P2 itself if Snoop requests are not expected.  Also, checks all the fields in received SFI packet.</p></td></tr><tr><td class="confluenceTd"><p>STR request checks</p></td><td class="confluenceTd"><p>Checker predicts STR request expected and compares with RTL packer received. For all the above requests, all SFI fields are compared expect for SFI pressure, SFI transId and resiliency related field if any.</p></td></tr><tr><td class="confluenceTd"><p>DTR request checks</p></td><td class="confluenceTd"><p>Checker predicts if DTR Error request is expected from DCE.</p></td></tr><tr><td class="confluenceTd"><p>Snoop response checks</p></td><td class="confluenceTd"><p>Checker checks if all Snoop responses are received before issuing either MRD or STR or commit request happens. Also, triggers error if a response received from an agent is illegal for issued request.</p></td></tr><tr><td class="confluenceTd"><p>MRD response checks</p></td><td class="confluenceTd"><p>Check is similar to that of above explanation</p></td></tr><tr><td class="confluenceTd"><p>STR response checks</p></td><td class="confluenceTd"><p>Check is similar to that of above explanation</p></td></tr><tr><td class="confluenceTd"><p>DTR response checks</p></td><td class="confluenceTd"><p>Check is similar to that of above explanation. Additional check is that only one DTR response is pending at any given point of time.</p></td></tr><tr><td class="confluenceTd"><p>Directory commit checks</p></td><td class="confluenceTd"><p>After StrRsp is received (for recall requests, it’s after all snoop rsp’s are received) Commit vector ocv, scv is predicted by the checker. When Directory manager receives transaction on commit response interface, RTL’s ocv, scv vectors are compared with predicted values. This provides end to end check of Directory checker.</p></td></tr><tr><td class="confluenceTd"><p>DVM Snoop/STR checks</p></td><td class="confluenceTd"><p>For DVM transactions, all coherent checks are valid. The additional check is that the depth DRB &amp; DSB fifo’s are correct. Meaning only one active transaction is pending for DVM snoops. Similarly, only one DVM transaction is waiting for STRrsp in DSB fifo.</p></td></tr><tr><td class="confluenceTd"><p>ace_exokay bit check</p></td><td class="confluenceTd"><p>Checker predicts which exclusive store operations will be granted access and which ones will be denied. This bit is checked with respective RTL bit value when StrReq show up on SFI master request channel. Checker has the knowledge of Tagged monitors in the system and implements behavioral model to predict the value. Also, checks that Snoop Requests are not issued for failed exclusive stores and STR request is issued right away.</p></td></tr><tr><td class="confluenceTd"><p>transActive check</p></td><td class="confluenceTd"><p>This is cycle accurate check. Whenever RTL value of this signal is low, Checker checks if this is true. Check is disabled if this value is asserted</p></td></tr><tr><td class="confluenceTd"><p>snpActive check</p></td><td class="confluenceTd"><p>Similar to above expect that for each caching agent this check is done individually</p></td></tr><tr><td class="confluenceTd"><p>dvmActive check</p></td><td class="confluenceTd"><p>For all DVM snoop capable agents, checks are performed.</p></td></tr><tr><td class="confluenceTd"><p>Snoop Credit checks</p></td><td class="confluenceTd"><p>Checker implements a behavioral model to check that for a given caching agent, number of outstanding Snoop requests never crosses maximum number of credits available.</p></td></tr><tr><td class="confluenceTd"><p>MRD credit checks</p></td><td class="confluenceTd"><p>Similar check for MRD requests.</p></td></tr><tr><td class="confluenceTd"><p>SFI Trans-Id check</p></td><td class="confluenceTd"><p>If ever there are two active transaction with same sfiTrans-Id then checker triggers error.</p></td></tr><tr><td class="confluenceTd"><p>Deletion Check</p></td><td class="confluenceTd"><p>Before de-allocating the ATT-id all packets received check is performed.</p></td></tr></tbody></table></div><p> </p><h2 id="DCETestplan-4.3MiscellaneousChecks"><strong>4.3 Miscellaneous Checks</strong></h2><p> </p><div class="table-wrap"><table style="font-size: 14.0px;" class="confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>Checks</strong></p></td><td class="confluenceTd"><p><strong>Description</strong></p></td></tr><tr><td class="confluenceTd"><p>SFI Pressure checks</p></td><td class="confluenceTd"><p>These cycle accurate checks are in dce_tb_top. Predicts the expected SFI pressure value and compares them with RTL SFI master request pressure value. Also, checks that RTL counters do not overflow or underflow</p></td></tr><tr><td class="confluenceTd"><p>Interrupt trigger logic</p></td><td class="confluenceTd"><p>Whenever Correctible or uncorrectable interrupt is asserted, CSR access is performed from sequences the read the contents. On uncorrectable Recall errors, contents are compared with values latched while injecting error. For other scenarios, we simply clear the interrupt.</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>When errors detection or correction in disabled, test failure is triggered if interrupts are asserted.</p></td></tr><tr><td class="confluenceTd"><p>Snoop credit empty check</p></td><td class="confluenceTd"><p>At the end of simulation, dce_tb_top checks that there are no pending snoop credits</p></td></tr><tr><td class="confluenceTd"><p>MRD credit empty check</p></td><td class="confluenceTd"><p>Similar check for MRD credits</p></td></tr><tr><td class="confluenceTd"><p>ATT-ids used count</p></td><td class="confluenceTd"><p>At the end of simulation, the are no ATT-ID pending</p></td></tr><tr><td class="confluenceTd"><p>Error CSR’s are 0’s</p></td><td class="confluenceTd"><p>If no errors are injected then endo of sim check for Error CSR values.</p></td></tr></tbody></table></div><p> </p><h1 id="DCETestplan-5.Tests"><strong>5. Tests</strong></h1><p>Please refer to $CONCERTO_TOP/dv/dce/tb/dce_testlist.json for running various DCE unit tests. Below table explains that functionality.</p><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>Test Type</strong></p></td><td class="confluenceTd"><p><strong>Function</strong></p></td></tr><tr><td class="confluenceTd"><p>Random Long Tests</p></td><td class="confluenceTd"><p>No SFI delays. DCE stress test with lot of burst traffic</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>No SFI delays with Correctible Errors. Same has above but also includes correctible errors injected with less than 50% of chance</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Like above but SFI delays are only applied on SFI Master Response Channel</p></td></tr><tr><td class="confluenceTd"><p>Random Tests</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Maintenance op injected with default SFI delays</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Same has above but also includes correctible errors injected with less than 50% of chance</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Burst traffic without SFI delays.</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Directed SFI delays on specific channels.</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Min Address Test</p></td><td class="confluenceTd"><p>This test runs with very few set of addresses. This is to stress test ATT linked list functionality. Test runs with default SFI delay knobs and correctible errors injected.</p></td></tr><tr><td class="confluenceTd"><p>Directory manager allocation test</p></td><td class="confluenceTd"><p>This test stresses the Performance queue logic in Directory manager. Also, stresses tag filter allocations/victim buffer control logic due to lots of Snoop recalls and updates. Correctible errors are injected in the process</p></td></tr><tr><td class="confluenceTd"><p>Power Management Tests</p></td><td class="confluenceTd"><p>These tests randomly pick a snoop filter. Power down agents associated to that SF, power down the filter it is tag filter and then power them back. Entire power down/up sequence is performed while traffic is running actively on all other agents.</p><p>The above process is repeated 10 times for every test run. Correctible errors and additional SFI delays are applied on SFI master request channel.</p></td></tr><tr><td class="confluenceTd"><p>CSR Error tests</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Correctible Error detections. Run warm-up sequence and then wait until transact is low. Inject errors via memory Rd/Wr operations and then trigger various maintenance operations on same locations to be sure that errors are detected.</p><p>DIRUCECR control registers are pre-programmed to set appropriate values and then test makes sure that Interrupt is asserted error detect bit is set and overflow bit is set appropriately.</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Uncorrectable Error detections. Test functionality is like above description</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Multi correctible Error detections. Correctible Errors are injected in to same index but multiple ways. Test checks that both detect and overflow bits are set.</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Multi uncorrectable errors. Similar to above logic.</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>All errors test</p></td><td class="confluenceTd"><p>Test injects SFI transport errors/uncorrectable errors and correctible errors.</p></td></tr><tr><td class="confluenceTd"><p>IRQ test</p></td><td class="confluenceTd"><p>All units interrupt pins are connected DCE0. This test asserts those pins one after the other and checks that right interrupts are asserted by reading CSR registers</p></td></tr><tr><td class="confluenceTd"><p>Interrupt disable test</p></td><td class="confluenceTd"><p>Runs random test by disabling interrupts. If ever interrupt is asserted test fails.</p></td></tr><tr><td class="confluenceTd"><p>Error detect disable test</p></td><td class="confluenceTd"><p>Runs random test with error detection/correction logic disabled. Test checks to make sure that test never hangs</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Performance Tests</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Snoop Latency</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Memory read(MRD) Latency</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>State Reply(STR) latency</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Read Bandwidth</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Write Bandwidth</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Read/Write bandwidth (80/20)</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p>Read/Write bandwidth with Snoops (Other agents prior stashed)</p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Recall All test</p></td><td class="confluenceTd"><p>Long Running test without SFI delays and then at the end of the test inject Recall all maintenance operations</p></td></tr><tr><td class="confluenceTd"><p>DCE TT debug test</p></td><td class="confluenceTd"><p>Inject tt-debug operations</p></td></tr><tr><td class="confluenceTd"><p>DCE CSR bit-bash test</p></td><td class="confluenceTd"><p>CSR test to verify DCE0 CSR reset values and Access types</p></td></tr></tbody></table></div><p><strong> </strong></p><h1 id="DCETestplan-6.Coverage"><strong>6. Coverage</strong></h1><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p><strong>Coverage</strong></p></td><td class="confluenceTd"><p><strong>Description</strong></p></td></tr><tr><td class="confluenceTd"><p>cmd_req</p></td><td class="confluenceTd"><p>Record that all types of Command requests are observed with all possible legal SFI combinations. Logs Read cmds/Write cmds/ Clean cmds and Dvm cmds in separate bins</p></td></tr><tr><td class="confluenceTd"><p>cmd_fifo_entriesTaken</p></td><td class="confluenceTd"><p>Number of FIFO entries taken 3-bins {min, mid, max}</p></td></tr><tr><td class="confluenceTd"><p>dvm_fifo_entriesTaken</p></td><td class="confluenceTd"><p>Number of FIFO entries taken 3-bins {min, mid, max}</p></td></tr><tr><td class="confluenceTd"><p>Upd_req</p></td><td class="confluenceTd"><p>Various update requests with all possible legal SFI combinations. Log updates.</p></td></tr><tr><td class="confluenceTd"><p>Upd_fifo_entriesTaken</p></td><td class="confluenceTd"><p>Number of FIFO entries taken 3-bins {min, mid, max}</p></td></tr><tr><td class="confluenceTd"><p>Cover_cmd_rsp</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Cover_snp_req</p></td><td class="confluenceTd"><p>Records all types of SnpReq’s with various other SFI legal bins.</p></td></tr><tr><td class="confluenceTd"><p>Cover_snp_rsp</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Cover_mrd_req</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Cover_mrd_rsp</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Cover_str_req</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Cover_str_rsp</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Cover_hnt_req</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Cover_hnt_rsp</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Cover_dtr_req</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Cover_dtr_rsp</p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p>Snoop credits coverage</p></td><td class="confluenceTd"><p>Cover group to make sure that all maximum credits utilized for a given caching agent</p></td></tr><tr><td class="confluenceTd"><p>MRD credits coverage</p></td><td class="confluenceTd"><p>Similar to above cover property expect that this is for MRD’s.</p></td></tr><tr><td class="confluenceTd"><p>vctbPushObsrvd</p></td><td class="confluenceTd"><p>Victim buffer push observed</p></td></tr><tr><td class="confluenceTd"><p>vctbPopObrvd</p></td><td class="confluenceTd"><p>Victim buffer pop observed</p></td></tr><tr><td class="confluenceTd"><p>vctbSwapObsrvd</p></td><td class="confluenceTd"><p>Victim buffer swap observed</p></td></tr><tr><td class="confluenceTd"><p>vctbFullObservd</p></td><td class="confluenceTd"><p>Victim buffer full observed</p></td></tr><tr><td class="confluenceTd"><p>vctbRecallObsrvd</p></td><td class="confluenceTd"><p>Victim recall due to full observed</p></td></tr><tr><td class="confluenceTd"><p>vctbMaintRecallObsrvd</p></td><td class="confluenceTd"><p>Victim maintenance recall observed</p></td></tr><tr><td class="confluenceTd"><p>vctbMaintRecallByAddrObsrvd</p></td><td class="confluenceTd"><p>Victim maintenance recall by address to victim buffer observed</p></td></tr><tr><td class="confluenceTd"><p>vctbFull2EmptyObsrvd</p></td><td class="confluenceTd"><p>Victim buffer full to all the way empty condition observed.</p></td></tr><tr><td class="confluenceTd"><p>updReqHitVctb</p></td><td class="confluenceTd"><p>update request hit in victim buffer</p></td></tr><tr><td class="confluenceTd"><p>updReqHitInvVctb</p></td><td class="confluenceTd"><p>update request hits entry in victim buffer which causes entry to be invalidated</p></td></tr><tr><td class="confluenceTd"><p>updReqHitInvTf</p></td><td class="confluenceTd"><p>update request hits entry inTag Filter which causes entry to be invalidated</p></td></tr><tr><td class="confluenceTd"><p>updReqDrpInCoarseRep</p></td><td class="confluenceTd"><p>update request is dropped since the requesting agent is coarsed with other agents and not possible to determine precisely the sharer</p></td></tr><tr><td class="confluenceTd"><p>updReqHitInCoarseRep</p></td><td class="confluenceTd"><p>update request invalidates entry since requesting agent was either owner and its possible to determine precisely the  sharer.</p></td></tr><tr><td class="confluenceTd"><p>vctbHitInAllSf</p></td><td class="confluenceTd"><p>Cacheline is present in at least 2 SF associated victim buffers.</p></td></tr><tr><td class="confluenceTd"><p>vctbHitInSfAndInVctb</p></td><td class="confluenceTd"><p>Cacheline is present in at least 2 SF’s its allocated in one SF and in other, it’s in victim buffer</p></td></tr><tr><td class="confluenceTd"><p>recallReqinSleepBehindRecallReq</p></td><td class="confluenceTd"><p>This is to track interesting dependencies in ATT</p></td></tr><tr><td class="confluenceTd"><p>MaintReqinSleepBehindRecallReq</p></td><td class="confluenceTd"><p>This is to track interesting dependencies in ATT</p></td></tr><tr><td class="confluenceTd"><p>CohRecallReqinSleepBehindRecallReq</p></td><td class="confluenceTd"><p>This is to track interesting dependencies in ATT</p></td></tr><tr><td class="confluenceTd"><p>RecallReqinSleepBehindMaintReq</p></td><td class="confluenceTd"><p>This is to track interesting dependencies in ATT</p></td></tr><tr><td class="confluenceTd"><p>MaintReqinSleepBehindRecallReq</p></td><td class="confluenceTd"><p>This is to track interesting dependencies in ATT</p></td></tr><tr><td class="confluenceTd"><p>MaintReqinSleepBehindMaintReq</p></td><td class="confluenceTd"><p>This is to track interesting dependencies in ATT</p></td></tr><tr><td class="confluenceTd"><p>CohReqinSleepBehindMaintReq</p></td><td class="confluenceTd"><p>This is to track interesting dependencies in ATT</p></td></tr><tr><td class="confluenceTd"><p>MaintReqinSleepBehindCohReq</p></td><td class="confluenceTd"><p>This is to track interesting dependencies in ATT</p></td></tr><tr><td class="confluenceTd"><p>CohReqinSleepBehindCohReq</p></td><td class="confluenceTd"><p>This is to track interesting dependencies in ATT</p></td></tr><tr><td class="confluenceTd"><p>RecordCachelinesActvWithAlternateSecBit</p></td><td class="confluenceTd"><p>Coverage indicates that 2 entries in ATT are taken with same cache lines but alternating security bit.</p></td></tr><tr><td class="confluenceTd"><p>CohReqinSleepBehindCohReq</p></td><td class="confluenceTd"><p>Coverage indicates that 2 entries in ATT are taken with same cache lines but alternating security bit.</p></td></tr></tbody></table></div><p> </p></div><div><strong><br/></strong></div><p>Ncore v2.0 HashTags</p><div class="table-wrap"><table class="confluenceTable"><tbody><tr><th class="confluenceTh">Hash Tags</th><th class="confluenceTh">Description</th></tr><tr><td class="confluenceTd">#Check.DCE.NoOrderingBetweenStrReqAndMrdReq</td><td class="confluenceTd">From Ncore-v2.0 on-wards, there is no ordering dependency between StrReq and MrdReq.</td></tr><tr><td class="confluenceTd">#Check.DCE.TypeOfMrdMsgIssuedIsDependentOnCmdReq</td><td class="confluenceTd">MrdReq message issued by DCE is dependent on CmdReq message. This indicates the type of operation must be performed by DMI with CMC</td></tr><tr><td class="confluenceTd">#Check.DCE.VisbilityPointsArePassThroughInDCE</td><td class="confluenceTd"><p>Visibility attributes received by DCE must be latched. All the requests issued by DCE for this transaction must assign same attributes.</p></td></tr><tr><td colspan="1" class="confluenceTd">#Check.DCE.HintMsgsIssued</td><td colspan="1" class="confluenceTd">DCE issues hint messages appropriately when all conditions are meet.</td></tr><tr><td colspan="1" class="confluenceTd">#Check.DCE.SnoopResultBehaviorModified</td><td colspan="1" class="confluenceTd">Snoop Results interpretation by DCE is changed for Ncore-v2.0</td></tr><tr><td colspan="1" class="confluenceTd">#Check.DCE.SObitInterpretationChangedInDCE</td><td colspan="1" class="confluenceTd">Changed SO bit interpretation in DCE.</td></tr><tr><td colspan="1" class="confluenceTd">#Check.DCE.CoarseSFVectorsAreCorrect</td><td colspan="1" class="confluenceTd">Lookup vectors of Coarse SF are properly set.</td></tr><tr><td colspan="1" class="confluenceTd">#Check.DCE.PreciseOwnerOrSharerInCoarseSF</td><td colspan="1" class="confluenceTd">Check to see if Directory is able to precisely Owner or Sharer in Coarse SF, if one exists.</td></tr><tr><td colspan="1" class="confluenceTd">#Check.DCE.UpdReqmsgDroppedForCoarseRep</td><td colspan="1" class="confluenceTd">Check to if directory will drop the UpdReq message from given caching-agent due to coarse vector representation.</td></tr><tr><td colspan="1" class="confluenceTd">#Check.DCE.EntriesInVictimBufferAreAlwaysTreatedToBePrecise</td><td colspan="1" class="confluenceTd">Once an entry enters victim buffer entry is treated to be precise.</td></tr><tr><td colspan="1" class="confluenceTd">#Check.DCE.DCEissueDtrErrReqOnMrdRspWithTransportErr</td><td colspan="1" class="confluenceTd">DCE issues DTR Error message to requesting AIU if MrdRsp received has transport error</td></tr></tbody></table></div>