\doxysection{hello\+\_\+fpga\+::he\+\_\+wr\+\_\+addr\+\_\+table\+\_\+ctrl Union Reference}
\label{unionhello__fpga_1_1he__wr__addr__table__ctrl}\index{hello\_fpga::he\_wr\_addr\_table\_ctrl@{hello\_fpga::he\_wr\_addr\_table\_ctrl}}


{\ttfamily \#include $<$/root/samples/cxl\+\_\+hello\+\_\+fpga/cxl\+\_\+hello\+\_\+fpga.\+h$>$}

\doxysubsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
enum \{ \mbox{\hyperlink{unionhello__fpga_1_1he__wr__addr__table__ctrl_a1e1eb5d58664763e3321e349badb3235a0b01a192da4c5af47e551ae12267e86a}{offset}} = HE\+\_\+\+WR\+\_\+\+ADDR\+\_\+\+TABLE\+\_\+\+CTRL
 \}
\end{DoxyCompactItemize}
\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint64\+\_\+t \mbox{\hyperlink{unionhello__fpga_1_1he__wr__addr__table__ctrl_afe7cf774e2ee1c2a20137678223947d4}{value}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
uint64\_t {\bfseries enable\_address\_table}: 1\\
uint64\_t {\bfseries enable\_address\_stride}: 1\\
uint64\_t {\bfseries stride}: 2\\
uint64\_t {\bfseries reserved}: 60\\
\}; \\

\end{tabbing}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line 185 of file cxl\+\_\+hello\+\_\+fpga.\+h.



\doxysubsection{Member Enumeration Documentation}
\mbox{\label{unionhello__fpga_1_1he__wr__addr__table__ctrl_a1e1eb5d58664763e3321e349badb3235}} 
\doxysubsubsection{\texorpdfstring{anonymous enum}{anonymous enum}}
{\footnotesize\ttfamily anonymous enum}

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{offset@{offset}!hello\_fpga::he\_wr\_addr\_table\_ctrl@{hello\_fpga::he\_wr\_addr\_table\_ctrl}}\index{hello\_fpga::he\_wr\_addr\_table\_ctrl@{hello\_fpga::he\_wr\_addr\_table\_ctrl}!offset@{offset}}}\mbox{\label{unionhello__fpga_1_1he__wr__addr__table__ctrl_a1e1eb5d58664763e3321e349badb3235a0b01a192da4c5af47e551ae12267e86a}} 
offset&\\
\hline

\end{DoxyEnumFields}


Definition at line 186 of file cxl\+\_\+hello\+\_\+fpga.\+h.



\doxysubsection{Field Documentation}
\mbox{\label{unionhello__fpga_1_1he__wr__addr__table__ctrl_afe7cf774e2ee1c2a20137678223947d4}} 
\index{hello\_fpga::he\_wr\_addr\_table\_ctrl@{hello\_fpga::he\_wr\_addr\_table\_ctrl}!value@{value}}
\index{value@{value}!hello\_fpga::he\_wr\_addr\_table\_ctrl@{hello\_fpga::he\_wr\_addr\_table\_ctrl}}
\doxysubsubsection{\texorpdfstring{value}{value}}
{\footnotesize\ttfamily uint64\+\_\+t hello\+\_\+fpga\+::he\+\_\+wr\+\_\+addr\+\_\+table\+\_\+ctrl\+::value}



Definition at line 187 of file cxl\+\_\+hello\+\_\+fpga.\+h.



Referenced by hello\+\_\+fpga\+::he\+\_\+cmd\+::he\+\_\+cmd(), and hello\+\_\+fpga\+::he\+\_\+cache\+\_\+cmd\+::he\+\_\+run\+\_\+hello\+\_\+fpga\+\_\+test().

\mbox{\label{unionhello__fpga_1_1he__wr__addr__table__ctrl_a098d76d9144beeece36abd070a6feae9}} 
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct \{ ... \} }

