\doxysubsubsubsection{SMARTCARD Clock Phase }
\hypertarget{group___s_m_a_r_t_c_a_r_d___clock___phase}{}\label{group___s_m_a_r_t_c_a_r_d___clock___phase}\index{SMARTCARD Clock Phase@{SMARTCARD Clock Phase}}
Collaboration diagram for SMARTCARD Clock Phase\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___s_m_a_r_t_c_a_r_d___clock___phase}
\end{center}
\end{figure}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_m_a_r_t_c_a_r_d___clock___phase_ga6b5dfd540b22b8a6cbd956688d17cfce}{SMARTCARD\+\_\+\+PHASE\+\_\+1\+EDGE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___s_m_a_r_t_c_a_r_d___clock___phase_ga744e424283994e4c92a4db8b247582d6}{SMARTCARD\+\_\+\+PHASE\+\_\+2\+EDGE}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{USART\+\_\+\+CR2\+\_\+\+CPHA}})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\label{doc-define-members}
\Hypertarget{group___s_m_a_r_t_c_a_r_d___clock___phase_doc-define-members}
\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___s_m_a_r_t_c_a_r_d___clock___phase_ga6b5dfd540b22b8a6cbd956688d17cfce}\index{SMARTCARD Clock Phase@{SMARTCARD Clock Phase}!SMARTCARD\_PHASE\_1EDGE@{SMARTCARD\_PHASE\_1EDGE}}
\index{SMARTCARD\_PHASE\_1EDGE@{SMARTCARD\_PHASE\_1EDGE}!SMARTCARD Clock Phase@{SMARTCARD Clock Phase}}
\doxysubsubsubsubsubsection{\texorpdfstring{SMARTCARD\_PHASE\_1EDGE}{SMARTCARD\_PHASE\_1EDGE}}
{\footnotesize\ttfamily \label{group___s_m_a_r_t_c_a_r_d___clock___phase_ga6b5dfd540b22b8a6cbd956688d17cfce} 
\#define SMARTCARD\+\_\+\+PHASE\+\_\+1\+EDGE~0x00000000U}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__smartcard_8h_source_l00304}{304}} of file \mbox{\hyperlink{stm32f4xx__hal__smartcard_8h_source}{stm32f4xx\+\_\+hal\+\_\+smartcard.\+h}}.

\Hypertarget{group___s_m_a_r_t_c_a_r_d___clock___phase_ga744e424283994e4c92a4db8b247582d6}\index{SMARTCARD Clock Phase@{SMARTCARD Clock Phase}!SMARTCARD\_PHASE\_2EDGE@{SMARTCARD\_PHASE\_2EDGE}}
\index{SMARTCARD\_PHASE\_2EDGE@{SMARTCARD\_PHASE\_2EDGE}!SMARTCARD Clock Phase@{SMARTCARD Clock Phase}}
\doxysubsubsubsubsubsection{\texorpdfstring{SMARTCARD\_PHASE\_2EDGE}{SMARTCARD\_PHASE\_2EDGE}}
{\footnotesize\ttfamily \label{group___s_m_a_r_t_c_a_r_d___clock___phase_ga744e424283994e4c92a4db8b247582d6} 
\#define SMARTCARD\+\_\+\+PHASE\+\_\+2\+EDGE~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{USART\+\_\+\+CR2\+\_\+\+CPHA}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__smartcard_8h_source_l00305}{305}} of file \mbox{\hyperlink{stm32f4xx__hal__smartcard_8h_source}{stm32f4xx\+\_\+hal\+\_\+smartcard.\+h}}.

