
stm32f103vct6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015b88  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000dec0  08015d78  08015d78  00025d78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08023c38  08023c38  000402c0  2**0
                  CONTENTS
  4 .ARM          00000000  08023c38  08023c38  000402c0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08023c38  08023c38  000402c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08023c38  08023c38  00033c38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08023c3c  08023c3c  00033c3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002c0  20000000  08023c40  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b64  200002c0  08023f00  000402c0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20004e24  08023f00  00044e24  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000402c0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000775a4  00000000  00000000  000402e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000b02a  00000000  00000000  000b788d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002c78  00000000  00000000  000c28b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000027b8  00000000  00000000  000c5530  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0003e2ab  00000000  00000000  000c7ce8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0003bed8  00000000  00000000  00105f93  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0012c57b  00000000  00000000  00141e6b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0026e3e6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000baf0  00000000  00000000  0026e464  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	200002c0 	.word	0x200002c0
 800020c:	00000000 	.word	0x00000000
 8000210:	08015d60 	.word	0x08015d60

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	200002c4 	.word	0x200002c4
 800022c:	08015d60 	.word	0x08015d60

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800036e:	f1a4 0401 	sub.w	r4, r4, #1
 8000372:	d1e9      	bne.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b084      	sub	sp, #16
 8000b5c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000b5e:	1d3b      	adds	r3, r7, #4
 8000b60:	2200      	movs	r2, #0
 8000b62:	601a      	str	r2, [r3, #0]
 8000b64:	605a      	str	r2, [r3, #4]
 8000b66:	609a      	str	r2, [r3, #8]

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8000b68:	4b20      	ldr	r3, [pc, #128]	; (8000bec <MX_ADC1_Init+0x94>)
 8000b6a:	4a21      	ldr	r2, [pc, #132]	; (8000bf0 <MX_ADC1_Init+0x98>)
 8000b6c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000b6e:	4b1f      	ldr	r3, [pc, #124]	; (8000bec <MX_ADC1_Init+0x94>)
 8000b70:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000b74:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000b76:	4b1d      	ldr	r3, [pc, #116]	; (8000bec <MX_ADC1_Init+0x94>)
 8000b78:	2201      	movs	r2, #1
 8000b7a:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b7c:	4b1b      	ldr	r3, [pc, #108]	; (8000bec <MX_ADC1_Init+0x94>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b82:	4b1a      	ldr	r3, [pc, #104]	; (8000bec <MX_ADC1_Init+0x94>)
 8000b84:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000b88:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b8a:	4b18      	ldr	r3, [pc, #96]	; (8000bec <MX_ADC1_Init+0x94>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 8000b90:	4b16      	ldr	r3, [pc, #88]	; (8000bec <MX_ADC1_Init+0x94>)
 8000b92:	2202      	movs	r2, #2
 8000b94:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b96:	4815      	ldr	r0, [pc, #84]	; (8000bec <MX_ADC1_Init+0x94>)
 8000b98:	f001 fc66 	bl	8002468 <HAL_ADC_Init>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d001      	beq.n	8000ba6 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8000ba2:	f000 fde5 	bl	8001770 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000ba6:	230e      	movs	r3, #14
 8000ba8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000baa:	2301      	movs	r3, #1
 8000bac:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8000bae:	2305      	movs	r3, #5
 8000bb0:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bb2:	1d3b      	adds	r3, r7, #4
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	480d      	ldr	r0, [pc, #52]	; (8000bec <MX_ADC1_Init+0x94>)
 8000bb8:	f001 ff06 	bl	80029c8 <HAL_ADC_ConfigChannel>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d001      	beq.n	8000bc6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000bc2:	f000 fdd5 	bl	8001770 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000bc6:	230f      	movs	r3, #15
 8000bc8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000bca:	2302      	movs	r3, #2
 8000bcc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bce:	1d3b      	adds	r3, r7, #4
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	4806      	ldr	r0, [pc, #24]	; (8000bec <MX_ADC1_Init+0x94>)
 8000bd4:	f001 fef8 	bl	80029c8 <HAL_ADC_ConfigChannel>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d001      	beq.n	8000be2 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8000bde:	f000 fdc7 	bl	8001770 <Error_Handler>
  }

}
 8000be2:	bf00      	nop
 8000be4:	3710      	adds	r7, #16
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}
 8000bea:	bf00      	nop
 8000bec:	200028f8 	.word	0x200028f8
 8000bf0:	40012400 	.word	0x40012400

08000bf4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b088      	sub	sp, #32
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bfc:	f107 0310 	add.w	r3, r7, #16
 8000c00:	2200      	movs	r2, #0
 8000c02:	601a      	str	r2, [r3, #0]
 8000c04:	605a      	str	r2, [r3, #4]
 8000c06:	609a      	str	r2, [r3, #8]
 8000c08:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	4a2c      	ldr	r2, [pc, #176]	; (8000cc0 <HAL_ADC_MspInit+0xcc>)
 8000c10:	4293      	cmp	r3, r2
 8000c12:	d151      	bne.n	8000cb8 <HAL_ADC_MspInit+0xc4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c14:	4b2b      	ldr	r3, [pc, #172]	; (8000cc4 <HAL_ADC_MspInit+0xd0>)
 8000c16:	699b      	ldr	r3, [r3, #24]
 8000c18:	4a2a      	ldr	r2, [pc, #168]	; (8000cc4 <HAL_ADC_MspInit+0xd0>)
 8000c1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c1e:	6193      	str	r3, [r2, #24]
 8000c20:	4b28      	ldr	r3, [pc, #160]	; (8000cc4 <HAL_ADC_MspInit+0xd0>)
 8000c22:	699b      	ldr	r3, [r3, #24]
 8000c24:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000c28:	60fb      	str	r3, [r7, #12]
 8000c2a:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c2c:	4b25      	ldr	r3, [pc, #148]	; (8000cc4 <HAL_ADC_MspInit+0xd0>)
 8000c2e:	699b      	ldr	r3, [r3, #24]
 8000c30:	4a24      	ldr	r2, [pc, #144]	; (8000cc4 <HAL_ADC_MspInit+0xd0>)
 8000c32:	f043 0310 	orr.w	r3, r3, #16
 8000c36:	6193      	str	r3, [r2, #24]
 8000c38:	4b22      	ldr	r3, [pc, #136]	; (8000cc4 <HAL_ADC_MspInit+0xd0>)
 8000c3a:	699b      	ldr	r3, [r3, #24]
 8000c3c:	f003 0310 	and.w	r3, r3, #16
 8000c40:	60bb      	str	r3, [r7, #8]
 8000c42:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|BAT_AD_CHECK_Pin;
 8000c44:	2330      	movs	r3, #48	; 0x30
 8000c46:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c48:	2303      	movs	r3, #3
 8000c4a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c4c:	f107 0310 	add.w	r3, r7, #16
 8000c50:	4619      	mov	r1, r3
 8000c52:	481d      	ldr	r0, [pc, #116]	; (8000cc8 <HAL_ADC_MspInit+0xd4>)
 8000c54:	f002 fe70 	bl	8003938 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000c58:	4b1c      	ldr	r3, [pc, #112]	; (8000ccc <HAL_ADC_MspInit+0xd8>)
 8000c5a:	4a1d      	ldr	r2, [pc, #116]	; (8000cd0 <HAL_ADC_MspInit+0xdc>)
 8000c5c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c5e:	4b1b      	ldr	r3, [pc, #108]	; (8000ccc <HAL_ADC_MspInit+0xd8>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c64:	4b19      	ldr	r3, [pc, #100]	; (8000ccc <HAL_ADC_MspInit+0xd8>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000c6a:	4b18      	ldr	r3, [pc, #96]	; (8000ccc <HAL_ADC_MspInit+0xd8>)
 8000c6c:	2280      	movs	r2, #128	; 0x80
 8000c6e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000c70:	4b16      	ldr	r3, [pc, #88]	; (8000ccc <HAL_ADC_MspInit+0xd8>)
 8000c72:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c76:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000c78:	4b14      	ldr	r3, [pc, #80]	; (8000ccc <HAL_ADC_MspInit+0xd8>)
 8000c7a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000c7e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000c80:	4b12      	ldr	r3, [pc, #72]	; (8000ccc <HAL_ADC_MspInit+0xd8>)
 8000c82:	2220      	movs	r2, #32
 8000c84:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000c86:	4b11      	ldr	r3, [pc, #68]	; (8000ccc <HAL_ADC_MspInit+0xd8>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000c8c:	480f      	ldr	r0, [pc, #60]	; (8000ccc <HAL_ADC_MspInit+0xd8>)
 8000c8e:	f002 fa0b 	bl	80030a8 <HAL_DMA_Init>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d001      	beq.n	8000c9c <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8000c98:	f000 fd6a 	bl	8001770 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	4a0b      	ldr	r2, [pc, #44]	; (8000ccc <HAL_ADC_MspInit+0xd8>)
 8000ca0:	621a      	str	r2, [r3, #32]
 8000ca2:	4a0a      	ldr	r2, [pc, #40]	; (8000ccc <HAL_ADC_MspInit+0xd8>)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8000ca8:	2200      	movs	r2, #0
 8000caa:	2105      	movs	r1, #5
 8000cac:	2012      	movs	r0, #18
 8000cae:	f002 f9d0 	bl	8003052 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000cb2:	2012      	movs	r0, #18
 8000cb4:	f002 f9e9 	bl	800308a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000cb8:	bf00      	nop
 8000cba:	3720      	adds	r7, #32
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	40012400 	.word	0x40012400
 8000cc4:	40021000 	.word	0x40021000
 8000cc8:	40011000 	.word	0x40011000
 8000ccc:	20002928 	.word	0x20002928
 8000cd0:	40020008 	.word	0x40020008

08000cd4 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000cda:	4b14      	ldr	r3, [pc, #80]	; (8000d2c <MX_DMA_Init+0x58>)
 8000cdc:	695b      	ldr	r3, [r3, #20]
 8000cde:	4a13      	ldr	r2, [pc, #76]	; (8000d2c <MX_DMA_Init+0x58>)
 8000ce0:	f043 0301 	orr.w	r3, r3, #1
 8000ce4:	6153      	str	r3, [r2, #20]
 8000ce6:	4b11      	ldr	r3, [pc, #68]	; (8000d2c <MX_DMA_Init+0x58>)
 8000ce8:	695b      	ldr	r3, [r3, #20]
 8000cea:	f003 0301 	and.w	r3, r3, #1
 8000cee:	607b      	str	r3, [r7, #4]
 8000cf0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	2105      	movs	r1, #5
 8000cf6:	200b      	movs	r0, #11
 8000cf8:	f002 f9ab 	bl	8003052 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000cfc:	200b      	movs	r0, #11
 8000cfe:	f002 f9c4 	bl	800308a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8000d02:	2200      	movs	r2, #0
 8000d04:	2105      	movs	r1, #5
 8000d06:	2010      	movs	r0, #16
 8000d08:	f002 f9a3 	bl	8003052 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000d0c:	2010      	movs	r0, #16
 8000d0e:	f002 f9bc 	bl	800308a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 8000d12:	2200      	movs	r2, #0
 8000d14:	2105      	movs	r1, #5
 8000d16:	2011      	movs	r0, #17
 8000d18:	f002 f99b 	bl	8003052 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000d1c:	2011      	movs	r0, #17
 8000d1e:	f002 f9b4 	bl	800308a <HAL_NVIC_EnableIRQ>

}
 8000d22:	bf00      	nop
 8000d24:	3708      	adds	r7, #8
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	40021000 	.word	0x40021000

08000d30 <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0
	ulHighFrequencyTimerTicks = 0ul;
 8000d34:	4b03      	ldr	r3, [pc, #12]	; (8000d44 <configureTimerForRunTimeStats+0x14>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	601a      	str	r2, [r3, #0]
}
 8000d3a:	bf00      	nop
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bc80      	pop	{r7}
 8000d40:	4770      	bx	lr
 8000d42:	bf00      	nop
 8000d44:	20002988 	.word	0x20002988

08000d48 <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
return ulHighFrequencyTimerTicks;
 8000d4c:	4b02      	ldr	r3, [pc, #8]	; (8000d58 <getRunTimeCounterValue+0x10>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bc80      	pop	{r7}
 8000d56:	4770      	bx	lr
 8000d58:	20002988 	.word	0x20002988

08000d5c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b085      	sub	sp, #20
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	60f8      	str	r0, [r7, #12]
 8000d64:	60b9      	str	r1, [r7, #8]
 8000d66:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000d68:	68fb      	ldr	r3, [r7, #12]
 8000d6a:	4a06      	ldr	r2, [pc, #24]	; (8000d84 <vApplicationGetIdleTaskMemory+0x28>)
 8000d6c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000d6e:	68bb      	ldr	r3, [r7, #8]
 8000d70:	4a05      	ldr	r2, [pc, #20]	; (8000d88 <vApplicationGetIdleTaskMemory+0x2c>)
 8000d72:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	2280      	movs	r2, #128	; 0x80
 8000d78:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 8000d7a:	bf00      	nop
 8000d7c:	3714      	adds	r7, #20
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bc80      	pop	{r7}
 8000d82:	4770      	bx	lr
 8000d84:	200002dc 	.word	0x200002dc
 8000d88:	2000033c 	.word	0x2000033c

08000d8c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000d8c:	b5b0      	push	{r4, r5, r7, lr}
 8000d8e:	b0b2      	sub	sp, #200	; 0xc8
 8000d90:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000d92:	4b43      	ldr	r3, [pc, #268]	; (8000ea0 <MX_FREERTOS_Init+0x114>)
 8000d94:	f107 04ac 	add.w	r4, r7, #172	; 0xac
 8000d98:	461d      	mov	r5, r3
 8000d9a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d9c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d9e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000da2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000da6:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000daa:	2100      	movs	r1, #0
 8000dac:	4618      	mov	r0, r3
 8000dae:	f009 fb6b 	bl	800a488 <osThreadCreate>
 8000db2:	4602      	mov	r2, r0
 8000db4:	4b3b      	ldr	r3, [pc, #236]	; (8000ea4 <MX_FREERTOS_Init+0x118>)
 8000db6:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask03 */
  osThreadDef(myTask03, StartTask03, osPriorityNormal, 0, 128);
 8000db8:	4b3b      	ldr	r3, [pc, #236]	; (8000ea8 <MX_FREERTOS_Init+0x11c>)
 8000dba:	f107 0490 	add.w	r4, r7, #144	; 0x90
 8000dbe:	461d      	mov	r5, r3
 8000dc0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dc2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dc4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000dc8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask03Handle = osThreadCreate(osThread(myTask03), NULL);
 8000dcc:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8000dd0:	2100      	movs	r1, #0
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f009 fb58 	bl	800a488 <osThreadCreate>
 8000dd8:	4602      	mov	r2, r0
 8000dda:	4b34      	ldr	r3, [pc, #208]	; (8000eac <MX_FREERTOS_Init+0x120>)
 8000ddc:	601a      	str	r2, [r3, #0]

  /* definition and creation of myPrintfTask */
  osThreadDef(myPrintfTask, PrintfTask, osPriorityBelowNormal, 0, 256);
 8000dde:	4b34      	ldr	r3, [pc, #208]	; (8000eb0 <MX_FREERTOS_Init+0x124>)
 8000de0:	f107 0474 	add.w	r4, r7, #116	; 0x74
 8000de4:	461d      	mov	r5, r3
 8000de6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000de8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dea:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000dee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myPrintfTaskHandle = osThreadCreate(osThread(myPrintfTask), NULL);
 8000df2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000df6:	2100      	movs	r1, #0
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f009 fb45 	bl	800a488 <osThreadCreate>
 8000dfe:	4602      	mov	r2, r0
 8000e00:	4b2c      	ldr	r3, [pc, #176]	; (8000eb4 <MX_FREERTOS_Init+0x128>)
 8000e02:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask_4ms_Pro */
  osThreadDef(myTask_4ms_Pro, StartTask_4ms_Pro, osPriorityIdle, 0, 256);
 8000e04:	4b2c      	ldr	r3, [pc, #176]	; (8000eb8 <MX_FREERTOS_Init+0x12c>)
 8000e06:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8000e0a:	461d      	mov	r5, r3
 8000e0c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e0e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e10:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e14:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask_4ms_ProHandle = osThreadCreate(osThread(myTask_4ms_Pro), NULL);
 8000e18:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f009 fb32 	bl	800a488 <osThreadCreate>
 8000e24:	4602      	mov	r2, r0
 8000e26:	4b25      	ldr	r3, [pc, #148]	; (8000ebc <MX_FREERTOS_Init+0x130>)
 8000e28:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask_8ms_Pro */
  osThreadDef(myTask_8ms_Pro, StartTask_8ms_Pro, osPriorityIdle, 0, 256);
 8000e2a:	4b25      	ldr	r3, [pc, #148]	; (8000ec0 <MX_FREERTOS_Init+0x134>)
 8000e2c:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8000e30:	461d      	mov	r5, r3
 8000e32:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e34:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e36:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e3a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask_8ms_ProHandle = osThreadCreate(osThread(myTask_8ms_Pro), NULL);
 8000e3e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000e42:	2100      	movs	r1, #0
 8000e44:	4618      	mov	r0, r3
 8000e46:	f009 fb1f 	bl	800a488 <osThreadCreate>
 8000e4a:	4602      	mov	r2, r0
 8000e4c:	4b1d      	ldr	r3, [pc, #116]	; (8000ec4 <MX_FREERTOS_Init+0x138>)
 8000e4e:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask_16ms_Pro */
  osThreadDef(myTask_16ms_Pro, StartTask_16ms_Pro, osPriorityIdle, 0, 256);
 8000e50:	4b1d      	ldr	r3, [pc, #116]	; (8000ec8 <MX_FREERTOS_Init+0x13c>)
 8000e52:	f107 0420 	add.w	r4, r7, #32
 8000e56:	461d      	mov	r5, r3
 8000e58:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e5a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e5c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e60:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask_16ms_ProHandle = osThreadCreate(osThread(myTask_16ms_Pro), NULL);
 8000e64:	f107 0320 	add.w	r3, r7, #32
 8000e68:	2100      	movs	r1, #0
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f009 fb0c 	bl	800a488 <osThreadCreate>
 8000e70:	4602      	mov	r2, r0
 8000e72:	4b16      	ldr	r3, [pc, #88]	; (8000ecc <MX_FREERTOS_Init+0x140>)
 8000e74:	601a      	str	r2, [r3, #0]

  /* definition and creation of myTask_100ms_Pr */
  osThreadDef(myTask_100ms_Pr, StartTask_100ms_Pro, osPriorityIdle, 0, 256);
 8000e76:	4b16      	ldr	r3, [pc, #88]	; (8000ed0 <MX_FREERTOS_Init+0x144>)
 8000e78:	1d3c      	adds	r4, r7, #4
 8000e7a:	461d      	mov	r5, r3
 8000e7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e80:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e84:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask_100ms_PrHandle = osThreadCreate(osThread(myTask_100ms_Pr), NULL);
 8000e88:	1d3b      	adds	r3, r7, #4
 8000e8a:	2100      	movs	r1, #0
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f009 fafb 	bl	800a488 <osThreadCreate>
 8000e92:	4602      	mov	r2, r0
 8000e94:	4b0f      	ldr	r3, [pc, #60]	; (8000ed4 <MX_FREERTOS_Init+0x148>)
 8000e96:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000e98:	bf00      	nop
 8000e9a:	37c8      	adds	r7, #200	; 0xc8
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bdb0      	pop	{r4, r5, r7, pc}
 8000ea0:	08015d84 	.word	0x08015d84
 8000ea4:	20002970 	.word	0x20002970
 8000ea8:	08015dac 	.word	0x08015dac
 8000eac:	200029c0 	.word	0x200029c0
 8000eb0:	08015dd8 	.word	0x08015dd8
 8000eb4:	2000296c 	.word	0x2000296c
 8000eb8:	08015e04 	.word	0x08015e04
 8000ebc:	20002974 	.word	0x20002974
 8000ec0:	08015e30 	.word	0x08015e30
 8000ec4:	200029a0 	.word	0x200029a0
 8000ec8:	08015e5c 	.word	0x08015e5c
 8000ecc:	20002990 	.word	0x20002990
 8000ed0:	08015e88 	.word	0x08015e88
 8000ed4:	200029bc 	.word	0x200029bc

08000ed8 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8000ee0:	f011 fbec 	bl	80126bc <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
	//printf("TaskDefault -- Software Version : %s \r\n", MCU_VERSION);
	SPI_FLASH_ReadDeviceID();
 8000ee4:	f011 f832 	bl	8011f4c <SPI_FLASH_ReadDeviceID>
    vTaskDelay(200);
 8000ee8:	20c8      	movs	r0, #200	; 0xc8
 8000eea:	f009 fd71 	bl	800a9d0 <vTaskDelay>
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8000eee:	2201      	movs	r2, #1
 8000ef0:	2108      	movs	r1, #8
 8000ef2:	4807      	ldr	r0, [pc, #28]	; (8000f10 <StartDefaultTask+0x38>)
 8000ef4:	f002 fea1 	bl	8003c3a <HAL_GPIO_WritePin>
    vTaskDelay(200);
 8000ef8:	20c8      	movs	r0, #200	; 0xc8
 8000efa:	f009 fd69 	bl	800a9d0 <vTaskDelay>
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8000efe:	2200      	movs	r2, #0
 8000f00:	2108      	movs	r1, #8
 8000f02:	4803      	ldr	r0, [pc, #12]	; (8000f10 <StartDefaultTask+0x38>)
 8000f04:	f002 fe99 	bl	8003c3a <HAL_GPIO_WritePin>
    osDelay(1);
 8000f08:	2001      	movs	r0, #1
 8000f0a:	f009 fb09 	bl	800a520 <osDelay>
	SPI_FLASH_ReadDeviceID();
 8000f0e:	e7e9      	b.n	8000ee4 <StartDefaultTask+0xc>
 8000f10:	40011000 	.word	0x40011000

08000f14 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b086      	sub	sp, #24
 8000f18:	af02      	add	r7, sp, #8
 8000f1a:	6078      	str	r0, [r7, #4]
  for(;;)
  {
	 	 //vTaskDelay(500);

		/* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
		if (HAL_RTC_GetTime(&hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	492e      	ldr	r1, [pc, #184]	; (8000fd8 <StartTask03+0xc4>)
 8000f20:	482e      	ldr	r0, [pc, #184]	; (8000fdc <StartTask03+0xc8>)
 8000f22:	f004 fddf 	bl	8005ae4 <HAL_RTC_GetTime>
 8000f26:	4603      	mov	r3, r0
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d00b      	beq.n	8000f44 <StartTask03+0x30>
		{
			printf("rx_time err=%d,%d,%d\r\n",stime.Hours,stime.Minutes,stime.Seconds);//
 8000f2c:	4b2a      	ldr	r3, [pc, #168]	; (8000fd8 <StartTask03+0xc4>)
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	4619      	mov	r1, r3
 8000f32:	4b29      	ldr	r3, [pc, #164]	; (8000fd8 <StartTask03+0xc4>)
 8000f34:	785b      	ldrb	r3, [r3, #1]
 8000f36:	461a      	mov	r2, r3
 8000f38:	4b27      	ldr	r3, [pc, #156]	; (8000fd8 <StartTask03+0xc4>)
 8000f3a:	789b      	ldrb	r3, [r3, #2]
 8000f3c:	4828      	ldr	r0, [pc, #160]	; (8000fe0 <StartTask03+0xcc>)
 8000f3e:	f011 fff1 	bl	8012f24 <iprintf>
			return HAL_ERROR;
 8000f42:	e045      	b.n	8000fd0 <StartTask03+0xbc>
		}
		printf("rx_time=%d,%d,%d,%d\r\n",stime.Hours,stime.Minutes,stime.Seconds,rtc_alarm_flag);//
 8000f44:	4b24      	ldr	r3, [pc, #144]	; (8000fd8 <StartTask03+0xc4>)
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	4619      	mov	r1, r3
 8000f4a:	4b23      	ldr	r3, [pc, #140]	; (8000fd8 <StartTask03+0xc4>)
 8000f4c:	785b      	ldrb	r3, [r3, #1]
 8000f4e:	461a      	mov	r2, r3
 8000f50:	4b21      	ldr	r3, [pc, #132]	; (8000fd8 <StartTask03+0xc4>)
 8000f52:	789b      	ldrb	r3, [r3, #2]
 8000f54:	4618      	mov	r0, r3
 8000f56:	4b23      	ldr	r3, [pc, #140]	; (8000fe4 <StartTask03+0xd0>)
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	9300      	str	r3, [sp, #0]
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	4822      	ldr	r0, [pc, #136]	; (8000fe8 <StartTask03+0xd4>)
 8000f60:	f011 ffe0 	bl	8012f24 <iprintf>
		//printf("Task3 -- Software Version : %s \r\n", MCU_VERSION);
		//printf("Code generation tuint8_time : %s %s \r\n", __DATE__, __TIME__);
		//USB SEND BUFF
		//USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS, USB_Tx_Buf, sizeof(USB_Tx_Buf));
		//HAL_Delay(1000);
		if(recv_end_flag ==1)
 8000f64:	4b21      	ldr	r3, [pc, #132]	; (8000fec <StartTask03+0xd8>)
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	b2db      	uxtb	r3, r3
 8000f6a:	2b01      	cmp	r3, #1
 8000f6c:	d127      	bne.n	8000fbe <StartTask03+0xaa>
		{
			printf("rx_len1=%d\r\n",rx_len);//
 8000f6e:	4b20      	ldr	r3, [pc, #128]	; (8000ff0 <StartTask03+0xdc>)
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	b2db      	uxtb	r3, r3
 8000f74:	4619      	mov	r1, r3
 8000f76:	481f      	ldr	r0, [pc, #124]	; (8000ff4 <StartTask03+0xe0>)
 8000f78:	f011 ffd4 	bl	8012f24 <iprintf>
			HAL_UART_Transmit(&huart2,rx_buffer, rx_len,0xFFFF);//
 8000f7c:	4b1c      	ldr	r3, [pc, #112]	; (8000ff0 <StartTask03+0xdc>)
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	b29a      	uxth	r2, r3
 8000f84:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000f88:	491b      	ldr	r1, [pc, #108]	; (8000ff8 <StartTask03+0xe4>)
 8000f8a:	481c      	ldr	r0, [pc, #112]	; (8000ffc <StartTask03+0xe8>)
 8000f8c:	f006 f925 	bl	80071da <HAL_UART_Transmit>
			for(uint8_t i=0;i<BUFFER_SIZE;i++)
 8000f90:	2300      	movs	r3, #0
 8000f92:	73fb      	strb	r3, [r7, #15]
 8000f94:	e00a      	b.n	8000fac <StartTask03+0x98>
				{
					printf("rx_buffer%d %x\r\n",i,rx_buffer[i]);//
 8000f96:	7bf9      	ldrb	r1, [r7, #15]
 8000f98:	7bfb      	ldrb	r3, [r7, #15]
 8000f9a:	4a17      	ldr	r2, [pc, #92]	; (8000ff8 <StartTask03+0xe4>)
 8000f9c:	5cd3      	ldrb	r3, [r2, r3]
 8000f9e:	461a      	mov	r2, r3
 8000fa0:	4817      	ldr	r0, [pc, #92]	; (8001000 <StartTask03+0xec>)
 8000fa2:	f011 ffbf 	bl	8012f24 <iprintf>
			for(uint8_t i=0;i<BUFFER_SIZE;i++)
 8000fa6:	7bfb      	ldrb	r3, [r7, #15]
 8000fa8:	3301      	adds	r3, #1
 8000faa:	73fb      	strb	r3, [r7, #15]
 8000fac:	7bfb      	ldrb	r3, [r7, #15]
 8000fae:	2b09      	cmp	r3, #9
 8000fb0:	d9f1      	bls.n	8000f96 <StartTask03+0x82>
					//rx_buffer[i]=0;//?
				}
			rx_len=0;//?
 8000fb2:	4b0f      	ldr	r3, [pc, #60]	; (8000ff0 <StartTask03+0xdc>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	701a      	strb	r2, [r3, #0]
			recv_end_flag=0;//?
 8000fb8:	4b0c      	ldr	r3, [pc, #48]	; (8000fec <StartTask03+0xd8>)
 8000fba:	2200      	movs	r2, #0
 8000fbc:	701a      	strb	r2, [r3, #0]
		}
		HAL_UART_Receive_DMA(&huart2,rx_buffer,BUFFER_SIZE);//DMA	
 8000fbe:	220a      	movs	r2, #10
 8000fc0:	490d      	ldr	r1, [pc, #52]	; (8000ff8 <StartTask03+0xe4>)
 8000fc2:	480e      	ldr	r0, [pc, #56]	; (8000ffc <StartTask03+0xe8>)
 8000fc4:	f006 f9a2 	bl	800730c <HAL_UART_Receive_DMA>
		
	  osDelay(1);
 8000fc8:	2001      	movs	r0, #1
 8000fca:	f009 faa9 	bl	800a520 <osDelay>
		if (HAL_RTC_GetTime(&hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8000fce:	e7a5      	b.n	8000f1c <StartTask03+0x8>
  }
  /* USER CODE END StartTask03 */
}
 8000fd0:	3710      	adds	r7, #16
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	200029c4 	.word	0x200029c4
 8000fdc:	200029a8 	.word	0x200029a8
 8000fe0:	08015ea4 	.word	0x08015ea4
 8000fe4:	2000298c 	.word	0x2000298c
 8000fe8:	08015ebc 	.word	0x08015ebc
 8000fec:	20002987 	.word	0x20002987
 8000ff0:	200029c7 	.word	0x200029c7
 8000ff4:	08015ed4 	.word	0x08015ed4
 8000ff8:	20002994 	.word	0x20002994
 8000ffc:	20002ab8 	.word	0x20002ab8
 8001000:	08015ee4 	.word	0x08015ee4

08001004 <PrintfTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_PrintfTask */
void PrintfTask(void const * argument)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 800100a:	af00      	add	r7, sp, #0
 800100c:	1d3b      	adds	r3, r7, #4
 800100e:	6018      	str	r0, [r3, #0]
	vTaskGetRunTimeStats((char *)&pcWriteBuffer);
	printf("%s\r\n", pcWriteBuffer);


#endif
    vTaskDelay(20);
 8001010:	2014      	movs	r0, #20
 8001012:	f009 fcdd 	bl	800a9d0 <vTaskDelay>
    osDelay(1);
 8001016:	2001      	movs	r0, #1
 8001018:	f009 fa82 	bl	800a520 <osDelay>
    vTaskDelay(20);
 800101c:	e7f8      	b.n	8001010 <PrintfTask+0xc>

0800101e <StartTask_4ms_Pro>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_4ms_Pro */
void StartTask_4ms_Pro(void const * argument)
{
 800101e:	b580      	push	{r7, lr}
 8001020:	b082      	sub	sp, #8
 8001022:	af00      	add	r7, sp, #0
 8001024:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_4ms_Pro */
  /* Infinite loop */
  for(;;)
  {
  	Task_4ms_Pro();
 8001026:	f010 fd49 	bl	8011abc <Task_4ms_Pro>
    osDelay(1);
 800102a:	2001      	movs	r0, #1
 800102c:	f009 fa78 	bl	800a520 <osDelay>
  {
 8001030:	e7f9      	b.n	8001026 <StartTask_4ms_Pro+0x8>

08001032 <StartTask_8ms_Pro>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_8ms_Pro */
void StartTask_8ms_Pro(void const * argument)
{
 8001032:	b580      	push	{r7, lr}
 8001034:	b082      	sub	sp, #8
 8001036:	af00      	add	r7, sp, #0
 8001038:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_8ms_Pro */
  /* Infinite loop */
  for(;;)
  {
  	Task_8ms_Pro();
 800103a:	f010 fd45 	bl	8011ac8 <Task_8ms_Pro>
    osDelay(1);
 800103e:	2001      	movs	r0, #1
 8001040:	f009 fa6e 	bl	800a520 <osDelay>
  {
 8001044:	e7f9      	b.n	800103a <StartTask_8ms_Pro+0x8>

08001046 <StartTask_16ms_Pro>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_16ms_Pro */
void StartTask_16ms_Pro(void const * argument)
{
 8001046:	b580      	push	{r7, lr}
 8001048:	b082      	sub	sp, #8
 800104a:	af00      	add	r7, sp, #0
 800104c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_16ms_Pro */
  /* Infinite loop */
  for(;;)
  {
	Task_16ms_Pro();
 800104e:	f010 fd4b 	bl	8011ae8 <Task_16ms_Pro>
    osDelay(1);
 8001052:	2001      	movs	r0, #1
 8001054:	f009 fa64 	bl	800a520 <osDelay>
  {
 8001058:	e7f9      	b.n	800104e <StartTask_16ms_Pro+0x8>

0800105a <StartTask_100ms_Pro>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask_100ms_Pro */
void StartTask_100ms_Pro(void const * argument)
{
 800105a:	b580      	push	{r7, lr}
 800105c:	b082      	sub	sp, #8
 800105e:	af00      	add	r7, sp, #0
 8001060:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask_100ms_Pro */
  /* Infinite loop */
  for(;;)
  {
	Task_100ms_Pro();
 8001062:	f010 fd47 	bl	8011af4 <Task_100ms_Pro>
    osDelay(1);
 8001066:	2001      	movs	r0, #1
 8001068:	f009 fa5a 	bl	800a520 <osDelay>
  {
 800106c:	e7f9      	b.n	8001062 <StartTask_100ms_Pro+0x8>
	...

08001070 <MX_GPIO_Init>:
        * the Code Generation settings)
     PD8   ------> USART3_TX
     PD9   ------> USART3_RX
*/
void MX_GPIO_Init(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b08a      	sub	sp, #40	; 0x28
 8001074:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001076:	f107 0314 	add.w	r3, r7, #20
 800107a:	2200      	movs	r2, #0
 800107c:	601a      	str	r2, [r3, #0]
 800107e:	605a      	str	r2, [r3, #4]
 8001080:	609a      	str	r2, [r3, #8]
 8001082:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001084:	4bab      	ldr	r3, [pc, #684]	; (8001334 <MX_GPIO_Init+0x2c4>)
 8001086:	699b      	ldr	r3, [r3, #24]
 8001088:	4aaa      	ldr	r2, [pc, #680]	; (8001334 <MX_GPIO_Init+0x2c4>)
 800108a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800108e:	6193      	str	r3, [r2, #24]
 8001090:	4ba8      	ldr	r3, [pc, #672]	; (8001334 <MX_GPIO_Init+0x2c4>)
 8001092:	699b      	ldr	r3, [r3, #24]
 8001094:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001098:	613b      	str	r3, [r7, #16]
 800109a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800109c:	4ba5      	ldr	r3, [pc, #660]	; (8001334 <MX_GPIO_Init+0x2c4>)
 800109e:	699b      	ldr	r3, [r3, #24]
 80010a0:	4aa4      	ldr	r2, [pc, #656]	; (8001334 <MX_GPIO_Init+0x2c4>)
 80010a2:	f043 0310 	orr.w	r3, r3, #16
 80010a6:	6193      	str	r3, [r2, #24]
 80010a8:	4ba2      	ldr	r3, [pc, #648]	; (8001334 <MX_GPIO_Init+0x2c4>)
 80010aa:	699b      	ldr	r3, [r3, #24]
 80010ac:	f003 0310 	and.w	r3, r3, #16
 80010b0:	60fb      	str	r3, [r7, #12]
 80010b2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b4:	4b9f      	ldr	r3, [pc, #636]	; (8001334 <MX_GPIO_Init+0x2c4>)
 80010b6:	699b      	ldr	r3, [r3, #24]
 80010b8:	4a9e      	ldr	r2, [pc, #632]	; (8001334 <MX_GPIO_Init+0x2c4>)
 80010ba:	f043 0304 	orr.w	r3, r3, #4
 80010be:	6193      	str	r3, [r2, #24]
 80010c0:	4b9c      	ldr	r3, [pc, #624]	; (8001334 <MX_GPIO_Init+0x2c4>)
 80010c2:	699b      	ldr	r3, [r3, #24]
 80010c4:	f003 0304 	and.w	r3, r3, #4
 80010c8:	60bb      	str	r3, [r7, #8]
 80010ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010cc:	4b99      	ldr	r3, [pc, #612]	; (8001334 <MX_GPIO_Init+0x2c4>)
 80010ce:	699b      	ldr	r3, [r3, #24]
 80010d0:	4a98      	ldr	r2, [pc, #608]	; (8001334 <MX_GPIO_Init+0x2c4>)
 80010d2:	f043 0308 	orr.w	r3, r3, #8
 80010d6:	6193      	str	r3, [r2, #24]
 80010d8:	4b96      	ldr	r3, [pc, #600]	; (8001334 <MX_GPIO_Init+0x2c4>)
 80010da:	699b      	ldr	r3, [r3, #24]
 80010dc:	f003 0308 	and.w	r3, r3, #8
 80010e0:	607b      	str	r3, [r7, #4]
 80010e2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010e4:	4b93      	ldr	r3, [pc, #588]	; (8001334 <MX_GPIO_Init+0x2c4>)
 80010e6:	699b      	ldr	r3, [r3, #24]
 80010e8:	4a92      	ldr	r2, [pc, #584]	; (8001334 <MX_GPIO_Init+0x2c4>)
 80010ea:	f043 0320 	orr.w	r3, r3, #32
 80010ee:	6193      	str	r3, [r2, #24]
 80010f0:	4b90      	ldr	r3, [pc, #576]	; (8001334 <MX_GPIO_Init+0x2c4>)
 80010f2:	699b      	ldr	r3, [r3, #24]
 80010f4:	f003 0320 	and.w	r3, r3, #32
 80010f8:	603b      	str	r3, [r7, #0]
 80010fa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, REM_CTRL_Pin|SYS_POW_EN_Pin, GPIO_PIN_RESET);
 80010fc:	2200      	movs	r2, #0
 80010fe:	2150      	movs	r1, #80	; 0x50
 8001100:	488d      	ldr	r0, [pc, #564]	; (8001338 <MX_GPIO_Init+0x2c8>)
 8001102:	f002 fd9a 	bl	8003c3a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED_CTRL1_Pin|LED_CTRL2_Pin|POW_AMP_STANDBY_Pin 
 8001106:	2200      	movs	r2, #0
 8001108:	f44f 7172 	mov.w	r1, #968	; 0x3c8
 800110c:	488b      	ldr	r0, [pc, #556]	; (800133c <MX_GPIO_Init+0x2cc>)
 800110e:	f002 fd94 	bl	8003c3a <HAL_GPIO_WritePin>
                          |MUTE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8001112:	2201      	movs	r2, #1
 8001114:	2110      	movs	r1, #16
 8001116:	488a      	ldr	r0, [pc, #552]	; (8001340 <MX_GPIO_Init+0x2d0>)
 8001118:	f002 fd8f 	bl	8003c3a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, AD1938_RESET_Pin|DSP_RESET_Pin|ADAU1978_RESET_Pin, GPIO_PIN_RESET);
 800111c:	2200      	movs	r2, #0
 800111e:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8001122:	4888      	ldr	r0, [pc, #544]	; (8001344 <MX_GPIO_Init+0x2d4>)
 8001124:	f002 fd89 	bl	8003c3a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BT_REST_GPIO_Port, BT_REST_Pin, GPIO_PIN_RESET);
 8001128:	2200      	movs	r2, #0
 800112a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800112e:	4884      	ldr	r0, [pc, #528]	; (8001340 <MX_GPIO_Init+0x2d0>)
 8001130:	f002 fd83 	bl	8003c3a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001134:	2200      	movs	r2, #0
 8001136:	f44f 7140 	mov.w	r1, #768	; 0x300
 800113a:	4883      	ldr	r0, [pc, #524]	; (8001348 <MX_GPIO_Init+0x2d8>)
 800113c:	f002 fd7d 	bl	8003c3a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE10 PE12 
                           PE13 PE14 PE15 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_10|GPIO_PIN_12 
 8001140:	f24f 430e 	movw	r3, #62478	; 0xf40e
 8001144:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001146:	2303      	movs	r3, #3
 8001148:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800114a:	f107 0314 	add.w	r3, r7, #20
 800114e:	4619      	mov	r1, r3
 8001150:	4879      	ldr	r0, [pc, #484]	; (8001338 <MX_GPIO_Init+0x2c8>)
 8001152:	f002 fbf1 	bl	8003938 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = REM_CTRL_Pin|SYS_POW_EN_Pin;
 8001156:	2350      	movs	r3, #80	; 0x50
 8001158:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800115a:	2301      	movs	r3, #1
 800115c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115e:	2300      	movs	r3, #0
 8001160:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001162:	2302      	movs	r3, #2
 8001164:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001166:	f107 0314 	add.w	r3, r7, #20
 800116a:	4619      	mov	r1, r3
 800116c:	4872      	ldr	r0, [pc, #456]	; (8001338 <MX_GPIO_Init+0x2c8>)
 800116e:	f002 fbe3 	bl	8003938 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE5 PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_0;
 8001172:	2321      	movs	r3, #33	; 0x21
 8001174:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001176:	4b75      	ldr	r3, [pc, #468]	; (800134c <MX_GPIO_Init+0x2dc>)
 8001178:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117a:	2300      	movs	r3, #0
 800117c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800117e:	f107 0314 	add.w	r3, r7, #20
 8001182:	4619      	mov	r1, r3
 8001184:	486c      	ldr	r0, [pc, #432]	; (8001338 <MX_GPIO_Init+0x2c8>)
 8001186:	f002 fbd7 	bl	8003938 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC0 PC1 PC2 
                           PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2 
 800118a:	f643 4307 	movw	r3, #15367	; 0x3c07
 800118e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001190:	2303      	movs	r3, #3
 8001192:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001194:	f107 0314 	add.w	r3, r7, #20
 8001198:	4619      	mov	r1, r3
 800119a:	4868      	ldr	r0, [pc, #416]	; (800133c <MX_GPIO_Init+0x2cc>)
 800119c:	f002 fbcc 	bl	8003938 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED1_Pin;
 80011a0:	2308      	movs	r3, #8
 80011a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011a4:	2301      	movs	r3, #1
 80011a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011a8:	2301      	movs	r3, #1
 80011aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011ac:	2303      	movs	r3, #3
 80011ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 80011b0:	f107 0314 	add.w	r3, r7, #20
 80011b4:	4619      	mov	r1, r3
 80011b6:	4861      	ldr	r0, [pc, #388]	; (800133c <MX_GPIO_Init+0x2cc>)
 80011b8:	f002 fbbe 	bl	8003938 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ACC_CHECK_Pin;
 80011bc:	2301      	movs	r3, #1
 80011be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011c0:	2300      	movs	r3, #0
 80011c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c4:	2300      	movs	r3, #0
 80011c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ACC_CHECK_GPIO_Port, &GPIO_InitStruct);
 80011c8:	f107 0314 	add.w	r3, r7, #20
 80011cc:	4619      	mov	r1, r3
 80011ce:	485c      	ldr	r0, [pc, #368]	; (8001340 <MX_GPIO_Init+0x2d0>)
 80011d0:	f002 fbb2 	bl	8003938 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80011d4:	2302      	movs	r3, #2
 80011d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011d8:	2303      	movs	r3, #3
 80011da:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011dc:	f107 0314 	add.w	r3, r7, #20
 80011e0:	4619      	mov	r1, r3
 80011e2:	4857      	ldr	r0, [pc, #348]	; (8001340 <MX_GPIO_Init+0x2d0>)
 80011e4:	f002 fba8 	bl	8003938 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 80011e8:	2310      	movs	r3, #16
 80011ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ec:	2301      	movs	r3, #1
 80011ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011f0:	2301      	movs	r3, #1
 80011f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011f4:	2303      	movs	r3, #3
 80011f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 80011f8:	f107 0314 	add.w	r3, r7, #20
 80011fc:	4619      	mov	r1, r3
 80011fe:	4850      	ldr	r0, [pc, #320]	; (8001340 <MX_GPIO_Init+0x2d0>)
 8001200:	f002 fb9a 	bl	8003938 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = TEMP_CHECK_Pin|AUDIO_CHECK_Pin|POW_AMP1_CHECK_Pin;
 8001204:	2307      	movs	r3, #7
 8001206:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001208:	2300      	movs	r3, #0
 800120a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120c:	2300      	movs	r3, #0
 800120e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001210:	f107 0314 	add.w	r3, r7, #20
 8001214:	4619      	mov	r1, r3
 8001216:	484c      	ldr	r0, [pc, #304]	; (8001348 <MX_GPIO_Init+0x2d8>)
 8001218:	f002 fb8e 	bl	8003938 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PE11 */
  GPIO_InitStruct.Pin = PWR_AMP2_CHECK_Pin|POW_AMP3_CHECK_Pin|POW_AMP4_CHECK_Pin|GPIO_PIN_11;
 800121c:	f44f 6338 	mov.w	r3, #2944	; 0xb80
 8001220:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001222:	2300      	movs	r3, #0
 8001224:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001226:	2300      	movs	r3, #0
 8001228:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800122a:	f107 0314 	add.w	r3, r7, #20
 800122e:	4619      	mov	r1, r3
 8001230:	4841      	ldr	r0, [pc, #260]	; (8001338 <MX_GPIO_Init+0x2c8>)
 8001232:	f002 fb81 	bl	8003938 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_TX_Pin;
 8001236:	f44f 7380 	mov.w	r3, #256	; 0x100
 800123a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800123c:	2302      	movs	r3, #2
 800123e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001240:	2303      	movs	r3, #3
 8001242:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(USB_TX_GPIO_Port, &GPIO_InitStruct);
 8001244:	f107 0314 	add.w	r3, r7, #20
 8001248:	4619      	mov	r1, r3
 800124a:	483e      	ldr	r0, [pc, #248]	; (8001344 <MX_GPIO_Init+0x2d4>)
 800124c:	f002 fb74 	bl	8003938 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_RX_Pin;
 8001250:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001254:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001256:	2300      	movs	r3, #0
 8001258:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125a:	2300      	movs	r3, #0
 800125c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_RX_GPIO_Port, &GPIO_InitStruct);
 800125e:	f107 0314 	add.w	r3, r7, #20
 8001262:	4619      	mov	r1, r3
 8001264:	4837      	ldr	r0, [pc, #220]	; (8001344 <MX_GPIO_Init+0x2d4>)
 8001266:	f002 fb67 	bl	8003938 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD14 PD15 PD0 
                           PD1 PD2 PD3 PD4 
                           PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0 
 800126a:	f24c 43ff 	movw	r3, #50431	; 0xc4ff
 800126e:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4 
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001270:	2303      	movs	r3, #3
 8001272:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001274:	f107 0314 	add.w	r3, r7, #20
 8001278:	4619      	mov	r1, r3
 800127a:	4832      	ldr	r0, [pc, #200]	; (8001344 <MX_GPIO_Init+0x2d4>)
 800127c:	f002 fb5c 	bl	8003938 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = AD1938_RESET_Pin|DSP_RESET_Pin|ADAU1978_RESET_Pin;
 8001280:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8001284:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001286:	2301      	movs	r3, #1
 8001288:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128a:	2300      	movs	r3, #0
 800128c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800128e:	2302      	movs	r3, #2
 8001290:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001292:	f107 0314 	add.w	r3, r7, #20
 8001296:	4619      	mov	r1, r3
 8001298:	482a      	ldr	r0, [pc, #168]	; (8001344 <MX_GPIO_Init+0x2d4>)
 800129a:	f002 fb4d 	bl	8003938 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = LED_CTRL1_Pin|LED_CTRL2_Pin|POW_AMP_STANDBY_Pin|MUTE_Pin;
 800129e:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80012a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a4:	2301      	movs	r3, #1
 80012a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a8:	2300      	movs	r3, #0
 80012aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ac:	2302      	movs	r3, #2
 80012ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012b0:	f107 0314 	add.w	r3, r7, #20
 80012b4:	4619      	mov	r1, r3
 80012b6:	4821      	ldr	r0, [pc, #132]	; (800133c <MX_GPIO_Init+0x2cc>)
 80012b8:	f002 fb3e 	bl	8003938 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BT_REST_Pin;
 80012bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012c2:	2301      	movs	r3, #1
 80012c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c6:	2300      	movs	r3, #0
 80012c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ca:	2302      	movs	r3, #2
 80012cc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BT_REST_GPIO_Port, &GPIO_InitStruct);
 80012ce:	f107 0314 	add.w	r3, r7, #20
 80012d2:	4619      	mov	r1, r3
 80012d4:	481a      	ldr	r0, [pc, #104]	; (8001340 <MX_GPIO_Init+0x2d0>)
 80012d6:	f002 fb2f 	bl	8003938 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80012da:	f44f 7340 	mov.w	r3, #768	; 0x300
 80012de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012e0:	2301      	movs	r3, #1
 80012e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e4:	2300      	movs	r3, #0
 80012e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012e8:	2302      	movs	r3, #2
 80012ea:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ec:	f107 0314 	add.w	r3, r7, #20
 80012f0:	4619      	mov	r1, r3
 80012f2:	4815      	ldr	r0, [pc, #84]	; (8001348 <MX_GPIO_Init+0x2d8>)
 80012f4:	f002 fb20 	bl	8003938 <HAL_GPIO_Init>

  /*Configure peripheral I/O remapping */
  __HAL_AFIO_REMAP_USART3_ENABLE();
 80012f8:	4b15      	ldr	r3, [pc, #84]	; (8001350 <MX_GPIO_Init+0x2e0>)
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	627b      	str	r3, [r7, #36]	; 0x24
 80012fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001300:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001304:	627b      	str	r3, [r7, #36]	; 0x24
 8001306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001308:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800130c:	627b      	str	r3, [r7, #36]	; 0x24
 800130e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001310:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8001314:	627b      	str	r3, [r7, #36]	; 0x24
 8001316:	4a0e      	ldr	r2, [pc, #56]	; (8001350 <MX_GPIO_Init+0x2e0>)
 8001318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800131a:	6053      	str	r3, [r2, #4]

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 800131c:	2200      	movs	r2, #0
 800131e:	2105      	movs	r1, #5
 8001320:	2017      	movs	r0, #23
 8001322:	f001 fe96 	bl	8003052 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001326:	2017      	movs	r0, #23
 8001328:	f001 feaf 	bl	800308a <HAL_NVIC_EnableIRQ>

}
 800132c:	bf00      	nop
 800132e:	3728      	adds	r7, #40	; 0x28
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	40021000 	.word	0x40021000
 8001338:	40011800 	.word	0x40011800
 800133c:	40011000 	.word	0x40011000
 8001340:	40010800 	.word	0x40010800
 8001344:	40011400 	.word	0x40011400
 8001348:	40010c00 	.word	0x40010c00
 800134c:	10210000 	.word	0x10210000
 8001350:	40010000 	.word	0x40010000

08001354 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001358:	4b12      	ldr	r3, [pc, #72]	; (80013a4 <MX_I2C1_Init+0x50>)
 800135a:	4a13      	ldr	r2, [pc, #76]	; (80013a8 <MX_I2C1_Init+0x54>)
 800135c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800135e:	4b11      	ldr	r3, [pc, #68]	; (80013a4 <MX_I2C1_Init+0x50>)
 8001360:	4a12      	ldr	r2, [pc, #72]	; (80013ac <MX_I2C1_Init+0x58>)
 8001362:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001364:	4b0f      	ldr	r3, [pc, #60]	; (80013a4 <MX_I2C1_Init+0x50>)
 8001366:	2200      	movs	r2, #0
 8001368:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800136a:	4b0e      	ldr	r3, [pc, #56]	; (80013a4 <MX_I2C1_Init+0x50>)
 800136c:	2200      	movs	r2, #0
 800136e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001370:	4b0c      	ldr	r3, [pc, #48]	; (80013a4 <MX_I2C1_Init+0x50>)
 8001372:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001376:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001378:	4b0a      	ldr	r3, [pc, #40]	; (80013a4 <MX_I2C1_Init+0x50>)
 800137a:	2200      	movs	r2, #0
 800137c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800137e:	4b09      	ldr	r3, [pc, #36]	; (80013a4 <MX_I2C1_Init+0x50>)
 8001380:	2200      	movs	r2, #0
 8001382:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001384:	4b07      	ldr	r3, [pc, #28]	; (80013a4 <MX_I2C1_Init+0x50>)
 8001386:	2200      	movs	r2, #0
 8001388:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800138a:	4b06      	ldr	r3, [pc, #24]	; (80013a4 <MX_I2C1_Init+0x50>)
 800138c:	2200      	movs	r2, #0
 800138e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001390:	4804      	ldr	r0, [pc, #16]	; (80013a4 <MX_I2C1_Init+0x50>)
 8001392:	f002 fc8d 	bl	8003cb0 <HAL_I2C_Init>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800139c:	f000 f9e8 	bl	8001770 <Error_Handler>
  }

}
 80013a0:	bf00      	nop
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	200029c8 	.word	0x200029c8
 80013a8:	40005400 	.word	0x40005400
 80013ac:	000186a0 	.word	0x000186a0

080013b0 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 80013b4:	4b12      	ldr	r3, [pc, #72]	; (8001400 <MX_I2C2_Init+0x50>)
 80013b6:	4a13      	ldr	r2, [pc, #76]	; (8001404 <MX_I2C2_Init+0x54>)
 80013b8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80013ba:	4b11      	ldr	r3, [pc, #68]	; (8001400 <MX_I2C2_Init+0x50>)
 80013bc:	4a12      	ldr	r2, [pc, #72]	; (8001408 <MX_I2C2_Init+0x58>)
 80013be:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013c0:	4b0f      	ldr	r3, [pc, #60]	; (8001400 <MX_I2C2_Init+0x50>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80013c6:	4b0e      	ldr	r3, [pc, #56]	; (8001400 <MX_I2C2_Init+0x50>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013cc:	4b0c      	ldr	r3, [pc, #48]	; (8001400 <MX_I2C2_Init+0x50>)
 80013ce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80013d2:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013d4:	4b0a      	ldr	r3, [pc, #40]	; (8001400 <MX_I2C2_Init+0x50>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80013da:	4b09      	ldr	r3, [pc, #36]	; (8001400 <MX_I2C2_Init+0x50>)
 80013dc:	2200      	movs	r2, #0
 80013de:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013e0:	4b07      	ldr	r3, [pc, #28]	; (8001400 <MX_I2C2_Init+0x50>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013e6:	4b06      	ldr	r3, [pc, #24]	; (8001400 <MX_I2C2_Init+0x50>)
 80013e8:	2200      	movs	r2, #0
 80013ea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80013ec:	4804      	ldr	r0, [pc, #16]	; (8001400 <MX_I2C2_Init+0x50>)
 80013ee:	f002 fc5f 	bl	8003cb0 <HAL_I2C_Init>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80013f8:	f000 f9ba 	bl	8001770 <Error_Handler>
  }

}
 80013fc:	bf00      	nop
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	20002a1c 	.word	0x20002a1c
 8001404:	40005800 	.word	0x40005800
 8001408:	000186a0 	.word	0x000186a0

0800140c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b08a      	sub	sp, #40	; 0x28
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001414:	f107 0318 	add.w	r3, r7, #24
 8001418:	2200      	movs	r2, #0
 800141a:	601a      	str	r2, [r3, #0]
 800141c:	605a      	str	r2, [r3, #4]
 800141e:	609a      	str	r2, [r3, #8]
 8001420:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4a2b      	ldr	r2, [pc, #172]	; (80014d4 <HAL_I2C_MspInit+0xc8>)
 8001428:	4293      	cmp	r3, r2
 800142a:	d124      	bne.n	8001476 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800142c:	4b2a      	ldr	r3, [pc, #168]	; (80014d8 <HAL_I2C_MspInit+0xcc>)
 800142e:	699b      	ldr	r3, [r3, #24]
 8001430:	4a29      	ldr	r2, [pc, #164]	; (80014d8 <HAL_I2C_MspInit+0xcc>)
 8001432:	f043 0308 	orr.w	r3, r3, #8
 8001436:	6193      	str	r3, [r2, #24]
 8001438:	4b27      	ldr	r3, [pc, #156]	; (80014d8 <HAL_I2C_MspInit+0xcc>)
 800143a:	699b      	ldr	r3, [r3, #24]
 800143c:	f003 0308 	and.w	r3, r3, #8
 8001440:	617b      	str	r3, [r7, #20]
 8001442:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001444:	23c0      	movs	r3, #192	; 0xc0
 8001446:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001448:	2312      	movs	r3, #18
 800144a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800144c:	2303      	movs	r3, #3
 800144e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001450:	f107 0318 	add.w	r3, r7, #24
 8001454:	4619      	mov	r1, r3
 8001456:	4821      	ldr	r0, [pc, #132]	; (80014dc <HAL_I2C_MspInit+0xd0>)
 8001458:	f002 fa6e 	bl	8003938 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800145c:	4b1e      	ldr	r3, [pc, #120]	; (80014d8 <HAL_I2C_MspInit+0xcc>)
 800145e:	69db      	ldr	r3, [r3, #28]
 8001460:	4a1d      	ldr	r2, [pc, #116]	; (80014d8 <HAL_I2C_MspInit+0xcc>)
 8001462:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001466:	61d3      	str	r3, [r2, #28]
 8001468:	4b1b      	ldr	r3, [pc, #108]	; (80014d8 <HAL_I2C_MspInit+0xcc>)
 800146a:	69db      	ldr	r3, [r3, #28]
 800146c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001470:	613b      	str	r3, [r7, #16]
 8001472:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001474:	e029      	b.n	80014ca <HAL_I2C_MspInit+0xbe>
  else if(i2cHandle->Instance==I2C2)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4a19      	ldr	r2, [pc, #100]	; (80014e0 <HAL_I2C_MspInit+0xd4>)
 800147c:	4293      	cmp	r3, r2
 800147e:	d124      	bne.n	80014ca <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001480:	4b15      	ldr	r3, [pc, #84]	; (80014d8 <HAL_I2C_MspInit+0xcc>)
 8001482:	699b      	ldr	r3, [r3, #24]
 8001484:	4a14      	ldr	r2, [pc, #80]	; (80014d8 <HAL_I2C_MspInit+0xcc>)
 8001486:	f043 0308 	orr.w	r3, r3, #8
 800148a:	6193      	str	r3, [r2, #24]
 800148c:	4b12      	ldr	r3, [pc, #72]	; (80014d8 <HAL_I2C_MspInit+0xcc>)
 800148e:	699b      	ldr	r3, [r3, #24]
 8001490:	f003 0308 	and.w	r3, r3, #8
 8001494:	60fb      	str	r3, [r7, #12]
 8001496:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2C2_SCL_Pin|I2C2_SDA_Pin;
 8001498:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800149c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800149e:	2312      	movs	r3, #18
 80014a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014a2:	2303      	movs	r3, #3
 80014a4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014a6:	f107 0318 	add.w	r3, r7, #24
 80014aa:	4619      	mov	r1, r3
 80014ac:	480b      	ldr	r0, [pc, #44]	; (80014dc <HAL_I2C_MspInit+0xd0>)
 80014ae:	f002 fa43 	bl	8003938 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80014b2:	4b09      	ldr	r3, [pc, #36]	; (80014d8 <HAL_I2C_MspInit+0xcc>)
 80014b4:	69db      	ldr	r3, [r3, #28]
 80014b6:	4a08      	ldr	r2, [pc, #32]	; (80014d8 <HAL_I2C_MspInit+0xcc>)
 80014b8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80014bc:	61d3      	str	r3, [r2, #28]
 80014be:	4b06      	ldr	r3, [pc, #24]	; (80014d8 <HAL_I2C_MspInit+0xcc>)
 80014c0:	69db      	ldr	r3, [r3, #28]
 80014c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014c6:	60bb      	str	r3, [r7, #8]
 80014c8:	68bb      	ldr	r3, [r7, #8]
}
 80014ca:	bf00      	nop
 80014cc:	3728      	adds	r7, #40	; 0x28
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	40005400 	.word	0x40005400
 80014d8:	40021000 	.word	0x40021000
 80014dc:	40010c00 	.word	0x40010c00
 80014e0:	40005800 	.word	0x40005800

080014e4 <SysSoftware_Init>:
	//Bsp_ADC_Init();
	//Bsp_FLASH_Init();
	//Print_Init();
}
void SysSoftware_Init(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	af00      	add	r7, sp, #0
	SysDataInit();
 80014e8:	f010 fee6 	bl	80122b8 <SysDataInit>
	DspInit();
 80014ec:	f00b ffb4 	bl	800d458 <DspInit>
	Check_Uart();
 80014f0:	f00b f9ea 	bl	800c8c8 <Check_Uart>
}
 80014f4:	bf00      	nop
 80014f6:	bd80      	pop	{r7, pc}

080014f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014fc:	f000 ff82 	bl	8002404 <HAL_Init>

  /* USER CODE BEGIN Init */
  //SysHardware_Init();
  SysSoftware_Init();
 8001500:	f7ff fff0 	bl	80014e4 <SysSoftware_Init>
  
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001504:	f000 f85e 	bl	80015c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001508:	f7ff fdb2 	bl	8001070 <MX_GPIO_Init>
  MX_DMA_Init();
 800150c:	f7ff fbe2 	bl	8000cd4 <MX_DMA_Init>
  MX_I2C1_Init();
 8001510:	f7ff ff20 	bl	8001354 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001514:	f7ff ff4c 	bl	80013b0 <MX_I2C2_Init>
  MX_SPI1_Init();
 8001518:	f000 f9a6 	bl	8001868 <MX_SPI1_Init>
  MX_SPI2_Init();
 800151c:	f000 f9da 	bl	80018d4 <MX_SPI2_Init>
  MX_SPI3_Init();
 8001520:	f000 fa0e 	bl	8001940 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 8001524:	f000 fdfa 	bl	800211c <MX_USART1_UART_Init>
  MX_TIM5_Init();
 8001528:	f000 fd84 	bl	8002034 <MX_TIM5_Init>
  MX_ADC1_Init();
 800152c:	f7ff fb14 	bl	8000b58 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8001530:	f000 fe1e 	bl	8002170 <MX_USART2_UART_Init>
  MX_RTC_Init();
 8001534:	f000 f922 	bl	800177c <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc1);
 8001538:	4817      	ldr	r0, [pc, #92]	; (8001598 <main+0xa0>)
 800153a:	f001 fc2f 	bl	8002d9c <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&AD_DMA,2); //DMAADCAD_DMA 0~3 ADC 0~3
 800153e:	2202      	movs	r2, #2
 8001540:	4916      	ldr	r1, [pc, #88]	; (800159c <main+0xa4>)
 8001542:	4815      	ldr	r0, [pc, #84]	; (8001598 <main+0xa0>)
 8001544:	f001 f87a 	bl	800263c <HAL_ADC_Start_DMA>

  //HAL_TIM_Base_Start_IT(&htim5);
  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_SET);
 8001548:	2201      	movs	r2, #1
 800154a:	2110      	movs	r1, #16
 800154c:	4814      	ldr	r0, [pc, #80]	; (80015a0 <main+0xa8>)
 800154e:	f002 fb74 	bl	8003c3a <HAL_GPIO_WritePin>

	//usartcubemxidleDMA
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE);//idle
 8001552:	4b14      	ldr	r3, [pc, #80]	; (80015a4 <main+0xac>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	68da      	ldr	r2, [r3, #12]
 8001558:	4b12      	ldr	r3, [pc, #72]	; (80015a4 <main+0xac>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f042 0210 	orr.w	r2, r2, #16
 8001560:	60da      	str	r2, [r3, #12]
  HAL_UART_Receive_DMA(&huart2,rx_buffer,BUFFER_SIZE);//DMArx_buffer
 8001562:	220a      	movs	r2, #10
 8001564:	4910      	ldr	r1, [pc, #64]	; (80015a8 <main+0xb0>)
 8001566:	480f      	ldr	r0, [pc, #60]	; (80015a4 <main+0xac>)
 8001568:	f005 fed0 	bl	800730c <HAL_UART_Receive_DMA>

  /*##-1- Configure Alarm ####################################################*/
  /* Configure RTC Alarm */
  Set_RtcWorkStatus;
 800156c:	4a0f      	ldr	r2, [pc, #60]	; (80015ac <main+0xb4>)
 800156e:	7993      	ldrb	r3, [r2, #6]
 8001570:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001574:	7193      	strb	r3, [r2, #6]
  SysWakeUp_SetAlarm(10);
 8001576:	200a      	movs	r0, #10
 8001578:	f00f fec0 	bl	80112fc <SysWakeUp_SetAlarm>

  printf("APP Begin -- Software Version : %s \n", MCU_VERSION);
 800157c:	490c      	ldr	r1, [pc, #48]	; (80015b0 <main+0xb8>)
 800157e:	480d      	ldr	r0, [pc, #52]	; (80015b4 <main+0xbc>)
 8001580:	f011 fcd0 	bl	8012f24 <iprintf>
  printf("Code generation time : %s %s \n", __DATE__, __TIME__);
 8001584:	4a0c      	ldr	r2, [pc, #48]	; (80015b8 <main+0xc0>)
 8001586:	490d      	ldr	r1, [pc, #52]	; (80015bc <main+0xc4>)
 8001588:	480d      	ldr	r0, [pc, #52]	; (80015c0 <main+0xc8>)
 800158a:	f011 fccb 	bl	8012f24 <iprintf>
  //SPI_FLASH_ReadDeviceID();

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init(); 
 800158e:	f7ff fbfd 	bl	8000d8c <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8001592:	f008 ff72 	bl	800a47a <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001596:	e7fe      	b.n	8001596 <main+0x9e>
 8001598:	200028f8 	.word	0x200028f8
 800159c:	20002ab0 	.word	0x20002ab0
 80015a0:	40010800 	.word	0x40010800
 80015a4:	20002ab8 	.word	0x20002ab8
 80015a8:	20002994 	.word	0x20002994
 80015ac:	200045a4 	.word	0x200045a4
 80015b0:	08015ef8 	.word	0x08015ef8
 80015b4:	08015f04 	.word	0x08015f04
 80015b8:	08015f2c 	.word	0x08015f2c
 80015bc:	08015f38 	.word	0x08015f38
 80015c0:	08015f44 	.word	0x08015f44

080015c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	b096      	sub	sp, #88	; 0x58
 80015c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015ca:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80015ce:	2228      	movs	r2, #40	; 0x28
 80015d0:	2100      	movs	r1, #0
 80015d2:	4618      	mov	r0, r3
 80015d4:	f011 fc9e 	bl	8012f14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015d8:	f107 031c 	add.w	r3, r7, #28
 80015dc:	2200      	movs	r2, #0
 80015de:	601a      	str	r2, [r3, #0]
 80015e0:	605a      	str	r2, [r3, #4]
 80015e2:	609a      	str	r2, [r3, #8]
 80015e4:	60da      	str	r2, [r3, #12]
 80015e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015e8:	1d3b      	adds	r3, r7, #4
 80015ea:	2200      	movs	r2, #0
 80015ec:	601a      	str	r2, [r3, #0]
 80015ee:	605a      	str	r2, [r3, #4]
 80015f0:	609a      	str	r2, [r3, #8]
 80015f2:	60da      	str	r2, [r3, #12]
 80015f4:	611a      	str	r2, [r3, #16]
 80015f6:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80015f8:	2309      	movs	r3, #9
 80015fa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015fc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001600:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001602:	2300      	movs	r3, #0
 8001604:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001606:	2301      	movs	r3, #1
 8001608:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800160a:	2301      	movs	r3, #1
 800160c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800160e:	2302      	movs	r3, #2
 8001610:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001612:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001616:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001618:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800161c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800161e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001622:	4618      	mov	r0, r3
 8001624:	f003 fb46 	bl	8004cb4 <HAL_RCC_OscConfig>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800162e:	f000 f89f 	bl	8001770 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001632:	230f      	movs	r3, #15
 8001634:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001636:	2302      	movs	r3, #2
 8001638:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800163a:	2300      	movs	r3, #0
 800163c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800163e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001642:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001644:	2300      	movs	r3, #0
 8001646:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001648:	f107 031c 	add.w	r3, r7, #28
 800164c:	2102      	movs	r1, #2
 800164e:	4618      	mov	r0, r3
 8001650:	f003 fdb0 	bl	80051b4 <HAL_RCC_ClockConfig>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800165a:	f000 f889 	bl	8001770 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC
 800165e:	2313      	movs	r3, #19
 8001660:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_USB;
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001662:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001666:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001668:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800166c:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 800166e:	2300      	movs	r3, #0
 8001670:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001672:	1d3b      	adds	r3, r7, #4
 8001674:	4618      	mov	r0, r3
 8001676:	f003 ff69 	bl	800554c <HAL_RCCEx_PeriphCLKConfig>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d001      	beq.n	8001684 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001680:	f000 f876 	bl	8001770 <Error_Handler>
  }
}
 8001684:	bf00      	nop
 8001686:	3758      	adds	r7, #88	; 0x58
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}

0800168c <HAL_RTC_AlarmAEventCallback>:
  * @brief  Alarm callback
  * @param  hrtc : RTC handle
  * @retval None
  */
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 800168c:	b480      	push	{r7}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
    rtc_alarm_flag++; 
 8001694:	4b07      	ldr	r3, [pc, #28]	; (80016b4 <HAL_RTC_AlarmAEventCallback+0x28>)
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	3301      	adds	r3, #1
 800169a:	b2da      	uxtb	r2, r3
 800169c:	4b05      	ldr	r3, [pc, #20]	; (80016b4 <HAL_RTC_AlarmAEventCallback+0x28>)
 800169e:	701a      	strb	r2, [r3, #0]
	Set_RtcWorkStatus;
 80016a0:	4a05      	ldr	r2, [pc, #20]	; (80016b8 <HAL_RTC_AlarmAEventCallback+0x2c>)
 80016a2:	7993      	ldrb	r3, [r2, #6]
 80016a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80016a8:	7193      	strb	r3, [r2, #6]
}
 80016aa:	bf00      	nop
 80016ac:	370c      	adds	r7, #12
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bc80      	pop	{r7}
 80016b2:	4770      	bx	lr
 80016b4:	2000298c 	.word	0x2000298c
 80016b8:	200045a4 	.word	0x200045a4

080016bc <HAL_UART_RxCpltCallback>:
  * @param  hrtc : RTC handle
  * @retval None
  */

HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b084      	sub	sp, #16
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
	if(recv_end_flag ==1)	printf("Rec end \r\n");
 80016c4:	4b1a      	ldr	r3, [pc, #104]	; (8001730 <HAL_UART_RxCpltCallback+0x74>)
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	b2db      	uxtb	r3, r3
 80016ca:	2b01      	cmp	r3, #1
 80016cc:	d102      	bne.n	80016d4 <HAL_UART_RxCpltCallback+0x18>
 80016ce:	4819      	ldr	r0, [pc, #100]	; (8001734 <HAL_UART_RxCpltCallback+0x78>)
 80016d0:	f011 fc9c 	bl	801300c <puts>
	{
		printf("rx_len=%d\r\n",rx_len);//
 80016d4:	4b18      	ldr	r3, [pc, #96]	; (8001738 <HAL_UART_RxCpltCallback+0x7c>)
 80016d6:	781b      	ldrb	r3, [r3, #0]
 80016d8:	b2db      	uxtb	r3, r3
 80016da:	4619      	mov	r1, r3
 80016dc:	4817      	ldr	r0, [pc, #92]	; (800173c <HAL_UART_RxCpltCallback+0x80>)
 80016de:	f011 fc21 	bl	8012f24 <iprintf>
		HAL_UART_Transmit(&huart2,rx_buffer, rx_len,0xFFFF);//
 80016e2:	4b15      	ldr	r3, [pc, #84]	; (8001738 <HAL_UART_RxCpltCallback+0x7c>)
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	b2db      	uxtb	r3, r3
 80016e8:	b29a      	uxth	r2, r3
 80016ea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016ee:	4914      	ldr	r1, [pc, #80]	; (8001740 <HAL_UART_RxCpltCallback+0x84>)
 80016f0:	4814      	ldr	r0, [pc, #80]	; (8001744 <HAL_UART_RxCpltCallback+0x88>)
 80016f2:	f005 fd72 	bl	80071da <HAL_UART_Transmit>
		for(uint8_t i=0;i<BUFFER_SIZE;i++)
 80016f6:	2300      	movs	r3, #0
 80016f8:	73fb      	strb	r3, [r7, #15]
 80016fa:	e00a      	b.n	8001712 <HAL_UART_RxCpltCallback+0x56>
			{
				printf("rx_buffer%d %x\r\n",i,rx_buffer[i]);//
 80016fc:	7bf9      	ldrb	r1, [r7, #15]
 80016fe:	7bfb      	ldrb	r3, [r7, #15]
 8001700:	4a0f      	ldr	r2, [pc, #60]	; (8001740 <HAL_UART_RxCpltCallback+0x84>)
 8001702:	5cd3      	ldrb	r3, [r2, r3]
 8001704:	461a      	mov	r2, r3
 8001706:	4810      	ldr	r0, [pc, #64]	; (8001748 <HAL_UART_RxCpltCallback+0x8c>)
 8001708:	f011 fc0c 	bl	8012f24 <iprintf>
		for(uint8_t i=0;i<BUFFER_SIZE;i++)
 800170c:	7bfb      	ldrb	r3, [r7, #15]
 800170e:	3301      	adds	r3, #1
 8001710:	73fb      	strb	r3, [r7, #15]
 8001712:	7bfb      	ldrb	r3, [r7, #15]
 8001714:	2b09      	cmp	r3, #9
 8001716:	d9f1      	bls.n	80016fc <HAL_UART_RxCpltCallback+0x40>
				//rx_buffer[i]=0;//?
			}
		rx_len=0;//?
 8001718:	4b07      	ldr	r3, [pc, #28]	; (8001738 <HAL_UART_RxCpltCallback+0x7c>)
 800171a:	2200      	movs	r2, #0
 800171c:	701a      	strb	r2, [r3, #0]
		//recv_end_flag=0;//?
	}
	HAL_UART_Receive_DMA(&huart2,rx_buffer,BUFFER_SIZE);//DMA 
 800171e:	220a      	movs	r2, #10
 8001720:	4907      	ldr	r1, [pc, #28]	; (8001740 <HAL_UART_RxCpltCallback+0x84>)
 8001722:	4808      	ldr	r0, [pc, #32]	; (8001744 <HAL_UART_RxCpltCallback+0x88>)
 8001724:	f005 fdf2 	bl	800730c <HAL_UART_Receive_DMA>

}
 8001728:	bf00      	nop
 800172a:	3710      	adds	r7, #16
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	20002987 	.word	0x20002987
 8001734:	08015f64 	.word	0x08015f64
 8001738:	200029c7 	.word	0x200029c7
 800173c:	08015f70 	.word	0x08015f70
 8001740:	20002994 	.word	0x20002994
 8001744:	20002ab8 	.word	0x20002ab8
 8001748:	08015f7c 	.word	0x08015f7c

0800174c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a04      	ldr	r2, [pc, #16]	; (800176c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d101      	bne.n	8001762 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800175e:	f000 fe67 	bl	8002430 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001762:	bf00      	nop
 8001764:	3708      	adds	r7, #8
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	40012c00 	.word	0x40012c00

08001770 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001774:	bf00      	nop
 8001776:	46bd      	mov	sp, r7
 8001778:	bc80      	pop	{r7}
 800177a:	4770      	bx	lr

0800177c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef sTime = {0};
 8001782:	1d3b      	adds	r3, r7, #4
 8001784:	2100      	movs	r1, #0
 8001786:	460a      	mov	r2, r1
 8001788:	801a      	strh	r2, [r3, #0]
 800178a:	460a      	mov	r2, r1
 800178c:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 800178e:	2300      	movs	r3, #0
 8001790:	603b      	str	r3, [r7, #0]

  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 8001792:	4b1d      	ldr	r3, [pc, #116]	; (8001808 <MX_RTC_Init+0x8c>)
 8001794:	4a1d      	ldr	r2, [pc, #116]	; (800180c <MX_RTC_Init+0x90>)
 8001796:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8001798:	4b1b      	ldr	r3, [pc, #108]	; (8001808 <MX_RTC_Init+0x8c>)
 800179a:	f04f 32ff 	mov.w	r2, #4294967295
 800179e:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_NONE;
 80017a0:	4b19      	ldr	r3, [pc, #100]	; (8001808 <MX_RTC_Init+0x8c>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80017a6:	4818      	ldr	r0, [pc, #96]	; (8001808 <MX_RTC_Init+0x8c>)
 80017a8:	f004 f86e 	bl	8005888 <HAL_RTC_Init>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d001      	beq.n	80017b6 <MX_RTC_Init+0x3a>
  {
    Error_Handler();
 80017b2:	f7ff ffdd 	bl	8001770 <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0x0;
 80017b6:	2300      	movs	r3, #0
 80017b8:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80017ba:	2300      	movs	r3, #0
 80017bc:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80017be:	2300      	movs	r3, #0
 80017c0:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80017c2:	1d3b      	adds	r3, r7, #4
 80017c4:	2201      	movs	r2, #1
 80017c6:	4619      	mov	r1, r3
 80017c8:	480f      	ldr	r0, [pc, #60]	; (8001808 <MX_RTC_Init+0x8c>)
 80017ca:	f004 f8f3 	bl	80059b4 <HAL_RTC_SetTime>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d001      	beq.n	80017d8 <MX_RTC_Init+0x5c>
  {
    Error_Handler();
 80017d4:	f7ff ffcc 	bl	8001770 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 80017d8:	2301      	movs	r3, #1
 80017da:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 80017dc:	2301      	movs	r3, #1
 80017de:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 80017e0:	2301      	movs	r3, #1
 80017e2:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 80017e4:	2300      	movs	r3, #0
 80017e6:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 80017e8:	463b      	mov	r3, r7
 80017ea:	2201      	movs	r2, #1
 80017ec:	4619      	mov	r1, r3
 80017ee:	4806      	ldr	r0, [pc, #24]	; (8001808 <MX_RTC_Init+0x8c>)
 80017f0:	f004 fa50 	bl	8005c94 <HAL_RTC_SetDate>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <MX_RTC_Init+0x82>
  {
    Error_Handler();
 80017fa:	f7ff ffb9 	bl	8001770 <Error_Handler>
  }

}
 80017fe:	bf00      	nop
 8001800:	3708      	adds	r7, #8
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	200029a8 	.word	0x200029a8
 800180c:	40002800 	.word	0x40002800

08001810 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b084      	sub	sp, #16
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a0f      	ldr	r2, [pc, #60]	; (800185c <HAL_RTC_MspInit+0x4c>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d118      	bne.n	8001854 <HAL_RTC_MspInit+0x44>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8001822:	f003 fa3b 	bl	8004c9c <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8001826:	4b0e      	ldr	r3, [pc, #56]	; (8001860 <HAL_RTC_MspInit+0x50>)
 8001828:	69db      	ldr	r3, [r3, #28]
 800182a:	4a0d      	ldr	r2, [pc, #52]	; (8001860 <HAL_RTC_MspInit+0x50>)
 800182c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001830:	61d3      	str	r3, [r2, #28]
 8001832:	4b0b      	ldr	r3, [pc, #44]	; (8001860 <HAL_RTC_MspInit+0x50>)
 8001834:	69db      	ldr	r3, [r3, #28]
 8001836:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800183a:	60fb      	str	r3, [r7, #12]
 800183c:	68fb      	ldr	r3, [r7, #12]
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800183e:	4b09      	ldr	r3, [pc, #36]	; (8001864 <HAL_RTC_MspInit+0x54>)
 8001840:	2201      	movs	r2, #1
 8001842:	601a      	str	r2, [r3, #0]

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 5, 0);
 8001844:	2200      	movs	r2, #0
 8001846:	2105      	movs	r1, #5
 8001848:	2029      	movs	r0, #41	; 0x29
 800184a:	f001 fc02 	bl	8003052 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 800184e:	2029      	movs	r0, #41	; 0x29
 8001850:	f001 fc1b 	bl	800308a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001854:	bf00      	nop
 8001856:	3710      	adds	r7, #16
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	40002800 	.word	0x40002800
 8001860:	40021000 	.word	0x40021000
 8001864:	4242043c 	.word	0x4242043c

08001868 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 800186c:	4b17      	ldr	r3, [pc, #92]	; (80018cc <MX_SPI1_Init+0x64>)
 800186e:	4a18      	ldr	r2, [pc, #96]	; (80018d0 <MX_SPI1_Init+0x68>)
 8001870:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001872:	4b16      	ldr	r3, [pc, #88]	; (80018cc <MX_SPI1_Init+0x64>)
 8001874:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001878:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800187a:	4b14      	ldr	r3, [pc, #80]	; (80018cc <MX_SPI1_Init+0x64>)
 800187c:	2200      	movs	r2, #0
 800187e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001880:	4b12      	ldr	r3, [pc, #72]	; (80018cc <MX_SPI1_Init+0x64>)
 8001882:	2200      	movs	r2, #0
 8001884:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001886:	4b11      	ldr	r3, [pc, #68]	; (80018cc <MX_SPI1_Init+0x64>)
 8001888:	2202      	movs	r2, #2
 800188a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 800188c:	4b0f      	ldr	r3, [pc, #60]	; (80018cc <MX_SPI1_Init+0x64>)
 800188e:	2201      	movs	r2, #1
 8001890:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001892:	4b0e      	ldr	r3, [pc, #56]	; (80018cc <MX_SPI1_Init+0x64>)
 8001894:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001898:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800189a:	4b0c      	ldr	r3, [pc, #48]	; (80018cc <MX_SPI1_Init+0x64>)
 800189c:	2220      	movs	r2, #32
 800189e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018a0:	4b0a      	ldr	r3, [pc, #40]	; (80018cc <MX_SPI1_Init+0x64>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80018a6:	4b09      	ldr	r3, [pc, #36]	; (80018cc <MX_SPI1_Init+0x64>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018ac:	4b07      	ldr	r3, [pc, #28]	; (80018cc <MX_SPI1_Init+0x64>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80018b2:	4b06      	ldr	r3, [pc, #24]	; (80018cc <MX_SPI1_Init+0x64>)
 80018b4:	220a      	movs	r2, #10
 80018b6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80018b8:	4804      	ldr	r0, [pc, #16]	; (80018cc <MX_SPI1_Init+0x64>)
 80018ba:	f004 fe1f 	bl	80064fc <HAL_SPI_Init>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d001      	beq.n	80018c8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80018c4:	f7ff ff54 	bl	8001770 <Error_Handler>
  }

}
 80018c8:	bf00      	nop
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	20002ba8 	.word	0x20002ba8
 80018d0:	40013000 	.word	0x40013000

080018d4 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 80018d8:	4b17      	ldr	r3, [pc, #92]	; (8001938 <MX_SPI2_Init+0x64>)
 80018da:	4a18      	ldr	r2, [pc, #96]	; (800193c <MX_SPI2_Init+0x68>)
 80018dc:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80018de:	4b16      	ldr	r3, [pc, #88]	; (8001938 <MX_SPI2_Init+0x64>)
 80018e0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80018e4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80018e6:	4b14      	ldr	r3, [pc, #80]	; (8001938 <MX_SPI2_Init+0x64>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80018ec:	4b12      	ldr	r3, [pc, #72]	; (8001938 <MX_SPI2_Init+0x64>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018f2:	4b11      	ldr	r3, [pc, #68]	; (8001938 <MX_SPI2_Init+0x64>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018f8:	4b0f      	ldr	r3, [pc, #60]	; (8001938 <MX_SPI2_Init+0x64>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 80018fe:	4b0e      	ldr	r3, [pc, #56]	; (8001938 <MX_SPI2_Init+0x64>)
 8001900:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001904:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001906:	4b0c      	ldr	r3, [pc, #48]	; (8001938 <MX_SPI2_Init+0x64>)
 8001908:	2200      	movs	r2, #0
 800190a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800190c:	4b0a      	ldr	r3, [pc, #40]	; (8001938 <MX_SPI2_Init+0x64>)
 800190e:	2200      	movs	r2, #0
 8001910:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001912:	4b09      	ldr	r3, [pc, #36]	; (8001938 <MX_SPI2_Init+0x64>)
 8001914:	2200      	movs	r2, #0
 8001916:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001918:	4b07      	ldr	r3, [pc, #28]	; (8001938 <MX_SPI2_Init+0x64>)
 800191a:	2200      	movs	r2, #0
 800191c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800191e:	4b06      	ldr	r3, [pc, #24]	; (8001938 <MX_SPI2_Init+0x64>)
 8001920:	220a      	movs	r2, #10
 8001922:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001924:	4804      	ldr	r0, [pc, #16]	; (8001938 <MX_SPI2_Init+0x64>)
 8001926:	f004 fde9 	bl	80064fc <HAL_SPI_Init>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d001      	beq.n	8001934 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001930:	f7ff ff1e 	bl	8001770 <Error_Handler>
  }

}
 8001934:	bf00      	nop
 8001936:	bd80      	pop	{r7, pc}
 8001938:	20002af8 	.word	0x20002af8
 800193c:	40003800 	.word	0x40003800

08001940 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 8001944:	4b17      	ldr	r3, [pc, #92]	; (80019a4 <MX_SPI3_Init+0x64>)
 8001946:	4a18      	ldr	r2, [pc, #96]	; (80019a8 <MX_SPI3_Init+0x68>)
 8001948:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800194a:	4b16      	ldr	r3, [pc, #88]	; (80019a4 <MX_SPI3_Init+0x64>)
 800194c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001950:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001952:	4b14      	ldr	r3, [pc, #80]	; (80019a4 <MX_SPI3_Init+0x64>)
 8001954:	2200      	movs	r2, #0
 8001956:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001958:	4b12      	ldr	r3, [pc, #72]	; (80019a4 <MX_SPI3_Init+0x64>)
 800195a:	2200      	movs	r2, #0
 800195c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800195e:	4b11      	ldr	r3, [pc, #68]	; (80019a4 <MX_SPI3_Init+0x64>)
 8001960:	2200      	movs	r2, #0
 8001962:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001964:	4b0f      	ldr	r3, [pc, #60]	; (80019a4 <MX_SPI3_Init+0x64>)
 8001966:	2200      	movs	r2, #0
 8001968:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800196a:	4b0e      	ldr	r3, [pc, #56]	; (80019a4 <MX_SPI3_Init+0x64>)
 800196c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001970:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001972:	4b0c      	ldr	r3, [pc, #48]	; (80019a4 <MX_SPI3_Init+0x64>)
 8001974:	2200      	movs	r2, #0
 8001976:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001978:	4b0a      	ldr	r3, [pc, #40]	; (80019a4 <MX_SPI3_Init+0x64>)
 800197a:	2200      	movs	r2, #0
 800197c:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800197e:	4b09      	ldr	r3, [pc, #36]	; (80019a4 <MX_SPI3_Init+0x64>)
 8001980:	2200      	movs	r2, #0
 8001982:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001984:	4b07      	ldr	r3, [pc, #28]	; (80019a4 <MX_SPI3_Init+0x64>)
 8001986:	2200      	movs	r2, #0
 8001988:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 800198a:	4b06      	ldr	r3, [pc, #24]	; (80019a4 <MX_SPI3_Init+0x64>)
 800198c:	220a      	movs	r2, #10
 800198e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001990:	4804      	ldr	r0, [pc, #16]	; (80019a4 <MX_SPI3_Init+0x64>)
 8001992:	f004 fdb3 	bl	80064fc <HAL_SPI_Init>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d001      	beq.n	80019a0 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800199c:	f7ff fee8 	bl	8001770 <Error_Handler>
  }

}
 80019a0:	bf00      	nop
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	20002b50 	.word	0x20002b50
 80019a8:	40003c00 	.word	0x40003c00

080019ac <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b08e      	sub	sp, #56	; 0x38
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019b8:	2200      	movs	r2, #0
 80019ba:	601a      	str	r2, [r3, #0]
 80019bc:	605a      	str	r2, [r3, #4]
 80019be:	609a      	str	r2, [r3, #8]
 80019c0:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a5f      	ldr	r2, [pc, #380]	; (8001b44 <HAL_SPI_MspInit+0x198>)
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d130      	bne.n	8001a2e <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80019cc:	4b5e      	ldr	r3, [pc, #376]	; (8001b48 <HAL_SPI_MspInit+0x19c>)
 80019ce:	699b      	ldr	r3, [r3, #24]
 80019d0:	4a5d      	ldr	r2, [pc, #372]	; (8001b48 <HAL_SPI_MspInit+0x19c>)
 80019d2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80019d6:	6193      	str	r3, [r2, #24]
 80019d8:	4b5b      	ldr	r3, [pc, #364]	; (8001b48 <HAL_SPI_MspInit+0x19c>)
 80019da:	699b      	ldr	r3, [r3, #24]
 80019dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80019e0:	627b      	str	r3, [r7, #36]	; 0x24
 80019e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019e4:	4b58      	ldr	r3, [pc, #352]	; (8001b48 <HAL_SPI_MspInit+0x19c>)
 80019e6:	699b      	ldr	r3, [r3, #24]
 80019e8:	4a57      	ldr	r2, [pc, #348]	; (8001b48 <HAL_SPI_MspInit+0x19c>)
 80019ea:	f043 0304 	orr.w	r3, r3, #4
 80019ee:	6193      	str	r3, [r2, #24]
 80019f0:	4b55      	ldr	r3, [pc, #340]	; (8001b48 <HAL_SPI_MspInit+0x19c>)
 80019f2:	699b      	ldr	r3, [r3, #24]
 80019f4:	f003 0304 	and.w	r3, r3, #4
 80019f8:	623b      	str	r3, [r7, #32]
 80019fa:	6a3b      	ldr	r3, [r7, #32]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = SPI1_SCLK_Pin|SPI1_MOSI_Pin;
 80019fc:	23a0      	movs	r3, #160	; 0xa0
 80019fe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a00:	2302      	movs	r3, #2
 8001a02:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a04:	2303      	movs	r3, #3
 8001a06:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a08:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	484f      	ldr	r0, [pc, #316]	; (8001b4c <HAL_SPI_MspInit+0x1a0>)
 8001a10:	f001 ff92 	bl	8003938 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI1_MISO_Pin;
 8001a14:	2340      	movs	r3, #64	; 0x40
 8001a16:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(SPI1_MISO_GPIO_Port, &GPIO_InitStruct);
 8001a20:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a24:	4619      	mov	r1, r3
 8001a26:	4849      	ldr	r0, [pc, #292]	; (8001b4c <HAL_SPI_MspInit+0x1a0>)
 8001a28:	f001 ff86 	bl	8003938 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001a2c:	e085      	b.n	8001b3a <HAL_SPI_MspInit+0x18e>
  else if(spiHandle->Instance==SPI2)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4a47      	ldr	r2, [pc, #284]	; (8001b50 <HAL_SPI_MspInit+0x1a4>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d132      	bne.n	8001a9e <HAL_SPI_MspInit+0xf2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001a38:	4b43      	ldr	r3, [pc, #268]	; (8001b48 <HAL_SPI_MspInit+0x19c>)
 8001a3a:	69db      	ldr	r3, [r3, #28]
 8001a3c:	4a42      	ldr	r2, [pc, #264]	; (8001b48 <HAL_SPI_MspInit+0x19c>)
 8001a3e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a42:	61d3      	str	r3, [r2, #28]
 8001a44:	4b40      	ldr	r3, [pc, #256]	; (8001b48 <HAL_SPI_MspInit+0x19c>)
 8001a46:	69db      	ldr	r3, [r3, #28]
 8001a48:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a4c:	61fb      	str	r3, [r7, #28]
 8001a4e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a50:	4b3d      	ldr	r3, [pc, #244]	; (8001b48 <HAL_SPI_MspInit+0x19c>)
 8001a52:	699b      	ldr	r3, [r3, #24]
 8001a54:	4a3c      	ldr	r2, [pc, #240]	; (8001b48 <HAL_SPI_MspInit+0x19c>)
 8001a56:	f043 0308 	orr.w	r3, r3, #8
 8001a5a:	6193      	str	r3, [r2, #24]
 8001a5c:	4b3a      	ldr	r3, [pc, #232]	; (8001b48 <HAL_SPI_MspInit+0x19c>)
 8001a5e:	699b      	ldr	r3, [r3, #24]
 8001a60:	f003 0308 	and.w	r3, r3, #8
 8001a64:	61bb      	str	r3, [r7, #24]
 8001a66:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = SPI0_CS_Pin|SPI0_SCLK_Pin|SPI0_MISI_Pin;
 8001a68:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 8001a6c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a6e:	2302      	movs	r3, #2
 8001a70:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a72:	2303      	movs	r3, #3
 8001a74:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a76:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	4835      	ldr	r0, [pc, #212]	; (8001b54 <HAL_SPI_MspInit+0x1a8>)
 8001a7e:	f001 ff5b 	bl	8003938 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI0_MISO_Pin;
 8001a82:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001a86:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(SPI0_MISO_GPIO_Port, &GPIO_InitStruct);
 8001a90:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a94:	4619      	mov	r1, r3
 8001a96:	482f      	ldr	r0, [pc, #188]	; (8001b54 <HAL_SPI_MspInit+0x1a8>)
 8001a98:	f001 ff4e 	bl	8003938 <HAL_GPIO_Init>
}
 8001a9c:	e04d      	b.n	8001b3a <HAL_SPI_MspInit+0x18e>
  else if(spiHandle->Instance==SPI3)
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4a2d      	ldr	r2, [pc, #180]	; (8001b58 <HAL_SPI_MspInit+0x1ac>)
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d148      	bne.n	8001b3a <HAL_SPI_MspInit+0x18e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001aa8:	4b27      	ldr	r3, [pc, #156]	; (8001b48 <HAL_SPI_MspInit+0x19c>)
 8001aaa:	69db      	ldr	r3, [r3, #28]
 8001aac:	4a26      	ldr	r2, [pc, #152]	; (8001b48 <HAL_SPI_MspInit+0x19c>)
 8001aae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ab2:	61d3      	str	r3, [r2, #28]
 8001ab4:	4b24      	ldr	r3, [pc, #144]	; (8001b48 <HAL_SPI_MspInit+0x19c>)
 8001ab6:	69db      	ldr	r3, [r3, #28]
 8001ab8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001abc:	617b      	str	r3, [r7, #20]
 8001abe:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ac0:	4b21      	ldr	r3, [pc, #132]	; (8001b48 <HAL_SPI_MspInit+0x19c>)
 8001ac2:	699b      	ldr	r3, [r3, #24]
 8001ac4:	4a20      	ldr	r2, [pc, #128]	; (8001b48 <HAL_SPI_MspInit+0x19c>)
 8001ac6:	f043 0304 	orr.w	r3, r3, #4
 8001aca:	6193      	str	r3, [r2, #24]
 8001acc:	4b1e      	ldr	r3, [pc, #120]	; (8001b48 <HAL_SPI_MspInit+0x19c>)
 8001ace:	699b      	ldr	r3, [r3, #24]
 8001ad0:	f003 0304 	and.w	r3, r3, #4
 8001ad4:	613b      	str	r3, [r7, #16]
 8001ad6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ad8:	4b1b      	ldr	r3, [pc, #108]	; (8001b48 <HAL_SPI_MspInit+0x19c>)
 8001ada:	699b      	ldr	r3, [r3, #24]
 8001adc:	4a1a      	ldr	r2, [pc, #104]	; (8001b48 <HAL_SPI_MspInit+0x19c>)
 8001ade:	f043 0308 	orr.w	r3, r3, #8
 8001ae2:	6193      	str	r3, [r2, #24]
 8001ae4:	4b18      	ldr	r3, [pc, #96]	; (8001b48 <HAL_SPI_MspInit+0x19c>)
 8001ae6:	699b      	ldr	r3, [r3, #24]
 8001ae8:	f003 0308 	and.w	r3, r3, #8
 8001aec:	60fb      	str	r3, [r7, #12]
 8001aee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SPI3_CS_Pin;
 8001af0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001af4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af6:	2302      	movs	r3, #2
 8001af8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001afa:	2303      	movs	r3, #3
 8001afc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 8001afe:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b02:	4619      	mov	r1, r3
 8001b04:	4811      	ldr	r0, [pc, #68]	; (8001b4c <HAL_SPI_MspInit+0x1a0>)
 8001b06:	f001 ff17 	bl	8003938 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI3_SCLK_Pin|SPI3_MOSI_Pin;
 8001b0a:	2328      	movs	r3, #40	; 0x28
 8001b0c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b0e:	2302      	movs	r3, #2
 8001b10:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b12:	2303      	movs	r3, #3
 8001b14:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b16:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	480d      	ldr	r0, [pc, #52]	; (8001b54 <HAL_SPI_MspInit+0x1a8>)
 8001b1e:	f001 ff0b 	bl	8003938 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI3_MISO_Pin;
 8001b22:	2310      	movs	r3, #16
 8001b24:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b26:	2300      	movs	r3, #0
 8001b28:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	633b      	str	r3, [r7, #48]	; 0x30
    HAL_GPIO_Init(SPI3_MISO_GPIO_Port, &GPIO_InitStruct);
 8001b2e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b32:	4619      	mov	r1, r3
 8001b34:	4807      	ldr	r0, [pc, #28]	; (8001b54 <HAL_SPI_MspInit+0x1a8>)
 8001b36:	f001 feff 	bl	8003938 <HAL_GPIO_Init>
}
 8001b3a:	bf00      	nop
 8001b3c:	3738      	adds	r7, #56	; 0x38
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	40013000 	.word	0x40013000
 8001b48:	40021000 	.word	0x40021000
 8001b4c:	40010800 	.word	0x40010800
 8001b50:	40003800 	.word	0x40003800
 8001b54:	40010c00 	.word	0x40010c00
 8001b58:	40003c00 	.word	0x40003c00

08001b5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b084      	sub	sp, #16
 8001b60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b62:	4b18      	ldr	r3, [pc, #96]	; (8001bc4 <HAL_MspInit+0x68>)
 8001b64:	699b      	ldr	r3, [r3, #24]
 8001b66:	4a17      	ldr	r2, [pc, #92]	; (8001bc4 <HAL_MspInit+0x68>)
 8001b68:	f043 0301 	orr.w	r3, r3, #1
 8001b6c:	6193      	str	r3, [r2, #24]
 8001b6e:	4b15      	ldr	r3, [pc, #84]	; (8001bc4 <HAL_MspInit+0x68>)
 8001b70:	699b      	ldr	r3, [r3, #24]
 8001b72:	f003 0301 	and.w	r3, r3, #1
 8001b76:	60bb      	str	r3, [r7, #8]
 8001b78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b7a:	4b12      	ldr	r3, [pc, #72]	; (8001bc4 <HAL_MspInit+0x68>)
 8001b7c:	69db      	ldr	r3, [r3, #28]
 8001b7e:	4a11      	ldr	r2, [pc, #68]	; (8001bc4 <HAL_MspInit+0x68>)
 8001b80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b84:	61d3      	str	r3, [r2, #28]
 8001b86:	4b0f      	ldr	r3, [pc, #60]	; (8001bc4 <HAL_MspInit+0x68>)
 8001b88:	69db      	ldr	r3, [r3, #28]
 8001b8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b8e:	607b      	str	r3, [r7, #4]
 8001b90:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001b92:	2200      	movs	r2, #0
 8001b94:	210f      	movs	r1, #15
 8001b96:	f06f 0001 	mvn.w	r0, #1
 8001b9a:	f001 fa5a 	bl	8003052 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001b9e:	4b0a      	ldr	r3, [pc, #40]	; (8001bc8 <HAL_MspInit+0x6c>)
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	60fb      	str	r3, [r7, #12]
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001baa:	60fb      	str	r3, [r7, #12]
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001bb2:	60fb      	str	r3, [r7, #12]
 8001bb4:	4a04      	ldr	r2, [pc, #16]	; (8001bc8 <HAL_MspInit+0x6c>)
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bba:	bf00      	nop
 8001bbc:	3710      	adds	r7, #16
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	40021000 	.word	0x40021000
 8001bc8:	40010000 	.word	0x40010000

08001bcc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b08c      	sub	sp, #48	; 0x30
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0); 
 8001bdc:	2200      	movs	r2, #0
 8001bde:	6879      	ldr	r1, [r7, #4]
 8001be0:	2019      	movs	r0, #25
 8001be2:	f001 fa36 	bl	8003052 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn); 
 8001be6:	2019      	movs	r0, #25
 8001be8:	f001 fa4f 	bl	800308a <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001bec:	4b1e      	ldr	r3, [pc, #120]	; (8001c68 <HAL_InitTick+0x9c>)
 8001bee:	699b      	ldr	r3, [r3, #24]
 8001bf0:	4a1d      	ldr	r2, [pc, #116]	; (8001c68 <HAL_InitTick+0x9c>)
 8001bf2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001bf6:	6193      	str	r3, [r2, #24]
 8001bf8:	4b1b      	ldr	r3, [pc, #108]	; (8001c68 <HAL_InitTick+0x9c>)
 8001bfa:	699b      	ldr	r3, [r3, #24]
 8001bfc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001c00:	60fb      	str	r3, [r7, #12]
 8001c02:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001c04:	f107 0210 	add.w	r2, r7, #16
 8001c08:	f107 0314 	add.w	r3, r7, #20
 8001c0c:	4611      	mov	r1, r2
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f003 fc4e 	bl	80054b0 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001c14:	f003 fc38 	bl	8005488 <HAL_RCC_GetPCLK2Freq>
 8001c18:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001c1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c1c:	4a13      	ldr	r2, [pc, #76]	; (8001c6c <HAL_InitTick+0xa0>)
 8001c1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c22:	0c9b      	lsrs	r3, r3, #18
 8001c24:	3b01      	subs	r3, #1
 8001c26:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001c28:	4b11      	ldr	r3, [pc, #68]	; (8001c70 <HAL_InitTick+0xa4>)
 8001c2a:	4a12      	ldr	r2, [pc, #72]	; (8001c74 <HAL_InitTick+0xa8>)
 8001c2c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8001c2e:	4b10      	ldr	r3, [pc, #64]	; (8001c70 <HAL_InitTick+0xa4>)
 8001c30:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001c34:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001c36:	4a0e      	ldr	r2, [pc, #56]	; (8001c70 <HAL_InitTick+0xa4>)
 8001c38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c3a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001c3c:	4b0c      	ldr	r3, [pc, #48]	; (8001c70 <HAL_InitTick+0xa4>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c42:	4b0b      	ldr	r3, [pc, #44]	; (8001c70 <HAL_InitTick+0xa4>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001c48:	4809      	ldr	r0, [pc, #36]	; (8001c70 <HAL_InitTick+0xa4>)
 8001c4a:	f004 fee2 	bl	8006a12 <HAL_TIM_Base_Init>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d104      	bne.n	8001c5e <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001c54:	4806      	ldr	r0, [pc, #24]	; (8001c70 <HAL_InitTick+0xa4>)
 8001c56:	f004 ff07 	bl	8006a68 <HAL_TIM_Base_Start_IT>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	e000      	b.n	8001c60 <HAL_InitTick+0x94>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8001c5e:	2301      	movs	r3, #1
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	3730      	adds	r7, #48	; 0x30
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	40021000 	.word	0x40021000
 8001c6c:	431bde83 	.word	0x431bde83
 8001c70:	20002c00 	.word	0x20002c00
 8001c74:	40012c00 	.word	0x40012c00

08001c78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001c7c:	bf00      	nop
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bc80      	pop	{r7}
 8001c82:	4770      	bx	lr

08001c84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c88:	e7fe      	b.n	8001c88 <HardFault_Handler+0x4>

08001c8a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c8a:	b480      	push	{r7}
 8001c8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c8e:	e7fe      	b.n	8001c8e <MemManage_Handler+0x4>

08001c90 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c94:	e7fe      	b.n	8001c94 <BusFault_Handler+0x4>

08001c96 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c96:	b480      	push	{r7}
 8001c98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c9a:	e7fe      	b.n	8001c9a <UsageFault_Handler+0x4>

08001c9c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ca0:	bf00      	nop
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bc80      	pop	{r7}
 8001ca6:	4770      	bx	lr

08001ca8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001cac:	4802      	ldr	r0, [pc, #8]	; (8001cb8 <DMA1_Channel1_IRQHandler+0x10>)
 8001cae:	f001 fbd9 	bl	8003464 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001cb2:	bf00      	nop
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	20002928 	.word	0x20002928

08001cbc <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001cc0:	4802      	ldr	r0, [pc, #8]	; (8001ccc <DMA1_Channel6_IRQHandler+0x10>)
 8001cc2:	f001 fbcf 	bl	8003464 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001cc6:	bf00      	nop
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	20002cc0 	.word	0x20002cc0

08001cd0 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001cd4:	4802      	ldr	r0, [pc, #8]	; (8001ce0 <DMA1_Channel7_IRQHandler+0x10>)
 8001cd6:	f001 fbc5 	bl	8003464 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001cda:	bf00      	nop
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	20002d04 	.word	0x20002d04

08001ce4 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001ce8:	4802      	ldr	r0, [pc, #8]	; (8001cf4 <ADC1_2_IRQHandler+0x10>)
 8001cea:	f000 fd85 	bl	80027f8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001cee:	bf00      	nop
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	200028f8 	.word	0x200028f8

08001cf8 <USB_HP_CAN1_TX_IRQHandler>:

/**
  * @brief This function handles USB high priority or CAN TX interrupts.
  */
void USB_HP_CAN1_TX_IRQHandler(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001cfc:	4802      	ldr	r0, [pc, #8]	; (8001d08 <USB_HP_CAN1_TX_IRQHandler+0x10>)
 8001cfe:	f002 fa06 	bl	800410e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 1 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 1 */
}
 8001d02:	bf00      	nop
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	20004bb4 	.word	0x20004bb4

08001d0c <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001d10:	4802      	ldr	r0, [pc, #8]	; (8001d1c <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001d12:	f002 f9fc 	bl	800410e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001d16:	bf00      	nop
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	20004bb4 	.word	0x20004bb4

08001d20 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b082      	sub	sp, #8
 8001d24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	unsigned char i;
  ulHighFrequencyTimerTicks1++;
 8001d26:	4b18      	ldr	r3, [pc, #96]	; (8001d88 <EXTI9_5_IRQHandler+0x68>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	4a16      	ldr	r2, [pc, #88]	; (8001d88 <EXTI9_5_IRQHandler+0x68>)
 8001d2e:	6013      	str	r3, [r2, #0]
	//HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
  //else
  	//HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
	//printf("EXTI9_5_IRQHandler1:%x \r\n",ulHighFrequencyTimerTicks1);

	  if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_5) != 0x00u)
 8001d30:	4b16      	ldr	r3, [pc, #88]	; (8001d8c <EXTI9_5_IRQHandler+0x6c>)
 8001d32:	695b      	ldr	r3, [r3, #20]
 8001d34:	f003 0320 	and.w	r3, r3, #32
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d01d      	beq.n	8001d78 <EXTI9_5_IRQHandler+0x58>
	  {
	  
		  	//printf("EXTI9_5_IRQHandler2:%x \r\n",ulHighFrequencyTimerTicks1);
			for(i = 0; i< 64; i++)
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	71fb      	strb	r3, [r7, #7]
 8001d40:	e012      	b.n	8001d68 <EXTI9_5_IRQHandler+0x48>
			{		 
				USB_Tx_Buf[i]= 0x30+i%10;
 8001d42:	79fa      	ldrb	r2, [r7, #7]
 8001d44:	4b12      	ldr	r3, [pc, #72]	; (8001d90 <EXTI9_5_IRQHandler+0x70>)
 8001d46:	fba3 1302 	umull	r1, r3, r3, r2
 8001d4a:	08d9      	lsrs	r1, r3, #3
 8001d4c:	460b      	mov	r3, r1
 8001d4e:	009b      	lsls	r3, r3, #2
 8001d50:	440b      	add	r3, r1
 8001d52:	005b      	lsls	r3, r3, #1
 8001d54:	1ad3      	subs	r3, r2, r3
 8001d56:	b2da      	uxtb	r2, r3
 8001d58:	79fb      	ldrb	r3, [r7, #7]
 8001d5a:	3230      	adds	r2, #48	; 0x30
 8001d5c:	b2d1      	uxtb	r1, r2
 8001d5e:	4a0d      	ldr	r2, [pc, #52]	; (8001d94 <EXTI9_5_IRQHandler+0x74>)
 8001d60:	54d1      	strb	r1, [r2, r3]
			for(i = 0; i< 64; i++)
 8001d62:	79fb      	ldrb	r3, [r7, #7]
 8001d64:	3301      	adds	r3, #1
 8001d66:	71fb      	strb	r3, [r7, #7]
 8001d68:	79fb      	ldrb	r3, [r7, #7]
 8001d6a:	2b3f      	cmp	r3, #63	; 0x3f
 8001d6c:	d9e9      	bls.n	8001d42 <EXTI9_5_IRQHandler+0x22>
			}
		  USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS, USB_Tx_Buf, sizeof(USB_Tx_Buf));
 8001d6e:	2240      	movs	r2, #64	; 0x40
 8001d70:	4908      	ldr	r1, [pc, #32]	; (8001d94 <EXTI9_5_IRQHandler+0x74>)
 8001d72:	4809      	ldr	r0, [pc, #36]	; (8001d98 <EXTI9_5_IRQHandler+0x78>)
 8001d74:	f007 fa10 	bl	8009198 <USBD_CUSTOM_HID_SendReport>
	  }

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8001d78:	2020      	movs	r0, #32
 8001d7a:	f001 ff77 	bl	8003c6c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */


  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001d7e:	bf00      	nop
 8001d80:	3708      	adds	r7, #8
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	20002978 	.word	0x20002978
 8001d8c:	40010400 	.word	0x40010400
 8001d90:	cccccccd 	.word	0xcccccccd
 8001d94:	20002c40 	.word	0x20002c40
 8001d98:	200046f0 	.word	0x200046f0

08001d9c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */
  {
  
	  Sys.TimeCounter++;
 8001da0:	4b2a      	ldr	r3, [pc, #168]	; (8001e4c <TIM1_UP_IRQHandler+0xb0>)
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	3301      	adds	r3, #1
 8001da6:	4a29      	ldr	r2, [pc, #164]	; (8001e4c <TIM1_UP_IRQHandler+0xb0>)
 8001da8:	6093      	str	r3, [r2, #8]
	  /*F_1ms_Set;
	  if(Sys.TimeCounter%2==0)
		  F_2ms_Set;
	  if(Sys.TimeCounter%4==0)*/
		  F_4ms_Set;
 8001daa:	4b28      	ldr	r3, [pc, #160]	; (8001e4c <TIM1_UP_IRQHandler+0xb0>)
 8001dac:	781b      	ldrb	r3, [r3, #0]
 8001dae:	f043 0304 	orr.w	r3, r3, #4
 8001db2:	b2da      	uxtb	r2, r3
 8001db4:	4b25      	ldr	r3, [pc, #148]	; (8001e4c <TIM1_UP_IRQHandler+0xb0>)
 8001db6:	701a      	strb	r2, [r3, #0]
	  if(Sys.TimeCounter%2==0)
 8001db8:	4b24      	ldr	r3, [pc, #144]	; (8001e4c <TIM1_UP_IRQHandler+0xb0>)
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	f003 0301 	and.w	r3, r3, #1
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d106      	bne.n	8001dd2 <TIM1_UP_IRQHandler+0x36>
		  F_8ms_Set;
 8001dc4:	4b21      	ldr	r3, [pc, #132]	; (8001e4c <TIM1_UP_IRQHandler+0xb0>)
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	f043 0308 	orr.w	r3, r3, #8
 8001dcc:	b2da      	uxtb	r2, r3
 8001dce:	4b1f      	ldr	r3, [pc, #124]	; (8001e4c <TIM1_UP_IRQHandler+0xb0>)
 8001dd0:	701a      	strb	r2, [r3, #0]
	  if(Sys.TimeCounter%4==0)
 8001dd2:	4b1e      	ldr	r3, [pc, #120]	; (8001e4c <TIM1_UP_IRQHandler+0xb0>)
 8001dd4:	689b      	ldr	r3, [r3, #8]
 8001dd6:	f003 0303 	and.w	r3, r3, #3
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d106      	bne.n	8001dec <TIM1_UP_IRQHandler+0x50>
		  F_16ms_Set;
 8001dde:	4b1b      	ldr	r3, [pc, #108]	; (8001e4c <TIM1_UP_IRQHandler+0xb0>)
 8001de0:	781b      	ldrb	r3, [r3, #0]
 8001de2:	f043 0310 	orr.w	r3, r3, #16
 8001de6:	b2da      	uxtb	r2, r3
 8001de8:	4b18      	ldr	r3, [pc, #96]	; (8001e4c <TIM1_UP_IRQHandler+0xb0>)
 8001dea:	701a      	strb	r2, [r3, #0]
	  if(Sys.TimeCounter%8==0)
 8001dec:	4b17      	ldr	r3, [pc, #92]	; (8001e4c <TIM1_UP_IRQHandler+0xb0>)
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	f003 0307 	and.w	r3, r3, #7
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d106      	bne.n	8001e06 <TIM1_UP_IRQHandler+0x6a>
		  F_32ms_Set;
 8001df8:	4b14      	ldr	r3, [pc, #80]	; (8001e4c <TIM1_UP_IRQHandler+0xb0>)
 8001dfa:	781b      	ldrb	r3, [r3, #0]
 8001dfc:	f043 0320 	orr.w	r3, r3, #32
 8001e00:	b2da      	uxtb	r2, r3
 8001e02:	4b12      	ldr	r3, [pc, #72]	; (8001e4c <TIM1_UP_IRQHandler+0xb0>)
 8001e04:	701a      	strb	r2, [r3, #0]
	  if(Sys.TimeCounter%25==0)
 8001e06:	4b11      	ldr	r3, [pc, #68]	; (8001e4c <TIM1_UP_IRQHandler+0xb0>)
 8001e08:	6899      	ldr	r1, [r3, #8]
 8001e0a:	4b11      	ldr	r3, [pc, #68]	; (8001e50 <TIM1_UP_IRQHandler+0xb4>)
 8001e0c:	fba3 2301 	umull	r2, r3, r3, r1
 8001e10:	08da      	lsrs	r2, r3, #3
 8001e12:	4613      	mov	r3, r2
 8001e14:	009b      	lsls	r3, r3, #2
 8001e16:	4413      	add	r3, r2
 8001e18:	009a      	lsls	r2, r3, #2
 8001e1a:	4413      	add	r3, r2
 8001e1c:	1aca      	subs	r2, r1, r3
 8001e1e:	2a00      	cmp	r2, #0
 8001e20:	d106      	bne.n	8001e30 <TIM1_UP_IRQHandler+0x94>
		  F_100ms_Set;
 8001e22:	4b0a      	ldr	r3, [pc, #40]	; (8001e4c <TIM1_UP_IRQHandler+0xb0>)
 8001e24:	781b      	ldrb	r3, [r3, #0]
 8001e26:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001e2a:	b2da      	uxtb	r2, r3
 8001e2c:	4b07      	ldr	r3, [pc, #28]	; (8001e4c <TIM1_UP_IRQHandler+0xb0>)
 8001e2e:	701a      	strb	r2, [r3, #0]
	  if(Sys.TimeCounter==3000)
 8001e30:	4b06      	ldr	r3, [pc, #24]	; (8001e4c <TIM1_UP_IRQHandler+0xb0>)
 8001e32:	689b      	ldr	r3, [r3, #8]
 8001e34:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d102      	bne.n	8001e42 <TIM1_UP_IRQHandler+0xa6>
		  Sys.TimeCounter=0;
 8001e3c:	4b03      	ldr	r3, [pc, #12]	; (8001e4c <TIM1_UP_IRQHandler+0xb0>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	609a      	str	r2, [r3, #8]
  
  }

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001e42:	4804      	ldr	r0, [pc, #16]	; (8001e54 <TIM1_UP_IRQHandler+0xb8>)
 8001e44:	f004 fe33 	bl	8006aae <HAL_TIM_IRQHandler>
//  	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
//  else
//	  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001e48:	bf00      	nop
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	200045a4 	.word	0x200045a4
 8001e50:	51eb851f 	.word	0x51eb851f
 8001e54:	20002c00 	.word	0x20002c00

08001e58 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	af00      	add	r7, sp, #0
	  rx_len =	BUFFER_SIZE - temp; //??
	  recv_end_flag = 1;  // ??1	  
   }
#endif
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001e5c:	4802      	ldr	r0, [pc, #8]	; (8001e68 <USART2_IRQHandler+0x10>)
 8001e5e:	f005 fad5 	bl	800740c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  
  /* USER CODE END USART2_IRQn 1 */
}
 8001e62:	bf00      	nop
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	20002ab8 	.word	0x20002ab8

08001e6c <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001e70:	4802      	ldr	r0, [pc, #8]	; (8001e7c <RTC_Alarm_IRQHandler+0x10>)
 8001e72:	f004 f879 	bl	8005f68 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001e76:	bf00      	nop
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	200029a8 	.word	0x200029a8

08001e80 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001e84:	4804      	ldr	r0, [pc, #16]	; (8001e98 <TIM5_IRQHandler+0x18>)
 8001e86:	f004 fe12 	bl	8006aae <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */
  //50uS
  ulHighFrequencyTimerTicks++;
 8001e8a:	4b04      	ldr	r3, [pc, #16]	; (8001e9c <TIM5_IRQHandler+0x1c>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	3301      	adds	r3, #1
 8001e90:	4a02      	ldr	r2, [pc, #8]	; (8001e9c <TIM5_IRQHandler+0x1c>)
 8001e92:	6013      	str	r3, [r2, #0]
//	  	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
//else
//		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);

  /* USER CODE END TIM5_IRQn 1 */
}
 8001e94:	bf00      	nop
 8001e96:	bd80      	pop	{r7, pc}
 8001e98:	20002c80 	.word	0x20002c80
 8001e9c:	20002988 	.word	0x20002988

08001ea0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b086      	sub	sp, #24
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	60f8      	str	r0, [r7, #12]
 8001ea8:	60b9      	str	r1, [r7, #8]
 8001eaa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eac:	2300      	movs	r3, #0
 8001eae:	617b      	str	r3, [r7, #20]
 8001eb0:	e00a      	b.n	8001ec8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001eb2:	f3af 8000 	nop.w
 8001eb6:	4601      	mov	r1, r0
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	1c5a      	adds	r2, r3, #1
 8001ebc:	60ba      	str	r2, [r7, #8]
 8001ebe:	b2ca      	uxtb	r2, r1
 8001ec0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ec2:	697b      	ldr	r3, [r7, #20]
 8001ec4:	3301      	adds	r3, #1
 8001ec6:	617b      	str	r3, [r7, #20]
 8001ec8:	697a      	ldr	r2, [r7, #20]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	dbf0      	blt.n	8001eb2 <_read+0x12>
	}

return len;
 8001ed0:	687b      	ldr	r3, [r7, #4]
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	3718      	adds	r7, #24
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}

08001eda <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001eda:	b580      	push	{r7, lr}
 8001edc:	b086      	sub	sp, #24
 8001ede:	af00      	add	r7, sp, #0
 8001ee0:	60f8      	str	r0, [r7, #12]
 8001ee2:	60b9      	str	r1, [r7, #8]
 8001ee4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	617b      	str	r3, [r7, #20]
 8001eea:	e009      	b.n	8001f00 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	1c5a      	adds	r2, r3, #1
 8001ef0:	60ba      	str	r2, [r7, #8]
 8001ef2:	781b      	ldrb	r3, [r3, #0]
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f000 fa47 	bl	8002388 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001efa:	697b      	ldr	r3, [r7, #20]
 8001efc:	3301      	adds	r3, #1
 8001efe:	617b      	str	r3, [r7, #20]
 8001f00:	697a      	ldr	r2, [r7, #20]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	429a      	cmp	r2, r3
 8001f06:	dbf1      	blt.n	8001eec <_write+0x12>
	}
	return len;
 8001f08:	687b      	ldr	r3, [r7, #4]
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	3718      	adds	r7, #24
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}

08001f12 <_close>:

int _close(int file)
{
 8001f12:	b480      	push	{r7}
 8001f14:	b083      	sub	sp, #12
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	6078      	str	r0, [r7, #4]
	return -1;
 8001f1a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	370c      	adds	r7, #12
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bc80      	pop	{r7}
 8001f26:	4770      	bx	lr

08001f28 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b083      	sub	sp, #12
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
 8001f30:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f38:	605a      	str	r2, [r3, #4]
	return 0;
 8001f3a:	2300      	movs	r3, #0
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	370c      	adds	r7, #12
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bc80      	pop	{r7}
 8001f44:	4770      	bx	lr

08001f46 <_isatty>:

int _isatty(int file)
{
 8001f46:	b480      	push	{r7}
 8001f48:	b083      	sub	sp, #12
 8001f4a:	af00      	add	r7, sp, #0
 8001f4c:	6078      	str	r0, [r7, #4]
	return 1;
 8001f4e:	2301      	movs	r3, #1
}
 8001f50:	4618      	mov	r0, r3
 8001f52:	370c      	adds	r7, #12
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bc80      	pop	{r7}
 8001f58:	4770      	bx	lr

08001f5a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f5a:	b480      	push	{r7}
 8001f5c:	b085      	sub	sp, #20
 8001f5e:	af00      	add	r7, sp, #0
 8001f60:	60f8      	str	r0, [r7, #12]
 8001f62:	60b9      	str	r1, [r7, #8]
 8001f64:	607a      	str	r2, [r7, #4]
	return 0;
 8001f66:	2300      	movs	r3, #0
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	3714      	adds	r7, #20
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bc80      	pop	{r7}
 8001f70:	4770      	bx	lr
	...

08001f74 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b084      	sub	sp, #16
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001f7c:	4b11      	ldr	r3, [pc, #68]	; (8001fc4 <_sbrk+0x50>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d102      	bne.n	8001f8a <_sbrk+0x16>
		heap_end = &end;
 8001f84:	4b0f      	ldr	r3, [pc, #60]	; (8001fc4 <_sbrk+0x50>)
 8001f86:	4a10      	ldr	r2, [pc, #64]	; (8001fc8 <_sbrk+0x54>)
 8001f88:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001f8a:	4b0e      	ldr	r3, [pc, #56]	; (8001fc4 <_sbrk+0x50>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001f90:	4b0c      	ldr	r3, [pc, #48]	; (8001fc4 <_sbrk+0x50>)
 8001f92:	681a      	ldr	r2, [r3, #0]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	4413      	add	r3, r2
 8001f98:	466a      	mov	r2, sp
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d907      	bls.n	8001fae <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001f9e:	f010 ff8f 	bl	8012ec0 <__errno>
 8001fa2:	4602      	mov	r2, r0
 8001fa4:	230c      	movs	r3, #12
 8001fa6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001fa8:	f04f 33ff 	mov.w	r3, #4294967295
 8001fac:	e006      	b.n	8001fbc <_sbrk+0x48>
	}

	heap_end += incr;
 8001fae:	4b05      	ldr	r3, [pc, #20]	; (8001fc4 <_sbrk+0x50>)
 8001fb0:	681a      	ldr	r2, [r3, #0]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4413      	add	r3, r2
 8001fb6:	4a03      	ldr	r2, [pc, #12]	; (8001fc4 <_sbrk+0x50>)
 8001fb8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001fba:	68fb      	ldr	r3, [r7, #12]
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	3710      	adds	r7, #16
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}
 8001fc4:	2000053c 	.word	0x2000053c
 8001fc8:	20004e28 	.word	0x20004e28

08001fcc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001fd0:	4b15      	ldr	r3, [pc, #84]	; (8002028 <SystemInit+0x5c>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4a14      	ldr	r2, [pc, #80]	; (8002028 <SystemInit+0x5c>)
 8001fd6:	f043 0301 	orr.w	r3, r3, #1
 8001fda:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001fdc:	4b12      	ldr	r3, [pc, #72]	; (8002028 <SystemInit+0x5c>)
 8001fde:	685a      	ldr	r2, [r3, #4]
 8001fe0:	4911      	ldr	r1, [pc, #68]	; (8002028 <SystemInit+0x5c>)
 8001fe2:	4b12      	ldr	r3, [pc, #72]	; (800202c <SystemInit+0x60>)
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001fe8:	4b0f      	ldr	r3, [pc, #60]	; (8002028 <SystemInit+0x5c>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a0e      	ldr	r2, [pc, #56]	; (8002028 <SystemInit+0x5c>)
 8001fee:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001ff2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ff6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001ff8:	4b0b      	ldr	r3, [pc, #44]	; (8002028 <SystemInit+0x5c>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a0a      	ldr	r2, [pc, #40]	; (8002028 <SystemInit+0x5c>)
 8001ffe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002002:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002004:	4b08      	ldr	r3, [pc, #32]	; (8002028 <SystemInit+0x5c>)
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	4a07      	ldr	r2, [pc, #28]	; (8002028 <SystemInit+0x5c>)
 800200a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800200e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8002010:	4b05      	ldr	r3, [pc, #20]	; (8002028 <SystemInit+0x5c>)
 8002012:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002016:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002018:	4b05      	ldr	r3, [pc, #20]	; (8002030 <SystemInit+0x64>)
 800201a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800201e:	609a      	str	r2, [r3, #8]
#endif 
}
 8002020:	bf00      	nop
 8002022:	46bd      	mov	sp, r7
 8002024:	bc80      	pop	{r7}
 8002026:	4770      	bx	lr
 8002028:	40021000 	.word	0x40021000
 800202c:	f8ff0000 	.word	0xf8ff0000
 8002030:	e000ed00 	.word	0xe000ed00

08002034 <MX_TIM5_Init>:

TIM_HandleTypeDef htim5;

/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b086      	sub	sp, #24
 8002038:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800203a:	f107 0308 	add.w	r3, r7, #8
 800203e:	2200      	movs	r2, #0
 8002040:	601a      	str	r2, [r3, #0]
 8002042:	605a      	str	r2, [r3, #4]
 8002044:	609a      	str	r2, [r3, #8]
 8002046:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002048:	463b      	mov	r3, r7
 800204a:	2200      	movs	r2, #0
 800204c:	601a      	str	r2, [r3, #0]
 800204e:	605a      	str	r2, [r3, #4]

  htim5.Instance = TIM5;
 8002050:	4b1d      	ldr	r3, [pc, #116]	; (80020c8 <MX_TIM5_Init+0x94>)
 8002052:	4a1e      	ldr	r2, [pc, #120]	; (80020cc <MX_TIM5_Init+0x98>)
 8002054:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8002056:	4b1c      	ldr	r3, [pc, #112]	; (80020c8 <MX_TIM5_Init+0x94>)
 8002058:	2200      	movs	r2, #0
 800205a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800205c:	4b1a      	ldr	r3, [pc, #104]	; (80020c8 <MX_TIM5_Init+0x94>)
 800205e:	2200      	movs	r2, #0
 8002060:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0xe00;
 8002062:	4b19      	ldr	r3, [pc, #100]	; (80020c8 <MX_TIM5_Init+0x94>)
 8002064:	f44f 6260 	mov.w	r2, #3584	; 0xe00
 8002068:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800206a:	4b17      	ldr	r3, [pc, #92]	; (80020c8 <MX_TIM5_Init+0x94>)
 800206c:	2200      	movs	r2, #0
 800206e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002070:	4b15      	ldr	r3, [pc, #84]	; (80020c8 <MX_TIM5_Init+0x94>)
 8002072:	2200      	movs	r2, #0
 8002074:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002076:	4814      	ldr	r0, [pc, #80]	; (80020c8 <MX_TIM5_Init+0x94>)
 8002078:	f004 fccb 	bl	8006a12 <HAL_TIM_Base_Init>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d001      	beq.n	8002086 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8002082:	f7ff fb75 	bl	8001770 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002086:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800208a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800208c:	f107 0308 	add.w	r3, r7, #8
 8002090:	4619      	mov	r1, r3
 8002092:	480d      	ldr	r0, [pc, #52]	; (80020c8 <MX_TIM5_Init+0x94>)
 8002094:	f004 fe13 	bl	8006cbe <HAL_TIM_ConfigClockSource>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	d001      	beq.n	80020a2 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 800209e:	f7ff fb67 	bl	8001770 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020a2:	2300      	movs	r3, #0
 80020a4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020a6:	2300      	movs	r3, #0
 80020a8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80020aa:	463b      	mov	r3, r7
 80020ac:	4619      	mov	r1, r3
 80020ae:	4806      	ldr	r0, [pc, #24]	; (80020c8 <MX_TIM5_Init+0x94>)
 80020b0:	f004 fff0 	bl	8007094 <HAL_TIMEx_MasterConfigSynchronization>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d001      	beq.n	80020be <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 80020ba:	f7ff fb59 	bl	8001770 <Error_Handler>
  }

}
 80020be:	bf00      	nop
 80020c0:	3718      	adds	r7, #24
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	20002c80 	.word	0x20002c80
 80020cc:	40000c00 	.word	0x40000c00

080020d0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b084      	sub	sp, #16
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM5)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a0d      	ldr	r2, [pc, #52]	; (8002114 <HAL_TIM_Base_MspInit+0x44>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d113      	bne.n	800210a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 80020e2:	4b0d      	ldr	r3, [pc, #52]	; (8002118 <HAL_TIM_Base_MspInit+0x48>)
 80020e4:	69db      	ldr	r3, [r3, #28]
 80020e6:	4a0c      	ldr	r2, [pc, #48]	; (8002118 <HAL_TIM_Base_MspInit+0x48>)
 80020e8:	f043 0308 	orr.w	r3, r3, #8
 80020ec:	61d3      	str	r3, [r2, #28]
 80020ee:	4b0a      	ldr	r3, [pc, #40]	; (8002118 <HAL_TIM_Base_MspInit+0x48>)
 80020f0:	69db      	ldr	r3, [r3, #28]
 80020f2:	f003 0308 	and.w	r3, r3, #8
 80020f6:	60fb      	str	r3, [r7, #12]
 80020f8:	68fb      	ldr	r3, [r7, #12]

    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 80020fa:	2200      	movs	r2, #0
 80020fc:	2105      	movs	r1, #5
 80020fe:	2032      	movs	r0, #50	; 0x32
 8002100:	f000 ffa7 	bl	8003052 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002104:	2032      	movs	r0, #50	; 0x32
 8002106:	f000 ffc0 	bl	800308a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 800210a:	bf00      	nop
 800210c:	3710      	adds	r7, #16
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	40000c00 	.word	0x40000c00
 8002118:	40021000 	.word	0x40021000

0800211c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8002120:	4b11      	ldr	r3, [pc, #68]	; (8002168 <MX_USART1_UART_Init+0x4c>)
 8002122:	4a12      	ldr	r2, [pc, #72]	; (800216c <MX_USART1_UART_Init+0x50>)
 8002124:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002126:	4b10      	ldr	r3, [pc, #64]	; (8002168 <MX_USART1_UART_Init+0x4c>)
 8002128:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800212c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800212e:	4b0e      	ldr	r3, [pc, #56]	; (8002168 <MX_USART1_UART_Init+0x4c>)
 8002130:	2200      	movs	r2, #0
 8002132:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002134:	4b0c      	ldr	r3, [pc, #48]	; (8002168 <MX_USART1_UART_Init+0x4c>)
 8002136:	2200      	movs	r2, #0
 8002138:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800213a:	4b0b      	ldr	r3, [pc, #44]	; (8002168 <MX_USART1_UART_Init+0x4c>)
 800213c:	2200      	movs	r2, #0
 800213e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002140:	4b09      	ldr	r3, [pc, #36]	; (8002168 <MX_USART1_UART_Init+0x4c>)
 8002142:	220c      	movs	r2, #12
 8002144:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002146:	4b08      	ldr	r3, [pc, #32]	; (8002168 <MX_USART1_UART_Init+0x4c>)
 8002148:	2200      	movs	r2, #0
 800214a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800214c:	4b06      	ldr	r3, [pc, #24]	; (8002168 <MX_USART1_UART_Init+0x4c>)
 800214e:	2200      	movs	r2, #0
 8002150:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002152:	4805      	ldr	r0, [pc, #20]	; (8002168 <MX_USART1_UART_Init+0x4c>)
 8002154:	f004 fff4 	bl	8007140 <HAL_UART_Init>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800215e:	f7ff fb07 	bl	8001770 <Error_Handler>
  }

}
 8002162:	bf00      	nop
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	20002d48 	.word	0x20002d48
 800216c:	40013800 	.word	0x40013800

08002170 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8002174:	4b11      	ldr	r3, [pc, #68]	; (80021bc <MX_USART2_UART_Init+0x4c>)
 8002176:	4a12      	ldr	r2, [pc, #72]	; (80021c0 <MX_USART2_UART_Init+0x50>)
 8002178:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800217a:	4b10      	ldr	r3, [pc, #64]	; (80021bc <MX_USART2_UART_Init+0x4c>)
 800217c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002180:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002182:	4b0e      	ldr	r3, [pc, #56]	; (80021bc <MX_USART2_UART_Init+0x4c>)
 8002184:	2200      	movs	r2, #0
 8002186:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002188:	4b0c      	ldr	r3, [pc, #48]	; (80021bc <MX_USART2_UART_Init+0x4c>)
 800218a:	2200      	movs	r2, #0
 800218c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800218e:	4b0b      	ldr	r3, [pc, #44]	; (80021bc <MX_USART2_UART_Init+0x4c>)
 8002190:	2200      	movs	r2, #0
 8002192:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002194:	4b09      	ldr	r3, [pc, #36]	; (80021bc <MX_USART2_UART_Init+0x4c>)
 8002196:	220c      	movs	r2, #12
 8002198:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800219a:	4b08      	ldr	r3, [pc, #32]	; (80021bc <MX_USART2_UART_Init+0x4c>)
 800219c:	2200      	movs	r2, #0
 800219e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80021a0:	4b06      	ldr	r3, [pc, #24]	; (80021bc <MX_USART2_UART_Init+0x4c>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80021a6:	4805      	ldr	r0, [pc, #20]	; (80021bc <MX_USART2_UART_Init+0x4c>)
 80021a8:	f004 ffca 	bl	8007140 <HAL_UART_Init>
 80021ac:	4603      	mov	r3, r0
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d001      	beq.n	80021b6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80021b2:	f7ff fadd 	bl	8001770 <Error_Handler>
  }

}
 80021b6:	bf00      	nop
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	20002ab8 	.word	0x20002ab8
 80021c0:	40004400 	.word	0x40004400

080021c4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b08a      	sub	sp, #40	; 0x28
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021cc:	f107 0318 	add.w	r3, r7, #24
 80021d0:	2200      	movs	r2, #0
 80021d2:	601a      	str	r2, [r3, #0]
 80021d4:	605a      	str	r2, [r3, #4]
 80021d6:	609a      	str	r2, [r3, #8]
 80021d8:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a62      	ldr	r2, [pc, #392]	; (8002368 <HAL_UART_MspInit+0x1a4>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d132      	bne.n	800224a <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80021e4:	4b61      	ldr	r3, [pc, #388]	; (800236c <HAL_UART_MspInit+0x1a8>)
 80021e6:	699b      	ldr	r3, [r3, #24]
 80021e8:	4a60      	ldr	r2, [pc, #384]	; (800236c <HAL_UART_MspInit+0x1a8>)
 80021ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021ee:	6193      	str	r3, [r2, #24]
 80021f0:	4b5e      	ldr	r3, [pc, #376]	; (800236c <HAL_UART_MspInit+0x1a8>)
 80021f2:	699b      	ldr	r3, [r3, #24]
 80021f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021f8:	617b      	str	r3, [r7, #20]
 80021fa:	697b      	ldr	r3, [r7, #20]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021fc:	4b5b      	ldr	r3, [pc, #364]	; (800236c <HAL_UART_MspInit+0x1a8>)
 80021fe:	699b      	ldr	r3, [r3, #24]
 8002200:	4a5a      	ldr	r2, [pc, #360]	; (800236c <HAL_UART_MspInit+0x1a8>)
 8002202:	f043 0304 	orr.w	r3, r3, #4
 8002206:	6193      	str	r3, [r2, #24]
 8002208:	4b58      	ldr	r3, [pc, #352]	; (800236c <HAL_UART_MspInit+0x1a8>)
 800220a:	699b      	ldr	r3, [r3, #24]
 800220c:	f003 0304 	and.w	r3, r3, #4
 8002210:	613b      	str	r3, [r7, #16]
 8002212:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = MCU_TX1_Pin;
 8002214:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002218:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800221a:	2302      	movs	r3, #2
 800221c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800221e:	2303      	movs	r3, #3
 8002220:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MCU_TX1_GPIO_Port, &GPIO_InitStruct);
 8002222:	f107 0318 	add.w	r3, r7, #24
 8002226:	4619      	mov	r1, r3
 8002228:	4851      	ldr	r0, [pc, #324]	; (8002370 <HAL_UART_MspInit+0x1ac>)
 800222a:	f001 fb85 	bl	8003938 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MCU_RX1_Pin;
 800222e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002232:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002234:	2300      	movs	r3, #0
 8002236:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002238:	2300      	movs	r3, #0
 800223a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(MCU_RX1_GPIO_Port, &GPIO_InitStruct);
 800223c:	f107 0318 	add.w	r3, r7, #24
 8002240:	4619      	mov	r1, r3
 8002242:	484b      	ldr	r0, [pc, #300]	; (8002370 <HAL_UART_MspInit+0x1ac>)
 8002244:	f001 fb78 	bl	8003938 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002248:	e089      	b.n	800235e <HAL_UART_MspInit+0x19a>
  else if(uartHandle->Instance==USART2)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4a49      	ldr	r2, [pc, #292]	; (8002374 <HAL_UART_MspInit+0x1b0>)
 8002250:	4293      	cmp	r3, r2
 8002252:	f040 8084 	bne.w	800235e <HAL_UART_MspInit+0x19a>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002256:	4b45      	ldr	r3, [pc, #276]	; (800236c <HAL_UART_MspInit+0x1a8>)
 8002258:	69db      	ldr	r3, [r3, #28]
 800225a:	4a44      	ldr	r2, [pc, #272]	; (800236c <HAL_UART_MspInit+0x1a8>)
 800225c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002260:	61d3      	str	r3, [r2, #28]
 8002262:	4b42      	ldr	r3, [pc, #264]	; (800236c <HAL_UART_MspInit+0x1a8>)
 8002264:	69db      	ldr	r3, [r3, #28]
 8002266:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800226a:	60fb      	str	r3, [r7, #12]
 800226c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800226e:	4b3f      	ldr	r3, [pc, #252]	; (800236c <HAL_UART_MspInit+0x1a8>)
 8002270:	699b      	ldr	r3, [r3, #24]
 8002272:	4a3e      	ldr	r2, [pc, #248]	; (800236c <HAL_UART_MspInit+0x1a8>)
 8002274:	f043 0304 	orr.w	r3, r3, #4
 8002278:	6193      	str	r3, [r2, #24]
 800227a:	4b3c      	ldr	r3, [pc, #240]	; (800236c <HAL_UART_MspInit+0x1a8>)
 800227c:	699b      	ldr	r3, [r3, #24]
 800227e:	f003 0304 	and.w	r3, r3, #4
 8002282:	60bb      	str	r3, [r7, #8]
 8002284:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002286:	2304      	movs	r3, #4
 8002288:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800228a:	2302      	movs	r3, #2
 800228c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800228e:	2303      	movs	r3, #3
 8002290:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002292:	f107 0318 	add.w	r3, r7, #24
 8002296:	4619      	mov	r1, r3
 8002298:	4835      	ldr	r0, [pc, #212]	; (8002370 <HAL_UART_MspInit+0x1ac>)
 800229a:	f001 fb4d 	bl	8003938 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800229e:	2308      	movs	r3, #8
 80022a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022a2:	2300      	movs	r3, #0
 80022a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a6:	2300      	movs	r3, #0
 80022a8:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022aa:	f107 0318 	add.w	r3, r7, #24
 80022ae:	4619      	mov	r1, r3
 80022b0:	482f      	ldr	r0, [pc, #188]	; (8002370 <HAL_UART_MspInit+0x1ac>)
 80022b2:	f001 fb41 	bl	8003938 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Channel7;
 80022b6:	4b30      	ldr	r3, [pc, #192]	; (8002378 <HAL_UART_MspInit+0x1b4>)
 80022b8:	4a30      	ldr	r2, [pc, #192]	; (800237c <HAL_UART_MspInit+0x1b8>)
 80022ba:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80022bc:	4b2e      	ldr	r3, [pc, #184]	; (8002378 <HAL_UART_MspInit+0x1b4>)
 80022be:	2210      	movs	r2, #16
 80022c0:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022c2:	4b2d      	ldr	r3, [pc, #180]	; (8002378 <HAL_UART_MspInit+0x1b4>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80022c8:	4b2b      	ldr	r3, [pc, #172]	; (8002378 <HAL_UART_MspInit+0x1b4>)
 80022ca:	2280      	movs	r2, #128	; 0x80
 80022cc:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022ce:	4b2a      	ldr	r3, [pc, #168]	; (8002378 <HAL_UART_MspInit+0x1b4>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022d4:	4b28      	ldr	r3, [pc, #160]	; (8002378 <HAL_UART_MspInit+0x1b4>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80022da:	4b27      	ldr	r3, [pc, #156]	; (8002378 <HAL_UART_MspInit+0x1b4>)
 80022dc:	2200      	movs	r2, #0
 80022de:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80022e0:	4b25      	ldr	r3, [pc, #148]	; (8002378 <HAL_UART_MspInit+0x1b4>)
 80022e2:	2200      	movs	r2, #0
 80022e4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80022e6:	4824      	ldr	r0, [pc, #144]	; (8002378 <HAL_UART_MspInit+0x1b4>)
 80022e8:	f000 fede 	bl	80030a8 <HAL_DMA_Init>
 80022ec:	4603      	mov	r3, r0
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d001      	beq.n	80022f6 <HAL_UART_MspInit+0x132>
      Error_Handler();
 80022f2:	f7ff fa3d 	bl	8001770 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	4a1f      	ldr	r2, [pc, #124]	; (8002378 <HAL_UART_MspInit+0x1b4>)
 80022fa:	631a      	str	r2, [r3, #48]	; 0x30
 80022fc:	4a1e      	ldr	r2, [pc, #120]	; (8002378 <HAL_UART_MspInit+0x1b4>)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6253      	str	r3, [r2, #36]	; 0x24
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8002302:	4b1f      	ldr	r3, [pc, #124]	; (8002380 <HAL_UART_MspInit+0x1bc>)
 8002304:	4a1f      	ldr	r2, [pc, #124]	; (8002384 <HAL_UART_MspInit+0x1c0>)
 8002306:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002308:	4b1d      	ldr	r3, [pc, #116]	; (8002380 <HAL_UART_MspInit+0x1bc>)
 800230a:	2200      	movs	r2, #0
 800230c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800230e:	4b1c      	ldr	r3, [pc, #112]	; (8002380 <HAL_UART_MspInit+0x1bc>)
 8002310:	2200      	movs	r2, #0
 8002312:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002314:	4b1a      	ldr	r3, [pc, #104]	; (8002380 <HAL_UART_MspInit+0x1bc>)
 8002316:	2280      	movs	r2, #128	; 0x80
 8002318:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800231a:	4b19      	ldr	r3, [pc, #100]	; (8002380 <HAL_UART_MspInit+0x1bc>)
 800231c:	2200      	movs	r2, #0
 800231e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002320:	4b17      	ldr	r3, [pc, #92]	; (8002380 <HAL_UART_MspInit+0x1bc>)
 8002322:	2200      	movs	r2, #0
 8002324:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002326:	4b16      	ldr	r3, [pc, #88]	; (8002380 <HAL_UART_MspInit+0x1bc>)
 8002328:	2200      	movs	r2, #0
 800232a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800232c:	4b14      	ldr	r3, [pc, #80]	; (8002380 <HAL_UART_MspInit+0x1bc>)
 800232e:	2200      	movs	r2, #0
 8002330:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002332:	4813      	ldr	r0, [pc, #76]	; (8002380 <HAL_UART_MspInit+0x1bc>)
 8002334:	f000 feb8 	bl	80030a8 <HAL_DMA_Init>
 8002338:	4603      	mov	r3, r0
 800233a:	2b00      	cmp	r3, #0
 800233c:	d001      	beq.n	8002342 <HAL_UART_MspInit+0x17e>
      Error_Handler();
 800233e:	f7ff fa17 	bl	8001770 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	4a0e      	ldr	r2, [pc, #56]	; (8002380 <HAL_UART_MspInit+0x1bc>)
 8002346:	635a      	str	r2, [r3, #52]	; 0x34
 8002348:	4a0d      	ldr	r2, [pc, #52]	; (8002380 <HAL_UART_MspInit+0x1bc>)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800234e:	2200      	movs	r2, #0
 8002350:	2105      	movs	r1, #5
 8002352:	2026      	movs	r0, #38	; 0x26
 8002354:	f000 fe7d 	bl	8003052 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002358:	2026      	movs	r0, #38	; 0x26
 800235a:	f000 fe96 	bl	800308a <HAL_NVIC_EnableIRQ>
}
 800235e:	bf00      	nop
 8002360:	3728      	adds	r7, #40	; 0x28
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	40013800 	.word	0x40013800
 800236c:	40021000 	.word	0x40021000
 8002370:	40010800 	.word	0x40010800
 8002374:	40004400 	.word	0x40004400
 8002378:	20002d04 	.word	0x20002d04
 800237c:	40020080 	.word	0x40020080
 8002380:	20002cc0 	.word	0x20002cc0
 8002384:	4002006c 	.word	0x4002006c

08002388 <__io_putchar>:

*/

PUTCHAR_PROTOTYPE

{
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
/* Place your implementation of fputc here */

/* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
{
    /*  */
    while((USART1->SR & 0X40) == 0);
 8002390:	bf00      	nop
 8002392:	4b08      	ldr	r3, [pc, #32]	; (80023b4 <__io_putchar+0x2c>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800239a:	2b00      	cmp	r3, #0
 800239c:	d0f9      	beq.n	8002392 <__io_putchar+0xa>

    /*  */
    USART1->DR = (uint8_t) ch;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	b2da      	uxtb	r2, r3
 80023a2:	4b04      	ldr	r3, [pc, #16]	; (80023b4 <__io_putchar+0x2c>)
 80023a4:	605a      	str	r2, [r3, #4]

    return ch;
 80023a6:	687b      	ldr	r3, [r7, #4]
}

//HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
//return ch;

}
 80023a8:	4618      	mov	r0, r3
 80023aa:	370c      	adds	r7, #12
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bc80      	pop	{r7}
 80023b0:	4770      	bx	lr
 80023b2:	bf00      	nop
 80023b4:	40013800 	.word	0x40013800

080023b8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80023b8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80023ba:	e003      	b.n	80023c4 <LoopCopyDataInit>

080023bc <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80023bc:	4b0b      	ldr	r3, [pc, #44]	; (80023ec <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80023be:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80023c0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80023c2:	3104      	adds	r1, #4

080023c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80023c4:	480a      	ldr	r0, [pc, #40]	; (80023f0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80023c6:	4b0b      	ldr	r3, [pc, #44]	; (80023f4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80023c8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80023ca:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80023cc:	d3f6      	bcc.n	80023bc <CopyDataInit>
  ldr r2, =_sbss
 80023ce:	4a0a      	ldr	r2, [pc, #40]	; (80023f8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80023d0:	e002      	b.n	80023d8 <LoopFillZerobss>

080023d2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80023d2:	2300      	movs	r3, #0
  str r3, [r2], #4
 80023d4:	f842 3b04 	str.w	r3, [r2], #4

080023d8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80023d8:	4b08      	ldr	r3, [pc, #32]	; (80023fc <LoopFillZerobss+0x24>)
  cmp r2, r3
 80023da:	429a      	cmp	r2, r3
  bcc FillZerobss
 80023dc:	d3f9      	bcc.n	80023d2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80023de:	f7ff fdf5 	bl	8001fcc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023e2:	f010 fd73 	bl	8012ecc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80023e6:	f7ff f887 	bl	80014f8 <main>
  bx lr
 80023ea:	4770      	bx	lr
  ldr r3, =_sidata
 80023ec:	08023c40 	.word	0x08023c40
  ldr r0, =_sdata
 80023f0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80023f4:	200002c0 	.word	0x200002c0
  ldr r2, =_sbss
 80023f8:	200002c0 	.word	0x200002c0
  ldr r3, = _ebss
 80023fc:	20004e24 	.word	0x20004e24

08002400 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002400:	e7fe      	b.n	8002400 <ADC3_IRQHandler>
	...

08002404 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002408:	4b08      	ldr	r3, [pc, #32]	; (800242c <HAL_Init+0x28>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a07      	ldr	r2, [pc, #28]	; (800242c <HAL_Init+0x28>)
 800240e:	f043 0310 	orr.w	r3, r3, #16
 8002412:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002414:	2003      	movs	r0, #3
 8002416:	f000 fe11 	bl	800303c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800241a:	2000      	movs	r0, #0
 800241c:	f7ff fbd6 	bl	8001bcc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002420:	f7ff fb9c 	bl	8001b5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002424:	2300      	movs	r3, #0
}
 8002426:	4618      	mov	r0, r3
 8002428:	bd80      	pop	{r7, pc}
 800242a:	bf00      	nop
 800242c:	40022000 	.word	0x40022000

08002430 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002430:	b480      	push	{r7}
 8002432:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002434:	4b05      	ldr	r3, [pc, #20]	; (800244c <HAL_IncTick+0x1c>)
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	461a      	mov	r2, r3
 800243a:	4b05      	ldr	r3, [pc, #20]	; (8002450 <HAL_IncTick+0x20>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4413      	add	r3, r2
 8002440:	4a03      	ldr	r2, [pc, #12]	; (8002450 <HAL_IncTick+0x20>)
 8002442:	6013      	str	r3, [r2, #0]
}
 8002444:	bf00      	nop
 8002446:	46bd      	mov	sp, r7
 8002448:	bc80      	pop	{r7}
 800244a:	4770      	bx	lr
 800244c:	20000008 	.word	0x20000008
 8002450:	20002e08 	.word	0x20002e08

08002454 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002454:	b480      	push	{r7}
 8002456:	af00      	add	r7, sp, #0
  return uwTick;
 8002458:	4b02      	ldr	r3, [pc, #8]	; (8002464 <HAL_GetTick+0x10>)
 800245a:	681b      	ldr	r3, [r3, #0]
}
 800245c:	4618      	mov	r0, r3
 800245e:	46bd      	mov	sp, r7
 8002460:	bc80      	pop	{r7}
 8002462:	4770      	bx	lr
 8002464:	20002e08 	.word	0x20002e08

08002468 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	b086      	sub	sp, #24
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002470:	2300      	movs	r3, #0
 8002472:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002474:	2300      	movs	r3, #0
 8002476:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002478:	2300      	movs	r3, #0
 800247a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800247c:	2300      	movs	r3, #0
 800247e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d101      	bne.n	800248a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e0ce      	b.n	8002628 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002494:	2b00      	cmp	r3, #0
 8002496:	d109      	bne.n	80024ac <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2200      	movs	r2, #0
 800249c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2200      	movs	r2, #0
 80024a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80024a6:	6878      	ldr	r0, [r7, #4]
 80024a8:	f7fe fba4 	bl	8000bf4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80024ac:	6878      	ldr	r0, [r7, #4]
 80024ae:	f000 fbd5 	bl	8002c5c <ADC_ConversionStop_Disable>
 80024b2:	4603      	mov	r3, r0
 80024b4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024ba:	f003 0310 	and.w	r3, r3, #16
 80024be:	2b00      	cmp	r3, #0
 80024c0:	f040 80a9 	bne.w	8002616 <HAL_ADC_Init+0x1ae>
 80024c4:	7dfb      	ldrb	r3, [r7, #23]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	f040 80a5 	bne.w	8002616 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024d0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80024d4:	f023 0302 	bic.w	r3, r3, #2
 80024d8:	f043 0202 	orr.w	r2, r3, #2
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4951      	ldr	r1, [pc, #324]	; (8002630 <HAL_ADC_Init+0x1c8>)
 80024ea:	428b      	cmp	r3, r1
 80024ec:	d10a      	bne.n	8002504 <HAL_ADC_Init+0x9c>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	69db      	ldr	r3, [r3, #28]
 80024f2:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80024f6:	d002      	beq.n	80024fe <HAL_ADC_Init+0x96>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	69db      	ldr	r3, [r3, #28]
 80024fc:	e004      	b.n	8002508 <HAL_ADC_Init+0xa0>
 80024fe:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002502:	e001      	b.n	8002508 <HAL_ADC_Init+0xa0>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002508:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	7b1b      	ldrb	r3, [r3, #12]
 800250e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002510:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002512:	68ba      	ldr	r2, [r7, #8]
 8002514:	4313      	orrs	r3, r2
 8002516:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002520:	d003      	beq.n	800252a <HAL_ADC_Init+0xc2>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	689b      	ldr	r3, [r3, #8]
 8002526:	2b01      	cmp	r3, #1
 8002528:	d102      	bne.n	8002530 <HAL_ADC_Init+0xc8>
 800252a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800252e:	e000      	b.n	8002532 <HAL_ADC_Init+0xca>
 8002530:	2300      	movs	r3, #0
 8002532:	693a      	ldr	r2, [r7, #16]
 8002534:	4313      	orrs	r3, r2
 8002536:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	7d1b      	ldrb	r3, [r3, #20]
 800253c:	2b01      	cmp	r3, #1
 800253e:	d119      	bne.n	8002574 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	7b1b      	ldrb	r3, [r3, #12]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d109      	bne.n	800255c <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	699b      	ldr	r3, [r3, #24]
 800254c:	3b01      	subs	r3, #1
 800254e:	035a      	lsls	r2, r3, #13
 8002550:	693b      	ldr	r3, [r7, #16]
 8002552:	4313      	orrs	r3, r2
 8002554:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002558:	613b      	str	r3, [r7, #16]
 800255a:	e00b      	b.n	8002574 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002560:	f043 0220 	orr.w	r2, r3, #32
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800256c:	f043 0201 	orr.w	r2, r3, #1
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	693a      	ldr	r2, [r7, #16]
 8002584:	430a      	orrs	r2, r1
 8002586:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	689a      	ldr	r2, [r3, #8]
 800258e:	4b29      	ldr	r3, [pc, #164]	; (8002634 <HAL_ADC_Init+0x1cc>)
 8002590:	4013      	ands	r3, r2
 8002592:	687a      	ldr	r2, [r7, #4]
 8002594:	6812      	ldr	r2, [r2, #0]
 8002596:	68b9      	ldr	r1, [r7, #8]
 8002598:	430b      	orrs	r3, r1
 800259a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80025a4:	d003      	beq.n	80025ae <HAL_ADC_Init+0x146>
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	689b      	ldr	r3, [r3, #8]
 80025aa:	2b01      	cmp	r3, #1
 80025ac:	d104      	bne.n	80025b8 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	691b      	ldr	r3, [r3, #16]
 80025b2:	3b01      	subs	r3, #1
 80025b4:	051b      	lsls	r3, r3, #20
 80025b6:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025be:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	68fa      	ldr	r2, [r7, #12]
 80025c8:	430a      	orrs	r2, r1
 80025ca:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	689a      	ldr	r2, [r3, #8]
 80025d2:	4b19      	ldr	r3, [pc, #100]	; (8002638 <HAL_ADC_Init+0x1d0>)
 80025d4:	4013      	ands	r3, r2
 80025d6:	68ba      	ldr	r2, [r7, #8]
 80025d8:	429a      	cmp	r2, r3
 80025da:	d10b      	bne.n	80025f4 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2200      	movs	r2, #0
 80025e0:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025e6:	f023 0303 	bic.w	r3, r3, #3
 80025ea:	f043 0201 	orr.w	r2, r3, #1
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80025f2:	e018      	b.n	8002626 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025f8:	f023 0312 	bic.w	r3, r3, #18
 80025fc:	f043 0210 	orr.w	r2, r3, #16
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002608:	f043 0201 	orr.w	r2, r3, #1
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002610:	2301      	movs	r3, #1
 8002612:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002614:	e007      	b.n	8002626 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800261a:	f043 0210 	orr.w	r2, r3, #16
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002626:	7dfb      	ldrb	r3, [r7, #23]
}
 8002628:	4618      	mov	r0, r3
 800262a:	3718      	adds	r7, #24
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}
 8002630:	40013c00 	.word	0x40013c00
 8002634:	ffe1f7fd 	.word	0xffe1f7fd
 8002638:	ff1f0efe 	.word	0xff1f0efe

0800263c <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b086      	sub	sp, #24
 8002640:	af00      	add	r7, sp, #0
 8002642:	60f8      	str	r0, [r7, #12]
 8002644:	60b9      	str	r1, [r7, #8]
 8002646:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002648:	2300      	movs	r3, #0
 800264a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a64      	ldr	r2, [pc, #400]	; (80027e4 <HAL_ADC_Start_DMA+0x1a8>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d004      	beq.n	8002660 <HAL_ADC_Start_DMA+0x24>
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a63      	ldr	r2, [pc, #396]	; (80027e8 <HAL_ADC_Start_DMA+0x1ac>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d106      	bne.n	800266e <HAL_ADC_Start_DMA+0x32>
 8002660:	4b60      	ldr	r3, [pc, #384]	; (80027e4 <HAL_ADC_Start_DMA+0x1a8>)
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002668:	2b00      	cmp	r3, #0
 800266a:	f040 80b3 	bne.w	80027d4 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002674:	2b01      	cmp	r3, #1
 8002676:	d101      	bne.n	800267c <HAL_ADC_Start_DMA+0x40>
 8002678:	2302      	movs	r3, #2
 800267a:	e0ae      	b.n	80027da <HAL_ADC_Start_DMA+0x19e>
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	2201      	movs	r2, #1
 8002680:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002684:	68f8      	ldr	r0, [r7, #12]
 8002686:	f000 fa97 	bl	8002bb8 <ADC_Enable>
 800268a:	4603      	mov	r3, r0
 800268c:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800268e:	7dfb      	ldrb	r3, [r7, #23]
 8002690:	2b00      	cmp	r3, #0
 8002692:	f040 809a 	bne.w	80027ca <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800269a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800269e:	f023 0301 	bic.w	r3, r3, #1
 80026a2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a4e      	ldr	r2, [pc, #312]	; (80027e8 <HAL_ADC_Start_DMA+0x1ac>)
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d105      	bne.n	80026c0 <HAL_ADC_Start_DMA+0x84>
 80026b4:	4b4b      	ldr	r3, [pc, #300]	; (80027e4 <HAL_ADC_Start_DMA+0x1a8>)
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d115      	bne.n	80026ec <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026c4:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d026      	beq.n	8002728 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026de:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80026e2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80026ea:	e01d      	b.n	8002728 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026f0:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a39      	ldr	r2, [pc, #228]	; (80027e4 <HAL_ADC_Start_DMA+0x1a8>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d004      	beq.n	800270c <HAL_ADC_Start_DMA+0xd0>
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a38      	ldr	r2, [pc, #224]	; (80027e8 <HAL_ADC_Start_DMA+0x1ac>)
 8002708:	4293      	cmp	r3, r2
 800270a:	d10d      	bne.n	8002728 <HAL_ADC_Start_DMA+0xec>
 800270c:	4b35      	ldr	r3, [pc, #212]	; (80027e4 <HAL_ADC_Start_DMA+0x1a8>)
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002714:	2b00      	cmp	r3, #0
 8002716:	d007      	beq.n	8002728 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800271c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002720:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800272c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002730:	2b00      	cmp	r3, #0
 8002732:	d006      	beq.n	8002742 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002738:	f023 0206 	bic.w	r2, r3, #6
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	62da      	str	r2, [r3, #44]	; 0x2c
 8002740:	e002      	b.n	8002748 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	2200      	movs	r2, #0
 8002746:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	2200      	movs	r2, #0
 800274c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	6a1b      	ldr	r3, [r3, #32]
 8002754:	4a25      	ldr	r2, [pc, #148]	; (80027ec <HAL_ADC_Start_DMA+0x1b0>)
 8002756:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	6a1b      	ldr	r3, [r3, #32]
 800275c:	4a24      	ldr	r2, [pc, #144]	; (80027f0 <HAL_ADC_Start_DMA+0x1b4>)
 800275e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	6a1b      	ldr	r3, [r3, #32]
 8002764:	4a23      	ldr	r2, [pc, #140]	; (80027f4 <HAL_ADC_Start_DMA+0x1b8>)
 8002766:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f06f 0202 	mvn.w	r2, #2
 8002770:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	689a      	ldr	r2, [r3, #8]
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002780:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	6a18      	ldr	r0, [r3, #32]
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	334c      	adds	r3, #76	; 0x4c
 800278c:	4619      	mov	r1, r3
 800278e:	68ba      	ldr	r2, [r7, #8]
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	f000 fcff 	bl	8003194 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80027a0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80027a4:	d108      	bne.n	80027b8 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	689a      	ldr	r2, [r3, #8]
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80027b4:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80027b6:	e00f      	b.n	80027d8 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	689a      	ldr	r2, [r3, #8]
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80027c6:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80027c8:	e006      	b.n	80027d8 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	2200      	movs	r2, #0
 80027ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80027d2:	e001      	b.n	80027d8 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80027d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80027da:	4618      	mov	r0, r3
 80027dc:	3718      	adds	r7, #24
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
 80027e2:	bf00      	nop
 80027e4:	40012400 	.word	0x40012400
 80027e8:	40012800 	.word	0x40012800
 80027ec:	08002cd1 	.word	0x08002cd1
 80027f0:	08002d4d 	.word	0x08002d4d
 80027f4:	08002d69 	.word	0x08002d69

080027f8 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b082      	sub	sp, #8
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	f003 0320 	and.w	r3, r3, #32
 800280a:	2b20      	cmp	r3, #32
 800280c:	d140      	bne.n	8002890 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f003 0302 	and.w	r3, r3, #2
 8002818:	2b02      	cmp	r3, #2
 800281a:	d139      	bne.n	8002890 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002820:	f003 0310 	and.w	r3, r3, #16
 8002824:	2b00      	cmp	r3, #0
 8002826:	d105      	bne.n	8002834 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800282c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	689b      	ldr	r3, [r3, #8]
 800283a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800283e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002842:	d11d      	bne.n	8002880 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002848:	2b00      	cmp	r3, #0
 800284a:	d119      	bne.n	8002880 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	685a      	ldr	r2, [r3, #4]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f022 0220 	bic.w	r2, r2, #32
 800285a:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002860:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800286c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002870:	2b00      	cmp	r3, #0
 8002872:	d105      	bne.n	8002880 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002878:	f043 0201 	orr.w	r2, r3, #1
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002880:	6878      	ldr	r0, [r7, #4]
 8002882:	f000 f87c 	bl	800297e <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f06f 0212 	mvn.w	r2, #18
 800288e:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800289a:	2b80      	cmp	r3, #128	; 0x80
 800289c:	d14f      	bne.n	800293e <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f003 0304 	and.w	r3, r3, #4
 80028a8:	2b04      	cmp	r3, #4
 80028aa:	d148      	bne.n	800293e <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028b0:	f003 0310 	and.w	r3, r3, #16
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d105      	bne.n	80028c4 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028bc:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	689b      	ldr	r3, [r3, #8]
 80028ca:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80028ce:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 80028d2:	d012      	beq.n	80028fa <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d125      	bne.n	800292e <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80028ec:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80028f0:	d11d      	bne.n	800292e <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d119      	bne.n	800292e <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	685a      	ldr	r2, [r3, #4]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002908:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800290e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800291a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800291e:	2b00      	cmp	r3, #0
 8002920:	d105      	bne.n	800292e <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002926:	f043 0201 	orr.w	r2, r3, #1
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800292e:	6878      	ldr	r0, [r7, #4]
 8002930:	f000 fad0 	bl	8002ed4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f06f 020c 	mvn.w	r2, #12
 800293c:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	685b      	ldr	r3, [r3, #4]
 8002944:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002948:	2b40      	cmp	r3, #64	; 0x40
 800294a:	d114      	bne.n	8002976 <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f003 0301 	and.w	r3, r3, #1
 8002956:	2b01      	cmp	r3, #1
 8002958:	d10d      	bne.n	8002976 <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800295e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002966:	6878      	ldr	r0, [r7, #4]
 8002968:	f000 f81b 	bl	80029a2 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f06f 0201 	mvn.w	r2, #1
 8002974:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8002976:	bf00      	nop
 8002978:	3708      	adds	r7, #8
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}

0800297e <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800297e:	b480      	push	{r7}
 8002980:	b083      	sub	sp, #12
 8002982:	af00      	add	r7, sp, #0
 8002984:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002986:	bf00      	nop
 8002988:	370c      	adds	r7, #12
 800298a:	46bd      	mov	sp, r7
 800298c:	bc80      	pop	{r7}
 800298e:	4770      	bx	lr

08002990 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002990:	b480      	push	{r7}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002998:	bf00      	nop
 800299a:	370c      	adds	r7, #12
 800299c:	46bd      	mov	sp, r7
 800299e:	bc80      	pop	{r7}
 80029a0:	4770      	bx	lr

080029a2 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80029a2:	b480      	push	{r7}
 80029a4:	b083      	sub	sp, #12
 80029a6:	af00      	add	r7, sp, #0
 80029a8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80029aa:	bf00      	nop
 80029ac:	370c      	adds	r7, #12
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bc80      	pop	{r7}
 80029b2:	4770      	bx	lr

080029b4 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b083      	sub	sp, #12
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80029bc:	bf00      	nop
 80029be:	370c      	adds	r7, #12
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bc80      	pop	{r7}
 80029c4:	4770      	bx	lr
	...

080029c8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80029c8:	b480      	push	{r7}
 80029ca:	b085      	sub	sp, #20
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
 80029d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029d2:	2300      	movs	r3, #0
 80029d4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80029d6:	2300      	movs	r3, #0
 80029d8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80029e0:	2b01      	cmp	r3, #1
 80029e2:	d101      	bne.n	80029e8 <HAL_ADC_ConfigChannel+0x20>
 80029e4:	2302      	movs	r3, #2
 80029e6:	e0dc      	b.n	8002ba2 <HAL_ADC_ConfigChannel+0x1da>
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2201      	movs	r2, #1
 80029ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	2b06      	cmp	r3, #6
 80029f6:	d81c      	bhi.n	8002a32 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	685a      	ldr	r2, [r3, #4]
 8002a02:	4613      	mov	r3, r2
 8002a04:	009b      	lsls	r3, r3, #2
 8002a06:	4413      	add	r3, r2
 8002a08:	3b05      	subs	r3, #5
 8002a0a:	221f      	movs	r2, #31
 8002a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a10:	43db      	mvns	r3, r3
 8002a12:	4019      	ands	r1, r3
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	6818      	ldr	r0, [r3, #0]
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	685a      	ldr	r2, [r3, #4]
 8002a1c:	4613      	mov	r3, r2
 8002a1e:	009b      	lsls	r3, r3, #2
 8002a20:	4413      	add	r3, r2
 8002a22:	3b05      	subs	r3, #5
 8002a24:	fa00 f203 	lsl.w	r2, r0, r3
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	430a      	orrs	r2, r1
 8002a2e:	635a      	str	r2, [r3, #52]	; 0x34
 8002a30:	e03c      	b.n	8002aac <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	685b      	ldr	r3, [r3, #4]
 8002a36:	2b0c      	cmp	r3, #12
 8002a38:	d81c      	bhi.n	8002a74 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	685a      	ldr	r2, [r3, #4]
 8002a44:	4613      	mov	r3, r2
 8002a46:	009b      	lsls	r3, r3, #2
 8002a48:	4413      	add	r3, r2
 8002a4a:	3b23      	subs	r3, #35	; 0x23
 8002a4c:	221f      	movs	r2, #31
 8002a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a52:	43db      	mvns	r3, r3
 8002a54:	4019      	ands	r1, r3
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	6818      	ldr	r0, [r3, #0]
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	685a      	ldr	r2, [r3, #4]
 8002a5e:	4613      	mov	r3, r2
 8002a60:	009b      	lsls	r3, r3, #2
 8002a62:	4413      	add	r3, r2
 8002a64:	3b23      	subs	r3, #35	; 0x23
 8002a66:	fa00 f203 	lsl.w	r2, r0, r3
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	430a      	orrs	r2, r1
 8002a70:	631a      	str	r2, [r3, #48]	; 0x30
 8002a72:	e01b      	b.n	8002aac <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a7a:	683b      	ldr	r3, [r7, #0]
 8002a7c:	685a      	ldr	r2, [r3, #4]
 8002a7e:	4613      	mov	r3, r2
 8002a80:	009b      	lsls	r3, r3, #2
 8002a82:	4413      	add	r3, r2
 8002a84:	3b41      	subs	r3, #65	; 0x41
 8002a86:	221f      	movs	r2, #31
 8002a88:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8c:	43db      	mvns	r3, r3
 8002a8e:	4019      	ands	r1, r3
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	6818      	ldr	r0, [r3, #0]
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	685a      	ldr	r2, [r3, #4]
 8002a98:	4613      	mov	r3, r2
 8002a9a:	009b      	lsls	r3, r3, #2
 8002a9c:	4413      	add	r3, r2
 8002a9e:	3b41      	subs	r3, #65	; 0x41
 8002aa0:	fa00 f203 	lsl.w	r2, r0, r3
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	430a      	orrs	r2, r1
 8002aaa:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	2b09      	cmp	r3, #9
 8002ab2:	d91c      	bls.n	8002aee <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	68d9      	ldr	r1, [r3, #12]
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	681a      	ldr	r2, [r3, #0]
 8002abe:	4613      	mov	r3, r2
 8002ac0:	005b      	lsls	r3, r3, #1
 8002ac2:	4413      	add	r3, r2
 8002ac4:	3b1e      	subs	r3, #30
 8002ac6:	2207      	movs	r2, #7
 8002ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8002acc:	43db      	mvns	r3, r3
 8002ace:	4019      	ands	r1, r3
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	6898      	ldr	r0, [r3, #8]
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	681a      	ldr	r2, [r3, #0]
 8002ad8:	4613      	mov	r3, r2
 8002ada:	005b      	lsls	r3, r3, #1
 8002adc:	4413      	add	r3, r2
 8002ade:	3b1e      	subs	r3, #30
 8002ae0:	fa00 f203 	lsl.w	r2, r0, r3
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	430a      	orrs	r2, r1
 8002aea:	60da      	str	r2, [r3, #12]
 8002aec:	e019      	b.n	8002b22 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	6919      	ldr	r1, [r3, #16]
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	681a      	ldr	r2, [r3, #0]
 8002af8:	4613      	mov	r3, r2
 8002afa:	005b      	lsls	r3, r3, #1
 8002afc:	4413      	add	r3, r2
 8002afe:	2207      	movs	r2, #7
 8002b00:	fa02 f303 	lsl.w	r3, r2, r3
 8002b04:	43db      	mvns	r3, r3
 8002b06:	4019      	ands	r1, r3
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	6898      	ldr	r0, [r3, #8]
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	4613      	mov	r3, r2
 8002b12:	005b      	lsls	r3, r3, #1
 8002b14:	4413      	add	r3, r2
 8002b16:	fa00 f203 	lsl.w	r2, r0, r3
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	430a      	orrs	r2, r1
 8002b20:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	2b10      	cmp	r3, #16
 8002b28:	d003      	beq.n	8002b32 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002b2e:	2b11      	cmp	r3, #17
 8002b30:	d132      	bne.n	8002b98 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a1d      	ldr	r2, [pc, #116]	; (8002bac <HAL_ADC_ConfigChannel+0x1e4>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d125      	bne.n	8002b88 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d126      	bne.n	8002b98 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	689a      	ldr	r2, [r3, #8]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002b58:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002b5a:	683b      	ldr	r3, [r7, #0]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	2b10      	cmp	r3, #16
 8002b60:	d11a      	bne.n	8002b98 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002b62:	4b13      	ldr	r3, [pc, #76]	; (8002bb0 <HAL_ADC_ConfigChannel+0x1e8>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a13      	ldr	r2, [pc, #76]	; (8002bb4 <HAL_ADC_ConfigChannel+0x1ec>)
 8002b68:	fba2 2303 	umull	r2, r3, r2, r3
 8002b6c:	0c9a      	lsrs	r2, r3, #18
 8002b6e:	4613      	mov	r3, r2
 8002b70:	009b      	lsls	r3, r3, #2
 8002b72:	4413      	add	r3, r2
 8002b74:	005b      	lsls	r3, r3, #1
 8002b76:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002b78:	e002      	b.n	8002b80 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	3b01      	subs	r3, #1
 8002b7e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002b80:	68bb      	ldr	r3, [r7, #8]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d1f9      	bne.n	8002b7a <HAL_ADC_ConfigChannel+0x1b2>
 8002b86:	e007      	b.n	8002b98 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b8c:	f043 0220 	orr.w	r2, r3, #32
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002b94:	2301      	movs	r3, #1
 8002b96:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002ba0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	3714      	adds	r7, #20
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bc80      	pop	{r7}
 8002baa:	4770      	bx	lr
 8002bac:	40012400 	.word	0x40012400
 8002bb0:	20000000 	.word	0x20000000
 8002bb4:	431bde83 	.word	0x431bde83

08002bb8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b084      	sub	sp, #16
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	689b      	ldr	r3, [r3, #8]
 8002bce:	f003 0301 	and.w	r3, r3, #1
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	d039      	beq.n	8002c4a <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	689a      	ldr	r2, [r3, #8]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f042 0201 	orr.w	r2, r2, #1
 8002be4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002be6:	4b1b      	ldr	r3, [pc, #108]	; (8002c54 <ADC_Enable+0x9c>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	4a1b      	ldr	r2, [pc, #108]	; (8002c58 <ADC_Enable+0xa0>)
 8002bec:	fba2 2303 	umull	r2, r3, r2, r3
 8002bf0:	0c9b      	lsrs	r3, r3, #18
 8002bf2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002bf4:	e002      	b.n	8002bfc <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	3b01      	subs	r3, #1
 8002bfa:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002bfc:	68bb      	ldr	r3, [r7, #8]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d1f9      	bne.n	8002bf6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002c02:	f7ff fc27 	bl	8002454 <HAL_GetTick>
 8002c06:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002c08:	e018      	b.n	8002c3c <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002c0a:	f7ff fc23 	bl	8002454 <HAL_GetTick>
 8002c0e:	4602      	mov	r2, r0
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	1ad3      	subs	r3, r2, r3
 8002c14:	2b02      	cmp	r3, #2
 8002c16:	d911      	bls.n	8002c3c <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c1c:	f043 0210 	orr.w	r2, r3, #16
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c28:	f043 0201 	orr.w	r2, r3, #1
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2200      	movs	r2, #0
 8002c34:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	e007      	b.n	8002c4c <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	689b      	ldr	r3, [r3, #8]
 8002c42:	f003 0301 	and.w	r3, r3, #1
 8002c46:	2b01      	cmp	r3, #1
 8002c48:	d1df      	bne.n	8002c0a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002c4a:	2300      	movs	r3, #0
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	3710      	adds	r7, #16
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	20000000 	.word	0x20000000
 8002c58:	431bde83 	.word	0x431bde83

08002c5c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b084      	sub	sp, #16
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c64:	2300      	movs	r3, #0
 8002c66:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	f003 0301 	and.w	r3, r3, #1
 8002c72:	2b01      	cmp	r3, #1
 8002c74:	d127      	bne.n	8002cc6 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	689a      	ldr	r2, [r3, #8]
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f022 0201 	bic.w	r2, r2, #1
 8002c84:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002c86:	f7ff fbe5 	bl	8002454 <HAL_GetTick>
 8002c8a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002c8c:	e014      	b.n	8002cb8 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002c8e:	f7ff fbe1 	bl	8002454 <HAL_GetTick>
 8002c92:	4602      	mov	r2, r0
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	1ad3      	subs	r3, r2, r3
 8002c98:	2b02      	cmp	r3, #2
 8002c9a:	d90d      	bls.n	8002cb8 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ca0:	f043 0210 	orr.w	r2, r3, #16
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cac:	f043 0201 	orr.w	r2, r3, #1
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	e007      	b.n	8002cc8 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	f003 0301 	and.w	r3, r3, #1
 8002cc2:	2b01      	cmp	r3, #1
 8002cc4:	d0e3      	beq.n	8002c8e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002cc6:	2300      	movs	r3, #0
}
 8002cc8:	4618      	mov	r0, r3
 8002cca:	3710      	adds	r7, #16
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}

08002cd0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b084      	sub	sp, #16
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cdc:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ce2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d127      	bne.n	8002d3a <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cee:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002d00:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002d04:	d115      	bne.n	8002d32 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d111      	bne.n	8002d32 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d12:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d1e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d105      	bne.n	8002d32 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d2a:	f043 0201 	orr.w	r2, r3, #1
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002d32:	68f8      	ldr	r0, [r7, #12]
 8002d34:	f7ff fe23 	bl	800297e <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002d38:	e004      	b.n	8002d44 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	6a1b      	ldr	r3, [r3, #32]
 8002d3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	4798      	blx	r3
}
 8002d44:	bf00      	nop
 8002d46:	3710      	adds	r7, #16
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}

08002d4c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b084      	sub	sp, #16
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d58:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002d5a:	68f8      	ldr	r0, [r7, #12]
 8002d5c:	f7ff fe18 	bl	8002990 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d60:	bf00      	nop
 8002d62:	3710      	adds	r7, #16
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}

08002d68 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b084      	sub	sp, #16
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d74:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d7a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d86:	f043 0204 	orr.w	r2, r3, #4
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002d8e:	68f8      	ldr	r0, [r7, #12]
 8002d90:	f7ff fe10 	bl	80029b4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d94:	bf00      	nop
 8002d96:	3710      	adds	r7, #16
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd80      	pop	{r7, pc}

08002d9c <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002d9c:	b590      	push	{r4, r7, lr}
 8002d9e:	b087      	sub	sp, #28
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002da4:	2300      	movs	r3, #0
 8002da6:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8002da8:	2300      	movs	r3, #0
 8002daa:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d101      	bne.n	8002dba <HAL_ADCEx_Calibration_Start+0x1e>
 8002db6:	2302      	movs	r3, #2
 8002db8:	e086      	b.n	8002ec8 <HAL_ADCEx_Calibration_Start+0x12c>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2201      	movs	r2, #1
 8002dbe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002dc2:	6878      	ldr	r0, [r7, #4]
 8002dc4:	f7ff ff4a 	bl	8002c5c <ADC_ConversionStop_Disable>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002dcc:	7dfb      	ldrb	r3, [r7, #23]
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d175      	bne.n	8002ebe <HAL_ADCEx_Calibration_Start+0x122>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dd6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002dda:	f023 0302 	bic.w	r3, r3, #2
 8002dde:	f043 0202 	orr.w	r2, r3, #2
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002de6:	4b3a      	ldr	r3, [pc, #232]	; (8002ed0 <HAL_ADCEx_Calibration_Start+0x134>)
 8002de8:	681c      	ldr	r4, [r3, #0]
 8002dea:	2002      	movs	r0, #2
 8002dec:	f002 fc64 	bl	80056b8 <HAL_RCCEx_GetPeriphCLKFreq>
 8002df0:	4603      	mov	r3, r0
 8002df2:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8002df6:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002df8:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002dfa:	e002      	b.n	8002e02 <HAL_ADCEx_Calibration_Start+0x66>
    {
      wait_loop_index--;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	3b01      	subs	r3, #1
 8002e00:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d1f9      	bne.n	8002dfc <HAL_ADCEx_Calibration_Start+0x60>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8002e08:	6878      	ldr	r0, [r7, #4]
 8002e0a:	f7ff fed5 	bl	8002bb8 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	689a      	ldr	r2, [r3, #8]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	f042 0208 	orr.w	r2, r2, #8
 8002e1c:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002e1e:	f7ff fb19 	bl	8002454 <HAL_GetTick>
 8002e22:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002e24:	e014      	b.n	8002e50 <HAL_ADCEx_Calibration_Start+0xb4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002e26:	f7ff fb15 	bl	8002454 <HAL_GetTick>
 8002e2a:	4602      	mov	r2, r0
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	1ad3      	subs	r3, r2, r3
 8002e30:	2b0a      	cmp	r3, #10
 8002e32:	d90d      	bls.n	8002e50 <HAL_ADCEx_Calibration_Start+0xb4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e38:	f023 0312 	bic.w	r3, r3, #18
 8002e3c:	f043 0210 	orr.w	r2, r3, #16
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2200      	movs	r2, #0
 8002e48:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	e03b      	b.n	8002ec8 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	f003 0308 	and.w	r3, r3, #8
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d1e3      	bne.n	8002e26 <HAL_ADCEx_Calibration_Start+0x8a>
      }
    }
    
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	689a      	ldr	r2, [r3, #8]
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f042 0204 	orr.w	r2, r2, #4
 8002e6c:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8002e6e:	f7ff faf1 	bl	8002454 <HAL_GetTick>
 8002e72:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002e74:	e014      	b.n	8002ea0 <HAL_ADCEx_Calibration_Start+0x104>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002e76:	f7ff faed 	bl	8002454 <HAL_GetTick>
 8002e7a:	4602      	mov	r2, r0
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	1ad3      	subs	r3, r2, r3
 8002e80:	2b0a      	cmp	r3, #10
 8002e82:	d90d      	bls.n	8002ea0 <HAL_ADCEx_Calibration_Start+0x104>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e88:	f023 0312 	bic.w	r3, r3, #18
 8002e8c:	f043 0210 	orr.w	r2, r3, #16
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2200      	movs	r2, #0
 8002e98:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	e013      	b.n	8002ec8 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	689b      	ldr	r3, [r3, #8]
 8002ea6:	f003 0304 	and.w	r3, r3, #4
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d1e3      	bne.n	8002e76 <HAL_ADCEx_Calibration_Start+0xda>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eb2:	f023 0303 	bic.w	r3, r3, #3
 8002eb6:	f043 0201 	orr.w	r2, r3, #1
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002ec6:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ec8:	4618      	mov	r0, r3
 8002eca:	371c      	adds	r7, #28
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd90      	pop	{r4, r7, pc}
 8002ed0:	20000000 	.word	0x20000000

08002ed4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	b083      	sub	sp, #12
 8002ed8:	af00      	add	r7, sp, #0
 8002eda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002edc:	bf00      	nop
 8002ede:	370c      	adds	r7, #12
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bc80      	pop	{r7}
 8002ee4:	4770      	bx	lr
	...

08002ee8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b085      	sub	sp, #20
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	f003 0307 	and.w	r3, r3, #7
 8002ef6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ef8:	4b0c      	ldr	r3, [pc, #48]	; (8002f2c <__NVIC_SetPriorityGrouping+0x44>)
 8002efa:	68db      	ldr	r3, [r3, #12]
 8002efc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002efe:	68ba      	ldr	r2, [r7, #8]
 8002f00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f04:	4013      	ands	r3, r2
 8002f06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f1a:	4a04      	ldr	r2, [pc, #16]	; (8002f2c <__NVIC_SetPriorityGrouping+0x44>)
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	60d3      	str	r3, [r2, #12]
}
 8002f20:	bf00      	nop
 8002f22:	3714      	adds	r7, #20
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bc80      	pop	{r7}
 8002f28:	4770      	bx	lr
 8002f2a:	bf00      	nop
 8002f2c:	e000ed00 	.word	0xe000ed00

08002f30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f30:	b480      	push	{r7}
 8002f32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f34:	4b04      	ldr	r3, [pc, #16]	; (8002f48 <__NVIC_GetPriorityGrouping+0x18>)
 8002f36:	68db      	ldr	r3, [r3, #12]
 8002f38:	0a1b      	lsrs	r3, r3, #8
 8002f3a:	f003 0307 	and.w	r3, r3, #7
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bc80      	pop	{r7}
 8002f44:	4770      	bx	lr
 8002f46:	bf00      	nop
 8002f48:	e000ed00 	.word	0xe000ed00

08002f4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b083      	sub	sp, #12
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	4603      	mov	r3, r0
 8002f54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	db0b      	blt.n	8002f76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f5e:	79fb      	ldrb	r3, [r7, #7]
 8002f60:	f003 021f 	and.w	r2, r3, #31
 8002f64:	4906      	ldr	r1, [pc, #24]	; (8002f80 <__NVIC_EnableIRQ+0x34>)
 8002f66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f6a:	095b      	lsrs	r3, r3, #5
 8002f6c:	2001      	movs	r0, #1
 8002f6e:	fa00 f202 	lsl.w	r2, r0, r2
 8002f72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002f76:	bf00      	nop
 8002f78:	370c      	adds	r7, #12
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bc80      	pop	{r7}
 8002f7e:	4770      	bx	lr
 8002f80:	e000e100 	.word	0xe000e100

08002f84 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b083      	sub	sp, #12
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	6039      	str	r1, [r7, #0]
 8002f8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	db0a      	blt.n	8002fae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	b2da      	uxtb	r2, r3
 8002f9c:	490c      	ldr	r1, [pc, #48]	; (8002fd0 <__NVIC_SetPriority+0x4c>)
 8002f9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fa2:	0112      	lsls	r2, r2, #4
 8002fa4:	b2d2      	uxtb	r2, r2
 8002fa6:	440b      	add	r3, r1
 8002fa8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fac:	e00a      	b.n	8002fc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	b2da      	uxtb	r2, r3
 8002fb2:	4908      	ldr	r1, [pc, #32]	; (8002fd4 <__NVIC_SetPriority+0x50>)
 8002fb4:	79fb      	ldrb	r3, [r7, #7]
 8002fb6:	f003 030f 	and.w	r3, r3, #15
 8002fba:	3b04      	subs	r3, #4
 8002fbc:	0112      	lsls	r2, r2, #4
 8002fbe:	b2d2      	uxtb	r2, r2
 8002fc0:	440b      	add	r3, r1
 8002fc2:	761a      	strb	r2, [r3, #24]
}
 8002fc4:	bf00      	nop
 8002fc6:	370c      	adds	r7, #12
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bc80      	pop	{r7}
 8002fcc:	4770      	bx	lr
 8002fce:	bf00      	nop
 8002fd0:	e000e100 	.word	0xe000e100
 8002fd4:	e000ed00 	.word	0xe000ed00

08002fd8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b089      	sub	sp, #36	; 0x24
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	60f8      	str	r0, [r7, #12]
 8002fe0:	60b9      	str	r1, [r7, #8]
 8002fe2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	f003 0307 	and.w	r3, r3, #7
 8002fea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fec:	69fb      	ldr	r3, [r7, #28]
 8002fee:	f1c3 0307 	rsb	r3, r3, #7
 8002ff2:	2b04      	cmp	r3, #4
 8002ff4:	bf28      	it	cs
 8002ff6:	2304      	movcs	r3, #4
 8002ff8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ffa:	69fb      	ldr	r3, [r7, #28]
 8002ffc:	3304      	adds	r3, #4
 8002ffe:	2b06      	cmp	r3, #6
 8003000:	d902      	bls.n	8003008 <NVIC_EncodePriority+0x30>
 8003002:	69fb      	ldr	r3, [r7, #28]
 8003004:	3b03      	subs	r3, #3
 8003006:	e000      	b.n	800300a <NVIC_EncodePriority+0x32>
 8003008:	2300      	movs	r3, #0
 800300a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800300c:	f04f 32ff 	mov.w	r2, #4294967295
 8003010:	69bb      	ldr	r3, [r7, #24]
 8003012:	fa02 f303 	lsl.w	r3, r2, r3
 8003016:	43da      	mvns	r2, r3
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	401a      	ands	r2, r3
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003020:	f04f 31ff 	mov.w	r1, #4294967295
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	fa01 f303 	lsl.w	r3, r1, r3
 800302a:	43d9      	mvns	r1, r3
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003030:	4313      	orrs	r3, r2
         );
}
 8003032:	4618      	mov	r0, r3
 8003034:	3724      	adds	r7, #36	; 0x24
 8003036:	46bd      	mov	sp, r7
 8003038:	bc80      	pop	{r7}
 800303a:	4770      	bx	lr

0800303c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b082      	sub	sp, #8
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003044:	6878      	ldr	r0, [r7, #4]
 8003046:	f7ff ff4f 	bl	8002ee8 <__NVIC_SetPriorityGrouping>
}
 800304a:	bf00      	nop
 800304c:	3708      	adds	r7, #8
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}

08003052 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003052:	b580      	push	{r7, lr}
 8003054:	b086      	sub	sp, #24
 8003056:	af00      	add	r7, sp, #0
 8003058:	4603      	mov	r3, r0
 800305a:	60b9      	str	r1, [r7, #8]
 800305c:	607a      	str	r2, [r7, #4]
 800305e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003060:	2300      	movs	r3, #0
 8003062:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003064:	f7ff ff64 	bl	8002f30 <__NVIC_GetPriorityGrouping>
 8003068:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800306a:	687a      	ldr	r2, [r7, #4]
 800306c:	68b9      	ldr	r1, [r7, #8]
 800306e:	6978      	ldr	r0, [r7, #20]
 8003070:	f7ff ffb2 	bl	8002fd8 <NVIC_EncodePriority>
 8003074:	4602      	mov	r2, r0
 8003076:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800307a:	4611      	mov	r1, r2
 800307c:	4618      	mov	r0, r3
 800307e:	f7ff ff81 	bl	8002f84 <__NVIC_SetPriority>
}
 8003082:	bf00      	nop
 8003084:	3718      	adds	r7, #24
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}

0800308a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800308a:	b580      	push	{r7, lr}
 800308c:	b082      	sub	sp, #8
 800308e:	af00      	add	r7, sp, #0
 8003090:	4603      	mov	r3, r0
 8003092:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003094:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003098:	4618      	mov	r0, r3
 800309a:	f7ff ff57 	bl	8002f4c <__NVIC_EnableIRQ>
}
 800309e:	bf00      	nop
 80030a0:	3708      	adds	r7, #8
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}
	...

080030a8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b085      	sub	sp, #20
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80030b0:	2300      	movs	r3, #0
 80030b2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d101      	bne.n	80030be <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e059      	b.n	8003172 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	461a      	mov	r2, r3
 80030c4:	4b2d      	ldr	r3, [pc, #180]	; (800317c <HAL_DMA_Init+0xd4>)
 80030c6:	429a      	cmp	r2, r3
 80030c8:	d80f      	bhi.n	80030ea <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	461a      	mov	r2, r3
 80030d0:	4b2b      	ldr	r3, [pc, #172]	; (8003180 <HAL_DMA_Init+0xd8>)
 80030d2:	4413      	add	r3, r2
 80030d4:	4a2b      	ldr	r2, [pc, #172]	; (8003184 <HAL_DMA_Init+0xdc>)
 80030d6:	fba2 2303 	umull	r2, r3, r2, r3
 80030da:	091b      	lsrs	r3, r3, #4
 80030dc:	009a      	lsls	r2, r3, #2
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	4a28      	ldr	r2, [pc, #160]	; (8003188 <HAL_DMA_Init+0xe0>)
 80030e6:	63da      	str	r2, [r3, #60]	; 0x3c
 80030e8:	e00e      	b.n	8003108 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	461a      	mov	r2, r3
 80030f0:	4b26      	ldr	r3, [pc, #152]	; (800318c <HAL_DMA_Init+0xe4>)
 80030f2:	4413      	add	r3, r2
 80030f4:	4a23      	ldr	r2, [pc, #140]	; (8003184 <HAL_DMA_Init+0xdc>)
 80030f6:	fba2 2303 	umull	r2, r3, r2, r3
 80030fa:	091b      	lsrs	r3, r3, #4
 80030fc:	009a      	lsls	r2, r3, #2
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	4a22      	ldr	r2, [pc, #136]	; (8003190 <HAL_DMA_Init+0xe8>)
 8003106:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2202      	movs	r2, #2
 800310c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800311e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003122:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800312c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	68db      	ldr	r3, [r3, #12]
 8003132:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003138:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	695b      	ldr	r3, [r3, #20]
 800313e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003144:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	69db      	ldr	r3, [r3, #28]
 800314a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800314c:	68fa      	ldr	r2, [r7, #12]
 800314e:	4313      	orrs	r3, r2
 8003150:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	68fa      	ldr	r2, [r7, #12]
 8003158:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2200      	movs	r2, #0
 800315e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	2201      	movs	r2, #1
 8003164:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2200      	movs	r2, #0
 800316c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003170:	2300      	movs	r3, #0
}
 8003172:	4618      	mov	r0, r3
 8003174:	3714      	adds	r7, #20
 8003176:	46bd      	mov	sp, r7
 8003178:	bc80      	pop	{r7}
 800317a:	4770      	bx	lr
 800317c:	40020407 	.word	0x40020407
 8003180:	bffdfff8 	.word	0xbffdfff8
 8003184:	cccccccd 	.word	0xcccccccd
 8003188:	40020000 	.word	0x40020000
 800318c:	bffdfbf8 	.word	0xbffdfbf8
 8003190:	40020400 	.word	0x40020400

08003194 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b086      	sub	sp, #24
 8003198:	af00      	add	r7, sp, #0
 800319a:	60f8      	str	r0, [r7, #12]
 800319c:	60b9      	str	r1, [r7, #8]
 800319e:	607a      	str	r2, [r7, #4]
 80031a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80031a2:	2300      	movs	r3, #0
 80031a4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80031ac:	2b01      	cmp	r3, #1
 80031ae:	d101      	bne.n	80031b4 <HAL_DMA_Start_IT+0x20>
 80031b0:	2302      	movs	r3, #2
 80031b2:	e04a      	b.n	800324a <HAL_DMA_Start_IT+0xb6>
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	2201      	movs	r2, #1
 80031b8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80031c2:	2b01      	cmp	r3, #1
 80031c4:	d13a      	bne.n	800323c <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	2202      	movs	r2, #2
 80031ca:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2200      	movs	r2, #0
 80031d2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f022 0201 	bic.w	r2, r2, #1
 80031e2:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	687a      	ldr	r2, [r7, #4]
 80031e8:	68b9      	ldr	r1, [r7, #8]
 80031ea:	68f8      	ldr	r0, [r7, #12]
 80031ec:	f000 fb76 	bl	80038dc <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d008      	beq.n	800320a <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f042 020e 	orr.w	r2, r2, #14
 8003206:	601a      	str	r2, [r3, #0]
 8003208:	e00f      	b.n	800322a <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f022 0204 	bic.w	r2, r2, #4
 8003218:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f042 020a 	orr.w	r2, r2, #10
 8003228:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f042 0201 	orr.w	r2, r2, #1
 8003238:	601a      	str	r2, [r3, #0]
 800323a:	e005      	b.n	8003248 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	2200      	movs	r2, #0
 8003240:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003244:	2302      	movs	r3, #2
 8003246:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003248:	7dfb      	ldrb	r3, [r7, #23]
}
 800324a:	4618      	mov	r0, r3
 800324c:	3718      	adds	r7, #24
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
	...

08003254 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003254:	b580      	push	{r7, lr}
 8003256:	b084      	sub	sp, #16
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800325c:	2300      	movs	r3, #0
 800325e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003266:	2b02      	cmp	r3, #2
 8003268:	d005      	beq.n	8003276 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2204      	movs	r2, #4
 800326e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003270:	2301      	movs	r3, #1
 8003272:	73fb      	strb	r3, [r7, #15]
 8003274:	e0d6      	b.n	8003424 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	681a      	ldr	r2, [r3, #0]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f022 020e 	bic.w	r2, r2, #14
 8003284:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f022 0201 	bic.w	r2, r2, #1
 8003294:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	461a      	mov	r2, r3
 800329c:	4b64      	ldr	r3, [pc, #400]	; (8003430 <HAL_DMA_Abort_IT+0x1dc>)
 800329e:	429a      	cmp	r2, r3
 80032a0:	d958      	bls.n	8003354 <HAL_DMA_Abort_IT+0x100>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a63      	ldr	r2, [pc, #396]	; (8003434 <HAL_DMA_Abort_IT+0x1e0>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d04f      	beq.n	800334c <HAL_DMA_Abort_IT+0xf8>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a61      	ldr	r2, [pc, #388]	; (8003438 <HAL_DMA_Abort_IT+0x1e4>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d048      	beq.n	8003348 <HAL_DMA_Abort_IT+0xf4>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a60      	ldr	r2, [pc, #384]	; (800343c <HAL_DMA_Abort_IT+0x1e8>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d040      	beq.n	8003342 <HAL_DMA_Abort_IT+0xee>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a5e      	ldr	r2, [pc, #376]	; (8003440 <HAL_DMA_Abort_IT+0x1ec>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d038      	beq.n	800333c <HAL_DMA_Abort_IT+0xe8>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a5d      	ldr	r2, [pc, #372]	; (8003444 <HAL_DMA_Abort_IT+0x1f0>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d030      	beq.n	8003336 <HAL_DMA_Abort_IT+0xe2>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a5b      	ldr	r2, [pc, #364]	; (8003448 <HAL_DMA_Abort_IT+0x1f4>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d028      	beq.n	8003330 <HAL_DMA_Abort_IT+0xdc>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	4a53      	ldr	r2, [pc, #332]	; (8003430 <HAL_DMA_Abort_IT+0x1dc>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d020      	beq.n	800332a <HAL_DMA_Abort_IT+0xd6>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a57      	ldr	r2, [pc, #348]	; (800344c <HAL_DMA_Abort_IT+0x1f8>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d019      	beq.n	8003326 <HAL_DMA_Abort_IT+0xd2>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a56      	ldr	r2, [pc, #344]	; (8003450 <HAL_DMA_Abort_IT+0x1fc>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d012      	beq.n	8003322 <HAL_DMA_Abort_IT+0xce>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4a54      	ldr	r2, [pc, #336]	; (8003454 <HAL_DMA_Abort_IT+0x200>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d00a      	beq.n	800331c <HAL_DMA_Abort_IT+0xc8>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4a53      	ldr	r2, [pc, #332]	; (8003458 <HAL_DMA_Abort_IT+0x204>)
 800330c:	4293      	cmp	r3, r2
 800330e:	d102      	bne.n	8003316 <HAL_DMA_Abort_IT+0xc2>
 8003310:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003314:	e01b      	b.n	800334e <HAL_DMA_Abort_IT+0xfa>
 8003316:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800331a:	e018      	b.n	800334e <HAL_DMA_Abort_IT+0xfa>
 800331c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003320:	e015      	b.n	800334e <HAL_DMA_Abort_IT+0xfa>
 8003322:	2310      	movs	r3, #16
 8003324:	e013      	b.n	800334e <HAL_DMA_Abort_IT+0xfa>
 8003326:	2301      	movs	r3, #1
 8003328:	e011      	b.n	800334e <HAL_DMA_Abort_IT+0xfa>
 800332a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800332e:	e00e      	b.n	800334e <HAL_DMA_Abort_IT+0xfa>
 8003330:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003334:	e00b      	b.n	800334e <HAL_DMA_Abort_IT+0xfa>
 8003336:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800333a:	e008      	b.n	800334e <HAL_DMA_Abort_IT+0xfa>
 800333c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003340:	e005      	b.n	800334e <HAL_DMA_Abort_IT+0xfa>
 8003342:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003346:	e002      	b.n	800334e <HAL_DMA_Abort_IT+0xfa>
 8003348:	2310      	movs	r3, #16
 800334a:	e000      	b.n	800334e <HAL_DMA_Abort_IT+0xfa>
 800334c:	2301      	movs	r3, #1
 800334e:	4a43      	ldr	r2, [pc, #268]	; (800345c <HAL_DMA_Abort_IT+0x208>)
 8003350:	6053      	str	r3, [r2, #4]
 8003352:	e057      	b.n	8003404 <HAL_DMA_Abort_IT+0x1b0>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a36      	ldr	r2, [pc, #216]	; (8003434 <HAL_DMA_Abort_IT+0x1e0>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d04f      	beq.n	80033fe <HAL_DMA_Abort_IT+0x1aa>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a35      	ldr	r2, [pc, #212]	; (8003438 <HAL_DMA_Abort_IT+0x1e4>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d048      	beq.n	80033fa <HAL_DMA_Abort_IT+0x1a6>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a33      	ldr	r2, [pc, #204]	; (800343c <HAL_DMA_Abort_IT+0x1e8>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d040      	beq.n	80033f4 <HAL_DMA_Abort_IT+0x1a0>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a32      	ldr	r2, [pc, #200]	; (8003440 <HAL_DMA_Abort_IT+0x1ec>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d038      	beq.n	80033ee <HAL_DMA_Abort_IT+0x19a>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4a30      	ldr	r2, [pc, #192]	; (8003444 <HAL_DMA_Abort_IT+0x1f0>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d030      	beq.n	80033e8 <HAL_DMA_Abort_IT+0x194>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a2f      	ldr	r2, [pc, #188]	; (8003448 <HAL_DMA_Abort_IT+0x1f4>)
 800338c:	4293      	cmp	r3, r2
 800338e:	d028      	beq.n	80033e2 <HAL_DMA_Abort_IT+0x18e>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a26      	ldr	r2, [pc, #152]	; (8003430 <HAL_DMA_Abort_IT+0x1dc>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d020      	beq.n	80033dc <HAL_DMA_Abort_IT+0x188>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a2b      	ldr	r2, [pc, #172]	; (800344c <HAL_DMA_Abort_IT+0x1f8>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d019      	beq.n	80033d8 <HAL_DMA_Abort_IT+0x184>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a29      	ldr	r2, [pc, #164]	; (8003450 <HAL_DMA_Abort_IT+0x1fc>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d012      	beq.n	80033d4 <HAL_DMA_Abort_IT+0x180>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a28      	ldr	r2, [pc, #160]	; (8003454 <HAL_DMA_Abort_IT+0x200>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d00a      	beq.n	80033ce <HAL_DMA_Abort_IT+0x17a>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a26      	ldr	r2, [pc, #152]	; (8003458 <HAL_DMA_Abort_IT+0x204>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d102      	bne.n	80033c8 <HAL_DMA_Abort_IT+0x174>
 80033c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033c6:	e01b      	b.n	8003400 <HAL_DMA_Abort_IT+0x1ac>
 80033c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80033cc:	e018      	b.n	8003400 <HAL_DMA_Abort_IT+0x1ac>
 80033ce:	f44f 7380 	mov.w	r3, #256	; 0x100
 80033d2:	e015      	b.n	8003400 <HAL_DMA_Abort_IT+0x1ac>
 80033d4:	2310      	movs	r3, #16
 80033d6:	e013      	b.n	8003400 <HAL_DMA_Abort_IT+0x1ac>
 80033d8:	2301      	movs	r3, #1
 80033da:	e011      	b.n	8003400 <HAL_DMA_Abort_IT+0x1ac>
 80033dc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80033e0:	e00e      	b.n	8003400 <HAL_DMA_Abort_IT+0x1ac>
 80033e2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80033e6:	e00b      	b.n	8003400 <HAL_DMA_Abort_IT+0x1ac>
 80033e8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80033ec:	e008      	b.n	8003400 <HAL_DMA_Abort_IT+0x1ac>
 80033ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033f2:	e005      	b.n	8003400 <HAL_DMA_Abort_IT+0x1ac>
 80033f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80033f8:	e002      	b.n	8003400 <HAL_DMA_Abort_IT+0x1ac>
 80033fa:	2310      	movs	r3, #16
 80033fc:	e000      	b.n	8003400 <HAL_DMA_Abort_IT+0x1ac>
 80033fe:	2301      	movs	r3, #1
 8003400:	4a17      	ldr	r2, [pc, #92]	; (8003460 <HAL_DMA_Abort_IT+0x20c>)
 8003402:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2201      	movs	r2, #1
 8003408:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	2200      	movs	r2, #0
 8003410:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003418:	2b00      	cmp	r3, #0
 800341a:	d003      	beq.n	8003424 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003420:	6878      	ldr	r0, [r7, #4]
 8003422:	4798      	blx	r3
    } 
  }
  return status;
 8003424:	7bfb      	ldrb	r3, [r7, #15]
}
 8003426:	4618      	mov	r0, r3
 8003428:	3710      	adds	r7, #16
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}
 800342e:	bf00      	nop
 8003430:	40020080 	.word	0x40020080
 8003434:	40020008 	.word	0x40020008
 8003438:	4002001c 	.word	0x4002001c
 800343c:	40020030 	.word	0x40020030
 8003440:	40020044 	.word	0x40020044
 8003444:	40020058 	.word	0x40020058
 8003448:	4002006c 	.word	0x4002006c
 800344c:	40020408 	.word	0x40020408
 8003450:	4002041c 	.word	0x4002041c
 8003454:	40020430 	.word	0x40020430
 8003458:	40020444 	.word	0x40020444
 800345c:	40020400 	.word	0x40020400
 8003460:	40020000 	.word	0x40020000

08003464 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b084      	sub	sp, #16
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003480:	2204      	movs	r2, #4
 8003482:	409a      	lsls	r2, r3
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	4013      	ands	r3, r2
 8003488:	2b00      	cmp	r3, #0
 800348a:	f000 80d6 	beq.w	800363a <HAL_DMA_IRQHandler+0x1d6>
 800348e:	68bb      	ldr	r3, [r7, #8]
 8003490:	f003 0304 	and.w	r3, r3, #4
 8003494:	2b00      	cmp	r3, #0
 8003496:	f000 80d0 	beq.w	800363a <HAL_DMA_IRQHandler+0x1d6>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f003 0320 	and.w	r3, r3, #32
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d107      	bne.n	80034b8 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f022 0204 	bic.w	r2, r2, #4
 80034b6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	461a      	mov	r2, r3
 80034be:	4b9b      	ldr	r3, [pc, #620]	; (800372c <HAL_DMA_IRQHandler+0x2c8>)
 80034c0:	429a      	cmp	r2, r3
 80034c2:	d958      	bls.n	8003576 <HAL_DMA_IRQHandler+0x112>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a99      	ldr	r2, [pc, #612]	; (8003730 <HAL_DMA_IRQHandler+0x2cc>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d04f      	beq.n	800356e <HAL_DMA_IRQHandler+0x10a>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a98      	ldr	r2, [pc, #608]	; (8003734 <HAL_DMA_IRQHandler+0x2d0>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d048      	beq.n	800356a <HAL_DMA_IRQHandler+0x106>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a96      	ldr	r2, [pc, #600]	; (8003738 <HAL_DMA_IRQHandler+0x2d4>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d040      	beq.n	8003564 <HAL_DMA_IRQHandler+0x100>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a95      	ldr	r2, [pc, #596]	; (800373c <HAL_DMA_IRQHandler+0x2d8>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d038      	beq.n	800355e <HAL_DMA_IRQHandler+0xfa>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a93      	ldr	r2, [pc, #588]	; (8003740 <HAL_DMA_IRQHandler+0x2dc>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d030      	beq.n	8003558 <HAL_DMA_IRQHandler+0xf4>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4a92      	ldr	r2, [pc, #584]	; (8003744 <HAL_DMA_IRQHandler+0x2e0>)
 80034fc:	4293      	cmp	r3, r2
 80034fe:	d028      	beq.n	8003552 <HAL_DMA_IRQHandler+0xee>
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a89      	ldr	r2, [pc, #548]	; (800372c <HAL_DMA_IRQHandler+0x2c8>)
 8003506:	4293      	cmp	r3, r2
 8003508:	d020      	beq.n	800354c <HAL_DMA_IRQHandler+0xe8>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a8e      	ldr	r2, [pc, #568]	; (8003748 <HAL_DMA_IRQHandler+0x2e4>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d019      	beq.n	8003548 <HAL_DMA_IRQHandler+0xe4>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a8c      	ldr	r2, [pc, #560]	; (800374c <HAL_DMA_IRQHandler+0x2e8>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d012      	beq.n	8003544 <HAL_DMA_IRQHandler+0xe0>
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a8b      	ldr	r2, [pc, #556]	; (8003750 <HAL_DMA_IRQHandler+0x2ec>)
 8003524:	4293      	cmp	r3, r2
 8003526:	d00a      	beq.n	800353e <HAL_DMA_IRQHandler+0xda>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a89      	ldr	r2, [pc, #548]	; (8003754 <HAL_DMA_IRQHandler+0x2f0>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d102      	bne.n	8003538 <HAL_DMA_IRQHandler+0xd4>
 8003532:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003536:	e01b      	b.n	8003570 <HAL_DMA_IRQHandler+0x10c>
 8003538:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800353c:	e018      	b.n	8003570 <HAL_DMA_IRQHandler+0x10c>
 800353e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003542:	e015      	b.n	8003570 <HAL_DMA_IRQHandler+0x10c>
 8003544:	2340      	movs	r3, #64	; 0x40
 8003546:	e013      	b.n	8003570 <HAL_DMA_IRQHandler+0x10c>
 8003548:	2304      	movs	r3, #4
 800354a:	e011      	b.n	8003570 <HAL_DMA_IRQHandler+0x10c>
 800354c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003550:	e00e      	b.n	8003570 <HAL_DMA_IRQHandler+0x10c>
 8003552:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003556:	e00b      	b.n	8003570 <HAL_DMA_IRQHandler+0x10c>
 8003558:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800355c:	e008      	b.n	8003570 <HAL_DMA_IRQHandler+0x10c>
 800355e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003562:	e005      	b.n	8003570 <HAL_DMA_IRQHandler+0x10c>
 8003564:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003568:	e002      	b.n	8003570 <HAL_DMA_IRQHandler+0x10c>
 800356a:	2340      	movs	r3, #64	; 0x40
 800356c:	e000      	b.n	8003570 <HAL_DMA_IRQHandler+0x10c>
 800356e:	2304      	movs	r3, #4
 8003570:	4a79      	ldr	r2, [pc, #484]	; (8003758 <HAL_DMA_IRQHandler+0x2f4>)
 8003572:	6053      	str	r3, [r2, #4]
 8003574:	e057      	b.n	8003626 <HAL_DMA_IRQHandler+0x1c2>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a6d      	ldr	r2, [pc, #436]	; (8003730 <HAL_DMA_IRQHandler+0x2cc>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d04f      	beq.n	8003620 <HAL_DMA_IRQHandler+0x1bc>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a6b      	ldr	r2, [pc, #428]	; (8003734 <HAL_DMA_IRQHandler+0x2d0>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d048      	beq.n	800361c <HAL_DMA_IRQHandler+0x1b8>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a6a      	ldr	r2, [pc, #424]	; (8003738 <HAL_DMA_IRQHandler+0x2d4>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d040      	beq.n	8003616 <HAL_DMA_IRQHandler+0x1b2>
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	4a68      	ldr	r2, [pc, #416]	; (800373c <HAL_DMA_IRQHandler+0x2d8>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d038      	beq.n	8003610 <HAL_DMA_IRQHandler+0x1ac>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	4a67      	ldr	r2, [pc, #412]	; (8003740 <HAL_DMA_IRQHandler+0x2dc>)
 80035a4:	4293      	cmp	r3, r2
 80035a6:	d030      	beq.n	800360a <HAL_DMA_IRQHandler+0x1a6>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a65      	ldr	r2, [pc, #404]	; (8003744 <HAL_DMA_IRQHandler+0x2e0>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d028      	beq.n	8003604 <HAL_DMA_IRQHandler+0x1a0>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a5d      	ldr	r2, [pc, #372]	; (800372c <HAL_DMA_IRQHandler+0x2c8>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d020      	beq.n	80035fe <HAL_DMA_IRQHandler+0x19a>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a61      	ldr	r2, [pc, #388]	; (8003748 <HAL_DMA_IRQHandler+0x2e4>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d019      	beq.n	80035fa <HAL_DMA_IRQHandler+0x196>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a60      	ldr	r2, [pc, #384]	; (800374c <HAL_DMA_IRQHandler+0x2e8>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d012      	beq.n	80035f6 <HAL_DMA_IRQHandler+0x192>
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a5e      	ldr	r2, [pc, #376]	; (8003750 <HAL_DMA_IRQHandler+0x2ec>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d00a      	beq.n	80035f0 <HAL_DMA_IRQHandler+0x18c>
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a5d      	ldr	r2, [pc, #372]	; (8003754 <HAL_DMA_IRQHandler+0x2f0>)
 80035e0:	4293      	cmp	r3, r2
 80035e2:	d102      	bne.n	80035ea <HAL_DMA_IRQHandler+0x186>
 80035e4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80035e8:	e01b      	b.n	8003622 <HAL_DMA_IRQHandler+0x1be>
 80035ea:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80035ee:	e018      	b.n	8003622 <HAL_DMA_IRQHandler+0x1be>
 80035f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80035f4:	e015      	b.n	8003622 <HAL_DMA_IRQHandler+0x1be>
 80035f6:	2340      	movs	r3, #64	; 0x40
 80035f8:	e013      	b.n	8003622 <HAL_DMA_IRQHandler+0x1be>
 80035fa:	2304      	movs	r3, #4
 80035fc:	e011      	b.n	8003622 <HAL_DMA_IRQHandler+0x1be>
 80035fe:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003602:	e00e      	b.n	8003622 <HAL_DMA_IRQHandler+0x1be>
 8003604:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003608:	e00b      	b.n	8003622 <HAL_DMA_IRQHandler+0x1be>
 800360a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800360e:	e008      	b.n	8003622 <HAL_DMA_IRQHandler+0x1be>
 8003610:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003614:	e005      	b.n	8003622 <HAL_DMA_IRQHandler+0x1be>
 8003616:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800361a:	e002      	b.n	8003622 <HAL_DMA_IRQHandler+0x1be>
 800361c:	2340      	movs	r3, #64	; 0x40
 800361e:	e000      	b.n	8003622 <HAL_DMA_IRQHandler+0x1be>
 8003620:	2304      	movs	r3, #4
 8003622:	4a4e      	ldr	r2, [pc, #312]	; (800375c <HAL_DMA_IRQHandler+0x2f8>)
 8003624:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800362a:	2b00      	cmp	r3, #0
 800362c:	f000 8136 	beq.w	800389c <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003634:	6878      	ldr	r0, [r7, #4]
 8003636:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003638:	e130      	b.n	800389c <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800363e:	2202      	movs	r2, #2
 8003640:	409a      	lsls	r2, r3
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	4013      	ands	r3, r2
 8003646:	2b00      	cmp	r3, #0
 8003648:	f000 80f8 	beq.w	800383c <HAL_DMA_IRQHandler+0x3d8>
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	f003 0302 	and.w	r3, r3, #2
 8003652:	2b00      	cmp	r3, #0
 8003654:	f000 80f2 	beq.w	800383c <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f003 0320 	and.w	r3, r3, #32
 8003662:	2b00      	cmp	r3, #0
 8003664:	d10b      	bne.n	800367e <HAL_DMA_IRQHandler+0x21a>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	681a      	ldr	r2, [r3, #0]
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f022 020a 	bic.w	r2, r2, #10
 8003674:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2201      	movs	r2, #1
 800367a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	461a      	mov	r2, r3
 8003684:	4b29      	ldr	r3, [pc, #164]	; (800372c <HAL_DMA_IRQHandler+0x2c8>)
 8003686:	429a      	cmp	r2, r3
 8003688:	d973      	bls.n	8003772 <HAL_DMA_IRQHandler+0x30e>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4a28      	ldr	r2, [pc, #160]	; (8003730 <HAL_DMA_IRQHandler+0x2cc>)
 8003690:	4293      	cmp	r3, r2
 8003692:	d06a      	beq.n	800376a <HAL_DMA_IRQHandler+0x306>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a26      	ldr	r2, [pc, #152]	; (8003734 <HAL_DMA_IRQHandler+0x2d0>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d063      	beq.n	8003766 <HAL_DMA_IRQHandler+0x302>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a25      	ldr	r2, [pc, #148]	; (8003738 <HAL_DMA_IRQHandler+0x2d4>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	d05b      	beq.n	8003760 <HAL_DMA_IRQHandler+0x2fc>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a23      	ldr	r2, [pc, #140]	; (800373c <HAL_DMA_IRQHandler+0x2d8>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d038      	beq.n	8003724 <HAL_DMA_IRQHandler+0x2c0>
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	4a22      	ldr	r2, [pc, #136]	; (8003740 <HAL_DMA_IRQHandler+0x2dc>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d030      	beq.n	800371e <HAL_DMA_IRQHandler+0x2ba>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4a20      	ldr	r2, [pc, #128]	; (8003744 <HAL_DMA_IRQHandler+0x2e0>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d028      	beq.n	8003718 <HAL_DMA_IRQHandler+0x2b4>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a18      	ldr	r2, [pc, #96]	; (800372c <HAL_DMA_IRQHandler+0x2c8>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d020      	beq.n	8003712 <HAL_DMA_IRQHandler+0x2ae>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a1c      	ldr	r2, [pc, #112]	; (8003748 <HAL_DMA_IRQHandler+0x2e4>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d019      	beq.n	800370e <HAL_DMA_IRQHandler+0x2aa>
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a1b      	ldr	r2, [pc, #108]	; (800374c <HAL_DMA_IRQHandler+0x2e8>)
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d012      	beq.n	800370a <HAL_DMA_IRQHandler+0x2a6>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a19      	ldr	r2, [pc, #100]	; (8003750 <HAL_DMA_IRQHandler+0x2ec>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d00a      	beq.n	8003704 <HAL_DMA_IRQHandler+0x2a0>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	4a18      	ldr	r2, [pc, #96]	; (8003754 <HAL_DMA_IRQHandler+0x2f0>)
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d102      	bne.n	80036fe <HAL_DMA_IRQHandler+0x29a>
 80036f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80036fc:	e036      	b.n	800376c <HAL_DMA_IRQHandler+0x308>
 80036fe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003702:	e033      	b.n	800376c <HAL_DMA_IRQHandler+0x308>
 8003704:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003708:	e030      	b.n	800376c <HAL_DMA_IRQHandler+0x308>
 800370a:	2320      	movs	r3, #32
 800370c:	e02e      	b.n	800376c <HAL_DMA_IRQHandler+0x308>
 800370e:	2302      	movs	r3, #2
 8003710:	e02c      	b.n	800376c <HAL_DMA_IRQHandler+0x308>
 8003712:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003716:	e029      	b.n	800376c <HAL_DMA_IRQHandler+0x308>
 8003718:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800371c:	e026      	b.n	800376c <HAL_DMA_IRQHandler+0x308>
 800371e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003722:	e023      	b.n	800376c <HAL_DMA_IRQHandler+0x308>
 8003724:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003728:	e020      	b.n	800376c <HAL_DMA_IRQHandler+0x308>
 800372a:	bf00      	nop
 800372c:	40020080 	.word	0x40020080
 8003730:	40020008 	.word	0x40020008
 8003734:	4002001c 	.word	0x4002001c
 8003738:	40020030 	.word	0x40020030
 800373c:	40020044 	.word	0x40020044
 8003740:	40020058 	.word	0x40020058
 8003744:	4002006c 	.word	0x4002006c
 8003748:	40020408 	.word	0x40020408
 800374c:	4002041c 	.word	0x4002041c
 8003750:	40020430 	.word	0x40020430
 8003754:	40020444 	.word	0x40020444
 8003758:	40020400 	.word	0x40020400
 800375c:	40020000 	.word	0x40020000
 8003760:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003764:	e002      	b.n	800376c <HAL_DMA_IRQHandler+0x308>
 8003766:	2320      	movs	r3, #32
 8003768:	e000      	b.n	800376c <HAL_DMA_IRQHandler+0x308>
 800376a:	2302      	movs	r3, #2
 800376c:	4a4e      	ldr	r2, [pc, #312]	; (80038a8 <HAL_DMA_IRQHandler+0x444>)
 800376e:	6053      	str	r3, [r2, #4]
 8003770:	e057      	b.n	8003822 <HAL_DMA_IRQHandler+0x3be>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a4d      	ldr	r2, [pc, #308]	; (80038ac <HAL_DMA_IRQHandler+0x448>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d04f      	beq.n	800381c <HAL_DMA_IRQHandler+0x3b8>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a4b      	ldr	r2, [pc, #300]	; (80038b0 <HAL_DMA_IRQHandler+0x44c>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d048      	beq.n	8003818 <HAL_DMA_IRQHandler+0x3b4>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a4a      	ldr	r2, [pc, #296]	; (80038b4 <HAL_DMA_IRQHandler+0x450>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d040      	beq.n	8003812 <HAL_DMA_IRQHandler+0x3ae>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a48      	ldr	r2, [pc, #288]	; (80038b8 <HAL_DMA_IRQHandler+0x454>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d038      	beq.n	800380c <HAL_DMA_IRQHandler+0x3a8>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a47      	ldr	r2, [pc, #284]	; (80038bc <HAL_DMA_IRQHandler+0x458>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d030      	beq.n	8003806 <HAL_DMA_IRQHandler+0x3a2>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4a45      	ldr	r2, [pc, #276]	; (80038c0 <HAL_DMA_IRQHandler+0x45c>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d028      	beq.n	8003800 <HAL_DMA_IRQHandler+0x39c>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4a44      	ldr	r2, [pc, #272]	; (80038c4 <HAL_DMA_IRQHandler+0x460>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d020      	beq.n	80037fa <HAL_DMA_IRQHandler+0x396>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a42      	ldr	r2, [pc, #264]	; (80038c8 <HAL_DMA_IRQHandler+0x464>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d019      	beq.n	80037f6 <HAL_DMA_IRQHandler+0x392>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a41      	ldr	r2, [pc, #260]	; (80038cc <HAL_DMA_IRQHandler+0x468>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d012      	beq.n	80037f2 <HAL_DMA_IRQHandler+0x38e>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a3f      	ldr	r2, [pc, #252]	; (80038d0 <HAL_DMA_IRQHandler+0x46c>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d00a      	beq.n	80037ec <HAL_DMA_IRQHandler+0x388>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a3e      	ldr	r2, [pc, #248]	; (80038d4 <HAL_DMA_IRQHandler+0x470>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d102      	bne.n	80037e6 <HAL_DMA_IRQHandler+0x382>
 80037e0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80037e4:	e01b      	b.n	800381e <HAL_DMA_IRQHandler+0x3ba>
 80037e6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80037ea:	e018      	b.n	800381e <HAL_DMA_IRQHandler+0x3ba>
 80037ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80037f0:	e015      	b.n	800381e <HAL_DMA_IRQHandler+0x3ba>
 80037f2:	2320      	movs	r3, #32
 80037f4:	e013      	b.n	800381e <HAL_DMA_IRQHandler+0x3ba>
 80037f6:	2302      	movs	r3, #2
 80037f8:	e011      	b.n	800381e <HAL_DMA_IRQHandler+0x3ba>
 80037fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80037fe:	e00e      	b.n	800381e <HAL_DMA_IRQHandler+0x3ba>
 8003800:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003804:	e00b      	b.n	800381e <HAL_DMA_IRQHandler+0x3ba>
 8003806:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800380a:	e008      	b.n	800381e <HAL_DMA_IRQHandler+0x3ba>
 800380c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003810:	e005      	b.n	800381e <HAL_DMA_IRQHandler+0x3ba>
 8003812:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003816:	e002      	b.n	800381e <HAL_DMA_IRQHandler+0x3ba>
 8003818:	2320      	movs	r3, #32
 800381a:	e000      	b.n	800381e <HAL_DMA_IRQHandler+0x3ba>
 800381c:	2302      	movs	r3, #2
 800381e:	4a2e      	ldr	r2, [pc, #184]	; (80038d8 <HAL_DMA_IRQHandler+0x474>)
 8003820:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2200      	movs	r2, #0
 8003826:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800382e:	2b00      	cmp	r3, #0
 8003830:	d034      	beq.n	800389c <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003836:	6878      	ldr	r0, [r7, #4]
 8003838:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800383a:	e02f      	b.n	800389c <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003840:	2208      	movs	r2, #8
 8003842:	409a      	lsls	r2, r3
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	4013      	ands	r3, r2
 8003848:	2b00      	cmp	r3, #0
 800384a:	d028      	beq.n	800389e <HAL_DMA_IRQHandler+0x43a>
 800384c:	68bb      	ldr	r3, [r7, #8]
 800384e:	f003 0308 	and.w	r3, r3, #8
 8003852:	2b00      	cmp	r3, #0
 8003854:	d023      	beq.n	800389e <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f022 020e 	bic.w	r2, r2, #14
 8003864:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800386e:	2101      	movs	r1, #1
 8003870:	fa01 f202 	lsl.w	r2, r1, r2
 8003874:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2201      	movs	r2, #1
 800387a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2201      	movs	r2, #1
 8003880:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2200      	movs	r2, #0
 8003888:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003890:	2b00      	cmp	r3, #0
 8003892:	d004      	beq.n	800389e <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003898:	6878      	ldr	r0, [r7, #4]
 800389a:	4798      	blx	r3
    }
  }
  return;
 800389c:	bf00      	nop
 800389e:	bf00      	nop
}
 80038a0:	3710      	adds	r7, #16
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}
 80038a6:	bf00      	nop
 80038a8:	40020400 	.word	0x40020400
 80038ac:	40020008 	.word	0x40020008
 80038b0:	4002001c 	.word	0x4002001c
 80038b4:	40020030 	.word	0x40020030
 80038b8:	40020044 	.word	0x40020044
 80038bc:	40020058 	.word	0x40020058
 80038c0:	4002006c 	.word	0x4002006c
 80038c4:	40020080 	.word	0x40020080
 80038c8:	40020408 	.word	0x40020408
 80038cc:	4002041c 	.word	0x4002041c
 80038d0:	40020430 	.word	0x40020430
 80038d4:	40020444 	.word	0x40020444
 80038d8:	40020000 	.word	0x40020000

080038dc <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80038dc:	b480      	push	{r7}
 80038de:	b085      	sub	sp, #20
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	60f8      	str	r0, [r7, #12]
 80038e4:	60b9      	str	r1, [r7, #8]
 80038e6:	607a      	str	r2, [r7, #4]
 80038e8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038f2:	2101      	movs	r1, #1
 80038f4:	fa01 f202 	lsl.w	r2, r1, r2
 80038f8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	683a      	ldr	r2, [r7, #0]
 8003900:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	685b      	ldr	r3, [r3, #4]
 8003906:	2b10      	cmp	r3, #16
 8003908:	d108      	bne.n	800391c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	687a      	ldr	r2, [r7, #4]
 8003910:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	68ba      	ldr	r2, [r7, #8]
 8003918:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800391a:	e007      	b.n	800392c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	68ba      	ldr	r2, [r7, #8]
 8003922:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	687a      	ldr	r2, [r7, #4]
 800392a:	60da      	str	r2, [r3, #12]
}
 800392c:	bf00      	nop
 800392e:	3714      	adds	r7, #20
 8003930:	46bd      	mov	sp, r7
 8003932:	bc80      	pop	{r7}
 8003934:	4770      	bx	lr
	...

08003938 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003938:	b480      	push	{r7}
 800393a:	b08b      	sub	sp, #44	; 0x2c
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
 8003940:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003942:	2300      	movs	r3, #0
 8003944:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003946:	2300      	movs	r3, #0
 8003948:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800394a:	e133      	b.n	8003bb4 <HAL_GPIO_Init+0x27c>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800394c:	2201      	movs	r2, #1
 800394e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003950:	fa02 f303 	lsl.w	r3, r2, r3
 8003954:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	69fa      	ldr	r2, [r7, #28]
 800395c:	4013      	ands	r3, r2
 800395e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003960:	69ba      	ldr	r2, [r7, #24]
 8003962:	69fb      	ldr	r3, [r7, #28]
 8003964:	429a      	cmp	r2, r3
 8003966:	f040 8122 	bne.w	8003bae <HAL_GPIO_Init+0x276>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800396a:	683b      	ldr	r3, [r7, #0]
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	2b12      	cmp	r3, #18
 8003970:	d034      	beq.n	80039dc <HAL_GPIO_Init+0xa4>
 8003972:	2b12      	cmp	r3, #18
 8003974:	d80d      	bhi.n	8003992 <HAL_GPIO_Init+0x5a>
 8003976:	2b02      	cmp	r3, #2
 8003978:	d02b      	beq.n	80039d2 <HAL_GPIO_Init+0x9a>
 800397a:	2b02      	cmp	r3, #2
 800397c:	d804      	bhi.n	8003988 <HAL_GPIO_Init+0x50>
 800397e:	2b00      	cmp	r3, #0
 8003980:	d031      	beq.n	80039e6 <HAL_GPIO_Init+0xae>
 8003982:	2b01      	cmp	r3, #1
 8003984:	d01c      	beq.n	80039c0 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003986:	e048      	b.n	8003a1a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003988:	2b03      	cmp	r3, #3
 800398a:	d043      	beq.n	8003a14 <HAL_GPIO_Init+0xdc>
 800398c:	2b11      	cmp	r3, #17
 800398e:	d01b      	beq.n	80039c8 <HAL_GPIO_Init+0x90>
          break;
 8003990:	e043      	b.n	8003a1a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003992:	4a8f      	ldr	r2, [pc, #572]	; (8003bd0 <HAL_GPIO_Init+0x298>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d026      	beq.n	80039e6 <HAL_GPIO_Init+0xae>
 8003998:	4a8d      	ldr	r2, [pc, #564]	; (8003bd0 <HAL_GPIO_Init+0x298>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d806      	bhi.n	80039ac <HAL_GPIO_Init+0x74>
 800399e:	4a8d      	ldr	r2, [pc, #564]	; (8003bd4 <HAL_GPIO_Init+0x29c>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d020      	beq.n	80039e6 <HAL_GPIO_Init+0xae>
 80039a4:	4a8c      	ldr	r2, [pc, #560]	; (8003bd8 <HAL_GPIO_Init+0x2a0>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d01d      	beq.n	80039e6 <HAL_GPIO_Init+0xae>
          break;
 80039aa:	e036      	b.n	8003a1a <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80039ac:	4a8b      	ldr	r2, [pc, #556]	; (8003bdc <HAL_GPIO_Init+0x2a4>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d019      	beq.n	80039e6 <HAL_GPIO_Init+0xae>
 80039b2:	4a8b      	ldr	r2, [pc, #556]	; (8003be0 <HAL_GPIO_Init+0x2a8>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	d016      	beq.n	80039e6 <HAL_GPIO_Init+0xae>
 80039b8:	4a8a      	ldr	r2, [pc, #552]	; (8003be4 <HAL_GPIO_Init+0x2ac>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d013      	beq.n	80039e6 <HAL_GPIO_Init+0xae>
          break;
 80039be:	e02c      	b.n	8003a1a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	68db      	ldr	r3, [r3, #12]
 80039c4:	623b      	str	r3, [r7, #32]
          break;
 80039c6:	e028      	b.n	8003a1a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	68db      	ldr	r3, [r3, #12]
 80039cc:	3304      	adds	r3, #4
 80039ce:	623b      	str	r3, [r7, #32]
          break;
 80039d0:	e023      	b.n	8003a1a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	68db      	ldr	r3, [r3, #12]
 80039d6:	3308      	adds	r3, #8
 80039d8:	623b      	str	r3, [r7, #32]
          break;
 80039da:	e01e      	b.n	8003a1a <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80039dc:	683b      	ldr	r3, [r7, #0]
 80039de:	68db      	ldr	r3, [r3, #12]
 80039e0:	330c      	adds	r3, #12
 80039e2:	623b      	str	r3, [r7, #32]
          break;
 80039e4:	e019      	b.n	8003a1a <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d102      	bne.n	80039f4 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80039ee:	2304      	movs	r3, #4
 80039f0:	623b      	str	r3, [r7, #32]
          break;
 80039f2:	e012      	b.n	8003a1a <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	689b      	ldr	r3, [r3, #8]
 80039f8:	2b01      	cmp	r3, #1
 80039fa:	d105      	bne.n	8003a08 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80039fc:	2308      	movs	r3, #8
 80039fe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	69fa      	ldr	r2, [r7, #28]
 8003a04:	611a      	str	r2, [r3, #16]
          break;
 8003a06:	e008      	b.n	8003a1a <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003a08:	2308      	movs	r3, #8
 8003a0a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	69fa      	ldr	r2, [r7, #28]
 8003a10:	615a      	str	r2, [r3, #20]
          break;
 8003a12:	e002      	b.n	8003a1a <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003a14:	2300      	movs	r3, #0
 8003a16:	623b      	str	r3, [r7, #32]
          break;
 8003a18:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003a1a:	69bb      	ldr	r3, [r7, #24]
 8003a1c:	2bff      	cmp	r3, #255	; 0xff
 8003a1e:	d801      	bhi.n	8003a24 <HAL_GPIO_Init+0xec>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	e001      	b.n	8003a28 <HAL_GPIO_Init+0xf0>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	3304      	adds	r3, #4
 8003a28:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003a2a:	69bb      	ldr	r3, [r7, #24]
 8003a2c:	2bff      	cmp	r3, #255	; 0xff
 8003a2e:	d802      	bhi.n	8003a36 <HAL_GPIO_Init+0xfe>
 8003a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a32:	009b      	lsls	r3, r3, #2
 8003a34:	e002      	b.n	8003a3c <HAL_GPIO_Init+0x104>
 8003a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a38:	3b08      	subs	r3, #8
 8003a3a:	009b      	lsls	r3, r3, #2
 8003a3c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003a3e:	697b      	ldr	r3, [r7, #20]
 8003a40:	681a      	ldr	r2, [r3, #0]
 8003a42:	210f      	movs	r1, #15
 8003a44:	693b      	ldr	r3, [r7, #16]
 8003a46:	fa01 f303 	lsl.w	r3, r1, r3
 8003a4a:	43db      	mvns	r3, r3
 8003a4c:	401a      	ands	r2, r3
 8003a4e:	6a39      	ldr	r1, [r7, #32]
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	fa01 f303 	lsl.w	r3, r1, r3
 8003a56:	431a      	orrs	r2, r3
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	f000 80a2 	beq.w	8003bae <HAL_GPIO_Init+0x276>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003a6a:	4b5f      	ldr	r3, [pc, #380]	; (8003be8 <HAL_GPIO_Init+0x2b0>)
 8003a6c:	699b      	ldr	r3, [r3, #24]
 8003a6e:	4a5e      	ldr	r2, [pc, #376]	; (8003be8 <HAL_GPIO_Init+0x2b0>)
 8003a70:	f043 0301 	orr.w	r3, r3, #1
 8003a74:	6193      	str	r3, [r2, #24]
 8003a76:	4b5c      	ldr	r3, [pc, #368]	; (8003be8 <HAL_GPIO_Init+0x2b0>)
 8003a78:	699b      	ldr	r3, [r3, #24]
 8003a7a:	f003 0301 	and.w	r3, r3, #1
 8003a7e:	60bb      	str	r3, [r7, #8]
 8003a80:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003a82:	4a5a      	ldr	r2, [pc, #360]	; (8003bec <HAL_GPIO_Init+0x2b4>)
 8003a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a86:	089b      	lsrs	r3, r3, #2
 8003a88:	3302      	adds	r3, #2
 8003a8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a8e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a92:	f003 0303 	and.w	r3, r3, #3
 8003a96:	009b      	lsls	r3, r3, #2
 8003a98:	220f      	movs	r2, #15
 8003a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9e:	43db      	mvns	r3, r3
 8003aa0:	68fa      	ldr	r2, [r7, #12]
 8003aa2:	4013      	ands	r3, r2
 8003aa4:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	4a51      	ldr	r2, [pc, #324]	; (8003bf0 <HAL_GPIO_Init+0x2b8>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d01f      	beq.n	8003aee <HAL_GPIO_Init+0x1b6>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	4a50      	ldr	r2, [pc, #320]	; (8003bf4 <HAL_GPIO_Init+0x2bc>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d019      	beq.n	8003aea <HAL_GPIO_Init+0x1b2>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	4a4f      	ldr	r2, [pc, #316]	; (8003bf8 <HAL_GPIO_Init+0x2c0>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d013      	beq.n	8003ae6 <HAL_GPIO_Init+0x1ae>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	4a4e      	ldr	r2, [pc, #312]	; (8003bfc <HAL_GPIO_Init+0x2c4>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d00d      	beq.n	8003ae2 <HAL_GPIO_Init+0x1aa>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	4a4d      	ldr	r2, [pc, #308]	; (8003c00 <HAL_GPIO_Init+0x2c8>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d007      	beq.n	8003ade <HAL_GPIO_Init+0x1a6>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	4a4c      	ldr	r2, [pc, #304]	; (8003c04 <HAL_GPIO_Init+0x2cc>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d101      	bne.n	8003ada <HAL_GPIO_Init+0x1a2>
 8003ad6:	2305      	movs	r3, #5
 8003ad8:	e00a      	b.n	8003af0 <HAL_GPIO_Init+0x1b8>
 8003ada:	2306      	movs	r3, #6
 8003adc:	e008      	b.n	8003af0 <HAL_GPIO_Init+0x1b8>
 8003ade:	2304      	movs	r3, #4
 8003ae0:	e006      	b.n	8003af0 <HAL_GPIO_Init+0x1b8>
 8003ae2:	2303      	movs	r3, #3
 8003ae4:	e004      	b.n	8003af0 <HAL_GPIO_Init+0x1b8>
 8003ae6:	2302      	movs	r3, #2
 8003ae8:	e002      	b.n	8003af0 <HAL_GPIO_Init+0x1b8>
 8003aea:	2301      	movs	r3, #1
 8003aec:	e000      	b.n	8003af0 <HAL_GPIO_Init+0x1b8>
 8003aee:	2300      	movs	r3, #0
 8003af0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003af2:	f002 0203 	and.w	r2, r2, #3
 8003af6:	0092      	lsls	r2, r2, #2
 8003af8:	4093      	lsls	r3, r2
 8003afa:	68fa      	ldr	r2, [r7, #12]
 8003afc:	4313      	orrs	r3, r2
 8003afe:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003b00:	493a      	ldr	r1, [pc, #232]	; (8003bec <HAL_GPIO_Init+0x2b4>)
 8003b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b04:	089b      	lsrs	r3, r3, #2
 8003b06:	3302      	adds	r3, #2
 8003b08:	68fa      	ldr	r2, [r7, #12]
 8003b0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d006      	beq.n	8003b28 <HAL_GPIO_Init+0x1f0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003b1a:	4b3b      	ldr	r3, [pc, #236]	; (8003c08 <HAL_GPIO_Init+0x2d0>)
 8003b1c:	681a      	ldr	r2, [r3, #0]
 8003b1e:	493a      	ldr	r1, [pc, #232]	; (8003c08 <HAL_GPIO_Init+0x2d0>)
 8003b20:	69bb      	ldr	r3, [r7, #24]
 8003b22:	4313      	orrs	r3, r2
 8003b24:	600b      	str	r3, [r1, #0]
 8003b26:	e006      	b.n	8003b36 <HAL_GPIO_Init+0x1fe>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003b28:	4b37      	ldr	r3, [pc, #220]	; (8003c08 <HAL_GPIO_Init+0x2d0>)
 8003b2a:	681a      	ldr	r2, [r3, #0]
 8003b2c:	69bb      	ldr	r3, [r7, #24]
 8003b2e:	43db      	mvns	r3, r3
 8003b30:	4935      	ldr	r1, [pc, #212]	; (8003c08 <HAL_GPIO_Init+0x2d0>)
 8003b32:	4013      	ands	r3, r2
 8003b34:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d006      	beq.n	8003b50 <HAL_GPIO_Init+0x218>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003b42:	4b31      	ldr	r3, [pc, #196]	; (8003c08 <HAL_GPIO_Init+0x2d0>)
 8003b44:	685a      	ldr	r2, [r3, #4]
 8003b46:	4930      	ldr	r1, [pc, #192]	; (8003c08 <HAL_GPIO_Init+0x2d0>)
 8003b48:	69bb      	ldr	r3, [r7, #24]
 8003b4a:	4313      	orrs	r3, r2
 8003b4c:	604b      	str	r3, [r1, #4]
 8003b4e:	e006      	b.n	8003b5e <HAL_GPIO_Init+0x226>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003b50:	4b2d      	ldr	r3, [pc, #180]	; (8003c08 <HAL_GPIO_Init+0x2d0>)
 8003b52:	685a      	ldr	r2, [r3, #4]
 8003b54:	69bb      	ldr	r3, [r7, #24]
 8003b56:	43db      	mvns	r3, r3
 8003b58:	492b      	ldr	r1, [pc, #172]	; (8003c08 <HAL_GPIO_Init+0x2d0>)
 8003b5a:	4013      	ands	r3, r2
 8003b5c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	685b      	ldr	r3, [r3, #4]
 8003b62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d006      	beq.n	8003b78 <HAL_GPIO_Init+0x240>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003b6a:	4b27      	ldr	r3, [pc, #156]	; (8003c08 <HAL_GPIO_Init+0x2d0>)
 8003b6c:	689a      	ldr	r2, [r3, #8]
 8003b6e:	4926      	ldr	r1, [pc, #152]	; (8003c08 <HAL_GPIO_Init+0x2d0>)
 8003b70:	69bb      	ldr	r3, [r7, #24]
 8003b72:	4313      	orrs	r3, r2
 8003b74:	608b      	str	r3, [r1, #8]
 8003b76:	e006      	b.n	8003b86 <HAL_GPIO_Init+0x24e>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003b78:	4b23      	ldr	r3, [pc, #140]	; (8003c08 <HAL_GPIO_Init+0x2d0>)
 8003b7a:	689a      	ldr	r2, [r3, #8]
 8003b7c:	69bb      	ldr	r3, [r7, #24]
 8003b7e:	43db      	mvns	r3, r3
 8003b80:	4921      	ldr	r1, [pc, #132]	; (8003c08 <HAL_GPIO_Init+0x2d0>)
 8003b82:	4013      	ands	r3, r2
 8003b84:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d006      	beq.n	8003ba0 <HAL_GPIO_Init+0x268>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003b92:	4b1d      	ldr	r3, [pc, #116]	; (8003c08 <HAL_GPIO_Init+0x2d0>)
 8003b94:	68da      	ldr	r2, [r3, #12]
 8003b96:	491c      	ldr	r1, [pc, #112]	; (8003c08 <HAL_GPIO_Init+0x2d0>)
 8003b98:	69bb      	ldr	r3, [r7, #24]
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	60cb      	str	r3, [r1, #12]
 8003b9e:	e006      	b.n	8003bae <HAL_GPIO_Init+0x276>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003ba0:	4b19      	ldr	r3, [pc, #100]	; (8003c08 <HAL_GPIO_Init+0x2d0>)
 8003ba2:	68da      	ldr	r2, [r3, #12]
 8003ba4:	69bb      	ldr	r3, [r7, #24]
 8003ba6:	43db      	mvns	r3, r3
 8003ba8:	4917      	ldr	r1, [pc, #92]	; (8003c08 <HAL_GPIO_Init+0x2d0>)
 8003baa:	4013      	ands	r3, r2
 8003bac:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bb0:	3301      	adds	r3, #1
 8003bb2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	681a      	ldr	r2, [r3, #0]
 8003bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bba:	fa22 f303 	lsr.w	r3, r2, r3
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	f47f aec4 	bne.w	800394c <HAL_GPIO_Init+0x14>
  }
}
 8003bc4:	bf00      	nop
 8003bc6:	372c      	adds	r7, #44	; 0x2c
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bc80      	pop	{r7}
 8003bcc:	4770      	bx	lr
 8003bce:	bf00      	nop
 8003bd0:	10210000 	.word	0x10210000
 8003bd4:	10110000 	.word	0x10110000
 8003bd8:	10120000 	.word	0x10120000
 8003bdc:	10310000 	.word	0x10310000
 8003be0:	10320000 	.word	0x10320000
 8003be4:	10220000 	.word	0x10220000
 8003be8:	40021000 	.word	0x40021000
 8003bec:	40010000 	.word	0x40010000
 8003bf0:	40010800 	.word	0x40010800
 8003bf4:	40010c00 	.word	0x40010c00
 8003bf8:	40011000 	.word	0x40011000
 8003bfc:	40011400 	.word	0x40011400
 8003c00:	40011800 	.word	0x40011800
 8003c04:	40011c00 	.word	0x40011c00
 8003c08:	40010400 	.word	0x40010400

08003c0c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	b085      	sub	sp, #20
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
 8003c14:	460b      	mov	r3, r1
 8003c16:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	689a      	ldr	r2, [r3, #8]
 8003c1c:	887b      	ldrh	r3, [r7, #2]
 8003c1e:	4013      	ands	r3, r2
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d002      	beq.n	8003c2a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003c24:	2301      	movs	r3, #1
 8003c26:	73fb      	strb	r3, [r7, #15]
 8003c28:	e001      	b.n	8003c2e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003c2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c30:	4618      	mov	r0, r3
 8003c32:	3714      	adds	r7, #20
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bc80      	pop	{r7}
 8003c38:	4770      	bx	lr

08003c3a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c3a:	b480      	push	{r7}
 8003c3c:	b083      	sub	sp, #12
 8003c3e:	af00      	add	r7, sp, #0
 8003c40:	6078      	str	r0, [r7, #4]
 8003c42:	460b      	mov	r3, r1
 8003c44:	807b      	strh	r3, [r7, #2]
 8003c46:	4613      	mov	r3, r2
 8003c48:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003c4a:	787b      	ldrb	r3, [r7, #1]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d003      	beq.n	8003c58 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003c50:	887a      	ldrh	r2, [r7, #2]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003c56:	e003      	b.n	8003c60 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003c58:	887b      	ldrh	r3, [r7, #2]
 8003c5a:	041a      	lsls	r2, r3, #16
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	611a      	str	r2, [r3, #16]
}
 8003c60:	bf00      	nop
 8003c62:	370c      	adds	r7, #12
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bc80      	pop	{r7}
 8003c68:	4770      	bx	lr
	...

08003c6c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b082      	sub	sp, #8
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	4603      	mov	r3, r0
 8003c74:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003c76:	4b08      	ldr	r3, [pc, #32]	; (8003c98 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c78:	695a      	ldr	r2, [r3, #20]
 8003c7a:	88fb      	ldrh	r3, [r7, #6]
 8003c7c:	4013      	ands	r3, r2
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d006      	beq.n	8003c90 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003c82:	4a05      	ldr	r2, [pc, #20]	; (8003c98 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c84:	88fb      	ldrh	r3, [r7, #6]
 8003c86:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003c88:	88fb      	ldrh	r3, [r7, #6]
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f000 f806 	bl	8003c9c <HAL_GPIO_EXTI_Callback>
  }
}
 8003c90:	bf00      	nop
 8003c92:	3708      	adds	r7, #8
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bd80      	pop	{r7, pc}
 8003c98:	40010400 	.word	0x40010400

08003c9c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b083      	sub	sp, #12
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003ca6:	bf00      	nop
 8003ca8:	370c      	adds	r7, #12
 8003caa:	46bd      	mov	sp, r7
 8003cac:	bc80      	pop	{r7}
 8003cae:	4770      	bx	lr

08003cb0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b084      	sub	sp, #16
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d101      	bne.n	8003cc2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	e10f      	b.n	8003ee2 <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cc8:	b2db      	uxtb	r3, r3
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d106      	bne.n	8003cdc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003cd6:	6878      	ldr	r0, [r7, #4]
 8003cd8:	f7fd fb98 	bl	800140c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2224      	movs	r2, #36	; 0x24
 8003ce0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f022 0201 	bic.w	r2, r2, #1
 8003cf2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003cf4:	f001 fbb4 	bl	8005460 <HAL_RCC_GetPCLK1Freq>
 8003cf8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	4a7b      	ldr	r2, [pc, #492]	; (8003eec <HAL_I2C_Init+0x23c>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d807      	bhi.n	8003d14 <HAL_I2C_Init+0x64>
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	4a7a      	ldr	r2, [pc, #488]	; (8003ef0 <HAL_I2C_Init+0x240>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	bf94      	ite	ls
 8003d0c:	2301      	movls	r3, #1
 8003d0e:	2300      	movhi	r3, #0
 8003d10:	b2db      	uxtb	r3, r3
 8003d12:	e006      	b.n	8003d22 <HAL_I2C_Init+0x72>
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	4a77      	ldr	r2, [pc, #476]	; (8003ef4 <HAL_I2C_Init+0x244>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	bf94      	ite	ls
 8003d1c:	2301      	movls	r3, #1
 8003d1e:	2300      	movhi	r3, #0
 8003d20:	b2db      	uxtb	r3, r3
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d001      	beq.n	8003d2a <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	e0db      	b.n	8003ee2 <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	4a72      	ldr	r2, [pc, #456]	; (8003ef8 <HAL_I2C_Init+0x248>)
 8003d2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d32:	0c9b      	lsrs	r3, r3, #18
 8003d34:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	68ba      	ldr	r2, [r7, #8]
 8003d46:	430a      	orrs	r2, r1
 8003d48:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	6a1b      	ldr	r3, [r3, #32]
 8003d50:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	4a64      	ldr	r2, [pc, #400]	; (8003eec <HAL_I2C_Init+0x23c>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d802      	bhi.n	8003d64 <HAL_I2C_Init+0xb4>
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	3301      	adds	r3, #1
 8003d62:	e009      	b.n	8003d78 <HAL_I2C_Init+0xc8>
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003d6a:	fb02 f303 	mul.w	r3, r2, r3
 8003d6e:	4a63      	ldr	r2, [pc, #396]	; (8003efc <HAL_I2C_Init+0x24c>)
 8003d70:	fba2 2303 	umull	r2, r3, r2, r3
 8003d74:	099b      	lsrs	r3, r3, #6
 8003d76:	3301      	adds	r3, #1
 8003d78:	687a      	ldr	r2, [r7, #4]
 8003d7a:	6812      	ldr	r2, [r2, #0]
 8003d7c:	430b      	orrs	r3, r1
 8003d7e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	69db      	ldr	r3, [r3, #28]
 8003d86:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003d8a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	4956      	ldr	r1, [pc, #344]	; (8003eec <HAL_I2C_Init+0x23c>)
 8003d94:	428b      	cmp	r3, r1
 8003d96:	d80d      	bhi.n	8003db4 <HAL_I2C_Init+0x104>
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	1e59      	subs	r1, r3, #1
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	685b      	ldr	r3, [r3, #4]
 8003da0:	005b      	lsls	r3, r3, #1
 8003da2:	fbb1 f3f3 	udiv	r3, r1, r3
 8003da6:	3301      	adds	r3, #1
 8003da8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dac:	2b04      	cmp	r3, #4
 8003dae:	bf38      	it	cc
 8003db0:	2304      	movcc	r3, #4
 8003db2:	e04f      	b.n	8003e54 <HAL_I2C_Init+0x1a4>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d111      	bne.n	8003de0 <HAL_I2C_Init+0x130>
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	1e58      	subs	r0, r3, #1
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6859      	ldr	r1, [r3, #4]
 8003dc4:	460b      	mov	r3, r1
 8003dc6:	005b      	lsls	r3, r3, #1
 8003dc8:	440b      	add	r3, r1
 8003dca:	fbb0 f3f3 	udiv	r3, r0, r3
 8003dce:	3301      	adds	r3, #1
 8003dd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	bf0c      	ite	eq
 8003dd8:	2301      	moveq	r3, #1
 8003dda:	2300      	movne	r3, #0
 8003ddc:	b2db      	uxtb	r3, r3
 8003dde:	e012      	b.n	8003e06 <HAL_I2C_Init+0x156>
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	1e58      	subs	r0, r3, #1
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6859      	ldr	r1, [r3, #4]
 8003de8:	460b      	mov	r3, r1
 8003dea:	009b      	lsls	r3, r3, #2
 8003dec:	440b      	add	r3, r1
 8003dee:	0099      	lsls	r1, r3, #2
 8003df0:	440b      	add	r3, r1
 8003df2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003df6:	3301      	adds	r3, #1
 8003df8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	bf0c      	ite	eq
 8003e00:	2301      	moveq	r3, #1
 8003e02:	2300      	movne	r3, #0
 8003e04:	b2db      	uxtb	r3, r3
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d001      	beq.n	8003e0e <HAL_I2C_Init+0x15e>
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e022      	b.n	8003e54 <HAL_I2C_Init+0x1a4>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	689b      	ldr	r3, [r3, #8]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d10e      	bne.n	8003e34 <HAL_I2C_Init+0x184>
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	1e58      	subs	r0, r3, #1
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6859      	ldr	r1, [r3, #4]
 8003e1e:	460b      	mov	r3, r1
 8003e20:	005b      	lsls	r3, r3, #1
 8003e22:	440b      	add	r3, r1
 8003e24:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e28:	3301      	adds	r3, #1
 8003e2a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e2e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003e32:	e00f      	b.n	8003e54 <HAL_I2C_Init+0x1a4>
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	1e58      	subs	r0, r3, #1
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6859      	ldr	r1, [r3, #4]
 8003e3c:	460b      	mov	r3, r1
 8003e3e:	009b      	lsls	r3, r3, #2
 8003e40:	440b      	add	r3, r1
 8003e42:	0099      	lsls	r1, r3, #2
 8003e44:	440b      	add	r3, r1
 8003e46:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e4a:	3301      	adds	r3, #1
 8003e4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e50:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003e54:	6879      	ldr	r1, [r7, #4]
 8003e56:	6809      	ldr	r1, [r1, #0]
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	69da      	ldr	r2, [r3, #28]
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6a1b      	ldr	r3, [r3, #32]
 8003e6e:	431a      	orrs	r2, r3
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	430a      	orrs	r2, r1
 8003e76:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003e82:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003e86:	687a      	ldr	r2, [r7, #4]
 8003e88:	6911      	ldr	r1, [r2, #16]
 8003e8a:	687a      	ldr	r2, [r7, #4]
 8003e8c:	68d2      	ldr	r2, [r2, #12]
 8003e8e:	4311      	orrs	r1, r2
 8003e90:	687a      	ldr	r2, [r7, #4]
 8003e92:	6812      	ldr	r2, [r2, #0]
 8003e94:	430b      	orrs	r3, r1
 8003e96:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	68db      	ldr	r3, [r3, #12]
 8003e9e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	695a      	ldr	r2, [r3, #20]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	699b      	ldr	r3, [r3, #24]
 8003eaa:	431a      	orrs	r2, r3
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	430a      	orrs	r2, r1
 8003eb2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	681a      	ldr	r2, [r3, #0]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f042 0201 	orr.w	r2, r2, #1
 8003ec2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2220      	movs	r2, #32
 8003ece:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2200      	movs	r2, #0
 8003edc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003ee0:	2300      	movs	r3, #0
}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	3710      	adds	r7, #16
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}
 8003eea:	bf00      	nop
 8003eec:	000186a0 	.word	0x000186a0
 8003ef0:	001e847f 	.word	0x001e847f
 8003ef4:	003d08ff 	.word	0x003d08ff
 8003ef8:	431bde83 	.word	0x431bde83
 8003efc:	10624dd3 	.word	0x10624dd3

08003f00 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003f00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003f02:	b08b      	sub	sp, #44	; 0x2c
 8003f04:	af06      	add	r7, sp, #24
 8003f06:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d101      	bne.n	8003f12 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003f0e:	2301      	movs	r3, #1
 8003f10:	e0d3      	b.n	80040ba <HAL_PCD_Init+0x1ba>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	f893 3229 	ldrb.w	r3, [r3, #553]	; 0x229
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d106      	bne.n	8003f2c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2200      	movs	r2, #0
 8003f22:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003f26:	6878      	ldr	r0, [r7, #4]
 8003f28:	f00e fd42 	bl	80129b0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2203      	movs	r2, #3
 8003f30:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f003 fe8a 	bl	8007c52 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	603b      	str	r3, [r7, #0]
 8003f44:	687e      	ldr	r6, [r7, #4]
 8003f46:	466d      	mov	r5, sp
 8003f48:	f106 0410 	add.w	r4, r6, #16
 8003f4c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003f4e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003f50:	6823      	ldr	r3, [r4, #0]
 8003f52:	602b      	str	r3, [r5, #0]
 8003f54:	1d33      	adds	r3, r6, #4
 8003f56:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003f58:	6838      	ldr	r0, [r7, #0]
 8003f5a:	f003 fe53 	bl	8007c04 <USB_CoreInit>
 8003f5e:	4603      	mov	r3, r0
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d005      	beq.n	8003f70 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2202      	movs	r2, #2
 8003f68:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	e0a4      	b.n	80040ba <HAL_PCD_Init+0x1ba>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	2100      	movs	r1, #0
 8003f76:	4618      	mov	r0, r3
 8003f78:	f003 fe87 	bl	8007c8a <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	73fb      	strb	r3, [r7, #15]
 8003f80:	e035      	b.n	8003fee <HAL_PCD_Init+0xee>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003f82:	7bfb      	ldrb	r3, [r7, #15]
 8003f84:	687a      	ldr	r2, [r7, #4]
 8003f86:	015b      	lsls	r3, r3, #5
 8003f88:	4413      	add	r3, r2
 8003f8a:	3329      	adds	r3, #41	; 0x29
 8003f8c:	2201      	movs	r2, #1
 8003f8e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003f90:	7bfb      	ldrb	r3, [r7, #15]
 8003f92:	687a      	ldr	r2, [r7, #4]
 8003f94:	015b      	lsls	r3, r3, #5
 8003f96:	4413      	add	r3, r2
 8003f98:	3328      	adds	r3, #40	; 0x28
 8003f9a:	7bfa      	ldrb	r2, [r7, #15]
 8003f9c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003f9e:	7bfb      	ldrb	r3, [r7, #15]
 8003fa0:	7bfa      	ldrb	r2, [r7, #15]
 8003fa2:	b291      	uxth	r1, r2
 8003fa4:	687a      	ldr	r2, [r7, #4]
 8003fa6:	015b      	lsls	r3, r3, #5
 8003fa8:	4413      	add	r3, r2
 8003faa:	3336      	adds	r3, #54	; 0x36
 8003fac:	460a      	mov	r2, r1
 8003fae:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003fb0:	7bfb      	ldrb	r3, [r7, #15]
 8003fb2:	687a      	ldr	r2, [r7, #4]
 8003fb4:	015b      	lsls	r3, r3, #5
 8003fb6:	4413      	add	r3, r2
 8003fb8:	332b      	adds	r3, #43	; 0x2b
 8003fba:	2200      	movs	r2, #0
 8003fbc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003fbe:	7bfb      	ldrb	r3, [r7, #15]
 8003fc0:	687a      	ldr	r2, [r7, #4]
 8003fc2:	015b      	lsls	r3, r3, #5
 8003fc4:	4413      	add	r3, r2
 8003fc6:	3338      	adds	r3, #56	; 0x38
 8003fc8:	2200      	movs	r2, #0
 8003fca:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003fcc:	7bfb      	ldrb	r3, [r7, #15]
 8003fce:	687a      	ldr	r2, [r7, #4]
 8003fd0:	015b      	lsls	r3, r3, #5
 8003fd2:	4413      	add	r3, r2
 8003fd4:	333c      	adds	r3, #60	; 0x3c
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003fda:	7bfb      	ldrb	r3, [r7, #15]
 8003fdc:	687a      	ldr	r2, [r7, #4]
 8003fde:	3302      	adds	r3, #2
 8003fe0:	015b      	lsls	r3, r3, #5
 8003fe2:	4413      	add	r3, r2
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003fe8:	7bfb      	ldrb	r3, [r7, #15]
 8003fea:	3301      	adds	r3, #1
 8003fec:	73fb      	strb	r3, [r7, #15]
 8003fee:	7bfa      	ldrb	r2, [r7, #15]
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	685b      	ldr	r3, [r3, #4]
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	d3c4      	bcc.n	8003f82 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	73fb      	strb	r3, [r7, #15]
 8003ffc:	e031      	b.n	8004062 <HAL_PCD_Init+0x162>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003ffe:	7bfb      	ldrb	r3, [r7, #15]
 8004000:	687a      	ldr	r2, [r7, #4]
 8004002:	015b      	lsls	r3, r3, #5
 8004004:	4413      	add	r3, r2
 8004006:	f203 1329 	addw	r3, r3, #297	; 0x129
 800400a:	2200      	movs	r2, #0
 800400c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800400e:	7bfb      	ldrb	r3, [r7, #15]
 8004010:	687a      	ldr	r2, [r7, #4]
 8004012:	015b      	lsls	r3, r3, #5
 8004014:	4413      	add	r3, r2
 8004016:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800401a:	7bfa      	ldrb	r2, [r7, #15]
 800401c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800401e:	7bfb      	ldrb	r3, [r7, #15]
 8004020:	687a      	ldr	r2, [r7, #4]
 8004022:	015b      	lsls	r3, r3, #5
 8004024:	4413      	add	r3, r2
 8004026:	f203 132b 	addw	r3, r3, #299	; 0x12b
 800402a:	2200      	movs	r2, #0
 800402c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800402e:	7bfb      	ldrb	r3, [r7, #15]
 8004030:	687a      	ldr	r2, [r7, #4]
 8004032:	015b      	lsls	r3, r3, #5
 8004034:	4413      	add	r3, r2
 8004036:	f503 739c 	add.w	r3, r3, #312	; 0x138
 800403a:	2200      	movs	r2, #0
 800403c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800403e:	7bfb      	ldrb	r3, [r7, #15]
 8004040:	687a      	ldr	r2, [r7, #4]
 8004042:	015b      	lsls	r3, r3, #5
 8004044:	4413      	add	r3, r2
 8004046:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 800404a:	2200      	movs	r2, #0
 800404c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800404e:	7bfb      	ldrb	r3, [r7, #15]
 8004050:	687a      	ldr	r2, [r7, #4]
 8004052:	330a      	adds	r3, #10
 8004054:	015b      	lsls	r3, r3, #5
 8004056:	4413      	add	r3, r2
 8004058:	2200      	movs	r2, #0
 800405a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800405c:	7bfb      	ldrb	r3, [r7, #15]
 800405e:	3301      	adds	r3, #1
 8004060:	73fb      	strb	r3, [r7, #15]
 8004062:	7bfa      	ldrb	r2, [r7, #15]
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	429a      	cmp	r2, r3
 800406a:	d3c8      	bcc.n	8003ffe <HAL_PCD_Init+0xfe>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	603b      	str	r3, [r7, #0]
 8004072:	687e      	ldr	r6, [r7, #4]
 8004074:	466d      	mov	r5, sp
 8004076:	f106 0410 	add.w	r4, r6, #16
 800407a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800407c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800407e:	6823      	ldr	r3, [r4, #0]
 8004080:	602b      	str	r3, [r5, #0]
 8004082:	1d33      	adds	r3, r6, #4
 8004084:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004086:	6838      	ldr	r0, [r7, #0]
 8004088:	f003 fe0b 	bl	8007ca2 <USB_DevInit>
 800408c:	4603      	mov	r3, r0
 800408e:	2b00      	cmp	r3, #0
 8004090:	d005      	beq.n	800409e <HAL_PCD_Init+0x19e>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2202      	movs	r2, #2
 8004096:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
    return HAL_ERROR;
 800409a:	2301      	movs	r3, #1
 800409c:	e00d      	b.n	80040ba <HAL_PCD_Init+0x1ba>
  }

  hpcd->USB_Address = 0U;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2200      	movs	r2, #0
 80040a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2201      	movs	r2, #1
 80040aa:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
  (void)USB_DevDisconnect(hpcd->Instance);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4618      	mov	r0, r3
 80040b4:	f004 fe49 	bl	8008d4a <USB_DevDisconnect>

  return HAL_OK;
 80040b8:	2300      	movs	r3, #0
}
 80040ba:	4618      	mov	r0, r3
 80040bc:	3714      	adds	r7, #20
 80040be:	46bd      	mov	sp, r7
 80040c0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080040c2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80040c2:	b580      	push	{r7, lr}
 80040c4:	b082      	sub	sp, #8
 80040c6:	af00      	add	r7, sp, #0
 80040c8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80040d0:	2b01      	cmp	r3, #1
 80040d2:	d101      	bne.n	80040d8 <HAL_PCD_Start+0x16>
 80040d4:	2302      	movs	r3, #2
 80040d6:	e016      	b.n	8004106 <HAL_PCD_Start+0x44>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2201      	movs	r2, #1
 80040dc:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 80040e0:	2101      	movs	r1, #1
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	f00e feb5 	bl	8012e52 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */
  (void)USB_DevConnect(hpcd->Instance);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	4618      	mov	r0, r3
 80040ee:	f004 fe22 	bl	8008d36 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4618      	mov	r0, r3
 80040f8:	f003 fd94 	bl	8007c24 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2200      	movs	r2, #0
 8004100:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8004104:	2300      	movs	r3, #0
}
 8004106:	4618      	mov	r0, r3
 8004108:	3708      	adds	r7, #8
 800410a:	46bd      	mov	sp, r7
 800410c:	bd80      	pop	{r7, pc}

0800410e <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800410e:	b580      	push	{r7, lr}
 8004110:	b082      	sub	sp, #8
 8004112:	af00      	add	r7, sp, #0
 8004114:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4618      	mov	r0, r3
 800411c:	f004 fe1f 	bl	8008d5e <USB_ReadInterrupts>
 8004120:	4603      	mov	r3, r0
 8004122:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004126:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800412a:	d102      	bne.n	8004132 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800412c:	6878      	ldr	r0, [r7, #4]
 800412e:	f000 fadf 	bl	80046f0 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	4618      	mov	r0, r3
 8004138:	f004 fe11 	bl	8008d5e <USB_ReadInterrupts>
 800413c:	4603      	mov	r3, r0
 800413e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004142:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004146:	d112      	bne.n	800416e <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004150:	b29a      	uxth	r2, r3
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800415a:	b292      	uxth	r2, r2
 800415c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8004160:	6878      	ldr	r0, [r7, #4]
 8004162:	f00e fca2 	bl	8012aaa <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8004166:	2100      	movs	r1, #0
 8004168:	6878      	ldr	r0, [r7, #4]
 800416a:	f000 f8de 	bl	800432a <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4618      	mov	r0, r3
 8004174:	f004 fdf3 	bl	8008d5e <USB_ReadInterrupts>
 8004178:	4603      	mov	r3, r0
 800417a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800417e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004182:	d10b      	bne.n	800419c <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800418c:	b29a      	uxth	r2, r3
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004196:	b292      	uxth	r2, r2
 8004198:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4618      	mov	r0, r3
 80041a2:	f004 fddc 	bl	8008d5e <USB_ReadInterrupts>
 80041a6:	4603      	mov	r3, r0
 80041a8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80041ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041b0:	d10b      	bne.n	80041ca <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80041ba:	b29a      	uxth	r2, r3
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80041c4:	b292      	uxth	r2, r2
 80041c6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4618      	mov	r0, r3
 80041d0:	f004 fdc5 	bl	8008d5e <USB_ReadInterrupts>
 80041d4:	4603      	mov	r3, r0
 80041d6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80041da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041de:	d126      	bne.n	800422e <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80041e8:	b29a      	uxth	r2, r3
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f022 0204 	bic.w	r2, r2, #4
 80041f2:	b292      	uxth	r2, r2
 80041f4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004200:	b29a      	uxth	r2, r3
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f022 0208 	bic.w	r2, r2, #8
 800420a:	b292      	uxth	r2, r2
 800420c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8004210:	6878      	ldr	r0, [r7, #4]
 8004212:	f00e fc83 	bl	8012b1c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800421e:	b29a      	uxth	r2, r3
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004228:	b292      	uxth	r2, r2
 800422a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	4618      	mov	r0, r3
 8004234:	f004 fd93 	bl	8008d5e <USB_ReadInterrupts>
 8004238:	4603      	mov	r3, r0
 800423a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800423e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004242:	d13d      	bne.n	80042c0 <HAL_PCD_IRQHandler+0x1b2>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800424c:	b29a      	uxth	r2, r3
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f042 0208 	orr.w	r2, r2, #8
 8004256:	b292      	uxth	r2, r2
 8004258:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004264:	b29a      	uxth	r2, r3
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800426e:	b292      	uxth	r2, r2
 8004270:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800427c:	b29a      	uxth	r2, r3
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f042 0204 	orr.w	r2, r2, #4
 8004286:	b292      	uxth	r2, r2
 8004288:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* WA: Clear Wakeup flag if raised with suspend signal */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4618      	mov	r0, r3
 8004292:	f004 fd64 	bl	8008d5e <USB_ReadInterrupts>
 8004296:	4603      	mov	r3, r0
 8004298:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800429c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042a0:	d10b      	bne.n	80042ba <HAL_PCD_IRQHandler+0x1ac>
    {
       __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80042aa:	b29a      	uxth	r2, r3
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80042b4:	b292      	uxth	r2, r2
 80042b6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80042ba:	6878      	ldr	r0, [r7, #4]
 80042bc:	f00e fc14 	bl	8012ae8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4618      	mov	r0, r3
 80042c6:	f004 fd4a 	bl	8008d5e <USB_ReadInterrupts>
 80042ca:	4603      	mov	r3, r0
 80042cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80042d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80042d4:	d10e      	bne.n	80042f4 <HAL_PCD_IRQHandler+0x1e6>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80042de:	b29a      	uxth	r2, r3
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80042e8:	b292      	uxth	r2, r2
 80042ea:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80042ee:	6878      	ldr	r0, [r7, #4]
 80042f0:	f00e fbcd 	bl	8012a8e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4618      	mov	r0, r3
 80042fa:	f004 fd30 	bl	8008d5e <USB_ReadInterrupts>
 80042fe:	4603      	mov	r3, r0
 8004300:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004304:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004308:	d10b      	bne.n	8004322 <HAL_PCD_IRQHandler+0x214>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004312:	b29a      	uxth	r2, r3
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800431c:	b292      	uxth	r2, r2
 800431e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8004322:	bf00      	nop
 8004324:	3708      	adds	r7, #8
 8004326:	46bd      	mov	sp, r7
 8004328:	bd80      	pop	{r7, pc}

0800432a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800432a:	b580      	push	{r7, lr}
 800432c:	b082      	sub	sp, #8
 800432e:	af00      	add	r7, sp, #0
 8004330:	6078      	str	r0, [r7, #4]
 8004332:	460b      	mov	r3, r1
 8004334:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 800433c:	2b01      	cmp	r3, #1
 800433e:	d101      	bne.n	8004344 <HAL_PCD_SetAddress+0x1a>
 8004340:	2302      	movs	r3, #2
 8004342:	e013      	b.n	800436c <HAL_PCD_SetAddress+0x42>
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2201      	movs	r2, #1
 8004348:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  hpcd->USB_Address = address;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	78fa      	ldrb	r2, [r7, #3]
 8004350:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	78fa      	ldrb	r2, [r7, #3]
 800435a:	4611      	mov	r1, r2
 800435c:	4618      	mov	r0, r3
 800435e:	f004 fcd7 	bl	8008d10 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2200      	movs	r2, #0
 8004366:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 800436a:	2300      	movs	r3, #0
}
 800436c:	4618      	mov	r0, r3
 800436e:	3708      	adds	r7, #8
 8004370:	46bd      	mov	sp, r7
 8004372:	bd80      	pop	{r7, pc}

08004374 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b084      	sub	sp, #16
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
 800437c:	4608      	mov	r0, r1
 800437e:	4611      	mov	r1, r2
 8004380:	461a      	mov	r2, r3
 8004382:	4603      	mov	r3, r0
 8004384:	70fb      	strb	r3, [r7, #3]
 8004386:	460b      	mov	r3, r1
 8004388:	803b      	strh	r3, [r7, #0]
 800438a:	4613      	mov	r3, r2
 800438c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800438e:	2300      	movs	r3, #0
 8004390:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004392:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004396:	2b00      	cmp	r3, #0
 8004398:	da0b      	bge.n	80043b2 <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800439a:	78fb      	ldrb	r3, [r7, #3]
 800439c:	f003 0307 	and.w	r3, r3, #7
 80043a0:	015b      	lsls	r3, r3, #5
 80043a2:	3328      	adds	r3, #40	; 0x28
 80043a4:	687a      	ldr	r2, [r7, #4]
 80043a6:	4413      	add	r3, r2
 80043a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2201      	movs	r2, #1
 80043ae:	705a      	strb	r2, [r3, #1]
 80043b0:	e00b      	b.n	80043ca <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80043b2:	78fb      	ldrb	r3, [r7, #3]
 80043b4:	f003 0307 	and.w	r3, r3, #7
 80043b8:	015b      	lsls	r3, r3, #5
 80043ba:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80043be:	687a      	ldr	r2, [r7, #4]
 80043c0:	4413      	add	r3, r2
 80043c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2200      	movs	r2, #0
 80043c8:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80043ca:	78fb      	ldrb	r3, [r7, #3]
 80043cc:	f003 0307 	and.w	r3, r3, #7
 80043d0:	b2da      	uxtb	r2, r3
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80043d6:	883a      	ldrh	r2, [r7, #0]
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	78ba      	ldrb	r2, [r7, #2]
 80043e0:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	785b      	ldrb	r3, [r3, #1]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d004      	beq.n	80043f4 <HAL_PCD_EP_Open+0x80>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	781b      	ldrb	r3, [r3, #0]
 80043ee:	b29a      	uxth	r2, r3
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80043f4:	78bb      	ldrb	r3, [r7, #2]
 80043f6:	2b02      	cmp	r3, #2
 80043f8:	d102      	bne.n	8004400 <HAL_PCD_EP_Open+0x8c>
  {
    ep->data_pid_start = 0U;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2200      	movs	r2, #0
 80043fe:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8004406:	2b01      	cmp	r3, #1
 8004408:	d101      	bne.n	800440e <HAL_PCD_EP_Open+0x9a>
 800440a:	2302      	movs	r3, #2
 800440c:	e00e      	b.n	800442c <HAL_PCD_EP_Open+0xb8>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2201      	movs	r2, #1
 8004412:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	68f9      	ldr	r1, [r7, #12]
 800441c:	4618      	mov	r0, r3
 800441e:	f003 fc65 	bl	8007cec <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2200      	movs	r2, #0
 8004426:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return ret;
 800442a:	7afb      	ldrb	r3, [r7, #11]
}
 800442c:	4618      	mov	r0, r3
 800442e:	3710      	adds	r7, #16
 8004430:	46bd      	mov	sp, r7
 8004432:	bd80      	pop	{r7, pc}

08004434 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b084      	sub	sp, #16
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
 800443c:	460b      	mov	r3, r1
 800443e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004440:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004444:	2b00      	cmp	r3, #0
 8004446:	da0b      	bge.n	8004460 <HAL_PCD_EP_Close+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004448:	78fb      	ldrb	r3, [r7, #3]
 800444a:	f003 0307 	and.w	r3, r3, #7
 800444e:	015b      	lsls	r3, r3, #5
 8004450:	3328      	adds	r3, #40	; 0x28
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	4413      	add	r3, r2
 8004456:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	2201      	movs	r2, #1
 800445c:	705a      	strb	r2, [r3, #1]
 800445e:	e00b      	b.n	8004478 <HAL_PCD_EP_Close+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004460:	78fb      	ldrb	r3, [r7, #3]
 8004462:	f003 0307 	and.w	r3, r3, #7
 8004466:	015b      	lsls	r3, r3, #5
 8004468:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800446c:	687a      	ldr	r2, [r7, #4]
 800446e:	4413      	add	r3, r2
 8004470:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	2200      	movs	r2, #0
 8004476:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004478:	78fb      	ldrb	r3, [r7, #3]
 800447a:	f003 0307 	and.w	r3, r3, #7
 800447e:	b2da      	uxtb	r2, r3
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 800448a:	2b01      	cmp	r3, #1
 800448c:	d101      	bne.n	8004492 <HAL_PCD_EP_Close+0x5e>
 800448e:	2302      	movs	r3, #2
 8004490:	e00e      	b.n	80044b0 <HAL_PCD_EP_Close+0x7c>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2201      	movs	r2, #1
 8004496:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	68f9      	ldr	r1, [r7, #12]
 80044a0:	4618      	mov	r0, r3
 80044a2:	f003 ff11 	bl	80082c8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2200      	movs	r2, #0
 80044aa:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 80044ae:	2300      	movs	r3, #0
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	3710      	adds	r7, #16
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bd80      	pop	{r7, pc}

080044b8 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b086      	sub	sp, #24
 80044bc:	af00      	add	r7, sp, #0
 80044be:	60f8      	str	r0, [r7, #12]
 80044c0:	607a      	str	r2, [r7, #4]
 80044c2:	603b      	str	r3, [r7, #0]
 80044c4:	460b      	mov	r3, r1
 80044c6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80044c8:	7afb      	ldrb	r3, [r7, #11]
 80044ca:	f003 0307 	and.w	r3, r3, #7
 80044ce:	015b      	lsls	r3, r3, #5
 80044d0:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80044d4:	68fa      	ldr	r2, [r7, #12]
 80044d6:	4413      	add	r3, r2
 80044d8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	687a      	ldr	r2, [r7, #4]
 80044de:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80044e0:	697b      	ldr	r3, [r7, #20]
 80044e2:	683a      	ldr	r2, [r7, #0]
 80044e4:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80044e6:	697b      	ldr	r3, [r7, #20]
 80044e8:	2200      	movs	r2, #0
 80044ea:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	2200      	movs	r2, #0
 80044f0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80044f2:	7afb      	ldrb	r3, [r7, #11]
 80044f4:	f003 0307 	and.w	r3, r3, #7
 80044f8:	b2da      	uxtb	r2, r3
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80044fe:	7afb      	ldrb	r3, [r7, #11]
 8004500:	f003 0307 	and.w	r3, r3, #7
 8004504:	2b00      	cmp	r3, #0
 8004506:	d106      	bne.n	8004516 <HAL_PCD_EP_Receive+0x5e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	6979      	ldr	r1, [r7, #20]
 800450e:	4618      	mov	r0, r3
 8004510:	f004 f870 	bl	80085f4 <USB_EPStartXfer>
 8004514:	e005      	b.n	8004522 <HAL_PCD_EP_Receive+0x6a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	6979      	ldr	r1, [r7, #20]
 800451c:	4618      	mov	r0, r3
 800451e:	f004 f869 	bl	80085f4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004522:	2300      	movs	r3, #0
}
 8004524:	4618      	mov	r0, r3
 8004526:	3718      	adds	r7, #24
 8004528:	46bd      	mov	sp, r7
 800452a:	bd80      	pop	{r7, pc}

0800452c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b086      	sub	sp, #24
 8004530:	af00      	add	r7, sp, #0
 8004532:	60f8      	str	r0, [r7, #12]
 8004534:	607a      	str	r2, [r7, #4]
 8004536:	603b      	str	r3, [r7, #0]
 8004538:	460b      	mov	r3, r1
 800453a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800453c:	7afb      	ldrb	r3, [r7, #11]
 800453e:	f003 0307 	and.w	r3, r3, #7
 8004542:	015b      	lsls	r3, r3, #5
 8004544:	3328      	adds	r3, #40	; 0x28
 8004546:	68fa      	ldr	r2, [r7, #12]
 8004548:	4413      	add	r3, r2
 800454a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800454c:	697b      	ldr	r3, [r7, #20]
 800454e:	687a      	ldr	r2, [r7, #4]
 8004550:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	683a      	ldr	r2, [r7, #0]
 8004556:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	2200      	movs	r2, #0
 800455c:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	2201      	movs	r2, #1
 8004562:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004564:	7afb      	ldrb	r3, [r7, #11]
 8004566:	f003 0307 	and.w	r3, r3, #7
 800456a:	b2da      	uxtb	r2, r3
 800456c:	697b      	ldr	r3, [r7, #20]
 800456e:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004570:	7afb      	ldrb	r3, [r7, #11]
 8004572:	f003 0307 	and.w	r3, r3, #7
 8004576:	2b00      	cmp	r3, #0
 8004578:	d106      	bne.n	8004588 <HAL_PCD_EP_Transmit+0x5c>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	6979      	ldr	r1, [r7, #20]
 8004580:	4618      	mov	r0, r3
 8004582:	f004 f837 	bl	80085f4 <USB_EPStartXfer>
 8004586:	e005      	b.n	8004594 <HAL_PCD_EP_Transmit+0x68>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	6979      	ldr	r1, [r7, #20]
 800458e:	4618      	mov	r0, r3
 8004590:	f004 f830 	bl	80085f4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004594:	2300      	movs	r3, #0
}
 8004596:	4618      	mov	r0, r3
 8004598:	3718      	adds	r7, #24
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}

0800459e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800459e:	b580      	push	{r7, lr}
 80045a0:	b084      	sub	sp, #16
 80045a2:	af00      	add	r7, sp, #0
 80045a4:	6078      	str	r0, [r7, #4]
 80045a6:	460b      	mov	r3, r1
 80045a8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80045aa:	78fb      	ldrb	r3, [r7, #3]
 80045ac:	f003 0207 	and.w	r2, r3, #7
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	429a      	cmp	r2, r3
 80045b6:	d901      	bls.n	80045bc <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80045b8:	2301      	movs	r3, #1
 80045ba:	e046      	b.n	800464a <HAL_PCD_EP_SetStall+0xac>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80045bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	da0b      	bge.n	80045dc <HAL_PCD_EP_SetStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80045c4:	78fb      	ldrb	r3, [r7, #3]
 80045c6:	f003 0307 	and.w	r3, r3, #7
 80045ca:	015b      	lsls	r3, r3, #5
 80045cc:	3328      	adds	r3, #40	; 0x28
 80045ce:	687a      	ldr	r2, [r7, #4]
 80045d0:	4413      	add	r3, r2
 80045d2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2201      	movs	r2, #1
 80045d8:	705a      	strb	r2, [r3, #1]
 80045da:	e009      	b.n	80045f0 <HAL_PCD_EP_SetStall+0x52>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80045dc:	78fb      	ldrb	r3, [r7, #3]
 80045de:	015b      	lsls	r3, r3, #5
 80045e0:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80045e4:	687a      	ldr	r2, [r7, #4]
 80045e6:	4413      	add	r3, r2
 80045e8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2200      	movs	r2, #0
 80045ee:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2201      	movs	r2, #1
 80045f4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80045f6:	78fb      	ldrb	r3, [r7, #3]
 80045f8:	f003 0307 	and.w	r3, r3, #7
 80045fc:	b2da      	uxtb	r2, r3
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8004608:	2b01      	cmp	r3, #1
 800460a:	d101      	bne.n	8004610 <HAL_PCD_EP_SetStall+0x72>
 800460c:	2302      	movs	r3, #2
 800460e:	e01c      	b.n	800464a <HAL_PCD_EP_SetStall+0xac>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2201      	movs	r2, #1
 8004614:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	68f9      	ldr	r1, [r7, #12]
 800461e:	4618      	mov	r0, r3
 8004620:	f004 faa0 	bl	8008b64 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004624:	78fb      	ldrb	r3, [r7, #3]
 8004626:	f003 0307 	and.w	r3, r3, #7
 800462a:	2b00      	cmp	r3, #0
 800462c:	d108      	bne.n	8004640 <HAL_PCD_EP_SetStall+0xa2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681a      	ldr	r2, [r3, #0]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8004638:	4619      	mov	r1, r3
 800463a:	4610      	mov	r0, r2
 800463c:	f004 fb9e 	bl	8008d7c <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2200      	movs	r2, #0
 8004644:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8004648:	2300      	movs	r3, #0
}
 800464a:	4618      	mov	r0, r3
 800464c:	3710      	adds	r7, #16
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}

08004652 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004652:	b580      	push	{r7, lr}
 8004654:	b084      	sub	sp, #16
 8004656:	af00      	add	r7, sp, #0
 8004658:	6078      	str	r0, [r7, #4]
 800465a:	460b      	mov	r3, r1
 800465c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800465e:	78fb      	ldrb	r3, [r7, #3]
 8004660:	f003 020f 	and.w	r2, r3, #15
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	429a      	cmp	r2, r3
 800466a:	d901      	bls.n	8004670 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800466c:	2301      	movs	r3, #1
 800466e:	e03a      	b.n	80046e6 <HAL_PCD_EP_ClrStall+0x94>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004670:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004674:	2b00      	cmp	r3, #0
 8004676:	da0b      	bge.n	8004690 <HAL_PCD_EP_ClrStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004678:	78fb      	ldrb	r3, [r7, #3]
 800467a:	f003 0307 	and.w	r3, r3, #7
 800467e:	015b      	lsls	r3, r3, #5
 8004680:	3328      	adds	r3, #40	; 0x28
 8004682:	687a      	ldr	r2, [r7, #4]
 8004684:	4413      	add	r3, r2
 8004686:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	2201      	movs	r2, #1
 800468c:	705a      	strb	r2, [r3, #1]
 800468e:	e00b      	b.n	80046a8 <HAL_PCD_EP_ClrStall+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004690:	78fb      	ldrb	r3, [r7, #3]
 8004692:	f003 0307 	and.w	r3, r3, #7
 8004696:	015b      	lsls	r3, r3, #5
 8004698:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800469c:	687a      	ldr	r2, [r7, #4]
 800469e:	4413      	add	r3, r2
 80046a0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	2200      	movs	r2, #0
 80046a6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2200      	movs	r2, #0
 80046ac:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80046ae:	78fb      	ldrb	r3, [r7, #3]
 80046b0:	f003 0307 	and.w	r3, r3, #7
 80046b4:	b2da      	uxtb	r2, r3
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80046c0:	2b01      	cmp	r3, #1
 80046c2:	d101      	bne.n	80046c8 <HAL_PCD_EP_ClrStall+0x76>
 80046c4:	2302      	movs	r3, #2
 80046c6:	e00e      	b.n	80046e6 <HAL_PCD_EP_ClrStall+0x94>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2201      	movs	r2, #1
 80046cc:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	68f9      	ldr	r1, [r7, #12]
 80046d6:	4618      	mov	r0, r3
 80046d8:	f004 fa86 	bl	8008be8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2200      	movs	r2, #0
 80046e0:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 80046e4:	2300      	movs	r3, #0
}
 80046e6:	4618      	mov	r0, r3
 80046e8:	3710      	adds	r7, #16
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bd80      	pop	{r7, pc}
	...

080046f0 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80046f0:	b590      	push	{r4, r7, lr}
 80046f2:	b089      	sub	sp, #36	; 0x24
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  uint16_t wIstr;
  uint16_t wEPVal;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80046f8:	e282      	b.n	8004c00 <PCD_EP_ISR_Handler+0x510>
  {
    wIstr = hpcd->Instance->ISTR;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004702:	82fb      	strh	r3, [r7, #22]
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8004704:	8afb      	ldrh	r3, [r7, #22]
 8004706:	b2db      	uxtb	r3, r3
 8004708:	f003 030f 	and.w	r3, r3, #15
 800470c:	757b      	strb	r3, [r7, #21]

    if (epindex == 0U)
 800470e:	7d7b      	ldrb	r3, [r7, #21]
 8004710:	2b00      	cmp	r3, #0
 8004712:	f040 8142 	bne.w	800499a <PCD_EP_ISR_Handler+0x2aa>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8004716:	8afb      	ldrh	r3, [r7, #22]
 8004718:	f003 0310 	and.w	r3, r3, #16
 800471c:	2b00      	cmp	r3, #0
 800471e:	d151      	bne.n	80047c4 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	881b      	ldrh	r3, [r3, #0]
 8004726:	b29b      	uxth	r3, r3
 8004728:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800472c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004730:	b29c      	uxth	r4, r3
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681a      	ldr	r2, [r3, #0]
 8004736:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 800473a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800473e:	b29b      	uxth	r3, r3
 8004740:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	3328      	adds	r3, #40	; 0x28
 8004746:	60fb      	str	r3, [r7, #12]

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004750:	b29b      	uxth	r3, r3
 8004752:	461a      	mov	r2, r3
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	781b      	ldrb	r3, [r3, #0]
 8004758:	00db      	lsls	r3, r3, #3
 800475a:	4413      	add	r3, r2
 800475c:	3302      	adds	r3, #2
 800475e:	005b      	lsls	r3, r3, #1
 8004760:	687a      	ldr	r2, [r7, #4]
 8004762:	6812      	ldr	r2, [r2, #0]
 8004764:	4413      	add	r3, r2
 8004766:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800476a:	881b      	ldrh	r3, [r3, #0]
 800476c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	695a      	ldr	r2, [r3, #20]
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	69db      	ldr	r3, [r3, #28]
 800477c:	441a      	add	r2, r3
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8004782:	2100      	movs	r1, #0
 8004784:	6878      	ldr	r0, [r7, #4]
 8004786:	f00e f96b 	bl	8012a60 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004790:	b2db      	uxtb	r3, r3
 8004792:	2b00      	cmp	r3, #0
 8004794:	f000 8234 	beq.w	8004c00 <PCD_EP_ISR_Handler+0x510>
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	699b      	ldr	r3, [r3, #24]
 800479c:	2b00      	cmp	r3, #0
 800479e:	f040 822f 	bne.w	8004c00 <PCD_EP_ISR_Handler+0x510>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80047a8:	b2db      	uxtb	r3, r3
 80047aa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80047ae:	b2da      	uxtb	r2, r3
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	b292      	uxth	r2, r2
 80047b6:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2200      	movs	r2, #0
 80047be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80047c2:	e21d      	b.n	8004c00 <PCD_EP_ISR_Handler+0x510>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80047ca:	60fb      	str	r3, [r7, #12]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	881b      	ldrh	r3, [r3, #0]
 80047d2:	827b      	strh	r3, [r7, #18]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80047d4:	8a7b      	ldrh	r3, [r7, #18]
 80047d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d033      	beq.n	8004846 <PCD_EP_ISR_Handler+0x156>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80047e6:	b29b      	uxth	r3, r3
 80047e8:	461a      	mov	r2, r3
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	781b      	ldrb	r3, [r3, #0]
 80047ee:	00db      	lsls	r3, r3, #3
 80047f0:	4413      	add	r3, r2
 80047f2:	3306      	adds	r3, #6
 80047f4:	005b      	lsls	r3, r3, #1
 80047f6:	687a      	ldr	r2, [r7, #4]
 80047f8:	6812      	ldr	r2, [r2, #0]
 80047fa:	4413      	add	r3, r2
 80047fc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004800:	881b      	ldrh	r3, [r3, #0]
 8004802:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6818      	ldr	r0, [r3, #0]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	f503 710c 	add.w	r1, r3, #560	; 0x230
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800481c:	b29b      	uxth	r3, r3
 800481e:	f004 fafc 	bl	8008e1a <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1*/
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	881b      	ldrh	r3, [r3, #0]
 8004828:	b29a      	uxth	r2, r3
 800482a:	f640 738f 	movw	r3, #3983	; 0xf8f
 800482e:	4013      	ands	r3, r2
 8004830:	b29c      	uxth	r4, r3
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 800483a:	b292      	uxth	r2, r2
 800483c:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 800483e:	6878      	ldr	r0, [r7, #4]
 8004840:	f00e f8e4 	bl	8012a0c <HAL_PCD_SetupStageCallback>
 8004844:	e1dc      	b.n	8004c00 <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004846:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800484a:	2b00      	cmp	r3, #0
 800484c:	f280 81d8 	bge.w	8004c00 <PCD_EP_ISR_Handler+0x510>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	881b      	ldrh	r3, [r3, #0]
 8004856:	b29a      	uxth	r2, r3
 8004858:	f640 738f 	movw	r3, #3983	; 0xf8f
 800485c:	4013      	ands	r3, r2
 800485e:	b29c      	uxth	r4, r3
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8004868:	b292      	uxth	r2, r2
 800486a:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004874:	b29b      	uxth	r3, r3
 8004876:	461a      	mov	r2, r3
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	781b      	ldrb	r3, [r3, #0]
 800487c:	00db      	lsls	r3, r3, #3
 800487e:	4413      	add	r3, r2
 8004880:	3306      	adds	r3, #6
 8004882:	005b      	lsls	r3, r3, #1
 8004884:	687a      	ldr	r2, [r7, #4]
 8004886:	6812      	ldr	r2, [r2, #0]
 8004888:	4413      	add	r3, r2
 800488a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800488e:	881b      	ldrh	r3, [r3, #0]
 8004890:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	69db      	ldr	r3, [r3, #28]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d019      	beq.n	80048d4 <PCD_EP_ISR_Handler+0x1e4>
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	695b      	ldr	r3, [r3, #20]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d015      	beq.n	80048d4 <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6818      	ldr	r0, [r3, #0]
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	6959      	ldr	r1, [r3, #20]
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80048b8:	b29b      	uxth	r3, r3
 80048ba:	f004 faae 	bl	8008e1a <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	695a      	ldr	r2, [r3, #20]
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	69db      	ldr	r3, [r3, #28]
 80048c6:	441a      	add	r2, r3
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80048cc:	2100      	movs	r1, #0
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	f00e f8ae 	bl	8012a30 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	461c      	mov	r4, r3
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80048e2:	b29b      	uxth	r3, r3
 80048e4:	441c      	add	r4, r3
 80048e6:	f204 430c 	addw	r3, r4, #1036	; 0x40c
 80048ea:	461c      	mov	r4, r3
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	691b      	ldr	r3, [r3, #16]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d10e      	bne.n	8004912 <PCD_EP_ISR_Handler+0x222>
 80048f4:	8823      	ldrh	r3, [r4, #0]
 80048f6:	b29b      	uxth	r3, r3
 80048f8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80048fc:	b29b      	uxth	r3, r3
 80048fe:	8023      	strh	r3, [r4, #0]
 8004900:	8823      	ldrh	r3, [r4, #0]
 8004902:	b29b      	uxth	r3, r3
 8004904:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004908:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800490c:	b29b      	uxth	r3, r3
 800490e:	8023      	strh	r3, [r4, #0]
 8004910:	e02d      	b.n	800496e <PCD_EP_ISR_Handler+0x27e>
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	691b      	ldr	r3, [r3, #16]
 8004916:	2b3e      	cmp	r3, #62	; 0x3e
 8004918:	d812      	bhi.n	8004940 <PCD_EP_ISR_Handler+0x250>
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	691b      	ldr	r3, [r3, #16]
 800491e:	085b      	lsrs	r3, r3, #1
 8004920:	61bb      	str	r3, [r7, #24]
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	691b      	ldr	r3, [r3, #16]
 8004926:	f003 0301 	and.w	r3, r3, #1
 800492a:	2b00      	cmp	r3, #0
 800492c:	d002      	beq.n	8004934 <PCD_EP_ISR_Handler+0x244>
 800492e:	69bb      	ldr	r3, [r7, #24]
 8004930:	3301      	adds	r3, #1
 8004932:	61bb      	str	r3, [r7, #24]
 8004934:	69bb      	ldr	r3, [r7, #24]
 8004936:	b29b      	uxth	r3, r3
 8004938:	029b      	lsls	r3, r3, #10
 800493a:	b29b      	uxth	r3, r3
 800493c:	8023      	strh	r3, [r4, #0]
 800493e:	e016      	b.n	800496e <PCD_EP_ISR_Handler+0x27e>
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	691b      	ldr	r3, [r3, #16]
 8004944:	095b      	lsrs	r3, r3, #5
 8004946:	61bb      	str	r3, [r7, #24]
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	691b      	ldr	r3, [r3, #16]
 800494c:	f003 031f 	and.w	r3, r3, #31
 8004950:	2b00      	cmp	r3, #0
 8004952:	d102      	bne.n	800495a <PCD_EP_ISR_Handler+0x26a>
 8004954:	69bb      	ldr	r3, [r7, #24]
 8004956:	3b01      	subs	r3, #1
 8004958:	61bb      	str	r3, [r7, #24]
 800495a:	69bb      	ldr	r3, [r7, #24]
 800495c:	b29b      	uxth	r3, r3
 800495e:	029b      	lsls	r3, r3, #10
 8004960:	b29b      	uxth	r3, r3
 8004962:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004966:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800496a:	b29b      	uxth	r3, r3
 800496c:	8023      	strh	r3, [r4, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	881b      	ldrh	r3, [r3, #0]
 8004974:	b29b      	uxth	r3, r3
 8004976:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800497a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800497e:	b29c      	uxth	r4, r3
 8004980:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004984:	b29c      	uxth	r4, r3
 8004986:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 800498a:	b29c      	uxth	r4, r3
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681a      	ldr	r2, [r3, #0]
 8004990:	4ba2      	ldr	r3, [pc, #648]	; (8004c1c <PCD_EP_ISR_Handler+0x52c>)
 8004992:	4323      	orrs	r3, r4
 8004994:	b29b      	uxth	r3, r3
 8004996:	8013      	strh	r3, [r2, #0]
 8004998:	e132      	b.n	8004c00 <PCD_EP_ISR_Handler+0x510>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	461a      	mov	r2, r3
 80049a0:	7d7b      	ldrb	r3, [r7, #21]
 80049a2:	009b      	lsls	r3, r3, #2
 80049a4:	4413      	add	r3, r2
 80049a6:	881b      	ldrh	r3, [r3, #0]
 80049a8:	827b      	strh	r3, [r7, #18]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80049aa:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	f280 80d1 	bge.w	8004b56 <PCD_EP_ISR_Handler+0x466>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	461a      	mov	r2, r3
 80049ba:	7d7b      	ldrb	r3, [r7, #21]
 80049bc:	009b      	lsls	r3, r3, #2
 80049be:	4413      	add	r3, r2
 80049c0:	881b      	ldrh	r3, [r3, #0]
 80049c2:	b29a      	uxth	r2, r3
 80049c4:	f640 738f 	movw	r3, #3983	; 0xf8f
 80049c8:	4013      	ands	r3, r2
 80049ca:	b29c      	uxth	r4, r3
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	461a      	mov	r2, r3
 80049d2:	7d7b      	ldrb	r3, [r7, #21]
 80049d4:	009b      	lsls	r3, r3, #2
 80049d6:	4413      	add	r3, r2
 80049d8:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 80049dc:	b292      	uxth	r2, r2
 80049de:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80049e0:	7d7b      	ldrb	r3, [r7, #21]
 80049e2:	015b      	lsls	r3, r3, #5
 80049e4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80049e8:	687a      	ldr	r2, [r7, #4]
 80049ea:	4413      	add	r3, r2
 80049ec:	60fb      	str	r3, [r7, #12]

        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	7b1b      	ldrb	r3, [r3, #12]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d121      	bne.n	8004a3a <PCD_EP_ISR_Handler+0x34a>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80049fe:	b29b      	uxth	r3, r3
 8004a00:	461a      	mov	r2, r3
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	781b      	ldrb	r3, [r3, #0]
 8004a06:	00db      	lsls	r3, r3, #3
 8004a08:	4413      	add	r3, r2
 8004a0a:	3306      	adds	r3, #6
 8004a0c:	005b      	lsls	r3, r3, #1
 8004a0e:	687a      	ldr	r2, [r7, #4]
 8004a10:	6812      	ldr	r2, [r2, #0]
 8004a12:	4413      	add	r3, r2
 8004a14:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004a18:	881b      	ldrh	r3, [r3, #0]
 8004a1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004a1e:	83fb      	strh	r3, [r7, #30]
          if (count != 0U)
 8004a20:	8bfb      	ldrh	r3, [r7, #30]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d072      	beq.n	8004b0c <PCD_EP_ISR_Handler+0x41c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6818      	ldr	r0, [r3, #0]
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	6959      	ldr	r1, [r3, #20]
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	88da      	ldrh	r2, [r3, #6]
 8004a32:	8bfb      	ldrh	r3, [r7, #30]
 8004a34:	f004 f9f1 	bl	8008e1a <USB_ReadPMA>
 8004a38:	e068      	b.n	8004b0c <PCD_EP_ISR_Handler+0x41c>
          }
        }
        else
        {
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	461a      	mov	r2, r3
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	781b      	ldrb	r3, [r3, #0]
 8004a44:	009b      	lsls	r3, r3, #2
 8004a46:	4413      	add	r3, r2
 8004a48:	881b      	ldrh	r3, [r3, #0]
 8004a4a:	b29b      	uxth	r3, r3
 8004a4c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d021      	beq.n	8004a98 <PCD_EP_ISR_Handler+0x3a8>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004a5c:	b29b      	uxth	r3, r3
 8004a5e:	461a      	mov	r2, r3
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	781b      	ldrb	r3, [r3, #0]
 8004a64:	00db      	lsls	r3, r3, #3
 8004a66:	4413      	add	r3, r2
 8004a68:	3302      	adds	r3, #2
 8004a6a:	005b      	lsls	r3, r3, #1
 8004a6c:	687a      	ldr	r2, [r7, #4]
 8004a6e:	6812      	ldr	r2, [r2, #0]
 8004a70:	4413      	add	r3, r2
 8004a72:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004a76:	881b      	ldrh	r3, [r3, #0]
 8004a78:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004a7c:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 8004a7e:	8bfb      	ldrh	r3, [r7, #30]
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d02a      	beq.n	8004ada <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6818      	ldr	r0, [r3, #0]
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	6959      	ldr	r1, [r3, #20]
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	891a      	ldrh	r2, [r3, #8]
 8004a90:	8bfb      	ldrh	r3, [r7, #30]
 8004a92:	f004 f9c2 	bl	8008e1a <USB_ReadPMA>
 8004a96:	e020      	b.n	8004ada <PCD_EP_ISR_Handler+0x3ea>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004aa0:	b29b      	uxth	r3, r3
 8004aa2:	461a      	mov	r2, r3
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	781b      	ldrb	r3, [r3, #0]
 8004aa8:	00db      	lsls	r3, r3, #3
 8004aaa:	4413      	add	r3, r2
 8004aac:	3306      	adds	r3, #6
 8004aae:	005b      	lsls	r3, r3, #1
 8004ab0:	687a      	ldr	r2, [r7, #4]
 8004ab2:	6812      	ldr	r2, [r2, #0]
 8004ab4:	4413      	add	r3, r2
 8004ab6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004aba:	881b      	ldrh	r3, [r3, #0]
 8004abc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004ac0:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 8004ac2:	8bfb      	ldrh	r3, [r7, #30]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d008      	beq.n	8004ada <PCD_EP_ISR_Handler+0x3ea>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6818      	ldr	r0, [r3, #0]
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	6959      	ldr	r1, [r3, #20]
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	895a      	ldrh	r2, [r3, #10]
 8004ad4:	8bfb      	ldrh	r3, [r7, #30]
 8004ad6:	f004 f9a0 	bl	8008e1a <USB_ReadPMA>
            }
          }
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	461a      	mov	r2, r3
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	781b      	ldrb	r3, [r3, #0]
 8004ae4:	009b      	lsls	r3, r3, #2
 8004ae6:	4413      	add	r3, r2
 8004ae8:	881b      	ldrh	r3, [r3, #0]
 8004aea:	b29b      	uxth	r3, r3
 8004aec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004af0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004af4:	b29c      	uxth	r4, r3
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	461a      	mov	r2, r3
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	781b      	ldrb	r3, [r3, #0]
 8004b00:	009b      	lsls	r3, r3, #2
 8004b02:	441a      	add	r2, r3
 8004b04:	4b46      	ldr	r3, [pc, #280]	; (8004c20 <PCD_EP_ISR_Handler+0x530>)
 8004b06:	4323      	orrs	r3, r4
 8004b08:	b29b      	uxth	r3, r3
 8004b0a:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count += count;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	69da      	ldr	r2, [r3, #28]
 8004b10:	8bfb      	ldrh	r3, [r7, #30]
 8004b12:	441a      	add	r2, r3
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	695a      	ldr	r2, [r3, #20]
 8004b1c:	8bfb      	ldrh	r3, [r7, #30]
 8004b1e:	441a      	add	r2, r3
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	699b      	ldr	r3, [r3, #24]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d004      	beq.n	8004b36 <PCD_EP_ISR_Handler+0x446>
 8004b2c:	8bfa      	ldrh	r2, [r7, #30]
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	691b      	ldr	r3, [r3, #16]
 8004b32:	429a      	cmp	r2, r3
 8004b34:	d206      	bcs.n	8004b44 <PCD_EP_ISR_Handler+0x454>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	781b      	ldrb	r3, [r3, #0]
 8004b3a:	4619      	mov	r1, r3
 8004b3c:	6878      	ldr	r0, [r7, #4]
 8004b3e:	f00d ff77 	bl	8012a30 <HAL_PCD_DataOutStageCallback>
 8004b42:	e008      	b.n	8004b56 <PCD_EP_ISR_Handler+0x466>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	7819      	ldrb	r1, [r3, #0]
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	695a      	ldr	r2, [r3, #20]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	699b      	ldr	r3, [r3, #24]
 8004b50:	6878      	ldr	r0, [r7, #4]
 8004b52:	f7ff fcb1 	bl	80044b8 <HAL_PCD_EP_Receive>
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8004b56:	8a7b      	ldrh	r3, [r7, #18]
 8004b58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d04f      	beq.n	8004c00 <PCD_EP_ISR_Handler+0x510>
      {
        ep = &hpcd->IN_ep[epindex];
 8004b60:	7d7b      	ldrb	r3, [r7, #21]
 8004b62:	015b      	lsls	r3, r3, #5
 8004b64:	3328      	adds	r3, #40	; 0x28
 8004b66:	687a      	ldr	r2, [r7, #4]
 8004b68:	4413      	add	r3, r2
 8004b6a:	60fb      	str	r3, [r7, #12]

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	461a      	mov	r2, r3
 8004b72:	7d7b      	ldrb	r3, [r7, #21]
 8004b74:	009b      	lsls	r3, r3, #2
 8004b76:	4413      	add	r3, r2
 8004b78:	881b      	ldrh	r3, [r3, #0]
 8004b7a:	b29b      	uxth	r3, r3
 8004b7c:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8004b80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b84:	b29c      	uxth	r4, r3
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	461a      	mov	r2, r3
 8004b8c:	7d7b      	ldrb	r3, [r7, #21]
 8004b8e:	009b      	lsls	r3, r3, #2
 8004b90:	441a      	add	r2, r3
 8004b92:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 8004b96:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b9a:	b29b      	uxth	r3, r3
 8004b9c:	8013      	strh	r3, [r2, #0]

        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004ba6:	b29b      	uxth	r3, r3
 8004ba8:	461a      	mov	r2, r3
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	781b      	ldrb	r3, [r3, #0]
 8004bae:	00db      	lsls	r3, r3, #3
 8004bb0:	4413      	add	r3, r2
 8004bb2:	3302      	adds	r3, #2
 8004bb4:	005b      	lsls	r3, r3, #1
 8004bb6:	687a      	ldr	r2, [r7, #4]
 8004bb8:	6812      	ldr	r2, [r2, #0]
 8004bba:	4413      	add	r3, r2
 8004bbc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004bc0:	881b      	ldrh	r3, [r3, #0]
 8004bc2:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	695a      	ldr	r2, [r3, #20]
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	69db      	ldr	r3, [r3, #28]
 8004bd2:	441a      	add	r2, r3
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	615a      	str	r2, [r3, #20]

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	699b      	ldr	r3, [r3, #24]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d106      	bne.n	8004bee <PCD_EP_ISR_Handler+0x4fe>
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	781b      	ldrb	r3, [r3, #0]
 8004be4:	4619      	mov	r1, r3
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f00d ff3a 	bl	8012a60 <HAL_PCD_DataInStageCallback>
 8004bec:	e008      	b.n	8004c00 <PCD_EP_ISR_Handler+0x510>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	7819      	ldrb	r1, [r3, #0]
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	695a      	ldr	r2, [r3, #20]
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	699b      	ldr	r3, [r3, #24]
 8004bfa:	6878      	ldr	r0, [r7, #4]
 8004bfc:	f7ff fc96 	bl	800452c <HAL_PCD_EP_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004c08:	b29b      	uxth	r3, r3
 8004c0a:	b21b      	sxth	r3, r3
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	f6ff ad74 	blt.w	80046fa <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }
  return HAL_OK;
 8004c12:	2300      	movs	r3, #0
}
 8004c14:	4618      	mov	r0, r3
 8004c16:	3724      	adds	r7, #36	; 0x24
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	bd90      	pop	{r4, r7, pc}
 8004c1c:	ffff8080 	.word	0xffff8080
 8004c20:	ffff80c0 	.word	0xffff80c0

08004c24 <HAL_PCDEx_PMAConfig>:

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd,
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)
{
 8004c24:	b480      	push	{r7}
 8004c26:	b087      	sub	sp, #28
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	60f8      	str	r0, [r7, #12]
 8004c2c:	607b      	str	r3, [r7, #4]
 8004c2e:	460b      	mov	r3, r1
 8004c30:	817b      	strh	r3, [r7, #10]
 8004c32:	4613      	mov	r3, r2
 8004c34:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8004c36:	897b      	ldrh	r3, [r7, #10]
 8004c38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c3c:	b29b      	uxth	r3, r3
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d008      	beq.n	8004c54 <HAL_PCDEx_PMAConfig+0x30>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c42:	897b      	ldrh	r3, [r7, #10]
 8004c44:	f003 0307 	and.w	r3, r3, #7
 8004c48:	015b      	lsls	r3, r3, #5
 8004c4a:	3328      	adds	r3, #40	; 0x28
 8004c4c:	68fa      	ldr	r2, [r7, #12]
 8004c4e:	4413      	add	r3, r2
 8004c50:	617b      	str	r3, [r7, #20]
 8004c52:	e006      	b.n	8004c62 <HAL_PCDEx_PMAConfig+0x3e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004c54:	897b      	ldrh	r3, [r7, #10]
 8004c56:	015b      	lsls	r3, r3, #5
 8004c58:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004c5c:	68fa      	ldr	r2, [r7, #12]
 8004c5e:	4413      	add	r3, r2
 8004c60:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004c62:	893b      	ldrh	r3, [r7, #8]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d107      	bne.n	8004c78 <HAL_PCDEx_PMAConfig+0x54>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004c68:	697b      	ldr	r3, [r7, #20]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	b29a      	uxth	r2, r3
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	80da      	strh	r2, [r3, #6]
 8004c76:	e00b      	b.n	8004c90 <HAL_PCDEx_PMAConfig+0x6c>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8004c78:	697b      	ldr	r3, [r7, #20]
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	b29a      	uxth	r2, r3
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	0c1b      	lsrs	r3, r3, #16
 8004c8a:	b29a      	uxth	r2, r3
 8004c8c:	697b      	ldr	r3, [r7, #20]
 8004c8e:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8004c90:	2300      	movs	r3, #0
}
 8004c92:	4618      	mov	r0, r3
 8004c94:	371c      	adds	r7, #28
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bc80      	pop	{r7}
 8004c9a:	4770      	bx	lr

08004c9c <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8004ca0:	4b03      	ldr	r3, [pc, #12]	; (8004cb0 <HAL_PWR_EnableBkUpAccess+0x14>)
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	601a      	str	r2, [r3, #0]
}
 8004ca6:	bf00      	nop
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	bc80      	pop	{r7}
 8004cac:	4770      	bx	lr
 8004cae:	bf00      	nop
 8004cb0:	420e0020 	.word	0x420e0020

08004cb4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b086      	sub	sp, #24
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d101      	bne.n	8004cc6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e26c      	b.n	80051a0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f003 0301 	and.w	r3, r3, #1
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	f000 8087 	beq.w	8004de2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004cd4:	4b92      	ldr	r3, [pc, #584]	; (8004f20 <HAL_RCC_OscConfig+0x26c>)
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	f003 030c 	and.w	r3, r3, #12
 8004cdc:	2b04      	cmp	r3, #4
 8004cde:	d00c      	beq.n	8004cfa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004ce0:	4b8f      	ldr	r3, [pc, #572]	; (8004f20 <HAL_RCC_OscConfig+0x26c>)
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	f003 030c 	and.w	r3, r3, #12
 8004ce8:	2b08      	cmp	r3, #8
 8004cea:	d112      	bne.n	8004d12 <HAL_RCC_OscConfig+0x5e>
 8004cec:	4b8c      	ldr	r3, [pc, #560]	; (8004f20 <HAL_RCC_OscConfig+0x26c>)
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004cf4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004cf8:	d10b      	bne.n	8004d12 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cfa:	4b89      	ldr	r3, [pc, #548]	; (8004f20 <HAL_RCC_OscConfig+0x26c>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d06c      	beq.n	8004de0 <HAL_RCC_OscConfig+0x12c>
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d168      	bne.n	8004de0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	e246      	b.n	80051a0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d1a:	d106      	bne.n	8004d2a <HAL_RCC_OscConfig+0x76>
 8004d1c:	4b80      	ldr	r3, [pc, #512]	; (8004f20 <HAL_RCC_OscConfig+0x26c>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4a7f      	ldr	r2, [pc, #508]	; (8004f20 <HAL_RCC_OscConfig+0x26c>)
 8004d22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d26:	6013      	str	r3, [r2, #0]
 8004d28:	e02e      	b.n	8004d88 <HAL_RCC_OscConfig+0xd4>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	685b      	ldr	r3, [r3, #4]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d10c      	bne.n	8004d4c <HAL_RCC_OscConfig+0x98>
 8004d32:	4b7b      	ldr	r3, [pc, #492]	; (8004f20 <HAL_RCC_OscConfig+0x26c>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a7a      	ldr	r2, [pc, #488]	; (8004f20 <HAL_RCC_OscConfig+0x26c>)
 8004d38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d3c:	6013      	str	r3, [r2, #0]
 8004d3e:	4b78      	ldr	r3, [pc, #480]	; (8004f20 <HAL_RCC_OscConfig+0x26c>)
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	4a77      	ldr	r2, [pc, #476]	; (8004f20 <HAL_RCC_OscConfig+0x26c>)
 8004d44:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d48:	6013      	str	r3, [r2, #0]
 8004d4a:	e01d      	b.n	8004d88 <HAL_RCC_OscConfig+0xd4>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	685b      	ldr	r3, [r3, #4]
 8004d50:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004d54:	d10c      	bne.n	8004d70 <HAL_RCC_OscConfig+0xbc>
 8004d56:	4b72      	ldr	r3, [pc, #456]	; (8004f20 <HAL_RCC_OscConfig+0x26c>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4a71      	ldr	r2, [pc, #452]	; (8004f20 <HAL_RCC_OscConfig+0x26c>)
 8004d5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004d60:	6013      	str	r3, [r2, #0]
 8004d62:	4b6f      	ldr	r3, [pc, #444]	; (8004f20 <HAL_RCC_OscConfig+0x26c>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4a6e      	ldr	r2, [pc, #440]	; (8004f20 <HAL_RCC_OscConfig+0x26c>)
 8004d68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d6c:	6013      	str	r3, [r2, #0]
 8004d6e:	e00b      	b.n	8004d88 <HAL_RCC_OscConfig+0xd4>
 8004d70:	4b6b      	ldr	r3, [pc, #428]	; (8004f20 <HAL_RCC_OscConfig+0x26c>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4a6a      	ldr	r2, [pc, #424]	; (8004f20 <HAL_RCC_OscConfig+0x26c>)
 8004d76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d7a:	6013      	str	r3, [r2, #0]
 8004d7c:	4b68      	ldr	r3, [pc, #416]	; (8004f20 <HAL_RCC_OscConfig+0x26c>)
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	4a67      	ldr	r2, [pc, #412]	; (8004f20 <HAL_RCC_OscConfig+0x26c>)
 8004d82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004d86:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d013      	beq.n	8004db8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d90:	f7fd fb60 	bl	8002454 <HAL_GetTick>
 8004d94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d96:	e008      	b.n	8004daa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004d98:	f7fd fb5c 	bl	8002454 <HAL_GetTick>
 8004d9c:	4602      	mov	r2, r0
 8004d9e:	693b      	ldr	r3, [r7, #16]
 8004da0:	1ad3      	subs	r3, r2, r3
 8004da2:	2b64      	cmp	r3, #100	; 0x64
 8004da4:	d901      	bls.n	8004daa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004da6:	2303      	movs	r3, #3
 8004da8:	e1fa      	b.n	80051a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004daa:	4b5d      	ldr	r3, [pc, #372]	; (8004f20 <HAL_RCC_OscConfig+0x26c>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d0f0      	beq.n	8004d98 <HAL_RCC_OscConfig+0xe4>
 8004db6:	e014      	b.n	8004de2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004db8:	f7fd fb4c 	bl	8002454 <HAL_GetTick>
 8004dbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004dbe:	e008      	b.n	8004dd2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004dc0:	f7fd fb48 	bl	8002454 <HAL_GetTick>
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	1ad3      	subs	r3, r2, r3
 8004dca:	2b64      	cmp	r3, #100	; 0x64
 8004dcc:	d901      	bls.n	8004dd2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004dce:	2303      	movs	r3, #3
 8004dd0:	e1e6      	b.n	80051a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004dd2:	4b53      	ldr	r3, [pc, #332]	; (8004f20 <HAL_RCC_OscConfig+0x26c>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d1f0      	bne.n	8004dc0 <HAL_RCC_OscConfig+0x10c>
 8004dde:	e000      	b.n	8004de2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004de0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	f003 0302 	and.w	r3, r3, #2
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d063      	beq.n	8004eb6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004dee:	4b4c      	ldr	r3, [pc, #304]	; (8004f20 <HAL_RCC_OscConfig+0x26c>)
 8004df0:	685b      	ldr	r3, [r3, #4]
 8004df2:	f003 030c 	and.w	r3, r3, #12
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d00b      	beq.n	8004e12 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004dfa:	4b49      	ldr	r3, [pc, #292]	; (8004f20 <HAL_RCC_OscConfig+0x26c>)
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	f003 030c 	and.w	r3, r3, #12
 8004e02:	2b08      	cmp	r3, #8
 8004e04:	d11c      	bne.n	8004e40 <HAL_RCC_OscConfig+0x18c>
 8004e06:	4b46      	ldr	r3, [pc, #280]	; (8004f20 <HAL_RCC_OscConfig+0x26c>)
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d116      	bne.n	8004e40 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e12:	4b43      	ldr	r3, [pc, #268]	; (8004f20 <HAL_RCC_OscConfig+0x26c>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f003 0302 	and.w	r3, r3, #2
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d005      	beq.n	8004e2a <HAL_RCC_OscConfig+0x176>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	691b      	ldr	r3, [r3, #16]
 8004e22:	2b01      	cmp	r3, #1
 8004e24:	d001      	beq.n	8004e2a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004e26:	2301      	movs	r3, #1
 8004e28:	e1ba      	b.n	80051a0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e2a:	4b3d      	ldr	r3, [pc, #244]	; (8004f20 <HAL_RCC_OscConfig+0x26c>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	695b      	ldr	r3, [r3, #20]
 8004e36:	00db      	lsls	r3, r3, #3
 8004e38:	4939      	ldr	r1, [pc, #228]	; (8004f20 <HAL_RCC_OscConfig+0x26c>)
 8004e3a:	4313      	orrs	r3, r2
 8004e3c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e3e:	e03a      	b.n	8004eb6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	691b      	ldr	r3, [r3, #16]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d020      	beq.n	8004e8a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e48:	4b36      	ldr	r3, [pc, #216]	; (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e4e:	f7fd fb01 	bl	8002454 <HAL_GetTick>
 8004e52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e54:	e008      	b.n	8004e68 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e56:	f7fd fafd 	bl	8002454 <HAL_GetTick>
 8004e5a:	4602      	mov	r2, r0
 8004e5c:	693b      	ldr	r3, [r7, #16]
 8004e5e:	1ad3      	subs	r3, r2, r3
 8004e60:	2b02      	cmp	r3, #2
 8004e62:	d901      	bls.n	8004e68 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004e64:	2303      	movs	r3, #3
 8004e66:	e19b      	b.n	80051a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e68:	4b2d      	ldr	r3, [pc, #180]	; (8004f20 <HAL_RCC_OscConfig+0x26c>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f003 0302 	and.w	r3, r3, #2
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d0f0      	beq.n	8004e56 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e74:	4b2a      	ldr	r3, [pc, #168]	; (8004f20 <HAL_RCC_OscConfig+0x26c>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	695b      	ldr	r3, [r3, #20]
 8004e80:	00db      	lsls	r3, r3, #3
 8004e82:	4927      	ldr	r1, [pc, #156]	; (8004f20 <HAL_RCC_OscConfig+0x26c>)
 8004e84:	4313      	orrs	r3, r2
 8004e86:	600b      	str	r3, [r1, #0]
 8004e88:	e015      	b.n	8004eb6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004e8a:	4b26      	ldr	r3, [pc, #152]	; (8004f24 <HAL_RCC_OscConfig+0x270>)
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e90:	f7fd fae0 	bl	8002454 <HAL_GetTick>
 8004e94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004e96:	e008      	b.n	8004eaa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004e98:	f7fd fadc 	bl	8002454 <HAL_GetTick>
 8004e9c:	4602      	mov	r2, r0
 8004e9e:	693b      	ldr	r3, [r7, #16]
 8004ea0:	1ad3      	subs	r3, r2, r3
 8004ea2:	2b02      	cmp	r3, #2
 8004ea4:	d901      	bls.n	8004eaa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004ea6:	2303      	movs	r3, #3
 8004ea8:	e17a      	b.n	80051a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004eaa:	4b1d      	ldr	r3, [pc, #116]	; (8004f20 <HAL_RCC_OscConfig+0x26c>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f003 0302 	and.w	r3, r3, #2
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d1f0      	bne.n	8004e98 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f003 0308 	and.w	r3, r3, #8
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d03a      	beq.n	8004f38 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	699b      	ldr	r3, [r3, #24]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d019      	beq.n	8004efe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004eca:	4b17      	ldr	r3, [pc, #92]	; (8004f28 <HAL_RCC_OscConfig+0x274>)
 8004ecc:	2201      	movs	r2, #1
 8004ece:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ed0:	f7fd fac0 	bl	8002454 <HAL_GetTick>
 8004ed4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ed6:	e008      	b.n	8004eea <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ed8:	f7fd fabc 	bl	8002454 <HAL_GetTick>
 8004edc:	4602      	mov	r2, r0
 8004ede:	693b      	ldr	r3, [r7, #16]
 8004ee0:	1ad3      	subs	r3, r2, r3
 8004ee2:	2b02      	cmp	r3, #2
 8004ee4:	d901      	bls.n	8004eea <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004ee6:	2303      	movs	r3, #3
 8004ee8:	e15a      	b.n	80051a0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004eea:	4b0d      	ldr	r3, [pc, #52]	; (8004f20 <HAL_RCC_OscConfig+0x26c>)
 8004eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eee:	f003 0302 	and.w	r3, r3, #2
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d0f0      	beq.n	8004ed8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004ef6:	2001      	movs	r0, #1
 8004ef8:	f000 fb0a 	bl	8005510 <RCC_Delay>
 8004efc:	e01c      	b.n	8004f38 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004efe:	4b0a      	ldr	r3, [pc, #40]	; (8004f28 <HAL_RCC_OscConfig+0x274>)
 8004f00:	2200      	movs	r2, #0
 8004f02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f04:	f7fd faa6 	bl	8002454 <HAL_GetTick>
 8004f08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f0a:	e00f      	b.n	8004f2c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f0c:	f7fd faa2 	bl	8002454 <HAL_GetTick>
 8004f10:	4602      	mov	r2, r0
 8004f12:	693b      	ldr	r3, [r7, #16]
 8004f14:	1ad3      	subs	r3, r2, r3
 8004f16:	2b02      	cmp	r3, #2
 8004f18:	d908      	bls.n	8004f2c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004f1a:	2303      	movs	r3, #3
 8004f1c:	e140      	b.n	80051a0 <HAL_RCC_OscConfig+0x4ec>
 8004f1e:	bf00      	nop
 8004f20:	40021000 	.word	0x40021000
 8004f24:	42420000 	.word	0x42420000
 8004f28:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f2c:	4b9e      	ldr	r3, [pc, #632]	; (80051a8 <HAL_RCC_OscConfig+0x4f4>)
 8004f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f30:	f003 0302 	and.w	r3, r3, #2
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d1e9      	bne.n	8004f0c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f003 0304 	and.w	r3, r3, #4
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	f000 80a6 	beq.w	8005092 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f46:	2300      	movs	r3, #0
 8004f48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f4a:	4b97      	ldr	r3, [pc, #604]	; (80051a8 <HAL_RCC_OscConfig+0x4f4>)
 8004f4c:	69db      	ldr	r3, [r3, #28]
 8004f4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d10d      	bne.n	8004f72 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f56:	4b94      	ldr	r3, [pc, #592]	; (80051a8 <HAL_RCC_OscConfig+0x4f4>)
 8004f58:	69db      	ldr	r3, [r3, #28]
 8004f5a:	4a93      	ldr	r2, [pc, #588]	; (80051a8 <HAL_RCC_OscConfig+0x4f4>)
 8004f5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f60:	61d3      	str	r3, [r2, #28]
 8004f62:	4b91      	ldr	r3, [pc, #580]	; (80051a8 <HAL_RCC_OscConfig+0x4f4>)
 8004f64:	69db      	ldr	r3, [r3, #28]
 8004f66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f6a:	60bb      	str	r3, [r7, #8]
 8004f6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f6e:	2301      	movs	r3, #1
 8004f70:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f72:	4b8e      	ldr	r3, [pc, #568]	; (80051ac <HAL_RCC_OscConfig+0x4f8>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d118      	bne.n	8004fb0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004f7e:	4b8b      	ldr	r3, [pc, #556]	; (80051ac <HAL_RCC_OscConfig+0x4f8>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a8a      	ldr	r2, [pc, #552]	; (80051ac <HAL_RCC_OscConfig+0x4f8>)
 8004f84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004f8a:	f7fd fa63 	bl	8002454 <HAL_GetTick>
 8004f8e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f90:	e008      	b.n	8004fa4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f92:	f7fd fa5f 	bl	8002454 <HAL_GetTick>
 8004f96:	4602      	mov	r2, r0
 8004f98:	693b      	ldr	r3, [r7, #16]
 8004f9a:	1ad3      	subs	r3, r2, r3
 8004f9c:	2b64      	cmp	r3, #100	; 0x64
 8004f9e:	d901      	bls.n	8004fa4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004fa0:	2303      	movs	r3, #3
 8004fa2:	e0fd      	b.n	80051a0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fa4:	4b81      	ldr	r3, [pc, #516]	; (80051ac <HAL_RCC_OscConfig+0x4f8>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d0f0      	beq.n	8004f92 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	68db      	ldr	r3, [r3, #12]
 8004fb4:	2b01      	cmp	r3, #1
 8004fb6:	d106      	bne.n	8004fc6 <HAL_RCC_OscConfig+0x312>
 8004fb8:	4b7b      	ldr	r3, [pc, #492]	; (80051a8 <HAL_RCC_OscConfig+0x4f4>)
 8004fba:	6a1b      	ldr	r3, [r3, #32]
 8004fbc:	4a7a      	ldr	r2, [pc, #488]	; (80051a8 <HAL_RCC_OscConfig+0x4f4>)
 8004fbe:	f043 0301 	orr.w	r3, r3, #1
 8004fc2:	6213      	str	r3, [r2, #32]
 8004fc4:	e02d      	b.n	8005022 <HAL_RCC_OscConfig+0x36e>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	68db      	ldr	r3, [r3, #12]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d10c      	bne.n	8004fe8 <HAL_RCC_OscConfig+0x334>
 8004fce:	4b76      	ldr	r3, [pc, #472]	; (80051a8 <HAL_RCC_OscConfig+0x4f4>)
 8004fd0:	6a1b      	ldr	r3, [r3, #32]
 8004fd2:	4a75      	ldr	r2, [pc, #468]	; (80051a8 <HAL_RCC_OscConfig+0x4f4>)
 8004fd4:	f023 0301 	bic.w	r3, r3, #1
 8004fd8:	6213      	str	r3, [r2, #32]
 8004fda:	4b73      	ldr	r3, [pc, #460]	; (80051a8 <HAL_RCC_OscConfig+0x4f4>)
 8004fdc:	6a1b      	ldr	r3, [r3, #32]
 8004fde:	4a72      	ldr	r2, [pc, #456]	; (80051a8 <HAL_RCC_OscConfig+0x4f4>)
 8004fe0:	f023 0304 	bic.w	r3, r3, #4
 8004fe4:	6213      	str	r3, [r2, #32]
 8004fe6:	e01c      	b.n	8005022 <HAL_RCC_OscConfig+0x36e>
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	68db      	ldr	r3, [r3, #12]
 8004fec:	2b05      	cmp	r3, #5
 8004fee:	d10c      	bne.n	800500a <HAL_RCC_OscConfig+0x356>
 8004ff0:	4b6d      	ldr	r3, [pc, #436]	; (80051a8 <HAL_RCC_OscConfig+0x4f4>)
 8004ff2:	6a1b      	ldr	r3, [r3, #32]
 8004ff4:	4a6c      	ldr	r2, [pc, #432]	; (80051a8 <HAL_RCC_OscConfig+0x4f4>)
 8004ff6:	f043 0304 	orr.w	r3, r3, #4
 8004ffa:	6213      	str	r3, [r2, #32]
 8004ffc:	4b6a      	ldr	r3, [pc, #424]	; (80051a8 <HAL_RCC_OscConfig+0x4f4>)
 8004ffe:	6a1b      	ldr	r3, [r3, #32]
 8005000:	4a69      	ldr	r2, [pc, #420]	; (80051a8 <HAL_RCC_OscConfig+0x4f4>)
 8005002:	f043 0301 	orr.w	r3, r3, #1
 8005006:	6213      	str	r3, [r2, #32]
 8005008:	e00b      	b.n	8005022 <HAL_RCC_OscConfig+0x36e>
 800500a:	4b67      	ldr	r3, [pc, #412]	; (80051a8 <HAL_RCC_OscConfig+0x4f4>)
 800500c:	6a1b      	ldr	r3, [r3, #32]
 800500e:	4a66      	ldr	r2, [pc, #408]	; (80051a8 <HAL_RCC_OscConfig+0x4f4>)
 8005010:	f023 0301 	bic.w	r3, r3, #1
 8005014:	6213      	str	r3, [r2, #32]
 8005016:	4b64      	ldr	r3, [pc, #400]	; (80051a8 <HAL_RCC_OscConfig+0x4f4>)
 8005018:	6a1b      	ldr	r3, [r3, #32]
 800501a:	4a63      	ldr	r2, [pc, #396]	; (80051a8 <HAL_RCC_OscConfig+0x4f4>)
 800501c:	f023 0304 	bic.w	r3, r3, #4
 8005020:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	68db      	ldr	r3, [r3, #12]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d015      	beq.n	8005056 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800502a:	f7fd fa13 	bl	8002454 <HAL_GetTick>
 800502e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005030:	e00a      	b.n	8005048 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005032:	f7fd fa0f 	bl	8002454 <HAL_GetTick>
 8005036:	4602      	mov	r2, r0
 8005038:	693b      	ldr	r3, [r7, #16]
 800503a:	1ad3      	subs	r3, r2, r3
 800503c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005040:	4293      	cmp	r3, r2
 8005042:	d901      	bls.n	8005048 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005044:	2303      	movs	r3, #3
 8005046:	e0ab      	b.n	80051a0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005048:	4b57      	ldr	r3, [pc, #348]	; (80051a8 <HAL_RCC_OscConfig+0x4f4>)
 800504a:	6a1b      	ldr	r3, [r3, #32]
 800504c:	f003 0302 	and.w	r3, r3, #2
 8005050:	2b00      	cmp	r3, #0
 8005052:	d0ee      	beq.n	8005032 <HAL_RCC_OscConfig+0x37e>
 8005054:	e014      	b.n	8005080 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005056:	f7fd f9fd 	bl	8002454 <HAL_GetTick>
 800505a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800505c:	e00a      	b.n	8005074 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800505e:	f7fd f9f9 	bl	8002454 <HAL_GetTick>
 8005062:	4602      	mov	r2, r0
 8005064:	693b      	ldr	r3, [r7, #16]
 8005066:	1ad3      	subs	r3, r2, r3
 8005068:	f241 3288 	movw	r2, #5000	; 0x1388
 800506c:	4293      	cmp	r3, r2
 800506e:	d901      	bls.n	8005074 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005070:	2303      	movs	r3, #3
 8005072:	e095      	b.n	80051a0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005074:	4b4c      	ldr	r3, [pc, #304]	; (80051a8 <HAL_RCC_OscConfig+0x4f4>)
 8005076:	6a1b      	ldr	r3, [r3, #32]
 8005078:	f003 0302 	and.w	r3, r3, #2
 800507c:	2b00      	cmp	r3, #0
 800507e:	d1ee      	bne.n	800505e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005080:	7dfb      	ldrb	r3, [r7, #23]
 8005082:	2b01      	cmp	r3, #1
 8005084:	d105      	bne.n	8005092 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005086:	4b48      	ldr	r3, [pc, #288]	; (80051a8 <HAL_RCC_OscConfig+0x4f4>)
 8005088:	69db      	ldr	r3, [r3, #28]
 800508a:	4a47      	ldr	r2, [pc, #284]	; (80051a8 <HAL_RCC_OscConfig+0x4f4>)
 800508c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005090:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	69db      	ldr	r3, [r3, #28]
 8005096:	2b00      	cmp	r3, #0
 8005098:	f000 8081 	beq.w	800519e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800509c:	4b42      	ldr	r3, [pc, #264]	; (80051a8 <HAL_RCC_OscConfig+0x4f4>)
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	f003 030c 	and.w	r3, r3, #12
 80050a4:	2b08      	cmp	r3, #8
 80050a6:	d061      	beq.n	800516c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	69db      	ldr	r3, [r3, #28]
 80050ac:	2b02      	cmp	r3, #2
 80050ae:	d146      	bne.n	800513e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050b0:	4b3f      	ldr	r3, [pc, #252]	; (80051b0 <HAL_RCC_OscConfig+0x4fc>)
 80050b2:	2200      	movs	r2, #0
 80050b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050b6:	f7fd f9cd 	bl	8002454 <HAL_GetTick>
 80050ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80050bc:	e008      	b.n	80050d0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050be:	f7fd f9c9 	bl	8002454 <HAL_GetTick>
 80050c2:	4602      	mov	r2, r0
 80050c4:	693b      	ldr	r3, [r7, #16]
 80050c6:	1ad3      	subs	r3, r2, r3
 80050c8:	2b02      	cmp	r3, #2
 80050ca:	d901      	bls.n	80050d0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80050cc:	2303      	movs	r3, #3
 80050ce:	e067      	b.n	80051a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80050d0:	4b35      	ldr	r3, [pc, #212]	; (80051a8 <HAL_RCC_OscConfig+0x4f4>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d1f0      	bne.n	80050be <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6a1b      	ldr	r3, [r3, #32]
 80050e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050e4:	d108      	bne.n	80050f8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80050e6:	4b30      	ldr	r3, [pc, #192]	; (80051a8 <HAL_RCC_OscConfig+0x4f4>)
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	689b      	ldr	r3, [r3, #8]
 80050f2:	492d      	ldr	r1, [pc, #180]	; (80051a8 <HAL_RCC_OscConfig+0x4f4>)
 80050f4:	4313      	orrs	r3, r2
 80050f6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80050f8:	4b2b      	ldr	r3, [pc, #172]	; (80051a8 <HAL_RCC_OscConfig+0x4f4>)
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6a19      	ldr	r1, [r3, #32]
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005108:	430b      	orrs	r3, r1
 800510a:	4927      	ldr	r1, [pc, #156]	; (80051a8 <HAL_RCC_OscConfig+0x4f4>)
 800510c:	4313      	orrs	r3, r2
 800510e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005110:	4b27      	ldr	r3, [pc, #156]	; (80051b0 <HAL_RCC_OscConfig+0x4fc>)
 8005112:	2201      	movs	r2, #1
 8005114:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005116:	f7fd f99d 	bl	8002454 <HAL_GetTick>
 800511a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800511c:	e008      	b.n	8005130 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800511e:	f7fd f999 	bl	8002454 <HAL_GetTick>
 8005122:	4602      	mov	r2, r0
 8005124:	693b      	ldr	r3, [r7, #16]
 8005126:	1ad3      	subs	r3, r2, r3
 8005128:	2b02      	cmp	r3, #2
 800512a:	d901      	bls.n	8005130 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800512c:	2303      	movs	r3, #3
 800512e:	e037      	b.n	80051a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005130:	4b1d      	ldr	r3, [pc, #116]	; (80051a8 <HAL_RCC_OscConfig+0x4f4>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005138:	2b00      	cmp	r3, #0
 800513a:	d0f0      	beq.n	800511e <HAL_RCC_OscConfig+0x46a>
 800513c:	e02f      	b.n	800519e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800513e:	4b1c      	ldr	r3, [pc, #112]	; (80051b0 <HAL_RCC_OscConfig+0x4fc>)
 8005140:	2200      	movs	r2, #0
 8005142:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005144:	f7fd f986 	bl	8002454 <HAL_GetTick>
 8005148:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800514a:	e008      	b.n	800515e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800514c:	f7fd f982 	bl	8002454 <HAL_GetTick>
 8005150:	4602      	mov	r2, r0
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	1ad3      	subs	r3, r2, r3
 8005156:	2b02      	cmp	r3, #2
 8005158:	d901      	bls.n	800515e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800515a:	2303      	movs	r3, #3
 800515c:	e020      	b.n	80051a0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800515e:	4b12      	ldr	r3, [pc, #72]	; (80051a8 <HAL_RCC_OscConfig+0x4f4>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005166:	2b00      	cmp	r3, #0
 8005168:	d1f0      	bne.n	800514c <HAL_RCC_OscConfig+0x498>
 800516a:	e018      	b.n	800519e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	69db      	ldr	r3, [r3, #28]
 8005170:	2b01      	cmp	r3, #1
 8005172:	d101      	bne.n	8005178 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8005174:	2301      	movs	r3, #1
 8005176:	e013      	b.n	80051a0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005178:	4b0b      	ldr	r3, [pc, #44]	; (80051a8 <HAL_RCC_OscConfig+0x4f4>)
 800517a:	685b      	ldr	r3, [r3, #4]
 800517c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	6a1b      	ldr	r3, [r3, #32]
 8005188:	429a      	cmp	r2, r3
 800518a:	d106      	bne.n	800519a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005196:	429a      	cmp	r2, r3
 8005198:	d001      	beq.n	800519e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	e000      	b.n	80051a0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800519e:	2300      	movs	r3, #0
}
 80051a0:	4618      	mov	r0, r3
 80051a2:	3718      	adds	r7, #24
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bd80      	pop	{r7, pc}
 80051a8:	40021000 	.word	0x40021000
 80051ac:	40007000 	.word	0x40007000
 80051b0:	42420060 	.word	0x42420060

080051b4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b084      	sub	sp, #16
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
 80051bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d101      	bne.n	80051c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80051c4:	2301      	movs	r3, #1
 80051c6:	e0d0      	b.n	800536a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80051c8:	4b6a      	ldr	r3, [pc, #424]	; (8005374 <HAL_RCC_ClockConfig+0x1c0>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f003 0307 	and.w	r3, r3, #7
 80051d0:	683a      	ldr	r2, [r7, #0]
 80051d2:	429a      	cmp	r2, r3
 80051d4:	d910      	bls.n	80051f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051d6:	4b67      	ldr	r3, [pc, #412]	; (8005374 <HAL_RCC_ClockConfig+0x1c0>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f023 0207 	bic.w	r2, r3, #7
 80051de:	4965      	ldr	r1, [pc, #404]	; (8005374 <HAL_RCC_ClockConfig+0x1c0>)
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	4313      	orrs	r3, r2
 80051e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80051e6:	4b63      	ldr	r3, [pc, #396]	; (8005374 <HAL_RCC_ClockConfig+0x1c0>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f003 0307 	and.w	r3, r3, #7
 80051ee:	683a      	ldr	r2, [r7, #0]
 80051f0:	429a      	cmp	r2, r3
 80051f2:	d001      	beq.n	80051f8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80051f4:	2301      	movs	r3, #1
 80051f6:	e0b8      	b.n	800536a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f003 0302 	and.w	r3, r3, #2
 8005200:	2b00      	cmp	r3, #0
 8005202:	d020      	beq.n	8005246 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f003 0304 	and.w	r3, r3, #4
 800520c:	2b00      	cmp	r3, #0
 800520e:	d005      	beq.n	800521c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005210:	4b59      	ldr	r3, [pc, #356]	; (8005378 <HAL_RCC_ClockConfig+0x1c4>)
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	4a58      	ldr	r2, [pc, #352]	; (8005378 <HAL_RCC_ClockConfig+0x1c4>)
 8005216:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800521a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f003 0308 	and.w	r3, r3, #8
 8005224:	2b00      	cmp	r3, #0
 8005226:	d005      	beq.n	8005234 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005228:	4b53      	ldr	r3, [pc, #332]	; (8005378 <HAL_RCC_ClockConfig+0x1c4>)
 800522a:	685b      	ldr	r3, [r3, #4]
 800522c:	4a52      	ldr	r2, [pc, #328]	; (8005378 <HAL_RCC_ClockConfig+0x1c4>)
 800522e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005232:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005234:	4b50      	ldr	r3, [pc, #320]	; (8005378 <HAL_RCC_ClockConfig+0x1c4>)
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	689b      	ldr	r3, [r3, #8]
 8005240:	494d      	ldr	r1, [pc, #308]	; (8005378 <HAL_RCC_ClockConfig+0x1c4>)
 8005242:	4313      	orrs	r3, r2
 8005244:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f003 0301 	and.w	r3, r3, #1
 800524e:	2b00      	cmp	r3, #0
 8005250:	d040      	beq.n	80052d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	2b01      	cmp	r3, #1
 8005258:	d107      	bne.n	800526a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800525a:	4b47      	ldr	r3, [pc, #284]	; (8005378 <HAL_RCC_ClockConfig+0x1c4>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005262:	2b00      	cmp	r3, #0
 8005264:	d115      	bne.n	8005292 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005266:	2301      	movs	r3, #1
 8005268:	e07f      	b.n	800536a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	2b02      	cmp	r3, #2
 8005270:	d107      	bne.n	8005282 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005272:	4b41      	ldr	r3, [pc, #260]	; (8005378 <HAL_RCC_ClockConfig+0x1c4>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800527a:	2b00      	cmp	r3, #0
 800527c:	d109      	bne.n	8005292 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800527e:	2301      	movs	r3, #1
 8005280:	e073      	b.n	800536a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005282:	4b3d      	ldr	r3, [pc, #244]	; (8005378 <HAL_RCC_ClockConfig+0x1c4>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f003 0302 	and.w	r3, r3, #2
 800528a:	2b00      	cmp	r3, #0
 800528c:	d101      	bne.n	8005292 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800528e:	2301      	movs	r3, #1
 8005290:	e06b      	b.n	800536a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005292:	4b39      	ldr	r3, [pc, #228]	; (8005378 <HAL_RCC_ClockConfig+0x1c4>)
 8005294:	685b      	ldr	r3, [r3, #4]
 8005296:	f023 0203 	bic.w	r2, r3, #3
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	4936      	ldr	r1, [pc, #216]	; (8005378 <HAL_RCC_ClockConfig+0x1c4>)
 80052a0:	4313      	orrs	r3, r2
 80052a2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80052a4:	f7fd f8d6 	bl	8002454 <HAL_GetTick>
 80052a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052aa:	e00a      	b.n	80052c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052ac:	f7fd f8d2 	bl	8002454 <HAL_GetTick>
 80052b0:	4602      	mov	r2, r0
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	1ad3      	subs	r3, r2, r3
 80052b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d901      	bls.n	80052c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80052be:	2303      	movs	r3, #3
 80052c0:	e053      	b.n	800536a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052c2:	4b2d      	ldr	r3, [pc, #180]	; (8005378 <HAL_RCC_ClockConfig+0x1c4>)
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	f003 020c 	and.w	r2, r3, #12
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	685b      	ldr	r3, [r3, #4]
 80052ce:	009b      	lsls	r3, r3, #2
 80052d0:	429a      	cmp	r2, r3
 80052d2:	d1eb      	bne.n	80052ac <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80052d4:	4b27      	ldr	r3, [pc, #156]	; (8005374 <HAL_RCC_ClockConfig+0x1c0>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f003 0307 	and.w	r3, r3, #7
 80052dc:	683a      	ldr	r2, [r7, #0]
 80052de:	429a      	cmp	r2, r3
 80052e0:	d210      	bcs.n	8005304 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052e2:	4b24      	ldr	r3, [pc, #144]	; (8005374 <HAL_RCC_ClockConfig+0x1c0>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f023 0207 	bic.w	r2, r3, #7
 80052ea:	4922      	ldr	r1, [pc, #136]	; (8005374 <HAL_RCC_ClockConfig+0x1c0>)
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	4313      	orrs	r3, r2
 80052f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80052f2:	4b20      	ldr	r3, [pc, #128]	; (8005374 <HAL_RCC_ClockConfig+0x1c0>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f003 0307 	and.w	r3, r3, #7
 80052fa:	683a      	ldr	r2, [r7, #0]
 80052fc:	429a      	cmp	r2, r3
 80052fe:	d001      	beq.n	8005304 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005300:	2301      	movs	r3, #1
 8005302:	e032      	b.n	800536a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f003 0304 	and.w	r3, r3, #4
 800530c:	2b00      	cmp	r3, #0
 800530e:	d008      	beq.n	8005322 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005310:	4b19      	ldr	r3, [pc, #100]	; (8005378 <HAL_RCC_ClockConfig+0x1c4>)
 8005312:	685b      	ldr	r3, [r3, #4]
 8005314:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	68db      	ldr	r3, [r3, #12]
 800531c:	4916      	ldr	r1, [pc, #88]	; (8005378 <HAL_RCC_ClockConfig+0x1c4>)
 800531e:	4313      	orrs	r3, r2
 8005320:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f003 0308 	and.w	r3, r3, #8
 800532a:	2b00      	cmp	r3, #0
 800532c:	d009      	beq.n	8005342 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800532e:	4b12      	ldr	r3, [pc, #72]	; (8005378 <HAL_RCC_ClockConfig+0x1c4>)
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	691b      	ldr	r3, [r3, #16]
 800533a:	00db      	lsls	r3, r3, #3
 800533c:	490e      	ldr	r1, [pc, #56]	; (8005378 <HAL_RCC_ClockConfig+0x1c4>)
 800533e:	4313      	orrs	r3, r2
 8005340:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005342:	f000 f821 	bl	8005388 <HAL_RCC_GetSysClockFreq>
 8005346:	4601      	mov	r1, r0
 8005348:	4b0b      	ldr	r3, [pc, #44]	; (8005378 <HAL_RCC_ClockConfig+0x1c4>)
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	091b      	lsrs	r3, r3, #4
 800534e:	f003 030f 	and.w	r3, r3, #15
 8005352:	4a0a      	ldr	r2, [pc, #40]	; (800537c <HAL_RCC_ClockConfig+0x1c8>)
 8005354:	5cd3      	ldrb	r3, [r2, r3]
 8005356:	fa21 f303 	lsr.w	r3, r1, r3
 800535a:	4a09      	ldr	r2, [pc, #36]	; (8005380 <HAL_RCC_ClockConfig+0x1cc>)
 800535c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800535e:	4b09      	ldr	r3, [pc, #36]	; (8005384 <HAL_RCC_ClockConfig+0x1d0>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	4618      	mov	r0, r3
 8005364:	f7fc fc32 	bl	8001bcc <HAL_InitTick>

  return HAL_OK;
 8005368:	2300      	movs	r3, #0
}
 800536a:	4618      	mov	r0, r3
 800536c:	3710      	adds	r7, #16
 800536e:	46bd      	mov	sp, r7
 8005370:	bd80      	pop	{r7, pc}
 8005372:	bf00      	nop
 8005374:	40022000 	.word	0x40022000
 8005378:	40021000 	.word	0x40021000
 800537c:	08016090 	.word	0x08016090
 8005380:	20000000 	.word	0x20000000
 8005384:	20000004 	.word	0x20000004

08005388 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005388:	b490      	push	{r4, r7}
 800538a:	b08a      	sub	sp, #40	; 0x28
 800538c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800538e:	4b2a      	ldr	r3, [pc, #168]	; (8005438 <HAL_RCC_GetSysClockFreq+0xb0>)
 8005390:	1d3c      	adds	r4, r7, #4
 8005392:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005394:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005398:	4b28      	ldr	r3, [pc, #160]	; (800543c <HAL_RCC_GetSysClockFreq+0xb4>)
 800539a:	881b      	ldrh	r3, [r3, #0]
 800539c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800539e:	2300      	movs	r3, #0
 80053a0:	61fb      	str	r3, [r7, #28]
 80053a2:	2300      	movs	r3, #0
 80053a4:	61bb      	str	r3, [r7, #24]
 80053a6:	2300      	movs	r3, #0
 80053a8:	627b      	str	r3, [r7, #36]	; 0x24
 80053aa:	2300      	movs	r3, #0
 80053ac:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80053ae:	2300      	movs	r3, #0
 80053b0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80053b2:	4b23      	ldr	r3, [pc, #140]	; (8005440 <HAL_RCC_GetSysClockFreq+0xb8>)
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80053b8:	69fb      	ldr	r3, [r7, #28]
 80053ba:	f003 030c 	and.w	r3, r3, #12
 80053be:	2b04      	cmp	r3, #4
 80053c0:	d002      	beq.n	80053c8 <HAL_RCC_GetSysClockFreq+0x40>
 80053c2:	2b08      	cmp	r3, #8
 80053c4:	d003      	beq.n	80053ce <HAL_RCC_GetSysClockFreq+0x46>
 80053c6:	e02d      	b.n	8005424 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80053c8:	4b1e      	ldr	r3, [pc, #120]	; (8005444 <HAL_RCC_GetSysClockFreq+0xbc>)
 80053ca:	623b      	str	r3, [r7, #32]
      break;
 80053cc:	e02d      	b.n	800542a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80053ce:	69fb      	ldr	r3, [r7, #28]
 80053d0:	0c9b      	lsrs	r3, r3, #18
 80053d2:	f003 030f 	and.w	r3, r3, #15
 80053d6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80053da:	4413      	add	r3, r2
 80053dc:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80053e0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80053e2:	69fb      	ldr	r3, [r7, #28]
 80053e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d013      	beq.n	8005414 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80053ec:	4b14      	ldr	r3, [pc, #80]	; (8005440 <HAL_RCC_GetSysClockFreq+0xb8>)
 80053ee:	685b      	ldr	r3, [r3, #4]
 80053f0:	0c5b      	lsrs	r3, r3, #17
 80053f2:	f003 0301 	and.w	r3, r3, #1
 80053f6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80053fa:	4413      	add	r3, r2
 80053fc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005400:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005402:	697b      	ldr	r3, [r7, #20]
 8005404:	4a0f      	ldr	r2, [pc, #60]	; (8005444 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005406:	fb02 f203 	mul.w	r2, r2, r3
 800540a:	69bb      	ldr	r3, [r7, #24]
 800540c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005410:	627b      	str	r3, [r7, #36]	; 0x24
 8005412:	e004      	b.n	800541e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005414:	697b      	ldr	r3, [r7, #20]
 8005416:	4a0c      	ldr	r2, [pc, #48]	; (8005448 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005418:	fb02 f303 	mul.w	r3, r2, r3
 800541c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800541e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005420:	623b      	str	r3, [r7, #32]
      break;
 8005422:	e002      	b.n	800542a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005424:	4b07      	ldr	r3, [pc, #28]	; (8005444 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005426:	623b      	str	r3, [r7, #32]
      break;
 8005428:	bf00      	nop
    }
  }
  return sysclockfreq;
 800542a:	6a3b      	ldr	r3, [r7, #32]
}
 800542c:	4618      	mov	r0, r3
 800542e:	3728      	adds	r7, #40	; 0x28
 8005430:	46bd      	mov	sp, r7
 8005432:	bc90      	pop	{r4, r7}
 8005434:	4770      	bx	lr
 8005436:	bf00      	nop
 8005438:	08015f90 	.word	0x08015f90
 800543c:	08015fa0 	.word	0x08015fa0
 8005440:	40021000 	.word	0x40021000
 8005444:	007a1200 	.word	0x007a1200
 8005448:	003d0900 	.word	0x003d0900

0800544c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800544c:	b480      	push	{r7}
 800544e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005450:	4b02      	ldr	r3, [pc, #8]	; (800545c <HAL_RCC_GetHCLKFreq+0x10>)
 8005452:	681b      	ldr	r3, [r3, #0]
}
 8005454:	4618      	mov	r0, r3
 8005456:	46bd      	mov	sp, r7
 8005458:	bc80      	pop	{r7}
 800545a:	4770      	bx	lr
 800545c:	20000000 	.word	0x20000000

08005460 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005464:	f7ff fff2 	bl	800544c <HAL_RCC_GetHCLKFreq>
 8005468:	4601      	mov	r1, r0
 800546a:	4b05      	ldr	r3, [pc, #20]	; (8005480 <HAL_RCC_GetPCLK1Freq+0x20>)
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	0a1b      	lsrs	r3, r3, #8
 8005470:	f003 0307 	and.w	r3, r3, #7
 8005474:	4a03      	ldr	r2, [pc, #12]	; (8005484 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005476:	5cd3      	ldrb	r3, [r2, r3]
 8005478:	fa21 f303 	lsr.w	r3, r1, r3
}
 800547c:	4618      	mov	r0, r3
 800547e:	bd80      	pop	{r7, pc}
 8005480:	40021000 	.word	0x40021000
 8005484:	080160a0 	.word	0x080160a0

08005488 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800548c:	f7ff ffde 	bl	800544c <HAL_RCC_GetHCLKFreq>
 8005490:	4601      	mov	r1, r0
 8005492:	4b05      	ldr	r3, [pc, #20]	; (80054a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005494:	685b      	ldr	r3, [r3, #4]
 8005496:	0adb      	lsrs	r3, r3, #11
 8005498:	f003 0307 	and.w	r3, r3, #7
 800549c:	4a03      	ldr	r2, [pc, #12]	; (80054ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800549e:	5cd3      	ldrb	r3, [r2, r3]
 80054a0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80054a4:	4618      	mov	r0, r3
 80054a6:	bd80      	pop	{r7, pc}
 80054a8:	40021000 	.word	0x40021000
 80054ac:	080160a0 	.word	0x080160a0

080054b0 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80054b0:	b480      	push	{r7}
 80054b2:	b083      	sub	sp, #12
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
 80054b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	220f      	movs	r2, #15
 80054be:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80054c0:	4b11      	ldr	r3, [pc, #68]	; (8005508 <HAL_RCC_GetClockConfig+0x58>)
 80054c2:	685b      	ldr	r3, [r3, #4]
 80054c4:	f003 0203 	and.w	r2, r3, #3
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80054cc:	4b0e      	ldr	r3, [pc, #56]	; (8005508 <HAL_RCC_GetClockConfig+0x58>)
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80054d8:	4b0b      	ldr	r3, [pc, #44]	; (8005508 <HAL_RCC_GetClockConfig+0x58>)
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80054e4:	4b08      	ldr	r3, [pc, #32]	; (8005508 <HAL_RCC_GetClockConfig+0x58>)
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	08db      	lsrs	r3, r3, #3
 80054ea:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80054f2:	4b06      	ldr	r3, [pc, #24]	; (800550c <HAL_RCC_GetClockConfig+0x5c>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f003 0207 	and.w	r2, r3, #7
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80054fe:	bf00      	nop
 8005500:	370c      	adds	r7, #12
 8005502:	46bd      	mov	sp, r7
 8005504:	bc80      	pop	{r7}
 8005506:	4770      	bx	lr
 8005508:	40021000 	.word	0x40021000
 800550c:	40022000 	.word	0x40022000

08005510 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005510:	b480      	push	{r7}
 8005512:	b085      	sub	sp, #20
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005518:	4b0a      	ldr	r3, [pc, #40]	; (8005544 <RCC_Delay+0x34>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	4a0a      	ldr	r2, [pc, #40]	; (8005548 <RCC_Delay+0x38>)
 800551e:	fba2 2303 	umull	r2, r3, r2, r3
 8005522:	0a5b      	lsrs	r3, r3, #9
 8005524:	687a      	ldr	r2, [r7, #4]
 8005526:	fb02 f303 	mul.w	r3, r2, r3
 800552a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800552c:	bf00      	nop
  }
  while (Delay --);
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	1e5a      	subs	r2, r3, #1
 8005532:	60fa      	str	r2, [r7, #12]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d1f9      	bne.n	800552c <RCC_Delay+0x1c>
}
 8005538:	bf00      	nop
 800553a:	3714      	adds	r7, #20
 800553c:	46bd      	mov	sp, r7
 800553e:	bc80      	pop	{r7}
 8005540:	4770      	bx	lr
 8005542:	bf00      	nop
 8005544:	20000000 	.word	0x20000000
 8005548:	10624dd3 	.word	0x10624dd3

0800554c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800554c:	b580      	push	{r7, lr}
 800554e:	b086      	sub	sp, #24
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005554:	2300      	movs	r3, #0
 8005556:	613b      	str	r3, [r7, #16]
 8005558:	2300      	movs	r3, #0
 800555a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f003 0301 	and.w	r3, r3, #1
 8005564:	2b00      	cmp	r3, #0
 8005566:	d07d      	beq.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8005568:	2300      	movs	r3, #0
 800556a:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800556c:	4b4f      	ldr	r3, [pc, #316]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800556e:	69db      	ldr	r3, [r3, #28]
 8005570:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005574:	2b00      	cmp	r3, #0
 8005576:	d10d      	bne.n	8005594 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005578:	4b4c      	ldr	r3, [pc, #304]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800557a:	69db      	ldr	r3, [r3, #28]
 800557c:	4a4b      	ldr	r2, [pc, #300]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800557e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005582:	61d3      	str	r3, [r2, #28]
 8005584:	4b49      	ldr	r3, [pc, #292]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005586:	69db      	ldr	r3, [r3, #28]
 8005588:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800558c:	60bb      	str	r3, [r7, #8]
 800558e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005590:	2301      	movs	r3, #1
 8005592:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005594:	4b46      	ldr	r3, [pc, #280]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800559c:	2b00      	cmp	r3, #0
 800559e:	d118      	bne.n	80055d2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80055a0:	4b43      	ldr	r3, [pc, #268]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4a42      	ldr	r2, [pc, #264]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80055a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055aa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80055ac:	f7fc ff52 	bl	8002454 <HAL_GetTick>
 80055b0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055b2:	e008      	b.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055b4:	f7fc ff4e 	bl	8002454 <HAL_GetTick>
 80055b8:	4602      	mov	r2, r0
 80055ba:	693b      	ldr	r3, [r7, #16]
 80055bc:	1ad3      	subs	r3, r2, r3
 80055be:	2b64      	cmp	r3, #100	; 0x64
 80055c0:	d901      	bls.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80055c2:	2303      	movs	r3, #3
 80055c4:	e06d      	b.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055c6:	4b3a      	ldr	r3, [pc, #232]	; (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d0f0      	beq.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80055d2:	4b36      	ldr	r3, [pc, #216]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055d4:	6a1b      	ldr	r3, [r3, #32]
 80055d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055da:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d02e      	beq.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80055ea:	68fa      	ldr	r2, [r7, #12]
 80055ec:	429a      	cmp	r2, r3
 80055ee:	d027      	beq.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80055f0:	4b2e      	ldr	r3, [pc, #184]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80055f2:	6a1b      	ldr	r3, [r3, #32]
 80055f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055f8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80055fa:	4b2e      	ldr	r3, [pc, #184]	; (80056b4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80055fc:	2201      	movs	r2, #1
 80055fe:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005600:	4b2c      	ldr	r3, [pc, #176]	; (80056b4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005602:	2200      	movs	r2, #0
 8005604:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005606:	4a29      	ldr	r2, [pc, #164]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	f003 0301 	and.w	r3, r3, #1
 8005612:	2b00      	cmp	r3, #0
 8005614:	d014      	beq.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005616:	f7fc ff1d 	bl	8002454 <HAL_GetTick>
 800561a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800561c:	e00a      	b.n	8005634 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800561e:	f7fc ff19 	bl	8002454 <HAL_GetTick>
 8005622:	4602      	mov	r2, r0
 8005624:	693b      	ldr	r3, [r7, #16]
 8005626:	1ad3      	subs	r3, r2, r3
 8005628:	f241 3288 	movw	r2, #5000	; 0x1388
 800562c:	4293      	cmp	r3, r2
 800562e:	d901      	bls.n	8005634 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005630:	2303      	movs	r3, #3
 8005632:	e036      	b.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005634:	4b1d      	ldr	r3, [pc, #116]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005636:	6a1b      	ldr	r3, [r3, #32]
 8005638:	f003 0302 	and.w	r3, r3, #2
 800563c:	2b00      	cmp	r3, #0
 800563e:	d0ee      	beq.n	800561e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005640:	4b1a      	ldr	r3, [pc, #104]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005642:	6a1b      	ldr	r3, [r3, #32]
 8005644:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	685b      	ldr	r3, [r3, #4]
 800564c:	4917      	ldr	r1, [pc, #92]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800564e:	4313      	orrs	r3, r2
 8005650:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005652:	7dfb      	ldrb	r3, [r7, #23]
 8005654:	2b01      	cmp	r3, #1
 8005656:	d105      	bne.n	8005664 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005658:	4b14      	ldr	r3, [pc, #80]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800565a:	69db      	ldr	r3, [r3, #28]
 800565c:	4a13      	ldr	r2, [pc, #76]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800565e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005662:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f003 0302 	and.w	r3, r3, #2
 800566c:	2b00      	cmp	r3, #0
 800566e:	d008      	beq.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005670:	4b0e      	ldr	r3, [pc, #56]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005672:	685b      	ldr	r3, [r3, #4]
 8005674:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	689b      	ldr	r3, [r3, #8]
 800567c:	490b      	ldr	r1, [pc, #44]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800567e:	4313      	orrs	r3, r2
 8005680:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f003 0310 	and.w	r3, r3, #16
 800568a:	2b00      	cmp	r3, #0
 800568c:	d008      	beq.n	80056a0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800568e:	4b07      	ldr	r3, [pc, #28]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	695b      	ldr	r3, [r3, #20]
 800569a:	4904      	ldr	r1, [pc, #16]	; (80056ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800569c:	4313      	orrs	r3, r2
 800569e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80056a0:	2300      	movs	r3, #0
}
 80056a2:	4618      	mov	r0, r3
 80056a4:	3718      	adds	r7, #24
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bd80      	pop	{r7, pc}
 80056aa:	bf00      	nop
 80056ac:	40021000 	.word	0x40021000
 80056b0:	40007000 	.word	0x40007000
 80056b4:	42420440 	.word	0x42420440

080056b8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80056b8:	b590      	push	{r4, r7, lr}
 80056ba:	b08d      	sub	sp, #52	; 0x34
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80056c0:	4b6b      	ldr	r3, [pc, #428]	; (8005870 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>)
 80056c2:	f107 040c 	add.w	r4, r7, #12
 80056c6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80056c8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80056cc:	4b69      	ldr	r3, [pc, #420]	; (8005874 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>)
 80056ce:	881b      	ldrh	r3, [r3, #0]
 80056d0:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80056d2:	2300      	movs	r3, #0
 80056d4:	627b      	str	r3, [r7, #36]	; 0x24
 80056d6:	2300      	movs	r3, #0
 80056d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80056da:	2300      	movs	r3, #0
 80056dc:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80056de:	2300      	movs	r3, #0
 80056e0:	61fb      	str	r3, [r7, #28]
 80056e2:	2300      	movs	r3, #0
 80056e4:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	3b01      	subs	r3, #1
 80056ea:	2b0f      	cmp	r3, #15
 80056ec:	f200 80b6 	bhi.w	800585c <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 80056f0:	a201      	add	r2, pc, #4	; (adr r2, 80056f8 <HAL_RCCEx_GetPeriphCLKFreq+0x40>)
 80056f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056f6:	bf00      	nop
 80056f8:	080057db 	.word	0x080057db
 80056fc:	08005841 	.word	0x08005841
 8005700:	0800585d 	.word	0x0800585d
 8005704:	080057cb 	.word	0x080057cb
 8005708:	0800585d 	.word	0x0800585d
 800570c:	0800585d 	.word	0x0800585d
 8005710:	0800585d 	.word	0x0800585d
 8005714:	080057d3 	.word	0x080057d3
 8005718:	0800585d 	.word	0x0800585d
 800571c:	0800585d 	.word	0x0800585d
 8005720:	0800585d 	.word	0x0800585d
 8005724:	0800585d 	.word	0x0800585d
 8005728:	0800585d 	.word	0x0800585d
 800572c:	0800585d 	.word	0x0800585d
 8005730:	0800585d 	.word	0x0800585d
 8005734:	08005739 	.word	0x08005739
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8005738:	4b4f      	ldr	r3, [pc, #316]	; (8005878 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 800573a:	685b      	ldr	r3, [r3, #4]
 800573c:	61fb      	str	r3, [r7, #28]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800573e:	4b4e      	ldr	r3, [pc, #312]	; (8005878 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005746:	2b00      	cmp	r3, #0
 8005748:	f000 808a 	beq.w	8005860 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800574c:	69fb      	ldr	r3, [r7, #28]
 800574e:	0c9b      	lsrs	r3, r3, #18
 8005750:	f003 030f 	and.w	r3, r3, #15
 8005754:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8005758:	4413      	add	r3, r2
 800575a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800575e:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005760:	69fb      	ldr	r3, [r7, #28]
 8005762:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005766:	2b00      	cmp	r3, #0
 8005768:	d018      	beq.n	800579c <HAL_RCCEx_GetPeriphCLKFreq+0xe4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800576a:	4b43      	ldr	r3, [pc, #268]	; (8005878 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	0c5b      	lsrs	r3, r3, #17
 8005770:	f003 0301 	and.w	r3, r3, #1
 8005774:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8005778:	4413      	add	r3, r2
 800577a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800577e:	627b      	str	r3, [r7, #36]	; 0x24
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005780:	69fb      	ldr	r3, [r7, #28]
 8005782:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005786:	2b00      	cmp	r3, #0
 8005788:	d00d      	beq.n	80057a6 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800578a:	4a3c      	ldr	r2, [pc, #240]	; (800587c <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>)
 800578c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800578e:	fbb2 f2f3 	udiv	r2, r2, r3
 8005792:	6a3b      	ldr	r3, [r7, #32]
 8005794:	fb02 f303 	mul.w	r3, r2, r3
 8005798:	62fb      	str	r3, [r7, #44]	; 0x2c
 800579a:	e004      	b.n	80057a6 <HAL_RCCEx_GetPeriphCLKFreq+0xee>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800579c:	6a3b      	ldr	r3, [r7, #32]
 800579e:	4a38      	ldr	r2, [pc, #224]	; (8005880 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8>)
 80057a0:	fb02 f303 	mul.w	r3, r2, r3
 80057a4:	62fb      	str	r3, [r7, #44]	; 0x2c
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80057a6:	4b34      	ldr	r3, [pc, #208]	; (8005878 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 80057a8:	685b      	ldr	r3, [r3, #4]
 80057aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80057ae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80057b2:	d102      	bne.n	80057ba <HAL_RCCEx_GetPeriphCLKFreq+0x102>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 80057b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057b6:	62bb      	str	r3, [r7, #40]	; 0x28
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 80057b8:	e052      	b.n	8005860 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
          frequency = (pllclk * 2) / 3;
 80057ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057bc:	005b      	lsls	r3, r3, #1
 80057be:	4a31      	ldr	r2, [pc, #196]	; (8005884 <HAL_RCCEx_GetPeriphCLKFreq+0x1cc>)
 80057c0:	fba2 2303 	umull	r2, r3, r2, r3
 80057c4:	085b      	lsrs	r3, r3, #1
 80057c6:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80057c8:	e04a      	b.n	8005860 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 80057ca:	f7ff fddd 	bl	8005388 <HAL_RCC_GetSysClockFreq>
 80057ce:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80057d0:	e049      	b.n	8005866 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 80057d2:	f7ff fdd9 	bl	8005388 <HAL_RCC_GetSysClockFreq>
 80057d6:	62b8      	str	r0, [r7, #40]	; 0x28
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 80057d8:	e045      	b.n	8005866 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 80057da:	4b27      	ldr	r3, [pc, #156]	; (8005878 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 80057dc:	6a1b      	ldr	r3, [r3, #32]
 80057de:	61fb      	str	r3, [r7, #28]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80057e0:	69fb      	ldr	r3, [r7, #28]
 80057e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80057ea:	d108      	bne.n	80057fe <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80057ec:	69fb      	ldr	r3, [r7, #28]
 80057ee:	f003 0302 	and.w	r3, r3, #2
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d003      	beq.n	80057fe <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSE_VALUE;
 80057f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80057fa:	62bb      	str	r3, [r7, #40]	; 0x28
 80057fc:	e01f      	b.n	800583e <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80057fe:	69fb      	ldr	r3, [r7, #28]
 8005800:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005804:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005808:	d109      	bne.n	800581e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 800580a:	4b1b      	ldr	r3, [pc, #108]	; (8005878 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 800580c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800580e:	f003 0302 	and.w	r3, r3, #2
 8005812:	2b00      	cmp	r3, #0
 8005814:	d003      	beq.n	800581e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      {
        frequency = LSI_VALUE;
 8005816:	f649 4340 	movw	r3, #40000	; 0x9c40
 800581a:	62bb      	str	r3, [r7, #40]	; 0x28
 800581c:	e00f      	b.n	800583e <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800581e:	69fb      	ldr	r3, [r7, #28]
 8005820:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005824:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005828:	d11c      	bne.n	8005864 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 800582a:	4b13      	ldr	r3, [pc, #76]	; (8005878 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005832:	2b00      	cmp	r3, #0
 8005834:	d016      	beq.n	8005864 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
      {
        frequency = HSE_VALUE / 128U;
 8005836:	f24f 4324 	movw	r3, #62500	; 0xf424
 800583a:	62bb      	str	r3, [r7, #40]	; 0x28
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 800583c:	e012      	b.n	8005864 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
 800583e:	e011      	b.n	8005864 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005840:	f7ff fe22 	bl	8005488 <HAL_RCC_GetPCLK2Freq>
 8005844:	4602      	mov	r2, r0
 8005846:	4b0c      	ldr	r3, [pc, #48]	; (8005878 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>)
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	0b9b      	lsrs	r3, r3, #14
 800584c:	f003 0303 	and.w	r3, r3, #3
 8005850:	3301      	adds	r3, #1
 8005852:	005b      	lsls	r3, r3, #1
 8005854:	fbb2 f3f3 	udiv	r3, r2, r3
 8005858:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800585a:	e004      	b.n	8005866 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
    }
    default:
    {
      break;
 800585c:	bf00      	nop
 800585e:	e002      	b.n	8005866 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
      break;
 8005860:	bf00      	nop
 8005862:	e000      	b.n	8005866 <HAL_RCCEx_GetPeriphCLKFreq+0x1ae>
      break;
 8005864:	bf00      	nop
    }
  }
  return (frequency);
 8005866:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8005868:	4618      	mov	r0, r3
 800586a:	3734      	adds	r7, #52	; 0x34
 800586c:	46bd      	mov	sp, r7
 800586e:	bd90      	pop	{r4, r7, pc}
 8005870:	08015fa4 	.word	0x08015fa4
 8005874:	08015fb4 	.word	0x08015fb4
 8005878:	40021000 	.word	0x40021000
 800587c:	007a1200 	.word	0x007a1200
 8005880:	003d0900 	.word	0x003d0900
 8005884:	aaaaaaab 	.word	0xaaaaaaab

08005888 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b084      	sub	sp, #16
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8005890:	2300      	movs	r3, #0
 8005892:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d101      	bne.n	800589e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800589a:	2301      	movs	r3, #1
 800589c:	e084      	b.n	80059a8 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	7c5b      	ldrb	r3, [r3, #17]
 80058a2:	b2db      	uxtb	r3, r3
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d105      	bne.n	80058b4 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2200      	movs	r2, #0
 80058ac:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f7fb ffae 	bl	8001810 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2202      	movs	r2, #2
 80058b8:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80058ba:	6878      	ldr	r0, [r7, #4]
 80058bc:	f000 fb7c 	bl	8005fb8 <HAL_RTC_WaitForSynchro>
 80058c0:	4603      	mov	r3, r0
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d004      	beq.n	80058d0 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2204      	movs	r2, #4
 80058ca:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 80058cc:	2301      	movs	r3, #1
 80058ce:	e06b      	b.n	80059a8 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80058d0:	6878      	ldr	r0, [r7, #4]
 80058d2:	f000 fc35 	bl	8006140 <RTC_EnterInitMode>
 80058d6:	4603      	mov	r3, r0
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d004      	beq.n	80058e6 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2204      	movs	r2, #4
 80058e0:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 80058e2:	2301      	movs	r3, #1
 80058e4:	e060      	b.n	80059a8 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	685a      	ldr	r2, [r3, #4]
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f022 0207 	bic.w	r2, r2, #7
 80058f4:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	689b      	ldr	r3, [r3, #8]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d005      	beq.n	800590a <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 80058fe:	4b2c      	ldr	r3, [pc, #176]	; (80059b0 <HAL_RTC_Init+0x128>)
 8005900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005902:	4a2b      	ldr	r2, [pc, #172]	; (80059b0 <HAL_RTC_Init+0x128>)
 8005904:	f023 0301 	bic.w	r3, r3, #1
 8005908:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 800590a:	4b29      	ldr	r3, [pc, #164]	; (80059b0 <HAL_RTC_Init+0x128>)
 800590c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800590e:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	689b      	ldr	r3, [r3, #8]
 8005916:	4926      	ldr	r1, [pc, #152]	; (80059b0 <HAL_RTC_Init+0x128>)
 8005918:	4313      	orrs	r3, r2
 800591a:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	685b      	ldr	r3, [r3, #4]
 8005920:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005924:	d003      	beq.n	800592e <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	685b      	ldr	r3, [r3, #4]
 800592a:	60fb      	str	r3, [r7, #12]
 800592c:	e00e      	b.n	800594c <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 800592e:	2001      	movs	r0, #1
 8005930:	f7ff fec2 	bl	80056b8 <HAL_RCCEx_GetPeriphCLKFreq>
 8005934:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d104      	bne.n	8005946 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2204      	movs	r2, #4
 8005940:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8005942:	2301      	movs	r3, #1
 8005944:	e030      	b.n	80059a8 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	3b01      	subs	r3, #1
 800594a:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	689b      	ldr	r3, [r3, #8]
 8005952:	f023 010f 	bic.w	r1, r3, #15
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	0c1a      	lsrs	r2, r3, #16
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	430a      	orrs	r2, r1
 8005960:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	68db      	ldr	r3, [r3, #12]
 8005968:	0c1b      	lsrs	r3, r3, #16
 800596a:	041b      	lsls	r3, r3, #16
 800596c:	68fa      	ldr	r2, [r7, #12]
 800596e:	b291      	uxth	r1, r2
 8005970:	687a      	ldr	r2, [r7, #4]
 8005972:	6812      	ldr	r2, [r2, #0]
 8005974:	430b      	orrs	r3, r1
 8005976:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8005978:	6878      	ldr	r0, [r7, #4]
 800597a:	f000 fc09 	bl	8006190 <RTC_ExitInitMode>
 800597e:	4603      	mov	r3, r0
 8005980:	2b00      	cmp	r3, #0
 8005982:	d004      	beq.n	800598e <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2204      	movs	r2, #4
 8005988:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 800598a:	2301      	movs	r3, #1
 800598c:	e00c      	b.n	80059a8 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2200      	movs	r2, #0
 8005992:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2201      	movs	r2, #1
 8005998:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2201      	movs	r2, #1
 800599e:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2201      	movs	r2, #1
 80059a4:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 80059a6:	2300      	movs	r3, #0
  }
}
 80059a8:	4618      	mov	r0, r3
 80059aa:	3710      	adds	r7, #16
 80059ac:	46bd      	mov	sp, r7
 80059ae:	bd80      	pop	{r7, pc}
 80059b0:	40006c00 	.word	0x40006c00

080059b4 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80059b4:	b590      	push	{r4, r7, lr}
 80059b6:	b087      	sub	sp, #28
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	60f8      	str	r0, [r7, #12]
 80059bc:	60b9      	str	r1, [r7, #8]
 80059be:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 80059c0:	2300      	movs	r3, #0
 80059c2:	617b      	str	r3, [r7, #20]
 80059c4:	2300      	movs	r3, #0
 80059c6:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d002      	beq.n	80059d4 <HAL_RTC_SetTime+0x20>
 80059ce:	68bb      	ldr	r3, [r7, #8]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d101      	bne.n	80059d8 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 80059d4:	2301      	movs	r3, #1
 80059d6:	e080      	b.n	8005ada <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	7c1b      	ldrb	r3, [r3, #16]
 80059dc:	2b01      	cmp	r3, #1
 80059de:	d101      	bne.n	80059e4 <HAL_RTC_SetTime+0x30>
 80059e0:	2302      	movs	r3, #2
 80059e2:	e07a      	b.n	8005ada <HAL_RTC_SetTime+0x126>
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	2201      	movs	r2, #1
 80059e8:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	2202      	movs	r2, #2
 80059ee:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d113      	bne.n	8005a1e <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	781b      	ldrb	r3, [r3, #0]
 80059fa:	461a      	mov	r2, r3
 80059fc:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8005a00:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8005a04:	68bb      	ldr	r3, [r7, #8]
 8005a06:	785b      	ldrb	r3, [r3, #1]
 8005a08:	4619      	mov	r1, r3
 8005a0a:	460b      	mov	r3, r1
 8005a0c:	011b      	lsls	r3, r3, #4
 8005a0e:	1a5b      	subs	r3, r3, r1
 8005a10:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8005a12:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8005a14:	68ba      	ldr	r2, [r7, #8]
 8005a16:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8005a18:	4413      	add	r3, r2
 8005a1a:	617b      	str	r3, [r7, #20]
 8005a1c:	e01e      	b.n	8005a5c <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8005a1e:	68bb      	ldr	r3, [r7, #8]
 8005a20:	781b      	ldrb	r3, [r3, #0]
 8005a22:	4618      	mov	r0, r3
 8005a24:	f000 fbf9 	bl	800621a <RTC_Bcd2ToByte>
 8005a28:	4603      	mov	r3, r0
 8005a2a:	461a      	mov	r2, r3
 8005a2c:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8005a30:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8005a34:	68bb      	ldr	r3, [r7, #8]
 8005a36:	785b      	ldrb	r3, [r3, #1]
 8005a38:	4618      	mov	r0, r3
 8005a3a:	f000 fbee 	bl	800621a <RTC_Bcd2ToByte>
 8005a3e:	4603      	mov	r3, r0
 8005a40:	461a      	mov	r2, r3
 8005a42:	4613      	mov	r3, r2
 8005a44:	011b      	lsls	r3, r3, #4
 8005a46:	1a9b      	subs	r3, r3, r2
 8005a48:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8005a4a:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	789b      	ldrb	r3, [r3, #2]
 8005a50:	4618      	mov	r0, r3
 8005a52:	f000 fbe2 	bl	800621a <RTC_Bcd2ToByte>
 8005a56:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8005a58:	4423      	add	r3, r4
 8005a5a:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8005a5c:	6979      	ldr	r1, [r7, #20]
 8005a5e:	68f8      	ldr	r0, [r7, #12]
 8005a60:	f000 fb07 	bl	8006072 <RTC_WriteTimeCounter>
 8005a64:	4603      	mov	r3, r0
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d007      	beq.n	8005a7a <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	2204      	movs	r2, #4
 8005a6e:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	2200      	movs	r2, #0
 8005a74:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8005a76:	2301      	movs	r3, #1
 8005a78:	e02f      	b.n	8005ada <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	685a      	ldr	r2, [r3, #4]
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f022 0205 	bic.w	r2, r2, #5
 8005a88:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8005a8a:	68f8      	ldr	r0, [r7, #12]
 8005a8c:	f000 fb18 	bl	80060c0 <RTC_ReadAlarmCounter>
 8005a90:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8005a92:	693b      	ldr	r3, [r7, #16]
 8005a94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a98:	d018      	beq.n	8005acc <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8005a9a:	693a      	ldr	r2, [r7, #16]
 8005a9c:	697b      	ldr	r3, [r7, #20]
 8005a9e:	429a      	cmp	r2, r3
 8005aa0:	d214      	bcs.n	8005acc <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8005aa2:	693b      	ldr	r3, [r7, #16]
 8005aa4:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8005aa8:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8005aac:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005aae:	6939      	ldr	r1, [r7, #16]
 8005ab0:	68f8      	ldr	r0, [r7, #12]
 8005ab2:	f000 fb1e 	bl	80060f2 <RTC_WriteAlarmCounter>
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d007      	beq.n	8005acc <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	2204      	movs	r2, #4
 8005ac0:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8005ac8:	2301      	movs	r3, #1
 8005aca:	e006      	b.n	8005ada <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	2201      	movs	r2, #1
 8005ad0:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8005ad8:	2300      	movs	r3, #0
  }
}
 8005ada:	4618      	mov	r0, r3
 8005adc:	371c      	adds	r7, #28
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	bd90      	pop	{r4, r7, pc}
	...

08005ae4 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b088      	sub	sp, #32
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	60f8      	str	r0, [r7, #12]
 8005aec:	60b9      	str	r1, [r7, #8]
 8005aee:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8005af0:	2300      	movs	r3, #0
 8005af2:	61bb      	str	r3, [r7, #24]
 8005af4:	2300      	movs	r3, #0
 8005af6:	61fb      	str	r3, [r7, #28]
 8005af8:	2300      	movs	r3, #0
 8005afa:	617b      	str	r3, [r7, #20]
 8005afc:	2300      	movs	r3, #0
 8005afe:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d002      	beq.n	8005b0c <HAL_RTC_GetTime+0x28>
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d101      	bne.n	8005b10 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	e0b5      	b.n	8005c7c <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	685b      	ldr	r3, [r3, #4]
 8005b16:	f003 0304 	and.w	r3, r3, #4
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d001      	beq.n	8005b22 <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	e0ac      	b.n	8005c7c <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8005b22:	68f8      	ldr	r0, [r7, #12]
 8005b24:	f000 fa75 	bl	8006012 <RTC_ReadTimeCounter>
 8005b28:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8005b2a:	69bb      	ldr	r3, [r7, #24]
 8005b2c:	4a55      	ldr	r2, [pc, #340]	; (8005c84 <HAL_RTC_GetTime+0x1a0>)
 8005b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8005b32:	0adb      	lsrs	r3, r3, #11
 8005b34:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 8005b36:	69ba      	ldr	r2, [r7, #24]
 8005b38:	4b52      	ldr	r3, [pc, #328]	; (8005c84 <HAL_RTC_GetTime+0x1a0>)
 8005b3a:	fba3 1302 	umull	r1, r3, r3, r2
 8005b3e:	0adb      	lsrs	r3, r3, #11
 8005b40:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8005b44:	fb01 f303 	mul.w	r3, r1, r3
 8005b48:	1ad3      	subs	r3, r2, r3
 8005b4a:	4a4f      	ldr	r2, [pc, #316]	; (8005c88 <HAL_RTC_GetTime+0x1a4>)
 8005b4c:	fba2 2303 	umull	r2, r3, r2, r3
 8005b50:	095b      	lsrs	r3, r3, #5
 8005b52:	b2da      	uxtb	r2, r3
 8005b54:	68bb      	ldr	r3, [r7, #8]
 8005b56:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 8005b58:	69bb      	ldr	r3, [r7, #24]
 8005b5a:	4a4a      	ldr	r2, [pc, #296]	; (8005c84 <HAL_RTC_GetTime+0x1a0>)
 8005b5c:	fba2 1203 	umull	r1, r2, r2, r3
 8005b60:	0ad2      	lsrs	r2, r2, #11
 8005b62:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8005b66:	fb01 f202 	mul.w	r2, r1, r2
 8005b6a:	1a9a      	subs	r2, r3, r2
 8005b6c:	4b46      	ldr	r3, [pc, #280]	; (8005c88 <HAL_RTC_GetTime+0x1a4>)
 8005b6e:	fba3 1302 	umull	r1, r3, r3, r2
 8005b72:	0959      	lsrs	r1, r3, #5
 8005b74:	460b      	mov	r3, r1
 8005b76:	011b      	lsls	r3, r3, #4
 8005b78:	1a5b      	subs	r3, r3, r1
 8005b7a:	009b      	lsls	r3, r3, #2
 8005b7c:	1ad1      	subs	r1, r2, r3
 8005b7e:	b2ca      	uxtb	r2, r1
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8005b84:	693b      	ldr	r3, [r7, #16]
 8005b86:	2b17      	cmp	r3, #23
 8005b88:	d955      	bls.n	8005c36 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 8005b8a:	693b      	ldr	r3, [r7, #16]
 8005b8c:	4a3f      	ldr	r2, [pc, #252]	; (8005c8c <HAL_RTC_GetTime+0x1a8>)
 8005b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8005b92:	091b      	lsrs	r3, r3, #4
 8005b94:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 8005b96:	6939      	ldr	r1, [r7, #16]
 8005b98:	4b3c      	ldr	r3, [pc, #240]	; (8005c8c <HAL_RTC_GetTime+0x1a8>)
 8005b9a:	fba3 2301 	umull	r2, r3, r3, r1
 8005b9e:	091a      	lsrs	r2, r3, #4
 8005ba0:	4613      	mov	r3, r2
 8005ba2:	005b      	lsls	r3, r3, #1
 8005ba4:	4413      	add	r3, r2
 8005ba6:	00db      	lsls	r3, r3, #3
 8005ba8:	1aca      	subs	r2, r1, r3
 8005baa:	b2d2      	uxtb	r2, r2
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8005bb0:	68f8      	ldr	r0, [r7, #12]
 8005bb2:	f000 fa85 	bl	80060c0 <RTC_ReadAlarmCounter>
 8005bb6:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 8005bb8:	69fb      	ldr	r3, [r7, #28]
 8005bba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bbe:	d008      	beq.n	8005bd2 <HAL_RTC_GetTime+0xee>
 8005bc0:	69fa      	ldr	r2, [r7, #28]
 8005bc2:	69bb      	ldr	r3, [r7, #24]
 8005bc4:	429a      	cmp	r2, r3
 8005bc6:	d904      	bls.n	8005bd2 <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 8005bc8:	69fa      	ldr	r2, [r7, #28]
 8005bca:	69bb      	ldr	r3, [r7, #24]
 8005bcc:	1ad3      	subs	r3, r2, r3
 8005bce:	61fb      	str	r3, [r7, #28]
 8005bd0:	e002      	b.n	8005bd8 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 8005bd2:	f04f 33ff 	mov.w	r3, #4294967295
 8005bd6:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	4a2d      	ldr	r2, [pc, #180]	; (8005c90 <HAL_RTC_GetTime+0x1ac>)
 8005bdc:	fb02 f303 	mul.w	r3, r2, r3
 8005be0:	69ba      	ldr	r2, [r7, #24]
 8005be2:	1ad3      	subs	r3, r2, r3
 8005be4:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8005be6:	69b9      	ldr	r1, [r7, #24]
 8005be8:	68f8      	ldr	r0, [r7, #12]
 8005bea:	f000 fa42 	bl	8006072 <RTC_WriteTimeCounter>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d001      	beq.n	8005bf8 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	e041      	b.n	8005c7c <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8005bf8:	69fb      	ldr	r3, [r7, #28]
 8005bfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bfe:	d00c      	beq.n	8005c1a <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8005c00:	69fa      	ldr	r2, [r7, #28]
 8005c02:	69bb      	ldr	r3, [r7, #24]
 8005c04:	4413      	add	r3, r2
 8005c06:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005c08:	69f9      	ldr	r1, [r7, #28]
 8005c0a:	68f8      	ldr	r0, [r7, #12]
 8005c0c:	f000 fa71 	bl	80060f2 <RTC_WriteAlarmCounter>
 8005c10:	4603      	mov	r3, r0
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d00a      	beq.n	8005c2c <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8005c16:	2301      	movs	r3, #1
 8005c18:	e030      	b.n	8005c7c <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005c1a:	69f9      	ldr	r1, [r7, #28]
 8005c1c:	68f8      	ldr	r0, [r7, #12]
 8005c1e:	f000 fa68 	bl	80060f2 <RTC_WriteAlarmCounter>
 8005c22:	4603      	mov	r3, r0
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d001      	beq.n	8005c2c <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8005c28:	2301      	movs	r3, #1
 8005c2a:	e027      	b.n	8005c7c <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8005c2c:	6979      	ldr	r1, [r7, #20]
 8005c2e:	68f8      	ldr	r0, [r7, #12]
 8005c30:	f000 fb10 	bl	8006254 <RTC_DateUpdate>
 8005c34:	e003      	b.n	8005c3e <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8005c36:	693b      	ldr	r3, [r7, #16]
 8005c38:	b2da      	uxtb	r2, r3
 8005c3a:	68bb      	ldr	r3, [r7, #8]
 8005c3c:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d01a      	beq.n	8005c7a <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	781b      	ldrb	r3, [r3, #0]
 8005c48:	4618      	mov	r0, r3
 8005c4a:	f000 fac9 	bl	80061e0 <RTC_ByteToBcd2>
 8005c4e:	4603      	mov	r3, r0
 8005c50:	461a      	mov	r2, r3
 8005c52:	68bb      	ldr	r3, [r7, #8]
 8005c54:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	785b      	ldrb	r3, [r3, #1]
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f000 fac0 	bl	80061e0 <RTC_ByteToBcd2>
 8005c60:	4603      	mov	r3, r0
 8005c62:	461a      	mov	r2, r3
 8005c64:	68bb      	ldr	r3, [r7, #8]
 8005c66:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	789b      	ldrb	r3, [r3, #2]
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	f000 fab7 	bl	80061e0 <RTC_ByteToBcd2>
 8005c72:	4603      	mov	r3, r0
 8005c74:	461a      	mov	r2, r3
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8005c7a:	2300      	movs	r3, #0
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	3720      	adds	r7, #32
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}
 8005c84:	91a2b3c5 	.word	0x91a2b3c5
 8005c88:	88888889 	.word	0x88888889
 8005c8c:	aaaaaaab 	.word	0xaaaaaaab
 8005c90:	00015180 	.word	0x00015180

08005c94 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b088      	sub	sp, #32
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	60f8      	str	r0, [r7, #12]
 8005c9c:	60b9      	str	r1, [r7, #8]
 8005c9e:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	61fb      	str	r3, [r7, #28]
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	61bb      	str	r3, [r7, #24]
 8005ca8:	2300      	movs	r3, #0
 8005caa:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d002      	beq.n	8005cb8 <HAL_RTC_SetDate+0x24>
 8005cb2:	68bb      	ldr	r3, [r7, #8]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d101      	bne.n	8005cbc <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8005cb8:	2301      	movs	r3, #1
 8005cba:	e097      	b.n	8005dec <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	7c1b      	ldrb	r3, [r3, #16]
 8005cc0:	2b01      	cmp	r3, #1
 8005cc2:	d101      	bne.n	8005cc8 <HAL_RTC_SetDate+0x34>
 8005cc4:	2302      	movs	r3, #2
 8005cc6:	e091      	b.n	8005dec <HAL_RTC_SetDate+0x158>
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	2201      	movs	r2, #1
 8005ccc:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2202      	movs	r2, #2
 8005cd2:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d10c      	bne.n	8005cf4 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8005cda:	68bb      	ldr	r3, [r7, #8]
 8005cdc:	78da      	ldrb	r2, [r3, #3]
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8005ce2:	68bb      	ldr	r3, [r7, #8]
 8005ce4:	785a      	ldrb	r2, [r3, #1]
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	789a      	ldrb	r2, [r3, #2]
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	739a      	strb	r2, [r3, #14]
 8005cf2:	e01a      	b.n	8005d2a <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8005cf4:	68bb      	ldr	r3, [r7, #8]
 8005cf6:	78db      	ldrb	r3, [r3, #3]
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	f000 fa8e 	bl	800621a <RTC_Bcd2ToByte>
 8005cfe:	4603      	mov	r3, r0
 8005d00:	461a      	mov	r2, r3
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8005d06:	68bb      	ldr	r3, [r7, #8]
 8005d08:	785b      	ldrb	r3, [r3, #1]
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	f000 fa85 	bl	800621a <RTC_Bcd2ToByte>
 8005d10:	4603      	mov	r3, r0
 8005d12:	461a      	mov	r2, r3
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	789b      	ldrb	r3, [r3, #2]
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	f000 fa7c 	bl	800621a <RTC_Bcd2ToByte>
 8005d22:	4603      	mov	r3, r0
 8005d24:	461a      	mov	r2, r3
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	7bdb      	ldrb	r3, [r3, #15]
 8005d2e:	4618      	mov	r0, r3
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	7b59      	ldrb	r1, [r3, #13]
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	7b9b      	ldrb	r3, [r3, #14]
 8005d38:	461a      	mov	r2, r3
 8005d3a:	f000 fb67 	bl	800640c <RTC_WeekDayNum>
 8005d3e:	4603      	mov	r3, r0
 8005d40:	461a      	mov	r2, r3
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	7b1a      	ldrb	r2, [r3, #12]
 8005d4a:	68bb      	ldr	r3, [r7, #8]
 8005d4c:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8005d4e:	68f8      	ldr	r0, [r7, #12]
 8005d50:	f000 f95f 	bl	8006012 <RTC_ReadTimeCounter>
 8005d54:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8005d56:	69fb      	ldr	r3, [r7, #28]
 8005d58:	4a26      	ldr	r2, [pc, #152]	; (8005df4 <HAL_RTC_SetDate+0x160>)
 8005d5a:	fba2 2303 	umull	r2, r3, r2, r3
 8005d5e:	0adb      	lsrs	r3, r3, #11
 8005d60:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	2b18      	cmp	r3, #24
 8005d66:	d93a      	bls.n	8005dde <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8005d68:	697b      	ldr	r3, [r7, #20]
 8005d6a:	4a23      	ldr	r2, [pc, #140]	; (8005df8 <HAL_RTC_SetDate+0x164>)
 8005d6c:	fba2 2303 	umull	r2, r3, r2, r3
 8005d70:	091b      	lsrs	r3, r3, #4
 8005d72:	4a22      	ldr	r2, [pc, #136]	; (8005dfc <HAL_RTC_SetDate+0x168>)
 8005d74:	fb02 f303 	mul.w	r3, r2, r3
 8005d78:	69fa      	ldr	r2, [r7, #28]
 8005d7a:	1ad3      	subs	r3, r2, r3
 8005d7c:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8005d7e:	69f9      	ldr	r1, [r7, #28]
 8005d80:	68f8      	ldr	r0, [r7, #12]
 8005d82:	f000 f976 	bl	8006072 <RTC_WriteTimeCounter>
 8005d86:	4603      	mov	r3, r0
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d007      	beq.n	8005d9c <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	2204      	movs	r2, #4
 8005d90:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	2200      	movs	r2, #0
 8005d96:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	e027      	b.n	8005dec <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8005d9c:	68f8      	ldr	r0, [r7, #12]
 8005d9e:	f000 f98f 	bl	80060c0 <RTC_ReadAlarmCounter>
 8005da2:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8005da4:	69bb      	ldr	r3, [r7, #24]
 8005da6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005daa:	d018      	beq.n	8005dde <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8005dac:	69ba      	ldr	r2, [r7, #24]
 8005dae:	69fb      	ldr	r3, [r7, #28]
 8005db0:	429a      	cmp	r2, r3
 8005db2:	d214      	bcs.n	8005dde <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8005db4:	69bb      	ldr	r3, [r7, #24]
 8005db6:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8005dba:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8005dbe:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005dc0:	69b9      	ldr	r1, [r7, #24]
 8005dc2:	68f8      	ldr	r0, [r7, #12]
 8005dc4:	f000 f995 	bl	80060f2 <RTC_WriteAlarmCounter>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d007      	beq.n	8005dde <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	2204      	movs	r2, #4
 8005dd2:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	2200      	movs	r2, #0
 8005dd8:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8005dda:	2301      	movs	r3, #1
 8005ddc:	e006      	b.n	8005dec <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	2201      	movs	r2, #1
 8005de2:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2200      	movs	r2, #0
 8005de8:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8005dea:	2300      	movs	r3, #0
}
 8005dec:	4618      	mov	r0, r3
 8005dee:	3720      	adds	r7, #32
 8005df0:	46bd      	mov	sp, r7
 8005df2:	bd80      	pop	{r7, pc}
 8005df4:	91a2b3c5 	.word	0x91a2b3c5
 8005df8:	aaaaaaab 	.word	0xaaaaaaab
 8005dfc:	00015180 	.word	0x00015180

08005e00 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8005e00:	b590      	push	{r4, r7, lr}
 8005e02:	b089      	sub	sp, #36	; 0x24
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	60f8      	str	r0, [r7, #12]
 8005e08:	60b9      	str	r1, [r7, #8]
 8005e0a:	607a      	str	r2, [r7, #4]
  uint32_t counter_alarm = 0U, counter_time;
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	61fb      	str	r3, [r7, #28]
  RTC_TimeTypeDef stime = {0U};
 8005e10:	f107 0314 	add.w	r3, r7, #20
 8005e14:	2100      	movs	r1, #0
 8005e16:	460a      	mov	r2, r1
 8005e18:	801a      	strh	r2, [r3, #0]
 8005e1a:	460a      	mov	r2, r1
 8005e1c:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sAlarm == NULL))
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d002      	beq.n	8005e2a <HAL_RTC_SetAlarm_IT+0x2a>
 8005e24:	68bb      	ldr	r3, [r7, #8]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d101      	bne.n	8005e2e <HAL_RTC_SetAlarm_IT+0x2e>
  {
    return HAL_ERROR;
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	e096      	b.n	8005f5c <HAL_RTC_SetAlarm_IT+0x15c>
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(sAlarm->Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	7c1b      	ldrb	r3, [r3, #16]
 8005e32:	2b01      	cmp	r3, #1
 8005e34:	d101      	bne.n	8005e3a <HAL_RTC_SetAlarm_IT+0x3a>
 8005e36:	2302      	movs	r3, #2
 8005e38:	e090      	b.n	8005f5c <HAL_RTC_SetAlarm_IT+0x15c>
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	2201      	movs	r2, #1
 8005e3e:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	2202      	movs	r2, #2
 8005e44:	745a      	strb	r2, [r3, #17]

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8005e46:	f107 0314 	add.w	r3, r7, #20
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	4619      	mov	r1, r3
 8005e4e:	68f8      	ldr	r0, [r7, #12]
 8005e50:	f7ff fe48 	bl	8005ae4 <HAL_RTC_GetTime>
 8005e54:	4603      	mov	r3, r0
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d001      	beq.n	8005e5e <HAL_RTC_SetAlarm_IT+0x5e>
  {
    return HAL_ERROR;
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	e07e      	b.n	8005f5c <HAL_RTC_SetAlarm_IT+0x15c>
  }

  /* Convert time in seconds */
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8005e5e:	7d3b      	ldrb	r3, [r7, #20]
 8005e60:	461a      	mov	r2, r3
 8005e62:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8005e66:	fb03 f202 	mul.w	r2, r3, r2
                            ((uint32_t)stime.Minutes * 60U) + \
 8005e6a:	7d7b      	ldrb	r3, [r7, #21]
 8005e6c:	4619      	mov	r1, r3
 8005e6e:	460b      	mov	r3, r1
 8005e70:	011b      	lsls	r3, r3, #4
 8005e72:	1a5b      	subs	r3, r3, r1
 8005e74:	009b      	lsls	r3, r3, #2
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8005e76:	4413      	add	r3, r2
                            ((uint32_t)stime.Seconds));
 8005e78:	7dba      	ldrb	r2, [r7, #22]
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8005e7a:	4413      	add	r3, r2
 8005e7c:	61bb      	str	r3, [r7, #24]

  if (Format == RTC_FORMAT_BIN)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d113      	bne.n	8005eac <HAL_RTC_SetAlarm_IT+0xac>
  {
    assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
    assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
    assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	781b      	ldrb	r3, [r3, #0]
 8005e88:	461a      	mov	r2, r3
 8005e8a:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8005e8e:	fb03 f202 	mul.w	r2, r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Minutes * 60U) + \
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	785b      	ldrb	r3, [r3, #1]
 8005e96:	4619      	mov	r1, r3
 8005e98:	460b      	mov	r3, r1
 8005e9a:	011b      	lsls	r3, r3, #4
 8005e9c:	1a5b      	subs	r3, r3, r1
 8005e9e:	009b      	lsls	r3, r3, #2
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8005ea0:	4413      	add	r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Seconds));
 8005ea2:	68ba      	ldr	r2, [r7, #8]
 8005ea4:	7892      	ldrb	r2, [r2, #2]
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8005ea6:	4413      	add	r3, r2
 8005ea8:	61fb      	str	r3, [r7, #28]
 8005eaa:	e01e      	b.n	8005eea <HAL_RTC_SetAlarm_IT+0xea>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));

    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8005eac:	68bb      	ldr	r3, [r7, #8]
 8005eae:	781b      	ldrb	r3, [r3, #0]
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	f000 f9b2 	bl	800621a <RTC_Bcd2ToByte>
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	461a      	mov	r2, r3
 8005eba:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8005ebe:	fb03 f402 	mul.w	r4, r3, r2
                     ((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)) * 60U) + \
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	785b      	ldrb	r3, [r3, #1]
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	f000 f9a7 	bl	800621a <RTC_Bcd2ToByte>
 8005ecc:	4603      	mov	r3, r0
 8005ece:	461a      	mov	r2, r3
 8005ed0:	4613      	mov	r3, r2
 8005ed2:	011b      	lsls	r3, r3, #4
 8005ed4:	1a9b      	subs	r3, r3, r2
 8005ed6:	009b      	lsls	r3, r3, #2
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8005ed8:	441c      	add	r4, r3
                     ((uint32_t)RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
 8005eda:	68bb      	ldr	r3, [r7, #8]
 8005edc:	789b      	ldrb	r3, [r3, #2]
 8005ede:	4618      	mov	r0, r3
 8005ee0:	f000 f99b 	bl	800621a <RTC_Bcd2ToByte>
 8005ee4:	4603      	mov	r3, r0
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8005ee6:	4423      	add	r3, r4
 8005ee8:	61fb      	str	r3, [r7, #28]
  }

  /* Check that requested alarm should expire in the same day (otherwise add 1 day) */
  if (counter_alarm < counter_time)
 8005eea:	69fa      	ldr	r2, [r7, #28]
 8005eec:	69bb      	ldr	r3, [r7, #24]
 8005eee:	429a      	cmp	r2, r3
 8005ef0:	d205      	bcs.n	8005efe <HAL_RTC_SetAlarm_IT+0xfe>
  {
    /* Add 1 day to alarm counter*/
    counter_alarm += (uint32_t)(24U * 3600U);
 8005ef2:	69fb      	ldr	r3, [r7, #28]
 8005ef4:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 8005ef8:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8005efc:	61fb      	str	r3, [r7, #28]
  }

  /* Write alarm counter in RTC registers */
  if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005efe:	69f9      	ldr	r1, [r7, #28]
 8005f00:	68f8      	ldr	r0, [r7, #12]
 8005f02:	f000 f8f6 	bl	80060f2 <RTC_WriteAlarmCounter>
 8005f06:	4603      	mov	r3, r0
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d007      	beq.n	8005f1c <HAL_RTC_SetAlarm_IT+0x11c>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	2204      	movs	r2, #4
 8005f10:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	2200      	movs	r2, #0
 8005f16:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8005f18:	2301      	movs	r3, #1
 8005f1a:	e01f      	b.n	8005f5c <HAL_RTC_SetAlarm_IT+0x15c>
  }
  else
  {
    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f06f 0202 	mvn.w	r2, #2
 8005f24:	605a      	str	r2, [r3, #4]

    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	681a      	ldr	r2, [r3, #0]
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f042 0202 	orr.w	r2, r2, #2
 8005f34:	601a      	str	r2, [r3, #0]

    /* RTC Alarm Interrupt Configuration: EXTI configuration */
    __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8005f36:	4b0b      	ldr	r3, [pc, #44]	; (8005f64 <HAL_RTC_SetAlarm_IT+0x164>)
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	4a0a      	ldr	r2, [pc, #40]	; (8005f64 <HAL_RTC_SetAlarm_IT+0x164>)
 8005f3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005f40:	6013      	str	r3, [r2, #0]

    __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8005f42:	4b08      	ldr	r3, [pc, #32]	; (8005f64 <HAL_RTC_SetAlarm_IT+0x164>)
 8005f44:	689b      	ldr	r3, [r3, #8]
 8005f46:	4a07      	ldr	r2, [pc, #28]	; (8005f64 <HAL_RTC_SetAlarm_IT+0x164>)
 8005f48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005f4c:	6093      	str	r3, [r2, #8]

    hrtc->State = HAL_RTC_STATE_READY;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	2201      	movs	r2, #1
 8005f52:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	2200      	movs	r2, #0
 8005f58:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8005f5a:	2300      	movs	r3, #0
  }
}
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	3724      	adds	r7, #36	; 0x24
 8005f60:	46bd      	mov	sp, r7
 8005f62:	bd90      	pop	{r4, r7, pc}
 8005f64:	40010400 	.word	0x40010400

08005f68 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b082      	sub	sp, #8
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f003 0302 	and.w	r3, r3, #2
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d00e      	beq.n	8005f9c <HAL_RTC_AlarmIRQHandler+0x34>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	685b      	ldr	r3, [r3, #4]
 8005f84:	f003 0302 	and.w	r3, r3, #2
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d007      	beq.n	8005f9c <HAL_RTC_AlarmIRQHandler+0x34>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8005f8c:	6878      	ldr	r0, [r7, #4]
 8005f8e:	f7fb fb7d 	bl	800168c <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f06f 0202 	mvn.w	r2, #2
 8005f9a:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8005f9c:	4b05      	ldr	r3, [pc, #20]	; (8005fb4 <HAL_RTC_AlarmIRQHandler+0x4c>)
 8005f9e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005fa2:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	745a      	strb	r2, [r3, #17]
}
 8005faa:	bf00      	nop
 8005fac:	3708      	adds	r7, #8
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	bd80      	pop	{r7, pc}
 8005fb2:	bf00      	nop
 8005fb4:	40010400 	.word	0x40010400

08005fb8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005fb8:	b580      	push	{r7, lr}
 8005fba:	b084      	sub	sp, #16
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d101      	bne.n	8005fce <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8005fca:	2301      	movs	r3, #1
 8005fcc:	e01d      	b.n	800600a <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	685a      	ldr	r2, [r3, #4]
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f022 0208 	bic.w	r2, r2, #8
 8005fdc:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8005fde:	f7fc fa39 	bl	8002454 <HAL_GetTick>
 8005fe2:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8005fe4:	e009      	b.n	8005ffa <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005fe6:	f7fc fa35 	bl	8002454 <HAL_GetTick>
 8005fea:	4602      	mov	r2, r0
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	1ad3      	subs	r3, r2, r3
 8005ff0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005ff4:	d901      	bls.n	8005ffa <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8005ff6:	2303      	movs	r3, #3
 8005ff8:	e007      	b.n	800600a <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	f003 0308 	and.w	r3, r3, #8
 8006004:	2b00      	cmp	r3, #0
 8006006:	d0ee      	beq.n	8005fe6 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8006008:	2300      	movs	r3, #0
}
 800600a:	4618      	mov	r0, r3
 800600c:	3710      	adds	r7, #16
 800600e:	46bd      	mov	sp, r7
 8006010:	bd80      	pop	{r7, pc}

08006012 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8006012:	b480      	push	{r7}
 8006014:	b087      	sub	sp, #28
 8006016:	af00      	add	r7, sp, #0
 8006018:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 800601a:	2300      	movs	r3, #0
 800601c:	827b      	strh	r3, [r7, #18]
 800601e:	2300      	movs	r3, #0
 8006020:	823b      	strh	r3, [r7, #16]
 8006022:	2300      	movs	r3, #0
 8006024:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8006026:	2300      	movs	r3, #0
 8006028:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	699b      	ldr	r3, [r3, #24]
 8006030:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	69db      	ldr	r3, [r3, #28]
 8006038:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	699b      	ldr	r3, [r3, #24]
 8006040:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8006042:	8a7a      	ldrh	r2, [r7, #18]
 8006044:	8a3b      	ldrh	r3, [r7, #16]
 8006046:	429a      	cmp	r2, r3
 8006048:	d008      	beq.n	800605c <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 800604a:	8a3b      	ldrh	r3, [r7, #16]
 800604c:	041a      	lsls	r2, r3, #16
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	69db      	ldr	r3, [r3, #28]
 8006054:	b29b      	uxth	r3, r3
 8006056:	4313      	orrs	r3, r2
 8006058:	617b      	str	r3, [r7, #20]
 800605a:	e004      	b.n	8006066 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 800605c:	8a7b      	ldrh	r3, [r7, #18]
 800605e:	041a      	lsls	r2, r3, #16
 8006060:	89fb      	ldrh	r3, [r7, #14]
 8006062:	4313      	orrs	r3, r2
 8006064:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8006066:	697b      	ldr	r3, [r7, #20]
}
 8006068:	4618      	mov	r0, r3
 800606a:	371c      	adds	r7, #28
 800606c:	46bd      	mov	sp, r7
 800606e:	bc80      	pop	{r7}
 8006070:	4770      	bx	lr

08006072 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8006072:	b580      	push	{r7, lr}
 8006074:	b084      	sub	sp, #16
 8006076:	af00      	add	r7, sp, #0
 8006078:	6078      	str	r0, [r7, #4]
 800607a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800607c:	2300      	movs	r3, #0
 800607e:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8006080:	6878      	ldr	r0, [r7, #4]
 8006082:	f000 f85d 	bl	8006140 <RTC_EnterInitMode>
 8006086:	4603      	mov	r3, r0
 8006088:	2b00      	cmp	r3, #0
 800608a:	d002      	beq.n	8006092 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 800608c:	2301      	movs	r3, #1
 800608e:	73fb      	strb	r3, [r7, #15]
 8006090:	e011      	b.n	80060b6 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	683a      	ldr	r2, [r7, #0]
 8006098:	0c12      	lsrs	r2, r2, #16
 800609a:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	683a      	ldr	r2, [r7, #0]
 80060a2:	b292      	uxth	r2, r2
 80060a4:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80060a6:	6878      	ldr	r0, [r7, #4]
 80060a8:	f000 f872 	bl	8006190 <RTC_ExitInitMode>
 80060ac:	4603      	mov	r3, r0
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d001      	beq.n	80060b6 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 80060b2:	2301      	movs	r3, #1
 80060b4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80060b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80060b8:	4618      	mov	r0, r3
 80060ba:	3710      	adds	r7, #16
 80060bc:	46bd      	mov	sp, r7
 80060be:	bd80      	pop	{r7, pc}

080060c0 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 80060c0:	b480      	push	{r7}
 80060c2:	b085      	sub	sp, #20
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 80060c8:	2300      	movs	r3, #0
 80060ca:	81fb      	strh	r3, [r7, #14]
 80060cc:	2300      	movs	r3, #0
 80060ce:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	6a1b      	ldr	r3, [r3, #32]
 80060d6:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060de:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 80060e0:	89fb      	ldrh	r3, [r7, #14]
 80060e2:	041a      	lsls	r2, r3, #16
 80060e4:	89bb      	ldrh	r3, [r7, #12]
 80060e6:	4313      	orrs	r3, r2
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	3714      	adds	r7, #20
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bc80      	pop	{r7}
 80060f0:	4770      	bx	lr

080060f2 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 80060f2:	b580      	push	{r7, lr}
 80060f4:	b084      	sub	sp, #16
 80060f6:	af00      	add	r7, sp, #0
 80060f8:	6078      	str	r0, [r7, #4]
 80060fa:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80060fc:	2300      	movs	r3, #0
 80060fe:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8006100:	6878      	ldr	r0, [r7, #4]
 8006102:	f000 f81d 	bl	8006140 <RTC_EnterInitMode>
 8006106:	4603      	mov	r3, r0
 8006108:	2b00      	cmp	r3, #0
 800610a:	d002      	beq.n	8006112 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 800610c:	2301      	movs	r3, #1
 800610e:	73fb      	strb	r3, [r7, #15]
 8006110:	e011      	b.n	8006136 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	683a      	ldr	r2, [r7, #0]
 8006118:	0c12      	lsrs	r2, r2, #16
 800611a:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	683a      	ldr	r2, [r7, #0]
 8006122:	b292      	uxth	r2, r2
 8006124:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8006126:	6878      	ldr	r0, [r7, #4]
 8006128:	f000 f832 	bl	8006190 <RTC_ExitInitMode>
 800612c:	4603      	mov	r3, r0
 800612e:	2b00      	cmp	r3, #0
 8006130:	d001      	beq.n	8006136 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8006132:	2301      	movs	r3, #1
 8006134:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006136:	7bfb      	ldrb	r3, [r7, #15]
}
 8006138:	4618      	mov	r0, r3
 800613a:	3710      	adds	r7, #16
 800613c:	46bd      	mov	sp, r7
 800613e:	bd80      	pop	{r7, pc}

08006140 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b084      	sub	sp, #16
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006148:	2300      	movs	r3, #0
 800614a:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 800614c:	f7fc f982 	bl	8002454 <HAL_GetTick>
 8006150:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8006152:	e009      	b.n	8006168 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8006154:	f7fc f97e 	bl	8002454 <HAL_GetTick>
 8006158:	4602      	mov	r2, r0
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	1ad3      	subs	r3, r2, r3
 800615e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006162:	d901      	bls.n	8006168 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8006164:	2303      	movs	r3, #3
 8006166:	e00f      	b.n	8006188 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	685b      	ldr	r3, [r3, #4]
 800616e:	f003 0320 	and.w	r3, r3, #32
 8006172:	2b00      	cmp	r3, #0
 8006174:	d0ee      	beq.n	8006154 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	685a      	ldr	r2, [r3, #4]
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f042 0210 	orr.w	r2, r2, #16
 8006184:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8006186:	2300      	movs	r3, #0
}
 8006188:	4618      	mov	r0, r3
 800618a:	3710      	adds	r7, #16
 800618c:	46bd      	mov	sp, r7
 800618e:	bd80      	pop	{r7, pc}

08006190 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006190:	b580      	push	{r7, lr}
 8006192:	b084      	sub	sp, #16
 8006194:	af00      	add	r7, sp, #0
 8006196:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006198:	2300      	movs	r3, #0
 800619a:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	685a      	ldr	r2, [r3, #4]
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f022 0210 	bic.w	r2, r2, #16
 80061aa:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80061ac:	f7fc f952 	bl	8002454 <HAL_GetTick>
 80061b0:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80061b2:	e009      	b.n	80061c8 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80061b4:	f7fc f94e 	bl	8002454 <HAL_GetTick>
 80061b8:	4602      	mov	r2, r0
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	1ad3      	subs	r3, r2, r3
 80061be:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80061c2:	d901      	bls.n	80061c8 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 80061c4:	2303      	movs	r3, #3
 80061c6:	e007      	b.n	80061d8 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	685b      	ldr	r3, [r3, #4]
 80061ce:	f003 0320 	and.w	r3, r3, #32
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d0ee      	beq.n	80061b4 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 80061d6:	2300      	movs	r3, #0
}
 80061d8:	4618      	mov	r0, r3
 80061da:	3710      	adds	r7, #16
 80061dc:	46bd      	mov	sp, r7
 80061de:	bd80      	pop	{r7, pc}

080061e0 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80061e0:	b480      	push	{r7}
 80061e2:	b085      	sub	sp, #20
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	4603      	mov	r3, r0
 80061e8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80061ea:	2300      	movs	r3, #0
 80061ec:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 80061ee:	e005      	b.n	80061fc <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	3301      	adds	r3, #1
 80061f4:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 80061f6:	79fb      	ldrb	r3, [r7, #7]
 80061f8:	3b0a      	subs	r3, #10
 80061fa:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 80061fc:	79fb      	ldrb	r3, [r7, #7]
 80061fe:	2b09      	cmp	r3, #9
 8006200:	d8f6      	bhi.n	80061f0 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	b2db      	uxtb	r3, r3
 8006206:	011b      	lsls	r3, r3, #4
 8006208:	b2da      	uxtb	r2, r3
 800620a:	79fb      	ldrb	r3, [r7, #7]
 800620c:	4313      	orrs	r3, r2
 800620e:	b2db      	uxtb	r3, r3
}
 8006210:	4618      	mov	r0, r3
 8006212:	3714      	adds	r7, #20
 8006214:	46bd      	mov	sp, r7
 8006216:	bc80      	pop	{r7}
 8006218:	4770      	bx	lr

0800621a <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800621a:	b480      	push	{r7}
 800621c:	b085      	sub	sp, #20
 800621e:	af00      	add	r7, sp, #0
 8006220:	4603      	mov	r3, r0
 8006222:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8006224:	2300      	movs	r3, #0
 8006226:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 8006228:	79fb      	ldrb	r3, [r7, #7]
 800622a:	091b      	lsrs	r3, r3, #4
 800622c:	b2db      	uxtb	r3, r3
 800622e:	461a      	mov	r2, r3
 8006230:	4613      	mov	r3, r2
 8006232:	009b      	lsls	r3, r3, #2
 8006234:	4413      	add	r3, r2
 8006236:	005b      	lsls	r3, r3, #1
 8006238:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800623a:	79fb      	ldrb	r3, [r7, #7]
 800623c:	f003 030f 	and.w	r3, r3, #15
 8006240:	b2da      	uxtb	r2, r3
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	b2db      	uxtb	r3, r3
 8006246:	4413      	add	r3, r2
 8006248:	b2db      	uxtb	r3, r3
}
 800624a:	4618      	mov	r0, r3
 800624c:	3714      	adds	r7, #20
 800624e:	46bd      	mov	sp, r7
 8006250:	bc80      	pop	{r7}
 8006252:	4770      	bx	lr

08006254 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b086      	sub	sp, #24
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
 800625c:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 800625e:	2300      	movs	r3, #0
 8006260:	617b      	str	r3, [r7, #20]
 8006262:	2300      	movs	r3, #0
 8006264:	613b      	str	r3, [r7, #16]
 8006266:	2300      	movs	r3, #0
 8006268:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 800626a:	2300      	movs	r3, #0
 800626c:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	7bdb      	ldrb	r3, [r3, #15]
 8006272:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	7b5b      	ldrb	r3, [r3, #13]
 8006278:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	7b9b      	ldrb	r3, [r3, #14]
 800627e:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 8006280:	2300      	movs	r3, #0
 8006282:	60bb      	str	r3, [r7, #8]
 8006284:	e06f      	b.n	8006366 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 8006286:	693b      	ldr	r3, [r7, #16]
 8006288:	2b01      	cmp	r3, #1
 800628a:	d011      	beq.n	80062b0 <RTC_DateUpdate+0x5c>
 800628c:	693b      	ldr	r3, [r7, #16]
 800628e:	2b03      	cmp	r3, #3
 8006290:	d00e      	beq.n	80062b0 <RTC_DateUpdate+0x5c>
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	2b05      	cmp	r3, #5
 8006296:	d00b      	beq.n	80062b0 <RTC_DateUpdate+0x5c>
 8006298:	693b      	ldr	r3, [r7, #16]
 800629a:	2b07      	cmp	r3, #7
 800629c:	d008      	beq.n	80062b0 <RTC_DateUpdate+0x5c>
 800629e:	693b      	ldr	r3, [r7, #16]
 80062a0:	2b08      	cmp	r3, #8
 80062a2:	d005      	beq.n	80062b0 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 80062a4:	693b      	ldr	r3, [r7, #16]
 80062a6:	2b0a      	cmp	r3, #10
 80062a8:	d002      	beq.n	80062b0 <RTC_DateUpdate+0x5c>
 80062aa:	693b      	ldr	r3, [r7, #16]
 80062ac:	2b0c      	cmp	r3, #12
 80062ae:	d117      	bne.n	80062e0 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	2b1e      	cmp	r3, #30
 80062b4:	d803      	bhi.n	80062be <RTC_DateUpdate+0x6a>
      {
        day++;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	3301      	adds	r3, #1
 80062ba:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80062bc:	e050      	b.n	8006360 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 80062be:	693b      	ldr	r3, [r7, #16]
 80062c0:	2b0c      	cmp	r3, #12
 80062c2:	d005      	beq.n	80062d0 <RTC_DateUpdate+0x7c>
        {
          month++;
 80062c4:	693b      	ldr	r3, [r7, #16]
 80062c6:	3301      	adds	r3, #1
 80062c8:	613b      	str	r3, [r7, #16]
          day = 1U;
 80062ca:	2301      	movs	r3, #1
 80062cc:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 80062ce:	e047      	b.n	8006360 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 80062d0:	2301      	movs	r3, #1
 80062d2:	613b      	str	r3, [r7, #16]
          day = 1U;
 80062d4:	2301      	movs	r3, #1
 80062d6:	60fb      	str	r3, [r7, #12]
          year++;
 80062d8:	697b      	ldr	r3, [r7, #20]
 80062da:	3301      	adds	r3, #1
 80062dc:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 80062de:	e03f      	b.n	8006360 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 80062e0:	693b      	ldr	r3, [r7, #16]
 80062e2:	2b04      	cmp	r3, #4
 80062e4:	d008      	beq.n	80062f8 <RTC_DateUpdate+0xa4>
 80062e6:	693b      	ldr	r3, [r7, #16]
 80062e8:	2b06      	cmp	r3, #6
 80062ea:	d005      	beq.n	80062f8 <RTC_DateUpdate+0xa4>
 80062ec:	693b      	ldr	r3, [r7, #16]
 80062ee:	2b09      	cmp	r3, #9
 80062f0:	d002      	beq.n	80062f8 <RTC_DateUpdate+0xa4>
 80062f2:	693b      	ldr	r3, [r7, #16]
 80062f4:	2b0b      	cmp	r3, #11
 80062f6:	d10c      	bne.n	8006312 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	2b1d      	cmp	r3, #29
 80062fc:	d803      	bhi.n	8006306 <RTC_DateUpdate+0xb2>
      {
        day++;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	3301      	adds	r3, #1
 8006302:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8006304:	e02c      	b.n	8006360 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 8006306:	693b      	ldr	r3, [r7, #16]
 8006308:	3301      	adds	r3, #1
 800630a:	613b      	str	r3, [r7, #16]
        day = 1U;
 800630c:	2301      	movs	r3, #1
 800630e:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 8006310:	e026      	b.n	8006360 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 8006312:	693b      	ldr	r3, [r7, #16]
 8006314:	2b02      	cmp	r3, #2
 8006316:	d123      	bne.n	8006360 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	2b1b      	cmp	r3, #27
 800631c:	d803      	bhi.n	8006326 <RTC_DateUpdate+0xd2>
      {
        day++;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	3301      	adds	r3, #1
 8006322:	60fb      	str	r3, [r7, #12]
 8006324:	e01c      	b.n	8006360 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	2b1c      	cmp	r3, #28
 800632a:	d111      	bne.n	8006350 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 800632c:	697b      	ldr	r3, [r7, #20]
 800632e:	b29b      	uxth	r3, r3
 8006330:	4618      	mov	r0, r3
 8006332:	f000 f839 	bl	80063a8 <RTC_IsLeapYear>
 8006336:	4603      	mov	r3, r0
 8006338:	2b00      	cmp	r3, #0
 800633a:	d003      	beq.n	8006344 <RTC_DateUpdate+0xf0>
        {
          day++;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	3301      	adds	r3, #1
 8006340:	60fb      	str	r3, [r7, #12]
 8006342:	e00d      	b.n	8006360 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 8006344:	693b      	ldr	r3, [r7, #16]
 8006346:	3301      	adds	r3, #1
 8006348:	613b      	str	r3, [r7, #16]
          day = 1U;
 800634a:	2301      	movs	r3, #1
 800634c:	60fb      	str	r3, [r7, #12]
 800634e:	e007      	b.n	8006360 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	2b1d      	cmp	r3, #29
 8006354:	d104      	bne.n	8006360 <RTC_DateUpdate+0x10c>
      {
        month++;
 8006356:	693b      	ldr	r3, [r7, #16]
 8006358:	3301      	adds	r3, #1
 800635a:	613b      	str	r3, [r7, #16]
        day = 1U;
 800635c:	2301      	movs	r3, #1
 800635e:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 8006360:	68bb      	ldr	r3, [r7, #8]
 8006362:	3301      	adds	r3, #1
 8006364:	60bb      	str	r3, [r7, #8]
 8006366:	68ba      	ldr	r2, [r7, #8]
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	429a      	cmp	r2, r3
 800636c:	d38b      	bcc.n	8006286 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 800636e:	697b      	ldr	r3, [r7, #20]
 8006370:	b2da      	uxtb	r2, r3
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 8006376:	693b      	ldr	r3, [r7, #16]
 8006378:	b2da      	uxtb	r2, r3
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 800637e:	68fb      	ldr	r3, [r7, #12]
 8006380:	b2da      	uxtb	r2, r3
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	b2db      	uxtb	r3, r3
 800638a:	68fa      	ldr	r2, [r7, #12]
 800638c:	b2d2      	uxtb	r2, r2
 800638e:	4619      	mov	r1, r3
 8006390:	6978      	ldr	r0, [r7, #20]
 8006392:	f000 f83b 	bl	800640c <RTC_WeekDayNum>
 8006396:	4603      	mov	r3, r0
 8006398:	461a      	mov	r2, r3
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	731a      	strb	r2, [r3, #12]
}
 800639e:	bf00      	nop
 80063a0:	3718      	adds	r7, #24
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bd80      	pop	{r7, pc}
	...

080063a8 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 80063a8:	b480      	push	{r7}
 80063aa:	b083      	sub	sp, #12
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	4603      	mov	r3, r0
 80063b0:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 80063b2:	88fb      	ldrh	r3, [r7, #6]
 80063b4:	f003 0303 	and.w	r3, r3, #3
 80063b8:	b29b      	uxth	r3, r3
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d001      	beq.n	80063c2 <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 80063be:	2300      	movs	r3, #0
 80063c0:	e01d      	b.n	80063fe <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 80063c2:	88fb      	ldrh	r3, [r7, #6]
 80063c4:	4a10      	ldr	r2, [pc, #64]	; (8006408 <RTC_IsLeapYear+0x60>)
 80063c6:	fba2 1203 	umull	r1, r2, r2, r3
 80063ca:	0952      	lsrs	r2, r2, #5
 80063cc:	2164      	movs	r1, #100	; 0x64
 80063ce:	fb01 f202 	mul.w	r2, r1, r2
 80063d2:	1a9b      	subs	r3, r3, r2
 80063d4:	b29b      	uxth	r3, r3
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d001      	beq.n	80063de <RTC_IsLeapYear+0x36>
  {
    return 1U;
 80063da:	2301      	movs	r3, #1
 80063dc:	e00f      	b.n	80063fe <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 80063de:	88fb      	ldrh	r3, [r7, #6]
 80063e0:	4a09      	ldr	r2, [pc, #36]	; (8006408 <RTC_IsLeapYear+0x60>)
 80063e2:	fba2 1203 	umull	r1, r2, r2, r3
 80063e6:	09d2      	lsrs	r2, r2, #7
 80063e8:	f44f 71c8 	mov.w	r1, #400	; 0x190
 80063ec:	fb01 f202 	mul.w	r2, r1, r2
 80063f0:	1a9b      	subs	r3, r3, r2
 80063f2:	b29b      	uxth	r3, r3
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d101      	bne.n	80063fc <RTC_IsLeapYear+0x54>
  {
    return 1U;
 80063f8:	2301      	movs	r3, #1
 80063fa:	e000      	b.n	80063fe <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 80063fc:	2300      	movs	r3, #0
  }
}
 80063fe:	4618      	mov	r0, r3
 8006400:	370c      	adds	r7, #12
 8006402:	46bd      	mov	sp, r7
 8006404:	bc80      	pop	{r7}
 8006406:	4770      	bx	lr
 8006408:	51eb851f 	.word	0x51eb851f

0800640c <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 800640c:	b480      	push	{r7}
 800640e:	b085      	sub	sp, #20
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]
 8006414:	460b      	mov	r3, r1
 8006416:	70fb      	strb	r3, [r7, #3]
 8006418:	4613      	mov	r3, r2
 800641a:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 800641c:	2300      	movs	r3, #0
 800641e:	60bb      	str	r3, [r7, #8]
 8006420:	2300      	movs	r3, #0
 8006422:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 800642a:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 800642c:	78fb      	ldrb	r3, [r7, #3]
 800642e:	2b02      	cmp	r3, #2
 8006430:	d82d      	bhi.n	800648e <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8006432:	78fa      	ldrb	r2, [r7, #3]
 8006434:	4613      	mov	r3, r2
 8006436:	005b      	lsls	r3, r3, #1
 8006438:	4413      	add	r3, r2
 800643a:	00db      	lsls	r3, r3, #3
 800643c:	1a9b      	subs	r3, r3, r2
 800643e:	4a2c      	ldr	r2, [pc, #176]	; (80064f0 <RTC_WeekDayNum+0xe4>)
 8006440:	fba2 2303 	umull	r2, r3, r2, r3
 8006444:	085a      	lsrs	r2, r3, #1
 8006446:	78bb      	ldrb	r3, [r7, #2]
 8006448:	441a      	add	r2, r3
 800644a:	68bb      	ldr	r3, [r7, #8]
 800644c:	441a      	add	r2, r3
 800644e:	68bb      	ldr	r3, [r7, #8]
 8006450:	3b01      	subs	r3, #1
 8006452:	089b      	lsrs	r3, r3, #2
 8006454:	441a      	add	r2, r3
 8006456:	68bb      	ldr	r3, [r7, #8]
 8006458:	3b01      	subs	r3, #1
 800645a:	4926      	ldr	r1, [pc, #152]	; (80064f4 <RTC_WeekDayNum+0xe8>)
 800645c:	fba1 1303 	umull	r1, r3, r1, r3
 8006460:	095b      	lsrs	r3, r3, #5
 8006462:	1ad2      	subs	r2, r2, r3
 8006464:	68bb      	ldr	r3, [r7, #8]
 8006466:	3b01      	subs	r3, #1
 8006468:	4922      	ldr	r1, [pc, #136]	; (80064f4 <RTC_WeekDayNum+0xe8>)
 800646a:	fba1 1303 	umull	r1, r3, r1, r3
 800646e:	09db      	lsrs	r3, r3, #7
 8006470:	4413      	add	r3, r2
 8006472:	1d1a      	adds	r2, r3, #4
 8006474:	4b20      	ldr	r3, [pc, #128]	; (80064f8 <RTC_WeekDayNum+0xec>)
 8006476:	fba3 1302 	umull	r1, r3, r3, r2
 800647a:	1ad1      	subs	r1, r2, r3
 800647c:	0849      	lsrs	r1, r1, #1
 800647e:	440b      	add	r3, r1
 8006480:	0899      	lsrs	r1, r3, #2
 8006482:	460b      	mov	r3, r1
 8006484:	00db      	lsls	r3, r3, #3
 8006486:	1a5b      	subs	r3, r3, r1
 8006488:	1ad3      	subs	r3, r2, r3
 800648a:	60fb      	str	r3, [r7, #12]
 800648c:	e029      	b.n	80064e2 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 800648e:	78fa      	ldrb	r2, [r7, #3]
 8006490:	4613      	mov	r3, r2
 8006492:	005b      	lsls	r3, r3, #1
 8006494:	4413      	add	r3, r2
 8006496:	00db      	lsls	r3, r3, #3
 8006498:	1a9b      	subs	r3, r3, r2
 800649a:	4a15      	ldr	r2, [pc, #84]	; (80064f0 <RTC_WeekDayNum+0xe4>)
 800649c:	fba2 2303 	umull	r2, r3, r2, r3
 80064a0:	085a      	lsrs	r2, r3, #1
 80064a2:	78bb      	ldrb	r3, [r7, #2]
 80064a4:	441a      	add	r2, r3
 80064a6:	68bb      	ldr	r3, [r7, #8]
 80064a8:	441a      	add	r2, r3
 80064aa:	68bb      	ldr	r3, [r7, #8]
 80064ac:	089b      	lsrs	r3, r3, #2
 80064ae:	441a      	add	r2, r3
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	4910      	ldr	r1, [pc, #64]	; (80064f4 <RTC_WeekDayNum+0xe8>)
 80064b4:	fba1 1303 	umull	r1, r3, r1, r3
 80064b8:	095b      	lsrs	r3, r3, #5
 80064ba:	1ad2      	subs	r2, r2, r3
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	490d      	ldr	r1, [pc, #52]	; (80064f4 <RTC_WeekDayNum+0xe8>)
 80064c0:	fba1 1303 	umull	r1, r3, r1, r3
 80064c4:	09db      	lsrs	r3, r3, #7
 80064c6:	4413      	add	r3, r2
 80064c8:	1c9a      	adds	r2, r3, #2
 80064ca:	4b0b      	ldr	r3, [pc, #44]	; (80064f8 <RTC_WeekDayNum+0xec>)
 80064cc:	fba3 1302 	umull	r1, r3, r3, r2
 80064d0:	1ad1      	subs	r1, r2, r3
 80064d2:	0849      	lsrs	r1, r1, #1
 80064d4:	440b      	add	r3, r1
 80064d6:	0899      	lsrs	r1, r3, #2
 80064d8:	460b      	mov	r3, r1
 80064da:	00db      	lsls	r3, r3, #3
 80064dc:	1a5b      	subs	r3, r3, r1
 80064de:	1ad3      	subs	r3, r2, r3
 80064e0:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	b2db      	uxtb	r3, r3
}
 80064e6:	4618      	mov	r0, r3
 80064e8:	3714      	adds	r7, #20
 80064ea:	46bd      	mov	sp, r7
 80064ec:	bc80      	pop	{r7}
 80064ee:	4770      	bx	lr
 80064f0:	38e38e39 	.word	0x38e38e39
 80064f4:	51eb851f 	.word	0x51eb851f
 80064f8:	24924925 	.word	0x24924925

080064fc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80064fc:	b580      	push	{r7, lr}
 80064fe:	b082      	sub	sp, #8
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d101      	bne.n	800650e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800650a:	2301      	movs	r3, #1
 800650c:	e053      	b.n	80065b6 <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	2200      	movs	r2, #0
 8006512:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800651a:	b2db      	uxtb	r3, r3
 800651c:	2b00      	cmp	r3, #0
 800651e:	d106      	bne.n	800652e <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2200      	movs	r2, #0
 8006524:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006528:	6878      	ldr	r0, [r7, #4]
 800652a:	f7fb fa3f 	bl	80019ac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2202      	movs	r2, #2
 8006532:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	681a      	ldr	r2, [r3, #0]
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006544:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	685a      	ldr	r2, [r3, #4]
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	689b      	ldr	r3, [r3, #8]
 800654e:	431a      	orrs	r2, r3
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	68db      	ldr	r3, [r3, #12]
 8006554:	431a      	orrs	r2, r3
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	691b      	ldr	r3, [r3, #16]
 800655a:	431a      	orrs	r2, r3
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	695b      	ldr	r3, [r3, #20]
 8006560:	431a      	orrs	r2, r3
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	699b      	ldr	r3, [r3, #24]
 8006566:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800656a:	431a      	orrs	r2, r3
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	69db      	ldr	r3, [r3, #28]
 8006570:	431a      	orrs	r2, r3
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6a1b      	ldr	r3, [r3, #32]
 8006576:	ea42 0103 	orr.w	r1, r2, r3
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	430a      	orrs	r2, r1
 8006584:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	699b      	ldr	r3, [r3, #24]
 800658a:	0c1a      	lsrs	r2, r3, #16
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f002 0204 	and.w	r2, r2, #4
 8006594:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	69da      	ldr	r2, [r3, #28]
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80065a4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2200      	movs	r2, #0
 80065aa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2201      	movs	r2, #1
 80065b0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80065b4:	2300      	movs	r3, #0
}
 80065b6:	4618      	mov	r0, r3
 80065b8:	3708      	adds	r7, #8
 80065ba:	46bd      	mov	sp, r7
 80065bc:	bd80      	pop	{r7, pc}

080065be <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80065be:	b580      	push	{r7, lr}
 80065c0:	b08c      	sub	sp, #48	; 0x30
 80065c2:	af00      	add	r7, sp, #0
 80065c4:	60f8      	str	r0, [r7, #12]
 80065c6:	60b9      	str	r1, [r7, #8]
 80065c8:	607a      	str	r2, [r7, #4]
 80065ca:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80065cc:	2301      	movs	r3, #1
 80065ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80065d0:	2300      	movs	r3, #0
 80065d2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80065dc:	2b01      	cmp	r3, #1
 80065de:	d101      	bne.n	80065e4 <HAL_SPI_TransmitReceive+0x26>
 80065e0:	2302      	movs	r3, #2
 80065e2:	e18a      	b.n	80068fa <HAL_SPI_TransmitReceive+0x33c>
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	2201      	movs	r2, #1
 80065e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80065ec:	f7fb ff32 	bl	8002454 <HAL_GetTick>
 80065f0:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80065f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006602:	887b      	ldrh	r3, [r7, #2]
 8006604:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006606:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800660a:	2b01      	cmp	r3, #1
 800660c:	d00f      	beq.n	800662e <HAL_SPI_TransmitReceive+0x70>
 800660e:	69fb      	ldr	r3, [r7, #28]
 8006610:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006614:	d107      	bne.n	8006626 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	689b      	ldr	r3, [r3, #8]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d103      	bne.n	8006626 <HAL_SPI_TransmitReceive+0x68>
 800661e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006622:	2b04      	cmp	r3, #4
 8006624:	d003      	beq.n	800662e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006626:	2302      	movs	r3, #2
 8006628:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800662c:	e15b      	b.n	80068e6 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800662e:	68bb      	ldr	r3, [r7, #8]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d005      	beq.n	8006640 <HAL_SPI_TransmitReceive+0x82>
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d002      	beq.n	8006640 <HAL_SPI_TransmitReceive+0x82>
 800663a:	887b      	ldrh	r3, [r7, #2]
 800663c:	2b00      	cmp	r3, #0
 800663e:	d103      	bne.n	8006648 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006640:	2301      	movs	r3, #1
 8006642:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006646:	e14e      	b.n	80068e6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800664e:	b2db      	uxtb	r3, r3
 8006650:	2b04      	cmp	r3, #4
 8006652:	d003      	beq.n	800665c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	2205      	movs	r2, #5
 8006658:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	2200      	movs	r2, #0
 8006660:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	687a      	ldr	r2, [r7, #4]
 8006666:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	887a      	ldrh	r2, [r7, #2]
 800666c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	887a      	ldrh	r2, [r7, #2]
 8006672:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	68ba      	ldr	r2, [r7, #8]
 8006678:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	887a      	ldrh	r2, [r7, #2]
 800667e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	887a      	ldrh	r2, [r7, #2]
 8006684:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	2200      	movs	r2, #0
 800668a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	2200      	movs	r2, #0
 8006690:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800669c:	2b40      	cmp	r3, #64	; 0x40
 800669e:	d007      	beq.n	80066b0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	681a      	ldr	r2, [r3, #0]
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80066ae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	68db      	ldr	r3, [r3, #12]
 80066b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80066b8:	d178      	bne.n	80067ac <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	685b      	ldr	r3, [r3, #4]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d002      	beq.n	80066c8 <HAL_SPI_TransmitReceive+0x10a>
 80066c2:	8b7b      	ldrh	r3, [r7, #26]
 80066c4:	2b01      	cmp	r3, #1
 80066c6:	d166      	bne.n	8006796 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066cc:	881a      	ldrh	r2, [r3, #0]
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066d8:	1c9a      	adds	r2, r3, #2
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80066e2:	b29b      	uxth	r3, r3
 80066e4:	3b01      	subs	r3, #1
 80066e6:	b29a      	uxth	r2, r3
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80066ec:	e053      	b.n	8006796 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	689b      	ldr	r3, [r3, #8]
 80066f4:	f003 0302 	and.w	r3, r3, #2
 80066f8:	2b02      	cmp	r3, #2
 80066fa:	d11b      	bne.n	8006734 <HAL_SPI_TransmitReceive+0x176>
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006700:	b29b      	uxth	r3, r3
 8006702:	2b00      	cmp	r3, #0
 8006704:	d016      	beq.n	8006734 <HAL_SPI_TransmitReceive+0x176>
 8006706:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006708:	2b01      	cmp	r3, #1
 800670a:	d113      	bne.n	8006734 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006710:	881a      	ldrh	r2, [r3, #0]
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800671c:	1c9a      	adds	r2, r3, #2
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006726:	b29b      	uxth	r3, r3
 8006728:	3b01      	subs	r3, #1
 800672a:	b29a      	uxth	r2, r3
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006730:	2300      	movs	r3, #0
 8006732:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	689b      	ldr	r3, [r3, #8]
 800673a:	f003 0301 	and.w	r3, r3, #1
 800673e:	2b01      	cmp	r3, #1
 8006740:	d119      	bne.n	8006776 <HAL_SPI_TransmitReceive+0x1b8>
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006746:	b29b      	uxth	r3, r3
 8006748:	2b00      	cmp	r3, #0
 800674a:	d014      	beq.n	8006776 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	68da      	ldr	r2, [r3, #12]
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006756:	b292      	uxth	r2, r2
 8006758:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800675e:	1c9a      	adds	r2, r3, #2
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006768:	b29b      	uxth	r3, r3
 800676a:	3b01      	subs	r3, #1
 800676c:	b29a      	uxth	r2, r3
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006772:	2301      	movs	r3, #1
 8006774:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006776:	f7fb fe6d 	bl	8002454 <HAL_GetTick>
 800677a:	4602      	mov	r2, r0
 800677c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800677e:	1ad3      	subs	r3, r2, r3
 8006780:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006782:	429a      	cmp	r2, r3
 8006784:	d807      	bhi.n	8006796 <HAL_SPI_TransmitReceive+0x1d8>
 8006786:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006788:	f1b3 3fff 	cmp.w	r3, #4294967295
 800678c:	d003      	beq.n	8006796 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800678e:	2303      	movs	r3, #3
 8006790:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006794:	e0a7      	b.n	80068e6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800679a:	b29b      	uxth	r3, r3
 800679c:	2b00      	cmp	r3, #0
 800679e:	d1a6      	bne.n	80066ee <HAL_SPI_TransmitReceive+0x130>
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80067a4:	b29b      	uxth	r3, r3
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d1a1      	bne.n	80066ee <HAL_SPI_TransmitReceive+0x130>
 80067aa:	e07c      	b.n	80068a6 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	685b      	ldr	r3, [r3, #4]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d002      	beq.n	80067ba <HAL_SPI_TransmitReceive+0x1fc>
 80067b4:	8b7b      	ldrh	r3, [r7, #26]
 80067b6:	2b01      	cmp	r3, #1
 80067b8:	d16b      	bne.n	8006892 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	330c      	adds	r3, #12
 80067c4:	7812      	ldrb	r2, [r2, #0]
 80067c6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067cc:	1c5a      	adds	r2, r3, #1
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067d6:	b29b      	uxth	r3, r3
 80067d8:	3b01      	subs	r3, #1
 80067da:	b29a      	uxth	r2, r3
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80067e0:	e057      	b.n	8006892 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	689b      	ldr	r3, [r3, #8]
 80067e8:	f003 0302 	and.w	r3, r3, #2
 80067ec:	2b02      	cmp	r3, #2
 80067ee:	d11c      	bne.n	800682a <HAL_SPI_TransmitReceive+0x26c>
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067f4:	b29b      	uxth	r3, r3
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d017      	beq.n	800682a <HAL_SPI_TransmitReceive+0x26c>
 80067fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067fc:	2b01      	cmp	r3, #1
 80067fe:	d114      	bne.n	800682a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	330c      	adds	r3, #12
 800680a:	7812      	ldrb	r2, [r2, #0]
 800680c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006812:	1c5a      	adds	r2, r3, #1
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800681c:	b29b      	uxth	r3, r3
 800681e:	3b01      	subs	r3, #1
 8006820:	b29a      	uxth	r2, r3
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006826:	2300      	movs	r3, #0
 8006828:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	689b      	ldr	r3, [r3, #8]
 8006830:	f003 0301 	and.w	r3, r3, #1
 8006834:	2b01      	cmp	r3, #1
 8006836:	d119      	bne.n	800686c <HAL_SPI_TransmitReceive+0x2ae>
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800683c:	b29b      	uxth	r3, r3
 800683e:	2b00      	cmp	r3, #0
 8006840:	d014      	beq.n	800686c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	68da      	ldr	r2, [r3, #12]
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800684c:	b2d2      	uxtb	r2, r2
 800684e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006854:	1c5a      	adds	r2, r3, #1
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800685e:	b29b      	uxth	r3, r3
 8006860:	3b01      	subs	r3, #1
 8006862:	b29a      	uxth	r2, r3
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006868:	2301      	movs	r3, #1
 800686a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800686c:	f7fb fdf2 	bl	8002454 <HAL_GetTick>
 8006870:	4602      	mov	r2, r0
 8006872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006874:	1ad3      	subs	r3, r2, r3
 8006876:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006878:	429a      	cmp	r2, r3
 800687a:	d803      	bhi.n	8006884 <HAL_SPI_TransmitReceive+0x2c6>
 800687c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800687e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006882:	d102      	bne.n	800688a <HAL_SPI_TransmitReceive+0x2cc>
 8006884:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006886:	2b00      	cmp	r3, #0
 8006888:	d103      	bne.n	8006892 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800688a:	2303      	movs	r3, #3
 800688c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006890:	e029      	b.n	80068e6 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006896:	b29b      	uxth	r3, r3
 8006898:	2b00      	cmp	r3, #0
 800689a:	d1a2      	bne.n	80067e2 <HAL_SPI_TransmitReceive+0x224>
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80068a0:	b29b      	uxth	r3, r3
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d19d      	bne.n	80067e2 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80068a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068a8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80068aa:	68f8      	ldr	r0, [r7, #12]
 80068ac:	f000 f893 	bl	80069d6 <SPI_EndRxTxTransaction>
 80068b0:	4603      	mov	r3, r0
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d006      	beq.n	80068c4 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80068b6:	2301      	movs	r3, #1
 80068b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	2220      	movs	r2, #32
 80068c0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80068c2:	e010      	b.n	80068e6 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	689b      	ldr	r3, [r3, #8]
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d10b      	bne.n	80068e4 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80068cc:	2300      	movs	r3, #0
 80068ce:	617b      	str	r3, [r7, #20]
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	68db      	ldr	r3, [r3, #12]
 80068d6:	617b      	str	r3, [r7, #20]
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	689b      	ldr	r3, [r3, #8]
 80068de:	617b      	str	r3, [r7, #20]
 80068e0:	697b      	ldr	r3, [r7, #20]
 80068e2:	e000      	b.n	80068e6 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80068e4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	2201      	movs	r2, #1
 80068ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	2200      	movs	r2, #0
 80068f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80068f6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80068fa:	4618      	mov	r0, r3
 80068fc:	3730      	adds	r7, #48	; 0x30
 80068fe:	46bd      	mov	sp, r7
 8006900:	bd80      	pop	{r7, pc}

08006902 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006902:	b580      	push	{r7, lr}
 8006904:	b084      	sub	sp, #16
 8006906:	af00      	add	r7, sp, #0
 8006908:	60f8      	str	r0, [r7, #12]
 800690a:	60b9      	str	r1, [r7, #8]
 800690c:	603b      	str	r3, [r7, #0]
 800690e:	4613      	mov	r3, r2
 8006910:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006912:	e04c      	b.n	80069ae <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	f1b3 3fff 	cmp.w	r3, #4294967295
 800691a:	d048      	beq.n	80069ae <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800691c:	f7fb fd9a 	bl	8002454 <HAL_GetTick>
 8006920:	4602      	mov	r2, r0
 8006922:	69bb      	ldr	r3, [r7, #24]
 8006924:	1ad3      	subs	r3, r2, r3
 8006926:	683a      	ldr	r2, [r7, #0]
 8006928:	429a      	cmp	r2, r3
 800692a:	d902      	bls.n	8006932 <SPI_WaitFlagStateUntilTimeout+0x30>
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	2b00      	cmp	r3, #0
 8006930:	d13d      	bne.n	80069ae <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	685a      	ldr	r2, [r3, #4]
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006940:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	685b      	ldr	r3, [r3, #4]
 8006946:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800694a:	d111      	bne.n	8006970 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	689b      	ldr	r3, [r3, #8]
 8006950:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006954:	d004      	beq.n	8006960 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	689b      	ldr	r3, [r3, #8]
 800695a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800695e:	d107      	bne.n	8006970 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	681a      	ldr	r2, [r3, #0]
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800696e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006974:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006978:	d10f      	bne.n	800699a <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	681a      	ldr	r2, [r3, #0]
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006988:	601a      	str	r2, [r3, #0]
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	681a      	ldr	r2, [r3, #0]
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006998:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	2201      	movs	r2, #1
 800699e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	2200      	movs	r2, #0
 80069a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80069aa:	2303      	movs	r3, #3
 80069ac:	e00f      	b.n	80069ce <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	689a      	ldr	r2, [r3, #8]
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	4013      	ands	r3, r2
 80069b8:	68ba      	ldr	r2, [r7, #8]
 80069ba:	429a      	cmp	r2, r3
 80069bc:	bf0c      	ite	eq
 80069be:	2301      	moveq	r3, #1
 80069c0:	2300      	movne	r3, #0
 80069c2:	b2db      	uxtb	r3, r3
 80069c4:	461a      	mov	r2, r3
 80069c6:	79fb      	ldrb	r3, [r7, #7]
 80069c8:	429a      	cmp	r2, r3
 80069ca:	d1a3      	bne.n	8006914 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80069cc:	2300      	movs	r3, #0
}
 80069ce:	4618      	mov	r0, r3
 80069d0:	3710      	adds	r7, #16
 80069d2:	46bd      	mov	sp, r7
 80069d4:	bd80      	pop	{r7, pc}

080069d6 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80069d6:	b580      	push	{r7, lr}
 80069d8:	b086      	sub	sp, #24
 80069da:	af02      	add	r7, sp, #8
 80069dc:	60f8      	str	r0, [r7, #12]
 80069de:	60b9      	str	r1, [r7, #8]
 80069e0:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	9300      	str	r3, [sp, #0]
 80069e6:	68bb      	ldr	r3, [r7, #8]
 80069e8:	2200      	movs	r2, #0
 80069ea:	2180      	movs	r1, #128	; 0x80
 80069ec:	68f8      	ldr	r0, [r7, #12]
 80069ee:	f7ff ff88 	bl	8006902 <SPI_WaitFlagStateUntilTimeout>
 80069f2:	4603      	mov	r3, r0
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d007      	beq.n	8006a08 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069fc:	f043 0220 	orr.w	r2, r3, #32
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8006a04:	2303      	movs	r3, #3
 8006a06:	e000      	b.n	8006a0a <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8006a08:	2300      	movs	r3, #0
}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	3710      	adds	r7, #16
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bd80      	pop	{r7, pc}

08006a12 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006a12:	b580      	push	{r7, lr}
 8006a14:	b082      	sub	sp, #8
 8006a16:	af00      	add	r7, sp, #0
 8006a18:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d101      	bne.n	8006a24 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006a20:	2301      	movs	r3, #1
 8006a22:	e01d      	b.n	8006a60 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a2a:	b2db      	uxtb	r3, r3
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d106      	bne.n	8006a3e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2200      	movs	r2, #0
 8006a34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006a38:	6878      	ldr	r0, [r7, #4]
 8006a3a:	f7fb fb49 	bl	80020d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	2202      	movs	r2, #2
 8006a42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681a      	ldr	r2, [r3, #0]
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	3304      	adds	r3, #4
 8006a4e:	4619      	mov	r1, r3
 8006a50:	4610      	mov	r0, r2
 8006a52:	f000 fa0f 	bl	8006e74 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2201      	movs	r2, #1
 8006a5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006a5e:	2300      	movs	r3, #0
}
 8006a60:	4618      	mov	r0, r3
 8006a62:	3708      	adds	r7, #8
 8006a64:	46bd      	mov	sp, r7
 8006a66:	bd80      	pop	{r7, pc}

08006a68 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006a68:	b480      	push	{r7}
 8006a6a:	b085      	sub	sp, #20
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	68da      	ldr	r2, [r3, #12]
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f042 0201 	orr.w	r2, r2, #1
 8006a7e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	689b      	ldr	r3, [r3, #8]
 8006a86:	f003 0307 	and.w	r3, r3, #7
 8006a8a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	2b06      	cmp	r3, #6
 8006a90:	d007      	beq.n	8006aa2 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	681a      	ldr	r2, [r3, #0]
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f042 0201 	orr.w	r2, r2, #1
 8006aa0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006aa2:	2300      	movs	r3, #0
}
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	3714      	adds	r7, #20
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	bc80      	pop	{r7}
 8006aac:	4770      	bx	lr

08006aae <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006aae:	b580      	push	{r7, lr}
 8006ab0:	b082      	sub	sp, #8
 8006ab2:	af00      	add	r7, sp, #0
 8006ab4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	691b      	ldr	r3, [r3, #16]
 8006abc:	f003 0302 	and.w	r3, r3, #2
 8006ac0:	2b02      	cmp	r3, #2
 8006ac2:	d122      	bne.n	8006b0a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	68db      	ldr	r3, [r3, #12]
 8006aca:	f003 0302 	and.w	r3, r3, #2
 8006ace:	2b02      	cmp	r3, #2
 8006ad0:	d11b      	bne.n	8006b0a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f06f 0202 	mvn.w	r2, #2
 8006ada:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2201      	movs	r2, #1
 8006ae0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	699b      	ldr	r3, [r3, #24]
 8006ae8:	f003 0303 	and.w	r3, r3, #3
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d003      	beq.n	8006af8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006af0:	6878      	ldr	r0, [r7, #4]
 8006af2:	f000 f9a4 	bl	8006e3e <HAL_TIM_IC_CaptureCallback>
 8006af6:	e005      	b.n	8006b04 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006af8:	6878      	ldr	r0, [r7, #4]
 8006afa:	f000 f997 	bl	8006e2c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006afe:	6878      	ldr	r0, [r7, #4]
 8006b00:	f000 f9a6 	bl	8006e50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2200      	movs	r2, #0
 8006b08:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	691b      	ldr	r3, [r3, #16]
 8006b10:	f003 0304 	and.w	r3, r3, #4
 8006b14:	2b04      	cmp	r3, #4
 8006b16:	d122      	bne.n	8006b5e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	68db      	ldr	r3, [r3, #12]
 8006b1e:	f003 0304 	and.w	r3, r3, #4
 8006b22:	2b04      	cmp	r3, #4
 8006b24:	d11b      	bne.n	8006b5e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f06f 0204 	mvn.w	r2, #4
 8006b2e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2202      	movs	r2, #2
 8006b34:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	699b      	ldr	r3, [r3, #24]
 8006b3c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d003      	beq.n	8006b4c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b44:	6878      	ldr	r0, [r7, #4]
 8006b46:	f000 f97a 	bl	8006e3e <HAL_TIM_IC_CaptureCallback>
 8006b4a:	e005      	b.n	8006b58 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006b4c:	6878      	ldr	r0, [r7, #4]
 8006b4e:	f000 f96d 	bl	8006e2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006b52:	6878      	ldr	r0, [r7, #4]
 8006b54:	f000 f97c 	bl	8006e50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	691b      	ldr	r3, [r3, #16]
 8006b64:	f003 0308 	and.w	r3, r3, #8
 8006b68:	2b08      	cmp	r3, #8
 8006b6a:	d122      	bne.n	8006bb2 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	68db      	ldr	r3, [r3, #12]
 8006b72:	f003 0308 	and.w	r3, r3, #8
 8006b76:	2b08      	cmp	r3, #8
 8006b78:	d11b      	bne.n	8006bb2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f06f 0208 	mvn.w	r2, #8
 8006b82:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	2204      	movs	r2, #4
 8006b88:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	69db      	ldr	r3, [r3, #28]
 8006b90:	f003 0303 	and.w	r3, r3, #3
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d003      	beq.n	8006ba0 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006b98:	6878      	ldr	r0, [r7, #4]
 8006b9a:	f000 f950 	bl	8006e3e <HAL_TIM_IC_CaptureCallback>
 8006b9e:	e005      	b.n	8006bac <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ba0:	6878      	ldr	r0, [r7, #4]
 8006ba2:	f000 f943 	bl	8006e2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ba6:	6878      	ldr	r0, [r7, #4]
 8006ba8:	f000 f952 	bl	8006e50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	2200      	movs	r2, #0
 8006bb0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	691b      	ldr	r3, [r3, #16]
 8006bb8:	f003 0310 	and.w	r3, r3, #16
 8006bbc:	2b10      	cmp	r3, #16
 8006bbe:	d122      	bne.n	8006c06 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	68db      	ldr	r3, [r3, #12]
 8006bc6:	f003 0310 	and.w	r3, r3, #16
 8006bca:	2b10      	cmp	r3, #16
 8006bcc:	d11b      	bne.n	8006c06 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f06f 0210 	mvn.w	r2, #16
 8006bd6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2208      	movs	r2, #8
 8006bdc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	69db      	ldr	r3, [r3, #28]
 8006be4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d003      	beq.n	8006bf4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006bec:	6878      	ldr	r0, [r7, #4]
 8006bee:	f000 f926 	bl	8006e3e <HAL_TIM_IC_CaptureCallback>
 8006bf2:	e005      	b.n	8006c00 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006bf4:	6878      	ldr	r0, [r7, #4]
 8006bf6:	f000 f919 	bl	8006e2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	f000 f928 	bl	8006e50 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2200      	movs	r2, #0
 8006c04:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	691b      	ldr	r3, [r3, #16]
 8006c0c:	f003 0301 	and.w	r3, r3, #1
 8006c10:	2b01      	cmp	r3, #1
 8006c12:	d10e      	bne.n	8006c32 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	68db      	ldr	r3, [r3, #12]
 8006c1a:	f003 0301 	and.w	r3, r3, #1
 8006c1e:	2b01      	cmp	r3, #1
 8006c20:	d107      	bne.n	8006c32 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f06f 0201 	mvn.w	r2, #1
 8006c2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006c2c:	6878      	ldr	r0, [r7, #4]
 8006c2e:	f7fa fd8d 	bl	800174c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	691b      	ldr	r3, [r3, #16]
 8006c38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c3c:	2b80      	cmp	r3, #128	; 0x80
 8006c3e:	d10e      	bne.n	8006c5e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	68db      	ldr	r3, [r3, #12]
 8006c46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c4a:	2b80      	cmp	r3, #128	; 0x80
 8006c4c:	d107      	bne.n	8006c5e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006c56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006c58:	6878      	ldr	r0, [r7, #4]
 8006c5a:	f000 fa68 	bl	800712e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	691b      	ldr	r3, [r3, #16]
 8006c64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c68:	2b40      	cmp	r3, #64	; 0x40
 8006c6a:	d10e      	bne.n	8006c8a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	68db      	ldr	r3, [r3, #12]
 8006c72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c76:	2b40      	cmp	r3, #64	; 0x40
 8006c78:	d107      	bne.n	8006c8a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006c82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006c84:	6878      	ldr	r0, [r7, #4]
 8006c86:	f000 f8ec 	bl	8006e62 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	691b      	ldr	r3, [r3, #16]
 8006c90:	f003 0320 	and.w	r3, r3, #32
 8006c94:	2b20      	cmp	r3, #32
 8006c96:	d10e      	bne.n	8006cb6 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	68db      	ldr	r3, [r3, #12]
 8006c9e:	f003 0320 	and.w	r3, r3, #32
 8006ca2:	2b20      	cmp	r3, #32
 8006ca4:	d107      	bne.n	8006cb6 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f06f 0220 	mvn.w	r2, #32
 8006cae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006cb0:	6878      	ldr	r0, [r7, #4]
 8006cb2:	f000 fa33 	bl	800711c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006cb6:	bf00      	nop
 8006cb8:	3708      	adds	r7, #8
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}

08006cbe <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006cbe:	b580      	push	{r7, lr}
 8006cc0:	b084      	sub	sp, #16
 8006cc2:	af00      	add	r7, sp, #0
 8006cc4:	6078      	str	r0, [r7, #4]
 8006cc6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006cce:	2b01      	cmp	r3, #1
 8006cd0:	d101      	bne.n	8006cd6 <HAL_TIM_ConfigClockSource+0x18>
 8006cd2:	2302      	movs	r3, #2
 8006cd4:	e0a6      	b.n	8006e24 <HAL_TIM_ConfigClockSource+0x166>
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2201      	movs	r2, #1
 8006cda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	2202      	movs	r2, #2
 8006ce2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	689b      	ldr	r3, [r3, #8]
 8006cec:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006cf4:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006cfc:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	68fa      	ldr	r2, [r7, #12]
 8006d04:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	2b40      	cmp	r3, #64	; 0x40
 8006d0c:	d067      	beq.n	8006dde <HAL_TIM_ConfigClockSource+0x120>
 8006d0e:	2b40      	cmp	r3, #64	; 0x40
 8006d10:	d80b      	bhi.n	8006d2a <HAL_TIM_ConfigClockSource+0x6c>
 8006d12:	2b10      	cmp	r3, #16
 8006d14:	d073      	beq.n	8006dfe <HAL_TIM_ConfigClockSource+0x140>
 8006d16:	2b10      	cmp	r3, #16
 8006d18:	d802      	bhi.n	8006d20 <HAL_TIM_ConfigClockSource+0x62>
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d06f      	beq.n	8006dfe <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8006d1e:	e078      	b.n	8006e12 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006d20:	2b20      	cmp	r3, #32
 8006d22:	d06c      	beq.n	8006dfe <HAL_TIM_ConfigClockSource+0x140>
 8006d24:	2b30      	cmp	r3, #48	; 0x30
 8006d26:	d06a      	beq.n	8006dfe <HAL_TIM_ConfigClockSource+0x140>
      break;
 8006d28:	e073      	b.n	8006e12 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006d2a:	2b70      	cmp	r3, #112	; 0x70
 8006d2c:	d00d      	beq.n	8006d4a <HAL_TIM_ConfigClockSource+0x8c>
 8006d2e:	2b70      	cmp	r3, #112	; 0x70
 8006d30:	d804      	bhi.n	8006d3c <HAL_TIM_ConfigClockSource+0x7e>
 8006d32:	2b50      	cmp	r3, #80	; 0x50
 8006d34:	d033      	beq.n	8006d9e <HAL_TIM_ConfigClockSource+0xe0>
 8006d36:	2b60      	cmp	r3, #96	; 0x60
 8006d38:	d041      	beq.n	8006dbe <HAL_TIM_ConfigClockSource+0x100>
      break;
 8006d3a:	e06a      	b.n	8006e12 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8006d3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d40:	d066      	beq.n	8006e10 <HAL_TIM_ConfigClockSource+0x152>
 8006d42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d46:	d017      	beq.n	8006d78 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8006d48:	e063      	b.n	8006e12 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6818      	ldr	r0, [r3, #0]
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	6899      	ldr	r1, [r3, #8]
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	685a      	ldr	r2, [r3, #4]
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	68db      	ldr	r3, [r3, #12]
 8006d5a:	f000 f97c 	bl	8007056 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	689b      	ldr	r3, [r3, #8]
 8006d64:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006d6c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	68fa      	ldr	r2, [r7, #12]
 8006d74:	609a      	str	r2, [r3, #8]
      break;
 8006d76:	e04c      	b.n	8006e12 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6818      	ldr	r0, [r3, #0]
 8006d7c:	683b      	ldr	r3, [r7, #0]
 8006d7e:	6899      	ldr	r1, [r3, #8]
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	685a      	ldr	r2, [r3, #4]
 8006d84:	683b      	ldr	r3, [r7, #0]
 8006d86:	68db      	ldr	r3, [r3, #12]
 8006d88:	f000 f965 	bl	8007056 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	689a      	ldr	r2, [r3, #8]
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006d9a:	609a      	str	r2, [r3, #8]
      break;
 8006d9c:	e039      	b.n	8006e12 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	6818      	ldr	r0, [r3, #0]
 8006da2:	683b      	ldr	r3, [r7, #0]
 8006da4:	6859      	ldr	r1, [r3, #4]
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	68db      	ldr	r3, [r3, #12]
 8006daa:	461a      	mov	r2, r3
 8006dac:	f000 f8dc 	bl	8006f68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	2150      	movs	r1, #80	; 0x50
 8006db6:	4618      	mov	r0, r3
 8006db8:	f000 f933 	bl	8007022 <TIM_ITRx_SetConfig>
      break;
 8006dbc:	e029      	b.n	8006e12 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	6818      	ldr	r0, [r3, #0]
 8006dc2:	683b      	ldr	r3, [r7, #0]
 8006dc4:	6859      	ldr	r1, [r3, #4]
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	68db      	ldr	r3, [r3, #12]
 8006dca:	461a      	mov	r2, r3
 8006dcc:	f000 f8fa 	bl	8006fc4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	2160      	movs	r1, #96	; 0x60
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	f000 f923 	bl	8007022 <TIM_ITRx_SetConfig>
      break;
 8006ddc:	e019      	b.n	8006e12 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6818      	ldr	r0, [r3, #0]
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	6859      	ldr	r1, [r3, #4]
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	68db      	ldr	r3, [r3, #12]
 8006dea:	461a      	mov	r2, r3
 8006dec:	f000 f8bc 	bl	8006f68 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	2140      	movs	r1, #64	; 0x40
 8006df6:	4618      	mov	r0, r3
 8006df8:	f000 f913 	bl	8007022 <TIM_ITRx_SetConfig>
      break;
 8006dfc:	e009      	b.n	8006e12 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681a      	ldr	r2, [r3, #0]
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	4619      	mov	r1, r3
 8006e08:	4610      	mov	r0, r2
 8006e0a:	f000 f90a 	bl	8007022 <TIM_ITRx_SetConfig>
      break;
 8006e0e:	e000      	b.n	8006e12 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8006e10:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2201      	movs	r2, #1
 8006e16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2200      	movs	r2, #0
 8006e1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006e22:	2300      	movs	r3, #0
}
 8006e24:	4618      	mov	r0, r3
 8006e26:	3710      	adds	r7, #16
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	bd80      	pop	{r7, pc}

08006e2c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006e2c:	b480      	push	{r7}
 8006e2e:	b083      	sub	sp, #12
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006e34:	bf00      	nop
 8006e36:	370c      	adds	r7, #12
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bc80      	pop	{r7}
 8006e3c:	4770      	bx	lr

08006e3e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006e3e:	b480      	push	{r7}
 8006e40:	b083      	sub	sp, #12
 8006e42:	af00      	add	r7, sp, #0
 8006e44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006e46:	bf00      	nop
 8006e48:	370c      	adds	r7, #12
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	bc80      	pop	{r7}
 8006e4e:	4770      	bx	lr

08006e50 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b083      	sub	sp, #12
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006e58:	bf00      	nop
 8006e5a:	370c      	adds	r7, #12
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	bc80      	pop	{r7}
 8006e60:	4770      	bx	lr

08006e62 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006e62:	b480      	push	{r7}
 8006e64:	b083      	sub	sp, #12
 8006e66:	af00      	add	r7, sp, #0
 8006e68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006e6a:	bf00      	nop
 8006e6c:	370c      	adds	r7, #12
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	bc80      	pop	{r7}
 8006e72:	4770      	bx	lr

08006e74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006e74:	b480      	push	{r7}
 8006e76:	b085      	sub	sp, #20
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
 8006e7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	4a33      	ldr	r2, [pc, #204]	; (8006f54 <TIM_Base_SetConfig+0xe0>)
 8006e88:	4293      	cmp	r3, r2
 8006e8a:	d013      	beq.n	8006eb4 <TIM_Base_SetConfig+0x40>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	4a32      	ldr	r2, [pc, #200]	; (8006f58 <TIM_Base_SetConfig+0xe4>)
 8006e90:	4293      	cmp	r3, r2
 8006e92:	d00f      	beq.n	8006eb4 <TIM_Base_SetConfig+0x40>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e9a:	d00b      	beq.n	8006eb4 <TIM_Base_SetConfig+0x40>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	4a2f      	ldr	r2, [pc, #188]	; (8006f5c <TIM_Base_SetConfig+0xe8>)
 8006ea0:	4293      	cmp	r3, r2
 8006ea2:	d007      	beq.n	8006eb4 <TIM_Base_SetConfig+0x40>
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	4a2e      	ldr	r2, [pc, #184]	; (8006f60 <TIM_Base_SetConfig+0xec>)
 8006ea8:	4293      	cmp	r3, r2
 8006eaa:	d003      	beq.n	8006eb4 <TIM_Base_SetConfig+0x40>
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	4a2d      	ldr	r2, [pc, #180]	; (8006f64 <TIM_Base_SetConfig+0xf0>)
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	d108      	bne.n	8006ec6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006eba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	685b      	ldr	r3, [r3, #4]
 8006ec0:	68fa      	ldr	r2, [r7, #12]
 8006ec2:	4313      	orrs	r3, r2
 8006ec4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	4a22      	ldr	r2, [pc, #136]	; (8006f54 <TIM_Base_SetConfig+0xe0>)
 8006eca:	4293      	cmp	r3, r2
 8006ecc:	d013      	beq.n	8006ef6 <TIM_Base_SetConfig+0x82>
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	4a21      	ldr	r2, [pc, #132]	; (8006f58 <TIM_Base_SetConfig+0xe4>)
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	d00f      	beq.n	8006ef6 <TIM_Base_SetConfig+0x82>
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006edc:	d00b      	beq.n	8006ef6 <TIM_Base_SetConfig+0x82>
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	4a1e      	ldr	r2, [pc, #120]	; (8006f5c <TIM_Base_SetConfig+0xe8>)
 8006ee2:	4293      	cmp	r3, r2
 8006ee4:	d007      	beq.n	8006ef6 <TIM_Base_SetConfig+0x82>
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	4a1d      	ldr	r2, [pc, #116]	; (8006f60 <TIM_Base_SetConfig+0xec>)
 8006eea:	4293      	cmp	r3, r2
 8006eec:	d003      	beq.n	8006ef6 <TIM_Base_SetConfig+0x82>
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	4a1c      	ldr	r2, [pc, #112]	; (8006f64 <TIM_Base_SetConfig+0xf0>)
 8006ef2:	4293      	cmp	r3, r2
 8006ef4:	d108      	bne.n	8006f08 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006efc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	68db      	ldr	r3, [r3, #12]
 8006f02:	68fa      	ldr	r2, [r7, #12]
 8006f04:	4313      	orrs	r3, r2
 8006f06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	695b      	ldr	r3, [r3, #20]
 8006f12:	4313      	orrs	r3, r2
 8006f14:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	68fa      	ldr	r2, [r7, #12]
 8006f1a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006f1c:	683b      	ldr	r3, [r7, #0]
 8006f1e:	689a      	ldr	r2, [r3, #8]
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006f24:	683b      	ldr	r3, [r7, #0]
 8006f26:	681a      	ldr	r2, [r3, #0]
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	4a09      	ldr	r2, [pc, #36]	; (8006f54 <TIM_Base_SetConfig+0xe0>)
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d003      	beq.n	8006f3c <TIM_Base_SetConfig+0xc8>
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	4a08      	ldr	r2, [pc, #32]	; (8006f58 <TIM_Base_SetConfig+0xe4>)
 8006f38:	4293      	cmp	r3, r2
 8006f3a:	d103      	bne.n	8006f44 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	691a      	ldr	r2, [r3, #16]
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2201      	movs	r2, #1
 8006f48:	615a      	str	r2, [r3, #20]
}
 8006f4a:	bf00      	nop
 8006f4c:	3714      	adds	r7, #20
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	bc80      	pop	{r7}
 8006f52:	4770      	bx	lr
 8006f54:	40012c00 	.word	0x40012c00
 8006f58:	40013400 	.word	0x40013400
 8006f5c:	40000400 	.word	0x40000400
 8006f60:	40000800 	.word	0x40000800
 8006f64:	40000c00 	.word	0x40000c00

08006f68 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f68:	b480      	push	{r7}
 8006f6a:	b087      	sub	sp, #28
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	60f8      	str	r0, [r7, #12]
 8006f70:	60b9      	str	r1, [r7, #8]
 8006f72:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006f74:	68fb      	ldr	r3, [r7, #12]
 8006f76:	6a1b      	ldr	r3, [r3, #32]
 8006f78:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	6a1b      	ldr	r3, [r3, #32]
 8006f7e:	f023 0201 	bic.w	r2, r3, #1
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	699b      	ldr	r3, [r3, #24]
 8006f8a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006f8c:	693b      	ldr	r3, [r7, #16]
 8006f8e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006f92:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	011b      	lsls	r3, r3, #4
 8006f98:	693a      	ldr	r2, [r7, #16]
 8006f9a:	4313      	orrs	r3, r2
 8006f9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006f9e:	697b      	ldr	r3, [r7, #20]
 8006fa0:	f023 030a 	bic.w	r3, r3, #10
 8006fa4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006fa6:	697a      	ldr	r2, [r7, #20]
 8006fa8:	68bb      	ldr	r3, [r7, #8]
 8006faa:	4313      	orrs	r3, r2
 8006fac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	693a      	ldr	r2, [r7, #16]
 8006fb2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	697a      	ldr	r2, [r7, #20]
 8006fb8:	621a      	str	r2, [r3, #32]
}
 8006fba:	bf00      	nop
 8006fbc:	371c      	adds	r7, #28
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bc80      	pop	{r7}
 8006fc2:	4770      	bx	lr

08006fc4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b087      	sub	sp, #28
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	60f8      	str	r0, [r7, #12]
 8006fcc:	60b9      	str	r1, [r7, #8]
 8006fce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	6a1b      	ldr	r3, [r3, #32]
 8006fd4:	f023 0210 	bic.w	r2, r3, #16
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	699b      	ldr	r3, [r3, #24]
 8006fe0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	6a1b      	ldr	r3, [r3, #32]
 8006fe6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006fe8:	697b      	ldr	r3, [r7, #20]
 8006fea:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006fee:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	031b      	lsls	r3, r3, #12
 8006ff4:	697a      	ldr	r2, [r7, #20]
 8006ff6:	4313      	orrs	r3, r2
 8006ff8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006ffa:	693b      	ldr	r3, [r7, #16]
 8006ffc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007000:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007002:	68bb      	ldr	r3, [r7, #8]
 8007004:	011b      	lsls	r3, r3, #4
 8007006:	693a      	ldr	r2, [r7, #16]
 8007008:	4313      	orrs	r3, r2
 800700a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	697a      	ldr	r2, [r7, #20]
 8007010:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	693a      	ldr	r2, [r7, #16]
 8007016:	621a      	str	r2, [r3, #32]
}
 8007018:	bf00      	nop
 800701a:	371c      	adds	r7, #28
 800701c:	46bd      	mov	sp, r7
 800701e:	bc80      	pop	{r7}
 8007020:	4770      	bx	lr

08007022 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007022:	b480      	push	{r7}
 8007024:	b085      	sub	sp, #20
 8007026:	af00      	add	r7, sp, #0
 8007028:	6078      	str	r0, [r7, #4]
 800702a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	689b      	ldr	r3, [r3, #8]
 8007030:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007038:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800703a:	683a      	ldr	r2, [r7, #0]
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	4313      	orrs	r3, r2
 8007040:	f043 0307 	orr.w	r3, r3, #7
 8007044:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	68fa      	ldr	r2, [r7, #12]
 800704a:	609a      	str	r2, [r3, #8]
}
 800704c:	bf00      	nop
 800704e:	3714      	adds	r7, #20
 8007050:	46bd      	mov	sp, r7
 8007052:	bc80      	pop	{r7}
 8007054:	4770      	bx	lr

08007056 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007056:	b480      	push	{r7}
 8007058:	b087      	sub	sp, #28
 800705a:	af00      	add	r7, sp, #0
 800705c:	60f8      	str	r0, [r7, #12]
 800705e:	60b9      	str	r1, [r7, #8]
 8007060:	607a      	str	r2, [r7, #4]
 8007062:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	689b      	ldr	r3, [r3, #8]
 8007068:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800706a:	697b      	ldr	r3, [r7, #20]
 800706c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007070:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	021a      	lsls	r2, r3, #8
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	431a      	orrs	r2, r3
 800707a:	68bb      	ldr	r3, [r7, #8]
 800707c:	4313      	orrs	r3, r2
 800707e:	697a      	ldr	r2, [r7, #20]
 8007080:	4313      	orrs	r3, r2
 8007082:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	697a      	ldr	r2, [r7, #20]
 8007088:	609a      	str	r2, [r3, #8]
}
 800708a:	bf00      	nop
 800708c:	371c      	adds	r7, #28
 800708e:	46bd      	mov	sp, r7
 8007090:	bc80      	pop	{r7}
 8007092:	4770      	bx	lr

08007094 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007094:	b480      	push	{r7}
 8007096:	b085      	sub	sp, #20
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
 800709c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80070a4:	2b01      	cmp	r3, #1
 80070a6:	d101      	bne.n	80070ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80070a8:	2302      	movs	r3, #2
 80070aa:	e032      	b.n	8007112 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	2201      	movs	r2, #1
 80070b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	2202      	movs	r2, #2
 80070b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	685b      	ldr	r3, [r3, #4]
 80070c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	689b      	ldr	r3, [r3, #8]
 80070ca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070d2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	68fa      	ldr	r2, [r7, #12]
 80070da:	4313      	orrs	r3, r2
 80070dc:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80070de:	68bb      	ldr	r3, [r7, #8]
 80070e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80070e4:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	685b      	ldr	r3, [r3, #4]
 80070ea:	68ba      	ldr	r2, [r7, #8]
 80070ec:	4313      	orrs	r3, r2
 80070ee:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	68fa      	ldr	r2, [r7, #12]
 80070f6:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	68ba      	ldr	r2, [r7, #8]
 80070fe:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2201      	movs	r2, #1
 8007104:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2200      	movs	r2, #0
 800710c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007110:	2300      	movs	r3, #0
}
 8007112:	4618      	mov	r0, r3
 8007114:	3714      	adds	r7, #20
 8007116:	46bd      	mov	sp, r7
 8007118:	bc80      	pop	{r7}
 800711a:	4770      	bx	lr

0800711c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800711c:	b480      	push	{r7}
 800711e:	b083      	sub	sp, #12
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007124:	bf00      	nop
 8007126:	370c      	adds	r7, #12
 8007128:	46bd      	mov	sp, r7
 800712a:	bc80      	pop	{r7}
 800712c:	4770      	bx	lr

0800712e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800712e:	b480      	push	{r7}
 8007130:	b083      	sub	sp, #12
 8007132:	af00      	add	r7, sp, #0
 8007134:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007136:	bf00      	nop
 8007138:	370c      	adds	r7, #12
 800713a:	46bd      	mov	sp, r7
 800713c:	bc80      	pop	{r7}
 800713e:	4770      	bx	lr

08007140 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b082      	sub	sp, #8
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d101      	bne.n	8007152 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800714e:	2301      	movs	r3, #1
 8007150:	e03f      	b.n	80071d2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007158:	b2db      	uxtb	r3, r3
 800715a:	2b00      	cmp	r3, #0
 800715c:	d106      	bne.n	800716c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	2200      	movs	r2, #0
 8007162:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007166:	6878      	ldr	r0, [r7, #4]
 8007168:	f7fb f82c 	bl	80021c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2224      	movs	r2, #36	; 0x24
 8007170:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	68da      	ldr	r2, [r3, #12]
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007182:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007184:	6878      	ldr	r0, [r7, #4]
 8007186:	f000 fc63 	bl	8007a50 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	691a      	ldr	r2, [r3, #16]
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007198:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	695a      	ldr	r2, [r3, #20]
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80071a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	68da      	ldr	r2, [r3, #12]
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80071b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2200      	movs	r2, #0
 80071be:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2220      	movs	r2, #32
 80071c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2220      	movs	r2, #32
 80071cc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80071d0:	2300      	movs	r3, #0
}
 80071d2:	4618      	mov	r0, r3
 80071d4:	3708      	adds	r7, #8
 80071d6:	46bd      	mov	sp, r7
 80071d8:	bd80      	pop	{r7, pc}

080071da <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80071da:	b580      	push	{r7, lr}
 80071dc:	b088      	sub	sp, #32
 80071de:	af02      	add	r7, sp, #8
 80071e0:	60f8      	str	r0, [r7, #12]
 80071e2:	60b9      	str	r1, [r7, #8]
 80071e4:	603b      	str	r3, [r7, #0]
 80071e6:	4613      	mov	r3, r2
 80071e8:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80071ea:	2300      	movs	r3, #0
 80071ec:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80071f4:	b2db      	uxtb	r3, r3
 80071f6:	2b20      	cmp	r3, #32
 80071f8:	f040 8083 	bne.w	8007302 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80071fc:	68bb      	ldr	r3, [r7, #8]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d002      	beq.n	8007208 <HAL_UART_Transmit+0x2e>
 8007202:	88fb      	ldrh	r3, [r7, #6]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d101      	bne.n	800720c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8007208:	2301      	movs	r3, #1
 800720a:	e07b      	b.n	8007304 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007212:	2b01      	cmp	r3, #1
 8007214:	d101      	bne.n	800721a <HAL_UART_Transmit+0x40>
 8007216:	2302      	movs	r3, #2
 8007218:	e074      	b.n	8007304 <HAL_UART_Transmit+0x12a>
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	2201      	movs	r2, #1
 800721e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	2200      	movs	r2, #0
 8007226:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	2221      	movs	r2, #33	; 0x21
 800722c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8007230:	f7fb f910 	bl	8002454 <HAL_GetTick>
 8007234:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	88fa      	ldrh	r2, [r7, #6]
 800723a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	88fa      	ldrh	r2, [r7, #6]
 8007240:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007242:	e042      	b.n	80072ca <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007248:	b29b      	uxth	r3, r3
 800724a:	3b01      	subs	r3, #1
 800724c:	b29a      	uxth	r2, r3
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	689b      	ldr	r3, [r3, #8]
 8007256:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800725a:	d122      	bne.n	80072a2 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	9300      	str	r3, [sp, #0]
 8007260:	697b      	ldr	r3, [r7, #20]
 8007262:	2200      	movs	r2, #0
 8007264:	2180      	movs	r1, #128	; 0x80
 8007266:	68f8      	ldr	r0, [r7, #12]
 8007268:	f000 fa73 	bl	8007752 <UART_WaitOnFlagUntilTimeout>
 800726c:	4603      	mov	r3, r0
 800726e:	2b00      	cmp	r3, #0
 8007270:	d001      	beq.n	8007276 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8007272:	2303      	movs	r3, #3
 8007274:	e046      	b.n	8007304 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8007276:	68bb      	ldr	r3, [r7, #8]
 8007278:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800727a:	693b      	ldr	r3, [r7, #16]
 800727c:	881b      	ldrh	r3, [r3, #0]
 800727e:	461a      	mov	r2, r3
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007288:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	691b      	ldr	r3, [r3, #16]
 800728e:	2b00      	cmp	r3, #0
 8007290:	d103      	bne.n	800729a <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8007292:	68bb      	ldr	r3, [r7, #8]
 8007294:	3302      	adds	r3, #2
 8007296:	60bb      	str	r3, [r7, #8]
 8007298:	e017      	b.n	80072ca <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 800729a:	68bb      	ldr	r3, [r7, #8]
 800729c:	3301      	adds	r3, #1
 800729e:	60bb      	str	r3, [r7, #8]
 80072a0:	e013      	b.n	80072ca <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	9300      	str	r3, [sp, #0]
 80072a6:	697b      	ldr	r3, [r7, #20]
 80072a8:	2200      	movs	r2, #0
 80072aa:	2180      	movs	r1, #128	; 0x80
 80072ac:	68f8      	ldr	r0, [r7, #12]
 80072ae:	f000 fa50 	bl	8007752 <UART_WaitOnFlagUntilTimeout>
 80072b2:	4603      	mov	r3, r0
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d001      	beq.n	80072bc <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 80072b8:	2303      	movs	r3, #3
 80072ba:	e023      	b.n	8007304 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80072bc:	68bb      	ldr	r3, [r7, #8]
 80072be:	1c5a      	adds	r2, r3, #1
 80072c0:	60ba      	str	r2, [r7, #8]
 80072c2:	781a      	ldrb	r2, [r3, #0]
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80072ce:	b29b      	uxth	r3, r3
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d1b7      	bne.n	8007244 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	9300      	str	r3, [sp, #0]
 80072d8:	697b      	ldr	r3, [r7, #20]
 80072da:	2200      	movs	r2, #0
 80072dc:	2140      	movs	r1, #64	; 0x40
 80072de:	68f8      	ldr	r0, [r7, #12]
 80072e0:	f000 fa37 	bl	8007752 <UART_WaitOnFlagUntilTimeout>
 80072e4:	4603      	mov	r3, r0
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d001      	beq.n	80072ee <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80072ea:	2303      	movs	r3, #3
 80072ec:	e00a      	b.n	8007304 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	2220      	movs	r2, #32
 80072f2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	2200      	movs	r2, #0
 80072fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 80072fe:	2300      	movs	r3, #0
 8007300:	e000      	b.n	8007304 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8007302:	2302      	movs	r3, #2
  }
}
 8007304:	4618      	mov	r0, r3
 8007306:	3718      	adds	r7, #24
 8007308:	46bd      	mov	sp, r7
 800730a:	bd80      	pop	{r7, pc}

0800730c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b086      	sub	sp, #24
 8007310:	af00      	add	r7, sp, #0
 8007312:	60f8      	str	r0, [r7, #12]
 8007314:	60b9      	str	r1, [r7, #8]
 8007316:	4613      	mov	r3, r2
 8007318:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007320:	b2db      	uxtb	r3, r3
 8007322:	2b20      	cmp	r3, #32
 8007324:	d166      	bne.n	80073f4 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007326:	68bb      	ldr	r3, [r7, #8]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d002      	beq.n	8007332 <HAL_UART_Receive_DMA+0x26>
 800732c:	88fb      	ldrh	r3, [r7, #6]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d101      	bne.n	8007336 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8007332:	2301      	movs	r3, #1
 8007334:	e05f      	b.n	80073f6 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800733c:	2b01      	cmp	r3, #1
 800733e:	d101      	bne.n	8007344 <HAL_UART_Receive_DMA+0x38>
 8007340:	2302      	movs	r3, #2
 8007342:	e058      	b.n	80073f6 <HAL_UART_Receive_DMA+0xea>
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	2201      	movs	r2, #1
 8007348:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800734c:	68ba      	ldr	r2, [r7, #8]
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	88fa      	ldrh	r2, [r7, #6]
 8007356:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	2200      	movs	r2, #0
 800735c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	2222      	movs	r2, #34	; 0x22
 8007362:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800736a:	4a25      	ldr	r2, [pc, #148]	; (8007400 <HAL_UART_Receive_DMA+0xf4>)
 800736c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007372:	4a24      	ldr	r2, [pc, #144]	; (8007404 <HAL_UART_Receive_DMA+0xf8>)
 8007374:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800737a:	4a23      	ldr	r2, [pc, #140]	; (8007408 <HAL_UART_Receive_DMA+0xfc>)
 800737c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007382:	2200      	movs	r2, #0
 8007384:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t *)&pData;
 8007386:	f107 0308 	add.w	r3, r7, #8
 800738a:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	3304      	adds	r3, #4
 8007396:	4619      	mov	r1, r3
 8007398:	697b      	ldr	r3, [r7, #20]
 800739a:	681a      	ldr	r2, [r3, #0]
 800739c:	88fb      	ldrh	r3, [r7, #6]
 800739e:	f7fb fef9 	bl	8003194 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 80073a2:	2300      	movs	r3, #0
 80073a4:	613b      	str	r3, [r7, #16]
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	613b      	str	r3, [r7, #16]
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	613b      	str	r3, [r7, #16]
 80073b6:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	2200      	movs	r2, #0
 80073bc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	68da      	ldr	r2, [r3, #12]
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80073ce:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	695a      	ldr	r2, [r3, #20]
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f042 0201 	orr.w	r2, r2, #1
 80073de:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	695a      	ldr	r2, [r3, #20]
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80073ee:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80073f0:	2300      	movs	r3, #0
 80073f2:	e000      	b.n	80073f6 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80073f4:	2302      	movs	r3, #2
  }
}
 80073f6:	4618      	mov	r0, r3
 80073f8:	3718      	adds	r7, #24
 80073fa:	46bd      	mov	sp, r7
 80073fc:	bd80      	pop	{r7, pc}
 80073fe:	bf00      	nop
 8007400:	0800763b 	.word	0x0800763b
 8007404:	080076a3 	.word	0x080076a3
 8007408:	080076bf 	.word	0x080076bf

0800740c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b088      	sub	sp, #32
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	68db      	ldr	r3, [r3, #12]
 8007422:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	695b      	ldr	r3, [r3, #20]
 800742a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800742c:	2300      	movs	r3, #0
 800742e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8007430:	2300      	movs	r3, #0
 8007432:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007434:	69fb      	ldr	r3, [r7, #28]
 8007436:	f003 030f 	and.w	r3, r3, #15
 800743a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800743c:	693b      	ldr	r3, [r7, #16]
 800743e:	2b00      	cmp	r3, #0
 8007440:	d10d      	bne.n	800745e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007442:	69fb      	ldr	r3, [r7, #28]
 8007444:	f003 0320 	and.w	r3, r3, #32
 8007448:	2b00      	cmp	r3, #0
 800744a:	d008      	beq.n	800745e <HAL_UART_IRQHandler+0x52>
 800744c:	69bb      	ldr	r3, [r7, #24]
 800744e:	f003 0320 	and.w	r3, r3, #32
 8007452:	2b00      	cmp	r3, #0
 8007454:	d003      	beq.n	800745e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8007456:	6878      	ldr	r0, [r7, #4]
 8007458:	f000 fa78 	bl	800794c <UART_Receive_IT>
      return;
 800745c:	e0cc      	b.n	80075f8 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800745e:	693b      	ldr	r3, [r7, #16]
 8007460:	2b00      	cmp	r3, #0
 8007462:	f000 80ab 	beq.w	80075bc <HAL_UART_IRQHandler+0x1b0>
 8007466:	697b      	ldr	r3, [r7, #20]
 8007468:	f003 0301 	and.w	r3, r3, #1
 800746c:	2b00      	cmp	r3, #0
 800746e:	d105      	bne.n	800747c <HAL_UART_IRQHandler+0x70>
 8007470:	69bb      	ldr	r3, [r7, #24]
 8007472:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007476:	2b00      	cmp	r3, #0
 8007478:	f000 80a0 	beq.w	80075bc <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800747c:	69fb      	ldr	r3, [r7, #28]
 800747e:	f003 0301 	and.w	r3, r3, #1
 8007482:	2b00      	cmp	r3, #0
 8007484:	d00a      	beq.n	800749c <HAL_UART_IRQHandler+0x90>
 8007486:	69bb      	ldr	r3, [r7, #24]
 8007488:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800748c:	2b00      	cmp	r3, #0
 800748e:	d005      	beq.n	800749c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007494:	f043 0201 	orr.w	r2, r3, #1
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800749c:	69fb      	ldr	r3, [r7, #28]
 800749e:	f003 0304 	and.w	r3, r3, #4
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d00a      	beq.n	80074bc <HAL_UART_IRQHandler+0xb0>
 80074a6:	697b      	ldr	r3, [r7, #20]
 80074a8:	f003 0301 	and.w	r3, r3, #1
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d005      	beq.n	80074bc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074b4:	f043 0202 	orr.w	r2, r3, #2
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80074bc:	69fb      	ldr	r3, [r7, #28]
 80074be:	f003 0302 	and.w	r3, r3, #2
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d00a      	beq.n	80074dc <HAL_UART_IRQHandler+0xd0>
 80074c6:	697b      	ldr	r3, [r7, #20]
 80074c8:	f003 0301 	and.w	r3, r3, #1
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d005      	beq.n	80074dc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074d4:	f043 0204 	orr.w	r2, r3, #4
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80074dc:	69fb      	ldr	r3, [r7, #28]
 80074de:	f003 0308 	and.w	r3, r3, #8
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d00a      	beq.n	80074fc <HAL_UART_IRQHandler+0xf0>
 80074e6:	697b      	ldr	r3, [r7, #20]
 80074e8:	f003 0301 	and.w	r3, r3, #1
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d005      	beq.n	80074fc <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80074f4:	f043 0208 	orr.w	r2, r3, #8
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007500:	2b00      	cmp	r3, #0
 8007502:	d078      	beq.n	80075f6 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007504:	69fb      	ldr	r3, [r7, #28]
 8007506:	f003 0320 	and.w	r3, r3, #32
 800750a:	2b00      	cmp	r3, #0
 800750c:	d007      	beq.n	800751e <HAL_UART_IRQHandler+0x112>
 800750e:	69bb      	ldr	r3, [r7, #24]
 8007510:	f003 0320 	and.w	r3, r3, #32
 8007514:	2b00      	cmp	r3, #0
 8007516:	d002      	beq.n	800751e <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8007518:	6878      	ldr	r0, [r7, #4]
 800751a:	f000 fa17 	bl	800794c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	695b      	ldr	r3, [r3, #20]
 8007524:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007528:	2b00      	cmp	r3, #0
 800752a:	bf14      	ite	ne
 800752c:	2301      	movne	r3, #1
 800752e:	2300      	moveq	r3, #0
 8007530:	b2db      	uxtb	r3, r3
 8007532:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007538:	f003 0308 	and.w	r3, r3, #8
 800753c:	2b00      	cmp	r3, #0
 800753e:	d102      	bne.n	8007546 <HAL_UART_IRQHandler+0x13a>
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	2b00      	cmp	r3, #0
 8007544:	d031      	beq.n	80075aa <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007546:	6878      	ldr	r0, [r7, #4]
 8007548:	f000 f962 	bl	8007810 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	695b      	ldr	r3, [r3, #20]
 8007552:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007556:	2b00      	cmp	r3, #0
 8007558:	d023      	beq.n	80075a2 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	695a      	ldr	r2, [r3, #20]
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007568:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800756e:	2b00      	cmp	r3, #0
 8007570:	d013      	beq.n	800759a <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007576:	4a22      	ldr	r2, [pc, #136]	; (8007600 <HAL_UART_IRQHandler+0x1f4>)
 8007578:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800757e:	4618      	mov	r0, r3
 8007580:	f7fb fe68 	bl	8003254 <HAL_DMA_Abort_IT>
 8007584:	4603      	mov	r3, r0
 8007586:	2b00      	cmp	r3, #0
 8007588:	d016      	beq.n	80075b8 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800758e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007590:	687a      	ldr	r2, [r7, #4]
 8007592:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007594:	4610      	mov	r0, r2
 8007596:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007598:	e00e      	b.n	80075b8 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	f000 f844 	bl	8007628 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075a0:	e00a      	b.n	80075b8 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80075a2:	6878      	ldr	r0, [r7, #4]
 80075a4:	f000 f840 	bl	8007628 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075a8:	e006      	b.n	80075b8 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80075aa:	6878      	ldr	r0, [r7, #4]
 80075ac:	f000 f83c 	bl	8007628 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	2200      	movs	r2, #0
 80075b4:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80075b6:	e01e      	b.n	80075f6 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075b8:	bf00      	nop
    return;
 80075ba:	e01c      	b.n	80075f6 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80075bc:	69fb      	ldr	r3, [r7, #28]
 80075be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d008      	beq.n	80075d8 <HAL_UART_IRQHandler+0x1cc>
 80075c6:	69bb      	ldr	r3, [r7, #24]
 80075c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d003      	beq.n	80075d8 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80075d0:	6878      	ldr	r0, [r7, #4]
 80075d2:	f000 f94e 	bl	8007872 <UART_Transmit_IT>
    return;
 80075d6:	e00f      	b.n	80075f8 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80075d8:	69fb      	ldr	r3, [r7, #28]
 80075da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d00a      	beq.n	80075f8 <HAL_UART_IRQHandler+0x1ec>
 80075e2:	69bb      	ldr	r3, [r7, #24]
 80075e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d005      	beq.n	80075f8 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 80075ec:	6878      	ldr	r0, [r7, #4]
 80075ee:	f000 f995 	bl	800791c <UART_EndTransmit_IT>
    return;
 80075f2:	bf00      	nop
 80075f4:	e000      	b.n	80075f8 <HAL_UART_IRQHandler+0x1ec>
    return;
 80075f6:	bf00      	nop
  }
}
 80075f8:	3720      	adds	r7, #32
 80075fa:	46bd      	mov	sp, r7
 80075fc:	bd80      	pop	{r7, pc}
 80075fe:	bf00      	nop
 8007600:	0800784b 	.word	0x0800784b

08007604 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007604:	b480      	push	{r7}
 8007606:	b083      	sub	sp, #12
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800760c:	bf00      	nop
 800760e:	370c      	adds	r7, #12
 8007610:	46bd      	mov	sp, r7
 8007612:	bc80      	pop	{r7}
 8007614:	4770      	bx	lr

08007616 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007616:	b480      	push	{r7}
 8007618:	b083      	sub	sp, #12
 800761a:	af00      	add	r7, sp, #0
 800761c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800761e:	bf00      	nop
 8007620:	370c      	adds	r7, #12
 8007622:	46bd      	mov	sp, r7
 8007624:	bc80      	pop	{r7}
 8007626:	4770      	bx	lr

08007628 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007628:	b480      	push	{r7}
 800762a:	b083      	sub	sp, #12
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007630:	bf00      	nop
 8007632:	370c      	adds	r7, #12
 8007634:	46bd      	mov	sp, r7
 8007636:	bc80      	pop	{r7}
 8007638:	4770      	bx	lr

0800763a <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800763a:	b580      	push	{r7, lr}
 800763c:	b084      	sub	sp, #16
 800763e:	af00      	add	r7, sp, #0
 8007640:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007646:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	f003 0320 	and.w	r3, r3, #32
 8007652:	2b00      	cmp	r3, #0
 8007654:	d11e      	bne.n	8007694 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	2200      	movs	r2, #0
 800765a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	68da      	ldr	r2, [r3, #12]
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800766a:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	695a      	ldr	r2, [r3, #20]
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f022 0201 	bic.w	r2, r2, #1
 800767a:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	695a      	ldr	r2, [r3, #20]
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800768a:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	2220      	movs	r2, #32
 8007690:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8007694:	68f8      	ldr	r0, [r7, #12]
 8007696:	f7fa f811 	bl	80016bc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800769a:	bf00      	nop
 800769c:	3710      	adds	r7, #16
 800769e:	46bd      	mov	sp, r7
 80076a0:	bd80      	pop	{r7, pc}

080076a2 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80076a2:	b580      	push	{r7, lr}
 80076a4:	b084      	sub	sp, #16
 80076a6:	af00      	add	r7, sp, #0
 80076a8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076ae:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 80076b0:	68f8      	ldr	r0, [r7, #12]
 80076b2:	f7ff ffb0 	bl	8007616 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80076b6:	bf00      	nop
 80076b8:	3710      	adds	r7, #16
 80076ba:	46bd      	mov	sp, r7
 80076bc:	bd80      	pop	{r7, pc}

080076be <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80076be:	b580      	push	{r7, lr}
 80076c0:	b084      	sub	sp, #16
 80076c2:	af00      	add	r7, sp, #0
 80076c4:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80076c6:	2300      	movs	r3, #0
 80076c8:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076ce:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80076d0:	68bb      	ldr	r3, [r7, #8]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	695b      	ldr	r3, [r3, #20]
 80076d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076da:	2b00      	cmp	r3, #0
 80076dc:	bf14      	ite	ne
 80076de:	2301      	movne	r3, #1
 80076e0:	2300      	moveq	r3, #0
 80076e2:	b2db      	uxtb	r3, r3
 80076e4:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80076e6:	68bb      	ldr	r3, [r7, #8]
 80076e8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80076ec:	b2db      	uxtb	r3, r3
 80076ee:	2b21      	cmp	r3, #33	; 0x21
 80076f0:	d108      	bne.n	8007704 <UART_DMAError+0x46>
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d005      	beq.n	8007704 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80076f8:	68bb      	ldr	r3, [r7, #8]
 80076fa:	2200      	movs	r2, #0
 80076fc:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80076fe:	68b8      	ldr	r0, [r7, #8]
 8007700:	f000 f871 	bl	80077e6 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007704:	68bb      	ldr	r3, [r7, #8]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	695b      	ldr	r3, [r3, #20]
 800770a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800770e:	2b00      	cmp	r3, #0
 8007710:	bf14      	ite	ne
 8007712:	2301      	movne	r3, #1
 8007714:	2300      	moveq	r3, #0
 8007716:	b2db      	uxtb	r3, r3
 8007718:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800771a:	68bb      	ldr	r3, [r7, #8]
 800771c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007720:	b2db      	uxtb	r3, r3
 8007722:	2b22      	cmp	r3, #34	; 0x22
 8007724:	d108      	bne.n	8007738 <UART_DMAError+0x7a>
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d005      	beq.n	8007738 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800772c:	68bb      	ldr	r3, [r7, #8]
 800772e:	2200      	movs	r2, #0
 8007730:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8007732:	68b8      	ldr	r0, [r7, #8]
 8007734:	f000 f86c 	bl	8007810 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800773c:	f043 0210 	orr.w	r2, r3, #16
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007744:	68b8      	ldr	r0, [r7, #8]
 8007746:	f7ff ff6f 	bl	8007628 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800774a:	bf00      	nop
 800774c:	3710      	adds	r7, #16
 800774e:	46bd      	mov	sp, r7
 8007750:	bd80      	pop	{r7, pc}

08007752 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8007752:	b580      	push	{r7, lr}
 8007754:	b084      	sub	sp, #16
 8007756:	af00      	add	r7, sp, #0
 8007758:	60f8      	str	r0, [r7, #12]
 800775a:	60b9      	str	r1, [r7, #8]
 800775c:	603b      	str	r3, [r7, #0]
 800775e:	4613      	mov	r3, r2
 8007760:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007762:	e02c      	b.n	80077be <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007764:	69bb      	ldr	r3, [r7, #24]
 8007766:	f1b3 3fff 	cmp.w	r3, #4294967295
 800776a:	d028      	beq.n	80077be <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800776c:	69bb      	ldr	r3, [r7, #24]
 800776e:	2b00      	cmp	r3, #0
 8007770:	d007      	beq.n	8007782 <UART_WaitOnFlagUntilTimeout+0x30>
 8007772:	f7fa fe6f 	bl	8002454 <HAL_GetTick>
 8007776:	4602      	mov	r2, r0
 8007778:	683b      	ldr	r3, [r7, #0]
 800777a:	1ad3      	subs	r3, r2, r3
 800777c:	69ba      	ldr	r2, [r7, #24]
 800777e:	429a      	cmp	r2, r3
 8007780:	d21d      	bcs.n	80077be <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	68da      	ldr	r2, [r3, #12]
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007790:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	695a      	ldr	r2, [r3, #20]
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f022 0201 	bic.w	r2, r2, #1
 80077a0:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	2220      	movs	r2, #32
 80077a6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	2220      	movs	r2, #32
 80077ae:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	2200      	movs	r2, #0
 80077b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80077ba:	2303      	movs	r3, #3
 80077bc:	e00f      	b.n	80077de <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	681a      	ldr	r2, [r3, #0]
 80077c4:	68bb      	ldr	r3, [r7, #8]
 80077c6:	4013      	ands	r3, r2
 80077c8:	68ba      	ldr	r2, [r7, #8]
 80077ca:	429a      	cmp	r2, r3
 80077cc:	bf0c      	ite	eq
 80077ce:	2301      	moveq	r3, #1
 80077d0:	2300      	movne	r3, #0
 80077d2:	b2db      	uxtb	r3, r3
 80077d4:	461a      	mov	r2, r3
 80077d6:	79fb      	ldrb	r3, [r7, #7]
 80077d8:	429a      	cmp	r2, r3
 80077da:	d0c3      	beq.n	8007764 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80077dc:	2300      	movs	r3, #0
}
 80077de:	4618      	mov	r0, r3
 80077e0:	3710      	adds	r7, #16
 80077e2:	46bd      	mov	sp, r7
 80077e4:	bd80      	pop	{r7, pc}

080077e6 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80077e6:	b480      	push	{r7}
 80077e8:	b083      	sub	sp, #12
 80077ea:	af00      	add	r7, sp, #0
 80077ec:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	68da      	ldr	r2, [r3, #12]
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80077fc:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	2220      	movs	r2, #32
 8007802:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8007806:	bf00      	nop
 8007808:	370c      	adds	r7, #12
 800780a:	46bd      	mov	sp, r7
 800780c:	bc80      	pop	{r7}
 800780e:	4770      	bx	lr

08007810 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007810:	b480      	push	{r7}
 8007812:	b083      	sub	sp, #12
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	68da      	ldr	r2, [r3, #12]
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007826:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	695a      	ldr	r2, [r3, #20]
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	f022 0201 	bic.w	r2, r2, #1
 8007836:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	2220      	movs	r2, #32
 800783c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8007840:	bf00      	nop
 8007842:	370c      	adds	r7, #12
 8007844:	46bd      	mov	sp, r7
 8007846:	bc80      	pop	{r7}
 8007848:	4770      	bx	lr

0800784a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800784a:	b580      	push	{r7, lr}
 800784c:	b084      	sub	sp, #16
 800784e:	af00      	add	r7, sp, #0
 8007850:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007856:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	2200      	movs	r2, #0
 800785c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	2200      	movs	r2, #0
 8007862:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007864:	68f8      	ldr	r0, [r7, #12]
 8007866:	f7ff fedf 	bl	8007628 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800786a:	bf00      	nop
 800786c:	3710      	adds	r7, #16
 800786e:	46bd      	mov	sp, r7
 8007870:	bd80      	pop	{r7, pc}

08007872 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007872:	b480      	push	{r7}
 8007874:	b085      	sub	sp, #20
 8007876:	af00      	add	r7, sp, #0
 8007878:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007880:	b2db      	uxtb	r3, r3
 8007882:	2b21      	cmp	r3, #33	; 0x21
 8007884:	d144      	bne.n	8007910 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	689b      	ldr	r3, [r3, #8]
 800788a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800788e:	d11a      	bne.n	80078c6 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	6a1b      	ldr	r3, [r3, #32]
 8007894:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	881b      	ldrh	r3, [r3, #0]
 800789a:	461a      	mov	r2, r3
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80078a4:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	691b      	ldr	r3, [r3, #16]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d105      	bne.n	80078ba <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6a1b      	ldr	r3, [r3, #32]
 80078b2:	1c9a      	adds	r2, r3, #2
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	621a      	str	r2, [r3, #32]
 80078b8:	e00e      	b.n	80078d8 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6a1b      	ldr	r3, [r3, #32]
 80078be:	1c5a      	adds	r2, r3, #1
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	621a      	str	r2, [r3, #32]
 80078c4:	e008      	b.n	80078d8 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6a1b      	ldr	r3, [r3, #32]
 80078ca:	1c59      	adds	r1, r3, #1
 80078cc:	687a      	ldr	r2, [r7, #4]
 80078ce:	6211      	str	r1, [r2, #32]
 80078d0:	781a      	ldrb	r2, [r3, #0]
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80078dc:	b29b      	uxth	r3, r3
 80078de:	3b01      	subs	r3, #1
 80078e0:	b29b      	uxth	r3, r3
 80078e2:	687a      	ldr	r2, [r7, #4]
 80078e4:	4619      	mov	r1, r3
 80078e6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d10f      	bne.n	800790c <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	68da      	ldr	r2, [r3, #12]
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80078fa:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	68da      	ldr	r2, [r3, #12]
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800790a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800790c:	2300      	movs	r3, #0
 800790e:	e000      	b.n	8007912 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007910:	2302      	movs	r3, #2
  }
}
 8007912:	4618      	mov	r0, r3
 8007914:	3714      	adds	r7, #20
 8007916:	46bd      	mov	sp, r7
 8007918:	bc80      	pop	{r7}
 800791a:	4770      	bx	lr

0800791c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b082      	sub	sp, #8
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	68da      	ldr	r2, [r3, #12]
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007932:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2220      	movs	r2, #32
 8007938:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800793c:	6878      	ldr	r0, [r7, #4]
 800793e:	f7ff fe61 	bl	8007604 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007942:	2300      	movs	r3, #0
}
 8007944:	4618      	mov	r0, r3
 8007946:	3708      	adds	r7, #8
 8007948:	46bd      	mov	sp, r7
 800794a:	bd80      	pop	{r7, pc}

0800794c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800794c:	b580      	push	{r7, lr}
 800794e:	b084      	sub	sp, #16
 8007950:	af00      	add	r7, sp, #0
 8007952:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800795a:	b2db      	uxtb	r3, r3
 800795c:	2b22      	cmp	r3, #34	; 0x22
 800795e:	d171      	bne.n	8007a44 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	689b      	ldr	r3, [r3, #8]
 8007964:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007968:	d123      	bne.n	80079b2 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800796e:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	691b      	ldr	r3, [r3, #16]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d10e      	bne.n	8007996 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	685b      	ldr	r3, [r3, #4]
 800797e:	b29b      	uxth	r3, r3
 8007980:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007984:	b29a      	uxth	r2, r3
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800798e:	1c9a      	adds	r2, r3, #2
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	629a      	str	r2, [r3, #40]	; 0x28
 8007994:	e029      	b.n	80079ea <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	685b      	ldr	r3, [r3, #4]
 800799c:	b29b      	uxth	r3, r3
 800799e:	b2db      	uxtb	r3, r3
 80079a0:	b29a      	uxth	r2, r3
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079aa:	1c5a      	adds	r2, r3, #1
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	629a      	str	r2, [r3, #40]	; 0x28
 80079b0:	e01b      	b.n	80079ea <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	691b      	ldr	r3, [r3, #16]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d10a      	bne.n	80079d0 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	6858      	ldr	r0, [r3, #4]
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079c4:	1c59      	adds	r1, r3, #1
 80079c6:	687a      	ldr	r2, [r7, #4]
 80079c8:	6291      	str	r1, [r2, #40]	; 0x28
 80079ca:	b2c2      	uxtb	r2, r0
 80079cc:	701a      	strb	r2, [r3, #0]
 80079ce:	e00c      	b.n	80079ea <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	685b      	ldr	r3, [r3, #4]
 80079d6:	b2da      	uxtb	r2, r3
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079dc:	1c58      	adds	r0, r3, #1
 80079de:	6879      	ldr	r1, [r7, #4]
 80079e0:	6288      	str	r0, [r1, #40]	; 0x28
 80079e2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80079e6:	b2d2      	uxtb	r2, r2
 80079e8:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80079ee:	b29b      	uxth	r3, r3
 80079f0:	3b01      	subs	r3, #1
 80079f2:	b29b      	uxth	r3, r3
 80079f4:	687a      	ldr	r2, [r7, #4]
 80079f6:	4619      	mov	r1, r3
 80079f8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d120      	bne.n	8007a40 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	68da      	ldr	r2, [r3, #12]
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	f022 0220 	bic.w	r2, r2, #32
 8007a0c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	68da      	ldr	r2, [r3, #12]
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007a1c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	695a      	ldr	r2, [r3, #20]
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f022 0201 	bic.w	r2, r2, #1
 8007a2c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2220      	movs	r2, #32
 8007a32:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8007a36:	6878      	ldr	r0, [r7, #4]
 8007a38:	f7f9 fe40 	bl	80016bc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	e002      	b.n	8007a46 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8007a40:	2300      	movs	r3, #0
 8007a42:	e000      	b.n	8007a46 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8007a44:	2302      	movs	r3, #2
  }
}
 8007a46:	4618      	mov	r0, r3
 8007a48:	3710      	adds	r7, #16
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	bd80      	pop	{r7, pc}
	...

08007a50 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007a50:	b580      	push	{r7, lr}
 8007a52:	b084      	sub	sp, #16
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	691b      	ldr	r3, [r3, #16]
 8007a5e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	68da      	ldr	r2, [r3, #12]
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	430a      	orrs	r2, r1
 8007a6c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	689a      	ldr	r2, [r3, #8]
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	691b      	ldr	r3, [r3, #16]
 8007a76:	431a      	orrs	r2, r3
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	695b      	ldr	r3, [r3, #20]
 8007a7c:	4313      	orrs	r3, r2
 8007a7e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	68db      	ldr	r3, [r3, #12]
 8007a86:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8007a8a:	f023 030c 	bic.w	r3, r3, #12
 8007a8e:	687a      	ldr	r2, [r7, #4]
 8007a90:	6812      	ldr	r2, [r2, #0]
 8007a92:	68f9      	ldr	r1, [r7, #12]
 8007a94:	430b      	orrs	r3, r1
 8007a96:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	695b      	ldr	r3, [r3, #20]
 8007a9e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	699a      	ldr	r2, [r3, #24]
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	430a      	orrs	r2, r1
 8007aac:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	4a52      	ldr	r2, [pc, #328]	; (8007bfc <UART_SetConfig+0x1ac>)
 8007ab4:	4293      	cmp	r3, r2
 8007ab6:	d14e      	bne.n	8007b56 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007ab8:	f7fd fce6 	bl	8005488 <HAL_RCC_GetPCLK2Freq>
 8007abc:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007abe:	68ba      	ldr	r2, [r7, #8]
 8007ac0:	4613      	mov	r3, r2
 8007ac2:	009b      	lsls	r3, r3, #2
 8007ac4:	4413      	add	r3, r2
 8007ac6:	009a      	lsls	r2, r3, #2
 8007ac8:	441a      	add	r2, r3
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	685b      	ldr	r3, [r3, #4]
 8007ace:	009b      	lsls	r3, r3, #2
 8007ad0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ad4:	4a4a      	ldr	r2, [pc, #296]	; (8007c00 <UART_SetConfig+0x1b0>)
 8007ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8007ada:	095b      	lsrs	r3, r3, #5
 8007adc:	0119      	lsls	r1, r3, #4
 8007ade:	68ba      	ldr	r2, [r7, #8]
 8007ae0:	4613      	mov	r3, r2
 8007ae2:	009b      	lsls	r3, r3, #2
 8007ae4:	4413      	add	r3, r2
 8007ae6:	009a      	lsls	r2, r3, #2
 8007ae8:	441a      	add	r2, r3
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	685b      	ldr	r3, [r3, #4]
 8007aee:	009b      	lsls	r3, r3, #2
 8007af0:	fbb2 f2f3 	udiv	r2, r2, r3
 8007af4:	4b42      	ldr	r3, [pc, #264]	; (8007c00 <UART_SetConfig+0x1b0>)
 8007af6:	fba3 0302 	umull	r0, r3, r3, r2
 8007afa:	095b      	lsrs	r3, r3, #5
 8007afc:	2064      	movs	r0, #100	; 0x64
 8007afe:	fb00 f303 	mul.w	r3, r0, r3
 8007b02:	1ad3      	subs	r3, r2, r3
 8007b04:	011b      	lsls	r3, r3, #4
 8007b06:	3332      	adds	r3, #50	; 0x32
 8007b08:	4a3d      	ldr	r2, [pc, #244]	; (8007c00 <UART_SetConfig+0x1b0>)
 8007b0a:	fba2 2303 	umull	r2, r3, r2, r3
 8007b0e:	095b      	lsrs	r3, r3, #5
 8007b10:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007b14:	4419      	add	r1, r3
 8007b16:	68ba      	ldr	r2, [r7, #8]
 8007b18:	4613      	mov	r3, r2
 8007b1a:	009b      	lsls	r3, r3, #2
 8007b1c:	4413      	add	r3, r2
 8007b1e:	009a      	lsls	r2, r3, #2
 8007b20:	441a      	add	r2, r3
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	685b      	ldr	r3, [r3, #4]
 8007b26:	009b      	lsls	r3, r3, #2
 8007b28:	fbb2 f2f3 	udiv	r2, r2, r3
 8007b2c:	4b34      	ldr	r3, [pc, #208]	; (8007c00 <UART_SetConfig+0x1b0>)
 8007b2e:	fba3 0302 	umull	r0, r3, r3, r2
 8007b32:	095b      	lsrs	r3, r3, #5
 8007b34:	2064      	movs	r0, #100	; 0x64
 8007b36:	fb00 f303 	mul.w	r3, r0, r3
 8007b3a:	1ad3      	subs	r3, r2, r3
 8007b3c:	011b      	lsls	r3, r3, #4
 8007b3e:	3332      	adds	r3, #50	; 0x32
 8007b40:	4a2f      	ldr	r2, [pc, #188]	; (8007c00 <UART_SetConfig+0x1b0>)
 8007b42:	fba2 2303 	umull	r2, r3, r2, r3
 8007b46:	095b      	lsrs	r3, r3, #5
 8007b48:	f003 020f 	and.w	r2, r3, #15
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	440a      	add	r2, r1
 8007b52:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8007b54:	e04d      	b.n	8007bf2 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8007b56:	f7fd fc83 	bl	8005460 <HAL_RCC_GetPCLK1Freq>
 8007b5a:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007b5c:	68ba      	ldr	r2, [r7, #8]
 8007b5e:	4613      	mov	r3, r2
 8007b60:	009b      	lsls	r3, r3, #2
 8007b62:	4413      	add	r3, r2
 8007b64:	009a      	lsls	r2, r3, #2
 8007b66:	441a      	add	r2, r3
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	685b      	ldr	r3, [r3, #4]
 8007b6c:	009b      	lsls	r3, r3, #2
 8007b6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b72:	4a23      	ldr	r2, [pc, #140]	; (8007c00 <UART_SetConfig+0x1b0>)
 8007b74:	fba2 2303 	umull	r2, r3, r2, r3
 8007b78:	095b      	lsrs	r3, r3, #5
 8007b7a:	0119      	lsls	r1, r3, #4
 8007b7c:	68ba      	ldr	r2, [r7, #8]
 8007b7e:	4613      	mov	r3, r2
 8007b80:	009b      	lsls	r3, r3, #2
 8007b82:	4413      	add	r3, r2
 8007b84:	009a      	lsls	r2, r3, #2
 8007b86:	441a      	add	r2, r3
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	685b      	ldr	r3, [r3, #4]
 8007b8c:	009b      	lsls	r3, r3, #2
 8007b8e:	fbb2 f2f3 	udiv	r2, r2, r3
 8007b92:	4b1b      	ldr	r3, [pc, #108]	; (8007c00 <UART_SetConfig+0x1b0>)
 8007b94:	fba3 0302 	umull	r0, r3, r3, r2
 8007b98:	095b      	lsrs	r3, r3, #5
 8007b9a:	2064      	movs	r0, #100	; 0x64
 8007b9c:	fb00 f303 	mul.w	r3, r0, r3
 8007ba0:	1ad3      	subs	r3, r2, r3
 8007ba2:	011b      	lsls	r3, r3, #4
 8007ba4:	3332      	adds	r3, #50	; 0x32
 8007ba6:	4a16      	ldr	r2, [pc, #88]	; (8007c00 <UART_SetConfig+0x1b0>)
 8007ba8:	fba2 2303 	umull	r2, r3, r2, r3
 8007bac:	095b      	lsrs	r3, r3, #5
 8007bae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007bb2:	4419      	add	r1, r3
 8007bb4:	68ba      	ldr	r2, [r7, #8]
 8007bb6:	4613      	mov	r3, r2
 8007bb8:	009b      	lsls	r3, r3, #2
 8007bba:	4413      	add	r3, r2
 8007bbc:	009a      	lsls	r2, r3, #2
 8007bbe:	441a      	add	r2, r3
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	685b      	ldr	r3, [r3, #4]
 8007bc4:	009b      	lsls	r3, r3, #2
 8007bc6:	fbb2 f2f3 	udiv	r2, r2, r3
 8007bca:	4b0d      	ldr	r3, [pc, #52]	; (8007c00 <UART_SetConfig+0x1b0>)
 8007bcc:	fba3 0302 	umull	r0, r3, r3, r2
 8007bd0:	095b      	lsrs	r3, r3, #5
 8007bd2:	2064      	movs	r0, #100	; 0x64
 8007bd4:	fb00 f303 	mul.w	r3, r0, r3
 8007bd8:	1ad3      	subs	r3, r2, r3
 8007bda:	011b      	lsls	r3, r3, #4
 8007bdc:	3332      	adds	r3, #50	; 0x32
 8007bde:	4a08      	ldr	r2, [pc, #32]	; (8007c00 <UART_SetConfig+0x1b0>)
 8007be0:	fba2 2303 	umull	r2, r3, r2, r3
 8007be4:	095b      	lsrs	r3, r3, #5
 8007be6:	f003 020f 	and.w	r2, r3, #15
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	440a      	add	r2, r1
 8007bf0:	609a      	str	r2, [r3, #8]
}
 8007bf2:	bf00      	nop
 8007bf4:	3710      	adds	r7, #16
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	bd80      	pop	{r7, pc}
 8007bfa:	bf00      	nop
 8007bfc:	40013800 	.word	0x40013800
 8007c00:	51eb851f 	.word	0x51eb851f

08007c04 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007c04:	b084      	sub	sp, #16
 8007c06:	b480      	push	{r7}
 8007c08:	b083      	sub	sp, #12
 8007c0a:	af00      	add	r7, sp, #0
 8007c0c:	6078      	str	r0, [r7, #4]
 8007c0e:	f107 0014 	add.w	r0, r7, #20
 8007c12:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8007c16:	2300      	movs	r3, #0
}
 8007c18:	4618      	mov	r0, r3
 8007c1a:	370c      	adds	r7, #12
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	bc80      	pop	{r7}
 8007c20:	b004      	add	sp, #16
 8007c22:	4770      	bx	lr

08007c24 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8007c24:	b480      	push	{r7}
 8007c26:	b085      	sub	sp, #20
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007c2c:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8007c30:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007c38:	b29a      	uxth	r2, r3
 8007c3a:	89fb      	ldrh	r3, [r7, #14]
 8007c3c:	4313      	orrs	r3, r2
 8007c3e:	b29a      	uxth	r2, r3
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007c46:	2300      	movs	r3, #0
}
 8007c48:	4618      	mov	r0, r3
 8007c4a:	3714      	adds	r7, #20
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	bc80      	pop	{r7}
 8007c50:	4770      	bx	lr

08007c52 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8007c52:	b480      	push	{r7}
 8007c54:	b085      	sub	sp, #20
 8007c56:	af00      	add	r7, sp, #0
 8007c58:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007c5a:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8007c5e:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8007c66:	b29b      	uxth	r3, r3
 8007c68:	b21a      	sxth	r2, r3
 8007c6a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007c6e:	43db      	mvns	r3, r3
 8007c70:	b21b      	sxth	r3, r3
 8007c72:	4013      	ands	r3, r2
 8007c74:	b21b      	sxth	r3, r3
 8007c76:	b29a      	uxth	r2, r3
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007c7e:	2300      	movs	r3, #0
}
 8007c80:	4618      	mov	r0, r3
 8007c82:	3714      	adds	r7, #20
 8007c84:	46bd      	mov	sp, r7
 8007c86:	bc80      	pop	{r7}
 8007c88:	4770      	bx	lr

08007c8a <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8007c8a:	b480      	push	{r7}
 8007c8c:	b083      	sub	sp, #12
 8007c8e:	af00      	add	r7, sp, #0
 8007c90:	6078      	str	r0, [r7, #4]
 8007c92:	460b      	mov	r3, r1
 8007c94:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8007c96:	2300      	movs	r3, #0
}
 8007c98:	4618      	mov	r0, r3
 8007c9a:	370c      	adds	r7, #12
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	bc80      	pop	{r7}
 8007ca0:	4770      	bx	lr

08007ca2 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007ca2:	b084      	sub	sp, #16
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b082      	sub	sp, #8
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
 8007cac:	f107 0014 	add.w	r0, r7, #20
 8007cb0:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2201      	movs	r2, #1
 8007cb8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2200      	movs	r2, #0
 8007cd0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 8007cd4:	6878      	ldr	r0, [r7, #4]
 8007cd6:	f7ff ffa5 	bl	8007c24 <USB_EnableGlobalInt>

  return HAL_OK;
 8007cda:	2300      	movs	r3, #0
}
 8007cdc:	4618      	mov	r0, r3
 8007cde:	3708      	adds	r7, #8
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007ce6:	b004      	add	sp, #16
 8007ce8:	4770      	bx	lr
	...

08007cec <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007cec:	b490      	push	{r4, r7}
 8007cee:	b084      	sub	sp, #16
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	6078      	str	r0, [r7, #4]
 8007cf4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	73fb      	strb	r3, [r7, #15]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8007cfa:	687a      	ldr	r2, [r7, #4]
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	781b      	ldrb	r3, [r3, #0]
 8007d00:	009b      	lsls	r3, r3, #2
 8007d02:	4413      	add	r3, r2
 8007d04:	881b      	ldrh	r3, [r3, #0]
 8007d06:	b29b      	uxth	r3, r3
 8007d08:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8007d0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d10:	81bb      	strh	r3, [r7, #12]

  /* initialize Endpoint */
  switch (ep->type)
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	78db      	ldrb	r3, [r3, #3]
 8007d16:	2b03      	cmp	r3, #3
 8007d18:	d819      	bhi.n	8007d4e <USB_ActivateEndpoint+0x62>
 8007d1a:	a201      	add	r2, pc, #4	; (adr r2, 8007d20 <USB_ActivateEndpoint+0x34>)
 8007d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d20:	08007d31 	.word	0x08007d31
 8007d24:	08007d45 	.word	0x08007d45
 8007d28:	08007d55 	.word	0x08007d55
 8007d2c:	08007d3b 	.word	0x08007d3b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8007d30:	89bb      	ldrh	r3, [r7, #12]
 8007d32:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007d36:	81bb      	strh	r3, [r7, #12]
      break;
 8007d38:	e00d      	b.n	8007d56 <USB_ActivateEndpoint+0x6a>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8007d3a:	89bb      	ldrh	r3, [r7, #12]
 8007d3c:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8007d40:	81bb      	strh	r3, [r7, #12]
      break;
 8007d42:	e008      	b.n	8007d56 <USB_ActivateEndpoint+0x6a>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8007d44:	89bb      	ldrh	r3, [r7, #12]
 8007d46:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007d4a:	81bb      	strh	r3, [r7, #12]
      break;
 8007d4c:	e003      	b.n	8007d56 <USB_ActivateEndpoint+0x6a>

    default:
      ret = HAL_ERROR;
 8007d4e:	2301      	movs	r3, #1
 8007d50:	73fb      	strb	r3, [r7, #15]
      break;
 8007d52:	e000      	b.n	8007d56 <USB_ActivateEndpoint+0x6a>
      break;
 8007d54:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX);
 8007d56:	687a      	ldr	r2, [r7, #4]
 8007d58:	683b      	ldr	r3, [r7, #0]
 8007d5a:	781b      	ldrb	r3, [r3, #0]
 8007d5c:	009b      	lsls	r3, r3, #2
 8007d5e:	441a      	add	r2, r3
 8007d60:	89bb      	ldrh	r3, [r7, #12]
 8007d62:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007d66:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007d6a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007d6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d72:	b29b      	uxth	r3, r3
 8007d74:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8007d76:	687a      	ldr	r2, [r7, #4]
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	781b      	ldrb	r3, [r3, #0]
 8007d7c:	009b      	lsls	r3, r3, #2
 8007d7e:	4413      	add	r3, r2
 8007d80:	881b      	ldrh	r3, [r3, #0]
 8007d82:	b29b      	uxth	r3, r3
 8007d84:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d8c:	b29a      	uxth	r2, r3
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	781b      	ldrb	r3, [r3, #0]
 8007d92:	b29b      	uxth	r3, r3
 8007d94:	4313      	orrs	r3, r2
 8007d96:	b29c      	uxth	r4, r3
 8007d98:	687a      	ldr	r2, [r7, #4]
 8007d9a:	683b      	ldr	r3, [r7, #0]
 8007d9c:	781b      	ldrb	r3, [r3, #0]
 8007d9e:	009b      	lsls	r3, r3, #2
 8007da0:	441a      	add	r2, r3
 8007da2:	4b8a      	ldr	r3, [pc, #552]	; (8007fcc <USB_ActivateEndpoint+0x2e0>)
 8007da4:	4323      	orrs	r3, r4
 8007da6:	b29b      	uxth	r3, r3
 8007da8:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	7b1b      	ldrb	r3, [r3, #12]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	f040 8112 	bne.w	8007fd8 <USB_ActivateEndpoint+0x2ec>
  {
    if (ep->is_in != 0U)
 8007db4:	683b      	ldr	r3, [r7, #0]
 8007db6:	785b      	ldrb	r3, [r3, #1]
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d067      	beq.n	8007e8c <USB_ActivateEndpoint+0x1a0>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007dbc:	687c      	ldr	r4, [r7, #4]
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007dc4:	b29b      	uxth	r3, r3
 8007dc6:	441c      	add	r4, r3
 8007dc8:	683b      	ldr	r3, [r7, #0]
 8007dca:	781b      	ldrb	r3, [r3, #0]
 8007dcc:	011b      	lsls	r3, r3, #4
 8007dce:	4423      	add	r3, r4
 8007dd0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007dd4:	461c      	mov	r4, r3
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	88db      	ldrh	r3, [r3, #6]
 8007dda:	085b      	lsrs	r3, r3, #1
 8007ddc:	b29b      	uxth	r3, r3
 8007dde:	005b      	lsls	r3, r3, #1
 8007de0:	b29b      	uxth	r3, r3
 8007de2:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007de4:	687a      	ldr	r2, [r7, #4]
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	781b      	ldrb	r3, [r3, #0]
 8007dea:	009b      	lsls	r3, r3, #2
 8007dec:	4413      	add	r3, r2
 8007dee:	881b      	ldrh	r3, [r3, #0]
 8007df0:	b29c      	uxth	r4, r3
 8007df2:	4623      	mov	r3, r4
 8007df4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d014      	beq.n	8007e26 <USB_ActivateEndpoint+0x13a>
 8007dfc:	687a      	ldr	r2, [r7, #4]
 8007dfe:	683b      	ldr	r3, [r7, #0]
 8007e00:	781b      	ldrb	r3, [r3, #0]
 8007e02:	009b      	lsls	r3, r3, #2
 8007e04:	4413      	add	r3, r2
 8007e06:	881b      	ldrh	r3, [r3, #0]
 8007e08:	b29b      	uxth	r3, r3
 8007e0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e12:	b29c      	uxth	r4, r3
 8007e14:	687a      	ldr	r2, [r7, #4]
 8007e16:	683b      	ldr	r3, [r7, #0]
 8007e18:	781b      	ldrb	r3, [r3, #0]
 8007e1a:	009b      	lsls	r3, r3, #2
 8007e1c:	441a      	add	r2, r3
 8007e1e:	4b6c      	ldr	r3, [pc, #432]	; (8007fd0 <USB_ActivateEndpoint+0x2e4>)
 8007e20:	4323      	orrs	r3, r4
 8007e22:	b29b      	uxth	r3, r3
 8007e24:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007e26:	683b      	ldr	r3, [r7, #0]
 8007e28:	78db      	ldrb	r3, [r3, #3]
 8007e2a:	2b01      	cmp	r3, #1
 8007e2c:	d018      	beq.n	8007e60 <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007e2e:	687a      	ldr	r2, [r7, #4]
 8007e30:	683b      	ldr	r3, [r7, #0]
 8007e32:	781b      	ldrb	r3, [r3, #0]
 8007e34:	009b      	lsls	r3, r3, #2
 8007e36:	4413      	add	r3, r2
 8007e38:	881b      	ldrh	r3, [r3, #0]
 8007e3a:	b29b      	uxth	r3, r3
 8007e3c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e40:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007e44:	b29c      	uxth	r4, r3
 8007e46:	f084 0320 	eor.w	r3, r4, #32
 8007e4a:	b29c      	uxth	r4, r3
 8007e4c:	687a      	ldr	r2, [r7, #4]
 8007e4e:	683b      	ldr	r3, [r7, #0]
 8007e50:	781b      	ldrb	r3, [r3, #0]
 8007e52:	009b      	lsls	r3, r3, #2
 8007e54:	441a      	add	r2, r3
 8007e56:	4b5d      	ldr	r3, [pc, #372]	; (8007fcc <USB_ActivateEndpoint+0x2e0>)
 8007e58:	4323      	orrs	r3, r4
 8007e5a:	b29b      	uxth	r3, r3
 8007e5c:	8013      	strh	r3, [r2, #0]
 8007e5e:	e22b      	b.n	80082b8 <USB_ActivateEndpoint+0x5cc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007e60:	687a      	ldr	r2, [r7, #4]
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	781b      	ldrb	r3, [r3, #0]
 8007e66:	009b      	lsls	r3, r3, #2
 8007e68:	4413      	add	r3, r2
 8007e6a:	881b      	ldrh	r3, [r3, #0]
 8007e6c:	b29b      	uxth	r3, r3
 8007e6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e72:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007e76:	b29c      	uxth	r4, r3
 8007e78:	687a      	ldr	r2, [r7, #4]
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	781b      	ldrb	r3, [r3, #0]
 8007e7e:	009b      	lsls	r3, r3, #2
 8007e80:	441a      	add	r2, r3
 8007e82:	4b52      	ldr	r3, [pc, #328]	; (8007fcc <USB_ActivateEndpoint+0x2e0>)
 8007e84:	4323      	orrs	r3, r4
 8007e86:	b29b      	uxth	r3, r3
 8007e88:	8013      	strh	r3, [r2, #0]
 8007e8a:	e215      	b.n	80082b8 <USB_ActivateEndpoint+0x5cc>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007e8c:	687c      	ldr	r4, [r7, #4]
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007e94:	b29b      	uxth	r3, r3
 8007e96:	441c      	add	r4, r3
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	781b      	ldrb	r3, [r3, #0]
 8007e9c:	011b      	lsls	r3, r3, #4
 8007e9e:	4423      	add	r3, r4
 8007ea0:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8007ea4:	461c      	mov	r4, r3
 8007ea6:	683b      	ldr	r3, [r7, #0]
 8007ea8:	88db      	ldrh	r3, [r3, #6]
 8007eaa:	085b      	lsrs	r3, r3, #1
 8007eac:	b29b      	uxth	r3, r3
 8007eae:	005b      	lsls	r3, r3, #1
 8007eb0:	b29b      	uxth	r3, r3
 8007eb2:	8023      	strh	r3, [r4, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8007eb4:	687c      	ldr	r4, [r7, #4]
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007ebc:	b29b      	uxth	r3, r3
 8007ebe:	441c      	add	r4, r3
 8007ec0:	683b      	ldr	r3, [r7, #0]
 8007ec2:	781b      	ldrb	r3, [r3, #0]
 8007ec4:	011b      	lsls	r3, r3, #4
 8007ec6:	4423      	add	r3, r4
 8007ec8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8007ecc:	461c      	mov	r4, r3
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	691b      	ldr	r3, [r3, #16]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d10e      	bne.n	8007ef4 <USB_ActivateEndpoint+0x208>
 8007ed6:	8823      	ldrh	r3, [r4, #0]
 8007ed8:	b29b      	uxth	r3, r3
 8007eda:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8007ede:	b29b      	uxth	r3, r3
 8007ee0:	8023      	strh	r3, [r4, #0]
 8007ee2:	8823      	ldrh	r3, [r4, #0]
 8007ee4:	b29b      	uxth	r3, r3
 8007ee6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007eea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007eee:	b29b      	uxth	r3, r3
 8007ef0:	8023      	strh	r3, [r4, #0]
 8007ef2:	e02d      	b.n	8007f50 <USB_ActivateEndpoint+0x264>
 8007ef4:	683b      	ldr	r3, [r7, #0]
 8007ef6:	691b      	ldr	r3, [r3, #16]
 8007ef8:	2b3e      	cmp	r3, #62	; 0x3e
 8007efa:	d812      	bhi.n	8007f22 <USB_ActivateEndpoint+0x236>
 8007efc:	683b      	ldr	r3, [r7, #0]
 8007efe:	691b      	ldr	r3, [r3, #16]
 8007f00:	085b      	lsrs	r3, r3, #1
 8007f02:	60bb      	str	r3, [r7, #8]
 8007f04:	683b      	ldr	r3, [r7, #0]
 8007f06:	691b      	ldr	r3, [r3, #16]
 8007f08:	f003 0301 	and.w	r3, r3, #1
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d002      	beq.n	8007f16 <USB_ActivateEndpoint+0x22a>
 8007f10:	68bb      	ldr	r3, [r7, #8]
 8007f12:	3301      	adds	r3, #1
 8007f14:	60bb      	str	r3, [r7, #8]
 8007f16:	68bb      	ldr	r3, [r7, #8]
 8007f18:	b29b      	uxth	r3, r3
 8007f1a:	029b      	lsls	r3, r3, #10
 8007f1c:	b29b      	uxth	r3, r3
 8007f1e:	8023      	strh	r3, [r4, #0]
 8007f20:	e016      	b.n	8007f50 <USB_ActivateEndpoint+0x264>
 8007f22:	683b      	ldr	r3, [r7, #0]
 8007f24:	691b      	ldr	r3, [r3, #16]
 8007f26:	095b      	lsrs	r3, r3, #5
 8007f28:	60bb      	str	r3, [r7, #8]
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	691b      	ldr	r3, [r3, #16]
 8007f2e:	f003 031f 	and.w	r3, r3, #31
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d102      	bne.n	8007f3c <USB_ActivateEndpoint+0x250>
 8007f36:	68bb      	ldr	r3, [r7, #8]
 8007f38:	3b01      	subs	r3, #1
 8007f3a:	60bb      	str	r3, [r7, #8]
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	b29b      	uxth	r3, r3
 8007f40:	029b      	lsls	r3, r3, #10
 8007f42:	b29b      	uxth	r3, r3
 8007f44:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f48:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f4c:	b29b      	uxth	r3, r3
 8007f4e:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007f50:	687a      	ldr	r2, [r7, #4]
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	781b      	ldrb	r3, [r3, #0]
 8007f56:	009b      	lsls	r3, r3, #2
 8007f58:	4413      	add	r3, r2
 8007f5a:	881b      	ldrh	r3, [r3, #0]
 8007f5c:	b29c      	uxth	r4, r3
 8007f5e:	4623      	mov	r3, r4
 8007f60:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d014      	beq.n	8007f92 <USB_ActivateEndpoint+0x2a6>
 8007f68:	687a      	ldr	r2, [r7, #4]
 8007f6a:	683b      	ldr	r3, [r7, #0]
 8007f6c:	781b      	ldrb	r3, [r3, #0]
 8007f6e:	009b      	lsls	r3, r3, #2
 8007f70:	4413      	add	r3, r2
 8007f72:	881b      	ldrh	r3, [r3, #0]
 8007f74:	b29b      	uxth	r3, r3
 8007f76:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f7e:	b29c      	uxth	r4, r3
 8007f80:	687a      	ldr	r2, [r7, #4]
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	781b      	ldrb	r3, [r3, #0]
 8007f86:	009b      	lsls	r3, r3, #2
 8007f88:	441a      	add	r2, r3
 8007f8a:	4b12      	ldr	r3, [pc, #72]	; (8007fd4 <USB_ActivateEndpoint+0x2e8>)
 8007f8c:	4323      	orrs	r3, r4
 8007f8e:	b29b      	uxth	r3, r3
 8007f90:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007f92:	687a      	ldr	r2, [r7, #4]
 8007f94:	683b      	ldr	r3, [r7, #0]
 8007f96:	781b      	ldrb	r3, [r3, #0]
 8007f98:	009b      	lsls	r3, r3, #2
 8007f9a:	4413      	add	r3, r2
 8007f9c:	881b      	ldrh	r3, [r3, #0]
 8007f9e:	b29b      	uxth	r3, r3
 8007fa0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007fa4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007fa8:	b29c      	uxth	r4, r3
 8007faa:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8007fae:	b29c      	uxth	r4, r3
 8007fb0:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8007fb4:	b29c      	uxth	r4, r3
 8007fb6:	687a      	ldr	r2, [r7, #4]
 8007fb8:	683b      	ldr	r3, [r7, #0]
 8007fba:	781b      	ldrb	r3, [r3, #0]
 8007fbc:	009b      	lsls	r3, r3, #2
 8007fbe:	441a      	add	r2, r3
 8007fc0:	4b02      	ldr	r3, [pc, #8]	; (8007fcc <USB_ActivateEndpoint+0x2e0>)
 8007fc2:	4323      	orrs	r3, r4
 8007fc4:	b29b      	uxth	r3, r3
 8007fc6:	8013      	strh	r3, [r2, #0]
 8007fc8:	e176      	b.n	80082b8 <USB_ActivateEndpoint+0x5cc>
 8007fca:	bf00      	nop
 8007fcc:	ffff8080 	.word	0xffff8080
 8007fd0:	ffff80c0 	.word	0xffff80c0
 8007fd4:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8007fd8:	687a      	ldr	r2, [r7, #4]
 8007fda:	683b      	ldr	r3, [r7, #0]
 8007fdc:	781b      	ldrb	r3, [r3, #0]
 8007fde:	009b      	lsls	r3, r3, #2
 8007fe0:	4413      	add	r3, r2
 8007fe2:	881b      	ldrh	r3, [r3, #0]
 8007fe4:	b29b      	uxth	r3, r3
 8007fe6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007fea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007fee:	b29c      	uxth	r4, r3
 8007ff0:	687a      	ldr	r2, [r7, #4]
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	781b      	ldrb	r3, [r3, #0]
 8007ff6:	009b      	lsls	r3, r3, #2
 8007ff8:	441a      	add	r2, r3
 8007ffa:	4b96      	ldr	r3, [pc, #600]	; (8008254 <USB_ActivateEndpoint+0x568>)
 8007ffc:	4323      	orrs	r3, r4
 8007ffe:	b29b      	uxth	r3, r3
 8008000:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8008002:	687c      	ldr	r4, [r7, #4]
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800800a:	b29b      	uxth	r3, r3
 800800c:	441c      	add	r4, r3
 800800e:	683b      	ldr	r3, [r7, #0]
 8008010:	781b      	ldrb	r3, [r3, #0]
 8008012:	011b      	lsls	r3, r3, #4
 8008014:	4423      	add	r3, r4
 8008016:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800801a:	461c      	mov	r4, r3
 800801c:	683b      	ldr	r3, [r7, #0]
 800801e:	891b      	ldrh	r3, [r3, #8]
 8008020:	085b      	lsrs	r3, r3, #1
 8008022:	b29b      	uxth	r3, r3
 8008024:	005b      	lsls	r3, r3, #1
 8008026:	b29b      	uxth	r3, r3
 8008028:	8023      	strh	r3, [r4, #0]
 800802a:	687c      	ldr	r4, [r7, #4]
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008032:	b29b      	uxth	r3, r3
 8008034:	441c      	add	r4, r3
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	781b      	ldrb	r3, [r3, #0]
 800803a:	011b      	lsls	r3, r3, #4
 800803c:	4423      	add	r3, r4
 800803e:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8008042:	461c      	mov	r4, r3
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	895b      	ldrh	r3, [r3, #10]
 8008048:	085b      	lsrs	r3, r3, #1
 800804a:	b29b      	uxth	r3, r3
 800804c:	005b      	lsls	r3, r3, #1
 800804e:	b29b      	uxth	r3, r3
 8008050:	8023      	strh	r3, [r4, #0]

    if (ep->is_in == 0U)
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	785b      	ldrb	r3, [r3, #1]
 8008056:	2b00      	cmp	r3, #0
 8008058:	f040 8088 	bne.w	800816c <USB_ActivateEndpoint+0x480>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800805c:	687a      	ldr	r2, [r7, #4]
 800805e:	683b      	ldr	r3, [r7, #0]
 8008060:	781b      	ldrb	r3, [r3, #0]
 8008062:	009b      	lsls	r3, r3, #2
 8008064:	4413      	add	r3, r2
 8008066:	881b      	ldrh	r3, [r3, #0]
 8008068:	b29c      	uxth	r4, r3
 800806a:	4623      	mov	r3, r4
 800806c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008070:	2b00      	cmp	r3, #0
 8008072:	d014      	beq.n	800809e <USB_ActivateEndpoint+0x3b2>
 8008074:	687a      	ldr	r2, [r7, #4]
 8008076:	683b      	ldr	r3, [r7, #0]
 8008078:	781b      	ldrb	r3, [r3, #0]
 800807a:	009b      	lsls	r3, r3, #2
 800807c:	4413      	add	r3, r2
 800807e:	881b      	ldrh	r3, [r3, #0]
 8008080:	b29b      	uxth	r3, r3
 8008082:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008086:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800808a:	b29c      	uxth	r4, r3
 800808c:	687a      	ldr	r2, [r7, #4]
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	781b      	ldrb	r3, [r3, #0]
 8008092:	009b      	lsls	r3, r3, #2
 8008094:	441a      	add	r2, r3
 8008096:	4b70      	ldr	r3, [pc, #448]	; (8008258 <USB_ActivateEndpoint+0x56c>)
 8008098:	4323      	orrs	r3, r4
 800809a:	b29b      	uxth	r3, r3
 800809c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800809e:	687a      	ldr	r2, [r7, #4]
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	781b      	ldrb	r3, [r3, #0]
 80080a4:	009b      	lsls	r3, r3, #2
 80080a6:	4413      	add	r3, r2
 80080a8:	881b      	ldrh	r3, [r3, #0]
 80080aa:	b29c      	uxth	r4, r3
 80080ac:	4623      	mov	r3, r4
 80080ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d014      	beq.n	80080e0 <USB_ActivateEndpoint+0x3f4>
 80080b6:	687a      	ldr	r2, [r7, #4]
 80080b8:	683b      	ldr	r3, [r7, #0]
 80080ba:	781b      	ldrb	r3, [r3, #0]
 80080bc:	009b      	lsls	r3, r3, #2
 80080be:	4413      	add	r3, r2
 80080c0:	881b      	ldrh	r3, [r3, #0]
 80080c2:	b29b      	uxth	r3, r3
 80080c4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80080c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080cc:	b29c      	uxth	r4, r3
 80080ce:	687a      	ldr	r2, [r7, #4]
 80080d0:	683b      	ldr	r3, [r7, #0]
 80080d2:	781b      	ldrb	r3, [r3, #0]
 80080d4:	009b      	lsls	r3, r3, #2
 80080d6:	441a      	add	r2, r3
 80080d8:	4b60      	ldr	r3, [pc, #384]	; (800825c <USB_ActivateEndpoint+0x570>)
 80080da:	4323      	orrs	r3, r4
 80080dc:	b29b      	uxth	r3, r3
 80080de:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out */
      PCD_TX_DTOG(USBx, ep->num);
 80080e0:	687a      	ldr	r2, [r7, #4]
 80080e2:	683b      	ldr	r3, [r7, #0]
 80080e4:	781b      	ldrb	r3, [r3, #0]
 80080e6:	009b      	lsls	r3, r3, #2
 80080e8:	4413      	add	r3, r2
 80080ea:	881b      	ldrh	r3, [r3, #0]
 80080ec:	b29b      	uxth	r3, r3
 80080ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80080f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080f6:	b29c      	uxth	r4, r3
 80080f8:	687a      	ldr	r2, [r7, #4]
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	781b      	ldrb	r3, [r3, #0]
 80080fe:	009b      	lsls	r3, r3, #2
 8008100:	441a      	add	r2, r3
 8008102:	4b56      	ldr	r3, [pc, #344]	; (800825c <USB_ActivateEndpoint+0x570>)
 8008104:	4323      	orrs	r3, r4
 8008106:	b29b      	uxth	r3, r3
 8008108:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800810a:	687a      	ldr	r2, [r7, #4]
 800810c:	683b      	ldr	r3, [r7, #0]
 800810e:	781b      	ldrb	r3, [r3, #0]
 8008110:	009b      	lsls	r3, r3, #2
 8008112:	4413      	add	r3, r2
 8008114:	881b      	ldrh	r3, [r3, #0]
 8008116:	b29b      	uxth	r3, r3
 8008118:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800811c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008120:	b29c      	uxth	r4, r3
 8008122:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8008126:	b29c      	uxth	r4, r3
 8008128:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 800812c:	b29c      	uxth	r4, r3
 800812e:	687a      	ldr	r2, [r7, #4]
 8008130:	683b      	ldr	r3, [r7, #0]
 8008132:	781b      	ldrb	r3, [r3, #0]
 8008134:	009b      	lsls	r3, r3, #2
 8008136:	441a      	add	r2, r3
 8008138:	4b49      	ldr	r3, [pc, #292]	; (8008260 <USB_ActivateEndpoint+0x574>)
 800813a:	4323      	orrs	r3, r4
 800813c:	b29b      	uxth	r3, r3
 800813e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008140:	687a      	ldr	r2, [r7, #4]
 8008142:	683b      	ldr	r3, [r7, #0]
 8008144:	781b      	ldrb	r3, [r3, #0]
 8008146:	009b      	lsls	r3, r3, #2
 8008148:	4413      	add	r3, r2
 800814a:	881b      	ldrh	r3, [r3, #0]
 800814c:	b29b      	uxth	r3, r3
 800814e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008152:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008156:	b29c      	uxth	r4, r3
 8008158:	687a      	ldr	r2, [r7, #4]
 800815a:	683b      	ldr	r3, [r7, #0]
 800815c:	781b      	ldrb	r3, [r3, #0]
 800815e:	009b      	lsls	r3, r3, #2
 8008160:	441a      	add	r2, r3
 8008162:	4b3f      	ldr	r3, [pc, #252]	; (8008260 <USB_ActivateEndpoint+0x574>)
 8008164:	4323      	orrs	r3, r4
 8008166:	b29b      	uxth	r3, r3
 8008168:	8013      	strh	r3, [r2, #0]
 800816a:	e0a5      	b.n	80082b8 <USB_ActivateEndpoint+0x5cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800816c:	687a      	ldr	r2, [r7, #4]
 800816e:	683b      	ldr	r3, [r7, #0]
 8008170:	781b      	ldrb	r3, [r3, #0]
 8008172:	009b      	lsls	r3, r3, #2
 8008174:	4413      	add	r3, r2
 8008176:	881b      	ldrh	r3, [r3, #0]
 8008178:	b29c      	uxth	r4, r3
 800817a:	4623      	mov	r3, r4
 800817c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008180:	2b00      	cmp	r3, #0
 8008182:	d014      	beq.n	80081ae <USB_ActivateEndpoint+0x4c2>
 8008184:	687a      	ldr	r2, [r7, #4]
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	781b      	ldrb	r3, [r3, #0]
 800818a:	009b      	lsls	r3, r3, #2
 800818c:	4413      	add	r3, r2
 800818e:	881b      	ldrh	r3, [r3, #0]
 8008190:	b29b      	uxth	r3, r3
 8008192:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008196:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800819a:	b29c      	uxth	r4, r3
 800819c:	687a      	ldr	r2, [r7, #4]
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	781b      	ldrb	r3, [r3, #0]
 80081a2:	009b      	lsls	r3, r3, #2
 80081a4:	441a      	add	r2, r3
 80081a6:	4b2c      	ldr	r3, [pc, #176]	; (8008258 <USB_ActivateEndpoint+0x56c>)
 80081a8:	4323      	orrs	r3, r4
 80081aa:	b29b      	uxth	r3, r3
 80081ac:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80081ae:	687a      	ldr	r2, [r7, #4]
 80081b0:	683b      	ldr	r3, [r7, #0]
 80081b2:	781b      	ldrb	r3, [r3, #0]
 80081b4:	009b      	lsls	r3, r3, #2
 80081b6:	4413      	add	r3, r2
 80081b8:	881b      	ldrh	r3, [r3, #0]
 80081ba:	b29c      	uxth	r4, r3
 80081bc:	4623      	mov	r3, r4
 80081be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d014      	beq.n	80081f0 <USB_ActivateEndpoint+0x504>
 80081c6:	687a      	ldr	r2, [r7, #4]
 80081c8:	683b      	ldr	r3, [r7, #0]
 80081ca:	781b      	ldrb	r3, [r3, #0]
 80081cc:	009b      	lsls	r3, r3, #2
 80081ce:	4413      	add	r3, r2
 80081d0:	881b      	ldrh	r3, [r3, #0]
 80081d2:	b29b      	uxth	r3, r3
 80081d4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80081d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80081dc:	b29c      	uxth	r4, r3
 80081de:	687a      	ldr	r2, [r7, #4]
 80081e0:	683b      	ldr	r3, [r7, #0]
 80081e2:	781b      	ldrb	r3, [r3, #0]
 80081e4:	009b      	lsls	r3, r3, #2
 80081e6:	441a      	add	r2, r3
 80081e8:	4b1c      	ldr	r3, [pc, #112]	; (800825c <USB_ActivateEndpoint+0x570>)
 80081ea:	4323      	orrs	r3, r4
 80081ec:	b29b      	uxth	r3, r3
 80081ee:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80081f0:	687a      	ldr	r2, [r7, #4]
 80081f2:	683b      	ldr	r3, [r7, #0]
 80081f4:	781b      	ldrb	r3, [r3, #0]
 80081f6:	009b      	lsls	r3, r3, #2
 80081f8:	4413      	add	r3, r2
 80081fa:	881b      	ldrh	r3, [r3, #0]
 80081fc:	b29b      	uxth	r3, r3
 80081fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008202:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008206:	b29c      	uxth	r4, r3
 8008208:	687a      	ldr	r2, [r7, #4]
 800820a:	683b      	ldr	r3, [r7, #0]
 800820c:	781b      	ldrb	r3, [r3, #0]
 800820e:	009b      	lsls	r3, r3, #2
 8008210:	441a      	add	r2, r3
 8008212:	4b11      	ldr	r3, [pc, #68]	; (8008258 <USB_ActivateEndpoint+0x56c>)
 8008214:	4323      	orrs	r3, r4
 8008216:	b29b      	uxth	r3, r3
 8008218:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	78db      	ldrb	r3, [r3, #3]
 800821e:	2b01      	cmp	r3, #1
 8008220:	d020      	beq.n	8008264 <USB_ActivateEndpoint+0x578>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008222:	687a      	ldr	r2, [r7, #4]
 8008224:	683b      	ldr	r3, [r7, #0]
 8008226:	781b      	ldrb	r3, [r3, #0]
 8008228:	009b      	lsls	r3, r3, #2
 800822a:	4413      	add	r3, r2
 800822c:	881b      	ldrh	r3, [r3, #0]
 800822e:	b29b      	uxth	r3, r3
 8008230:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008234:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008238:	b29c      	uxth	r4, r3
 800823a:	f084 0320 	eor.w	r3, r4, #32
 800823e:	b29c      	uxth	r4, r3
 8008240:	687a      	ldr	r2, [r7, #4]
 8008242:	683b      	ldr	r3, [r7, #0]
 8008244:	781b      	ldrb	r3, [r3, #0]
 8008246:	009b      	lsls	r3, r3, #2
 8008248:	441a      	add	r2, r3
 800824a:	4b05      	ldr	r3, [pc, #20]	; (8008260 <USB_ActivateEndpoint+0x574>)
 800824c:	4323      	orrs	r3, r4
 800824e:	b29b      	uxth	r3, r3
 8008250:	8013      	strh	r3, [r2, #0]
 8008252:	e01c      	b.n	800828e <USB_ActivateEndpoint+0x5a2>
 8008254:	ffff8180 	.word	0xffff8180
 8008258:	ffffc080 	.word	0xffffc080
 800825c:	ffff80c0 	.word	0xffff80c0
 8008260:	ffff8080 	.word	0xffff8080
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008264:	687a      	ldr	r2, [r7, #4]
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	781b      	ldrb	r3, [r3, #0]
 800826a:	009b      	lsls	r3, r3, #2
 800826c:	4413      	add	r3, r2
 800826e:	881b      	ldrh	r3, [r3, #0]
 8008270:	b29b      	uxth	r3, r3
 8008272:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008276:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800827a:	b29c      	uxth	r4, r3
 800827c:	687a      	ldr	r2, [r7, #4]
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	781b      	ldrb	r3, [r3, #0]
 8008282:	009b      	lsls	r3, r3, #2
 8008284:	441a      	add	r2, r3
 8008286:	4b0f      	ldr	r3, [pc, #60]	; (80082c4 <USB_ActivateEndpoint+0x5d8>)
 8008288:	4323      	orrs	r3, r4
 800828a:	b29b      	uxth	r3, r3
 800828c:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800828e:	687a      	ldr	r2, [r7, #4]
 8008290:	683b      	ldr	r3, [r7, #0]
 8008292:	781b      	ldrb	r3, [r3, #0]
 8008294:	009b      	lsls	r3, r3, #2
 8008296:	4413      	add	r3, r2
 8008298:	881b      	ldrh	r3, [r3, #0]
 800829a:	b29b      	uxth	r3, r3
 800829c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80082a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80082a4:	b29c      	uxth	r4, r3
 80082a6:	687a      	ldr	r2, [r7, #4]
 80082a8:	683b      	ldr	r3, [r7, #0]
 80082aa:	781b      	ldrb	r3, [r3, #0]
 80082ac:	009b      	lsls	r3, r3, #2
 80082ae:	441a      	add	r2, r3
 80082b0:	4b04      	ldr	r3, [pc, #16]	; (80082c4 <USB_ActivateEndpoint+0x5d8>)
 80082b2:	4323      	orrs	r3, r4
 80082b4:	b29b      	uxth	r3, r3
 80082b6:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 80082b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80082ba:	4618      	mov	r0, r3
 80082bc:	3710      	adds	r7, #16
 80082be:	46bd      	mov	sp, r7
 80082c0:	bc90      	pop	{r4, r7}
 80082c2:	4770      	bx	lr
 80082c4:	ffff8080 	.word	0xffff8080

080082c8 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80082c8:	b490      	push	{r4, r7}
 80082ca:	b082      	sub	sp, #8
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
 80082d0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80082d2:	683b      	ldr	r3, [r7, #0]
 80082d4:	7b1b      	ldrb	r3, [r3, #12]
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d171      	bne.n	80083be <USB_DeactivateEndpoint+0xf6>
  {
    if (ep->is_in != 0U)
 80082da:	683b      	ldr	r3, [r7, #0]
 80082dc:	785b      	ldrb	r3, [r3, #1]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d036      	beq.n	8008350 <USB_DeactivateEndpoint+0x88>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80082e2:	687a      	ldr	r2, [r7, #4]
 80082e4:	683b      	ldr	r3, [r7, #0]
 80082e6:	781b      	ldrb	r3, [r3, #0]
 80082e8:	009b      	lsls	r3, r3, #2
 80082ea:	4413      	add	r3, r2
 80082ec:	881b      	ldrh	r3, [r3, #0]
 80082ee:	b29c      	uxth	r4, r3
 80082f0:	4623      	mov	r3, r4
 80082f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d014      	beq.n	8008324 <USB_DeactivateEndpoint+0x5c>
 80082fa:	687a      	ldr	r2, [r7, #4]
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	781b      	ldrb	r3, [r3, #0]
 8008300:	009b      	lsls	r3, r3, #2
 8008302:	4413      	add	r3, r2
 8008304:	881b      	ldrh	r3, [r3, #0]
 8008306:	b29b      	uxth	r3, r3
 8008308:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800830c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008310:	b29c      	uxth	r4, r3
 8008312:	687a      	ldr	r2, [r7, #4]
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	781b      	ldrb	r3, [r3, #0]
 8008318:	009b      	lsls	r3, r3, #2
 800831a:	441a      	add	r2, r3
 800831c:	4b6b      	ldr	r3, [pc, #428]	; (80084cc <USB_DeactivateEndpoint+0x204>)
 800831e:	4323      	orrs	r3, r4
 8008320:	b29b      	uxth	r3, r3
 8008322:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008324:	687a      	ldr	r2, [r7, #4]
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	781b      	ldrb	r3, [r3, #0]
 800832a:	009b      	lsls	r3, r3, #2
 800832c:	4413      	add	r3, r2
 800832e:	881b      	ldrh	r3, [r3, #0]
 8008330:	b29b      	uxth	r3, r3
 8008332:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008336:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800833a:	b29c      	uxth	r4, r3
 800833c:	687a      	ldr	r2, [r7, #4]
 800833e:	683b      	ldr	r3, [r7, #0]
 8008340:	781b      	ldrb	r3, [r3, #0]
 8008342:	009b      	lsls	r3, r3, #2
 8008344:	441a      	add	r2, r3
 8008346:	4b62      	ldr	r3, [pc, #392]	; (80084d0 <USB_DeactivateEndpoint+0x208>)
 8008348:	4323      	orrs	r3, r4
 800834a:	b29b      	uxth	r3, r3
 800834c:	8013      	strh	r3, [r2, #0]
 800834e:	e144      	b.n	80085da <USB_DeactivateEndpoint+0x312>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008350:	687a      	ldr	r2, [r7, #4]
 8008352:	683b      	ldr	r3, [r7, #0]
 8008354:	781b      	ldrb	r3, [r3, #0]
 8008356:	009b      	lsls	r3, r3, #2
 8008358:	4413      	add	r3, r2
 800835a:	881b      	ldrh	r3, [r3, #0]
 800835c:	b29c      	uxth	r4, r3
 800835e:	4623      	mov	r3, r4
 8008360:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008364:	2b00      	cmp	r3, #0
 8008366:	d014      	beq.n	8008392 <USB_DeactivateEndpoint+0xca>
 8008368:	687a      	ldr	r2, [r7, #4]
 800836a:	683b      	ldr	r3, [r7, #0]
 800836c:	781b      	ldrb	r3, [r3, #0]
 800836e:	009b      	lsls	r3, r3, #2
 8008370:	4413      	add	r3, r2
 8008372:	881b      	ldrh	r3, [r3, #0]
 8008374:	b29b      	uxth	r3, r3
 8008376:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800837a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800837e:	b29c      	uxth	r4, r3
 8008380:	687a      	ldr	r2, [r7, #4]
 8008382:	683b      	ldr	r3, [r7, #0]
 8008384:	781b      	ldrb	r3, [r3, #0]
 8008386:	009b      	lsls	r3, r3, #2
 8008388:	441a      	add	r2, r3
 800838a:	4b52      	ldr	r3, [pc, #328]	; (80084d4 <USB_DeactivateEndpoint+0x20c>)
 800838c:	4323      	orrs	r3, r4
 800838e:	b29b      	uxth	r3, r3
 8008390:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008392:	687a      	ldr	r2, [r7, #4]
 8008394:	683b      	ldr	r3, [r7, #0]
 8008396:	781b      	ldrb	r3, [r3, #0]
 8008398:	009b      	lsls	r3, r3, #2
 800839a:	4413      	add	r3, r2
 800839c:	881b      	ldrh	r3, [r3, #0]
 800839e:	b29b      	uxth	r3, r3
 80083a0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80083a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083a8:	b29c      	uxth	r4, r3
 80083aa:	687a      	ldr	r2, [r7, #4]
 80083ac:	683b      	ldr	r3, [r7, #0]
 80083ae:	781b      	ldrb	r3, [r3, #0]
 80083b0:	009b      	lsls	r3, r3, #2
 80083b2:	441a      	add	r2, r3
 80083b4:	4b46      	ldr	r3, [pc, #280]	; (80084d0 <USB_DeactivateEndpoint+0x208>)
 80083b6:	4323      	orrs	r3, r4
 80083b8:	b29b      	uxth	r3, r3
 80083ba:	8013      	strh	r3, [r2, #0]
 80083bc:	e10d      	b.n	80085da <USB_DeactivateEndpoint+0x312>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 80083be:	683b      	ldr	r3, [r7, #0]
 80083c0:	785b      	ldrb	r3, [r3, #1]
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	f040 8088 	bne.w	80084d8 <USB_DeactivateEndpoint+0x210>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80083c8:	687a      	ldr	r2, [r7, #4]
 80083ca:	683b      	ldr	r3, [r7, #0]
 80083cc:	781b      	ldrb	r3, [r3, #0]
 80083ce:	009b      	lsls	r3, r3, #2
 80083d0:	4413      	add	r3, r2
 80083d2:	881b      	ldrh	r3, [r3, #0]
 80083d4:	b29c      	uxth	r4, r3
 80083d6:	4623      	mov	r3, r4
 80083d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d014      	beq.n	800840a <USB_DeactivateEndpoint+0x142>
 80083e0:	687a      	ldr	r2, [r7, #4]
 80083e2:	683b      	ldr	r3, [r7, #0]
 80083e4:	781b      	ldrb	r3, [r3, #0]
 80083e6:	009b      	lsls	r3, r3, #2
 80083e8:	4413      	add	r3, r2
 80083ea:	881b      	ldrh	r3, [r3, #0]
 80083ec:	b29b      	uxth	r3, r3
 80083ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80083f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083f6:	b29c      	uxth	r4, r3
 80083f8:	687a      	ldr	r2, [r7, #4]
 80083fa:	683b      	ldr	r3, [r7, #0]
 80083fc:	781b      	ldrb	r3, [r3, #0]
 80083fe:	009b      	lsls	r3, r3, #2
 8008400:	441a      	add	r2, r3
 8008402:	4b34      	ldr	r3, [pc, #208]	; (80084d4 <USB_DeactivateEndpoint+0x20c>)
 8008404:	4323      	orrs	r3, r4
 8008406:	b29b      	uxth	r3, r3
 8008408:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800840a:	687a      	ldr	r2, [r7, #4]
 800840c:	683b      	ldr	r3, [r7, #0]
 800840e:	781b      	ldrb	r3, [r3, #0]
 8008410:	009b      	lsls	r3, r3, #2
 8008412:	4413      	add	r3, r2
 8008414:	881b      	ldrh	r3, [r3, #0]
 8008416:	b29c      	uxth	r4, r3
 8008418:	4623      	mov	r3, r4
 800841a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800841e:	2b00      	cmp	r3, #0
 8008420:	d014      	beq.n	800844c <USB_DeactivateEndpoint+0x184>
 8008422:	687a      	ldr	r2, [r7, #4]
 8008424:	683b      	ldr	r3, [r7, #0]
 8008426:	781b      	ldrb	r3, [r3, #0]
 8008428:	009b      	lsls	r3, r3, #2
 800842a:	4413      	add	r3, r2
 800842c:	881b      	ldrh	r3, [r3, #0]
 800842e:	b29b      	uxth	r3, r3
 8008430:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008434:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008438:	b29c      	uxth	r4, r3
 800843a:	687a      	ldr	r2, [r7, #4]
 800843c:	683b      	ldr	r3, [r7, #0]
 800843e:	781b      	ldrb	r3, [r3, #0]
 8008440:	009b      	lsls	r3, r3, #2
 8008442:	441a      	add	r2, r3
 8008444:	4b21      	ldr	r3, [pc, #132]	; (80084cc <USB_DeactivateEndpoint+0x204>)
 8008446:	4323      	orrs	r3, r4
 8008448:	b29b      	uxth	r3, r3
 800844a:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800844c:	687a      	ldr	r2, [r7, #4]
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	781b      	ldrb	r3, [r3, #0]
 8008452:	009b      	lsls	r3, r3, #2
 8008454:	4413      	add	r3, r2
 8008456:	881b      	ldrh	r3, [r3, #0]
 8008458:	b29b      	uxth	r3, r3
 800845a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800845e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008462:	b29c      	uxth	r4, r3
 8008464:	687a      	ldr	r2, [r7, #4]
 8008466:	683b      	ldr	r3, [r7, #0]
 8008468:	781b      	ldrb	r3, [r3, #0]
 800846a:	009b      	lsls	r3, r3, #2
 800846c:	441a      	add	r2, r3
 800846e:	4b17      	ldr	r3, [pc, #92]	; (80084cc <USB_DeactivateEndpoint+0x204>)
 8008470:	4323      	orrs	r3, r4
 8008472:	b29b      	uxth	r3, r3
 8008474:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008476:	687a      	ldr	r2, [r7, #4]
 8008478:	683b      	ldr	r3, [r7, #0]
 800847a:	781b      	ldrb	r3, [r3, #0]
 800847c:	009b      	lsls	r3, r3, #2
 800847e:	4413      	add	r3, r2
 8008480:	881b      	ldrh	r3, [r3, #0]
 8008482:	b29b      	uxth	r3, r3
 8008484:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008488:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800848c:	b29c      	uxth	r4, r3
 800848e:	687a      	ldr	r2, [r7, #4]
 8008490:	683b      	ldr	r3, [r7, #0]
 8008492:	781b      	ldrb	r3, [r3, #0]
 8008494:	009b      	lsls	r3, r3, #2
 8008496:	441a      	add	r2, r3
 8008498:	4b0d      	ldr	r3, [pc, #52]	; (80084d0 <USB_DeactivateEndpoint+0x208>)
 800849a:	4323      	orrs	r3, r4
 800849c:	b29b      	uxth	r3, r3
 800849e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80084a0:	687a      	ldr	r2, [r7, #4]
 80084a2:	683b      	ldr	r3, [r7, #0]
 80084a4:	781b      	ldrb	r3, [r3, #0]
 80084a6:	009b      	lsls	r3, r3, #2
 80084a8:	4413      	add	r3, r2
 80084aa:	881b      	ldrh	r3, [r3, #0]
 80084ac:	b29b      	uxth	r3, r3
 80084ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80084b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80084b6:	b29c      	uxth	r4, r3
 80084b8:	687a      	ldr	r2, [r7, #4]
 80084ba:	683b      	ldr	r3, [r7, #0]
 80084bc:	781b      	ldrb	r3, [r3, #0]
 80084be:	009b      	lsls	r3, r3, #2
 80084c0:	441a      	add	r2, r3
 80084c2:	4b03      	ldr	r3, [pc, #12]	; (80084d0 <USB_DeactivateEndpoint+0x208>)
 80084c4:	4323      	orrs	r3, r4
 80084c6:	b29b      	uxth	r3, r3
 80084c8:	8013      	strh	r3, [r2, #0]
 80084ca:	e086      	b.n	80085da <USB_DeactivateEndpoint+0x312>
 80084cc:	ffff80c0 	.word	0xffff80c0
 80084d0:	ffff8080 	.word	0xffff8080
 80084d4:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80084d8:	687a      	ldr	r2, [r7, #4]
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	781b      	ldrb	r3, [r3, #0]
 80084de:	009b      	lsls	r3, r3, #2
 80084e0:	4413      	add	r3, r2
 80084e2:	881b      	ldrh	r3, [r3, #0]
 80084e4:	b29c      	uxth	r4, r3
 80084e6:	4623      	mov	r3, r4
 80084e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d014      	beq.n	800851a <USB_DeactivateEndpoint+0x252>
 80084f0:	687a      	ldr	r2, [r7, #4]
 80084f2:	683b      	ldr	r3, [r7, #0]
 80084f4:	781b      	ldrb	r3, [r3, #0]
 80084f6:	009b      	lsls	r3, r3, #2
 80084f8:	4413      	add	r3, r2
 80084fa:	881b      	ldrh	r3, [r3, #0]
 80084fc:	b29b      	uxth	r3, r3
 80084fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008502:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008506:	b29c      	uxth	r4, r3
 8008508:	687a      	ldr	r2, [r7, #4]
 800850a:	683b      	ldr	r3, [r7, #0]
 800850c:	781b      	ldrb	r3, [r3, #0]
 800850e:	009b      	lsls	r3, r3, #2
 8008510:	441a      	add	r2, r3
 8008512:	4b35      	ldr	r3, [pc, #212]	; (80085e8 <USB_DeactivateEndpoint+0x320>)
 8008514:	4323      	orrs	r3, r4
 8008516:	b29b      	uxth	r3, r3
 8008518:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800851a:	687a      	ldr	r2, [r7, #4]
 800851c:	683b      	ldr	r3, [r7, #0]
 800851e:	781b      	ldrb	r3, [r3, #0]
 8008520:	009b      	lsls	r3, r3, #2
 8008522:	4413      	add	r3, r2
 8008524:	881b      	ldrh	r3, [r3, #0]
 8008526:	b29c      	uxth	r4, r3
 8008528:	4623      	mov	r3, r4
 800852a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800852e:	2b00      	cmp	r3, #0
 8008530:	d014      	beq.n	800855c <USB_DeactivateEndpoint+0x294>
 8008532:	687a      	ldr	r2, [r7, #4]
 8008534:	683b      	ldr	r3, [r7, #0]
 8008536:	781b      	ldrb	r3, [r3, #0]
 8008538:	009b      	lsls	r3, r3, #2
 800853a:	4413      	add	r3, r2
 800853c:	881b      	ldrh	r3, [r3, #0]
 800853e:	b29b      	uxth	r3, r3
 8008540:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008544:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008548:	b29c      	uxth	r4, r3
 800854a:	687a      	ldr	r2, [r7, #4]
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	781b      	ldrb	r3, [r3, #0]
 8008550:	009b      	lsls	r3, r3, #2
 8008552:	441a      	add	r2, r3
 8008554:	4b25      	ldr	r3, [pc, #148]	; (80085ec <USB_DeactivateEndpoint+0x324>)
 8008556:	4323      	orrs	r3, r4
 8008558:	b29b      	uxth	r3, r3
 800855a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800855c:	687a      	ldr	r2, [r7, #4]
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	781b      	ldrb	r3, [r3, #0]
 8008562:	009b      	lsls	r3, r3, #2
 8008564:	4413      	add	r3, r2
 8008566:	881b      	ldrh	r3, [r3, #0]
 8008568:	b29b      	uxth	r3, r3
 800856a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800856e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008572:	b29c      	uxth	r4, r3
 8008574:	687a      	ldr	r2, [r7, #4]
 8008576:	683b      	ldr	r3, [r7, #0]
 8008578:	781b      	ldrb	r3, [r3, #0]
 800857a:	009b      	lsls	r3, r3, #2
 800857c:	441a      	add	r2, r3
 800857e:	4b1a      	ldr	r3, [pc, #104]	; (80085e8 <USB_DeactivateEndpoint+0x320>)
 8008580:	4323      	orrs	r3, r4
 8008582:	b29b      	uxth	r3, r3
 8008584:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008586:	687a      	ldr	r2, [r7, #4]
 8008588:	683b      	ldr	r3, [r7, #0]
 800858a:	781b      	ldrb	r3, [r3, #0]
 800858c:	009b      	lsls	r3, r3, #2
 800858e:	4413      	add	r3, r2
 8008590:	881b      	ldrh	r3, [r3, #0]
 8008592:	b29b      	uxth	r3, r3
 8008594:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008598:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800859c:	b29c      	uxth	r4, r3
 800859e:	687a      	ldr	r2, [r7, #4]
 80085a0:	683b      	ldr	r3, [r7, #0]
 80085a2:	781b      	ldrb	r3, [r3, #0]
 80085a4:	009b      	lsls	r3, r3, #2
 80085a6:	441a      	add	r2, r3
 80085a8:	4b11      	ldr	r3, [pc, #68]	; (80085f0 <USB_DeactivateEndpoint+0x328>)
 80085aa:	4323      	orrs	r3, r4
 80085ac:	b29b      	uxth	r3, r3
 80085ae:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80085b0:	687a      	ldr	r2, [r7, #4]
 80085b2:	683b      	ldr	r3, [r7, #0]
 80085b4:	781b      	ldrb	r3, [r3, #0]
 80085b6:	009b      	lsls	r3, r3, #2
 80085b8:	4413      	add	r3, r2
 80085ba:	881b      	ldrh	r3, [r3, #0]
 80085bc:	b29b      	uxth	r3, r3
 80085be:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80085c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80085c6:	b29c      	uxth	r4, r3
 80085c8:	687a      	ldr	r2, [r7, #4]
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	781b      	ldrb	r3, [r3, #0]
 80085ce:	009b      	lsls	r3, r3, #2
 80085d0:	441a      	add	r2, r3
 80085d2:	4b07      	ldr	r3, [pc, #28]	; (80085f0 <USB_DeactivateEndpoint+0x328>)
 80085d4:	4323      	orrs	r3, r4
 80085d6:	b29b      	uxth	r3, r3
 80085d8:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80085da:	2300      	movs	r3, #0
}
 80085dc:	4618      	mov	r0, r3
 80085de:	3708      	adds	r7, #8
 80085e0:	46bd      	mov	sp, r7
 80085e2:	bc90      	pop	{r4, r7}
 80085e4:	4770      	bx	lr
 80085e6:	bf00      	nop
 80085e8:	ffffc080 	.word	0xffffc080
 80085ec:	ffff80c0 	.word	0xffff80c0
 80085f0:	ffff8080 	.word	0xffff8080

080085f4 <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80085f4:	b590      	push	{r4, r7, lr}
 80085f6:	b08d      	sub	sp, #52	; 0x34
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
 80085fc:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint32_t len;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	785b      	ldrb	r3, [r3, #1]
 8008602:	2b01      	cmp	r3, #1
 8008604:	f040 8160 	bne.w	80088c8 <USB_EPStartXfer+0x2d4>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	699a      	ldr	r2, [r3, #24]
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	691b      	ldr	r3, [r3, #16]
 8008610:	429a      	cmp	r2, r3
 8008612:	d909      	bls.n	8008628 <USB_EPStartXfer+0x34>
    {
      len = ep->maxpacket;
 8008614:	683b      	ldr	r3, [r7, #0]
 8008616:	691b      	ldr	r3, [r3, #16]
 8008618:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	699a      	ldr	r2, [r3, #24]
 800861e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008620:	1ad2      	subs	r2, r2, r3
 8008622:	683b      	ldr	r3, [r7, #0]
 8008624:	619a      	str	r2, [r3, #24]
 8008626:	e005      	b.n	8008634 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	699b      	ldr	r3, [r3, #24]
 800862c:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 800862e:	683b      	ldr	r3, [r7, #0]
 8008630:	2200      	movs	r2, #0
 8008632:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	7b1b      	ldrb	r3, [r3, #12]
 8008638:	2b00      	cmp	r3, #0
 800863a:	d119      	bne.n	8008670 <USB_EPStartXfer+0x7c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800863c:	683b      	ldr	r3, [r7, #0]
 800863e:	6959      	ldr	r1, [r3, #20]
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	88da      	ldrh	r2, [r3, #6]
 8008644:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008646:	b29b      	uxth	r3, r3
 8008648:	6878      	ldr	r0, [r7, #4]
 800864a:	f000 fba2 	bl	8008d92 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800864e:	687c      	ldr	r4, [r7, #4]
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008656:	b29b      	uxth	r3, r3
 8008658:	441c      	add	r4, r3
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	781b      	ldrb	r3, [r3, #0]
 800865e:	011b      	lsls	r3, r3, #4
 8008660:	4423      	add	r3, r4
 8008662:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008666:	461c      	mov	r4, r3
 8008668:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800866a:	b29b      	uxth	r3, r3
 800866c:	8023      	strh	r3, [r4, #0]
 800866e:	e10f      	b.n	8008890 <USB_EPStartXfer+0x29c>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008670:	687a      	ldr	r2, [r7, #4]
 8008672:	683b      	ldr	r3, [r7, #0]
 8008674:	781b      	ldrb	r3, [r3, #0]
 8008676:	009b      	lsls	r3, r3, #2
 8008678:	4413      	add	r3, r2
 800867a:	881b      	ldrh	r3, [r3, #0]
 800867c:	b29b      	uxth	r3, r3
 800867e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008682:	2b00      	cmp	r3, #0
 8008684:	d065      	beq.n	8008752 <USB_EPStartXfer+0x15e>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008686:	687c      	ldr	r4, [r7, #4]
 8008688:	683b      	ldr	r3, [r7, #0]
 800868a:	785b      	ldrb	r3, [r3, #1]
 800868c:	2b00      	cmp	r3, #0
 800868e:	d148      	bne.n	8008722 <USB_EPStartXfer+0x12e>
 8008690:	687c      	ldr	r4, [r7, #4]
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008698:	b29b      	uxth	r3, r3
 800869a:	441c      	add	r4, r3
 800869c:	683b      	ldr	r3, [r7, #0]
 800869e:	781b      	ldrb	r3, [r3, #0]
 80086a0:	011b      	lsls	r3, r3, #4
 80086a2:	4423      	add	r3, r4
 80086a4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80086a8:	461c      	mov	r4, r3
 80086aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d10e      	bne.n	80086ce <USB_EPStartXfer+0xda>
 80086b0:	8823      	ldrh	r3, [r4, #0]
 80086b2:	b29b      	uxth	r3, r3
 80086b4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80086b8:	b29b      	uxth	r3, r3
 80086ba:	8023      	strh	r3, [r4, #0]
 80086bc:	8823      	ldrh	r3, [r4, #0]
 80086be:	b29b      	uxth	r3, r3
 80086c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80086c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80086c8:	b29b      	uxth	r3, r3
 80086ca:	8023      	strh	r3, [r4, #0]
 80086cc:	e03d      	b.n	800874a <USB_EPStartXfer+0x156>
 80086ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086d0:	2b3e      	cmp	r3, #62	; 0x3e
 80086d2:	d810      	bhi.n	80086f6 <USB_EPStartXfer+0x102>
 80086d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086d6:	085b      	lsrs	r3, r3, #1
 80086d8:	627b      	str	r3, [r7, #36]	; 0x24
 80086da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086dc:	f003 0301 	and.w	r3, r3, #1
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d002      	beq.n	80086ea <USB_EPStartXfer+0xf6>
 80086e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086e6:	3301      	adds	r3, #1
 80086e8:	627b      	str	r3, [r7, #36]	; 0x24
 80086ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086ec:	b29b      	uxth	r3, r3
 80086ee:	029b      	lsls	r3, r3, #10
 80086f0:	b29b      	uxth	r3, r3
 80086f2:	8023      	strh	r3, [r4, #0]
 80086f4:	e029      	b.n	800874a <USB_EPStartXfer+0x156>
 80086f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086f8:	095b      	lsrs	r3, r3, #5
 80086fa:	627b      	str	r3, [r7, #36]	; 0x24
 80086fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086fe:	f003 031f 	and.w	r3, r3, #31
 8008702:	2b00      	cmp	r3, #0
 8008704:	d102      	bne.n	800870c <USB_EPStartXfer+0x118>
 8008706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008708:	3b01      	subs	r3, #1
 800870a:	627b      	str	r3, [r7, #36]	; 0x24
 800870c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800870e:	b29b      	uxth	r3, r3
 8008710:	029b      	lsls	r3, r3, #10
 8008712:	b29b      	uxth	r3, r3
 8008714:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008718:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800871c:	b29b      	uxth	r3, r3
 800871e:	8023      	strh	r3, [r4, #0]
 8008720:	e013      	b.n	800874a <USB_EPStartXfer+0x156>
 8008722:	683b      	ldr	r3, [r7, #0]
 8008724:	785b      	ldrb	r3, [r3, #1]
 8008726:	2b01      	cmp	r3, #1
 8008728:	d10f      	bne.n	800874a <USB_EPStartXfer+0x156>
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008730:	b29b      	uxth	r3, r3
 8008732:	441c      	add	r4, r3
 8008734:	683b      	ldr	r3, [r7, #0]
 8008736:	781b      	ldrb	r3, [r3, #0]
 8008738:	011b      	lsls	r3, r3, #4
 800873a:	4423      	add	r3, r4
 800873c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008740:	60fb      	str	r3, [r7, #12]
 8008742:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008744:	b29a      	uxth	r2, r3
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr1;
 800874a:	683b      	ldr	r3, [r7, #0]
 800874c:	895b      	ldrh	r3, [r3, #10]
 800874e:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8008750:	e063      	b.n	800881a <USB_EPStartXfer+0x226>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008752:	683b      	ldr	r3, [r7, #0]
 8008754:	785b      	ldrb	r3, [r3, #1]
 8008756:	2b00      	cmp	r3, #0
 8008758:	d148      	bne.n	80087ec <USB_EPStartXfer+0x1f8>
 800875a:	687c      	ldr	r4, [r7, #4]
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008762:	b29b      	uxth	r3, r3
 8008764:	441c      	add	r4, r3
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	781b      	ldrb	r3, [r3, #0]
 800876a:	011b      	lsls	r3, r3, #4
 800876c:	4423      	add	r3, r4
 800876e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008772:	461c      	mov	r4, r3
 8008774:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008776:	2b00      	cmp	r3, #0
 8008778:	d10e      	bne.n	8008798 <USB_EPStartXfer+0x1a4>
 800877a:	8823      	ldrh	r3, [r4, #0]
 800877c:	b29b      	uxth	r3, r3
 800877e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008782:	b29b      	uxth	r3, r3
 8008784:	8023      	strh	r3, [r4, #0]
 8008786:	8823      	ldrh	r3, [r4, #0]
 8008788:	b29b      	uxth	r3, r3
 800878a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800878e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008792:	b29b      	uxth	r3, r3
 8008794:	8023      	strh	r3, [r4, #0]
 8008796:	e03d      	b.n	8008814 <USB_EPStartXfer+0x220>
 8008798:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800879a:	2b3e      	cmp	r3, #62	; 0x3e
 800879c:	d810      	bhi.n	80087c0 <USB_EPStartXfer+0x1cc>
 800879e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087a0:	085b      	lsrs	r3, r3, #1
 80087a2:	623b      	str	r3, [r7, #32]
 80087a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087a6:	f003 0301 	and.w	r3, r3, #1
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d002      	beq.n	80087b4 <USB_EPStartXfer+0x1c0>
 80087ae:	6a3b      	ldr	r3, [r7, #32]
 80087b0:	3301      	adds	r3, #1
 80087b2:	623b      	str	r3, [r7, #32]
 80087b4:	6a3b      	ldr	r3, [r7, #32]
 80087b6:	b29b      	uxth	r3, r3
 80087b8:	029b      	lsls	r3, r3, #10
 80087ba:	b29b      	uxth	r3, r3
 80087bc:	8023      	strh	r3, [r4, #0]
 80087be:	e029      	b.n	8008814 <USB_EPStartXfer+0x220>
 80087c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087c2:	095b      	lsrs	r3, r3, #5
 80087c4:	623b      	str	r3, [r7, #32]
 80087c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087c8:	f003 031f 	and.w	r3, r3, #31
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d102      	bne.n	80087d6 <USB_EPStartXfer+0x1e2>
 80087d0:	6a3b      	ldr	r3, [r7, #32]
 80087d2:	3b01      	subs	r3, #1
 80087d4:	623b      	str	r3, [r7, #32]
 80087d6:	6a3b      	ldr	r3, [r7, #32]
 80087d8:	b29b      	uxth	r3, r3
 80087da:	029b      	lsls	r3, r3, #10
 80087dc:	b29b      	uxth	r3, r3
 80087de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80087e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80087e6:	b29b      	uxth	r3, r3
 80087e8:	8023      	strh	r3, [r4, #0]
 80087ea:	e013      	b.n	8008814 <USB_EPStartXfer+0x220>
 80087ec:	683b      	ldr	r3, [r7, #0]
 80087ee:	785b      	ldrb	r3, [r3, #1]
 80087f0:	2b01      	cmp	r3, #1
 80087f2:	d10f      	bne.n	8008814 <USB_EPStartXfer+0x220>
 80087f4:	687c      	ldr	r4, [r7, #4]
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80087fc:	b29b      	uxth	r3, r3
 80087fe:	441c      	add	r4, r3
 8008800:	683b      	ldr	r3, [r7, #0]
 8008802:	781b      	ldrb	r3, [r3, #0]
 8008804:	011b      	lsls	r3, r3, #4
 8008806:	4423      	add	r3, r4
 8008808:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800880c:	461c      	mov	r4, r3
 800880e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008810:	b29b      	uxth	r3, r3
 8008812:	8023      	strh	r3, [r4, #0]
        pmabuffer = ep->pmaaddr0;
 8008814:	683b      	ldr	r3, [r7, #0]
 8008816:	891b      	ldrh	r3, [r3, #8]
 8008818:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	6959      	ldr	r1, [r3, #20]
 800881e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008820:	b29b      	uxth	r3, r3
 8008822:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008824:	6878      	ldr	r0, [r7, #4]
 8008826:	f000 fab4 	bl	8008d92 <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	785b      	ldrb	r3, [r3, #1]
 800882e:	2b00      	cmp	r3, #0
 8008830:	d115      	bne.n	800885e <USB_EPStartXfer+0x26a>
 8008832:	687a      	ldr	r2, [r7, #4]
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	781b      	ldrb	r3, [r3, #0]
 8008838:	009b      	lsls	r3, r3, #2
 800883a:	4413      	add	r3, r2
 800883c:	881b      	ldrh	r3, [r3, #0]
 800883e:	b29b      	uxth	r3, r3
 8008840:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008844:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008848:	b29c      	uxth	r4, r3
 800884a:	687a      	ldr	r2, [r7, #4]
 800884c:	683b      	ldr	r3, [r7, #0]
 800884e:	781b      	ldrb	r3, [r3, #0]
 8008850:	009b      	lsls	r3, r3, #2
 8008852:	441a      	add	r2, r3
 8008854:	4b9a      	ldr	r3, [pc, #616]	; (8008ac0 <USB_EPStartXfer+0x4cc>)
 8008856:	4323      	orrs	r3, r4
 8008858:	b29b      	uxth	r3, r3
 800885a:	8013      	strh	r3, [r2, #0]
 800885c:	e018      	b.n	8008890 <USB_EPStartXfer+0x29c>
 800885e:	683b      	ldr	r3, [r7, #0]
 8008860:	785b      	ldrb	r3, [r3, #1]
 8008862:	2b01      	cmp	r3, #1
 8008864:	d114      	bne.n	8008890 <USB_EPStartXfer+0x29c>
 8008866:	687a      	ldr	r2, [r7, #4]
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	781b      	ldrb	r3, [r3, #0]
 800886c:	009b      	lsls	r3, r3, #2
 800886e:	4413      	add	r3, r2
 8008870:	881b      	ldrh	r3, [r3, #0]
 8008872:	b29b      	uxth	r3, r3
 8008874:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008878:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800887c:	b29c      	uxth	r4, r3
 800887e:	687a      	ldr	r2, [r7, #4]
 8008880:	683b      	ldr	r3, [r7, #0]
 8008882:	781b      	ldrb	r3, [r3, #0]
 8008884:	009b      	lsls	r3, r3, #2
 8008886:	441a      	add	r2, r3
 8008888:	4b8e      	ldr	r3, [pc, #568]	; (8008ac4 <USB_EPStartXfer+0x4d0>)
 800888a:	4323      	orrs	r3, r4
 800888c:	b29b      	uxth	r3, r3
 800888e:	8013      	strh	r3, [r2, #0]
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8008890:	687a      	ldr	r2, [r7, #4]
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	781b      	ldrb	r3, [r3, #0]
 8008896:	009b      	lsls	r3, r3, #2
 8008898:	4413      	add	r3, r2
 800889a:	881b      	ldrh	r3, [r3, #0]
 800889c:	b29b      	uxth	r3, r3
 800889e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80088a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80088a6:	b29c      	uxth	r4, r3
 80088a8:	f084 0310 	eor.w	r3, r4, #16
 80088ac:	b29c      	uxth	r4, r3
 80088ae:	f084 0320 	eor.w	r3, r4, #32
 80088b2:	b29c      	uxth	r4, r3
 80088b4:	687a      	ldr	r2, [r7, #4]
 80088b6:	683b      	ldr	r3, [r7, #0]
 80088b8:	781b      	ldrb	r3, [r3, #0]
 80088ba:	009b      	lsls	r3, r3, #2
 80088bc:	441a      	add	r2, r3
 80088be:	4b82      	ldr	r3, [pc, #520]	; (8008ac8 <USB_EPStartXfer+0x4d4>)
 80088c0:	4323      	orrs	r3, r4
 80088c2:	b29b      	uxth	r3, r3
 80088c4:	8013      	strh	r3, [r2, #0]
 80088c6:	e146      	b.n	8008b56 <USB_EPStartXfer+0x562>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80088c8:	683b      	ldr	r3, [r7, #0]
 80088ca:	699a      	ldr	r2, [r3, #24]
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	691b      	ldr	r3, [r3, #16]
 80088d0:	429a      	cmp	r2, r3
 80088d2:	d909      	bls.n	80088e8 <USB_EPStartXfer+0x2f4>
    {
      len = ep->maxpacket;
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	691b      	ldr	r3, [r3, #16]
 80088d8:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	699a      	ldr	r2, [r3, #24]
 80088de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80088e0:	1ad2      	subs	r2, r2, r3
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	619a      	str	r2, [r3, #24]
 80088e6:	e005      	b.n	80088f4 <USB_EPStartXfer+0x300>
    }
    else
    {
      len = ep->xfer_len;
 80088e8:	683b      	ldr	r3, [r7, #0]
 80088ea:	699b      	ldr	r3, [r3, #24]
 80088ec:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 80088ee:	683b      	ldr	r3, [r7, #0]
 80088f0:	2200      	movs	r2, #0
 80088f2:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0U)
 80088f4:	683b      	ldr	r3, [r7, #0]
 80088f6:	7b1b      	ldrb	r3, [r3, #12]
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d148      	bne.n	800898e <USB_EPStartXfer+0x39a>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80088fc:	687c      	ldr	r4, [r7, #4]
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008904:	b29b      	uxth	r3, r3
 8008906:	441c      	add	r4, r3
 8008908:	683b      	ldr	r3, [r7, #0]
 800890a:	781b      	ldrb	r3, [r3, #0]
 800890c:	011b      	lsls	r3, r3, #4
 800890e:	4423      	add	r3, r4
 8008910:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008914:	461c      	mov	r4, r3
 8008916:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008918:	2b00      	cmp	r3, #0
 800891a:	d10e      	bne.n	800893a <USB_EPStartXfer+0x346>
 800891c:	8823      	ldrh	r3, [r4, #0]
 800891e:	b29b      	uxth	r3, r3
 8008920:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008924:	b29b      	uxth	r3, r3
 8008926:	8023      	strh	r3, [r4, #0]
 8008928:	8823      	ldrh	r3, [r4, #0]
 800892a:	b29b      	uxth	r3, r3
 800892c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008930:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008934:	b29b      	uxth	r3, r3
 8008936:	8023      	strh	r3, [r4, #0]
 8008938:	e0f2      	b.n	8008b20 <USB_EPStartXfer+0x52c>
 800893a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800893c:	2b3e      	cmp	r3, #62	; 0x3e
 800893e:	d810      	bhi.n	8008962 <USB_EPStartXfer+0x36e>
 8008940:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008942:	085b      	lsrs	r3, r3, #1
 8008944:	61fb      	str	r3, [r7, #28]
 8008946:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008948:	f003 0301 	and.w	r3, r3, #1
 800894c:	2b00      	cmp	r3, #0
 800894e:	d002      	beq.n	8008956 <USB_EPStartXfer+0x362>
 8008950:	69fb      	ldr	r3, [r7, #28]
 8008952:	3301      	adds	r3, #1
 8008954:	61fb      	str	r3, [r7, #28]
 8008956:	69fb      	ldr	r3, [r7, #28]
 8008958:	b29b      	uxth	r3, r3
 800895a:	029b      	lsls	r3, r3, #10
 800895c:	b29b      	uxth	r3, r3
 800895e:	8023      	strh	r3, [r4, #0]
 8008960:	e0de      	b.n	8008b20 <USB_EPStartXfer+0x52c>
 8008962:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008964:	095b      	lsrs	r3, r3, #5
 8008966:	61fb      	str	r3, [r7, #28]
 8008968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800896a:	f003 031f 	and.w	r3, r3, #31
 800896e:	2b00      	cmp	r3, #0
 8008970:	d102      	bne.n	8008978 <USB_EPStartXfer+0x384>
 8008972:	69fb      	ldr	r3, [r7, #28]
 8008974:	3b01      	subs	r3, #1
 8008976:	61fb      	str	r3, [r7, #28]
 8008978:	69fb      	ldr	r3, [r7, #28]
 800897a:	b29b      	uxth	r3, r3
 800897c:	029b      	lsls	r3, r3, #10
 800897e:	b29b      	uxth	r3, r3
 8008980:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008984:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008988:	b29b      	uxth	r3, r3
 800898a:	8023      	strh	r3, [r4, #0]
 800898c:	e0c8      	b.n	8008b20 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800898e:	683b      	ldr	r3, [r7, #0]
 8008990:	785b      	ldrb	r3, [r3, #1]
 8008992:	2b00      	cmp	r3, #0
 8008994:	d148      	bne.n	8008a28 <USB_EPStartXfer+0x434>
 8008996:	687c      	ldr	r4, [r7, #4]
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800899e:	b29b      	uxth	r3, r3
 80089a0:	441c      	add	r4, r3
 80089a2:	683b      	ldr	r3, [r7, #0]
 80089a4:	781b      	ldrb	r3, [r3, #0]
 80089a6:	011b      	lsls	r3, r3, #4
 80089a8:	4423      	add	r3, r4
 80089aa:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80089ae:	461c      	mov	r4, r3
 80089b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d10e      	bne.n	80089d4 <USB_EPStartXfer+0x3e0>
 80089b6:	8823      	ldrh	r3, [r4, #0]
 80089b8:	b29b      	uxth	r3, r3
 80089ba:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80089be:	b29b      	uxth	r3, r3
 80089c0:	8023      	strh	r3, [r4, #0]
 80089c2:	8823      	ldrh	r3, [r4, #0]
 80089c4:	b29b      	uxth	r3, r3
 80089c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80089ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80089ce:	b29b      	uxth	r3, r3
 80089d0:	8023      	strh	r3, [r4, #0]
 80089d2:	e03d      	b.n	8008a50 <USB_EPStartXfer+0x45c>
 80089d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089d6:	2b3e      	cmp	r3, #62	; 0x3e
 80089d8:	d810      	bhi.n	80089fc <USB_EPStartXfer+0x408>
 80089da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089dc:	085b      	lsrs	r3, r3, #1
 80089de:	61bb      	str	r3, [r7, #24]
 80089e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089e2:	f003 0301 	and.w	r3, r3, #1
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d002      	beq.n	80089f0 <USB_EPStartXfer+0x3fc>
 80089ea:	69bb      	ldr	r3, [r7, #24]
 80089ec:	3301      	adds	r3, #1
 80089ee:	61bb      	str	r3, [r7, #24]
 80089f0:	69bb      	ldr	r3, [r7, #24]
 80089f2:	b29b      	uxth	r3, r3
 80089f4:	029b      	lsls	r3, r3, #10
 80089f6:	b29b      	uxth	r3, r3
 80089f8:	8023      	strh	r3, [r4, #0]
 80089fa:	e029      	b.n	8008a50 <USB_EPStartXfer+0x45c>
 80089fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089fe:	095b      	lsrs	r3, r3, #5
 8008a00:	61bb      	str	r3, [r7, #24]
 8008a02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a04:	f003 031f 	and.w	r3, r3, #31
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d102      	bne.n	8008a12 <USB_EPStartXfer+0x41e>
 8008a0c:	69bb      	ldr	r3, [r7, #24]
 8008a0e:	3b01      	subs	r3, #1
 8008a10:	61bb      	str	r3, [r7, #24]
 8008a12:	69bb      	ldr	r3, [r7, #24]
 8008a14:	b29b      	uxth	r3, r3
 8008a16:	029b      	lsls	r3, r3, #10
 8008a18:	b29b      	uxth	r3, r3
 8008a1a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008a1e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008a22:	b29b      	uxth	r3, r3
 8008a24:	8023      	strh	r3, [r4, #0]
 8008a26:	e013      	b.n	8008a50 <USB_EPStartXfer+0x45c>
 8008a28:	683b      	ldr	r3, [r7, #0]
 8008a2a:	785b      	ldrb	r3, [r3, #1]
 8008a2c:	2b01      	cmp	r3, #1
 8008a2e:	d10f      	bne.n	8008a50 <USB_EPStartXfer+0x45c>
 8008a30:	687c      	ldr	r4, [r7, #4]
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008a38:	b29b      	uxth	r3, r3
 8008a3a:	441c      	add	r4, r3
 8008a3c:	683b      	ldr	r3, [r7, #0]
 8008a3e:	781b      	ldrb	r3, [r3, #0]
 8008a40:	011b      	lsls	r3, r3, #4
 8008a42:	4423      	add	r3, r4
 8008a44:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008a48:	461c      	mov	r4, r3
 8008a4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a4c:	b29b      	uxth	r3, r3
 8008a4e:	8023      	strh	r3, [r4, #0]
 8008a50:	687c      	ldr	r4, [r7, #4]
 8008a52:	683b      	ldr	r3, [r7, #0]
 8008a54:	785b      	ldrb	r3, [r3, #1]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d14e      	bne.n	8008af8 <USB_EPStartXfer+0x504>
 8008a5a:	687c      	ldr	r4, [r7, #4]
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008a62:	b29b      	uxth	r3, r3
 8008a64:	441c      	add	r4, r3
 8008a66:	683b      	ldr	r3, [r7, #0]
 8008a68:	781b      	ldrb	r3, [r3, #0]
 8008a6a:	011b      	lsls	r3, r3, #4
 8008a6c:	4423      	add	r3, r4
 8008a6e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008a72:	461c      	mov	r4, r3
 8008a74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d10e      	bne.n	8008a98 <USB_EPStartXfer+0x4a4>
 8008a7a:	8823      	ldrh	r3, [r4, #0]
 8008a7c:	b29b      	uxth	r3, r3
 8008a7e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008a82:	b29b      	uxth	r3, r3
 8008a84:	8023      	strh	r3, [r4, #0]
 8008a86:	8823      	ldrh	r3, [r4, #0]
 8008a88:	b29b      	uxth	r3, r3
 8008a8a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008a8e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008a92:	b29b      	uxth	r3, r3
 8008a94:	8023      	strh	r3, [r4, #0]
 8008a96:	e043      	b.n	8008b20 <USB_EPStartXfer+0x52c>
 8008a98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a9a:	2b3e      	cmp	r3, #62	; 0x3e
 8008a9c:	d816      	bhi.n	8008acc <USB_EPStartXfer+0x4d8>
 8008a9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aa0:	085b      	lsrs	r3, r3, #1
 8008aa2:	617b      	str	r3, [r7, #20]
 8008aa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aa6:	f003 0301 	and.w	r3, r3, #1
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d002      	beq.n	8008ab4 <USB_EPStartXfer+0x4c0>
 8008aae:	697b      	ldr	r3, [r7, #20]
 8008ab0:	3301      	adds	r3, #1
 8008ab2:	617b      	str	r3, [r7, #20]
 8008ab4:	697b      	ldr	r3, [r7, #20]
 8008ab6:	b29b      	uxth	r3, r3
 8008ab8:	029b      	lsls	r3, r3, #10
 8008aba:	b29b      	uxth	r3, r3
 8008abc:	8023      	strh	r3, [r4, #0]
 8008abe:	e02f      	b.n	8008b20 <USB_EPStartXfer+0x52c>
 8008ac0:	ffff80c0 	.word	0xffff80c0
 8008ac4:	ffffc080 	.word	0xffffc080
 8008ac8:	ffff8080 	.word	0xffff8080
 8008acc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ace:	095b      	lsrs	r3, r3, #5
 8008ad0:	617b      	str	r3, [r7, #20]
 8008ad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ad4:	f003 031f 	and.w	r3, r3, #31
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d102      	bne.n	8008ae2 <USB_EPStartXfer+0x4ee>
 8008adc:	697b      	ldr	r3, [r7, #20]
 8008ade:	3b01      	subs	r3, #1
 8008ae0:	617b      	str	r3, [r7, #20]
 8008ae2:	697b      	ldr	r3, [r7, #20]
 8008ae4:	b29b      	uxth	r3, r3
 8008ae6:	029b      	lsls	r3, r3, #10
 8008ae8:	b29b      	uxth	r3, r3
 8008aea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008aee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008af2:	b29b      	uxth	r3, r3
 8008af4:	8023      	strh	r3, [r4, #0]
 8008af6:	e013      	b.n	8008b20 <USB_EPStartXfer+0x52c>
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	785b      	ldrb	r3, [r3, #1]
 8008afc:	2b01      	cmp	r3, #1
 8008afe:	d10f      	bne.n	8008b20 <USB_EPStartXfer+0x52c>
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008b06:	b29b      	uxth	r3, r3
 8008b08:	441c      	add	r4, r3
 8008b0a:	683b      	ldr	r3, [r7, #0]
 8008b0c:	781b      	ldrb	r3, [r3, #0]
 8008b0e:	011b      	lsls	r3, r3, #4
 8008b10:	4423      	add	r3, r4
 8008b12:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008b16:	613b      	str	r3, [r7, #16]
 8008b18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b1a:	b29a      	uxth	r2, r3
 8008b1c:	693b      	ldr	r3, [r7, #16]
 8008b1e:	801a      	strh	r2, [r3, #0]
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008b20:	687a      	ldr	r2, [r7, #4]
 8008b22:	683b      	ldr	r3, [r7, #0]
 8008b24:	781b      	ldrb	r3, [r3, #0]
 8008b26:	009b      	lsls	r3, r3, #2
 8008b28:	4413      	add	r3, r2
 8008b2a:	881b      	ldrh	r3, [r3, #0]
 8008b2c:	b29b      	uxth	r3, r3
 8008b2e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008b32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b36:	b29c      	uxth	r4, r3
 8008b38:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8008b3c:	b29c      	uxth	r4, r3
 8008b3e:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8008b42:	b29c      	uxth	r4, r3
 8008b44:	687a      	ldr	r2, [r7, #4]
 8008b46:	683b      	ldr	r3, [r7, #0]
 8008b48:	781b      	ldrb	r3, [r3, #0]
 8008b4a:	009b      	lsls	r3, r3, #2
 8008b4c:	441a      	add	r2, r3
 8008b4e:	4b04      	ldr	r3, [pc, #16]	; (8008b60 <USB_EPStartXfer+0x56c>)
 8008b50:	4323      	orrs	r3, r4
 8008b52:	b29b      	uxth	r3, r3
 8008b54:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008b56:	2300      	movs	r3, #0
}
 8008b58:	4618      	mov	r0, r3
 8008b5a:	3734      	adds	r7, #52	; 0x34
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	bd90      	pop	{r4, r7, pc}
 8008b60:	ffff8080 	.word	0xffff8080

08008b64 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008b64:	b490      	push	{r4, r7}
 8008b66:	b082      	sub	sp, #8
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	6078      	str	r0, [r7, #4]
 8008b6c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8008b6e:	683b      	ldr	r3, [r7, #0]
 8008b70:	785b      	ldrb	r3, [r3, #1]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d018      	beq.n	8008ba8 <USB_EPSetStall+0x44>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8008b76:	687a      	ldr	r2, [r7, #4]
 8008b78:	683b      	ldr	r3, [r7, #0]
 8008b7a:	781b      	ldrb	r3, [r3, #0]
 8008b7c:	009b      	lsls	r3, r3, #2
 8008b7e:	4413      	add	r3, r2
 8008b80:	881b      	ldrh	r3, [r3, #0]
 8008b82:	b29b      	uxth	r3, r3
 8008b84:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008b88:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008b8c:	b29c      	uxth	r4, r3
 8008b8e:	f084 0310 	eor.w	r3, r4, #16
 8008b92:	b29c      	uxth	r4, r3
 8008b94:	687a      	ldr	r2, [r7, #4]
 8008b96:	683b      	ldr	r3, [r7, #0]
 8008b98:	781b      	ldrb	r3, [r3, #0]
 8008b9a:	009b      	lsls	r3, r3, #2
 8008b9c:	441a      	add	r2, r3
 8008b9e:	4b11      	ldr	r3, [pc, #68]	; (8008be4 <USB_EPSetStall+0x80>)
 8008ba0:	4323      	orrs	r3, r4
 8008ba2:	b29b      	uxth	r3, r3
 8008ba4:	8013      	strh	r3, [r2, #0]
 8008ba6:	e017      	b.n	8008bd8 <USB_EPSetStall+0x74>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8008ba8:	687a      	ldr	r2, [r7, #4]
 8008baa:	683b      	ldr	r3, [r7, #0]
 8008bac:	781b      	ldrb	r3, [r3, #0]
 8008bae:	009b      	lsls	r3, r3, #2
 8008bb0:	4413      	add	r3, r2
 8008bb2:	881b      	ldrh	r3, [r3, #0]
 8008bb4:	b29b      	uxth	r3, r3
 8008bb6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008bba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008bbe:	b29c      	uxth	r4, r3
 8008bc0:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8008bc4:	b29c      	uxth	r4, r3
 8008bc6:	687a      	ldr	r2, [r7, #4]
 8008bc8:	683b      	ldr	r3, [r7, #0]
 8008bca:	781b      	ldrb	r3, [r3, #0]
 8008bcc:	009b      	lsls	r3, r3, #2
 8008bce:	441a      	add	r2, r3
 8008bd0:	4b04      	ldr	r3, [pc, #16]	; (8008be4 <USB_EPSetStall+0x80>)
 8008bd2:	4323      	orrs	r3, r4
 8008bd4:	b29b      	uxth	r3, r3
 8008bd6:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008bd8:	2300      	movs	r3, #0
}
 8008bda:	4618      	mov	r0, r3
 8008bdc:	3708      	adds	r7, #8
 8008bde:	46bd      	mov	sp, r7
 8008be0:	bc90      	pop	{r4, r7}
 8008be2:	4770      	bx	lr
 8008be4:	ffff8080 	.word	0xffff8080

08008be8 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008be8:	b490      	push	{r4, r7}
 8008bea:	b082      	sub	sp, #8
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	6078      	str	r0, [r7, #4]
 8008bf0:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	7b1b      	ldrb	r3, [r3, #12]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d17d      	bne.n	8008cf6 <USB_EPClearStall+0x10e>
  {
    if (ep->is_in != 0U)
 8008bfa:	683b      	ldr	r3, [r7, #0]
 8008bfc:	785b      	ldrb	r3, [r3, #1]
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d03d      	beq.n	8008c7e <USB_EPClearStall+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008c02:	687a      	ldr	r2, [r7, #4]
 8008c04:	683b      	ldr	r3, [r7, #0]
 8008c06:	781b      	ldrb	r3, [r3, #0]
 8008c08:	009b      	lsls	r3, r3, #2
 8008c0a:	4413      	add	r3, r2
 8008c0c:	881b      	ldrh	r3, [r3, #0]
 8008c0e:	b29c      	uxth	r4, r3
 8008c10:	4623      	mov	r3, r4
 8008c12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d014      	beq.n	8008c44 <USB_EPClearStall+0x5c>
 8008c1a:	687a      	ldr	r2, [r7, #4]
 8008c1c:	683b      	ldr	r3, [r7, #0]
 8008c1e:	781b      	ldrb	r3, [r3, #0]
 8008c20:	009b      	lsls	r3, r3, #2
 8008c22:	4413      	add	r3, r2
 8008c24:	881b      	ldrh	r3, [r3, #0]
 8008c26:	b29b      	uxth	r3, r3
 8008c28:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008c2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c30:	b29c      	uxth	r4, r3
 8008c32:	687a      	ldr	r2, [r7, #4]
 8008c34:	683b      	ldr	r3, [r7, #0]
 8008c36:	781b      	ldrb	r3, [r3, #0]
 8008c38:	009b      	lsls	r3, r3, #2
 8008c3a:	441a      	add	r2, r3
 8008c3c:	4b31      	ldr	r3, [pc, #196]	; (8008d04 <USB_EPClearStall+0x11c>)
 8008c3e:	4323      	orrs	r3, r4
 8008c40:	b29b      	uxth	r3, r3
 8008c42:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008c44:	683b      	ldr	r3, [r7, #0]
 8008c46:	78db      	ldrb	r3, [r3, #3]
 8008c48:	2b01      	cmp	r3, #1
 8008c4a:	d054      	beq.n	8008cf6 <USB_EPClearStall+0x10e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008c4c:	687a      	ldr	r2, [r7, #4]
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	781b      	ldrb	r3, [r3, #0]
 8008c52:	009b      	lsls	r3, r3, #2
 8008c54:	4413      	add	r3, r2
 8008c56:	881b      	ldrh	r3, [r3, #0]
 8008c58:	b29b      	uxth	r3, r3
 8008c5a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008c5e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008c62:	b29c      	uxth	r4, r3
 8008c64:	f084 0320 	eor.w	r3, r4, #32
 8008c68:	b29c      	uxth	r4, r3
 8008c6a:	687a      	ldr	r2, [r7, #4]
 8008c6c:	683b      	ldr	r3, [r7, #0]
 8008c6e:	781b      	ldrb	r3, [r3, #0]
 8008c70:	009b      	lsls	r3, r3, #2
 8008c72:	441a      	add	r2, r3
 8008c74:	4b24      	ldr	r3, [pc, #144]	; (8008d08 <USB_EPClearStall+0x120>)
 8008c76:	4323      	orrs	r3, r4
 8008c78:	b29b      	uxth	r3, r3
 8008c7a:	8013      	strh	r3, [r2, #0]
 8008c7c:	e03b      	b.n	8008cf6 <USB_EPClearStall+0x10e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008c7e:	687a      	ldr	r2, [r7, #4]
 8008c80:	683b      	ldr	r3, [r7, #0]
 8008c82:	781b      	ldrb	r3, [r3, #0]
 8008c84:	009b      	lsls	r3, r3, #2
 8008c86:	4413      	add	r3, r2
 8008c88:	881b      	ldrh	r3, [r3, #0]
 8008c8a:	b29c      	uxth	r4, r3
 8008c8c:	4623      	mov	r3, r4
 8008c8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d014      	beq.n	8008cc0 <USB_EPClearStall+0xd8>
 8008c96:	687a      	ldr	r2, [r7, #4]
 8008c98:	683b      	ldr	r3, [r7, #0]
 8008c9a:	781b      	ldrb	r3, [r3, #0]
 8008c9c:	009b      	lsls	r3, r3, #2
 8008c9e:	4413      	add	r3, r2
 8008ca0:	881b      	ldrh	r3, [r3, #0]
 8008ca2:	b29b      	uxth	r3, r3
 8008ca4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008ca8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008cac:	b29c      	uxth	r4, r3
 8008cae:	687a      	ldr	r2, [r7, #4]
 8008cb0:	683b      	ldr	r3, [r7, #0]
 8008cb2:	781b      	ldrb	r3, [r3, #0]
 8008cb4:	009b      	lsls	r3, r3, #2
 8008cb6:	441a      	add	r2, r3
 8008cb8:	4b14      	ldr	r3, [pc, #80]	; (8008d0c <USB_EPClearStall+0x124>)
 8008cba:	4323      	orrs	r3, r4
 8008cbc:	b29b      	uxth	r3, r3
 8008cbe:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008cc0:	687a      	ldr	r2, [r7, #4]
 8008cc2:	683b      	ldr	r3, [r7, #0]
 8008cc4:	781b      	ldrb	r3, [r3, #0]
 8008cc6:	009b      	lsls	r3, r3, #2
 8008cc8:	4413      	add	r3, r2
 8008cca:	881b      	ldrh	r3, [r3, #0]
 8008ccc:	b29b      	uxth	r3, r3
 8008cce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008cd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008cd6:	b29c      	uxth	r4, r3
 8008cd8:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8008cdc:	b29c      	uxth	r4, r3
 8008cde:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8008ce2:	b29c      	uxth	r4, r3
 8008ce4:	687a      	ldr	r2, [r7, #4]
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	781b      	ldrb	r3, [r3, #0]
 8008cea:	009b      	lsls	r3, r3, #2
 8008cec:	441a      	add	r2, r3
 8008cee:	4b06      	ldr	r3, [pc, #24]	; (8008d08 <USB_EPClearStall+0x120>)
 8008cf0:	4323      	orrs	r3, r4
 8008cf2:	b29b      	uxth	r3, r3
 8008cf4:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8008cf6:	2300      	movs	r3, #0
}
 8008cf8:	4618      	mov	r0, r3
 8008cfa:	3708      	adds	r7, #8
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	bc90      	pop	{r4, r7}
 8008d00:	4770      	bx	lr
 8008d02:	bf00      	nop
 8008d04:	ffff80c0 	.word	0xffff80c0
 8008d08:	ffff8080 	.word	0xffff8080
 8008d0c:	ffffc080 	.word	0xffffc080

08008d10 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8008d10:	b480      	push	{r7}
 8008d12:	b083      	sub	sp, #12
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	6078      	str	r0, [r7, #4]
 8008d18:	460b      	mov	r3, r1
 8008d1a:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8008d1c:	78fb      	ldrb	r3, [r7, #3]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d103      	bne.n	8008d2a <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	2280      	movs	r2, #128	; 0x80
 8008d26:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8008d2a:	2300      	movs	r3, #0
}
 8008d2c:	4618      	mov	r0, r3
 8008d2e:	370c      	adds	r7, #12
 8008d30:	46bd      	mov	sp, r7
 8008d32:	bc80      	pop	{r7}
 8008d34:	4770      	bx	lr

08008d36 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8008d36:	b480      	push	{r7}
 8008d38:	b083      	sub	sp, #12
 8008d3a:	af00      	add	r7, sp, #0
 8008d3c:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8008d3e:	2300      	movs	r3, #0
}
 8008d40:	4618      	mov	r0, r3
 8008d42:	370c      	adds	r7, #12
 8008d44:	46bd      	mov	sp, r7
 8008d46:	bc80      	pop	{r7}
 8008d48:	4770      	bx	lr

08008d4a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8008d4a:	b480      	push	{r7}
 8008d4c:	b083      	sub	sp, #12
 8008d4e:	af00      	add	r7, sp, #0
 8008d50:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8008d52:	2300      	movs	r3, #0
}
 8008d54:	4618      	mov	r0, r3
 8008d56:	370c      	adds	r7, #12
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	bc80      	pop	{r7}
 8008d5c:	4770      	bx	lr

08008d5e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8008d5e:	b480      	push	{r7}
 8008d60:	b085      	sub	sp, #20
 8008d62:	af00      	add	r7, sp, #0
 8008d64:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8008d6c:	b29b      	uxth	r3, r3
 8008d6e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8008d70:	68fb      	ldr	r3, [r7, #12]
}
 8008d72:	4618      	mov	r0, r3
 8008d74:	3714      	adds	r7, #20
 8008d76:	46bd      	mov	sp, r7
 8008d78:	bc80      	pop	{r7}
 8008d7a:	4770      	bx	lr

08008d7c <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8008d7c:	b480      	push	{r7}
 8008d7e:	b083      	sub	sp, #12
 8008d80:	af00      	add	r7, sp, #0
 8008d82:	6078      	str	r0, [r7, #4]
 8008d84:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8008d86:	2300      	movs	r3, #0
}
 8008d88:	4618      	mov	r0, r3
 8008d8a:	370c      	adds	r7, #12
 8008d8c:	46bd      	mov	sp, r7
 8008d8e:	bc80      	pop	{r7}
 8008d90:	4770      	bx	lr

08008d92 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008d92:	b480      	push	{r7}
 8008d94:	b08d      	sub	sp, #52	; 0x34
 8008d96:	af00      	add	r7, sp, #0
 8008d98:	60f8      	str	r0, [r7, #12]
 8008d9a:	60b9      	str	r1, [r7, #8]
 8008d9c:	4611      	mov	r1, r2
 8008d9e:	461a      	mov	r2, r3
 8008da0:	460b      	mov	r3, r1
 8008da2:	80fb      	strh	r3, [r7, #6]
 8008da4:	4613      	mov	r3, r2
 8008da6:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8008da8:	88bb      	ldrh	r3, [r7, #4]
 8008daa:	3301      	adds	r3, #1
 8008dac:	085b      	lsrs	r3, r3, #1
 8008dae:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008db4:	68bb      	ldr	r3, [r7, #8]
 8008db6:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008db8:	88fb      	ldrh	r3, [r7, #6]
 8008dba:	005a      	lsls	r2, r3, #1
 8008dbc:	69fb      	ldr	r3, [r7, #28]
 8008dbe:	4413      	add	r3, r2
 8008dc0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008dc4:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8008dc6:	6a3b      	ldr	r3, [r7, #32]
 8008dc8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008dca:	e01e      	b.n	8008e0a <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8008dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dce:	781b      	ldrb	r3, [r3, #0]
 8008dd0:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8008dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dd4:	3301      	adds	r3, #1
 8008dd6:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8008dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dda:	781b      	ldrb	r3, [r3, #0]
 8008ddc:	b29b      	uxth	r3, r3
 8008dde:	021b      	lsls	r3, r3, #8
 8008de0:	b29b      	uxth	r3, r3
 8008de2:	461a      	mov	r2, r3
 8008de4:	69bb      	ldr	r3, [r7, #24]
 8008de6:	4313      	orrs	r3, r2
 8008de8:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8008dea:	697b      	ldr	r3, [r7, #20]
 8008dec:	b29a      	uxth	r2, r3
 8008dee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008df0:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8008df2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008df4:	3302      	adds	r3, #2
 8008df6:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 8008df8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008dfa:	3302      	adds	r3, #2
 8008dfc:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 8008dfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e00:	3301      	adds	r3, #1
 8008e02:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8008e04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e06:	3b01      	subs	r3, #1
 8008e08:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008e0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d1dd      	bne.n	8008dcc <USB_WritePMA+0x3a>
  }
}
 8008e10:	bf00      	nop
 8008e12:	3734      	adds	r7, #52	; 0x34
 8008e14:	46bd      	mov	sp, r7
 8008e16:	bc80      	pop	{r7}
 8008e18:	4770      	bx	lr

08008e1a <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008e1a:	b480      	push	{r7}
 8008e1c:	b08b      	sub	sp, #44	; 0x2c
 8008e1e:	af00      	add	r7, sp, #0
 8008e20:	60f8      	str	r0, [r7, #12]
 8008e22:	60b9      	str	r1, [r7, #8]
 8008e24:	4611      	mov	r1, r2
 8008e26:	461a      	mov	r2, r3
 8008e28:	460b      	mov	r3, r1
 8008e2a:	80fb      	strh	r3, [r7, #6]
 8008e2c:	4613      	mov	r3, r2
 8008e2e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8008e30:	88bb      	ldrh	r3, [r7, #4]
 8008e32:	085b      	lsrs	r3, r3, #1
 8008e34:	b29b      	uxth	r3, r3
 8008e36:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008e3c:	68bb      	ldr	r3, [r7, #8]
 8008e3e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008e40:	88fb      	ldrh	r3, [r7, #6]
 8008e42:	005a      	lsls	r2, r3, #1
 8008e44:	697b      	ldr	r3, [r7, #20]
 8008e46:	4413      	add	r3, r2
 8008e48:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008e4c:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8008e4e:	69bb      	ldr	r3, [r7, #24]
 8008e50:	627b      	str	r3, [r7, #36]	; 0x24
 8008e52:	e01b      	b.n	8008e8c <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8008e54:	6a3b      	ldr	r3, [r7, #32]
 8008e56:	881b      	ldrh	r3, [r3, #0]
 8008e58:	b29b      	uxth	r3, r3
 8008e5a:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8008e5c:	6a3b      	ldr	r3, [r7, #32]
 8008e5e:	3302      	adds	r3, #2
 8008e60:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8008e62:	693b      	ldr	r3, [r7, #16]
 8008e64:	b2da      	uxtb	r2, r3
 8008e66:	69fb      	ldr	r3, [r7, #28]
 8008e68:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008e6a:	69fb      	ldr	r3, [r7, #28]
 8008e6c:	3301      	adds	r3, #1
 8008e6e:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8008e70:	693b      	ldr	r3, [r7, #16]
 8008e72:	0a1b      	lsrs	r3, r3, #8
 8008e74:	b2da      	uxtb	r2, r3
 8008e76:	69fb      	ldr	r3, [r7, #28]
 8008e78:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008e7a:	69fb      	ldr	r3, [r7, #28]
 8008e7c:	3301      	adds	r3, #1
 8008e7e:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8008e80:	6a3b      	ldr	r3, [r7, #32]
 8008e82:	3302      	adds	r3, #2
 8008e84:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8008e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e88:	3b01      	subs	r3, #1
 8008e8a:	627b      	str	r3, [r7, #36]	; 0x24
 8008e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d1e0      	bne.n	8008e54 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8008e92:	88bb      	ldrh	r3, [r7, #4]
 8008e94:	f003 0301 	and.w	r3, r3, #1
 8008e98:	b29b      	uxth	r3, r3
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d007      	beq.n	8008eae <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 8008e9e:	6a3b      	ldr	r3, [r7, #32]
 8008ea0:	881b      	ldrh	r3, [r3, #0]
 8008ea2:	b29b      	uxth	r3, r3
 8008ea4:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8008ea6:	693b      	ldr	r3, [r7, #16]
 8008ea8:	b2da      	uxtb	r2, r3
 8008eaa:	69fb      	ldr	r3, [r7, #28]
 8008eac:	701a      	strb	r2, [r3, #0]
  }
}
 8008eae:	bf00      	nop
 8008eb0:	372c      	adds	r7, #44	; 0x2c
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	bc80      	pop	{r7}
 8008eb6:	4770      	bx	lr

08008eb8 <USBD_CUSTOM_HID_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Init(USBD_HandleTypeDef *pdev,
                                     uint8_t cfgidx)
{
 8008eb8:	b580      	push	{r7, lr}
 8008eba:	b084      	sub	sp, #16
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	6078      	str	r0, [r7, #4]
 8008ec0:	460b      	mov	r3, r1
 8008ec2:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	73fb      	strb	r3, [r7, #15]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid;

  /* Open EP IN */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPIN_ADDR, USBD_EP_TYPE_INTR,
 8008ec8:	2302      	movs	r3, #2
 8008eca:	2203      	movs	r2, #3
 8008ecc:	2181      	movs	r1, #129	; 0x81
 8008ece:	6878      	ldr	r0, [r7, #4]
 8008ed0:	f009 fe9d 	bl	8012c0e <USBD_LL_OpenEP>
                 CUSTOM_HID_EPIN_SIZE);

  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 1U;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2201      	movs	r2, #1
 8008ed8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Open EP OUT */
  USBD_LL_OpenEP(pdev, CUSTOM_HID_EPOUT_ADDR, USBD_EP_TYPE_INTR,
 8008eda:	2302      	movs	r3, #2
 8008edc:	2203      	movs	r2, #3
 8008ede:	2101      	movs	r1, #1
 8008ee0:	6878      	ldr	r0, [r7, #4]
 8008ee2:	f009 fe94 	bl	8012c0e <USBD_LL_OpenEP>
                 CUSTOM_HID_EPOUT_SIZE);

  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 1U;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	2201      	movs	r2, #1
 8008eea:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  pdev->pClassData = USBD_malloc(sizeof(USBD_CUSTOM_HID_HandleTypeDef));
 8008eee:	2054      	movs	r0, #84	; 0x54
 8008ef0:	f009 ff9a 	bl	8012e28 <USBD_static_malloc>
 8008ef4:	4602      	mov	r2, r0
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d102      	bne.n	8008f0c <USBD_CUSTOM_HID_Init+0x54>
  {
    ret = 1U;
 8008f06:	2301      	movs	r3, #1
 8008f08:	73fb      	strb	r3, [r7, #15]
 8008f0a:	e012      	b.n	8008f32 <USBD_CUSTOM_HID_Init+0x7a>
  }
  else
  {
    hhid = (USBD_CUSTOM_HID_HandleTypeDef *) pdev->pClassData;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f12:	60bb      	str	r3, [r7, #8]

    hhid->state = CUSTOM_HID_IDLE;
 8008f14:	68bb      	ldr	r3, [r7, #8]
 8008f16:	2200      	movs	r2, #0
 8008f18:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->Init();
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008f22:	685b      	ldr	r3, [r3, #4]
 8008f24:	4798      	blx	r3

    /* Prepare Out endpoint to receive 1st packet */
    USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 8008f26:	68ba      	ldr	r2, [r7, #8]
 8008f28:	2340      	movs	r3, #64	; 0x40
 8008f2a:	2101      	movs	r1, #1
 8008f2c:	6878      	ldr	r0, [r7, #4]
 8008f2e:	f009 ff58 	bl	8012de2 <USBD_LL_PrepareReceive>
                           USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);
  }

  return ret;
 8008f32:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f34:	4618      	mov	r0, r3
 8008f36:	3710      	adds	r7, #16
 8008f38:	46bd      	mov	sp, r7
 8008f3a:	bd80      	pop	{r7, pc}

08008f3c <USBD_CUSTOM_HID_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DeInit(USBD_HandleTypeDef *pdev,
                                       uint8_t cfgidx)
{
 8008f3c:	b580      	push	{r7, lr}
 8008f3e:	b082      	sub	sp, #8
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	6078      	str	r0, [r7, #4]
 8008f44:	460b      	mov	r3, r1
 8008f46:	70fb      	strb	r3, [r7, #3]
  /* Close CUSTOM_HID EP IN */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPIN_ADDR);
 8008f48:	2181      	movs	r1, #129	; 0x81
 8008f4a:	6878      	ldr	r0, [r7, #4]
 8008f4c:	f009 fe85 	bl	8012c5a <USBD_LL_CloseEP>
  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 0U;
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	2200      	movs	r2, #0
 8008f54:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close CUSTOM_HID EP OUT */
  USBD_LL_CloseEP(pdev, CUSTOM_HID_EPOUT_ADDR);
 8008f56:	2101      	movs	r1, #1
 8008f58:	6878      	ldr	r0, [r7, #4]
 8008f5a:	f009 fe7e 	bl	8012c5a <USBD_LL_CloseEP>
  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 0U;
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	2200      	movs	r2, #0
 8008f62:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* FRee allocated memory */
  if (pdev->pClassData != NULL)
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d00e      	beq.n	8008f8e <USBD_CUSTOM_HID_DeInit+0x52>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->DeInit();
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008f76:	689b      	ldr	r3, [r3, #8]
 8008f78:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f80:	4618      	mov	r0, r3
 8008f82:	f009 ff5d 	bl	8012e40 <USBD_static_free>
    pdev->pClassData = NULL;
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	2200      	movs	r2, #0
 8008f8a:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }
  return USBD_OK;
 8008f8e:	2300      	movs	r3, #0
}
 8008f90:	4618      	mov	r0, r3
 8008f92:	3708      	adds	r7, #8
 8008f94:	46bd      	mov	sp, r7
 8008f96:	bd80      	pop	{r7, pc}

08008f98 <USBD_CUSTOM_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_Setup(USBD_HandleTypeDef *pdev,
                                      USBD_SetupReqTypedef *req)
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b088      	sub	sp, #32
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]
 8008fa0:	6039      	str	r1, [r7, #0]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008fa8:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 8008faa:	2300      	movs	r3, #0
 8008fac:	83fb      	strh	r3, [r7, #30]
  uint8_t  *pbuf = NULL;
 8008fae:	2300      	movs	r3, #0
 8008fb0:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	81fb      	strh	r3, [r7, #14]
  uint8_t ret = USBD_OK;
 8008fb6:	2300      	movs	r3, #0
 8008fb8:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008fba:	683b      	ldr	r3, [r7, #0]
 8008fbc:	781b      	ldrb	r3, [r3, #0]
 8008fbe:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d051      	beq.n	800906a <USBD_CUSTOM_HID_Setup+0xd2>
 8008fc6:	2b20      	cmp	r3, #32
 8008fc8:	f040 80d8 	bne.w	800917c <USBD_CUSTOM_HID_Setup+0x1e4>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 8008fcc:	683b      	ldr	r3, [r7, #0]
 8008fce:	785b      	ldrb	r3, [r3, #1]
 8008fd0:	3b02      	subs	r3, #2
 8008fd2:	2b09      	cmp	r3, #9
 8008fd4:	d841      	bhi.n	800905a <USBD_CUSTOM_HID_Setup+0xc2>
 8008fd6:	a201      	add	r2, pc, #4	; (adr r2, 8008fdc <USBD_CUSTOM_HID_Setup+0x44>)
 8008fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fdc:	08009035 	.word	0x08009035
 8008fe0:	08009013 	.word	0x08009013
 8008fe4:	0800905b 	.word	0x0800905b
 8008fe8:	0800905b 	.word	0x0800905b
 8008fec:	0800905b 	.word	0x0800905b
 8008ff0:	0800905b 	.word	0x0800905b
 8008ff4:	0800905b 	.word	0x0800905b
 8008ff8:	08009045 	.word	0x08009045
 8008ffc:	08009023 	.word	0x08009023
 8009000:	08009005 	.word	0x08009005
      {
        case CUSTOM_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	885b      	ldrh	r3, [r3, #2]
 8009008:	b2db      	uxtb	r3, r3
 800900a:	461a      	mov	r2, r3
 800900c:	693b      	ldr	r3, [r7, #16]
 800900e:	641a      	str	r2, [r3, #64]	; 0x40
          break;
 8009010:	e02a      	b.n	8009068 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_GET_PROTOCOL:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->Protocol, 1U);
 8009012:	693b      	ldr	r3, [r7, #16]
 8009014:	3340      	adds	r3, #64	; 0x40
 8009016:	2201      	movs	r2, #1
 8009018:	4619      	mov	r1, r3
 800901a:	6878      	ldr	r0, [r7, #4]
 800901c:	f001 f992 	bl	800a344 <USBD_CtlSendData>
          break;
 8009020:	e022      	b.n	8009068 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 8009022:	683b      	ldr	r3, [r7, #0]
 8009024:	885b      	ldrh	r3, [r3, #2]
 8009026:	0a1b      	lsrs	r3, r3, #8
 8009028:	b29b      	uxth	r3, r3
 800902a:	b2db      	uxtb	r3, r3
 800902c:	461a      	mov	r2, r3
 800902e:	693b      	ldr	r3, [r7, #16]
 8009030:	645a      	str	r2, [r3, #68]	; 0x44
          break;
 8009032:	e019      	b.n	8009068 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_GET_IDLE:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->IdleState, 1U);
 8009034:	693b      	ldr	r3, [r7, #16]
 8009036:	3344      	adds	r3, #68	; 0x44
 8009038:	2201      	movs	r2, #1
 800903a:	4619      	mov	r1, r3
 800903c:	6878      	ldr	r0, [r7, #4]
 800903e:	f001 f981 	bl	800a344 <USBD_CtlSendData>
          break;
 8009042:	e011      	b.n	8009068 <USBD_CUSTOM_HID_Setup+0xd0>

        case CUSTOM_HID_REQ_SET_REPORT:
          hhid->IsReportAvailable = 1U;
 8009044:	693b      	ldr	r3, [r7, #16]
 8009046:	2201      	movs	r2, #1
 8009048:	64da      	str	r2, [r3, #76]	; 0x4c
          USBD_CtlPrepareRx(pdev, hhid->Report_buf, req->wLength);
 800904a:	6939      	ldr	r1, [r7, #16]
 800904c:	683b      	ldr	r3, [r7, #0]
 800904e:	88db      	ldrh	r3, [r3, #6]
 8009050:	461a      	mov	r2, r3
 8009052:	6878      	ldr	r0, [r7, #4]
 8009054:	f001 f9a4 	bl	800a3a0 <USBD_CtlPrepareRx>
          break;
 8009058:	e006      	b.n	8009068 <USBD_CUSTOM_HID_Setup+0xd0>

        default:
          USBD_CtlError(pdev, req);
 800905a:	6839      	ldr	r1, [r7, #0]
 800905c:	6878      	ldr	r0, [r7, #4]
 800905e:	f001 f907 	bl	800a270 <USBD_CtlError>
          ret = USBD_FAIL;
 8009062:	2302      	movs	r3, #2
 8009064:	75fb      	strb	r3, [r7, #23]
          break;
 8009066:	bf00      	nop
      }
      break;
 8009068:	e08f      	b.n	800918a <USBD_CUSTOM_HID_Setup+0x1f2>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800906a:	683b      	ldr	r3, [r7, #0]
 800906c:	785b      	ldrb	r3, [r3, #1]
 800906e:	2b0b      	cmp	r3, #11
 8009070:	d87c      	bhi.n	800916c <USBD_CUSTOM_HID_Setup+0x1d4>
 8009072:	a201      	add	r2, pc, #4	; (adr r2, 8009078 <USBD_CUSTOM_HID_Setup+0xe0>)
 8009074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009078:	080090a9 	.word	0x080090a9
 800907c:	0800916d 	.word	0x0800916d
 8009080:	0800916d 	.word	0x0800916d
 8009084:	0800916d 	.word	0x0800916d
 8009088:	0800916d 	.word	0x0800916d
 800908c:	0800916d 	.word	0x0800916d
 8009090:	080090d1 	.word	0x080090d1
 8009094:	0800916d 	.word	0x0800916d
 8009098:	0800916d 	.word	0x0800916d
 800909c:	0800916d 	.word	0x0800916d
 80090a0:	0800911f 	.word	0x0800911f
 80090a4:	08009147 	.word	0x08009147
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80090ae:	2b03      	cmp	r3, #3
 80090b0:	d107      	bne.n	80090c2 <USBD_CUSTOM_HID_Setup+0x12a>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 80090b2:	f107 030e 	add.w	r3, r7, #14
 80090b6:	2202      	movs	r2, #2
 80090b8:	4619      	mov	r1, r3
 80090ba:	6878      	ldr	r0, [r7, #4]
 80090bc:	f001 f942 	bl	800a344 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80090c0:	e05b      	b.n	800917a <USBD_CUSTOM_HID_Setup+0x1e2>
            USBD_CtlError(pdev, req);
 80090c2:	6839      	ldr	r1, [r7, #0]
 80090c4:	6878      	ldr	r0, [r7, #4]
 80090c6:	f001 f8d3 	bl	800a270 <USBD_CtlError>
            ret = USBD_FAIL;
 80090ca:	2302      	movs	r3, #2
 80090cc:	75fb      	strb	r3, [r7, #23]
          break;
 80090ce:	e054      	b.n	800917a <USBD_CUSTOM_HID_Setup+0x1e2>

        case USB_REQ_GET_DESCRIPTOR:
          if (req->wValue >> 8 == CUSTOM_HID_REPORT_DESC)
 80090d0:	683b      	ldr	r3, [r7, #0]
 80090d2:	885b      	ldrh	r3, [r3, #2]
 80090d4:	0a1b      	lsrs	r3, r3, #8
 80090d6:	b29b      	uxth	r3, r3
 80090d8:	2b22      	cmp	r3, #34	; 0x22
 80090da:	d10b      	bne.n	80090f4 <USBD_CUSTOM_HID_Setup+0x15c>
          {
            len = MIN(USBD_CUSTOM_HID_REPORT_DESC_SIZE, req->wLength);
 80090dc:	683b      	ldr	r3, [r7, #0]
 80090de:	88db      	ldrh	r3, [r3, #6]
 80090e0:	2b22      	cmp	r3, #34	; 0x22
 80090e2:	bf28      	it	cs
 80090e4:	2322      	movcs	r3, #34	; 0x22
 80090e6:	83fb      	strh	r3, [r7, #30]
            pbuf = ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->pReport;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	61bb      	str	r3, [r7, #24]
 80090f2:	e00d      	b.n	8009110 <USBD_CUSTOM_HID_Setup+0x178>
          }
          else
          {
            if (req->wValue >> 8 == CUSTOM_HID_DESCRIPTOR_TYPE)
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	885b      	ldrh	r3, [r3, #2]
 80090f8:	0a1b      	lsrs	r3, r3, #8
 80090fa:	b29b      	uxth	r3, r3
 80090fc:	2b21      	cmp	r3, #33	; 0x21
 80090fe:	d107      	bne.n	8009110 <USBD_CUSTOM_HID_Setup+0x178>
            {
              pbuf = USBD_CUSTOM_HID_Desc;
 8009100:	4b24      	ldr	r3, [pc, #144]	; (8009194 <USBD_CUSTOM_HID_Setup+0x1fc>)
 8009102:	61bb      	str	r3, [r7, #24]
              len = MIN(USB_CUSTOM_HID_DESC_SIZ, req->wLength);
 8009104:	683b      	ldr	r3, [r7, #0]
 8009106:	88db      	ldrh	r3, [r3, #6]
 8009108:	2b09      	cmp	r3, #9
 800910a:	bf28      	it	cs
 800910c:	2309      	movcs	r3, #9
 800910e:	83fb      	strh	r3, [r7, #30]
            }
          }

          USBD_CtlSendData(pdev, pbuf, len);
 8009110:	8bfb      	ldrh	r3, [r7, #30]
 8009112:	461a      	mov	r2, r3
 8009114:	69b9      	ldr	r1, [r7, #24]
 8009116:	6878      	ldr	r0, [r7, #4]
 8009118:	f001 f914 	bl	800a344 <USBD_CtlSendData>
          break;
 800911c:	e02d      	b.n	800917a <USBD_CUSTOM_HID_Setup+0x1e2>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009124:	2b03      	cmp	r3, #3
 8009126:	d107      	bne.n	8009138 <USBD_CUSTOM_HID_Setup+0x1a0>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->AltSetting, 1U);
 8009128:	693b      	ldr	r3, [r7, #16]
 800912a:	3348      	adds	r3, #72	; 0x48
 800912c:	2201      	movs	r2, #1
 800912e:	4619      	mov	r1, r3
 8009130:	6878      	ldr	r0, [r7, #4]
 8009132:	f001 f907 	bl	800a344 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009136:	e020      	b.n	800917a <USBD_CUSTOM_HID_Setup+0x1e2>
            USBD_CtlError(pdev, req);
 8009138:	6839      	ldr	r1, [r7, #0]
 800913a:	6878      	ldr	r0, [r7, #4]
 800913c:	f001 f898 	bl	800a270 <USBD_CtlError>
            ret = USBD_FAIL;
 8009140:	2302      	movs	r3, #2
 8009142:	75fb      	strb	r3, [r7, #23]
          break;
 8009144:	e019      	b.n	800917a <USBD_CUSTOM_HID_Setup+0x1e2>

        case USB_REQ_SET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800914c:	2b03      	cmp	r3, #3
 800914e:	d106      	bne.n	800915e <USBD_CUSTOM_HID_Setup+0x1c6>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 8009150:	683b      	ldr	r3, [r7, #0]
 8009152:	885b      	ldrh	r3, [r3, #2]
 8009154:	b2db      	uxtb	r3, r3
 8009156:	461a      	mov	r2, r3
 8009158:	693b      	ldr	r3, [r7, #16]
 800915a:	649a      	str	r2, [r3, #72]	; 0x48
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800915c:	e00d      	b.n	800917a <USBD_CUSTOM_HID_Setup+0x1e2>
            USBD_CtlError(pdev, req);
 800915e:	6839      	ldr	r1, [r7, #0]
 8009160:	6878      	ldr	r0, [r7, #4]
 8009162:	f001 f885 	bl	800a270 <USBD_CtlError>
            ret = USBD_FAIL;
 8009166:	2302      	movs	r3, #2
 8009168:	75fb      	strb	r3, [r7, #23]
          break;
 800916a:	e006      	b.n	800917a <USBD_CUSTOM_HID_Setup+0x1e2>

        default:
          USBD_CtlError(pdev, req);
 800916c:	6839      	ldr	r1, [r7, #0]
 800916e:	6878      	ldr	r0, [r7, #4]
 8009170:	f001 f87e 	bl	800a270 <USBD_CtlError>
          ret = USBD_FAIL;
 8009174:	2302      	movs	r3, #2
 8009176:	75fb      	strb	r3, [r7, #23]
          break;
 8009178:	bf00      	nop
      }
      break;
 800917a:	e006      	b.n	800918a <USBD_CUSTOM_HID_Setup+0x1f2>

    default:
      USBD_CtlError(pdev, req);
 800917c:	6839      	ldr	r1, [r7, #0]
 800917e:	6878      	ldr	r0, [r7, #4]
 8009180:	f001 f876 	bl	800a270 <USBD_CtlError>
      ret = USBD_FAIL;
 8009184:	2302      	movs	r3, #2
 8009186:	75fb      	strb	r3, [r7, #23]
      break;
 8009188:	bf00      	nop
  }
  return ret;
 800918a:	7dfb      	ldrb	r3, [r7, #23]
}
 800918c:	4618      	mov	r0, r3
 800918e:	3720      	adds	r7, #32
 8009190:	46bd      	mov	sp, r7
 8009192:	bd80      	pop	{r7, pc}
 8009194:	200000c8 	.word	0x200000c8

08009198 <USBD_CUSTOM_HID_SendReport>:
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_SendReport(USBD_HandleTypeDef  *pdev,
                                   uint8_t *report,
                                   uint16_t len)
{
 8009198:	b580      	push	{r7, lr}
 800919a:	b086      	sub	sp, #24
 800919c:	af00      	add	r7, sp, #0
 800919e:	60f8      	str	r0, [r7, #12]
 80091a0:	60b9      	str	r1, [r7, #8]
 80091a2:	4613      	mov	r3, r2
 80091a4:	80fb      	strh	r3, [r7, #6]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80091ac:	617b      	str	r3, [r7, #20]

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80091b4:	2b03      	cmp	r3, #3
 80091b6:	d111      	bne.n	80091dc <USBD_CUSTOM_HID_SendReport+0x44>
  {
    if (hhid->state == CUSTOM_HID_IDLE)
 80091b8:	697b      	ldr	r3, [r7, #20]
 80091ba:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d10a      	bne.n	80091d8 <USBD_CUSTOM_HID_SendReport+0x40>
    {
      hhid->state = CUSTOM_HID_BUSY;
 80091c2:	697b      	ldr	r3, [r7, #20]
 80091c4:	2201      	movs	r2, #1
 80091c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      USBD_LL_Transmit(pdev, CUSTOM_HID_EPIN_ADDR, report, len);
 80091ca:	88fb      	ldrh	r3, [r7, #6]
 80091cc:	68ba      	ldr	r2, [r7, #8]
 80091ce:	2181      	movs	r1, #129	; 0x81
 80091d0:	68f8      	ldr	r0, [r7, #12]
 80091d2:	f009 fde3 	bl	8012d9c <USBD_LL_Transmit>
 80091d6:	e001      	b.n	80091dc <USBD_CUSTOM_HID_SendReport+0x44>
    }
    else
    {
      return USBD_BUSY;
 80091d8:	2301      	movs	r3, #1
 80091da:	e000      	b.n	80091de <USBD_CUSTOM_HID_SendReport+0x46>
    }
  }
  return USBD_OK;
 80091dc:	2300      	movs	r3, #0
}
 80091de:	4618      	mov	r0, r3
 80091e0:	3718      	adds	r7, #24
 80091e2:	46bd      	mov	sp, r7
 80091e4:	bd80      	pop	{r7, pc}
	...

080091e8 <USBD_CUSTOM_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetFSCfgDesc(uint16_t *length)
{
 80091e8:	b480      	push	{r7}
 80091ea:	b083      	sub	sp, #12
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_CfgFSDesc);
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	2229      	movs	r2, #41	; 0x29
 80091f4:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgFSDesc;
 80091f6:	4b03      	ldr	r3, [pc, #12]	; (8009204 <USBD_CUSTOM_HID_GetFSCfgDesc+0x1c>)
}
 80091f8:	4618      	mov	r0, r3
 80091fa:	370c      	adds	r7, #12
 80091fc:	46bd      	mov	sp, r7
 80091fe:	bc80      	pop	{r7}
 8009200:	4770      	bx	lr
 8009202:	bf00      	nop
 8009204:	20000044 	.word	0x20000044

08009208 <USBD_CUSTOM_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetHSCfgDesc(uint16_t *length)
{
 8009208:	b480      	push	{r7}
 800920a:	b083      	sub	sp, #12
 800920c:	af00      	add	r7, sp, #0
 800920e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_CfgHSDesc);
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	2229      	movs	r2, #41	; 0x29
 8009214:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_CfgHSDesc;
 8009216:	4b03      	ldr	r3, [pc, #12]	; (8009224 <USBD_CUSTOM_HID_GetHSCfgDesc+0x1c>)
}
 8009218:	4618      	mov	r0, r3
 800921a:	370c      	adds	r7, #12
 800921c:	46bd      	mov	sp, r7
 800921e:	bc80      	pop	{r7}
 8009220:	4770      	bx	lr
 8009222:	bf00      	nop
 8009224:	20000070 	.word	0x20000070

08009228 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CUSTOM_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009228:	b480      	push	{r7}
 800922a:	b083      	sub	sp, #12
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_OtherSpeedCfgDesc);
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	2229      	movs	r2, #41	; 0x29
 8009234:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_OtherSpeedCfgDesc;
 8009236:	4b03      	ldr	r3, [pc, #12]	; (8009244 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x1c>)
}
 8009238:	4618      	mov	r0, r3
 800923a:	370c      	adds	r7, #12
 800923c:	46bd      	mov	sp, r7
 800923e:	bc80      	pop	{r7}
 8009240:	4770      	bx	lr
 8009242:	bf00      	nop
 8009244:	2000009c 	.word	0x2000009c

08009248 <USBD_CUSTOM_HID_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataIn(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum)
{
 8009248:	b480      	push	{r7}
 800924a:	b083      	sub	sp, #12
 800924c:	af00      	add	r7, sp, #0
 800924e:	6078      	str	r0, [r7, #4]
 8009250:	460b      	mov	r3, r1
 8009252:	70fb      	strb	r3, [r7, #3]
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData)->state = CUSTOM_HID_IDLE;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800925a:	2200      	movs	r2, #0
 800925c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return USBD_OK;
 8009260:	2300      	movs	r3, #0
}
 8009262:	4618      	mov	r0, r3
 8009264:	370c      	adds	r7, #12
 8009266:	46bd      	mov	sp, r7
 8009268:	bc80      	pop	{r7}
 800926a:	4770      	bx	lr

0800926c <USBD_CUSTOM_HID_DataOut>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_CUSTOM_HID_DataOut(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum)
{
 800926c:	b580      	push	{r7, lr}
 800926e:	b084      	sub	sp, #16
 8009270:	af00      	add	r7, sp, #0
 8009272:	6078      	str	r0, [r7, #4]
 8009274:	460b      	mov	r3, r1
 8009276:	70fb      	strb	r3, [r7, #3]

  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800927e:	60fb      	str	r3, [r7, #12]

  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009286:	68db      	ldr	r3, [r3, #12]
 8009288:	68fa      	ldr	r2, [r7, #12]
 800928a:	7810      	ldrb	r0, [r2, #0]
 800928c:	68fa      	ldr	r2, [r7, #12]
 800928e:	7852      	ldrb	r2, [r2, #1]
 8009290:	4611      	mov	r1, r2
 8009292:	4798      	blx	r3
                                                            hhid->Report_buf[1]);

  USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 8009294:	68fa      	ldr	r2, [r7, #12]
 8009296:	2340      	movs	r3, #64	; 0x40
 8009298:	2101      	movs	r1, #1
 800929a:	6878      	ldr	r0, [r7, #4]
 800929c:	f009 fda1 	bl	8012de2 <USBD_LL_PrepareReceive>
                         USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);

  return USBD_OK;
 80092a0:	2300      	movs	r3, #0
}
 80092a2:	4618      	mov	r0, r3
 80092a4:	3710      	adds	r7, #16
 80092a6:	46bd      	mov	sp, r7
 80092a8:	bd80      	pop	{r7, pc}

080092aa <USBD_CUSTOM_HID_EP0_RxReady>:
  *         Handles control request data.
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80092aa:	b580      	push	{r7, lr}
 80092ac:	b084      	sub	sp, #16
 80092ae:	af00      	add	r7, sp, #0
 80092b0:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef     *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80092b8:	60fb      	str	r3, [r7, #12]

  if (hhid->IsReportAvailable == 1U)
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80092be:	2b01      	cmp	r3, #1
 80092c0:	d10c      	bne.n	80092dc <USBD_CUSTOM_HID_EP0_RxReady+0x32>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80092c8:	68db      	ldr	r3, [r3, #12]
 80092ca:	68fa      	ldr	r2, [r7, #12]
 80092cc:	7810      	ldrb	r0, [r2, #0]
 80092ce:	68fa      	ldr	r2, [r7, #12]
 80092d0:	7852      	ldrb	r2, [r2, #1]
 80092d2:	4611      	mov	r1, r2
 80092d4:	4798      	blx	r3
                                                              hhid->Report_buf[1]);
    hhid->IsReportAvailable = 0U;
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	2200      	movs	r2, #0
 80092da:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return USBD_OK;
 80092dc:	2300      	movs	r3, #0
}
 80092de:	4618      	mov	r0, r3
 80092e0:	3710      	adds	r7, #16
 80092e2:	46bd      	mov	sp, r7
 80092e4:	bd80      	pop	{r7, pc}
	...

080092e8 <USBD_CUSTOM_HID_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_CUSTOM_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 80092e8:	b480      	push	{r7}
 80092ea:	b083      	sub	sp, #12
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CUSTOM_HID_DeviceQualifierDesc);
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	220a      	movs	r2, #10
 80092f4:	801a      	strh	r2, [r3, #0]
  return USBD_CUSTOM_HID_DeviceQualifierDesc;
 80092f6:	4b03      	ldr	r3, [pc, #12]	; (8009304 <USBD_CUSTOM_HID_GetDeviceQualifierDesc+0x1c>)
}
 80092f8:	4618      	mov	r0, r3
 80092fa:	370c      	adds	r7, #12
 80092fc:	46bd      	mov	sp, r7
 80092fe:	bc80      	pop	{r7}
 8009300:	4770      	bx	lr
 8009302:	bf00      	nop
 8009304:	200000d4 	.word	0x200000d4

08009308 <USBD_CUSTOM_HID_RegisterInterface>:
  * @param  fops: CUSTOMHID Interface callback
  * @retval status
  */
uint8_t  USBD_CUSTOM_HID_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                           USBD_CUSTOM_HID_ItfTypeDef *fops)
{
 8009308:	b480      	push	{r7}
 800930a:	b085      	sub	sp, #20
 800930c:	af00      	add	r7, sp, #0
 800930e:	6078      	str	r0, [r7, #4]
 8009310:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8009312:	2302      	movs	r3, #2
 8009314:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8009316:	683b      	ldr	r3, [r7, #0]
 8009318:	2b00      	cmp	r3, #0
 800931a:	d005      	beq.n	8009328 <USBD_CUSTOM_HID_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	683a      	ldr	r2, [r7, #0]
 8009320:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8009324:	2300      	movs	r3, #0
 8009326:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8009328:	7bfb      	ldrb	r3, [r7, #15]
}
 800932a:	4618      	mov	r0, r3
 800932c:	3714      	adds	r7, #20
 800932e:	46bd      	mov	sp, r7
 8009330:	bc80      	pop	{r7}
 8009332:	4770      	bx	lr

08009334 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009334:	b580      	push	{r7, lr}
 8009336:	b084      	sub	sp, #16
 8009338:	af00      	add	r7, sp, #0
 800933a:	60f8      	str	r0, [r7, #12]
 800933c:	60b9      	str	r1, [r7, #8]
 800933e:	4613      	mov	r3, r2
 8009340:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	2b00      	cmp	r3, #0
 8009346:	d101      	bne.n	800934c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8009348:	2302      	movs	r3, #2
 800934a:	e01a      	b.n	8009382 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009352:	2b00      	cmp	r3, #0
 8009354:	d003      	beq.n	800935e <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	2200      	movs	r2, #0
 800935a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800935e:	68bb      	ldr	r3, [r7, #8]
 8009360:	2b00      	cmp	r3, #0
 8009362:	d003      	beq.n	800936c <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	68ba      	ldr	r2, [r7, #8]
 8009368:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	2201      	movs	r2, #1
 8009370:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	79fa      	ldrb	r2, [r7, #7]
 8009378:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800937a:	68f8      	ldr	r0, [r7, #12]
 800937c:	f009 fbdc 	bl	8012b38 <USBD_LL_Init>

  return USBD_OK;
 8009380:	2300      	movs	r3, #0
}
 8009382:	4618      	mov	r0, r3
 8009384:	3710      	adds	r7, #16
 8009386:	46bd      	mov	sp, r7
 8009388:	bd80      	pop	{r7, pc}

0800938a <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800938a:	b480      	push	{r7}
 800938c:	b085      	sub	sp, #20
 800938e:	af00      	add	r7, sp, #0
 8009390:	6078      	str	r0, [r7, #4]
 8009392:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8009394:	2300      	movs	r3, #0
 8009396:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8009398:	683b      	ldr	r3, [r7, #0]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d006      	beq.n	80093ac <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	683a      	ldr	r2, [r7, #0]
 80093a2:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 80093a6:	2300      	movs	r3, #0
 80093a8:	73fb      	strb	r3, [r7, #15]
 80093aa:	e001      	b.n	80093b0 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 80093ac:	2302      	movs	r3, #2
 80093ae:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80093b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80093b2:	4618      	mov	r0, r3
 80093b4:	3714      	adds	r7, #20
 80093b6:	46bd      	mov	sp, r7
 80093b8:	bc80      	pop	{r7}
 80093ba:	4770      	bx	lr

080093bc <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 80093bc:	b580      	push	{r7, lr}
 80093be:	b082      	sub	sp, #8
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 80093c4:	6878      	ldr	r0, [r7, #4]
 80093c6:	f009 fc07 	bl	8012bd8 <USBD_LL_Start>

  return USBD_OK;
 80093ca:	2300      	movs	r3, #0
}
 80093cc:	4618      	mov	r0, r3
 80093ce:	3708      	adds	r7, #8
 80093d0:	46bd      	mov	sp, r7
 80093d2:	bd80      	pop	{r7, pc}

080093d4 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80093d4:	b480      	push	{r7}
 80093d6:	b083      	sub	sp, #12
 80093d8:	af00      	add	r7, sp, #0
 80093da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80093dc:	2300      	movs	r3, #0
}
 80093de:	4618      	mov	r0, r3
 80093e0:	370c      	adds	r7, #12
 80093e2:	46bd      	mov	sp, r7
 80093e4:	bc80      	pop	{r7}
 80093e6:	4770      	bx	lr

080093e8 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b084      	sub	sp, #16
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
 80093f0:	460b      	mov	r3, r1
 80093f2:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80093f4:	2302      	movs	r3, #2
 80093f6:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d00c      	beq.n	800941c <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	78fa      	ldrb	r2, [r7, #3]
 800940c:	4611      	mov	r1, r2
 800940e:	6878      	ldr	r0, [r7, #4]
 8009410:	4798      	blx	r3
 8009412:	4603      	mov	r3, r0
 8009414:	2b00      	cmp	r3, #0
 8009416:	d101      	bne.n	800941c <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8009418:	2300      	movs	r3, #0
 800941a:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800941c:	7bfb      	ldrb	r3, [r7, #15]
}
 800941e:	4618      	mov	r0, r3
 8009420:	3710      	adds	r7, #16
 8009422:	46bd      	mov	sp, r7
 8009424:	bd80      	pop	{r7, pc}

08009426 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009426:	b580      	push	{r7, lr}
 8009428:	b082      	sub	sp, #8
 800942a:	af00      	add	r7, sp, #0
 800942c:	6078      	str	r0, [r7, #4]
 800942e:	460b      	mov	r3, r1
 8009430:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009438:	685b      	ldr	r3, [r3, #4]
 800943a:	78fa      	ldrb	r2, [r7, #3]
 800943c:	4611      	mov	r1, r2
 800943e:	6878      	ldr	r0, [r7, #4]
 8009440:	4798      	blx	r3

  return USBD_OK;
 8009442:	2300      	movs	r3, #0
}
 8009444:	4618      	mov	r0, r3
 8009446:	3708      	adds	r7, #8
 8009448:	46bd      	mov	sp, r7
 800944a:	bd80      	pop	{r7, pc}

0800944c <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800944c:	b580      	push	{r7, lr}
 800944e:	b082      	sub	sp, #8
 8009450:	af00      	add	r7, sp, #0
 8009452:	6078      	str	r0, [r7, #4]
 8009454:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800945c:	6839      	ldr	r1, [r7, #0]
 800945e:	4618      	mov	r0, r3
 8009460:	f000 feca 	bl	800a1f8 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	2201      	movs	r2, #1
 8009468:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009472:	461a      	mov	r2, r3
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8009480:	f003 031f 	and.w	r3, r3, #31
 8009484:	2b01      	cmp	r3, #1
 8009486:	d00c      	beq.n	80094a2 <USBD_LL_SetupStage+0x56>
 8009488:	2b01      	cmp	r3, #1
 800948a:	d302      	bcc.n	8009492 <USBD_LL_SetupStage+0x46>
 800948c:	2b02      	cmp	r3, #2
 800948e:	d010      	beq.n	80094b2 <USBD_LL_SetupStage+0x66>
 8009490:	e017      	b.n	80094c2 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009498:	4619      	mov	r1, r3
 800949a:	6878      	ldr	r0, [r7, #4]
 800949c:	f000 f9ca 	bl	8009834 <USBD_StdDevReq>
      break;
 80094a0:	e01a      	b.n	80094d8 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80094a8:	4619      	mov	r1, r3
 80094aa:	6878      	ldr	r0, [r7, #4]
 80094ac:	f000 fa2c 	bl	8009908 <USBD_StdItfReq>
      break;
 80094b0:	e012      	b.n	80094d8 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80094b8:	4619      	mov	r1, r3
 80094ba:	6878      	ldr	r0, [r7, #4]
 80094bc:	f000 fa6a 	bl	8009994 <USBD_StdEPReq>
      break;
 80094c0:	e00a      	b.n	80094d8 <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80094c8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80094cc:	b2db      	uxtb	r3, r3
 80094ce:	4619      	mov	r1, r3
 80094d0:	6878      	ldr	r0, [r7, #4]
 80094d2:	f009 fbe1 	bl	8012c98 <USBD_LL_StallEP>
      break;
 80094d6:	bf00      	nop
  }

  return USBD_OK;
 80094d8:	2300      	movs	r3, #0
}
 80094da:	4618      	mov	r0, r3
 80094dc:	3708      	adds	r7, #8
 80094de:	46bd      	mov	sp, r7
 80094e0:	bd80      	pop	{r7, pc}

080094e2 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80094e2:	b580      	push	{r7, lr}
 80094e4:	b086      	sub	sp, #24
 80094e6:	af00      	add	r7, sp, #0
 80094e8:	60f8      	str	r0, [r7, #12]
 80094ea:	460b      	mov	r3, r1
 80094ec:	607a      	str	r2, [r7, #4]
 80094ee:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80094f0:	7afb      	ldrb	r3, [r7, #11]
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d14b      	bne.n	800958e <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80094fc:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009504:	2b03      	cmp	r3, #3
 8009506:	d134      	bne.n	8009572 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8009508:	697b      	ldr	r3, [r7, #20]
 800950a:	68da      	ldr	r2, [r3, #12]
 800950c:	697b      	ldr	r3, [r7, #20]
 800950e:	691b      	ldr	r3, [r3, #16]
 8009510:	429a      	cmp	r2, r3
 8009512:	d919      	bls.n	8009548 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8009514:	697b      	ldr	r3, [r7, #20]
 8009516:	68da      	ldr	r2, [r3, #12]
 8009518:	697b      	ldr	r3, [r7, #20]
 800951a:	691b      	ldr	r3, [r3, #16]
 800951c:	1ad2      	subs	r2, r2, r3
 800951e:	697b      	ldr	r3, [r7, #20]
 8009520:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009522:	697b      	ldr	r3, [r7, #20]
 8009524:	68da      	ldr	r2, [r3, #12]
 8009526:	697b      	ldr	r3, [r7, #20]
 8009528:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800952a:	429a      	cmp	r2, r3
 800952c:	d203      	bcs.n	8009536 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800952e:	697b      	ldr	r3, [r7, #20]
 8009530:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8009532:	b29b      	uxth	r3, r3
 8009534:	e002      	b.n	800953c <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009536:	697b      	ldr	r3, [r7, #20]
 8009538:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800953a:	b29b      	uxth	r3, r3
 800953c:	461a      	mov	r2, r3
 800953e:	6879      	ldr	r1, [r7, #4]
 8009540:	68f8      	ldr	r0, [r7, #12]
 8009542:	f000 ff4b 	bl	800a3dc <USBD_CtlContinueRx>
 8009546:	e038      	b.n	80095ba <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800954e:	691b      	ldr	r3, [r3, #16]
 8009550:	2b00      	cmp	r3, #0
 8009552:	d00a      	beq.n	800956a <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800955a:	2b03      	cmp	r3, #3
 800955c:	d105      	bne.n	800956a <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009564:	691b      	ldr	r3, [r3, #16]
 8009566:	68f8      	ldr	r0, [r7, #12]
 8009568:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800956a:	68f8      	ldr	r0, [r7, #12]
 800956c:	f000 ff48 	bl	800a400 <USBD_CtlSendStatus>
 8009570:	e023      	b.n	80095ba <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009578:	2b05      	cmp	r3, #5
 800957a:	d11e      	bne.n	80095ba <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	2200      	movs	r2, #0
 8009580:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8009584:	2100      	movs	r1, #0
 8009586:	68f8      	ldr	r0, [r7, #12]
 8009588:	f009 fb86 	bl	8012c98 <USBD_LL_StallEP>
 800958c:	e015      	b.n	80095ba <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009594:	699b      	ldr	r3, [r3, #24]
 8009596:	2b00      	cmp	r3, #0
 8009598:	d00d      	beq.n	80095b6 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80095a0:	2b03      	cmp	r3, #3
 80095a2:	d108      	bne.n	80095b6 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80095aa:	699b      	ldr	r3, [r3, #24]
 80095ac:	7afa      	ldrb	r2, [r7, #11]
 80095ae:	4611      	mov	r1, r2
 80095b0:	68f8      	ldr	r0, [r7, #12]
 80095b2:	4798      	blx	r3
 80095b4:	e001      	b.n	80095ba <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80095b6:	2302      	movs	r3, #2
 80095b8:	e000      	b.n	80095bc <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 80095ba:	2300      	movs	r3, #0
}
 80095bc:	4618      	mov	r0, r3
 80095be:	3718      	adds	r7, #24
 80095c0:	46bd      	mov	sp, r7
 80095c2:	bd80      	pop	{r7, pc}

080095c4 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80095c4:	b580      	push	{r7, lr}
 80095c6:	b086      	sub	sp, #24
 80095c8:	af00      	add	r7, sp, #0
 80095ca:	60f8      	str	r0, [r7, #12]
 80095cc:	460b      	mov	r3, r1
 80095ce:	607a      	str	r2, [r7, #4]
 80095d0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80095d2:	7afb      	ldrb	r3, [r7, #11]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d17f      	bne.n	80096d8 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	3314      	adds	r3, #20
 80095dc:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80095e4:	2b02      	cmp	r3, #2
 80095e6:	d15c      	bne.n	80096a2 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 80095e8:	697b      	ldr	r3, [r7, #20]
 80095ea:	68da      	ldr	r2, [r3, #12]
 80095ec:	697b      	ldr	r3, [r7, #20]
 80095ee:	691b      	ldr	r3, [r3, #16]
 80095f0:	429a      	cmp	r2, r3
 80095f2:	d915      	bls.n	8009620 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 80095f4:	697b      	ldr	r3, [r7, #20]
 80095f6:	68da      	ldr	r2, [r3, #12]
 80095f8:	697b      	ldr	r3, [r7, #20]
 80095fa:	691b      	ldr	r3, [r3, #16]
 80095fc:	1ad2      	subs	r2, r2, r3
 80095fe:	697b      	ldr	r3, [r7, #20]
 8009600:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8009602:	697b      	ldr	r3, [r7, #20]
 8009604:	68db      	ldr	r3, [r3, #12]
 8009606:	b29b      	uxth	r3, r3
 8009608:	461a      	mov	r2, r3
 800960a:	6879      	ldr	r1, [r7, #4]
 800960c:	68f8      	ldr	r0, [r7, #12]
 800960e:	f000 feb5 	bl	800a37c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009612:	2300      	movs	r3, #0
 8009614:	2200      	movs	r2, #0
 8009616:	2100      	movs	r1, #0
 8009618:	68f8      	ldr	r0, [r7, #12]
 800961a:	f009 fbe2 	bl	8012de2 <USBD_LL_PrepareReceive>
 800961e:	e04e      	b.n	80096be <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009620:	697b      	ldr	r3, [r7, #20]
 8009622:	689b      	ldr	r3, [r3, #8]
 8009624:	697a      	ldr	r2, [r7, #20]
 8009626:	6912      	ldr	r2, [r2, #16]
 8009628:	fbb3 f1f2 	udiv	r1, r3, r2
 800962c:	fb02 f201 	mul.w	r2, r2, r1
 8009630:	1a9b      	subs	r3, r3, r2
 8009632:	2b00      	cmp	r3, #0
 8009634:	d11c      	bne.n	8009670 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8009636:	697b      	ldr	r3, [r7, #20]
 8009638:	689a      	ldr	r2, [r3, #8]
 800963a:	697b      	ldr	r3, [r7, #20]
 800963c:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800963e:	429a      	cmp	r2, r3
 8009640:	d316      	bcc.n	8009670 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8009642:	697b      	ldr	r3, [r7, #20]
 8009644:	689a      	ldr	r2, [r3, #8]
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800964c:	429a      	cmp	r2, r3
 800964e:	d20f      	bcs.n	8009670 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009650:	2200      	movs	r2, #0
 8009652:	2100      	movs	r1, #0
 8009654:	68f8      	ldr	r0, [r7, #12]
 8009656:	f000 fe91 	bl	800a37c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	2200      	movs	r2, #0
 800965e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009662:	2300      	movs	r3, #0
 8009664:	2200      	movs	r2, #0
 8009666:	2100      	movs	r1, #0
 8009668:	68f8      	ldr	r0, [r7, #12]
 800966a:	f009 fbba 	bl	8012de2 <USBD_LL_PrepareReceive>
 800966e:	e026      	b.n	80096be <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009676:	68db      	ldr	r3, [r3, #12]
 8009678:	2b00      	cmp	r3, #0
 800967a:	d00a      	beq.n	8009692 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009682:	2b03      	cmp	r3, #3
 8009684:	d105      	bne.n	8009692 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800968c:	68db      	ldr	r3, [r3, #12]
 800968e:	68f8      	ldr	r0, [r7, #12]
 8009690:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8009692:	2180      	movs	r1, #128	; 0x80
 8009694:	68f8      	ldr	r0, [r7, #12]
 8009696:	f009 faff 	bl	8012c98 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800969a:	68f8      	ldr	r0, [r7, #12]
 800969c:	f000 fec3 	bl	800a426 <USBD_CtlReceiveStatus>
 80096a0:	e00d      	b.n	80096be <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80096a8:	2b04      	cmp	r3, #4
 80096aa:	d004      	beq.n	80096b6 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d103      	bne.n	80096be <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 80096b6:	2180      	movs	r1, #128	; 0x80
 80096b8:	68f8      	ldr	r0, [r7, #12]
 80096ba:	f009 faed 	bl	8012c98 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 80096c4:	2b01      	cmp	r3, #1
 80096c6:	d11d      	bne.n	8009704 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 80096c8:	68f8      	ldr	r0, [r7, #12]
 80096ca:	f7ff fe83 	bl	80093d4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	2200      	movs	r2, #0
 80096d2:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 80096d6:	e015      	b.n	8009704 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80096de:	695b      	ldr	r3, [r3, #20]
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d00d      	beq.n	8009700 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80096ea:	2b03      	cmp	r3, #3
 80096ec:	d108      	bne.n	8009700 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80096f4:	695b      	ldr	r3, [r3, #20]
 80096f6:	7afa      	ldrb	r2, [r7, #11]
 80096f8:	4611      	mov	r1, r2
 80096fa:	68f8      	ldr	r0, [r7, #12]
 80096fc:	4798      	blx	r3
 80096fe:	e001      	b.n	8009704 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009700:	2302      	movs	r3, #2
 8009702:	e000      	b.n	8009706 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8009704:	2300      	movs	r3, #0
}
 8009706:	4618      	mov	r0, r3
 8009708:	3718      	adds	r7, #24
 800970a:	46bd      	mov	sp, r7
 800970c:	bd80      	pop	{r7, pc}

0800970e <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800970e:	b580      	push	{r7, lr}
 8009710:	b082      	sub	sp, #8
 8009712:	af00      	add	r7, sp, #0
 8009714:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009716:	2340      	movs	r3, #64	; 0x40
 8009718:	2200      	movs	r2, #0
 800971a:	2100      	movs	r1, #0
 800971c:	6878      	ldr	r0, [r7, #4]
 800971e:	f009 fa76 	bl	8012c0e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	2201      	movs	r2, #1
 8009726:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	2240      	movs	r2, #64	; 0x40
 800972e:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009732:	2340      	movs	r3, #64	; 0x40
 8009734:	2200      	movs	r2, #0
 8009736:	2180      	movs	r1, #128	; 0x80
 8009738:	6878      	ldr	r0, [r7, #4]
 800973a:	f009 fa68 	bl	8012c0e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	2201      	movs	r2, #1
 8009742:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	2240      	movs	r2, #64	; 0x40
 8009748:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	2201      	movs	r2, #1
 800974e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	2200      	movs	r2, #0
 8009756:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	2200      	movs	r2, #0
 800975e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	2200      	movs	r2, #0
 8009764:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800976e:	2b00      	cmp	r3, #0
 8009770:	d009      	beq.n	8009786 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009778:	685b      	ldr	r3, [r3, #4]
 800977a:	687a      	ldr	r2, [r7, #4]
 800977c:	6852      	ldr	r2, [r2, #4]
 800977e:	b2d2      	uxtb	r2, r2
 8009780:	4611      	mov	r1, r2
 8009782:	6878      	ldr	r0, [r7, #4]
 8009784:	4798      	blx	r3
  }

  return USBD_OK;
 8009786:	2300      	movs	r3, #0
}
 8009788:	4618      	mov	r0, r3
 800978a:	3708      	adds	r7, #8
 800978c:	46bd      	mov	sp, r7
 800978e:	bd80      	pop	{r7, pc}

08009790 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009790:	b480      	push	{r7}
 8009792:	b083      	sub	sp, #12
 8009794:	af00      	add	r7, sp, #0
 8009796:	6078      	str	r0, [r7, #4]
 8009798:	460b      	mov	r3, r1
 800979a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	78fa      	ldrb	r2, [r7, #3]
 80097a0:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80097a2:	2300      	movs	r3, #0
}
 80097a4:	4618      	mov	r0, r3
 80097a6:	370c      	adds	r7, #12
 80097a8:	46bd      	mov	sp, r7
 80097aa:	bc80      	pop	{r7}
 80097ac:	4770      	bx	lr

080097ae <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80097ae:	b480      	push	{r7}
 80097b0:	b083      	sub	sp, #12
 80097b2:	af00      	add	r7, sp, #0
 80097b4:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	2204      	movs	r2, #4
 80097c6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80097ca:	2300      	movs	r3, #0
}
 80097cc:	4618      	mov	r0, r3
 80097ce:	370c      	adds	r7, #12
 80097d0:	46bd      	mov	sp, r7
 80097d2:	bc80      	pop	{r7}
 80097d4:	4770      	bx	lr

080097d6 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80097d6:	b480      	push	{r7}
 80097d8:	b083      	sub	sp, #12
 80097da:	af00      	add	r7, sp, #0
 80097dc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80097e4:	2b04      	cmp	r3, #4
 80097e6:	d105      	bne.n	80097f4 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80097f4:	2300      	movs	r3, #0
}
 80097f6:	4618      	mov	r0, r3
 80097f8:	370c      	adds	r7, #12
 80097fa:	46bd      	mov	sp, r7
 80097fc:	bc80      	pop	{r7}
 80097fe:	4770      	bx	lr

08009800 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009800:	b580      	push	{r7, lr}
 8009802:	b082      	sub	sp, #8
 8009804:	af00      	add	r7, sp, #0
 8009806:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800980e:	2b03      	cmp	r3, #3
 8009810:	d10b      	bne.n	800982a <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009818:	69db      	ldr	r3, [r3, #28]
 800981a:	2b00      	cmp	r3, #0
 800981c:	d005      	beq.n	800982a <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009824:	69db      	ldr	r3, [r3, #28]
 8009826:	6878      	ldr	r0, [r7, #4]
 8009828:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800982a:	2300      	movs	r3, #0
}
 800982c:	4618      	mov	r0, r3
 800982e:	3708      	adds	r7, #8
 8009830:	46bd      	mov	sp, r7
 8009832:	bd80      	pop	{r7, pc}

08009834 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8009834:	b580      	push	{r7, lr}
 8009836:	b084      	sub	sp, #16
 8009838:	af00      	add	r7, sp, #0
 800983a:	6078      	str	r0, [r7, #4]
 800983c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800983e:	2300      	movs	r3, #0
 8009840:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009842:	683b      	ldr	r3, [r7, #0]
 8009844:	781b      	ldrb	r3, [r3, #0]
 8009846:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800984a:	2b20      	cmp	r3, #32
 800984c:	d004      	beq.n	8009858 <USBD_StdDevReq+0x24>
 800984e:	2b40      	cmp	r3, #64	; 0x40
 8009850:	d002      	beq.n	8009858 <USBD_StdDevReq+0x24>
 8009852:	2b00      	cmp	r3, #0
 8009854:	d008      	beq.n	8009868 <USBD_StdDevReq+0x34>
 8009856:	e04c      	b.n	80098f2 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800985e:	689b      	ldr	r3, [r3, #8]
 8009860:	6839      	ldr	r1, [r7, #0]
 8009862:	6878      	ldr	r0, [r7, #4]
 8009864:	4798      	blx	r3
      break;
 8009866:	e049      	b.n	80098fc <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009868:	683b      	ldr	r3, [r7, #0]
 800986a:	785b      	ldrb	r3, [r3, #1]
 800986c:	2b09      	cmp	r3, #9
 800986e:	d83a      	bhi.n	80098e6 <USBD_StdDevReq+0xb2>
 8009870:	a201      	add	r2, pc, #4	; (adr r2, 8009878 <USBD_StdDevReq+0x44>)
 8009872:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009876:	bf00      	nop
 8009878:	080098c9 	.word	0x080098c9
 800987c:	080098dd 	.word	0x080098dd
 8009880:	080098e7 	.word	0x080098e7
 8009884:	080098d3 	.word	0x080098d3
 8009888:	080098e7 	.word	0x080098e7
 800988c:	080098ab 	.word	0x080098ab
 8009890:	080098a1 	.word	0x080098a1
 8009894:	080098e7 	.word	0x080098e7
 8009898:	080098bf 	.word	0x080098bf
 800989c:	080098b5 	.word	0x080098b5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80098a0:	6839      	ldr	r1, [r7, #0]
 80098a2:	6878      	ldr	r0, [r7, #4]
 80098a4:	f000 f9d4 	bl	8009c50 <USBD_GetDescriptor>
          break;
 80098a8:	e022      	b.n	80098f0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80098aa:	6839      	ldr	r1, [r7, #0]
 80098ac:	6878      	ldr	r0, [r7, #4]
 80098ae:	f000 fb37 	bl	8009f20 <USBD_SetAddress>
          break;
 80098b2:	e01d      	b.n	80098f0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 80098b4:	6839      	ldr	r1, [r7, #0]
 80098b6:	6878      	ldr	r0, [r7, #4]
 80098b8:	f000 fb74 	bl	8009fa4 <USBD_SetConfig>
          break;
 80098bc:	e018      	b.n	80098f0 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80098be:	6839      	ldr	r1, [r7, #0]
 80098c0:	6878      	ldr	r0, [r7, #4]
 80098c2:	f000 fbfd 	bl	800a0c0 <USBD_GetConfig>
          break;
 80098c6:	e013      	b.n	80098f0 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80098c8:	6839      	ldr	r1, [r7, #0]
 80098ca:	6878      	ldr	r0, [r7, #4]
 80098cc:	f000 fc2c 	bl	800a128 <USBD_GetStatus>
          break;
 80098d0:	e00e      	b.n	80098f0 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80098d2:	6839      	ldr	r1, [r7, #0]
 80098d4:	6878      	ldr	r0, [r7, #4]
 80098d6:	f000 fc5a 	bl	800a18e <USBD_SetFeature>
          break;
 80098da:	e009      	b.n	80098f0 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80098dc:	6839      	ldr	r1, [r7, #0]
 80098de:	6878      	ldr	r0, [r7, #4]
 80098e0:	f000 fc69 	bl	800a1b6 <USBD_ClrFeature>
          break;
 80098e4:	e004      	b.n	80098f0 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 80098e6:	6839      	ldr	r1, [r7, #0]
 80098e8:	6878      	ldr	r0, [r7, #4]
 80098ea:	f000 fcc1 	bl	800a270 <USBD_CtlError>
          break;
 80098ee:	bf00      	nop
      }
      break;
 80098f0:	e004      	b.n	80098fc <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 80098f2:	6839      	ldr	r1, [r7, #0]
 80098f4:	6878      	ldr	r0, [r7, #4]
 80098f6:	f000 fcbb 	bl	800a270 <USBD_CtlError>
      break;
 80098fa:	bf00      	nop
  }

  return ret;
 80098fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80098fe:	4618      	mov	r0, r3
 8009900:	3710      	adds	r7, #16
 8009902:	46bd      	mov	sp, r7
 8009904:	bd80      	pop	{r7, pc}
 8009906:	bf00      	nop

08009908 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8009908:	b580      	push	{r7, lr}
 800990a:	b084      	sub	sp, #16
 800990c:	af00      	add	r7, sp, #0
 800990e:	6078      	str	r0, [r7, #4]
 8009910:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009912:	2300      	movs	r3, #0
 8009914:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009916:	683b      	ldr	r3, [r7, #0]
 8009918:	781b      	ldrb	r3, [r3, #0]
 800991a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800991e:	2b20      	cmp	r3, #32
 8009920:	d003      	beq.n	800992a <USBD_StdItfReq+0x22>
 8009922:	2b40      	cmp	r3, #64	; 0x40
 8009924:	d001      	beq.n	800992a <USBD_StdItfReq+0x22>
 8009926:	2b00      	cmp	r3, #0
 8009928:	d12a      	bne.n	8009980 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009930:	3b01      	subs	r3, #1
 8009932:	2b02      	cmp	r3, #2
 8009934:	d81d      	bhi.n	8009972 <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009936:	683b      	ldr	r3, [r7, #0]
 8009938:	889b      	ldrh	r3, [r3, #4]
 800993a:	b2db      	uxtb	r3, r3
 800993c:	2b01      	cmp	r3, #1
 800993e:	d813      	bhi.n	8009968 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009946:	689b      	ldr	r3, [r3, #8]
 8009948:	6839      	ldr	r1, [r7, #0]
 800994a:	6878      	ldr	r0, [r7, #4]
 800994c:	4798      	blx	r3
 800994e:	4603      	mov	r3, r0
 8009950:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009952:	683b      	ldr	r3, [r7, #0]
 8009954:	88db      	ldrh	r3, [r3, #6]
 8009956:	2b00      	cmp	r3, #0
 8009958:	d110      	bne.n	800997c <USBD_StdItfReq+0x74>
 800995a:	7bfb      	ldrb	r3, [r7, #15]
 800995c:	2b00      	cmp	r3, #0
 800995e:	d10d      	bne.n	800997c <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 8009960:	6878      	ldr	r0, [r7, #4]
 8009962:	f000 fd4d 	bl	800a400 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009966:	e009      	b.n	800997c <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 8009968:	6839      	ldr	r1, [r7, #0]
 800996a:	6878      	ldr	r0, [r7, #4]
 800996c:	f000 fc80 	bl	800a270 <USBD_CtlError>
          break;
 8009970:	e004      	b.n	800997c <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 8009972:	6839      	ldr	r1, [r7, #0]
 8009974:	6878      	ldr	r0, [r7, #4]
 8009976:	f000 fc7b 	bl	800a270 <USBD_CtlError>
          break;
 800997a:	e000      	b.n	800997e <USBD_StdItfReq+0x76>
          break;
 800997c:	bf00      	nop
      }
      break;
 800997e:	e004      	b.n	800998a <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 8009980:	6839      	ldr	r1, [r7, #0]
 8009982:	6878      	ldr	r0, [r7, #4]
 8009984:	f000 fc74 	bl	800a270 <USBD_CtlError>
      break;
 8009988:	bf00      	nop
  }

  return USBD_OK;
 800998a:	2300      	movs	r3, #0
}
 800998c:	4618      	mov	r0, r3
 800998e:	3710      	adds	r7, #16
 8009990:	46bd      	mov	sp, r7
 8009992:	bd80      	pop	{r7, pc}

08009994 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8009994:	b580      	push	{r7, lr}
 8009996:	b084      	sub	sp, #16
 8009998:	af00      	add	r7, sp, #0
 800999a:	6078      	str	r0, [r7, #4]
 800999c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800999e:	2300      	movs	r3, #0
 80099a0:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 80099a2:	683b      	ldr	r3, [r7, #0]
 80099a4:	889b      	ldrh	r3, [r3, #4]
 80099a6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80099a8:	683b      	ldr	r3, [r7, #0]
 80099aa:	781b      	ldrb	r3, [r3, #0]
 80099ac:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80099b0:	2b20      	cmp	r3, #32
 80099b2:	d004      	beq.n	80099be <USBD_StdEPReq+0x2a>
 80099b4:	2b40      	cmp	r3, #64	; 0x40
 80099b6:	d002      	beq.n	80099be <USBD_StdEPReq+0x2a>
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d008      	beq.n	80099ce <USBD_StdEPReq+0x3a>
 80099bc:	e13d      	b.n	8009c3a <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80099c4:	689b      	ldr	r3, [r3, #8]
 80099c6:	6839      	ldr	r1, [r7, #0]
 80099c8:	6878      	ldr	r0, [r7, #4]
 80099ca:	4798      	blx	r3
      break;
 80099cc:	e13a      	b.n	8009c44 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 80099ce:	683b      	ldr	r3, [r7, #0]
 80099d0:	781b      	ldrb	r3, [r3, #0]
 80099d2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80099d6:	2b20      	cmp	r3, #32
 80099d8:	d10a      	bne.n	80099f0 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80099e0:	689b      	ldr	r3, [r3, #8]
 80099e2:	6839      	ldr	r1, [r7, #0]
 80099e4:	6878      	ldr	r0, [r7, #4]
 80099e6:	4798      	blx	r3
 80099e8:	4603      	mov	r3, r0
 80099ea:	73fb      	strb	r3, [r7, #15]

        return ret;
 80099ec:	7bfb      	ldrb	r3, [r7, #15]
 80099ee:	e12a      	b.n	8009c46 <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 80099f0:	683b      	ldr	r3, [r7, #0]
 80099f2:	785b      	ldrb	r3, [r3, #1]
 80099f4:	2b01      	cmp	r3, #1
 80099f6:	d03e      	beq.n	8009a76 <USBD_StdEPReq+0xe2>
 80099f8:	2b03      	cmp	r3, #3
 80099fa:	d002      	beq.n	8009a02 <USBD_StdEPReq+0x6e>
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d070      	beq.n	8009ae2 <USBD_StdEPReq+0x14e>
 8009a00:	e115      	b.n	8009c2e <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009a08:	2b02      	cmp	r3, #2
 8009a0a:	d002      	beq.n	8009a12 <USBD_StdEPReq+0x7e>
 8009a0c:	2b03      	cmp	r3, #3
 8009a0e:	d015      	beq.n	8009a3c <USBD_StdEPReq+0xa8>
 8009a10:	e02b      	b.n	8009a6a <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009a12:	7bbb      	ldrb	r3, [r7, #14]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d00c      	beq.n	8009a32 <USBD_StdEPReq+0x9e>
 8009a18:	7bbb      	ldrb	r3, [r7, #14]
 8009a1a:	2b80      	cmp	r3, #128	; 0x80
 8009a1c:	d009      	beq.n	8009a32 <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8009a1e:	7bbb      	ldrb	r3, [r7, #14]
 8009a20:	4619      	mov	r1, r3
 8009a22:	6878      	ldr	r0, [r7, #4]
 8009a24:	f009 f938 	bl	8012c98 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009a28:	2180      	movs	r1, #128	; 0x80
 8009a2a:	6878      	ldr	r0, [r7, #4]
 8009a2c:	f009 f934 	bl	8012c98 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009a30:	e020      	b.n	8009a74 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 8009a32:	6839      	ldr	r1, [r7, #0]
 8009a34:	6878      	ldr	r0, [r7, #4]
 8009a36:	f000 fc1b 	bl	800a270 <USBD_CtlError>
              break;
 8009a3a:	e01b      	b.n	8009a74 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009a3c:	683b      	ldr	r3, [r7, #0]
 8009a3e:	885b      	ldrh	r3, [r3, #2]
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d10e      	bne.n	8009a62 <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 8009a44:	7bbb      	ldrb	r3, [r7, #14]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d00b      	beq.n	8009a62 <USBD_StdEPReq+0xce>
 8009a4a:	7bbb      	ldrb	r3, [r7, #14]
 8009a4c:	2b80      	cmp	r3, #128	; 0x80
 8009a4e:	d008      	beq.n	8009a62 <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009a50:	683b      	ldr	r3, [r7, #0]
 8009a52:	88db      	ldrh	r3, [r3, #6]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d104      	bne.n	8009a62 <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8009a58:	7bbb      	ldrb	r3, [r7, #14]
 8009a5a:	4619      	mov	r1, r3
 8009a5c:	6878      	ldr	r0, [r7, #4]
 8009a5e:	f009 f91b 	bl	8012c98 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8009a62:	6878      	ldr	r0, [r7, #4]
 8009a64:	f000 fccc 	bl	800a400 <USBD_CtlSendStatus>

              break;
 8009a68:	e004      	b.n	8009a74 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 8009a6a:	6839      	ldr	r1, [r7, #0]
 8009a6c:	6878      	ldr	r0, [r7, #4]
 8009a6e:	f000 fbff 	bl	800a270 <USBD_CtlError>
              break;
 8009a72:	bf00      	nop
          }
          break;
 8009a74:	e0e0      	b.n	8009c38 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009a7c:	2b02      	cmp	r3, #2
 8009a7e:	d002      	beq.n	8009a86 <USBD_StdEPReq+0xf2>
 8009a80:	2b03      	cmp	r3, #3
 8009a82:	d015      	beq.n	8009ab0 <USBD_StdEPReq+0x11c>
 8009a84:	e026      	b.n	8009ad4 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009a86:	7bbb      	ldrb	r3, [r7, #14]
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d00c      	beq.n	8009aa6 <USBD_StdEPReq+0x112>
 8009a8c:	7bbb      	ldrb	r3, [r7, #14]
 8009a8e:	2b80      	cmp	r3, #128	; 0x80
 8009a90:	d009      	beq.n	8009aa6 <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8009a92:	7bbb      	ldrb	r3, [r7, #14]
 8009a94:	4619      	mov	r1, r3
 8009a96:	6878      	ldr	r0, [r7, #4]
 8009a98:	f009 f8fe 	bl	8012c98 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009a9c:	2180      	movs	r1, #128	; 0x80
 8009a9e:	6878      	ldr	r0, [r7, #4]
 8009aa0:	f009 f8fa 	bl	8012c98 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009aa4:	e01c      	b.n	8009ae0 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 8009aa6:	6839      	ldr	r1, [r7, #0]
 8009aa8:	6878      	ldr	r0, [r7, #4]
 8009aaa:	f000 fbe1 	bl	800a270 <USBD_CtlError>
              break;
 8009aae:	e017      	b.n	8009ae0 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009ab0:	683b      	ldr	r3, [r7, #0]
 8009ab2:	885b      	ldrh	r3, [r3, #2]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d112      	bne.n	8009ade <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009ab8:	7bbb      	ldrb	r3, [r7, #14]
 8009aba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d004      	beq.n	8009acc <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8009ac2:	7bbb      	ldrb	r3, [r7, #14]
 8009ac4:	4619      	mov	r1, r3
 8009ac6:	6878      	ldr	r0, [r7, #4]
 8009ac8:	f009 f905 	bl	8012cd6 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8009acc:	6878      	ldr	r0, [r7, #4]
 8009ace:	f000 fc97 	bl	800a400 <USBD_CtlSendStatus>
              }
              break;
 8009ad2:	e004      	b.n	8009ade <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 8009ad4:	6839      	ldr	r1, [r7, #0]
 8009ad6:	6878      	ldr	r0, [r7, #4]
 8009ad8:	f000 fbca 	bl	800a270 <USBD_CtlError>
              break;
 8009adc:	e000      	b.n	8009ae0 <USBD_StdEPReq+0x14c>
              break;
 8009ade:	bf00      	nop
          }
          break;
 8009ae0:	e0aa      	b.n	8009c38 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ae8:	2b02      	cmp	r3, #2
 8009aea:	d002      	beq.n	8009af2 <USBD_StdEPReq+0x15e>
 8009aec:	2b03      	cmp	r3, #3
 8009aee:	d032      	beq.n	8009b56 <USBD_StdEPReq+0x1c2>
 8009af0:	e097      	b.n	8009c22 <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009af2:	7bbb      	ldrb	r3, [r7, #14]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d007      	beq.n	8009b08 <USBD_StdEPReq+0x174>
 8009af8:	7bbb      	ldrb	r3, [r7, #14]
 8009afa:	2b80      	cmp	r3, #128	; 0x80
 8009afc:	d004      	beq.n	8009b08 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 8009afe:	6839      	ldr	r1, [r7, #0]
 8009b00:	6878      	ldr	r0, [r7, #4]
 8009b02:	f000 fbb5 	bl	800a270 <USBD_CtlError>
                break;
 8009b06:	e091      	b.n	8009c2c <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009b08:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	da0b      	bge.n	8009b28 <USBD_StdEPReq+0x194>
 8009b10:	7bbb      	ldrb	r3, [r7, #14]
 8009b12:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009b16:	4613      	mov	r3, r2
 8009b18:	009b      	lsls	r3, r3, #2
 8009b1a:	4413      	add	r3, r2
 8009b1c:	009b      	lsls	r3, r3, #2
 8009b1e:	3310      	adds	r3, #16
 8009b20:	687a      	ldr	r2, [r7, #4]
 8009b22:	4413      	add	r3, r2
 8009b24:	3304      	adds	r3, #4
 8009b26:	e00b      	b.n	8009b40 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009b28:	7bbb      	ldrb	r3, [r7, #14]
 8009b2a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009b2e:	4613      	mov	r3, r2
 8009b30:	009b      	lsls	r3, r3, #2
 8009b32:	4413      	add	r3, r2
 8009b34:	009b      	lsls	r3, r3, #2
 8009b36:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009b3a:	687a      	ldr	r2, [r7, #4]
 8009b3c:	4413      	add	r3, r2
 8009b3e:	3304      	adds	r3, #4
 8009b40:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009b42:	68bb      	ldr	r3, [r7, #8]
 8009b44:	2200      	movs	r2, #0
 8009b46:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009b48:	68bb      	ldr	r3, [r7, #8]
 8009b4a:	2202      	movs	r2, #2
 8009b4c:	4619      	mov	r1, r3
 8009b4e:	6878      	ldr	r0, [r7, #4]
 8009b50:	f000 fbf8 	bl	800a344 <USBD_CtlSendData>
              break;
 8009b54:	e06a      	b.n	8009c2c <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009b56:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	da11      	bge.n	8009b82 <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009b5e:	7bbb      	ldrb	r3, [r7, #14]
 8009b60:	f003 020f 	and.w	r2, r3, #15
 8009b64:	6879      	ldr	r1, [r7, #4]
 8009b66:	4613      	mov	r3, r2
 8009b68:	009b      	lsls	r3, r3, #2
 8009b6a:	4413      	add	r3, r2
 8009b6c:	009b      	lsls	r3, r3, #2
 8009b6e:	440b      	add	r3, r1
 8009b70:	3318      	adds	r3, #24
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d117      	bne.n	8009ba8 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8009b78:	6839      	ldr	r1, [r7, #0]
 8009b7a:	6878      	ldr	r0, [r7, #4]
 8009b7c:	f000 fb78 	bl	800a270 <USBD_CtlError>
                  break;
 8009b80:	e054      	b.n	8009c2c <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009b82:	7bbb      	ldrb	r3, [r7, #14]
 8009b84:	f003 020f 	and.w	r2, r3, #15
 8009b88:	6879      	ldr	r1, [r7, #4]
 8009b8a:	4613      	mov	r3, r2
 8009b8c:	009b      	lsls	r3, r3, #2
 8009b8e:	4413      	add	r3, r2
 8009b90:	009b      	lsls	r3, r3, #2
 8009b92:	440b      	add	r3, r1
 8009b94:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8009b98:	681b      	ldr	r3, [r3, #0]
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d104      	bne.n	8009ba8 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8009b9e:	6839      	ldr	r1, [r7, #0]
 8009ba0:	6878      	ldr	r0, [r7, #4]
 8009ba2:	f000 fb65 	bl	800a270 <USBD_CtlError>
                  break;
 8009ba6:	e041      	b.n	8009c2c <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009ba8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	da0b      	bge.n	8009bc8 <USBD_StdEPReq+0x234>
 8009bb0:	7bbb      	ldrb	r3, [r7, #14]
 8009bb2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009bb6:	4613      	mov	r3, r2
 8009bb8:	009b      	lsls	r3, r3, #2
 8009bba:	4413      	add	r3, r2
 8009bbc:	009b      	lsls	r3, r3, #2
 8009bbe:	3310      	adds	r3, #16
 8009bc0:	687a      	ldr	r2, [r7, #4]
 8009bc2:	4413      	add	r3, r2
 8009bc4:	3304      	adds	r3, #4
 8009bc6:	e00b      	b.n	8009be0 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009bc8:	7bbb      	ldrb	r3, [r7, #14]
 8009bca:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009bce:	4613      	mov	r3, r2
 8009bd0:	009b      	lsls	r3, r3, #2
 8009bd2:	4413      	add	r3, r2
 8009bd4:	009b      	lsls	r3, r3, #2
 8009bd6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009bda:	687a      	ldr	r2, [r7, #4]
 8009bdc:	4413      	add	r3, r2
 8009bde:	3304      	adds	r3, #4
 8009be0:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009be2:	7bbb      	ldrb	r3, [r7, #14]
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d002      	beq.n	8009bee <USBD_StdEPReq+0x25a>
 8009be8:	7bbb      	ldrb	r3, [r7, #14]
 8009bea:	2b80      	cmp	r3, #128	; 0x80
 8009bec:	d103      	bne.n	8009bf6 <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 8009bee:	68bb      	ldr	r3, [r7, #8]
 8009bf0:	2200      	movs	r2, #0
 8009bf2:	601a      	str	r2, [r3, #0]
 8009bf4:	e00e      	b.n	8009c14 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8009bf6:	7bbb      	ldrb	r3, [r7, #14]
 8009bf8:	4619      	mov	r1, r3
 8009bfa:	6878      	ldr	r0, [r7, #4]
 8009bfc:	f009 f88a 	bl	8012d14 <USBD_LL_IsStallEP>
 8009c00:	4603      	mov	r3, r0
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d003      	beq.n	8009c0e <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 8009c06:	68bb      	ldr	r3, [r7, #8]
 8009c08:	2201      	movs	r2, #1
 8009c0a:	601a      	str	r2, [r3, #0]
 8009c0c:	e002      	b.n	8009c14 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 8009c0e:	68bb      	ldr	r3, [r7, #8]
 8009c10:	2200      	movs	r2, #0
 8009c12:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009c14:	68bb      	ldr	r3, [r7, #8]
 8009c16:	2202      	movs	r2, #2
 8009c18:	4619      	mov	r1, r3
 8009c1a:	6878      	ldr	r0, [r7, #4]
 8009c1c:	f000 fb92 	bl	800a344 <USBD_CtlSendData>
              break;
 8009c20:	e004      	b.n	8009c2c <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 8009c22:	6839      	ldr	r1, [r7, #0]
 8009c24:	6878      	ldr	r0, [r7, #4]
 8009c26:	f000 fb23 	bl	800a270 <USBD_CtlError>
              break;
 8009c2a:	bf00      	nop
          }
          break;
 8009c2c:	e004      	b.n	8009c38 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 8009c2e:	6839      	ldr	r1, [r7, #0]
 8009c30:	6878      	ldr	r0, [r7, #4]
 8009c32:	f000 fb1d 	bl	800a270 <USBD_CtlError>
          break;
 8009c36:	bf00      	nop
      }
      break;
 8009c38:	e004      	b.n	8009c44 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 8009c3a:	6839      	ldr	r1, [r7, #0]
 8009c3c:	6878      	ldr	r0, [r7, #4]
 8009c3e:	f000 fb17 	bl	800a270 <USBD_CtlError>
      break;
 8009c42:	bf00      	nop
  }

  return ret;
 8009c44:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c46:	4618      	mov	r0, r3
 8009c48:	3710      	adds	r7, #16
 8009c4a:	46bd      	mov	sp, r7
 8009c4c:	bd80      	pop	{r7, pc}
	...

08009c50 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	b084      	sub	sp, #16
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	6078      	str	r0, [r7, #4]
 8009c58:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009c5e:	2300      	movs	r3, #0
 8009c60:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009c62:	2300      	movs	r3, #0
 8009c64:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009c66:	683b      	ldr	r3, [r7, #0]
 8009c68:	885b      	ldrh	r3, [r3, #2]
 8009c6a:	0a1b      	lsrs	r3, r3, #8
 8009c6c:	b29b      	uxth	r3, r3
 8009c6e:	3b01      	subs	r3, #1
 8009c70:	2b06      	cmp	r3, #6
 8009c72:	f200 8128 	bhi.w	8009ec6 <USBD_GetDescriptor+0x276>
 8009c76:	a201      	add	r2, pc, #4	; (adr r2, 8009c7c <USBD_GetDescriptor+0x2c>)
 8009c78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c7c:	08009c99 	.word	0x08009c99
 8009c80:	08009cb1 	.word	0x08009cb1
 8009c84:	08009cf1 	.word	0x08009cf1
 8009c88:	08009ec7 	.word	0x08009ec7
 8009c8c:	08009ec7 	.word	0x08009ec7
 8009c90:	08009e67 	.word	0x08009e67
 8009c94:	08009e93 	.word	0x08009e93
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	687a      	ldr	r2, [r7, #4]
 8009ca2:	7c12      	ldrb	r2, [r2, #16]
 8009ca4:	f107 0108 	add.w	r1, r7, #8
 8009ca8:	4610      	mov	r0, r2
 8009caa:	4798      	blx	r3
 8009cac:	60f8      	str	r0, [r7, #12]
      break;
 8009cae:	e112      	b.n	8009ed6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	7c1b      	ldrb	r3, [r3, #16]
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d10d      	bne.n	8009cd4 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009cbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009cc0:	f107 0208 	add.w	r2, r7, #8
 8009cc4:	4610      	mov	r0, r2
 8009cc6:	4798      	blx	r3
 8009cc8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	3301      	adds	r3, #1
 8009cce:	2202      	movs	r2, #2
 8009cd0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009cd2:	e100      	b.n	8009ed6 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009cda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009cdc:	f107 0208 	add.w	r2, r7, #8
 8009ce0:	4610      	mov	r0, r2
 8009ce2:	4798      	blx	r3
 8009ce4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	3301      	adds	r3, #1
 8009cea:	2202      	movs	r2, #2
 8009cec:	701a      	strb	r2, [r3, #0]
      break;
 8009cee:	e0f2      	b.n	8009ed6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009cf0:	683b      	ldr	r3, [r7, #0]
 8009cf2:	885b      	ldrh	r3, [r3, #2]
 8009cf4:	b2db      	uxtb	r3, r3
 8009cf6:	2b05      	cmp	r3, #5
 8009cf8:	f200 80ac 	bhi.w	8009e54 <USBD_GetDescriptor+0x204>
 8009cfc:	a201      	add	r2, pc, #4	; (adr r2, 8009d04 <USBD_GetDescriptor+0xb4>)
 8009cfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d02:	bf00      	nop
 8009d04:	08009d1d 	.word	0x08009d1d
 8009d08:	08009d51 	.word	0x08009d51
 8009d0c:	08009d85 	.word	0x08009d85
 8009d10:	08009db9 	.word	0x08009db9
 8009d14:	08009ded 	.word	0x08009ded
 8009d18:	08009e21 	.word	0x08009e21
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009d22:	685b      	ldr	r3, [r3, #4]
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d00b      	beq.n	8009d40 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009d2e:	685b      	ldr	r3, [r3, #4]
 8009d30:	687a      	ldr	r2, [r7, #4]
 8009d32:	7c12      	ldrb	r2, [r2, #16]
 8009d34:	f107 0108 	add.w	r1, r7, #8
 8009d38:	4610      	mov	r0, r2
 8009d3a:	4798      	blx	r3
 8009d3c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009d3e:	e091      	b.n	8009e64 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009d40:	6839      	ldr	r1, [r7, #0]
 8009d42:	6878      	ldr	r0, [r7, #4]
 8009d44:	f000 fa94 	bl	800a270 <USBD_CtlError>
            err++;
 8009d48:	7afb      	ldrb	r3, [r7, #11]
 8009d4a:	3301      	adds	r3, #1
 8009d4c:	72fb      	strb	r3, [r7, #11]
          break;
 8009d4e:	e089      	b.n	8009e64 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009d56:	689b      	ldr	r3, [r3, #8]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d00b      	beq.n	8009d74 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009d62:	689b      	ldr	r3, [r3, #8]
 8009d64:	687a      	ldr	r2, [r7, #4]
 8009d66:	7c12      	ldrb	r2, [r2, #16]
 8009d68:	f107 0108 	add.w	r1, r7, #8
 8009d6c:	4610      	mov	r0, r2
 8009d6e:	4798      	blx	r3
 8009d70:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009d72:	e077      	b.n	8009e64 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009d74:	6839      	ldr	r1, [r7, #0]
 8009d76:	6878      	ldr	r0, [r7, #4]
 8009d78:	f000 fa7a 	bl	800a270 <USBD_CtlError>
            err++;
 8009d7c:	7afb      	ldrb	r3, [r7, #11]
 8009d7e:	3301      	adds	r3, #1
 8009d80:	72fb      	strb	r3, [r7, #11]
          break;
 8009d82:	e06f      	b.n	8009e64 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009d8a:	68db      	ldr	r3, [r3, #12]
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d00b      	beq.n	8009da8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009d96:	68db      	ldr	r3, [r3, #12]
 8009d98:	687a      	ldr	r2, [r7, #4]
 8009d9a:	7c12      	ldrb	r2, [r2, #16]
 8009d9c:	f107 0108 	add.w	r1, r7, #8
 8009da0:	4610      	mov	r0, r2
 8009da2:	4798      	blx	r3
 8009da4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009da6:	e05d      	b.n	8009e64 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009da8:	6839      	ldr	r1, [r7, #0]
 8009daa:	6878      	ldr	r0, [r7, #4]
 8009dac:	f000 fa60 	bl	800a270 <USBD_CtlError>
            err++;
 8009db0:	7afb      	ldrb	r3, [r7, #11]
 8009db2:	3301      	adds	r3, #1
 8009db4:	72fb      	strb	r3, [r7, #11]
          break;
 8009db6:	e055      	b.n	8009e64 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009dbe:	691b      	ldr	r3, [r3, #16]
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d00b      	beq.n	8009ddc <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009dca:	691b      	ldr	r3, [r3, #16]
 8009dcc:	687a      	ldr	r2, [r7, #4]
 8009dce:	7c12      	ldrb	r2, [r2, #16]
 8009dd0:	f107 0108 	add.w	r1, r7, #8
 8009dd4:	4610      	mov	r0, r2
 8009dd6:	4798      	blx	r3
 8009dd8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009dda:	e043      	b.n	8009e64 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009ddc:	6839      	ldr	r1, [r7, #0]
 8009dde:	6878      	ldr	r0, [r7, #4]
 8009de0:	f000 fa46 	bl	800a270 <USBD_CtlError>
            err++;
 8009de4:	7afb      	ldrb	r3, [r7, #11]
 8009de6:	3301      	adds	r3, #1
 8009de8:	72fb      	strb	r3, [r7, #11]
          break;
 8009dea:	e03b      	b.n	8009e64 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009df2:	695b      	ldr	r3, [r3, #20]
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d00b      	beq.n	8009e10 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009dfe:	695b      	ldr	r3, [r3, #20]
 8009e00:	687a      	ldr	r2, [r7, #4]
 8009e02:	7c12      	ldrb	r2, [r2, #16]
 8009e04:	f107 0108 	add.w	r1, r7, #8
 8009e08:	4610      	mov	r0, r2
 8009e0a:	4798      	blx	r3
 8009e0c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009e0e:	e029      	b.n	8009e64 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009e10:	6839      	ldr	r1, [r7, #0]
 8009e12:	6878      	ldr	r0, [r7, #4]
 8009e14:	f000 fa2c 	bl	800a270 <USBD_CtlError>
            err++;
 8009e18:	7afb      	ldrb	r3, [r7, #11]
 8009e1a:	3301      	adds	r3, #1
 8009e1c:	72fb      	strb	r3, [r7, #11]
          break;
 8009e1e:	e021      	b.n	8009e64 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009e26:	699b      	ldr	r3, [r3, #24]
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d00b      	beq.n	8009e44 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009e32:	699b      	ldr	r3, [r3, #24]
 8009e34:	687a      	ldr	r2, [r7, #4]
 8009e36:	7c12      	ldrb	r2, [r2, #16]
 8009e38:	f107 0108 	add.w	r1, r7, #8
 8009e3c:	4610      	mov	r0, r2
 8009e3e:	4798      	blx	r3
 8009e40:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009e42:	e00f      	b.n	8009e64 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009e44:	6839      	ldr	r1, [r7, #0]
 8009e46:	6878      	ldr	r0, [r7, #4]
 8009e48:	f000 fa12 	bl	800a270 <USBD_CtlError>
            err++;
 8009e4c:	7afb      	ldrb	r3, [r7, #11]
 8009e4e:	3301      	adds	r3, #1
 8009e50:	72fb      	strb	r3, [r7, #11]
          break;
 8009e52:	e007      	b.n	8009e64 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8009e54:	6839      	ldr	r1, [r7, #0]
 8009e56:	6878      	ldr	r0, [r7, #4]
 8009e58:	f000 fa0a 	bl	800a270 <USBD_CtlError>
          err++;
 8009e5c:	7afb      	ldrb	r3, [r7, #11]
 8009e5e:	3301      	adds	r3, #1
 8009e60:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8009e62:	e038      	b.n	8009ed6 <USBD_GetDescriptor+0x286>
 8009e64:	e037      	b.n	8009ed6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	7c1b      	ldrb	r3, [r3, #16]
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d109      	bne.n	8009e82 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e76:	f107 0208 	add.w	r2, r7, #8
 8009e7a:	4610      	mov	r0, r2
 8009e7c:	4798      	blx	r3
 8009e7e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009e80:	e029      	b.n	8009ed6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009e82:	6839      	ldr	r1, [r7, #0]
 8009e84:	6878      	ldr	r0, [r7, #4]
 8009e86:	f000 f9f3 	bl	800a270 <USBD_CtlError>
        err++;
 8009e8a:	7afb      	ldrb	r3, [r7, #11]
 8009e8c:	3301      	adds	r3, #1
 8009e8e:	72fb      	strb	r3, [r7, #11]
      break;
 8009e90:	e021      	b.n	8009ed6 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	7c1b      	ldrb	r3, [r3, #16]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d10d      	bne.n	8009eb6 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ea2:	f107 0208 	add.w	r2, r7, #8
 8009ea6:	4610      	mov	r0, r2
 8009ea8:	4798      	blx	r3
 8009eaa:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	3301      	adds	r3, #1
 8009eb0:	2207      	movs	r2, #7
 8009eb2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009eb4:	e00f      	b.n	8009ed6 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009eb6:	6839      	ldr	r1, [r7, #0]
 8009eb8:	6878      	ldr	r0, [r7, #4]
 8009eba:	f000 f9d9 	bl	800a270 <USBD_CtlError>
        err++;
 8009ebe:	7afb      	ldrb	r3, [r7, #11]
 8009ec0:	3301      	adds	r3, #1
 8009ec2:	72fb      	strb	r3, [r7, #11]
      break;
 8009ec4:	e007      	b.n	8009ed6 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009ec6:	6839      	ldr	r1, [r7, #0]
 8009ec8:	6878      	ldr	r0, [r7, #4]
 8009eca:	f000 f9d1 	bl	800a270 <USBD_CtlError>
      err++;
 8009ece:	7afb      	ldrb	r3, [r7, #11]
 8009ed0:	3301      	adds	r3, #1
 8009ed2:	72fb      	strb	r3, [r7, #11]
      break;
 8009ed4:	bf00      	nop
  }

  if (err != 0U)
 8009ed6:	7afb      	ldrb	r3, [r7, #11]
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d11c      	bne.n	8009f16 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8009edc:	893b      	ldrh	r3, [r7, #8]
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d011      	beq.n	8009f06 <USBD_GetDescriptor+0x2b6>
 8009ee2:	683b      	ldr	r3, [r7, #0]
 8009ee4:	88db      	ldrh	r3, [r3, #6]
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d00d      	beq.n	8009f06 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8009eea:	683b      	ldr	r3, [r7, #0]
 8009eec:	88da      	ldrh	r2, [r3, #6]
 8009eee:	893b      	ldrh	r3, [r7, #8]
 8009ef0:	4293      	cmp	r3, r2
 8009ef2:	bf28      	it	cs
 8009ef4:	4613      	movcs	r3, r2
 8009ef6:	b29b      	uxth	r3, r3
 8009ef8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009efa:	893b      	ldrh	r3, [r7, #8]
 8009efc:	461a      	mov	r2, r3
 8009efe:	68f9      	ldr	r1, [r7, #12]
 8009f00:	6878      	ldr	r0, [r7, #4]
 8009f02:	f000 fa1f 	bl	800a344 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8009f06:	683b      	ldr	r3, [r7, #0]
 8009f08:	88db      	ldrh	r3, [r3, #6]
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d104      	bne.n	8009f18 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8009f0e:	6878      	ldr	r0, [r7, #4]
 8009f10:	f000 fa76 	bl	800a400 <USBD_CtlSendStatus>
 8009f14:	e000      	b.n	8009f18 <USBD_GetDescriptor+0x2c8>
    return;
 8009f16:	bf00      	nop
    }
  }
}
 8009f18:	3710      	adds	r7, #16
 8009f1a:	46bd      	mov	sp, r7
 8009f1c:	bd80      	pop	{r7, pc}
 8009f1e:	bf00      	nop

08009f20 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009f20:	b580      	push	{r7, lr}
 8009f22:	b084      	sub	sp, #16
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	6078      	str	r0, [r7, #4]
 8009f28:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009f2a:	683b      	ldr	r3, [r7, #0]
 8009f2c:	889b      	ldrh	r3, [r3, #4]
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d130      	bne.n	8009f94 <USBD_SetAddress+0x74>
 8009f32:	683b      	ldr	r3, [r7, #0]
 8009f34:	88db      	ldrh	r3, [r3, #6]
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d12c      	bne.n	8009f94 <USBD_SetAddress+0x74>
 8009f3a:	683b      	ldr	r3, [r7, #0]
 8009f3c:	885b      	ldrh	r3, [r3, #2]
 8009f3e:	2b7f      	cmp	r3, #127	; 0x7f
 8009f40:	d828      	bhi.n	8009f94 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009f42:	683b      	ldr	r3, [r7, #0]
 8009f44:	885b      	ldrh	r3, [r3, #2]
 8009f46:	b2db      	uxtb	r3, r3
 8009f48:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009f4c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009f54:	2b03      	cmp	r3, #3
 8009f56:	d104      	bne.n	8009f62 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8009f58:	6839      	ldr	r1, [r7, #0]
 8009f5a:	6878      	ldr	r0, [r7, #4]
 8009f5c:	f000 f988 	bl	800a270 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f60:	e01c      	b.n	8009f9c <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	7bfa      	ldrb	r2, [r7, #15]
 8009f66:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009f6a:	7bfb      	ldrb	r3, [r7, #15]
 8009f6c:	4619      	mov	r1, r3
 8009f6e:	6878      	ldr	r0, [r7, #4]
 8009f70:	f008 fef5 	bl	8012d5e <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8009f74:	6878      	ldr	r0, [r7, #4]
 8009f76:	f000 fa43 	bl	800a400 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009f7a:	7bfb      	ldrb	r3, [r7, #15]
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d004      	beq.n	8009f8a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	2202      	movs	r2, #2
 8009f84:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f88:	e008      	b.n	8009f9c <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	2201      	movs	r2, #1
 8009f8e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f92:	e003      	b.n	8009f9c <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009f94:	6839      	ldr	r1, [r7, #0]
 8009f96:	6878      	ldr	r0, [r7, #4]
 8009f98:	f000 f96a 	bl	800a270 <USBD_CtlError>
  }
}
 8009f9c:	bf00      	nop
 8009f9e:	3710      	adds	r7, #16
 8009fa0:	46bd      	mov	sp, r7
 8009fa2:	bd80      	pop	{r7, pc}

08009fa4 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009fa4:	b580      	push	{r7, lr}
 8009fa6:	b082      	sub	sp, #8
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	6078      	str	r0, [r7, #4]
 8009fac:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009fae:	683b      	ldr	r3, [r7, #0]
 8009fb0:	885b      	ldrh	r3, [r3, #2]
 8009fb2:	b2da      	uxtb	r2, r3
 8009fb4:	4b41      	ldr	r3, [pc, #260]	; (800a0bc <USBD_SetConfig+0x118>)
 8009fb6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009fb8:	4b40      	ldr	r3, [pc, #256]	; (800a0bc <USBD_SetConfig+0x118>)
 8009fba:	781b      	ldrb	r3, [r3, #0]
 8009fbc:	2b01      	cmp	r3, #1
 8009fbe:	d904      	bls.n	8009fca <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8009fc0:	6839      	ldr	r1, [r7, #0]
 8009fc2:	6878      	ldr	r0, [r7, #4]
 8009fc4:	f000 f954 	bl	800a270 <USBD_CtlError>
 8009fc8:	e075      	b.n	800a0b6 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009fd0:	2b02      	cmp	r3, #2
 8009fd2:	d002      	beq.n	8009fda <USBD_SetConfig+0x36>
 8009fd4:	2b03      	cmp	r3, #3
 8009fd6:	d023      	beq.n	800a020 <USBD_SetConfig+0x7c>
 8009fd8:	e062      	b.n	800a0a0 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8009fda:	4b38      	ldr	r3, [pc, #224]	; (800a0bc <USBD_SetConfig+0x118>)
 8009fdc:	781b      	ldrb	r3, [r3, #0]
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d01a      	beq.n	800a018 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8009fe2:	4b36      	ldr	r3, [pc, #216]	; (800a0bc <USBD_SetConfig+0x118>)
 8009fe4:	781b      	ldrb	r3, [r3, #0]
 8009fe6:	461a      	mov	r2, r3
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	2203      	movs	r2, #3
 8009ff0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009ff4:	4b31      	ldr	r3, [pc, #196]	; (800a0bc <USBD_SetConfig+0x118>)
 8009ff6:	781b      	ldrb	r3, [r3, #0]
 8009ff8:	4619      	mov	r1, r3
 8009ffa:	6878      	ldr	r0, [r7, #4]
 8009ffc:	f7ff f9f4 	bl	80093e8 <USBD_SetClassConfig>
 800a000:	4603      	mov	r3, r0
 800a002:	2b02      	cmp	r3, #2
 800a004:	d104      	bne.n	800a010 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800a006:	6839      	ldr	r1, [r7, #0]
 800a008:	6878      	ldr	r0, [r7, #4]
 800a00a:	f000 f931 	bl	800a270 <USBD_CtlError>
            return;
 800a00e:	e052      	b.n	800a0b6 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800a010:	6878      	ldr	r0, [r7, #4]
 800a012:	f000 f9f5 	bl	800a400 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a016:	e04e      	b.n	800a0b6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a018:	6878      	ldr	r0, [r7, #4]
 800a01a:	f000 f9f1 	bl	800a400 <USBD_CtlSendStatus>
        break;
 800a01e:	e04a      	b.n	800a0b6 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800a020:	4b26      	ldr	r3, [pc, #152]	; (800a0bc <USBD_SetConfig+0x118>)
 800a022:	781b      	ldrb	r3, [r3, #0]
 800a024:	2b00      	cmp	r3, #0
 800a026:	d112      	bne.n	800a04e <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	2202      	movs	r2, #2
 800a02c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800a030:	4b22      	ldr	r3, [pc, #136]	; (800a0bc <USBD_SetConfig+0x118>)
 800a032:	781b      	ldrb	r3, [r3, #0]
 800a034:	461a      	mov	r2, r3
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800a03a:	4b20      	ldr	r3, [pc, #128]	; (800a0bc <USBD_SetConfig+0x118>)
 800a03c:	781b      	ldrb	r3, [r3, #0]
 800a03e:	4619      	mov	r1, r3
 800a040:	6878      	ldr	r0, [r7, #4]
 800a042:	f7ff f9f0 	bl	8009426 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800a046:	6878      	ldr	r0, [r7, #4]
 800a048:	f000 f9da 	bl	800a400 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a04c:	e033      	b.n	800a0b6 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800a04e:	4b1b      	ldr	r3, [pc, #108]	; (800a0bc <USBD_SetConfig+0x118>)
 800a050:	781b      	ldrb	r3, [r3, #0]
 800a052:	461a      	mov	r2, r3
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	685b      	ldr	r3, [r3, #4]
 800a058:	429a      	cmp	r2, r3
 800a05a:	d01d      	beq.n	800a098 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	685b      	ldr	r3, [r3, #4]
 800a060:	b2db      	uxtb	r3, r3
 800a062:	4619      	mov	r1, r3
 800a064:	6878      	ldr	r0, [r7, #4]
 800a066:	f7ff f9de 	bl	8009426 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800a06a:	4b14      	ldr	r3, [pc, #80]	; (800a0bc <USBD_SetConfig+0x118>)
 800a06c:	781b      	ldrb	r3, [r3, #0]
 800a06e:	461a      	mov	r2, r3
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800a074:	4b11      	ldr	r3, [pc, #68]	; (800a0bc <USBD_SetConfig+0x118>)
 800a076:	781b      	ldrb	r3, [r3, #0]
 800a078:	4619      	mov	r1, r3
 800a07a:	6878      	ldr	r0, [r7, #4]
 800a07c:	f7ff f9b4 	bl	80093e8 <USBD_SetClassConfig>
 800a080:	4603      	mov	r3, r0
 800a082:	2b02      	cmp	r3, #2
 800a084:	d104      	bne.n	800a090 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800a086:	6839      	ldr	r1, [r7, #0]
 800a088:	6878      	ldr	r0, [r7, #4]
 800a08a:	f000 f8f1 	bl	800a270 <USBD_CtlError>
            return;
 800a08e:	e012      	b.n	800a0b6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a090:	6878      	ldr	r0, [r7, #4]
 800a092:	f000 f9b5 	bl	800a400 <USBD_CtlSendStatus>
        break;
 800a096:	e00e      	b.n	800a0b6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a098:	6878      	ldr	r0, [r7, #4]
 800a09a:	f000 f9b1 	bl	800a400 <USBD_CtlSendStatus>
        break;
 800a09e:	e00a      	b.n	800a0b6 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800a0a0:	6839      	ldr	r1, [r7, #0]
 800a0a2:	6878      	ldr	r0, [r7, #4]
 800a0a4:	f000 f8e4 	bl	800a270 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800a0a8:	4b04      	ldr	r3, [pc, #16]	; (800a0bc <USBD_SetConfig+0x118>)
 800a0aa:	781b      	ldrb	r3, [r3, #0]
 800a0ac:	4619      	mov	r1, r3
 800a0ae:	6878      	ldr	r0, [r7, #4]
 800a0b0:	f7ff f9b9 	bl	8009426 <USBD_ClrClassConfig>
        break;
 800a0b4:	bf00      	nop
    }
  }
}
 800a0b6:	3708      	adds	r7, #8
 800a0b8:	46bd      	mov	sp, r7
 800a0ba:	bd80      	pop	{r7, pc}
 800a0bc:	20000540 	.word	0x20000540

0800a0c0 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a0c0:	b580      	push	{r7, lr}
 800a0c2:	b082      	sub	sp, #8
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
 800a0c8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a0ca:	683b      	ldr	r3, [r7, #0]
 800a0cc:	88db      	ldrh	r3, [r3, #6]
 800a0ce:	2b01      	cmp	r3, #1
 800a0d0:	d004      	beq.n	800a0dc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a0d2:	6839      	ldr	r1, [r7, #0]
 800a0d4:	6878      	ldr	r0, [r7, #4]
 800a0d6:	f000 f8cb 	bl	800a270 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a0da:	e021      	b.n	800a120 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a0e2:	2b01      	cmp	r3, #1
 800a0e4:	db17      	blt.n	800a116 <USBD_GetConfig+0x56>
 800a0e6:	2b02      	cmp	r3, #2
 800a0e8:	dd02      	ble.n	800a0f0 <USBD_GetConfig+0x30>
 800a0ea:	2b03      	cmp	r3, #3
 800a0ec:	d00b      	beq.n	800a106 <USBD_GetConfig+0x46>
 800a0ee:	e012      	b.n	800a116 <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	2200      	movs	r2, #0
 800a0f4:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	3308      	adds	r3, #8
 800a0fa:	2201      	movs	r2, #1
 800a0fc:	4619      	mov	r1, r3
 800a0fe:	6878      	ldr	r0, [r7, #4]
 800a100:	f000 f920 	bl	800a344 <USBD_CtlSendData>
        break;
 800a104:	e00c      	b.n	800a120 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	3304      	adds	r3, #4
 800a10a:	2201      	movs	r2, #1
 800a10c:	4619      	mov	r1, r3
 800a10e:	6878      	ldr	r0, [r7, #4]
 800a110:	f000 f918 	bl	800a344 <USBD_CtlSendData>
        break;
 800a114:	e004      	b.n	800a120 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 800a116:	6839      	ldr	r1, [r7, #0]
 800a118:	6878      	ldr	r0, [r7, #4]
 800a11a:	f000 f8a9 	bl	800a270 <USBD_CtlError>
        break;
 800a11e:	bf00      	nop
}
 800a120:	bf00      	nop
 800a122:	3708      	adds	r7, #8
 800a124:	46bd      	mov	sp, r7
 800a126:	bd80      	pop	{r7, pc}

0800a128 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a128:	b580      	push	{r7, lr}
 800a12a:	b082      	sub	sp, #8
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	6078      	str	r0, [r7, #4]
 800a130:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a138:	3b01      	subs	r3, #1
 800a13a:	2b02      	cmp	r3, #2
 800a13c:	d81e      	bhi.n	800a17c <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a13e:	683b      	ldr	r3, [r7, #0]
 800a140:	88db      	ldrh	r3, [r3, #6]
 800a142:	2b02      	cmp	r3, #2
 800a144:	d004      	beq.n	800a150 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800a146:	6839      	ldr	r1, [r7, #0]
 800a148:	6878      	ldr	r0, [r7, #4]
 800a14a:	f000 f891 	bl	800a270 <USBD_CtlError>
        break;
 800a14e:	e01a      	b.n	800a186 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	2201      	movs	r2, #1
 800a154:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d005      	beq.n	800a16c <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	68db      	ldr	r3, [r3, #12]
 800a164:	f043 0202 	orr.w	r2, r3, #2
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	330c      	adds	r3, #12
 800a170:	2202      	movs	r2, #2
 800a172:	4619      	mov	r1, r3
 800a174:	6878      	ldr	r0, [r7, #4]
 800a176:	f000 f8e5 	bl	800a344 <USBD_CtlSendData>
      break;
 800a17a:	e004      	b.n	800a186 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800a17c:	6839      	ldr	r1, [r7, #0]
 800a17e:	6878      	ldr	r0, [r7, #4]
 800a180:	f000 f876 	bl	800a270 <USBD_CtlError>
      break;
 800a184:	bf00      	nop
  }
}
 800a186:	bf00      	nop
 800a188:	3708      	adds	r7, #8
 800a18a:	46bd      	mov	sp, r7
 800a18c:	bd80      	pop	{r7, pc}

0800a18e <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a18e:	b580      	push	{r7, lr}
 800a190:	b082      	sub	sp, #8
 800a192:	af00      	add	r7, sp, #0
 800a194:	6078      	str	r0, [r7, #4]
 800a196:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a198:	683b      	ldr	r3, [r7, #0]
 800a19a:	885b      	ldrh	r3, [r3, #2]
 800a19c:	2b01      	cmp	r3, #1
 800a19e:	d106      	bne.n	800a1ae <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	2201      	movs	r2, #1
 800a1a4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800a1a8:	6878      	ldr	r0, [r7, #4]
 800a1aa:	f000 f929 	bl	800a400 <USBD_CtlSendStatus>
  }
}
 800a1ae:	bf00      	nop
 800a1b0:	3708      	adds	r7, #8
 800a1b2:	46bd      	mov	sp, r7
 800a1b4:	bd80      	pop	{r7, pc}

0800a1b6 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a1b6:	b580      	push	{r7, lr}
 800a1b8:	b082      	sub	sp, #8
 800a1ba:	af00      	add	r7, sp, #0
 800a1bc:	6078      	str	r0, [r7, #4]
 800a1be:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a1c6:	3b01      	subs	r3, #1
 800a1c8:	2b02      	cmp	r3, #2
 800a1ca:	d80b      	bhi.n	800a1e4 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a1cc:	683b      	ldr	r3, [r7, #0]
 800a1ce:	885b      	ldrh	r3, [r3, #2]
 800a1d0:	2b01      	cmp	r3, #1
 800a1d2:	d10c      	bne.n	800a1ee <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	2200      	movs	r2, #0
 800a1d8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800a1dc:	6878      	ldr	r0, [r7, #4]
 800a1de:	f000 f90f 	bl	800a400 <USBD_CtlSendStatus>
      }
      break;
 800a1e2:	e004      	b.n	800a1ee <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800a1e4:	6839      	ldr	r1, [r7, #0]
 800a1e6:	6878      	ldr	r0, [r7, #4]
 800a1e8:	f000 f842 	bl	800a270 <USBD_CtlError>
      break;
 800a1ec:	e000      	b.n	800a1f0 <USBD_ClrFeature+0x3a>
      break;
 800a1ee:	bf00      	nop
  }
}
 800a1f0:	bf00      	nop
 800a1f2:	3708      	adds	r7, #8
 800a1f4:	46bd      	mov	sp, r7
 800a1f6:	bd80      	pop	{r7, pc}

0800a1f8 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a1f8:	b480      	push	{r7}
 800a1fa:	b083      	sub	sp, #12
 800a1fc:	af00      	add	r7, sp, #0
 800a1fe:	6078      	str	r0, [r7, #4]
 800a200:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800a202:	683b      	ldr	r3, [r7, #0]
 800a204:	781a      	ldrb	r2, [r3, #0]
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800a20a:	683b      	ldr	r3, [r7, #0]
 800a20c:	785a      	ldrb	r2, [r3, #1]
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800a212:	683b      	ldr	r3, [r7, #0]
 800a214:	3302      	adds	r3, #2
 800a216:	781b      	ldrb	r3, [r3, #0]
 800a218:	b29a      	uxth	r2, r3
 800a21a:	683b      	ldr	r3, [r7, #0]
 800a21c:	3303      	adds	r3, #3
 800a21e:	781b      	ldrb	r3, [r3, #0]
 800a220:	b29b      	uxth	r3, r3
 800a222:	021b      	lsls	r3, r3, #8
 800a224:	b29b      	uxth	r3, r3
 800a226:	4413      	add	r3, r2
 800a228:	b29a      	uxth	r2, r3
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800a22e:	683b      	ldr	r3, [r7, #0]
 800a230:	3304      	adds	r3, #4
 800a232:	781b      	ldrb	r3, [r3, #0]
 800a234:	b29a      	uxth	r2, r3
 800a236:	683b      	ldr	r3, [r7, #0]
 800a238:	3305      	adds	r3, #5
 800a23a:	781b      	ldrb	r3, [r3, #0]
 800a23c:	b29b      	uxth	r3, r3
 800a23e:	021b      	lsls	r3, r3, #8
 800a240:	b29b      	uxth	r3, r3
 800a242:	4413      	add	r3, r2
 800a244:	b29a      	uxth	r2, r3
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800a24a:	683b      	ldr	r3, [r7, #0]
 800a24c:	3306      	adds	r3, #6
 800a24e:	781b      	ldrb	r3, [r3, #0]
 800a250:	b29a      	uxth	r2, r3
 800a252:	683b      	ldr	r3, [r7, #0]
 800a254:	3307      	adds	r3, #7
 800a256:	781b      	ldrb	r3, [r3, #0]
 800a258:	b29b      	uxth	r3, r3
 800a25a:	021b      	lsls	r3, r3, #8
 800a25c:	b29b      	uxth	r3, r3
 800a25e:	4413      	add	r3, r2
 800a260:	b29a      	uxth	r2, r3
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	80da      	strh	r2, [r3, #6]

}
 800a266:	bf00      	nop
 800a268:	370c      	adds	r7, #12
 800a26a:	46bd      	mov	sp, r7
 800a26c:	bc80      	pop	{r7}
 800a26e:	4770      	bx	lr

0800a270 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800a270:	b580      	push	{r7, lr}
 800a272:	b082      	sub	sp, #8
 800a274:	af00      	add	r7, sp, #0
 800a276:	6078      	str	r0, [r7, #4]
 800a278:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800a27a:	2180      	movs	r1, #128	; 0x80
 800a27c:	6878      	ldr	r0, [r7, #4]
 800a27e:	f008 fd0b 	bl	8012c98 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800a282:	2100      	movs	r1, #0
 800a284:	6878      	ldr	r0, [r7, #4]
 800a286:	f008 fd07 	bl	8012c98 <USBD_LL_StallEP>
}
 800a28a:	bf00      	nop
 800a28c:	3708      	adds	r7, #8
 800a28e:	46bd      	mov	sp, r7
 800a290:	bd80      	pop	{r7, pc}

0800a292 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a292:	b580      	push	{r7, lr}
 800a294:	b086      	sub	sp, #24
 800a296:	af00      	add	r7, sp, #0
 800a298:	60f8      	str	r0, [r7, #12]
 800a29a:	60b9      	str	r1, [r7, #8]
 800a29c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a29e:	2300      	movs	r3, #0
 800a2a0:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d032      	beq.n	800a30e <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800a2a8:	68f8      	ldr	r0, [r7, #12]
 800a2aa:	f000 f834 	bl	800a316 <USBD_GetLen>
 800a2ae:	4603      	mov	r3, r0
 800a2b0:	3301      	adds	r3, #1
 800a2b2:	b29b      	uxth	r3, r3
 800a2b4:	005b      	lsls	r3, r3, #1
 800a2b6:	b29a      	uxth	r2, r3
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800a2bc:	7dfb      	ldrb	r3, [r7, #23]
 800a2be:	1c5a      	adds	r2, r3, #1
 800a2c0:	75fa      	strb	r2, [r7, #23]
 800a2c2:	461a      	mov	r2, r3
 800a2c4:	68bb      	ldr	r3, [r7, #8]
 800a2c6:	4413      	add	r3, r2
 800a2c8:	687a      	ldr	r2, [r7, #4]
 800a2ca:	7812      	ldrb	r2, [r2, #0]
 800a2cc:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800a2ce:	7dfb      	ldrb	r3, [r7, #23]
 800a2d0:	1c5a      	adds	r2, r3, #1
 800a2d2:	75fa      	strb	r2, [r7, #23]
 800a2d4:	461a      	mov	r2, r3
 800a2d6:	68bb      	ldr	r3, [r7, #8]
 800a2d8:	4413      	add	r3, r2
 800a2da:	2203      	movs	r2, #3
 800a2dc:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800a2de:	e012      	b.n	800a306 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	1c5a      	adds	r2, r3, #1
 800a2e4:	60fa      	str	r2, [r7, #12]
 800a2e6:	7dfa      	ldrb	r2, [r7, #23]
 800a2e8:	1c51      	adds	r1, r2, #1
 800a2ea:	75f9      	strb	r1, [r7, #23]
 800a2ec:	4611      	mov	r1, r2
 800a2ee:	68ba      	ldr	r2, [r7, #8]
 800a2f0:	440a      	add	r2, r1
 800a2f2:	781b      	ldrb	r3, [r3, #0]
 800a2f4:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800a2f6:	7dfb      	ldrb	r3, [r7, #23]
 800a2f8:	1c5a      	adds	r2, r3, #1
 800a2fa:	75fa      	strb	r2, [r7, #23]
 800a2fc:	461a      	mov	r2, r3
 800a2fe:	68bb      	ldr	r3, [r7, #8]
 800a300:	4413      	add	r3, r2
 800a302:	2200      	movs	r2, #0
 800a304:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	781b      	ldrb	r3, [r3, #0]
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d1e8      	bne.n	800a2e0 <USBD_GetString+0x4e>
    }
  }
}
 800a30e:	bf00      	nop
 800a310:	3718      	adds	r7, #24
 800a312:	46bd      	mov	sp, r7
 800a314:	bd80      	pop	{r7, pc}

0800a316 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a316:	b480      	push	{r7}
 800a318:	b085      	sub	sp, #20
 800a31a:	af00      	add	r7, sp, #0
 800a31c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a31e:	2300      	movs	r3, #0
 800a320:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800a322:	e005      	b.n	800a330 <USBD_GetLen+0x1a>
  {
    len++;
 800a324:	7bfb      	ldrb	r3, [r7, #15]
 800a326:	3301      	adds	r3, #1
 800a328:	73fb      	strb	r3, [r7, #15]
    buf++;
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	3301      	adds	r3, #1
 800a32e:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	781b      	ldrb	r3, [r3, #0]
 800a334:	2b00      	cmp	r3, #0
 800a336:	d1f5      	bne.n	800a324 <USBD_GetLen+0xe>
  }

  return len;
 800a338:	7bfb      	ldrb	r3, [r7, #15]
}
 800a33a:	4618      	mov	r0, r3
 800a33c:	3714      	adds	r7, #20
 800a33e:	46bd      	mov	sp, r7
 800a340:	bc80      	pop	{r7}
 800a342:	4770      	bx	lr

0800a344 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800a344:	b580      	push	{r7, lr}
 800a346:	b084      	sub	sp, #16
 800a348:	af00      	add	r7, sp, #0
 800a34a:	60f8      	str	r0, [r7, #12]
 800a34c:	60b9      	str	r1, [r7, #8]
 800a34e:	4613      	mov	r3, r2
 800a350:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	2202      	movs	r2, #2
 800a356:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800a35a:	88fa      	ldrh	r2, [r7, #6]
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800a360:	88fa      	ldrh	r2, [r7, #6]
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a366:	88fb      	ldrh	r3, [r7, #6]
 800a368:	68ba      	ldr	r2, [r7, #8]
 800a36a:	2100      	movs	r1, #0
 800a36c:	68f8      	ldr	r0, [r7, #12]
 800a36e:	f008 fd15 	bl	8012d9c <USBD_LL_Transmit>

  return USBD_OK;
 800a372:	2300      	movs	r3, #0
}
 800a374:	4618      	mov	r0, r3
 800a376:	3710      	adds	r7, #16
 800a378:	46bd      	mov	sp, r7
 800a37a:	bd80      	pop	{r7, pc}

0800a37c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800a37c:	b580      	push	{r7, lr}
 800a37e:	b084      	sub	sp, #16
 800a380:	af00      	add	r7, sp, #0
 800a382:	60f8      	str	r0, [r7, #12]
 800a384:	60b9      	str	r1, [r7, #8]
 800a386:	4613      	mov	r3, r2
 800a388:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a38a:	88fb      	ldrh	r3, [r7, #6]
 800a38c:	68ba      	ldr	r2, [r7, #8]
 800a38e:	2100      	movs	r1, #0
 800a390:	68f8      	ldr	r0, [r7, #12]
 800a392:	f008 fd03 	bl	8012d9c <USBD_LL_Transmit>

  return USBD_OK;
 800a396:	2300      	movs	r3, #0
}
 800a398:	4618      	mov	r0, r3
 800a39a:	3710      	adds	r7, #16
 800a39c:	46bd      	mov	sp, r7
 800a39e:	bd80      	pop	{r7, pc}

0800a3a0 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800a3a0:	b580      	push	{r7, lr}
 800a3a2:	b084      	sub	sp, #16
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	60f8      	str	r0, [r7, #12]
 800a3a8:	60b9      	str	r1, [r7, #8]
 800a3aa:	4613      	mov	r3, r2
 800a3ac:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	2203      	movs	r2, #3
 800a3b2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800a3b6:	88fa      	ldrh	r2, [r7, #6]
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800a3be:	88fa      	ldrh	r2, [r7, #6]
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a3c6:	88fb      	ldrh	r3, [r7, #6]
 800a3c8:	68ba      	ldr	r2, [r7, #8]
 800a3ca:	2100      	movs	r1, #0
 800a3cc:	68f8      	ldr	r0, [r7, #12]
 800a3ce:	f008 fd08 	bl	8012de2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a3d2:	2300      	movs	r3, #0
}
 800a3d4:	4618      	mov	r0, r3
 800a3d6:	3710      	adds	r7, #16
 800a3d8:	46bd      	mov	sp, r7
 800a3da:	bd80      	pop	{r7, pc}

0800a3dc <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800a3dc:	b580      	push	{r7, lr}
 800a3de:	b084      	sub	sp, #16
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	60f8      	str	r0, [r7, #12]
 800a3e4:	60b9      	str	r1, [r7, #8]
 800a3e6:	4613      	mov	r3, r2
 800a3e8:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a3ea:	88fb      	ldrh	r3, [r7, #6]
 800a3ec:	68ba      	ldr	r2, [r7, #8]
 800a3ee:	2100      	movs	r1, #0
 800a3f0:	68f8      	ldr	r0, [r7, #12]
 800a3f2:	f008 fcf6 	bl	8012de2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a3f6:	2300      	movs	r3, #0
}
 800a3f8:	4618      	mov	r0, r3
 800a3fa:	3710      	adds	r7, #16
 800a3fc:	46bd      	mov	sp, r7
 800a3fe:	bd80      	pop	{r7, pc}

0800a400 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a400:	b580      	push	{r7, lr}
 800a402:	b082      	sub	sp, #8
 800a404:	af00      	add	r7, sp, #0
 800a406:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	2204      	movs	r2, #4
 800a40c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a410:	2300      	movs	r3, #0
 800a412:	2200      	movs	r2, #0
 800a414:	2100      	movs	r1, #0
 800a416:	6878      	ldr	r0, [r7, #4]
 800a418:	f008 fcc0 	bl	8012d9c <USBD_LL_Transmit>

  return USBD_OK;
 800a41c:	2300      	movs	r3, #0
}
 800a41e:	4618      	mov	r0, r3
 800a420:	3708      	adds	r7, #8
 800a422:	46bd      	mov	sp, r7
 800a424:	bd80      	pop	{r7, pc}

0800a426 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a426:	b580      	push	{r7, lr}
 800a428:	b082      	sub	sp, #8
 800a42a:	af00      	add	r7, sp, #0
 800a42c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	2205      	movs	r2, #5
 800a432:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a436:	2300      	movs	r3, #0
 800a438:	2200      	movs	r2, #0
 800a43a:	2100      	movs	r1, #0
 800a43c:	6878      	ldr	r0, [r7, #4]
 800a43e:	f008 fcd0 	bl	8012de2 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a442:	2300      	movs	r3, #0
}
 800a444:	4618      	mov	r0, r3
 800a446:	3708      	adds	r7, #8
 800a448:	46bd      	mov	sp, r7
 800a44a:	bd80      	pop	{r7, pc}

0800a44c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800a44c:	b480      	push	{r7}
 800a44e:	b085      	sub	sp, #20
 800a450:	af00      	add	r7, sp, #0
 800a452:	4603      	mov	r3, r0
 800a454:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800a456:	2300      	movs	r3, #0
 800a458:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800a45a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a45e:	2b84      	cmp	r3, #132	; 0x84
 800a460:	d005      	beq.n	800a46e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800a462:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	4413      	add	r3, r2
 800a46a:	3303      	adds	r3, #3
 800a46c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800a46e:	68fb      	ldr	r3, [r7, #12]
}
 800a470:	4618      	mov	r0, r3
 800a472:	3714      	adds	r7, #20
 800a474:	46bd      	mov	sp, r7
 800a476:	bc80      	pop	{r7}
 800a478:	4770      	bx	lr

0800a47a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800a47a:	b580      	push	{r7, lr}
 800a47c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800a47e:	f000 fadb 	bl	800aa38 <vTaskStartScheduler>
  
  return osOK;
 800a482:	2300      	movs	r3, #0
}
 800a484:	4618      	mov	r0, r3
 800a486:	bd80      	pop	{r7, pc}

0800a488 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800a488:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a48a:	b089      	sub	sp, #36	; 0x24
 800a48c:	af04      	add	r7, sp, #16
 800a48e:	6078      	str	r0, [r7, #4]
 800a490:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	695b      	ldr	r3, [r3, #20]
 800a496:	2b00      	cmp	r3, #0
 800a498:	d020      	beq.n	800a4dc <osThreadCreate+0x54>
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	699b      	ldr	r3, [r3, #24]
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d01c      	beq.n	800a4dc <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	685c      	ldr	r4, [r3, #4]
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681d      	ldr	r5, [r3, #0]
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	691e      	ldr	r6, [r3, #16]
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a4b4:	4618      	mov	r0, r3
 800a4b6:	f7ff ffc9 	bl	800a44c <makeFreeRtosPriority>
 800a4ba:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	695b      	ldr	r3, [r3, #20]
 800a4c0:	687a      	ldr	r2, [r7, #4]
 800a4c2:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a4c4:	9202      	str	r2, [sp, #8]
 800a4c6:	9301      	str	r3, [sp, #4]
 800a4c8:	9100      	str	r1, [sp, #0]
 800a4ca:	683b      	ldr	r3, [r7, #0]
 800a4cc:	4632      	mov	r2, r6
 800a4ce:	4629      	mov	r1, r5
 800a4d0:	4620      	mov	r0, r4
 800a4d2:	f000 f8e8 	bl	800a6a6 <xTaskCreateStatic>
 800a4d6:	4603      	mov	r3, r0
 800a4d8:	60fb      	str	r3, [r7, #12]
 800a4da:	e01c      	b.n	800a516 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	685c      	ldr	r4, [r3, #4]
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800a4e8:	b29e      	uxth	r6, r3
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800a4f0:	4618      	mov	r0, r3
 800a4f2:	f7ff ffab 	bl	800a44c <makeFreeRtosPriority>
 800a4f6:	4602      	mov	r2, r0
 800a4f8:	f107 030c 	add.w	r3, r7, #12
 800a4fc:	9301      	str	r3, [sp, #4]
 800a4fe:	9200      	str	r2, [sp, #0]
 800a500:	683b      	ldr	r3, [r7, #0]
 800a502:	4632      	mov	r2, r6
 800a504:	4629      	mov	r1, r5
 800a506:	4620      	mov	r0, r4
 800a508:	f000 f926 	bl	800a758 <xTaskCreate>
 800a50c:	4603      	mov	r3, r0
 800a50e:	2b01      	cmp	r3, #1
 800a510:	d001      	beq.n	800a516 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800a512:	2300      	movs	r3, #0
 800a514:	e000      	b.n	800a518 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800a516:	68fb      	ldr	r3, [r7, #12]
}
 800a518:	4618      	mov	r0, r3
 800a51a:	3714      	adds	r7, #20
 800a51c:	46bd      	mov	sp, r7
 800a51e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a520 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800a520:	b580      	push	{r7, lr}
 800a522:	b084      	sub	sp, #16
 800a524:	af00      	add	r7, sp, #0
 800a526:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d001      	beq.n	800a536 <osDelay+0x16>
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	e000      	b.n	800a538 <osDelay+0x18>
 800a536:	2301      	movs	r3, #1
 800a538:	4618      	mov	r0, r3
 800a53a:	f000 fa49 	bl	800a9d0 <vTaskDelay>
  
  return osOK;
 800a53e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800a540:	4618      	mov	r0, r3
 800a542:	3710      	adds	r7, #16
 800a544:	46bd      	mov	sp, r7
 800a546:	bd80      	pop	{r7, pc}

0800a548 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a548:	b480      	push	{r7}
 800a54a:	b083      	sub	sp, #12
 800a54c:	af00      	add	r7, sp, #0
 800a54e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	f103 0208 	add.w	r2, r3, #8
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	f04f 32ff 	mov.w	r2, #4294967295
 800a560:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	f103 0208 	add.w	r2, r3, #8
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	f103 0208 	add.w	r2, r3, #8
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	2200      	movs	r2, #0
 800a57a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a57c:	bf00      	nop
 800a57e:	370c      	adds	r7, #12
 800a580:	46bd      	mov	sp, r7
 800a582:	bc80      	pop	{r7}
 800a584:	4770      	bx	lr

0800a586 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a586:	b480      	push	{r7}
 800a588:	b083      	sub	sp, #12
 800a58a:	af00      	add	r7, sp, #0
 800a58c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	2200      	movs	r2, #0
 800a592:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a594:	bf00      	nop
 800a596:	370c      	adds	r7, #12
 800a598:	46bd      	mov	sp, r7
 800a59a:	bc80      	pop	{r7}
 800a59c:	4770      	bx	lr

0800a59e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a59e:	b480      	push	{r7}
 800a5a0:	b085      	sub	sp, #20
 800a5a2:	af00      	add	r7, sp, #0
 800a5a4:	6078      	str	r0, [r7, #4]
 800a5a6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	685b      	ldr	r3, [r3, #4]
 800a5ac:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a5ae:	683b      	ldr	r3, [r7, #0]
 800a5b0:	68fa      	ldr	r2, [r7, #12]
 800a5b2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	689a      	ldr	r2, [r3, #8]
 800a5b8:	683b      	ldr	r3, [r7, #0]
 800a5ba:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	689b      	ldr	r3, [r3, #8]
 800a5c0:	683a      	ldr	r2, [r7, #0]
 800a5c2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	683a      	ldr	r2, [r7, #0]
 800a5c8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800a5ca:	683b      	ldr	r3, [r7, #0]
 800a5cc:	687a      	ldr	r2, [r7, #4]
 800a5ce:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	1c5a      	adds	r2, r3, #1
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	601a      	str	r2, [r3, #0]
}
 800a5da:	bf00      	nop
 800a5dc:	3714      	adds	r7, #20
 800a5de:	46bd      	mov	sp, r7
 800a5e0:	bc80      	pop	{r7}
 800a5e2:	4770      	bx	lr

0800a5e4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a5e4:	b480      	push	{r7}
 800a5e6:	b085      	sub	sp, #20
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	6078      	str	r0, [r7, #4]
 800a5ec:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a5ee:	683b      	ldr	r3, [r7, #0]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a5f4:	68bb      	ldr	r3, [r7, #8]
 800a5f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5fa:	d103      	bne.n	800a604 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	691b      	ldr	r3, [r3, #16]
 800a600:	60fb      	str	r3, [r7, #12]
 800a602:	e00c      	b.n	800a61e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	3308      	adds	r3, #8
 800a608:	60fb      	str	r3, [r7, #12]
 800a60a:	e002      	b.n	800a612 <vListInsert+0x2e>
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	685b      	ldr	r3, [r3, #4]
 800a610:	60fb      	str	r3, [r7, #12]
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	685b      	ldr	r3, [r3, #4]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	68ba      	ldr	r2, [r7, #8]
 800a61a:	429a      	cmp	r2, r3
 800a61c:	d2f6      	bcs.n	800a60c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a61e:	68fb      	ldr	r3, [r7, #12]
 800a620:	685a      	ldr	r2, [r3, #4]
 800a622:	683b      	ldr	r3, [r7, #0]
 800a624:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a626:	683b      	ldr	r3, [r7, #0]
 800a628:	685b      	ldr	r3, [r3, #4]
 800a62a:	683a      	ldr	r2, [r7, #0]
 800a62c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a62e:	683b      	ldr	r3, [r7, #0]
 800a630:	68fa      	ldr	r2, [r7, #12]
 800a632:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	683a      	ldr	r2, [r7, #0]
 800a638:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800a63a:	683b      	ldr	r3, [r7, #0]
 800a63c:	687a      	ldr	r2, [r7, #4]
 800a63e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	1c5a      	adds	r2, r3, #1
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	601a      	str	r2, [r3, #0]
}
 800a64a:	bf00      	nop
 800a64c:	3714      	adds	r7, #20
 800a64e:	46bd      	mov	sp, r7
 800a650:	bc80      	pop	{r7}
 800a652:	4770      	bx	lr

0800a654 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a654:	b480      	push	{r7}
 800a656:	b085      	sub	sp, #20
 800a658:	af00      	add	r7, sp, #0
 800a65a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	691b      	ldr	r3, [r3, #16]
 800a660:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	685b      	ldr	r3, [r3, #4]
 800a666:	687a      	ldr	r2, [r7, #4]
 800a668:	6892      	ldr	r2, [r2, #8]
 800a66a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	689b      	ldr	r3, [r3, #8]
 800a670:	687a      	ldr	r2, [r7, #4]
 800a672:	6852      	ldr	r2, [r2, #4]
 800a674:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	685b      	ldr	r3, [r3, #4]
 800a67a:	687a      	ldr	r2, [r7, #4]
 800a67c:	429a      	cmp	r2, r3
 800a67e:	d103      	bne.n	800a688 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	689a      	ldr	r2, [r3, #8]
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	2200      	movs	r2, #0
 800a68c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	1e5a      	subs	r2, r3, #1
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	681b      	ldr	r3, [r3, #0]
}
 800a69c:	4618      	mov	r0, r3
 800a69e:	3714      	adds	r7, #20
 800a6a0:	46bd      	mov	sp, r7
 800a6a2:	bc80      	pop	{r7}
 800a6a4:	4770      	bx	lr

0800a6a6 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a6a6:	b580      	push	{r7, lr}
 800a6a8:	b08e      	sub	sp, #56	; 0x38
 800a6aa:	af04      	add	r7, sp, #16
 800a6ac:	60f8      	str	r0, [r7, #12]
 800a6ae:	60b9      	str	r1, [r7, #8]
 800a6b0:	607a      	str	r2, [r7, #4]
 800a6b2:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a6b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d109      	bne.n	800a6ce <xTaskCreateStatic+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a6ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6be:	f383 8811 	msr	BASEPRI, r3
 800a6c2:	f3bf 8f6f 	isb	sy
 800a6c6:	f3bf 8f4f 	dsb	sy
 800a6ca:	623b      	str	r3, [r7, #32]
 800a6cc:	e7fe      	b.n	800a6cc <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800a6ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d109      	bne.n	800a6e8 <xTaskCreateStatic+0x42>
 800a6d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6d8:	f383 8811 	msr	BASEPRI, r3
 800a6dc:	f3bf 8f6f 	isb	sy
 800a6e0:	f3bf 8f4f 	dsb	sy
 800a6e4:	61fb      	str	r3, [r7, #28]
 800a6e6:	e7fe      	b.n	800a6e6 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a6e8:	2360      	movs	r3, #96	; 0x60
 800a6ea:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a6ec:	693b      	ldr	r3, [r7, #16]
 800a6ee:	2b60      	cmp	r3, #96	; 0x60
 800a6f0:	d009      	beq.n	800a706 <xTaskCreateStatic+0x60>
 800a6f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6f6:	f383 8811 	msr	BASEPRI, r3
 800a6fa:	f3bf 8f6f 	isb	sy
 800a6fe:	f3bf 8f4f 	dsb	sy
 800a702:	61bb      	str	r3, [r7, #24]
 800a704:	e7fe      	b.n	800a704 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a706:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d01e      	beq.n	800a74a <xTaskCreateStatic+0xa4>
 800a70c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d01b      	beq.n	800a74a <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a712:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a714:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a718:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a71a:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a71c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a71e:	2202      	movs	r2, #2
 800a720:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a724:	2300      	movs	r3, #0
 800a726:	9303      	str	r3, [sp, #12]
 800a728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a72a:	9302      	str	r3, [sp, #8]
 800a72c:	f107 0314 	add.w	r3, r7, #20
 800a730:	9301      	str	r3, [sp, #4]
 800a732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a734:	9300      	str	r3, [sp, #0]
 800a736:	683b      	ldr	r3, [r7, #0]
 800a738:	687a      	ldr	r2, [r7, #4]
 800a73a:	68b9      	ldr	r1, [r7, #8]
 800a73c:	68f8      	ldr	r0, [r7, #12]
 800a73e:	f000 f850 	bl	800a7e2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a742:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a744:	f000 f8d6 	bl	800a8f4 <prvAddNewTaskToReadyList>
 800a748:	e001      	b.n	800a74e <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 800a74a:	2300      	movs	r3, #0
 800a74c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a74e:	697b      	ldr	r3, [r7, #20]
	}
 800a750:	4618      	mov	r0, r3
 800a752:	3728      	adds	r7, #40	; 0x28
 800a754:	46bd      	mov	sp, r7
 800a756:	bd80      	pop	{r7, pc}

0800a758 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a758:	b580      	push	{r7, lr}
 800a75a:	b08c      	sub	sp, #48	; 0x30
 800a75c:	af04      	add	r7, sp, #16
 800a75e:	60f8      	str	r0, [r7, #12]
 800a760:	60b9      	str	r1, [r7, #8]
 800a762:	603b      	str	r3, [r7, #0]
 800a764:	4613      	mov	r3, r2
 800a766:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a768:	88fb      	ldrh	r3, [r7, #6]
 800a76a:	009b      	lsls	r3, r3, #2
 800a76c:	4618      	mov	r0, r3
 800a76e:	f000 fe7d 	bl	800b46c <pvPortMalloc>
 800a772:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a774:	697b      	ldr	r3, [r7, #20]
 800a776:	2b00      	cmp	r3, #0
 800a778:	d00e      	beq.n	800a798 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800a77a:	2060      	movs	r0, #96	; 0x60
 800a77c:	f000 fe76 	bl	800b46c <pvPortMalloc>
 800a780:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a782:	69fb      	ldr	r3, [r7, #28]
 800a784:	2b00      	cmp	r3, #0
 800a786:	d003      	beq.n	800a790 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a788:	69fb      	ldr	r3, [r7, #28]
 800a78a:	697a      	ldr	r2, [r7, #20]
 800a78c:	631a      	str	r2, [r3, #48]	; 0x30
 800a78e:	e005      	b.n	800a79c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a790:	6978      	ldr	r0, [r7, #20]
 800a792:	f000 ff2d 	bl	800b5f0 <vPortFree>
 800a796:	e001      	b.n	800a79c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a798:	2300      	movs	r3, #0
 800a79a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a79c:	69fb      	ldr	r3, [r7, #28]
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d017      	beq.n	800a7d2 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a7a2:	69fb      	ldr	r3, [r7, #28]
 800a7a4:	2200      	movs	r2, #0
 800a7a6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a7aa:	88fa      	ldrh	r2, [r7, #6]
 800a7ac:	2300      	movs	r3, #0
 800a7ae:	9303      	str	r3, [sp, #12]
 800a7b0:	69fb      	ldr	r3, [r7, #28]
 800a7b2:	9302      	str	r3, [sp, #8]
 800a7b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7b6:	9301      	str	r3, [sp, #4]
 800a7b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7ba:	9300      	str	r3, [sp, #0]
 800a7bc:	683b      	ldr	r3, [r7, #0]
 800a7be:	68b9      	ldr	r1, [r7, #8]
 800a7c0:	68f8      	ldr	r0, [r7, #12]
 800a7c2:	f000 f80e 	bl	800a7e2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a7c6:	69f8      	ldr	r0, [r7, #28]
 800a7c8:	f000 f894 	bl	800a8f4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a7cc:	2301      	movs	r3, #1
 800a7ce:	61bb      	str	r3, [r7, #24]
 800a7d0:	e002      	b.n	800a7d8 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a7d2:	f04f 33ff 	mov.w	r3, #4294967295
 800a7d6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a7d8:	69bb      	ldr	r3, [r7, #24]
	}
 800a7da:	4618      	mov	r0, r3
 800a7dc:	3720      	adds	r7, #32
 800a7de:	46bd      	mov	sp, r7
 800a7e0:	bd80      	pop	{r7, pc}

0800a7e2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a7e2:	b580      	push	{r7, lr}
 800a7e4:	b088      	sub	sp, #32
 800a7e6:	af00      	add	r7, sp, #0
 800a7e8:	60f8      	str	r0, [r7, #12]
 800a7ea:	60b9      	str	r1, [r7, #8]
 800a7ec:	607a      	str	r2, [r7, #4]
 800a7ee:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a7f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7f2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	009b      	lsls	r3, r3, #2
 800a7f8:	461a      	mov	r2, r3
 800a7fa:	21a5      	movs	r1, #165	; 0xa5
 800a7fc:	f008 fb8a 	bl	8012f14 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800a800:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a802:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800a80a:	3b01      	subs	r3, #1
 800a80c:	009b      	lsls	r3, r3, #2
 800a80e:	4413      	add	r3, r2
 800a810:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800a812:	69bb      	ldr	r3, [r7, #24]
 800a814:	f023 0307 	bic.w	r3, r3, #7
 800a818:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a81a:	69bb      	ldr	r3, [r7, #24]
 800a81c:	f003 0307 	and.w	r3, r3, #7
 800a820:	2b00      	cmp	r3, #0
 800a822:	d009      	beq.n	800a838 <prvInitialiseNewTask+0x56>
 800a824:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a828:	f383 8811 	msr	BASEPRI, r3
 800a82c:	f3bf 8f6f 	isb	sy
 800a830:	f3bf 8f4f 	dsb	sy
 800a834:	617b      	str	r3, [r7, #20]
 800a836:	e7fe      	b.n	800a836 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a838:	2300      	movs	r3, #0
 800a83a:	61fb      	str	r3, [r7, #28]
 800a83c:	e012      	b.n	800a864 <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a83e:	68ba      	ldr	r2, [r7, #8]
 800a840:	69fb      	ldr	r3, [r7, #28]
 800a842:	4413      	add	r3, r2
 800a844:	7819      	ldrb	r1, [r3, #0]
 800a846:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a848:	69fb      	ldr	r3, [r7, #28]
 800a84a:	4413      	add	r3, r2
 800a84c:	3334      	adds	r3, #52	; 0x34
 800a84e:	460a      	mov	r2, r1
 800a850:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800a852:	68ba      	ldr	r2, [r7, #8]
 800a854:	69fb      	ldr	r3, [r7, #28]
 800a856:	4413      	add	r3, r2
 800a858:	781b      	ldrb	r3, [r3, #0]
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d006      	beq.n	800a86c <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a85e:	69fb      	ldr	r3, [r7, #28]
 800a860:	3301      	adds	r3, #1
 800a862:	61fb      	str	r3, [r7, #28]
 800a864:	69fb      	ldr	r3, [r7, #28]
 800a866:	2b0f      	cmp	r3, #15
 800a868:	d9e9      	bls.n	800a83e <prvInitialiseNewTask+0x5c>
 800a86a:	e000      	b.n	800a86e <prvInitialiseNewTask+0x8c>
		{
			break;
 800a86c:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a86e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a870:	2200      	movs	r2, #0
 800a872:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a876:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a878:	2b06      	cmp	r3, #6
 800a87a:	d901      	bls.n	800a880 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a87c:	2306      	movs	r3, #6
 800a87e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a880:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a882:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a884:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a888:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a88a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a88c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a88e:	2200      	movs	r2, #0
 800a890:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a892:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a894:	3304      	adds	r3, #4
 800a896:	4618      	mov	r0, r3
 800a898:	f7ff fe75 	bl	800a586 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a89c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a89e:	3318      	adds	r3, #24
 800a8a0:	4618      	mov	r0, r3
 800a8a2:	f7ff fe70 	bl	800a586 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a8a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a8aa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a8ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8ae:	f1c3 0207 	rsb	r2, r3, #7
 800a8b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8b4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a8b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a8ba:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 800a8bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8be:	2200      	movs	r2, #0
 800a8c0:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a8c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8c4:	2200      	movs	r2, #0
 800a8c6:	659a      	str	r2, [r3, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a8c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8ca:	2200      	movs	r2, #0
 800a8cc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a8d0:	683a      	ldr	r2, [r7, #0]
 800a8d2:	68f9      	ldr	r1, [r7, #12]
 800a8d4:	69b8      	ldr	r0, [r7, #24]
 800a8d6:	f000 fc27 	bl	800b128 <pxPortInitialiseStack>
 800a8da:	4602      	mov	r2, r0
 800a8dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a8de:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800a8e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d002      	beq.n	800a8ec <prvInitialiseNewTask+0x10a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a8e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a8ea:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a8ec:	bf00      	nop
 800a8ee:	3720      	adds	r7, #32
 800a8f0:	46bd      	mov	sp, r7
 800a8f2:	bd80      	pop	{r7, pc}

0800a8f4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a8f4:	b580      	push	{r7, lr}
 800a8f6:	b082      	sub	sp, #8
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a8fc:	f000 fcfc 	bl	800b2f8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a900:	4b2c      	ldr	r3, [pc, #176]	; (800a9b4 <prvAddNewTaskToReadyList+0xc0>)
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	3301      	adds	r3, #1
 800a906:	4a2b      	ldr	r2, [pc, #172]	; (800a9b4 <prvAddNewTaskToReadyList+0xc0>)
 800a908:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a90a:	4b2b      	ldr	r3, [pc, #172]	; (800a9b8 <prvAddNewTaskToReadyList+0xc4>)
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d109      	bne.n	800a926 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a912:	4a29      	ldr	r2, [pc, #164]	; (800a9b8 <prvAddNewTaskToReadyList+0xc4>)
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a918:	4b26      	ldr	r3, [pc, #152]	; (800a9b4 <prvAddNewTaskToReadyList+0xc0>)
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	2b01      	cmp	r3, #1
 800a91e:	d110      	bne.n	800a942 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a920:	f000 fade 	bl	800aee0 <prvInitialiseTaskLists>
 800a924:	e00d      	b.n	800a942 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a926:	4b25      	ldr	r3, [pc, #148]	; (800a9bc <prvAddNewTaskToReadyList+0xc8>)
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d109      	bne.n	800a942 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a92e:	4b22      	ldr	r3, [pc, #136]	; (800a9b8 <prvAddNewTaskToReadyList+0xc4>)
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a938:	429a      	cmp	r2, r3
 800a93a:	d802      	bhi.n	800a942 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a93c:	4a1e      	ldr	r2, [pc, #120]	; (800a9b8 <prvAddNewTaskToReadyList+0xc4>)
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a942:	4b1f      	ldr	r3, [pc, #124]	; (800a9c0 <prvAddNewTaskToReadyList+0xcc>)
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	3301      	adds	r3, #1
 800a948:	4a1d      	ldr	r2, [pc, #116]	; (800a9c0 <prvAddNewTaskToReadyList+0xcc>)
 800a94a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a94c:	4b1c      	ldr	r3, [pc, #112]	; (800a9c0 <prvAddNewTaskToReadyList+0xcc>)
 800a94e:	681a      	ldr	r2, [r3, #0]
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a958:	2201      	movs	r2, #1
 800a95a:	409a      	lsls	r2, r3
 800a95c:	4b19      	ldr	r3, [pc, #100]	; (800a9c4 <prvAddNewTaskToReadyList+0xd0>)
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	4313      	orrs	r3, r2
 800a962:	4a18      	ldr	r2, [pc, #96]	; (800a9c4 <prvAddNewTaskToReadyList+0xd0>)
 800a964:	6013      	str	r3, [r2, #0]
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a96a:	4613      	mov	r3, r2
 800a96c:	009b      	lsls	r3, r3, #2
 800a96e:	4413      	add	r3, r2
 800a970:	009b      	lsls	r3, r3, #2
 800a972:	4a15      	ldr	r2, [pc, #84]	; (800a9c8 <prvAddNewTaskToReadyList+0xd4>)
 800a974:	441a      	add	r2, r3
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	3304      	adds	r3, #4
 800a97a:	4619      	mov	r1, r3
 800a97c:	4610      	mov	r0, r2
 800a97e:	f7ff fe0e 	bl	800a59e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a982:	f000 fce7 	bl	800b354 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a986:	4b0d      	ldr	r3, [pc, #52]	; (800a9bc <prvAddNewTaskToReadyList+0xc8>)
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d00e      	beq.n	800a9ac <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a98e:	4b0a      	ldr	r3, [pc, #40]	; (800a9b8 <prvAddNewTaskToReadyList+0xc4>)
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a998:	429a      	cmp	r2, r3
 800a99a:	d207      	bcs.n	800a9ac <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a99c:	4b0b      	ldr	r3, [pc, #44]	; (800a9cc <prvAddNewTaskToReadyList+0xd8>)
 800a99e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a9a2:	601a      	str	r2, [r3, #0]
 800a9a4:	f3bf 8f4f 	dsb	sy
 800a9a8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a9ac:	bf00      	nop
 800a9ae:	3708      	adds	r7, #8
 800a9b0:	46bd      	mov	sp, r7
 800a9b2:	bd80      	pop	{r7, pc}
 800a9b4:	20000644 	.word	0x20000644
 800a9b8:	20000544 	.word	0x20000544
 800a9bc:	20000650 	.word	0x20000650
 800a9c0:	20000660 	.word	0x20000660
 800a9c4:	2000064c 	.word	0x2000064c
 800a9c8:	20000548 	.word	0x20000548
 800a9cc:	e000ed04 	.word	0xe000ed04

0800a9d0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a9d0:	b580      	push	{r7, lr}
 800a9d2:	b084      	sub	sp, #16
 800a9d4:	af00      	add	r7, sp, #0
 800a9d6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a9d8:	2300      	movs	r3, #0
 800a9da:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d016      	beq.n	800aa10 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a9e2:	4b13      	ldr	r3, [pc, #76]	; (800aa30 <vTaskDelay+0x60>)
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d009      	beq.n	800a9fe <vTaskDelay+0x2e>
 800a9ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9ee:	f383 8811 	msr	BASEPRI, r3
 800a9f2:	f3bf 8f6f 	isb	sy
 800a9f6:	f3bf 8f4f 	dsb	sy
 800a9fa:	60bb      	str	r3, [r7, #8]
 800a9fc:	e7fe      	b.n	800a9fc <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800a9fe:	f000 f87b 	bl	800aaf8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800aa02:	2100      	movs	r1, #0
 800aa04:	6878      	ldr	r0, [r7, #4]
 800aa06:	f000 fb29 	bl	800b05c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800aa0a:	f000 f883 	bl	800ab14 <xTaskResumeAll>
 800aa0e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d107      	bne.n	800aa26 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800aa16:	4b07      	ldr	r3, [pc, #28]	; (800aa34 <vTaskDelay+0x64>)
 800aa18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa1c:	601a      	str	r2, [r3, #0]
 800aa1e:	f3bf 8f4f 	dsb	sy
 800aa22:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800aa26:	bf00      	nop
 800aa28:	3710      	adds	r7, #16
 800aa2a:	46bd      	mov	sp, r7
 800aa2c:	bd80      	pop	{r7, pc}
 800aa2e:	bf00      	nop
 800aa30:	2000066c 	.word	0x2000066c
 800aa34:	e000ed04 	.word	0xe000ed04

0800aa38 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800aa38:	b580      	push	{r7, lr}
 800aa3a:	b08a      	sub	sp, #40	; 0x28
 800aa3c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800aa3e:	2300      	movs	r3, #0
 800aa40:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800aa42:	2300      	movs	r3, #0
 800aa44:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800aa46:	463a      	mov	r2, r7
 800aa48:	1d39      	adds	r1, r7, #4
 800aa4a:	f107 0308 	add.w	r3, r7, #8
 800aa4e:	4618      	mov	r0, r3
 800aa50:	f7f6 f984 	bl	8000d5c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800aa54:	6839      	ldr	r1, [r7, #0]
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	68ba      	ldr	r2, [r7, #8]
 800aa5a:	9202      	str	r2, [sp, #8]
 800aa5c:	9301      	str	r3, [sp, #4]
 800aa5e:	2300      	movs	r3, #0
 800aa60:	9300      	str	r3, [sp, #0]
 800aa62:	2300      	movs	r3, #0
 800aa64:	460a      	mov	r2, r1
 800aa66:	491e      	ldr	r1, [pc, #120]	; (800aae0 <vTaskStartScheduler+0xa8>)
 800aa68:	481e      	ldr	r0, [pc, #120]	; (800aae4 <vTaskStartScheduler+0xac>)
 800aa6a:	f7ff fe1c 	bl	800a6a6 <xTaskCreateStatic>
 800aa6e:	4602      	mov	r2, r0
 800aa70:	4b1d      	ldr	r3, [pc, #116]	; (800aae8 <vTaskStartScheduler+0xb0>)
 800aa72:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800aa74:	4b1c      	ldr	r3, [pc, #112]	; (800aae8 <vTaskStartScheduler+0xb0>)
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d002      	beq.n	800aa82 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800aa7c:	2301      	movs	r3, #1
 800aa7e:	617b      	str	r3, [r7, #20]
 800aa80:	e001      	b.n	800aa86 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800aa82:	2300      	movs	r3, #0
 800aa84:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800aa86:	697b      	ldr	r3, [r7, #20]
 800aa88:	2b01      	cmp	r3, #1
 800aa8a:	d117      	bne.n	800aabc <vTaskStartScheduler+0x84>
 800aa8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa90:	f383 8811 	msr	BASEPRI, r3
 800aa94:	f3bf 8f6f 	isb	sy
 800aa98:	f3bf 8f4f 	dsb	sy
 800aa9c:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800aa9e:	4b13      	ldr	r3, [pc, #76]	; (800aaec <vTaskStartScheduler+0xb4>)
 800aaa0:	f04f 32ff 	mov.w	r2, #4294967295
 800aaa4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800aaa6:	4b12      	ldr	r3, [pc, #72]	; (800aaf0 <vTaskStartScheduler+0xb8>)
 800aaa8:	2201      	movs	r2, #1
 800aaaa:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800aaac:	4b11      	ldr	r3, [pc, #68]	; (800aaf4 <vTaskStartScheduler+0xbc>)
 800aaae:	2200      	movs	r2, #0
 800aab0:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800aab2:	f7f6 f93d 	bl	8000d30 <configureTimerForRunTimeStats>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800aab6:	f000 fbaf 	bl	800b218 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800aaba:	e00d      	b.n	800aad8 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800aabc:	697b      	ldr	r3, [r7, #20]
 800aabe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aac2:	d109      	bne.n	800aad8 <vTaskStartScheduler+0xa0>
 800aac4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aac8:	f383 8811 	msr	BASEPRI, r3
 800aacc:	f3bf 8f6f 	isb	sy
 800aad0:	f3bf 8f4f 	dsb	sy
 800aad4:	60fb      	str	r3, [r7, #12]
 800aad6:	e7fe      	b.n	800aad6 <vTaskStartScheduler+0x9e>
}
 800aad8:	bf00      	nop
 800aada:	3718      	adds	r7, #24
 800aadc:	46bd      	mov	sp, r7
 800aade:	bd80      	pop	{r7, pc}
 800aae0:	08015fb8 	.word	0x08015fb8
 800aae4:	0800aeb1 	.word	0x0800aeb1
 800aae8:	20000668 	.word	0x20000668
 800aaec:	20000664 	.word	0x20000664
 800aaf0:	20000650 	.word	0x20000650
 800aaf4:	20000648 	.word	0x20000648

0800aaf8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800aaf8:	b480      	push	{r7}
 800aafa:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800aafc:	4b04      	ldr	r3, [pc, #16]	; (800ab10 <vTaskSuspendAll+0x18>)
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	3301      	adds	r3, #1
 800ab02:	4a03      	ldr	r2, [pc, #12]	; (800ab10 <vTaskSuspendAll+0x18>)
 800ab04:	6013      	str	r3, [r2, #0]
}
 800ab06:	bf00      	nop
 800ab08:	46bd      	mov	sp, r7
 800ab0a:	bc80      	pop	{r7}
 800ab0c:	4770      	bx	lr
 800ab0e:	bf00      	nop
 800ab10:	2000066c 	.word	0x2000066c

0800ab14 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ab14:	b580      	push	{r7, lr}
 800ab16:	b084      	sub	sp, #16
 800ab18:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ab1a:	2300      	movs	r3, #0
 800ab1c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ab1e:	2300      	movs	r3, #0
 800ab20:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ab22:	4b41      	ldr	r3, [pc, #260]	; (800ac28 <xTaskResumeAll+0x114>)
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d109      	bne.n	800ab3e <xTaskResumeAll+0x2a>
 800ab2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab2e:	f383 8811 	msr	BASEPRI, r3
 800ab32:	f3bf 8f6f 	isb	sy
 800ab36:	f3bf 8f4f 	dsb	sy
 800ab3a:	603b      	str	r3, [r7, #0]
 800ab3c:	e7fe      	b.n	800ab3c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ab3e:	f000 fbdb 	bl	800b2f8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ab42:	4b39      	ldr	r3, [pc, #228]	; (800ac28 <xTaskResumeAll+0x114>)
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	3b01      	subs	r3, #1
 800ab48:	4a37      	ldr	r2, [pc, #220]	; (800ac28 <xTaskResumeAll+0x114>)
 800ab4a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ab4c:	4b36      	ldr	r3, [pc, #216]	; (800ac28 <xTaskResumeAll+0x114>)
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d161      	bne.n	800ac18 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ab54:	4b35      	ldr	r3, [pc, #212]	; (800ac2c <xTaskResumeAll+0x118>)
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	d05d      	beq.n	800ac18 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ab5c:	e02e      	b.n	800abbc <xTaskResumeAll+0xa8>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800ab5e:	4b34      	ldr	r3, [pc, #208]	; (800ac30 <xTaskResumeAll+0x11c>)
 800ab60:	68db      	ldr	r3, [r3, #12]
 800ab62:	68db      	ldr	r3, [r3, #12]
 800ab64:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	3318      	adds	r3, #24
 800ab6a:	4618      	mov	r0, r3
 800ab6c:	f7ff fd72 	bl	800a654 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	3304      	adds	r3, #4
 800ab74:	4618      	mov	r0, r3
 800ab76:	f7ff fd6d 	bl	800a654 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab7e:	2201      	movs	r2, #1
 800ab80:	409a      	lsls	r2, r3
 800ab82:	4b2c      	ldr	r3, [pc, #176]	; (800ac34 <xTaskResumeAll+0x120>)
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	4313      	orrs	r3, r2
 800ab88:	4a2a      	ldr	r2, [pc, #168]	; (800ac34 <xTaskResumeAll+0x120>)
 800ab8a:	6013      	str	r3, [r2, #0]
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab90:	4613      	mov	r3, r2
 800ab92:	009b      	lsls	r3, r3, #2
 800ab94:	4413      	add	r3, r2
 800ab96:	009b      	lsls	r3, r3, #2
 800ab98:	4a27      	ldr	r2, [pc, #156]	; (800ac38 <xTaskResumeAll+0x124>)
 800ab9a:	441a      	add	r2, r3
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	3304      	adds	r3, #4
 800aba0:	4619      	mov	r1, r3
 800aba2:	4610      	mov	r0, r2
 800aba4:	f7ff fcfb 	bl	800a59e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800abac:	4b23      	ldr	r3, [pc, #140]	; (800ac3c <xTaskResumeAll+0x128>)
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abb2:	429a      	cmp	r2, r3
 800abb4:	d302      	bcc.n	800abbc <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800abb6:	4b22      	ldr	r3, [pc, #136]	; (800ac40 <xTaskResumeAll+0x12c>)
 800abb8:	2201      	movs	r2, #1
 800abba:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800abbc:	4b1c      	ldr	r3, [pc, #112]	; (800ac30 <xTaskResumeAll+0x11c>)
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d1cc      	bne.n	800ab5e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d001      	beq.n	800abce <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800abca:	f000 fa23 	bl	800b014 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800abce:	4b1d      	ldr	r3, [pc, #116]	; (800ac44 <xTaskResumeAll+0x130>)
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d010      	beq.n	800abfc <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800abda:	f000 f837 	bl	800ac4c <xTaskIncrementTick>
 800abde:	4603      	mov	r3, r0
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d002      	beq.n	800abea <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800abe4:	4b16      	ldr	r3, [pc, #88]	; (800ac40 <xTaskResumeAll+0x12c>)
 800abe6:	2201      	movs	r2, #1
 800abe8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	3b01      	subs	r3, #1
 800abee:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d1f1      	bne.n	800abda <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800abf6:	4b13      	ldr	r3, [pc, #76]	; (800ac44 <xTaskResumeAll+0x130>)
 800abf8:	2200      	movs	r2, #0
 800abfa:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800abfc:	4b10      	ldr	r3, [pc, #64]	; (800ac40 <xTaskResumeAll+0x12c>)
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d009      	beq.n	800ac18 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ac04:	2301      	movs	r3, #1
 800ac06:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ac08:	4b0f      	ldr	r3, [pc, #60]	; (800ac48 <xTaskResumeAll+0x134>)
 800ac0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ac0e:	601a      	str	r2, [r3, #0]
 800ac10:	f3bf 8f4f 	dsb	sy
 800ac14:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ac18:	f000 fb9c 	bl	800b354 <vPortExitCritical>

	return xAlreadyYielded;
 800ac1c:	68bb      	ldr	r3, [r7, #8]
}
 800ac1e:	4618      	mov	r0, r3
 800ac20:	3710      	adds	r7, #16
 800ac22:	46bd      	mov	sp, r7
 800ac24:	bd80      	pop	{r7, pc}
 800ac26:	bf00      	nop
 800ac28:	2000066c 	.word	0x2000066c
 800ac2c:	20000644 	.word	0x20000644
 800ac30:	20000604 	.word	0x20000604
 800ac34:	2000064c 	.word	0x2000064c
 800ac38:	20000548 	.word	0x20000548
 800ac3c:	20000544 	.word	0x20000544
 800ac40:	20000658 	.word	0x20000658
 800ac44:	20000654 	.word	0x20000654
 800ac48:	e000ed04 	.word	0xe000ed04

0800ac4c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ac4c:	b580      	push	{r7, lr}
 800ac4e:	b086      	sub	sp, #24
 800ac50:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ac52:	2300      	movs	r3, #0
 800ac54:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ac56:	4b50      	ldr	r3, [pc, #320]	; (800ad98 <xTaskIncrementTick+0x14c>)
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	f040 808c 	bne.w	800ad78 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ac60:	4b4e      	ldr	r3, [pc, #312]	; (800ad9c <xTaskIncrementTick+0x150>)
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	3301      	adds	r3, #1
 800ac66:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ac68:	4a4c      	ldr	r2, [pc, #304]	; (800ad9c <xTaskIncrementTick+0x150>)
 800ac6a:	693b      	ldr	r3, [r7, #16]
 800ac6c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ac6e:	693b      	ldr	r3, [r7, #16]
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	d11f      	bne.n	800acb4 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800ac74:	4b4a      	ldr	r3, [pc, #296]	; (800ada0 <xTaskIncrementTick+0x154>)
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	2b00      	cmp	r3, #0
 800ac7c:	d009      	beq.n	800ac92 <xTaskIncrementTick+0x46>
 800ac7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac82:	f383 8811 	msr	BASEPRI, r3
 800ac86:	f3bf 8f6f 	isb	sy
 800ac8a:	f3bf 8f4f 	dsb	sy
 800ac8e:	603b      	str	r3, [r7, #0]
 800ac90:	e7fe      	b.n	800ac90 <xTaskIncrementTick+0x44>
 800ac92:	4b43      	ldr	r3, [pc, #268]	; (800ada0 <xTaskIncrementTick+0x154>)
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	60fb      	str	r3, [r7, #12]
 800ac98:	4b42      	ldr	r3, [pc, #264]	; (800ada4 <xTaskIncrementTick+0x158>)
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	4a40      	ldr	r2, [pc, #256]	; (800ada0 <xTaskIncrementTick+0x154>)
 800ac9e:	6013      	str	r3, [r2, #0]
 800aca0:	4a40      	ldr	r2, [pc, #256]	; (800ada4 <xTaskIncrementTick+0x158>)
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	6013      	str	r3, [r2, #0]
 800aca6:	4b40      	ldr	r3, [pc, #256]	; (800ada8 <xTaskIncrementTick+0x15c>)
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	3301      	adds	r3, #1
 800acac:	4a3e      	ldr	r2, [pc, #248]	; (800ada8 <xTaskIncrementTick+0x15c>)
 800acae:	6013      	str	r3, [r2, #0]
 800acb0:	f000 f9b0 	bl	800b014 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800acb4:	4b3d      	ldr	r3, [pc, #244]	; (800adac <xTaskIncrementTick+0x160>)
 800acb6:	681b      	ldr	r3, [r3, #0]
 800acb8:	693a      	ldr	r2, [r7, #16]
 800acba:	429a      	cmp	r2, r3
 800acbc:	d34d      	bcc.n	800ad5a <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800acbe:	4b38      	ldr	r3, [pc, #224]	; (800ada0 <xTaskIncrementTick+0x154>)
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	2b00      	cmp	r3, #0
 800acc6:	d101      	bne.n	800accc <xTaskIncrementTick+0x80>
 800acc8:	2301      	movs	r3, #1
 800acca:	e000      	b.n	800acce <xTaskIncrementTick+0x82>
 800accc:	2300      	movs	r3, #0
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d004      	beq.n	800acdc <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800acd2:	4b36      	ldr	r3, [pc, #216]	; (800adac <xTaskIncrementTick+0x160>)
 800acd4:	f04f 32ff 	mov.w	r2, #4294967295
 800acd8:	601a      	str	r2, [r3, #0]
					break;
 800acda:	e03e      	b.n	800ad5a <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800acdc:	4b30      	ldr	r3, [pc, #192]	; (800ada0 <xTaskIncrementTick+0x154>)
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	68db      	ldr	r3, [r3, #12]
 800ace2:	68db      	ldr	r3, [r3, #12]
 800ace4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ace6:	68bb      	ldr	r3, [r7, #8]
 800ace8:	685b      	ldr	r3, [r3, #4]
 800acea:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800acec:	693a      	ldr	r2, [r7, #16]
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	429a      	cmp	r2, r3
 800acf2:	d203      	bcs.n	800acfc <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800acf4:	4a2d      	ldr	r2, [pc, #180]	; (800adac <xTaskIncrementTick+0x160>)
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	6013      	str	r3, [r2, #0]
						break;
 800acfa:	e02e      	b.n	800ad5a <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800acfc:	68bb      	ldr	r3, [r7, #8]
 800acfe:	3304      	adds	r3, #4
 800ad00:	4618      	mov	r0, r3
 800ad02:	f7ff fca7 	bl	800a654 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ad06:	68bb      	ldr	r3, [r7, #8]
 800ad08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d004      	beq.n	800ad18 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ad0e:	68bb      	ldr	r3, [r7, #8]
 800ad10:	3318      	adds	r3, #24
 800ad12:	4618      	mov	r0, r3
 800ad14:	f7ff fc9e 	bl	800a654 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ad18:	68bb      	ldr	r3, [r7, #8]
 800ad1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad1c:	2201      	movs	r2, #1
 800ad1e:	409a      	lsls	r2, r3
 800ad20:	4b23      	ldr	r3, [pc, #140]	; (800adb0 <xTaskIncrementTick+0x164>)
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	4313      	orrs	r3, r2
 800ad26:	4a22      	ldr	r2, [pc, #136]	; (800adb0 <xTaskIncrementTick+0x164>)
 800ad28:	6013      	str	r3, [r2, #0]
 800ad2a:	68bb      	ldr	r3, [r7, #8]
 800ad2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad2e:	4613      	mov	r3, r2
 800ad30:	009b      	lsls	r3, r3, #2
 800ad32:	4413      	add	r3, r2
 800ad34:	009b      	lsls	r3, r3, #2
 800ad36:	4a1f      	ldr	r2, [pc, #124]	; (800adb4 <xTaskIncrementTick+0x168>)
 800ad38:	441a      	add	r2, r3
 800ad3a:	68bb      	ldr	r3, [r7, #8]
 800ad3c:	3304      	adds	r3, #4
 800ad3e:	4619      	mov	r1, r3
 800ad40:	4610      	mov	r0, r2
 800ad42:	f7ff fc2c 	bl	800a59e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ad46:	68bb      	ldr	r3, [r7, #8]
 800ad48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad4a:	4b1b      	ldr	r3, [pc, #108]	; (800adb8 <xTaskIncrementTick+0x16c>)
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad50:	429a      	cmp	r2, r3
 800ad52:	d3b4      	bcc.n	800acbe <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800ad54:	2301      	movs	r3, #1
 800ad56:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ad58:	e7b1      	b.n	800acbe <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ad5a:	4b17      	ldr	r3, [pc, #92]	; (800adb8 <xTaskIncrementTick+0x16c>)
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ad60:	4914      	ldr	r1, [pc, #80]	; (800adb4 <xTaskIncrementTick+0x168>)
 800ad62:	4613      	mov	r3, r2
 800ad64:	009b      	lsls	r3, r3, #2
 800ad66:	4413      	add	r3, r2
 800ad68:	009b      	lsls	r3, r3, #2
 800ad6a:	440b      	add	r3, r1
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	2b01      	cmp	r3, #1
 800ad70:	d907      	bls.n	800ad82 <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 800ad72:	2301      	movs	r3, #1
 800ad74:	617b      	str	r3, [r7, #20]
 800ad76:	e004      	b.n	800ad82 <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800ad78:	4b10      	ldr	r3, [pc, #64]	; (800adbc <xTaskIncrementTick+0x170>)
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	3301      	adds	r3, #1
 800ad7e:	4a0f      	ldr	r2, [pc, #60]	; (800adbc <xTaskIncrementTick+0x170>)
 800ad80:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800ad82:	4b0f      	ldr	r3, [pc, #60]	; (800adc0 <xTaskIncrementTick+0x174>)
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	2b00      	cmp	r3, #0
 800ad88:	d001      	beq.n	800ad8e <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 800ad8a:	2301      	movs	r3, #1
 800ad8c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800ad8e:	697b      	ldr	r3, [r7, #20]
}
 800ad90:	4618      	mov	r0, r3
 800ad92:	3718      	adds	r7, #24
 800ad94:	46bd      	mov	sp, r7
 800ad96:	bd80      	pop	{r7, pc}
 800ad98:	2000066c 	.word	0x2000066c
 800ad9c:	20000648 	.word	0x20000648
 800ada0:	200005fc 	.word	0x200005fc
 800ada4:	20000600 	.word	0x20000600
 800ada8:	2000065c 	.word	0x2000065c
 800adac:	20000664 	.word	0x20000664
 800adb0:	2000064c 	.word	0x2000064c
 800adb4:	20000548 	.word	0x20000548
 800adb8:	20000544 	.word	0x20000544
 800adbc:	20000654 	.word	0x20000654
 800adc0:	20000658 	.word	0x20000658

0800adc4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800adc4:	b580      	push	{r7, lr}
 800adc6:	b086      	sub	sp, #24
 800adc8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800adca:	4b32      	ldr	r3, [pc, #200]	; (800ae94 <vTaskSwitchContext+0xd0>)
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	2b00      	cmp	r3, #0
 800add0:	d003      	beq.n	800adda <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800add2:	4b31      	ldr	r3, [pc, #196]	; (800ae98 <vTaskSwitchContext+0xd4>)
 800add4:	2201      	movs	r2, #1
 800add6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800add8:	e057      	b.n	800ae8a <vTaskSwitchContext+0xc6>
		xYieldPending = pdFALSE;
 800adda:	4b2f      	ldr	r3, [pc, #188]	; (800ae98 <vTaskSwitchContext+0xd4>)
 800addc:	2200      	movs	r2, #0
 800adde:	601a      	str	r2, [r3, #0]
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800ade0:	f7f5 ffb2 	bl	8000d48 <getRunTimeCounterValue>
 800ade4:	4602      	mov	r2, r0
 800ade6:	4b2d      	ldr	r3, [pc, #180]	; (800ae9c <vTaskSwitchContext+0xd8>)
 800ade8:	601a      	str	r2, [r3, #0]
				if( ulTotalRunTime > ulTaskSwitchedInTime )
 800adea:	4b2c      	ldr	r3, [pc, #176]	; (800ae9c <vTaskSwitchContext+0xd8>)
 800adec:	681a      	ldr	r2, [r3, #0]
 800adee:	4b2c      	ldr	r3, [pc, #176]	; (800aea0 <vTaskSwitchContext+0xdc>)
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	429a      	cmp	r2, r3
 800adf4:	d909      	bls.n	800ae0a <vTaskSwitchContext+0x46>
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800adf6:	4b2b      	ldr	r3, [pc, #172]	; (800aea4 <vTaskSwitchContext+0xe0>)
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800adfc:	4a27      	ldr	r2, [pc, #156]	; (800ae9c <vTaskSwitchContext+0xd8>)
 800adfe:	6810      	ldr	r0, [r2, #0]
 800ae00:	4a27      	ldr	r2, [pc, #156]	; (800aea0 <vTaskSwitchContext+0xdc>)
 800ae02:	6812      	ldr	r2, [r2, #0]
 800ae04:	1a82      	subs	r2, r0, r2
 800ae06:	440a      	add	r2, r1
 800ae08:	655a      	str	r2, [r3, #84]	; 0x54
				ulTaskSwitchedInTime = ulTotalRunTime;
 800ae0a:	4b24      	ldr	r3, [pc, #144]	; (800ae9c <vTaskSwitchContext+0xd8>)
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	4a24      	ldr	r2, [pc, #144]	; (800aea0 <vTaskSwitchContext+0xdc>)
 800ae10:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800ae12:	4b25      	ldr	r3, [pc, #148]	; (800aea8 <vTaskSwitchContext+0xe4>)
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	fab3 f383 	clz	r3, r3
 800ae1e:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800ae20:	7afb      	ldrb	r3, [r7, #11]
 800ae22:	f1c3 031f 	rsb	r3, r3, #31
 800ae26:	617b      	str	r3, [r7, #20]
 800ae28:	4920      	ldr	r1, [pc, #128]	; (800aeac <vTaskSwitchContext+0xe8>)
 800ae2a:	697a      	ldr	r2, [r7, #20]
 800ae2c:	4613      	mov	r3, r2
 800ae2e:	009b      	lsls	r3, r3, #2
 800ae30:	4413      	add	r3, r2
 800ae32:	009b      	lsls	r3, r3, #2
 800ae34:	440b      	add	r3, r1
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d109      	bne.n	800ae50 <vTaskSwitchContext+0x8c>
	__asm volatile
 800ae3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae40:	f383 8811 	msr	BASEPRI, r3
 800ae44:	f3bf 8f6f 	isb	sy
 800ae48:	f3bf 8f4f 	dsb	sy
 800ae4c:	607b      	str	r3, [r7, #4]
 800ae4e:	e7fe      	b.n	800ae4e <vTaskSwitchContext+0x8a>
 800ae50:	697a      	ldr	r2, [r7, #20]
 800ae52:	4613      	mov	r3, r2
 800ae54:	009b      	lsls	r3, r3, #2
 800ae56:	4413      	add	r3, r2
 800ae58:	009b      	lsls	r3, r3, #2
 800ae5a:	4a14      	ldr	r2, [pc, #80]	; (800aeac <vTaskSwitchContext+0xe8>)
 800ae5c:	4413      	add	r3, r2
 800ae5e:	613b      	str	r3, [r7, #16]
 800ae60:	693b      	ldr	r3, [r7, #16]
 800ae62:	685b      	ldr	r3, [r3, #4]
 800ae64:	685a      	ldr	r2, [r3, #4]
 800ae66:	693b      	ldr	r3, [r7, #16]
 800ae68:	605a      	str	r2, [r3, #4]
 800ae6a:	693b      	ldr	r3, [r7, #16]
 800ae6c:	685a      	ldr	r2, [r3, #4]
 800ae6e:	693b      	ldr	r3, [r7, #16]
 800ae70:	3308      	adds	r3, #8
 800ae72:	429a      	cmp	r2, r3
 800ae74:	d104      	bne.n	800ae80 <vTaskSwitchContext+0xbc>
 800ae76:	693b      	ldr	r3, [r7, #16]
 800ae78:	685b      	ldr	r3, [r3, #4]
 800ae7a:	685a      	ldr	r2, [r3, #4]
 800ae7c:	693b      	ldr	r3, [r7, #16]
 800ae7e:	605a      	str	r2, [r3, #4]
 800ae80:	693b      	ldr	r3, [r7, #16]
 800ae82:	685b      	ldr	r3, [r3, #4]
 800ae84:	68db      	ldr	r3, [r3, #12]
 800ae86:	4a07      	ldr	r2, [pc, #28]	; (800aea4 <vTaskSwitchContext+0xe0>)
 800ae88:	6013      	str	r3, [r2, #0]
}
 800ae8a:	bf00      	nop
 800ae8c:	3718      	adds	r7, #24
 800ae8e:	46bd      	mov	sp, r7
 800ae90:	bd80      	pop	{r7, pc}
 800ae92:	bf00      	nop
 800ae94:	2000066c 	.word	0x2000066c
 800ae98:	20000658 	.word	0x20000658
 800ae9c:	20000674 	.word	0x20000674
 800aea0:	20000670 	.word	0x20000670
 800aea4:	20000544 	.word	0x20000544
 800aea8:	2000064c 	.word	0x2000064c
 800aeac:	20000548 	.word	0x20000548

0800aeb0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800aeb0:	b580      	push	{r7, lr}
 800aeb2:	b082      	sub	sp, #8
 800aeb4:	af00      	add	r7, sp, #0
 800aeb6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800aeb8:	f000 f852 	bl	800af60 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800aebc:	4b06      	ldr	r3, [pc, #24]	; (800aed8 <prvIdleTask+0x28>)
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	2b01      	cmp	r3, #1
 800aec2:	d9f9      	bls.n	800aeb8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800aec4:	4b05      	ldr	r3, [pc, #20]	; (800aedc <prvIdleTask+0x2c>)
 800aec6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aeca:	601a      	str	r2, [r3, #0]
 800aecc:	f3bf 8f4f 	dsb	sy
 800aed0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800aed4:	e7f0      	b.n	800aeb8 <prvIdleTask+0x8>
 800aed6:	bf00      	nop
 800aed8:	20000548 	.word	0x20000548
 800aedc:	e000ed04 	.word	0xe000ed04

0800aee0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800aee0:	b580      	push	{r7, lr}
 800aee2:	b082      	sub	sp, #8
 800aee4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800aee6:	2300      	movs	r3, #0
 800aee8:	607b      	str	r3, [r7, #4]
 800aeea:	e00c      	b.n	800af06 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800aeec:	687a      	ldr	r2, [r7, #4]
 800aeee:	4613      	mov	r3, r2
 800aef0:	009b      	lsls	r3, r3, #2
 800aef2:	4413      	add	r3, r2
 800aef4:	009b      	lsls	r3, r3, #2
 800aef6:	4a12      	ldr	r2, [pc, #72]	; (800af40 <prvInitialiseTaskLists+0x60>)
 800aef8:	4413      	add	r3, r2
 800aefa:	4618      	mov	r0, r3
 800aefc:	f7ff fb24 	bl	800a548 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	3301      	adds	r3, #1
 800af04:	607b      	str	r3, [r7, #4]
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	2b06      	cmp	r3, #6
 800af0a:	d9ef      	bls.n	800aeec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800af0c:	480d      	ldr	r0, [pc, #52]	; (800af44 <prvInitialiseTaskLists+0x64>)
 800af0e:	f7ff fb1b 	bl	800a548 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800af12:	480d      	ldr	r0, [pc, #52]	; (800af48 <prvInitialiseTaskLists+0x68>)
 800af14:	f7ff fb18 	bl	800a548 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800af18:	480c      	ldr	r0, [pc, #48]	; (800af4c <prvInitialiseTaskLists+0x6c>)
 800af1a:	f7ff fb15 	bl	800a548 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800af1e:	480c      	ldr	r0, [pc, #48]	; (800af50 <prvInitialiseTaskLists+0x70>)
 800af20:	f7ff fb12 	bl	800a548 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800af24:	480b      	ldr	r0, [pc, #44]	; (800af54 <prvInitialiseTaskLists+0x74>)
 800af26:	f7ff fb0f 	bl	800a548 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800af2a:	4b0b      	ldr	r3, [pc, #44]	; (800af58 <prvInitialiseTaskLists+0x78>)
 800af2c:	4a05      	ldr	r2, [pc, #20]	; (800af44 <prvInitialiseTaskLists+0x64>)
 800af2e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800af30:	4b0a      	ldr	r3, [pc, #40]	; (800af5c <prvInitialiseTaskLists+0x7c>)
 800af32:	4a05      	ldr	r2, [pc, #20]	; (800af48 <prvInitialiseTaskLists+0x68>)
 800af34:	601a      	str	r2, [r3, #0]
}
 800af36:	bf00      	nop
 800af38:	3708      	adds	r7, #8
 800af3a:	46bd      	mov	sp, r7
 800af3c:	bd80      	pop	{r7, pc}
 800af3e:	bf00      	nop
 800af40:	20000548 	.word	0x20000548
 800af44:	200005d4 	.word	0x200005d4
 800af48:	200005e8 	.word	0x200005e8
 800af4c:	20000604 	.word	0x20000604
 800af50:	20000618 	.word	0x20000618
 800af54:	20000630 	.word	0x20000630
 800af58:	200005fc 	.word	0x200005fc
 800af5c:	20000600 	.word	0x20000600

0800af60 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800af60:	b580      	push	{r7, lr}
 800af62:	b082      	sub	sp, #8
 800af64:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800af66:	e019      	b.n	800af9c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800af68:	f000 f9c6 	bl	800b2f8 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800af6c:	4b0f      	ldr	r3, [pc, #60]	; (800afac <prvCheckTasksWaitingTermination+0x4c>)
 800af6e:	68db      	ldr	r3, [r3, #12]
 800af70:	68db      	ldr	r3, [r3, #12]
 800af72:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	3304      	adds	r3, #4
 800af78:	4618      	mov	r0, r3
 800af7a:	f7ff fb6b 	bl	800a654 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800af7e:	4b0c      	ldr	r3, [pc, #48]	; (800afb0 <prvCheckTasksWaitingTermination+0x50>)
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	3b01      	subs	r3, #1
 800af84:	4a0a      	ldr	r2, [pc, #40]	; (800afb0 <prvCheckTasksWaitingTermination+0x50>)
 800af86:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800af88:	4b0a      	ldr	r3, [pc, #40]	; (800afb4 <prvCheckTasksWaitingTermination+0x54>)
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	3b01      	subs	r3, #1
 800af8e:	4a09      	ldr	r2, [pc, #36]	; (800afb4 <prvCheckTasksWaitingTermination+0x54>)
 800af90:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800af92:	f000 f9df 	bl	800b354 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800af96:	6878      	ldr	r0, [r7, #4]
 800af98:	f000 f80e 	bl	800afb8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800af9c:	4b05      	ldr	r3, [pc, #20]	; (800afb4 <prvCheckTasksWaitingTermination+0x54>)
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d1e1      	bne.n	800af68 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800afa4:	bf00      	nop
 800afa6:	3708      	adds	r7, #8
 800afa8:	46bd      	mov	sp, r7
 800afaa:	bd80      	pop	{r7, pc}
 800afac:	20000618 	.word	0x20000618
 800afb0:	20000644 	.word	0x20000644
 800afb4:	2000062c 	.word	0x2000062c

0800afb8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800afb8:	b580      	push	{r7, lr}
 800afba:	b084      	sub	sp, #16
 800afbc:	af00      	add	r7, sp, #0
 800afbe:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d108      	bne.n	800afdc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800afce:	4618      	mov	r0, r3
 800afd0:	f000 fb0e 	bl	800b5f0 <vPortFree>
				vPortFree( pxTCB );
 800afd4:	6878      	ldr	r0, [r7, #4]
 800afd6:	f000 fb0b 	bl	800b5f0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800afda:	e017      	b.n	800b00c <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800afe2:	2b01      	cmp	r3, #1
 800afe4:	d103      	bne.n	800afee <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800afe6:	6878      	ldr	r0, [r7, #4]
 800afe8:	f000 fb02 	bl	800b5f0 <vPortFree>
	}
 800afec:	e00e      	b.n	800b00c <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800aff4:	2b02      	cmp	r3, #2
 800aff6:	d009      	beq.n	800b00c <prvDeleteTCB+0x54>
 800aff8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800affc:	f383 8811 	msr	BASEPRI, r3
 800b000:	f3bf 8f6f 	isb	sy
 800b004:	f3bf 8f4f 	dsb	sy
 800b008:	60fb      	str	r3, [r7, #12]
 800b00a:	e7fe      	b.n	800b00a <prvDeleteTCB+0x52>
	}
 800b00c:	bf00      	nop
 800b00e:	3710      	adds	r7, #16
 800b010:	46bd      	mov	sp, r7
 800b012:	bd80      	pop	{r7, pc}

0800b014 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b014:	b480      	push	{r7}
 800b016:	b083      	sub	sp, #12
 800b018:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b01a:	4b0e      	ldr	r3, [pc, #56]	; (800b054 <prvResetNextTaskUnblockTime+0x40>)
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	2b00      	cmp	r3, #0
 800b022:	d101      	bne.n	800b028 <prvResetNextTaskUnblockTime+0x14>
 800b024:	2301      	movs	r3, #1
 800b026:	e000      	b.n	800b02a <prvResetNextTaskUnblockTime+0x16>
 800b028:	2300      	movs	r3, #0
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d004      	beq.n	800b038 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b02e:	4b0a      	ldr	r3, [pc, #40]	; (800b058 <prvResetNextTaskUnblockTime+0x44>)
 800b030:	f04f 32ff 	mov.w	r2, #4294967295
 800b034:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b036:	e008      	b.n	800b04a <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800b038:	4b06      	ldr	r3, [pc, #24]	; (800b054 <prvResetNextTaskUnblockTime+0x40>)
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	68db      	ldr	r3, [r3, #12]
 800b03e:	68db      	ldr	r3, [r3, #12]
 800b040:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	685b      	ldr	r3, [r3, #4]
 800b046:	4a04      	ldr	r2, [pc, #16]	; (800b058 <prvResetNextTaskUnblockTime+0x44>)
 800b048:	6013      	str	r3, [r2, #0]
}
 800b04a:	bf00      	nop
 800b04c:	370c      	adds	r7, #12
 800b04e:	46bd      	mov	sp, r7
 800b050:	bc80      	pop	{r7}
 800b052:	4770      	bx	lr
 800b054:	200005fc 	.word	0x200005fc
 800b058:	20000664 	.word	0x20000664

0800b05c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b05c:	b580      	push	{r7, lr}
 800b05e:	b084      	sub	sp, #16
 800b060:	af00      	add	r7, sp, #0
 800b062:	6078      	str	r0, [r7, #4]
 800b064:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b066:	4b29      	ldr	r3, [pc, #164]	; (800b10c <prvAddCurrentTaskToDelayedList+0xb0>)
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b06c:	4b28      	ldr	r3, [pc, #160]	; (800b110 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	3304      	adds	r3, #4
 800b072:	4618      	mov	r0, r3
 800b074:	f7ff faee 	bl	800a654 <uxListRemove>
 800b078:	4603      	mov	r3, r0
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d10b      	bne.n	800b096 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800b07e:	4b24      	ldr	r3, [pc, #144]	; (800b110 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b084:	2201      	movs	r2, #1
 800b086:	fa02 f303 	lsl.w	r3, r2, r3
 800b08a:	43da      	mvns	r2, r3
 800b08c:	4b21      	ldr	r3, [pc, #132]	; (800b114 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	4013      	ands	r3, r2
 800b092:	4a20      	ldr	r2, [pc, #128]	; (800b114 <prvAddCurrentTaskToDelayedList+0xb8>)
 800b094:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b09c:	d10a      	bne.n	800b0b4 <prvAddCurrentTaskToDelayedList+0x58>
 800b09e:	683b      	ldr	r3, [r7, #0]
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d007      	beq.n	800b0b4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b0a4:	4b1a      	ldr	r3, [pc, #104]	; (800b110 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	3304      	adds	r3, #4
 800b0aa:	4619      	mov	r1, r3
 800b0ac:	481a      	ldr	r0, [pc, #104]	; (800b118 <prvAddCurrentTaskToDelayedList+0xbc>)
 800b0ae:	f7ff fa76 	bl	800a59e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b0b2:	e026      	b.n	800b102 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b0b4:	68fa      	ldr	r2, [r7, #12]
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	4413      	add	r3, r2
 800b0ba:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b0bc:	4b14      	ldr	r3, [pc, #80]	; (800b110 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	68ba      	ldr	r2, [r7, #8]
 800b0c2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b0c4:	68ba      	ldr	r2, [r7, #8]
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	429a      	cmp	r2, r3
 800b0ca:	d209      	bcs.n	800b0e0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b0cc:	4b13      	ldr	r3, [pc, #76]	; (800b11c <prvAddCurrentTaskToDelayedList+0xc0>)
 800b0ce:	681a      	ldr	r2, [r3, #0]
 800b0d0:	4b0f      	ldr	r3, [pc, #60]	; (800b110 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	3304      	adds	r3, #4
 800b0d6:	4619      	mov	r1, r3
 800b0d8:	4610      	mov	r0, r2
 800b0da:	f7ff fa83 	bl	800a5e4 <vListInsert>
}
 800b0de:	e010      	b.n	800b102 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b0e0:	4b0f      	ldr	r3, [pc, #60]	; (800b120 <prvAddCurrentTaskToDelayedList+0xc4>)
 800b0e2:	681a      	ldr	r2, [r3, #0]
 800b0e4:	4b0a      	ldr	r3, [pc, #40]	; (800b110 <prvAddCurrentTaskToDelayedList+0xb4>)
 800b0e6:	681b      	ldr	r3, [r3, #0]
 800b0e8:	3304      	adds	r3, #4
 800b0ea:	4619      	mov	r1, r3
 800b0ec:	4610      	mov	r0, r2
 800b0ee:	f7ff fa79 	bl	800a5e4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b0f2:	4b0c      	ldr	r3, [pc, #48]	; (800b124 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	68ba      	ldr	r2, [r7, #8]
 800b0f8:	429a      	cmp	r2, r3
 800b0fa:	d202      	bcs.n	800b102 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800b0fc:	4a09      	ldr	r2, [pc, #36]	; (800b124 <prvAddCurrentTaskToDelayedList+0xc8>)
 800b0fe:	68bb      	ldr	r3, [r7, #8]
 800b100:	6013      	str	r3, [r2, #0]
}
 800b102:	bf00      	nop
 800b104:	3710      	adds	r7, #16
 800b106:	46bd      	mov	sp, r7
 800b108:	bd80      	pop	{r7, pc}
 800b10a:	bf00      	nop
 800b10c:	20000648 	.word	0x20000648
 800b110:	20000544 	.word	0x20000544
 800b114:	2000064c 	.word	0x2000064c
 800b118:	20000630 	.word	0x20000630
 800b11c:	20000600 	.word	0x20000600
 800b120:	200005fc 	.word	0x200005fc
 800b124:	20000664 	.word	0x20000664

0800b128 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b128:	b480      	push	{r7}
 800b12a:	b085      	sub	sp, #20
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	60f8      	str	r0, [r7, #12]
 800b130:	60b9      	str	r1, [r7, #8]
 800b132:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	3b04      	subs	r3, #4
 800b138:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800b140:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	3b04      	subs	r3, #4
 800b146:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b148:	68bb      	ldr	r3, [r7, #8]
 800b14a:	f023 0201 	bic.w	r2, r3, #1
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	3b04      	subs	r3, #4
 800b156:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b158:	4a08      	ldr	r2, [pc, #32]	; (800b17c <pxPortInitialiseStack+0x54>)
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	3b14      	subs	r3, #20
 800b162:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b164:	687a      	ldr	r2, [r7, #4]
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	3b20      	subs	r3, #32
 800b16e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b170:	68fb      	ldr	r3, [r7, #12]
}
 800b172:	4618      	mov	r0, r3
 800b174:	3714      	adds	r7, #20
 800b176:	46bd      	mov	sp, r7
 800b178:	bc80      	pop	{r7}
 800b17a:	4770      	bx	lr
 800b17c:	0800b181 	.word	0x0800b181

0800b180 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b180:	b480      	push	{r7}
 800b182:	b085      	sub	sp, #20
 800b184:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800b186:	2300      	movs	r3, #0
 800b188:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b18a:	4b10      	ldr	r3, [pc, #64]	; (800b1cc <prvTaskExitError+0x4c>)
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b192:	d009      	beq.n	800b1a8 <prvTaskExitError+0x28>
 800b194:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b198:	f383 8811 	msr	BASEPRI, r3
 800b19c:	f3bf 8f6f 	isb	sy
 800b1a0:	f3bf 8f4f 	dsb	sy
 800b1a4:	60fb      	str	r3, [r7, #12]
 800b1a6:	e7fe      	b.n	800b1a6 <prvTaskExitError+0x26>
 800b1a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1ac:	f383 8811 	msr	BASEPRI, r3
 800b1b0:	f3bf 8f6f 	isb	sy
 800b1b4:	f3bf 8f4f 	dsb	sy
 800b1b8:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b1ba:	bf00      	nop
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d0fc      	beq.n	800b1bc <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b1c2:	bf00      	nop
 800b1c4:	3714      	adds	r7, #20
 800b1c6:	46bd      	mov	sp, r7
 800b1c8:	bc80      	pop	{r7}
 800b1ca:	4770      	bx	lr
 800b1cc:	200000e0 	.word	0x200000e0

0800b1d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b1d0:	4b07      	ldr	r3, [pc, #28]	; (800b1f0 <pxCurrentTCBConst2>)
 800b1d2:	6819      	ldr	r1, [r3, #0]
 800b1d4:	6808      	ldr	r0, [r1, #0]
 800b1d6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800b1da:	f380 8809 	msr	PSP, r0
 800b1de:	f3bf 8f6f 	isb	sy
 800b1e2:	f04f 0000 	mov.w	r0, #0
 800b1e6:	f380 8811 	msr	BASEPRI, r0
 800b1ea:	f04e 0e0d 	orr.w	lr, lr, #13
 800b1ee:	4770      	bx	lr

0800b1f0 <pxCurrentTCBConst2>:
 800b1f0:	20000544 	.word	0x20000544
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b1f4:	bf00      	nop
 800b1f6:	bf00      	nop

0800b1f8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800b1f8:	4806      	ldr	r0, [pc, #24]	; (800b214 <prvPortStartFirstTask+0x1c>)
 800b1fa:	6800      	ldr	r0, [r0, #0]
 800b1fc:	6800      	ldr	r0, [r0, #0]
 800b1fe:	f380 8808 	msr	MSP, r0
 800b202:	b662      	cpsie	i
 800b204:	b661      	cpsie	f
 800b206:	f3bf 8f4f 	dsb	sy
 800b20a:	f3bf 8f6f 	isb	sy
 800b20e:	df00      	svc	0
 800b210:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b212:	bf00      	nop
 800b214:	e000ed08 	.word	0xe000ed08

0800b218 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b218:	b580      	push	{r7, lr}
 800b21a:	b084      	sub	sp, #16
 800b21c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b21e:	4b31      	ldr	r3, [pc, #196]	; (800b2e4 <xPortStartScheduler+0xcc>)
 800b220:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	781b      	ldrb	r3, [r3, #0]
 800b226:	b2db      	uxtb	r3, r3
 800b228:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	22ff      	movs	r2, #255	; 0xff
 800b22e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	781b      	ldrb	r3, [r3, #0]
 800b234:	b2db      	uxtb	r3, r3
 800b236:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b238:	78fb      	ldrb	r3, [r7, #3]
 800b23a:	b2db      	uxtb	r3, r3
 800b23c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800b240:	b2da      	uxtb	r2, r3
 800b242:	4b29      	ldr	r3, [pc, #164]	; (800b2e8 <xPortStartScheduler+0xd0>)
 800b244:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b246:	4b29      	ldr	r3, [pc, #164]	; (800b2ec <xPortStartScheduler+0xd4>)
 800b248:	2207      	movs	r2, #7
 800b24a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b24c:	e009      	b.n	800b262 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800b24e:	4b27      	ldr	r3, [pc, #156]	; (800b2ec <xPortStartScheduler+0xd4>)
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	3b01      	subs	r3, #1
 800b254:	4a25      	ldr	r2, [pc, #148]	; (800b2ec <xPortStartScheduler+0xd4>)
 800b256:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b258:	78fb      	ldrb	r3, [r7, #3]
 800b25a:	b2db      	uxtb	r3, r3
 800b25c:	005b      	lsls	r3, r3, #1
 800b25e:	b2db      	uxtb	r3, r3
 800b260:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b262:	78fb      	ldrb	r3, [r7, #3]
 800b264:	b2db      	uxtb	r3, r3
 800b266:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b26a:	2b80      	cmp	r3, #128	; 0x80
 800b26c:	d0ef      	beq.n	800b24e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800b26e:	4b1f      	ldr	r3, [pc, #124]	; (800b2ec <xPortStartScheduler+0xd4>)
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	f1c3 0307 	rsb	r3, r3, #7
 800b276:	2b04      	cmp	r3, #4
 800b278:	d009      	beq.n	800b28e <xPortStartScheduler+0x76>
 800b27a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b27e:	f383 8811 	msr	BASEPRI, r3
 800b282:	f3bf 8f6f 	isb	sy
 800b286:	f3bf 8f4f 	dsb	sy
 800b28a:	60bb      	str	r3, [r7, #8]
 800b28c:	e7fe      	b.n	800b28c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800b28e:	4b17      	ldr	r3, [pc, #92]	; (800b2ec <xPortStartScheduler+0xd4>)
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	021b      	lsls	r3, r3, #8
 800b294:	4a15      	ldr	r2, [pc, #84]	; (800b2ec <xPortStartScheduler+0xd4>)
 800b296:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800b298:	4b14      	ldr	r3, [pc, #80]	; (800b2ec <xPortStartScheduler+0xd4>)
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b2a0:	4a12      	ldr	r2, [pc, #72]	; (800b2ec <xPortStartScheduler+0xd4>)
 800b2a2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	b2da      	uxtb	r2, r3
 800b2a8:	68fb      	ldr	r3, [r7, #12]
 800b2aa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800b2ac:	4b10      	ldr	r3, [pc, #64]	; (800b2f0 <xPortStartScheduler+0xd8>)
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	4a0f      	ldr	r2, [pc, #60]	; (800b2f0 <xPortStartScheduler+0xd8>)
 800b2b2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800b2b6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800b2b8:	4b0d      	ldr	r3, [pc, #52]	; (800b2f0 <xPortStartScheduler+0xd8>)
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	4a0c      	ldr	r2, [pc, #48]	; (800b2f0 <xPortStartScheduler+0xd8>)
 800b2be:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800b2c2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800b2c4:	f000 f8b0 	bl	800b428 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800b2c8:	4b0a      	ldr	r3, [pc, #40]	; (800b2f4 <xPortStartScheduler+0xdc>)
 800b2ca:	2200      	movs	r2, #0
 800b2cc:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800b2ce:	f7ff ff93 	bl	800b1f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800b2d2:	f7ff fd77 	bl	800adc4 <vTaskSwitchContext>
	prvTaskExitError();
 800b2d6:	f7ff ff53 	bl	800b180 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800b2da:	2300      	movs	r3, #0
}
 800b2dc:	4618      	mov	r0, r3
 800b2de:	3710      	adds	r7, #16
 800b2e0:	46bd      	mov	sp, r7
 800b2e2:	bd80      	pop	{r7, pc}
 800b2e4:	e000e400 	.word	0xe000e400
 800b2e8:	20000678 	.word	0x20000678
 800b2ec:	2000067c 	.word	0x2000067c
 800b2f0:	e000ed20 	.word	0xe000ed20
 800b2f4:	200000e0 	.word	0x200000e0

0800b2f8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800b2f8:	b480      	push	{r7}
 800b2fa:	b083      	sub	sp, #12
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b302:	f383 8811 	msr	BASEPRI, r3
 800b306:	f3bf 8f6f 	isb	sy
 800b30a:	f3bf 8f4f 	dsb	sy
 800b30e:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800b310:	4b0e      	ldr	r3, [pc, #56]	; (800b34c <vPortEnterCritical+0x54>)
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	3301      	adds	r3, #1
 800b316:	4a0d      	ldr	r2, [pc, #52]	; (800b34c <vPortEnterCritical+0x54>)
 800b318:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800b31a:	4b0c      	ldr	r3, [pc, #48]	; (800b34c <vPortEnterCritical+0x54>)
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	2b01      	cmp	r3, #1
 800b320:	d10e      	bne.n	800b340 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800b322:	4b0b      	ldr	r3, [pc, #44]	; (800b350 <vPortEnterCritical+0x58>)
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	b2db      	uxtb	r3, r3
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d009      	beq.n	800b340 <vPortEnterCritical+0x48>
 800b32c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b330:	f383 8811 	msr	BASEPRI, r3
 800b334:	f3bf 8f6f 	isb	sy
 800b338:	f3bf 8f4f 	dsb	sy
 800b33c:	603b      	str	r3, [r7, #0]
 800b33e:	e7fe      	b.n	800b33e <vPortEnterCritical+0x46>
	}
}
 800b340:	bf00      	nop
 800b342:	370c      	adds	r7, #12
 800b344:	46bd      	mov	sp, r7
 800b346:	bc80      	pop	{r7}
 800b348:	4770      	bx	lr
 800b34a:	bf00      	nop
 800b34c:	200000e0 	.word	0x200000e0
 800b350:	e000ed04 	.word	0xe000ed04

0800b354 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800b354:	b480      	push	{r7}
 800b356:	b083      	sub	sp, #12
 800b358:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800b35a:	4b10      	ldr	r3, [pc, #64]	; (800b39c <vPortExitCritical+0x48>)
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d109      	bne.n	800b376 <vPortExitCritical+0x22>
 800b362:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b366:	f383 8811 	msr	BASEPRI, r3
 800b36a:	f3bf 8f6f 	isb	sy
 800b36e:	f3bf 8f4f 	dsb	sy
 800b372:	607b      	str	r3, [r7, #4]
 800b374:	e7fe      	b.n	800b374 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800b376:	4b09      	ldr	r3, [pc, #36]	; (800b39c <vPortExitCritical+0x48>)
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	3b01      	subs	r3, #1
 800b37c:	4a07      	ldr	r2, [pc, #28]	; (800b39c <vPortExitCritical+0x48>)
 800b37e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800b380:	4b06      	ldr	r3, [pc, #24]	; (800b39c <vPortExitCritical+0x48>)
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	2b00      	cmp	r3, #0
 800b386:	d104      	bne.n	800b392 <vPortExitCritical+0x3e>
 800b388:	2300      	movs	r3, #0
 800b38a:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b38c:	683b      	ldr	r3, [r7, #0]
 800b38e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800b392:	bf00      	nop
 800b394:	370c      	adds	r7, #12
 800b396:	46bd      	mov	sp, r7
 800b398:	bc80      	pop	{r7}
 800b39a:	4770      	bx	lr
 800b39c:	200000e0 	.word	0x200000e0

0800b3a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b3a0:	f3ef 8009 	mrs	r0, PSP
 800b3a4:	f3bf 8f6f 	isb	sy
 800b3a8:	4b0d      	ldr	r3, [pc, #52]	; (800b3e0 <pxCurrentTCBConst>)
 800b3aa:	681a      	ldr	r2, [r3, #0]
 800b3ac:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800b3b0:	6010      	str	r0, [r2, #0]
 800b3b2:	e92d 4008 	stmdb	sp!, {r3, lr}
 800b3b6:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b3ba:	f380 8811 	msr	BASEPRI, r0
 800b3be:	f7ff fd01 	bl	800adc4 <vTaskSwitchContext>
 800b3c2:	f04f 0000 	mov.w	r0, #0
 800b3c6:	f380 8811 	msr	BASEPRI, r0
 800b3ca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800b3ce:	6819      	ldr	r1, [r3, #0]
 800b3d0:	6808      	ldr	r0, [r1, #0]
 800b3d2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800b3d6:	f380 8809 	msr	PSP, r0
 800b3da:	f3bf 8f6f 	isb	sy
 800b3de:	4770      	bx	lr

0800b3e0 <pxCurrentTCBConst>:
 800b3e0:	20000544 	.word	0x20000544
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b3e4:	bf00      	nop
 800b3e6:	bf00      	nop

0800b3e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b3e8:	b580      	push	{r7, lr}
 800b3ea:	b082      	sub	sp, #8
 800b3ec:	af00      	add	r7, sp, #0
	__asm volatile
 800b3ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3f2:	f383 8811 	msr	BASEPRI, r3
 800b3f6:	f3bf 8f6f 	isb	sy
 800b3fa:	f3bf 8f4f 	dsb	sy
 800b3fe:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b400:	f7ff fc24 	bl	800ac4c <xTaskIncrementTick>
 800b404:	4603      	mov	r3, r0
 800b406:	2b00      	cmp	r3, #0
 800b408:	d003      	beq.n	800b412 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b40a:	4b06      	ldr	r3, [pc, #24]	; (800b424 <SysTick_Handler+0x3c>)
 800b40c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b410:	601a      	str	r2, [r3, #0]
 800b412:	2300      	movs	r3, #0
 800b414:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b416:	683b      	ldr	r3, [r7, #0]
 800b418:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800b41c:	bf00      	nop
 800b41e:	3708      	adds	r7, #8
 800b420:	46bd      	mov	sp, r7
 800b422:	bd80      	pop	{r7, pc}
 800b424:	e000ed04 	.word	0xe000ed04

0800b428 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800b428:	b480      	push	{r7}
 800b42a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800b42c:	4b0a      	ldr	r3, [pc, #40]	; (800b458 <vPortSetupTimerInterrupt+0x30>)
 800b42e:	2200      	movs	r2, #0
 800b430:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800b432:	4b0a      	ldr	r3, [pc, #40]	; (800b45c <vPortSetupTimerInterrupt+0x34>)
 800b434:	2200      	movs	r2, #0
 800b436:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800b438:	4b09      	ldr	r3, [pc, #36]	; (800b460 <vPortSetupTimerInterrupt+0x38>)
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	4a09      	ldr	r2, [pc, #36]	; (800b464 <vPortSetupTimerInterrupt+0x3c>)
 800b43e:	fba2 2303 	umull	r2, r3, r2, r3
 800b442:	099b      	lsrs	r3, r3, #6
 800b444:	4a08      	ldr	r2, [pc, #32]	; (800b468 <vPortSetupTimerInterrupt+0x40>)
 800b446:	3b01      	subs	r3, #1
 800b448:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800b44a:	4b03      	ldr	r3, [pc, #12]	; (800b458 <vPortSetupTimerInterrupt+0x30>)
 800b44c:	2207      	movs	r2, #7
 800b44e:	601a      	str	r2, [r3, #0]
}
 800b450:	bf00      	nop
 800b452:	46bd      	mov	sp, r7
 800b454:	bc80      	pop	{r7}
 800b456:	4770      	bx	lr
 800b458:	e000e010 	.word	0xe000e010
 800b45c:	e000e018 	.word	0xe000e018
 800b460:	20000000 	.word	0x20000000
 800b464:	10624dd3 	.word	0x10624dd3
 800b468:	e000e014 	.word	0xe000e014

0800b46c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b46c:	b580      	push	{r7, lr}
 800b46e:	b08a      	sub	sp, #40	; 0x28
 800b470:	af00      	add	r7, sp, #0
 800b472:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800b474:	2300      	movs	r3, #0
 800b476:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800b478:	f7ff fb3e 	bl	800aaf8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800b47c:	4b57      	ldr	r3, [pc, #348]	; (800b5dc <pvPortMalloc+0x170>)
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	2b00      	cmp	r3, #0
 800b482:	d101      	bne.n	800b488 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800b484:	f000 f90c 	bl	800b6a0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800b488:	4b55      	ldr	r3, [pc, #340]	; (800b5e0 <pvPortMalloc+0x174>)
 800b48a:	681a      	ldr	r2, [r3, #0]
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	4013      	ands	r3, r2
 800b490:	2b00      	cmp	r3, #0
 800b492:	f040 808c 	bne.w	800b5ae <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d01c      	beq.n	800b4d6 <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800b49c:	2208      	movs	r2, #8
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	4413      	add	r3, r2
 800b4a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	f003 0307 	and.w	r3, r3, #7
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d013      	beq.n	800b4d6 <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	f023 0307 	bic.w	r3, r3, #7
 800b4b4:	3308      	adds	r3, #8
 800b4b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	f003 0307 	and.w	r3, r3, #7
 800b4be:	2b00      	cmp	r3, #0
 800b4c0:	d009      	beq.n	800b4d6 <pvPortMalloc+0x6a>
	__asm volatile
 800b4c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4c6:	f383 8811 	msr	BASEPRI, r3
 800b4ca:	f3bf 8f6f 	isb	sy
 800b4ce:	f3bf 8f4f 	dsb	sy
 800b4d2:	617b      	str	r3, [r7, #20]
 800b4d4:	e7fe      	b.n	800b4d4 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d068      	beq.n	800b5ae <pvPortMalloc+0x142>
 800b4dc:	4b41      	ldr	r3, [pc, #260]	; (800b5e4 <pvPortMalloc+0x178>)
 800b4de:	681b      	ldr	r3, [r3, #0]
 800b4e0:	687a      	ldr	r2, [r7, #4]
 800b4e2:	429a      	cmp	r2, r3
 800b4e4:	d863      	bhi.n	800b5ae <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b4e6:	4b40      	ldr	r3, [pc, #256]	; (800b5e8 <pvPortMalloc+0x17c>)
 800b4e8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b4ea:	4b3f      	ldr	r3, [pc, #252]	; (800b5e8 <pvPortMalloc+0x17c>)
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b4f0:	e004      	b.n	800b4fc <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800b4f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4f4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b4f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b4fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4fe:	685b      	ldr	r3, [r3, #4]
 800b500:	687a      	ldr	r2, [r7, #4]
 800b502:	429a      	cmp	r2, r3
 800b504:	d903      	bls.n	800b50e <pvPortMalloc+0xa2>
 800b506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d1f1      	bne.n	800b4f2 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b50e:	4b33      	ldr	r3, [pc, #204]	; (800b5dc <pvPortMalloc+0x170>)
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b514:	429a      	cmp	r2, r3
 800b516:	d04a      	beq.n	800b5ae <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b518:	6a3b      	ldr	r3, [r7, #32]
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	2208      	movs	r2, #8
 800b51e:	4413      	add	r3, r2
 800b520:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b524:	681a      	ldr	r2, [r3, #0]
 800b526:	6a3b      	ldr	r3, [r7, #32]
 800b528:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b52a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b52c:	685a      	ldr	r2, [r3, #4]
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	1ad2      	subs	r2, r2, r3
 800b532:	2308      	movs	r3, #8
 800b534:	005b      	lsls	r3, r3, #1
 800b536:	429a      	cmp	r2, r3
 800b538:	d91e      	bls.n	800b578 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b53a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	4413      	add	r3, r2
 800b540:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b542:	69bb      	ldr	r3, [r7, #24]
 800b544:	f003 0307 	and.w	r3, r3, #7
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d009      	beq.n	800b560 <pvPortMalloc+0xf4>
 800b54c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b550:	f383 8811 	msr	BASEPRI, r3
 800b554:	f3bf 8f6f 	isb	sy
 800b558:	f3bf 8f4f 	dsb	sy
 800b55c:	613b      	str	r3, [r7, #16]
 800b55e:	e7fe      	b.n	800b55e <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b562:	685a      	ldr	r2, [r3, #4]
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	1ad2      	subs	r2, r2, r3
 800b568:	69bb      	ldr	r3, [r7, #24]
 800b56a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b56c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b56e:	687a      	ldr	r2, [r7, #4]
 800b570:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b572:	69b8      	ldr	r0, [r7, #24]
 800b574:	f000 f8f6 	bl	800b764 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b578:	4b1a      	ldr	r3, [pc, #104]	; (800b5e4 <pvPortMalloc+0x178>)
 800b57a:	681a      	ldr	r2, [r3, #0]
 800b57c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b57e:	685b      	ldr	r3, [r3, #4]
 800b580:	1ad3      	subs	r3, r2, r3
 800b582:	4a18      	ldr	r2, [pc, #96]	; (800b5e4 <pvPortMalloc+0x178>)
 800b584:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b586:	4b17      	ldr	r3, [pc, #92]	; (800b5e4 <pvPortMalloc+0x178>)
 800b588:	681a      	ldr	r2, [r3, #0]
 800b58a:	4b18      	ldr	r3, [pc, #96]	; (800b5ec <pvPortMalloc+0x180>)
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	429a      	cmp	r2, r3
 800b590:	d203      	bcs.n	800b59a <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b592:	4b14      	ldr	r3, [pc, #80]	; (800b5e4 <pvPortMalloc+0x178>)
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	4a15      	ldr	r2, [pc, #84]	; (800b5ec <pvPortMalloc+0x180>)
 800b598:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b59a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b59c:	685a      	ldr	r2, [r3, #4]
 800b59e:	4b10      	ldr	r3, [pc, #64]	; (800b5e0 <pvPortMalloc+0x174>)
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	431a      	orrs	r2, r3
 800b5a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5a6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b5a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5aa:	2200      	movs	r2, #0
 800b5ac:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b5ae:	f7ff fab1 	bl	800ab14 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b5b2:	69fb      	ldr	r3, [r7, #28]
 800b5b4:	f003 0307 	and.w	r3, r3, #7
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d009      	beq.n	800b5d0 <pvPortMalloc+0x164>
 800b5bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5c0:	f383 8811 	msr	BASEPRI, r3
 800b5c4:	f3bf 8f6f 	isb	sy
 800b5c8:	f3bf 8f4f 	dsb	sy
 800b5cc:	60fb      	str	r3, [r7, #12]
 800b5ce:	e7fe      	b.n	800b5ce <pvPortMalloc+0x162>
	return pvReturn;
 800b5d0:	69fb      	ldr	r3, [r7, #28]
}
 800b5d2:	4618      	mov	r0, r3
 800b5d4:	3728      	adds	r7, #40	; 0x28
 800b5d6:	46bd      	mov	sp, r7
 800b5d8:	bd80      	pop	{r7, pc}
 800b5da:	bf00      	nop
 800b5dc:	20002868 	.word	0x20002868
 800b5e0:	20002874 	.word	0x20002874
 800b5e4:	2000286c 	.word	0x2000286c
 800b5e8:	20002860 	.word	0x20002860
 800b5ec:	20002870 	.word	0x20002870

0800b5f0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b5f0:	b580      	push	{r7, lr}
 800b5f2:	b086      	sub	sp, #24
 800b5f4:	af00      	add	r7, sp, #0
 800b5f6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d046      	beq.n	800b690 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b602:	2308      	movs	r3, #8
 800b604:	425b      	negs	r3, r3
 800b606:	697a      	ldr	r2, [r7, #20]
 800b608:	4413      	add	r3, r2
 800b60a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b60c:	697b      	ldr	r3, [r7, #20]
 800b60e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b610:	693b      	ldr	r3, [r7, #16]
 800b612:	685a      	ldr	r2, [r3, #4]
 800b614:	4b20      	ldr	r3, [pc, #128]	; (800b698 <vPortFree+0xa8>)
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	4013      	ands	r3, r2
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d109      	bne.n	800b632 <vPortFree+0x42>
 800b61e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b622:	f383 8811 	msr	BASEPRI, r3
 800b626:	f3bf 8f6f 	isb	sy
 800b62a:	f3bf 8f4f 	dsb	sy
 800b62e:	60fb      	str	r3, [r7, #12]
 800b630:	e7fe      	b.n	800b630 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b632:	693b      	ldr	r3, [r7, #16]
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	2b00      	cmp	r3, #0
 800b638:	d009      	beq.n	800b64e <vPortFree+0x5e>
 800b63a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b63e:	f383 8811 	msr	BASEPRI, r3
 800b642:	f3bf 8f6f 	isb	sy
 800b646:	f3bf 8f4f 	dsb	sy
 800b64a:	60bb      	str	r3, [r7, #8]
 800b64c:	e7fe      	b.n	800b64c <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b64e:	693b      	ldr	r3, [r7, #16]
 800b650:	685a      	ldr	r2, [r3, #4]
 800b652:	4b11      	ldr	r3, [pc, #68]	; (800b698 <vPortFree+0xa8>)
 800b654:	681b      	ldr	r3, [r3, #0]
 800b656:	4013      	ands	r3, r2
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d019      	beq.n	800b690 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b65c:	693b      	ldr	r3, [r7, #16]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	2b00      	cmp	r3, #0
 800b662:	d115      	bne.n	800b690 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b664:	693b      	ldr	r3, [r7, #16]
 800b666:	685a      	ldr	r2, [r3, #4]
 800b668:	4b0b      	ldr	r3, [pc, #44]	; (800b698 <vPortFree+0xa8>)
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	43db      	mvns	r3, r3
 800b66e:	401a      	ands	r2, r3
 800b670:	693b      	ldr	r3, [r7, #16]
 800b672:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b674:	f7ff fa40 	bl	800aaf8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b678:	693b      	ldr	r3, [r7, #16]
 800b67a:	685a      	ldr	r2, [r3, #4]
 800b67c:	4b07      	ldr	r3, [pc, #28]	; (800b69c <vPortFree+0xac>)
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	4413      	add	r3, r2
 800b682:	4a06      	ldr	r2, [pc, #24]	; (800b69c <vPortFree+0xac>)
 800b684:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b686:	6938      	ldr	r0, [r7, #16]
 800b688:	f000 f86c 	bl	800b764 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800b68c:	f7ff fa42 	bl	800ab14 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b690:	bf00      	nop
 800b692:	3718      	adds	r7, #24
 800b694:	46bd      	mov	sp, r7
 800b696:	bd80      	pop	{r7, pc}
 800b698:	20002874 	.word	0x20002874
 800b69c:	2000286c 	.word	0x2000286c

0800b6a0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b6a0:	b480      	push	{r7}
 800b6a2:	b085      	sub	sp, #20
 800b6a4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b6a6:	f242 13e0 	movw	r3, #8672	; 0x21e0
 800b6aa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b6ac:	4b27      	ldr	r3, [pc, #156]	; (800b74c <prvHeapInit+0xac>)
 800b6ae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	f003 0307 	and.w	r3, r3, #7
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d00c      	beq.n	800b6d4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	3307      	adds	r3, #7
 800b6be:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	f023 0307 	bic.w	r3, r3, #7
 800b6c6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b6c8:	68ba      	ldr	r2, [r7, #8]
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	1ad3      	subs	r3, r2, r3
 800b6ce:	4a1f      	ldr	r2, [pc, #124]	; (800b74c <prvHeapInit+0xac>)
 800b6d0:	4413      	add	r3, r2
 800b6d2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b6d8:	4a1d      	ldr	r2, [pc, #116]	; (800b750 <prvHeapInit+0xb0>)
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b6de:	4b1c      	ldr	r3, [pc, #112]	; (800b750 <prvHeapInit+0xb0>)
 800b6e0:	2200      	movs	r2, #0
 800b6e2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	68ba      	ldr	r2, [r7, #8]
 800b6e8:	4413      	add	r3, r2
 800b6ea:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b6ec:	2208      	movs	r2, #8
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	1a9b      	subs	r3, r3, r2
 800b6f2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	f023 0307 	bic.w	r3, r3, #7
 800b6fa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	4a15      	ldr	r2, [pc, #84]	; (800b754 <prvHeapInit+0xb4>)
 800b700:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b702:	4b14      	ldr	r3, [pc, #80]	; (800b754 <prvHeapInit+0xb4>)
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	2200      	movs	r2, #0
 800b708:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b70a:	4b12      	ldr	r3, [pc, #72]	; (800b754 <prvHeapInit+0xb4>)
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	2200      	movs	r2, #0
 800b710:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b716:	683b      	ldr	r3, [r7, #0]
 800b718:	68fa      	ldr	r2, [r7, #12]
 800b71a:	1ad2      	subs	r2, r2, r3
 800b71c:	683b      	ldr	r3, [r7, #0]
 800b71e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b720:	4b0c      	ldr	r3, [pc, #48]	; (800b754 <prvHeapInit+0xb4>)
 800b722:	681a      	ldr	r2, [r3, #0]
 800b724:	683b      	ldr	r3, [r7, #0]
 800b726:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b728:	683b      	ldr	r3, [r7, #0]
 800b72a:	685b      	ldr	r3, [r3, #4]
 800b72c:	4a0a      	ldr	r2, [pc, #40]	; (800b758 <prvHeapInit+0xb8>)
 800b72e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b730:	683b      	ldr	r3, [r7, #0]
 800b732:	685b      	ldr	r3, [r3, #4]
 800b734:	4a09      	ldr	r2, [pc, #36]	; (800b75c <prvHeapInit+0xbc>)
 800b736:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b738:	4b09      	ldr	r3, [pc, #36]	; (800b760 <prvHeapInit+0xc0>)
 800b73a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800b73e:	601a      	str	r2, [r3, #0]
}
 800b740:	bf00      	nop
 800b742:	3714      	adds	r7, #20
 800b744:	46bd      	mov	sp, r7
 800b746:	bc80      	pop	{r7}
 800b748:	4770      	bx	lr
 800b74a:	bf00      	nop
 800b74c:	20000680 	.word	0x20000680
 800b750:	20002860 	.word	0x20002860
 800b754:	20002868 	.word	0x20002868
 800b758:	20002870 	.word	0x20002870
 800b75c:	2000286c 	.word	0x2000286c
 800b760:	20002874 	.word	0x20002874

0800b764 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b764:	b480      	push	{r7}
 800b766:	b085      	sub	sp, #20
 800b768:	af00      	add	r7, sp, #0
 800b76a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b76c:	4b27      	ldr	r3, [pc, #156]	; (800b80c <prvInsertBlockIntoFreeList+0xa8>)
 800b76e:	60fb      	str	r3, [r7, #12]
 800b770:	e002      	b.n	800b778 <prvInsertBlockIntoFreeList+0x14>
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	60fb      	str	r3, [r7, #12]
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	687a      	ldr	r2, [r7, #4]
 800b77e:	429a      	cmp	r2, r3
 800b780:	d8f7      	bhi.n	800b772 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b782:	68fb      	ldr	r3, [r7, #12]
 800b784:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	685b      	ldr	r3, [r3, #4]
 800b78a:	68ba      	ldr	r2, [r7, #8]
 800b78c:	4413      	add	r3, r2
 800b78e:	687a      	ldr	r2, [r7, #4]
 800b790:	429a      	cmp	r2, r3
 800b792:	d108      	bne.n	800b7a6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b794:	68fb      	ldr	r3, [r7, #12]
 800b796:	685a      	ldr	r2, [r3, #4]
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	685b      	ldr	r3, [r3, #4]
 800b79c:	441a      	add	r2, r3
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	685b      	ldr	r3, [r3, #4]
 800b7ae:	68ba      	ldr	r2, [r7, #8]
 800b7b0:	441a      	add	r2, r3
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	681b      	ldr	r3, [r3, #0]
 800b7b6:	429a      	cmp	r2, r3
 800b7b8:	d118      	bne.n	800b7ec <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	681a      	ldr	r2, [r3, #0]
 800b7be:	4b14      	ldr	r3, [pc, #80]	; (800b810 <prvInsertBlockIntoFreeList+0xac>)
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	429a      	cmp	r2, r3
 800b7c4:	d00d      	beq.n	800b7e2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	685a      	ldr	r2, [r3, #4]
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	685b      	ldr	r3, [r3, #4]
 800b7d0:	441a      	add	r2, r3
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	681a      	ldr	r2, [r3, #0]
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	601a      	str	r2, [r3, #0]
 800b7e0:	e008      	b.n	800b7f4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b7e2:	4b0b      	ldr	r3, [pc, #44]	; (800b810 <prvInsertBlockIntoFreeList+0xac>)
 800b7e4:	681a      	ldr	r2, [r3, #0]
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	601a      	str	r2, [r3, #0]
 800b7ea:	e003      	b.n	800b7f4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	681a      	ldr	r2, [r3, #0]
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b7f4:	68fa      	ldr	r2, [r7, #12]
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	429a      	cmp	r2, r3
 800b7fa:	d002      	beq.n	800b802 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	687a      	ldr	r2, [r7, #4]
 800b800:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b802:	bf00      	nop
 800b804:	3714      	adds	r7, #20
 800b806:	46bd      	mov	sp, r7
 800b808:	bc80      	pop	{r7}
 800b80a:	4770      	bx	lr
 800b80c:	20002860 	.word	0x20002860
 800b810:	20002868 	.word	0x20002868

0800b814 <AD1938_IO_Init>:
**  Created on	: 20190401
**  Description	:
**  Return		: 
********************************************************************************/
void AD1938_IO_Init(void)
{///===
 800b814:	b480      	push	{r7}
 800b816:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_AD1938_RESET_CTL, GPIO_PinOutput);
	//GPIO_PinInit(GPIO_AD1978_RESET_CTL, GPIO_PinOutput);
}
 800b818:	bf00      	nop
 800b81a:	46bd      	mov	sp, r7
 800b81c:	bc80      	pop	{r7}
 800b81e:	4770      	bx	lr

0800b820 <AmpMute>:
	Amp8541_DLL_Loader,
	Amp8541_DLL_Loader,
	Amp8541_DLL_Loader
};
void AmpMute(SCH_BOOL OnOff)
{
 800b820:	b580      	push	{r7, lr}
 800b822:	b082      	sub	sp, #8
 800b824:	af00      	add	r7, sp, #0
 800b826:	4603      	mov	r3, r0
 800b828:	71fb      	strb	r3, [r7, #7]
	if(App_Amp.AmpState==AMP_NORMAL)
 800b82a:	4b08      	ldr	r3, [pc, #32]	; (800b84c <AmpMute+0x2c>)
 800b82c:	781b      	ldrb	r3, [r3, #0]
 800b82e:	2b03      	cmp	r3, #3
 800b830:	d108      	bne.n	800b844 <AmpMute+0x24>
	{
		if(App_Amp.pAmpMute)
 800b832:	4b06      	ldr	r3, [pc, #24]	; (800b84c <AmpMute+0x2c>)
 800b834:	68db      	ldr	r3, [r3, #12]
 800b836:	2b00      	cmp	r3, #0
 800b838:	d004      	beq.n	800b844 <AmpMute+0x24>
			App_Amp.pAmpMute(OnOff);
 800b83a:	4b04      	ldr	r3, [pc, #16]	; (800b84c <AmpMute+0x2c>)
 800b83c:	68db      	ldr	r3, [r3, #12]
 800b83e:	79fa      	ldrb	r2, [r7, #7]
 800b840:	4610      	mov	r0, r2
 800b842:	4798      	blx	r3
	}
}
 800b844:	bf00      	nop
 800b846:	3708      	adds	r7, #8
 800b848:	46bd      	mov	sp, r7
 800b84a:	bd80      	pop	{r7, pc}
 800b84c:	20002e0c 	.word	0x20002e0c

0800b850 <TASK_Amp_Pro>:
**  Created on    : 
**  Description   : 16MS
**  Return        : 
********************************************************************************/
void TASK_Amp_Pro(void)
{
 800b850:	b480      	push	{r7}
 800b852:	af00      	add	r7, sp, #0
		case AMP_CLOSE:
			break;
		default:break;
	}
#endif
}
 800b854:	bf00      	nop
 800b856:	46bd      	mov	sp, r7
 800b858:	bc80      	pop	{r7}
 800b85a:	4770      	bx	lr

0800b85c <M2B_TxService>:
**  Created on	: 20190402
**  Description	:
**  Return		: 
********************************************************************************/
void M2B_TxService(void)
{
 800b85c:	b590      	push	{r4, r7, lr}
 800b85e:	b089      	sub	sp, #36	; 0x24
 800b860:	af00      	add	r7, sp, #0
	MESSAGE pMsg;
	SCH_U8 *pData=&BtTx_Data;
 800b862:	4b9f      	ldr	r3, [pc, #636]	; (800bae0 <M2B_TxService+0x284>)
 800b864:	617b      	str	r3, [r7, #20]
	SCH_U8 length_data = 0;
 800b866:	2300      	movs	r3, #0
 800b868:	77fb      	strb	r3, [r7, #31]
	SCH_U8 sub_id,index,i;
	if(FALSE==GetMessage(BT_MODULE,&pMsg))
 800b86a:	1d3b      	adds	r3, r7, #4
 800b86c:	4619      	mov	r1, r3
 800b86e:	2003      	movs	r0, #3
 800b870:	f006 fe12 	bl	8012498 <GetMessage>
 800b874:	4603      	mov	r3, r0
 800b876:	2b00      	cmp	r3, #0
 800b878:	f000 8794 	beq.w	800c7a4 <M2B_TxService+0xf48>
		return;
	sub_id=LSB(pMsg.prm);
 800b87c:	88fb      	ldrh	r3, [r7, #6]
 800b87e:	74fb      	strb	r3, [r7, #19]
	index =MSB(pMsg.prm);
 800b880:	88fb      	ldrh	r3, [r7, #6]
 800b882:	0a1b      	lsrs	r3, r3, #8
 800b884:	b29b      	uxth	r3, r3
 800b886:	74bb      	strb	r3, [r7, #18]
	switch(pMsg.ID)
 800b888:	793b      	ldrb	r3, [r7, #4]
 800b88a:	3b01      	subs	r3, #1
 800b88c:	2b0a      	cmp	r3, #10
 800b88e:	f200 86fe 	bhi.w	800c68e <M2B_TxService+0xe32>
 800b892:	a201      	add	r2, pc, #4	; (adr r2, 800b898 <M2B_TxService+0x3c>)
 800b894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b898:	0800b91f 	.word	0x0800b91f
 800b89c:	0800c68f 	.word	0x0800c68f
 800b8a0:	0800c68f 	.word	0x0800c68f
 800b8a4:	0800c68f 	.word	0x0800c68f
 800b8a8:	0800c68f 	.word	0x0800c68f
 800b8ac:	0800c68f 	.word	0x0800c68f
 800b8b0:	0800c68f 	.word	0x0800c68f
 800b8b4:	0800b8c5 	.word	0x0800b8c5
 800b8b8:	0800c68f 	.word	0x0800c68f
 800b8bc:	0800b941 	.word	0x0800b941
 800b8c0:	0800c50f 	.word	0x0800c50f
	{
		case M2A_IAP_CMD:
			switch(sub_id)
 800b8c4:	7cfb      	ldrb	r3, [r7, #19]
 800b8c6:	2b02      	cmp	r3, #2
 800b8c8:	d026      	beq.n	800b918 <M2B_TxService+0xbc>
 800b8ca:	2b03      	cmp	r3, #3
 800b8cc:	d013      	beq.n	800b8f6 <M2B_TxService+0x9a>
 800b8ce:	2b01      	cmp	r3, #1
 800b8d0:	d000      	beq.n	800b8d4 <M2B_TxService+0x78>
					break;
				case M2A_IAP_REQ_RESET:
					pData[length_data++]=0x00;
					pData[length_data++]=0x00;
					break;
				default:break;
 800b8d2:	e022      	b.n	800b91a <M2B_TxService+0xbe>
					pData[length_data++]=0x00;
 800b8d4:	7ffb      	ldrb	r3, [r7, #31]
 800b8d6:	1c5a      	adds	r2, r3, #1
 800b8d8:	77fa      	strb	r2, [r7, #31]
 800b8da:	461a      	mov	r2, r3
 800b8dc:	697b      	ldr	r3, [r7, #20]
 800b8de:	4413      	add	r3, r2
 800b8e0:	2200      	movs	r2, #0
 800b8e2:	701a      	strb	r2, [r3, #0]
					pData[length_data++]=0x00;
 800b8e4:	7ffb      	ldrb	r3, [r7, #31]
 800b8e6:	1c5a      	adds	r2, r3, #1
 800b8e8:	77fa      	strb	r2, [r7, #31]
 800b8ea:	461a      	mov	r2, r3
 800b8ec:	697b      	ldr	r3, [r7, #20]
 800b8ee:	4413      	add	r3, r2
 800b8f0:	2200      	movs	r2, #0
 800b8f2:	701a      	strb	r2, [r3, #0]
					break;
 800b8f4:	e011      	b.n	800b91a <M2B_TxService+0xbe>
					pData[length_data++]=0x00;
 800b8f6:	7ffb      	ldrb	r3, [r7, #31]
 800b8f8:	1c5a      	adds	r2, r3, #1
 800b8fa:	77fa      	strb	r2, [r7, #31]
 800b8fc:	461a      	mov	r2, r3
 800b8fe:	697b      	ldr	r3, [r7, #20]
 800b900:	4413      	add	r3, r2
 800b902:	2200      	movs	r2, #0
 800b904:	701a      	strb	r2, [r3, #0]
					pData[length_data++]=0x00;
 800b906:	7ffb      	ldrb	r3, [r7, #31]
 800b908:	1c5a      	adds	r2, r3, #1
 800b90a:	77fa      	strb	r2, [r7, #31]
 800b90c:	461a      	mov	r2, r3
 800b90e:	697b      	ldr	r3, [r7, #20]
 800b910:	4413      	add	r3, r2
 800b912:	2200      	movs	r2, #0
 800b914:	701a      	strb	r2, [r3, #0]
					break;
 800b916:	e000      	b.n	800b91a <M2B_TxService+0xbe>
					break;
 800b918:	bf00      	nop
			}
			break;
 800b91a:	f000 beb9 	b.w	800c690 <M2B_TxService+0xe34>



	
		case M2A_SYS_CMD:
			switch(sub_id)
 800b91e:	7cfb      	ldrb	r3, [r7, #19]
 800b920:	2b03      	cmp	r3, #3
 800b922:	d001      	beq.n	800b928 <M2B_TxService+0xcc>
				case M2A_MCU_VER:
					length_data=sizeof(MCU_VERSION);
					sch_memcpy(pData,MCU_VERSION,length_data);
					break;
			}
			break;
 800b924:	f000 beb4 	b.w	800c690 <M2B_TxService+0xe34>
					length_data=sizeof(MCU_VERSION);
 800b928:	230a      	movs	r3, #10
 800b92a:	77fb      	strb	r3, [r7, #31]
					sch_memcpy(pData,MCU_VERSION,length_data);
 800b92c:	7ffb      	ldrb	r3, [r7, #31]
 800b92e:	b29b      	uxth	r3, r3
 800b930:	461a      	mov	r2, r3
 800b932:	496c      	ldr	r1, [pc, #432]	; (800bae4 <M2B_TxService+0x288>)
 800b934:	6978      	ldr	r0, [r7, #20]
 800b936:	f006 fd4e 	bl	80123d6 <sch_memcpy>
					break;
 800b93a:	bf00      	nop
			break;
 800b93c:	f000 bea8 	b.w	800c690 <M2B_TxService+0xe34>
		case M2B_DSP_DATA:///
			switch(sub_id)
 800b940:	7cfb      	ldrb	r3, [r7, #19]
 800b942:	2b15      	cmp	r3, #21
 800b944:	f200 85db 	bhi.w	800c4fe <M2B_TxService+0xca2>
 800b948:	a201      	add	r2, pc, #4	; (adr r2, 800b950 <M2B_TxService+0xf4>)
 800b94a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b94e:	bf00      	nop
 800b950:	0800b9a9 	.word	0x0800b9a9
 800b954:	0800b9ef 	.word	0x0800b9ef
 800b958:	0800ba11 	.word	0x0800ba11
 800b95c:	0800baed 	.word	0x0800baed
 800b960:	0800bcc9 	.word	0x0800bcc9
 800b964:	0800bf4f 	.word	0x0800bf4f
 800b968:	0800bfa1 	.word	0x0800bfa1
 800b96c:	0800c02b 	.word	0x0800c02b
 800b970:	0800c055 	.word	0x0800c055
 800b974:	0800c07f 	.word	0x0800c07f
 800b978:	0800c0e5 	.word	0x0800c0e5
 800b97c:	0800c11f 	.word	0x0800c11f
 800b980:	0800c143 	.word	0x0800c143
 800b984:	0800c1d5 	.word	0x0800c1d5
 800b988:	0800c211 	.word	0x0800c211
 800b98c:	0800c4ff 	.word	0x0800c4ff
 800b990:	0800c4ff 	.word	0x0800c4ff
 800b994:	0800c4ff 	.word	0x0800c4ff
 800b998:	0800ba4b 	.word	0x0800ba4b
 800b99c:	0800ba85 	.word	0x0800ba85
 800b9a0:	0800c259 	.word	0x0800c259
 800b9a4:	0800c40f 	.word	0x0800c40f
			{
				case 0x00:
					pData[length_data++] = index;
 800b9a8:	7ffb      	ldrb	r3, [r7, #31]
 800b9aa:	1c5a      	adds	r2, r3, #1
 800b9ac:	77fa      	strb	r2, [r7, #31]
 800b9ae:	461a      	mov	r2, r3
 800b9b0:	697b      	ldr	r3, [r7, #20]
 800b9b2:	4413      	add	r3, r2
 800b9b4:	7cba      	ldrb	r2, [r7, #18]
 800b9b6:	701a      	strb	r2, [r3, #0]
					if(App_Dsp.DspNum == 0xff) 
 800b9b8:	4b4b      	ldr	r3, [pc, #300]	; (800bae8 <M2B_TxService+0x28c>)
 800b9ba:	f893 3df1 	ldrb.w	r3, [r3, #3569]	; 0xdf1
 800b9be:	2bff      	cmp	r3, #255	; 0xff
 800b9c0:	d109      	bne.n	800b9d6 <M2B_TxService+0x17a>
						pData[length_data++] = 0;
 800b9c2:	7ffb      	ldrb	r3, [r7, #31]
 800b9c4:	1c5a      	adds	r2, r3, #1
 800b9c6:	77fa      	strb	r2, [r7, #31]
 800b9c8:	461a      	mov	r2, r3
 800b9ca:	697b      	ldr	r3, [r7, #20]
 800b9cc:	4413      	add	r3, r2
 800b9ce:	2200      	movs	r2, #0
 800b9d0:	701a      	strb	r2, [r3, #0]
					else
						pData[length_data++] = App_Dsp.DspNum;
					break;
 800b9d2:	f000 bd9b 	b.w	800c50c <M2B_TxService+0xcb0>
						pData[length_data++] = App_Dsp.DspNum;
 800b9d6:	7ffb      	ldrb	r3, [r7, #31]
 800b9d8:	1c5a      	adds	r2, r3, #1
 800b9da:	77fa      	strb	r2, [r7, #31]
 800b9dc:	461a      	mov	r2, r3
 800b9de:	697b      	ldr	r3, [r7, #20]
 800b9e0:	4413      	add	r3, r2
 800b9e2:	4a41      	ldr	r2, [pc, #260]	; (800bae8 <M2B_TxService+0x28c>)
 800b9e4:	f892 2df1 	ldrb.w	r2, [r2, #3569]	; 0xdf1
 800b9e8:	701a      	strb	r2, [r3, #0]
					break;
 800b9ea:	f000 bd8f 	b.w	800c50c <M2B_TxService+0xcb0>
				case 0x01:///DSP
					pData[length_data++] = (App_Dsp.DspPwrState == DSP_NORMAL) ? 1 : 0;
 800b9ee:	4b3e      	ldr	r3, [pc, #248]	; (800bae8 <M2B_TxService+0x28c>)
 800b9f0:	f893 3df0 	ldrb.w	r3, [r3, #3568]	; 0xdf0
 800b9f4:	2b03      	cmp	r3, #3
 800b9f6:	bf0c      	ite	eq
 800b9f8:	2301      	moveq	r3, #1
 800b9fa:	2300      	movne	r3, #0
 800b9fc:	b2da      	uxtb	r2, r3
 800b9fe:	7ffb      	ldrb	r3, [r7, #31]
 800ba00:	1c59      	adds	r1, r3, #1
 800ba02:	77f9      	strb	r1, [r7, #31]
 800ba04:	4619      	mov	r1, r3
 800ba06:	697b      	ldr	r3, [r7, #20]
 800ba08:	440b      	add	r3, r1
 800ba0a:	701a      	strb	r2, [r3, #0]
					break;
 800ba0c:	f000 bd7e 	b.w	800c50c <M2B_TxService+0xcb0>
				case 0x02:///
					pData[length_data++] = index;
 800ba10:	7ffb      	ldrb	r3, [r7, #31]
 800ba12:	1c5a      	adds	r2, r3, #1
 800ba14:	77fa      	strb	r2, [r7, #31]
 800ba16:	461a      	mov	r2, r3
 800ba18:	697b      	ldr	r3, [r7, #20]
 800ba1a:	4413      	add	r3, r2
 800ba1c:	7cba      	ldrb	r2, [r7, #18]
 800ba1e:	701a      	strb	r2, [r3, #0]
					sch_memcpy(pData+1,App_Dsp.Dsp_Data.MixData[index],DSP_INPUT_CNT+1);
 800ba20:	697b      	ldr	r3, [r7, #20]
 800ba22:	1c58      	adds	r0, r3, #1
 800ba24:	7cba      	ldrb	r2, [r7, #18]
 800ba26:	4613      	mov	r3, r2
 800ba28:	009b      	lsls	r3, r3, #2
 800ba2a:	4413      	add	r3, r2
 800ba2c:	005b      	lsls	r3, r3, #1
 800ba2e:	4413      	add	r3, r2
 800ba30:	3348      	adds	r3, #72	; 0x48
 800ba32:	4a2d      	ldr	r2, [pc, #180]	; (800bae8 <M2B_TxService+0x28c>)
 800ba34:	4413      	add	r3, r2
 800ba36:	3304      	adds	r3, #4
 800ba38:	220b      	movs	r2, #11
 800ba3a:	4619      	mov	r1, r3
 800ba3c:	f006 fccb 	bl	80123d6 <sch_memcpy>
					length_data += (DSP_INPUT_CNT+1);	
 800ba40:	7ffb      	ldrb	r3, [r7, #31]
 800ba42:	330b      	adds	r3, #11
 800ba44:	77fb      	strb	r3, [r7, #31]
					break;
 800ba46:	f000 bd61 	b.w	800c50c <M2B_TxService+0xcb0>
					
				case 0x12:///1
					pData[length_data++] = index;
 800ba4a:	7ffb      	ldrb	r3, [r7, #31]
 800ba4c:	1c5a      	adds	r2, r3, #1
 800ba4e:	77fa      	strb	r2, [r7, #31]
 800ba50:	461a      	mov	r2, r3
 800ba52:	697b      	ldr	r3, [r7, #20]
 800ba54:	4413      	add	r3, r2
 800ba56:	7cba      	ldrb	r2, [r7, #18]
 800ba58:	701a      	strb	r2, [r3, #0]
					sch_memcpy(pData+1,App_Dsp.Dsp_Data.MixData[index],DSP_INPUT_CNT/2+1);
 800ba5a:	697b      	ldr	r3, [r7, #20]
 800ba5c:	1c58      	adds	r0, r3, #1
 800ba5e:	7cba      	ldrb	r2, [r7, #18]
 800ba60:	4613      	mov	r3, r2
 800ba62:	009b      	lsls	r3, r3, #2
 800ba64:	4413      	add	r3, r2
 800ba66:	005b      	lsls	r3, r3, #1
 800ba68:	4413      	add	r3, r2
 800ba6a:	3348      	adds	r3, #72	; 0x48
 800ba6c:	4a1e      	ldr	r2, [pc, #120]	; (800bae8 <M2B_TxService+0x28c>)
 800ba6e:	4413      	add	r3, r2
 800ba70:	3304      	adds	r3, #4
 800ba72:	2206      	movs	r2, #6
 800ba74:	4619      	mov	r1, r3
 800ba76:	f006 fcae 	bl	80123d6 <sch_memcpy>
					length_data += (DSP_INPUT_CNT/2+1);	
 800ba7a:	7ffb      	ldrb	r3, [r7, #31]
 800ba7c:	3306      	adds	r3, #6
 800ba7e:	77fb      	strb	r3, [r7, #31]
					break;
 800ba80:	f000 bd44 	b.w	800c50c <M2B_TxService+0xcb0>
					
				case 0x13:///2
					pData[length_data++] = index;
 800ba84:	7ffb      	ldrb	r3, [r7, #31]
 800ba86:	1c5a      	adds	r2, r3, #1
 800ba88:	77fa      	strb	r2, [r7, #31]
 800ba8a:	461a      	mov	r2, r3
 800ba8c:	697b      	ldr	r3, [r7, #20]
 800ba8e:	4413      	add	r3, r2
 800ba90:	7cba      	ldrb	r2, [r7, #18]
 800ba92:	701a      	strb	r2, [r3, #0]
					sch_memcpy(pData+1,App_Dsp.Dsp_Data.MixData[index],1);
 800ba94:	697b      	ldr	r3, [r7, #20]
 800ba96:	1c58      	adds	r0, r3, #1
 800ba98:	7cba      	ldrb	r2, [r7, #18]
 800ba9a:	4613      	mov	r3, r2
 800ba9c:	009b      	lsls	r3, r3, #2
 800ba9e:	4413      	add	r3, r2
 800baa0:	005b      	lsls	r3, r3, #1
 800baa2:	4413      	add	r3, r2
 800baa4:	3348      	adds	r3, #72	; 0x48
 800baa6:	4a10      	ldr	r2, [pc, #64]	; (800bae8 <M2B_TxService+0x28c>)
 800baa8:	4413      	add	r3, r2
 800baaa:	3304      	adds	r3, #4
 800baac:	2201      	movs	r2, #1
 800baae:	4619      	mov	r1, r3
 800bab0:	f006 fc91 	bl	80123d6 <sch_memcpy>
					sch_memcpy(pData+2,&App_Dsp.Dsp_Data.MixData[index][6],DSP_INPUT_CNT/2);
 800bab4:	697b      	ldr	r3, [r7, #20]
 800bab6:	1c98      	adds	r0, r3, #2
 800bab8:	7cba      	ldrb	r2, [r7, #18]
 800baba:	4613      	mov	r3, r2
 800babc:	009b      	lsls	r3, r3, #2
 800babe:	4413      	add	r3, r2
 800bac0:	005b      	lsls	r3, r3, #1
 800bac2:	4413      	add	r3, r2
 800bac4:	334e      	adds	r3, #78	; 0x4e
 800bac6:	4a08      	ldr	r2, [pc, #32]	; (800bae8 <M2B_TxService+0x28c>)
 800bac8:	4413      	add	r3, r2
 800baca:	3304      	adds	r3, #4
 800bacc:	2205      	movs	r2, #5
 800bace:	4619      	mov	r1, r3
 800bad0:	f006 fc81 	bl	80123d6 <sch_memcpy>
					length_data += (DSP_INPUT_CNT/2+1);	
 800bad4:	7ffb      	ldrb	r3, [r7, #31]
 800bad6:	3306      	adds	r3, #6
 800bad8:	77fb      	strb	r3, [r7, #31]
					break;
 800bada:	f000 bd17 	b.w	800c50c <M2B_TxService+0xcb0>
 800bade:	bf00      	nop
 800bae0:	20002fbc 	.word	0x20002fbc
 800bae4:	08016004 	.word	0x08016004
 800bae8:	20003030 	.word	0x20003030

					
				case 0x03:///General 2nd-Order Filters
					pData[length_data++] = index;
 800baec:	7ffb      	ldrb	r3, [r7, #31]
 800baee:	1c5a      	adds	r2, r3, #1
 800baf0:	77fa      	strb	r2, [r7, #31]
 800baf2:	461a      	mov	r2, r3
 800baf4:	697b      	ldr	r3, [r7, #20]
 800baf6:	4413      	add	r3, r2
 800baf8:	7cba      	ldrb	r2, [r7, #18]
 800bafa:	701a      	strb	r2, [r3, #0]
					{
						SCH_U8 Channel = index/HPLP_FILTER_CNT;
 800bafc:	7cbb      	ldrb	r3, [r7, #18]
 800bafe:	085b      	lsrs	r3, r3, #1
 800bb00:	72fb      	strb	r3, [r7, #11]
						Filter_HPLP HPLP = (Filter_HPLP)(index%HPLP_FILTER_CNT);
 800bb02:	7cbb      	ldrb	r3, [r7, #18]
 800bb04:	f003 0301 	and.w	r3, r3, #1
 800bb08:	72bb      	strb	r3, [r7, #10]
						pData[length_data++] = App_Dsp.Dsp_Data.FiltersData[Channel][HPLP].Other.byte;
 800bb0a:	7af9      	ldrb	r1, [r7, #11]
 800bb0c:	7abb      	ldrb	r3, [r7, #10]
 800bb0e:	7ffa      	ldrb	r2, [r7, #31]
 800bb10:	1c50      	adds	r0, r2, #1
 800bb12:	77f8      	strb	r0, [r7, #31]
 800bb14:	4610      	mov	r0, r2
 800bb16:	697a      	ldr	r2, [r7, #20]
 800bb18:	4410      	add	r0, r2
 800bb1a:	4c6a      	ldr	r4, [pc, #424]	; (800bcc4 <M2B_TxService+0x468>)
 800bb1c:	461a      	mov	r2, r3
 800bb1e:	0052      	lsls	r2, r2, #1
 800bb20:	441a      	add	r2, r3
 800bb22:	0093      	lsls	r3, r2, #2
 800bb24:	461a      	mov	r2, r3
 800bb26:	460b      	mov	r3, r1
 800bb28:	005b      	lsls	r3, r3, #1
 800bb2a:	440b      	add	r3, r1
 800bb2c:	00db      	lsls	r3, r3, #3
 800bb2e:	4413      	add	r3, r2
 800bb30:	4423      	add	r3, r4
 800bb32:	33b0      	adds	r3, #176	; 0xb0
 800bb34:	781b      	ldrb	r3, [r3, #0]
 800bb36:	7003      	strb	r3, [r0, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.FiltersData[Channel][HPLP].MODE0;
 800bb38:	7af9      	ldrb	r1, [r7, #11]
 800bb3a:	7abb      	ldrb	r3, [r7, #10]
 800bb3c:	7ffa      	ldrb	r2, [r7, #31]
 800bb3e:	1c50      	adds	r0, r2, #1
 800bb40:	77f8      	strb	r0, [r7, #31]
 800bb42:	4610      	mov	r0, r2
 800bb44:	697a      	ldr	r2, [r7, #20]
 800bb46:	4410      	add	r0, r2
 800bb48:	4c5e      	ldr	r4, [pc, #376]	; (800bcc4 <M2B_TxService+0x468>)
 800bb4a:	461a      	mov	r2, r3
 800bb4c:	0052      	lsls	r2, r2, #1
 800bb4e:	441a      	add	r2, r3
 800bb50:	0093      	lsls	r3, r2, #2
 800bb52:	461a      	mov	r2, r3
 800bb54:	460b      	mov	r3, r1
 800bb56:	005b      	lsls	r3, r3, #1
 800bb58:	440b      	add	r3, r1
 800bb5a:	00db      	lsls	r3, r3, #3
 800bb5c:	4413      	add	r3, r2
 800bb5e:	4423      	add	r3, r4
 800bb60:	33b1      	adds	r3, #177	; 0xb1
 800bb62:	781b      	ldrb	r3, [r3, #0]
 800bb64:	7003      	strb	r3, [r0, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.FiltersData[Channel][HPLP].MODE1;
 800bb66:	7af9      	ldrb	r1, [r7, #11]
 800bb68:	7abb      	ldrb	r3, [r7, #10]
 800bb6a:	7ffa      	ldrb	r2, [r7, #31]
 800bb6c:	1c50      	adds	r0, r2, #1
 800bb6e:	77f8      	strb	r0, [r7, #31]
 800bb70:	4610      	mov	r0, r2
 800bb72:	697a      	ldr	r2, [r7, #20]
 800bb74:	4410      	add	r0, r2
 800bb76:	4c53      	ldr	r4, [pc, #332]	; (800bcc4 <M2B_TxService+0x468>)
 800bb78:	461a      	mov	r2, r3
 800bb7a:	0052      	lsls	r2, r2, #1
 800bb7c:	441a      	add	r2, r3
 800bb7e:	0093      	lsls	r3, r2, #2
 800bb80:	461a      	mov	r2, r3
 800bb82:	460b      	mov	r3, r1
 800bb84:	005b      	lsls	r3, r3, #1
 800bb86:	440b      	add	r3, r1
 800bb88:	00db      	lsls	r3, r3, #3
 800bb8a:	4413      	add	r3, r2
 800bb8c:	4423      	add	r3, r4
 800bb8e:	33b2      	adds	r3, #178	; 0xb2
 800bb90:	781b      	ldrb	r3, [r3, #0]
 800bb92:	7003      	strb	r3, [r0, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.FiltersData[Channel][HPLP].Freq>>24;
 800bb94:	7af9      	ldrb	r1, [r7, #11]
 800bb96:	7abb      	ldrb	r3, [r7, #10]
 800bb98:	484a      	ldr	r0, [pc, #296]	; (800bcc4 <M2B_TxService+0x468>)
 800bb9a:	461a      	mov	r2, r3
 800bb9c:	0052      	lsls	r2, r2, #1
 800bb9e:	441a      	add	r2, r3
 800bba0:	0093      	lsls	r3, r2, #2
 800bba2:	461a      	mov	r2, r3
 800bba4:	460b      	mov	r3, r1
 800bba6:	005b      	lsls	r3, r3, #1
 800bba8:	440b      	add	r3, r1
 800bbaa:	00db      	lsls	r3, r3, #3
 800bbac:	4413      	add	r3, r2
 800bbae:	4403      	add	r3, r0
 800bbb0:	33b4      	adds	r3, #180	; 0xb4
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	0e1a      	lsrs	r2, r3, #24
 800bbb6:	7ffb      	ldrb	r3, [r7, #31]
 800bbb8:	1c59      	adds	r1, r3, #1
 800bbba:	77f9      	strb	r1, [r7, #31]
 800bbbc:	4619      	mov	r1, r3
 800bbbe:	697b      	ldr	r3, [r7, #20]
 800bbc0:	440b      	add	r3, r1
 800bbc2:	b2d2      	uxtb	r2, r2
 800bbc4:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.FiltersData[Channel][HPLP].Freq>>16;
 800bbc6:	7af9      	ldrb	r1, [r7, #11]
 800bbc8:	7abb      	ldrb	r3, [r7, #10]
 800bbca:	483e      	ldr	r0, [pc, #248]	; (800bcc4 <M2B_TxService+0x468>)
 800bbcc:	461a      	mov	r2, r3
 800bbce:	0052      	lsls	r2, r2, #1
 800bbd0:	441a      	add	r2, r3
 800bbd2:	0093      	lsls	r3, r2, #2
 800bbd4:	461a      	mov	r2, r3
 800bbd6:	460b      	mov	r3, r1
 800bbd8:	005b      	lsls	r3, r3, #1
 800bbda:	440b      	add	r3, r1
 800bbdc:	00db      	lsls	r3, r3, #3
 800bbde:	4413      	add	r3, r2
 800bbe0:	4403      	add	r3, r0
 800bbe2:	33b4      	adds	r3, #180	; 0xb4
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	0c1a      	lsrs	r2, r3, #16
 800bbe8:	7ffb      	ldrb	r3, [r7, #31]
 800bbea:	1c59      	adds	r1, r3, #1
 800bbec:	77f9      	strb	r1, [r7, #31]
 800bbee:	4619      	mov	r1, r3
 800bbf0:	697b      	ldr	r3, [r7, #20]
 800bbf2:	440b      	add	r3, r1
 800bbf4:	b2d2      	uxtb	r2, r2
 800bbf6:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.FiltersData[Channel][HPLP].Freq>>8;
 800bbf8:	7af9      	ldrb	r1, [r7, #11]
 800bbfa:	7abb      	ldrb	r3, [r7, #10]
 800bbfc:	4831      	ldr	r0, [pc, #196]	; (800bcc4 <M2B_TxService+0x468>)
 800bbfe:	461a      	mov	r2, r3
 800bc00:	0052      	lsls	r2, r2, #1
 800bc02:	441a      	add	r2, r3
 800bc04:	0093      	lsls	r3, r2, #2
 800bc06:	461a      	mov	r2, r3
 800bc08:	460b      	mov	r3, r1
 800bc0a:	005b      	lsls	r3, r3, #1
 800bc0c:	440b      	add	r3, r1
 800bc0e:	00db      	lsls	r3, r3, #3
 800bc10:	4413      	add	r3, r2
 800bc12:	4403      	add	r3, r0
 800bc14:	33b4      	adds	r3, #180	; 0xb4
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	0a1a      	lsrs	r2, r3, #8
 800bc1a:	7ffb      	ldrb	r3, [r7, #31]
 800bc1c:	1c59      	adds	r1, r3, #1
 800bc1e:	77f9      	strb	r1, [r7, #31]
 800bc20:	4619      	mov	r1, r3
 800bc22:	697b      	ldr	r3, [r7, #20]
 800bc24:	440b      	add	r3, r1
 800bc26:	b2d2      	uxtb	r2, r2
 800bc28:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.FiltersData[Channel][HPLP].Freq;
 800bc2a:	7af9      	ldrb	r1, [r7, #11]
 800bc2c:	7abb      	ldrb	r3, [r7, #10]
 800bc2e:	4825      	ldr	r0, [pc, #148]	; (800bcc4 <M2B_TxService+0x468>)
 800bc30:	461a      	mov	r2, r3
 800bc32:	0052      	lsls	r2, r2, #1
 800bc34:	441a      	add	r2, r3
 800bc36:	0093      	lsls	r3, r2, #2
 800bc38:	461a      	mov	r2, r3
 800bc3a:	460b      	mov	r3, r1
 800bc3c:	005b      	lsls	r3, r3, #1
 800bc3e:	440b      	add	r3, r1
 800bc40:	00db      	lsls	r3, r3, #3
 800bc42:	4413      	add	r3, r2
 800bc44:	4403      	add	r3, r0
 800bc46:	33b4      	adds	r3, #180	; 0xb4
 800bc48:	681a      	ldr	r2, [r3, #0]
 800bc4a:	7ffb      	ldrb	r3, [r7, #31]
 800bc4c:	1c59      	adds	r1, r3, #1
 800bc4e:	77f9      	strb	r1, [r7, #31]
 800bc50:	4619      	mov	r1, r3
 800bc52:	697b      	ldr	r3, [r7, #20]
 800bc54:	440b      	add	r3, r1
 800bc56:	b2d2      	uxtb	r2, r2
 800bc58:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.FiltersData[Channel][HPLP].Gain>>8;
 800bc5a:	7af9      	ldrb	r1, [r7, #11]
 800bc5c:	7abb      	ldrb	r3, [r7, #10]
 800bc5e:	4819      	ldr	r0, [pc, #100]	; (800bcc4 <M2B_TxService+0x468>)
 800bc60:	461a      	mov	r2, r3
 800bc62:	0052      	lsls	r2, r2, #1
 800bc64:	441a      	add	r2, r3
 800bc66:	0093      	lsls	r3, r2, #2
 800bc68:	461a      	mov	r2, r3
 800bc6a:	460b      	mov	r3, r1
 800bc6c:	005b      	lsls	r3, r3, #1
 800bc6e:	440b      	add	r3, r1
 800bc70:	00db      	lsls	r3, r3, #3
 800bc72:	4413      	add	r3, r2
 800bc74:	4403      	add	r3, r0
 800bc76:	33b8      	adds	r3, #184	; 0xb8
 800bc78:	881b      	ldrh	r3, [r3, #0]
 800bc7a:	0a1b      	lsrs	r3, r3, #8
 800bc7c:	b29a      	uxth	r2, r3
 800bc7e:	7ffb      	ldrb	r3, [r7, #31]
 800bc80:	1c59      	adds	r1, r3, #1
 800bc82:	77f9      	strb	r1, [r7, #31]
 800bc84:	4619      	mov	r1, r3
 800bc86:	697b      	ldr	r3, [r7, #20]
 800bc88:	440b      	add	r3, r1
 800bc8a:	b2d2      	uxtb	r2, r2
 800bc8c:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.FiltersData[Channel][HPLP].Gain;
 800bc8e:	7af9      	ldrb	r1, [r7, #11]
 800bc90:	7abb      	ldrb	r3, [r7, #10]
 800bc92:	480c      	ldr	r0, [pc, #48]	; (800bcc4 <M2B_TxService+0x468>)
 800bc94:	461a      	mov	r2, r3
 800bc96:	0052      	lsls	r2, r2, #1
 800bc98:	441a      	add	r2, r3
 800bc9a:	0093      	lsls	r3, r2, #2
 800bc9c:	461a      	mov	r2, r3
 800bc9e:	460b      	mov	r3, r1
 800bca0:	005b      	lsls	r3, r3, #1
 800bca2:	440b      	add	r3, r1
 800bca4:	00db      	lsls	r3, r3, #3
 800bca6:	4413      	add	r3, r2
 800bca8:	4403      	add	r3, r0
 800bcaa:	33b8      	adds	r3, #184	; 0xb8
 800bcac:	881a      	ldrh	r2, [r3, #0]
 800bcae:	7ffb      	ldrb	r3, [r7, #31]
 800bcb0:	1c59      	adds	r1, r3, #1
 800bcb2:	77f9      	strb	r1, [r7, #31]
 800bcb4:	4619      	mov	r1, r3
 800bcb6:	697b      	ldr	r3, [r7, #20]
 800bcb8:	440b      	add	r3, r1
 800bcba:	b2d2      	uxtb	r2, r2
 800bcbc:	701a      	strb	r2, [r3, #0]
					}
					break;
 800bcbe:	f000 bc25 	b.w	800c50c <M2B_TxService+0xcb0>
 800bcc2:	bf00      	nop
 800bcc4:	20003030 	.word	0x20003030
				case 0x04:///EQ
					pData[length_data++] = index;
 800bcc8:	7ffb      	ldrb	r3, [r7, #31]
 800bcca:	1c5a      	adds	r2, r3, #1
 800bccc:	77fa      	strb	r2, [r7, #31]
 800bcce:	461a      	mov	r2, r3
 800bcd0:	697b      	ldr	r3, [r7, #20]
 800bcd2:	4413      	add	r3, r2
 800bcd4:	7cba      	ldrb	r2, [r7, #18]
 800bcd6:	701a      	strb	r2, [r3, #0]
					{
						SCH_U8 Channel = index/EQ_NUM_CNT;
 800bcd8:	7cbb      	ldrb	r3, [r7, #18]
 800bcda:	095b      	lsrs	r3, r3, #5
 800bcdc:	737b      	strb	r3, [r7, #13]
						EQ_NUM_T EQ_NUM = (EQ_NUM_T)(index%EQ_NUM_CNT);
 800bcde:	7cbb      	ldrb	r3, [r7, #18]
 800bce0:	f003 031f 	and.w	r3, r3, #31
 800bce4:	733b      	strb	r3, [r7, #12]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Other.byte;
 800bce6:	7b79      	ldrb	r1, [r7, #13]
 800bce8:	7b3b      	ldrb	r3, [r7, #12]
 800bcea:	7ffa      	ldrb	r2, [r7, #31]
 800bcec:	1c50      	adds	r0, r2, #1
 800bcee:	77f8      	strb	r0, [r7, #31]
 800bcf0:	4610      	mov	r0, r2
 800bcf2:	697a      	ldr	r2, [r7, #20]
 800bcf4:	4410      	add	r0, r2
 800bcf6:	4ca9      	ldr	r4, [pc, #676]	; (800bf9c <M2B_TxService+0x740>)
 800bcf8:	461a      	mov	r2, r3
 800bcfa:	0052      	lsls	r2, r2, #1
 800bcfc:	441a      	add	r2, r3
 800bcfe:	0093      	lsls	r3, r2, #2
 800bd00:	461a      	mov	r2, r3
 800bd02:	460b      	mov	r3, r1
 800bd04:	005b      	lsls	r3, r3, #1
 800bd06:	440b      	add	r3, r1
 800bd08:	01db      	lsls	r3, r3, #7
 800bd0a:	4413      	add	r3, r2
 800bd0c:	4423      	add	r3, r4
 800bd0e:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 800bd12:	781b      	ldrb	r3, [r3, #0]
 800bd14:	7003      	strb	r3, [r0, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].MODE0;
 800bd16:	7b79      	ldrb	r1, [r7, #13]
 800bd18:	7b3b      	ldrb	r3, [r7, #12]
 800bd1a:	7ffa      	ldrb	r2, [r7, #31]
 800bd1c:	1c50      	adds	r0, r2, #1
 800bd1e:	77f8      	strb	r0, [r7, #31]
 800bd20:	4610      	mov	r0, r2
 800bd22:	697a      	ldr	r2, [r7, #20]
 800bd24:	4410      	add	r0, r2
 800bd26:	4c9d      	ldr	r4, [pc, #628]	; (800bf9c <M2B_TxService+0x740>)
 800bd28:	461a      	mov	r2, r3
 800bd2a:	0052      	lsls	r2, r2, #1
 800bd2c:	441a      	add	r2, r3
 800bd2e:	0093      	lsls	r3, r2, #2
 800bd30:	461a      	mov	r2, r3
 800bd32:	460b      	mov	r3, r1
 800bd34:	005b      	lsls	r3, r3, #1
 800bd36:	440b      	add	r3, r1
 800bd38:	01db      	lsls	r3, r3, #7
 800bd3a:	4413      	add	r3, r2
 800bd3c:	4423      	add	r3, r4
 800bd3e:	f203 1371 	addw	r3, r3, #369	; 0x171
 800bd42:	781b      	ldrb	r3, [r3, #0]
 800bd44:	7003      	strb	r3, [r0, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Boost>>8;
 800bd46:	7b79      	ldrb	r1, [r7, #13]
 800bd48:	7b3b      	ldrb	r3, [r7, #12]
 800bd4a:	4894      	ldr	r0, [pc, #592]	; (800bf9c <M2B_TxService+0x740>)
 800bd4c:	461a      	mov	r2, r3
 800bd4e:	0052      	lsls	r2, r2, #1
 800bd50:	441a      	add	r2, r3
 800bd52:	0093      	lsls	r3, r2, #2
 800bd54:	461a      	mov	r2, r3
 800bd56:	460b      	mov	r3, r1
 800bd58:	005b      	lsls	r3, r3, #1
 800bd5a:	440b      	add	r3, r1
 800bd5c:	01db      	lsls	r3, r3, #7
 800bd5e:	4413      	add	r3, r2
 800bd60:	4403      	add	r3, r0
 800bd62:	f503 73b9 	add.w	r3, r3, #370	; 0x172
 800bd66:	881b      	ldrh	r3, [r3, #0]
 800bd68:	0a1b      	lsrs	r3, r3, #8
 800bd6a:	b29a      	uxth	r2, r3
 800bd6c:	7ffb      	ldrb	r3, [r7, #31]
 800bd6e:	1c59      	adds	r1, r3, #1
 800bd70:	77f9      	strb	r1, [r7, #31]
 800bd72:	4619      	mov	r1, r3
 800bd74:	697b      	ldr	r3, [r7, #20]
 800bd76:	440b      	add	r3, r1
 800bd78:	b2d2      	uxtb	r2, r2
 800bd7a:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Boost;
 800bd7c:	7b79      	ldrb	r1, [r7, #13]
 800bd7e:	7b3b      	ldrb	r3, [r7, #12]
 800bd80:	4886      	ldr	r0, [pc, #536]	; (800bf9c <M2B_TxService+0x740>)
 800bd82:	461a      	mov	r2, r3
 800bd84:	0052      	lsls	r2, r2, #1
 800bd86:	441a      	add	r2, r3
 800bd88:	0093      	lsls	r3, r2, #2
 800bd8a:	461a      	mov	r2, r3
 800bd8c:	460b      	mov	r3, r1
 800bd8e:	005b      	lsls	r3, r3, #1
 800bd90:	440b      	add	r3, r1
 800bd92:	01db      	lsls	r3, r3, #7
 800bd94:	4413      	add	r3, r2
 800bd96:	4403      	add	r3, r0
 800bd98:	f503 73b9 	add.w	r3, r3, #370	; 0x172
 800bd9c:	881a      	ldrh	r2, [r3, #0]
 800bd9e:	7ffb      	ldrb	r3, [r7, #31]
 800bda0:	1c59      	adds	r1, r3, #1
 800bda2:	77f9      	strb	r1, [r7, #31]
 800bda4:	4619      	mov	r1, r3
 800bda6:	697b      	ldr	r3, [r7, #20]
 800bda8:	440b      	add	r3, r1
 800bdaa:	b2d2      	uxtb	r2, r2
 800bdac:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Freq>>24;
 800bdae:	7b79      	ldrb	r1, [r7, #13]
 800bdb0:	7b3b      	ldrb	r3, [r7, #12]
 800bdb2:	487a      	ldr	r0, [pc, #488]	; (800bf9c <M2B_TxService+0x740>)
 800bdb4:	461a      	mov	r2, r3
 800bdb6:	0052      	lsls	r2, r2, #1
 800bdb8:	441a      	add	r2, r3
 800bdba:	0093      	lsls	r3, r2, #2
 800bdbc:	461a      	mov	r2, r3
 800bdbe:	460b      	mov	r3, r1
 800bdc0:	005b      	lsls	r3, r3, #1
 800bdc2:	440b      	add	r3, r1
 800bdc4:	01db      	lsls	r3, r3, #7
 800bdc6:	4413      	add	r3, r2
 800bdc8:	4403      	add	r3, r0
 800bdca:	f503 73ba 	add.w	r3, r3, #372	; 0x174
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	0e1a      	lsrs	r2, r3, #24
 800bdd2:	7ffb      	ldrb	r3, [r7, #31]
 800bdd4:	1c59      	adds	r1, r3, #1
 800bdd6:	77f9      	strb	r1, [r7, #31]
 800bdd8:	4619      	mov	r1, r3
 800bdda:	697b      	ldr	r3, [r7, #20]
 800bddc:	440b      	add	r3, r1
 800bdde:	b2d2      	uxtb	r2, r2
 800bde0:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Freq>>16;
 800bde2:	7b79      	ldrb	r1, [r7, #13]
 800bde4:	7b3b      	ldrb	r3, [r7, #12]
 800bde6:	486d      	ldr	r0, [pc, #436]	; (800bf9c <M2B_TxService+0x740>)
 800bde8:	461a      	mov	r2, r3
 800bdea:	0052      	lsls	r2, r2, #1
 800bdec:	441a      	add	r2, r3
 800bdee:	0093      	lsls	r3, r2, #2
 800bdf0:	461a      	mov	r2, r3
 800bdf2:	460b      	mov	r3, r1
 800bdf4:	005b      	lsls	r3, r3, #1
 800bdf6:	440b      	add	r3, r1
 800bdf8:	01db      	lsls	r3, r3, #7
 800bdfa:	4413      	add	r3, r2
 800bdfc:	4403      	add	r3, r0
 800bdfe:	f503 73ba 	add.w	r3, r3, #372	; 0x174
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	0c1a      	lsrs	r2, r3, #16
 800be06:	7ffb      	ldrb	r3, [r7, #31]
 800be08:	1c59      	adds	r1, r3, #1
 800be0a:	77f9      	strb	r1, [r7, #31]
 800be0c:	4619      	mov	r1, r3
 800be0e:	697b      	ldr	r3, [r7, #20]
 800be10:	440b      	add	r3, r1
 800be12:	b2d2      	uxtb	r2, r2
 800be14:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Freq>>8;
 800be16:	7b79      	ldrb	r1, [r7, #13]
 800be18:	7b3b      	ldrb	r3, [r7, #12]
 800be1a:	4860      	ldr	r0, [pc, #384]	; (800bf9c <M2B_TxService+0x740>)
 800be1c:	461a      	mov	r2, r3
 800be1e:	0052      	lsls	r2, r2, #1
 800be20:	441a      	add	r2, r3
 800be22:	0093      	lsls	r3, r2, #2
 800be24:	461a      	mov	r2, r3
 800be26:	460b      	mov	r3, r1
 800be28:	005b      	lsls	r3, r3, #1
 800be2a:	440b      	add	r3, r1
 800be2c:	01db      	lsls	r3, r3, #7
 800be2e:	4413      	add	r3, r2
 800be30:	4403      	add	r3, r0
 800be32:	f503 73ba 	add.w	r3, r3, #372	; 0x174
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	0a1a      	lsrs	r2, r3, #8
 800be3a:	7ffb      	ldrb	r3, [r7, #31]
 800be3c:	1c59      	adds	r1, r3, #1
 800be3e:	77f9      	strb	r1, [r7, #31]
 800be40:	4619      	mov	r1, r3
 800be42:	697b      	ldr	r3, [r7, #20]
 800be44:	440b      	add	r3, r1
 800be46:	b2d2      	uxtb	r2, r2
 800be48:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Freq;
 800be4a:	7b79      	ldrb	r1, [r7, #13]
 800be4c:	7b3b      	ldrb	r3, [r7, #12]
 800be4e:	4853      	ldr	r0, [pc, #332]	; (800bf9c <M2B_TxService+0x740>)
 800be50:	461a      	mov	r2, r3
 800be52:	0052      	lsls	r2, r2, #1
 800be54:	441a      	add	r2, r3
 800be56:	0093      	lsls	r3, r2, #2
 800be58:	461a      	mov	r2, r3
 800be5a:	460b      	mov	r3, r1
 800be5c:	005b      	lsls	r3, r3, #1
 800be5e:	440b      	add	r3, r1
 800be60:	01db      	lsls	r3, r3, #7
 800be62:	4413      	add	r3, r2
 800be64:	4403      	add	r3, r0
 800be66:	f503 73ba 	add.w	r3, r3, #372	; 0x174
 800be6a:	681a      	ldr	r2, [r3, #0]
 800be6c:	7ffb      	ldrb	r3, [r7, #31]
 800be6e:	1c59      	adds	r1, r3, #1
 800be70:	77f9      	strb	r1, [r7, #31]
 800be72:	4619      	mov	r1, r3
 800be74:	697b      	ldr	r3, [r7, #20]
 800be76:	440b      	add	r3, r1
 800be78:	b2d2      	uxtb	r2, r2
 800be7a:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Gain>>8;
 800be7c:	7b79      	ldrb	r1, [r7, #13]
 800be7e:	7b3b      	ldrb	r3, [r7, #12]
 800be80:	4846      	ldr	r0, [pc, #280]	; (800bf9c <M2B_TxService+0x740>)
 800be82:	461a      	mov	r2, r3
 800be84:	0052      	lsls	r2, r2, #1
 800be86:	441a      	add	r2, r3
 800be88:	0093      	lsls	r3, r2, #2
 800be8a:	461a      	mov	r2, r3
 800be8c:	460b      	mov	r3, r1
 800be8e:	005b      	lsls	r3, r3, #1
 800be90:	440b      	add	r3, r1
 800be92:	01db      	lsls	r3, r3, #7
 800be94:	4413      	add	r3, r2
 800be96:	4403      	add	r3, r0
 800be98:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800be9c:	881b      	ldrh	r3, [r3, #0]
 800be9e:	0a1b      	lsrs	r3, r3, #8
 800bea0:	b29a      	uxth	r2, r3
 800bea2:	7ffb      	ldrb	r3, [r7, #31]
 800bea4:	1c59      	adds	r1, r3, #1
 800bea6:	77f9      	strb	r1, [r7, #31]
 800bea8:	4619      	mov	r1, r3
 800beaa:	697b      	ldr	r3, [r7, #20]
 800beac:	440b      	add	r3, r1
 800beae:	b2d2      	uxtb	r2, r2
 800beb0:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Gain;
 800beb2:	7b79      	ldrb	r1, [r7, #13]
 800beb4:	7b3b      	ldrb	r3, [r7, #12]
 800beb6:	4839      	ldr	r0, [pc, #228]	; (800bf9c <M2B_TxService+0x740>)
 800beb8:	461a      	mov	r2, r3
 800beba:	0052      	lsls	r2, r2, #1
 800bebc:	441a      	add	r2, r3
 800bebe:	0093      	lsls	r3, r2, #2
 800bec0:	461a      	mov	r2, r3
 800bec2:	460b      	mov	r3, r1
 800bec4:	005b      	lsls	r3, r3, #1
 800bec6:	440b      	add	r3, r1
 800bec8:	01db      	lsls	r3, r3, #7
 800beca:	4413      	add	r3, r2
 800becc:	4403      	add	r3, r0
 800bece:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800bed2:	881a      	ldrh	r2, [r3, #0]
 800bed4:	7ffb      	ldrb	r3, [r7, #31]
 800bed6:	1c59      	adds	r1, r3, #1
 800bed8:	77f9      	strb	r1, [r7, #31]
 800beda:	4619      	mov	r1, r3
 800bedc:	697b      	ldr	r3, [r7, #20]
 800bede:	440b      	add	r3, r1
 800bee0:	b2d2      	uxtb	r2, r2
 800bee2:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Q_Factor>>8;
 800bee4:	7b79      	ldrb	r1, [r7, #13]
 800bee6:	7b3b      	ldrb	r3, [r7, #12]
 800bee8:	482c      	ldr	r0, [pc, #176]	; (800bf9c <M2B_TxService+0x740>)
 800beea:	461a      	mov	r2, r3
 800beec:	0052      	lsls	r2, r2, #1
 800beee:	441a      	add	r2, r3
 800bef0:	0093      	lsls	r3, r2, #2
 800bef2:	461a      	mov	r2, r3
 800bef4:	460b      	mov	r3, r1
 800bef6:	005b      	lsls	r3, r3, #1
 800bef8:	440b      	add	r3, r1
 800befa:	01db      	lsls	r3, r3, #7
 800befc:	4413      	add	r3, r2
 800befe:	4403      	add	r3, r0
 800bf00:	f503 73bd 	add.w	r3, r3, #378	; 0x17a
 800bf04:	881b      	ldrh	r3, [r3, #0]
 800bf06:	0a1b      	lsrs	r3, r3, #8
 800bf08:	b29a      	uxth	r2, r3
 800bf0a:	7ffb      	ldrb	r3, [r7, #31]
 800bf0c:	1c59      	adds	r1, r3, #1
 800bf0e:	77f9      	strb	r1, [r7, #31]
 800bf10:	4619      	mov	r1, r3
 800bf12:	697b      	ldr	r3, [r7, #20]
 800bf14:	440b      	add	r3, r1
 800bf16:	b2d2      	uxtb	r2, r2
 800bf18:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Q_Factor;
 800bf1a:	7b79      	ldrb	r1, [r7, #13]
 800bf1c:	7b3b      	ldrb	r3, [r7, #12]
 800bf1e:	481f      	ldr	r0, [pc, #124]	; (800bf9c <M2B_TxService+0x740>)
 800bf20:	461a      	mov	r2, r3
 800bf22:	0052      	lsls	r2, r2, #1
 800bf24:	441a      	add	r2, r3
 800bf26:	0093      	lsls	r3, r2, #2
 800bf28:	461a      	mov	r2, r3
 800bf2a:	460b      	mov	r3, r1
 800bf2c:	005b      	lsls	r3, r3, #1
 800bf2e:	440b      	add	r3, r1
 800bf30:	01db      	lsls	r3, r3, #7
 800bf32:	4413      	add	r3, r2
 800bf34:	4403      	add	r3, r0
 800bf36:	f503 73bd 	add.w	r3, r3, #378	; 0x17a
 800bf3a:	881a      	ldrh	r2, [r3, #0]
 800bf3c:	7ffb      	ldrb	r3, [r7, #31]
 800bf3e:	1c59      	adds	r1, r3, #1
 800bf40:	77f9      	strb	r1, [r7, #31]
 800bf42:	4619      	mov	r1, r3
 800bf44:	697b      	ldr	r3, [r7, #20]
 800bf46:	440b      	add	r3, r1
 800bf48:	b2d2      	uxtb	r2, r2
 800bf4a:	701a      	strb	r2, [r3, #0]
					}
					break;
 800bf4c:	e2de      	b.n	800c50c <M2B_TxService+0xcb0>
				case 0x05:///Delay
					pData[length_data++] = index;
 800bf4e:	7ffb      	ldrb	r3, [r7, #31]
 800bf50:	1c5a      	adds	r2, r3, #1
 800bf52:	77fa      	strb	r2, [r7, #31]
 800bf54:	461a      	mov	r2, r3
 800bf56:	697b      	ldr	r3, [r7, #20]
 800bf58:	4413      	add	r3, r2
 800bf5a:	7cba      	ldrb	r2, [r7, #18]
 800bf5c:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.Dsp_Data.DelayData[index]>>8;
 800bf5e:	7cbb      	ldrb	r3, [r7, #18]
 800bf60:	4a0e      	ldr	r2, [pc, #56]	; (800bf9c <M2B_TxService+0x740>)
 800bf62:	f503 63d7 	add.w	r3, r3, #1720	; 0x6b8
 800bf66:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bf6a:	0a1b      	lsrs	r3, r3, #8
 800bf6c:	b29a      	uxth	r2, r3
 800bf6e:	7ffb      	ldrb	r3, [r7, #31]
 800bf70:	1c59      	adds	r1, r3, #1
 800bf72:	77f9      	strb	r1, [r7, #31]
 800bf74:	4619      	mov	r1, r3
 800bf76:	697b      	ldr	r3, [r7, #20]
 800bf78:	440b      	add	r3, r1
 800bf7a:	b2d2      	uxtb	r2, r2
 800bf7c:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.Dsp_Data.DelayData[index];
 800bf7e:	7cbb      	ldrb	r3, [r7, #18]
 800bf80:	4a06      	ldr	r2, [pc, #24]	; (800bf9c <M2B_TxService+0x740>)
 800bf82:	f503 63d7 	add.w	r3, r3, #1720	; 0x6b8
 800bf86:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800bf8a:	7ffb      	ldrb	r3, [r7, #31]
 800bf8c:	1c59      	adds	r1, r3, #1
 800bf8e:	77f9      	strb	r1, [r7, #31]
 800bf90:	4619      	mov	r1, r3
 800bf92:	697b      	ldr	r3, [r7, #20]
 800bf94:	440b      	add	r3, r1
 800bf96:	b2d2      	uxtb	r2, r2
 800bf98:	701a      	strb	r2, [r3, #0]
					break;
 800bf9a:	e2b7      	b.n	800c50c <M2B_TxService+0xcb0>
 800bf9c:	20003030 	.word	0x20003030
				case 0x06:///Single
					pData[length_data++] = index;
 800bfa0:	7ffb      	ldrb	r3, [r7, #31]
 800bfa2:	1c5a      	adds	r2, r3, #1
 800bfa4:	77fa      	strb	r2, [r7, #31]
 800bfa6:	461a      	mov	r2, r3
 800bfa8:	697b      	ldr	r3, [r7, #20]
 800bfaa:	4413      	add	r3, r2
 800bfac:	7cba      	ldrb	r2, [r7, #18]
 800bfae:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.Dsp_Data.SingleData[index]>>8;
 800bfb0:	7cbb      	ldrb	r3, [r7, #18]
 800bfb2:	4aa0      	ldr	r2, [pc, #640]	; (800c234 <M2B_TxService+0x9d8>)
 800bfb4:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800bfb8:	005b      	lsls	r3, r3, #1
 800bfba:	4413      	add	r3, r2
 800bfbc:	885b      	ldrh	r3, [r3, #2]
 800bfbe:	0a1b      	lsrs	r3, r3, #8
 800bfc0:	b29a      	uxth	r2, r3
 800bfc2:	7ffb      	ldrb	r3, [r7, #31]
 800bfc4:	1c59      	adds	r1, r3, #1
 800bfc6:	77f9      	strb	r1, [r7, #31]
 800bfc8:	4619      	mov	r1, r3
 800bfca:	697b      	ldr	r3, [r7, #20]
 800bfcc:	440b      	add	r3, r1
 800bfce:	b2d2      	uxtb	r2, r2
 800bfd0:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.Dsp_Data.SingleData[index];
 800bfd2:	7cbb      	ldrb	r3, [r7, #18]
 800bfd4:	4a97      	ldr	r2, [pc, #604]	; (800c234 <M2B_TxService+0x9d8>)
 800bfd6:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800bfda:	005b      	lsls	r3, r3, #1
 800bfdc:	4413      	add	r3, r2
 800bfde:	885a      	ldrh	r2, [r3, #2]
 800bfe0:	7ffb      	ldrb	r3, [r7, #31]
 800bfe2:	1c59      	adds	r1, r3, #1
 800bfe4:	77f9      	strb	r1, [r7, #31]
 800bfe6:	4619      	mov	r1, r3
 800bfe8:	697b      	ldr	r3, [r7, #20]
 800bfea:	440b      	add	r3, r1
 800bfec:	b2d2      	uxtb	r2, r2
 800bfee:	701a      	strb	r2, [r3, #0]
					if(index == DSP_CHANNEL_ALL_NONE)
 800bff0:	7cbb      	ldrb	r3, [r7, #18]
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	f040 8285 	bne.w	800c502 <M2B_TxService+0xca6>
					{
						pData[length_data++] = App_Dsp.Dsp_Data.SingleMaxData>>8;
 800bff8:	4b8e      	ldr	r3, [pc, #568]	; (800c234 <M2B_TxService+0x9d8>)
 800bffa:	f8b3 3d96 	ldrh.w	r3, [r3, #3478]	; 0xd96
 800bffe:	0a1b      	lsrs	r3, r3, #8
 800c000:	b29a      	uxth	r2, r3
 800c002:	7ffb      	ldrb	r3, [r7, #31]
 800c004:	1c59      	adds	r1, r3, #1
 800c006:	77f9      	strb	r1, [r7, #31]
 800c008:	4619      	mov	r1, r3
 800c00a:	697b      	ldr	r3, [r7, #20]
 800c00c:	440b      	add	r3, r1
 800c00e:	b2d2      	uxtb	r2, r2
 800c010:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.SingleMaxData;
 800c012:	4b88      	ldr	r3, [pc, #544]	; (800c234 <M2B_TxService+0x9d8>)
 800c014:	f8b3 2d96 	ldrh.w	r2, [r3, #3478]	; 0xd96
 800c018:	7ffb      	ldrb	r3, [r7, #31]
 800c01a:	1c59      	adds	r1, r3, #1
 800c01c:	77f9      	strb	r1, [r7, #31]
 800c01e:	4619      	mov	r1, r3
 800c020:	697b      	ldr	r3, [r7, #20]
 800c022:	440b      	add	r3, r1
 800c024:	b2d2      	uxtb	r2, r2
 800c026:	701a      	strb	r2, [r3, #0]
					}
					break;
 800c028:	e26b      	b.n	800c502 <M2B_TxService+0xca6>
				case 0x07:///output
					pData[length_data++] = index;
 800c02a:	7ffb      	ldrb	r3, [r7, #31]
 800c02c:	1c5a      	adds	r2, r3, #1
 800c02e:	77fa      	strb	r2, [r7, #31]
 800c030:	461a      	mov	r2, r3
 800c032:	697b      	ldr	r3, [r7, #20]
 800c034:	4413      	add	r3, r2
 800c036:	7cba      	ldrb	r2, [r7, #18]
 800c038:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.Dsp_Data.OutPutChl[index];
 800c03a:	7cba      	ldrb	r2, [r7, #18]
 800c03c:	7ffb      	ldrb	r3, [r7, #31]
 800c03e:	1c59      	adds	r1, r3, #1
 800c040:	77f9      	strb	r1, [r7, #31]
 800c042:	4619      	mov	r1, r3
 800c044:	697b      	ldr	r3, [r7, #20]
 800c046:	440b      	add	r3, r1
 800c048:	497a      	ldr	r1, [pc, #488]	; (800c234 <M2B_TxService+0x9d8>)
 800c04a:	440a      	add	r2, r1
 800c04c:	f892 2da1 	ldrb.w	r2, [r2, #3489]	; 0xda1
 800c050:	701a      	strb	r2, [r3, #0]
					break;
 800c052:	e25b      	b.n	800c50c <M2B_TxService+0xcb0>
				case 0x08:///Mute
					pData[length_data++] = index;
 800c054:	7ffb      	ldrb	r3, [r7, #31]
 800c056:	1c5a      	adds	r2, r3, #1
 800c058:	77fa      	strb	r2, [r7, #31]
 800c05a:	461a      	mov	r2, r3
 800c05c:	697b      	ldr	r3, [r7, #20]
 800c05e:	4413      	add	r3, r2
 800c060:	7cba      	ldrb	r2, [r7, #18]
 800c062:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.Dsp_Data.Mute[index];
 800c064:	7cba      	ldrb	r2, [r7, #18]
 800c066:	7ffb      	ldrb	r3, [r7, #31]
 800c068:	1c59      	adds	r1, r3, #1
 800c06a:	77f9      	strb	r1, [r7, #31]
 800c06c:	4619      	mov	r1, r3
 800c06e:	697b      	ldr	r3, [r7, #20]
 800c070:	440b      	add	r3, r1
 800c072:	4970      	ldr	r1, [pc, #448]	; (800c234 <M2B_TxService+0x9d8>)
 800c074:	440a      	add	r2, r1
 800c076:	f892 2d98 	ldrb.w	r2, [r2, #3480]	; 0xd98
 800c07a:	701a      	strb	r2, [r3, #0]
					break;
 800c07c:	e246      	b.n	800c50c <M2B_TxService+0xcb0>
				case 0x09:///ReName
					pData[length_data++] = index;
 800c07e:	7ffb      	ldrb	r3, [r7, #31]
 800c080:	1c5a      	adds	r2, r3, #1
 800c082:	77fa      	strb	r2, [r7, #31]
 800c084:	461a      	mov	r2, r3
 800c086:	697b      	ldr	r3, [r7, #20]
 800c088:	4413      	add	r3, r2
 800c08a:	7cba      	ldrb	r2, [r7, #18]
 800c08c:	701a      	strb	r2, [r3, #0]
					if(index <= DSP_CHANNEL_CNT)
 800c08e:	7cbb      	ldrb	r3, [r7, #18]
 800c090:	2b08      	cmp	r3, #8
 800c092:	d80b      	bhi.n	800c0ac <M2B_TxService+0x850>
					{
						sch_memcpy(pData+1,App_Dsp.Dsp_Data.ReName[index],DSP_NAME_SIZE);
 800c094:	697b      	ldr	r3, [r7, #20]
 800c096:	1c58      	adds	r0, r3, #1
 800c098:	7cbb      	ldrb	r3, [r7, #18]
 800c09a:	00db      	lsls	r3, r3, #3
 800c09c:	4a65      	ldr	r2, [pc, #404]	; (800c234 <M2B_TxService+0x9d8>)
 800c09e:	4413      	add	r3, r2
 800c0a0:	3304      	adds	r3, #4
 800c0a2:	2208      	movs	r2, #8
 800c0a4:	4619      	mov	r1, r3
 800c0a6:	f006 f996 	bl	80123d6 <sch_memcpy>
 800c0aa:	e017      	b.n	800c0dc <M2B_TxService+0x880>
					}
					else if(index >= 0x81 && index <= 0x88)
 800c0ac:	7cbb      	ldrb	r3, [r7, #18]
 800c0ae:	2b80      	cmp	r3, #128	; 0x80
 800c0b0:	d914      	bls.n	800c0dc <M2B_TxService+0x880>
 800c0b2:	7cbb      	ldrb	r3, [r7, #18]
 800c0b4:	2b88      	cmp	r3, #136	; 0x88
 800c0b6:	d811      	bhi.n	800c0dc <M2B_TxService+0x880>
					{
						index = index&0x7F;
 800c0b8:	7cbb      	ldrb	r3, [r7, #18]
 800c0ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c0be:	74bb      	strb	r3, [r7, #18]
						sch_memcpy(pData+1,App_Dsp.Dsp_ModeName.Name[index-1],DSP_NAME_SIZE);
 800c0c0:	697b      	ldr	r3, [r7, #20]
 800c0c2:	1c58      	adds	r0, r3, #1
 800c0c4:	7cbb      	ldrb	r3, [r7, #18]
 800c0c6:	3b01      	subs	r3, #1
 800c0c8:	f203 13b5 	addw	r3, r3, #437	; 0x1b5
 800c0cc:	00db      	lsls	r3, r3, #3
 800c0ce:	4a59      	ldr	r2, [pc, #356]	; (800c234 <M2B_TxService+0x9d8>)
 800c0d0:	4413      	add	r3, r2
 800c0d2:	3308      	adds	r3, #8
 800c0d4:	2208      	movs	r2, #8
 800c0d6:	4619      	mov	r1, r3
 800c0d8:	f006 f97d 	bl	80123d6 <sch_memcpy>
					}
					length_data += DSP_NAME_SIZE;
 800c0dc:	7ffb      	ldrb	r3, [r7, #31]
 800c0de:	3308      	adds	r3, #8
 800c0e0:	77fb      	strb	r3, [r7, #31]
					break;
 800c0e2:	e213      	b.n	800c50c <M2B_TxService+0xcb0>
				case 0x0A:
					pData[length_data++] = App_Dsp.DspUniteChannel0;
 800c0e4:	7ffb      	ldrb	r3, [r7, #31]
 800c0e6:	1c5a      	adds	r2, r3, #1
 800c0e8:	77fa      	strb	r2, [r7, #31]
 800c0ea:	461a      	mov	r2, r3
 800c0ec:	697b      	ldr	r3, [r7, #20]
 800c0ee:	4413      	add	r3, r2
 800c0f0:	4a50      	ldr	r2, [pc, #320]	; (800c234 <M2B_TxService+0x9d8>)
 800c0f2:	f892 2e04 	ldrb.w	r2, [r2, #3588]	; 0xe04
 800c0f6:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.DspUniteChannel1;
 800c0f8:	7ffb      	ldrb	r3, [r7, #31]
 800c0fa:	1c5a      	adds	r2, r3, #1
 800c0fc:	77fa      	strb	r2, [r7, #31]
 800c0fe:	461a      	mov	r2, r3
 800c100:	697b      	ldr	r3, [r7, #20]
 800c102:	4413      	add	r3, r2
 800c104:	4a4b      	ldr	r2, [pc, #300]	; (800c234 <M2B_TxService+0x9d8>)
 800c106:	f892 2e05 	ldrb.w	r2, [r2, #3589]	; 0xe05
 800c10a:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = index;
 800c10c:	7ffb      	ldrb	r3, [r7, #31]
 800c10e:	1c5a      	adds	r2, r3, #1
 800c110:	77fa      	strb	r2, [r7, #31]
 800c112:	461a      	mov	r2, r3
 800c114:	697b      	ldr	r3, [r7, #20]
 800c116:	4413      	add	r3, r2
 800c118:	7cba      	ldrb	r2, [r7, #18]
 800c11a:	701a      	strb	r2, [r3, #0]
					break;
 800c11c:	e1f6      	b.n	800c50c <M2B_TxService+0xcb0>
				case 0x0B:
					pData[length_data++] = set_query_password;
 800c11e:	7ffb      	ldrb	r3, [r7, #31]
 800c120:	1c5a      	adds	r2, r3, #1
 800c122:	77fa      	strb	r2, [r7, #31]
 800c124:	461a      	mov	r2, r3
 800c126:	697b      	ldr	r3, [r7, #20]
 800c128:	4413      	add	r3, r2
 800c12a:	4a43      	ldr	r2, [pc, #268]	; (800c238 <M2B_TxService+0x9dc>)
 800c12c:	7812      	ldrb	r2, [r2, #0]
 800c12e:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = index;
 800c130:	7ffb      	ldrb	r3, [r7, #31]
 800c132:	1c5a      	adds	r2, r3, #1
 800c134:	77fa      	strb	r2, [r7, #31]
 800c136:	461a      	mov	r2, r3
 800c138:	697b      	ldr	r3, [r7, #20]
 800c13a:	4413      	add	r3, r2
 800c13c:	7cba      	ldrb	r2, [r7, #18]
 800c13e:	701a      	strb	r2, [r3, #0]
					break;
 800c140:	e1e4      	b.n	800c50c <M2B_TxService+0xcb0>
				case 0x0C:
					pData[length_data++] = index;
 800c142:	7ffb      	ldrb	r3, [r7, #31]
 800c144:	1c5a      	adds	r2, r3, #1
 800c146:	77fa      	strb	r2, [r7, #31]
 800c148:	461a      	mov	r2, r3
 800c14a:	697b      	ldr	r3, [r7, #20]
 800c14c:	4413      	add	r3, r2
 800c14e:	7cba      	ldrb	r2, [r7, #18]
 800c150:	701a      	strb	r2, [r3, #0]
					if(index == 0x01)
 800c152:	7cbb      	ldrb	r3, [r7, #18]
 800c154:	2b01      	cmp	r3, #1
 800c156:	d12e      	bne.n	800c1b6 <M2B_TxService+0x95a>
					{
						BT_Addr[12] = 0;
 800c158:	4b38      	ldr	r3, [pc, #224]	; (800c23c <M2B_TxService+0x9e0>)
 800c15a:	2200      	movs	r2, #0
 800c15c:	731a      	strb	r2, [r3, #12]
						if(BtSPPCONFlag || BtGATTCONFlag || BtPHFCONFlag) 
 800c15e:	4b38      	ldr	r3, [pc, #224]	; (800c240 <M2B_TxService+0x9e4>)
 800c160:	781b      	ldrb	r3, [r3, #0]
 800c162:	2b00      	cmp	r3, #0
 800c164:	d107      	bne.n	800c176 <M2B_TxService+0x91a>
 800c166:	4b37      	ldr	r3, [pc, #220]	; (800c244 <M2B_TxService+0x9e8>)
 800c168:	781b      	ldrb	r3, [r3, #0]
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d103      	bne.n	800c176 <M2B_TxService+0x91a>
 800c16e:	4b36      	ldr	r3, [pc, #216]	; (800c248 <M2B_TxService+0x9ec>)
 800c170:	781b      	ldrb	r3, [r3, #0]
 800c172:	2b00      	cmp	r3, #0
 800c174:	d014      	beq.n	800c1a0 <M2B_TxService+0x944>
						{
							if(BtPHFCONFlag)BT_Addr[12] = 1;/*phone connect*/
 800c176:	4b34      	ldr	r3, [pc, #208]	; (800c248 <M2B_TxService+0x9ec>)
 800c178:	781b      	ldrb	r3, [r3, #0]
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d002      	beq.n	800c184 <M2B_TxService+0x928>
 800c17e:	4b2f      	ldr	r3, [pc, #188]	; (800c23c <M2B_TxService+0x9e0>)
 800c180:	2201      	movs	r2, #1
 800c182:	731a      	strb	r2, [r3, #12]
							if(BtSPPCONFlag)BT_Addr[12] = 2;/*spp connect*/
 800c184:	4b2e      	ldr	r3, [pc, #184]	; (800c240 <M2B_TxService+0x9e4>)
 800c186:	781b      	ldrb	r3, [r3, #0]
 800c188:	2b00      	cmp	r3, #0
 800c18a:	d002      	beq.n	800c192 <M2B_TxService+0x936>
 800c18c:	4b2b      	ldr	r3, [pc, #172]	; (800c23c <M2B_TxService+0x9e0>)
 800c18e:	2202      	movs	r2, #2
 800c190:	731a      	strb	r2, [r3, #12]
							if(BtGATTCONFlag)BT_Addr[12] = 3;/*ble connect*/
 800c192:	4b2c      	ldr	r3, [pc, #176]	; (800c244 <M2B_TxService+0x9e8>)
 800c194:	781b      	ldrb	r3, [r3, #0]
 800c196:	2b00      	cmp	r3, #0
 800c198:	d002      	beq.n	800c1a0 <M2B_TxService+0x944>
 800c19a:	4b28      	ldr	r3, [pc, #160]	; (800c23c <M2B_TxService+0x9e0>)
 800c19c:	2203      	movs	r2, #3
 800c19e:	731a      	strb	r2, [r3, #12]
						}

						sch_memcpy(pData+1,BT_Addr,sizeof(BT_Addr));
 800c1a0:	697b      	ldr	r3, [r7, #20]
 800c1a2:	3301      	adds	r3, #1
 800c1a4:	220d      	movs	r2, #13
 800c1a6:	4925      	ldr	r1, [pc, #148]	; (800c23c <M2B_TxService+0x9e0>)
 800c1a8:	4618      	mov	r0, r3
 800c1aa:	f006 f914 	bl	80123d6 <sch_memcpy>
						
							
						length_data += sizeof(BT_Addr);
 800c1ae:	7ffb      	ldrb	r3, [r7, #31]
 800c1b0:	330d      	adds	r3, #13
 800c1b2:	77fb      	strb	r3, [r7, #31]
					else if(index == 0x02)
					{
						sch_memcpy(pData+1,BLE_GVER,sizeof(BLE_GVER));
						length_data += sizeof(BLE_GVER);
					}
					break;
 800c1b4:	e1a7      	b.n	800c506 <M2B_TxService+0xcaa>
					else if(index == 0x02)
 800c1b6:	7cbb      	ldrb	r3, [r7, #18]
 800c1b8:	2b02      	cmp	r3, #2
 800c1ba:	f040 81a4 	bne.w	800c506 <M2B_TxService+0xcaa>
						sch_memcpy(pData+1,BLE_GVER,sizeof(BLE_GVER));
 800c1be:	697b      	ldr	r3, [r7, #20]
 800c1c0:	3301      	adds	r3, #1
 800c1c2:	221e      	movs	r2, #30
 800c1c4:	4921      	ldr	r1, [pc, #132]	; (800c24c <M2B_TxService+0x9f0>)
 800c1c6:	4618      	mov	r0, r3
 800c1c8:	f006 f905 	bl	80123d6 <sch_memcpy>
						length_data += sizeof(BLE_GVER);
 800c1cc:	7ffb      	ldrb	r3, [r7, #31]
 800c1ce:	331e      	adds	r3, #30
 800c1d0:	77fb      	strb	r3, [r7, #31]
					break;
 800c1d2:	e198      	b.n	800c506 <M2B_TxService+0xcaa>
				case 0x0D:///
					pData[length_data++] = index;
 800c1d4:	7ffb      	ldrb	r3, [r7, #31]
 800c1d6:	1c5a      	adds	r2, r3, #1
 800c1d8:	77fa      	strb	r2, [r7, #31]
 800c1da:	461a      	mov	r2, r3
 800c1dc:	697b      	ldr	r3, [r7, #20]
 800c1de:	4413      	add	r3, r2
 800c1e0:	7cba      	ldrb	r2, [r7, #18]
 800c1e2:	701a      	strb	r2, [r3, #0]
					if(index == 0x01)
 800c1e4:	7cbb      	ldrb	r3, [r7, #18]
 800c1e6:	2b01      	cmp	r3, #1
 800c1e8:	f040 818f 	bne.w	800c50a <M2B_TxService+0xcae>
					{
						pData[length_data++] = VolData;
 800c1ec:	7ffb      	ldrb	r3, [r7, #31]
 800c1ee:	1c5a      	adds	r2, r3, #1
 800c1f0:	77fa      	strb	r2, [r7, #31]
 800c1f2:	461a      	mov	r2, r3
 800c1f4:	697b      	ldr	r3, [r7, #20]
 800c1f6:	4413      	add	r3, r2
 800c1f8:	4a15      	ldr	r2, [pc, #84]	; (800c250 <M2B_TxService+0x9f4>)
 800c1fa:	7812      	ldrb	r2, [r2, #0]
 800c1fc:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = DSP_VOL_MAX;
 800c1fe:	7ffb      	ldrb	r3, [r7, #31]
 800c200:	1c5a      	adds	r2, r3, #1
 800c202:	77fa      	strb	r2, [r7, #31]
 800c204:	461a      	mov	r2, r3
 800c206:	697b      	ldr	r3, [r7, #20]
 800c208:	4413      	add	r3, r2
 800c20a:	2228      	movs	r2, #40	; 0x28
 800c20c:	701a      	strb	r2, [r3, #0]
					}
					break;
 800c20e:	e17c      	b.n	800c50a <M2B_TxService+0xcae>
				case 0x0E:
					pData[length_data++] = Get_DSP_OFF_Flag ? 0x01 : 0x02;
 800c210:	4b10      	ldr	r3, [pc, #64]	; (800c254 <M2B_TxService+0x9f8>)
 800c212:	799b      	ldrb	r3, [r3, #6]
 800c214:	f003 0308 	and.w	r3, r3, #8
 800c218:	b2db      	uxtb	r3, r3
 800c21a:	2b00      	cmp	r3, #0
 800c21c:	d001      	beq.n	800c222 <M2B_TxService+0x9c6>
 800c21e:	2201      	movs	r2, #1
 800c220:	e000      	b.n	800c224 <M2B_TxService+0x9c8>
 800c222:	2202      	movs	r2, #2
 800c224:	7ffb      	ldrb	r3, [r7, #31]
 800c226:	1c59      	adds	r1, r3, #1
 800c228:	77f9      	strb	r1, [r7, #31]
 800c22a:	4619      	mov	r1, r3
 800c22c:	697b      	ldr	r3, [r7, #20]
 800c22e:	440b      	add	r3, r1
 800c230:	701a      	strb	r2, [r3, #0]
					break;
 800c232:	e16b      	b.n	800c50c <M2B_TxService+0xcb0>
 800c234:	20003030 	.word	0x20003030
 800c238:	2000302f 	.word	0x2000302f
 800c23c:	20002e64 	.word	0x20002e64
 800c240:	20002e73 	.word	0x20002e73
 800c244:	20002e60 	.word	0x20002e60
 800c248:	20002e72 	.word	0x20002e72
 800c24c:	20002e20 	.word	0x20002e20
 800c250:	200000f0 	.word	0x200000f0
 800c254:	200045a4 	.word	0x200045a4

				case 0x14:///EQ_1 first 8byte
					pData[length_data++] = index;
 800c258:	7ffb      	ldrb	r3, [r7, #31]
 800c25a:	1c5a      	adds	r2, r3, #1
 800c25c:	77fa      	strb	r2, [r7, #31]
 800c25e:	461a      	mov	r2, r3
 800c260:	697b      	ldr	r3, [r7, #20]
 800c262:	4413      	add	r3, r2
 800c264:	7cba      	ldrb	r2, [r7, #18]
 800c266:	701a      	strb	r2, [r3, #0]
					{
						SCH_U8 Channel = index/EQ_NUM_CNT;
 800c268:	7cbb      	ldrb	r3, [r7, #18]
 800c26a:	095b      	lsrs	r3, r3, #5
 800c26c:	73fb      	strb	r3, [r7, #15]
						EQ_NUM_T EQ_NUM = (EQ_NUM_T)(index%EQ_NUM_CNT);
 800c26e:	7cbb      	ldrb	r3, [r7, #18]
 800c270:	f003 031f 	and.w	r3, r3, #31
 800c274:	73bb      	strb	r3, [r7, #14]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Other.byte;
 800c276:	7bf9      	ldrb	r1, [r7, #15]
 800c278:	7bbb      	ldrb	r3, [r7, #14]
 800c27a:	7ffa      	ldrb	r2, [r7, #31]
 800c27c:	1c50      	adds	r0, r2, #1
 800c27e:	77f8      	strb	r0, [r7, #31]
 800c280:	4610      	mov	r0, r2
 800c282:	697a      	ldr	r2, [r7, #20]
 800c284:	4410      	add	r0, r2
 800c286:	4cbb      	ldr	r4, [pc, #748]	; (800c574 <M2B_TxService+0xd18>)
 800c288:	461a      	mov	r2, r3
 800c28a:	0052      	lsls	r2, r2, #1
 800c28c:	441a      	add	r2, r3
 800c28e:	0093      	lsls	r3, r2, #2
 800c290:	461a      	mov	r2, r3
 800c292:	460b      	mov	r3, r1
 800c294:	005b      	lsls	r3, r3, #1
 800c296:	440b      	add	r3, r1
 800c298:	01db      	lsls	r3, r3, #7
 800c29a:	4413      	add	r3, r2
 800c29c:	4423      	add	r3, r4
 800c29e:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 800c2a2:	781b      	ldrb	r3, [r3, #0]
 800c2a4:	7003      	strb	r3, [r0, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].MODE0;
 800c2a6:	7bf9      	ldrb	r1, [r7, #15]
 800c2a8:	7bbb      	ldrb	r3, [r7, #14]
 800c2aa:	7ffa      	ldrb	r2, [r7, #31]
 800c2ac:	1c50      	adds	r0, r2, #1
 800c2ae:	77f8      	strb	r0, [r7, #31]
 800c2b0:	4610      	mov	r0, r2
 800c2b2:	697a      	ldr	r2, [r7, #20]
 800c2b4:	4410      	add	r0, r2
 800c2b6:	4caf      	ldr	r4, [pc, #700]	; (800c574 <M2B_TxService+0xd18>)
 800c2b8:	461a      	mov	r2, r3
 800c2ba:	0052      	lsls	r2, r2, #1
 800c2bc:	441a      	add	r2, r3
 800c2be:	0093      	lsls	r3, r2, #2
 800c2c0:	461a      	mov	r2, r3
 800c2c2:	460b      	mov	r3, r1
 800c2c4:	005b      	lsls	r3, r3, #1
 800c2c6:	440b      	add	r3, r1
 800c2c8:	01db      	lsls	r3, r3, #7
 800c2ca:	4413      	add	r3, r2
 800c2cc:	4423      	add	r3, r4
 800c2ce:	f203 1371 	addw	r3, r3, #369	; 0x171
 800c2d2:	781b      	ldrb	r3, [r3, #0]
 800c2d4:	7003      	strb	r3, [r0, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Boost>>8;
 800c2d6:	7bf9      	ldrb	r1, [r7, #15]
 800c2d8:	7bbb      	ldrb	r3, [r7, #14]
 800c2da:	48a6      	ldr	r0, [pc, #664]	; (800c574 <M2B_TxService+0xd18>)
 800c2dc:	461a      	mov	r2, r3
 800c2de:	0052      	lsls	r2, r2, #1
 800c2e0:	441a      	add	r2, r3
 800c2e2:	0093      	lsls	r3, r2, #2
 800c2e4:	461a      	mov	r2, r3
 800c2e6:	460b      	mov	r3, r1
 800c2e8:	005b      	lsls	r3, r3, #1
 800c2ea:	440b      	add	r3, r1
 800c2ec:	01db      	lsls	r3, r3, #7
 800c2ee:	4413      	add	r3, r2
 800c2f0:	4403      	add	r3, r0
 800c2f2:	f503 73b9 	add.w	r3, r3, #370	; 0x172
 800c2f6:	881b      	ldrh	r3, [r3, #0]
 800c2f8:	0a1b      	lsrs	r3, r3, #8
 800c2fa:	b29a      	uxth	r2, r3
 800c2fc:	7ffb      	ldrb	r3, [r7, #31]
 800c2fe:	1c59      	adds	r1, r3, #1
 800c300:	77f9      	strb	r1, [r7, #31]
 800c302:	4619      	mov	r1, r3
 800c304:	697b      	ldr	r3, [r7, #20]
 800c306:	440b      	add	r3, r1
 800c308:	b2d2      	uxtb	r2, r2
 800c30a:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Boost;
 800c30c:	7bf9      	ldrb	r1, [r7, #15]
 800c30e:	7bbb      	ldrb	r3, [r7, #14]
 800c310:	4898      	ldr	r0, [pc, #608]	; (800c574 <M2B_TxService+0xd18>)
 800c312:	461a      	mov	r2, r3
 800c314:	0052      	lsls	r2, r2, #1
 800c316:	441a      	add	r2, r3
 800c318:	0093      	lsls	r3, r2, #2
 800c31a:	461a      	mov	r2, r3
 800c31c:	460b      	mov	r3, r1
 800c31e:	005b      	lsls	r3, r3, #1
 800c320:	440b      	add	r3, r1
 800c322:	01db      	lsls	r3, r3, #7
 800c324:	4413      	add	r3, r2
 800c326:	4403      	add	r3, r0
 800c328:	f503 73b9 	add.w	r3, r3, #370	; 0x172
 800c32c:	881a      	ldrh	r2, [r3, #0]
 800c32e:	7ffb      	ldrb	r3, [r7, #31]
 800c330:	1c59      	adds	r1, r3, #1
 800c332:	77f9      	strb	r1, [r7, #31]
 800c334:	4619      	mov	r1, r3
 800c336:	697b      	ldr	r3, [r7, #20]
 800c338:	440b      	add	r3, r1
 800c33a:	b2d2      	uxtb	r2, r2
 800c33c:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Freq>>24;
 800c33e:	7bf9      	ldrb	r1, [r7, #15]
 800c340:	7bbb      	ldrb	r3, [r7, #14]
 800c342:	488c      	ldr	r0, [pc, #560]	; (800c574 <M2B_TxService+0xd18>)
 800c344:	461a      	mov	r2, r3
 800c346:	0052      	lsls	r2, r2, #1
 800c348:	441a      	add	r2, r3
 800c34a:	0093      	lsls	r3, r2, #2
 800c34c:	461a      	mov	r2, r3
 800c34e:	460b      	mov	r3, r1
 800c350:	005b      	lsls	r3, r3, #1
 800c352:	440b      	add	r3, r1
 800c354:	01db      	lsls	r3, r3, #7
 800c356:	4413      	add	r3, r2
 800c358:	4403      	add	r3, r0
 800c35a:	f503 73ba 	add.w	r3, r3, #372	; 0x174
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	0e1a      	lsrs	r2, r3, #24
 800c362:	7ffb      	ldrb	r3, [r7, #31]
 800c364:	1c59      	adds	r1, r3, #1
 800c366:	77f9      	strb	r1, [r7, #31]
 800c368:	4619      	mov	r1, r3
 800c36a:	697b      	ldr	r3, [r7, #20]
 800c36c:	440b      	add	r3, r1
 800c36e:	b2d2      	uxtb	r2, r2
 800c370:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Freq>>16;
 800c372:	7bf9      	ldrb	r1, [r7, #15]
 800c374:	7bbb      	ldrb	r3, [r7, #14]
 800c376:	487f      	ldr	r0, [pc, #508]	; (800c574 <M2B_TxService+0xd18>)
 800c378:	461a      	mov	r2, r3
 800c37a:	0052      	lsls	r2, r2, #1
 800c37c:	441a      	add	r2, r3
 800c37e:	0093      	lsls	r3, r2, #2
 800c380:	461a      	mov	r2, r3
 800c382:	460b      	mov	r3, r1
 800c384:	005b      	lsls	r3, r3, #1
 800c386:	440b      	add	r3, r1
 800c388:	01db      	lsls	r3, r3, #7
 800c38a:	4413      	add	r3, r2
 800c38c:	4403      	add	r3, r0
 800c38e:	f503 73ba 	add.w	r3, r3, #372	; 0x174
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	0c1a      	lsrs	r2, r3, #16
 800c396:	7ffb      	ldrb	r3, [r7, #31]
 800c398:	1c59      	adds	r1, r3, #1
 800c39a:	77f9      	strb	r1, [r7, #31]
 800c39c:	4619      	mov	r1, r3
 800c39e:	697b      	ldr	r3, [r7, #20]
 800c3a0:	440b      	add	r3, r1
 800c3a2:	b2d2      	uxtb	r2, r2
 800c3a4:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Freq>>8;
 800c3a6:	7bf9      	ldrb	r1, [r7, #15]
 800c3a8:	7bbb      	ldrb	r3, [r7, #14]
 800c3aa:	4872      	ldr	r0, [pc, #456]	; (800c574 <M2B_TxService+0xd18>)
 800c3ac:	461a      	mov	r2, r3
 800c3ae:	0052      	lsls	r2, r2, #1
 800c3b0:	441a      	add	r2, r3
 800c3b2:	0093      	lsls	r3, r2, #2
 800c3b4:	461a      	mov	r2, r3
 800c3b6:	460b      	mov	r3, r1
 800c3b8:	005b      	lsls	r3, r3, #1
 800c3ba:	440b      	add	r3, r1
 800c3bc:	01db      	lsls	r3, r3, #7
 800c3be:	4413      	add	r3, r2
 800c3c0:	4403      	add	r3, r0
 800c3c2:	f503 73ba 	add.w	r3, r3, #372	; 0x174
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	0a1a      	lsrs	r2, r3, #8
 800c3ca:	7ffb      	ldrb	r3, [r7, #31]
 800c3cc:	1c59      	adds	r1, r3, #1
 800c3ce:	77f9      	strb	r1, [r7, #31]
 800c3d0:	4619      	mov	r1, r3
 800c3d2:	697b      	ldr	r3, [r7, #20]
 800c3d4:	440b      	add	r3, r1
 800c3d6:	b2d2      	uxtb	r2, r2
 800c3d8:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Freq;
 800c3da:	7bf9      	ldrb	r1, [r7, #15]
 800c3dc:	7bbb      	ldrb	r3, [r7, #14]
 800c3de:	4865      	ldr	r0, [pc, #404]	; (800c574 <M2B_TxService+0xd18>)
 800c3e0:	461a      	mov	r2, r3
 800c3e2:	0052      	lsls	r2, r2, #1
 800c3e4:	441a      	add	r2, r3
 800c3e6:	0093      	lsls	r3, r2, #2
 800c3e8:	461a      	mov	r2, r3
 800c3ea:	460b      	mov	r3, r1
 800c3ec:	005b      	lsls	r3, r3, #1
 800c3ee:	440b      	add	r3, r1
 800c3f0:	01db      	lsls	r3, r3, #7
 800c3f2:	4413      	add	r3, r2
 800c3f4:	4403      	add	r3, r0
 800c3f6:	f503 73ba 	add.w	r3, r3, #372	; 0x174
 800c3fa:	681a      	ldr	r2, [r3, #0]
 800c3fc:	7ffb      	ldrb	r3, [r7, #31]
 800c3fe:	1c59      	adds	r1, r3, #1
 800c400:	77f9      	strb	r1, [r7, #31]
 800c402:	4619      	mov	r1, r3
 800c404:	697b      	ldr	r3, [r7, #20]
 800c406:	440b      	add	r3, r1
 800c408:	b2d2      	uxtb	r2, r2
 800c40a:	701a      	strb	r2, [r3, #0]
					}
					break;
 800c40c:	e07e      	b.n	800c50c <M2B_TxService+0xcb0>
				case 0x15:///EQ_2 last 4byte
					pData[length_data++] = index;
 800c40e:	7ffb      	ldrb	r3, [r7, #31]
 800c410:	1c5a      	adds	r2, r3, #1
 800c412:	77fa      	strb	r2, [r7, #31]
 800c414:	461a      	mov	r2, r3
 800c416:	697b      	ldr	r3, [r7, #20]
 800c418:	4413      	add	r3, r2
 800c41a:	7cba      	ldrb	r2, [r7, #18]
 800c41c:	701a      	strb	r2, [r3, #0]
					{
						SCH_U8 Channel = index/EQ_NUM_CNT;
 800c41e:	7cbb      	ldrb	r3, [r7, #18]
 800c420:	095b      	lsrs	r3, r3, #5
 800c422:	747b      	strb	r3, [r7, #17]
						EQ_NUM_T EQ_NUM = (EQ_NUM_T)(index%EQ_NUM_CNT);
 800c424:	7cbb      	ldrb	r3, [r7, #18]
 800c426:	f003 031f 	and.w	r3, r3, #31
 800c42a:	743b      	strb	r3, [r7, #16]

						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Gain>>8;
 800c42c:	7c79      	ldrb	r1, [r7, #17]
 800c42e:	7c3b      	ldrb	r3, [r7, #16]
 800c430:	4850      	ldr	r0, [pc, #320]	; (800c574 <M2B_TxService+0xd18>)
 800c432:	461a      	mov	r2, r3
 800c434:	0052      	lsls	r2, r2, #1
 800c436:	441a      	add	r2, r3
 800c438:	0093      	lsls	r3, r2, #2
 800c43a:	461a      	mov	r2, r3
 800c43c:	460b      	mov	r3, r1
 800c43e:	005b      	lsls	r3, r3, #1
 800c440:	440b      	add	r3, r1
 800c442:	01db      	lsls	r3, r3, #7
 800c444:	4413      	add	r3, r2
 800c446:	4403      	add	r3, r0
 800c448:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800c44c:	881b      	ldrh	r3, [r3, #0]
 800c44e:	0a1b      	lsrs	r3, r3, #8
 800c450:	b29a      	uxth	r2, r3
 800c452:	7ffb      	ldrb	r3, [r7, #31]
 800c454:	1c59      	adds	r1, r3, #1
 800c456:	77f9      	strb	r1, [r7, #31]
 800c458:	4619      	mov	r1, r3
 800c45a:	697b      	ldr	r3, [r7, #20]
 800c45c:	440b      	add	r3, r1
 800c45e:	b2d2      	uxtb	r2, r2
 800c460:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Gain;
 800c462:	7c79      	ldrb	r1, [r7, #17]
 800c464:	7c3b      	ldrb	r3, [r7, #16]
 800c466:	4843      	ldr	r0, [pc, #268]	; (800c574 <M2B_TxService+0xd18>)
 800c468:	461a      	mov	r2, r3
 800c46a:	0052      	lsls	r2, r2, #1
 800c46c:	441a      	add	r2, r3
 800c46e:	0093      	lsls	r3, r2, #2
 800c470:	461a      	mov	r2, r3
 800c472:	460b      	mov	r3, r1
 800c474:	005b      	lsls	r3, r3, #1
 800c476:	440b      	add	r3, r1
 800c478:	01db      	lsls	r3, r3, #7
 800c47a:	4413      	add	r3, r2
 800c47c:	4403      	add	r3, r0
 800c47e:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800c482:	881a      	ldrh	r2, [r3, #0]
 800c484:	7ffb      	ldrb	r3, [r7, #31]
 800c486:	1c59      	adds	r1, r3, #1
 800c488:	77f9      	strb	r1, [r7, #31]
 800c48a:	4619      	mov	r1, r3
 800c48c:	697b      	ldr	r3, [r7, #20]
 800c48e:	440b      	add	r3, r1
 800c490:	b2d2      	uxtb	r2, r2
 800c492:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Q_Factor>>8;
 800c494:	7c79      	ldrb	r1, [r7, #17]
 800c496:	7c3b      	ldrb	r3, [r7, #16]
 800c498:	4836      	ldr	r0, [pc, #216]	; (800c574 <M2B_TxService+0xd18>)
 800c49a:	461a      	mov	r2, r3
 800c49c:	0052      	lsls	r2, r2, #1
 800c49e:	441a      	add	r2, r3
 800c4a0:	0093      	lsls	r3, r2, #2
 800c4a2:	461a      	mov	r2, r3
 800c4a4:	460b      	mov	r3, r1
 800c4a6:	005b      	lsls	r3, r3, #1
 800c4a8:	440b      	add	r3, r1
 800c4aa:	01db      	lsls	r3, r3, #7
 800c4ac:	4413      	add	r3, r2
 800c4ae:	4403      	add	r3, r0
 800c4b0:	f503 73bd 	add.w	r3, r3, #378	; 0x17a
 800c4b4:	881b      	ldrh	r3, [r3, #0]
 800c4b6:	0a1b      	lsrs	r3, r3, #8
 800c4b8:	b29a      	uxth	r2, r3
 800c4ba:	7ffb      	ldrb	r3, [r7, #31]
 800c4bc:	1c59      	adds	r1, r3, #1
 800c4be:	77f9      	strb	r1, [r7, #31]
 800c4c0:	4619      	mov	r1, r3
 800c4c2:	697b      	ldr	r3, [r7, #20]
 800c4c4:	440b      	add	r3, r1
 800c4c6:	b2d2      	uxtb	r2, r2
 800c4c8:	701a      	strb	r2, [r3, #0]
						pData[length_data++] = App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM].Q_Factor;
 800c4ca:	7c79      	ldrb	r1, [r7, #17]
 800c4cc:	7c3b      	ldrb	r3, [r7, #16]
 800c4ce:	4829      	ldr	r0, [pc, #164]	; (800c574 <M2B_TxService+0xd18>)
 800c4d0:	461a      	mov	r2, r3
 800c4d2:	0052      	lsls	r2, r2, #1
 800c4d4:	441a      	add	r2, r3
 800c4d6:	0093      	lsls	r3, r2, #2
 800c4d8:	461a      	mov	r2, r3
 800c4da:	460b      	mov	r3, r1
 800c4dc:	005b      	lsls	r3, r3, #1
 800c4de:	440b      	add	r3, r1
 800c4e0:	01db      	lsls	r3, r3, #7
 800c4e2:	4413      	add	r3, r2
 800c4e4:	4403      	add	r3, r0
 800c4e6:	f503 73bd 	add.w	r3, r3, #378	; 0x17a
 800c4ea:	881a      	ldrh	r2, [r3, #0]
 800c4ec:	7ffb      	ldrb	r3, [r7, #31]
 800c4ee:	1c59      	adds	r1, r3, #1
 800c4f0:	77f9      	strb	r1, [r7, #31]
 800c4f2:	4619      	mov	r1, r3
 800c4f4:	697b      	ldr	r3, [r7, #20]
 800c4f6:	440b      	add	r3, r1
 800c4f8:	b2d2      	uxtb	r2, r2
 800c4fa:	701a      	strb	r2, [r3, #0]
					}
					break;
 800c4fc:	e006      	b.n	800c50c <M2B_TxService+0xcb0>
						
				default:break;
 800c4fe:	bf00      	nop
 800c500:	e0c6      	b.n	800c690 <M2B_TxService+0xe34>
					break;
 800c502:	bf00      	nop
 800c504:	e0c4      	b.n	800c690 <M2B_TxService+0xe34>
					break;
 800c506:	bf00      	nop
 800c508:	e0c2      	b.n	800c690 <M2B_TxService+0xe34>
					break;
 800c50a:	bf00      	nop
			}
			break;
 800c50c:	e0c0      	b.n	800c690 <M2B_TxService+0xe34>
		case M2B_DSP_UPDATA:///
			switch(sub_id)
 800c50e:	7cfb      	ldrb	r3, [r7, #19]
 800c510:	2b04      	cmp	r3, #4
 800c512:	f200 80ba 	bhi.w	800c68a <M2B_TxService+0xe2e>
 800c516:	a201      	add	r2, pc, #4	; (adr r2, 800c51c <M2B_TxService+0xcc0>)
 800c518:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c51c:	0800c531 	.word	0x0800c531
 800c520:	0800c579 	.word	0x0800c579
 800c524:	0800c5e9 	.word	0x0800c5e9
 800c528:	0800c653 	.word	0x0800c653
 800c52c:	0800c665 	.word	0x0800c665
			{
				case 0x00:
					pData[length_data++] = index;
 800c530:	7ffb      	ldrb	r3, [r7, #31]
 800c532:	1c5a      	adds	r2, r3, #1
 800c534:	77fa      	strb	r2, [r7, #31]
 800c536:	461a      	mov	r2, r3
 800c538:	697b      	ldr	r3, [r7, #20]
 800c53a:	4413      	add	r3, r2
 800c53c:	7cba      	ldrb	r2, [r7, #18]
 800c53e:	701a      	strb	r2, [r3, #0]
					if(index==0x82)///FLASH
 800c540:	7cbb      	ldrb	r3, [r7, #18]
 800c542:	2b82      	cmp	r3, #130	; 0x82
 800c544:	d10a      	bne.n	800c55c <M2B_TxService+0xd00>
						pData[length_data++] = App_Dsp.DspNum;
 800c546:	7ffb      	ldrb	r3, [r7, #31]
 800c548:	1c5a      	adds	r2, r3, #1
 800c54a:	77fa      	strb	r2, [r7, #31]
 800c54c:	461a      	mov	r2, r3
 800c54e:	697b      	ldr	r3, [r7, #20]
 800c550:	4413      	add	r3, r2
 800c552:	4a08      	ldr	r2, [pc, #32]	; (800c574 <M2B_TxService+0xd18>)
 800c554:	f892 2df1 	ldrb.w	r2, [r2, #3569]	; 0xdf1
 800c558:	701a      	strb	r2, [r3, #0]
					else
						pData[length_data++] = App_Dsp.DspUpdataNum;
					break;
 800c55a:	e097      	b.n	800c68c <M2B_TxService+0xe30>
						pData[length_data++] = App_Dsp.DspUpdataNum;
 800c55c:	7ffb      	ldrb	r3, [r7, #31]
 800c55e:	1c5a      	adds	r2, r3, #1
 800c560:	77fa      	strb	r2, [r7, #31]
 800c562:	461a      	mov	r2, r3
 800c564:	697b      	ldr	r3, [r7, #20]
 800c566:	4413      	add	r3, r2
 800c568:	4a02      	ldr	r2, [pc, #8]	; (800c574 <M2B_TxService+0xd18>)
 800c56a:	f892 2df7 	ldrb.w	r2, [r2, #3575]	; 0xdf7
 800c56e:	701a      	strb	r2, [r3, #0]
					break;
 800c570:	e08c      	b.n	800c68c <M2B_TxService+0xe30>
 800c572:	bf00      	nop
 800c574:	20003030 	.word	0x20003030
				case 0x01:///
					pData[length_data++] = index;
 800c578:	7ffb      	ldrb	r3, [r7, #31]
 800c57a:	1c5a      	adds	r2, r3, #1
 800c57c:	77fa      	strb	r2, [r7, #31]
 800c57e:	461a      	mov	r2, r3
 800c580:	697b      	ldr	r3, [r7, #20]
 800c582:	4413      	add	r3, r2
 800c584:	7cba      	ldrb	r2, [r7, #18]
 800c586:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.DspUpdataLen>>24;
 800c588:	4b88      	ldr	r3, [pc, #544]	; (800c7ac <M2B_TxService+0xf50>)
 800c58a:	f8d3 3dfc 	ldr.w	r3, [r3, #3580]	; 0xdfc
 800c58e:	0e1a      	lsrs	r2, r3, #24
 800c590:	7ffb      	ldrb	r3, [r7, #31]
 800c592:	1c59      	adds	r1, r3, #1
 800c594:	77f9      	strb	r1, [r7, #31]
 800c596:	4619      	mov	r1, r3
 800c598:	697b      	ldr	r3, [r7, #20]
 800c59a:	440b      	add	r3, r1
 800c59c:	b2d2      	uxtb	r2, r2
 800c59e:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.DspUpdataLen>>16;
 800c5a0:	4b82      	ldr	r3, [pc, #520]	; (800c7ac <M2B_TxService+0xf50>)
 800c5a2:	f8d3 3dfc 	ldr.w	r3, [r3, #3580]	; 0xdfc
 800c5a6:	0c1a      	lsrs	r2, r3, #16
 800c5a8:	7ffb      	ldrb	r3, [r7, #31]
 800c5aa:	1c59      	adds	r1, r3, #1
 800c5ac:	77f9      	strb	r1, [r7, #31]
 800c5ae:	4619      	mov	r1, r3
 800c5b0:	697b      	ldr	r3, [r7, #20]
 800c5b2:	440b      	add	r3, r1
 800c5b4:	b2d2      	uxtb	r2, r2
 800c5b6:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.DspUpdataLen>>8;
 800c5b8:	4b7c      	ldr	r3, [pc, #496]	; (800c7ac <M2B_TxService+0xf50>)
 800c5ba:	f8d3 3dfc 	ldr.w	r3, [r3, #3580]	; 0xdfc
 800c5be:	0a1a      	lsrs	r2, r3, #8
 800c5c0:	7ffb      	ldrb	r3, [r7, #31]
 800c5c2:	1c59      	adds	r1, r3, #1
 800c5c4:	77f9      	strb	r1, [r7, #31]
 800c5c6:	4619      	mov	r1, r3
 800c5c8:	697b      	ldr	r3, [r7, #20]
 800c5ca:	440b      	add	r3, r1
 800c5cc:	b2d2      	uxtb	r2, r2
 800c5ce:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.DspUpdataLen;
 800c5d0:	4b76      	ldr	r3, [pc, #472]	; (800c7ac <M2B_TxService+0xf50>)
 800c5d2:	f8d3 2dfc 	ldr.w	r2, [r3, #3580]	; 0xdfc
 800c5d6:	7ffb      	ldrb	r3, [r7, #31]
 800c5d8:	1c59      	adds	r1, r3, #1
 800c5da:	77f9      	strb	r1, [r7, #31]
 800c5dc:	4619      	mov	r1, r3
 800c5de:	697b      	ldr	r3, [r7, #20]
 800c5e0:	440b      	add	r3, r1
 800c5e2:	b2d2      	uxtb	r2, r2
 800c5e4:	701a      	strb	r2, [r3, #0]
					break;
 800c5e6:	e051      	b.n	800c68c <M2B_TxService+0xe30>
				case 0x02:///
					pData[length_data++] = index;
 800c5e8:	7ffb      	ldrb	r3, [r7, #31]
 800c5ea:	1c5a      	adds	r2, r3, #1
 800c5ec:	77fa      	strb	r2, [r7, #31]
 800c5ee:	461a      	mov	r2, r3
 800c5f0:	697b      	ldr	r3, [r7, #20]
 800c5f2:	4413      	add	r3, r2
 800c5f4:	7cba      	ldrb	r2, [r7, #18]
 800c5f6:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.DspUpdataSn;
 800c5f8:	7ffb      	ldrb	r3, [r7, #31]
 800c5fa:	1c5a      	adds	r2, r3, #1
 800c5fc:	77fa      	strb	r2, [r7, #31]
 800c5fe:	461a      	mov	r2, r3
 800c600:	697b      	ldr	r3, [r7, #20]
 800c602:	4413      	add	r3, r2
 800c604:	4a69      	ldr	r2, [pc, #420]	; (800c7ac <M2B_TxService+0xf50>)
 800c606:	f892 2df8 	ldrb.w	r2, [r2, #3576]	; 0xdf8
 800c60a:	701a      	strb	r2, [r3, #0]
					{
						SCH_U8 i;
						SCH_U8 *UpData = (SCH_U8 *)(&App_Dsp.Dsp_Data);
 800c60c:	4b67      	ldr	r3, [pc, #412]	; (800c7ac <M2B_TxService+0xf50>)
 800c60e:	61bb      	str	r3, [r7, #24]
						UpData += (64*App_Dsp.DspUpdataSn);
 800c610:	4b66      	ldr	r3, [pc, #408]	; (800c7ac <M2B_TxService+0xf50>)
 800c612:	f893 3df8 	ldrb.w	r3, [r3, #3576]	; 0xdf8
 800c616:	019b      	lsls	r3, r3, #6
 800c618:	461a      	mov	r2, r3
 800c61a:	69bb      	ldr	r3, [r7, #24]
 800c61c:	4413      	add	r3, r2
 800c61e:	61bb      	str	r3, [r7, #24]
						///length_data += App_Dsp.DspUpdataCnt;
						///sch_memcpy(pData+2,UpData,App_Dsp.DspUpdataCnt);
						for(i=0;i<App_Dsp.DspUpdataCnt;i++)
 800c620:	2300      	movs	r3, #0
 800c622:	777b      	strb	r3, [r7, #29]
 800c624:	e00e      	b.n	800c644 <M2B_TxService+0xde8>
						{
							pData[length_data++] = *UpData;
 800c626:	7ffb      	ldrb	r3, [r7, #31]
 800c628:	1c5a      	adds	r2, r3, #1
 800c62a:	77fa      	strb	r2, [r7, #31]
 800c62c:	461a      	mov	r2, r3
 800c62e:	697b      	ldr	r3, [r7, #20]
 800c630:	4413      	add	r3, r2
 800c632:	69ba      	ldr	r2, [r7, #24]
 800c634:	7812      	ldrb	r2, [r2, #0]
 800c636:	701a      	strb	r2, [r3, #0]
							UpData++;
 800c638:	69bb      	ldr	r3, [r7, #24]
 800c63a:	3301      	adds	r3, #1
 800c63c:	61bb      	str	r3, [r7, #24]
						for(i=0;i<App_Dsp.DspUpdataCnt;i++)
 800c63e:	7f7b      	ldrb	r3, [r7, #29]
 800c640:	3301      	adds	r3, #1
 800c642:	777b      	strb	r3, [r7, #29]
 800c644:	4b59      	ldr	r3, [pc, #356]	; (800c7ac <M2B_TxService+0xf50>)
 800c646:	f893 3df9 	ldrb.w	r3, [r3, #3577]	; 0xdf9
 800c64a:	7f7a      	ldrb	r2, [r7, #29]
 800c64c:	429a      	cmp	r2, r3
 800c64e:	d3ea      	bcc.n	800c626 <M2B_TxService+0xdca>
						}
					}
					break;
 800c650:	e01c      	b.n	800c68c <M2B_TxService+0xe30>
				case 0x03:///
					pData[length_data++] = index;
 800c652:	7ffb      	ldrb	r3, [r7, #31]
 800c654:	1c5a      	adds	r2, r3, #1
 800c656:	77fa      	strb	r2, [r7, #31]
 800c658:	461a      	mov	r2, r3
 800c65a:	697b      	ldr	r3, [r7, #20]
 800c65c:	4413      	add	r3, r2
 800c65e:	7cba      	ldrb	r2, [r7, #18]
 800c660:	701a      	strb	r2, [r3, #0]
					break;
 800c662:	e013      	b.n	800c68c <M2B_TxService+0xe30>
				case 0x04:///
					pData[length_data++] = index;
 800c664:	7ffb      	ldrb	r3, [r7, #31]
 800c666:	1c5a      	adds	r2, r3, #1
 800c668:	77fa      	strb	r2, [r7, #31]
 800c66a:	461a      	mov	r2, r3
 800c66c:	697b      	ldr	r3, [r7, #20]
 800c66e:	4413      	add	r3, r2
 800c670:	7cba      	ldrb	r2, [r7, #18]
 800c672:	701a      	strb	r2, [r3, #0]
					pData[length_data++] = App_Dsp.DspUpdataSn;
 800c674:	7ffb      	ldrb	r3, [r7, #31]
 800c676:	1c5a      	adds	r2, r3, #1
 800c678:	77fa      	strb	r2, [r7, #31]
 800c67a:	461a      	mov	r2, r3
 800c67c:	697b      	ldr	r3, [r7, #20]
 800c67e:	4413      	add	r3, r2
 800c680:	4a4a      	ldr	r2, [pc, #296]	; (800c7ac <M2B_TxService+0xf50>)
 800c682:	f892 2df8 	ldrb.w	r2, [r2, #3576]	; 0xdf8
 800c686:	701a      	strb	r2, [r3, #0]
					break;
 800c688:	e000      	b.n	800c68c <M2B_TxService+0xe30>
				default:break;
 800c68a:	bf00      	nop
			}
			break;
 800c68c:	e000      	b.n	800c690 <M2B_TxService+0xe34>
		default:break;
 800c68e:	bf00      	nop
	}
	
	BtTxModuel.TxData[0] = 'A';
 800c690:	4b47      	ldr	r3, [pc, #284]	; (800c7b0 <M2B_TxService+0xf54>)
 800c692:	2241      	movs	r2, #65	; 0x41
 800c694:	701a      	strb	r2, [r3, #0]
	BtTxModuel.TxData[1] = 'T';
 800c696:	4b46      	ldr	r3, [pc, #280]	; (800c7b0 <M2B_TxService+0xf54>)
 800c698:	2254      	movs	r2, #84	; 0x54
 800c69a:	705a      	strb	r2, [r3, #1]
	BtTxModuel.TxData[2] = '>';
 800c69c:	4b44      	ldr	r3, [pc, #272]	; (800c7b0 <M2B_TxService+0xf54>)
 800c69e:	223e      	movs	r2, #62	; 0x3e
 800c6a0:	709a      	strb	r2, [r3, #2]
	BtTxModuel.TxData[3] = 0x01;/*DATA TYPE:0X0102 SPP0x0101 BLE*/
 800c6a2:	4b43      	ldr	r3, [pc, #268]	; (800c7b0 <M2B_TxService+0xf54>)
 800c6a4:	2201      	movs	r2, #1
 800c6a6:	70da      	strb	r2, [r3, #3]
	
	if(BtGATTCONFlag)
 800c6a8:	4b42      	ldr	r3, [pc, #264]	; (800c7b4 <M2B_TxService+0xf58>)
 800c6aa:	781b      	ldrb	r3, [r3, #0]
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	d003      	beq.n	800c6b8 <M2B_TxService+0xe5c>
		BtTxModuel.TxData[4] = 0x01;
 800c6b0:	4b3f      	ldr	r3, [pc, #252]	; (800c7b0 <M2B_TxService+0xf54>)
 800c6b2:	2201      	movs	r2, #1
 800c6b4:	711a      	strb	r2, [r3, #4]
 800c6b6:	e00a      	b.n	800c6ce <M2B_TxService+0xe72>
	else if(BtSPPCONFlag)
 800c6b8:	4b3f      	ldr	r3, [pc, #252]	; (800c7b8 <M2B_TxService+0xf5c>)
 800c6ba:	781b      	ldrb	r3, [r3, #0]
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	d003      	beq.n	800c6c8 <M2B_TxService+0xe6c>
		BtTxModuel.TxData[4] = 0x02;
 800c6c0:	4b3b      	ldr	r3, [pc, #236]	; (800c7b0 <M2B_TxService+0xf54>)
 800c6c2:	2202      	movs	r2, #2
 800c6c4:	711a      	strb	r2, [r3, #4]
 800c6c6:	e002      	b.n	800c6ce <M2B_TxService+0xe72>
	else
	{
		BtTxModuel.TxData[4] = 0x02;
 800c6c8:	4b39      	ldr	r3, [pc, #228]	; (800c7b0 <M2B_TxService+0xf54>)
 800c6ca:	2202      	movs	r2, #2
 800c6cc:	711a      	strb	r2, [r3, #4]
		//printf("\n\n--DATA TYPE ERR--\n\n");
	}
	BtTxModuel.TxData[5] = 0x00;/*length H:0x800x0d*/
 800c6ce:	4b38      	ldr	r3, [pc, #224]	; (800c7b0 <M2B_TxService+0xf54>)
 800c6d0:	2200      	movs	r2, #0
 800c6d2:	715a      	strb	r2, [r3, #5]
	BtTxModuel.TxData[6] = length_data+7+3;/*length L*/
 800c6d4:	7ffb      	ldrb	r3, [r7, #31]
 800c6d6:	330a      	adds	r3, #10
 800c6d8:	b2da      	uxtb	r2, r3
 800c6da:	4b35      	ldr	r3, [pc, #212]	; (800c7b0 <M2B_TxService+0xf54>)
 800c6dc:	719a      	strb	r2, [r3, #6]
	BtTxModuel.TxData[7] = 0x80;
 800c6de:	4b34      	ldr	r3, [pc, #208]	; (800c7b0 <M2B_TxService+0xf54>)
 800c6e0:	2280      	movs	r2, #128	; 0x80
 800c6e2:	71da      	strb	r2, [r3, #7]
	BtTxModuel.TxData[8] = 0x00;
 800c6e4:	4b32      	ldr	r3, [pc, #200]	; (800c7b0 <M2B_TxService+0xf54>)
 800c6e6:	2200      	movs	r2, #0
 800c6e8:	721a      	strb	r2, [r3, #8]
	BtTxModuel.TxData[9] = 0x0d;/*\r*/
 800c6ea:	4b31      	ldr	r3, [pc, #196]	; (800c7b0 <M2B_TxService+0xf54>)
 800c6ec:	220d      	movs	r2, #13
 800c6ee:	725a      	strb	r2, [r3, #9]

	BtTx_Head1 = HEAD_ADDRESS_MCU;
 800c6f0:	4b2f      	ldr	r3, [pc, #188]	; (800c7b0 <M2B_TxService+0xf54>)
 800c6f2:	2255      	movs	r2, #85	; 0x55
 800c6f4:	729a      	strb	r2, [r3, #10]
	BtTx_Head2 = HEAD_ADDRESS_BT;
 800c6f6:	4b2e      	ldr	r3, [pc, #184]	; (800c7b0 <M2B_TxService+0xf54>)
 800c6f8:	22aa      	movs	r2, #170	; 0xaa
 800c6fa:	72da      	strb	r2, [r3, #11]
	BtTx_Length = length_data+7;//+1+10;
 800c6fc:	7ffb      	ldrb	r3, [r7, #31]
 800c6fe:	3307      	adds	r3, #7
 800c700:	b2da      	uxtb	r2, r3
 800c702:	4b2b      	ldr	r3, [pc, #172]	; (800c7b0 <M2B_TxService+0xf54>)
 800c704:	731a      	strb	r2, [r3, #12]
	BtTx_Sequence++;
 800c706:	4b2a      	ldr	r3, [pc, #168]	; (800c7b0 <M2B_TxService+0xf54>)
 800c708:	7b5b      	ldrb	r3, [r3, #13]
 800c70a:	3301      	adds	r3, #1
 800c70c:	b2da      	uxtb	r2, r3
 800c70e:	4b28      	ldr	r3, [pc, #160]	; (800c7b0 <M2B_TxService+0xf54>)
 800c710:	735a      	strb	r2, [r3, #13]
	BtTx_GroupID = pMsg.ID;
 800c712:	793a      	ldrb	r2, [r7, #4]
 800c714:	4b26      	ldr	r3, [pc, #152]	; (800c7b0 <M2B_TxService+0xf54>)
 800c716:	739a      	strb	r2, [r3, #14]
	BtTx_SubID = sub_id;
 800c718:	4a25      	ldr	r2, [pc, #148]	; (800c7b0 <M2B_TxService+0xf54>)
 800c71a:	7cfb      	ldrb	r3, [r7, #19]
 800c71c:	73d3      	strb	r3, [r2, #15]
	BtTxModuel.TxData_Parity = GetCheckData_Xor(&BtTx_Head1,BtTx_Length-1);
 800c71e:	4b24      	ldr	r3, [pc, #144]	; (800c7b0 <M2B_TxService+0xf54>)
 800c720:	7b1b      	ldrb	r3, [r3, #12]
 800c722:	3b01      	subs	r3, #1
 800c724:	b2db      	uxtb	r3, r3
 800c726:	4619      	mov	r1, r3
 800c728:	4824      	ldr	r0, [pc, #144]	; (800c7bc <M2B_TxService+0xf60>)
 800c72a:	f005 fe72 	bl	8012412 <GetCheckData_Xor>
 800c72e:	4603      	mov	r3, r0
 800c730:	461a      	mov	r2, r3
 800c732:	4b1f      	ldr	r3, [pc, #124]	; (800c7b0 <M2B_TxService+0xf54>)
 800c734:	f883 2065 	strb.w	r2, [r3, #101]	; 0x65
	BtTxModuel.TxData[BtTx_Length+10-1] = BtTxModuel.TxData_Parity;
 800c738:	4b1d      	ldr	r3, [pc, #116]	; (800c7b0 <M2B_TxService+0xf54>)
 800c73a:	7b1b      	ldrb	r3, [r3, #12]
 800c73c:	3309      	adds	r3, #9
 800c73e:	4a1c      	ldr	r2, [pc, #112]	; (800c7b0 <M2B_TxService+0xf54>)
 800c740:	f892 1065 	ldrb.w	r1, [r2, #101]	; 0x65
 800c744:	4a1a      	ldr	r2, [pc, #104]	; (800c7b0 <M2B_TxService+0xf54>)
 800c746:	54d1      	strb	r1, [r2, r3]
	BtTxModuel.TxData[BtTx_Length+10] = 0x0d;/*\r*/
 800c748:	4b19      	ldr	r3, [pc, #100]	; (800c7b0 <M2B_TxService+0xf54>)
 800c74a:	7b1b      	ldrb	r3, [r3, #12]
 800c74c:	330a      	adds	r3, #10
 800c74e:	4a18      	ldr	r2, [pc, #96]	; (800c7b0 <M2B_TxService+0xf54>)
 800c750:	210d      	movs	r1, #13
 800c752:	54d1      	strb	r1, [r2, r3]
	UartTxData(Uart_CONNECT, BtTxModuel.TxData, BtTx_Length+1+10);
 800c754:	4b1a      	ldr	r3, [pc, #104]	; (800c7c0 <M2B_TxService+0xf64>)
 800c756:	7818      	ldrb	r0, [r3, #0]
 800c758:	4b15      	ldr	r3, [pc, #84]	; (800c7b0 <M2B_TxService+0xf54>)
 800c75a:	7b1b      	ldrb	r3, [r3, #12]
 800c75c:	b29b      	uxth	r3, r3
 800c75e:	330b      	adds	r3, #11
 800c760:	b29b      	uxth	r3, r3
 800c762:	461a      	mov	r2, r3
 800c764:	4912      	ldr	r1, [pc, #72]	; (800c7b0 <M2B_TxService+0xf54>)
 800c766:	f005 fd30 	bl	80121ca <UartTxData>
	
	Printf("Tx data : ");
	for(i = 0;i<BtTx_Length+1+10;i++)
 800c76a:	2300      	movs	r3, #0
 800c76c:	77bb      	strb	r3, [r7, #30]
 800c76e:	e002      	b.n	800c776 <M2B_TxService+0xf1a>
 800c770:	7fbb      	ldrb	r3, [r7, #30]
 800c772:	3301      	adds	r3, #1
 800c774:	77bb      	strb	r3, [r7, #30]
 800c776:	7fba      	ldrb	r2, [r7, #30]
 800c778:	4b0d      	ldr	r3, [pc, #52]	; (800c7b0 <M2B_TxService+0xf54>)
 800c77a:	7b1b      	ldrb	r3, [r3, #12]
 800c77c:	330b      	adds	r3, #11
 800c77e:	429a      	cmp	r2, r3
 800c780:	dbf6      	blt.n	800c770 <M2B_TxService+0xf14>
	Printf(" %x",BtTxModuel.TxData[i]);
	
	BtTxModuel.Check_Ack=1;
 800c782:	4b0b      	ldr	r3, [pc, #44]	; (800c7b0 <M2B_TxService+0xf54>)
 800c784:	2201      	movs	r2, #1
 800c786:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
	BtTxModuel.Check_ResendCounte=0;
 800c78a:	4b09      	ldr	r3, [pc, #36]	; (800c7b0 <M2B_TxService+0xf54>)
 800c78c:	2200      	movs	r2, #0
 800c78e:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
	BtTxModuel.Check_ResendTimer=0;
 800c792:	4b07      	ldr	r3, [pc, #28]	; (800c7b0 <M2B_TxService+0xf54>)
 800c794:	2200      	movs	r2, #0
 800c796:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
	BtTxModuel.Check_Busy=1;
 800c79a:	4b05      	ldr	r3, [pc, #20]	; (800c7b0 <M2B_TxService+0xf54>)
 800c79c:	2201      	movs	r2, #1
 800c79e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
 800c7a2:	e000      	b.n	800c7a6 <M2B_TxService+0xf4a>
		return;
 800c7a4:	bf00      	nop
}
 800c7a6:	3724      	adds	r7, #36	; 0x24
 800c7a8:	46bd      	mov	sp, r7
 800c7aa:	bd90      	pop	{r4, r7, pc}
 800c7ac:	20003030 	.word	0x20003030
 800c7b0:	20002fac 	.word	0x20002fac
 800c7b4:	20002e60 	.word	0x20002e60
 800c7b8:	20002e73 	.word	0x20002e73
 800c7bc:	20002fb6 	.word	0x20002fb6
 800c7c0:	20002878 	.word	0x20002878

0800c7c4 <TASK_Bt_Pro>:
**  Created on	: 20190402
**  Description	:
**  Return		: 
********************************************************************************/
void TASK_Bt_Pro(void)
{
 800c7c4:	b580      	push	{r7, lr}
 800c7c6:	af00      	add	r7, sp, #0
#if 1
	if(/*Get_OsStartOk==OFF||*/Get_SysPower_Flag==OFF)  
 800c7c8:	4b31      	ldr	r3, [pc, #196]	; (800c890 <TASK_Bt_Pro+0xcc>)
 800c7ca:	795b      	ldrb	r3, [r3, #5]
 800c7cc:	f003 0308 	and.w	r3, r3, #8
 800c7d0:	b2db      	uxtb	r3, r3
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d059      	beq.n	800c88a <TASK_Bt_Pro+0xc6>
	{
		return;
	}
	if(BtTxModuel.Check_Ack)
 800c7d6:	4b2f      	ldr	r3, [pc, #188]	; (800c894 <TASK_Bt_Pro+0xd0>)
 800c7d8:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d04c      	beq.n	800c87a <TASK_Bt_Pro+0xb6>
	{
		BtTxModuel.Check_ResendTimer++;
 800c7e0:	4b2c      	ldr	r3, [pc, #176]	; (800c894 <TASK_Bt_Pro+0xd0>)
 800c7e2:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
 800c7e6:	3301      	adds	r3, #1
 800c7e8:	b2da      	uxtb	r2, r3
 800c7ea:	4b2a      	ldr	r3, [pc, #168]	; (800c894 <TASK_Bt_Pro+0xd0>)
 800c7ec:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
		if(((BtTxModuel.Check_ResendTimer==T200MS_8)&&(Uart_CONNECT == SCH_Uart_PC))
 800c7f0:	4b28      	ldr	r3, [pc, #160]	; (800c894 <TASK_Bt_Pro+0xd0>)
 800c7f2:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
 800c7f6:	2b19      	cmp	r3, #25
 800c7f8:	d103      	bne.n	800c802 <TASK_Bt_Pro+0x3e>
 800c7fa:	4b27      	ldr	r3, [pc, #156]	; (800c898 <TASK_Bt_Pro+0xd4>)
 800c7fc:	781b      	ldrb	r3, [r3, #0]
 800c7fe:	2b01      	cmp	r3, #1
 800c800:	d011      	beq.n	800c826 <TASK_Bt_Pro+0x62>
			||((BtTxModuel.Check_ResendTimer==T200MS_8)&&(Uart_CONNECT == SCH_Uart_PC1))
 800c802:	4b24      	ldr	r3, [pc, #144]	; (800c894 <TASK_Bt_Pro+0xd0>)
 800c804:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
 800c808:	2b19      	cmp	r3, #25
 800c80a:	d103      	bne.n	800c814 <TASK_Bt_Pro+0x50>
 800c80c:	4b22      	ldr	r3, [pc, #136]	; (800c898 <TASK_Bt_Pro+0xd4>)
 800c80e:	781b      	ldrb	r3, [r3, #0]
 800c810:	2b02      	cmp	r3, #2
 800c812:	d008      	beq.n	800c826 <TASK_Bt_Pro+0x62>
			||((BtTxModuel.Check_ResendTimer==T2S_8)&&(Uart_CONNECT == SCH_Uart_BT)))
 800c814:	4b1f      	ldr	r3, [pc, #124]	; (800c894 <TASK_Bt_Pro+0xd0>)
 800c816:	f893 3067 	ldrb.w	r3, [r3, #103]	; 0x67
 800c81a:	2bfa      	cmp	r3, #250	; 0xfa
 800c81c:	d136      	bne.n	800c88c <TASK_Bt_Pro+0xc8>
 800c81e:	4b1e      	ldr	r3, [pc, #120]	; (800c898 <TASK_Bt_Pro+0xd4>)
 800c820:	781b      	ldrb	r3, [r3, #0]
 800c822:	2b00      	cmp	r3, #0
 800c824:	d132      	bne.n	800c88c <TASK_Bt_Pro+0xc8>
		{  	
			BtTxModuel.Check_ResendTimer=0;
 800c826:	4b1b      	ldr	r3, [pc, #108]	; (800c894 <TASK_Bt_Pro+0xd0>)
 800c828:	2200      	movs	r2, #0
 800c82a:	f883 2067 	strb.w	r2, [r3, #103]	; 0x67
			if(++BtTxModuel.Check_ResendCounte<3)
 800c82e:	4b19      	ldr	r3, [pc, #100]	; (800c894 <TASK_Bt_Pro+0xd0>)
 800c830:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 800c834:	3301      	adds	r3, #1
 800c836:	b2da      	uxtb	r2, r3
 800c838:	4b16      	ldr	r3, [pc, #88]	; (800c894 <TASK_Bt_Pro+0xd0>)
 800c83a:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
 800c83e:	4b15      	ldr	r3, [pc, #84]	; (800c894 <TASK_Bt_Pro+0xd0>)
 800c840:	f893 3066 	ldrb.w	r3, [r3, #102]	; 0x66
 800c844:	2b02      	cmp	r3, #2
 800c846:	d80b      	bhi.n	800c860 <TASK_Bt_Pro+0x9c>
			{
				 UartTxData(Uart_CONNECT, BtTxModuel.TxData, BtTx_Length+11);
 800c848:	4b13      	ldr	r3, [pc, #76]	; (800c898 <TASK_Bt_Pro+0xd4>)
 800c84a:	7818      	ldrb	r0, [r3, #0]
 800c84c:	4b11      	ldr	r3, [pc, #68]	; (800c894 <TASK_Bt_Pro+0xd0>)
 800c84e:	7b1b      	ldrb	r3, [r3, #12]
 800c850:	b29b      	uxth	r3, r3
 800c852:	330b      	adds	r3, #11
 800c854:	b29b      	uxth	r3, r3
 800c856:	461a      	mov	r2, r3
 800c858:	490e      	ldr	r1, [pc, #56]	; (800c894 <TASK_Bt_Pro+0xd0>)
 800c85a:	f005 fcb6 	bl	80121ca <UartTxData>
 800c85e:	e015      	b.n	800c88c <TASK_Bt_Pro+0xc8>
			}
			else
			{
				BtTxModuel.Check_ResendCounte=0;
 800c860:	4b0c      	ldr	r3, [pc, #48]	; (800c894 <TASK_Bt_Pro+0xd0>)
 800c862:	2200      	movs	r2, #0
 800c864:	f883 2066 	strb.w	r2, [r3, #102]	; 0x66
				BtTxModuel.Check_Busy=0;
 800c868:	4b0a      	ldr	r3, [pc, #40]	; (800c894 <TASK_Bt_Pro+0xd0>)
 800c86a:	2200      	movs	r2, #0
 800c86c:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
				BtTxModuel.Check_Ack=0;
 800c870:	4b08      	ldr	r3, [pc, #32]	; (800c894 <TASK_Bt_Pro+0xd0>)
 800c872:	2200      	movs	r2, #0
 800c874:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
 800c878:	e008      	b.n	800c88c <TASK_Bt_Pro+0xc8>
			}
		}
	}
	else if(!BtTxModuel.Check_Busy)
 800c87a:	4b06      	ldr	r3, [pc, #24]	; (800c894 <TASK_Bt_Pro+0xd0>)
 800c87c:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800c880:	2b00      	cmp	r3, #0
 800c882:	d103      	bne.n	800c88c <TASK_Bt_Pro+0xc8>
	{
		M2B_TxService();
 800c884:	f7fe ffea 	bl	800b85c <M2B_TxService>
 800c888:	e000      	b.n	800c88c <TASK_Bt_Pro+0xc8>
		return;
 800c88a:	bf00      	nop
	}
 #endif
}
 800c88c:	bd80      	pop	{r7, pc}
 800c88e:	bf00      	nop
 800c890:	200045a4 	.word	0x200045a4
 800c894:	20002fac 	.word	0x20002fac
 800c898:	20002878 	.word	0x20002878

0800c89c <Get_Uart_Choose>:
Uart_T Uart_CONNECT = SCH_Uart_BT;
Uart_T Uart_OTHER   = SCH_Uart_PC;
Uart_T Uart_OTHER1  = SCH_Uart_PC1;
///===================================================================================
SCH_BOOL Get_Uart_Choose(SCH_U32 DATA)
{
 800c89c:	b580      	push	{r7, lr}
 800c89e:	b084      	sub	sp, #16
 800c8a0:	af00      	add	r7, sp, #0
 800c8a2:	6078      	str	r0, [r7, #4]
	SCH_U32 UART_Data;
	Flash_Quick_RD(FLASH_DATA_UART, &UART_Data);
 800c8a4:	f107 030c 	add.w	r3, r7, #12
 800c8a8:	4619      	mov	r1, r3
 800c8aa:	2001      	movs	r0, #1
 800c8ac:	f005 fa52 	bl	8011d54 <Flash_Quick_RD>
	return (UART_Data == DATA) ? TRUE : FALSE;
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	687a      	ldr	r2, [r7, #4]
 800c8b4:	429a      	cmp	r2, r3
 800c8b6:	bf0c      	ite	eq
 800c8b8:	2301      	moveq	r3, #1
 800c8ba:	2300      	movne	r3, #0
 800c8bc:	b2db      	uxtb	r3, r3
}
 800c8be:	4618      	mov	r0, r3
 800c8c0:	3710      	adds	r7, #16
 800c8c2:	46bd      	mov	sp, r7
 800c8c4:	bd80      	pop	{r7, pc}
	...

0800c8c8 <Check_Uart>:
void Set_Uart_Choose(SCH_U32 DATA)
{
	Flash_Quick_WR(FLASH_DATA_UART, DATA);
}
void Check_Uart(void)
{
 800c8c8:	b580      	push	{r7, lr}
 800c8ca:	af00      	add	r7, sp, #0
	if(Get_Uart_Choose(UART_CHOOSE_PC))
 800c8cc:	4810      	ldr	r0, [pc, #64]	; (800c910 <Check_Uart+0x48>)
 800c8ce:	f7ff ffe5 	bl	800c89c <Get_Uart_Choose>
 800c8d2:	4603      	mov	r3, r0
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	d009      	beq.n	800c8ec <Check_Uart+0x24>
	{
		Uart_CONNECT = SCH_Uart_PC;
 800c8d8:	4b0e      	ldr	r3, [pc, #56]	; (800c914 <Check_Uart+0x4c>)
 800c8da:	2201      	movs	r2, #1
 800c8dc:	701a      	strb	r2, [r3, #0]
		Uart_OTHER   = SCH_Uart_BT;
 800c8de:	4b0e      	ldr	r3, [pc, #56]	; (800c918 <Check_Uart+0x50>)
 800c8e0:	2200      	movs	r2, #0
 800c8e2:	701a      	strb	r2, [r3, #0]
		Uart_OTHER1  = SCH_Uart_PC1;
 800c8e4:	4b0d      	ldr	r3, [pc, #52]	; (800c91c <Check_Uart+0x54>)
 800c8e6:	2202      	movs	r2, #2
 800c8e8:	701a      	strb	r2, [r3, #0]
	{
		Uart_CONNECT = SCH_Uart_PC1;
		Uart_OTHER   = SCH_Uart_BT;
		Uart_OTHER1  = SCH_Uart_PC;
	}
}
 800c8ea:	e00e      	b.n	800c90a <Check_Uart+0x42>
	else if(Get_Uart_Choose(UART_CHOOSE_PC1))
 800c8ec:	480c      	ldr	r0, [pc, #48]	; (800c920 <Check_Uart+0x58>)
 800c8ee:	f7ff ffd5 	bl	800c89c <Get_Uart_Choose>
 800c8f2:	4603      	mov	r3, r0
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	d008      	beq.n	800c90a <Check_Uart+0x42>
		Uart_CONNECT = SCH_Uart_PC1;
 800c8f8:	4b06      	ldr	r3, [pc, #24]	; (800c914 <Check_Uart+0x4c>)
 800c8fa:	2202      	movs	r2, #2
 800c8fc:	701a      	strb	r2, [r3, #0]
		Uart_OTHER   = SCH_Uart_BT;
 800c8fe:	4b06      	ldr	r3, [pc, #24]	; (800c918 <Check_Uart+0x50>)
 800c900:	2200      	movs	r2, #0
 800c902:	701a      	strb	r2, [r3, #0]
		Uart_OTHER1  = SCH_Uart_PC;
 800c904:	4b05      	ldr	r3, [pc, #20]	; (800c91c <Check_Uart+0x54>)
 800c906:	2201      	movs	r2, #1
 800c908:	701a      	strb	r2, [r3, #0]
}
 800c90a:	bf00      	nop
 800c90c:	bd80      	pop	{r7, pc}
 800c90e:	bf00      	nop
 800c910:	aaaa5555 	.word	0xaaaa5555
 800c914:	20002878 	.word	0x20002878
 800c918:	200000e4 	.word	0x200000e4
 800c91c:	200000e5 	.word	0x200000e5
 800c920:	aa55aa55 	.word	0xaa55aa55

0800c924 <default_download_IC_1>:
 * Default Download
 */
#define DEFAULT_DOWNLOAD_SIZE_IC_1 64

void default_download_IC_1(void) 
{
 800c924:	b580      	push	{r7, lr}
 800c926:	af00      	add	r7, sp, #0
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOFT_RESET_IC_1_ADDR, REG_SOFT_RESET_IC_1_BYTE, R0_SOFT_RESET_IC_1_Default );
 800c928:	4bdd      	ldr	r3, [pc, #884]	; (800cca0 <default_download_IC_1+0x37c>)
 800c92a:	2202      	movs	r2, #2
 800c92c:	f64f 0190 	movw	r1, #63632	; 0xf890
 800c930:	2000      	movs	r0, #0
 800c932:	f000 fe75 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOFT_RESET_IC_1_ADDR, REG_SOFT_RESET_IC_1_BYTE, R1_SOFT_RESET_IC_1_Default );
 800c936:	4bdb      	ldr	r3, [pc, #876]	; (800cca4 <default_download_IC_1+0x380>)
 800c938:	2202      	movs	r2, #2
 800c93a:	f64f 0190 	movw	r1, #63632	; 0xf890
 800c93e:	2000      	movs	r0, #0
 800c940:	f000 fe6e 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_DELAY( DEVICE_ADDR_IC_1, R2_RESET_DELAY_IC_1_SIZE, R2_RESET_DELAY_IC_1_Default );
 800c944:	4ad8      	ldr	r2, [pc, #864]	; (800cca8 <default_download_IC_1+0x384>)
 800c946:	2102      	movs	r1, #2
 800c948:	2000      	movs	r0, #0
 800c94a:	f000 fe9c 	bl	800d686 <SIGMA_WRITE_DELAY>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_HIBERNATE_IC_1_ADDR, REG_HIBERNATE_IC_1_BYTE, R3_HIBERNATE_IC_1_Default );
 800c94e:	4bd7      	ldr	r3, [pc, #860]	; (800ccac <default_download_IC_1+0x388>)
 800c950:	2202      	movs	r2, #2
 800c952:	f44f 4174 	mov.w	r1, #62464	; 0xf400
 800c956:	2000      	movs	r0, #0
 800c958:	f000 fe62 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_HIBERNATE_IC_1_ADDR, REG_HIBERNATE_IC_1_BYTE, R4_HIBERNATE_IC_1_Default );
 800c95c:	4bd4      	ldr	r3, [pc, #848]	; (800ccb0 <default_download_IC_1+0x38c>)
 800c95e:	2202      	movs	r2, #2
 800c960:	f44f 4174 	mov.w	r1, #62464	; 0xf400
 800c964:	2000      	movs	r0, #0
 800c966:	f000 fe5b 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_DELAY( DEVICE_ADDR_IC_1, R5_HIBERNATE_DELAY_IC_1_SIZE, R5_HIBERNATE_DELAY_IC_1_Default );
 800c96a:	4ad2      	ldr	r2, [pc, #840]	; (800ccb4 <default_download_IC_1+0x390>)
 800c96c:	2102      	movs	r1, #2
 800c96e:	2000      	movs	r0, #0
 800c970:	f000 fe89 	bl	800d686 <SIGMA_WRITE_DELAY>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_KILL_CORE_IC_1_ADDR, REG_KILL_CORE_IC_1_BYTE, R6_KILL_CORE_IC_1_Default );
 800c974:	4bd0      	ldr	r3, [pc, #832]	; (800ccb8 <default_download_IC_1+0x394>)
 800c976:	2202      	movs	r2, #2
 800c978:	f24f 4103 	movw	r1, #62467	; 0xf403
 800c97c:	2000      	movs	r0, #0
 800c97e:	f000 fe4f 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_KILL_CORE_IC_1_ADDR, REG_KILL_CORE_IC_1_BYTE, R7_KILL_CORE_IC_1_Default );
 800c982:	4bce      	ldr	r3, [pc, #824]	; (800ccbc <default_download_IC_1+0x398>)
 800c984:	2202      	movs	r2, #2
 800c986:	f24f 4103 	movw	r1, #62467	; 0xf403
 800c98a:	2000      	movs	r0, #0
 800c98c:	f000 fe48 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PLL_ENABLE_IC_1_ADDR, REG_PLL_ENABLE_IC_1_BYTE, R8_PLL_ENABLE_IC_1_Default );
 800c990:	4bcb      	ldr	r3, [pc, #812]	; (800ccc0 <default_download_IC_1+0x39c>)
 800c992:	2202      	movs	r2, #2
 800c994:	f24f 0103 	movw	r1, #61443	; 0xf003
 800c998:	2000      	movs	r0, #0
 800c99a:	f000 fe41 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PLL_CTRL0_IC_1_ADDR, REG_PLL_CTRL0_IC_1_BYTE, R9_PLL_CTRL0_IC_1_Default );
 800c99e:	4bc9      	ldr	r3, [pc, #804]	; (800ccc4 <default_download_IC_1+0x3a0>)
 800c9a0:	2202      	movs	r2, #2
 800c9a2:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 800c9a6:	2000      	movs	r0, #0
 800c9a8:	f000 fe3a 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PLL_CTRL1_IC_1_ADDR, REG_PLL_CTRL1_IC_1_BYTE, R10_PLL_CTRL1_IC_1_Default );
 800c9ac:	4bc6      	ldr	r3, [pc, #792]	; (800ccc8 <default_download_IC_1+0x3a4>)
 800c9ae:	2202      	movs	r2, #2
 800c9b0:	f24f 0101 	movw	r1, #61441	; 0xf001
 800c9b4:	2000      	movs	r0, #0
 800c9b6:	f000 fe33 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PLL_CLK_SRC_IC_1_ADDR, REG_PLL_CLK_SRC_IC_1_BYTE, R11_PLL_CLK_SRC_IC_1_Default );
 800c9ba:	4bc4      	ldr	r3, [pc, #784]	; (800cccc <default_download_IC_1+0x3a8>)
 800c9bc:	2202      	movs	r2, #2
 800c9be:	f24f 0102 	movw	r1, #61442	; 0xf002
 800c9c2:	2000      	movs	r0, #0
 800c9c4:	f000 fe2c 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_MCLK_OUT_IC_1_ADDR, REG_MCLK_OUT_IC_1_BYTE, R12_MCLK_OUT_IC_1_Default );
 800c9c8:	4bc1      	ldr	r3, [pc, #772]	; (800ccd0 <default_download_IC_1+0x3ac>)
 800c9ca:	2202      	movs	r2, #2
 800c9cc:	f24f 0105 	movw	r1, #61445	; 0xf005
 800c9d0:	2000      	movs	r0, #0
 800c9d2:	f000 fe25 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_PLL_ENABLE_IC_1_ADDR, REG_PLL_ENABLE_IC_1_BYTE, R13_PLL_ENABLE_IC_1_Default );
 800c9d6:	4bbf      	ldr	r3, [pc, #764]	; (800ccd4 <default_download_IC_1+0x3b0>)
 800c9d8:	2202      	movs	r2, #2
 800c9da:	f24f 0103 	movw	r1, #61443	; 0xf003
 800c9de:	2000      	movs	r0, #0
 800c9e0:	f000 fe1e 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_DELAY( DEVICE_ADDR_IC_1, R14_PLL_LOCK_DELAY_IC_1_SIZE, R14_PLL_LOCK_DELAY_IC_1_Default );
 800c9e4:	4abc      	ldr	r2, [pc, #752]	; (800ccd8 <default_download_IC_1+0x3b4>)
 800c9e6:	2102      	movs	r1, #2
 800c9e8:	2000      	movs	r0, #0
 800c9ea:	f000 fe4c 	bl	800d686 <SIGMA_WRITE_DELAY>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_POWER_ENABLE0_IC_1_ADDR, REG_POWER_ENABLE0_IC_1_BYTE, R15_POWER_ENABLE0_IC_1_Default );
 800c9ee:	4bbb      	ldr	r3, [pc, #748]	; (800ccdc <default_download_IC_1+0x3b8>)
 800c9f0:	2202      	movs	r2, #2
 800c9f2:	f24f 0150 	movw	r1, #61520	; 0xf050
 800c9f6:	2000      	movs	r0, #0
 800c9f8:	f000 fe12 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_POWER_ENABLE1_IC_1_ADDR, REG_POWER_ENABLE1_IC_1_BYTE, R16_POWER_ENABLE1_IC_1_Default );
 800c9fc:	4bb8      	ldr	r3, [pc, #736]	; (800cce0 <default_download_IC_1+0x3bc>)
 800c9fe:	2202      	movs	r2, #2
 800ca00:	f24f 0151 	movw	r1, #61521	; 0xf051
 800ca04:	2000      	movs	r0, #0
 800ca06:	f000 fe0b 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_ASRC_INPUT0_IC_1_ADDR, REG_ASRC_INPUT0_IC_1_BYTE, R17_ASRC_INPUT0_IC_1_Default );
 800ca0a:	4bb6      	ldr	r3, [pc, #728]	; (800cce4 <default_download_IC_1+0x3c0>)
 800ca0c:	2202      	movs	r2, #2
 800ca0e:	f44f 4171 	mov.w	r1, #61696	; 0xf100
 800ca12:	2000      	movs	r0, #0
 800ca14:	f000 fe04 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_ASRC_OUT_RATE0_IC_1_ADDR, REG_ASRC_OUT_RATE0_IC_1_BYTE, R18_ASRC_OUT_RATE0_IC_1_Default );
 800ca18:	4bb3      	ldr	r3, [pc, #716]	; (800cce8 <default_download_IC_1+0x3c4>)
 800ca1a:	2202      	movs	r2, #2
 800ca1c:	f24f 1140 	movw	r1, #61760	; 0xf140
 800ca20:	2000      	movs	r0, #0
 800ca22:	f000 fdfd 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE0_IC_1_ADDR, REG_SOUT_SOURCE0_IC_1_BYTE, R19_SOUT_SOURCE0_IC_1_Default );
 800ca26:	4bb1      	ldr	r3, [pc, #708]	; (800ccec <default_download_IC_1+0x3c8>)
 800ca28:	2202      	movs	r2, #2
 800ca2a:	f24f 1180 	movw	r1, #61824	; 0xf180
 800ca2e:	2000      	movs	r0, #0
 800ca30:	f000 fdf6 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE1_IC_1_ADDR, REG_SOUT_SOURCE1_IC_1_BYTE, R20_SOUT_SOURCE1_IC_1_Default );
 800ca34:	4bae      	ldr	r3, [pc, #696]	; (800ccf0 <default_download_IC_1+0x3cc>)
 800ca36:	2202      	movs	r2, #2
 800ca38:	f24f 1181 	movw	r1, #61825	; 0xf181
 800ca3c:	2000      	movs	r0, #0
 800ca3e:	f000 fdef 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE2_IC_1_ADDR, REG_SOUT_SOURCE2_IC_1_BYTE, R21_SOUT_SOURCE2_IC_1_Default );
 800ca42:	4bac      	ldr	r3, [pc, #688]	; (800ccf4 <default_download_IC_1+0x3d0>)
 800ca44:	2202      	movs	r2, #2
 800ca46:	f24f 1182 	movw	r1, #61826	; 0xf182
 800ca4a:	2000      	movs	r0, #0
 800ca4c:	f000 fde8 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE3_IC_1_ADDR, REG_SOUT_SOURCE3_IC_1_BYTE, R22_SOUT_SOURCE3_IC_1_Default );
 800ca50:	4ba9      	ldr	r3, [pc, #676]	; (800ccf8 <default_download_IC_1+0x3d4>)
 800ca52:	2202      	movs	r2, #2
 800ca54:	f24f 1183 	movw	r1, #61827	; 0xf183
 800ca58:	2000      	movs	r0, #0
 800ca5a:	f000 fde1 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE4_IC_1_ADDR, REG_SOUT_SOURCE4_IC_1_BYTE, R23_SOUT_SOURCE4_IC_1_Default );
 800ca5e:	4ba7      	ldr	r3, [pc, #668]	; (800ccfc <default_download_IC_1+0x3d8>)
 800ca60:	2202      	movs	r2, #2
 800ca62:	f24f 1184 	movw	r1, #61828	; 0xf184
 800ca66:	2000      	movs	r0, #0
 800ca68:	f000 fdda 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE5_IC_1_ADDR, REG_SOUT_SOURCE5_IC_1_BYTE, R24_SOUT_SOURCE5_IC_1_Default );
 800ca6c:	4ba4      	ldr	r3, [pc, #656]	; (800cd00 <default_download_IC_1+0x3dc>)
 800ca6e:	2202      	movs	r2, #2
 800ca70:	f24f 1185 	movw	r1, #61829	; 0xf185
 800ca74:	2000      	movs	r0, #0
 800ca76:	f000 fdd3 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE6_IC_1_ADDR, REG_SOUT_SOURCE6_IC_1_BYTE, R25_SOUT_SOURCE6_IC_1_Default );
 800ca7a:	4ba2      	ldr	r3, [pc, #648]	; (800cd04 <default_download_IC_1+0x3e0>)
 800ca7c:	2202      	movs	r2, #2
 800ca7e:	f24f 1186 	movw	r1, #61830	; 0xf186
 800ca82:	2000      	movs	r0, #0
 800ca84:	f000 fdcc 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE7_IC_1_ADDR, REG_SOUT_SOURCE7_IC_1_BYTE, R26_SOUT_SOURCE7_IC_1_Default );
 800ca88:	4b9f      	ldr	r3, [pc, #636]	; (800cd08 <default_download_IC_1+0x3e4>)
 800ca8a:	2202      	movs	r2, #2
 800ca8c:	f24f 1187 	movw	r1, #61831	; 0xf187
 800ca90:	2000      	movs	r0, #0
 800ca92:	f000 fdc5 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE8_IC_1_ADDR, REG_SOUT_SOURCE8_IC_1_BYTE, R27_SOUT_SOURCE8_IC_1_Default );
 800ca96:	4b9d      	ldr	r3, [pc, #628]	; (800cd0c <default_download_IC_1+0x3e8>)
 800ca98:	2202      	movs	r2, #2
 800ca9a:	f24f 1188 	movw	r1, #61832	; 0xf188
 800ca9e:	2000      	movs	r0, #0
 800caa0:	f000 fdbe 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE9_IC_1_ADDR, REG_SOUT_SOURCE9_IC_1_BYTE, R28_SOUT_SOURCE9_IC_1_Default );
 800caa4:	4b9a      	ldr	r3, [pc, #616]	; (800cd10 <default_download_IC_1+0x3ec>)
 800caa6:	2202      	movs	r2, #2
 800caa8:	f24f 1189 	movw	r1, #61833	; 0xf189
 800caac:	2000      	movs	r0, #0
 800caae:	f000 fdb7 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE10_IC_1_ADDR, REG_SOUT_SOURCE10_IC_1_BYTE, R29_SOUT_SOURCE10_IC_1_Default );
 800cab2:	4b98      	ldr	r3, [pc, #608]	; (800cd14 <default_download_IC_1+0x3f0>)
 800cab4:	2202      	movs	r2, #2
 800cab6:	f24f 118a 	movw	r1, #61834	; 0xf18a
 800caba:	2000      	movs	r0, #0
 800cabc:	f000 fdb0 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE11_IC_1_ADDR, REG_SOUT_SOURCE11_IC_1_BYTE, R30_SOUT_SOURCE11_IC_1_Default );
 800cac0:	4b95      	ldr	r3, [pc, #596]	; (800cd18 <default_download_IC_1+0x3f4>)
 800cac2:	2202      	movs	r2, #2
 800cac4:	f24f 118b 	movw	r1, #61835	; 0xf18b
 800cac8:	2000      	movs	r0, #0
 800caca:	f000 fda9 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE12_IC_1_ADDR, REG_SOUT_SOURCE12_IC_1_BYTE, R31_SOUT_SOURCE12_IC_1_Default );
 800cace:	4b93      	ldr	r3, [pc, #588]	; (800cd1c <default_download_IC_1+0x3f8>)
 800cad0:	2202      	movs	r2, #2
 800cad2:	f24f 118c 	movw	r1, #61836	; 0xf18c
 800cad6:	2000      	movs	r0, #0
 800cad8:	f000 fda2 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE13_IC_1_ADDR, REG_SOUT_SOURCE13_IC_1_BYTE, R32_SOUT_SOURCE13_IC_1_Default );
 800cadc:	4b90      	ldr	r3, [pc, #576]	; (800cd20 <default_download_IC_1+0x3fc>)
 800cade:	2202      	movs	r2, #2
 800cae0:	f24f 118d 	movw	r1, #61837	; 0xf18d
 800cae4:	2000      	movs	r0, #0
 800cae6:	f000 fd9b 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE14_IC_1_ADDR, REG_SOUT_SOURCE14_IC_1_BYTE, R33_SOUT_SOURCE14_IC_1_Default );
 800caea:	4b8e      	ldr	r3, [pc, #568]	; (800cd24 <default_download_IC_1+0x400>)
 800caec:	2202      	movs	r2, #2
 800caee:	f24f 118e 	movw	r1, #61838	; 0xf18e
 800caf2:	2000      	movs	r0, #0
 800caf4:	f000 fd94 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE15_IC_1_ADDR, REG_SOUT_SOURCE15_IC_1_BYTE, R34_SOUT_SOURCE15_IC_1_Default );
 800caf8:	4b8b      	ldr	r3, [pc, #556]	; (800cd28 <default_download_IC_1+0x404>)
 800cafa:	2202      	movs	r2, #2
 800cafc:	f24f 118f 	movw	r1, #61839	; 0xf18f
 800cb00:	2000      	movs	r0, #0
 800cb02:	f000 fd8d 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE16_IC_1_ADDR, REG_SOUT_SOURCE16_IC_1_BYTE, R35_SOUT_SOURCE16_IC_1_Default );
 800cb06:	4b89      	ldr	r3, [pc, #548]	; (800cd2c <default_download_IC_1+0x408>)
 800cb08:	2202      	movs	r2, #2
 800cb0a:	f24f 1190 	movw	r1, #61840	; 0xf190
 800cb0e:	2000      	movs	r0, #0
 800cb10:	f000 fd86 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE17_IC_1_ADDR, REG_SOUT_SOURCE17_IC_1_BYTE, R36_SOUT_SOURCE17_IC_1_Default );
 800cb14:	4b86      	ldr	r3, [pc, #536]	; (800cd30 <default_download_IC_1+0x40c>)
 800cb16:	2202      	movs	r2, #2
 800cb18:	f24f 1191 	movw	r1, #61841	; 0xf191
 800cb1c:	2000      	movs	r0, #0
 800cb1e:	f000 fd7f 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE18_IC_1_ADDR, REG_SOUT_SOURCE18_IC_1_BYTE, R37_SOUT_SOURCE18_IC_1_Default );
 800cb22:	4b84      	ldr	r3, [pc, #528]	; (800cd34 <default_download_IC_1+0x410>)
 800cb24:	2202      	movs	r2, #2
 800cb26:	f24f 1192 	movw	r1, #61842	; 0xf192
 800cb2a:	2000      	movs	r0, #0
 800cb2c:	f000 fd78 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE19_IC_1_ADDR, REG_SOUT_SOURCE19_IC_1_BYTE, R38_SOUT_SOURCE19_IC_1_Default );
 800cb30:	4b81      	ldr	r3, [pc, #516]	; (800cd38 <default_download_IC_1+0x414>)
 800cb32:	2202      	movs	r2, #2
 800cb34:	f24f 1193 	movw	r1, #61843	; 0xf193
 800cb38:	2000      	movs	r0, #0
 800cb3a:	f000 fd71 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE20_IC_1_ADDR, REG_SOUT_SOURCE20_IC_1_BYTE, R39_SOUT_SOURCE20_IC_1_Default );
 800cb3e:	4b7f      	ldr	r3, [pc, #508]	; (800cd3c <default_download_IC_1+0x418>)
 800cb40:	2202      	movs	r2, #2
 800cb42:	f24f 1194 	movw	r1, #61844	; 0xf194
 800cb46:	2000      	movs	r0, #0
 800cb48:	f000 fd6a 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE21_IC_1_ADDR, REG_SOUT_SOURCE21_IC_1_BYTE, R40_SOUT_SOURCE21_IC_1_Default );
 800cb4c:	4b7c      	ldr	r3, [pc, #496]	; (800cd40 <default_download_IC_1+0x41c>)
 800cb4e:	2202      	movs	r2, #2
 800cb50:	f24f 1195 	movw	r1, #61845	; 0xf195
 800cb54:	2000      	movs	r0, #0
 800cb56:	f000 fd63 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE22_IC_1_ADDR, REG_SOUT_SOURCE22_IC_1_BYTE, R41_SOUT_SOURCE22_IC_1_Default );
 800cb5a:	4b7a      	ldr	r3, [pc, #488]	; (800cd44 <default_download_IC_1+0x420>)
 800cb5c:	2202      	movs	r2, #2
 800cb5e:	f24f 1196 	movw	r1, #61846	; 0xf196
 800cb62:	2000      	movs	r0, #0
 800cb64:	f000 fd5c 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SOUT_SOURCE23_IC_1_ADDR, REG_SOUT_SOURCE23_IC_1_BYTE, R42_SOUT_SOURCE23_IC_1_Default );
 800cb68:	4b77      	ldr	r3, [pc, #476]	; (800cd48 <default_download_IC_1+0x424>)
 800cb6a:	2202      	movs	r2, #2
 800cb6c:	f24f 1197 	movw	r1, #61847	; 0xf197
 800cb70:	2000      	movs	r0, #0
 800cb72:	f000 fd55 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SPDIFTX_INPUT_IC_1_ADDR, REG_SPDIFTX_INPUT_IC_1_BYTE, R43_SPDIFTX_INPUT_IC_1_Default );
 800cb76:	4b75      	ldr	r3, [pc, #468]	; (800cd4c <default_download_IC_1+0x428>)
 800cb78:	2202      	movs	r2, #2
 800cb7a:	f24f 11c0 	movw	r1, #61888	; 0xf1c0
 800cb7e:	2000      	movs	r0, #0
 800cb80:	f000 fd4e 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_0_0_IC_1_ADDR, REG_SERIAL_BYTE_0_0_IC_1_BYTE, R44_SERIAL_BYTE_0_0_IC_1_Default );
 800cb84:	4b72      	ldr	r3, [pc, #456]	; (800cd50 <default_download_IC_1+0x42c>)
 800cb86:	2202      	movs	r2, #2
 800cb88:	f44f 4172 	mov.w	r1, #61952	; 0xf200
 800cb8c:	2000      	movs	r0, #0
 800cb8e:	f000 fd47 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_1_0_IC_1_ADDR, REG_SERIAL_BYTE_1_0_IC_1_BYTE, R45_SERIAL_BYTE_1_0_IC_1_Default );
 800cb92:	4b70      	ldr	r3, [pc, #448]	; (800cd54 <default_download_IC_1+0x430>)
 800cb94:	2202      	movs	r2, #2
 800cb96:	f24f 2104 	movw	r1, #61956	; 0xf204
 800cb9a:	2000      	movs	r0, #0
 800cb9c:	f000 fd40 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_2_0_IC_1_ADDR, REG_SERIAL_BYTE_2_0_IC_1_BYTE, R46_SERIAL_BYTE_2_0_IC_1_Default );
 800cba0:	4b6d      	ldr	r3, [pc, #436]	; (800cd58 <default_download_IC_1+0x434>)
 800cba2:	2202      	movs	r2, #2
 800cba4:	f24f 2108 	movw	r1, #61960	; 0xf208
 800cba8:	2000      	movs	r0, #0
 800cbaa:	f000 fd39 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_3_0_IC_1_ADDR, REG_SERIAL_BYTE_3_0_IC_1_BYTE, R47_SERIAL_BYTE_3_0_IC_1_Default );
 800cbae:	4b6b      	ldr	r3, [pc, #428]	; (800cd5c <default_download_IC_1+0x438>)
 800cbb0:	2202      	movs	r2, #2
 800cbb2:	f24f 210c 	movw	r1, #61964	; 0xf20c
 800cbb6:	2000      	movs	r0, #0
 800cbb8:	f000 fd32 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_4_0_IC_1_ADDR, REG_SERIAL_BYTE_4_0_IC_1_BYTE, R48_SERIAL_BYTE_4_0_IC_1_Default );
 800cbbc:	4b68      	ldr	r3, [pc, #416]	; (800cd60 <default_download_IC_1+0x43c>)
 800cbbe:	2202      	movs	r2, #2
 800cbc0:	f24f 2110 	movw	r1, #61968	; 0xf210
 800cbc4:	2000      	movs	r0, #0
 800cbc6:	f000 fd2b 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_5_0_IC_1_ADDR, REG_SERIAL_BYTE_5_0_IC_1_BYTE, R49_SERIAL_BYTE_5_0_IC_1_Default );
 800cbca:	4b66      	ldr	r3, [pc, #408]	; (800cd64 <default_download_IC_1+0x440>)
 800cbcc:	2202      	movs	r2, #2
 800cbce:	f24f 2114 	movw	r1, #61972	; 0xf214
 800cbd2:	2000      	movs	r0, #0
 800cbd4:	f000 fd24 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_6_0_IC_1_ADDR, REG_SERIAL_BYTE_6_0_IC_1_BYTE, R50_SERIAL_BYTE_6_0_IC_1_Default );
 800cbd8:	4b63      	ldr	r3, [pc, #396]	; (800cd68 <default_download_IC_1+0x444>)
 800cbda:	2202      	movs	r2, #2
 800cbdc:	f24f 2118 	movw	r1, #61976	; 0xf218
 800cbe0:	2000      	movs	r0, #0
 800cbe2:	f000 fd1d 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SERIAL_BYTE_7_0_IC_1_ADDR, REG_SERIAL_BYTE_7_0_IC_1_BYTE, R51_SERIAL_BYTE_7_0_IC_1_Default );
 800cbe6:	4b61      	ldr	r3, [pc, #388]	; (800cd6c <default_download_IC_1+0x448>)
 800cbe8:	2202      	movs	r2, #2
 800cbea:	f24f 211c 	movw	r1, #61980	; 0xf21c
 800cbee:	2000      	movs	r0, #0
 800cbf0:	f000 fd16 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SPDIF_RESTART_IC_1_ADDR, REG_SPDIF_RESTART_IC_1_BYTE, R52_SPDIF_RESTART_IC_1_Default );
 800cbf4:	4b5e      	ldr	r3, [pc, #376]	; (800cd70 <default_download_IC_1+0x44c>)
 800cbf6:	2202      	movs	r2, #2
 800cbf8:	f24f 6104 	movw	r1, #62980	; 0xf604
 800cbfc:	2000      	movs	r0, #0
 800cbfe:	f000 fd0f 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_SPDIF_TX_EN_IC_1_ADDR, REG_SPDIF_TX_EN_IC_1_BYTE, R53_SPDIF_TX_EN_IC_1_Default );
 800cc02:	4b5c      	ldr	r3, [pc, #368]	; (800cd74 <default_download_IC_1+0x450>)
 800cc04:	2202      	movs	r2, #2
 800cc06:	f24f 6190 	movw	r1, #63120	; 0xf690
 800cc0a:	2000      	movs	r0, #0
 800cc0c:	f000 fd08 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, PROGRAM_ADDR_IC_1, PROGRAM_SIZE_IC_1, Program_Data_IC_1 );
 800cc10:	4b59      	ldr	r3, [pc, #356]	; (800cd78 <default_download_IC_1+0x454>)
 800cc12:	f242 62bc 	movw	r2, #9916	; 0x26bc
 800cc16:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 800cc1a:	2000      	movs	r0, #0
 800cc1c:	f000 fd00 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, PARAM_ADDR_IC_1, PARAM_SIZE_IC_1, Param_Data_IC_1 );
 800cc20:	4b56      	ldr	r3, [pc, #344]	; (800cd7c <default_download_IC_1+0x458>)
 800cc22:	f642 4234 	movw	r2, #11316	; 0x2c34
 800cc26:	2100      	movs	r1, #0
 800cc28:	2000      	movs	r0, #0
 800cc2a:	f000 fcf9 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, DM1_DATA_ADDR_IC_1, DM1_DATA_SIZE_IC_1, DM1_DATA_Data_IC_1 );
 800cc2e:	4b54      	ldr	r3, [pc, #336]	; (800cd80 <default_download_IC_1+0x45c>)
 800cc30:	f248 12a0 	movw	r2, #33184	; 0x81a0
 800cc34:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 800cc38:	2000      	movs	r0, #0
 800cc3a:	f000 fcf1 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_KILL_CORE_IC_1_ADDR, REG_KILL_CORE_IC_1_BYTE, R57_KILL_CORE_IC_1_Default );
 800cc3e:	4b51      	ldr	r3, [pc, #324]	; (800cd84 <default_download_IC_1+0x460>)
 800cc40:	2202      	movs	r2, #2
 800cc42:	f24f 4103 	movw	r1, #62467	; 0xf403
 800cc46:	2000      	movs	r0, #0
 800cc48:	f000 fcea 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_START_ADDRESS_IC_1_ADDR, REG_START_ADDRESS_IC_1_BYTE, R58_START_ADDRESS_IC_1_Default );
 800cc4c:	4b4e      	ldr	r3, [pc, #312]	; (800cd88 <default_download_IC_1+0x464>)
 800cc4e:	2202      	movs	r2, #2
 800cc50:	f24f 4104 	movw	r1, #62468	; 0xf404
 800cc54:	2000      	movs	r0, #0
 800cc56:	f000 fce3 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_START_PULSE_IC_1_ADDR, REG_START_PULSE_IC_1_BYTE, R59_START_PULSE_IC_1_Default );
 800cc5a:	4b4c      	ldr	r3, [pc, #304]	; (800cd8c <default_download_IC_1+0x468>)
 800cc5c:	2202      	movs	r2, #2
 800cc5e:	f24f 4101 	movw	r1, #62465	; 0xf401
 800cc62:	2000      	movs	r0, #0
 800cc64:	f000 fcdc 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_START_CORE_IC_1_ADDR, REG_START_CORE_IC_1_BYTE, R60_START_CORE_IC_1_Default );
 800cc68:	4b49      	ldr	r3, [pc, #292]	; (800cd90 <default_download_IC_1+0x46c>)
 800cc6a:	2202      	movs	r2, #2
 800cc6c:	f24f 4102 	movw	r1, #62466	; 0xf402
 800cc70:	2000      	movs	r0, #0
 800cc72:	f000 fcd5 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_START_CORE_IC_1_ADDR, REG_START_CORE_IC_1_BYTE, R61_START_CORE_IC_1_Default );
 800cc76:	4b47      	ldr	r3, [pc, #284]	; (800cd94 <default_download_IC_1+0x470>)
 800cc78:	2202      	movs	r2, #2
 800cc7a:	f24f 4102 	movw	r1, #62466	; 0xf402
 800cc7e:	2000      	movs	r0, #0
 800cc80:	f000 fcce 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMA_WRITE_DELAY( DEVICE_ADDR_IC_1, R62_START_DELAY_IC_1_SIZE, R62_START_DELAY_IC_1_Default );
 800cc84:	4a44      	ldr	r2, [pc, #272]	; (800cd98 <default_download_IC_1+0x474>)
 800cc86:	2102      	movs	r1, #2
 800cc88:	2000      	movs	r0, #0
 800cc8a:	f000 fcfc 	bl	800d686 <SIGMA_WRITE_DELAY>
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, REG_HIBERNATE_IC_1_ADDR, REG_HIBERNATE_IC_1_BYTE, R63_HIBERNATE_IC_1_Default );
 800cc8e:	4b43      	ldr	r3, [pc, #268]	; (800cd9c <default_download_IC_1+0x478>)
 800cc90:	2202      	movs	r2, #2
 800cc92:	f44f 4174 	mov.w	r1, #62464	; 0xf400
 800cc96:	2000      	movs	r0, #0
 800cc98:	f000 fcc2 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
}
 800cc9c:	bf00      	nop
 800cc9e:	bd80      	pop	{r7, pc}
 800cca0:	08023538 	.word	0x08023538
 800cca4:	0802353c 	.word	0x0802353c
 800cca8:	08023540 	.word	0x08023540
 800ccac:	08023544 	.word	0x08023544
 800ccb0:	08023548 	.word	0x08023548
 800ccb4:	0802354c 	.word	0x0802354c
 800ccb8:	08023550 	.word	0x08023550
 800ccbc:	08023554 	.word	0x08023554
 800ccc0:	08023558 	.word	0x08023558
 800ccc4:	0802355c 	.word	0x0802355c
 800ccc8:	08023560 	.word	0x08023560
 800cccc:	08023564 	.word	0x08023564
 800ccd0:	08023568 	.word	0x08023568
 800ccd4:	0802356c 	.word	0x0802356c
 800ccd8:	08023570 	.word	0x08023570
 800ccdc:	08023574 	.word	0x08023574
 800cce0:	08023578 	.word	0x08023578
 800cce4:	0802357c 	.word	0x0802357c
 800cce8:	08023580 	.word	0x08023580
 800ccec:	08023584 	.word	0x08023584
 800ccf0:	08023588 	.word	0x08023588
 800ccf4:	0802358c 	.word	0x0802358c
 800ccf8:	08023590 	.word	0x08023590
 800ccfc:	08023594 	.word	0x08023594
 800cd00:	08023598 	.word	0x08023598
 800cd04:	0802359c 	.word	0x0802359c
 800cd08:	080235a0 	.word	0x080235a0
 800cd0c:	080235a4 	.word	0x080235a4
 800cd10:	080235a8 	.word	0x080235a8
 800cd14:	080235ac 	.word	0x080235ac
 800cd18:	080235b0 	.word	0x080235b0
 800cd1c:	080235b4 	.word	0x080235b4
 800cd20:	080235b8 	.word	0x080235b8
 800cd24:	080235bc 	.word	0x080235bc
 800cd28:	080235c0 	.word	0x080235c0
 800cd2c:	080235c4 	.word	0x080235c4
 800cd30:	080235c8 	.word	0x080235c8
 800cd34:	080235cc 	.word	0x080235cc
 800cd38:	080235d0 	.word	0x080235d0
 800cd3c:	080235d4 	.word	0x080235d4
 800cd40:	080235d8 	.word	0x080235d8
 800cd44:	080235dc 	.word	0x080235dc
 800cd48:	080235e0 	.word	0x080235e0
 800cd4c:	080235e4 	.word	0x080235e4
 800cd50:	080235e8 	.word	0x080235e8
 800cd54:	080235ec 	.word	0x080235ec
 800cd58:	080235f0 	.word	0x080235f0
 800cd5c:	080235f4 	.word	0x080235f4
 800cd60:	080235f8 	.word	0x080235f8
 800cd64:	080235fc 	.word	0x080235fc
 800cd68:	08023600 	.word	0x08023600
 800cd6c:	08023604 	.word	0x08023604
 800cd70:	08023608 	.word	0x08023608
 800cd74:	0802360c 	.word	0x0802360c
 800cd78:	0801e248 	.word	0x0801e248
 800cd7c:	08020904 	.word	0x08020904
 800cd80:	080160a8 	.word	0x080160a8
 800cd84:	08023610 	.word	0x08023610
 800cd88:	08023614 	.word	0x08023614
 800cd8c:	08023618 	.word	0x08023618
 800cd90:	0802361c 	.word	0x0802361c
 800cd94:	08023620 	.word	0x08023620
 800cd98:	08023624 	.word	0x08023624
 800cd9c:	08023628 	.word	0x08023628

0800cda0 <Flash_Get_DspNum>:

const double Fs = 48000;///48K
const double pi = 3.1415926535898;
///===============================================
void Flash_Get_DspNum(void)
{
 800cda0:	b580      	push	{r7, lr}
 800cda2:	b082      	sub	sp, #8
 800cda4:	af00      	add	r7, sp, #0
	SCH_U32 Dsp_Num;
	Flash_Quick_RD(FLASH_DATA_DSPNUM, &Dsp_Num);
 800cda6:	1d3b      	adds	r3, r7, #4
 800cda8:	4619      	mov	r1, r3
 800cdaa:	2003      	movs	r0, #3
 800cdac:	f004 ffd2 	bl	8011d54 <Flash_Quick_RD>
	App_Dsp.DspNum = (Dsp_Num <= DSP_MODE_CNT) ? Dsp_Num : 0x00;
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	2b08      	cmp	r3, #8
 800cdb4:	d802      	bhi.n	800cdbc <Flash_Get_DspNum+0x1c>
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	b2db      	uxtb	r3, r3
 800cdba:	e000      	b.n	800cdbe <Flash_Get_DspNum+0x1e>
 800cdbc:	2300      	movs	r3, #0
 800cdbe:	4a03      	ldr	r2, [pc, #12]	; (800cdcc <Flash_Get_DspNum+0x2c>)
 800cdc0:	f882 3df1 	strb.w	r3, [r2, #3569]	; 0xdf1
}
 800cdc4:	bf00      	nop
 800cdc6:	3708      	adds	r7, #8
 800cdc8:	46bd      	mov	sp, r7
 800cdca:	bd80      	pop	{r7, pc}
 800cdcc:	20003030 	.word	0x20003030

0800cdd0 <Flash_Set_DspNum>:
void Flash_Set_DspNum(void)
{
 800cdd0:	b580      	push	{r7, lr}
 800cdd2:	af00      	add	r7, sp, #0
	Flash_Quick_WR(FLASH_DATA_DSPNUM, (SCH_U32)App_Dsp.DspNum);
 800cdd4:	4b04      	ldr	r3, [pc, #16]	; (800cde8 <Flash_Set_DspNum+0x18>)
 800cdd6:	f893 3df1 	ldrb.w	r3, [r3, #3569]	; 0xdf1
 800cdda:	4619      	mov	r1, r3
 800cddc:	2003      	movs	r0, #3
 800cdde:	f004 ffcd 	bl	8011d7c <Flash_Quick_WR>
}
 800cde2:	bf00      	nop
 800cde4:	bd80      	pop	{r7, pc}
 800cde6:	bf00      	nop
 800cde8:	20003030 	.word	0x20003030

0800cdec <SIGMASTUDIOTYPE>:
{
	
}
///=======================================================================================================
void SIGMASTUDIOTYPE(double data,SCH_U8 *buff)
{
 800cdec:	b590      	push	{r4, r7, lr}
 800cdee:	b089      	sub	sp, #36	; 0x24
 800cdf0:	af00      	add	r7, sp, #0
 800cdf2:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800cdf6:	607a      	str	r2, [r7, #4]
	SCH_S32 Data_S32;
	double Data_dbe;
	Data_dbe = data*0x1000000;
 800cdf8:	f04f 0200 	mov.w	r2, #0
 800cdfc:	4b16      	ldr	r3, [pc, #88]	; (800ce58 <SIGMASTUDIOTYPE+0x6c>)
 800cdfe:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800ce02:	f7f3 fbd1 	bl	80005a8 <__aeabi_dmul>
 800ce06:	4603      	mov	r3, r0
 800ce08:	460c      	mov	r4, r1
 800ce0a:	e9c7 3406 	strd	r3, r4, [r7, #24]
	Data_S32 = Data_dbe;
 800ce0e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800ce12:	f7f3 fe79 	bl	8000b08 <__aeabi_d2iz>
 800ce16:	4603      	mov	r3, r0
 800ce18:	617b      	str	r3, [r7, #20]
	*buff++ = Data_S32>>24;
 800ce1a:	697b      	ldr	r3, [r7, #20]
 800ce1c:	1619      	asrs	r1, r3, #24
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	1c5a      	adds	r2, r3, #1
 800ce22:	607a      	str	r2, [r7, #4]
 800ce24:	b2ca      	uxtb	r2, r1
 800ce26:	701a      	strb	r2, [r3, #0]
	*buff++ = Data_S32>>16;
 800ce28:	697b      	ldr	r3, [r7, #20]
 800ce2a:	1419      	asrs	r1, r3, #16
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	1c5a      	adds	r2, r3, #1
 800ce30:	607a      	str	r2, [r7, #4]
 800ce32:	b2ca      	uxtb	r2, r1
 800ce34:	701a      	strb	r2, [r3, #0]
	*buff++ = Data_S32>>8;
 800ce36:	697b      	ldr	r3, [r7, #20]
 800ce38:	1219      	asrs	r1, r3, #8
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	1c5a      	adds	r2, r3, #1
 800ce3e:	607a      	str	r2, [r7, #4]
 800ce40:	b2ca      	uxtb	r2, r1
 800ce42:	701a      	strb	r2, [r3, #0]
	*buff++ = Data_S32;
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	1c5a      	adds	r2, r3, #1
 800ce48:	607a      	str	r2, [r7, #4]
 800ce4a:	697a      	ldr	r2, [r7, #20]
 800ce4c:	b2d2      	uxtb	r2, r2
 800ce4e:	701a      	strb	r2, [r3, #0]
}
 800ce50:	bf00      	nop
 800ce52:	3724      	adds	r7, #36	; 0x24
 800ce54:	46bd      	mov	sp, r7
 800ce56:	bd90      	pop	{r4, r7, pc}
 800ce58:	41700000 	.word	0x41700000

0800ce5c <Dsp_Delay_Init>:
	MOD_DELAY_6_DELAY1_ALG0_DELAYAMT_ADDR,
	MOD_DELAY_7_DELAY1_ALG0_DELAYAMT_ADDR,
	MOD_DELAY_8_DELAY1_ALG0_DELAYAMT_ADDR
};
void Dsp_Delay_Init(void)
{
 800ce5c:	b480      	push	{r7}
 800ce5e:	b083      	sub	sp, #12
 800ce60:	af00      	add	r7, sp, #0
	SCH_U16 index;
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800ce62:	2300      	movs	r3, #0
 800ce64:	80fb      	strh	r3, [r7, #6]
 800ce66:	e009      	b.n	800ce7c <Dsp_Delay_Init+0x20>
	{
		App_Dsp.Dsp_Data.DelayData[index] = 0x00;
 800ce68:	88fb      	ldrh	r3, [r7, #6]
 800ce6a:	4a08      	ldr	r2, [pc, #32]	; (800ce8c <Dsp_Delay_Init+0x30>)
 800ce6c:	f503 63d7 	add.w	r3, r3, #1720	; 0x6b8
 800ce70:	2100      	movs	r1, #0
 800ce72:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800ce76:	88fb      	ldrh	r3, [r7, #6]
 800ce78:	3301      	adds	r3, #1
 800ce7a:	80fb      	strh	r3, [r7, #6]
 800ce7c:	88fb      	ldrh	r3, [r7, #6]
 800ce7e:	2b08      	cmp	r3, #8
 800ce80:	d9f2      	bls.n	800ce68 <Dsp_Delay_Init+0xc>
	}
}
 800ce82:	bf00      	nop
 800ce84:	370c      	adds	r7, #12
 800ce86:	46bd      	mov	sp, r7
 800ce88:	bc80      	pop	{r7}
 800ce8a:	4770      	bx	lr
 800ce8c:	20003030 	.word	0x20003030

0800ce90 <Dsp_Delay>:
void Dsp_Delay(SCH_U8 Channel,SCH_U32 data)
{
 800ce90:	b580      	push	{r7, lr}
 800ce92:	b084      	sub	sp, #16
 800ce94:	af00      	add	r7, sp, #0
 800ce96:	4603      	mov	r3, r0
 800ce98:	6039      	str	r1, [r7, #0]
 800ce9a:	71fb      	strb	r3, [r7, #7]
	SCH_U8 buff[4] = {0x00, 0x00, 0x00, 0x00};
 800ce9c:	2300      	movs	r3, #0
 800ce9e:	60fb      	str	r3, [r7, #12]
	if(Channel > DSP_CHANNEL_CNT || Channel == 0x00)
 800cea0:	79fb      	ldrb	r3, [r7, #7]
 800cea2:	2b08      	cmp	r3, #8
 800cea4:	d824      	bhi.n	800cef0 <Dsp_Delay+0x60>
 800cea6:	79fb      	ldrb	r3, [r7, #7]
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	d021      	beq.n	800cef0 <Dsp_Delay+0x60>
		return;
	buff[0]=data>>24;
 800ceac:	683b      	ldr	r3, [r7, #0]
 800ceae:	0e1b      	lsrs	r3, r3, #24
 800ceb0:	b2db      	uxtb	r3, r3
 800ceb2:	733b      	strb	r3, [r7, #12]
	buff[1]=data>>16;
 800ceb4:	683b      	ldr	r3, [r7, #0]
 800ceb6:	0c1b      	lsrs	r3, r3, #16
 800ceb8:	b2db      	uxtb	r3, r3
 800ceba:	737b      	strb	r3, [r7, #13]
	buff[2]=data>>8;
 800cebc:	683b      	ldr	r3, [r7, #0]
 800cebe:	0a1b      	lsrs	r3, r3, #8
 800cec0:	b2db      	uxtb	r3, r3
 800cec2:	73bb      	strb	r3, [r7, #14]
	buff[3]=data;
 800cec4:	683b      	ldr	r3, [r7, #0]
 800cec6:	b2db      	uxtb	r3, r3
 800cec8:	73fb      	strb	r3, [r7, #15]
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, Delay_addr[Channel],   4, buff);
 800ceca:	79fb      	ldrb	r3, [r7, #7]
 800cecc:	4a0a      	ldr	r2, [pc, #40]	; (800cef8 <Dsp_Delay+0x68>)
 800cece:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800ced2:	f107 030c 	add.w	r3, r7, #12
 800ced6:	2204      	movs	r2, #4
 800ced8:	2000      	movs	r0, #0
 800ceda:	f000 fba1 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	App_Dsp.Dsp_Data.DelayData[Channel] = data;
 800cede:	79fb      	ldrb	r3, [r7, #7]
 800cee0:	683a      	ldr	r2, [r7, #0]
 800cee2:	b291      	uxth	r1, r2
 800cee4:	4a05      	ldr	r2, [pc, #20]	; (800cefc <Dsp_Delay+0x6c>)
 800cee6:	f503 63d7 	add.w	r3, r3, #1720	; 0x6b8
 800ceea:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800ceee:	e000      	b.n	800cef2 <Dsp_Delay+0x62>
		return;
 800cef0:	bf00      	nop
}
 800cef2:	3710      	adds	r7, #16
 800cef4:	46bd      	mov	sp, r7
 800cef6:	bd80      	pop	{r7, pc}
 800cef8:	08023640 	.word	0x08023640
 800cefc:	20003030 	.word	0x20003030

0800cf00 <Dsp_OutPutChl_Init>:
	MOD_BOARD1_NX1_1_6_MONOMUXSIGMA300NS6INDEX_ADDR,
	MOD_BOARD1_NX1_1_7_MONOMUXSIGMA300NS7INDEX_ADDR,
	MOD_BOARD1_NX1_1_8_MONOMUXSIGMA300NS8INDEX_ADDR
};
void Dsp_OutPutChl_Init(void)
{
 800cf00:	b480      	push	{r7}
 800cf02:	b083      	sub	sp, #12
 800cf04:	af00      	add	r7, sp, #0
	SCH_U16 index;
	for(index=1;index<(DSP_OUTPUT_CNT+1);index++)
 800cf06:	2301      	movs	r3, #1
 800cf08:	80fb      	strh	r3, [r7, #6]
 800cf0a:	e00a      	b.n	800cf22 <Dsp_OutPutChl_Init+0x22>
	{
		App_Dsp.Dsp_Data.OutPutChl[index] = (DSP_CHANNEL_T)index;
 800cf0c:	88fb      	ldrh	r3, [r7, #6]
 800cf0e:	88fa      	ldrh	r2, [r7, #6]
 800cf10:	b2d1      	uxtb	r1, r2
 800cf12:	4a08      	ldr	r2, [pc, #32]	; (800cf34 <Dsp_OutPutChl_Init+0x34>)
 800cf14:	4413      	add	r3, r2
 800cf16:	460a      	mov	r2, r1
 800cf18:	f883 2da1 	strb.w	r2, [r3, #3489]	; 0xda1
	for(index=1;index<(DSP_OUTPUT_CNT+1);index++)
 800cf1c:	88fb      	ldrh	r3, [r7, #6]
 800cf1e:	3301      	adds	r3, #1
 800cf20:	80fb      	strh	r3, [r7, #6]
 800cf22:	88fb      	ldrh	r3, [r7, #6]
 800cf24:	2b08      	cmp	r3, #8
 800cf26:	d9f1      	bls.n	800cf0c <Dsp_OutPutChl_Init+0xc>
	}
}
 800cf28:	bf00      	nop
 800cf2a:	370c      	adds	r7, #12
 800cf2c:	46bd      	mov	sp, r7
 800cf2e:	bc80      	pop	{r7}
 800cf30:	4770      	bx	lr
 800cf32:	bf00      	nop
 800cf34:	20003030 	.word	0x20003030

0800cf38 <Dsp_OutPutChl>:
void Dsp_OutPutChl(SCH_U8 OutPut,SCH_U8 data)
{
 800cf38:	b580      	push	{r7, lr}
 800cf3a:	b084      	sub	sp, #16
 800cf3c:	af00      	add	r7, sp, #0
 800cf3e:	4603      	mov	r3, r0
 800cf40:	460a      	mov	r2, r1
 800cf42:	71fb      	strb	r3, [r7, #7]
 800cf44:	4613      	mov	r3, r2
 800cf46:	71bb      	strb	r3, [r7, #6]
	SCH_U8 buff[4] = {0x00, 0x00, 0x00, 0x00};
 800cf48:	2300      	movs	r3, #0
 800cf4a:	60fb      	str	r3, [r7, #12]
	if(OutPut > DSP_OUTPUT_CNT || OutPut == 0x00)
 800cf4c:	79fb      	ldrb	r3, [r7, #7]
 800cf4e:	2b08      	cmp	r3, #8
 800cf50:	d825      	bhi.n	800cf9e <Dsp_OutPutChl+0x66>
 800cf52:	79fb      	ldrb	r3, [r7, #7]
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d022      	beq.n	800cf9e <Dsp_OutPutChl+0x66>
		return;
	buff[3] = LimitMaxMin(0 , data, DSP_CHANNEL_CNT);
 800cf58:	79bb      	ldrb	r3, [r7, #6]
 800cf5a:	2208      	movs	r2, #8
 800cf5c:	4619      	mov	r1, r3
 800cf5e:	2000      	movs	r0, #0
 800cf60:	f005 fa0a 	bl	8012378 <LimitMaxMin>
 800cf64:	4603      	mov	r3, r0
 800cf66:	b2db      	uxtb	r3, r3
 800cf68:	73fb      	strb	r3, [r7, #15]
	if(Sys.Dsp_Hardware_Mode == 1)///1708
 800cf6a:	4b0f      	ldr	r3, [pc, #60]	; (800cfa8 <Dsp_OutPutChl+0x70>)
 800cf6c:	785b      	ldrb	r3, [r3, #1]
 800cf6e:	2b01      	cmp	r3, #1
 800cf70:	d104      	bne.n	800cf7c <Dsp_OutPutChl+0x44>
		buff[3] = OutPut_Hardware_1708[buff[3]];
 800cf72:	7bfb      	ldrb	r3, [r7, #15]
 800cf74:	461a      	mov	r2, r3
 800cf76:	4b0d      	ldr	r3, [pc, #52]	; (800cfac <Dsp_OutPutChl+0x74>)
 800cf78:	5c9b      	ldrb	r3, [r3, r2]
 800cf7a:	73fb      	strb	r3, [r7, #15]
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, OutPutChl_addr[OutPut],  4, buff);
 800cf7c:	79fb      	ldrb	r3, [r7, #7]
 800cf7e:	4a0c      	ldr	r2, [pc, #48]	; (800cfb0 <Dsp_OutPutChl+0x78>)
 800cf80:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800cf84:	f107 030c 	add.w	r3, r7, #12
 800cf88:	2204      	movs	r2, #4
 800cf8a:	2000      	movs	r0, #0
 800cf8c:	f000 fb48 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	App_Dsp.Dsp_Data.OutPutChl[OutPut] = (DSP_CHANNEL_T)data;
 800cf90:	79fb      	ldrb	r3, [r7, #7]
 800cf92:	4a08      	ldr	r2, [pc, #32]	; (800cfb4 <Dsp_OutPutChl+0x7c>)
 800cf94:	4413      	add	r3, r2
 800cf96:	79ba      	ldrb	r2, [r7, #6]
 800cf98:	f883 2da1 	strb.w	r2, [r3, #3489]	; 0xda1
 800cf9c:	e000      	b.n	800cfa0 <Dsp_OutPutChl+0x68>
		return;
 800cf9e:	bf00      	nop
}
 800cfa0:	3710      	adds	r7, #16
 800cfa2:	46bd      	mov	sp, r7
 800cfa4:	bd80      	pop	{r7, pc}
 800cfa6:	bf00      	nop
 800cfa8:	200045a4 	.word	0x200045a4
 800cfac:	08023654 	.word	0x08023654
 800cfb0:	08023660 	.word	0x08023660
 800cfb4:	20003030 	.word	0x20003030

0800cfb8 <DspModeNameInit>:
	0x43,0x00,0x48,0x00,0x36,0x00,0x00,0x20,///CH6
	0x43,0x00,0x48,0x00,0x37,0x00,0x00,0x20,///CH7
	0x43,0x00,0x48,0x00,0x38,0x00,0x00,0x20,///CH8
};
void DspModeNameInit(void)
{
 800cfb8:	b580      	push	{r7, lr}
 800cfba:	b082      	sub	sp, #8
 800cfbc:	af00      	add	r7, sp, #0
	SCH_U8 index;
	for(index=0x00; index<DSP_MODE_CNT; index++)
 800cfbe:	2300      	movs	r3, #0
 800cfc0:	71fb      	strb	r3, [r7, #7]
 800cfc2:	e00e      	b.n	800cfe2 <DspModeNameInit+0x2a>
	{
		sch_memcpy(App_Dsp.Dsp_ModeName.Name[index],Default_ReName[0],DSP_NAME_SIZE);
 800cfc4:	79fb      	ldrb	r3, [r7, #7]
 800cfc6:	f203 13b5 	addw	r3, r3, #437	; 0x1b5
 800cfca:	00db      	lsls	r3, r3, #3
 800cfcc:	4a08      	ldr	r2, [pc, #32]	; (800cff0 <DspModeNameInit+0x38>)
 800cfce:	4413      	add	r3, r2
 800cfd0:	3308      	adds	r3, #8
 800cfd2:	2208      	movs	r2, #8
 800cfd4:	4907      	ldr	r1, [pc, #28]	; (800cff4 <DspModeNameInit+0x3c>)
 800cfd6:	4618      	mov	r0, r3
 800cfd8:	f005 f9fd 	bl	80123d6 <sch_memcpy>
	for(index=0x00; index<DSP_MODE_CNT; index++)
 800cfdc:	79fb      	ldrb	r3, [r7, #7]
 800cfde:	3301      	adds	r3, #1
 800cfe0:	71fb      	strb	r3, [r7, #7]
 800cfe2:	79fb      	ldrb	r3, [r7, #7]
 800cfe4:	2b07      	cmp	r3, #7
 800cfe6:	d9ed      	bls.n	800cfc4 <DspModeNameInit+0xc>
	}	
}
 800cfe8:	bf00      	nop
 800cfea:	3708      	adds	r7, #8
 800cfec:	46bd      	mov	sp, r7
 800cfee:	bd80      	pop	{r7, pc}
 800cff0:	20003030 	.word	0x20003030
 800cff4:	08023674 	.word	0x08023674

0800cff8 <Dsp_ReName_Init>:
void Dsp_ReName_Init(void)
{
 800cff8:	b580      	push	{r7, lr}
 800cffa:	b082      	sub	sp, #8
 800cffc:	af00      	add	r7, sp, #0
	SCH_U16 index;	
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800cffe:	2300      	movs	r3, #0
 800d000:	80fb      	strh	r3, [r7, #6]
 800d002:	e00f      	b.n	800d024 <Dsp_ReName_Init+0x2c>
	{
		sch_memcpy(App_Dsp.Dsp_Data.ReName[index],Default_ReName[index],DSP_NAME_SIZE);
 800d004:	88fb      	ldrh	r3, [r7, #6]
 800d006:	00db      	lsls	r3, r3, #3
 800d008:	4a0a      	ldr	r2, [pc, #40]	; (800d034 <Dsp_ReName_Init+0x3c>)
 800d00a:	4413      	add	r3, r2
 800d00c:	1d18      	adds	r0, r3, #4
 800d00e:	88fb      	ldrh	r3, [r7, #6]
 800d010:	00db      	lsls	r3, r3, #3
 800d012:	4a09      	ldr	r2, [pc, #36]	; (800d038 <Dsp_ReName_Init+0x40>)
 800d014:	4413      	add	r3, r2
 800d016:	2208      	movs	r2, #8
 800d018:	4619      	mov	r1, r3
 800d01a:	f005 f9dc 	bl	80123d6 <sch_memcpy>
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800d01e:	88fb      	ldrh	r3, [r7, #6]
 800d020:	3301      	adds	r3, #1
 800d022:	80fb      	strh	r3, [r7, #6]
 800d024:	88fb      	ldrh	r3, [r7, #6]
 800d026:	2b08      	cmp	r3, #8
 800d028:	d9ec      	bls.n	800d004 <Dsp_ReName_Init+0xc>
	}
}
 800d02a:	bf00      	nop
 800d02c:	3708      	adds	r7, #8
 800d02e:	46bd      	mov	sp, r7
 800d030:	bd80      	pop	{r7, pc}
 800d032:	bf00      	nop
 800d034:	20003030 	.word	0x20003030
 800d038:	08023674 	.word	0x08023674

0800d03c <DspDataInit>:
}
///==========================================================================================Unite END============

///=======================================================================================Dsp=======
void DspDataInit(SCH_BOOL MixEnable,SCH_BOOL SingleEnable)
{	
 800d03c:	b580      	push	{r7, lr}
 800d03e:	b082      	sub	sp, #8
 800d040:	af00      	add	r7, sp, #0
 800d042:	4603      	mov	r3, r0
 800d044:	460a      	mov	r2, r1
 800d046:	71fb      	strb	r3, [r7, #7]
 800d048:	4613      	mov	r3, r2
 800d04a:	71bb      	strb	r3, [r7, #6]
	Dsp_ReName_Init();
 800d04c:	f7ff ffd4 	bl	800cff8 <Dsp_ReName_Init>
	if(MixEnable)
 800d050:	79fb      	ldrb	r3, [r7, #7]
 800d052:	2b00      	cmp	r3, #0
 800d054:	d001      	beq.n	800d05a <DspDataInit+0x1e>
	{
		Dsp_Mix_Init();
 800d056:	f002 fb1d 	bl	800f694 <Dsp_Mix_Init>
	}
	Dsp_Filter_Init();
 800d05a:	f001 f853 	bl	800e104 <Dsp_Filter_Init>
	Dsp_EQ_Init();
 800d05e:	f000 fb35 	bl	800d6cc <Dsp_EQ_Init>
	Dsp_Delay_Init();
 800d062:	f7ff fefb 	bl	800ce5c <Dsp_Delay_Init>
	if(MixEnable)
 800d066:	79fb      	ldrb	r3, [r7, #7]
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d001      	beq.n	800d070 <DspDataInit+0x34>
	{
		Dsp_Single_Init();
 800d06c:	f002 fdb0 	bl	800fbd0 <Dsp_Single_Init>
	}
	Dsp_Mute_Init();
 800d070:	f002 fdd4 	bl	800fc1c <Dsp_Mute_Init>
	Dsp_OutPutChl_Init();
 800d074:	f7ff ff44 	bl	800cf00 <Dsp_OutPutChl_Init>
}
 800d078:	bf00      	nop
 800d07a:	3708      	adds	r7, #8
 800d07c:	46bd      	mov	sp, r7
 800d07e:	bd80      	pop	{r7, pc}

0800d080 <Dsp_Updata>:
void Dsp_Updata(SCH_BOOL MixEnable,SCH_BOOL SingleEnable)
{
 800d080:	b590      	push	{r4, r7, lr}
 800d082:	b085      	sub	sp, #20
 800d084:	af00      	add	r7, sp, #0
 800d086:	4603      	mov	r3, r0
 800d088:	460a      	mov	r2, r1
 800d08a:	71fb      	strb	r3, [r7, #7]
 800d08c:	4613      	mov	r3, r2
 800d08e:	71bb      	strb	r3, [r7, #6]
	SCH_U16 index,index0;
	AudioMute(HARDON);
 800d090:	2002      	movs	r0, #2
 800d092:	f004 f9a5 	bl	80113e0 <AudioMute>
	TurnOff_REM_EN;
	if(MixEnable)
 800d096:	79fb      	ldrb	r3, [r7, #7]
 800d098:	2b00      	cmp	r3, #0
 800d09a:	d017      	beq.n	800d0cc <Dsp_Updata+0x4c>
	{
		for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 800d09c:	2301      	movs	r3, #1
 800d09e:	81fb      	strh	r3, [r7, #14]
 800d0a0:	e011      	b.n	800d0c6 <Dsp_Updata+0x46>
		{
			Dsp_Mix_Mixer(index,&App_Dsp.Dsp_Data.MixData[index][1]);
 800d0a2:	89fb      	ldrh	r3, [r7, #14]
 800d0a4:	b2d8      	uxtb	r0, r3
 800d0a6:	89fa      	ldrh	r2, [r7, #14]
 800d0a8:	4613      	mov	r3, r2
 800d0aa:	009b      	lsls	r3, r3, #2
 800d0ac:	4413      	add	r3, r2
 800d0ae:	005b      	lsls	r3, r3, #1
 800d0b0:	4413      	add	r3, r2
 800d0b2:	3349      	adds	r3, #73	; 0x49
 800d0b4:	4a60      	ldr	r2, [pc, #384]	; (800d238 <Dsp_Updata+0x1b8>)
 800d0b6:	4413      	add	r3, r2
 800d0b8:	3304      	adds	r3, #4
 800d0ba:	4619      	mov	r1, r3
 800d0bc:	f002 fb2c 	bl	800f718 <Dsp_Mix_Mixer>
		for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 800d0c0:	89fb      	ldrh	r3, [r7, #14]
 800d0c2:	3301      	adds	r3, #1
 800d0c4:	81fb      	strh	r3, [r7, #14]
 800d0c6:	89fb      	ldrh	r3, [r7, #14]
 800d0c8:	2b08      	cmp	r3, #8
 800d0ca:	d9ea      	bls.n	800d0a2 <Dsp_Updata+0x22>
		}
	}
	Dsp_Mix_Input(150);
 800d0cc:	2096      	movs	r0, #150	; 0x96
 800d0ce:	f002 fb99 	bl	800f804 <Dsp_Mix_Input>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800d0d2:	2300      	movs	r3, #0
 800d0d4:	81fb      	strh	r3, [r7, #14]
 800d0d6:	e020      	b.n	800d11a <Dsp_Updata+0x9a>
	{
		FeedDog();
 800d0d8:	f004 fdec 	bl	8011cb4 <FeedDog>
		Dsp_GEN_Filter(index,HIGH_PASS_FILTER,&App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER]);
 800d0dc:	89fb      	ldrh	r3, [r7, #14]
 800d0de:	b2d8      	uxtb	r0, r3
 800d0e0:	89fa      	ldrh	r2, [r7, #14]
 800d0e2:	4613      	mov	r3, r2
 800d0e4:	005b      	lsls	r3, r3, #1
 800d0e6:	4413      	add	r3, r2
 800d0e8:	00db      	lsls	r3, r3, #3
 800d0ea:	33b0      	adds	r3, #176	; 0xb0
 800d0ec:	4a52      	ldr	r2, [pc, #328]	; (800d238 <Dsp_Updata+0x1b8>)
 800d0ee:	4413      	add	r3, r2
 800d0f0:	461a      	mov	r2, r3
 800d0f2:	2100      	movs	r1, #0
 800d0f4:	f001 ffac 	bl	800f050 <Dsp_GEN_Filter>
		Dsp_GEN_Filter(index,LOW_PASS_FILTER, &App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER]);
 800d0f8:	89fb      	ldrh	r3, [r7, #14]
 800d0fa:	b2d8      	uxtb	r0, r3
 800d0fc:	89fa      	ldrh	r2, [r7, #14]
 800d0fe:	4613      	mov	r3, r2
 800d100:	005b      	lsls	r3, r3, #1
 800d102:	4413      	add	r3, r2
 800d104:	00db      	lsls	r3, r3, #3
 800d106:	33bc      	adds	r3, #188	; 0xbc
 800d108:	4a4b      	ldr	r2, [pc, #300]	; (800d238 <Dsp_Updata+0x1b8>)
 800d10a:	4413      	add	r3, r2
 800d10c:	461a      	mov	r2, r3
 800d10e:	2101      	movs	r1, #1
 800d110:	f001 ff9e 	bl	800f050 <Dsp_GEN_Filter>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800d114:	89fb      	ldrh	r3, [r7, #14]
 800d116:	3301      	adds	r3, #1
 800d118:	81fb      	strh	r3, [r7, #14]
 800d11a:	89fb      	ldrh	r3, [r7, #14]
 800d11c:	2b07      	cmp	r3, #7
 800d11e:	d9db      	bls.n	800d0d8 <Dsp_Updata+0x58>
	}
	for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 800d120:	2301      	movs	r3, #1
 800d122:	81fb      	strh	r3, [r7, #14]
 800d124:	e00d      	b.n	800d142 <Dsp_Updata+0xc2>
	{
		Dsp_Delay(index,App_Dsp.Dsp_Data.DelayData[index]);
 800d126:	89fb      	ldrh	r3, [r7, #14]
 800d128:	b2d8      	uxtb	r0, r3
 800d12a:	89fb      	ldrh	r3, [r7, #14]
 800d12c:	4a42      	ldr	r2, [pc, #264]	; (800d238 <Dsp_Updata+0x1b8>)
 800d12e:	f503 63d7 	add.w	r3, r3, #1720	; 0x6b8
 800d132:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d136:	4619      	mov	r1, r3
 800d138:	f7ff feaa 	bl	800ce90 <Dsp_Delay>
	for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 800d13c:	89fb      	ldrh	r3, [r7, #14]
 800d13e:	3301      	adds	r3, #1
 800d140:	81fb      	strh	r3, [r7, #14]
 800d142:	89fb      	ldrh	r3, [r7, #14]
 800d144:	2b08      	cmp	r3, #8
 800d146:	d9ee      	bls.n	800d126 <Dsp_Updata+0xa6>
	}
	if(SingleEnable)
 800d148:	79bb      	ldrb	r3, [r7, #6]
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	d014      	beq.n	800d178 <Dsp_Updata+0xf8>
	{
		for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800d14e:	2300      	movs	r3, #0
 800d150:	81fb      	strh	r3, [r7, #14]
 800d152:	e00e      	b.n	800d172 <Dsp_Updata+0xf2>
		{
			Dsp_Single(index,App_Dsp.Dsp_Data.SingleData[index]);
 800d154:	89fb      	ldrh	r3, [r7, #14]
 800d156:	b2d8      	uxtb	r0, r3
 800d158:	89fb      	ldrh	r3, [r7, #14]
 800d15a:	4a37      	ldr	r2, [pc, #220]	; (800d238 <Dsp_Updata+0x1b8>)
 800d15c:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800d160:	005b      	lsls	r3, r3, #1
 800d162:	4413      	add	r3, r2
 800d164:	885b      	ldrh	r3, [r3, #2]
 800d166:	4619      	mov	r1, r3
 800d168:	f002 fdde 	bl	800fd28 <Dsp_Single>
		for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800d16c:	89fb      	ldrh	r3, [r7, #14]
 800d16e:	3301      	adds	r3, #1
 800d170:	81fb      	strh	r3, [r7, #14]
 800d172:	89fb      	ldrh	r3, [r7, #14]
 800d174:	2b08      	cmp	r3, #8
 800d176:	d9ed      	bls.n	800d154 <Dsp_Updata+0xd4>
		}
	}
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800d178:	2300      	movs	r3, #0
 800d17a:	81fb      	strh	r3, [r7, #14]
 800d17c:	e00c      	b.n	800d198 <Dsp_Updata+0x118>
	{
		Dsp_Mute_Direct(index,App_Dsp.Dsp_Data.Mute[index]);
 800d17e:	89fb      	ldrh	r3, [r7, #14]
 800d180:	b2d8      	uxtb	r0, r3
 800d182:	89fb      	ldrh	r3, [r7, #14]
 800d184:	4a2c      	ldr	r2, [pc, #176]	; (800d238 <Dsp_Updata+0x1b8>)
 800d186:	4413      	add	r3, r2
 800d188:	f893 3d98 	ldrb.w	r3, [r3, #3480]	; 0xd98
 800d18c:	4619      	mov	r1, r3
 800d18e:	f002 ff35 	bl	800fffc <Dsp_Mute_Direct>
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800d192:	89fb      	ldrh	r3, [r7, #14]
 800d194:	3301      	adds	r3, #1
 800d196:	81fb      	strh	r3, [r7, #14]
 800d198:	89fb      	ldrh	r3, [r7, #14]
 800d19a:	2b08      	cmp	r3, #8
 800d19c:	d9ef      	bls.n	800d17e <Dsp_Updata+0xfe>
	}
	for(index=0;index<(DSP_OUTPUT_CNT+1);index++)
 800d19e:	2300      	movs	r3, #0
 800d1a0:	81fb      	strh	r3, [r7, #14]
 800d1a2:	e00c      	b.n	800d1be <Dsp_Updata+0x13e>
	{
		Dsp_OutPutChl(index,App_Dsp.Dsp_Data.OutPutChl[index]);
 800d1a4:	89fb      	ldrh	r3, [r7, #14]
 800d1a6:	b2d8      	uxtb	r0, r3
 800d1a8:	89fb      	ldrh	r3, [r7, #14]
 800d1aa:	4a23      	ldr	r2, [pc, #140]	; (800d238 <Dsp_Updata+0x1b8>)
 800d1ac:	4413      	add	r3, r2
 800d1ae:	f893 3da1 	ldrb.w	r3, [r3, #3489]	; 0xda1
 800d1b2:	4619      	mov	r1, r3
 800d1b4:	f7ff fec0 	bl	800cf38 <Dsp_OutPutChl>
	for(index=0;index<(DSP_OUTPUT_CNT+1);index++)
 800d1b8:	89fb      	ldrh	r3, [r7, #14]
 800d1ba:	3301      	adds	r3, #1
 800d1bc:	81fb      	strh	r3, [r7, #14]
 800d1be:	89fb      	ldrh	r3, [r7, #14]
 800d1c0:	2b08      	cmp	r3, #8
 800d1c2:	d9ef      	bls.n	800d1a4 <Dsp_Updata+0x124>
	}
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800d1c4:	2300      	movs	r3, #0
 800d1c6:	81fb      	strh	r3, [r7, #14]
 800d1c8:	e025      	b.n	800d216 <Dsp_Updata+0x196>
	{
		for(index0=0;index0<EQ_NUM_CNT;index0++)
 800d1ca:	2300      	movs	r3, #0
 800d1cc:	81bb      	strh	r3, [r7, #12]
 800d1ce:	e01c      	b.n	800d20a <Dsp_Updata+0x18a>
		{
			FeedDog();
 800d1d0:	f004 fd70 	bl	8011cb4 <FeedDog>
			Dsp_EQ_Set(index,(EQ_NUM_T)index0,&App_Dsp.Dsp_Data.EQ_Data[index][index0]);
 800d1d4:	89fb      	ldrh	r3, [r7, #14]
 800d1d6:	b2d8      	uxtb	r0, r3
 800d1d8:	89bb      	ldrh	r3, [r7, #12]
 800d1da:	b2dc      	uxtb	r4, r3
 800d1dc:	89f9      	ldrh	r1, [r7, #14]
 800d1de:	89bb      	ldrh	r3, [r7, #12]
 800d1e0:	461a      	mov	r2, r3
 800d1e2:	0052      	lsls	r2, r2, #1
 800d1e4:	441a      	add	r2, r3
 800d1e6:	0093      	lsls	r3, r2, #2
 800d1e8:	461a      	mov	r2, r3
 800d1ea:	460b      	mov	r3, r1
 800d1ec:	005b      	lsls	r3, r3, #1
 800d1ee:	440b      	add	r3, r1
 800d1f0:	01db      	lsls	r3, r3, #7
 800d1f2:	4413      	add	r3, r2
 800d1f4:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 800d1f8:	4a0f      	ldr	r2, [pc, #60]	; (800d238 <Dsp_Updata+0x1b8>)
 800d1fa:	4413      	add	r3, r2
 800d1fc:	461a      	mov	r2, r3
 800d1fe:	4621      	mov	r1, r4
 800d200:	f000 fc7e 	bl	800db00 <Dsp_EQ_Set>
		for(index0=0;index0<EQ_NUM_CNT;index0++)
 800d204:	89bb      	ldrh	r3, [r7, #12]
 800d206:	3301      	adds	r3, #1
 800d208:	81bb      	strh	r3, [r7, #12]
 800d20a:	89bb      	ldrh	r3, [r7, #12]
 800d20c:	2b1f      	cmp	r3, #31
 800d20e:	d9df      	bls.n	800d1d0 <Dsp_Updata+0x150>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800d210:	89fb      	ldrh	r3, [r7, #14]
 800d212:	3301      	adds	r3, #1
 800d214:	81fb      	strh	r3, [r7, #14]
 800d216:	89fb      	ldrh	r3, [r7, #14]
 800d218:	2b07      	cmp	r3, #7
 800d21a:	d9d6      	bls.n	800d1ca <Dsp_Updata+0x14a>
		}
	}
	CheckVol();
 800d21c:	f002 fe50 	bl	800fec0 <CheckVol>
	if(SysPower.nPowerState == POWER_NORMAL_RUN)
 800d220:	4b06      	ldr	r3, [pc, #24]	; (800d23c <Dsp_Updata+0x1bc>)
 800d222:	781b      	ldrb	r3, [r3, #0]
 800d224:	2b06      	cmp	r3, #6
 800d226:	d102      	bne.n	800d22e <Dsp_Updata+0x1ae>
	{
		AudioMute(HARDOFF);
 800d228:	2003      	movs	r0, #3
 800d22a:	f004 f8d9 	bl	80113e0 <AudioMute>
		///TurnOn_REM_EN;
	}
}
 800d22e:	bf00      	nop
 800d230:	3714      	adds	r7, #20
 800d232:	46bd      	mov	sp, r7
 800d234:	bd90      	pop	{r4, r7, pc}
 800d236:	bf00      	nop
 800d238:	20003030 	.word	0x20003030
 800d23c:	20003e80 	.word	0x20003e80

0800d240 <Dsp_Data_Reset>:
///=======================================================================================Dsp END=======
void Dsp_Data_Reset(void)
{
 800d240:	b580      	push	{r7, lr}
 800d242:	af00      	add	r7, sp, #0
	App_Dsp.DspNum = 0x00;
 800d244:	4b0d      	ldr	r3, [pc, #52]	; (800d27c <Dsp_Data_Reset+0x3c>)
 800d246:	2200      	movs	r2, #0
 800d248:	f883 2df1 	strb.w	r2, [r3, #3569]	; 0xdf1
	Flash_Set_DspNum();
 800d24c:	f7ff fdc0 	bl	800cdd0 <Flash_Set_DspNum>
	DspDataInit(ENABLE,ENABLE);
 800d250:	2101      	movs	r1, #1
 800d252:	2001      	movs	r0, #1
 800d254:	f7ff fef2 	bl	800d03c <DspDataInit>
	Dsp_Updata(ENABLE,ENABLE);
 800d258:	2101      	movs	r1, #1
 800d25a:	2001      	movs	r0, #1
 800d25c:	f7ff ff10 	bl	800d080 <Dsp_Updata>
	PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
 800d260:	2200      	movs	r2, #0
 800d262:	210a      	movs	r1, #10
 800d264:	2003      	movs	r0, #3
 800d266:	f005 f8ef 	bl	8012448 <PostMessage>
	PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
 800d26a:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 800d26e:	210a      	movs	r1, #10
 800d270:	2003      	movs	r0, #3
 800d272:	f005 f8e9 	bl	8012448 <PostMessage>
}
 800d276:	bf00      	nop
 800d278:	bd80      	pop	{r7, pc}
 800d27a:	bf00      	nop
 800d27c:	20003030 	.word	0x20003030

0800d280 <Dsp_ON>:
	}
	PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
	PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
}
void Dsp_ON(void)
{
 800d280:	b580      	push	{r7, lr}
 800d282:	af00      	add	r7, sp, #0
	App_Dsp.DSP_Updata_State = Flash_TO_Curr;
 800d284:	4b11      	ldr	r3, [pc, #68]	; (800d2cc <Dsp_ON+0x4c>)
 800d286:	2202      	movs	r2, #2
 800d288:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
	App_Dsp.DspUpdataNum = App_Dsp.DspNum;
 800d28c:	4b0f      	ldr	r3, [pc, #60]	; (800d2cc <Dsp_ON+0x4c>)
 800d28e:	f893 2df1 	ldrb.w	r2, [r3, #3569]	; 0xdf1
 800d292:	4b0e      	ldr	r3, [pc, #56]	; (800d2cc <Dsp_ON+0x4c>)
 800d294:	f883 2df7 	strb.w	r2, [r3, #3575]	; 0xdf7
	PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x02,0x00));	
 800d298:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d29c:	210a      	movs	r1, #10
 800d29e:	2003      	movs	r0, #3
 800d2a0:	f005 f8d2 	bl	8012448 <PostMessage>
	
	Dsp_Mute(7,1);/*turn off channel 7,8*/
 800d2a4:	2101      	movs	r1, #1
 800d2a6:	2007      	movs	r0, #7
 800d2a8:	f002 fe86 	bl	800ffb8 <Dsp_Mute>
	Dsp_Mute(8,1);
 800d2ac:	2101      	movs	r1, #1
 800d2ae:	2008      	movs	r0, #8
 800d2b0:	f002 fe82 	bl	800ffb8 <Dsp_Mute>
	App_Dsp.Dsp_Data.Mute[7] = App_Dsp.Dsp_Data.Mute[8]=1;
 800d2b4:	4b05      	ldr	r3, [pc, #20]	; (800d2cc <Dsp_ON+0x4c>)
 800d2b6:	2201      	movs	r2, #1
 800d2b8:	f883 2da0 	strb.w	r2, [r3, #3488]	; 0xda0
 800d2bc:	4b03      	ldr	r3, [pc, #12]	; (800d2cc <Dsp_ON+0x4c>)
 800d2be:	f893 2da0 	ldrb.w	r2, [r3, #3488]	; 0xda0
 800d2c2:	4b02      	ldr	r3, [pc, #8]	; (800d2cc <Dsp_ON+0x4c>)
 800d2c4:	f883 2d9f 	strb.w	r2, [r3, #3487]	; 0xd9f
}
 800d2c8:	bf00      	nop
 800d2ca:	bd80      	pop	{r7, pc}
 800d2cc:	20003030 	.word	0x20003030

0800d2d0 <Dsp_OFF>:
void Dsp_OFF(void)
{
 800d2d0:	b580      	push	{r7, lr}
 800d2d2:	b082      	sub	sp, #8
 800d2d4:	af00      	add	r7, sp, #0
	SCH_U16 index;
	DspDataInit(DISABLE,DISABLE);
 800d2d6:	2100      	movs	r1, #0
 800d2d8:	2000      	movs	r0, #0
 800d2da:	f7ff feaf 	bl	800d03c <DspDataInit>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800d2de:	2300      	movs	r3, #0
 800d2e0:	80fb      	strh	r3, [r7, #6]
 800d2e2:	e016      	b.n	800d312 <Dsp_OFF+0x42>
	{
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].Other.byte = 0x00;
 800d2e4:	88fa      	ldrh	r2, [r7, #6]
 800d2e6:	4924      	ldr	r1, [pc, #144]	; (800d378 <Dsp_OFF+0xa8>)
 800d2e8:	4613      	mov	r3, r2
 800d2ea:	005b      	lsls	r3, r3, #1
 800d2ec:	4413      	add	r3, r2
 800d2ee:	00db      	lsls	r3, r3, #3
 800d2f0:	440b      	add	r3, r1
 800d2f2:	33b0      	adds	r3, #176	; 0xb0
 800d2f4:	2200      	movs	r2, #0
 800d2f6:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].Other.byte  = 0x00;
 800d2f8:	88fa      	ldrh	r2, [r7, #6]
 800d2fa:	491f      	ldr	r1, [pc, #124]	; (800d378 <Dsp_OFF+0xa8>)
 800d2fc:	4613      	mov	r3, r2
 800d2fe:	005b      	lsls	r3, r3, #1
 800d300:	4413      	add	r3, r2
 800d302:	00db      	lsls	r3, r3, #3
 800d304:	440b      	add	r3, r1
 800d306:	33bc      	adds	r3, #188	; 0xbc
 800d308:	2200      	movs	r2, #0
 800d30a:	701a      	strb	r2, [r3, #0]
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800d30c:	88fb      	ldrh	r3, [r7, #6]
 800d30e:	3301      	adds	r3, #1
 800d310:	80fb      	strh	r3, [r7, #6]
 800d312:	88fb      	ldrh	r3, [r7, #6]
 800d314:	2b07      	cmp	r3, #7
 800d316:	d9e5      	bls.n	800d2e4 <Dsp_OFF+0x14>
	}
	Dsp_Mute(7,0);/*turn off channel 7,8*/
 800d318:	2100      	movs	r1, #0
 800d31a:	2007      	movs	r0, #7
 800d31c:	f002 fe4c 	bl	800ffb8 <Dsp_Mute>
	Dsp_Mute(8,0);
 800d320:	2100      	movs	r1, #0
 800d322:	2008      	movs	r0, #8
 800d324:	f002 fe48 	bl	800ffb8 <Dsp_Mute>
	App_Dsp.Dsp_Data.Mute[7] = App_Dsp.Dsp_Data.Mute[8]=0;
 800d328:	4b13      	ldr	r3, [pc, #76]	; (800d378 <Dsp_OFF+0xa8>)
 800d32a:	2200      	movs	r2, #0
 800d32c:	f883 2da0 	strb.w	r2, [r3, #3488]	; 0xda0
 800d330:	4b11      	ldr	r3, [pc, #68]	; (800d378 <Dsp_OFF+0xa8>)
 800d332:	f893 2da0 	ldrb.w	r2, [r3, #3488]	; 0xda0
 800d336:	4b10      	ldr	r3, [pc, #64]	; (800d378 <Dsp_OFF+0xa8>)
 800d338:	f883 2d9f 	strb.w	r2, [r3, #3487]	; 0xd9f
	
	Dsp_Updata(DISABLE,DISABLE);
 800d33c:	2100      	movs	r1, #0
 800d33e:	2000      	movs	r0, #0
 800d340:	f7ff fe9e 	bl	800d080 <Dsp_Updata>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800d344:	2300      	movs	r3, #0
 800d346:	80fb      	strh	r3, [r7, #6]
 800d348:	e00c      	b.n	800d364 <Dsp_OFF+0x94>
	{
		FeedDog();
 800d34a:	f004 fcb3 	bl	8011cb4 <FeedDog>
		Dsp_EQ_Direct(index+1,SCH_ENABLE);
 800d34e:	88fb      	ldrh	r3, [r7, #6]
 800d350:	b2db      	uxtb	r3, r3
 800d352:	3301      	adds	r3, #1
 800d354:	b2db      	uxtb	r3, r3
 800d356:	2101      	movs	r1, #1
 800d358:	4618      	mov	r0, r3
 800d35a:	f000 fcd7 	bl	800dd0c <Dsp_EQ_Direct>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800d35e:	88fb      	ldrh	r3, [r7, #6]
 800d360:	3301      	adds	r3, #1
 800d362:	80fb      	strh	r3, [r7, #6]
 800d364:	88fb      	ldrh	r3, [r7, #6]
 800d366:	2b07      	cmp	r3, #7
 800d368:	d9ef      	bls.n	800d34a <Dsp_OFF+0x7a>
	}
	Dsp_Mix_Input(146);
 800d36a:	2092      	movs	r0, #146	; 0x92
 800d36c:	f002 fa4a 	bl	800f804 <Dsp_Mix_Input>
}
 800d370:	bf00      	nop
 800d372:	3708      	adds	r7, #8
 800d374:	46bd      	mov	sp, r7
 800d376:	bd80      	pop	{r7, pc}
 800d378:	20003030 	.word	0x20003030

0800d37c <Dsp_PowerOnInit>:
///=====================================================================================
void Dsp_PowerOnInit(void)
{
 800d37c:	b580      	push	{r7, lr}
 800d37e:	af00      	add	r7, sp, #0
	switch(App_Dsp.DspPwrState)
 800d380:	4b33      	ldr	r3, [pc, #204]	; (800d450 <Dsp_PowerOnInit+0xd4>)
 800d382:	f893 3df0 	ldrb.w	r3, [r3, #3568]	; 0xdf0
 800d386:	2b05      	cmp	r3, #5
 800d388:	d85c      	bhi.n	800d444 <Dsp_PowerOnInit+0xc8>
 800d38a:	a201      	add	r2, pc, #4	; (adr r2, 800d390 <Dsp_PowerOnInit+0x14>)
 800d38c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d390:	0800d445 	.word	0x0800d445
 800d394:	0800d3a9 	.word	0x0800d3a9
 800d398:	0800d3ed 	.word	0x0800d3ed
 800d39c:	0800d445 	.word	0x0800d445
 800d3a0:	0800d431 	.word	0x0800d431
 800d3a4:	0800d43b 	.word	0x0800d43b
	{
		case DSP_INIT_IDLE:
			break;
		case DSP_POWER_EN:
			default_download_IC_1();
 800d3a8:	f7ff fabc 	bl	800c924 <default_download_IC_1>
			Flash_Get_DspNum();
 800d3ac:	f7ff fcf8 	bl	800cda0 <Flash_Get_DspNum>
			if(App_Dsp.DspNum)
 800d3b0:	4b27      	ldr	r3, [pc, #156]	; (800d450 <Dsp_PowerOnInit+0xd4>)
 800d3b2:	f893 3df1 	ldrb.w	r3, [r3, #3569]	; 0xdf1
 800d3b6:	2b00      	cmp	r3, #0
 800d3b8:	d00a      	beq.n	800d3d0 <Dsp_PowerOnInit+0x54>
			{
				App_Dsp.DSP_Updata_State = Flash_TO_Curr;
 800d3ba:	4b25      	ldr	r3, [pc, #148]	; (800d450 <Dsp_PowerOnInit+0xd4>)
 800d3bc:	2202      	movs	r2, #2
 800d3be:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				App_Dsp.DspUpdataNum = App_Dsp.DspNum;
 800d3c2:	4b23      	ldr	r3, [pc, #140]	; (800d450 <Dsp_PowerOnInit+0xd4>)
 800d3c4:	f893 2df1 	ldrb.w	r2, [r3, #3569]	; 0xdf1
 800d3c8:	4b21      	ldr	r3, [pc, #132]	; (800d450 <Dsp_PowerOnInit+0xd4>)
 800d3ca:	f883 2df7 	strb.w	r2, [r3, #3575]	; 0xdf7
 800d3ce:	e008      	b.n	800d3e2 <Dsp_PowerOnInit+0x66>
			}
			else
			{
				Dsp_Updata(ENABLE,ENABLE);
 800d3d0:	2101      	movs	r1, #1
 800d3d2:	2001      	movs	r0, #1
 800d3d4:	f7ff fe54 	bl	800d080 <Dsp_Updata>
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
 800d3d8:	2200      	movs	r2, #0
 800d3da:	210a      	movs	r1, #10
 800d3dc:	2003      	movs	r0, #3
 800d3de:	f005 f833 	bl	8012448 <PostMessage>
			}
			App_Dsp.DspPwrState = DSP_INIT;
 800d3e2:	4b1b      	ldr	r3, [pc, #108]	; (800d450 <Dsp_PowerOnInit+0xd4>)
 800d3e4:	2202      	movs	r2, #2
 800d3e6:	f883 2df0 	strb.w	r2, [r3, #3568]	; 0xdf0
			break;
 800d3ea:	e02e      	b.n	800d44a <Dsp_PowerOnInit+0xce>
		case DSP_INIT:
			if(App_Dsp.DSP_Updata_State == UpData_Idle)
 800d3ec:	4b18      	ldr	r3, [pc, #96]	; (800d450 <Dsp_PowerOnInit+0xd4>)
 800d3ee:	f893 3df6 	ldrb.w	r3, [r3, #3574]	; 0xdf6
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	d128      	bne.n	800d448 <Dsp_PowerOnInit+0xcc>
			{
				App_Dsp.DSP_Updata_State = Load_Mode_Name;
 800d3f6:	4b16      	ldr	r3, [pc, #88]	; (800d450 <Dsp_PowerOnInit+0xd4>)
 800d3f8:	2205      	movs	r2, #5
 800d3fa:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				///PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
				if(/*BtSPPCONFlag || BtGATTCONFlag || */!PCSTATFlag)
 800d3fe:	4b15      	ldr	r3, [pc, #84]	; (800d454 <Dsp_PowerOnInit+0xd8>)
 800d400:	781b      	ldrb	r3, [r3, #0]
 800d402:	2b00      	cmp	r3, #0
 800d404:	d10f      	bne.n	800d426 <Dsp_PowerOnInit+0xaa>
				{
				PostMessage(BT_MODULE,M2A_SYS_CMD, M2A_MCU_VER);
 800d406:	2203      	movs	r2, #3
 800d408:	2101      	movs	r1, #1
 800d40a:	2003      	movs	r0, #3
 800d40c:	f005 f81c 	bl	8012448 <PostMessage>

				if(App_Dsp.DspNum==0x00)
 800d410:	4b0f      	ldr	r3, [pc, #60]	; (800d450 <Dsp_PowerOnInit+0xd4>)
 800d412:	f893 3df1 	ldrb.w	r3, [r3, #3569]	; 0xdf1
 800d416:	2b00      	cmp	r3, #0
 800d418:	d105      	bne.n	800d426 <Dsp_PowerOnInit+0xaa>
					PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
 800d41a:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 800d41e:	210a      	movs	r1, #10
 800d420:	2003      	movs	r0, #3
 800d422:	f005 f811 	bl	8012448 <PostMessage>
			  }
				App_Dsp.DspPwrState = DSP_NORMAL;
 800d426:	4b0a      	ldr	r3, [pc, #40]	; (800d450 <Dsp_PowerOnInit+0xd4>)
 800d428:	2203      	movs	r2, #3
 800d42a:	f883 2df0 	strb.w	r2, [r3, #3568]	; 0xdf0
			}
			break;
 800d42e:	e00b      	b.n	800d448 <Dsp_PowerOnInit+0xcc>
		case DSP_NORMAL:
			break; 
		case DSP_CLOSE:
			///App_Dsp.DSP_Updata_State = Store_Mode_Name;
			App_Dsp.DspPwrState = DSP_POWER_DIS;
 800d430:	4b07      	ldr	r3, [pc, #28]	; (800d450 <Dsp_PowerOnInit+0xd4>)
 800d432:	2205      	movs	r2, #5
 800d434:	f883 2df0 	strb.w	r2, [r3, #3568]	; 0xdf0
			break;
 800d438:	e007      	b.n	800d44a <Dsp_PowerOnInit+0xce>
		case DSP_POWER_DIS:
			App_Dsp.DspPwrState = DSP_INIT_IDLE;
 800d43a:	4b05      	ldr	r3, [pc, #20]	; (800d450 <Dsp_PowerOnInit+0xd4>)
 800d43c:	2200      	movs	r2, #0
 800d43e:	f883 2df0 	strb.w	r2, [r3, #3568]	; 0xdf0
			break;
 800d442:	e002      	b.n	800d44a <Dsp_PowerOnInit+0xce>
		default:break;
 800d444:	bf00      	nop
 800d446:	e000      	b.n	800d44a <Dsp_PowerOnInit+0xce>
			break;
 800d448:	bf00      	nop
	}
}
 800d44a:	bf00      	nop
 800d44c:	bd80      	pop	{r7, pc}
 800d44e:	bf00      	nop
 800d450:	20003030 	.word	0x20003030
 800d454:	20002879 	.word	0x20002879

0800d458 <DspInit>:
///==================================================================================
void DspInit(void)
{
 800d458:	b580      	push	{r7, lr}
 800d45a:	af00      	add	r7, sp, #0
	App_Dsp.DspNum = 0x00;
 800d45c:	4b0d      	ldr	r3, [pc, #52]	; (800d494 <DspInit+0x3c>)
 800d45e:	2200      	movs	r2, #0
 800d460:	f883 2df1 	strb.w	r2, [r3, #3569]	; 0xdf1
	App_Dsp.RequestEQ_Left = 0x0000;
 800d464:	4b0b      	ldr	r3, [pc, #44]	; (800d494 <DspInit+0x3c>)
 800d466:	2200      	movs	r2, #0
 800d468:	f8a3 2df2 	strh.w	r2, [r3, #3570]	; 0xdf2
	App_Dsp.RequestEQ_Right = 0x0000;
 800d46c:	4b09      	ldr	r3, [pc, #36]	; (800d494 <DspInit+0x3c>)
 800d46e:	2200      	movs	r2, #0
 800d470:	f8a3 2df4 	strh.w	r2, [r3, #3572]	; 0xdf4
	App_Dsp.DspPwrState = DSP_INIT_IDLE;
 800d474:	4b07      	ldr	r3, [pc, #28]	; (800d494 <DspInit+0x3c>)
 800d476:	2200      	movs	r2, #0
 800d478:	f883 2df0 	strb.w	r2, [r3, #3568]	; 0xdf0
	App_Dsp.DSP_Updata_State = UpData_Idle;
 800d47c:	4b05      	ldr	r3, [pc, #20]	; (800d494 <DspInit+0x3c>)
 800d47e:	2200      	movs	r2, #0
 800d480:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
	DspModeNameInit();
 800d484:	f7ff fd98 	bl	800cfb8 <DspModeNameInit>
	DspDataInit(ENABLE,ENABLE);
 800d488:	2101      	movs	r1, #1
 800d48a:	2001      	movs	r0, #1
 800d48c:	f7ff fdd6 	bl	800d03c <DspDataInit>
}
 800d490:	bf00      	nop
 800d492:	bd80      	pop	{r7, pc}
 800d494:	20003030 	.word	0x20003030

0800d498 <TASK_Dsp_Pro>:
///===================================================================================
void TASK_Dsp_Pro(void)
{
 800d498:	b580      	push	{r7, lr}
 800d49a:	af00      	add	r7, sp, #0
	Dsp_PowerOnInit();
 800d49c:	f7ff ff6e 	bl	800d37c <Dsp_PowerOnInit>
	Dsp_EQ_Left_Req();
 800d4a0:	f000 fc9c 	bl	800dddc <Dsp_EQ_Left_Req>
	Dsp_EQ_Right_Req();
 800d4a4:	f000 fd64 	bl	800df70 <Dsp_EQ_Right_Req>
	Dsp_StoreLoadPro();
 800d4a8:	f002 ffba 	bl	8010420 <Dsp_StoreLoadPro>
	Dsp_Info_Det();
 800d4ac:	f002 fb02 	bl	800fab4 <Dsp_Info_Det>
	///M2D_TxService();
}
 800d4b0:	bf00      	nop
 800d4b2:	bd80      	pop	{r7, pc}

0800d4b4 <DSP_IO_Init>:
**  Created on	: 20171220
**  Description	:
**  Return		: 
********************************************************************************/
void DSP_IO_Init(void)
{///===
 800d4b4:	b480      	push	{r7}
 800d4b6:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_DSP_RESET_CTL, GPIO_PinOutput);
	//GPIO_PinInit(GPIO_REM_EN_CTL,    GPIO_PinOutput);
	//GPIO_PinInit(SPI_DSP_SS,         GPIO_PinOutput);
	//DSP_SS_HIGH();
}
 800d4b8:	bf00      	nop
 800d4ba:	46bd      	mov	sp, r7
 800d4bc:	bc80      	pop	{r7}
 800d4be:	4770      	bx	lr

0800d4c0 <SIGMA_READ>:
**  Created on	: 20190402
**  Description	: 
**  Return		: 
********************************************************************************/
void SIGMA_READ(SCH_U8 devAddress, SCH_U16 address, SCH_U8 *pData)
{
 800d4c0:	b590      	push	{r4, r7, lr}
 800d4c2:	b085      	sub	sp, #20
 800d4c4:	af00      	add	r7, sp, #0
 800d4c6:	4603      	mov	r3, r0
 800d4c8:	603a      	str	r2, [r7, #0]
 800d4ca:	71fb      	strb	r3, [r7, #7]
 800d4cc:	460b      	mov	r3, r1
 800d4ce:	80bb      	strh	r3, [r7, #4]
	SCH_U8 length = 4;
 800d4d0:	2304      	movs	r3, #4
 800d4d2:	73fb      	strb	r3, [r7, #15]
	DSP_SS_LOW();
	SPI_RW(Spi_DSP,devAddress);
 800d4d4:	79fb      	ldrb	r3, [r7, #7]
 800d4d6:	4619      	mov	r1, r3
 800d4d8:	2000      	movs	r0, #0
 800d4da:	f004 fd1b 	bl	8011f14 <SPI_RW>
	SPI_RW(Spi_DSP,address>>8);
 800d4de:	88bb      	ldrh	r3, [r7, #4]
 800d4e0:	0a1b      	lsrs	r3, r3, #8
 800d4e2:	b29b      	uxth	r3, r3
 800d4e4:	b2db      	uxtb	r3, r3
 800d4e6:	4619      	mov	r1, r3
 800d4e8:	2000      	movs	r0, #0
 800d4ea:	f004 fd13 	bl	8011f14 <SPI_RW>
	SPI_RW(Spi_DSP,address);
 800d4ee:	88bb      	ldrh	r3, [r7, #4]
 800d4f0:	b2db      	uxtb	r3, r3
 800d4f2:	4619      	mov	r1, r3
 800d4f4:	2000      	movs	r0, #0
 800d4f6:	f004 fd0d 	bl	8011f14 <SPI_RW>
	while(length--)
 800d4fa:	e008      	b.n	800d50e <SIGMA_READ+0x4e>
	{
		*pData++ = SPI_RW(Spi_DSP,0xFF);
 800d4fc:	683c      	ldr	r4, [r7, #0]
 800d4fe:	1c63      	adds	r3, r4, #1
 800d500:	603b      	str	r3, [r7, #0]
 800d502:	21ff      	movs	r1, #255	; 0xff
 800d504:	2000      	movs	r0, #0
 800d506:	f004 fd05 	bl	8011f14 <SPI_RW>
 800d50a:	4603      	mov	r3, r0
 800d50c:	7023      	strb	r3, [r4, #0]
	while(length--)
 800d50e:	7bfb      	ldrb	r3, [r7, #15]
 800d510:	1e5a      	subs	r2, r3, #1
 800d512:	73fa      	strb	r2, [r7, #15]
 800d514:	2b00      	cmp	r3, #0
 800d516:	d1f1      	bne.n	800d4fc <SIGMA_READ+0x3c>
	}
	DSP_SS_HIGH();
}
 800d518:	bf00      	nop
 800d51a:	3714      	adds	r7, #20
 800d51c:	46bd      	mov	sp, r7
 800d51e:	bd90      	pop	{r4, r7, pc}

0800d520 <SIGMA_WRITE>:
void SIGMA_WRITE(SCH_U8 devAddress, SCH_U16 address, SCH_U8 *pData)
{
 800d520:	b580      	push	{r7, lr}
 800d522:	b084      	sub	sp, #16
 800d524:	af00      	add	r7, sp, #0
 800d526:	4603      	mov	r3, r0
 800d528:	603a      	str	r2, [r7, #0]
 800d52a:	71fb      	strb	r3, [r7, #7]
 800d52c:	460b      	mov	r3, r1
 800d52e:	80bb      	strh	r3, [r7, #4]
	SCH_U8 length = 4;
 800d530:	2304      	movs	r3, #4
 800d532:	73fb      	strb	r3, [r7, #15]
	DSP_SS_LOW();
	SPI_RW(Spi_DSP,devAddress);
 800d534:	79fb      	ldrb	r3, [r7, #7]
 800d536:	4619      	mov	r1, r3
 800d538:	2000      	movs	r0, #0
 800d53a:	f004 fceb 	bl	8011f14 <SPI_RW>
	SPI_RW(Spi_DSP,address>>8);
 800d53e:	88bb      	ldrh	r3, [r7, #4]
 800d540:	0a1b      	lsrs	r3, r3, #8
 800d542:	b29b      	uxth	r3, r3
 800d544:	b2db      	uxtb	r3, r3
 800d546:	4619      	mov	r1, r3
 800d548:	2000      	movs	r0, #0
 800d54a:	f004 fce3 	bl	8011f14 <SPI_RW>
	SPI_RW(Spi_DSP,address);
 800d54e:	88bb      	ldrh	r3, [r7, #4]
 800d550:	b2db      	uxtb	r3, r3
 800d552:	4619      	mov	r1, r3
 800d554:	2000      	movs	r0, #0
 800d556:	f004 fcdd 	bl	8011f14 <SPI_RW>
	while(length--)
 800d55a:	e007      	b.n	800d56c <SIGMA_WRITE+0x4c>
	{
		SPI_RW(Spi_DSP,*pData++);
 800d55c:	683b      	ldr	r3, [r7, #0]
 800d55e:	1c5a      	adds	r2, r3, #1
 800d560:	603a      	str	r2, [r7, #0]
 800d562:	781b      	ldrb	r3, [r3, #0]
 800d564:	4619      	mov	r1, r3
 800d566:	2000      	movs	r0, #0
 800d568:	f004 fcd4 	bl	8011f14 <SPI_RW>
	while(length--)
 800d56c:	7bfb      	ldrb	r3, [r7, #15]
 800d56e:	1e5a      	subs	r2, r3, #1
 800d570:	73fa      	strb	r2, [r7, #15]
 800d572:	2b00      	cmp	r3, #0
 800d574:	d1f2      	bne.n	800d55c <SIGMA_WRITE+0x3c>
	}
	DSP_SS_HIGH();
	SysWaitUs(50);
 800d576:	2032      	movs	r0, #50	; 0x32
 800d578:	f004 febe 	bl	80122f8 <SysWaitUs>
}
 800d57c:	bf00      	nop
 800d57e:	3710      	adds	r7, #16
 800d580:	46bd      	mov	sp, r7
 800d582:	bd80      	pop	{r7, pc}

0800d584 <SIGMA_SAFELOAD_WRITE_REGISTER>:
**  Created on	: 20190402
**  Description	: 
**  Return		: 
********************************************************************************/
void SIGMA_SAFELOAD_WRITE_REGISTER(SCH_U8 devAddress, SCH_U16 address, SCH_U16 length, SCH_U8 *pData)
{
 800d584:	b580      	push	{r7, lr}
 800d586:	b086      	sub	sp, #24
 800d588:	af00      	add	r7, sp, #0
 800d58a:	607b      	str	r3, [r7, #4]
 800d58c:	4603      	mov	r3, r0
 800d58e:	73fb      	strb	r3, [r7, #15]
 800d590:	460b      	mov	r3, r1
 800d592:	81bb      	strh	r3, [r7, #12]
 800d594:	4613      	mov	r3, r2
 800d596:	817b      	strh	r3, [r7, #10]
	SCH_U8 spiBuff[4];
	SCH_U8 index;
	for(index=0;index<length;index++)
 800d598:	2300      	movs	r3, #0
 800d59a:	75fb      	strb	r3, [r7, #23]
 800d59c:	e00f      	b.n	800d5be <SIGMA_SAFELOAD_WRITE_REGISTER+0x3a>
	{
		SIGMA_WRITE(devAddress,MOD_SAFELOADMODULE_DATA_SAFELOAD0_ADDR+index,  pData);
 800d59e:	7dfb      	ldrb	r3, [r7, #23]
 800d5a0:	b29b      	uxth	r3, r3
 800d5a2:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
 800d5a6:	b299      	uxth	r1, r3
 800d5a8:	7bfb      	ldrb	r3, [r7, #15]
 800d5aa:	687a      	ldr	r2, [r7, #4]
 800d5ac:	4618      	mov	r0, r3
 800d5ae:	f7ff ffb7 	bl	800d520 <SIGMA_WRITE>
		pData+=4;
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	3304      	adds	r3, #4
 800d5b6:	607b      	str	r3, [r7, #4]
	for(index=0;index<length;index++)
 800d5b8:	7dfb      	ldrb	r3, [r7, #23]
 800d5ba:	3301      	adds	r3, #1
 800d5bc:	75fb      	strb	r3, [r7, #23]
 800d5be:	7dfb      	ldrb	r3, [r7, #23]
 800d5c0:	b29b      	uxth	r3, r3
 800d5c2:	897a      	ldrh	r2, [r7, #10]
 800d5c4:	429a      	cmp	r2, r3
 800d5c6:	d8ea      	bhi.n	800d59e <SIGMA_SAFELOAD_WRITE_REGISTER+0x1a>
	}
	spiBuff[0] = 0x00;
 800d5c8:	2300      	movs	r3, #0
 800d5ca:	743b      	strb	r3, [r7, #16]
	spiBuff[1] = 0x00;
 800d5cc:	2300      	movs	r3, #0
 800d5ce:	747b      	strb	r3, [r7, #17]
	spiBuff[2] = address>>8;
 800d5d0:	89bb      	ldrh	r3, [r7, #12]
 800d5d2:	0a1b      	lsrs	r3, r3, #8
 800d5d4:	b29b      	uxth	r3, r3
 800d5d6:	b2db      	uxtb	r3, r3
 800d5d8:	74bb      	strb	r3, [r7, #18]
	spiBuff[3] = address;
 800d5da:	89bb      	ldrh	r3, [r7, #12]
 800d5dc:	b2db      	uxtb	r3, r3
 800d5de:	74fb      	strb	r3, [r7, #19]
	SIGMA_WRITE(devAddress,MOD_SAFELOADMODULE_ADDRESS_SAFELOAD_ADDR,spiBuff);
 800d5e0:	f107 0210 	add.w	r2, r7, #16
 800d5e4:	7bfb      	ldrb	r3, [r7, #15]
 800d5e6:	f246 0105 	movw	r1, #24581	; 0x6005
 800d5ea:	4618      	mov	r0, r3
 800d5ec:	f7ff ff98 	bl	800d520 <SIGMA_WRITE>
	spiBuff[0] = 0x00;
 800d5f0:	2300      	movs	r3, #0
 800d5f2:	743b      	strb	r3, [r7, #16]
	spiBuff[1] = 0x00;
 800d5f4:	2300      	movs	r3, #0
 800d5f6:	747b      	strb	r3, [r7, #17]
	spiBuff[2] = 0x00;
 800d5f8:	2300      	movs	r3, #0
 800d5fa:	74bb      	strb	r3, [r7, #18]
	spiBuff[3] = length;
 800d5fc:	897b      	ldrh	r3, [r7, #10]
 800d5fe:	b2db      	uxtb	r3, r3
 800d600:	74fb      	strb	r3, [r7, #19]
	SIGMA_WRITE(devAddress,MOD_SAFELOADMODULE_NUM_SAFELOAD_ADDR,spiBuff);
 800d602:	f107 0210 	add.w	r2, r7, #16
 800d606:	7bfb      	ldrb	r3, [r7, #15]
 800d608:	f246 0106 	movw	r1, #24582	; 0x6006
 800d60c:	4618      	mov	r0, r3
 800d60e:	f7ff ff87 	bl	800d520 <SIGMA_WRITE>
	SysWaitUs(50);
 800d612:	2032      	movs	r0, #50	; 0x32
 800d614:	f004 fe70 	bl	80122f8 <SysWaitUs>
}
 800d618:	bf00      	nop
 800d61a:	3718      	adds	r7, #24
 800d61c:	46bd      	mov	sp, r7
 800d61e:	bd80      	pop	{r7, pc}

0800d620 <SIGMA_WRITE_REGISTER_BLOCK>:
**  Created on	: 20190402
**  Description	: 
**  Return		: 
********************************************************************************/
void SIGMA_WRITE_REGISTER_BLOCK(SCH_U8 devAddress, SCH_U16 address, SCH_U16 length, const SCH_U8 *pData)
{
 800d620:	b580      	push	{r7, lr}
 800d622:	b084      	sub	sp, #16
 800d624:	af00      	add	r7, sp, #0
 800d626:	607b      	str	r3, [r7, #4]
 800d628:	4603      	mov	r3, r0
 800d62a:	73fb      	strb	r3, [r7, #15]
 800d62c:	460b      	mov	r3, r1
 800d62e:	81bb      	strh	r3, [r7, #12]
 800d630:	4613      	mov	r3, r2
 800d632:	817b      	strh	r3, [r7, #10]
	DSP_SS_LOW();
	SPI_RW(Spi_DSP,devAddress);
 800d634:	7bfb      	ldrb	r3, [r7, #15]
 800d636:	4619      	mov	r1, r3
 800d638:	2000      	movs	r0, #0
 800d63a:	f004 fc6b 	bl	8011f14 <SPI_RW>
	SPI_RW(Spi_DSP,address>>8);
 800d63e:	89bb      	ldrh	r3, [r7, #12]
 800d640:	0a1b      	lsrs	r3, r3, #8
 800d642:	b29b      	uxth	r3, r3
 800d644:	b2db      	uxtb	r3, r3
 800d646:	4619      	mov	r1, r3
 800d648:	2000      	movs	r0, #0
 800d64a:	f004 fc63 	bl	8011f14 <SPI_RW>
	SPI_RW(Spi_DSP,address);
 800d64e:	89bb      	ldrh	r3, [r7, #12]
 800d650:	b2db      	uxtb	r3, r3
 800d652:	4619      	mov	r1, r3
 800d654:	2000      	movs	r0, #0
 800d656:	f004 fc5d 	bl	8011f14 <SPI_RW>
	while(length--)
 800d65a:	e007      	b.n	800d66c <SIGMA_WRITE_REGISTER_BLOCK+0x4c>
	{
		SPI_RW(Spi_DSP,*pData++);
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	1c5a      	adds	r2, r3, #1
 800d660:	607a      	str	r2, [r7, #4]
 800d662:	781b      	ldrb	r3, [r3, #0]
 800d664:	4619      	mov	r1, r3
 800d666:	2000      	movs	r0, #0
 800d668:	f004 fc54 	bl	8011f14 <SPI_RW>
	while(length--)
 800d66c:	897b      	ldrh	r3, [r7, #10]
 800d66e:	1e5a      	subs	r2, r3, #1
 800d670:	817a      	strh	r2, [r7, #10]
 800d672:	2b00      	cmp	r3, #0
 800d674:	d1f2      	bne.n	800d65c <SIGMA_WRITE_REGISTER_BLOCK+0x3c>
	}
	DSP_SS_HIGH();
	SysWaitUs(500);
 800d676:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800d67a:	f004 fe3d 	bl	80122f8 <SysWaitUs>
}
 800d67e:	bf00      	nop
 800d680:	3710      	adds	r7, #16
 800d682:	46bd      	mov	sp, r7
 800d684:	bd80      	pop	{r7, pc}

0800d686 <SIGMA_WRITE_DELAY>:

void SIGMA_WRITE_DELAY(SCH_U8 devAddress, SCH_U16 length, const SCH_U8 *pData)
{
 800d686:	b580      	push	{r7, lr}
 800d688:	b082      	sub	sp, #8
 800d68a:	af00      	add	r7, sp, #0
 800d68c:	4603      	mov	r3, r0
 800d68e:	603a      	str	r2, [r7, #0]
 800d690:	71fb      	strb	r3, [r7, #7]
 800d692:	460b      	mov	r3, r1
 800d694:	80bb      	strh	r3, [r7, #4]
	DSP_SS_LOW();
	SPI_RW(Spi_DSP,devAddress);
 800d696:	79fb      	ldrb	r3, [r7, #7]
 800d698:	4619      	mov	r1, r3
 800d69a:	2000      	movs	r0, #0
 800d69c:	f004 fc3a 	bl	8011f14 <SPI_RW>
	while(length--)
 800d6a0:	e007      	b.n	800d6b2 <SIGMA_WRITE_DELAY+0x2c>
	{
		SPI_RW(Spi_DSP,*pData++);
 800d6a2:	683b      	ldr	r3, [r7, #0]
 800d6a4:	1c5a      	adds	r2, r3, #1
 800d6a6:	603a      	str	r2, [r7, #0]
 800d6a8:	781b      	ldrb	r3, [r3, #0]
 800d6aa:	4619      	mov	r1, r3
 800d6ac:	2000      	movs	r0, #0
 800d6ae:	f004 fc31 	bl	8011f14 <SPI_RW>
	while(length--)
 800d6b2:	88bb      	ldrh	r3, [r7, #4]
 800d6b4:	1e5a      	subs	r2, r3, #1
 800d6b6:	80ba      	strh	r2, [r7, #4]
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d1f2      	bne.n	800d6a2 <SIGMA_WRITE_DELAY+0x1c>
	}
	DSP_SS_HIGH();
	SysWaitUs(500);
 800d6bc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800d6c0:	f004 fe1a 	bl	80122f8 <SysWaitUs>
}
 800d6c4:	bf00      	nop
 800d6c6:	3708      	adds	r7, #8
 800d6c8:	46bd      	mov	sp, r7
 800d6ca:	bd80      	pop	{r7, pc}

0800d6cc <Dsp_EQ_Init>:
{
	  20,   25,   32,   40,   50,   63,   80,  100,  125,  160,  200,  250,  315,  400,  500, 630,
	 800, 1000, 1250, 1600, 2000, 2500, 3150, 4000, 5000, 6300, 8000,10000,12500,16000,20000
};
void Dsp_EQ_Init(void)
{
 800d6cc:	b490      	push	{r4, r7}
 800d6ce:	b082      	sub	sp, #8
 800d6d0:	af00      	add	r7, sp, #0
	SCH_U16 index,index0;
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800d6d2:	2300      	movs	r3, #0
 800d6d4:	80fb      	strh	r3, [r7, #6]
 800d6d6:	e091      	b.n	800d7fc <Dsp_EQ_Init+0x130>
	{
		for(index0=0;index0<EQ_NUM_CNT;index0++)
 800d6d8:	2300      	movs	r3, #0
 800d6da:	80bb      	strh	r3, [r7, #4]
 800d6dc:	e087      	b.n	800d7ee <Dsp_EQ_Init+0x122>
		{
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Other.byte = 0x00;
 800d6de:	88f9      	ldrh	r1, [r7, #6]
 800d6e0:	88bb      	ldrh	r3, [r7, #4]
 800d6e2:	484b      	ldr	r0, [pc, #300]	; (800d810 <Dsp_EQ_Init+0x144>)
 800d6e4:	461a      	mov	r2, r3
 800d6e6:	0052      	lsls	r2, r2, #1
 800d6e8:	441a      	add	r2, r3
 800d6ea:	0093      	lsls	r3, r2, #2
 800d6ec:	461a      	mov	r2, r3
 800d6ee:	460b      	mov	r3, r1
 800d6f0:	005b      	lsls	r3, r3, #1
 800d6f2:	440b      	add	r3, r1
 800d6f4:	01db      	lsls	r3, r3, #7
 800d6f6:	4413      	add	r3, r2
 800d6f8:	4403      	add	r3, r0
 800d6fa:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 800d6fe:	2200      	movs	r2, #0
 800d700:	701a      	strb	r2, [r3, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Other.bit.EN_DIS = 1;
 800d702:	88f9      	ldrh	r1, [r7, #6]
 800d704:	88bb      	ldrh	r3, [r7, #4]
 800d706:	4842      	ldr	r0, [pc, #264]	; (800d810 <Dsp_EQ_Init+0x144>)
 800d708:	461a      	mov	r2, r3
 800d70a:	0052      	lsls	r2, r2, #1
 800d70c:	441a      	add	r2, r3
 800d70e:	0093      	lsls	r3, r2, #2
 800d710:	461a      	mov	r2, r3
 800d712:	460b      	mov	r3, r1
 800d714:	005b      	lsls	r3, r3, #1
 800d716:	440b      	add	r3, r1
 800d718:	01db      	lsls	r3, r3, #7
 800d71a:	4413      	add	r3, r2
 800d71c:	4403      	add	r3, r0
 800d71e:	f503 72b8 	add.w	r2, r3, #368	; 0x170
 800d722:	7813      	ldrb	r3, [r2, #0]
 800d724:	f043 0301 	orr.w	r3, r3, #1
 800d728:	7013      	strb	r3, [r2, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].MODE0 = PEAKING_EQ;
 800d72a:	88f9      	ldrh	r1, [r7, #6]
 800d72c:	88bb      	ldrh	r3, [r7, #4]
 800d72e:	4838      	ldr	r0, [pc, #224]	; (800d810 <Dsp_EQ_Init+0x144>)
 800d730:	461a      	mov	r2, r3
 800d732:	0052      	lsls	r2, r2, #1
 800d734:	441a      	add	r2, r3
 800d736:	0093      	lsls	r3, r2, #2
 800d738:	461a      	mov	r2, r3
 800d73a:	460b      	mov	r3, r1
 800d73c:	005b      	lsls	r3, r3, #1
 800d73e:	440b      	add	r3, r1
 800d740:	01db      	lsls	r3, r3, #7
 800d742:	4413      	add	r3, r2
 800d744:	4403      	add	r3, r0
 800d746:	f203 1371 	addw	r3, r3, #369	; 0x171
 800d74a:	2200      	movs	r2, #0
 800d74c:	701a      	strb	r2, [r3, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Boost = DSP_BOOST_DEFAULT;
 800d74e:	88f9      	ldrh	r1, [r7, #6]
 800d750:	88bb      	ldrh	r3, [r7, #4]
 800d752:	482f      	ldr	r0, [pc, #188]	; (800d810 <Dsp_EQ_Init+0x144>)
 800d754:	461a      	mov	r2, r3
 800d756:	0052      	lsls	r2, r2, #1
 800d758:	441a      	add	r2, r3
 800d75a:	0093      	lsls	r3, r2, #2
 800d75c:	461a      	mov	r2, r3
 800d75e:	460b      	mov	r3, r1
 800d760:	005b      	lsls	r3, r3, #1
 800d762:	440b      	add	r3, r1
 800d764:	01db      	lsls	r3, r3, #7
 800d766:	4413      	add	r3, r2
 800d768:	4403      	add	r3, r0
 800d76a:	f503 73b9 	add.w	r3, r3, #370	; 0x172
 800d76e:	f44f 6216 	mov.w	r2, #2400	; 0x960
 800d772:	801a      	strh	r2, [r3, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Freq  = Default_Freq[index0];
 800d774:	88ba      	ldrh	r2, [r7, #4]
 800d776:	88f9      	ldrh	r1, [r7, #6]
 800d778:	88bb      	ldrh	r3, [r7, #4]
 800d77a:	4826      	ldr	r0, [pc, #152]	; (800d814 <Dsp_EQ_Init+0x148>)
 800d77c:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 800d780:	4c23      	ldr	r4, [pc, #140]	; (800d810 <Dsp_EQ_Init+0x144>)
 800d782:	461a      	mov	r2, r3
 800d784:	0052      	lsls	r2, r2, #1
 800d786:	441a      	add	r2, r3
 800d788:	0093      	lsls	r3, r2, #2
 800d78a:	461a      	mov	r2, r3
 800d78c:	460b      	mov	r3, r1
 800d78e:	005b      	lsls	r3, r3, #1
 800d790:	440b      	add	r3, r1
 800d792:	01db      	lsls	r3, r3, #7
 800d794:	4413      	add	r3, r2
 800d796:	4423      	add	r3, r4
 800d798:	f503 73ba 	add.w	r3, r3, #372	; 0x174
 800d79c:	6018      	str	r0, [r3, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Gain  = DSP_GAIN_DEFAULT;
 800d79e:	88f9      	ldrh	r1, [r7, #6]
 800d7a0:	88bb      	ldrh	r3, [r7, #4]
 800d7a2:	481b      	ldr	r0, [pc, #108]	; (800d810 <Dsp_EQ_Init+0x144>)
 800d7a4:	461a      	mov	r2, r3
 800d7a6:	0052      	lsls	r2, r2, #1
 800d7a8:	441a      	add	r2, r3
 800d7aa:	0093      	lsls	r3, r2, #2
 800d7ac:	461a      	mov	r2, r3
 800d7ae:	460b      	mov	r3, r1
 800d7b0:	005b      	lsls	r3, r3, #1
 800d7b2:	440b      	add	r3, r1
 800d7b4:	01db      	lsls	r3, r3, #7
 800d7b6:	4413      	add	r3, r2
 800d7b8:	4403      	add	r3, r0
 800d7ba:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800d7be:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800d7c2:	801a      	strh	r2, [r3, #0]
			App_Dsp.Dsp_Data.EQ_Data[index][index0].Q_Factor  = DSP_Q_FACTOR_DEFAULT;
 800d7c4:	88f9      	ldrh	r1, [r7, #6]
 800d7c6:	88bb      	ldrh	r3, [r7, #4]
 800d7c8:	4811      	ldr	r0, [pc, #68]	; (800d810 <Dsp_EQ_Init+0x144>)
 800d7ca:	461a      	mov	r2, r3
 800d7cc:	0052      	lsls	r2, r2, #1
 800d7ce:	441a      	add	r2, r3
 800d7d0:	0093      	lsls	r3, r2, #2
 800d7d2:	461a      	mov	r2, r3
 800d7d4:	460b      	mov	r3, r1
 800d7d6:	005b      	lsls	r3, r3, #1
 800d7d8:	440b      	add	r3, r1
 800d7da:	01db      	lsls	r3, r3, #7
 800d7dc:	4413      	add	r3, r2
 800d7de:	4403      	add	r3, r0
 800d7e0:	f503 73bd 	add.w	r3, r3, #378	; 0x17a
 800d7e4:	228d      	movs	r2, #141	; 0x8d
 800d7e6:	801a      	strh	r2, [r3, #0]
		for(index0=0;index0<EQ_NUM_CNT;index0++)
 800d7e8:	88bb      	ldrh	r3, [r7, #4]
 800d7ea:	3301      	adds	r3, #1
 800d7ec:	80bb      	strh	r3, [r7, #4]
 800d7ee:	88bb      	ldrh	r3, [r7, #4]
 800d7f0:	2b1f      	cmp	r3, #31
 800d7f2:	f67f af74 	bls.w	800d6de <Dsp_EQ_Init+0x12>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800d7f6:	88fb      	ldrh	r3, [r7, #6]
 800d7f8:	3301      	adds	r3, #1
 800d7fa:	80fb      	strh	r3, [r7, #6]
 800d7fc:	88fb      	ldrh	r3, [r7, #6]
 800d7fe:	2b07      	cmp	r3, #7
 800d800:	f67f af6a 	bls.w	800d6d8 <Dsp_EQ_Init+0xc>
		}
	}
}
 800d804:	bf00      	nop
 800d806:	3708      	adds	r7, #8
 800d808:	46bd      	mov	sp, r7
 800d80a:	bc90      	pop	{r4, r7}
 800d80c:	4770      	bx	lr
 800d80e:	bf00      	nop
 800d810:	20003030 	.word	0x20003030
 800d814:	080236bc 	.word	0x080236bc

0800d818 <EQ_Algorithm>:
	MOD_EQ_6_MIDFILTER1_ALG0_STAGE0_B2_ADDR,  MOD_EQ_6_MIDFILTER1_2_ALG0_STAGE0_B2_ADDR,
	MOD_EQ_7_MIDFILTER1_ALG0_STAGE0_B2_ADDR,  MOD_EQ_7_MIDFILTER1_2_ALG0_STAGE0_B2_ADDR,
	MOD_EQ_8_MIDFILTER1_ALG0_STAGE0_B2_ADDR,  MOD_EQ_8_MIDFILTER1_2_ALG0_STAGE0_B2_ADDR
};
void EQ_Algorithm(double *buff_double, SCH_U32 Boost,SCH_U32 Freq,SCH_U16 Gain,SCH_U16 Q_Factor)
{
 800d818:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d81c:	b097      	sub	sp, #92	; 0x5c
 800d81e:	af00      	add	r7, sp, #0
 800d820:	60f8      	str	r0, [r7, #12]
 800d822:	60b9      	str	r1, [r7, #8]
 800d824:	607a      	str	r2, [r7, #4]
 800d826:	807b      	strh	r3, [r7, #2]
	double gain,Q,boost,f0;
	double A,w0,alpha,gainLinear;
	double a0;
	gain = ((double)Gain-1500)/100;
 800d828:	887b      	ldrh	r3, [r7, #2]
 800d82a:	4618      	mov	r0, r3
 800d82c:	f7f2 fe42 	bl	80004b4 <__aeabi_ui2d>
 800d830:	a3a9      	add	r3, pc, #676	; (adr r3, 800dad8 <EQ_Algorithm+0x2c0>)
 800d832:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d836:	f7f2 fcff 	bl	8000238 <__aeabi_dsub>
 800d83a:	4603      	mov	r3, r0
 800d83c:	460c      	mov	r4, r1
 800d83e:	4618      	mov	r0, r3
 800d840:	4621      	mov	r1, r4
 800d842:	f04f 0200 	mov.w	r2, #0
 800d846:	4ba6      	ldr	r3, [pc, #664]	; (800dae0 <EQ_Algorithm+0x2c8>)
 800d848:	f7f2 ffd8 	bl	80007fc <__aeabi_ddiv>
 800d84c:	4603      	mov	r3, r0
 800d84e:	460c      	mov	r4, r1
 800d850:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
	Q = (double)Q_Factor/100;
 800d854:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800d858:	4618      	mov	r0, r3
 800d85a:	f7f2 fe2b 	bl	80004b4 <__aeabi_ui2d>
 800d85e:	f04f 0200 	mov.w	r2, #0
 800d862:	4b9f      	ldr	r3, [pc, #636]	; (800dae0 <EQ_Algorithm+0x2c8>)
 800d864:	f7f2 ffca 	bl	80007fc <__aeabi_ddiv>
 800d868:	4603      	mov	r3, r0
 800d86a:	460c      	mov	r4, r1
 800d86c:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	boost = ((double)Boost-2400)/100;
 800d870:	68b8      	ldr	r0, [r7, #8]
 800d872:	f7f2 fe1f 	bl	80004b4 <__aeabi_ui2d>
 800d876:	f04f 0200 	mov.w	r2, #0
 800d87a:	4b9a      	ldr	r3, [pc, #616]	; (800dae4 <EQ_Algorithm+0x2cc>)
 800d87c:	f7f2 fcdc 	bl	8000238 <__aeabi_dsub>
 800d880:	4603      	mov	r3, r0
 800d882:	460c      	mov	r4, r1
 800d884:	4618      	mov	r0, r3
 800d886:	4621      	mov	r1, r4
 800d888:	f04f 0200 	mov.w	r2, #0
 800d88c:	4b94      	ldr	r3, [pc, #592]	; (800dae0 <EQ_Algorithm+0x2c8>)
 800d88e:	f7f2 ffb5 	bl	80007fc <__aeabi_ddiv>
 800d892:	4603      	mov	r3, r0
 800d894:	460c      	mov	r4, r1
 800d896:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	f0 = Freq;
 800d89a:	6878      	ldr	r0, [r7, #4]
 800d89c:	f7f2 fe0a 	bl	80004b4 <__aeabi_ui2d>
 800d8a0:	4603      	mov	r3, r0
 800d8a2:	460c      	mov	r4, r1
 800d8a4:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	A = pow(10,(boost/40));	
 800d8a8:	f04f 0200 	mov.w	r2, #0
 800d8ac:	4b8e      	ldr	r3, [pc, #568]	; (800dae8 <EQ_Algorithm+0x2d0>)
 800d8ae:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800d8b2:	f7f2 ffa3 	bl	80007fc <__aeabi_ddiv>
 800d8b6:	4603      	mov	r3, r0
 800d8b8:	460c      	mov	r4, r1
 800d8ba:	461a      	mov	r2, r3
 800d8bc:	4623      	mov	r3, r4
 800d8be:	f04f 0000 	mov.w	r0, #0
 800d8c2:	498a      	ldr	r1, [pc, #552]	; (800daec <EQ_Algorithm+0x2d4>)
 800d8c4:	f006 faf0 	bl	8013ea8 <pow>
 800d8c8:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
	w0 = 2 * pi * f0 /Fs;
 800d8cc:	4b88      	ldr	r3, [pc, #544]	; (800daf0 <EQ_Algorithm+0x2d8>)
 800d8ce:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d8d2:	4602      	mov	r2, r0
 800d8d4:	460b      	mov	r3, r1
 800d8d6:	f7f2 fcb1 	bl	800023c <__adddf3>
 800d8da:	4603      	mov	r3, r0
 800d8dc:	460c      	mov	r4, r1
 800d8de:	4618      	mov	r0, r3
 800d8e0:	4621      	mov	r1, r4
 800d8e2:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800d8e6:	f7f2 fe5f 	bl	80005a8 <__aeabi_dmul>
 800d8ea:	4603      	mov	r3, r0
 800d8ec:	460c      	mov	r4, r1
 800d8ee:	4618      	mov	r0, r3
 800d8f0:	4621      	mov	r1, r4
 800d8f2:	4b80      	ldr	r3, [pc, #512]	; (800daf4 <EQ_Algorithm+0x2dc>)
 800d8f4:	cb18      	ldmia	r3, {r3, r4}
 800d8f6:	461a      	mov	r2, r3
 800d8f8:	4623      	mov	r3, r4
 800d8fa:	f7f2 ff7f 	bl	80007fc <__aeabi_ddiv>
 800d8fe:	4603      	mov	r3, r0
 800d900:	460c      	mov	r4, r1
 800d902:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	alpha = sin(w0) / (2*Q);
 800d906:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800d90a:	f006 fa93 	bl	8013e34 <sin>
 800d90e:	4680      	mov	r8, r0
 800d910:	4689      	mov	r9, r1
 800d912:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800d916:	4602      	mov	r2, r0
 800d918:	460b      	mov	r3, r1
 800d91a:	f7f2 fc8f 	bl	800023c <__adddf3>
 800d91e:	4603      	mov	r3, r0
 800d920:	460c      	mov	r4, r1
 800d922:	461a      	mov	r2, r3
 800d924:	4623      	mov	r3, r4
 800d926:	4640      	mov	r0, r8
 800d928:	4649      	mov	r1, r9
 800d92a:	f7f2 ff67 	bl	80007fc <__aeabi_ddiv>
 800d92e:	4603      	mov	r3, r0
 800d930:	460c      	mov	r4, r1
 800d932:	e9c7 3408 	strd	r3, r4, [r7, #32]
	gainLinear = pow(10,(gain/20));
 800d936:	f04f 0200 	mov.w	r2, #0
 800d93a:	4b6f      	ldr	r3, [pc, #444]	; (800daf8 <EQ_Algorithm+0x2e0>)
 800d93c:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800d940:	f7f2 ff5c 	bl	80007fc <__aeabi_ddiv>
 800d944:	4603      	mov	r3, r0
 800d946:	460c      	mov	r4, r1
 800d948:	461a      	mov	r2, r3
 800d94a:	4623      	mov	r3, r4
 800d94c:	f04f 0000 	mov.w	r0, #0
 800d950:	4966      	ldr	r1, [pc, #408]	; (800daec <EQ_Algorithm+0x2d4>)
 800d952:	f006 faa9 	bl	8013ea8 <pow>
 800d956:	e9c7 0106 	strd	r0, r1, [r7, #24]
	a0 = 1 + alpha / A;
 800d95a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800d95e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800d962:	f7f2 ff4b 	bl	80007fc <__aeabi_ddiv>
 800d966:	4603      	mov	r3, r0
 800d968:	460c      	mov	r4, r1
 800d96a:	4618      	mov	r0, r3
 800d96c:	4621      	mov	r1, r4
 800d96e:	f04f 0200 	mov.w	r2, #0
 800d972:	4b62      	ldr	r3, [pc, #392]	; (800dafc <EQ_Algorithm+0x2e4>)
 800d974:	f7f2 fc62 	bl	800023c <__adddf3>
 800d978:	4603      	mov	r3, r0
 800d97a:	460c      	mov	r4, r1
 800d97c:	e9c7 3404 	strd	r3, r4, [r7, #16]
	*buff_double++ = ((1 - alpha * A) * gainLinear) / a0;     ///b2
 800d980:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800d984:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800d988:	f7f2 fe0e 	bl	80005a8 <__aeabi_dmul>
 800d98c:	4603      	mov	r3, r0
 800d98e:	460c      	mov	r4, r1
 800d990:	461a      	mov	r2, r3
 800d992:	4623      	mov	r3, r4
 800d994:	f04f 0000 	mov.w	r0, #0
 800d998:	4958      	ldr	r1, [pc, #352]	; (800dafc <EQ_Algorithm+0x2e4>)
 800d99a:	f7f2 fc4d 	bl	8000238 <__aeabi_dsub>
 800d99e:	4603      	mov	r3, r0
 800d9a0:	460c      	mov	r4, r1
 800d9a2:	4618      	mov	r0, r3
 800d9a4:	4621      	mov	r1, r4
 800d9a6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d9aa:	f7f2 fdfd 	bl	80005a8 <__aeabi_dmul>
 800d9ae:	4603      	mov	r3, r0
 800d9b0:	460c      	mov	r4, r1
 800d9b2:	4618      	mov	r0, r3
 800d9b4:	4621      	mov	r1, r4
 800d9b6:	68fc      	ldr	r4, [r7, #12]
 800d9b8:	f104 0308 	add.w	r3, r4, #8
 800d9bc:	60fb      	str	r3, [r7, #12]
 800d9be:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800d9c2:	f7f2 ff1b 	bl	80007fc <__aeabi_ddiv>
 800d9c6:	4602      	mov	r2, r0
 800d9c8:	460b      	mov	r3, r1
 800d9ca:	e9c4 2300 	strd	r2, r3, [r4]
	*buff_double++ = (-(2 * cos(w0)) * gainLinear) / a0;    ///b1
 800d9ce:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800d9d2:	f006 f9f9 	bl	8013dc8 <cos>
 800d9d6:	4602      	mov	r2, r0
 800d9d8:	460b      	mov	r3, r1
 800d9da:	f7f2 fc2f 	bl	800023c <__adddf3>
 800d9de:	4603      	mov	r3, r0
 800d9e0:	460c      	mov	r4, r1
 800d9e2:	461d      	mov	r5, r3
 800d9e4:	f084 4600 	eor.w	r6, r4, #2147483648	; 0x80000000
 800d9e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d9ec:	4628      	mov	r0, r5
 800d9ee:	4631      	mov	r1, r6
 800d9f0:	f7f2 fdda 	bl	80005a8 <__aeabi_dmul>
 800d9f4:	4603      	mov	r3, r0
 800d9f6:	460c      	mov	r4, r1
 800d9f8:	4618      	mov	r0, r3
 800d9fa:	4621      	mov	r1, r4
 800d9fc:	68fc      	ldr	r4, [r7, #12]
 800d9fe:	f104 0308 	add.w	r3, r4, #8
 800da02:	60fb      	str	r3, [r7, #12]
 800da04:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800da08:	f7f2 fef8 	bl	80007fc <__aeabi_ddiv>
 800da0c:	4602      	mov	r2, r0
 800da0e:	460b      	mov	r3, r1
 800da10:	e9c4 2300 	strd	r2, r3, [r4]
	*buff_double++ = ((1 + alpha *A) * gainLinear) / a0;     ///b0
 800da14:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800da18:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800da1c:	f7f2 fdc4 	bl	80005a8 <__aeabi_dmul>
 800da20:	4603      	mov	r3, r0
 800da22:	460c      	mov	r4, r1
 800da24:	4618      	mov	r0, r3
 800da26:	4621      	mov	r1, r4
 800da28:	f04f 0200 	mov.w	r2, #0
 800da2c:	4b33      	ldr	r3, [pc, #204]	; (800dafc <EQ_Algorithm+0x2e4>)
 800da2e:	f7f2 fc05 	bl	800023c <__adddf3>
 800da32:	4603      	mov	r3, r0
 800da34:	460c      	mov	r4, r1
 800da36:	4618      	mov	r0, r3
 800da38:	4621      	mov	r1, r4
 800da3a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800da3e:	f7f2 fdb3 	bl	80005a8 <__aeabi_dmul>
 800da42:	4603      	mov	r3, r0
 800da44:	460c      	mov	r4, r1
 800da46:	4618      	mov	r0, r3
 800da48:	4621      	mov	r1, r4
 800da4a:	68fc      	ldr	r4, [r7, #12]
 800da4c:	f104 0308 	add.w	r3, r4, #8
 800da50:	60fb      	str	r3, [r7, #12]
 800da52:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800da56:	f7f2 fed1 	bl	80007fc <__aeabi_ddiv>
 800da5a:	4602      	mov	r2, r0
 800da5c:	460b      	mov	r3, r1
 800da5e:	e9c4 2300 	strd	r2, r3, [r4]
	*buff_double++ = (alpha /A - 1) / a0;                    ///a2
 800da62:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800da66:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800da6a:	f7f2 fec7 	bl	80007fc <__aeabi_ddiv>
 800da6e:	4603      	mov	r3, r0
 800da70:	460c      	mov	r4, r1
 800da72:	4618      	mov	r0, r3
 800da74:	4621      	mov	r1, r4
 800da76:	f04f 0200 	mov.w	r2, #0
 800da7a:	4b20      	ldr	r3, [pc, #128]	; (800dafc <EQ_Algorithm+0x2e4>)
 800da7c:	f7f2 fbdc 	bl	8000238 <__aeabi_dsub>
 800da80:	4603      	mov	r3, r0
 800da82:	460c      	mov	r4, r1
 800da84:	4618      	mov	r0, r3
 800da86:	4621      	mov	r1, r4
 800da88:	68fc      	ldr	r4, [r7, #12]
 800da8a:	f104 0308 	add.w	r3, r4, #8
 800da8e:	60fb      	str	r3, [r7, #12]
 800da90:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800da94:	f7f2 feb2 	bl	80007fc <__aeabi_ddiv>
 800da98:	4602      	mov	r2, r0
 800da9a:	460b      	mov	r3, r1
 800da9c:	e9c4 2300 	strd	r2, r3, [r4]
	*buff_double   = (2 * cos(w0)) / a0;                     ////a1
 800daa0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800daa4:	f006 f990 	bl	8013dc8 <cos>
 800daa8:	4602      	mov	r2, r0
 800daaa:	460b      	mov	r3, r1
 800daac:	f7f2 fbc6 	bl	800023c <__adddf3>
 800dab0:	4603      	mov	r3, r0
 800dab2:	460c      	mov	r4, r1
 800dab4:	4618      	mov	r0, r3
 800dab6:	4621      	mov	r1, r4
 800dab8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800dabc:	f7f2 fe9e 	bl	80007fc <__aeabi_ddiv>
 800dac0:	4603      	mov	r3, r0
 800dac2:	460c      	mov	r4, r1
 800dac4:	68fa      	ldr	r2, [r7, #12]
 800dac6:	e9c2 3400 	strd	r3, r4, [r2]
}
 800daca:	bf00      	nop
 800dacc:	375c      	adds	r7, #92	; 0x5c
 800dace:	46bd      	mov	sp, r7
 800dad0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dad4:	f3af 8000 	nop.w
 800dad8:	00000000 	.word	0x00000000
 800dadc:	40977000 	.word	0x40977000
 800dae0:	40590000 	.word	0x40590000
 800dae4:	40a2c000 	.word	0x40a2c000
 800dae8:	40440000 	.word	0x40440000
 800daec:	40240000 	.word	0x40240000
 800daf0:	08023638 	.word	0x08023638
 800daf4:	08023630 	.word	0x08023630
 800daf8:	40340000 	.word	0x40340000
 800dafc:	3ff00000 	.word	0x3ff00000

0800db00 <Dsp_EQ_Set>:
SCH_BOOL Dsp_EQ_Set(SCH_U8 Channel,EQ_NUM_T EQ_NUM,EQ_T *P_EQ)
{
 800db00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db04:	b097      	sub	sp, #92	; 0x5c
 800db06:	af02      	add	r7, sp, #8
 800db08:	4603      	mov	r3, r0
 800db0a:	603a      	str	r2, [r7, #0]
 800db0c:	71fb      	strb	r3, [r7, #7]
 800db0e:	460b      	mov	r3, r1
 800db10:	71bb      	strb	r3, [r7, #6]
	SCH_U16 Addr;
	double buff_double[5];
	SCH_U8 buff[20];
	if(Channel >= DSP_CHANNEL_CNT || EQ_NUM >= EQ_NUM_31)
 800db12:	79fb      	ldrb	r3, [r7, #7]
 800db14:	2b07      	cmp	r3, #7
 800db16:	d802      	bhi.n	800db1e <Dsp_EQ_Set+0x1e>
 800db18:	79bb      	ldrb	r3, [r7, #6]
 800db1a:	2b1e      	cmp	r3, #30
 800db1c:	d901      	bls.n	800db22 <Dsp_EQ_Set+0x22>
		return FALSE;
 800db1e:	2300      	movs	r3, #0
 800db20:	e0e6      	b.n	800dcf0 <Dsp_EQ_Set+0x1f0>
	P_EQ->Boost    = LimitMaxMin(DSP_BOOST_MIN,   P_EQ->Boost,   DSP_BOOST_MAX);
 800db22:	683b      	ldr	r3, [r7, #0]
 800db24:	885b      	ldrh	r3, [r3, #2]
 800db26:	f44f 5296 	mov.w	r2, #4800	; 0x12c0
 800db2a:	4619      	mov	r1, r3
 800db2c:	2000      	movs	r0, #0
 800db2e:	f004 fc23 	bl	8012378 <LimitMaxMin>
 800db32:	4603      	mov	r3, r0
 800db34:	b29a      	uxth	r2, r3
 800db36:	683b      	ldr	r3, [r7, #0]
 800db38:	805a      	strh	r2, [r3, #2]
	P_EQ->Freq     = LimitMaxMin(DSP_FREQ_MIN,    P_EQ->Freq,    DSP_FREQ_MAX);
 800db3a:	683b      	ldr	r3, [r7, #0]
 800db3c:	685b      	ldr	r3, [r3, #4]
 800db3e:	4a6f      	ldr	r2, [pc, #444]	; (800dcfc <Dsp_EQ_Set+0x1fc>)
 800db40:	4619      	mov	r1, r3
 800db42:	2000      	movs	r0, #0
 800db44:	f004 fc18 	bl	8012378 <LimitMaxMin>
 800db48:	4602      	mov	r2, r0
 800db4a:	683b      	ldr	r3, [r7, #0]
 800db4c:	605a      	str	r2, [r3, #4]
	P_EQ->Gain     = LimitMaxMin(DSP_GAIN_MIN,    P_EQ->Gain,    DSP_GAIN_MAX);
 800db4e:	683b      	ldr	r3, [r7, #0]
 800db50:	891b      	ldrh	r3, [r3, #8]
 800db52:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800db56:	4619      	mov	r1, r3
 800db58:	2000      	movs	r0, #0
 800db5a:	f004 fc0d 	bl	8012378 <LimitMaxMin>
 800db5e:	4603      	mov	r3, r0
 800db60:	b29a      	uxth	r2, r3
 800db62:	683b      	ldr	r3, [r7, #0]
 800db64:	811a      	strh	r2, [r3, #8]
	P_EQ->Q_Factor = LimitMaxMin(DSP_Q_FACTOR_MIN,P_EQ->Q_Factor,DSP_Q_FACTOR_MAX);
 800db66:	683b      	ldr	r3, [r7, #0]
 800db68:	895b      	ldrh	r3, [r3, #10]
 800db6a:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800db6e:	4619      	mov	r1, r3
 800db70:	2000      	movs	r0, #0
 800db72:	f004 fc01 	bl	8012378 <LimitMaxMin>
 800db76:	4603      	mov	r3, r0
 800db78:	b29a      	uxth	r2, r3
 800db7a:	683b      	ldr	r3, [r7, #0]
 800db7c:	815a      	strh	r2, [r3, #10]
	Addr = EQ_Set_addr[Channel*2+EQ_NUM/16]+EQ_NUM%16*5;
 800db7e:	79fb      	ldrb	r3, [r7, #7]
 800db80:	005b      	lsls	r3, r3, #1
 800db82:	79ba      	ldrb	r2, [r7, #6]
 800db84:	0912      	lsrs	r2, r2, #4
 800db86:	b2d2      	uxtb	r2, r2
 800db88:	4413      	add	r3, r2
 800db8a:	4a5d      	ldr	r2, [pc, #372]	; (800dd00 <Dsp_EQ_Set+0x200>)
 800db8c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800db90:	79bb      	ldrb	r3, [r7, #6]
 800db92:	b29b      	uxth	r3, r3
 800db94:	f003 030f 	and.w	r3, r3, #15
 800db98:	b29b      	uxth	r3, r3
 800db9a:	4619      	mov	r1, r3
 800db9c:	0089      	lsls	r1, r1, #2
 800db9e:	440b      	add	r3, r1
 800dba0:	b29b      	uxth	r3, r3
 800dba2:	4413      	add	r3, r2
 800dba4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	if(P_EQ->Other.bit.EN_DIS)//enable
 800dba8:	683b      	ldr	r3, [r7, #0]
 800dbaa:	781b      	ldrb	r3, [r3, #0]
 800dbac:	f003 0301 	and.w	r3, r3, #1
 800dbb0:	b2db      	uxtb	r3, r3
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d016      	beq.n	800dbe4 <Dsp_EQ_Set+0xe4>
	{
		if(P_EQ->MODE0==PEAKING_EQ)
 800dbb6:	683b      	ldr	r3, [r7, #0]
 800dbb8:	785b      	ldrb	r3, [r3, #1]
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	d110      	bne.n	800dbe0 <Dsp_EQ_Set+0xe0>
		{
			EQ_Algorithm(buff_double,P_EQ->Boost,P_EQ->Freq,P_EQ->Gain,P_EQ->Q_Factor);
 800dbbe:	683b      	ldr	r3, [r7, #0]
 800dbc0:	885b      	ldrh	r3, [r3, #2]
 800dbc2:	461e      	mov	r6, r3
 800dbc4:	683b      	ldr	r3, [r7, #0]
 800dbc6:	685a      	ldr	r2, [r3, #4]
 800dbc8:	683b      	ldr	r3, [r7, #0]
 800dbca:	8919      	ldrh	r1, [r3, #8]
 800dbcc:	683b      	ldr	r3, [r7, #0]
 800dbce:	895b      	ldrh	r3, [r3, #10]
 800dbd0:	f107 0020 	add.w	r0, r7, #32
 800dbd4:	9300      	str	r3, [sp, #0]
 800dbd6:	460b      	mov	r3, r1
 800dbd8:	4631      	mov	r1, r6
 800dbda:	f7ff fe1d 	bl	800d818 <EQ_Algorithm>
 800dbde:	e022      	b.n	800dc26 <Dsp_EQ_Set+0x126>
		}
		else
			return FALSE;
 800dbe0:	2300      	movs	r3, #0
 800dbe2:	e085      	b.n	800dcf0 <Dsp_EQ_Set+0x1f0>
	}
	else///disable
	{
		SysWaitUs(300);
 800dbe4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800dbe8:	f004 fb86 	bl	80122f8 <SysWaitUs>
		buff_double[0] = 0;
 800dbec:	f04f 0200 	mov.w	r2, #0
 800dbf0:	f04f 0300 	mov.w	r3, #0
 800dbf4:	e9c7 2308 	strd	r2, r3, [r7, #32]
		buff_double[1] = 0;
 800dbf8:	f04f 0200 	mov.w	r2, #0
 800dbfc:	f04f 0300 	mov.w	r3, #0
 800dc00:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		buff_double[2] = 1;
 800dc04:	f04f 0200 	mov.w	r2, #0
 800dc08:	4b3e      	ldr	r3, [pc, #248]	; (800dd04 <Dsp_EQ_Set+0x204>)
 800dc0a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		buff_double[3] = 0;
 800dc0e:	f04f 0200 	mov.w	r2, #0
 800dc12:	f04f 0300 	mov.w	r3, #0
 800dc16:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
		buff_double[4] = 0;
 800dc1a:	f04f 0200 	mov.w	r2, #0
 800dc1e:	f04f 0300 	mov.w	r3, #0
 800dc22:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	}
	if(P_EQ->Other.bit.PHASE)///
 800dc26:	683b      	ldr	r3, [r7, #0]
 800dc28:	781b      	ldrb	r3, [r3, #0]
 800dc2a:	f003 0310 	and.w	r3, r3, #16
 800dc2e:	b2db      	uxtb	r3, r3
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d014      	beq.n	800dc5e <Dsp_EQ_Set+0x15e>
	{
		buff_double[0] = -buff_double[0];
 800dc34:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800dc38:	4692      	mov	sl, r2
 800dc3a:	f083 4b00 	eor.w	fp, r3, #2147483648	; 0x80000000
 800dc3e:	e9c7 ab08 	strd	sl, fp, [r7, #32]
		buff_double[1] = -buff_double[1];
 800dc42:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800dc46:	4690      	mov	r8, r2
 800dc48:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 800dc4c:	e9c7 890a 	strd	r8, r9, [r7, #40]	; 0x28
		buff_double[2] = -buff_double[2];
 800dc50:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800dc54:	4614      	mov	r4, r2
 800dc56:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800dc5a:	e9c7 450c 	strd	r4, r5, [r7, #48]	; 0x30
	}
	SIGMASTUDIOTYPE(buff_double[0],&buff[0]);
 800dc5e:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 800dc62:	f107 020c 	add.w	r2, r7, #12
 800dc66:	4618      	mov	r0, r3
 800dc68:	4621      	mov	r1, r4
 800dc6a:	f7ff f8bf 	bl	800cdec <SIGMASTUDIOTYPE>
	SIGMASTUDIOTYPE(buff_double[1],&buff[4]);
 800dc6e:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 800dc72:	f107 020c 	add.w	r2, r7, #12
 800dc76:	3204      	adds	r2, #4
 800dc78:	4618      	mov	r0, r3
 800dc7a:	4621      	mov	r1, r4
 800dc7c:	f7ff f8b6 	bl	800cdec <SIGMASTUDIOTYPE>
	SIGMASTUDIOTYPE(buff_double[2],&buff[8]);
 800dc80:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 800dc84:	f107 020c 	add.w	r2, r7, #12
 800dc88:	3208      	adds	r2, #8
 800dc8a:	4618      	mov	r0, r3
 800dc8c:	4621      	mov	r1, r4
 800dc8e:	f7ff f8ad 	bl	800cdec <SIGMASTUDIOTYPE>
	SIGMASTUDIOTYPE(buff_double[3],&buff[12]);
 800dc92:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 800dc96:	f107 020c 	add.w	r2, r7, #12
 800dc9a:	320c      	adds	r2, #12
 800dc9c:	4618      	mov	r0, r3
 800dc9e:	4621      	mov	r1, r4
 800dca0:	f7ff f8a4 	bl	800cdec <SIGMASTUDIOTYPE>
	SIGMASTUDIOTYPE(buff_double[4],&buff[16]);
 800dca4:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 800dca8:	f107 020c 	add.w	r2, r7, #12
 800dcac:	3210      	adds	r2, #16
 800dcae:	4618      	mov	r0, r3
 800dcb0:	4621      	mov	r1, r4
 800dcb2:	f7ff f89b 	bl	800cdec <SIGMASTUDIOTYPE>
	SIGMA_SAFELOAD_WRITE_REGISTER( DEVICE_ADDR_IC_1, Addr,   5, buff);
 800dcb6:	f107 030c 	add.w	r3, r7, #12
 800dcba:	f8b7 104e 	ldrh.w	r1, [r7, #78]	; 0x4e
 800dcbe:	2205      	movs	r2, #5
 800dcc0:	2000      	movs	r0, #0
 800dcc2:	f7ff fc5f 	bl	800d584 <SIGMA_SAFELOAD_WRITE_REGISTER>
	App_Dsp.Dsp_Data.EQ_Data[Channel][EQ_NUM] = *P_EQ;
 800dcc6:	79f9      	ldrb	r1, [r7, #7]
 800dcc8:	79bb      	ldrb	r3, [r7, #6]
 800dcca:	480f      	ldr	r0, [pc, #60]	; (800dd08 <Dsp_EQ_Set+0x208>)
 800dccc:	461a      	mov	r2, r3
 800dcce:	0052      	lsls	r2, r2, #1
 800dcd0:	441a      	add	r2, r3
 800dcd2:	0093      	lsls	r3, r2, #2
 800dcd4:	461a      	mov	r2, r3
 800dcd6:	460b      	mov	r3, r1
 800dcd8:	005b      	lsls	r3, r3, #1
 800dcda:	440b      	add	r3, r1
 800dcdc:	01db      	lsls	r3, r3, #7
 800dcde:	4413      	add	r3, r2
 800dce0:	4403      	add	r3, r0
 800dce2:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 800dce6:	683a      	ldr	r2, [r7, #0]
 800dce8:	ca07      	ldmia	r2, {r0, r1, r2}
 800dcea:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	return TRUE;
 800dcee:	2301      	movs	r3, #1
}
 800dcf0:	4618      	mov	r0, r3
 800dcf2:	3754      	adds	r7, #84	; 0x54
 800dcf4:	46bd      	mov	sp, r7
 800dcf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dcfa:	bf00      	nop
 800dcfc:	00017700 	.word	0x00017700
 800dd00:	0802373c 	.word	0x0802373c
 800dd04:	3ff00000 	.word	0x3ff00000
 800dd08:	20003030 	.word	0x20003030

0800dd0c <Dsp_EQ_Direct>:
		Dsp_EQ_Set(Channel,(EQ_NUM_T)index,&EQ);
	}
	return TRUE;
}
SCH_BOOL Dsp_EQ_Direct(SCH_U8 Channel,SCH_U8 EnDis)
{
 800dd0c:	b580      	push	{r7, lr}
 800dd0e:	b084      	sub	sp, #16
 800dd10:	af00      	add	r7, sp, #0
 800dd12:	4603      	mov	r3, r0
 800dd14:	460a      	mov	r2, r1
 800dd16:	71fb      	strb	r3, [r7, #7]
 800dd18:	4613      	mov	r3, r2
 800dd1a:	71bb      	strb	r3, [r7, #6]
	SCH_U8 index;
	if(Channel > DSP_CHANNEL_CNT || Channel == 0x00)
 800dd1c:	79fb      	ldrb	r3, [r7, #7]
 800dd1e:	2b08      	cmp	r3, #8
 800dd20:	d802      	bhi.n	800dd28 <Dsp_EQ_Direct+0x1c>
 800dd22:	79fb      	ldrb	r3, [r7, #7]
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d101      	bne.n	800dd2c <Dsp_EQ_Direct+0x20>
		return FALSE;
 800dd28:	2300      	movs	r3, #0
 800dd2a:	e050      	b.n	800ddce <Dsp_EQ_Direct+0xc2>
	Channel--;
 800dd2c:	79fb      	ldrb	r3, [r7, #7]
 800dd2e:	3b01      	subs	r3, #1
 800dd30:	71fb      	strb	r3, [r7, #7]
	for(index=0;index<EQ_NUM_CNT;index++)
 800dd32:	2300      	movs	r3, #0
 800dd34:	73fb      	strb	r3, [r7, #15]
 800dd36:	e046      	b.n	800ddc6 <Dsp_EQ_Direct+0xba>
	{
		if(EnDis == SCH_ENABLE)
 800dd38:	79bb      	ldrb	r3, [r7, #6]
 800dd3a:	2b01      	cmp	r3, #1
 800dd3c:	d117      	bne.n	800dd6e <Dsp_EQ_Direct+0x62>
		{
			SysWaitUs(100);
 800dd3e:	2064      	movs	r0, #100	; 0x64
 800dd40:	f004 fada 	bl	80122f8 <SysWaitUs>
			App_Dsp.Dsp_Data.EQ_Data[Channel][index].Other.bit.EN_DIS = 0;
 800dd44:	79f9      	ldrb	r1, [r7, #7]
 800dd46:	7bfb      	ldrb	r3, [r7, #15]
 800dd48:	4823      	ldr	r0, [pc, #140]	; (800ddd8 <Dsp_EQ_Direct+0xcc>)
 800dd4a:	461a      	mov	r2, r3
 800dd4c:	0052      	lsls	r2, r2, #1
 800dd4e:	441a      	add	r2, r3
 800dd50:	0093      	lsls	r3, r2, #2
 800dd52:	461a      	mov	r2, r3
 800dd54:	460b      	mov	r3, r1
 800dd56:	005b      	lsls	r3, r3, #1
 800dd58:	440b      	add	r3, r1
 800dd5a:	01db      	lsls	r3, r3, #7
 800dd5c:	4413      	add	r3, r2
 800dd5e:	4403      	add	r3, r0
 800dd60:	f503 72b8 	add.w	r2, r3, #368	; 0x170
 800dd64:	7813      	ldrb	r3, [r2, #0]
 800dd66:	f36f 0300 	bfc	r3, #0, #1
 800dd6a:	7013      	strb	r3, [r2, #0]
 800dd6c:	e013      	b.n	800dd96 <Dsp_EQ_Direct+0x8a>
		}
		else
		{
			App_Dsp.Dsp_Data.EQ_Data[Channel][index].Other.bit.EN_DIS = 1;
 800dd6e:	79f9      	ldrb	r1, [r7, #7]
 800dd70:	7bfb      	ldrb	r3, [r7, #15]
 800dd72:	4819      	ldr	r0, [pc, #100]	; (800ddd8 <Dsp_EQ_Direct+0xcc>)
 800dd74:	461a      	mov	r2, r3
 800dd76:	0052      	lsls	r2, r2, #1
 800dd78:	441a      	add	r2, r3
 800dd7a:	0093      	lsls	r3, r2, #2
 800dd7c:	461a      	mov	r2, r3
 800dd7e:	460b      	mov	r3, r1
 800dd80:	005b      	lsls	r3, r3, #1
 800dd82:	440b      	add	r3, r1
 800dd84:	01db      	lsls	r3, r3, #7
 800dd86:	4413      	add	r3, r2
 800dd88:	4403      	add	r3, r0
 800dd8a:	f503 72b8 	add.w	r2, r3, #368	; 0x170
 800dd8e:	7813      	ldrb	r3, [r2, #0]
 800dd90:	f043 0301 	orr.w	r3, r3, #1
 800dd94:	7013      	strb	r3, [r2, #0]
		}
		Dsp_EQ_Set(Channel,(EQ_NUM_T)index,&App_Dsp.Dsp_Data.EQ_Data[Channel][index]);
 800dd96:	79f9      	ldrb	r1, [r7, #7]
 800dd98:	7bfb      	ldrb	r3, [r7, #15]
 800dd9a:	461a      	mov	r2, r3
 800dd9c:	0052      	lsls	r2, r2, #1
 800dd9e:	441a      	add	r2, r3
 800dda0:	0093      	lsls	r3, r2, #2
 800dda2:	461a      	mov	r2, r3
 800dda4:	460b      	mov	r3, r1
 800dda6:	005b      	lsls	r3, r3, #1
 800dda8:	440b      	add	r3, r1
 800ddaa:	01db      	lsls	r3, r3, #7
 800ddac:	4413      	add	r3, r2
 800ddae:	f503 73b8 	add.w	r3, r3, #368	; 0x170
 800ddb2:	4a09      	ldr	r2, [pc, #36]	; (800ddd8 <Dsp_EQ_Direct+0xcc>)
 800ddb4:	441a      	add	r2, r3
 800ddb6:	7bf9      	ldrb	r1, [r7, #15]
 800ddb8:	79fb      	ldrb	r3, [r7, #7]
 800ddba:	4618      	mov	r0, r3
 800ddbc:	f7ff fea0 	bl	800db00 <Dsp_EQ_Set>
	for(index=0;index<EQ_NUM_CNT;index++)
 800ddc0:	7bfb      	ldrb	r3, [r7, #15]
 800ddc2:	3301      	adds	r3, #1
 800ddc4:	73fb      	strb	r3, [r7, #15]
 800ddc6:	7bfb      	ldrb	r3, [r7, #15]
 800ddc8:	2b1f      	cmp	r3, #31
 800ddca:	d9b5      	bls.n	800dd38 <Dsp_EQ_Direct+0x2c>
	}
	return TRUE;
 800ddcc:	2301      	movs	r3, #1
}
 800ddce:	4618      	mov	r0, r3
 800ddd0:	3710      	adds	r7, #16
 800ddd2:	46bd      	mov	sp, r7
 800ddd4:	bd80      	pop	{r7, pc}
 800ddd6:	bf00      	nop
 800ddd8:	20003030 	.word	0x20003030

0800dddc <Dsp_EQ_Left_Req>:
///================================================================================================EQ END========

///=================================================================================================
void Dsp_EQ_Left_Req(void)
{
 800dddc:	b580      	push	{r7, lr}
 800ddde:	af00      	add	r7, sp, #0
	static SCH_U8 Timer=0;
	if((App_Dsp.RequestEQ_Left&0x8000)==0)
 800dde0:	4b5e      	ldr	r3, [pc, #376]	; (800df5c <Dsp_EQ_Left_Req+0x180>)
 800dde2:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800dde6:	b21b      	sxth	r3, r3
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	f280 80b2 	bge.w	800df52 <Dsp_EQ_Left_Req+0x176>
		return;
	Timer++;
 800ddee:	4b5c      	ldr	r3, [pc, #368]	; (800df60 <Dsp_EQ_Left_Req+0x184>)
 800ddf0:	781b      	ldrb	r3, [r3, #0]
 800ddf2:	3301      	adds	r3, #1
 800ddf4:	b2da      	uxtb	r2, r3
 800ddf6:	4b5a      	ldr	r3, [pc, #360]	; (800df60 <Dsp_EQ_Left_Req+0x184>)
 800ddf8:	701a      	strb	r2, [r3, #0]
	if(BtSPPCONFlag || bGUKAIBLE)
 800ddfa:	4b5a      	ldr	r3, [pc, #360]	; (800df64 <Dsp_EQ_Left_Req+0x188>)
 800ddfc:	781b      	ldrb	r3, [r3, #0]
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	d103      	bne.n	800de0a <Dsp_EQ_Left_Req+0x2e>
 800de02:	4b59      	ldr	r3, [pc, #356]	; (800df68 <Dsp_EQ_Left_Req+0x18c>)
 800de04:	781b      	ldrb	r3, [r3, #0]
 800de06:	2b00      	cmp	r3, #0
 800de08:	d040      	beq.n	800de8c <Dsp_EQ_Left_Req+0xb0>
	{
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800de0a:	4b55      	ldr	r3, [pc, #340]	; (800df60 <Dsp_EQ_Left_Req+0x184>)
 800de0c:	781b      	ldrb	r3, [r3, #0]
 800de0e:	2b03      	cmp	r3, #3
 800de10:	d903      	bls.n	800de1a <Dsp_EQ_Left_Req+0x3e>
 800de12:	4b56      	ldr	r3, [pc, #344]	; (800df6c <Dsp_EQ_Left_Req+0x190>)
 800de14:	781b      	ldrb	r3, [r3, #0]
 800de16:	2b01      	cmp	r3, #1
 800de18:	d011      	beq.n	800de3e <Dsp_EQ_Left_Req+0x62>
			||(Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 800de1a:	4b51      	ldr	r3, [pc, #324]	; (800df60 <Dsp_EQ_Left_Req+0x184>)
 800de1c:	781b      	ldrb	r3, [r3, #0]
 800de1e:	2b03      	cmp	r3, #3
 800de20:	d903      	bls.n	800de2a <Dsp_EQ_Left_Req+0x4e>
 800de22:	4b52      	ldr	r3, [pc, #328]	; (800df6c <Dsp_EQ_Left_Req+0x190>)
 800de24:	781b      	ldrb	r3, [r3, #0]
 800de26:	2b02      	cmp	r3, #2
 800de28:	d009      	beq.n	800de3e <Dsp_EQ_Left_Req+0x62>
			||(Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 800de2a:	4b4d      	ldr	r3, [pc, #308]	; (800df60 <Dsp_EQ_Left_Req+0x184>)
 800de2c:	781b      	ldrb	r3, [r3, #0]
 800de2e:	2b07      	cmp	r3, #7
 800de30:	f240 8091 	bls.w	800df56 <Dsp_EQ_Left_Req+0x17a>
 800de34:	4b4d      	ldr	r3, [pc, #308]	; (800df6c <Dsp_EQ_Left_Req+0x190>)
 800de36:	781b      	ldrb	r3, [r3, #0]
 800de38:	2b00      	cmp	r3, #0
 800de3a:	f040 808c 	bne.w	800df56 <Dsp_EQ_Left_Req+0x17a>
		{
			Timer = 0;
 800de3e:	4b48      	ldr	r3, [pc, #288]	; (800df60 <Dsp_EQ_Left_Req+0x184>)
 800de40:	2200      	movs	r2, #0
 800de42:	701a      	strb	r2, [r3, #0]
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Left,0x04)))
 800de44:	4b45      	ldr	r3, [pc, #276]	; (800df5c <Dsp_EQ_Left_Req+0x180>)
 800de46:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800de4a:	021b      	lsls	r3, r3, #8
 800de4c:	b29b      	uxth	r3, r3
 800de4e:	3304      	adds	r3, #4
 800de50:	b29b      	uxth	r3, r3
 800de52:	461a      	mov	r2, r3
 800de54:	210a      	movs	r1, #10
 800de56:	2003      	movs	r0, #3
 800de58:	f004 faf6 	bl	8012448 <PostMessage>
 800de5c:	4603      	mov	r3, r0
 800de5e:	2b00      	cmp	r3, #0
 800de60:	d079      	beq.n	800df56 <Dsp_EQ_Left_Req+0x17a>
			{	
				App_Dsp.RequestEQ_Left++;
 800de62:	4b3e      	ldr	r3, [pc, #248]	; (800df5c <Dsp_EQ_Left_Req+0x180>)
 800de64:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800de68:	3301      	adds	r3, #1
 800de6a:	b29a      	uxth	r2, r3
 800de6c:	4b3b      	ldr	r3, [pc, #236]	; (800df5c <Dsp_EQ_Left_Req+0x180>)
 800de6e:	f8a3 2df2 	strh.w	r2, [r3, #3570]	; 0xdf2
				if(App_Dsp.RequestEQ_Left%32==0)
 800de72:	4b3a      	ldr	r3, [pc, #232]	; (800df5c <Dsp_EQ_Left_Req+0x180>)
 800de74:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800de78:	f003 031f 	and.w	r3, r3, #31
 800de7c:	b29b      	uxth	r3, r3
 800de7e:	2b00      	cmp	r3, #0
 800de80:	d169      	bne.n	800df56 <Dsp_EQ_Left_Req+0x17a>
					App_Dsp.RequestEQ_Left = 0x0000;
 800de82:	4b36      	ldr	r3, [pc, #216]	; (800df5c <Dsp_EQ_Left_Req+0x180>)
 800de84:	2200      	movs	r2, #0
 800de86:	f8a3 2df2 	strh.w	r2, [r3, #3570]	; 0xdf2
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800de8a:	e064      	b.n	800df56 <Dsp_EQ_Left_Req+0x17a>
		}

	}
	else
	{
		if((Timer == T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800de8c:	4b34      	ldr	r3, [pc, #208]	; (800df60 <Dsp_EQ_Left_Req+0x184>)
 800de8e:	781b      	ldrb	r3, [r3, #0]
 800de90:	2b04      	cmp	r3, #4
 800de92:	d103      	bne.n	800de9c <Dsp_EQ_Left_Req+0xc0>
 800de94:	4b35      	ldr	r3, [pc, #212]	; (800df6c <Dsp_EQ_Left_Req+0x190>)
 800de96:	781b      	ldrb	r3, [r3, #0]
 800de98:	2b01      	cmp	r3, #1
 800de9a:	d00f      	beq.n	800debc <Dsp_EQ_Left_Req+0xe0>
			||(Timer == T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 800de9c:	4b30      	ldr	r3, [pc, #192]	; (800df60 <Dsp_EQ_Left_Req+0x184>)
 800de9e:	781b      	ldrb	r3, [r3, #0]
 800dea0:	2b04      	cmp	r3, #4
 800dea2:	d103      	bne.n	800deac <Dsp_EQ_Left_Req+0xd0>
 800dea4:	4b31      	ldr	r3, [pc, #196]	; (800df6c <Dsp_EQ_Left_Req+0x190>)
 800dea6:	781b      	ldrb	r3, [r3, #0]
 800dea8:	2b02      	cmp	r3, #2
 800deaa:	d007      	beq.n	800debc <Dsp_EQ_Left_Req+0xe0>
			||(Timer == T320MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 800deac:	4b2c      	ldr	r3, [pc, #176]	; (800df60 <Dsp_EQ_Left_Req+0x184>)
 800deae:	781b      	ldrb	r3, [r3, #0]
 800deb0:	2b28      	cmp	r3, #40	; 0x28
 800deb2:	d10f      	bne.n	800ded4 <Dsp_EQ_Left_Req+0xf8>
 800deb4:	4b2d      	ldr	r3, [pc, #180]	; (800df6c <Dsp_EQ_Left_Req+0x190>)
 800deb6:	781b      	ldrb	r3, [r3, #0]
 800deb8:	2b00      	cmp	r3, #0
 800deba:	d10b      	bne.n	800ded4 <Dsp_EQ_Left_Req+0xf8>
		{
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Left,0x14)))
 800debc:	4b27      	ldr	r3, [pc, #156]	; (800df5c <Dsp_EQ_Left_Req+0x180>)
 800debe:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800dec2:	021b      	lsls	r3, r3, #8
 800dec4:	b29b      	uxth	r3, r3
 800dec6:	3314      	adds	r3, #20
 800dec8:	b29b      	uxth	r3, r3
 800deca:	461a      	mov	r2, r3
 800decc:	210a      	movs	r1, #10
 800dece:	2003      	movs	r0, #3
 800ded0:	f004 faba 	bl	8012448 <PostMessage>
			{
		
			}
		
		}
		if((Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800ded4:	4b22      	ldr	r3, [pc, #136]	; (800df60 <Dsp_EQ_Left_Req+0x184>)
 800ded6:	781b      	ldrb	r3, [r3, #0]
 800ded8:	2b07      	cmp	r3, #7
 800deda:	d903      	bls.n	800dee4 <Dsp_EQ_Left_Req+0x108>
 800dedc:	4b23      	ldr	r3, [pc, #140]	; (800df6c <Dsp_EQ_Left_Req+0x190>)
 800dede:	781b      	ldrb	r3, [r3, #0]
 800dee0:	2b01      	cmp	r3, #1
 800dee2:	d00f      	beq.n	800df04 <Dsp_EQ_Left_Req+0x128>
		||(Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 800dee4:	4b1e      	ldr	r3, [pc, #120]	; (800df60 <Dsp_EQ_Left_Req+0x184>)
 800dee6:	781b      	ldrb	r3, [r3, #0]
 800dee8:	2b07      	cmp	r3, #7
 800deea:	d903      	bls.n	800def4 <Dsp_EQ_Left_Req+0x118>
 800deec:	4b1f      	ldr	r3, [pc, #124]	; (800df6c <Dsp_EQ_Left_Req+0x190>)
 800deee:	781b      	ldrb	r3, [r3, #0]
 800def0:	2b02      	cmp	r3, #2
 800def2:	d007      	beq.n	800df04 <Dsp_EQ_Left_Req+0x128>
		||(Timer >= T480MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 800def4:	4b1a      	ldr	r3, [pc, #104]	; (800df60 <Dsp_EQ_Left_Req+0x184>)
 800def6:	781b      	ldrb	r3, [r3, #0]
 800def8:	2b3b      	cmp	r3, #59	; 0x3b
 800defa:	d92d      	bls.n	800df58 <Dsp_EQ_Left_Req+0x17c>
 800defc:	4b1b      	ldr	r3, [pc, #108]	; (800df6c <Dsp_EQ_Left_Req+0x190>)
 800defe:	781b      	ldrb	r3, [r3, #0]
 800df00:	2b00      	cmp	r3, #0
 800df02:	d129      	bne.n	800df58 <Dsp_EQ_Left_Req+0x17c>
		{
			Timer = 0;
 800df04:	4b16      	ldr	r3, [pc, #88]	; (800df60 <Dsp_EQ_Left_Req+0x184>)
 800df06:	2200      	movs	r2, #0
 800df08:	701a      	strb	r2, [r3, #0]
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Left,0x15)))
 800df0a:	4b14      	ldr	r3, [pc, #80]	; (800df5c <Dsp_EQ_Left_Req+0x180>)
 800df0c:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800df10:	021b      	lsls	r3, r3, #8
 800df12:	b29b      	uxth	r3, r3
 800df14:	3315      	adds	r3, #21
 800df16:	b29b      	uxth	r3, r3
 800df18:	461a      	mov	r2, r3
 800df1a:	210a      	movs	r1, #10
 800df1c:	2003      	movs	r0, #3
 800df1e:	f004 fa93 	bl	8012448 <PostMessage>
 800df22:	4603      	mov	r3, r0
 800df24:	2b00      	cmp	r3, #0
 800df26:	d017      	beq.n	800df58 <Dsp_EQ_Left_Req+0x17c>
			{
				App_Dsp.RequestEQ_Left++;
 800df28:	4b0c      	ldr	r3, [pc, #48]	; (800df5c <Dsp_EQ_Left_Req+0x180>)
 800df2a:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800df2e:	3301      	adds	r3, #1
 800df30:	b29a      	uxth	r2, r3
 800df32:	4b0a      	ldr	r3, [pc, #40]	; (800df5c <Dsp_EQ_Left_Req+0x180>)
 800df34:	f8a3 2df2 	strh.w	r2, [r3, #3570]	; 0xdf2
				if(App_Dsp.RequestEQ_Left%32==0)
 800df38:	4b08      	ldr	r3, [pc, #32]	; (800df5c <Dsp_EQ_Left_Req+0x180>)
 800df3a:	f8b3 3df2 	ldrh.w	r3, [r3, #3570]	; 0xdf2
 800df3e:	f003 031f 	and.w	r3, r3, #31
 800df42:	b29b      	uxth	r3, r3
 800df44:	2b00      	cmp	r3, #0
 800df46:	d107      	bne.n	800df58 <Dsp_EQ_Left_Req+0x17c>
					App_Dsp.RequestEQ_Left = 0x0000;
 800df48:	4b04      	ldr	r3, [pc, #16]	; (800df5c <Dsp_EQ_Left_Req+0x180>)
 800df4a:	2200      	movs	r2, #0
 800df4c:	f8a3 2df2 	strh.w	r2, [r3, #3570]	; 0xdf2
 800df50:	e002      	b.n	800df58 <Dsp_EQ_Left_Req+0x17c>
		return;
 800df52:	bf00      	nop
 800df54:	e000      	b.n	800df58 <Dsp_EQ_Left_Req+0x17c>
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800df56:	bf00      	nop
	}
	

	

}
 800df58:	bd80      	pop	{r7, pc}
 800df5a:	bf00      	nop
 800df5c:	20003030 	.word	0x20003030
 800df60:	2000287a 	.word	0x2000287a
 800df64:	20002e73 	.word	0x20002e73
 800df68:	20002e71 	.word	0x20002e71
 800df6c:	20002878 	.word	0x20002878

0800df70 <Dsp_EQ_Right_Req>:
void Dsp_EQ_Right_Req(void)
{
 800df70:	b580      	push	{r7, lr}
 800df72:	af00      	add	r7, sp, #0
	static SCH_U8 Timer=0;
	if((App_Dsp.RequestEQ_Right&0x8000)==0)
 800df74:	4b5e      	ldr	r3, [pc, #376]	; (800e0f0 <Dsp_EQ_Right_Req+0x180>)
 800df76:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800df7a:	b21b      	sxth	r3, r3
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	f280 80b2 	bge.w	800e0e6 <Dsp_EQ_Right_Req+0x176>
		return;
	Timer++;
 800df82:	4b5c      	ldr	r3, [pc, #368]	; (800e0f4 <Dsp_EQ_Right_Req+0x184>)
 800df84:	781b      	ldrb	r3, [r3, #0]
 800df86:	3301      	adds	r3, #1
 800df88:	b2da      	uxtb	r2, r3
 800df8a:	4b5a      	ldr	r3, [pc, #360]	; (800e0f4 <Dsp_EQ_Right_Req+0x184>)
 800df8c:	701a      	strb	r2, [r3, #0]
	if(BtSPPCONFlag || bGUKAIBLE)
 800df8e:	4b5a      	ldr	r3, [pc, #360]	; (800e0f8 <Dsp_EQ_Right_Req+0x188>)
 800df90:	781b      	ldrb	r3, [r3, #0]
 800df92:	2b00      	cmp	r3, #0
 800df94:	d103      	bne.n	800df9e <Dsp_EQ_Right_Req+0x2e>
 800df96:	4b59      	ldr	r3, [pc, #356]	; (800e0fc <Dsp_EQ_Right_Req+0x18c>)
 800df98:	781b      	ldrb	r3, [r3, #0]
 800df9a:	2b00      	cmp	r3, #0
 800df9c:	d040      	beq.n	800e020 <Dsp_EQ_Right_Req+0xb0>
	{
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800df9e:	4b55      	ldr	r3, [pc, #340]	; (800e0f4 <Dsp_EQ_Right_Req+0x184>)
 800dfa0:	781b      	ldrb	r3, [r3, #0]
 800dfa2:	2b03      	cmp	r3, #3
 800dfa4:	d903      	bls.n	800dfae <Dsp_EQ_Right_Req+0x3e>
 800dfa6:	4b56      	ldr	r3, [pc, #344]	; (800e100 <Dsp_EQ_Right_Req+0x190>)
 800dfa8:	781b      	ldrb	r3, [r3, #0]
 800dfaa:	2b01      	cmp	r3, #1
 800dfac:	d011      	beq.n	800dfd2 <Dsp_EQ_Right_Req+0x62>
			||(Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 800dfae:	4b51      	ldr	r3, [pc, #324]	; (800e0f4 <Dsp_EQ_Right_Req+0x184>)
 800dfb0:	781b      	ldrb	r3, [r3, #0]
 800dfb2:	2b03      	cmp	r3, #3
 800dfb4:	d903      	bls.n	800dfbe <Dsp_EQ_Right_Req+0x4e>
 800dfb6:	4b52      	ldr	r3, [pc, #328]	; (800e100 <Dsp_EQ_Right_Req+0x190>)
 800dfb8:	781b      	ldrb	r3, [r3, #0]
 800dfba:	2b02      	cmp	r3, #2
 800dfbc:	d009      	beq.n	800dfd2 <Dsp_EQ_Right_Req+0x62>
			||(Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 800dfbe:	4b4d      	ldr	r3, [pc, #308]	; (800e0f4 <Dsp_EQ_Right_Req+0x184>)
 800dfc0:	781b      	ldrb	r3, [r3, #0]
 800dfc2:	2b07      	cmp	r3, #7
 800dfc4:	f240 8091 	bls.w	800e0ea <Dsp_EQ_Right_Req+0x17a>
 800dfc8:	4b4d      	ldr	r3, [pc, #308]	; (800e100 <Dsp_EQ_Right_Req+0x190>)
 800dfca:	781b      	ldrb	r3, [r3, #0]
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	f040 808c 	bne.w	800e0ea <Dsp_EQ_Right_Req+0x17a>
		{
			Timer = 0;
 800dfd2:	4b48      	ldr	r3, [pc, #288]	; (800e0f4 <Dsp_EQ_Right_Req+0x184>)
 800dfd4:	2200      	movs	r2, #0
 800dfd6:	701a      	strb	r2, [r3, #0]
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Right,0x04)))
 800dfd8:	4b45      	ldr	r3, [pc, #276]	; (800e0f0 <Dsp_EQ_Right_Req+0x180>)
 800dfda:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800dfde:	021b      	lsls	r3, r3, #8
 800dfe0:	b29b      	uxth	r3, r3
 800dfe2:	3304      	adds	r3, #4
 800dfe4:	b29b      	uxth	r3, r3
 800dfe6:	461a      	mov	r2, r3
 800dfe8:	210a      	movs	r1, #10
 800dfea:	2003      	movs	r0, #3
 800dfec:	f004 fa2c 	bl	8012448 <PostMessage>
 800dff0:	4603      	mov	r3, r0
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	d079      	beq.n	800e0ea <Dsp_EQ_Right_Req+0x17a>
			{
				App_Dsp.RequestEQ_Right++;
 800dff6:	4b3e      	ldr	r3, [pc, #248]	; (800e0f0 <Dsp_EQ_Right_Req+0x180>)
 800dff8:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800dffc:	3301      	adds	r3, #1
 800dffe:	b29a      	uxth	r2, r3
 800e000:	4b3b      	ldr	r3, [pc, #236]	; (800e0f0 <Dsp_EQ_Right_Req+0x180>)
 800e002:	f8a3 2df4 	strh.w	r2, [r3, #3572]	; 0xdf4
				if(App_Dsp.RequestEQ_Right%32==0)
 800e006:	4b3a      	ldr	r3, [pc, #232]	; (800e0f0 <Dsp_EQ_Right_Req+0x180>)
 800e008:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800e00c:	f003 031f 	and.w	r3, r3, #31
 800e010:	b29b      	uxth	r3, r3
 800e012:	2b00      	cmp	r3, #0
 800e014:	d169      	bne.n	800e0ea <Dsp_EQ_Right_Req+0x17a>
					App_Dsp.RequestEQ_Right = 0x0000;
 800e016:	4b36      	ldr	r3, [pc, #216]	; (800e0f0 <Dsp_EQ_Right_Req+0x180>)
 800e018:	2200      	movs	r2, #0
 800e01a:	f8a3 2df4 	strh.w	r2, [r3, #3572]	; 0xdf4
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800e01e:	e064      	b.n	800e0ea <Dsp_EQ_Right_Req+0x17a>
		}

	}
	else
	{
		if((Timer == T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800e020:	4b34      	ldr	r3, [pc, #208]	; (800e0f4 <Dsp_EQ_Right_Req+0x184>)
 800e022:	781b      	ldrb	r3, [r3, #0]
 800e024:	2b04      	cmp	r3, #4
 800e026:	d103      	bne.n	800e030 <Dsp_EQ_Right_Req+0xc0>
 800e028:	4b35      	ldr	r3, [pc, #212]	; (800e100 <Dsp_EQ_Right_Req+0x190>)
 800e02a:	781b      	ldrb	r3, [r3, #0]
 800e02c:	2b01      	cmp	r3, #1
 800e02e:	d00f      	beq.n	800e050 <Dsp_EQ_Right_Req+0xe0>
			||(Timer == T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 800e030:	4b30      	ldr	r3, [pc, #192]	; (800e0f4 <Dsp_EQ_Right_Req+0x184>)
 800e032:	781b      	ldrb	r3, [r3, #0]
 800e034:	2b04      	cmp	r3, #4
 800e036:	d103      	bne.n	800e040 <Dsp_EQ_Right_Req+0xd0>
 800e038:	4b31      	ldr	r3, [pc, #196]	; (800e100 <Dsp_EQ_Right_Req+0x190>)
 800e03a:	781b      	ldrb	r3, [r3, #0]
 800e03c:	2b02      	cmp	r3, #2
 800e03e:	d007      	beq.n	800e050 <Dsp_EQ_Right_Req+0xe0>
			||(Timer == T96MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 800e040:	4b2c      	ldr	r3, [pc, #176]	; (800e0f4 <Dsp_EQ_Right_Req+0x184>)
 800e042:	781b      	ldrb	r3, [r3, #0]
 800e044:	2b0c      	cmp	r3, #12
 800e046:	d10f      	bne.n	800e068 <Dsp_EQ_Right_Req+0xf8>
 800e048:	4b2d      	ldr	r3, [pc, #180]	; (800e100 <Dsp_EQ_Right_Req+0x190>)
 800e04a:	781b      	ldrb	r3, [r3, #0]
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d10b      	bne.n	800e068 <Dsp_EQ_Right_Req+0xf8>
		{
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Right,0x14)))
 800e050:	4b27      	ldr	r3, [pc, #156]	; (800e0f0 <Dsp_EQ_Right_Req+0x180>)
 800e052:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800e056:	021b      	lsls	r3, r3, #8
 800e058:	b29b      	uxth	r3, r3
 800e05a:	3314      	adds	r3, #20
 800e05c:	b29b      	uxth	r3, r3
 800e05e:	461a      	mov	r2, r3
 800e060:	210a      	movs	r1, #10
 800e062:	2003      	movs	r0, #3
 800e064:	f004 f9f0 	bl	8012448 <PostMessage>
			{
		
			}
		}
		if((Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800e068:	4b22      	ldr	r3, [pc, #136]	; (800e0f4 <Dsp_EQ_Right_Req+0x184>)
 800e06a:	781b      	ldrb	r3, [r3, #0]
 800e06c:	2b07      	cmp	r3, #7
 800e06e:	d903      	bls.n	800e078 <Dsp_EQ_Right_Req+0x108>
 800e070:	4b23      	ldr	r3, [pc, #140]	; (800e100 <Dsp_EQ_Right_Req+0x190>)
 800e072:	781b      	ldrb	r3, [r3, #0]
 800e074:	2b01      	cmp	r3, #1
 800e076:	d00f      	beq.n	800e098 <Dsp_EQ_Right_Req+0x128>
		||(Timer >= T64MS_8)&&(Uart_CONNECT == SCH_Uart_PC1)
 800e078:	4b1e      	ldr	r3, [pc, #120]	; (800e0f4 <Dsp_EQ_Right_Req+0x184>)
 800e07a:	781b      	ldrb	r3, [r3, #0]
 800e07c:	2b07      	cmp	r3, #7
 800e07e:	d903      	bls.n	800e088 <Dsp_EQ_Right_Req+0x118>
 800e080:	4b1f      	ldr	r3, [pc, #124]	; (800e100 <Dsp_EQ_Right_Req+0x190>)
 800e082:	781b      	ldrb	r3, [r3, #0]
 800e084:	2b02      	cmp	r3, #2
 800e086:	d007      	beq.n	800e098 <Dsp_EQ_Right_Req+0x128>
		||(Timer >= T200MS_8)&&(Uart_CONNECT == SCH_Uart_BT))
 800e088:	4b1a      	ldr	r3, [pc, #104]	; (800e0f4 <Dsp_EQ_Right_Req+0x184>)
 800e08a:	781b      	ldrb	r3, [r3, #0]
 800e08c:	2b18      	cmp	r3, #24
 800e08e:	d92d      	bls.n	800e0ec <Dsp_EQ_Right_Req+0x17c>
 800e090:	4b1b      	ldr	r3, [pc, #108]	; (800e100 <Dsp_EQ_Right_Req+0x190>)
 800e092:	781b      	ldrb	r3, [r3, #0]
 800e094:	2b00      	cmp	r3, #0
 800e096:	d129      	bne.n	800e0ec <Dsp_EQ_Right_Req+0x17c>
		{
			Timer = 0;
 800e098:	4b16      	ldr	r3, [pc, #88]	; (800e0f4 <Dsp_EQ_Right_Req+0x184>)
 800e09a:	2200      	movs	r2, #0
 800e09c:	701a      	strb	r2, [r3, #0]
			if(PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(App_Dsp.RequestEQ_Right,0x15)))
 800e09e:	4b14      	ldr	r3, [pc, #80]	; (800e0f0 <Dsp_EQ_Right_Req+0x180>)
 800e0a0:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800e0a4:	021b      	lsls	r3, r3, #8
 800e0a6:	b29b      	uxth	r3, r3
 800e0a8:	3315      	adds	r3, #21
 800e0aa:	b29b      	uxth	r3, r3
 800e0ac:	461a      	mov	r2, r3
 800e0ae:	210a      	movs	r1, #10
 800e0b0:	2003      	movs	r0, #3
 800e0b2:	f004 f9c9 	bl	8012448 <PostMessage>
 800e0b6:	4603      	mov	r3, r0
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d017      	beq.n	800e0ec <Dsp_EQ_Right_Req+0x17c>
			{
				App_Dsp.RequestEQ_Right++;
 800e0bc:	4b0c      	ldr	r3, [pc, #48]	; (800e0f0 <Dsp_EQ_Right_Req+0x180>)
 800e0be:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800e0c2:	3301      	adds	r3, #1
 800e0c4:	b29a      	uxth	r2, r3
 800e0c6:	4b0a      	ldr	r3, [pc, #40]	; (800e0f0 <Dsp_EQ_Right_Req+0x180>)
 800e0c8:	f8a3 2df4 	strh.w	r2, [r3, #3572]	; 0xdf4
				if(App_Dsp.RequestEQ_Right%32==0)
 800e0cc:	4b08      	ldr	r3, [pc, #32]	; (800e0f0 <Dsp_EQ_Right_Req+0x180>)
 800e0ce:	f8b3 3df4 	ldrh.w	r3, [r3, #3572]	; 0xdf4
 800e0d2:	f003 031f 	and.w	r3, r3, #31
 800e0d6:	b29b      	uxth	r3, r3
 800e0d8:	2b00      	cmp	r3, #0
 800e0da:	d107      	bne.n	800e0ec <Dsp_EQ_Right_Req+0x17c>
					App_Dsp.RequestEQ_Right = 0x0000;
 800e0dc:	4b04      	ldr	r3, [pc, #16]	; (800e0f0 <Dsp_EQ_Right_Req+0x180>)
 800e0de:	2200      	movs	r2, #0
 800e0e0:	f8a3 2df4 	strh.w	r2, [r3, #3572]	; 0xdf4
 800e0e4:	e002      	b.n	800e0ec <Dsp_EQ_Right_Req+0x17c>
		return;
 800e0e6:	bf00      	nop
 800e0e8:	e000      	b.n	800e0ec <Dsp_EQ_Right_Req+0x17c>
		if((Timer >= T32MS_8)&&(Uart_CONNECT == SCH_Uart_PC)
 800e0ea:	bf00      	nop
		}

	}


}
 800e0ec:	bd80      	pop	{r7, pc}
 800e0ee:	bf00      	nop
 800e0f0:	20003030 	.word	0x20003030
 800e0f4:	2000287b 	.word	0x2000287b
 800e0f8:	20002e73 	.word	0x20002e73
 800e0fc:	20002e71 	.word	0x20002e71
 800e100:	20002878 	.word	0x20002878

0800e104 <Dsp_Filter_Init>:
***************************************************************************************************
*/
#include "include.h"

void Dsp_Filter_Init(void)
{
 800e104:	b480      	push	{r7}
 800e106:	b083      	sub	sp, #12
 800e108:	af00      	add	r7, sp, #0
	SCH_U16 index;
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800e10a:	2300      	movs	r3, #0
 800e10c:	80fb      	strh	r3, [r7, #6]
 800e10e:	e081      	b.n	800e214 <Dsp_Filter_Init+0x110>
	{
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].Other.byte = 0x00;
 800e110:	88fa      	ldrh	r2, [r7, #6]
 800e112:	4945      	ldr	r1, [pc, #276]	; (800e228 <Dsp_Filter_Init+0x124>)
 800e114:	4613      	mov	r3, r2
 800e116:	005b      	lsls	r3, r3, #1
 800e118:	4413      	add	r3, r2
 800e11a:	00db      	lsls	r3, r3, #3
 800e11c:	440b      	add	r3, r1
 800e11e:	33b0      	adds	r3, #176	; 0xb0
 800e120:	2200      	movs	r2, #0
 800e122:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].Other.byte  = 0x00;
 800e124:	88fa      	ldrh	r2, [r7, #6]
 800e126:	4940      	ldr	r1, [pc, #256]	; (800e228 <Dsp_Filter_Init+0x124>)
 800e128:	4613      	mov	r3, r2
 800e12a:	005b      	lsls	r3, r3, #1
 800e12c:	4413      	add	r3, r2
 800e12e:	00db      	lsls	r3, r3, #3
 800e130:	440b      	add	r3, r1
 800e132:	33bc      	adds	r3, #188	; 0xbc
 800e134:	2200      	movs	r2, #0
 800e136:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].Other.bit.EN_DIS = 1;
 800e138:	88fa      	ldrh	r2, [r7, #6]
 800e13a:	493b      	ldr	r1, [pc, #236]	; (800e228 <Dsp_Filter_Init+0x124>)
 800e13c:	4613      	mov	r3, r2
 800e13e:	005b      	lsls	r3, r3, #1
 800e140:	4413      	add	r3, r2
 800e142:	00db      	lsls	r3, r3, #3
 800e144:	440b      	add	r3, r1
 800e146:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 800e14a:	7813      	ldrb	r3, [r2, #0]
 800e14c:	f043 0301 	orr.w	r3, r3, #1
 800e150:	7013      	strb	r3, [r2, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].Other.bit.EN_DIS  = 1;
 800e152:	88fa      	ldrh	r2, [r7, #6]
 800e154:	4934      	ldr	r1, [pc, #208]	; (800e228 <Dsp_Filter_Init+0x124>)
 800e156:	4613      	mov	r3, r2
 800e158:	005b      	lsls	r3, r3, #1
 800e15a:	4413      	add	r3, r2
 800e15c:	00db      	lsls	r3, r3, #3
 800e15e:	440b      	add	r3, r1
 800e160:	f103 02bc 	add.w	r2, r3, #188	; 0xbc
 800e164:	7813      	ldrb	r3, [r2, #0]
 800e166:	f043 0301 	orr.w	r3, r3, #1
 800e16a:	7013      	strb	r3, [r2, #0]
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].MODE0 = MODE0_BUTTERWORTH;
 800e16c:	88fa      	ldrh	r2, [r7, #6]
 800e16e:	492e      	ldr	r1, [pc, #184]	; (800e228 <Dsp_Filter_Init+0x124>)
 800e170:	4613      	mov	r3, r2
 800e172:	005b      	lsls	r3, r3, #1
 800e174:	4413      	add	r3, r2
 800e176:	00db      	lsls	r3, r3, #3
 800e178:	440b      	add	r3, r1
 800e17a:	33b1      	adds	r3, #177	; 0xb1
 800e17c:	2203      	movs	r2, #3
 800e17e:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].MODE0  = MODE0_BUTTERWORTH;
 800e180:	88fa      	ldrh	r2, [r7, #6]
 800e182:	4929      	ldr	r1, [pc, #164]	; (800e228 <Dsp_Filter_Init+0x124>)
 800e184:	4613      	mov	r3, r2
 800e186:	005b      	lsls	r3, r3, #1
 800e188:	4413      	add	r3, r2
 800e18a:	00db      	lsls	r3, r3, #3
 800e18c:	440b      	add	r3, r1
 800e18e:	33bd      	adds	r3, #189	; 0xbd
 800e190:	2203      	movs	r2, #3
 800e192:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].MODE1 = MODE1_24dB_Oct;
 800e194:	88fa      	ldrh	r2, [r7, #6]
 800e196:	4924      	ldr	r1, [pc, #144]	; (800e228 <Dsp_Filter_Init+0x124>)
 800e198:	4613      	mov	r3, r2
 800e19a:	005b      	lsls	r3, r3, #1
 800e19c:	4413      	add	r3, r2
 800e19e:	00db      	lsls	r3, r3, #3
 800e1a0:	440b      	add	r3, r1
 800e1a2:	33b2      	adds	r3, #178	; 0xb2
 800e1a4:	2203      	movs	r2, #3
 800e1a6:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].MODE1  = MODE1_24dB_Oct;
 800e1a8:	88fa      	ldrh	r2, [r7, #6]
 800e1aa:	491f      	ldr	r1, [pc, #124]	; (800e228 <Dsp_Filter_Init+0x124>)
 800e1ac:	4613      	mov	r3, r2
 800e1ae:	005b      	lsls	r3, r3, #1
 800e1b0:	4413      	add	r3, r2
 800e1b2:	00db      	lsls	r3, r3, #3
 800e1b4:	440b      	add	r3, r1
 800e1b6:	33be      	adds	r3, #190	; 0xbe
 800e1b8:	2203      	movs	r2, #3
 800e1ba:	701a      	strb	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].Freq  = DSP_FREQ_FILTER_MIN;
 800e1bc:	88fa      	ldrh	r2, [r7, #6]
 800e1be:	491a      	ldr	r1, [pc, #104]	; (800e228 <Dsp_Filter_Init+0x124>)
 800e1c0:	4613      	mov	r3, r2
 800e1c2:	005b      	lsls	r3, r3, #1
 800e1c4:	4413      	add	r3, r2
 800e1c6:	00db      	lsls	r3, r3, #3
 800e1c8:	440b      	add	r3, r1
 800e1ca:	33b4      	adds	r3, #180	; 0xb4
 800e1cc:	2214      	movs	r2, #20
 800e1ce:	601a      	str	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].Freq   = DSP_FREQ_FILTER_MAX;
 800e1d0:	88fa      	ldrh	r2, [r7, #6]
 800e1d2:	4915      	ldr	r1, [pc, #84]	; (800e228 <Dsp_Filter_Init+0x124>)
 800e1d4:	4613      	mov	r3, r2
 800e1d6:	005b      	lsls	r3, r3, #1
 800e1d8:	4413      	add	r3, r2
 800e1da:	00db      	lsls	r3, r3, #3
 800e1dc:	440b      	add	r3, r1
 800e1de:	33c0      	adds	r3, #192	; 0xc0
 800e1e0:	f644 6220 	movw	r2, #20000	; 0x4e20
 800e1e4:	601a      	str	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][HIGH_PASS_FILTER].Gain  = 0x0000;
 800e1e6:	88fa      	ldrh	r2, [r7, #6]
 800e1e8:	490f      	ldr	r1, [pc, #60]	; (800e228 <Dsp_Filter_Init+0x124>)
 800e1ea:	4613      	mov	r3, r2
 800e1ec:	005b      	lsls	r3, r3, #1
 800e1ee:	4413      	add	r3, r2
 800e1f0:	00db      	lsls	r3, r3, #3
 800e1f2:	440b      	add	r3, r1
 800e1f4:	33b8      	adds	r3, #184	; 0xb8
 800e1f6:	2200      	movs	r2, #0
 800e1f8:	801a      	strh	r2, [r3, #0]
		App_Dsp.Dsp_Data.FiltersData[index][LOW_PASS_FILTER].Gain   = 0x0000;
 800e1fa:	88fa      	ldrh	r2, [r7, #6]
 800e1fc:	490a      	ldr	r1, [pc, #40]	; (800e228 <Dsp_Filter_Init+0x124>)
 800e1fe:	4613      	mov	r3, r2
 800e200:	005b      	lsls	r3, r3, #1
 800e202:	4413      	add	r3, r2
 800e204:	00db      	lsls	r3, r3, #3
 800e206:	440b      	add	r3, r1
 800e208:	33c4      	adds	r3, #196	; 0xc4
 800e20a:	2200      	movs	r2, #0
 800e20c:	801a      	strh	r2, [r3, #0]
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800e20e:	88fb      	ldrh	r3, [r7, #6]
 800e210:	3301      	adds	r3, #1
 800e212:	80fb      	strh	r3, [r7, #6]
 800e214:	88fb      	ldrh	r3, [r7, #6]
 800e216:	2b07      	cmp	r3, #7
 800e218:	f67f af7a 	bls.w	800e110 <Dsp_Filter_Init+0xc>
	}
}
 800e21c:	bf00      	nop
 800e21e:	370c      	adds	r7, #12
 800e220:	46bd      	mov	sp, r7
 800e222:	bc80      	pop	{r7}
 800e224:	4770      	bx	lr
 800e226:	bf00      	nop
 800e228:	20003030 	.word	0x20003030

0800e22c <Filter_Bypassed>:
			MOD_FILTER_8_GENFILTER1_64_ALG0_STAGE0_B2_ADDR
		}
	}
};
void Filter_Bypassed(double *buff_double)
{
 800e22c:	b480      	push	{r7}
 800e22e:	b083      	sub	sp, #12
 800e230:	af00      	add	r7, sp, #0
 800e232:	6078      	str	r0, [r7, #4]
	*buff_double++ = 0;  ///b2
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	f103 0208 	add.w	r2, r3, #8
 800e23a:	607a      	str	r2, [r7, #4]
 800e23c:	f04f 0100 	mov.w	r1, #0
 800e240:	f04f 0200 	mov.w	r2, #0
 800e244:	e9c3 1200 	strd	r1, r2, [r3]
	*buff_double++ = 0;  ///b1 
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	f103 0208 	add.w	r2, r3, #8
 800e24e:	607a      	str	r2, [r7, #4]
 800e250:	f04f 0100 	mov.w	r1, #0
 800e254:	f04f 0200 	mov.w	r2, #0
 800e258:	e9c3 1200 	strd	r1, r2, [r3]
	*buff_double++ = 1;  ///b0 
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	f103 0208 	add.w	r2, r3, #8
 800e262:	607a      	str	r2, [r7, #4]
 800e264:	f04f 0100 	mov.w	r1, #0
 800e268:	4a0d      	ldr	r2, [pc, #52]	; (800e2a0 <Filter_Bypassed+0x74>)
 800e26a:	e9c3 1200 	strd	r1, r2, [r3]
	*buff_double++ = 0;  ///a2
 800e26e:	687b      	ldr	r3, [r7, #4]
 800e270:	f103 0208 	add.w	r2, r3, #8
 800e274:	607a      	str	r2, [r7, #4]
 800e276:	f04f 0100 	mov.w	r1, #0
 800e27a:	f04f 0200 	mov.w	r2, #0
 800e27e:	e9c3 1200 	strd	r1, r2, [r3]
	*buff_double++ = 0;  ///a1
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	f103 0208 	add.w	r2, r3, #8
 800e288:	607a      	str	r2, [r7, #4]
 800e28a:	f04f 0100 	mov.w	r1, #0
 800e28e:	f04f 0200 	mov.w	r2, #0
 800e292:	e9c3 1200 	strd	r1, r2, [r3]
}
 800e296:	bf00      	nop
 800e298:	370c      	adds	r7, #12
 800e29a:	46bd      	mov	sp, r7
 800e29c:	bc80      	pop	{r7}
 800e29e:	4770      	bx	lr
 800e2a0:	3ff00000 	.word	0x3ff00000

0800e2a4 <Filter_1st_Order_Butterworth>:
	*buff_double++ = (-(1 + cos(w0)) * gainLinear / 2) / a0;     ///b0
	*buff_double++ = (alpha - 1) / a0;                           ///a2
	*buff_double   = (2 * cos(w0)) / a0;                         ////a1
}
void Filter_1st_Order_Butterworth(double *buff_double,Filter_HPLP HPLP, SCH_U32 Freq, SCH_U16 Gain)
{
 800e2a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e2a8:	b090      	sub	sp, #64	; 0x40
 800e2aa:	af00      	add	r7, sp, #0
 800e2ac:	6178      	str	r0, [r7, #20]
 800e2ae:	60fa      	str	r2, [r7, #12]
 800e2b0:	461a      	mov	r2, r3
 800e2b2:	460b      	mov	r3, r1
 800e2b4:	74fb      	strb	r3, [r7, #19]
 800e2b6:	4613      	mov	r3, r2
 800e2b8:	823b      	strh	r3, [r7, #16]
	double gainLinear,omega,sn,cs,a0;
	omega = 2 * pi * Freq /Fs;
 800e2ba:	4b98      	ldr	r3, [pc, #608]	; (800e51c <Filter_1st_Order_Butterworth+0x278>)
 800e2bc:	e9d3 0100 	ldrd	r0, r1, [r3]
 800e2c0:	4602      	mov	r2, r0
 800e2c2:	460b      	mov	r3, r1
 800e2c4:	f7f1 ffba 	bl	800023c <__adddf3>
 800e2c8:	4602      	mov	r2, r0
 800e2ca:	460b      	mov	r3, r1
 800e2cc:	e9c7 2300 	strd	r2, r3, [r7]
 800e2d0:	68f8      	ldr	r0, [r7, #12]
 800e2d2:	f7f2 f8ef 	bl	80004b4 <__aeabi_ui2d>
 800e2d6:	4602      	mov	r2, r0
 800e2d8:	460b      	mov	r3, r1
 800e2da:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e2de:	f7f2 f963 	bl	80005a8 <__aeabi_dmul>
 800e2e2:	4602      	mov	r2, r0
 800e2e4:	460b      	mov	r3, r1
 800e2e6:	4610      	mov	r0, r2
 800e2e8:	4619      	mov	r1, r3
 800e2ea:	4b8d      	ldr	r3, [pc, #564]	; (800e520 <Filter_1st_Order_Butterworth+0x27c>)
 800e2ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2f0:	f7f2 fa84 	bl	80007fc <__aeabi_ddiv>
 800e2f4:	4602      	mov	r2, r0
 800e2f6:	460b      	mov	r3, r1
 800e2f8:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	sn = sin(omega);
 800e2fc:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800e300:	f005 fd98 	bl	8013e34 <sin>
 800e304:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
	cs = cos(omega);
 800e308:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800e30c:	f005 fd5c 	bl	8013dc8 <cos>
 800e310:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
	a0 = sn + cs + 1;
 800e314:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800e318:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800e31c:	f7f1 ff8e 	bl	800023c <__adddf3>
 800e320:	4602      	mov	r2, r0
 800e322:	460b      	mov	r3, r1
 800e324:	4610      	mov	r0, r2
 800e326:	4619      	mov	r1, r3
 800e328:	f04f 0200 	mov.w	r2, #0
 800e32c:	4b7d      	ldr	r3, [pc, #500]	; (800e524 <Filter_1st_Order_Butterworth+0x280>)
 800e32e:	f7f1 ff85 	bl	800023c <__adddf3>
 800e332:	4602      	mov	r2, r0
 800e334:	460b      	mov	r3, r1
 800e336:	e9c7 2308 	strd	r2, r3, [r7, #32]
	gainLinear = pow(10,(Gain/20));
 800e33a:	8a3b      	ldrh	r3, [r7, #16]
 800e33c:	4a7a      	ldr	r2, [pc, #488]	; (800e528 <Filter_1st_Order_Butterworth+0x284>)
 800e33e:	fba2 2303 	umull	r2, r3, r2, r3
 800e342:	091b      	lsrs	r3, r3, #4
 800e344:	b29b      	uxth	r3, r3
 800e346:	4618      	mov	r0, r3
 800e348:	f7f2 f8c4 	bl	80004d4 <__aeabi_i2d>
 800e34c:	4602      	mov	r2, r0
 800e34e:	460b      	mov	r3, r1
 800e350:	f04f 0000 	mov.w	r0, #0
 800e354:	4975      	ldr	r1, [pc, #468]	; (800e52c <Filter_1st_Order_Butterworth+0x288>)
 800e356:	f005 fda7 	bl	8013ea8 <pow>
 800e35a:	e9c7 0106 	strd	r0, r1, [r7, #24]
	if(HPLP == HIGH_PASS_FILTER)
 800e35e:	7cfb      	ldrb	r3, [r7, #19]
 800e360:	2b00      	cmp	r3, #0
 800e362:	d173      	bne.n	800e44c <Filter_1st_Order_Butterworth+0x1a8>
	{
		*buff_double++ = 0;  ///b2
 800e364:	697b      	ldr	r3, [r7, #20]
 800e366:	f103 0208 	add.w	r2, r3, #8
 800e36a:	617a      	str	r2, [r7, #20]
 800e36c:	f04f 0100 	mov.w	r1, #0
 800e370:	f04f 0200 	mov.w	r2, #0
 800e374:	e9c3 1200 	strd	r1, r2, [r3]
		*buff_double++ = -gainLinear * (1 + cs) / a0;  ///b1 
 800e378:	69bc      	ldr	r4, [r7, #24]
 800e37a:	69fb      	ldr	r3, [r7, #28]
 800e37c:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800e380:	f04f 0200 	mov.w	r2, #0
 800e384:	4b67      	ldr	r3, [pc, #412]	; (800e524 <Filter_1st_Order_Butterworth+0x280>)
 800e386:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800e38a:	f7f1 ff57 	bl	800023c <__adddf3>
 800e38e:	4602      	mov	r2, r0
 800e390:	460b      	mov	r3, r1
 800e392:	4620      	mov	r0, r4
 800e394:	4629      	mov	r1, r5
 800e396:	f7f2 f907 	bl	80005a8 <__aeabi_dmul>
 800e39a:	4603      	mov	r3, r0
 800e39c:	460c      	mov	r4, r1
 800e39e:	4618      	mov	r0, r3
 800e3a0:	4621      	mov	r1, r4
 800e3a2:	697c      	ldr	r4, [r7, #20]
 800e3a4:	f104 0308 	add.w	r3, r4, #8
 800e3a8:	617b      	str	r3, [r7, #20]
 800e3aa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e3ae:	f7f2 fa25 	bl	80007fc <__aeabi_ddiv>
 800e3b2:	4602      	mov	r2, r0
 800e3b4:	460b      	mov	r3, r1
 800e3b6:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = gainLinear * (1 + cs) / a0;  ///b0 
 800e3ba:	f04f 0200 	mov.w	r2, #0
 800e3be:	4b59      	ldr	r3, [pc, #356]	; (800e524 <Filter_1st_Order_Butterworth+0x280>)
 800e3c0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800e3c4:	f7f1 ff3a 	bl	800023c <__adddf3>
 800e3c8:	4603      	mov	r3, r0
 800e3ca:	460c      	mov	r4, r1
 800e3cc:	4618      	mov	r0, r3
 800e3ce:	4621      	mov	r1, r4
 800e3d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800e3d4:	f7f2 f8e8 	bl	80005a8 <__aeabi_dmul>
 800e3d8:	4603      	mov	r3, r0
 800e3da:	460c      	mov	r4, r1
 800e3dc:	4618      	mov	r0, r3
 800e3de:	4621      	mov	r1, r4
 800e3e0:	697c      	ldr	r4, [r7, #20]
 800e3e2:	f104 0308 	add.w	r3, r4, #8
 800e3e6:	617b      	str	r3, [r7, #20]
 800e3e8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e3ec:	f7f2 fa06 	bl	80007fc <__aeabi_ddiv>
 800e3f0:	4602      	mov	r2, r0
 800e3f2:	460b      	mov	r3, r1
 800e3f4:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = 0;  ///a2
 800e3f8:	697b      	ldr	r3, [r7, #20]
 800e3fa:	f103 0208 	add.w	r2, r3, #8
 800e3fe:	617a      	str	r2, [r7, #20]
 800e400:	f04f 0100 	mov.w	r1, #0
 800e404:	f04f 0200 	mov.w	r2, #0
 800e408:	e9c3 1200 	strd	r1, r2, [r3]
		*buff_double   = -(sn - cs - 1) / a0;  ///a1
 800e40c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800e410:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800e414:	f7f1 ff10 	bl	8000238 <__aeabi_dsub>
 800e418:	4603      	mov	r3, r0
 800e41a:	460c      	mov	r4, r1
 800e41c:	4618      	mov	r0, r3
 800e41e:	4621      	mov	r1, r4
 800e420:	f04f 0200 	mov.w	r2, #0
 800e424:	4b3f      	ldr	r3, [pc, #252]	; (800e524 <Filter_1st_Order_Butterworth+0x280>)
 800e426:	f7f1 ff07 	bl	8000238 <__aeabi_dsub>
 800e42a:	4603      	mov	r3, r0
 800e42c:	460c      	mov	r4, r1
 800e42e:	469a      	mov	sl, r3
 800e430:	f084 4b00 	eor.w	fp, r4, #2147483648	; 0x80000000
 800e434:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e438:	4650      	mov	r0, sl
 800e43a:	4659      	mov	r1, fp
 800e43c:	f7f2 f9de 	bl	80007fc <__aeabi_ddiv>
 800e440:	4603      	mov	r3, r0
 800e442:	460c      	mov	r4, r1
 800e444:	697a      	ldr	r2, [r7, #20]
 800e446:	e9c2 3400 	strd	r3, r4, [r2]
		*buff_double++ = gainLinear * sn / a0;  ///b1 
		*buff_double++ = gainLinear * sn / a0;  ///b0 
		*buff_double++ = 0;  ///a2
		*buff_double   = -(sn - cs - 1) / a0;  ///a1
	}
}
 800e44a:	e061      	b.n	800e510 <Filter_1st_Order_Butterworth+0x26c>
	else if(HPLP == LOW_PASS_FILTER)
 800e44c:	7cfb      	ldrb	r3, [r7, #19]
 800e44e:	2b01      	cmp	r3, #1
 800e450:	d15e      	bne.n	800e510 <Filter_1st_Order_Butterworth+0x26c>
		*buff_double++ = 0;  ///b2
 800e452:	697b      	ldr	r3, [r7, #20]
 800e454:	f103 0208 	add.w	r2, r3, #8
 800e458:	617a      	str	r2, [r7, #20]
 800e45a:	f04f 0100 	mov.w	r1, #0
 800e45e:	f04f 0200 	mov.w	r2, #0
 800e462:	e9c3 1200 	strd	r1, r2, [r3]
		*buff_double++ = gainLinear * sn / a0;  ///b1 
 800e466:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800e46a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800e46e:	f7f2 f89b 	bl	80005a8 <__aeabi_dmul>
 800e472:	4603      	mov	r3, r0
 800e474:	460c      	mov	r4, r1
 800e476:	4618      	mov	r0, r3
 800e478:	4621      	mov	r1, r4
 800e47a:	697c      	ldr	r4, [r7, #20]
 800e47c:	f104 0308 	add.w	r3, r4, #8
 800e480:	617b      	str	r3, [r7, #20]
 800e482:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e486:	f7f2 f9b9 	bl	80007fc <__aeabi_ddiv>
 800e48a:	4602      	mov	r2, r0
 800e48c:	460b      	mov	r3, r1
 800e48e:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = gainLinear * sn / a0;  ///b0 
 800e492:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800e496:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800e49a:	f7f2 f885 	bl	80005a8 <__aeabi_dmul>
 800e49e:	4603      	mov	r3, r0
 800e4a0:	460c      	mov	r4, r1
 800e4a2:	4618      	mov	r0, r3
 800e4a4:	4621      	mov	r1, r4
 800e4a6:	697c      	ldr	r4, [r7, #20]
 800e4a8:	f104 0308 	add.w	r3, r4, #8
 800e4ac:	617b      	str	r3, [r7, #20]
 800e4ae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e4b2:	f7f2 f9a3 	bl	80007fc <__aeabi_ddiv>
 800e4b6:	4602      	mov	r2, r0
 800e4b8:	460b      	mov	r3, r1
 800e4ba:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = 0;  ///a2
 800e4be:	697b      	ldr	r3, [r7, #20]
 800e4c0:	f103 0208 	add.w	r2, r3, #8
 800e4c4:	617a      	str	r2, [r7, #20]
 800e4c6:	f04f 0100 	mov.w	r1, #0
 800e4ca:	f04f 0200 	mov.w	r2, #0
 800e4ce:	e9c3 1200 	strd	r1, r2, [r3]
		*buff_double   = -(sn - cs - 1) / a0;  ///a1
 800e4d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800e4d6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800e4da:	f7f1 fead 	bl	8000238 <__aeabi_dsub>
 800e4de:	4603      	mov	r3, r0
 800e4e0:	460c      	mov	r4, r1
 800e4e2:	4618      	mov	r0, r3
 800e4e4:	4621      	mov	r1, r4
 800e4e6:	f04f 0200 	mov.w	r2, #0
 800e4ea:	4b0e      	ldr	r3, [pc, #56]	; (800e524 <Filter_1st_Order_Butterworth+0x280>)
 800e4ec:	f7f1 fea4 	bl	8000238 <__aeabi_dsub>
 800e4f0:	4603      	mov	r3, r0
 800e4f2:	460c      	mov	r4, r1
 800e4f4:	4698      	mov	r8, r3
 800e4f6:	f084 4900 	eor.w	r9, r4, #2147483648	; 0x80000000
 800e4fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e4fe:	4640      	mov	r0, r8
 800e500:	4649      	mov	r1, r9
 800e502:	f7f2 f97b 	bl	80007fc <__aeabi_ddiv>
 800e506:	4603      	mov	r3, r0
 800e508:	460c      	mov	r4, r1
 800e50a:	697a      	ldr	r2, [r7, #20]
 800e50c:	e9c2 3400 	strd	r3, r4, [r2]
}
 800e510:	bf00      	nop
 800e512:	3740      	adds	r7, #64	; 0x40
 800e514:	46bd      	mov	sp, r7
 800e516:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e51a:	bf00      	nop
 800e51c:	08023638 	.word	0x08023638
 800e520:	08023630 	.word	0x08023630
 800e524:	3ff00000 	.word	0x3ff00000
 800e528:	cccccccd 	.word	0xcccccccd
 800e52c:	40240000 	.word	0x40240000

0800e530 <Filter_2st_Order_Butterworth>:
void Filter_2st_Order_Butterworth(double *buff_double,Filter_HPLP HPLP, SCH_U32 Freq, SCH_U16 Gain)
{
 800e530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e534:	b093      	sub	sp, #76	; 0x4c
 800e536:	af00      	add	r7, sp, #0
 800e538:	60f8      	str	r0, [r7, #12]
 800e53a:	607a      	str	r2, [r7, #4]
 800e53c:	461a      	mov	r2, r3
 800e53e:	460b      	mov	r3, r1
 800e540:	72fb      	strb	r3, [r7, #11]
 800e542:	4613      	mov	r3, r2
 800e544:	813b      	strh	r3, [r7, #8]
	double gainLinear,alpha,omega,sn,cs,a0,f0;	
	f0 = Freq;
 800e546:	6878      	ldr	r0, [r7, #4]
 800e548:	f7f1 ffb4 	bl	80004b4 <__aeabi_ui2d>
 800e54c:	4603      	mov	r3, r0
 800e54e:	460c      	mov	r4, r1
 800e550:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	omega = 2 * pi * f0 /Fs;
 800e554:	4b7e      	ldr	r3, [pc, #504]	; (800e750 <Filter_2st_Order_Butterworth+0x220>)
 800e556:	e9d3 0100 	ldrd	r0, r1, [r3]
 800e55a:	4602      	mov	r2, r0
 800e55c:	460b      	mov	r3, r1
 800e55e:	f7f1 fe6d 	bl	800023c <__adddf3>
 800e562:	4603      	mov	r3, r0
 800e564:	460c      	mov	r4, r1
 800e566:	4618      	mov	r0, r3
 800e568:	4621      	mov	r1, r4
 800e56a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800e56e:	f7f2 f81b 	bl	80005a8 <__aeabi_dmul>
 800e572:	4603      	mov	r3, r0
 800e574:	460c      	mov	r4, r1
 800e576:	4618      	mov	r0, r3
 800e578:	4621      	mov	r1, r4
 800e57a:	4b76      	ldr	r3, [pc, #472]	; (800e754 <Filter_2st_Order_Butterworth+0x224>)
 800e57c:	cb18      	ldmia	r3, {r3, r4}
 800e57e:	461a      	mov	r2, r3
 800e580:	4623      	mov	r3, r4
 800e582:	f7f2 f93b 	bl	80007fc <__aeabi_ddiv>
 800e586:	4603      	mov	r3, r0
 800e588:	460c      	mov	r4, r1
 800e58a:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
	sn = sin(omega);
 800e58e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800e592:	f005 fc4f 	bl	8013e34 <sin>
 800e596:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
	cs = cos(omega);
 800e59a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800e59e:	f005 fc13 	bl	8013dc8 <cos>
 800e5a2:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
	alpha = sn / (2 * (1/ sqrt(2)));
 800e5a6:	a368      	add	r3, pc, #416	; (adr r3, 800e748 <Filter_2st_Order_Butterworth+0x218>)
 800e5a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5ac:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800e5b0:	f7f2 f924 	bl	80007fc <__aeabi_ddiv>
 800e5b4:	4603      	mov	r3, r0
 800e5b6:	460c      	mov	r4, r1
 800e5b8:	e9c7 3408 	strd	r3, r4, [r7, #32]
	a0 = 1 + alpha; 
 800e5bc:	f04f 0200 	mov.w	r2, #0
 800e5c0:	4b65      	ldr	r3, [pc, #404]	; (800e758 <Filter_2st_Order_Butterworth+0x228>)
 800e5c2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800e5c6:	f7f1 fe39 	bl	800023c <__adddf3>
 800e5ca:	4603      	mov	r3, r0
 800e5cc:	460c      	mov	r4, r1
 800e5ce:	e9c7 3406 	strd	r3, r4, [r7, #24]
	gainLinear = pow(10,(Gain/20));
 800e5d2:	893b      	ldrh	r3, [r7, #8]
 800e5d4:	4a61      	ldr	r2, [pc, #388]	; (800e75c <Filter_2st_Order_Butterworth+0x22c>)
 800e5d6:	fba2 2303 	umull	r2, r3, r2, r3
 800e5da:	091b      	lsrs	r3, r3, #4
 800e5dc:	b29b      	uxth	r3, r3
 800e5de:	4618      	mov	r0, r3
 800e5e0:	f7f1 ff78 	bl	80004d4 <__aeabi_i2d>
 800e5e4:	4603      	mov	r3, r0
 800e5e6:	460c      	mov	r4, r1
 800e5e8:	461a      	mov	r2, r3
 800e5ea:	4623      	mov	r3, r4
 800e5ec:	f04f 0000 	mov.w	r0, #0
 800e5f0:	495b      	ldr	r1, [pc, #364]	; (800e760 <Filter_2st_Order_Butterworth+0x230>)
 800e5f2:	f005 fc59 	bl	8013ea8 <pow>
 800e5f6:	e9c7 0104 	strd	r0, r1, [r7, #16]
	if(HPLP == HIGH_PASS_FILTER)
 800e5fa:	7afb      	ldrb	r3, [r7, #11]
 800e5fc:	2b00      	cmp	r3, #0
 800e5fe:	f040 80b1 	bne.w	800e764 <Filter_2st_Order_Butterworth+0x234>
	{
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b2
 800e602:	f04f 0200 	mov.w	r2, #0
 800e606:	4b54      	ldr	r3, [pc, #336]	; (800e758 <Filter_2st_Order_Butterworth+0x228>)
 800e608:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800e60c:	f7f1 fe16 	bl	800023c <__adddf3>
 800e610:	4603      	mov	r3, r0
 800e612:	460c      	mov	r4, r1
 800e614:	4618      	mov	r0, r3
 800e616:	4621      	mov	r1, r4
 800e618:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800e61c:	f7f2 f8ee 	bl	80007fc <__aeabi_ddiv>
 800e620:	4603      	mov	r3, r0
 800e622:	460c      	mov	r4, r1
 800e624:	4618      	mov	r0, r3
 800e626:	4621      	mov	r1, r4
 800e628:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800e62c:	f7f1 ffbc 	bl	80005a8 <__aeabi_dmul>
 800e630:	4603      	mov	r3, r0
 800e632:	460c      	mov	r4, r1
 800e634:	4618      	mov	r0, r3
 800e636:	4621      	mov	r1, r4
 800e638:	68fc      	ldr	r4, [r7, #12]
 800e63a:	f104 0308 	add.w	r3, r4, #8
 800e63e:	60fb      	str	r3, [r7, #12]
 800e640:	f04f 0200 	mov.w	r2, #0
 800e644:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e648:	f7f2 f8d8 	bl	80007fc <__aeabi_ddiv>
 800e64c:	4602      	mov	r2, r0
 800e64e:	460b      	mov	r3, r1
 800e650:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 + cs) / a0 * gainLinear;      ///b1 
 800e654:	f04f 0200 	mov.w	r2, #0
 800e658:	4b3f      	ldr	r3, [pc, #252]	; (800e758 <Filter_2st_Order_Butterworth+0x228>)
 800e65a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800e65e:	f7f1 fded 	bl	800023c <__adddf3>
 800e662:	4603      	mov	r3, r0
 800e664:	460c      	mov	r4, r1
 800e666:	469a      	mov	sl, r3
 800e668:	f084 4b00 	eor.w	fp, r4, #2147483648	; 0x80000000
 800e66c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800e670:	4650      	mov	r0, sl
 800e672:	4659      	mov	r1, fp
 800e674:	f7f2 f8c2 	bl	80007fc <__aeabi_ddiv>
 800e678:	4603      	mov	r3, r0
 800e67a:	460c      	mov	r4, r1
 800e67c:	4618      	mov	r0, r3
 800e67e:	4621      	mov	r1, r4
 800e680:	68fc      	ldr	r4, [r7, #12]
 800e682:	f104 0308 	add.w	r3, r4, #8
 800e686:	60fb      	str	r3, [r7, #12]
 800e688:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800e68c:	f7f1 ff8c 	bl	80005a8 <__aeabi_dmul>
 800e690:	4602      	mov	r2, r0
 800e692:	460b      	mov	r3, r1
 800e694:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b0 
 800e698:	f04f 0200 	mov.w	r2, #0
 800e69c:	4b2e      	ldr	r3, [pc, #184]	; (800e758 <Filter_2st_Order_Butterworth+0x228>)
 800e69e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800e6a2:	f7f1 fdcb 	bl	800023c <__adddf3>
 800e6a6:	4603      	mov	r3, r0
 800e6a8:	460c      	mov	r4, r1
 800e6aa:	4618      	mov	r0, r3
 800e6ac:	4621      	mov	r1, r4
 800e6ae:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800e6b2:	f7f2 f8a3 	bl	80007fc <__aeabi_ddiv>
 800e6b6:	4603      	mov	r3, r0
 800e6b8:	460c      	mov	r4, r1
 800e6ba:	4618      	mov	r0, r3
 800e6bc:	4621      	mov	r1, r4
 800e6be:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800e6c2:	f7f1 ff71 	bl	80005a8 <__aeabi_dmul>
 800e6c6:	4603      	mov	r3, r0
 800e6c8:	460c      	mov	r4, r1
 800e6ca:	4618      	mov	r0, r3
 800e6cc:	4621      	mov	r1, r4
 800e6ce:	68fc      	ldr	r4, [r7, #12]
 800e6d0:	f104 0308 	add.w	r3, r4, #8
 800e6d4:	60fb      	str	r3, [r7, #12]
 800e6d6:	f04f 0200 	mov.w	r2, #0
 800e6da:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e6de:	f7f2 f88d 	bl	80007fc <__aeabi_ddiv>
 800e6e2:	4602      	mov	r2, r0
 800e6e4:	460b      	mov	r3, r1
 800e6e6:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800e6ea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e6ee:	f04f 0000 	mov.w	r0, #0
 800e6f2:	4919      	ldr	r1, [pc, #100]	; (800e758 <Filter_2st_Order_Butterworth+0x228>)
 800e6f4:	f7f1 fda0 	bl	8000238 <__aeabi_dsub>
 800e6f8:	4603      	mov	r3, r0
 800e6fa:	460c      	mov	r4, r1
 800e6fc:	4698      	mov	r8, r3
 800e6fe:	f084 4900 	eor.w	r9, r4, #2147483648	; 0x80000000
 800e702:	68fc      	ldr	r4, [r7, #12]
 800e704:	f104 0308 	add.w	r3, r4, #8
 800e708:	60fb      	str	r3, [r7, #12]
 800e70a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800e70e:	4640      	mov	r0, r8
 800e710:	4649      	mov	r1, r9
 800e712:	f7f2 f873 	bl	80007fc <__aeabi_ddiv>
 800e716:	4602      	mov	r2, r0
 800e718:	460b      	mov	r3, r1
 800e71a:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800e71e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800e722:	4602      	mov	r2, r0
 800e724:	460b      	mov	r3, r1
 800e726:	f7f1 fd89 	bl	800023c <__adddf3>
 800e72a:	4603      	mov	r3, r0
 800e72c:	460c      	mov	r4, r1
 800e72e:	4618      	mov	r0, r3
 800e730:	4621      	mov	r1, r4
 800e732:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800e736:	f7f2 f861 	bl	80007fc <__aeabi_ddiv>
 800e73a:	4603      	mov	r3, r0
 800e73c:	460c      	mov	r4, r1
 800e73e:	68fa      	ldr	r2, [r7, #12]
 800e740:	e9c2 3400 	strd	r3, r4, [r2]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
		*buff_double++ = -(1 - alpha) / a0;                ///a2
		*buff_double   =  2 * cs / a0;                     ///a1
	}
}
 800e744:	e0b0      	b.n	800e8a8 <Filter_2st_Order_Butterworth+0x378>
 800e746:	bf00      	nop
 800e748:	667f3bcc 	.word	0x667f3bcc
 800e74c:	3ff6a09e 	.word	0x3ff6a09e
 800e750:	08023638 	.word	0x08023638
 800e754:	08023630 	.word	0x08023630
 800e758:	3ff00000 	.word	0x3ff00000
 800e75c:	cccccccd 	.word	0xcccccccd
 800e760:	40240000 	.word	0x40240000
	else if(HPLP == LOW_PASS_FILTER)
 800e764:	7afb      	ldrb	r3, [r7, #11]
 800e766:	2b01      	cmp	r3, #1
 800e768:	f040 809e 	bne.w	800e8a8 <Filter_2st_Order_Butterworth+0x378>
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b2
 800e76c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800e770:	f04f 0000 	mov.w	r0, #0
 800e774:	494f      	ldr	r1, [pc, #316]	; (800e8b4 <Filter_2st_Order_Butterworth+0x384>)
 800e776:	f7f1 fd5f 	bl	8000238 <__aeabi_dsub>
 800e77a:	4603      	mov	r3, r0
 800e77c:	460c      	mov	r4, r1
 800e77e:	4618      	mov	r0, r3
 800e780:	4621      	mov	r1, r4
 800e782:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800e786:	f7f2 f839 	bl	80007fc <__aeabi_ddiv>
 800e78a:	4603      	mov	r3, r0
 800e78c:	460c      	mov	r4, r1
 800e78e:	4618      	mov	r0, r3
 800e790:	4621      	mov	r1, r4
 800e792:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800e796:	f7f1 ff07 	bl	80005a8 <__aeabi_dmul>
 800e79a:	4603      	mov	r3, r0
 800e79c:	460c      	mov	r4, r1
 800e79e:	4618      	mov	r0, r3
 800e7a0:	4621      	mov	r1, r4
 800e7a2:	68fc      	ldr	r4, [r7, #12]
 800e7a4:	f104 0308 	add.w	r3, r4, #8
 800e7a8:	60fb      	str	r3, [r7, #12]
 800e7aa:	f04f 0200 	mov.w	r2, #0
 800e7ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e7b2:	f7f2 f823 	bl	80007fc <__aeabi_ddiv>
 800e7b6:	4602      	mov	r2, r0
 800e7b8:	460b      	mov	r3, r1
 800e7ba:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
 800e7be:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800e7c2:	f04f 0000 	mov.w	r0, #0
 800e7c6:	493b      	ldr	r1, [pc, #236]	; (800e8b4 <Filter_2st_Order_Butterworth+0x384>)
 800e7c8:	f7f1 fd36 	bl	8000238 <__aeabi_dsub>
 800e7cc:	4603      	mov	r3, r0
 800e7ce:	460c      	mov	r4, r1
 800e7d0:	4618      	mov	r0, r3
 800e7d2:	4621      	mov	r1, r4
 800e7d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800e7d8:	f7f2 f810 	bl	80007fc <__aeabi_ddiv>
 800e7dc:	4603      	mov	r3, r0
 800e7de:	460c      	mov	r4, r1
 800e7e0:	4618      	mov	r0, r3
 800e7e2:	4621      	mov	r1, r4
 800e7e4:	68fc      	ldr	r4, [r7, #12]
 800e7e6:	f104 0308 	add.w	r3, r4, #8
 800e7ea:	60fb      	str	r3, [r7, #12]
 800e7ec:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800e7f0:	f7f1 feda 	bl	80005a8 <__aeabi_dmul>
 800e7f4:	4602      	mov	r2, r0
 800e7f6:	460b      	mov	r3, r1
 800e7f8:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
 800e7fc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800e800:	f04f 0000 	mov.w	r0, #0
 800e804:	492b      	ldr	r1, [pc, #172]	; (800e8b4 <Filter_2st_Order_Butterworth+0x384>)
 800e806:	f7f1 fd17 	bl	8000238 <__aeabi_dsub>
 800e80a:	4603      	mov	r3, r0
 800e80c:	460c      	mov	r4, r1
 800e80e:	4618      	mov	r0, r3
 800e810:	4621      	mov	r1, r4
 800e812:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800e816:	f7f1 fff1 	bl	80007fc <__aeabi_ddiv>
 800e81a:	4603      	mov	r3, r0
 800e81c:	460c      	mov	r4, r1
 800e81e:	4618      	mov	r0, r3
 800e820:	4621      	mov	r1, r4
 800e822:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800e826:	f7f1 febf 	bl	80005a8 <__aeabi_dmul>
 800e82a:	4603      	mov	r3, r0
 800e82c:	460c      	mov	r4, r1
 800e82e:	4618      	mov	r0, r3
 800e830:	4621      	mov	r1, r4
 800e832:	68fc      	ldr	r4, [r7, #12]
 800e834:	f104 0308 	add.w	r3, r4, #8
 800e838:	60fb      	str	r3, [r7, #12]
 800e83a:	f04f 0200 	mov.w	r2, #0
 800e83e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e842:	f7f1 ffdb 	bl	80007fc <__aeabi_ddiv>
 800e846:	4602      	mov	r2, r0
 800e848:	460b      	mov	r3, r1
 800e84a:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800e84e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e852:	f04f 0000 	mov.w	r0, #0
 800e856:	4917      	ldr	r1, [pc, #92]	; (800e8b4 <Filter_2st_Order_Butterworth+0x384>)
 800e858:	f7f1 fcee 	bl	8000238 <__aeabi_dsub>
 800e85c:	4603      	mov	r3, r0
 800e85e:	460c      	mov	r4, r1
 800e860:	461d      	mov	r5, r3
 800e862:	f084 4600 	eor.w	r6, r4, #2147483648	; 0x80000000
 800e866:	68fc      	ldr	r4, [r7, #12]
 800e868:	f104 0308 	add.w	r3, r4, #8
 800e86c:	60fb      	str	r3, [r7, #12]
 800e86e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800e872:	4628      	mov	r0, r5
 800e874:	4631      	mov	r1, r6
 800e876:	f7f1 ffc1 	bl	80007fc <__aeabi_ddiv>
 800e87a:	4602      	mov	r2, r0
 800e87c:	460b      	mov	r3, r1
 800e87e:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800e882:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800e886:	4602      	mov	r2, r0
 800e888:	460b      	mov	r3, r1
 800e88a:	f7f1 fcd7 	bl	800023c <__adddf3>
 800e88e:	4603      	mov	r3, r0
 800e890:	460c      	mov	r4, r1
 800e892:	4618      	mov	r0, r3
 800e894:	4621      	mov	r1, r4
 800e896:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800e89a:	f7f1 ffaf 	bl	80007fc <__aeabi_ddiv>
 800e89e:	4603      	mov	r3, r0
 800e8a0:	460c      	mov	r4, r1
 800e8a2:	68fa      	ldr	r2, [r7, #12]
 800e8a4:	e9c2 3400 	strd	r3, r4, [r2]
}
 800e8a8:	bf00      	nop
 800e8aa:	374c      	adds	r7, #76	; 0x4c
 800e8ac:	46bd      	mov	sp, r7
 800e8ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8b2:	bf00      	nop
 800e8b4:	3ff00000 	.word	0x3ff00000

0800e8b8 <Filter_Higher_Order_Butterworth>:
void Filter_Higher_Order_Butterworth(double *buff_double,Filter_HPLP HPLP, SCH_U32 Freq, SCH_U16 Gain, SCH_U8 orderindex,SCH_U8 i)
{
 800e8b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8bc:	b095      	sub	sp, #84	; 0x54
 800e8be:	af00      	add	r7, sp, #0
 800e8c0:	6178      	str	r0, [r7, #20]
 800e8c2:	60fa      	str	r2, [r7, #12]
 800e8c4:	461a      	mov	r2, r3
 800e8c6:	460b      	mov	r3, r1
 800e8c8:	74fb      	strb	r3, [r7, #19]
 800e8ca:	4613      	mov	r3, r2
 800e8cc:	823b      	strh	r3, [r7, #16]
	double gainLinear,alpha,omega,sn,cs,a0,orderangle;
	omega = 2 * pi * Freq /Fs;
 800e8ce:	4ba2      	ldr	r3, [pc, #648]	; (800eb58 <Filter_Higher_Order_Butterworth+0x2a0>)
 800e8d0:	e9d3 0100 	ldrd	r0, r1, [r3]
 800e8d4:	4602      	mov	r2, r0
 800e8d6:	460b      	mov	r3, r1
 800e8d8:	f7f1 fcb0 	bl	800023c <__adddf3>
 800e8dc:	4603      	mov	r3, r0
 800e8de:	460c      	mov	r4, r1
 800e8e0:	e9c7 3400 	strd	r3, r4, [r7]
 800e8e4:	68f8      	ldr	r0, [r7, #12]
 800e8e6:	f7f1 fde5 	bl	80004b4 <__aeabi_ui2d>
 800e8ea:	4603      	mov	r3, r0
 800e8ec:	460c      	mov	r4, r1
 800e8ee:	461a      	mov	r2, r3
 800e8f0:	4623      	mov	r3, r4
 800e8f2:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e8f6:	f7f1 fe57 	bl	80005a8 <__aeabi_dmul>
 800e8fa:	4603      	mov	r3, r0
 800e8fc:	460c      	mov	r4, r1
 800e8fe:	4618      	mov	r0, r3
 800e900:	4621      	mov	r1, r4
 800e902:	4b96      	ldr	r3, [pc, #600]	; (800eb5c <Filter_Higher_Order_Butterworth+0x2a4>)
 800e904:	cb18      	ldmia	r3, {r3, r4}
 800e906:	461a      	mov	r2, r3
 800e908:	4623      	mov	r3, r4
 800e90a:	f7f1 ff77 	bl	80007fc <__aeabi_ddiv>
 800e90e:	4603      	mov	r3, r0
 800e910:	460c      	mov	r4, r1
 800e912:	e9c7 3412 	strd	r3, r4, [r7, #72]	; 0x48
	sn = sin(omega);
 800e916:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800e91a:	f005 fa8b 	bl	8013e34 <sin>
 800e91e:	e9c7 0110 	strd	r0, r1, [r7, #64]	; 0x40
	cs = cos(omega);
 800e922:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800e926:	f005 fa4f 	bl	8013dc8 <cos>
 800e92a:	e9c7 010e 	strd	r0, r1, [r7, #56]	; 0x38
	orderangle = (pi / orderindex) * (i + 0.5);
 800e92e:	4b8a      	ldr	r3, [pc, #552]	; (800eb58 <Filter_Higher_Order_Butterworth+0x2a0>)
 800e930:	cb18      	ldmia	r3, {r3, r4}
 800e932:	e9c7 3400 	strd	r3, r4, [r7]
 800e936:	f897 3078 	ldrb.w	r3, [r7, #120]	; 0x78
 800e93a:	4618      	mov	r0, r3
 800e93c:	f7f1 fdca 	bl	80004d4 <__aeabi_i2d>
 800e940:	4603      	mov	r3, r0
 800e942:	460c      	mov	r4, r1
 800e944:	461a      	mov	r2, r3
 800e946:	4623      	mov	r3, r4
 800e948:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e94c:	f7f1 ff56 	bl	80007fc <__aeabi_ddiv>
 800e950:	4603      	mov	r3, r0
 800e952:	460c      	mov	r4, r1
 800e954:	e9c7 3400 	strd	r3, r4, [r7]
 800e958:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 800e95c:	4618      	mov	r0, r3
 800e95e:	f7f1 fdb9 	bl	80004d4 <__aeabi_i2d>
 800e962:	f04f 0200 	mov.w	r2, #0
 800e966:	4b7e      	ldr	r3, [pc, #504]	; (800eb60 <Filter_Higher_Order_Butterworth+0x2a8>)
 800e968:	f7f1 fc68 	bl	800023c <__adddf3>
 800e96c:	4603      	mov	r3, r0
 800e96e:	460c      	mov	r4, r1
 800e970:	461a      	mov	r2, r3
 800e972:	4623      	mov	r3, r4
 800e974:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e978:	f7f1 fe16 	bl	80005a8 <__aeabi_dmul>
 800e97c:	4603      	mov	r3, r0
 800e97e:	460c      	mov	r4, r1
 800e980:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
	alpha = sn / (2 * (1 / (2 * sin(orderangle))));
 800e984:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800e988:	f005 fa54 	bl	8013e34 <sin>
 800e98c:	4602      	mov	r2, r0
 800e98e:	460b      	mov	r3, r1
 800e990:	f7f1 fc54 	bl	800023c <__adddf3>
 800e994:	4603      	mov	r3, r0
 800e996:	460c      	mov	r4, r1
 800e998:	461a      	mov	r2, r3
 800e99a:	4623      	mov	r3, r4
 800e99c:	f04f 0000 	mov.w	r0, #0
 800e9a0:	4970      	ldr	r1, [pc, #448]	; (800eb64 <Filter_Higher_Order_Butterworth+0x2ac>)
 800e9a2:	f7f1 ff2b 	bl	80007fc <__aeabi_ddiv>
 800e9a6:	4603      	mov	r3, r0
 800e9a8:	460c      	mov	r4, r1
 800e9aa:	4618      	mov	r0, r3
 800e9ac:	4621      	mov	r1, r4
 800e9ae:	4602      	mov	r2, r0
 800e9b0:	460b      	mov	r3, r1
 800e9b2:	f7f1 fc43 	bl	800023c <__adddf3>
 800e9b6:	4603      	mov	r3, r0
 800e9b8:	460c      	mov	r4, r1
 800e9ba:	461a      	mov	r2, r3
 800e9bc:	4623      	mov	r3, r4
 800e9be:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800e9c2:	f7f1 ff1b 	bl	80007fc <__aeabi_ddiv>
 800e9c6:	4603      	mov	r3, r0
 800e9c8:	460c      	mov	r4, r1
 800e9ca:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	a0 = 1 + alpha; 
 800e9ce:	f04f 0200 	mov.w	r2, #0
 800e9d2:	4b64      	ldr	r3, [pc, #400]	; (800eb64 <Filter_Higher_Order_Butterworth+0x2ac>)
 800e9d4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800e9d8:	f7f1 fc30 	bl	800023c <__adddf3>
 800e9dc:	4603      	mov	r3, r0
 800e9de:	460c      	mov	r4, r1
 800e9e0:	e9c7 3408 	strd	r3, r4, [r7, #32]
	gainLinear = pow(10,(Gain/20));	
 800e9e4:	8a3b      	ldrh	r3, [r7, #16]
 800e9e6:	4a60      	ldr	r2, [pc, #384]	; (800eb68 <Filter_Higher_Order_Butterworth+0x2b0>)
 800e9e8:	fba2 2303 	umull	r2, r3, r2, r3
 800e9ec:	091b      	lsrs	r3, r3, #4
 800e9ee:	b29b      	uxth	r3, r3
 800e9f0:	4618      	mov	r0, r3
 800e9f2:	f7f1 fd6f 	bl	80004d4 <__aeabi_i2d>
 800e9f6:	4603      	mov	r3, r0
 800e9f8:	460c      	mov	r4, r1
 800e9fa:	461a      	mov	r2, r3
 800e9fc:	4623      	mov	r3, r4
 800e9fe:	f04f 0000 	mov.w	r0, #0
 800ea02:	495a      	ldr	r1, [pc, #360]	; (800eb6c <Filter_Higher_Order_Butterworth+0x2b4>)
 800ea04:	f005 fa50 	bl	8013ea8 <pow>
 800ea08:	e9c7 0106 	strd	r0, r1, [r7, #24]
	if(HPLP == HIGH_PASS_FILTER)
 800ea0c:	7cfb      	ldrb	r3, [r7, #19]
 800ea0e:	2b00      	cmp	r3, #0
 800ea10:	f040 80ae 	bne.w	800eb70 <Filter_Higher_Order_Butterworth+0x2b8>
	{
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b2
 800ea14:	f04f 0200 	mov.w	r2, #0
 800ea18:	4b52      	ldr	r3, [pc, #328]	; (800eb64 <Filter_Higher_Order_Butterworth+0x2ac>)
 800ea1a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800ea1e:	f7f1 fc0d 	bl	800023c <__adddf3>
 800ea22:	4603      	mov	r3, r0
 800ea24:	460c      	mov	r4, r1
 800ea26:	4618      	mov	r0, r3
 800ea28:	4621      	mov	r1, r4
 800ea2a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ea2e:	f7f1 fee5 	bl	80007fc <__aeabi_ddiv>
 800ea32:	4603      	mov	r3, r0
 800ea34:	460c      	mov	r4, r1
 800ea36:	4618      	mov	r0, r3
 800ea38:	4621      	mov	r1, r4
 800ea3a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ea3e:	f7f1 fdb3 	bl	80005a8 <__aeabi_dmul>
 800ea42:	4603      	mov	r3, r0
 800ea44:	460c      	mov	r4, r1
 800ea46:	4618      	mov	r0, r3
 800ea48:	4621      	mov	r1, r4
 800ea4a:	697c      	ldr	r4, [r7, #20]
 800ea4c:	f104 0308 	add.w	r3, r4, #8
 800ea50:	617b      	str	r3, [r7, #20]
 800ea52:	f04f 0200 	mov.w	r2, #0
 800ea56:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ea5a:	f7f1 fecf 	bl	80007fc <__aeabi_ddiv>
 800ea5e:	4602      	mov	r2, r0
 800ea60:	460b      	mov	r3, r1
 800ea62:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 + cs) / a0 * gainLinear;      ///b1 
 800ea66:	f04f 0200 	mov.w	r2, #0
 800ea6a:	4b3e      	ldr	r3, [pc, #248]	; (800eb64 <Filter_Higher_Order_Butterworth+0x2ac>)
 800ea6c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800ea70:	f7f1 fbe4 	bl	800023c <__adddf3>
 800ea74:	4603      	mov	r3, r0
 800ea76:	460c      	mov	r4, r1
 800ea78:	469a      	mov	sl, r3
 800ea7a:	f084 4b00 	eor.w	fp, r4, #2147483648	; 0x80000000
 800ea7e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ea82:	4650      	mov	r0, sl
 800ea84:	4659      	mov	r1, fp
 800ea86:	f7f1 feb9 	bl	80007fc <__aeabi_ddiv>
 800ea8a:	4603      	mov	r3, r0
 800ea8c:	460c      	mov	r4, r1
 800ea8e:	4618      	mov	r0, r3
 800ea90:	4621      	mov	r1, r4
 800ea92:	697c      	ldr	r4, [r7, #20]
 800ea94:	f104 0308 	add.w	r3, r4, #8
 800ea98:	617b      	str	r3, [r7, #20]
 800ea9a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ea9e:	f7f1 fd83 	bl	80005a8 <__aeabi_dmul>
 800eaa2:	4602      	mov	r2, r0
 800eaa4:	460b      	mov	r3, r1
 800eaa6:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b0 
 800eaaa:	f04f 0200 	mov.w	r2, #0
 800eaae:	4b2d      	ldr	r3, [pc, #180]	; (800eb64 <Filter_Higher_Order_Butterworth+0x2ac>)
 800eab0:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800eab4:	f7f1 fbc2 	bl	800023c <__adddf3>
 800eab8:	4603      	mov	r3, r0
 800eaba:	460c      	mov	r4, r1
 800eabc:	4618      	mov	r0, r3
 800eabe:	4621      	mov	r1, r4
 800eac0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800eac4:	f7f1 fe9a 	bl	80007fc <__aeabi_ddiv>
 800eac8:	4603      	mov	r3, r0
 800eaca:	460c      	mov	r4, r1
 800eacc:	4618      	mov	r0, r3
 800eace:	4621      	mov	r1, r4
 800ead0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ead4:	f7f1 fd68 	bl	80005a8 <__aeabi_dmul>
 800ead8:	4603      	mov	r3, r0
 800eada:	460c      	mov	r4, r1
 800eadc:	4618      	mov	r0, r3
 800eade:	4621      	mov	r1, r4
 800eae0:	697c      	ldr	r4, [r7, #20]
 800eae2:	f104 0308 	add.w	r3, r4, #8
 800eae6:	617b      	str	r3, [r7, #20]
 800eae8:	f04f 0200 	mov.w	r2, #0
 800eaec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800eaf0:	f7f1 fe84 	bl	80007fc <__aeabi_ddiv>
 800eaf4:	4602      	mov	r2, r0
 800eaf6:	460b      	mov	r3, r1
 800eaf8:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800eafc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800eb00:	f04f 0000 	mov.w	r0, #0
 800eb04:	4917      	ldr	r1, [pc, #92]	; (800eb64 <Filter_Higher_Order_Butterworth+0x2ac>)
 800eb06:	f7f1 fb97 	bl	8000238 <__aeabi_dsub>
 800eb0a:	4603      	mov	r3, r0
 800eb0c:	460c      	mov	r4, r1
 800eb0e:	4698      	mov	r8, r3
 800eb10:	f084 4900 	eor.w	r9, r4, #2147483648	; 0x80000000
 800eb14:	697c      	ldr	r4, [r7, #20]
 800eb16:	f104 0308 	add.w	r3, r4, #8
 800eb1a:	617b      	str	r3, [r7, #20]
 800eb1c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800eb20:	4640      	mov	r0, r8
 800eb22:	4649      	mov	r1, r9
 800eb24:	f7f1 fe6a 	bl	80007fc <__aeabi_ddiv>
 800eb28:	4602      	mov	r2, r0
 800eb2a:	460b      	mov	r3, r1
 800eb2c:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800eb30:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800eb34:	4602      	mov	r2, r0
 800eb36:	460b      	mov	r3, r1
 800eb38:	f7f1 fb80 	bl	800023c <__adddf3>
 800eb3c:	4603      	mov	r3, r0
 800eb3e:	460c      	mov	r4, r1
 800eb40:	4618      	mov	r0, r3
 800eb42:	4621      	mov	r1, r4
 800eb44:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800eb48:	f7f1 fe58 	bl	80007fc <__aeabi_ddiv>
 800eb4c:	4603      	mov	r3, r0
 800eb4e:	460c      	mov	r4, r1
 800eb50:	697a      	ldr	r2, [r7, #20]
 800eb52:	e9c2 3400 	strd	r3, r4, [r2]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
		*buff_double++ = -(1 - alpha) / a0;                ///a2
		*buff_double   =  2 * cs / a0;                     ///a1
	}
}
 800eb56:	e0ad      	b.n	800ecb4 <Filter_Higher_Order_Butterworth+0x3fc>
 800eb58:	08023638 	.word	0x08023638
 800eb5c:	08023630 	.word	0x08023630
 800eb60:	3fe00000 	.word	0x3fe00000
 800eb64:	3ff00000 	.word	0x3ff00000
 800eb68:	cccccccd 	.word	0xcccccccd
 800eb6c:	40240000 	.word	0x40240000
	else if(HPLP == LOW_PASS_FILTER)
 800eb70:	7cfb      	ldrb	r3, [r7, #19]
 800eb72:	2b01      	cmp	r3, #1
 800eb74:	f040 809e 	bne.w	800ecb4 <Filter_Higher_Order_Butterworth+0x3fc>
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b2
 800eb78:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800eb7c:	f04f 0000 	mov.w	r0, #0
 800eb80:	494f      	ldr	r1, [pc, #316]	; (800ecc0 <Filter_Higher_Order_Butterworth+0x408>)
 800eb82:	f7f1 fb59 	bl	8000238 <__aeabi_dsub>
 800eb86:	4603      	mov	r3, r0
 800eb88:	460c      	mov	r4, r1
 800eb8a:	4618      	mov	r0, r3
 800eb8c:	4621      	mov	r1, r4
 800eb8e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800eb92:	f7f1 fe33 	bl	80007fc <__aeabi_ddiv>
 800eb96:	4603      	mov	r3, r0
 800eb98:	460c      	mov	r4, r1
 800eb9a:	4618      	mov	r0, r3
 800eb9c:	4621      	mov	r1, r4
 800eb9e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800eba2:	f7f1 fd01 	bl	80005a8 <__aeabi_dmul>
 800eba6:	4603      	mov	r3, r0
 800eba8:	460c      	mov	r4, r1
 800ebaa:	4618      	mov	r0, r3
 800ebac:	4621      	mov	r1, r4
 800ebae:	697c      	ldr	r4, [r7, #20]
 800ebb0:	f104 0308 	add.w	r3, r4, #8
 800ebb4:	617b      	str	r3, [r7, #20]
 800ebb6:	f04f 0200 	mov.w	r2, #0
 800ebba:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ebbe:	f7f1 fe1d 	bl	80007fc <__aeabi_ddiv>
 800ebc2:	4602      	mov	r2, r0
 800ebc4:	460b      	mov	r3, r1
 800ebc6:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
 800ebca:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800ebce:	f04f 0000 	mov.w	r0, #0
 800ebd2:	493b      	ldr	r1, [pc, #236]	; (800ecc0 <Filter_Higher_Order_Butterworth+0x408>)
 800ebd4:	f7f1 fb30 	bl	8000238 <__aeabi_dsub>
 800ebd8:	4603      	mov	r3, r0
 800ebda:	460c      	mov	r4, r1
 800ebdc:	4618      	mov	r0, r3
 800ebde:	4621      	mov	r1, r4
 800ebe0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ebe4:	f7f1 fe0a 	bl	80007fc <__aeabi_ddiv>
 800ebe8:	4603      	mov	r3, r0
 800ebea:	460c      	mov	r4, r1
 800ebec:	4618      	mov	r0, r3
 800ebee:	4621      	mov	r1, r4
 800ebf0:	697c      	ldr	r4, [r7, #20]
 800ebf2:	f104 0308 	add.w	r3, r4, #8
 800ebf6:	617b      	str	r3, [r7, #20]
 800ebf8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ebfc:	f7f1 fcd4 	bl	80005a8 <__aeabi_dmul>
 800ec00:	4602      	mov	r2, r0
 800ec02:	460b      	mov	r3, r1
 800ec04:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
 800ec08:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800ec0c:	f04f 0000 	mov.w	r0, #0
 800ec10:	492b      	ldr	r1, [pc, #172]	; (800ecc0 <Filter_Higher_Order_Butterworth+0x408>)
 800ec12:	f7f1 fb11 	bl	8000238 <__aeabi_dsub>
 800ec16:	4603      	mov	r3, r0
 800ec18:	460c      	mov	r4, r1
 800ec1a:	4618      	mov	r0, r3
 800ec1c:	4621      	mov	r1, r4
 800ec1e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ec22:	f7f1 fdeb 	bl	80007fc <__aeabi_ddiv>
 800ec26:	4603      	mov	r3, r0
 800ec28:	460c      	mov	r4, r1
 800ec2a:	4618      	mov	r0, r3
 800ec2c:	4621      	mov	r1, r4
 800ec2e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ec32:	f7f1 fcb9 	bl	80005a8 <__aeabi_dmul>
 800ec36:	4603      	mov	r3, r0
 800ec38:	460c      	mov	r4, r1
 800ec3a:	4618      	mov	r0, r3
 800ec3c:	4621      	mov	r1, r4
 800ec3e:	697c      	ldr	r4, [r7, #20]
 800ec40:	f104 0308 	add.w	r3, r4, #8
 800ec44:	617b      	str	r3, [r7, #20]
 800ec46:	f04f 0200 	mov.w	r2, #0
 800ec4a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ec4e:	f7f1 fdd5 	bl	80007fc <__aeabi_ddiv>
 800ec52:	4602      	mov	r2, r0
 800ec54:	460b      	mov	r3, r1
 800ec56:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800ec5a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800ec5e:	f04f 0000 	mov.w	r0, #0
 800ec62:	4917      	ldr	r1, [pc, #92]	; (800ecc0 <Filter_Higher_Order_Butterworth+0x408>)
 800ec64:	f7f1 fae8 	bl	8000238 <__aeabi_dsub>
 800ec68:	4603      	mov	r3, r0
 800ec6a:	460c      	mov	r4, r1
 800ec6c:	461d      	mov	r5, r3
 800ec6e:	f084 4600 	eor.w	r6, r4, #2147483648	; 0x80000000
 800ec72:	697c      	ldr	r4, [r7, #20]
 800ec74:	f104 0308 	add.w	r3, r4, #8
 800ec78:	617b      	str	r3, [r7, #20]
 800ec7a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ec7e:	4628      	mov	r0, r5
 800ec80:	4631      	mov	r1, r6
 800ec82:	f7f1 fdbb 	bl	80007fc <__aeabi_ddiv>
 800ec86:	4602      	mov	r2, r0
 800ec88:	460b      	mov	r3, r1
 800ec8a:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800ec8e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800ec92:	4602      	mov	r2, r0
 800ec94:	460b      	mov	r3, r1
 800ec96:	f7f1 fad1 	bl	800023c <__adddf3>
 800ec9a:	4603      	mov	r3, r0
 800ec9c:	460c      	mov	r4, r1
 800ec9e:	4618      	mov	r0, r3
 800eca0:	4621      	mov	r1, r4
 800eca2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800eca6:	f7f1 fda9 	bl	80007fc <__aeabi_ddiv>
 800ecaa:	4603      	mov	r3, r0
 800ecac:	460c      	mov	r4, r1
 800ecae:	697a      	ldr	r2, [r7, #20]
 800ecb0:	e9c2 3400 	strd	r3, r4, [r2]
}
 800ecb4:	bf00      	nop
 800ecb6:	3754      	adds	r7, #84	; 0x54
 800ecb8:	46bd      	mov	sp, r7
 800ecba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ecbe:	bf00      	nop
 800ecc0:	3ff00000 	.word	0x3ff00000
 800ecc4:	00000000 	.word	0x00000000

0800ecc8 <Filter_2st_Order_Bessel>:
void Filter_2st_Order_Bessel(double *buff_double,Filter_HPLP HPLP, SCH_U32 Freq, SCH_U16 Gain)
{
 800ecc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eccc:	b093      	sub	sp, #76	; 0x4c
 800ecce:	af00      	add	r7, sp, #0
 800ecd0:	6178      	str	r0, [r7, #20]
 800ecd2:	60fa      	str	r2, [r7, #12]
 800ecd4:	461a      	mov	r2, r3
 800ecd6:	460b      	mov	r3, r1
 800ecd8:	74fb      	strb	r3, [r7, #19]
 800ecda:	4613      	mov	r3, r2
 800ecdc:	823b      	strh	r3, [r7, #16]
	double gainLinear,alpha,omega,sn,cs,a0;
	omega = 2 * pi * Freq /Fs;
 800ecde:	4b82      	ldr	r3, [pc, #520]	; (800eee8 <Filter_2st_Order_Bessel+0x220>)
 800ece0:	e9d3 0100 	ldrd	r0, r1, [r3]
 800ece4:	4602      	mov	r2, r0
 800ece6:	460b      	mov	r3, r1
 800ece8:	f7f1 faa8 	bl	800023c <__adddf3>
 800ecec:	4603      	mov	r3, r0
 800ecee:	460c      	mov	r4, r1
 800ecf0:	e9c7 3400 	strd	r3, r4, [r7]
 800ecf4:	68f8      	ldr	r0, [r7, #12]
 800ecf6:	f7f1 fbdd 	bl	80004b4 <__aeabi_ui2d>
 800ecfa:	4603      	mov	r3, r0
 800ecfc:	460c      	mov	r4, r1
 800ecfe:	461a      	mov	r2, r3
 800ed00:	4623      	mov	r3, r4
 800ed02:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ed06:	f7f1 fc4f 	bl	80005a8 <__aeabi_dmul>
 800ed0a:	4603      	mov	r3, r0
 800ed0c:	460c      	mov	r4, r1
 800ed0e:	4618      	mov	r0, r3
 800ed10:	4621      	mov	r1, r4
 800ed12:	4b76      	ldr	r3, [pc, #472]	; (800eeec <Filter_2st_Order_Bessel+0x224>)
 800ed14:	cb18      	ldmia	r3, {r3, r4}
 800ed16:	461a      	mov	r2, r3
 800ed18:	4623      	mov	r3, r4
 800ed1a:	f7f1 fd6f 	bl	80007fc <__aeabi_ddiv>
 800ed1e:	4603      	mov	r3, r0
 800ed20:	460c      	mov	r4, r1
 800ed22:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
	sn = sin(omega);
 800ed26:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800ed2a:	f005 f883 	bl	8013e34 <sin>
 800ed2e:	e9c7 010e 	strd	r0, r1, [r7, #56]	; 0x38
	cs = cos(omega);
 800ed32:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 800ed36:	f005 f847 	bl	8013dc8 <cos>
 800ed3a:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
	alpha = sn / (2 * (1 / sqrt(3)));
 800ed3e:	a368      	add	r3, pc, #416	; (adr r3, 800eee0 <Filter_2st_Order_Bessel+0x218>)
 800ed40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed44:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 800ed48:	f7f1 fd58 	bl	80007fc <__aeabi_ddiv>
 800ed4c:	4603      	mov	r3, r0
 800ed4e:	460c      	mov	r4, r1
 800ed50:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
	a0 = 1 + alpha; 
 800ed54:	f04f 0200 	mov.w	r2, #0
 800ed58:	4b65      	ldr	r3, [pc, #404]	; (800eef0 <Filter_2st_Order_Bessel+0x228>)
 800ed5a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800ed5e:	f7f1 fa6d 	bl	800023c <__adddf3>
 800ed62:	4603      	mov	r3, r0
 800ed64:	460c      	mov	r4, r1
 800ed66:	e9c7 3408 	strd	r3, r4, [r7, #32]
	gainLinear = pow(10,(Gain/20));
 800ed6a:	8a3b      	ldrh	r3, [r7, #16]
 800ed6c:	4a61      	ldr	r2, [pc, #388]	; (800eef4 <Filter_2st_Order_Bessel+0x22c>)
 800ed6e:	fba2 2303 	umull	r2, r3, r2, r3
 800ed72:	091b      	lsrs	r3, r3, #4
 800ed74:	b29b      	uxth	r3, r3
 800ed76:	4618      	mov	r0, r3
 800ed78:	f7f1 fbac 	bl	80004d4 <__aeabi_i2d>
 800ed7c:	4603      	mov	r3, r0
 800ed7e:	460c      	mov	r4, r1
 800ed80:	461a      	mov	r2, r3
 800ed82:	4623      	mov	r3, r4
 800ed84:	f04f 0000 	mov.w	r0, #0
 800ed88:	495b      	ldr	r1, [pc, #364]	; (800eef8 <Filter_2st_Order_Bessel+0x230>)
 800ed8a:	f005 f88d 	bl	8013ea8 <pow>
 800ed8e:	e9c7 0106 	strd	r0, r1, [r7, #24]
	if(HPLP == HIGH_PASS_FILTER)
 800ed92:	7cfb      	ldrb	r3, [r7, #19]
 800ed94:	2b00      	cmp	r3, #0
 800ed96:	f040 80b1 	bne.w	800eefc <Filter_2st_Order_Bessel+0x234>
	{
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b2
 800ed9a:	f04f 0200 	mov.w	r2, #0
 800ed9e:	4b54      	ldr	r3, [pc, #336]	; (800eef0 <Filter_2st_Order_Bessel+0x228>)
 800eda0:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800eda4:	f7f1 fa4a 	bl	800023c <__adddf3>
 800eda8:	4603      	mov	r3, r0
 800edaa:	460c      	mov	r4, r1
 800edac:	4618      	mov	r0, r3
 800edae:	4621      	mov	r1, r4
 800edb0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800edb4:	f7f1 fd22 	bl	80007fc <__aeabi_ddiv>
 800edb8:	4603      	mov	r3, r0
 800edba:	460c      	mov	r4, r1
 800edbc:	4618      	mov	r0, r3
 800edbe:	4621      	mov	r1, r4
 800edc0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800edc4:	f7f1 fbf0 	bl	80005a8 <__aeabi_dmul>
 800edc8:	4603      	mov	r3, r0
 800edca:	460c      	mov	r4, r1
 800edcc:	4618      	mov	r0, r3
 800edce:	4621      	mov	r1, r4
 800edd0:	697c      	ldr	r4, [r7, #20]
 800edd2:	f104 0308 	add.w	r3, r4, #8
 800edd6:	617b      	str	r3, [r7, #20]
 800edd8:	f04f 0200 	mov.w	r2, #0
 800eddc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ede0:	f7f1 fd0c 	bl	80007fc <__aeabi_ddiv>
 800ede4:	4602      	mov	r2, r0
 800ede6:	460b      	mov	r3, r1
 800ede8:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 + cs) / a0 * gainLinear;      ///b1 
 800edec:	f04f 0200 	mov.w	r2, #0
 800edf0:	4b3f      	ldr	r3, [pc, #252]	; (800eef0 <Filter_2st_Order_Bessel+0x228>)
 800edf2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800edf6:	f7f1 fa21 	bl	800023c <__adddf3>
 800edfa:	4603      	mov	r3, r0
 800edfc:	460c      	mov	r4, r1
 800edfe:	469a      	mov	sl, r3
 800ee00:	f084 4b00 	eor.w	fp, r4, #2147483648	; 0x80000000
 800ee04:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ee08:	4650      	mov	r0, sl
 800ee0a:	4659      	mov	r1, fp
 800ee0c:	f7f1 fcf6 	bl	80007fc <__aeabi_ddiv>
 800ee10:	4603      	mov	r3, r0
 800ee12:	460c      	mov	r4, r1
 800ee14:	4618      	mov	r0, r3
 800ee16:	4621      	mov	r1, r4
 800ee18:	697c      	ldr	r4, [r7, #20]
 800ee1a:	f104 0308 	add.w	r3, r4, #8
 800ee1e:	617b      	str	r3, [r7, #20]
 800ee20:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ee24:	f7f1 fbc0 	bl	80005a8 <__aeabi_dmul>
 800ee28:	4602      	mov	r2, r0
 800ee2a:	460b      	mov	r3, r1
 800ee2c:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 + cs) / a0 * gainLinear / 2;  ///b0 
 800ee30:	f04f 0200 	mov.w	r2, #0
 800ee34:	4b2e      	ldr	r3, [pc, #184]	; (800eef0 <Filter_2st_Order_Bessel+0x228>)
 800ee36:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800ee3a:	f7f1 f9ff 	bl	800023c <__adddf3>
 800ee3e:	4603      	mov	r3, r0
 800ee40:	460c      	mov	r4, r1
 800ee42:	4618      	mov	r0, r3
 800ee44:	4621      	mov	r1, r4
 800ee46:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ee4a:	f7f1 fcd7 	bl	80007fc <__aeabi_ddiv>
 800ee4e:	4603      	mov	r3, r0
 800ee50:	460c      	mov	r4, r1
 800ee52:	4618      	mov	r0, r3
 800ee54:	4621      	mov	r1, r4
 800ee56:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ee5a:	f7f1 fba5 	bl	80005a8 <__aeabi_dmul>
 800ee5e:	4603      	mov	r3, r0
 800ee60:	460c      	mov	r4, r1
 800ee62:	4618      	mov	r0, r3
 800ee64:	4621      	mov	r1, r4
 800ee66:	697c      	ldr	r4, [r7, #20]
 800ee68:	f104 0308 	add.w	r3, r4, #8
 800ee6c:	617b      	str	r3, [r7, #20]
 800ee6e:	f04f 0200 	mov.w	r2, #0
 800ee72:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ee76:	f7f1 fcc1 	bl	80007fc <__aeabi_ddiv>
 800ee7a:	4602      	mov	r2, r0
 800ee7c:	460b      	mov	r3, r1
 800ee7e:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800ee82:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800ee86:	f04f 0000 	mov.w	r0, #0
 800ee8a:	4919      	ldr	r1, [pc, #100]	; (800eef0 <Filter_2st_Order_Bessel+0x228>)
 800ee8c:	f7f1 f9d4 	bl	8000238 <__aeabi_dsub>
 800ee90:	4603      	mov	r3, r0
 800ee92:	460c      	mov	r4, r1
 800ee94:	4698      	mov	r8, r3
 800ee96:	f084 4900 	eor.w	r9, r4, #2147483648	; 0x80000000
 800ee9a:	697c      	ldr	r4, [r7, #20]
 800ee9c:	f104 0308 	add.w	r3, r4, #8
 800eea0:	617b      	str	r3, [r7, #20]
 800eea2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800eea6:	4640      	mov	r0, r8
 800eea8:	4649      	mov	r1, r9
 800eeaa:	f7f1 fca7 	bl	80007fc <__aeabi_ddiv>
 800eeae:	4602      	mov	r2, r0
 800eeb0:	460b      	mov	r3, r1
 800eeb2:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800eeb6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800eeba:	4602      	mov	r2, r0
 800eebc:	460b      	mov	r3, r1
 800eebe:	f7f1 f9bd 	bl	800023c <__adddf3>
 800eec2:	4603      	mov	r3, r0
 800eec4:	460c      	mov	r4, r1
 800eec6:	4618      	mov	r0, r3
 800eec8:	4621      	mov	r1, r4
 800eeca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800eece:	f7f1 fc95 	bl	80007fc <__aeabi_ddiv>
 800eed2:	4603      	mov	r3, r0
 800eed4:	460c      	mov	r4, r1
 800eed6:	697a      	ldr	r2, [r7, #20]
 800eed8:	e9c2 3400 	strd	r3, r4, [r2]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
		*buff_double++ = -(1 - alpha) / a0;                ///a2
		*buff_double   =  2 * cs / a0;                     ///a1
	}
}
 800eedc:	e0b0      	b.n	800f040 <Filter_2st_Order_Bessel+0x378>
 800eede:	bf00      	nop
 800eee0:	4590331d 	.word	0x4590331d
 800eee4:	3ff279a7 	.word	0x3ff279a7
 800eee8:	08023638 	.word	0x08023638
 800eeec:	08023630 	.word	0x08023630
 800eef0:	3ff00000 	.word	0x3ff00000
 800eef4:	cccccccd 	.word	0xcccccccd
 800eef8:	40240000 	.word	0x40240000
	else if(HPLP == LOW_PASS_FILTER)
 800eefc:	7cfb      	ldrb	r3, [r7, #19]
 800eefe:	2b01      	cmp	r3, #1
 800ef00:	f040 809e 	bne.w	800f040 <Filter_2st_Order_Bessel+0x378>
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b2
 800ef04:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800ef08:	f04f 0000 	mov.w	r0, #0
 800ef0c:	494f      	ldr	r1, [pc, #316]	; (800f04c <Filter_2st_Order_Bessel+0x384>)
 800ef0e:	f7f1 f993 	bl	8000238 <__aeabi_dsub>
 800ef12:	4603      	mov	r3, r0
 800ef14:	460c      	mov	r4, r1
 800ef16:	4618      	mov	r0, r3
 800ef18:	4621      	mov	r1, r4
 800ef1a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ef1e:	f7f1 fc6d 	bl	80007fc <__aeabi_ddiv>
 800ef22:	4603      	mov	r3, r0
 800ef24:	460c      	mov	r4, r1
 800ef26:	4618      	mov	r0, r3
 800ef28:	4621      	mov	r1, r4
 800ef2a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ef2e:	f7f1 fb3b 	bl	80005a8 <__aeabi_dmul>
 800ef32:	4603      	mov	r3, r0
 800ef34:	460c      	mov	r4, r1
 800ef36:	4618      	mov	r0, r3
 800ef38:	4621      	mov	r1, r4
 800ef3a:	697c      	ldr	r4, [r7, #20]
 800ef3c:	f104 0308 	add.w	r3, r4, #8
 800ef40:	617b      	str	r3, [r7, #20]
 800ef42:	f04f 0200 	mov.w	r2, #0
 800ef46:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ef4a:	f7f1 fc57 	bl	80007fc <__aeabi_ddiv>
 800ef4e:	4602      	mov	r2, r0
 800ef50:	460b      	mov	r3, r1
 800ef52:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear;      ///b1 
 800ef56:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800ef5a:	f04f 0000 	mov.w	r0, #0
 800ef5e:	493b      	ldr	r1, [pc, #236]	; (800f04c <Filter_2st_Order_Bessel+0x384>)
 800ef60:	f7f1 f96a 	bl	8000238 <__aeabi_dsub>
 800ef64:	4603      	mov	r3, r0
 800ef66:	460c      	mov	r4, r1
 800ef68:	4618      	mov	r0, r3
 800ef6a:	4621      	mov	r1, r4
 800ef6c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800ef70:	f7f1 fc44 	bl	80007fc <__aeabi_ddiv>
 800ef74:	4603      	mov	r3, r0
 800ef76:	460c      	mov	r4, r1
 800ef78:	4618      	mov	r0, r3
 800ef7a:	4621      	mov	r1, r4
 800ef7c:	697c      	ldr	r4, [r7, #20]
 800ef7e:	f104 0308 	add.w	r3, r4, #8
 800ef82:	617b      	str	r3, [r7, #20]
 800ef84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ef88:	f7f1 fb0e 	bl	80005a8 <__aeabi_dmul>
 800ef8c:	4602      	mov	r2, r0
 800ef8e:	460b      	mov	r3, r1
 800ef90:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ =  (1 - cs) / a0 * gainLinear / 2;  ///b0 
 800ef94:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800ef98:	f04f 0000 	mov.w	r0, #0
 800ef9c:	492b      	ldr	r1, [pc, #172]	; (800f04c <Filter_2st_Order_Bessel+0x384>)
 800ef9e:	f7f1 f94b 	bl	8000238 <__aeabi_dsub>
 800efa2:	4603      	mov	r3, r0
 800efa4:	460c      	mov	r4, r1
 800efa6:	4618      	mov	r0, r3
 800efa8:	4621      	mov	r1, r4
 800efaa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800efae:	f7f1 fc25 	bl	80007fc <__aeabi_ddiv>
 800efb2:	4603      	mov	r3, r0
 800efb4:	460c      	mov	r4, r1
 800efb6:	4618      	mov	r0, r3
 800efb8:	4621      	mov	r1, r4
 800efba:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800efbe:	f7f1 faf3 	bl	80005a8 <__aeabi_dmul>
 800efc2:	4603      	mov	r3, r0
 800efc4:	460c      	mov	r4, r1
 800efc6:	4618      	mov	r0, r3
 800efc8:	4621      	mov	r1, r4
 800efca:	697c      	ldr	r4, [r7, #20]
 800efcc:	f104 0308 	add.w	r3, r4, #8
 800efd0:	617b      	str	r3, [r7, #20]
 800efd2:	f04f 0200 	mov.w	r2, #0
 800efd6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800efda:	f7f1 fc0f 	bl	80007fc <__aeabi_ddiv>
 800efde:	4602      	mov	r2, r0
 800efe0:	460b      	mov	r3, r1
 800efe2:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double++ = -(1 - alpha) / a0;                ///a2
 800efe6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800efea:	f04f 0000 	mov.w	r0, #0
 800efee:	4917      	ldr	r1, [pc, #92]	; (800f04c <Filter_2st_Order_Bessel+0x384>)
 800eff0:	f7f1 f922 	bl	8000238 <__aeabi_dsub>
 800eff4:	4603      	mov	r3, r0
 800eff6:	460c      	mov	r4, r1
 800eff8:	461d      	mov	r5, r3
 800effa:	f084 4600 	eor.w	r6, r4, #2147483648	; 0x80000000
 800effe:	697c      	ldr	r4, [r7, #20]
 800f000:	f104 0308 	add.w	r3, r4, #8
 800f004:	617b      	str	r3, [r7, #20]
 800f006:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800f00a:	4628      	mov	r0, r5
 800f00c:	4631      	mov	r1, r6
 800f00e:	f7f1 fbf5 	bl	80007fc <__aeabi_ddiv>
 800f012:	4602      	mov	r2, r0
 800f014:	460b      	mov	r3, r1
 800f016:	e9c4 2300 	strd	r2, r3, [r4]
		*buff_double   =  2 * cs / a0;                     ///a1
 800f01a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 800f01e:	4602      	mov	r2, r0
 800f020:	460b      	mov	r3, r1
 800f022:	f7f1 f90b 	bl	800023c <__adddf3>
 800f026:	4603      	mov	r3, r0
 800f028:	460c      	mov	r4, r1
 800f02a:	4618      	mov	r0, r3
 800f02c:	4621      	mov	r1, r4
 800f02e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800f032:	f7f1 fbe3 	bl	80007fc <__aeabi_ddiv>
 800f036:	4603      	mov	r3, r0
 800f038:	460c      	mov	r4, r1
 800f03a:	697a      	ldr	r2, [r7, #20]
 800f03c:	e9c2 3400 	strd	r3, r4, [r2]
}
 800f040:	bf00      	nop
 800f042:	374c      	adds	r7, #76	; 0x4c
 800f044:	46bd      	mov	sp, r7
 800f046:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f04a:	bf00      	nop
 800f04c:	3ff00000 	.word	0x3ff00000

0800f050 <Dsp_GEN_Filter>:
SCH_BOOL Dsp_GEN_Filter(SCH_U8 Channel,Filter_HPLP HPLP,Filters_T *P_Filter)
{
 800f050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f054:	b0b5      	sub	sp, #212	; 0xd4
 800f056:	af02      	add	r7, sp, #8
 800f058:	4603      	mov	r3, r0
 800f05a:	603a      	str	r2, [r7, #0]
 800f05c:	71fb      	strb	r3, [r7, #7]
 800f05e:	460b      	mov	r3, r1
 800f060:	71bb      	strb	r3, [r7, #6]
	double buff_double[4][5];
	SCH_U8 index,buff[20] = {0x00};
 800f062:	f107 030c 	add.w	r3, r7, #12
 800f066:	2200      	movs	r2, #0
 800f068:	601a      	str	r2, [r3, #0]
 800f06a:	605a      	str	r2, [r3, #4]
 800f06c:	609a      	str	r2, [r3, #8]
 800f06e:	60da      	str	r2, [r3, #12]
 800f070:	611a      	str	r2, [r3, #16]
	SCH_BOOL PHASE_Flag;
	if(Channel >= DSP_CHANNEL_CNT || HPLP>= HPLP_FILTER_CNT)
 800f072:	79fb      	ldrb	r3, [r7, #7]
 800f074:	2b07      	cmp	r3, #7
 800f076:	d802      	bhi.n	800f07e <Dsp_GEN_Filter+0x2e>
 800f078:	79bb      	ldrb	r3, [r7, #6]
 800f07a:	2b01      	cmp	r3, #1
 800f07c:	d901      	bls.n	800f082 <Dsp_GEN_Filter+0x32>
		return FALSE;
 800f07e:	2300      	movs	r3, #0
 800f080:	e2fe      	b.n	800f680 <Dsp_GEN_Filter+0x630>
	PHASE_Flag = (P_Filter->Other.bit.PHASE != App_Dsp.Dsp_Data.FiltersData[Channel][HPLP].Other.bit.PHASE) ? TRUE : FALSE;
 800f082:	683b      	ldr	r3, [r7, #0]
 800f084:	781b      	ldrb	r3, [r3, #0]
 800f086:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800f08a:	b2d8      	uxtb	r0, r3
 800f08c:	79f9      	ldrb	r1, [r7, #7]
 800f08e:	79bb      	ldrb	r3, [r7, #6]
 800f090:	4ea8      	ldr	r6, [pc, #672]	; (800f334 <Dsp_GEN_Filter+0x2e4>)
 800f092:	461a      	mov	r2, r3
 800f094:	0052      	lsls	r2, r2, #1
 800f096:	441a      	add	r2, r3
 800f098:	0093      	lsls	r3, r2, #2
 800f09a:	461a      	mov	r2, r3
 800f09c:	460b      	mov	r3, r1
 800f09e:	005b      	lsls	r3, r3, #1
 800f0a0:	440b      	add	r3, r1
 800f0a2:	00db      	lsls	r3, r3, #3
 800f0a4:	4413      	add	r3, r2
 800f0a6:	4433      	add	r3, r6
 800f0a8:	33b0      	adds	r3, #176	; 0xb0
 800f0aa:	781b      	ldrb	r3, [r3, #0]
 800f0ac:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800f0b0:	b2db      	uxtb	r3, r3
 800f0b2:	4298      	cmp	r0, r3
 800f0b4:	bf14      	ite	ne
 800f0b6:	2301      	movne	r3, #1
 800f0b8:	2300      	moveq	r3, #0
 800f0ba:	b2db      	uxtb	r3, r3
 800f0bc:	f887 30c6 	strb.w	r3, [r7, #198]	; 0xc6
	P_Filter->Freq = LimitMaxMin(DSP_FREQ_MIN, P_Filter->Freq, DSP_FREQ_MAX);
 800f0c0:	683b      	ldr	r3, [r7, #0]
 800f0c2:	685b      	ldr	r3, [r3, #4]
 800f0c4:	4a9c      	ldr	r2, [pc, #624]	; (800f338 <Dsp_GEN_Filter+0x2e8>)
 800f0c6:	4619      	mov	r1, r3
 800f0c8:	2000      	movs	r0, #0
 800f0ca:	f003 f955 	bl	8012378 <LimitMaxMin>
 800f0ce:	4602      	mov	r2, r0
 800f0d0:	683b      	ldr	r3, [r7, #0]
 800f0d2:	605a      	str	r2, [r3, #4]
	if(P_Filter->Other.bit.EN_DIS)//enable
 800f0d4:	683b      	ldr	r3, [r7, #0]
 800f0d6:	781b      	ldrb	r3, [r3, #0]
 800f0d8:	f003 0301 	and.w	r3, r3, #1
 800f0dc:	b2db      	uxtb	r3, r3
 800f0de:	2b00      	cmp	r3, #0
 800f0e0:	f000 81de 	beq.w	800f4a0 <Dsp_GEN_Filter+0x450>
	{
		if((P_Filter->MODE0==MODE0_LINKWITZ)&&(P_Filter->MODE1==MODE1_12dB_Oct))
 800f0e4:	683b      	ldr	r3, [r7, #0]
 800f0e6:	785b      	ldrb	r3, [r3, #1]
 800f0e8:	2b01      	cmp	r3, #1
 800f0ea:	d125      	bne.n	800f138 <Dsp_GEN_Filter+0xe8>
 800f0ec:	683b      	ldr	r3, [r7, #0]
 800f0ee:	789b      	ldrb	r3, [r3, #2]
 800f0f0:	2b01      	cmp	r3, #1
 800f0f2:	d121      	bne.n	800f138 <Dsp_GEN_Filter+0xe8>
		{
			Filter_1st_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800f0f4:	683b      	ldr	r3, [r7, #0]
 800f0f6:	685a      	ldr	r2, [r3, #4]
 800f0f8:	683b      	ldr	r3, [r7, #0]
 800f0fa:	891b      	ldrh	r3, [r3, #8]
 800f0fc:	79b9      	ldrb	r1, [r7, #6]
 800f0fe:	f107 0020 	add.w	r0, r7, #32
 800f102:	f7ff f8cf 	bl	800e2a4 <Filter_1st_Order_Butterworth>
			Filter_1st_Order_Butterworth(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800f106:	683b      	ldr	r3, [r7, #0]
 800f108:	685a      	ldr	r2, [r3, #4]
 800f10a:	683b      	ldr	r3, [r7, #0]
 800f10c:	891e      	ldrh	r6, [r3, #8]
 800f10e:	79b9      	ldrb	r1, [r7, #6]
 800f110:	f107 0320 	add.w	r3, r7, #32
 800f114:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800f118:	4633      	mov	r3, r6
 800f11a:	f7ff f8c3 	bl	800e2a4 <Filter_1st_Order_Butterworth>
			Filter_Bypassed(buff_double[2]);
 800f11e:	f107 0320 	add.w	r3, r7, #32
 800f122:	3350      	adds	r3, #80	; 0x50
 800f124:	4618      	mov	r0, r3
 800f126:	f7ff f881 	bl	800e22c <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800f12a:	f107 0320 	add.w	r3, r7, #32
 800f12e:	3378      	adds	r3, #120	; 0x78
 800f130:	4618      	mov	r0, r3
 800f132:	f7ff f87b 	bl	800e22c <Filter_Bypassed>
 800f136:	e1ce      	b.n	800f4d6 <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_LINKWITZ)&&(P_Filter->MODE1==MODE1_24dB_Oct))
 800f138:	683b      	ldr	r3, [r7, #0]
 800f13a:	785b      	ldrb	r3, [r3, #1]
 800f13c:	2b01      	cmp	r3, #1
 800f13e:	d125      	bne.n	800f18c <Dsp_GEN_Filter+0x13c>
 800f140:	683b      	ldr	r3, [r7, #0]
 800f142:	789b      	ldrb	r3, [r3, #2]
 800f144:	2b03      	cmp	r3, #3
 800f146:	d121      	bne.n	800f18c <Dsp_GEN_Filter+0x13c>
		{
			Filter_2st_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800f148:	683b      	ldr	r3, [r7, #0]
 800f14a:	685a      	ldr	r2, [r3, #4]
 800f14c:	683b      	ldr	r3, [r7, #0]
 800f14e:	891b      	ldrh	r3, [r3, #8]
 800f150:	79b9      	ldrb	r1, [r7, #6]
 800f152:	f107 0020 	add.w	r0, r7, #32
 800f156:	f7ff f9eb 	bl	800e530 <Filter_2st_Order_Butterworth>
			Filter_2st_Order_Butterworth(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800f15a:	683b      	ldr	r3, [r7, #0]
 800f15c:	685a      	ldr	r2, [r3, #4]
 800f15e:	683b      	ldr	r3, [r7, #0]
 800f160:	891e      	ldrh	r6, [r3, #8]
 800f162:	79b9      	ldrb	r1, [r7, #6]
 800f164:	f107 0320 	add.w	r3, r7, #32
 800f168:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800f16c:	4633      	mov	r3, r6
 800f16e:	f7ff f9df 	bl	800e530 <Filter_2st_Order_Butterworth>
			Filter_Bypassed(buff_double[2]);
 800f172:	f107 0320 	add.w	r3, r7, #32
 800f176:	3350      	adds	r3, #80	; 0x50
 800f178:	4618      	mov	r0, r3
 800f17a:	f7ff f857 	bl	800e22c <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800f17e:	f107 0320 	add.w	r3, r7, #32
 800f182:	3378      	adds	r3, #120	; 0x78
 800f184:	4618      	mov	r0, r3
 800f186:	f7ff f851 	bl	800e22c <Filter_Bypassed>
 800f18a:	e1a4      	b.n	800f4d6 <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_LINKWITZ)&&(P_Filter->MODE1==MODE1_36dB_Oct))
 800f18c:	683b      	ldr	r3, [r7, #0]
 800f18e:	785b      	ldrb	r3, [r3, #1]
 800f190:	2b01      	cmp	r3, #1
 800f192:	d13a      	bne.n	800f20a <Dsp_GEN_Filter+0x1ba>
 800f194:	683b      	ldr	r3, [r7, #0]
 800f196:	789b      	ldrb	r3, [r3, #2]
 800f198:	2b05      	cmp	r3, #5
 800f19a:	d136      	bne.n	800f20a <Dsp_GEN_Filter+0x1ba>
		{
			Filter_Higher_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain,3,0);
 800f19c:	683b      	ldr	r3, [r7, #0]
 800f19e:	685a      	ldr	r2, [r3, #4]
 800f1a0:	683b      	ldr	r3, [r7, #0]
 800f1a2:	891e      	ldrh	r6, [r3, #8]
 800f1a4:	79b9      	ldrb	r1, [r7, #6]
 800f1a6:	f107 0020 	add.w	r0, r7, #32
 800f1aa:	2300      	movs	r3, #0
 800f1ac:	9301      	str	r3, [sp, #4]
 800f1ae:	2303      	movs	r3, #3
 800f1b0:	9300      	str	r3, [sp, #0]
 800f1b2:	4633      	mov	r3, r6
 800f1b4:	f7ff fb80 	bl	800e8b8 <Filter_Higher_Order_Butterworth>
			Filter_1st_Order_Butterworth(   buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800f1b8:	683b      	ldr	r3, [r7, #0]
 800f1ba:	685a      	ldr	r2, [r3, #4]
 800f1bc:	683b      	ldr	r3, [r7, #0]
 800f1be:	891e      	ldrh	r6, [r3, #8]
 800f1c0:	79b9      	ldrb	r1, [r7, #6]
 800f1c2:	f107 0320 	add.w	r3, r7, #32
 800f1c6:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800f1ca:	4633      	mov	r3, r6
 800f1cc:	f7ff f86a 	bl	800e2a4 <Filter_1st_Order_Butterworth>
			Filter_Higher_Order_Butterworth(buff_double[2],HPLP,P_Filter->Freq,P_Filter->Gain,3,0);
 800f1d0:	683b      	ldr	r3, [r7, #0]
 800f1d2:	685a      	ldr	r2, [r3, #4]
 800f1d4:	683b      	ldr	r3, [r7, #0]
 800f1d6:	891e      	ldrh	r6, [r3, #8]
 800f1d8:	79b9      	ldrb	r1, [r7, #6]
 800f1da:	f107 0320 	add.w	r3, r7, #32
 800f1de:	f103 0050 	add.w	r0, r3, #80	; 0x50
 800f1e2:	2300      	movs	r3, #0
 800f1e4:	9301      	str	r3, [sp, #4]
 800f1e6:	2303      	movs	r3, #3
 800f1e8:	9300      	str	r3, [sp, #0]
 800f1ea:	4633      	mov	r3, r6
 800f1ec:	f7ff fb64 	bl	800e8b8 <Filter_Higher_Order_Butterworth>
			Filter_1st_Order_Butterworth(   buff_double[3],HPLP,P_Filter->Freq,P_Filter->Gain);
 800f1f0:	683b      	ldr	r3, [r7, #0]
 800f1f2:	685a      	ldr	r2, [r3, #4]
 800f1f4:	683b      	ldr	r3, [r7, #0]
 800f1f6:	891e      	ldrh	r6, [r3, #8]
 800f1f8:	79b9      	ldrb	r1, [r7, #6]
 800f1fa:	f107 0320 	add.w	r3, r7, #32
 800f1fe:	f103 0078 	add.w	r0, r3, #120	; 0x78
 800f202:	4633      	mov	r3, r6
 800f204:	f7ff f84e 	bl	800e2a4 <Filter_1st_Order_Butterworth>
 800f208:	e165      	b.n	800f4d6 <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_LINKWITZ)&&(P_Filter->MODE1==MODE1_48dB_Oct))
 800f20a:	683b      	ldr	r3, [r7, #0]
 800f20c:	785b      	ldrb	r3, [r3, #1]
 800f20e:	2b01      	cmp	r3, #1
 800f210:	d142      	bne.n	800f298 <Dsp_GEN_Filter+0x248>
 800f212:	683b      	ldr	r3, [r7, #0]
 800f214:	789b      	ldrb	r3, [r3, #2]
 800f216:	2b07      	cmp	r3, #7
 800f218:	d13e      	bne.n	800f298 <Dsp_GEN_Filter+0x248>
		{
			Filter_Higher_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain,4,0);
 800f21a:	683b      	ldr	r3, [r7, #0]
 800f21c:	685a      	ldr	r2, [r3, #4]
 800f21e:	683b      	ldr	r3, [r7, #0]
 800f220:	891e      	ldrh	r6, [r3, #8]
 800f222:	79b9      	ldrb	r1, [r7, #6]
 800f224:	f107 0020 	add.w	r0, r7, #32
 800f228:	2300      	movs	r3, #0
 800f22a:	9301      	str	r3, [sp, #4]
 800f22c:	2304      	movs	r3, #4
 800f22e:	9300      	str	r3, [sp, #0]
 800f230:	4633      	mov	r3, r6
 800f232:	f7ff fb41 	bl	800e8b8 <Filter_Higher_Order_Butterworth>
			Filter_Higher_Order_Butterworth(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain,4,1);
 800f236:	683b      	ldr	r3, [r7, #0]
 800f238:	685a      	ldr	r2, [r3, #4]
 800f23a:	683b      	ldr	r3, [r7, #0]
 800f23c:	891e      	ldrh	r6, [r3, #8]
 800f23e:	79b9      	ldrb	r1, [r7, #6]
 800f240:	f107 0320 	add.w	r3, r7, #32
 800f244:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800f248:	2301      	movs	r3, #1
 800f24a:	9301      	str	r3, [sp, #4]
 800f24c:	2304      	movs	r3, #4
 800f24e:	9300      	str	r3, [sp, #0]
 800f250:	4633      	mov	r3, r6
 800f252:	f7ff fb31 	bl	800e8b8 <Filter_Higher_Order_Butterworth>
			Filter_Higher_Order_Butterworth(buff_double[2],HPLP,P_Filter->Freq,P_Filter->Gain,4,0);
 800f256:	683b      	ldr	r3, [r7, #0]
 800f258:	685a      	ldr	r2, [r3, #4]
 800f25a:	683b      	ldr	r3, [r7, #0]
 800f25c:	891e      	ldrh	r6, [r3, #8]
 800f25e:	79b9      	ldrb	r1, [r7, #6]
 800f260:	f107 0320 	add.w	r3, r7, #32
 800f264:	f103 0050 	add.w	r0, r3, #80	; 0x50
 800f268:	2300      	movs	r3, #0
 800f26a:	9301      	str	r3, [sp, #4]
 800f26c:	2304      	movs	r3, #4
 800f26e:	9300      	str	r3, [sp, #0]
 800f270:	4633      	mov	r3, r6
 800f272:	f7ff fb21 	bl	800e8b8 <Filter_Higher_Order_Butterworth>
			Filter_Higher_Order_Butterworth(buff_double[3],HPLP,P_Filter->Freq,P_Filter->Gain,4,1);
 800f276:	683b      	ldr	r3, [r7, #0]
 800f278:	685a      	ldr	r2, [r3, #4]
 800f27a:	683b      	ldr	r3, [r7, #0]
 800f27c:	891e      	ldrh	r6, [r3, #8]
 800f27e:	79b9      	ldrb	r1, [r7, #6]
 800f280:	f107 0320 	add.w	r3, r7, #32
 800f284:	f103 0078 	add.w	r0, r3, #120	; 0x78
 800f288:	2301      	movs	r3, #1
 800f28a:	9301      	str	r3, [sp, #4]
 800f28c:	2304      	movs	r3, #4
 800f28e:	9300      	str	r3, [sp, #0]
 800f290:	4633      	mov	r3, r6
 800f292:	f7ff fb11 	bl	800e8b8 <Filter_Higher_Order_Butterworth>
 800f296:	e11e      	b.n	800f4d6 <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_BESSEL)&&(P_Filter->MODE1==MODE1_12dB_Oct))
 800f298:	683b      	ldr	r3, [r7, #0]
 800f29a:	785b      	ldrb	r3, [r3, #1]
 800f29c:	2b02      	cmp	r3, #2
 800f29e:	d11f      	bne.n	800f2e0 <Dsp_GEN_Filter+0x290>
 800f2a0:	683b      	ldr	r3, [r7, #0]
 800f2a2:	789b      	ldrb	r3, [r3, #2]
 800f2a4:	2b01      	cmp	r3, #1
 800f2a6:	d11b      	bne.n	800f2e0 <Dsp_GEN_Filter+0x290>
		{
			Filter_2st_Order_Bessel(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800f2a8:	683b      	ldr	r3, [r7, #0]
 800f2aa:	685a      	ldr	r2, [r3, #4]
 800f2ac:	683b      	ldr	r3, [r7, #0]
 800f2ae:	891b      	ldrh	r3, [r3, #8]
 800f2b0:	79b9      	ldrb	r1, [r7, #6]
 800f2b2:	f107 0020 	add.w	r0, r7, #32
 800f2b6:	f7ff fd07 	bl	800ecc8 <Filter_2st_Order_Bessel>
			Filter_Bypassed(buff_double[1]);
 800f2ba:	f107 0320 	add.w	r3, r7, #32
 800f2be:	3328      	adds	r3, #40	; 0x28
 800f2c0:	4618      	mov	r0, r3
 800f2c2:	f7fe ffb3 	bl	800e22c <Filter_Bypassed>
			Filter_Bypassed(buff_double[2]);
 800f2c6:	f107 0320 	add.w	r3, r7, #32
 800f2ca:	3350      	adds	r3, #80	; 0x50
 800f2cc:	4618      	mov	r0, r3
 800f2ce:	f7fe ffad 	bl	800e22c <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800f2d2:	f107 0320 	add.w	r3, r7, #32
 800f2d6:	3378      	adds	r3, #120	; 0x78
 800f2d8:	4618      	mov	r0, r3
 800f2da:	f7fe ffa7 	bl	800e22c <Filter_Bypassed>
 800f2de:	e0fa      	b.n	800f4d6 <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_BESSEL)&&(P_Filter->MODE1==MODE1_18dB_Oct))
 800f2e0:	683b      	ldr	r3, [r7, #0]
 800f2e2:	785b      	ldrb	r3, [r3, #1]
 800f2e4:	2b02      	cmp	r3, #2
 800f2e6:	d129      	bne.n	800f33c <Dsp_GEN_Filter+0x2ec>
 800f2e8:	683b      	ldr	r3, [r7, #0]
 800f2ea:	789b      	ldrb	r3, [r3, #2]
 800f2ec:	2b02      	cmp	r3, #2
 800f2ee:	d125      	bne.n	800f33c <Dsp_GEN_Filter+0x2ec>
		{
			Filter_2st_Order_Bessel(     buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800f2f0:	683b      	ldr	r3, [r7, #0]
 800f2f2:	685a      	ldr	r2, [r3, #4]
 800f2f4:	683b      	ldr	r3, [r7, #0]
 800f2f6:	891b      	ldrh	r3, [r3, #8]
 800f2f8:	79b9      	ldrb	r1, [r7, #6]
 800f2fa:	f107 0020 	add.w	r0, r7, #32
 800f2fe:	f7ff fce3 	bl	800ecc8 <Filter_2st_Order_Bessel>
			Filter_1st_Order_Butterworth(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800f302:	683b      	ldr	r3, [r7, #0]
 800f304:	685a      	ldr	r2, [r3, #4]
 800f306:	683b      	ldr	r3, [r7, #0]
 800f308:	891e      	ldrh	r6, [r3, #8]
 800f30a:	79b9      	ldrb	r1, [r7, #6]
 800f30c:	f107 0320 	add.w	r3, r7, #32
 800f310:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800f314:	4633      	mov	r3, r6
 800f316:	f7fe ffc5 	bl	800e2a4 <Filter_1st_Order_Butterworth>
			Filter_Bypassed(buff_double[2]);
 800f31a:	f107 0320 	add.w	r3, r7, #32
 800f31e:	3350      	adds	r3, #80	; 0x50
 800f320:	4618      	mov	r0, r3
 800f322:	f7fe ff83 	bl	800e22c <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800f326:	f107 0320 	add.w	r3, r7, #32
 800f32a:	3378      	adds	r3, #120	; 0x78
 800f32c:	4618      	mov	r0, r3
 800f32e:	f7fe ff7d 	bl	800e22c <Filter_Bypassed>
 800f332:	e0d0      	b.n	800f4d6 <Dsp_GEN_Filter+0x486>
 800f334:	20003030 	.word	0x20003030
 800f338:	00017700 	.word	0x00017700
		}
		else if((P_Filter->MODE0==MODE0_BESSEL)&&(P_Filter->MODE1==MODE1_24dB_Oct))
 800f33c:	683b      	ldr	r3, [r7, #0]
 800f33e:	785b      	ldrb	r3, [r3, #1]
 800f340:	2b02      	cmp	r3, #2
 800f342:	d125      	bne.n	800f390 <Dsp_GEN_Filter+0x340>
 800f344:	683b      	ldr	r3, [r7, #0]
 800f346:	789b      	ldrb	r3, [r3, #2]
 800f348:	2b03      	cmp	r3, #3
 800f34a:	d121      	bne.n	800f390 <Dsp_GEN_Filter+0x340>
		{
			Filter_2st_Order_Bessel(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800f34c:	683b      	ldr	r3, [r7, #0]
 800f34e:	685a      	ldr	r2, [r3, #4]
 800f350:	683b      	ldr	r3, [r7, #0]
 800f352:	891b      	ldrh	r3, [r3, #8]
 800f354:	79b9      	ldrb	r1, [r7, #6]
 800f356:	f107 0020 	add.w	r0, r7, #32
 800f35a:	f7ff fcb5 	bl	800ecc8 <Filter_2st_Order_Bessel>
			Filter_2st_Order_Bessel(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800f35e:	683b      	ldr	r3, [r7, #0]
 800f360:	685a      	ldr	r2, [r3, #4]
 800f362:	683b      	ldr	r3, [r7, #0]
 800f364:	891e      	ldrh	r6, [r3, #8]
 800f366:	79b9      	ldrb	r1, [r7, #6]
 800f368:	f107 0320 	add.w	r3, r7, #32
 800f36c:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800f370:	4633      	mov	r3, r6
 800f372:	f7ff fca9 	bl	800ecc8 <Filter_2st_Order_Bessel>
			Filter_Bypassed(buff_double[2]);
 800f376:	f107 0320 	add.w	r3, r7, #32
 800f37a:	3350      	adds	r3, #80	; 0x50
 800f37c:	4618      	mov	r0, r3
 800f37e:	f7fe ff55 	bl	800e22c <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800f382:	f107 0320 	add.w	r3, r7, #32
 800f386:	3378      	adds	r3, #120	; 0x78
 800f388:	4618      	mov	r0, r3
 800f38a:	f7fe ff4f 	bl	800e22c <Filter_Bypassed>
 800f38e:	e0a2      	b.n	800f4d6 <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_BUTTERWORTH)&&(P_Filter->MODE1==MODE1_12dB_Oct))
 800f390:	683b      	ldr	r3, [r7, #0]
 800f392:	785b      	ldrb	r3, [r3, #1]
 800f394:	2b03      	cmp	r3, #3
 800f396:	d11f      	bne.n	800f3d8 <Dsp_GEN_Filter+0x388>
 800f398:	683b      	ldr	r3, [r7, #0]
 800f39a:	789b      	ldrb	r3, [r3, #2]
 800f39c:	2b01      	cmp	r3, #1
 800f39e:	d11b      	bne.n	800f3d8 <Dsp_GEN_Filter+0x388>
		{
			Filter_2st_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain);
 800f3a0:	683b      	ldr	r3, [r7, #0]
 800f3a2:	685a      	ldr	r2, [r3, #4]
 800f3a4:	683b      	ldr	r3, [r7, #0]
 800f3a6:	891b      	ldrh	r3, [r3, #8]
 800f3a8:	79b9      	ldrb	r1, [r7, #6]
 800f3aa:	f107 0020 	add.w	r0, r7, #32
 800f3ae:	f7ff f8bf 	bl	800e530 <Filter_2st_Order_Butterworth>
			Filter_Bypassed(buff_double[1]);
 800f3b2:	f107 0320 	add.w	r3, r7, #32
 800f3b6:	3328      	adds	r3, #40	; 0x28
 800f3b8:	4618      	mov	r0, r3
 800f3ba:	f7fe ff37 	bl	800e22c <Filter_Bypassed>
			Filter_Bypassed(buff_double[2]);
 800f3be:	f107 0320 	add.w	r3, r7, #32
 800f3c2:	3350      	adds	r3, #80	; 0x50
 800f3c4:	4618      	mov	r0, r3
 800f3c6:	f7fe ff31 	bl	800e22c <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800f3ca:	f107 0320 	add.w	r3, r7, #32
 800f3ce:	3378      	adds	r3, #120	; 0x78
 800f3d0:	4618      	mov	r0, r3
 800f3d2:	f7fe ff2b 	bl	800e22c <Filter_Bypassed>
 800f3d6:	e07e      	b.n	800f4d6 <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_BUTTERWORTH)&&(P_Filter->MODE1==MODE1_18dB_Oct))
 800f3d8:	683b      	ldr	r3, [r7, #0]
 800f3da:	785b      	ldrb	r3, [r3, #1]
 800f3dc:	2b03      	cmp	r3, #3
 800f3de:	d12a      	bne.n	800f436 <Dsp_GEN_Filter+0x3e6>
 800f3e0:	683b      	ldr	r3, [r7, #0]
 800f3e2:	789b      	ldrb	r3, [r3, #2]
 800f3e4:	2b02      	cmp	r3, #2
 800f3e6:	d126      	bne.n	800f436 <Dsp_GEN_Filter+0x3e6>
		{
			Filter_Higher_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain,3,0);
 800f3e8:	683b      	ldr	r3, [r7, #0]
 800f3ea:	685a      	ldr	r2, [r3, #4]
 800f3ec:	683b      	ldr	r3, [r7, #0]
 800f3ee:	891e      	ldrh	r6, [r3, #8]
 800f3f0:	79b9      	ldrb	r1, [r7, #6]
 800f3f2:	f107 0020 	add.w	r0, r7, #32
 800f3f6:	2300      	movs	r3, #0
 800f3f8:	9301      	str	r3, [sp, #4]
 800f3fa:	2303      	movs	r3, #3
 800f3fc:	9300      	str	r3, [sp, #0]
 800f3fe:	4633      	mov	r3, r6
 800f400:	f7ff fa5a 	bl	800e8b8 <Filter_Higher_Order_Butterworth>
			Filter_1st_Order_Butterworth(   buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain);
 800f404:	683b      	ldr	r3, [r7, #0]
 800f406:	685a      	ldr	r2, [r3, #4]
 800f408:	683b      	ldr	r3, [r7, #0]
 800f40a:	891e      	ldrh	r6, [r3, #8]
 800f40c:	79b9      	ldrb	r1, [r7, #6]
 800f40e:	f107 0320 	add.w	r3, r7, #32
 800f412:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800f416:	4633      	mov	r3, r6
 800f418:	f7fe ff44 	bl	800e2a4 <Filter_1st_Order_Butterworth>
			Filter_Bypassed(buff_double[2]);
 800f41c:	f107 0320 	add.w	r3, r7, #32
 800f420:	3350      	adds	r3, #80	; 0x50
 800f422:	4618      	mov	r0, r3
 800f424:	f7fe ff02 	bl	800e22c <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800f428:	f107 0320 	add.w	r3, r7, #32
 800f42c:	3378      	adds	r3, #120	; 0x78
 800f42e:	4618      	mov	r0, r3
 800f430:	f7fe fefc 	bl	800e22c <Filter_Bypassed>
 800f434:	e04f      	b.n	800f4d6 <Dsp_GEN_Filter+0x486>
		}
		else if((P_Filter->MODE0==MODE0_BUTTERWORTH)&&(P_Filter->MODE1==MODE1_24dB_Oct))
 800f436:	683b      	ldr	r3, [r7, #0]
 800f438:	785b      	ldrb	r3, [r3, #1]
 800f43a:	2b03      	cmp	r3, #3
 800f43c:	d12e      	bne.n	800f49c <Dsp_GEN_Filter+0x44c>
 800f43e:	683b      	ldr	r3, [r7, #0]
 800f440:	789b      	ldrb	r3, [r3, #2]
 800f442:	2b03      	cmp	r3, #3
 800f444:	d12a      	bne.n	800f49c <Dsp_GEN_Filter+0x44c>
		{
			Filter_Higher_Order_Butterworth(buff_double[0],HPLP,P_Filter->Freq,P_Filter->Gain,4,0);
 800f446:	683b      	ldr	r3, [r7, #0]
 800f448:	685a      	ldr	r2, [r3, #4]
 800f44a:	683b      	ldr	r3, [r7, #0]
 800f44c:	891e      	ldrh	r6, [r3, #8]
 800f44e:	79b9      	ldrb	r1, [r7, #6]
 800f450:	f107 0020 	add.w	r0, r7, #32
 800f454:	2300      	movs	r3, #0
 800f456:	9301      	str	r3, [sp, #4]
 800f458:	2304      	movs	r3, #4
 800f45a:	9300      	str	r3, [sp, #0]
 800f45c:	4633      	mov	r3, r6
 800f45e:	f7ff fa2b 	bl	800e8b8 <Filter_Higher_Order_Butterworth>
			Filter_Higher_Order_Butterworth(buff_double[1],HPLP,P_Filter->Freq,P_Filter->Gain,4,1);
 800f462:	683b      	ldr	r3, [r7, #0]
 800f464:	685a      	ldr	r2, [r3, #4]
 800f466:	683b      	ldr	r3, [r7, #0]
 800f468:	891e      	ldrh	r6, [r3, #8]
 800f46a:	79b9      	ldrb	r1, [r7, #6]
 800f46c:	f107 0320 	add.w	r3, r7, #32
 800f470:	f103 0028 	add.w	r0, r3, #40	; 0x28
 800f474:	2301      	movs	r3, #1
 800f476:	9301      	str	r3, [sp, #4]
 800f478:	2304      	movs	r3, #4
 800f47a:	9300      	str	r3, [sp, #0]
 800f47c:	4633      	mov	r3, r6
 800f47e:	f7ff fa1b 	bl	800e8b8 <Filter_Higher_Order_Butterworth>
			Filter_Bypassed(buff_double[2]);
 800f482:	f107 0320 	add.w	r3, r7, #32
 800f486:	3350      	adds	r3, #80	; 0x50
 800f488:	4618      	mov	r0, r3
 800f48a:	f7fe fecf 	bl	800e22c <Filter_Bypassed>
			Filter_Bypassed(buff_double[3]);
 800f48e:	f107 0320 	add.w	r3, r7, #32
 800f492:	3378      	adds	r3, #120	; 0x78
 800f494:	4618      	mov	r0, r3
 800f496:	f7fe fec9 	bl	800e22c <Filter_Bypassed>
 800f49a:	e01c      	b.n	800f4d6 <Dsp_GEN_Filter+0x486>
		}
		else
			return FALSE;
 800f49c:	2300      	movs	r3, #0
 800f49e:	e0ef      	b.n	800f680 <Dsp_GEN_Filter+0x630>
	}
	else///disable
	{
		SysWaitUs(300);
 800f4a0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800f4a4:	f002 ff28 	bl	80122f8 <SysWaitUs>
		Filter_Bypassed(buff_double[0]);
 800f4a8:	f107 0320 	add.w	r3, r7, #32
 800f4ac:	4618      	mov	r0, r3
 800f4ae:	f7fe febd 	bl	800e22c <Filter_Bypassed>
		Filter_Bypassed(buff_double[1]);
 800f4b2:	f107 0320 	add.w	r3, r7, #32
 800f4b6:	3328      	adds	r3, #40	; 0x28
 800f4b8:	4618      	mov	r0, r3
 800f4ba:	f7fe feb7 	bl	800e22c <Filter_Bypassed>
		Filter_Bypassed(buff_double[2]);
 800f4be:	f107 0320 	add.w	r3, r7, #32
 800f4c2:	3350      	adds	r3, #80	; 0x50
 800f4c4:	4618      	mov	r0, r3
 800f4c6:	f7fe feb1 	bl	800e22c <Filter_Bypassed>
		Filter_Bypassed(buff_double[3]);
 800f4ca:	f107 0320 	add.w	r3, r7, #32
 800f4ce:	3378      	adds	r3, #120	; 0x78
 800f4d0:	4618      	mov	r0, r3
 800f4d2:	f7fe feab 	bl	800e22c <Filter_Bypassed>
	}
	if(P_Filter->Other.bit.PHASE)///
 800f4d6:	683b      	ldr	r3, [r7, #0]
 800f4d8:	781b      	ldrb	r3, [r3, #0]
 800f4da:	f003 0310 	and.w	r3, r3, #16
 800f4de:	b2db      	uxtb	r3, r3
 800f4e0:	2b00      	cmp	r3, #0
 800f4e2:	d014      	beq.n	800f50e <Dsp_GEN_Filter+0x4be>
	{
		buff_double[0][0] = -buff_double[0][0];
 800f4e4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800f4e8:	4692      	mov	sl, r2
 800f4ea:	f083 4b00 	eor.w	fp, r3, #2147483648	; 0x80000000
 800f4ee:	e9c7 ab08 	strd	sl, fp, [r7, #32]
		buff_double[0][1] = -buff_double[0][1];
 800f4f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800f4f6:	4690      	mov	r8, r2
 800f4f8:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 800f4fc:	e9c7 890a 	strd	r8, r9, [r7, #40]	; 0x28
		buff_double[0][2] = -buff_double[0][2];
 800f500:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800f504:	4614      	mov	r4, r2
 800f506:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800f50a:	e9c7 450c 	strd	r4, r5, [r7, #48]	; 0x30
	}
	if((PHASE_Flag)&&(App_Dsp.Dsp_Data.Mute[Channel+1]==DSP_UNMUTE))
 800f50e:	f897 30c6 	ldrb.w	r3, [r7, #198]	; 0xc6
 800f512:	2b00      	cmp	r3, #0
 800f514:	d012      	beq.n	800f53c <Dsp_GEN_Filter+0x4ec>
 800f516:	79fb      	ldrb	r3, [r7, #7]
 800f518:	3301      	adds	r3, #1
 800f51a:	4a5c      	ldr	r2, [pc, #368]	; (800f68c <Dsp_GEN_Filter+0x63c>)
 800f51c:	4413      	add	r3, r2
 800f51e:	f893 3d98 	ldrb.w	r3, [r3, #3480]	; 0xd98
 800f522:	2b01      	cmp	r3, #1
 800f524:	d10a      	bne.n	800f53c <Dsp_GEN_Filter+0x4ec>
	{
		Dsp_Mute_A(Channel+1,DSP_MUTE,0);
 800f526:	79fb      	ldrb	r3, [r7, #7]
 800f528:	3301      	adds	r3, #1
 800f52a:	b2db      	uxtb	r3, r3
 800f52c:	2200      	movs	r2, #0
 800f52e:	2100      	movs	r1, #0
 800f530:	4618      	mov	r0, r3
 800f532:	f000 fced 	bl	800ff10 <Dsp_Mute_A>
		SysWaitMs(10);
 800f536:	200a      	movs	r0, #10
 800f538:	f002 feee 	bl	8012318 <SysWaitMs>
	}
	for(index=0;index<4;index++)
 800f53c:	2300      	movs	r3, #0
 800f53e:	f887 30c7 	strb.w	r3, [r7, #199]	; 0xc7
 800f542:	e06e      	b.n	800f622 <Dsp_GEN_Filter+0x5d2>
	{
		SIGMASTUDIOTYPE(buff_double[index][0],&buff[0]);
 800f544:	f897 20c7 	ldrb.w	r2, [r7, #199]	; 0xc7
 800f548:	4613      	mov	r3, r2
 800f54a:	009b      	lsls	r3, r3, #2
 800f54c:	4413      	add	r3, r2
 800f54e:	00db      	lsls	r3, r3, #3
 800f550:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800f554:	4413      	add	r3, r2
 800f556:	3ba8      	subs	r3, #168	; 0xa8
 800f558:	cb18      	ldmia	r3, {r3, r4}
 800f55a:	f107 020c 	add.w	r2, r7, #12
 800f55e:	4618      	mov	r0, r3
 800f560:	4621      	mov	r1, r4
 800f562:	f7fd fc43 	bl	800cdec <SIGMASTUDIOTYPE>
		SIGMASTUDIOTYPE(buff_double[index][1],&buff[4]);
 800f566:	f897 20c7 	ldrb.w	r2, [r7, #199]	; 0xc7
 800f56a:	4613      	mov	r3, r2
 800f56c:	009b      	lsls	r3, r3, #2
 800f56e:	4413      	add	r3, r2
 800f570:	00db      	lsls	r3, r3, #3
 800f572:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800f576:	4413      	add	r3, r2
 800f578:	3ba0      	subs	r3, #160	; 0xa0
 800f57a:	cb18      	ldmia	r3, {r3, r4}
 800f57c:	f107 020c 	add.w	r2, r7, #12
 800f580:	3204      	adds	r2, #4
 800f582:	4618      	mov	r0, r3
 800f584:	4621      	mov	r1, r4
 800f586:	f7fd fc31 	bl	800cdec <SIGMASTUDIOTYPE>
		SIGMASTUDIOTYPE(buff_double[index][2],&buff[8]);
 800f58a:	f897 20c7 	ldrb.w	r2, [r7, #199]	; 0xc7
 800f58e:	4613      	mov	r3, r2
 800f590:	009b      	lsls	r3, r3, #2
 800f592:	4413      	add	r3, r2
 800f594:	00db      	lsls	r3, r3, #3
 800f596:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800f59a:	4413      	add	r3, r2
 800f59c:	3b98      	subs	r3, #152	; 0x98
 800f59e:	cb18      	ldmia	r3, {r3, r4}
 800f5a0:	f107 020c 	add.w	r2, r7, #12
 800f5a4:	3208      	adds	r2, #8
 800f5a6:	4618      	mov	r0, r3
 800f5a8:	4621      	mov	r1, r4
 800f5aa:	f7fd fc1f 	bl	800cdec <SIGMASTUDIOTYPE>
		SIGMASTUDIOTYPE(buff_double[index][3],&buff[12]);
 800f5ae:	f897 20c7 	ldrb.w	r2, [r7, #199]	; 0xc7
 800f5b2:	4613      	mov	r3, r2
 800f5b4:	009b      	lsls	r3, r3, #2
 800f5b6:	4413      	add	r3, r2
 800f5b8:	00db      	lsls	r3, r3, #3
 800f5ba:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800f5be:	4413      	add	r3, r2
 800f5c0:	3b90      	subs	r3, #144	; 0x90
 800f5c2:	cb18      	ldmia	r3, {r3, r4}
 800f5c4:	f107 020c 	add.w	r2, r7, #12
 800f5c8:	320c      	adds	r2, #12
 800f5ca:	4618      	mov	r0, r3
 800f5cc:	4621      	mov	r1, r4
 800f5ce:	f7fd fc0d 	bl	800cdec <SIGMASTUDIOTYPE>
		SIGMASTUDIOTYPE(buff_double[index][4],&buff[16]);
 800f5d2:	f897 20c7 	ldrb.w	r2, [r7, #199]	; 0xc7
 800f5d6:	4613      	mov	r3, r2
 800f5d8:	009b      	lsls	r3, r3, #2
 800f5da:	4413      	add	r3, r2
 800f5dc:	00db      	lsls	r3, r3, #3
 800f5de:	f107 02c8 	add.w	r2, r7, #200	; 0xc8
 800f5e2:	4413      	add	r3, r2
 800f5e4:	3b88      	subs	r3, #136	; 0x88
 800f5e6:	cb18      	ldmia	r3, {r3, r4}
 800f5e8:	f107 020c 	add.w	r2, r7, #12
 800f5ec:	3210      	adds	r2, #16
 800f5ee:	4618      	mov	r0, r3
 800f5f0:	4621      	mov	r1, r4
 800f5f2:	f7fd fbfb 	bl	800cdec <SIGMASTUDIOTYPE>
		SIGMA_SAFELOAD_WRITE_REGISTER(DEVICE_ADDR_IC_1, GEN_Filter_addr[Channel][HPLP][index],   5, buff);
 800f5f6:	79f9      	ldrb	r1, [r7, #7]
 800f5f8:	79ba      	ldrb	r2, [r7, #6]
 800f5fa:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 800f5fe:	4824      	ldr	r0, [pc, #144]	; (800f690 <Dsp_GEN_Filter+0x640>)
 800f600:	0049      	lsls	r1, r1, #1
 800f602:	440a      	add	r2, r1
 800f604:	0092      	lsls	r2, r2, #2
 800f606:	4413      	add	r3, r2
 800f608:	f830 1013 	ldrh.w	r1, [r0, r3, lsl #1]
 800f60c:	f107 030c 	add.w	r3, r7, #12
 800f610:	2205      	movs	r2, #5
 800f612:	2000      	movs	r0, #0
 800f614:	f7fd ffb6 	bl	800d584 <SIGMA_SAFELOAD_WRITE_REGISTER>
	for(index=0;index<4;index++)
 800f618:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 800f61c:	3301      	adds	r3, #1
 800f61e:	f887 30c7 	strb.w	r3, [r7, #199]	; 0xc7
 800f622:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 800f626:	2b03      	cmp	r3, #3
 800f628:	d98c      	bls.n	800f544 <Dsp_GEN_Filter+0x4f4>
	}
	if((PHASE_Flag)&&(App_Dsp.Dsp_Data.Mute[Channel+1]==DSP_UNMUTE))
 800f62a:	f897 30c6 	ldrb.w	r3, [r7, #198]	; 0xc6
 800f62e:	2b00      	cmp	r3, #0
 800f630:	d012      	beq.n	800f658 <Dsp_GEN_Filter+0x608>
 800f632:	79fb      	ldrb	r3, [r7, #7]
 800f634:	3301      	adds	r3, #1
 800f636:	4a15      	ldr	r2, [pc, #84]	; (800f68c <Dsp_GEN_Filter+0x63c>)
 800f638:	4413      	add	r3, r2
 800f63a:	f893 3d98 	ldrb.w	r3, [r3, #3480]	; 0xd98
 800f63e:	2b01      	cmp	r3, #1
 800f640:	d10a      	bne.n	800f658 <Dsp_GEN_Filter+0x608>
	{
		SysWaitMs(30);
 800f642:	201e      	movs	r0, #30
 800f644:	f002 fe68 	bl	8012318 <SysWaitMs>
		Dsp_Mute_A(Channel+1,DSP_UNMUTE,0);
 800f648:	79fb      	ldrb	r3, [r7, #7]
 800f64a:	3301      	adds	r3, #1
 800f64c:	b2db      	uxtb	r3, r3
 800f64e:	2200      	movs	r2, #0
 800f650:	2101      	movs	r1, #1
 800f652:	4618      	mov	r0, r3
 800f654:	f000 fc5c 	bl	800ff10 <Dsp_Mute_A>
	}
	App_Dsp.Dsp_Data.FiltersData[Channel][HPLP] = *P_Filter;
 800f658:	79f9      	ldrb	r1, [r7, #7]
 800f65a:	79bb      	ldrb	r3, [r7, #6]
 800f65c:	480b      	ldr	r0, [pc, #44]	; (800f68c <Dsp_GEN_Filter+0x63c>)
 800f65e:	461a      	mov	r2, r3
 800f660:	0052      	lsls	r2, r2, #1
 800f662:	441a      	add	r2, r3
 800f664:	0093      	lsls	r3, r2, #2
 800f666:	461a      	mov	r2, r3
 800f668:	460b      	mov	r3, r1
 800f66a:	005b      	lsls	r3, r3, #1
 800f66c:	440b      	add	r3, r1
 800f66e:	00db      	lsls	r3, r3, #3
 800f670:	4413      	add	r3, r2
 800f672:	4403      	add	r3, r0
 800f674:	33b0      	adds	r3, #176	; 0xb0
 800f676:	683a      	ldr	r2, [r7, #0]
 800f678:	ca07      	ldmia	r2, {r0, r1, r2}
 800f67a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	return TRUE;
 800f67e:	2301      	movs	r3, #1
}
 800f680:	4618      	mov	r0, r3
 800f682:	37cc      	adds	r7, #204	; 0xcc
 800f684:	46bd      	mov	sp, r7
 800f686:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f68a:	bf00      	nop
 800f68c:	20003030 	.word	0x20003030
 800f690:	0802375c 	.word	0x0802375c

0800f694 <Dsp_Mix_Init>:
***************************************************************************************************
*/
#include "include.h"

void Dsp_Mix_Init(void)
{
 800f694:	b480      	push	{r7}
 800f696:	b083      	sub	sp, #12
 800f698:	af00      	add	r7, sp, #0
	SCH_U16 index,index0;
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800f69a:	2300      	movs	r3, #0
 800f69c:	80fb      	strh	r3, [r7, #6]
 800f69e:	e030      	b.n	800f702 <Dsp_Mix_Init+0x6e>
	{
		for(index0=0;index0<(DSP_INPUT_CNT+1);index0++)
 800f6a0:	2300      	movs	r3, #0
 800f6a2:	80bb      	strh	r3, [r7, #4]
 800f6a4:	e027      	b.n	800f6f6 <Dsp_Mix_Init+0x62>
		{
			if((index==0x00)||(index0==0x00)||(index==index0))
 800f6a6:	88fb      	ldrh	r3, [r7, #6]
 800f6a8:	2b00      	cmp	r3, #0
 800f6aa:	d006      	beq.n	800f6ba <Dsp_Mix_Init+0x26>
 800f6ac:	88bb      	ldrh	r3, [r7, #4]
 800f6ae:	2b00      	cmp	r3, #0
 800f6b0:	d003      	beq.n	800f6ba <Dsp_Mix_Init+0x26>
 800f6b2:	88fa      	ldrh	r2, [r7, #6]
 800f6b4:	88bb      	ldrh	r3, [r7, #4]
 800f6b6:	429a      	cmp	r2, r3
 800f6b8:	d10d      	bne.n	800f6d6 <Dsp_Mix_Init+0x42>
				App_Dsp.Dsp_Data.MixData[index][index0] = DSP_MIXER_DEFAULT;
 800f6ba:	88fa      	ldrh	r2, [r7, #6]
 800f6bc:	88b9      	ldrh	r1, [r7, #4]
 800f6be:	4815      	ldr	r0, [pc, #84]	; (800f714 <Dsp_Mix_Init+0x80>)
 800f6c0:	4613      	mov	r3, r2
 800f6c2:	009b      	lsls	r3, r3, #2
 800f6c4:	4413      	add	r3, r2
 800f6c6:	005b      	lsls	r3, r3, #1
 800f6c8:	4413      	add	r3, r2
 800f6ca:	4403      	add	r3, r0
 800f6cc:	440b      	add	r3, r1
 800f6ce:	334c      	adds	r3, #76	; 0x4c
 800f6d0:	2290      	movs	r2, #144	; 0x90
 800f6d2:	701a      	strb	r2, [r3, #0]
 800f6d4:	e00c      	b.n	800f6f0 <Dsp_Mix_Init+0x5c>
			else
				App_Dsp.Dsp_Data.MixData[index][index0] = DSP_MIXER_MIN;
 800f6d6:	88fa      	ldrh	r2, [r7, #6]
 800f6d8:	88b9      	ldrh	r1, [r7, #4]
 800f6da:	480e      	ldr	r0, [pc, #56]	; (800f714 <Dsp_Mix_Init+0x80>)
 800f6dc:	4613      	mov	r3, r2
 800f6de:	009b      	lsls	r3, r3, #2
 800f6e0:	4413      	add	r3, r2
 800f6e2:	005b      	lsls	r3, r3, #1
 800f6e4:	4413      	add	r3, r2
 800f6e6:	4403      	add	r3, r0
 800f6e8:	440b      	add	r3, r1
 800f6ea:	334c      	adds	r3, #76	; 0x4c
 800f6ec:	2200      	movs	r2, #0
 800f6ee:	701a      	strb	r2, [r3, #0]
		for(index0=0;index0<(DSP_INPUT_CNT+1);index0++)
 800f6f0:	88bb      	ldrh	r3, [r7, #4]
 800f6f2:	3301      	adds	r3, #1
 800f6f4:	80bb      	strh	r3, [r7, #4]
 800f6f6:	88bb      	ldrh	r3, [r7, #4]
 800f6f8:	2b0a      	cmp	r3, #10
 800f6fa:	d9d4      	bls.n	800f6a6 <Dsp_Mix_Init+0x12>
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800f6fc:	88fb      	ldrh	r3, [r7, #6]
 800f6fe:	3301      	adds	r3, #1
 800f700:	80fb      	strh	r3, [r7, #6]
 800f702:	88fb      	ldrh	r3, [r7, #6]
 800f704:	2b08      	cmp	r3, #8
 800f706:	d9cb      	bls.n	800f6a0 <Dsp_Mix_Init+0xc>
		}
	}
}
 800f708:	bf00      	nop
 800f70a:	370c      	adds	r7, #12
 800f70c:	46bd      	mov	sp, r7
 800f70e:	bc80      	pop	{r7}
 800f710:	4770      	bx	lr
 800f712:	bf00      	nop
 800f714:	20003030 	.word	0x20003030

0800f718 <Dsp_Mix_Mixer>:
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1CROSSGAIN50_ADDR,
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1CROSSGAIN60_ADDR,
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1CROSSGAIN70_ADDR
};
SCH_BOOL Dsp_Mix_Mixer(SCH_U8 Channel,SCH_U8 *data)
{
 800f718:	b590      	push	{r4, r7, lr}
 800f71a:	b089      	sub	sp, #36	; 0x24
 800f71c:	af00      	add	r7, sp, #0
 800f71e:	4603      	mov	r3, r0
 800f720:	6039      	str	r1, [r7, #0]
 800f722:	71fb      	strb	r3, [r7, #7]
	double Data;
	SCH_U8 index,buff[4] = {0x00, 0x00, 0x00, 0x00};
 800f724:	2300      	movs	r3, #0
 800f726:	60fb      	str	r3, [r7, #12]
	if(Channel > DSP_CHANNEL_CNT || Channel == 0x00)
 800f728:	79fb      	ldrb	r3, [r7, #7]
 800f72a:	2b08      	cmp	r3, #8
 800f72c:	d802      	bhi.n	800f734 <Dsp_Mix_Mixer+0x1c>
 800f72e:	79fb      	ldrb	r3, [r7, #7]
 800f730:	2b00      	cmp	r3, #0
 800f732:	d101      	bne.n	800f738 <Dsp_Mix_Mixer+0x20>
		return FALSE;
 800f734:	2300      	movs	r3, #0
 800f736:	e057      	b.n	800f7e8 <Dsp_Mix_Mixer+0xd0>
	for(index=0;index<DSP_INPUT_CNT;index++)
 800f738:	2300      	movs	r3, #0
 800f73a:	77fb      	strb	r3, [r7, #31]
 800f73c:	e050      	b.n	800f7e0 <Dsp_Mix_Mixer+0xc8>
	{
		*data = LimitMaxMin(DSP_MIXER_MIN,*data,DSP_MIXER_MAX);
 800f73e:	683b      	ldr	r3, [r7, #0]
 800f740:	781b      	ldrb	r3, [r3, #0]
 800f742:	22ba      	movs	r2, #186	; 0xba
 800f744:	4619      	mov	r1, r3
 800f746:	2000      	movs	r0, #0
 800f748:	f002 fe16 	bl	8012378 <LimitMaxMin>
 800f74c:	4603      	mov	r3, r0
 800f74e:	b2da      	uxtb	r2, r3
 800f750:	683b      	ldr	r3, [r7, #0]
 800f752:	701a      	strb	r2, [r3, #0]
		Data = (double)*data-144;
 800f754:	683b      	ldr	r3, [r7, #0]
 800f756:	781b      	ldrb	r3, [r3, #0]
 800f758:	4618      	mov	r0, r3
 800f75a:	f7f0 feab 	bl	80004b4 <__aeabi_ui2d>
 800f75e:	f04f 0200 	mov.w	r2, #0
 800f762:	4b23      	ldr	r3, [pc, #140]	; (800f7f0 <Dsp_Mix_Mixer+0xd8>)
 800f764:	f7f0 fd68 	bl	8000238 <__aeabi_dsub>
 800f768:	4603      	mov	r3, r0
 800f76a:	460c      	mov	r4, r1
 800f76c:	e9c7 3404 	strd	r3, r4, [r7, #16]
		SIGMASTUDIOTYPE(pow(10,Data/20),buff);
 800f770:	f04f 0200 	mov.w	r2, #0
 800f774:	4b1f      	ldr	r3, [pc, #124]	; (800f7f4 <Dsp_Mix_Mixer+0xdc>)
 800f776:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800f77a:	f7f1 f83f 	bl	80007fc <__aeabi_ddiv>
 800f77e:	4603      	mov	r3, r0
 800f780:	460c      	mov	r4, r1
 800f782:	461a      	mov	r2, r3
 800f784:	4623      	mov	r3, r4
 800f786:	f04f 0000 	mov.w	r0, #0
 800f78a:	491b      	ldr	r1, [pc, #108]	; (800f7f8 <Dsp_Mix_Mixer+0xe0>)
 800f78c:	f004 fb8c 	bl	8013ea8 <pow>
 800f790:	f107 030c 	add.w	r3, r7, #12
 800f794:	461a      	mov	r2, r3
 800f796:	f7fd fb29 	bl	800cdec <SIGMASTUDIOTYPE>
		SIGMA_SAFELOAD_WRITE_REGISTER(DEVICE_ADDR_IC_1, Mix_Mixer_addr[Channel]+index, 1, buff);
 800f79a:	79fb      	ldrb	r3, [r7, #7]
 800f79c:	4a17      	ldr	r2, [pc, #92]	; (800f7fc <Dsp_Mix_Mixer+0xe4>)
 800f79e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800f7a2:	7ffb      	ldrb	r3, [r7, #31]
 800f7a4:	b29b      	uxth	r3, r3
 800f7a6:	4413      	add	r3, r2
 800f7a8:	b299      	uxth	r1, r3
 800f7aa:	f107 030c 	add.w	r3, r7, #12
 800f7ae:	2201      	movs	r2, #1
 800f7b0:	2000      	movs	r0, #0
 800f7b2:	f7fd fee7 	bl	800d584 <SIGMA_SAFELOAD_WRITE_REGISTER>
		App_Dsp.Dsp_Data.MixData[Channel][index+1] = *data++;
 800f7b6:	683b      	ldr	r3, [r7, #0]
 800f7b8:	1c5a      	adds	r2, r3, #1
 800f7ba:	603a      	str	r2, [r7, #0]
 800f7bc:	79fa      	ldrb	r2, [r7, #7]
 800f7be:	7ff9      	ldrb	r1, [r7, #31]
 800f7c0:	3101      	adds	r1, #1
 800f7c2:	781c      	ldrb	r4, [r3, #0]
 800f7c4:	480e      	ldr	r0, [pc, #56]	; (800f800 <Dsp_Mix_Mixer+0xe8>)
 800f7c6:	4613      	mov	r3, r2
 800f7c8:	009b      	lsls	r3, r3, #2
 800f7ca:	4413      	add	r3, r2
 800f7cc:	005b      	lsls	r3, r3, #1
 800f7ce:	4413      	add	r3, r2
 800f7d0:	4403      	add	r3, r0
 800f7d2:	440b      	add	r3, r1
 800f7d4:	334c      	adds	r3, #76	; 0x4c
 800f7d6:	4622      	mov	r2, r4
 800f7d8:	701a      	strb	r2, [r3, #0]
	for(index=0;index<DSP_INPUT_CNT;index++)
 800f7da:	7ffb      	ldrb	r3, [r7, #31]
 800f7dc:	3301      	adds	r3, #1
 800f7de:	77fb      	strb	r3, [r7, #31]
 800f7e0:	7ffb      	ldrb	r3, [r7, #31]
 800f7e2:	2b09      	cmp	r3, #9
 800f7e4:	d9ab      	bls.n	800f73e <Dsp_Mix_Mixer+0x26>
	}
	return TRUE;
 800f7e6:	2301      	movs	r3, #1
}
 800f7e8:	4618      	mov	r0, r3
 800f7ea:	3724      	adds	r7, #36	; 0x24
 800f7ec:	46bd      	mov	sp, r7
 800f7ee:	bd90      	pop	{r4, r7, pc}
 800f7f0:	40620000 	.word	0x40620000
 800f7f4:	40340000 	.word	0x40340000
 800f7f8:	40240000 	.word	0x40240000
 800f7fc:	080237dc 	.word	0x080237dc
 800f800:	20003030 	.word	0x20003030

0800f804 <Dsp_Mix_Input>:
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1INPUTGAIN7_ADDR,
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1INPUTGAIN8_ADDR,
	MOD_ROUTER1_ALG0_AUDIOSIGNALROUTER32S300ALG1INPUTGAIN9_ADDR
};
SCH_BOOL Dsp_Mix_Input(SCH_U8 data)
{
 800f804:	b590      	push	{r4, r7, lr}
 800f806:	b089      	sub	sp, #36	; 0x24
 800f808:	af00      	add	r7, sp, #0
 800f80a:	4603      	mov	r3, r0
 800f80c:	71fb      	strb	r3, [r7, #7]
	double Data;
	SCH_U8 index,buff[4] = {0x00, 0x00, 0x00, 0x00};
 800f80e:	2300      	movs	r3, #0
 800f810:	60fb      	str	r3, [r7, #12]
	for(index=0;index<DSP_INPUT_CNT;index++)
 800f812:	2300      	movs	r3, #0
 800f814:	77fb      	strb	r3, [r7, #31]
 800f816:	e02e      	b.n	800f876 <Dsp_Mix_Input+0x72>
	{
		Data = (double)data-144;
 800f818:	79fb      	ldrb	r3, [r7, #7]
 800f81a:	4618      	mov	r0, r3
 800f81c:	f7f0 fe4a 	bl	80004b4 <__aeabi_ui2d>
 800f820:	f04f 0200 	mov.w	r2, #0
 800f824:	4b18      	ldr	r3, [pc, #96]	; (800f888 <Dsp_Mix_Input+0x84>)
 800f826:	f7f0 fd07 	bl	8000238 <__aeabi_dsub>
 800f82a:	4603      	mov	r3, r0
 800f82c:	460c      	mov	r4, r1
 800f82e:	e9c7 3404 	strd	r3, r4, [r7, #16]
		SIGMASTUDIOTYPE(pow(10,Data/20),buff);
 800f832:	f04f 0200 	mov.w	r2, #0
 800f836:	4b15      	ldr	r3, [pc, #84]	; (800f88c <Dsp_Mix_Input+0x88>)
 800f838:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800f83c:	f7f0 ffde 	bl	80007fc <__aeabi_ddiv>
 800f840:	4603      	mov	r3, r0
 800f842:	460c      	mov	r4, r1
 800f844:	461a      	mov	r2, r3
 800f846:	4623      	mov	r3, r4
 800f848:	f04f 0000 	mov.w	r0, #0
 800f84c:	4910      	ldr	r1, [pc, #64]	; (800f890 <Dsp_Mix_Input+0x8c>)
 800f84e:	f004 fb2b 	bl	8013ea8 <pow>
 800f852:	f107 030c 	add.w	r3, r7, #12
 800f856:	461a      	mov	r2, r3
 800f858:	f7fd fac8 	bl	800cdec <SIGMASTUDIOTYPE>
		SIGMA_SAFELOAD_WRITE_REGISTER(DEVICE_ADDR_IC_1, Mix_Mixer_Input_addr[index], 1, buff);
 800f85c:	7ffb      	ldrb	r3, [r7, #31]
 800f85e:	4a0d      	ldr	r2, [pc, #52]	; (800f894 <Dsp_Mix_Input+0x90>)
 800f860:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800f864:	f107 030c 	add.w	r3, r7, #12
 800f868:	2201      	movs	r2, #1
 800f86a:	2000      	movs	r0, #0
 800f86c:	f7fd fe8a 	bl	800d584 <SIGMA_SAFELOAD_WRITE_REGISTER>
	for(index=0;index<DSP_INPUT_CNT;index++)
 800f870:	7ffb      	ldrb	r3, [r7, #31]
 800f872:	3301      	adds	r3, #1
 800f874:	77fb      	strb	r3, [r7, #31]
 800f876:	7ffb      	ldrb	r3, [r7, #31]
 800f878:	2b09      	cmp	r3, #9
 800f87a:	d9cd      	bls.n	800f818 <Dsp_Mix_Input+0x14>
	}
	return TRUE;
 800f87c:	2301      	movs	r3, #1
}
 800f87e:	4618      	mov	r0, r3
 800f880:	3724      	adds	r7, #36	; 0x24
 800f882:	46bd      	mov	sp, r7
 800f884:	bd90      	pop	{r4, r7, pc}
 800f886:	bf00      	nop
 800f888:	40620000 	.word	0x40620000
 800f88c:	40340000 	.word	0x40340000
 800f890:	40240000 	.word	0x40240000
 800f894:	080237f0 	.word	0x080237f0

0800f898 <Dsp_Info_Data>:
	{0.00130,  0.00200,  0.00500},
	{0.00130,  0.00200,  0.00500},
	{0.00130,  0.00200,  0.00500},
};
void Dsp_Info_Data(SCH_U8 Channel,SCH_U8 *Cnt)
{
 800f898:	b5b0      	push	{r4, r5, r7, lr}
 800f89a:	b084      	sub	sp, #16
 800f89c:	af00      	add	r7, sp, #0
 800f89e:	4603      	mov	r3, r0
 800f8a0:	6039      	str	r1, [r7, #0]
 800f8a2:	71fb      	strb	r3, [r7, #7]
	SCH_U8 DataBuff[4];
	SCH_S32 Data_S32;
	SIGMA_READ(DEVICE_ADDR_IC_1|0x01,Mix_READBACK_addr[Channel-1],DataBuff);
 800f8a4:	79fb      	ldrb	r3, [r7, #7]
 800f8a6:	3b01      	subs	r3, #1
 800f8a8:	4a7a      	ldr	r2, [pc, #488]	; (800fa94 <Dsp_Info_Data+0x1fc>)
 800f8aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f8ae:	f107 0208 	add.w	r2, r7, #8
 800f8b2:	4619      	mov	r1, r3
 800f8b4:	2001      	movs	r0, #1
 800f8b6:	f7fd fe03 	bl	800d4c0 <SIGMA_READ>
	Data_S32 = (DataBuff[0]<<24)+(DataBuff[1]<<16)+(DataBuff[2]<<8)+DataBuff[3];
 800f8ba:	7a3b      	ldrb	r3, [r7, #8]
 800f8bc:	061a      	lsls	r2, r3, #24
 800f8be:	7a7b      	ldrb	r3, [r7, #9]
 800f8c0:	041b      	lsls	r3, r3, #16
 800f8c2:	441a      	add	r2, r3
 800f8c4:	7abb      	ldrb	r3, [r7, #10]
 800f8c6:	021b      	lsls	r3, r3, #8
 800f8c8:	4413      	add	r3, r2
 800f8ca:	7afa      	ldrb	r2, [r7, #11]
 800f8cc:	4413      	add	r3, r2
 800f8ce:	60fb      	str	r3, [r7, #12]
	Data_dbe[Channel-1] = fabs((double)Data_S32/0x1000000);
 800f8d0:	68f8      	ldr	r0, [r7, #12]
 800f8d2:	f7f0 fdff 	bl	80004d4 <__aeabi_i2d>
 800f8d6:	f04f 0200 	mov.w	r2, #0
 800f8da:	4b6f      	ldr	r3, [pc, #444]	; (800fa98 <Dsp_Info_Data+0x200>)
 800f8dc:	f7f0 ff8e 	bl	80007fc <__aeabi_ddiv>
 800f8e0:	4602      	mov	r2, r0
 800f8e2:	460b      	mov	r3, r1
 800f8e4:	79f9      	ldrb	r1, [r7, #7]
 800f8e6:	3901      	subs	r1, #1
 800f8e8:	4614      	mov	r4, r2
 800f8ea:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800f8ee:	4a6b      	ldr	r2, [pc, #428]	; (800fa9c <Dsp_Info_Data+0x204>)
 800f8f0:	00cb      	lsls	r3, r1, #3
 800f8f2:	4413      	add	r3, r2
 800f8f4:	e9c3 4500 	strd	r4, r5, [r3]
	if(Data_dbe[Channel-1] == 0)
 800f8f8:	79fb      	ldrb	r3, [r7, #7]
 800f8fa:	3b01      	subs	r3, #1
 800f8fc:	4a67      	ldr	r2, [pc, #412]	; (800fa9c <Dsp_Info_Data+0x204>)
 800f8fe:	00db      	lsls	r3, r3, #3
 800f900:	4413      	add	r3, r2
 800f902:	e9d3 0100 	ldrd	r0, r1, [r3]
 800f906:	f04f 0200 	mov.w	r2, #0
 800f90a:	f04f 0300 	mov.w	r3, #0
 800f90e:	f7f1 f8b3 	bl	8000a78 <__aeabi_dcmpeq>
 800f912:	4603      	mov	r3, r0
 800f914:	2b00      	cmp	r3, #0
 800f916:	d005      	beq.n	800f924 <Dsp_Info_Data+0x8c>
	{
		Dsp_REM_Flag[Channel-1] = 0;
 800f918:	79fb      	ldrb	r3, [r7, #7]
 800f91a:	3b01      	subs	r3, #1
 800f91c:	4a60      	ldr	r2, [pc, #384]	; (800faa0 <Dsp_Info_Data+0x208>)
 800f91e:	2100      	movs	r1, #0
 800f920:	54d1      	strb	r1, [r2, r3]
	}
	else
	{
		*Cnt = 0;
	}
}
 800f922:	e0b3      	b.n	800fa8c <Dsp_Info_Data+0x1f4>
	else if(Data_dbe[Channel-1] < Data_dbe_MaxMin[Channel-1][0])
 800f924:	79fb      	ldrb	r3, [r7, #7]
 800f926:	3b01      	subs	r3, #1
 800f928:	4a5c      	ldr	r2, [pc, #368]	; (800fa9c <Dsp_Info_Data+0x204>)
 800f92a:	00db      	lsls	r3, r3, #3
 800f92c:	4413      	add	r3, r2
 800f92e:	e9d3 0100 	ldrd	r0, r1, [r3]
 800f932:	79fb      	ldrb	r3, [r7, #7]
 800f934:	1e5a      	subs	r2, r3, #1
 800f936:	4c5b      	ldr	r4, [pc, #364]	; (800faa4 <Dsp_Info_Data+0x20c>)
 800f938:	4613      	mov	r3, r2
 800f93a:	005b      	lsls	r3, r3, #1
 800f93c:	4413      	add	r3, r2
 800f93e:	00db      	lsls	r3, r3, #3
 800f940:	4423      	add	r3, r4
 800f942:	cb18      	ldmia	r3, {r3, r4}
 800f944:	461a      	mov	r2, r3
 800f946:	4623      	mov	r3, r4
 800f948:	f7f1 f8a0 	bl	8000a8c <__aeabi_dcmplt>
 800f94c:	4603      	mov	r3, r0
 800f94e:	2b00      	cmp	r3, #0
 800f950:	d033      	beq.n	800f9ba <Dsp_Info_Data+0x122>
		if(*Cnt >= 50)
 800f952:	683b      	ldr	r3, [r7, #0]
 800f954:	781b      	ldrb	r3, [r3, #0]
 800f956:	2b31      	cmp	r3, #49	; 0x31
 800f958:	d904      	bls.n	800f964 <Dsp_Info_Data+0xcc>
			Dsp_REM_Flag[Channel-1] = 0;
 800f95a:	79fb      	ldrb	r3, [r7, #7]
 800f95c:	3b01      	subs	r3, #1
 800f95e:	4a50      	ldr	r2, [pc, #320]	; (800faa0 <Dsp_Info_Data+0x208>)
 800f960:	2100      	movs	r1, #0
 800f962:	54d1      	strb	r1, [r2, r3]
		if(++*Cnt >= 100)
 800f964:	683b      	ldr	r3, [r7, #0]
 800f966:	781b      	ldrb	r3, [r3, #0]
 800f968:	3301      	adds	r3, #1
 800f96a:	b2da      	uxtb	r2, r3
 800f96c:	683b      	ldr	r3, [r7, #0]
 800f96e:	701a      	strb	r2, [r3, #0]
 800f970:	683b      	ldr	r3, [r7, #0]
 800f972:	781b      	ldrb	r3, [r3, #0]
 800f974:	2b63      	cmp	r3, #99	; 0x63
 800f976:	d916      	bls.n	800f9a6 <Dsp_Info_Data+0x10e>
			*Cnt = 0;
 800f978:	683b      	ldr	r3, [r7, #0]
 800f97a:	2200      	movs	r2, #0
 800f97c:	701a      	strb	r2, [r3, #0]
			if(Dsp_Audio_Flag[Channel-1] == 0)
 800f97e:	79fb      	ldrb	r3, [r7, #7]
 800f980:	3b01      	subs	r3, #1
 800f982:	4a49      	ldr	r2, [pc, #292]	; (800faa8 <Dsp_Info_Data+0x210>)
 800f984:	5cd3      	ldrb	r3, [r2, r3]
 800f986:	2b00      	cmp	r3, #0
 800f988:	d10d      	bne.n	800f9a6 <Dsp_Info_Data+0x10e>
				Dsp_Audio_Flag[Channel-1] = 1;
 800f98a:	79fb      	ldrb	r3, [r7, #7]
 800f98c:	3b01      	subs	r3, #1
 800f98e:	4a46      	ldr	r2, [pc, #280]	; (800faa8 <Dsp_Info_Data+0x210>)
 800f990:	2101      	movs	r1, #1
 800f992:	54d1      	strb	r1, [r2, r3]
				Dsp_Mute_A(Channel,DSP_MUTE,1);
 800f994:	79fb      	ldrb	r3, [r7, #7]
 800f996:	2201      	movs	r2, #1
 800f998:	2100      	movs	r1, #0
 800f99a:	4618      	mov	r0, r3
 800f99c:	f000 fab8 	bl	800ff10 <Dsp_Mute_A>
				AudioMute(HARDON);
 800f9a0:	2002      	movs	r0, #2
 800f9a2:	f001 fd1d 	bl	80113e0 <AudioMute>
		if(Dsp_Audio_Flag[Channel-1] == 1)
 800f9a6:	79fb      	ldrb	r3, [r7, #7]
 800f9a8:	3b01      	subs	r3, #1
 800f9aa:	4a3f      	ldr	r2, [pc, #252]	; (800faa8 <Dsp_Info_Data+0x210>)
 800f9ac:	5cd3      	ldrb	r3, [r2, r3]
 800f9ae:	2b01      	cmp	r3, #1
 800f9b0:	d16c      	bne.n	800fa8c <Dsp_Info_Data+0x1f4>
			*Cnt = 0;
 800f9b2:	683b      	ldr	r3, [r7, #0]
 800f9b4:	2200      	movs	r2, #0
 800f9b6:	701a      	strb	r2, [r3, #0]
}
 800f9b8:	e068      	b.n	800fa8c <Dsp_Info_Data+0x1f4>
	else if(Data_dbe[Channel-1] > Data_dbe_MaxMin[Channel-1][1])
 800f9ba:	79fb      	ldrb	r3, [r7, #7]
 800f9bc:	3b01      	subs	r3, #1
 800f9be:	4a37      	ldr	r2, [pc, #220]	; (800fa9c <Dsp_Info_Data+0x204>)
 800f9c0:	00db      	lsls	r3, r3, #3
 800f9c2:	4413      	add	r3, r2
 800f9c4:	e9d3 0100 	ldrd	r0, r1, [r3]
 800f9c8:	79fb      	ldrb	r3, [r7, #7]
 800f9ca:	1e5a      	subs	r2, r3, #1
 800f9cc:	4c35      	ldr	r4, [pc, #212]	; (800faa4 <Dsp_Info_Data+0x20c>)
 800f9ce:	4613      	mov	r3, r2
 800f9d0:	005b      	lsls	r3, r3, #1
 800f9d2:	4413      	add	r3, r2
 800f9d4:	00db      	lsls	r3, r3, #3
 800f9d6:	4423      	add	r3, r4
 800f9d8:	3308      	adds	r3, #8
 800f9da:	cb18      	ldmia	r3, {r3, r4}
 800f9dc:	461a      	mov	r2, r3
 800f9de:	4623      	mov	r3, r4
 800f9e0:	f7f1 f872 	bl	8000ac8 <__aeabi_dcmpgt>
 800f9e4:	4603      	mov	r3, r0
 800f9e6:	2b00      	cmp	r3, #0
 800f9e8:	d04d      	beq.n	800fa86 <Dsp_Info_Data+0x1ee>
		if(Data_dbe[Channel-1] > Data_dbe_MaxMin[Channel-1][2])
 800f9ea:	79fb      	ldrb	r3, [r7, #7]
 800f9ec:	3b01      	subs	r3, #1
 800f9ee:	4a2b      	ldr	r2, [pc, #172]	; (800fa9c <Dsp_Info_Data+0x204>)
 800f9f0:	00db      	lsls	r3, r3, #3
 800f9f2:	4413      	add	r3, r2
 800f9f4:	e9d3 0100 	ldrd	r0, r1, [r3]
 800f9f8:	79fb      	ldrb	r3, [r7, #7]
 800f9fa:	1e5a      	subs	r2, r3, #1
 800f9fc:	4c29      	ldr	r4, [pc, #164]	; (800faa4 <Dsp_Info_Data+0x20c>)
 800f9fe:	4613      	mov	r3, r2
 800fa00:	005b      	lsls	r3, r3, #1
 800fa02:	4413      	add	r3, r2
 800fa04:	00db      	lsls	r3, r3, #3
 800fa06:	4423      	add	r3, r4
 800fa08:	3310      	adds	r3, #16
 800fa0a:	cb18      	ldmia	r3, {r3, r4}
 800fa0c:	461a      	mov	r2, r3
 800fa0e:	4623      	mov	r3, r4
 800fa10:	f7f1 f85a 	bl	8000ac8 <__aeabi_dcmpgt>
 800fa14:	4603      	mov	r3, r0
 800fa16:	2b00      	cmp	r3, #0
 800fa18:	d016      	beq.n	800fa48 <Dsp_Info_Data+0x1b0>
			if(SysPower.nPowerState == POWER_NORMAL_RUN)
 800fa1a:	4b24      	ldr	r3, [pc, #144]	; (800faac <Dsp_Info_Data+0x214>)
 800fa1c:	781b      	ldrb	r3, [r3, #0]
 800fa1e:	2b06      	cmp	r3, #6
 800fa20:	d115      	bne.n	800fa4e <Dsp_Info_Data+0x1b6>
				if(++*Cnt >= 10)
 800fa22:	683b      	ldr	r3, [r7, #0]
 800fa24:	781b      	ldrb	r3, [r3, #0]
 800fa26:	3301      	adds	r3, #1
 800fa28:	b2da      	uxtb	r2, r3
 800fa2a:	683b      	ldr	r3, [r7, #0]
 800fa2c:	701a      	strb	r2, [r3, #0]
 800fa2e:	683b      	ldr	r3, [r7, #0]
 800fa30:	781b      	ldrb	r3, [r3, #0]
 800fa32:	2b09      	cmp	r3, #9
 800fa34:	d90b      	bls.n	800fa4e <Dsp_Info_Data+0x1b6>
					*Cnt = 0;
 800fa36:	683b      	ldr	r3, [r7, #0]
 800fa38:	2200      	movs	r2, #0
 800fa3a:	701a      	strb	r2, [r3, #0]
					Dsp_REM_Flag[Channel-1] = 1;
 800fa3c:	79fb      	ldrb	r3, [r7, #7]
 800fa3e:	3b01      	subs	r3, #1
 800fa40:	4a17      	ldr	r2, [pc, #92]	; (800faa0 <Dsp_Info_Data+0x208>)
 800fa42:	2101      	movs	r1, #1
 800fa44:	54d1      	strb	r1, [r2, r3]
 800fa46:	e002      	b.n	800fa4e <Dsp_Info_Data+0x1b6>
			*Cnt = 0;
 800fa48:	683b      	ldr	r3, [r7, #0]
 800fa4a:	2200      	movs	r2, #0
 800fa4c:	701a      	strb	r2, [r3, #0]
		if(Dsp_Audio_Flag[Channel-1] == 1)
 800fa4e:	79fb      	ldrb	r3, [r7, #7]
 800fa50:	3b01      	subs	r3, #1
 800fa52:	4a15      	ldr	r2, [pc, #84]	; (800faa8 <Dsp_Info_Data+0x210>)
 800fa54:	5cd3      	ldrb	r3, [r2, r3]
 800fa56:	2b01      	cmp	r3, #1
 800fa58:	d118      	bne.n	800fa8c <Dsp_Info_Data+0x1f4>
			Dsp_Audio_Flag[Channel-1] = 0;
 800fa5a:	79fb      	ldrb	r3, [r7, #7]
 800fa5c:	3b01      	subs	r3, #1
 800fa5e:	4a12      	ldr	r2, [pc, #72]	; (800faa8 <Dsp_Info_Data+0x210>)
 800fa60:	2100      	movs	r1, #0
 800fa62:	54d1      	strb	r1, [r2, r3]
			if(App_Dsp.Dsp_Data.Mute[Channel] == DSP_UNMUTE)
 800fa64:	79fb      	ldrb	r3, [r7, #7]
 800fa66:	4a12      	ldr	r2, [pc, #72]	; (800fab0 <Dsp_Info_Data+0x218>)
 800fa68:	4413      	add	r3, r2
 800fa6a:	f893 3d98 	ldrb.w	r3, [r3, #3480]	; 0xd98
 800fa6e:	2b01      	cmp	r3, #1
 800fa70:	d10c      	bne.n	800fa8c <Dsp_Info_Data+0x1f4>
				Dsp_Mute_A(Channel,DSP_UNMUTE,1);
 800fa72:	79fb      	ldrb	r3, [r7, #7]
 800fa74:	2201      	movs	r2, #1
 800fa76:	2101      	movs	r1, #1
 800fa78:	4618      	mov	r0, r3
 800fa7a:	f000 fa49 	bl	800ff10 <Dsp_Mute_A>
				AudioMute(HARDOFF);
 800fa7e:	2003      	movs	r0, #3
 800fa80:	f001 fcae 	bl	80113e0 <AudioMute>
}
 800fa84:	e002      	b.n	800fa8c <Dsp_Info_Data+0x1f4>
		*Cnt = 0;
 800fa86:	683b      	ldr	r3, [r7, #0]
 800fa88:	2200      	movs	r2, #0
 800fa8a:	701a      	strb	r2, [r3, #0]
}
 800fa8c:	bf00      	nop
 800fa8e:	3710      	adds	r7, #16
 800fa90:	46bd      	mov	sp, r7
 800fa92:	bdb0      	pop	{r4, r5, r7, pc}
 800fa94:	08023804 	.word	0x08023804
 800fa98:	41700000 	.word	0x41700000
 800fa9c:	20003e38 	.word	0x20003e38
 800faa0:	200000e8 	.word	0x200000e8
 800faa4:	08023818 	.word	0x08023818
 800faa8:	20003e78 	.word	0x20003e78
 800faac:	20003e80 	.word	0x20003e80
 800fab0:	20003030 	.word	0x20003030

0800fab4 <Dsp_Info_Det>:
void Dsp_Info_Det(void)
{
 800fab4:	b580      	push	{r7, lr}
 800fab6:	b082      	sub	sp, #8
 800fab8:	af00      	add	r7, sp, #0
	SCH_U8 index;
	static SCH_U8 Timer=0;
	static SCH_U8 Cnt[DSP_CHANNEL_CNT];
	if(App_Dsp.DspPwrState != DSP_NORMAL)
 800faba:	4b39      	ldr	r3, [pc, #228]	; (800fba0 <Dsp_Info_Det+0xec>)
 800fabc:	f893 3df0 	ldrb.w	r3, [r3, #3568]	; 0xdf0
 800fac0:	2b03      	cmp	r3, #3
 800fac2:	d162      	bne.n	800fb8a <Dsp_Info_Det+0xd6>
		return;
	if(SysPower.nPowerState != POWER_NORMAL_RUN)
 800fac4:	4b37      	ldr	r3, [pc, #220]	; (800fba4 <Dsp_Info_Det+0xf0>)
 800fac6:	781b      	ldrb	r3, [r3, #0]
 800fac8:	2b06      	cmp	r3, #6
 800faca:	d160      	bne.n	800fb8e <Dsp_Info_Det+0xda>
		return;
	if(App_Dsp.DSP_Updata_State != UpData_Idle)
 800facc:	4b34      	ldr	r3, [pc, #208]	; (800fba0 <Dsp_Info_Det+0xec>)
 800face:	f893 3df6 	ldrb.w	r3, [r3, #3574]	; 0xdf6
 800fad2:	2b00      	cmp	r3, #0
 800fad4:	d15d      	bne.n	800fb92 <Dsp_Info_Det+0xde>
		return;
	switch(Timer)
 800fad6:	4b34      	ldr	r3, [pc, #208]	; (800fba8 <Dsp_Info_Det+0xf4>)
 800fad8:	781b      	ldrb	r3, [r3, #0]
 800fada:	2b07      	cmp	r3, #7
 800fadc:	d83a      	bhi.n	800fb54 <Dsp_Info_Det+0xa0>
 800fade:	a201      	add	r2, pc, #4	; (adr r2, 800fae4 <Dsp_Info_Det+0x30>)
 800fae0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fae4:	0800fb05 	.word	0x0800fb05
 800fae8:	0800fb0f 	.word	0x0800fb0f
 800faec:	0800fb19 	.word	0x0800fb19
 800faf0:	0800fb23 	.word	0x0800fb23
 800faf4:	0800fb2d 	.word	0x0800fb2d
 800faf8:	0800fb37 	.word	0x0800fb37
 800fafc:	0800fb41 	.word	0x0800fb41
 800fb00:	0800fb4b 	.word	0x0800fb4b
	{
		case 0:
			Dsp_Info_Data(1,&Cnt[0]);
 800fb04:	4929      	ldr	r1, [pc, #164]	; (800fbac <Dsp_Info_Det+0xf8>)
 800fb06:	2001      	movs	r0, #1
 800fb08:	f7ff fec6 	bl	800f898 <Dsp_Info_Data>
			break;
 800fb0c:	e023      	b.n	800fb56 <Dsp_Info_Det+0xa2>
		case 1:
			Dsp_Info_Data(2,&Cnt[1]);
 800fb0e:	4928      	ldr	r1, [pc, #160]	; (800fbb0 <Dsp_Info_Det+0xfc>)
 800fb10:	2002      	movs	r0, #2
 800fb12:	f7ff fec1 	bl	800f898 <Dsp_Info_Data>
			break;
 800fb16:	e01e      	b.n	800fb56 <Dsp_Info_Det+0xa2>
		case 2:
			Dsp_Info_Data(3,&Cnt[2]);
 800fb18:	4926      	ldr	r1, [pc, #152]	; (800fbb4 <Dsp_Info_Det+0x100>)
 800fb1a:	2003      	movs	r0, #3
 800fb1c:	f7ff febc 	bl	800f898 <Dsp_Info_Data>
			break;
 800fb20:	e019      	b.n	800fb56 <Dsp_Info_Det+0xa2>
		case 3:
			Dsp_Info_Data(4,&Cnt[3]);
 800fb22:	4925      	ldr	r1, [pc, #148]	; (800fbb8 <Dsp_Info_Det+0x104>)
 800fb24:	2004      	movs	r0, #4
 800fb26:	f7ff feb7 	bl	800f898 <Dsp_Info_Data>
			break;
 800fb2a:	e014      	b.n	800fb56 <Dsp_Info_Det+0xa2>
		case 4:
			Dsp_Info_Data(5,&Cnt[4]);
 800fb2c:	4923      	ldr	r1, [pc, #140]	; (800fbbc <Dsp_Info_Det+0x108>)
 800fb2e:	2005      	movs	r0, #5
 800fb30:	f7ff feb2 	bl	800f898 <Dsp_Info_Data>
			break;
 800fb34:	e00f      	b.n	800fb56 <Dsp_Info_Det+0xa2>
		case 5:
			Dsp_Info_Data(6,&Cnt[5]);
 800fb36:	4922      	ldr	r1, [pc, #136]	; (800fbc0 <Dsp_Info_Det+0x10c>)
 800fb38:	2006      	movs	r0, #6
 800fb3a:	f7ff fead 	bl	800f898 <Dsp_Info_Data>
			break;
 800fb3e:	e00a      	b.n	800fb56 <Dsp_Info_Det+0xa2>
		case 6:
			Dsp_Info_Data(7,&Cnt[6]);
 800fb40:	4920      	ldr	r1, [pc, #128]	; (800fbc4 <Dsp_Info_Det+0x110>)
 800fb42:	2007      	movs	r0, #7
 800fb44:	f7ff fea8 	bl	800f898 <Dsp_Info_Data>
			break;
 800fb48:	e005      	b.n	800fb56 <Dsp_Info_Det+0xa2>
		case 7:
			Dsp_Info_Data(8,&Cnt[7]);
 800fb4a:	491f      	ldr	r1, [pc, #124]	; (800fbc8 <Dsp_Info_Det+0x114>)
 800fb4c:	2008      	movs	r0, #8
 800fb4e:	f7ff fea3 	bl	800f898 <Dsp_Info_Data>
			break;
 800fb52:	e000      	b.n	800fb56 <Dsp_Info_Det+0xa2>
		default:break;
 800fb54:	bf00      	nop
	}
	if(Timer++ >= T96MS_8)
 800fb56:	4b14      	ldr	r3, [pc, #80]	; (800fba8 <Dsp_Info_Det+0xf4>)
 800fb58:	781b      	ldrb	r3, [r3, #0]
 800fb5a:	1c5a      	adds	r2, r3, #1
 800fb5c:	b2d1      	uxtb	r1, r2
 800fb5e:	4a12      	ldr	r2, [pc, #72]	; (800fba8 <Dsp_Info_Det+0xf4>)
 800fb60:	7011      	strb	r1, [r2, #0]
 800fb62:	2b0b      	cmp	r3, #11
 800fb64:	d902      	bls.n	800fb6c <Dsp_Info_Det+0xb8>
	{
		Timer = 0;
 800fb66:	4b10      	ldr	r3, [pc, #64]	; (800fba8 <Dsp_Info_Det+0xf4>)
 800fb68:	2200      	movs	r2, #0
 800fb6a:	701a      	strb	r2, [r3, #0]
	}
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800fb6c:	2300      	movs	r3, #0
 800fb6e:	71fb      	strb	r3, [r7, #7]
 800fb70:	e007      	b.n	800fb82 <Dsp_Info_Det+0xce>
	{
		if(Dsp_REM_Flag[index] == 1)
 800fb72:	79fb      	ldrb	r3, [r7, #7]
 800fb74:	4a15      	ldr	r2, [pc, #84]	; (800fbcc <Dsp_Info_Det+0x118>)
 800fb76:	5cd3      	ldrb	r3, [r2, r3]
 800fb78:	2b01      	cmp	r3, #1
 800fb7a:	d00c      	beq.n	800fb96 <Dsp_Info_Det+0xe2>
	for(index=0;index<DSP_CHANNEL_CNT;index++)
 800fb7c:	79fb      	ldrb	r3, [r7, #7]
 800fb7e:	3301      	adds	r3, #1
 800fb80:	71fb      	strb	r3, [r7, #7]
 800fb82:	79fb      	ldrb	r3, [r7, #7]
 800fb84:	2b07      	cmp	r3, #7
 800fb86:	d9f4      	bls.n	800fb72 <Dsp_Info_Det+0xbe>
 800fb88:	e006      	b.n	800fb98 <Dsp_Info_Det+0xe4>
		return;
 800fb8a:	bf00      	nop
 800fb8c:	e004      	b.n	800fb98 <Dsp_Info_Det+0xe4>
		return;
 800fb8e:	bf00      	nop
 800fb90:	e002      	b.n	800fb98 <Dsp_Info_Det+0xe4>
		return;
 800fb92:	bf00      	nop
 800fb94:	e000      	b.n	800fb98 <Dsp_Info_Det+0xe4>
			break;
 800fb96:	bf00      	nop
	}
	if(index == DSP_CHANNEL_CNT)
		TurnOff_REM_EN;
}
 800fb98:	3708      	adds	r7, #8
 800fb9a:	46bd      	mov	sp, r7
 800fb9c:	bd80      	pop	{r7, pc}
 800fb9e:	bf00      	nop
 800fba0:	20003030 	.word	0x20003030
 800fba4:	20003e80 	.word	0x20003e80
 800fba8:	2000287c 	.word	0x2000287c
 800fbac:	20002880 	.word	0x20002880
 800fbb0:	20002881 	.word	0x20002881
 800fbb4:	20002882 	.word	0x20002882
 800fbb8:	20002883 	.word	0x20002883
 800fbbc:	20002884 	.word	0x20002884
 800fbc0:	20002885 	.word	0x20002885
 800fbc4:	20002886 	.word	0x20002886
 800fbc8:	20002887 	.word	0x20002887
 800fbcc:	200000e8 	.word	0x200000e8

0800fbd0 <Dsp_Single_Init>:

SCH_U8 VolData = DSP_VOL_DEFAULT;


void Dsp_Single_Init(void)
{
 800fbd0:	b480      	push	{r7}
 800fbd2:	b083      	sub	sp, #12
 800fbd4:	af00      	add	r7, sp, #0
	SCH_U16 index;	
	App_Dsp.Dsp_Data.SingleData[DSP_CHANNEL_ALL_NONE] = DSP_SINGLE_ALL_DEFAULT;
 800fbd6:	4b10      	ldr	r3, [pc, #64]	; (800fc18 <Dsp_Single_Init+0x48>)
 800fbd8:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800fbdc:	f8a3 2d82 	strh.w	r2, [r3, #3458]	; 0xd82
	for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 800fbe0:	2301      	movs	r3, #1
 800fbe2:	80fb      	strh	r3, [r7, #6]
 800fbe4:	e00b      	b.n	800fbfe <Dsp_Single_Init+0x2e>
	{
		App_Dsp.Dsp_Data.SingleData[index] = DSP_SINGLE_DEFAULT;
 800fbe6:	88fb      	ldrh	r3, [r7, #6]
 800fbe8:	4a0b      	ldr	r2, [pc, #44]	; (800fc18 <Dsp_Single_Init+0x48>)
 800fbea:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800fbee:	005b      	lsls	r3, r3, #1
 800fbf0:	4413      	add	r3, r2
 800fbf2:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800fbf6:	805a      	strh	r2, [r3, #2]
	for(index=1;index<(DSP_CHANNEL_CNT+1);index++)
 800fbf8:	88fb      	ldrh	r3, [r7, #6]
 800fbfa:	3301      	adds	r3, #1
 800fbfc:	80fb      	strh	r3, [r7, #6]
 800fbfe:	88fb      	ldrh	r3, [r7, #6]
 800fc00:	2b08      	cmp	r3, #8
 800fc02:	d9f0      	bls.n	800fbe6 <Dsp_Single_Init+0x16>
	}
	App_Dsp.Dsp_Data.SingleMaxData = DSP_SINGLE_ALL_MAX;
 800fc04:	4b04      	ldr	r3, [pc, #16]	; (800fc18 <Dsp_Single_Init+0x48>)
 800fc06:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800fc0a:	f8a3 2d96 	strh.w	r2, [r3, #3478]	; 0xd96
}
 800fc0e:	bf00      	nop
 800fc10:	370c      	adds	r7, #12
 800fc12:	46bd      	mov	sp, r7
 800fc14:	bc80      	pop	{r7}
 800fc16:	4770      	bx	lr
 800fc18:	20003030 	.word	0x20003030

0800fc1c <Dsp_Mute_Init>:
void Dsp_Mute_Init(void)
{
 800fc1c:	b480      	push	{r7}
 800fc1e:	b083      	sub	sp, #12
 800fc20:	af00      	add	r7, sp, #0
	SCH_U16 index;
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800fc22:	2300      	movs	r3, #0
 800fc24:	80fb      	strh	r3, [r7, #6]
 800fc26:	e008      	b.n	800fc3a <Dsp_Mute_Init+0x1e>
	{
		App_Dsp.Dsp_Data.Mute[index] = DSP_UNMUTE;///unmute
 800fc28:	88fb      	ldrh	r3, [r7, #6]
 800fc2a:	4a08      	ldr	r2, [pc, #32]	; (800fc4c <Dsp_Mute_Init+0x30>)
 800fc2c:	4413      	add	r3, r2
 800fc2e:	2201      	movs	r2, #1
 800fc30:	f883 2d98 	strb.w	r2, [r3, #3480]	; 0xd98
	for(index=0;index<(DSP_CHANNEL_CNT+1);index++)
 800fc34:	88fb      	ldrh	r3, [r7, #6]
 800fc36:	3301      	adds	r3, #1
 800fc38:	80fb      	strh	r3, [r7, #6]
 800fc3a:	88fb      	ldrh	r3, [r7, #6]
 800fc3c:	2b08      	cmp	r3, #8
 800fc3e:	d9f3      	bls.n	800fc28 <Dsp_Mute_Init+0xc>
	}
}
 800fc40:	bf00      	nop
 800fc42:	370c      	adds	r7, #12
 800fc44:	46bd      	mov	sp, r7
 800fc46:	bc80      	pop	{r7}
 800fc48:	4770      	bx	lr
 800fc4a:	bf00      	nop
 800fc4c:	20003030 	.word	0x20003030

0800fc50 <Dsp_Single_A>:
	MOD_DELAY_6_SINGLE1_ALG0_TARGET_ADDR,
	MOD_DELAY_7_SINGLE1_ALG0_TARGET_ADDR,
	MOD_DELAY_8_SINGLE1_ALG0_TARGET_ADDR
};
void Dsp_Single_A(SCH_U8 Channel,SCH_U16 data)
{
 800fc50:	b590      	push	{r4, r7, lr}
 800fc52:	b089      	sub	sp, #36	; 0x24
 800fc54:	af00      	add	r7, sp, #0
 800fc56:	4603      	mov	r3, r0
 800fc58:	460a      	mov	r2, r1
 800fc5a:	71fb      	strb	r3, [r7, #7]
 800fc5c:	4613      	mov	r3, r2
 800fc5e:	80bb      	strh	r3, [r7, #4]
	double Data,index;
	SCH_U8 buff[4] = {0x00, 0x00, 0x20, 0x8A};
 800fc60:	4b2b      	ldr	r3, [pc, #172]	; (800fd10 <Dsp_Single_A+0xc0>)
 800fc62:	681b      	ldr	r3, [r3, #0]
 800fc64:	60fb      	str	r3, [r7, #12]
	data = LimitMaxMin(DSP_SINGLE_MIN, data, DSP_SINGLE_MAX);
 800fc66:	88bb      	ldrh	r3, [r7, #4]
 800fc68:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800fc6c:	4619      	mov	r1, r3
 800fc6e:	2000      	movs	r0, #0
 800fc70:	f002 fb82 	bl	8012378 <LimitMaxMin>
 800fc74:	4603      	mov	r3, r0
 800fc76:	80bb      	strh	r3, [r7, #4]
	Data = ((double)data-8000)/100;
 800fc78:	88bb      	ldrh	r3, [r7, #4]
 800fc7a:	4618      	mov	r0, r3
 800fc7c:	f7f0 fc1a 	bl	80004b4 <__aeabi_ui2d>
 800fc80:	f04f 0200 	mov.w	r2, #0
 800fc84:	4b23      	ldr	r3, [pc, #140]	; (800fd14 <Dsp_Single_A+0xc4>)
 800fc86:	f7f0 fad7 	bl	8000238 <__aeabi_dsub>
 800fc8a:	4603      	mov	r3, r0
 800fc8c:	460c      	mov	r4, r1
 800fc8e:	4618      	mov	r0, r3
 800fc90:	4621      	mov	r1, r4
 800fc92:	f04f 0200 	mov.w	r2, #0
 800fc96:	4b20      	ldr	r3, [pc, #128]	; (800fd18 <Dsp_Single_A+0xc8>)
 800fc98:	f7f0 fdb0 	bl	80007fc <__aeabi_ddiv>
 800fc9c:	4603      	mov	r3, r0
 800fc9e:	460c      	mov	r4, r1
 800fca0:	e9c7 3406 	strd	r3, r4, [r7, #24]
	index = pow(10,Data/20);
 800fca4:	f04f 0200 	mov.w	r2, #0
 800fca8:	4b1c      	ldr	r3, [pc, #112]	; (800fd1c <Dsp_Single_A+0xcc>)
 800fcaa:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800fcae:	f7f0 fda5 	bl	80007fc <__aeabi_ddiv>
 800fcb2:	4603      	mov	r3, r0
 800fcb4:	460c      	mov	r4, r1
 800fcb6:	461a      	mov	r2, r3
 800fcb8:	4623      	mov	r3, r4
 800fcba:	f04f 0000 	mov.w	r0, #0
 800fcbe:	4918      	ldr	r1, [pc, #96]	; (800fd20 <Dsp_Single_A+0xd0>)
 800fcc0:	f004 f8f2 	bl	8013ea8 <pow>
 800fcc4:	e9c7 0104 	strd	r0, r1, [r7, #16]
	SIGMA_WRITE_REGISTER_BLOCK(    DEVICE_ADDR_IC_1, Single_addr[Channel]+1,  4, buff);
 800fcc8:	79fb      	ldrb	r3, [r7, #7]
 800fcca:	4a16      	ldr	r2, [pc, #88]	; (800fd24 <Dsp_Single_A+0xd4>)
 800fccc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fcd0:	3301      	adds	r3, #1
 800fcd2:	b299      	uxth	r1, r3
 800fcd4:	f107 030c 	add.w	r3, r7, #12
 800fcd8:	2204      	movs	r2, #4
 800fcda:	2000      	movs	r0, #0
 800fcdc:	f7fd fca0 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	SIGMASTUDIOTYPE(index,buff);
 800fce0:	f107 030c 	add.w	r3, r7, #12
 800fce4:	461a      	mov	r2, r3
 800fce6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800fcea:	f7fd f87f 	bl	800cdec <SIGMASTUDIOTYPE>
	SIGMA_SAFELOAD_WRITE_REGISTER( DEVICE_ADDR_IC_1, Single_addr[Channel],    1, buff);
 800fcee:	79fb      	ldrb	r3, [r7, #7]
 800fcf0:	4a0c      	ldr	r2, [pc, #48]	; (800fd24 <Dsp_Single_A+0xd4>)
 800fcf2:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800fcf6:	f107 030c 	add.w	r3, r7, #12
 800fcfa:	2201      	movs	r2, #1
 800fcfc:	2000      	movs	r0, #0
 800fcfe:	f7fd fc41 	bl	800d584 <SIGMA_SAFELOAD_WRITE_REGISTER>
	SysWaitMs(1);
 800fd02:	2001      	movs	r0, #1
 800fd04:	f002 fb08 	bl	8012318 <SysWaitMs>
}
 800fd08:	bf00      	nop
 800fd0a:	3724      	adds	r7, #36	; 0x24
 800fd0c:	46bd      	mov	sp, r7
 800fd0e:	bd90      	pop	{r4, r7, pc}
 800fd10:	08016010 	.word	0x08016010
 800fd14:	40bf4000 	.word	0x40bf4000
 800fd18:	40590000 	.word	0x40590000
 800fd1c:	40340000 	.word	0x40340000
 800fd20:	40240000 	.word	0x40240000
 800fd24:	080238d8 	.word	0x080238d8

0800fd28 <Dsp_Single>:
void Dsp_Single(SCH_U8 Channel,SCH_U16 data)
{
 800fd28:	b580      	push	{r7, lr}
 800fd2a:	b084      	sub	sp, #16
 800fd2c:	af00      	add	r7, sp, #0
 800fd2e:	4603      	mov	r3, r0
 800fd30:	460a      	mov	r2, r1
 800fd32:	71fb      	strb	r3, [r7, #7]
 800fd34:	4613      	mov	r3, r2
 800fd36:	80bb      	strh	r3, [r7, #4]
	SCH_U16 startVol,targetVol;
	if(Channel > DSP_CHANNEL_CNT)
 800fd38:	79fb      	ldrb	r3, [r7, #7]
 800fd3a:	2b08      	cmp	r3, #8
 800fd3c:	d851      	bhi.n	800fde2 <Dsp_Single+0xba>
		return;
	if(Channel == DSP_CHANNEL_ALL_NONE)
 800fd3e:	79fb      	ldrb	r3, [r7, #7]
 800fd40:	2b00      	cmp	r3, #0
 800fd42:	d109      	bne.n	800fd58 <Dsp_Single+0x30>
		data = LimitMaxMin(DSP_SINGLE_MIN, data, App_Dsp.Dsp_Data.SingleMaxData);
 800fd44:	88b9      	ldrh	r1, [r7, #4]
 800fd46:	4b29      	ldr	r3, [pc, #164]	; (800fdec <Dsp_Single+0xc4>)
 800fd48:	f8b3 3d96 	ldrh.w	r3, [r3, #3478]	; 0xd96
 800fd4c:	461a      	mov	r2, r3
 800fd4e:	2000      	movs	r0, #0
 800fd50:	f002 fb12 	bl	8012378 <LimitMaxMin>
 800fd54:	4603      	mov	r3, r0
 800fd56:	80bb      	strh	r3, [r7, #4]
	startVol = App_Dsp.Dsp_Data.SingleData[Channel]/100;
 800fd58:	79fb      	ldrb	r3, [r7, #7]
 800fd5a:	4a24      	ldr	r2, [pc, #144]	; (800fdec <Dsp_Single+0xc4>)
 800fd5c:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800fd60:	005b      	lsls	r3, r3, #1
 800fd62:	4413      	add	r3, r2
 800fd64:	885b      	ldrh	r3, [r3, #2]
 800fd66:	4a22      	ldr	r2, [pc, #136]	; (800fdf0 <Dsp_Single+0xc8>)
 800fd68:	fba2 2303 	umull	r2, r3, r2, r3
 800fd6c:	095b      	lsrs	r3, r3, #5
 800fd6e:	81fb      	strh	r3, [r7, #14]
	targetVol = data/100;
 800fd70:	88bb      	ldrh	r3, [r7, #4]
 800fd72:	4a1f      	ldr	r2, [pc, #124]	; (800fdf0 <Dsp_Single+0xc8>)
 800fd74:	fba2 2303 	umull	r2, r3, r2, r3
 800fd78:	095b      	lsrs	r3, r3, #5
 800fd7a:	81bb      	strh	r3, [r7, #12]
	while(1)
	{	        
		if(startVol>targetVol)
 800fd7c:	89fa      	ldrh	r2, [r7, #14]
 800fd7e:	89bb      	ldrh	r3, [r7, #12]
 800fd80:	429a      	cmp	r2, r3
 800fd82:	d903      	bls.n	800fd8c <Dsp_Single+0x64>
			--startVol;       
 800fd84:	89fb      	ldrh	r3, [r7, #14]
 800fd86:	3b01      	subs	r3, #1
 800fd88:	81fb      	strh	r3, [r7, #14]
 800fd8a:	e006      	b.n	800fd9a <Dsp_Single+0x72>
		else if(startVol<targetVol)
 800fd8c:	89fa      	ldrh	r2, [r7, #14]
 800fd8e:	89bb      	ldrh	r3, [r7, #12]
 800fd90:	429a      	cmp	r2, r3
 800fd92:	d202      	bcs.n	800fd9a <Dsp_Single+0x72>
			++startVol;
 800fd94:	89fb      	ldrh	r3, [r7, #14]
 800fd96:	3301      	adds	r3, #1
 800fd98:	81fb      	strh	r3, [r7, #14]
		Dsp_Single_A(Channel,startVol*100);
 800fd9a:	89fb      	ldrh	r3, [r7, #14]
 800fd9c:	461a      	mov	r2, r3
 800fd9e:	0092      	lsls	r2, r2, #2
 800fda0:	4413      	add	r3, r2
 800fda2:	461a      	mov	r2, r3
 800fda4:	0091      	lsls	r1, r2, #2
 800fda6:	461a      	mov	r2, r3
 800fda8:	460b      	mov	r3, r1
 800fdaa:	4413      	add	r3, r2
 800fdac:	009b      	lsls	r3, r3, #2
 800fdae:	b29a      	uxth	r2, r3
 800fdb0:	79fb      	ldrb	r3, [r7, #7]
 800fdb2:	4611      	mov	r1, r2
 800fdb4:	4618      	mov	r0, r3
 800fdb6:	f7ff ff4b 	bl	800fc50 <Dsp_Single_A>
		if(startVol==targetVol)
 800fdba:	89fa      	ldrh	r2, [r7, #14]
 800fdbc:	89bb      	ldrh	r3, [r7, #12]
 800fdbe:	429a      	cmp	r2, r3
 800fdc0:	d1dc      	bne.n	800fd7c <Dsp_Single+0x54>
		{
			Dsp_Single_A(Channel,data);
 800fdc2:	88ba      	ldrh	r2, [r7, #4]
 800fdc4:	79fb      	ldrb	r3, [r7, #7]
 800fdc6:	4611      	mov	r1, r2
 800fdc8:	4618      	mov	r0, r3
 800fdca:	f7ff ff41 	bl	800fc50 <Dsp_Single_A>
			break;
 800fdce:	bf00      	nop
		}
	}
	App_Dsp.Dsp_Data.SingleData[Channel] = data;
 800fdd0:	79fb      	ldrb	r3, [r7, #7]
 800fdd2:	4a06      	ldr	r2, [pc, #24]	; (800fdec <Dsp_Single+0xc4>)
 800fdd4:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800fdd8:	005b      	lsls	r3, r3, #1
 800fdda:	4413      	add	r3, r2
 800fddc:	88ba      	ldrh	r2, [r7, #4]
 800fdde:	805a      	strh	r2, [r3, #2]
 800fde0:	e000      	b.n	800fde4 <Dsp_Single+0xbc>
		return;
 800fde2:	bf00      	nop
}
 800fde4:	3710      	adds	r7, #16
 800fde6:	46bd      	mov	sp, r7
 800fde8:	bd80      	pop	{r7, pc}
 800fdea:	bf00      	nop
 800fdec:	20003030 	.word	0x20003030
 800fdf0:	51eb851f 	.word	0x51eb851f

0800fdf4 <Dsp_VolUpdate>:
void Dsp_VolUpdate(SCH_U8 Channel,MUTE_T MUTE_Type)
{
 800fdf4:	b580      	push	{r7, lr}
 800fdf6:	b084      	sub	sp, #16
 800fdf8:	af00      	add	r7, sp, #0
 800fdfa:	4603      	mov	r3, r0
 800fdfc:	460a      	mov	r2, r1
 800fdfe:	71fb      	strb	r3, [r7, #7]
 800fe00:	4613      	mov	r3, r2
 800fe02:	71bb      	strb	r3, [r7, #6]
	SCH_U16 startVol,targetVol;
	if(MUTE_Type == SOFTON)
 800fe04:	79bb      	ldrb	r3, [r7, #6]
 800fe06:	2b00      	cmp	r3, #0
 800fe08:	d10e      	bne.n	800fe28 <Dsp_VolUpdate+0x34>
	{
		startVol = App_Dsp.Dsp_Data.SingleData[Channel]/100;
 800fe0a:	79fb      	ldrb	r3, [r7, #7]
 800fe0c:	4a2a      	ldr	r2, [pc, #168]	; (800feb8 <Dsp_VolUpdate+0xc4>)
 800fe0e:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800fe12:	005b      	lsls	r3, r3, #1
 800fe14:	4413      	add	r3, r2
 800fe16:	885b      	ldrh	r3, [r3, #2]
 800fe18:	4a28      	ldr	r2, [pc, #160]	; (800febc <Dsp_VolUpdate+0xc8>)
 800fe1a:	fba2 2303 	umull	r2, r3, r2, r3
 800fe1e:	095b      	lsrs	r3, r3, #5
 800fe20:	81fb      	strh	r3, [r7, #14]
		targetVol = 0x0000;
 800fe22:	2300      	movs	r3, #0
 800fe24:	81bb      	strh	r3, [r7, #12]
 800fe26:	e010      	b.n	800fe4a <Dsp_VolUpdate+0x56>
	}
	else if(MUTE_Type == SOFTOFF)
 800fe28:	79bb      	ldrb	r3, [r7, #6]
 800fe2a:	2b01      	cmp	r3, #1
 800fe2c:	d10d      	bne.n	800fe4a <Dsp_VolUpdate+0x56>
	{
		startVol = 0x0000;
 800fe2e:	2300      	movs	r3, #0
 800fe30:	81fb      	strh	r3, [r7, #14]
		targetVol = App_Dsp.Dsp_Data.SingleData[Channel]/100;
 800fe32:	79fb      	ldrb	r3, [r7, #7]
 800fe34:	4a20      	ldr	r2, [pc, #128]	; (800feb8 <Dsp_VolUpdate+0xc4>)
 800fe36:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800fe3a:	005b      	lsls	r3, r3, #1
 800fe3c:	4413      	add	r3, r2
 800fe3e:	885b      	ldrh	r3, [r3, #2]
 800fe40:	4a1e      	ldr	r2, [pc, #120]	; (800febc <Dsp_VolUpdate+0xc8>)
 800fe42:	fba2 2303 	umull	r2, r3, r2, r3
 800fe46:	095b      	lsrs	r3, r3, #5
 800fe48:	81bb      	strh	r3, [r7, #12]
	}
	while(1)
	{	        
		if(startVol>targetVol)
 800fe4a:	89fa      	ldrh	r2, [r7, #14]
 800fe4c:	89bb      	ldrh	r3, [r7, #12]
 800fe4e:	429a      	cmp	r2, r3
 800fe50:	d903      	bls.n	800fe5a <Dsp_VolUpdate+0x66>
			--startVol;       
 800fe52:	89fb      	ldrh	r3, [r7, #14]
 800fe54:	3b01      	subs	r3, #1
 800fe56:	81fb      	strh	r3, [r7, #14]
 800fe58:	e006      	b.n	800fe68 <Dsp_VolUpdate+0x74>
		else if(startVol<targetVol)
 800fe5a:	89fa      	ldrh	r2, [r7, #14]
 800fe5c:	89bb      	ldrh	r3, [r7, #12]
 800fe5e:	429a      	cmp	r2, r3
 800fe60:	d202      	bcs.n	800fe68 <Dsp_VolUpdate+0x74>
			++startVol;
 800fe62:	89fb      	ldrh	r3, [r7, #14]
 800fe64:	3301      	adds	r3, #1
 800fe66:	81fb      	strh	r3, [r7, #14]
		Dsp_Single_A(Channel,startVol*100);
 800fe68:	89fb      	ldrh	r3, [r7, #14]
 800fe6a:	461a      	mov	r2, r3
 800fe6c:	0092      	lsls	r2, r2, #2
 800fe6e:	4413      	add	r3, r2
 800fe70:	461a      	mov	r2, r3
 800fe72:	0091      	lsls	r1, r2, #2
 800fe74:	461a      	mov	r2, r3
 800fe76:	460b      	mov	r3, r1
 800fe78:	4413      	add	r3, r2
 800fe7a:	009b      	lsls	r3, r3, #2
 800fe7c:	b29a      	uxth	r2, r3
 800fe7e:	79fb      	ldrb	r3, [r7, #7]
 800fe80:	4611      	mov	r1, r2
 800fe82:	4618      	mov	r0, r3
 800fe84:	f7ff fee4 	bl	800fc50 <Dsp_Single_A>
		if(startVol==targetVol)
 800fe88:	89fa      	ldrh	r2, [r7, #14]
 800fe8a:	89bb      	ldrh	r3, [r7, #12]
 800fe8c:	429a      	cmp	r2, r3
 800fe8e:	d1dc      	bne.n	800fe4a <Dsp_VolUpdate+0x56>
		{
			if(MUTE_Type == SOFTOFF)
 800fe90:	79bb      	ldrb	r3, [r7, #6]
 800fe92:	2b01      	cmp	r3, #1
 800fe94:	d10b      	bne.n	800feae <Dsp_VolUpdate+0xba>
				Dsp_Single_A(Channel,App_Dsp.Dsp_Data.SingleData[Channel]);
 800fe96:	79fb      	ldrb	r3, [r7, #7]
 800fe98:	4a07      	ldr	r2, [pc, #28]	; (800feb8 <Dsp_VolUpdate+0xc4>)
 800fe9a:	f503 63d8 	add.w	r3, r3, #1728	; 0x6c0
 800fe9e:	005b      	lsls	r3, r3, #1
 800fea0:	4413      	add	r3, r2
 800fea2:	885a      	ldrh	r2, [r3, #2]
 800fea4:	79fb      	ldrb	r3, [r7, #7]
 800fea6:	4611      	mov	r1, r2
 800fea8:	4618      	mov	r0, r3
 800feaa:	f7ff fed1 	bl	800fc50 <Dsp_Single_A>
			break;
 800feae:	bf00      	nop
		}
	}
}
 800feb0:	bf00      	nop
 800feb2:	3710      	adds	r7, #16
 800feb4:	46bd      	mov	sp, r7
 800feb6:	bd80      	pop	{r7, pc}
 800feb8:	20003030 	.word	0x20003030
 800febc:	51eb851f 	.word	0x51eb851f

0800fec0 <CheckVol>:
	3900, 4000, 4100, 4200, 4300, 4400, 4500, 4600, 4700, 4800,
	4900, 5000, 5200, 5400, 5600, 5800, 6000, 6200, 6400, 6600,
	6800, 7000, 7200, 7400, 7500, 7600, 7700, 7800, 7900, 8000,
};
void CheckVol(void)
{
 800fec0:	b580      	push	{r7, lr}
 800fec2:	b082      	sub	sp, #8
 800fec4:	af00      	add	r7, sp, #0
	SCH_U8 index;
	for(index=0; index <= DSP_VOL_MAX; index++)
 800fec6:	2300      	movs	r3, #0
 800fec8:	71fb      	strb	r3, [r7, #7]
 800feca:	e015      	b.n	800fef8 <CheckVol+0x38>
	{
		if(App_Dsp.Dsp_Data.SingleData[DSP_CHANNEL_ALL_NONE] < VolList[index])
 800fecc:	4b0d      	ldr	r3, [pc, #52]	; (800ff04 <CheckVol+0x44>)
 800fece:	f8b3 2d82 	ldrh.w	r2, [r3, #3458]	; 0xd82
 800fed2:	79fb      	ldrb	r3, [r7, #7]
 800fed4:	490c      	ldr	r1, [pc, #48]	; (800ff08 <CheckVol+0x48>)
 800fed6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800feda:	429a      	cmp	r2, r3
 800fedc:	d209      	bcs.n	800fef2 <CheckVol+0x32>
		{
			VolData = index;
 800fede:	4a0b      	ldr	r2, [pc, #44]	; (800ff0c <CheckVol+0x4c>)
 800fee0:	79fb      	ldrb	r3, [r7, #7]
 800fee2:	7013      	strb	r3, [r2, #0]
			PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x01,0x0D));
 800fee4:	f240 120d 	movw	r2, #269	; 0x10d
 800fee8:	210a      	movs	r1, #10
 800feea:	2003      	movs	r0, #3
 800feec:	f002 faac 	bl	8012448 <PostMessage>
			return;
 800fef0:	e005      	b.n	800fefe <CheckVol+0x3e>
	for(index=0; index <= DSP_VOL_MAX; index++)
 800fef2:	79fb      	ldrb	r3, [r7, #7]
 800fef4:	3301      	adds	r3, #1
 800fef6:	71fb      	strb	r3, [r7, #7]
 800fef8:	79fb      	ldrb	r3, [r7, #7]
 800fefa:	2b28      	cmp	r3, #40	; 0x28
 800fefc:	d9e6      	bls.n	800fecc <CheckVol+0xc>
		}
	}
}
 800fefe:	3708      	adds	r7, #8
 800ff00:	46bd      	mov	sp, r7
 800ff02:	bd80      	pop	{r7, pc}
 800ff04:	20003030 	.word	0x20003030
 800ff08:	080238ec 	.word	0x080238ec
 800ff0c:	200000f0 	.word	0x200000f0

0800ff10 <Dsp_Mute_A>:
	MOD_MUTE4_3_MUTENOSLEWADAU145XALG6MUTE_ADDR,
	MOD_MUTE4_4_MUTENOSLEWADAU145XALG7MUTE_ADDR,
	MOD_MUTE4_5_MUTENOSLEWADAU145XALG8MUTE_ADDR
};
void Dsp_Mute_A(SCH_U8 Channel,SCH_U8 Data,SCH_U8 Direct)
{
 800ff10:	b580      	push	{r7, lr}
 800ff12:	b084      	sub	sp, #16
 800ff14:	af00      	add	r7, sp, #0
 800ff16:	4603      	mov	r3, r0
 800ff18:	71fb      	strb	r3, [r7, #7]
 800ff1a:	460b      	mov	r3, r1
 800ff1c:	71bb      	strb	r3, [r7, #6]
 800ff1e:	4613      	mov	r3, r2
 800ff20:	717b      	strb	r3, [r7, #5]
	SCH_U8 buff[4] = {0x00, 0x00, 0x00, 0x00};
 800ff22:	2300      	movs	r3, #0
 800ff24:	60fb      	str	r3, [r7, #12]
	buff[3] = Data;
 800ff26:	79bb      	ldrb	r3, [r7, #6]
 800ff28:	73fb      	strb	r3, [r7, #15]
	if(Channel > DSP_CHANNEL_CNT)
 800ff2a:	79fb      	ldrb	r3, [r7, #7]
 800ff2c:	2b08      	cmp	r3, #8
 800ff2e:	d83a      	bhi.n	800ffa6 <Dsp_Mute_A+0x96>
		return;
	if(Data==DSP_MUTE&&Direct==0)
 800ff30:	79bb      	ldrb	r3, [r7, #6]
 800ff32:	2b00      	cmp	r3, #0
 800ff34:	d10a      	bne.n	800ff4c <Dsp_Mute_A+0x3c>
 800ff36:	797b      	ldrb	r3, [r7, #5]
 800ff38:	2b00      	cmp	r3, #0
 800ff3a:	d107      	bne.n	800ff4c <Dsp_Mute_A+0x3c>
	{
		Dsp_VolUpdate(Channel,SOFTON);
 800ff3c:	79fb      	ldrb	r3, [r7, #7]
 800ff3e:	2100      	movs	r1, #0
 800ff40:	4618      	mov	r0, r3
 800ff42:	f7ff ff57 	bl	800fdf4 <Dsp_VolUpdate>
		SysWaitMs(10);
 800ff46:	200a      	movs	r0, #10
 800ff48:	f002 f9e6 	bl	8012318 <SysWaitMs>
	}
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, Mute_addr[Channel],  4, buff);
 800ff4c:	79fb      	ldrb	r3, [r7, #7]
 800ff4e:	4a18      	ldr	r2, [pc, #96]	; (800ffb0 <Dsp_Mute_A+0xa0>)
 800ff50:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800ff54:	f107 030c 	add.w	r3, r7, #12
 800ff58:	2204      	movs	r2, #4
 800ff5a:	2000      	movs	r0, #0
 800ff5c:	f7fd fb60 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
	if(Data==DSP_UNMUTE)
 800ff60:	79bb      	ldrb	r3, [r7, #6]
 800ff62:	2b01      	cmp	r3, #1
 800ff64:	d120      	bne.n	800ffa8 <Dsp_Mute_A+0x98>
	{
		if((Channel!=DSP_CHANNEL_ALL_NONE)&&(App_Dsp.Dsp_Data.Mute[DSP_CHANNEL_ALL_NONE]==DSP_MUTE))
 800ff66:	79fb      	ldrb	r3, [r7, #7]
 800ff68:	2b00      	cmp	r3, #0
 800ff6a:	d010      	beq.n	800ff8e <Dsp_Mute_A+0x7e>
 800ff6c:	4b11      	ldr	r3, [pc, #68]	; (800ffb4 <Dsp_Mute_A+0xa4>)
 800ff6e:	f893 3d98 	ldrb.w	r3, [r3, #3480]	; 0xd98
 800ff72:	2b00      	cmp	r3, #0
 800ff74:	d10b      	bne.n	800ff8e <Dsp_Mute_A+0x7e>
		{
			SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1, Mute_addr[DSP_CHANNEL_ALL_NONE],  4, buff);
 800ff76:	f44f 6130 	mov.w	r1, #2816	; 0xb00
 800ff7a:	f107 030c 	add.w	r3, r7, #12
 800ff7e:	2204      	movs	r2, #4
 800ff80:	2000      	movs	r0, #0
 800ff82:	f7fd fb4d 	bl	800d620 <SIGMA_WRITE_REGISTER_BLOCK>
			App_Dsp.Dsp_Data.Mute[DSP_CHANNEL_ALL_NONE] = DSP_UNMUTE;
 800ff86:	4b0b      	ldr	r3, [pc, #44]	; (800ffb4 <Dsp_Mute_A+0xa4>)
 800ff88:	2201      	movs	r2, #1
 800ff8a:	f883 2d98 	strb.w	r2, [r3, #3480]	; 0xd98
		}
		if(Direct==0)
 800ff8e:	797b      	ldrb	r3, [r7, #5]
 800ff90:	2b00      	cmp	r3, #0
 800ff92:	d109      	bne.n	800ffa8 <Dsp_Mute_A+0x98>
		{
			SysWaitMs(10);
 800ff94:	200a      	movs	r0, #10
 800ff96:	f002 f9bf 	bl	8012318 <SysWaitMs>
			Dsp_VolUpdate(Channel,SOFTOFF);
 800ff9a:	79fb      	ldrb	r3, [r7, #7]
 800ff9c:	2101      	movs	r1, #1
 800ff9e:	4618      	mov	r0, r3
 800ffa0:	f7ff ff28 	bl	800fdf4 <Dsp_VolUpdate>
 800ffa4:	e000      	b.n	800ffa8 <Dsp_Mute_A+0x98>
		return;
 800ffa6:	bf00      	nop
		}
	}
}
 800ffa8:	3710      	adds	r7, #16
 800ffaa:	46bd      	mov	sp, r7
 800ffac:	bd80      	pop	{r7, pc}
 800ffae:	bf00      	nop
 800ffb0:	08023940 	.word	0x08023940
 800ffb4:	20003030 	.word	0x20003030

0800ffb8 <Dsp_Mute>:
void Dsp_Mute(SCH_U8 Channel,SCH_U8 data)
{
 800ffb8:	b580      	push	{r7, lr}
 800ffba:	b084      	sub	sp, #16
 800ffbc:	af00      	add	r7, sp, #0
 800ffbe:	4603      	mov	r3, r0
 800ffc0:	460a      	mov	r2, r1
 800ffc2:	71fb      	strb	r3, [r7, #7]
 800ffc4:	4613      	mov	r3, r2
 800ffc6:	71bb      	strb	r3, [r7, #6]
	MUTE_MODE Data = data ? DSP_UNMUTE : DSP_MUTE;
 800ffc8:	79bb      	ldrb	r3, [r7, #6]
 800ffca:	2b00      	cmp	r3, #0
 800ffcc:	bf14      	ite	ne
 800ffce:	2301      	movne	r3, #1
 800ffd0:	2300      	moveq	r3, #0
 800ffd2:	b2db      	uxtb	r3, r3
 800ffd4:	73fb      	strb	r3, [r7, #15]
	Dsp_Mute_A(Channel,Data,0);
 800ffd6:	7bf9      	ldrb	r1, [r7, #15]
 800ffd8:	79fb      	ldrb	r3, [r7, #7]
 800ffda:	2200      	movs	r2, #0
 800ffdc:	4618      	mov	r0, r3
 800ffde:	f7ff ff97 	bl	800ff10 <Dsp_Mute_A>
	App_Dsp.Dsp_Data.Mute[Channel] = Data;
 800ffe2:	79fb      	ldrb	r3, [r7, #7]
 800ffe4:	4a04      	ldr	r2, [pc, #16]	; (800fff8 <Dsp_Mute+0x40>)
 800ffe6:	4413      	add	r3, r2
 800ffe8:	7bfa      	ldrb	r2, [r7, #15]
 800ffea:	f883 2d98 	strb.w	r2, [r3, #3480]	; 0xd98
}
 800ffee:	bf00      	nop
 800fff0:	3710      	adds	r7, #16
 800fff2:	46bd      	mov	sp, r7
 800fff4:	bd80      	pop	{r7, pc}
 800fff6:	bf00      	nop
 800fff8:	20003030 	.word	0x20003030

0800fffc <Dsp_Mute_Direct>:
void Dsp_Mute_Direct(SCH_U8 Channel,SCH_U8 data)
{
 800fffc:	b580      	push	{r7, lr}
 800fffe:	b084      	sub	sp, #16
 8010000:	af00      	add	r7, sp, #0
 8010002:	4603      	mov	r3, r0
 8010004:	460a      	mov	r2, r1
 8010006:	71fb      	strb	r3, [r7, #7]
 8010008:	4613      	mov	r3, r2
 801000a:	71bb      	strb	r3, [r7, #6]
	MUTE_MODE Data = data ? DSP_UNMUTE : DSP_MUTE;
 801000c:	79bb      	ldrb	r3, [r7, #6]
 801000e:	2b00      	cmp	r3, #0
 8010010:	bf14      	ite	ne
 8010012:	2301      	movne	r3, #1
 8010014:	2300      	moveq	r3, #0
 8010016:	b2db      	uxtb	r3, r3
 8010018:	73fb      	strb	r3, [r7, #15]
	Dsp_Mute_A(Channel,Data,1);
 801001a:	7bf9      	ldrb	r1, [r7, #15]
 801001c:	79fb      	ldrb	r3, [r7, #7]
 801001e:	2201      	movs	r2, #1
 8010020:	4618      	mov	r0, r3
 8010022:	f7ff ff75 	bl	800ff10 <Dsp_Mute_A>
	App_Dsp.Dsp_Data.Mute[Channel] = Data;
 8010026:	79fb      	ldrb	r3, [r7, #7]
 8010028:	4a04      	ldr	r2, [pc, #16]	; (801003c <Dsp_Mute_Direct+0x40>)
 801002a:	4413      	add	r3, r2
 801002c:	7bfa      	ldrb	r2, [r7, #15]
 801002e:	f883 2d98 	strb.w	r2, [r3, #3480]	; 0xd98
}
 8010032:	bf00      	nop
 8010034:	3710      	adds	r7, #16
 8010036:	46bd      	mov	sp, r7
 8010038:	bd80      	pop	{r7, pc}
 801003a:	bf00      	nop
 801003c:	20003030 	.word	0x20003030

08010040 <Dsp_Store>:
*/
#include "include.h"
//#define NORMAL	1

SCH_BOOL Dsp_Store(SCH_U8 Num)
{
 8010040:	b580      	push	{r7, lr}
 8010042:	b082      	sub	sp, #8
 8010044:	af00      	add	r7, sp, #0
 8010046:	4603      	mov	r3, r0
 8010048:	71fb      	strb	r3, [r7, #7]
	if(Num == 0)
 801004a:	79fb      	ldrb	r3, [r7, #7]
 801004c:	2b00      	cmp	r3, #0
 801004e:	d101      	bne.n	8010054 <Dsp_Store+0x14>
		return FALSE;	
 8010050:	2300      	movs	r3, #0
 8010052:	e019      	b.n	8010088 <Dsp_Store+0x48>
	if(Flash_Dsp_WR(Num,&App_Dsp,DSP_SPI_DATA_LENGTH)==FALSE)
 8010054:	79fb      	ldrb	r3, [r7, #7]
 8010056:	f640 52ac 	movw	r2, #3500	; 0xdac
 801005a:	490d      	ldr	r1, [pc, #52]	; (8010090 <Dsp_Store+0x50>)
 801005c:	4618      	mov	r0, r3
 801005e:	f000 fbb9 	bl	80107d4 <Flash_Dsp_WR>
 8010062:	4603      	mov	r3, r0
 8010064:	2b00      	cmp	r3, #0
 8010066:	d101      	bne.n	801006c <Dsp_Store+0x2c>
		return FALSE;
 8010068:	2300      	movs	r3, #0
 801006a:	e00d      	b.n	8010088 <Dsp_Store+0x48>
	sch_memcpy(App_Dsp.Dsp_ModeName.Name[Num-1],App_Dsp.Dsp_Data.ReName,DSP_NAME_SIZE);
 801006c:	79fb      	ldrb	r3, [r7, #7]
 801006e:	3b01      	subs	r3, #1
 8010070:	f203 13b5 	addw	r3, r3, #437	; 0x1b5
 8010074:	00db      	lsls	r3, r3, #3
 8010076:	4a06      	ldr	r2, [pc, #24]	; (8010090 <Dsp_Store+0x50>)
 8010078:	4413      	add	r3, r2
 801007a:	3308      	adds	r3, #8
 801007c:	2208      	movs	r2, #8
 801007e:	4905      	ldr	r1, [pc, #20]	; (8010094 <Dsp_Store+0x54>)
 8010080:	4618      	mov	r0, r3
 8010082:	f002 f9a8 	bl	80123d6 <sch_memcpy>
	return TRUE;
 8010086:	2301      	movs	r3, #1
}
 8010088:	4618      	mov	r0, r3
 801008a:	3708      	adds	r7, #8
 801008c:	46bd      	mov	sp, r7
 801008e:	bd80      	pop	{r7, pc}
 8010090:	20003030 	.word	0x20003030
 8010094:	20003034 	.word	0x20003034

08010098 <Dsp_Load>:
SCH_BOOL Dsp_Load(SCH_U8 Num)
{
 8010098:	b580      	push	{r7, lr}
 801009a:	b082      	sub	sp, #8
 801009c:	af00      	add	r7, sp, #0
 801009e:	4603      	mov	r3, r0
 80100a0:	71fb      	strb	r3, [r7, #7]
	if(Num == 0)
 80100a2:	79fb      	ldrb	r3, [r7, #7]
 80100a4:	2b00      	cmp	r3, #0
 80100a6:	d101      	bne.n	80100ac <Dsp_Load+0x14>
		return FALSE;
 80100a8:	2300      	movs	r3, #0
 80100aa:	e01d      	b.n	80100e8 <Dsp_Load+0x50>
	if(Flash_Dsp_RD(Num,&App_Dsp,DSP_SPI_DATA_LENGTH)==FALSE)
 80100ac:	79fb      	ldrb	r3, [r7, #7]
 80100ae:	f640 52ac 	movw	r2, #3500	; 0xdac
 80100b2:	490f      	ldr	r1, [pc, #60]	; (80100f0 <Dsp_Load+0x58>)
 80100b4:	4618      	mov	r0, r3
 80100b6:	f000 fe5d 	bl	8010d74 <Flash_Dsp_RD>
 80100ba:	4603      	mov	r3, r0
 80100bc:	2b00      	cmp	r3, #0
 80100be:	d101      	bne.n	80100c4 <Dsp_Load+0x2c>
		return FALSE;
 80100c0:	2300      	movs	r3, #0
 80100c2:	e011      	b.n	80100e8 <Dsp_Load+0x50>
	Dsp_Updata(ENABLE,ENABLE);
 80100c4:	2101      	movs	r1, #1
 80100c6:	2001      	movs	r0, #1
 80100c8:	f7fc ffda 	bl	800d080 <Dsp_Updata>
	sch_memcpy(App_Dsp.Dsp_ModeName.Name[Num-1],App_Dsp.Dsp_Data.ReName,DSP_NAME_SIZE);
 80100cc:	79fb      	ldrb	r3, [r7, #7]
 80100ce:	3b01      	subs	r3, #1
 80100d0:	f203 13b5 	addw	r3, r3, #437	; 0x1b5
 80100d4:	00db      	lsls	r3, r3, #3
 80100d6:	4a06      	ldr	r2, [pc, #24]	; (80100f0 <Dsp_Load+0x58>)
 80100d8:	4413      	add	r3, r2
 80100da:	3308      	adds	r3, #8
 80100dc:	2208      	movs	r2, #8
 80100de:	4905      	ldr	r1, [pc, #20]	; (80100f4 <Dsp_Load+0x5c>)
 80100e0:	4618      	mov	r0, r3
 80100e2:	f002 f978 	bl	80123d6 <sch_memcpy>
	return TRUE;
 80100e6:	2301      	movs	r3, #1
}
 80100e8:	4618      	mov	r0, r3
 80100ea:	3708      	adds	r7, #8
 80100ec:	46bd      	mov	sp, r7
 80100ee:	bd80      	pop	{r7, pc}
 80100f0:	20003030 	.word	0x20003030
 80100f4:	20003034 	.word	0x20003034

080100f8 <Dsp_Flash_TO_File>:
SCH_BOOL Dsp_Flash_TO_File(SCH_U8 Num,SCH_U8 Clear)
{
 80100f8:	b580      	push	{r7, lr}
 80100fa:	b082      	sub	sp, #8
 80100fc:	af00      	add	r7, sp, #0
 80100fe:	4603      	mov	r3, r0
 8010100:	460a      	mov	r2, r1
 8010102:	71fb      	strb	r3, [r7, #7]
 8010104:	4613      	mov	r3, r2
 8010106:	71bb      	strb	r3, [r7, #6]
	static SCH_U8 State = 0;
	if(Clear == ERROR)
 8010108:	79bb      	ldrb	r3, [r7, #6]
 801010a:	2b01      	cmp	r3, #1
 801010c:	d102      	bne.n	8010114 <Dsp_Flash_TO_File+0x1c>
		State = 0;
 801010e:	4b19      	ldr	r3, [pc, #100]	; (8010174 <Dsp_Flash_TO_File+0x7c>)
 8010110:	2200      	movs	r2, #0
 8010112:	701a      	strb	r2, [r3, #0]
	switch(State)
 8010114:	4b17      	ldr	r3, [pc, #92]	; (8010174 <Dsp_Flash_TO_File+0x7c>)
 8010116:	781b      	ldrb	r3, [r3, #0]
 8010118:	2b00      	cmp	r3, #0
 801011a:	d002      	beq.n	8010122 <Dsp_Flash_TO_File+0x2a>
 801011c:	2b01      	cmp	r3, #1
 801011e:	d017      	beq.n	8010150 <Dsp_Flash_TO_File+0x58>
			{
				State = 0;
				return TRUE;
			}
			break;
		default:break;
 8010120:	e023      	b.n	801016a <Dsp_Flash_TO_File+0x72>
			if(Dsp_Load(Num))
 8010122:	79fb      	ldrb	r3, [r7, #7]
 8010124:	4618      	mov	r0, r3
 8010126:	f7ff ffb7 	bl	8010098 <Dsp_Load>
 801012a:	4603      	mov	r3, r0
 801012c:	2b00      	cmp	r3, #0
 801012e:	d019      	beq.n	8010164 <Dsp_Flash_TO_File+0x6c>
				App_Dsp.DspNum = Num;
 8010130:	4a11      	ldr	r2, [pc, #68]	; (8010178 <Dsp_Flash_TO_File+0x80>)
 8010132:	79fb      	ldrb	r3, [r7, #7]
 8010134:	f882 3df1 	strb.w	r3, [r2, #3569]	; 0xdf1
				Flash_Set_DspNum();
 8010138:	f7fc fe4a 	bl	800cdd0 <Flash_Set_DspNum>
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(0x01,0x00));
 801013c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8010140:	210b      	movs	r1, #11
 8010142:	2003      	movs	r0, #3
 8010144:	f002 f980 	bl	8012448 <PostMessage>
				State = 1;
 8010148:	4b0a      	ldr	r3, [pc, #40]	; (8010174 <Dsp_Flash_TO_File+0x7c>)
 801014a:	2201      	movs	r2, #1
 801014c:	701a      	strb	r2, [r3, #0]
			break;
 801014e:	e009      	b.n	8010164 <Dsp_Flash_TO_File+0x6c>
			if(App_Dsp.DspUpdataNum == 0x00)
 8010150:	4b09      	ldr	r3, [pc, #36]	; (8010178 <Dsp_Flash_TO_File+0x80>)
 8010152:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 8010156:	2b00      	cmp	r3, #0
 8010158:	d106      	bne.n	8010168 <Dsp_Flash_TO_File+0x70>
				State = 0;
 801015a:	4b06      	ldr	r3, [pc, #24]	; (8010174 <Dsp_Flash_TO_File+0x7c>)
 801015c:	2200      	movs	r2, #0
 801015e:	701a      	strb	r2, [r3, #0]
				return TRUE;
 8010160:	2301      	movs	r3, #1
 8010162:	e003      	b.n	801016c <Dsp_Flash_TO_File+0x74>
			break;
 8010164:	bf00      	nop
 8010166:	e000      	b.n	801016a <Dsp_Flash_TO_File+0x72>
			break;
 8010168:	bf00      	nop
	}
	return FALSE;
 801016a:	2300      	movs	r3, #0
}
 801016c:	4618      	mov	r0, r3
 801016e:	3708      	adds	r7, #8
 8010170:	46bd      	mov	sp, r7
 8010172:	bd80      	pop	{r7, pc}
 8010174:	20002889 	.word	0x20002889
 8010178:	20003030 	.word	0x20003030

0801017c <Dsp_File_TO_Flash>:
SCH_BOOL Dsp_File_TO_Flash(SCH_U8 Num)
{
 801017c:	b580      	push	{r7, lr}
 801017e:	b086      	sub	sp, #24
 8010180:	af00      	add	r7, sp, #0
 8010182:	4603      	mov	r3, r0
 8010184:	71fb      	strb	r3, [r7, #7]
	static SCH_U8 State = 0;
	static SCH_U8 Flash_Dsp_Timer = 0;
	Flash_Dsp_Timer++;
 8010186:	4b91      	ldr	r3, [pc, #580]	; (80103cc <Dsp_File_TO_Flash+0x250>)
 8010188:	781b      	ldrb	r3, [r3, #0]
 801018a:	3301      	adds	r3, #1
 801018c:	b2da      	uxtb	r2, r3
 801018e:	4b8f      	ldr	r3, [pc, #572]	; (80103cc <Dsp_File_TO_Flash+0x250>)
 8010190:	701a      	strb	r2, [r3, #0]
	switch(State)
 8010192:	4b8f      	ldr	r3, [pc, #572]	; (80103d0 <Dsp_File_TO_Flash+0x254>)
 8010194:	781b      	ldrb	r3, [r3, #0]
 8010196:	2b04      	cmp	r3, #4
 8010198:	f200 810c 	bhi.w	80103b4 <Dsp_File_TO_Flash+0x238>
 801019c:	a201      	add	r2, pc, #4	; (adr r2, 80101a4 <Dsp_File_TO_Flash+0x28>)
 801019e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80101a2:	bf00      	nop
 80101a4:	080101b9 	.word	0x080101b9
 80101a8:	080101e1 	.word	0x080101e1
 80101ac:	08010239 	.word	0x08010239
 80101b0:	080102c9 	.word	0x080102c9
 80101b4:	08010345 	.word	0x08010345
	{
		case 0:
			PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x03));
 80101b8:	4b86      	ldr	r3, [pc, #536]	; (80103d4 <Dsp_File_TO_Flash+0x258>)
 80101ba:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 80101be:	b29b      	uxth	r3, r3
 80101c0:	021b      	lsls	r3, r3, #8
 80101c2:	b29b      	uxth	r3, r3
 80101c4:	3303      	adds	r3, #3
 80101c6:	b29b      	uxth	r3, r3
 80101c8:	461a      	mov	r2, r3
 80101ca:	210b      	movs	r1, #11
 80101cc:	2003      	movs	r0, #3
 80101ce:	f002 f93b 	bl	8012448 <PostMessage>
			Flash_Dsp_Timer = 0x00;
 80101d2:	4b7e      	ldr	r3, [pc, #504]	; (80103cc <Dsp_File_TO_Flash+0x250>)
 80101d4:	2200      	movs	r2, #0
 80101d6:	701a      	strb	r2, [r3, #0]
			State = 1;
 80101d8:	4b7d      	ldr	r3, [pc, #500]	; (80103d0 <Dsp_File_TO_Flash+0x254>)
 80101da:	2201      	movs	r2, #1
 80101dc:	701a      	strb	r2, [r3, #0]
			break;
 80101de:	e0f0      	b.n	80103c2 <Dsp_File_TO_Flash+0x246>
		case 1:
			if(App_Dsp.DspUpdataLen)
 80101e0:	4b7c      	ldr	r3, [pc, #496]	; (80103d4 <Dsp_File_TO_Flash+0x258>)
 80101e2:	f8d3 3dfc 	ldr.w	r3, [r3, #3580]	; 0xdfc
 80101e6:	2b00      	cmp	r3, #0
 80101e8:	d010      	beq.n	801020c <Dsp_File_TO_Flash+0x90>
			{
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x04));
 80101ea:	4b7a      	ldr	r3, [pc, #488]	; (80103d4 <Dsp_File_TO_Flash+0x258>)
 80101ec:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 80101f0:	b29b      	uxth	r3, r3
 80101f2:	021b      	lsls	r3, r3, #8
 80101f4:	b29b      	uxth	r3, r3
 80101f6:	3304      	adds	r3, #4
 80101f8:	b29b      	uxth	r3, r3
 80101fa:	461a      	mov	r2, r3
 80101fc:	210b      	movs	r1, #11
 80101fe:	2003      	movs	r0, #3
 8010200:	f002 f922 	bl	8012448 <PostMessage>
				State = 2;
 8010204:	4b72      	ldr	r3, [pc, #456]	; (80103d0 <Dsp_File_TO_Flash+0x254>)
 8010206:	2202      	movs	r2, #2
 8010208:	701a      	strb	r2, [r3, #0]
			else if(Flash_Dsp_Timer >= T80MS_8)
			{
				Flash_Dsp_Timer = 0x00;
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x03));
			}
			break;
 801020a:	e0d5      	b.n	80103b8 <Dsp_File_TO_Flash+0x23c>
			else if(Flash_Dsp_Timer >= T80MS_8)
 801020c:	4b6f      	ldr	r3, [pc, #444]	; (80103cc <Dsp_File_TO_Flash+0x250>)
 801020e:	781b      	ldrb	r3, [r3, #0]
 8010210:	2b09      	cmp	r3, #9
 8010212:	f240 80d1 	bls.w	80103b8 <Dsp_File_TO_Flash+0x23c>
				Flash_Dsp_Timer = 0x00;
 8010216:	4b6d      	ldr	r3, [pc, #436]	; (80103cc <Dsp_File_TO_Flash+0x250>)
 8010218:	2200      	movs	r2, #0
 801021a:	701a      	strb	r2, [r3, #0]
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x03));
 801021c:	4b6d      	ldr	r3, [pc, #436]	; (80103d4 <Dsp_File_TO_Flash+0x258>)
 801021e:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 8010222:	b29b      	uxth	r3, r3
 8010224:	021b      	lsls	r3, r3, #8
 8010226:	b29b      	uxth	r3, r3
 8010228:	3303      	adds	r3, #3
 801022a:	b29b      	uxth	r3, r3
 801022c:	461a      	mov	r2, r3
 801022e:	210b      	movs	r1, #11
 8010230:	2003      	movs	r0, #3
 8010232:	f002 f909 	bl	8012448 <PostMessage>
			break;
 8010236:	e0bf      	b.n	80103b8 <Dsp_File_TO_Flash+0x23c>
		case 2:
			if(App_Dsp.DspUpdata_DataOk)
 8010238:	4b66      	ldr	r3, [pc, #408]	; (80103d4 <Dsp_File_TO_Flash+0x258>)
 801023a:	f893 3dfa 	ldrb.w	r3, [r3, #3578]	; 0xdfa
 801023e:	2b00      	cmp	r3, #0
 8010240:	d02c      	beq.n	801029c <Dsp_File_TO_Flash+0x120>
			{
				if((App_Dsp.DspUpdataSn+1) >= (App_Dsp.DspUpdataLen+63)/64)
 8010242:	4b64      	ldr	r3, [pc, #400]	; (80103d4 <Dsp_File_TO_Flash+0x258>)
 8010244:	f893 3df8 	ldrb.w	r3, [r3, #3576]	; 0xdf8
 8010248:	3301      	adds	r3, #1
 801024a:	461a      	mov	r2, r3
 801024c:	4b61      	ldr	r3, [pc, #388]	; (80103d4 <Dsp_File_TO_Flash+0x258>)
 801024e:	f8d3 3dfc 	ldr.w	r3, [r3, #3580]	; 0xdfc
 8010252:	333f      	adds	r3, #63	; 0x3f
 8010254:	099b      	lsrs	r3, r3, #6
 8010256:	429a      	cmp	r2, r3
 8010258:	d303      	bcc.n	8010262 <Dsp_File_TO_Flash+0xe6>
				{
					State = 3;
 801025a:	4b5d      	ldr	r3, [pc, #372]	; (80103d0 <Dsp_File_TO_Flash+0x254>)
 801025c:	2203      	movs	r2, #3
 801025e:	701a      	strb	r2, [r3, #0]
 8010260:	e017      	b.n	8010292 <Dsp_File_TO_Flash+0x116>
				}
				else
				{	
					Flash_Dsp_Timer = 0x00;
 8010262:	4b5a      	ldr	r3, [pc, #360]	; (80103cc <Dsp_File_TO_Flash+0x250>)
 8010264:	2200      	movs	r2, #0
 8010266:	701a      	strb	r2, [r3, #0]
					App_Dsp.DspUpdataSn++;
 8010268:	4b5a      	ldr	r3, [pc, #360]	; (80103d4 <Dsp_File_TO_Flash+0x258>)
 801026a:	f893 3df8 	ldrb.w	r3, [r3, #3576]	; 0xdf8
 801026e:	3301      	adds	r3, #1
 8010270:	b2da      	uxtb	r2, r3
 8010272:	4b58      	ldr	r3, [pc, #352]	; (80103d4 <Dsp_File_TO_Flash+0x258>)
 8010274:	f883 2df8 	strb.w	r2, [r3, #3576]	; 0xdf8
					PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x04));
 8010278:	4b56      	ldr	r3, [pc, #344]	; (80103d4 <Dsp_File_TO_Flash+0x258>)
 801027a:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 801027e:	b29b      	uxth	r3, r3
 8010280:	021b      	lsls	r3, r3, #8
 8010282:	b29b      	uxth	r3, r3
 8010284:	3304      	adds	r3, #4
 8010286:	b29b      	uxth	r3, r3
 8010288:	461a      	mov	r2, r3
 801028a:	210b      	movs	r1, #11
 801028c:	2003      	movs	r0, #3
 801028e:	f002 f8db 	bl	8012448 <PostMessage>
				}
				App_Dsp.DspUpdata_DataOk = 0x00;
 8010292:	4b50      	ldr	r3, [pc, #320]	; (80103d4 <Dsp_File_TO_Flash+0x258>)
 8010294:	2200      	movs	r2, #0
 8010296:	f883 2dfa 	strb.w	r2, [r3, #3578]	; 0xdfa
			else if(Flash_Dsp_Timer >= T400MS_8)
			{
				Flash_Dsp_Timer = 0x00;
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x04));
			}
			break;
 801029a:	e08f      	b.n	80103bc <Dsp_File_TO_Flash+0x240>
			else if(Flash_Dsp_Timer >= T400MS_8)
 801029c:	4b4b      	ldr	r3, [pc, #300]	; (80103cc <Dsp_File_TO_Flash+0x250>)
 801029e:	781b      	ldrb	r3, [r3, #0]
 80102a0:	2b31      	cmp	r3, #49	; 0x31
 80102a2:	f240 808b 	bls.w	80103bc <Dsp_File_TO_Flash+0x240>
				Flash_Dsp_Timer = 0x00;
 80102a6:	4b49      	ldr	r3, [pc, #292]	; (80103cc <Dsp_File_TO_Flash+0x250>)
 80102a8:	2200      	movs	r2, #0
 80102aa:	701a      	strb	r2, [r3, #0]
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(App_Dsp.DspUpdataNum,0x04));
 80102ac:	4b49      	ldr	r3, [pc, #292]	; (80103d4 <Dsp_File_TO_Flash+0x258>)
 80102ae:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 80102b2:	b29b      	uxth	r3, r3
 80102b4:	021b      	lsls	r3, r3, #8
 80102b6:	b29b      	uxth	r3, r3
 80102b8:	3304      	adds	r3, #4
 80102ba:	b29b      	uxth	r3, r3
 80102bc:	461a      	mov	r2, r3
 80102be:	210b      	movs	r1, #11
 80102c0:	2003      	movs	r0, #3
 80102c2:	f002 f8c1 	bl	8012448 <PostMessage>
			break;
 80102c6:	e079      	b.n	80103bc <Dsp_File_TO_Flash+0x240>
		case 3:
			{
				SCH_U32 i,Checksum = 0x00000000;
 80102c8:	2300      	movs	r3, #0
 80102ca:	613b      	str	r3, [r7, #16]
				SCH_U8 *pData = (SCH_U8 *)(&App_Dsp.Dsp_Data);
 80102cc:	4b41      	ldr	r3, [pc, #260]	; (80103d4 <Dsp_File_TO_Flash+0x258>)
 80102ce:	60fb      	str	r3, [r7, #12]
				for(i=0;i<App_Dsp.DspUpdataLen;i++)
 80102d0:	2300      	movs	r3, #0
 80102d2:	617b      	str	r3, [r7, #20]
 80102d4:	e00b      	b.n	80102ee <Dsp_File_TO_Flash+0x172>
				{
					Checksum += *pData;
 80102d6:	68fb      	ldr	r3, [r7, #12]
 80102d8:	781b      	ldrb	r3, [r3, #0]
 80102da:	461a      	mov	r2, r3
 80102dc:	693b      	ldr	r3, [r7, #16]
 80102de:	4413      	add	r3, r2
 80102e0:	613b      	str	r3, [r7, #16]
					pData++;
 80102e2:	68fb      	ldr	r3, [r7, #12]
 80102e4:	3301      	adds	r3, #1
 80102e6:	60fb      	str	r3, [r7, #12]
				for(i=0;i<App_Dsp.DspUpdataLen;i++)
 80102e8:	697b      	ldr	r3, [r7, #20]
 80102ea:	3301      	adds	r3, #1
 80102ec:	617b      	str	r3, [r7, #20]
 80102ee:	4b39      	ldr	r3, [pc, #228]	; (80103d4 <Dsp_File_TO_Flash+0x258>)
 80102f0:	f8d3 3dfc 	ldr.w	r3, [r3, #3580]	; 0xdfc
 80102f4:	697a      	ldr	r2, [r7, #20]
 80102f6:	429a      	cmp	r2, r3
 80102f8:	d3ed      	bcc.n	80102d6 <Dsp_File_TO_Flash+0x15a>
				}
				if(Checksum == App_Dsp.DspUpdataChecksum)
 80102fa:	4b36      	ldr	r3, [pc, #216]	; (80103d4 <Dsp_File_TO_Flash+0x258>)
 80102fc:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8010300:	693a      	ldr	r2, [r7, #16]
 8010302:	429a      	cmp	r2, r3
 8010304:	d103      	bne.n	801030e <Dsp_File_TO_Flash+0x192>
				{
					State = 4;
 8010306:	4b32      	ldr	r3, [pc, #200]	; (80103d0 <Dsp_File_TO_Flash+0x254>)
 8010308:	2204      	movs	r2, #4
 801030a:	701a      	strb	r2, [r3, #0]
					App_Dsp.DspUpdataCnt = 0x00; 
					App_Dsp.DspUpdata_DataOk  = 0x00;
					App_Dsp.DspUpdataChecksum = 0x00;
				}
			}
			break;
 801030c:	e059      	b.n	80103c2 <Dsp_File_TO_Flash+0x246>
					State = 0;
 801030e:	4b30      	ldr	r3, [pc, #192]	; (80103d0 <Dsp_File_TO_Flash+0x254>)
 8010310:	2200      	movs	r2, #0
 8010312:	701a      	strb	r2, [r3, #0]
					Flash_Dsp_Timer = 0x00;
 8010314:	4b2d      	ldr	r3, [pc, #180]	; (80103cc <Dsp_File_TO_Flash+0x250>)
 8010316:	2200      	movs	r2, #0
 8010318:	701a      	strb	r2, [r3, #0]
					App_Dsp.DspUpdataLen = 0x00000000;
 801031a:	4b2e      	ldr	r3, [pc, #184]	; (80103d4 <Dsp_File_TO_Flash+0x258>)
 801031c:	2200      	movs	r2, #0
 801031e:	f8c3 2dfc 	str.w	r2, [r3, #3580]	; 0xdfc
					App_Dsp.DspUpdataSn  = 0x00;
 8010322:	4b2c      	ldr	r3, [pc, #176]	; (80103d4 <Dsp_File_TO_Flash+0x258>)
 8010324:	2200      	movs	r2, #0
 8010326:	f883 2df8 	strb.w	r2, [r3, #3576]	; 0xdf8
					App_Dsp.DspUpdataCnt = 0x00; 
 801032a:	4b2a      	ldr	r3, [pc, #168]	; (80103d4 <Dsp_File_TO_Flash+0x258>)
 801032c:	2200      	movs	r2, #0
 801032e:	f883 2df9 	strb.w	r2, [r3, #3577]	; 0xdf9
					App_Dsp.DspUpdata_DataOk  = 0x00;
 8010332:	4b28      	ldr	r3, [pc, #160]	; (80103d4 <Dsp_File_TO_Flash+0x258>)
 8010334:	2200      	movs	r2, #0
 8010336:	f883 2dfa 	strb.w	r2, [r3, #3578]	; 0xdfa
					App_Dsp.DspUpdataChecksum = 0x00;
 801033a:	4b26      	ldr	r3, [pc, #152]	; (80103d4 <Dsp_File_TO_Flash+0x258>)
 801033c:	2200      	movs	r2, #0
 801033e:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
			break;
 8010342:	e03e      	b.n	80103c2 <Dsp_File_TO_Flash+0x246>
		case 4:
			if(Dsp_Store(App_Dsp.DspUpdataNum))
 8010344:	4b23      	ldr	r3, [pc, #140]	; (80103d4 <Dsp_File_TO_Flash+0x258>)
 8010346:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 801034a:	4618      	mov	r0, r3
 801034c:	f7ff fe78 	bl	8010040 <Dsp_Store>
 8010350:	4603      	mov	r3, r0
 8010352:	2b00      	cmp	r3, #0
 8010354:	d034      	beq.n	80103c0 <Dsp_File_TO_Flash+0x244>
			{
				State = 0;
 8010356:	4b1e      	ldr	r3, [pc, #120]	; (80103d0 <Dsp_File_TO_Flash+0x254>)
 8010358:	2200      	movs	r2, #0
 801035a:	701a      	strb	r2, [r3, #0]
				Dsp_Updata(ENABLE,ENABLE);
 801035c:	2101      	movs	r1, #1
 801035e:	2001      	movs	r0, #1
 8010360:	f7fc fe8e 	bl	800d080 <Dsp_Updata>
				App_Dsp.DspNum = App_Dsp.DspUpdataNum;
 8010364:	4b1b      	ldr	r3, [pc, #108]	; (80103d4 <Dsp_File_TO_Flash+0x258>)
 8010366:	f893 2df7 	ldrb.w	r2, [r3, #3575]	; 0xdf7
 801036a:	4b1a      	ldr	r3, [pc, #104]	; (80103d4 <Dsp_File_TO_Flash+0x258>)
 801036c:	f883 2df1 	strb.w	r2, [r3, #3569]	; 0xdf1
				Flash_Set_DspNum();
 8010370:	f7fc fd2e 	bl	800cdd0 <Flash_Set_DspNum>
				App_Dsp.DspUpdataNum = 0x00;
 8010374:	4b17      	ldr	r3, [pc, #92]	; (80103d4 <Dsp_File_TO_Flash+0x258>)
 8010376:	2200      	movs	r2, #0
 8010378:	f883 2df7 	strb.w	r2, [r3, #3575]	; 0xdf7
				App_Dsp.DspUpdataLen = 0x00000000;
 801037c:	4b15      	ldr	r3, [pc, #84]	; (80103d4 <Dsp_File_TO_Flash+0x258>)
 801037e:	2200      	movs	r2, #0
 8010380:	f8c3 2dfc 	str.w	r2, [r3, #3580]	; 0xdfc
				App_Dsp.DspUpdataSn  = 0x00;
 8010384:	4b13      	ldr	r3, [pc, #76]	; (80103d4 <Dsp_File_TO_Flash+0x258>)
 8010386:	2200      	movs	r2, #0
 8010388:	f883 2df8 	strb.w	r2, [r3, #3576]	; 0xdf8
				App_Dsp.DspUpdataCnt = 0x00;
 801038c:	4b11      	ldr	r3, [pc, #68]	; (80103d4 <Dsp_File_TO_Flash+0x258>)
 801038e:	2200      	movs	r2, #0
 8010390:	f883 2df9 	strb.w	r2, [r3, #3577]	; 0xdf9
				App_Dsp.DspUpdata_DataOk  = 0x00;
 8010394:	4b0f      	ldr	r3, [pc, #60]	; (80103d4 <Dsp_File_TO_Flash+0x258>)
 8010396:	2200      	movs	r2, #0
 8010398:	f883 2dfa 	strb.w	r2, [r3, #3578]	; 0xdfa
				App_Dsp.DspUpdataChecksum = 0x00;
 801039c:	4b0d      	ldr	r3, [pc, #52]	; (80103d4 <Dsp_File_TO_Flash+0x258>)
 801039e:	2200      	movs	r2, #0
 80103a0:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(0x82,0x00));
 80103a4:	f44f 4202 	mov.w	r2, #33280	; 0x8200
 80103a8:	210b      	movs	r1, #11
 80103aa:	2003      	movs	r0, #3
 80103ac:	f002 f84c 	bl	8012448 <PostMessage>
				return TRUE;
 80103b0:	2301      	movs	r3, #1
 80103b2:	e007      	b.n	80103c4 <Dsp_File_TO_Flash+0x248>
			}
			break;
		default:break;
 80103b4:	bf00      	nop
 80103b6:	e004      	b.n	80103c2 <Dsp_File_TO_Flash+0x246>
			break;
 80103b8:	bf00      	nop
 80103ba:	e002      	b.n	80103c2 <Dsp_File_TO_Flash+0x246>
			break;
 80103bc:	bf00      	nop
 80103be:	e000      	b.n	80103c2 <Dsp_File_TO_Flash+0x246>
			break;
 80103c0:	bf00      	nop
	}
	return FALSE;
 80103c2:	2300      	movs	r3, #0
}
 80103c4:	4618      	mov	r0, r3
 80103c6:	3718      	adds	r7, #24
 80103c8:	46bd      	mov	sp, r7
 80103ca:	bd80      	pop	{r7, pc}
 80103cc:	2000288a 	.word	0x2000288a
 80103d0:	2000288b 	.word	0x2000288b
 80103d4:	20003030 	.word	0x20003030

080103d8 <Dsp_Load_Mode_Name>:
SCH_BOOL Dsp_Load_Mode_Name(void)
{
 80103d8:	b580      	push	{r7, lr}
 80103da:	af00      	add	r7, sp, #0
	if(Flash_Dsp_RD(0x00,&App_Dsp.Dsp_ModeName,sizeof(ModeName_T))==FALSE)
 80103dc:	2244      	movs	r2, #68	; 0x44
 80103de:	4906      	ldr	r1, [pc, #24]	; (80103f8 <Dsp_Load_Mode_Name+0x20>)
 80103e0:	2000      	movs	r0, #0
 80103e2:	f000 fcc7 	bl	8010d74 <Flash_Dsp_RD>
 80103e6:	4603      	mov	r3, r0
 80103e8:	2b00      	cmp	r3, #0
 80103ea:	d101      	bne.n	80103f0 <Dsp_Load_Mode_Name+0x18>
		return FALSE;
 80103ec:	2300      	movs	r3, #0
 80103ee:	e000      	b.n	80103f2 <Dsp_Load_Mode_Name+0x1a>
	return TRUE;
 80103f0:	2301      	movs	r3, #1
}
 80103f2:	4618      	mov	r0, r3
 80103f4:	bd80      	pop	{r7, pc}
 80103f6:	bf00      	nop
 80103f8:	20003ddc 	.word	0x20003ddc

080103fc <Dsp_Store_Mode_Name>:
SCH_BOOL Dsp_Store_Mode_Name(void)
{
 80103fc:	b580      	push	{r7, lr}
 80103fe:	af00      	add	r7, sp, #0
	if(Flash_Dsp_WR(0x00,&App_Dsp.Dsp_ModeName,sizeof(ModeName_T))==FALSE)
 8010400:	2244      	movs	r2, #68	; 0x44
 8010402:	4906      	ldr	r1, [pc, #24]	; (801041c <Dsp_Store_Mode_Name+0x20>)
 8010404:	2000      	movs	r0, #0
 8010406:	f000 f9e5 	bl	80107d4 <Flash_Dsp_WR>
 801040a:	4603      	mov	r3, r0
 801040c:	2b00      	cmp	r3, #0
 801040e:	d101      	bne.n	8010414 <Dsp_Store_Mode_Name+0x18>
		return FALSE;
 8010410:	2300      	movs	r3, #0
 8010412:	e000      	b.n	8010416 <Dsp_Store_Mode_Name+0x1a>
	return TRUE;
 8010414:	2301      	movs	r3, #1
}
 8010416:	4618      	mov	r0, r3
 8010418:	bd80      	pop	{r7, pc}
 801041a:	bf00      	nop
 801041c:	20003ddc 	.word	0x20003ddc

08010420 <Dsp_StoreLoadPro>:
void Dsp_StoreLoadPro(void)
{	
 8010420:	b580      	push	{r7, lr}
 8010422:	af00      	add	r7, sp, #0
	static SCH_U16 Flash_Dsp_Timer;
	Flash_Dsp_Timer++;
 8010424:	4b91      	ldr	r3, [pc, #580]	; (801066c <Dsp_StoreLoadPro+0x24c>)
 8010426:	881b      	ldrh	r3, [r3, #0]
 8010428:	3301      	adds	r3, #1
 801042a:	b29a      	uxth	r2, r3
 801042c:	4b8f      	ldr	r3, [pc, #572]	; (801066c <Dsp_StoreLoadPro+0x24c>)
 801042e:	801a      	strh	r2, [r3, #0]
	switch(App_Dsp.DSP_Updata_State)
 8010430:	4b8f      	ldr	r3, [pc, #572]	; (8010670 <Dsp_StoreLoadPro+0x250>)
 8010432:	f893 3df6 	ldrb.w	r3, [r3, #3574]	; 0xdf6
 8010436:	2b06      	cmp	r3, #6
 8010438:	f200 8108 	bhi.w	801064c <Dsp_StoreLoadPro+0x22c>
 801043c:	a201      	add	r2, pc, #4	; (adr r2, 8010444 <Dsp_StoreLoadPro+0x24>)
 801043e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010442:	bf00      	nop
 8010444:	08010461 	.word	0x08010461
 8010448:	08010469 	.word	0x08010469
 801044c:	080104bf 	.word	0x080104bf
 8010450:	08010537 	.word	0x08010537
 8010454:	0801059b 	.word	0x0801059b
 8010458:	080105eb 	.word	0x080105eb
 801045c:	08010619 	.word	0x08010619
	{
		case UpData_Idle:
			Flash_Dsp_Timer = T_NOW;
 8010460:	4b82      	ldr	r3, [pc, #520]	; (801066c <Dsp_StoreLoadPro+0x24c>)
 8010462:	2200      	movs	r2, #0
 8010464:	801a      	strh	r2, [r3, #0]
			break;
 8010466:	e0fe      	b.n	8010666 <Dsp_StoreLoadPro+0x246>
		case Curr_TO_Flash:///1--FLASH  
			if(Flash_Dsp_Timer > T3S_8)
 8010468:	4b80      	ldr	r3, [pc, #512]	; (801066c <Dsp_StoreLoadPro+0x24c>)
 801046a:	881b      	ldrh	r3, [r3, #0]
 801046c:	f5b3 7fbc 	cmp.w	r3, #376	; 0x178
 8010470:	d30b      	bcc.n	801048a <Dsp_StoreLoadPro+0x6a>
			{
				Flash_WR_State_Clear();
 8010472:	f000 f9a3 	bl	80107bc <Flash_WR_State_Clear>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 8010476:	4b7e      	ldr	r3, [pc, #504]	; (8010670 <Dsp_StoreLoadPro+0x250>)
 8010478:	2200      	movs	r2, #0
 801047a:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFF,0x00));///ERROR
 801047e:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 8010482:	210a      	movs	r1, #10
 8010484:	2003      	movs	r0, #3
 8010486:	f001 ffdf 	bl	8012448 <PostMessage>
			}
			if(Dsp_Store(App_Dsp.DspUpdataNum))
 801048a:	4b79      	ldr	r3, [pc, #484]	; (8010670 <Dsp_StoreLoadPro+0x250>)
 801048c:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 8010490:	4618      	mov	r0, r3
 8010492:	f7ff fdd5 	bl	8010040 <Dsp_Store>
 8010496:	4603      	mov	r3, r0
 8010498:	2b00      	cmp	r3, #0
 801049a:	f000 80d9 	beq.w	8010650 <Dsp_StoreLoadPro+0x230>
			{
				Flash_Dsp_Timer = T_NOW;
 801049e:	4b73      	ldr	r3, [pc, #460]	; (801066c <Dsp_StoreLoadPro+0x24c>)
 80104a0:	2200      	movs	r2, #0
 80104a2:	801a      	strh	r2, [r3, #0]
				App_Dsp.DSP_Updata_State = Store_Mode_Name;
 80104a4:	4b72      	ldr	r3, [pc, #456]	; (8010670 <Dsp_StoreLoadPro+0x250>)
 80104a6:	2206      	movs	r2, #6
 80104a8:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				App_Dsp.DspNum = App_Dsp.DspUpdataNum;
 80104ac:	4b70      	ldr	r3, [pc, #448]	; (8010670 <Dsp_StoreLoadPro+0x250>)
 80104ae:	f893 2df7 	ldrb.w	r2, [r3, #3575]	; 0xdf7
 80104b2:	4b6f      	ldr	r3, [pc, #444]	; (8010670 <Dsp_StoreLoadPro+0x250>)
 80104b4:	f883 2df1 	strb.w	r2, [r3, #3569]	; 0xdf1
				Flash_Set_DspNum();
 80104b8:	f7fc fc8a 	bl	800cdd0 <Flash_Set_DspNum>
			}
			break;
 80104bc:	e0c8      	b.n	8010650 <Dsp_StoreLoadPro+0x230>
		case Flash_TO_Curr:///2--FLASH  
			if(Flash_Dsp_Timer > T3S_8)
 80104be:	4b6b      	ldr	r3, [pc, #428]	; (801066c <Dsp_StoreLoadPro+0x24c>)
 80104c0:	881b      	ldrh	r3, [r3, #0]
 80104c2:	f5b3 7fbc 	cmp.w	r3, #376	; 0x178
 80104c6:	d30d      	bcc.n	80104e4 <Dsp_StoreLoadPro+0xc4>
			{
				Flash_RD_State_Clear();
 80104c8:	f000 fc48 	bl	8010d5c <Flash_RD_State_Clear>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 80104cc:	4b68      	ldr	r3, [pc, #416]	; (8010670 <Dsp_StoreLoadPro+0x250>)
 80104ce:	2200      	movs	r2, #0
 80104d0:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFF,0x00));///ERROR
 80104d4:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 80104d8:	210a      	movs	r1, #10
 80104da:	2003      	movs	r0, #3
 80104dc:	f001 ffb4 	bl	8012448 <PostMessage>
				Dsp_Data_Reset();
 80104e0:	f7fc feae 	bl	800d240 <Dsp_Data_Reset>
			}
			if(Dsp_Load(App_Dsp.DspUpdataNum))
 80104e4:	4b62      	ldr	r3, [pc, #392]	; (8010670 <Dsp_StoreLoadPro+0x250>)
 80104e6:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 80104ea:	4618      	mov	r0, r3
 80104ec:	f7ff fdd4 	bl	8010098 <Dsp_Load>
 80104f0:	4603      	mov	r3, r0
 80104f2:	2b00      	cmp	r3, #0
 80104f4:	f000 80ae 	beq.w	8010654 <Dsp_StoreLoadPro+0x234>
			{
				App_Dsp.DSP_Updata_State = UpData_Idle;
 80104f8:	4b5d      	ldr	r3, [pc, #372]	; (8010670 <Dsp_StoreLoadPro+0x250>)
 80104fa:	2200      	movs	r2, #0
 80104fc:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				App_Dsp.DspNum = App_Dsp.DspUpdataNum;
 8010500:	4b5b      	ldr	r3, [pc, #364]	; (8010670 <Dsp_StoreLoadPro+0x250>)
 8010502:	f893 2df7 	ldrb.w	r2, [r3, #3575]	; 0xdf7
 8010506:	4b5a      	ldr	r3, [pc, #360]	; (8010670 <Dsp_StoreLoadPro+0x250>)
 8010508:	f883 2df1 	strb.w	r2, [r3, #3569]	; 0xdf1
				Flash_Set_DspNum();
 801050c:	f7fc fc60 	bl	800cdd0 <Flash_Set_DspNum>
				CheckVol();
 8010510:	f7ff fcd6 	bl	800fec0 <CheckVol>
				if(/*BtSPPCONFlag || BtGATTCONFlag || */!PCSTATFlag)
 8010514:	4b57      	ldr	r3, [pc, #348]	; (8010674 <Dsp_StoreLoadPro+0x254>)
 8010516:	781b      	ldrb	r3, [r3, #0]
 8010518:	2b00      	cmp	r3, #0
 801051a:	f040 809b 	bne.w	8010654 <Dsp_StoreLoadPro+0x234>
				{
					PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
 801051e:	2200      	movs	r2, #0
 8010520:	210a      	movs	r1, #10
 8010522:	2003      	movs	r0, #3
 8010524:	f001 ff90 	bl	8012448 <PostMessage>
					PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
 8010528:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 801052c:	210a      	movs	r1, #10
 801052e:	2003      	movs	r0, #3
 8010530:	f001 ff8a 	bl	8012448 <PostMessage>
				}
			}
			break;
 8010534:	e08e      	b.n	8010654 <Dsp_StoreLoadPro+0x234>
		case Flash_TO_File:///3--FLASHFILE
			if(Flash_Dsp_Timer > T8S_8)
 8010536:	4b4d      	ldr	r3, [pc, #308]	; (801066c <Dsp_StoreLoadPro+0x24c>)
 8010538:	881b      	ldrh	r3, [r3, #0]
 801053a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801053e:	d912      	bls.n	8010566 <Dsp_StoreLoadPro+0x146>
			{
				Flash_RD_State_Clear();
 8010540:	f000 fc0c 	bl	8010d5c <Flash_RD_State_Clear>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 8010544:	4b4a      	ldr	r3, [pc, #296]	; (8010670 <Dsp_StoreLoadPro+0x250>)
 8010546:	2200      	movs	r2, #0
 8010548:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(0xFF,0x00));///ERROR
 801054c:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 8010550:	210b      	movs	r1, #11
 8010552:	2003      	movs	r0, #3
 8010554:	f001 ff78 	bl	8012448 <PostMessage>
				Dsp_Flash_TO_File(App_Dsp.DspUpdataNum,ERROR);
 8010558:	4b45      	ldr	r3, [pc, #276]	; (8010670 <Dsp_StoreLoadPro+0x250>)
 801055a:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 801055e:	2101      	movs	r1, #1
 8010560:	4618      	mov	r0, r3
 8010562:	f7ff fdc9 	bl	80100f8 <Dsp_Flash_TO_File>
			}
			if(Dsp_Flash_TO_File(App_Dsp.DspUpdataNum,NORMAL))
 8010566:	4b42      	ldr	r3, [pc, #264]	; (8010670 <Dsp_StoreLoadPro+0x250>)
 8010568:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 801056c:	2100      	movs	r1, #0
 801056e:	4618      	mov	r0, r3
 8010570:	f7ff fdc2 	bl	80100f8 <Dsp_Flash_TO_File>
 8010574:	4603      	mov	r3, r0
 8010576:	2b00      	cmp	r3, #0
 8010578:	d06e      	beq.n	8010658 <Dsp_StoreLoadPro+0x238>
			{
				App_Dsp.DSP_Updata_State = UpData_Idle;
 801057a:	4b3d      	ldr	r3, [pc, #244]	; (8010670 <Dsp_StoreLoadPro+0x250>)
 801057c:	2200      	movs	r2, #0
 801057e:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
 8010582:	2200      	movs	r2, #0
 8010584:	210a      	movs	r1, #10
 8010586:	2003      	movs	r0, #3
 8010588:	f001 ff5e 	bl	8012448 <PostMessage>
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
 801058c:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 8010590:	210a      	movs	r1, #10
 8010592:	2003      	movs	r0, #3
 8010594:	f001 ff58 	bl	8012448 <PostMessage>
			}
			break;
 8010598:	e05e      	b.n	8010658 <Dsp_StoreLoadPro+0x238>
		case File_TO_Flash:///4--FILEFLASH
			if(Flash_Dsp_Timer > T8S_8)
 801059a:	4b34      	ldr	r3, [pc, #208]	; (801066c <Dsp_StoreLoadPro+0x24c>)
 801059c:	881b      	ldrh	r3, [r3, #0]
 801059e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80105a2:	d90b      	bls.n	80105bc <Dsp_StoreLoadPro+0x19c>
			{
				Flash_WR_State_Clear();
 80105a4:	f000 f90a 	bl	80107bc <Flash_WR_State_Clear>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 80105a8:	4b31      	ldr	r3, [pc, #196]	; (8010670 <Dsp_StoreLoadPro+0x250>)
 80105aa:	2200      	movs	r2, #0
 80105ac:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_UPDATA,SCH_WORD(0xFF,0x00));///ERROR
 80105b0:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 80105b4:	210b      	movs	r1, #11
 80105b6:	2003      	movs	r0, #3
 80105b8:	f001 ff46 	bl	8012448 <PostMessage>
			}
			if(Dsp_File_TO_Flash(App_Dsp.DspUpdataNum))
 80105bc:	4b2c      	ldr	r3, [pc, #176]	; (8010670 <Dsp_StoreLoadPro+0x250>)
 80105be:	f893 3df7 	ldrb.w	r3, [r3, #3575]	; 0xdf7
 80105c2:	4618      	mov	r0, r3
 80105c4:	f7ff fdda 	bl	801017c <Dsp_File_TO_Flash>
 80105c8:	4603      	mov	r3, r0
 80105ca:	2b00      	cmp	r3, #0
 80105cc:	d046      	beq.n	801065c <Dsp_StoreLoadPro+0x23c>
			{
				Flash_Dsp_Timer = T_NOW;
 80105ce:	4b27      	ldr	r3, [pc, #156]	; (801066c <Dsp_StoreLoadPro+0x24c>)
 80105d0:	2200      	movs	r2, #0
 80105d2:	801a      	strh	r2, [r3, #0]
				App_Dsp.DSP_Updata_State = Store_Mode_Name;
 80105d4:	4b26      	ldr	r3, [pc, #152]	; (8010670 <Dsp_StoreLoadPro+0x250>)
 80105d6:	2206      	movs	r2, #6
 80105d8:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
 80105dc:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 80105e0:	210a      	movs	r1, #10
 80105e2:	2003      	movs	r0, #3
 80105e4:	f001 ff30 	bl	8012448 <PostMessage>
			}
			break;
 80105e8:	e038      	b.n	801065c <Dsp_StoreLoadPro+0x23c>
		case Load_Mode_Name:
			if(Flash_Dsp_Timer > T3S_8)///
 80105ea:	4b20      	ldr	r3, [pc, #128]	; (801066c <Dsp_StoreLoadPro+0x24c>)
 80105ec:	881b      	ldrh	r3, [r3, #0]
 80105ee:	f5b3 7fbc 	cmp.w	r3, #376	; 0x178
 80105f2:	d307      	bcc.n	8010604 <Dsp_StoreLoadPro+0x1e4>
			{
				Flash_RD_State_Clear();
 80105f4:	f000 fbb2 	bl	8010d5c <Flash_RD_State_Clear>
				DspModeNameInit();
 80105f8:	f7fc fcde 	bl	800cfb8 <DspModeNameInit>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 80105fc:	4b1c      	ldr	r3, [pc, #112]	; (8010670 <Dsp_StoreLoadPro+0x250>)
 80105fe:	2200      	movs	r2, #0
 8010600:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
			}
			if(Dsp_Load_Mode_Name())
 8010604:	f7ff fee8 	bl	80103d8 <Dsp_Load_Mode_Name>
 8010608:	4603      	mov	r3, r0
 801060a:	2b00      	cmp	r3, #0
 801060c:	d028      	beq.n	8010660 <Dsp_StoreLoadPro+0x240>
			{
				App_Dsp.DSP_Updata_State = UpData_Idle;
 801060e:	4b18      	ldr	r3, [pc, #96]	; (8010670 <Dsp_StoreLoadPro+0x250>)
 8010610:	2200      	movs	r2, #0
 8010612:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
			}
			break;
 8010616:	e023      	b.n	8010660 <Dsp_StoreLoadPro+0x240>
		case Store_Mode_Name:
			if(Flash_Dsp_Timer > T3S_8)///
 8010618:	4b14      	ldr	r3, [pc, #80]	; (801066c <Dsp_StoreLoadPro+0x24c>)
 801061a:	881b      	ldrh	r3, [r3, #0]
 801061c:	f5b3 7fbc 	cmp.w	r3, #376	; 0x178
 8010620:	d305      	bcc.n	801062e <Dsp_StoreLoadPro+0x20e>
			{
				Flash_WR_State_Clear();
 8010622:	f000 f8cb 	bl	80107bc <Flash_WR_State_Clear>
				App_Dsp.DSP_Updata_State = UpData_Idle;
 8010626:	4b12      	ldr	r3, [pc, #72]	; (8010670 <Dsp_StoreLoadPro+0x250>)
 8010628:	2200      	movs	r2, #0
 801062a:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
			}
			if(Dsp_Store_Mode_Name())
 801062e:	f7ff fee5 	bl	80103fc <Dsp_Store_Mode_Name>
 8010632:	4603      	mov	r3, r0
 8010634:	2b00      	cmp	r3, #0
 8010636:	d015      	beq.n	8010664 <Dsp_StoreLoadPro+0x244>
			{
				App_Dsp.DSP_Updata_State = UpData_Idle;
 8010638:	4b0d      	ldr	r3, [pc, #52]	; (8010670 <Dsp_StoreLoadPro+0x250>)
 801063a:	2200      	movs	r2, #0
 801063c:	f883 2df6 	strb.w	r2, [r3, #3574]	; 0xdf6
				PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0x00,0x00));
 8010640:	2200      	movs	r2, #0
 8010642:	210a      	movs	r1, #10
 8010644:	2003      	movs	r0, #3
 8010646:	f001 feff 	bl	8012448 <PostMessage>
			}		
			break;
 801064a:	e00b      	b.n	8010664 <Dsp_StoreLoadPro+0x244>
		default:break;
 801064c:	bf00      	nop
 801064e:	e00a      	b.n	8010666 <Dsp_StoreLoadPro+0x246>
			break;
 8010650:	bf00      	nop
 8010652:	e008      	b.n	8010666 <Dsp_StoreLoadPro+0x246>
			break;
 8010654:	bf00      	nop
 8010656:	e006      	b.n	8010666 <Dsp_StoreLoadPro+0x246>
			break;
 8010658:	bf00      	nop
 801065a:	e004      	b.n	8010666 <Dsp_StoreLoadPro+0x246>
			break;
 801065c:	bf00      	nop
 801065e:	e002      	b.n	8010666 <Dsp_StoreLoadPro+0x246>
			break;
 8010660:	bf00      	nop
 8010662:	e000      	b.n	8010666 <Dsp_StoreLoadPro+0x246>
			break;
 8010664:	bf00      	nop
	}
}
 8010666:	bf00      	nop
 8010668:	bd80      	pop	{r7, pc}
 801066a:	bf00      	nop
 801066c:	2000288c 	.word	0x2000288c
 8010670:	20003030 	.word	0x20003030
 8010674:	20002888 	.word	0x20002888

08010678 <Eprom_IO_Init>:
#define FLASH_REMS2      0xEF
#define FLASH_REMS4      0xDF
#define FLASH_REMS4D     0xCF
///=============================================
void Eprom_IO_Init(void)
{
 8010678:	b480      	push	{r7}
 801067a:	af00      	add	r7, sp, #0
	//GPIO_PinInit(SPI_EEPROM_CS, GPIO_PinOutput);
	EEPROM_CS_HIGH();
}
 801067c:	bf00      	nop
 801067e:	46bd      	mov	sp, r7
 8010680:	bc80      	pop	{r7}
 8010682:	4770      	bx	lr

08010684 <Eprom_WR_Order>:
///=====================================
void Eprom_WR_Order(SCH_U8 Ctl)
{
 8010684:	b580      	push	{r7, lr}
 8010686:	b082      	sub	sp, #8
 8010688:	af00      	add	r7, sp, #0
 801068a:	4603      	mov	r3, r0
 801068c:	71fb      	strb	r3, [r7, #7]
	EEPROM_CS_LOW();
	SPI_RW(Spi_FLASH,Ctl);
 801068e:	79fb      	ldrb	r3, [r7, #7]
 8010690:	4619      	mov	r1, r3
 8010692:	2000      	movs	r0, #0
 8010694:	f001 fc3e 	bl	8011f14 <SPI_RW>
	EEPROM_CS_HIGH();
}
 8010698:	bf00      	nop
 801069a:	3708      	adds	r7, #8
 801069c:	46bd      	mov	sp, r7
 801069e:	bd80      	pop	{r7, pc}

080106a0 <Eprom_WR_Command>:
void Eprom_WR_Command(SCH_U8 Ctl, SCH_U32 addr)
{
 80106a0:	b580      	push	{r7, lr}
 80106a2:	b082      	sub	sp, #8
 80106a4:	af00      	add	r7, sp, #0
 80106a6:	4603      	mov	r3, r0
 80106a8:	6039      	str	r1, [r7, #0]
 80106aa:	71fb      	strb	r3, [r7, #7]
	EEPROM_CS_LOW();
	SPI_RW(Spi_FLASH,Ctl);
 80106ac:	79fb      	ldrb	r3, [r7, #7]
 80106ae:	4619      	mov	r1, r3
 80106b0:	2000      	movs	r0, #0
 80106b2:	f001 fc2f 	bl	8011f14 <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>16);
 80106b6:	683b      	ldr	r3, [r7, #0]
 80106b8:	0c1b      	lsrs	r3, r3, #16
 80106ba:	b2db      	uxtb	r3, r3
 80106bc:	4619      	mov	r1, r3
 80106be:	2000      	movs	r0, #0
 80106c0:	f001 fc28 	bl	8011f14 <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>8);
 80106c4:	683b      	ldr	r3, [r7, #0]
 80106c6:	0a1b      	lsrs	r3, r3, #8
 80106c8:	b2db      	uxtb	r3, r3
 80106ca:	4619      	mov	r1, r3
 80106cc:	2000      	movs	r0, #0
 80106ce:	f001 fc21 	bl	8011f14 <SPI_RW>
	SPI_RW(Spi_FLASH,addr);
 80106d2:	683b      	ldr	r3, [r7, #0]
 80106d4:	b2db      	uxtb	r3, r3
 80106d6:	4619      	mov	r1, r3
 80106d8:	2000      	movs	r0, #0
 80106da:	f001 fc1b 	bl	8011f14 <SPI_RW>
	EEPROM_CS_HIGH();
}
 80106de:	bf00      	nop
 80106e0:	3708      	adds	r7, #8
 80106e2:	46bd      	mov	sp, r7
 80106e4:	bd80      	pop	{r7, pc}

080106e6 <Eprom_WR_Data>:
		SPI_RW(Spi_FLASH,Data);
	}
	EEPROM_CS_HIGH();
}
void Eprom_WR_Data(SCH_U8 Ctl, SCH_U32 addr, SCH_U8 *pData,SCH_U16 length)
{
 80106e6:	b580      	push	{r7, lr}
 80106e8:	b084      	sub	sp, #16
 80106ea:	af00      	add	r7, sp, #0
 80106ec:	60b9      	str	r1, [r7, #8]
 80106ee:	607a      	str	r2, [r7, #4]
 80106f0:	461a      	mov	r2, r3
 80106f2:	4603      	mov	r3, r0
 80106f4:	73fb      	strb	r3, [r7, #15]
 80106f6:	4613      	mov	r3, r2
 80106f8:	81bb      	strh	r3, [r7, #12]
	EEPROM_CS_LOW();
	SPI_RW(Spi_FLASH,Ctl);
 80106fa:	7bfb      	ldrb	r3, [r7, #15]
 80106fc:	4619      	mov	r1, r3
 80106fe:	2000      	movs	r0, #0
 8010700:	f001 fc08 	bl	8011f14 <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>16);
 8010704:	68bb      	ldr	r3, [r7, #8]
 8010706:	0c1b      	lsrs	r3, r3, #16
 8010708:	b2db      	uxtb	r3, r3
 801070a:	4619      	mov	r1, r3
 801070c:	2000      	movs	r0, #0
 801070e:	f001 fc01 	bl	8011f14 <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>8);
 8010712:	68bb      	ldr	r3, [r7, #8]
 8010714:	0a1b      	lsrs	r3, r3, #8
 8010716:	b2db      	uxtb	r3, r3
 8010718:	4619      	mov	r1, r3
 801071a:	2000      	movs	r0, #0
 801071c:	f001 fbfa 	bl	8011f14 <SPI_RW>
	SPI_RW(Spi_FLASH,addr);
 8010720:	68bb      	ldr	r3, [r7, #8]
 8010722:	b2db      	uxtb	r3, r3
 8010724:	4619      	mov	r1, r3
 8010726:	2000      	movs	r0, #0
 8010728:	f001 fbf4 	bl	8011f14 <SPI_RW>
	while(length--)
 801072c:	e007      	b.n	801073e <Eprom_WR_Data+0x58>
	{
		SPI_RW(Spi_FLASH,*pData++);
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	1c5a      	adds	r2, r3, #1
 8010732:	607a      	str	r2, [r7, #4]
 8010734:	781b      	ldrb	r3, [r3, #0]
 8010736:	4619      	mov	r1, r3
 8010738:	2000      	movs	r0, #0
 801073a:	f001 fbeb 	bl	8011f14 <SPI_RW>
	while(length--)
 801073e:	89bb      	ldrh	r3, [r7, #12]
 8010740:	1e5a      	subs	r2, r3, #1
 8010742:	81ba      	strh	r2, [r7, #12]
 8010744:	2b00      	cmp	r3, #0
 8010746:	d1f2      	bne.n	801072e <Eprom_WR_Data+0x48>
	}
	EEPROM_CS_HIGH();
}
 8010748:	bf00      	nop
 801074a:	3710      	adds	r7, #16
 801074c:	46bd      	mov	sp, r7
 801074e:	bd80      	pop	{r7, pc}

08010750 <Eprom_RD_Data>:
void Eprom_RD_Data(SCH_U8 Ctl, SCH_U32 addr, SCH_U8 *pData,SCH_U16 length)
{
 8010750:	b590      	push	{r4, r7, lr}
 8010752:	b085      	sub	sp, #20
 8010754:	af00      	add	r7, sp, #0
 8010756:	60b9      	str	r1, [r7, #8]
 8010758:	607a      	str	r2, [r7, #4]
 801075a:	461a      	mov	r2, r3
 801075c:	4603      	mov	r3, r0
 801075e:	73fb      	strb	r3, [r7, #15]
 8010760:	4613      	mov	r3, r2
 8010762:	81bb      	strh	r3, [r7, #12]
	EEPROM_CS_LOW();
	SPI_RW(Spi_FLASH,Ctl);
 8010764:	7bfb      	ldrb	r3, [r7, #15]
 8010766:	4619      	mov	r1, r3
 8010768:	2000      	movs	r0, #0
 801076a:	f001 fbd3 	bl	8011f14 <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>16);
 801076e:	68bb      	ldr	r3, [r7, #8]
 8010770:	0c1b      	lsrs	r3, r3, #16
 8010772:	b2db      	uxtb	r3, r3
 8010774:	4619      	mov	r1, r3
 8010776:	2000      	movs	r0, #0
 8010778:	f001 fbcc 	bl	8011f14 <SPI_RW>
	SPI_RW(Spi_FLASH,addr>>8);
 801077c:	68bb      	ldr	r3, [r7, #8]
 801077e:	0a1b      	lsrs	r3, r3, #8
 8010780:	b2db      	uxtb	r3, r3
 8010782:	4619      	mov	r1, r3
 8010784:	2000      	movs	r0, #0
 8010786:	f001 fbc5 	bl	8011f14 <SPI_RW>
	SPI_RW(Spi_FLASH,addr);
 801078a:	68bb      	ldr	r3, [r7, #8]
 801078c:	b2db      	uxtb	r3, r3
 801078e:	4619      	mov	r1, r3
 8010790:	2000      	movs	r0, #0
 8010792:	f001 fbbf 	bl	8011f14 <SPI_RW>
	while(length--)
 8010796:	e008      	b.n	80107aa <Eprom_RD_Data+0x5a>
	{
		*pData++ = SPI_RW(Spi_FLASH,0xFF);
 8010798:	687c      	ldr	r4, [r7, #4]
 801079a:	1c63      	adds	r3, r4, #1
 801079c:	607b      	str	r3, [r7, #4]
 801079e:	21ff      	movs	r1, #255	; 0xff
 80107a0:	2000      	movs	r0, #0
 80107a2:	f001 fbb7 	bl	8011f14 <SPI_RW>
 80107a6:	4603      	mov	r3, r0
 80107a8:	7023      	strb	r3, [r4, #0]
	while(length--)
 80107aa:	89bb      	ldrh	r3, [r7, #12]
 80107ac:	1e5a      	subs	r2, r3, #1
 80107ae:	81ba      	strh	r2, [r7, #12]
 80107b0:	2b00      	cmp	r3, #0
 80107b2:	d1f1      	bne.n	8010798 <Eprom_RD_Data+0x48>
	}
	EEPROM_CS_HIGH();
}
 80107b4:	bf00      	nop
 80107b6:	3714      	adds	r7, #20
 80107b8:	46bd      	mov	sp, r7
 80107ba:	bd90      	pop	{r4, r7, pc}

080107bc <Flash_WR_State_Clear>:
///=======================================================================Flash_Dsp_WR/RD/CP===========
void Flash_WR_State_Clear(void)
{
 80107bc:	b480      	push	{r7}
 80107be:	af00      	add	r7, sp, #0
	WR_STATE = 0;
 80107c0:	4b03      	ldr	r3, [pc, #12]	; (80107d0 <Flash_WR_State_Clear+0x14>)
 80107c2:	2200      	movs	r2, #0
 80107c4:	709a      	strb	r2, [r3, #2]
}
 80107c6:	bf00      	nop
 80107c8:	46bd      	mov	sp, r7
 80107ca:	bc80      	pop	{r7}
 80107cc:	4770      	bx	lr
 80107ce:	bf00      	nop
 80107d0:	20002890 	.word	0x20002890

080107d4 <Flash_Dsp_WR>:
SCH_BOOL Flash_Dsp_WR(SCH_U8 Num, void *data, SCH_U16 Cnt)
{
 80107d4:	b580      	push	{r7, lr}
 80107d6:	b086      	sub	sp, #24
 80107d8:	af00      	add	r7, sp, #0
 80107da:	4603      	mov	r3, r0
 80107dc:	6039      	str	r1, [r7, #0]
 80107de:	71fb      	strb	r3, [r7, #7]
 80107e0:	4613      	mov	r3, r2
 80107e2:	80bb      	strh	r3, [r7, #4]
	static SCH_U8 Flash_Dsp_Timer = 0;
	SCH_U8 *u8data = (SCH_U8 *)data;
 80107e4:	683b      	ldr	r3, [r7, #0]
 80107e6:	617b      	str	r3, [r7, #20]
	SCH_U16 Tx_Cnt,index;
	SCH_U32 addr;
	if(Flash_Dsp_Timer)
 80107e8:	4b1e      	ldr	r3, [pc, #120]	; (8010864 <Flash_Dsp_WR+0x90>)
 80107ea:	781b      	ldrb	r3, [r3, #0]
 80107ec:	2b00      	cmp	r3, #0
 80107ee:	d005      	beq.n	80107fc <Flash_Dsp_WR+0x28>
		Flash_Dsp_Timer--;
 80107f0:	4b1c      	ldr	r3, [pc, #112]	; (8010864 <Flash_Dsp_WR+0x90>)
 80107f2:	781b      	ldrb	r3, [r3, #0]
 80107f4:	3b01      	subs	r3, #1
 80107f6:	b2da      	uxtb	r2, r3
 80107f8:	4b1a      	ldr	r3, [pc, #104]	; (8010864 <Flash_Dsp_WR+0x90>)
 80107fa:	701a      	strb	r2, [r3, #0]
	if(Flash_Dsp_Timer)
 80107fc:	4b19      	ldr	r3, [pc, #100]	; (8010864 <Flash_Dsp_WR+0x90>)
 80107fe:	781b      	ldrb	r3, [r3, #0]
 8010800:	2b00      	cmp	r3, #0
 8010802:	d001      	beq.n	8010808 <Flash_Dsp_WR+0x34>
		return FALSE;
 8010804:	2300      	movs	r3, #0
 8010806:	e2a0      	b.n	8010d4a <Flash_Dsp_WR+0x576>
	if(WR_STATE/2)
 8010808:	4b17      	ldr	r3, [pc, #92]	; (8010868 <Flash_Dsp_WR+0x94>)
 801080a:	789b      	ldrb	r3, [r3, #2]
 801080c:	2b01      	cmp	r3, #1
 801080e:	d92d      	bls.n	801086c <Flash_Dsp_WR+0x98>
	{
		addr = Num*FLASH_SPI_SECTOR_SIZE + (WR_STATE/2-1)*256;
 8010810:	79fb      	ldrb	r3, [r7, #7]
 8010812:	011a      	lsls	r2, r3, #4
 8010814:	4b14      	ldr	r3, [pc, #80]	; (8010868 <Flash_Dsp_WR+0x94>)
 8010816:	789b      	ldrb	r3, [r3, #2]
 8010818:	085b      	lsrs	r3, r3, #1
 801081a:	b2db      	uxtb	r3, r3
 801081c:	3b01      	subs	r3, #1
 801081e:	4413      	add	r3, r2
 8010820:	021b      	lsls	r3, r3, #8
 8010822:	60fb      	str	r3, [r7, #12]
		u8data = u8data + (WR_STATE/2-1)*256;
 8010824:	4b10      	ldr	r3, [pc, #64]	; (8010868 <Flash_Dsp_WR+0x94>)
 8010826:	789b      	ldrb	r3, [r3, #2]
 8010828:	085b      	lsrs	r3, r3, #1
 801082a:	b2db      	uxtb	r3, r3
 801082c:	3b01      	subs	r3, #1
 801082e:	021b      	lsls	r3, r3, #8
 8010830:	461a      	mov	r2, r3
 8010832:	697b      	ldr	r3, [r7, #20]
 8010834:	4413      	add	r3, r2
 8010836:	617b      	str	r3, [r7, #20]
		Tx_Cnt = (WR_STATE/2 < (Cnt+255)/256)?256:(Cnt%256);
 8010838:	4b0b      	ldr	r3, [pc, #44]	; (8010868 <Flash_Dsp_WR+0x94>)
 801083a:	789b      	ldrb	r3, [r3, #2]
 801083c:	085b      	lsrs	r3, r3, #1
 801083e:	b2db      	uxtb	r3, r3
 8010840:	461a      	mov	r2, r3
 8010842:	88bb      	ldrh	r3, [r7, #4]
 8010844:	33ff      	adds	r3, #255	; 0xff
 8010846:	2b00      	cmp	r3, #0
 8010848:	da00      	bge.n	801084c <Flash_Dsp_WR+0x78>
 801084a:	33ff      	adds	r3, #255	; 0xff
 801084c:	121b      	asrs	r3, r3, #8
 801084e:	429a      	cmp	r2, r3
 8010850:	db03      	blt.n	801085a <Flash_Dsp_WR+0x86>
 8010852:	88bb      	ldrh	r3, [r7, #4]
 8010854:	b2db      	uxtb	r3, r3
 8010856:	b29b      	uxth	r3, r3
 8010858:	e001      	b.n	801085e <Flash_Dsp_WR+0x8a>
 801085a:	f44f 7380 	mov.w	r3, #256	; 0x100
 801085e:	827b      	strh	r3, [r7, #18]
 8010860:	e007      	b.n	8010872 <Flash_Dsp_WR+0x9e>
 8010862:	bf00      	nop
 8010864:	20002894 	.word	0x20002894
 8010868:	20002890 	.word	0x20002890
	}
	else
	{
		addr = Num*FLASH_SPI_SECTOR_SIZE;
 801086c:	79fb      	ldrb	r3, [r7, #7]
 801086e:	031b      	lsls	r3, r3, #12
 8010870:	60fb      	str	r3, [r7, #12]
	}
	switch(WR_STATE)
 8010872:	4b01      	ldr	r3, [pc, #4]	; (8010878 <Flash_Dsp_WR+0xa4>)
 8010874:	789b      	ldrb	r3, [r3, #2]
 8010876:	e001      	b.n	801087c <Flash_Dsp_WR+0xa8>
 8010878:	20002890 	.word	0x20002890
 801087c:	2bff      	cmp	r3, #255	; 0xff
 801087e:	f200 8262 	bhi.w	8010d46 <Flash_Dsp_WR+0x572>
 8010882:	a201      	add	r2, pc, #4	; (adr r2, 8010888 <Flash_Dsp_WR+0xb4>)
 8010884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010888:	08010c89 	.word	0x08010c89
 801088c:	08010cd1 	.word	0x08010cd1
 8010890:	08010ce7 	.word	0x08010ce7
 8010894:	08010cfb 	.word	0x08010cfb
 8010898:	08010ce7 	.word	0x08010ce7
 801089c:	08010cfb 	.word	0x08010cfb
 80108a0:	08010ce7 	.word	0x08010ce7
 80108a4:	08010cfb 	.word	0x08010cfb
 80108a8:	08010ce7 	.word	0x08010ce7
 80108ac:	08010cfb 	.word	0x08010cfb
 80108b0:	08010ce7 	.word	0x08010ce7
 80108b4:	08010cfb 	.word	0x08010cfb
 80108b8:	08010ce7 	.word	0x08010ce7
 80108bc:	08010cfb 	.word	0x08010cfb
 80108c0:	08010ce7 	.word	0x08010ce7
 80108c4:	08010cfb 	.word	0x08010cfb
 80108c8:	08010ce7 	.word	0x08010ce7
 80108cc:	08010cfb 	.word	0x08010cfb
 80108d0:	08010ce7 	.word	0x08010ce7
 80108d4:	08010cfb 	.word	0x08010cfb
 80108d8:	08010ce7 	.word	0x08010ce7
 80108dc:	08010cfb 	.word	0x08010cfb
 80108e0:	08010ce7 	.word	0x08010ce7
 80108e4:	08010cfb 	.word	0x08010cfb
 80108e8:	08010ce7 	.word	0x08010ce7
 80108ec:	08010cfb 	.word	0x08010cfb
 80108f0:	08010ce7 	.word	0x08010ce7
 80108f4:	08010cfb 	.word	0x08010cfb
 80108f8:	08010ce7 	.word	0x08010ce7
 80108fc:	08010cfb 	.word	0x08010cfb
 8010900:	08010ce7 	.word	0x08010ce7
 8010904:	08010cfb 	.word	0x08010cfb
 8010908:	08010ce7 	.word	0x08010ce7
 801090c:	08010cfb 	.word	0x08010cfb
 8010910:	08010d47 	.word	0x08010d47
 8010914:	08010d47 	.word	0x08010d47
 8010918:	08010d47 	.word	0x08010d47
 801091c:	08010d47 	.word	0x08010d47
 8010920:	08010d47 	.word	0x08010d47
 8010924:	08010d47 	.word	0x08010d47
 8010928:	08010d47 	.word	0x08010d47
 801092c:	08010d47 	.word	0x08010d47
 8010930:	08010d47 	.word	0x08010d47
 8010934:	08010d47 	.word	0x08010d47
 8010938:	08010d47 	.word	0x08010d47
 801093c:	08010d47 	.word	0x08010d47
 8010940:	08010d47 	.word	0x08010d47
 8010944:	08010d47 	.word	0x08010d47
 8010948:	08010d47 	.word	0x08010d47
 801094c:	08010d47 	.word	0x08010d47
 8010950:	08010d47 	.word	0x08010d47
 8010954:	08010d47 	.word	0x08010d47
 8010958:	08010d47 	.word	0x08010d47
 801095c:	08010d47 	.word	0x08010d47
 8010960:	08010d47 	.word	0x08010d47
 8010964:	08010d47 	.word	0x08010d47
 8010968:	08010d47 	.word	0x08010d47
 801096c:	08010d47 	.word	0x08010d47
 8010970:	08010d47 	.word	0x08010d47
 8010974:	08010d47 	.word	0x08010d47
 8010978:	08010d47 	.word	0x08010d47
 801097c:	08010d47 	.word	0x08010d47
 8010980:	08010d47 	.word	0x08010d47
 8010984:	08010d47 	.word	0x08010d47
 8010988:	08010d47 	.word	0x08010d47
 801098c:	08010d47 	.word	0x08010d47
 8010990:	08010d47 	.word	0x08010d47
 8010994:	08010d47 	.word	0x08010d47
 8010998:	08010d47 	.word	0x08010d47
 801099c:	08010d47 	.word	0x08010d47
 80109a0:	08010d47 	.word	0x08010d47
 80109a4:	08010d47 	.word	0x08010d47
 80109a8:	08010d47 	.word	0x08010d47
 80109ac:	08010d47 	.word	0x08010d47
 80109b0:	08010d47 	.word	0x08010d47
 80109b4:	08010d47 	.word	0x08010d47
 80109b8:	08010d47 	.word	0x08010d47
 80109bc:	08010d47 	.word	0x08010d47
 80109c0:	08010d47 	.word	0x08010d47
 80109c4:	08010d47 	.word	0x08010d47
 80109c8:	08010d47 	.word	0x08010d47
 80109cc:	08010d47 	.word	0x08010d47
 80109d0:	08010d47 	.word	0x08010d47
 80109d4:	08010d47 	.word	0x08010d47
 80109d8:	08010d47 	.word	0x08010d47
 80109dc:	08010d47 	.word	0x08010d47
 80109e0:	08010d47 	.word	0x08010d47
 80109e4:	08010d47 	.word	0x08010d47
 80109e8:	08010d47 	.word	0x08010d47
 80109ec:	08010d47 	.word	0x08010d47
 80109f0:	08010d47 	.word	0x08010d47
 80109f4:	08010d47 	.word	0x08010d47
 80109f8:	08010d47 	.word	0x08010d47
 80109fc:	08010d47 	.word	0x08010d47
 8010a00:	08010d47 	.word	0x08010d47
 8010a04:	08010d47 	.word	0x08010d47
 8010a08:	08010d47 	.word	0x08010d47
 8010a0c:	08010d47 	.word	0x08010d47
 8010a10:	08010d47 	.word	0x08010d47
 8010a14:	08010d47 	.word	0x08010d47
 8010a18:	08010d47 	.word	0x08010d47
 8010a1c:	08010d47 	.word	0x08010d47
 8010a20:	08010d47 	.word	0x08010d47
 8010a24:	08010d47 	.word	0x08010d47
 8010a28:	08010d47 	.word	0x08010d47
 8010a2c:	08010d47 	.word	0x08010d47
 8010a30:	08010d47 	.word	0x08010d47
 8010a34:	08010d47 	.word	0x08010d47
 8010a38:	08010d47 	.word	0x08010d47
 8010a3c:	08010d47 	.word	0x08010d47
 8010a40:	08010d47 	.word	0x08010d47
 8010a44:	08010d47 	.word	0x08010d47
 8010a48:	08010d47 	.word	0x08010d47
 8010a4c:	08010d47 	.word	0x08010d47
 8010a50:	08010d47 	.word	0x08010d47
 8010a54:	08010d47 	.word	0x08010d47
 8010a58:	08010d47 	.word	0x08010d47
 8010a5c:	08010d47 	.word	0x08010d47
 8010a60:	08010d47 	.word	0x08010d47
 8010a64:	08010d47 	.word	0x08010d47
 8010a68:	08010d47 	.word	0x08010d47
 8010a6c:	08010d47 	.word	0x08010d47
 8010a70:	08010d47 	.word	0x08010d47
 8010a74:	08010d47 	.word	0x08010d47
 8010a78:	08010d47 	.word	0x08010d47
 8010a7c:	08010d47 	.word	0x08010d47
 8010a80:	08010d47 	.word	0x08010d47
 8010a84:	08010d47 	.word	0x08010d47
 8010a88:	08010d47 	.word	0x08010d47
 8010a8c:	08010d47 	.word	0x08010d47
 8010a90:	08010d47 	.word	0x08010d47
 8010a94:	08010d47 	.word	0x08010d47
 8010a98:	08010d47 	.word	0x08010d47
 8010a9c:	08010d47 	.word	0x08010d47
 8010aa0:	08010d47 	.word	0x08010d47
 8010aa4:	08010d47 	.word	0x08010d47
 8010aa8:	08010d47 	.word	0x08010d47
 8010aac:	08010d47 	.word	0x08010d47
 8010ab0:	08010d47 	.word	0x08010d47
 8010ab4:	08010d47 	.word	0x08010d47
 8010ab8:	08010d47 	.word	0x08010d47
 8010abc:	08010d47 	.word	0x08010d47
 8010ac0:	08010d47 	.word	0x08010d47
 8010ac4:	08010d47 	.word	0x08010d47
 8010ac8:	08010d47 	.word	0x08010d47
 8010acc:	08010d47 	.word	0x08010d47
 8010ad0:	08010d47 	.word	0x08010d47
 8010ad4:	08010d47 	.word	0x08010d47
 8010ad8:	08010d47 	.word	0x08010d47
 8010adc:	08010d47 	.word	0x08010d47
 8010ae0:	08010d47 	.word	0x08010d47
 8010ae4:	08010d47 	.word	0x08010d47
 8010ae8:	08010d47 	.word	0x08010d47
 8010aec:	08010d47 	.word	0x08010d47
 8010af0:	08010d47 	.word	0x08010d47
 8010af4:	08010d47 	.word	0x08010d47
 8010af8:	08010d47 	.word	0x08010d47
 8010afc:	08010d47 	.word	0x08010d47
 8010b00:	08010d47 	.word	0x08010d47
 8010b04:	08010d47 	.word	0x08010d47
 8010b08:	08010d47 	.word	0x08010d47
 8010b0c:	08010d47 	.word	0x08010d47
 8010b10:	08010d47 	.word	0x08010d47
 8010b14:	08010d47 	.word	0x08010d47
 8010b18:	08010d47 	.word	0x08010d47
 8010b1c:	08010d47 	.word	0x08010d47
 8010b20:	08010d47 	.word	0x08010d47
 8010b24:	08010d47 	.word	0x08010d47
 8010b28:	08010d47 	.word	0x08010d47
 8010b2c:	08010d47 	.word	0x08010d47
 8010b30:	08010d47 	.word	0x08010d47
 8010b34:	08010d47 	.word	0x08010d47
 8010b38:	08010d47 	.word	0x08010d47
 8010b3c:	08010d47 	.word	0x08010d47
 8010b40:	08010d47 	.word	0x08010d47
 8010b44:	08010d47 	.word	0x08010d47
 8010b48:	08010d47 	.word	0x08010d47
 8010b4c:	08010d47 	.word	0x08010d47
 8010b50:	08010d47 	.word	0x08010d47
 8010b54:	08010d47 	.word	0x08010d47
 8010b58:	08010d47 	.word	0x08010d47
 8010b5c:	08010d47 	.word	0x08010d47
 8010b60:	08010d47 	.word	0x08010d47
 8010b64:	08010d47 	.word	0x08010d47
 8010b68:	08010d47 	.word	0x08010d47
 8010b6c:	08010d47 	.word	0x08010d47
 8010b70:	08010d47 	.word	0x08010d47
 8010b74:	08010d47 	.word	0x08010d47
 8010b78:	08010d47 	.word	0x08010d47
 8010b7c:	08010d47 	.word	0x08010d47
 8010b80:	08010d47 	.word	0x08010d47
 8010b84:	08010d47 	.word	0x08010d47
 8010b88:	08010d47 	.word	0x08010d47
 8010b8c:	08010d47 	.word	0x08010d47
 8010b90:	08010d47 	.word	0x08010d47
 8010b94:	08010d47 	.word	0x08010d47
 8010b98:	08010d47 	.word	0x08010d47
 8010b9c:	08010d47 	.word	0x08010d47
 8010ba0:	08010d47 	.word	0x08010d47
 8010ba4:	08010d47 	.word	0x08010d47
 8010ba8:	08010d47 	.word	0x08010d47
 8010bac:	08010d47 	.word	0x08010d47
 8010bb0:	08010d47 	.word	0x08010d47
 8010bb4:	08010d47 	.word	0x08010d47
 8010bb8:	08010d47 	.word	0x08010d47
 8010bbc:	08010d47 	.word	0x08010d47
 8010bc0:	08010d47 	.word	0x08010d47
 8010bc4:	08010d47 	.word	0x08010d47
 8010bc8:	08010d47 	.word	0x08010d47
 8010bcc:	08010d47 	.word	0x08010d47
 8010bd0:	08010d47 	.word	0x08010d47
 8010bd4:	08010d47 	.word	0x08010d47
 8010bd8:	08010d47 	.word	0x08010d47
 8010bdc:	08010d47 	.word	0x08010d47
 8010be0:	08010d47 	.word	0x08010d47
 8010be4:	08010d47 	.word	0x08010d47
 8010be8:	08010d47 	.word	0x08010d47
 8010bec:	08010d47 	.word	0x08010d47
 8010bf0:	08010d47 	.word	0x08010d47
 8010bf4:	08010d47 	.word	0x08010d47
 8010bf8:	08010d47 	.word	0x08010d47
 8010bfc:	08010d47 	.word	0x08010d47
 8010c00:	08010d47 	.word	0x08010d47
 8010c04:	08010d47 	.word	0x08010d47
 8010c08:	08010d47 	.word	0x08010d47
 8010c0c:	08010d47 	.word	0x08010d47
 8010c10:	08010d47 	.word	0x08010d47
 8010c14:	08010d47 	.word	0x08010d47
 8010c18:	08010d47 	.word	0x08010d47
 8010c1c:	08010d47 	.word	0x08010d47
 8010c20:	08010d47 	.word	0x08010d47
 8010c24:	08010d47 	.word	0x08010d47
 8010c28:	08010d47 	.word	0x08010d47
 8010c2c:	08010d47 	.word	0x08010d47
 8010c30:	08010d47 	.word	0x08010d47
 8010c34:	08010d47 	.word	0x08010d47
 8010c38:	08010d47 	.word	0x08010d47
 8010c3c:	08010d47 	.word	0x08010d47
 8010c40:	08010d47 	.word	0x08010d47
 8010c44:	08010d47 	.word	0x08010d47
 8010c48:	08010d47 	.word	0x08010d47
 8010c4c:	08010d47 	.word	0x08010d47
 8010c50:	08010d47 	.word	0x08010d47
 8010c54:	08010d47 	.word	0x08010d47
 8010c58:	08010d47 	.word	0x08010d47
 8010c5c:	08010d47 	.word	0x08010d47
 8010c60:	08010d47 	.word	0x08010d47
 8010c64:	08010d47 	.word	0x08010d47
 8010c68:	08010d47 	.word	0x08010d47
 8010c6c:	08010d47 	.word	0x08010d47
 8010c70:	08010d47 	.word	0x08010d47
 8010c74:	08010d47 	.word	0x08010d47
 8010c78:	08010d47 	.word	0x08010d47
 8010c7c:	08010d47 	.word	0x08010d47
 8010c80:	08010d47 	.word	0x08010d47
 8010c84:	08010d3d 	.word	0x08010d3d
	{
		case 0:
			{
				SCH_U32 *CheckSum = (SCH_U32 *)data;
 8010c88:	683b      	ldr	r3, [r7, #0]
 8010c8a:	60bb      	str	r3, [r7, #8]
				*CheckSum = 0x00000000;
 8010c8c:	68bb      	ldr	r3, [r7, #8]
 8010c8e:	2200      	movs	r2, #0
 8010c90:	601a      	str	r2, [r3, #0]
				u8data = u8data+4;
 8010c92:	697b      	ldr	r3, [r7, #20]
 8010c94:	3304      	adds	r3, #4
 8010c96:	617b      	str	r3, [r7, #20]
				for(index=0;index<(Cnt-4);index++)
 8010c98:	2300      	movs	r3, #0
 8010c9a:	823b      	strh	r3, [r7, #16]
 8010c9c:	e00c      	b.n	8010cb8 <Flash_Dsp_WR+0x4e4>
				{
					*CheckSum += *u8data;
 8010c9e:	68bb      	ldr	r3, [r7, #8]
 8010ca0:	681b      	ldr	r3, [r3, #0]
 8010ca2:	697a      	ldr	r2, [r7, #20]
 8010ca4:	7812      	ldrb	r2, [r2, #0]
 8010ca6:	441a      	add	r2, r3
 8010ca8:	68bb      	ldr	r3, [r7, #8]
 8010caa:	601a      	str	r2, [r3, #0]
					u8data++;
 8010cac:	697b      	ldr	r3, [r7, #20]
 8010cae:	3301      	adds	r3, #1
 8010cb0:	617b      	str	r3, [r7, #20]
				for(index=0;index<(Cnt-4);index++)
 8010cb2:	8a3b      	ldrh	r3, [r7, #16]
 8010cb4:	3301      	adds	r3, #1
 8010cb6:	823b      	strh	r3, [r7, #16]
 8010cb8:	8a3a      	ldrh	r2, [r7, #16]
 8010cba:	88bb      	ldrh	r3, [r7, #4]
 8010cbc:	3b04      	subs	r3, #4
 8010cbe:	429a      	cmp	r2, r3
 8010cc0:	dbed      	blt.n	8010c9e <Flash_Dsp_WR+0x4ca>
				}
				Eprom_WR_Order(FLASH_WREN);
 8010cc2:	2006      	movs	r0, #6
 8010cc4:	f7ff fcde 	bl	8010684 <Eprom_WR_Order>
				WR_STATE = 1;
 8010cc8:	4b22      	ldr	r3, [pc, #136]	; (8010d54 <Flash_Dsp_WR+0x580>)
 8010cca:	2201      	movs	r2, #1
 8010ccc:	709a      	strb	r2, [r3, #2]
			}
			break;
 8010cce:	e03b      	b.n	8010d48 <Flash_Dsp_WR+0x574>
		case 1:
			Eprom_WR_Command(FLASH_SE,addr);
 8010cd0:	68f9      	ldr	r1, [r7, #12]
 8010cd2:	2020      	movs	r0, #32
 8010cd4:	f7ff fce4 	bl	80106a0 <Eprom_WR_Command>
			Flash_Dsp_Timer = T200MS_8;
 8010cd8:	4b1f      	ldr	r3, [pc, #124]	; (8010d58 <Flash_Dsp_WR+0x584>)
 8010cda:	2219      	movs	r2, #25
 8010cdc:	701a      	strb	r2, [r3, #0]
			WR_STATE = 2;
 8010cde:	4b1d      	ldr	r3, [pc, #116]	; (8010d54 <Flash_Dsp_WR+0x580>)
 8010ce0:	2202      	movs	r2, #2
 8010ce2:	709a      	strb	r2, [r3, #2]
			break;
 8010ce4:	e030      	b.n	8010d48 <Flash_Dsp_WR+0x574>
		case 24:
		case 26:
		case 28:
		case 30:
		case 32:
			Eprom_WR_Order(FLASH_WREN);
 8010ce6:	2006      	movs	r0, #6
 8010ce8:	f7ff fccc 	bl	8010684 <Eprom_WR_Order>
			WR_STATE++;
 8010cec:	4b19      	ldr	r3, [pc, #100]	; (8010d54 <Flash_Dsp_WR+0x580>)
 8010cee:	789b      	ldrb	r3, [r3, #2]
 8010cf0:	3301      	adds	r3, #1
 8010cf2:	b2da      	uxtb	r2, r3
 8010cf4:	4b17      	ldr	r3, [pc, #92]	; (8010d54 <Flash_Dsp_WR+0x580>)
 8010cf6:	709a      	strb	r2, [r3, #2]
			break;
 8010cf8:	e026      	b.n	8010d48 <Flash_Dsp_WR+0x574>
		case 25:
		case 27:
		case 29:
		case 31:
		case 33:
			Eprom_WR_Data(FLASH_PP,addr,u8data,Tx_Cnt);
 8010cfa:	8a7b      	ldrh	r3, [r7, #18]
 8010cfc:	697a      	ldr	r2, [r7, #20]
 8010cfe:	68f9      	ldr	r1, [r7, #12]
 8010d00:	2002      	movs	r0, #2
 8010d02:	f7ff fcf0 	bl	80106e6 <Eprom_WR_Data>
			if((WR_STATE/2 == (Cnt+255)/256))
 8010d06:	4b13      	ldr	r3, [pc, #76]	; (8010d54 <Flash_Dsp_WR+0x580>)
 8010d08:	789b      	ldrb	r3, [r3, #2]
 8010d0a:	085b      	lsrs	r3, r3, #1
 8010d0c:	b2db      	uxtb	r3, r3
 8010d0e:	461a      	mov	r2, r3
 8010d10:	88bb      	ldrh	r3, [r7, #4]
 8010d12:	33ff      	adds	r3, #255	; 0xff
 8010d14:	2b00      	cmp	r3, #0
 8010d16:	da00      	bge.n	8010d1a <Flash_Dsp_WR+0x546>
 8010d18:	33ff      	adds	r3, #255	; 0xff
 8010d1a:	121b      	asrs	r3, r3, #8
 8010d1c:	429a      	cmp	r2, r3
 8010d1e:	d103      	bne.n	8010d28 <Flash_Dsp_WR+0x554>
				WR_STATE = 0xFF;
 8010d20:	4b0c      	ldr	r3, [pc, #48]	; (8010d54 <Flash_Dsp_WR+0x580>)
 8010d22:	22ff      	movs	r2, #255	; 0xff
 8010d24:	709a      	strb	r2, [r3, #2]
 8010d26:	e005      	b.n	8010d34 <Flash_Dsp_WR+0x560>
			else
				WR_STATE++;
 8010d28:	4b0a      	ldr	r3, [pc, #40]	; (8010d54 <Flash_Dsp_WR+0x580>)
 8010d2a:	789b      	ldrb	r3, [r3, #2]
 8010d2c:	3301      	adds	r3, #1
 8010d2e:	b2da      	uxtb	r2, r3
 8010d30:	4b08      	ldr	r3, [pc, #32]	; (8010d54 <Flash_Dsp_WR+0x580>)
 8010d32:	709a      	strb	r2, [r3, #2]
			Flash_Dsp_Timer = T48MS_8;
 8010d34:	4b08      	ldr	r3, [pc, #32]	; (8010d58 <Flash_Dsp_WR+0x584>)
 8010d36:	2206      	movs	r2, #6
 8010d38:	701a      	strb	r2, [r3, #0]
			break;
 8010d3a:	e005      	b.n	8010d48 <Flash_Dsp_WR+0x574>
		case 0xFF:
			WR_STATE = 0x00;
 8010d3c:	4b05      	ldr	r3, [pc, #20]	; (8010d54 <Flash_Dsp_WR+0x580>)
 8010d3e:	2200      	movs	r2, #0
 8010d40:	709a      	strb	r2, [r3, #2]
			return TRUE;
 8010d42:	2301      	movs	r3, #1
 8010d44:	e001      	b.n	8010d4a <Flash_Dsp_WR+0x576>
		default:break;
 8010d46:	bf00      	nop
	}
	return FALSE;
 8010d48:	2300      	movs	r3, #0
}
 8010d4a:	4618      	mov	r0, r3
 8010d4c:	3718      	adds	r7, #24
 8010d4e:	46bd      	mov	sp, r7
 8010d50:	bd80      	pop	{r7, pc}
 8010d52:	bf00      	nop
 8010d54:	20002890 	.word	0x20002890
 8010d58:	20002894 	.word	0x20002894

08010d5c <Flash_RD_State_Clear>:
void Flash_RD_State_Clear(void)
{
 8010d5c:	b480      	push	{r7}
 8010d5e:	af00      	add	r7, sp, #0
	RD_STATE = 0;
 8010d60:	4b03      	ldr	r3, [pc, #12]	; (8010d70 <Flash_RD_State_Clear+0x14>)
 8010d62:	2200      	movs	r2, #0
 8010d64:	705a      	strb	r2, [r3, #1]
}
 8010d66:	bf00      	nop
 8010d68:	46bd      	mov	sp, r7
 8010d6a:	bc80      	pop	{r7}
 8010d6c:	4770      	bx	lr
 8010d6e:	bf00      	nop
 8010d70:	20002890 	.word	0x20002890

08010d74 <Flash_Dsp_RD>:
SCH_BOOL Flash_Dsp_RD(SCH_U8 Num, void *data, SCH_U16 Cnt)
{
 8010d74:	b580      	push	{r7, lr}
 8010d76:	b088      	sub	sp, #32
 8010d78:	af00      	add	r7, sp, #0
 8010d7a:	4603      	mov	r3, r0
 8010d7c:	6039      	str	r1, [r7, #0]
 8010d7e:	71fb      	strb	r3, [r7, #7]
 8010d80:	4613      	mov	r3, r2
 8010d82:	80bb      	strh	r3, [r7, #4]
	SCH_U8 *u8data = (SCH_U8 *)data;
 8010d84:	683b      	ldr	r3, [r7, #0]
 8010d86:	61fb      	str	r3, [r7, #28]
	SCH_U16 Tx_Cnt,index;
	SCH_U32 addr;
	addr = Num*FLASH_SPI_SECTOR_SIZE + (RD_STATE/2)*256;
 8010d88:	79fb      	ldrb	r3, [r7, #7]
 8010d8a:	011b      	lsls	r3, r3, #4
 8010d8c:	4a12      	ldr	r2, [pc, #72]	; (8010dd8 <Flash_Dsp_RD+0x64>)
 8010d8e:	7852      	ldrb	r2, [r2, #1]
 8010d90:	0852      	lsrs	r2, r2, #1
 8010d92:	b2d2      	uxtb	r2, r2
 8010d94:	4413      	add	r3, r2
 8010d96:	021b      	lsls	r3, r3, #8
 8010d98:	613b      	str	r3, [r7, #16]
	if(RD_STATE!=0xFF)
 8010d9a:	4b0f      	ldr	r3, [pc, #60]	; (8010dd8 <Flash_Dsp_RD+0x64>)
 8010d9c:	785b      	ldrb	r3, [r3, #1]
 8010d9e:	2bff      	cmp	r3, #255	; 0xff
 8010da0:	d008      	beq.n	8010db4 <Flash_Dsp_RD+0x40>
		u8data = u8data + (RD_STATE/2)*256;
 8010da2:	4b0d      	ldr	r3, [pc, #52]	; (8010dd8 <Flash_Dsp_RD+0x64>)
 8010da4:	785b      	ldrb	r3, [r3, #1]
 8010da6:	085b      	lsrs	r3, r3, #1
 8010da8:	b2db      	uxtb	r3, r3
 8010daa:	021b      	lsls	r3, r3, #8
 8010dac:	461a      	mov	r2, r3
 8010dae:	69fb      	ldr	r3, [r7, #28]
 8010db0:	4413      	add	r3, r2
 8010db2:	61fb      	str	r3, [r7, #28]
	Tx_Cnt = ((RD_STATE/2+1) < (Cnt+255)/256)?256:(Cnt%256);
 8010db4:	4b08      	ldr	r3, [pc, #32]	; (8010dd8 <Flash_Dsp_RD+0x64>)
 8010db6:	785b      	ldrb	r3, [r3, #1]
 8010db8:	085b      	lsrs	r3, r3, #1
 8010dba:	b2db      	uxtb	r3, r3
 8010dbc:	1c5a      	adds	r2, r3, #1
 8010dbe:	88bb      	ldrh	r3, [r7, #4]
 8010dc0:	33ff      	adds	r3, #255	; 0xff
 8010dc2:	2b00      	cmp	r3, #0
 8010dc4:	da00      	bge.n	8010dc8 <Flash_Dsp_RD+0x54>
 8010dc6:	33ff      	adds	r3, #255	; 0xff
 8010dc8:	121b      	asrs	r3, r3, #8
 8010dca:	429a      	cmp	r2, r3
 8010dcc:	db06      	blt.n	8010ddc <Flash_Dsp_RD+0x68>
 8010dce:	88bb      	ldrh	r3, [r7, #4]
 8010dd0:	b2db      	uxtb	r3, r3
 8010dd2:	b29b      	uxth	r3, r3
 8010dd4:	e004      	b.n	8010de0 <Flash_Dsp_RD+0x6c>
 8010dd6:	bf00      	nop
 8010dd8:	20002890 	.word	0x20002890
 8010ddc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8010de0:	81fb      	strh	r3, [r7, #14]
	switch(RD_STATE)
 8010de2:	4b01      	ldr	r3, [pc, #4]	; (8010de8 <Flash_Dsp_RD+0x74>)
 8010de4:	785b      	ldrb	r3, [r3, #1]
 8010de6:	e001      	b.n	8010dec <Flash_Dsp_RD+0x78>
 8010de8:	20002890 	.word	0x20002890
 8010dec:	2bff      	cmp	r3, #255	; 0xff
 8010dee:	f200 8252 	bhi.w	8011296 <Flash_Dsp_RD+0x522>
 8010df2:	a201      	add	r2, pc, #4	; (adr r2, 8010df8 <Flash_Dsp_RD+0x84>)
 8010df4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010df8:	080111f9 	.word	0x080111f9
 8010dfc:	0801120d 	.word	0x0801120d
 8010e00:	080111f9 	.word	0x080111f9
 8010e04:	0801120d 	.word	0x0801120d
 8010e08:	080111f9 	.word	0x080111f9
 8010e0c:	0801120d 	.word	0x0801120d
 8010e10:	080111f9 	.word	0x080111f9
 8010e14:	0801120d 	.word	0x0801120d
 8010e18:	080111f9 	.word	0x080111f9
 8010e1c:	0801120d 	.word	0x0801120d
 8010e20:	080111f9 	.word	0x080111f9
 8010e24:	0801120d 	.word	0x0801120d
 8010e28:	080111f9 	.word	0x080111f9
 8010e2c:	0801120d 	.word	0x0801120d
 8010e30:	080111f9 	.word	0x080111f9
 8010e34:	0801120d 	.word	0x0801120d
 8010e38:	080111f9 	.word	0x080111f9
 8010e3c:	0801120d 	.word	0x0801120d
 8010e40:	080111f9 	.word	0x080111f9
 8010e44:	0801120d 	.word	0x0801120d
 8010e48:	080111f9 	.word	0x080111f9
 8010e4c:	0801120d 	.word	0x0801120d
 8010e50:	080111f9 	.word	0x080111f9
 8010e54:	0801120d 	.word	0x0801120d
 8010e58:	080111f9 	.word	0x080111f9
 8010e5c:	0801120d 	.word	0x0801120d
 8010e60:	080111f9 	.word	0x080111f9
 8010e64:	0801120d 	.word	0x0801120d
 8010e68:	080111f9 	.word	0x080111f9
 8010e6c:	0801120d 	.word	0x0801120d
 8010e70:	080111f9 	.word	0x080111f9
 8010e74:	0801120d 	.word	0x0801120d
 8010e78:	08011297 	.word	0x08011297
 8010e7c:	08011297 	.word	0x08011297
 8010e80:	08011297 	.word	0x08011297
 8010e84:	08011297 	.word	0x08011297
 8010e88:	08011297 	.word	0x08011297
 8010e8c:	08011297 	.word	0x08011297
 8010e90:	08011297 	.word	0x08011297
 8010e94:	08011297 	.word	0x08011297
 8010e98:	08011297 	.word	0x08011297
 8010e9c:	08011297 	.word	0x08011297
 8010ea0:	08011297 	.word	0x08011297
 8010ea4:	08011297 	.word	0x08011297
 8010ea8:	08011297 	.word	0x08011297
 8010eac:	08011297 	.word	0x08011297
 8010eb0:	08011297 	.word	0x08011297
 8010eb4:	08011297 	.word	0x08011297
 8010eb8:	08011297 	.word	0x08011297
 8010ebc:	08011297 	.word	0x08011297
 8010ec0:	08011297 	.word	0x08011297
 8010ec4:	08011297 	.word	0x08011297
 8010ec8:	08011297 	.word	0x08011297
 8010ecc:	08011297 	.word	0x08011297
 8010ed0:	08011297 	.word	0x08011297
 8010ed4:	08011297 	.word	0x08011297
 8010ed8:	08011297 	.word	0x08011297
 8010edc:	08011297 	.word	0x08011297
 8010ee0:	08011297 	.word	0x08011297
 8010ee4:	08011297 	.word	0x08011297
 8010ee8:	08011297 	.word	0x08011297
 8010eec:	08011297 	.word	0x08011297
 8010ef0:	08011297 	.word	0x08011297
 8010ef4:	08011297 	.word	0x08011297
 8010ef8:	08011297 	.word	0x08011297
 8010efc:	08011297 	.word	0x08011297
 8010f00:	08011297 	.word	0x08011297
 8010f04:	08011297 	.word	0x08011297
 8010f08:	08011297 	.word	0x08011297
 8010f0c:	08011297 	.word	0x08011297
 8010f10:	08011297 	.word	0x08011297
 8010f14:	08011297 	.word	0x08011297
 8010f18:	08011297 	.word	0x08011297
 8010f1c:	08011297 	.word	0x08011297
 8010f20:	08011297 	.word	0x08011297
 8010f24:	08011297 	.word	0x08011297
 8010f28:	08011297 	.word	0x08011297
 8010f2c:	08011297 	.word	0x08011297
 8010f30:	08011297 	.word	0x08011297
 8010f34:	08011297 	.word	0x08011297
 8010f38:	08011297 	.word	0x08011297
 8010f3c:	08011297 	.word	0x08011297
 8010f40:	08011297 	.word	0x08011297
 8010f44:	08011297 	.word	0x08011297
 8010f48:	08011297 	.word	0x08011297
 8010f4c:	08011297 	.word	0x08011297
 8010f50:	08011297 	.word	0x08011297
 8010f54:	08011297 	.word	0x08011297
 8010f58:	08011297 	.word	0x08011297
 8010f5c:	08011297 	.word	0x08011297
 8010f60:	08011297 	.word	0x08011297
 8010f64:	08011297 	.word	0x08011297
 8010f68:	08011297 	.word	0x08011297
 8010f6c:	08011297 	.word	0x08011297
 8010f70:	08011297 	.word	0x08011297
 8010f74:	08011297 	.word	0x08011297
 8010f78:	08011297 	.word	0x08011297
 8010f7c:	08011297 	.word	0x08011297
 8010f80:	08011297 	.word	0x08011297
 8010f84:	08011297 	.word	0x08011297
 8010f88:	08011297 	.word	0x08011297
 8010f8c:	08011297 	.word	0x08011297
 8010f90:	08011297 	.word	0x08011297
 8010f94:	08011297 	.word	0x08011297
 8010f98:	08011297 	.word	0x08011297
 8010f9c:	08011297 	.word	0x08011297
 8010fa0:	08011297 	.word	0x08011297
 8010fa4:	08011297 	.word	0x08011297
 8010fa8:	08011297 	.word	0x08011297
 8010fac:	08011297 	.word	0x08011297
 8010fb0:	08011297 	.word	0x08011297
 8010fb4:	08011297 	.word	0x08011297
 8010fb8:	08011297 	.word	0x08011297
 8010fbc:	08011297 	.word	0x08011297
 8010fc0:	08011297 	.word	0x08011297
 8010fc4:	08011297 	.word	0x08011297
 8010fc8:	08011297 	.word	0x08011297
 8010fcc:	08011297 	.word	0x08011297
 8010fd0:	08011297 	.word	0x08011297
 8010fd4:	08011297 	.word	0x08011297
 8010fd8:	08011297 	.word	0x08011297
 8010fdc:	08011297 	.word	0x08011297
 8010fe0:	08011297 	.word	0x08011297
 8010fe4:	08011297 	.word	0x08011297
 8010fe8:	08011297 	.word	0x08011297
 8010fec:	08011297 	.word	0x08011297
 8010ff0:	08011297 	.word	0x08011297
 8010ff4:	08011297 	.word	0x08011297
 8010ff8:	08011297 	.word	0x08011297
 8010ffc:	08011297 	.word	0x08011297
 8011000:	08011297 	.word	0x08011297
 8011004:	08011297 	.word	0x08011297
 8011008:	08011297 	.word	0x08011297
 801100c:	08011297 	.word	0x08011297
 8011010:	08011297 	.word	0x08011297
 8011014:	08011297 	.word	0x08011297
 8011018:	08011297 	.word	0x08011297
 801101c:	08011297 	.word	0x08011297
 8011020:	08011297 	.word	0x08011297
 8011024:	08011297 	.word	0x08011297
 8011028:	08011297 	.word	0x08011297
 801102c:	08011297 	.word	0x08011297
 8011030:	08011297 	.word	0x08011297
 8011034:	08011297 	.word	0x08011297
 8011038:	08011297 	.word	0x08011297
 801103c:	08011297 	.word	0x08011297
 8011040:	08011297 	.word	0x08011297
 8011044:	08011297 	.word	0x08011297
 8011048:	08011297 	.word	0x08011297
 801104c:	08011297 	.word	0x08011297
 8011050:	08011297 	.word	0x08011297
 8011054:	08011297 	.word	0x08011297
 8011058:	08011297 	.word	0x08011297
 801105c:	08011297 	.word	0x08011297
 8011060:	08011297 	.word	0x08011297
 8011064:	08011297 	.word	0x08011297
 8011068:	08011297 	.word	0x08011297
 801106c:	08011297 	.word	0x08011297
 8011070:	08011297 	.word	0x08011297
 8011074:	08011297 	.word	0x08011297
 8011078:	08011297 	.word	0x08011297
 801107c:	08011297 	.word	0x08011297
 8011080:	08011297 	.word	0x08011297
 8011084:	08011297 	.word	0x08011297
 8011088:	08011297 	.word	0x08011297
 801108c:	08011297 	.word	0x08011297
 8011090:	08011297 	.word	0x08011297
 8011094:	08011297 	.word	0x08011297
 8011098:	08011297 	.word	0x08011297
 801109c:	08011297 	.word	0x08011297
 80110a0:	08011297 	.word	0x08011297
 80110a4:	08011297 	.word	0x08011297
 80110a8:	08011297 	.word	0x08011297
 80110ac:	08011297 	.word	0x08011297
 80110b0:	08011297 	.word	0x08011297
 80110b4:	08011297 	.word	0x08011297
 80110b8:	08011297 	.word	0x08011297
 80110bc:	08011297 	.word	0x08011297
 80110c0:	08011297 	.word	0x08011297
 80110c4:	08011297 	.word	0x08011297
 80110c8:	08011297 	.word	0x08011297
 80110cc:	08011297 	.word	0x08011297
 80110d0:	08011297 	.word	0x08011297
 80110d4:	08011297 	.word	0x08011297
 80110d8:	08011297 	.word	0x08011297
 80110dc:	08011297 	.word	0x08011297
 80110e0:	08011297 	.word	0x08011297
 80110e4:	08011297 	.word	0x08011297
 80110e8:	08011297 	.word	0x08011297
 80110ec:	08011297 	.word	0x08011297
 80110f0:	08011297 	.word	0x08011297
 80110f4:	08011297 	.word	0x08011297
 80110f8:	08011297 	.word	0x08011297
 80110fc:	08011297 	.word	0x08011297
 8011100:	08011297 	.word	0x08011297
 8011104:	08011297 	.word	0x08011297
 8011108:	08011297 	.word	0x08011297
 801110c:	08011297 	.word	0x08011297
 8011110:	08011297 	.word	0x08011297
 8011114:	08011297 	.word	0x08011297
 8011118:	08011297 	.word	0x08011297
 801111c:	08011297 	.word	0x08011297
 8011120:	08011297 	.word	0x08011297
 8011124:	08011297 	.word	0x08011297
 8011128:	08011297 	.word	0x08011297
 801112c:	08011297 	.word	0x08011297
 8011130:	08011297 	.word	0x08011297
 8011134:	08011297 	.word	0x08011297
 8011138:	08011297 	.word	0x08011297
 801113c:	08011297 	.word	0x08011297
 8011140:	08011297 	.word	0x08011297
 8011144:	08011297 	.word	0x08011297
 8011148:	08011297 	.word	0x08011297
 801114c:	08011297 	.word	0x08011297
 8011150:	08011297 	.word	0x08011297
 8011154:	08011297 	.word	0x08011297
 8011158:	08011297 	.word	0x08011297
 801115c:	08011297 	.word	0x08011297
 8011160:	08011297 	.word	0x08011297
 8011164:	08011297 	.word	0x08011297
 8011168:	08011297 	.word	0x08011297
 801116c:	08011297 	.word	0x08011297
 8011170:	08011297 	.word	0x08011297
 8011174:	08011297 	.word	0x08011297
 8011178:	08011297 	.word	0x08011297
 801117c:	08011297 	.word	0x08011297
 8011180:	08011297 	.word	0x08011297
 8011184:	08011297 	.word	0x08011297
 8011188:	08011297 	.word	0x08011297
 801118c:	08011297 	.word	0x08011297
 8011190:	08011297 	.word	0x08011297
 8011194:	08011297 	.word	0x08011297
 8011198:	08011297 	.word	0x08011297
 801119c:	08011297 	.word	0x08011297
 80111a0:	08011297 	.word	0x08011297
 80111a4:	08011297 	.word	0x08011297
 80111a8:	08011297 	.word	0x08011297
 80111ac:	08011297 	.word	0x08011297
 80111b0:	08011297 	.word	0x08011297
 80111b4:	08011297 	.word	0x08011297
 80111b8:	08011297 	.word	0x08011297
 80111bc:	08011297 	.word	0x08011297
 80111c0:	08011297 	.word	0x08011297
 80111c4:	08011297 	.word	0x08011297
 80111c8:	08011297 	.word	0x08011297
 80111cc:	08011297 	.word	0x08011297
 80111d0:	08011297 	.word	0x08011297
 80111d4:	08011297 	.word	0x08011297
 80111d8:	08011297 	.word	0x08011297
 80111dc:	08011297 	.word	0x08011297
 80111e0:	08011297 	.word	0x08011297
 80111e4:	08011297 	.word	0x08011297
 80111e8:	08011297 	.word	0x08011297
 80111ec:	08011297 	.word	0x08011297
 80111f0:	08011297 	.word	0x08011297
 80111f4:	08011249 	.word	0x08011249
		case 22:
		case 24:
		case 26:
		case 28:
		case 30:
			Eprom_WR_Order(FLASH_WREN);
 80111f8:	2006      	movs	r0, #6
 80111fa:	f7ff fa43 	bl	8010684 <Eprom_WR_Order>
			RD_STATE++;
 80111fe:	4b29      	ldr	r3, [pc, #164]	; (80112a4 <Flash_Dsp_RD+0x530>)
 8011200:	785b      	ldrb	r3, [r3, #1]
 8011202:	3301      	adds	r3, #1
 8011204:	b2da      	uxtb	r2, r3
 8011206:	4b27      	ldr	r3, [pc, #156]	; (80112a4 <Flash_Dsp_RD+0x530>)
 8011208:	705a      	strb	r2, [r3, #1]
			break;
 801120a:	e045      	b.n	8011298 <Flash_Dsp_RD+0x524>
		case 23:
		case 25:
		case 27:
		case 29:
		case 31:
			Eprom_RD_Data(FLASH_READ,addr,u8data,Tx_Cnt);
 801120c:	89fb      	ldrh	r3, [r7, #14]
 801120e:	69fa      	ldr	r2, [r7, #28]
 8011210:	6939      	ldr	r1, [r7, #16]
 8011212:	2003      	movs	r0, #3
 8011214:	f7ff fa9c 	bl	8010750 <Eprom_RD_Data>
			if((RD_STATE/2+1) == (Cnt+255)/256)
 8011218:	4b22      	ldr	r3, [pc, #136]	; (80112a4 <Flash_Dsp_RD+0x530>)
 801121a:	785b      	ldrb	r3, [r3, #1]
 801121c:	085b      	lsrs	r3, r3, #1
 801121e:	b2db      	uxtb	r3, r3
 8011220:	1c5a      	adds	r2, r3, #1
 8011222:	88bb      	ldrh	r3, [r7, #4]
 8011224:	33ff      	adds	r3, #255	; 0xff
 8011226:	2b00      	cmp	r3, #0
 8011228:	da00      	bge.n	801122c <Flash_Dsp_RD+0x4b8>
 801122a:	33ff      	adds	r3, #255	; 0xff
 801122c:	121b      	asrs	r3, r3, #8
 801122e:	429a      	cmp	r2, r3
 8011230:	d103      	bne.n	801123a <Flash_Dsp_RD+0x4c6>
				RD_STATE = 0xFF;
 8011232:	4b1c      	ldr	r3, [pc, #112]	; (80112a4 <Flash_Dsp_RD+0x530>)
 8011234:	22ff      	movs	r2, #255	; 0xff
 8011236:	705a      	strb	r2, [r3, #1]
			else
				RD_STATE++;
			break;
 8011238:	e02e      	b.n	8011298 <Flash_Dsp_RD+0x524>
				RD_STATE++;
 801123a:	4b1a      	ldr	r3, [pc, #104]	; (80112a4 <Flash_Dsp_RD+0x530>)
 801123c:	785b      	ldrb	r3, [r3, #1]
 801123e:	3301      	adds	r3, #1
 8011240:	b2da      	uxtb	r2, r3
 8011242:	4b18      	ldr	r3, [pc, #96]	; (80112a4 <Flash_Dsp_RD+0x530>)
 8011244:	705a      	strb	r2, [r3, #1]
			break;
 8011246:	e027      	b.n	8011298 <Flash_Dsp_RD+0x524>
		case 0xFF:
			{
				SCH_U32 *CheckSum = (SCH_U32 *)data;
 8011248:	683b      	ldr	r3, [r7, #0]
 801124a:	60bb      	str	r3, [r7, #8]
				SCH_U32 checksum = 0x00000000;
 801124c:	2300      	movs	r3, #0
 801124e:	617b      	str	r3, [r7, #20]
				u8data = u8data+4;
 8011250:	69fb      	ldr	r3, [r7, #28]
 8011252:	3304      	adds	r3, #4
 8011254:	61fb      	str	r3, [r7, #28]
				for(index=0;index<(Cnt-4);index++)
 8011256:	2300      	movs	r3, #0
 8011258:	837b      	strh	r3, [r7, #26]
 801125a:	e00b      	b.n	8011274 <Flash_Dsp_RD+0x500>
				{
					checksum += *u8data;
 801125c:	69fb      	ldr	r3, [r7, #28]
 801125e:	781b      	ldrb	r3, [r3, #0]
 8011260:	461a      	mov	r2, r3
 8011262:	697b      	ldr	r3, [r7, #20]
 8011264:	4413      	add	r3, r2
 8011266:	617b      	str	r3, [r7, #20]
					u8data ++;
 8011268:	69fb      	ldr	r3, [r7, #28]
 801126a:	3301      	adds	r3, #1
 801126c:	61fb      	str	r3, [r7, #28]
				for(index=0;index<(Cnt-4);index++)
 801126e:	8b7b      	ldrh	r3, [r7, #26]
 8011270:	3301      	adds	r3, #1
 8011272:	837b      	strh	r3, [r7, #26]
 8011274:	8b7a      	ldrh	r2, [r7, #26]
 8011276:	88bb      	ldrh	r3, [r7, #4]
 8011278:	3b04      	subs	r3, #4
 801127a:	429a      	cmp	r2, r3
 801127c:	dbee      	blt.n	801125c <Flash_Dsp_RD+0x4e8>
				}
				RD_STATE = 0x00;
 801127e:	4b09      	ldr	r3, [pc, #36]	; (80112a4 <Flash_Dsp_RD+0x530>)
 8011280:	2200      	movs	r2, #0
 8011282:	705a      	strb	r2, [r3, #1]
				if(*CheckSum == checksum)
 8011284:	68bb      	ldr	r3, [r7, #8]
 8011286:	681b      	ldr	r3, [r3, #0]
 8011288:	697a      	ldr	r2, [r7, #20]
 801128a:	429a      	cmp	r2, r3
 801128c:	d101      	bne.n	8011292 <Flash_Dsp_RD+0x51e>
					return TRUE;
 801128e:	2301      	movs	r3, #1
 8011290:	e003      	b.n	801129a <Flash_Dsp_RD+0x526>
				else
					return FALSE;
 8011292:	2300      	movs	r3, #0
 8011294:	e001      	b.n	801129a <Flash_Dsp_RD+0x526>
			}
		default:break;
 8011296:	bf00      	nop
	}
	return FALSE;
 8011298:	2300      	movs	r3, #0
}
 801129a:	4618      	mov	r0, r3
 801129c:	3720      	adds	r7, #32
 801129e:	46bd      	mov	sp, r7
 80112a0:	bd80      	pop	{r7, pc}
 80112a2:	bf00      	nop
 80112a4:	20002890 	.word	0x20002890

080112a8 <TASK_Eeprom_Pro>:
	}
}


void TASK_Eeprom_Pro(void)
{
 80112a8:	b480      	push	{r7}
 80112aa:	af00      	add	r7, sp, #0
	
}
 80112ac:	bf00      	nop
 80112ae:	46bd      	mov	sp, r7
 80112b0:	bc80      	pop	{r7}
 80112b2:	4770      	bx	lr

080112b4 <LED_IO_Init>:
**  Created on	: 20180723
**  Description	:
**  Return		: 
********************************************************************************/
void LED_IO_Init(void)
{///===
 80112b4:	b480      	push	{r7}
 80112b6:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_LED_CTL, GPIO_PinOutput);
}
 80112b8:	bf00      	nop
 80112ba:	46bd      	mov	sp, r7
 80112bc:	bc80      	pop	{r7}
 80112be:	4770      	bx	lr

080112c0 <LED_Ctl>:
void LED_Ctl(SCH_BOOL OnOff)
{
 80112c0:	b480      	push	{r7}
 80112c2:	b083      	sub	sp, #12
 80112c4:	af00      	add	r7, sp, #0
 80112c6:	4603      	mov	r3, r0
 80112c8:	71fb      	strb	r3, [r7, #7]
	}
	else
	{
		TurnOff_LED;
	}
}
 80112ca:	bf00      	nop
 80112cc:	370c      	adds	r7, #12
 80112ce:	46bd      	mov	sp, r7
 80112d0:	bc80      	pop	{r7}
 80112d2:	4770      	bx	lr

080112d4 <TASK_LED_pro>:
**  Created on	: 20180723
**  Description	:100ms
**  Return		: 
********************************************************************************/
void TASK_LED_pro(void)
{
 80112d4:	b580      	push	{r7, lr}
 80112d6:	af00      	add	r7, sp, #0
	if(Get_SysPower_Flag)
 80112d8:	4b07      	ldr	r3, [pc, #28]	; (80112f8 <TASK_LED_pro+0x24>)
 80112da:	795b      	ldrb	r3, [r3, #5]
 80112dc:	f003 0308 	and.w	r3, r3, #8
 80112e0:	b2db      	uxtb	r3, r3
 80112e2:	2b00      	cmp	r3, #0
 80112e4:	d003      	beq.n	80112ee <TASK_LED_pro+0x1a>
	{
		LED_Ctl(ON);
 80112e6:	2001      	movs	r0, #1
 80112e8:	f7ff ffea 	bl	80112c0 <LED_Ctl>
	}
	else
	{
		LED_Ctl(OFF);
	}
}
 80112ec:	e002      	b.n	80112f4 <TASK_LED_pro+0x20>
		LED_Ctl(OFF);
 80112ee:	2000      	movs	r0, #0
 80112f0:	f7ff ffe6 	bl	80112c0 <LED_Ctl>
}
 80112f4:	bf00      	nop
 80112f6:	bd80      	pop	{r7, pc}
 80112f8:	200045a4 	.word	0x200045a4

080112fc <SysWakeUp_SetAlarm>:
{
	if(Get_RtcWorkStatus == ON)
	HAL_RTC_DeactivateAlarm(&hrtc,RTC_ALARM_A);
}
void SysWakeUp_SetAlarm(SCH_U8 index)
{
 80112fc:	b580      	push	{r7, lr}
 80112fe:	b082      	sub	sp, #8
 8011300:	af00      	add	r7, sp, #0
 8011302:	4603      	mov	r3, r0
 8011304:	71fb      	strb	r3, [r7, #7]

	if(Get_RtcWorkStatus == ON)
 8011306:	4b18      	ldr	r3, [pc, #96]	; (8011368 <SysWakeUp_SetAlarm+0x6c>)
 8011308:	799b      	ldrb	r3, [r3, #6]
 801130a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801130e:	b2db      	uxtb	r3, r3
 8011310:	2b00      	cmp	r3, #0
 8011312:	d024      	beq.n	801135e <SysWakeUp_SetAlarm+0x62>
	{
	    /*##-1- Configure the RTC Alarm peripheral #################################*/
	    /* Set Alarm to 00:00:00+index
	       RTC Alarm Generation: Alarm on Hours, Minutes and Seconds */
		HAL_RTC_GetTime(&hrtc, &stimestructure, RTC_FORMAT_BIN);
 8011314:	2200      	movs	r2, #0
 8011316:	4915      	ldr	r1, [pc, #84]	; (801136c <SysWakeUp_SetAlarm+0x70>)
 8011318:	4815      	ldr	r0, [pc, #84]	; (8011370 <SysWakeUp_SetAlarm+0x74>)
 801131a:	f7f4 fbe3 	bl	8005ae4 <HAL_RTC_GetTime>
		stimestructure.Seconds = stimestructure.Seconds+index;
 801131e:	4b13      	ldr	r3, [pc, #76]	; (801136c <SysWakeUp_SetAlarm+0x70>)
 8011320:	789a      	ldrb	r2, [r3, #2]
 8011322:	79fb      	ldrb	r3, [r7, #7]
 8011324:	4413      	add	r3, r2
 8011326:	b2da      	uxtb	r2, r3
 8011328:	4b10      	ldr	r3, [pc, #64]	; (801136c <SysWakeUp_SetAlarm+0x70>)
 801132a:	709a      	strb	r2, [r3, #2]
		
	    salarmstructure.Alarm = RTC_ALARM_A;
 801132c:	4b11      	ldr	r3, [pc, #68]	; (8011374 <SysWakeUp_SetAlarm+0x78>)
 801132e:	2200      	movs	r2, #0
 8011330:	605a      	str	r2, [r3, #4]
	    salarmstructure.AlarmTime.Hours = stimestructure.Hours;
 8011332:	4b0e      	ldr	r3, [pc, #56]	; (801136c <SysWakeUp_SetAlarm+0x70>)
 8011334:	781a      	ldrb	r2, [r3, #0]
 8011336:	4b0f      	ldr	r3, [pc, #60]	; (8011374 <SysWakeUp_SetAlarm+0x78>)
 8011338:	701a      	strb	r2, [r3, #0]
	    salarmstructure.AlarmTime.Minutes = stimestructure.Minutes;
 801133a:	4b0c      	ldr	r3, [pc, #48]	; (801136c <SysWakeUp_SetAlarm+0x70>)
 801133c:	785a      	ldrb	r2, [r3, #1]
 801133e:	4b0d      	ldr	r3, [pc, #52]	; (8011374 <SysWakeUp_SetAlarm+0x78>)
 8011340:	705a      	strb	r2, [r3, #1]
	    salarmstructure.AlarmTime.Seconds = stimestructure.Seconds;
 8011342:	4b0a      	ldr	r3, [pc, #40]	; (801136c <SysWakeUp_SetAlarm+0x70>)
 8011344:	789a      	ldrb	r2, [r3, #2]
 8011346:	4b0b      	ldr	r3, [pc, #44]	; (8011374 <SysWakeUp_SetAlarm+0x78>)
 8011348:	709a      	strb	r2, [r3, #2]

	    if(HAL_RTC_SetAlarm_IT(&hrtc,&salarmstructure,RTC_FORMAT_BCD) != HAL_OK)
 801134a:	2201      	movs	r2, #1
 801134c:	4909      	ldr	r1, [pc, #36]	; (8011374 <SysWakeUp_SetAlarm+0x78>)
 801134e:	4808      	ldr	r0, [pc, #32]	; (8011370 <SysWakeUp_SetAlarm+0x74>)
 8011350:	f7f4 fd56 	bl	8005e00 <HAL_RTC_SetAlarm_IT>
 8011354:	4603      	mov	r3, r0
 8011356:	2b00      	cmp	r3, #0
 8011358:	d001      	beq.n	801135e <SysWakeUp_SetAlarm+0x62>
	    {
	        /* Initialization Error */
	        Error_Handler();
 801135a:	f7f0 fa09 	bl	8001770 <Error_Handler>
	    }
		
	}
}
 801135e:	bf00      	nop
 8011360:	3708      	adds	r7, #8
 8011362:	46bd      	mov	sp, r7
 8011364:	bd80      	pop	{r7, pc}
 8011366:	bf00      	nop
 8011368:	200045a4 	.word	0x200045a4
 801136c:	20002984 	.word	0x20002984
 8011370:	200029a8 	.word	0x200029a8
 8011374:	2000297c 	.word	0x2000297c

08011378 <MUTE_IO_Init>:
**  Created on	: 20160909
**  Description	:
**  Return		: 
********************************************************************************/
void MUTE_IO_Init(void)
{///===
 8011378:	b480      	push	{r7}
 801137a:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_MUTE_CTL, GPIO_PinOutput);
}
 801137c:	bf00      	nop
 801137e:	46bd      	mov	sp, r7
 8011380:	bc80      	pop	{r7}
 8011382:	4770      	bx	lr

08011384 <MUTE_Ctl>:
void MUTE_Ctl(SCH_BOOL OnOff)
{
 8011384:	b580      	push	{r7, lr}
 8011386:	b082      	sub	sp, #8
 8011388:	af00      	add	r7, sp, #0
 801138a:	4603      	mov	r3, r0
 801138c:	71fb      	strb	r3, [r7, #7]
	if(OnOff == ON)
 801138e:	79fb      	ldrb	r3, [r7, #7]
 8011390:	2b01      	cmp	r3, #1
 8011392:	d10f      	bne.n	80113b4 <MUTE_Ctl+0x30>
	{
		TurnOn_MUTE;
		if(!Get_MUTE_Flag)
 8011394:	4b11      	ldr	r3, [pc, #68]	; (80113dc <MUTE_Ctl+0x58>)
 8011396:	795b      	ldrb	r3, [r3, #5]
 8011398:	f003 0320 	and.w	r3, r3, #32
 801139c:	b2db      	uxtb	r3, r3
 801139e:	2b00      	cmp	r3, #0
 80113a0:	d102      	bne.n	80113a8 <MUTE_Ctl+0x24>
			AmpMute(ON);
 80113a2:	2001      	movs	r0, #1
 80113a4:	f7fa fa3c 	bl	800b820 <AmpMute>
		Set_MUTE_Flag;
 80113a8:	4a0c      	ldr	r2, [pc, #48]	; (80113dc <MUTE_Ctl+0x58>)
 80113aa:	7953      	ldrb	r3, [r2, #5]
 80113ac:	f043 0320 	orr.w	r3, r3, #32
 80113b0:	7153      	strb	r3, [r2, #5]
		TurnOff_MUTE;
		if(Get_MUTE_Flag)
			AmpMute(OFF);
		Clr_MUTE_Flag;
	}
}
 80113b2:	e00e      	b.n	80113d2 <MUTE_Ctl+0x4e>
		if(Get_MUTE_Flag)
 80113b4:	4b09      	ldr	r3, [pc, #36]	; (80113dc <MUTE_Ctl+0x58>)
 80113b6:	795b      	ldrb	r3, [r3, #5]
 80113b8:	f003 0320 	and.w	r3, r3, #32
 80113bc:	b2db      	uxtb	r3, r3
 80113be:	2b00      	cmp	r3, #0
 80113c0:	d002      	beq.n	80113c8 <MUTE_Ctl+0x44>
			AmpMute(OFF);
 80113c2:	2000      	movs	r0, #0
 80113c4:	f7fa fa2c 	bl	800b820 <AmpMute>
		Clr_MUTE_Flag;
 80113c8:	4a04      	ldr	r2, [pc, #16]	; (80113dc <MUTE_Ctl+0x58>)
 80113ca:	7953      	ldrb	r3, [r2, #5]
 80113cc:	f36f 1345 	bfc	r3, #5, #1
 80113d0:	7153      	strb	r3, [r2, #5]
}
 80113d2:	bf00      	nop
 80113d4:	3708      	adds	r7, #8
 80113d6:	46bd      	mov	sp, r7
 80113d8:	bd80      	pop	{r7, pc}
 80113da:	bf00      	nop
 80113dc:	200045a4 	.word	0x200045a4

080113e0 <AudioMute>:
///==================================================================================================
MUTE_STATE Mute_State;
void AudioMute(MUTE_T MUTE_Type)
{
 80113e0:	b580      	push	{r7, lr}
 80113e2:	b082      	sub	sp, #8
 80113e4:	af00      	add	r7, sp, #0
 80113e6:	4603      	mov	r3, r0
 80113e8:	71fb      	strb	r3, [r7, #7]
	if(MUTE_Type==SOFTON)
 80113ea:	79fb      	ldrb	r3, [r7, #7]
 80113ec:	2b00      	cmp	r3, #0
 80113ee:	d00f      	beq.n	8011410 <AudioMute+0x30>
	{
		///AdjustVolumeStepper(SLOW_DOWN);
	}
	else if(MUTE_Type== SOFTOFF)
 80113f0:	79fb      	ldrb	r3, [r7, #7]
 80113f2:	2b01      	cmp	r3, #1
 80113f4:	d00c      	beq.n	8011410 <AudioMute+0x30>
	{
		///AdjustVolumeStepper(SLOW_UP);
	}	
	else if(MUTE_Type== HARDON)
 80113f6:	79fb      	ldrb	r3, [r7, #7]
 80113f8:	2b02      	cmp	r3, #2
 80113fa:	d103      	bne.n	8011404 <AudioMute+0x24>
	{
		MUTE_Ctl(ON);
 80113fc:	2001      	movs	r0, #1
 80113fe:	f7ff ffc1 	bl	8011384 <MUTE_Ctl>
	}
	else if(MUTE_Type==HARDOFF)
	{
		MUTE_Ctl(OFF);
	}
}
 8011402:	e005      	b.n	8011410 <AudioMute+0x30>
	else if(MUTE_Type==HARDOFF)
 8011404:	79fb      	ldrb	r3, [r7, #7]
 8011406:	2b03      	cmp	r3, #3
 8011408:	d102      	bne.n	8011410 <AudioMute+0x30>
		MUTE_Ctl(OFF);
 801140a:	2000      	movs	r0, #0
 801140c:	f7ff ffba 	bl	8011384 <MUTE_Ctl>
}
 8011410:	bf00      	nop
 8011412:	3708      	adds	r7, #8
 8011414:	46bd      	mov	sp, r7
 8011416:	bd80      	pop	{r7, pc}

08011418 <Hardware_Ver_Pro>:

Sys_Power_T SysPower;

#define HARDWARE_DET_AD     	 //ADC_CHANNEL_AD7
void Hardware_Ver_Pro(void)
{
 8011418:	b480      	push	{r7}
 801141a:	af00      	add	r7, sp, #0
	if(Sys.Hardware_Ver >= 0xF00)
 801141c:	4b07      	ldr	r3, [pc, #28]	; (801143c <Hardware_Ver_Pro+0x24>)
 801141e:	885b      	ldrh	r3, [r3, #2]
 8011420:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8011424:	d303      	bcc.n	801142e <Hardware_Ver_Pro+0x16>
	{
		Sys.Dsp_Hardware_Mode = 1;///1708
 8011426:	4b05      	ldr	r3, [pc, #20]	; (801143c <Hardware_Ver_Pro+0x24>)
 8011428:	2201      	movs	r2, #1
 801142a:	705a      	strb	r2, [r3, #1]
	}
	else
	{
		Sys.Dsp_Hardware_Mode = 0;///
	}
}
 801142c:	e002      	b.n	8011434 <Hardware_Ver_Pro+0x1c>
		Sys.Dsp_Hardware_Mode = 0;///
 801142e:	4b03      	ldr	r3, [pc, #12]	; (801143c <Hardware_Ver_Pro+0x24>)
 8011430:	2200      	movs	r2, #0
 8011432:	705a      	strb	r2, [r3, #1]
}
 8011434:	bf00      	nop
 8011436:	46bd      	mov	sp, r7
 8011438:	bc80      	pop	{r7}
 801143a:	4770      	bx	lr
 801143c:	200045a4 	.word	0x200045a4

08011440 <SystemPowerUp>:

void SystemPowerUp(void)
{
 8011440:	b580      	push	{r7, lr}
 8011442:	af00      	add	r7, sp, #0
	ClearAllModeMessage();
 8011444:	f001 f850 	bl	80124e8 <ClearAllModeMessage>
	GPIOInit();
 8011448:	f000 fd4c 	bl	8011ee4 <GPIOInit>
	AudioMute(HARDON);
 801144c:	2002      	movs	r0, #2
 801144e:	f7ff ffc7 	bl	80113e0 <AudioMute>
	DSP_RESET_HOLD;
	BT_RESET_HOLD;
	AD1938_RESET_HOLD;
	AD1978_RESET_HOLD;
	SYS_Power_Ctl(ON);
 8011452:	2001      	movs	r0, #1
 8011454:	f000 fd16 	bl	8011e84 <SYS_Power_Ctl>
	ACC_EN_Ctl(ON);
 8011458:	2001      	movs	r0, #1
 801145a:	f000 fd2d 	bl	8011eb8 <ACC_EN_Ctl>
	///TurnOn_REM_EN;
}
 801145e:	bf00      	nop
 8011460:	bd80      	pop	{r7, pc}
	...

08011464 <PowerOnSystemModule>:
void PowerOnSystemModule(void)
{
 8011464:	b580      	push	{r7, lr}
 8011466:	af00      	add	r7, sp, #0
	AMP_TURN_ON();
 8011468:	4b04      	ldr	r3, [pc, #16]	; (801147c <PowerOnSystemModule+0x18>)
 801146a:	2201      	movs	r2, #1
 801146c:	701a      	strb	r2, [r3, #0]
	Bsp_UART_Init();
 801146e:	f000 fc27 	bl	8011cc0 <Bsp_UART_Init>
	Bsp_ADC_Init();
 8011472:	f000 fc38 	bl	8011ce6 <Bsp_ADC_Init>
	DSP_RESET_RELEASE;
	BT_RESET_RELEASE;
	AD1938_RESET_RELEASE;
	AD1978_RESET_RELEASE;
}
 8011476:	bf00      	nop
 8011478:	bd80      	pop	{r7, pc}
 801147a:	bf00      	nop
 801147c:	20002e0c 	.word	0x20002e0c

08011480 <PowerOffSystemModule>:

void PowerOffSystemModule(void)
{
 8011480:	b580      	push	{r7, lr}
 8011482:	af00      	add	r7, sp, #0
	AudioMute(HARDON);
 8011484:	2002      	movs	r0, #2
 8011486:	f7ff ffab 	bl	80113e0 <AudioMute>
	///App_Dsp.DspPwrState = DSP_CLOSE;
}
 801148a:	bf00      	nop
 801148c:	bd80      	pop	{r7, pc}
	...

08011490 <EnterPowerOff>:
void EnterPowerOff(void)
{
 8011490:	b580      	push	{r7, lr}
 8011492:	af00      	add	r7, sp, #0
	AudioMute(HARDON);
 8011494:	2002      	movs	r0, #2
 8011496:	f7ff ffa3 	bl	80113e0 <AudioMute>
	AMP_TURN_OFF();
 801149a:	4b0c      	ldr	r3, [pc, #48]	; (80114cc <EnterPowerOff+0x3c>)
 801149c:	2204      	movs	r2, #4
 801149e:	701a      	strb	r2, [r3, #0]
	SYS_Power_Ctl(OFF);
 80114a0:	2000      	movs	r0, #0
 80114a2:	f000 fcef 	bl	8011e84 <SYS_Power_Ctl>
	ACC_EN_Ctl(OFF);
 80114a6:	2000      	movs	r0, #0
 80114a8:	f000 fd06 	bl	8011eb8 <ACC_EN_Ctl>
	DSP_RESET_HOLD;
	BT_RESET_HOLD;
	AD1938_RESET_HOLD;
	AD1978_RESET_HOLD;
	Clr_AppStartOk;
 80114ac:	4a08      	ldr	r2, [pc, #32]	; (80114d0 <EnterPowerOff+0x40>)
 80114ae:	7993      	ldrb	r3, [r2, #6]
 80114b0:	f36f 0300 	bfc	r3, #0, #1
 80114b4:	7193      	strb	r3, [r2, #6]
	DSP_OFF_FLAG = Get_DSP_OFF_Flag;
 80114b6:	4b06      	ldr	r3, [pc, #24]	; (80114d0 <EnterPowerOff+0x40>)
 80114b8:	799b      	ldrb	r3, [r3, #6]
 80114ba:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80114be:	b2db      	uxtb	r3, r3
 80114c0:	461a      	mov	r2, r3
 80114c2:	4b04      	ldr	r3, [pc, #16]	; (80114d4 <EnterPowerOff+0x44>)
 80114c4:	701a      	strb	r2, [r3, #0]
}
 80114c6:	bf00      	nop
 80114c8:	bd80      	pop	{r7, pc}
 80114ca:	bf00      	nop
 80114cc:	20002e0c 	.word	0x20002e0c
 80114d0:	200045a4 	.word	0x200045a4
 80114d4:	20002895 	.word	0x20002895

080114d8 <PowerMessage>:

void PowerMessage(void)
{
 80114d8:	b580      	push	{r7, lr}
 80114da:	b082      	sub	sp, #8
 80114dc:	af00      	add	r7, sp, #0
	MESSAGE pMsg;
	if(FALSE==GetMessage(POWER_MODULE,&pMsg))
 80114de:	1d3b      	adds	r3, r7, #4
 80114e0:	4619      	mov	r1, r3
 80114e2:	2000      	movs	r0, #0
 80114e4:	f000 ffd8 	bl	8012498 <GetMessage>
 80114e8:	4603      	mov	r3, r0
 80114ea:	2b00      	cmp	r3, #0
 80114ec:	d039      	beq.n	8011562 <PowerMessage+0x8a>
		return;
	switch(pMsg.ID)
 80114ee:	793b      	ldrb	r3, [r7, #4]
 80114f0:	2b01      	cmp	r3, #1
 80114f2:	d002      	beq.n	80114fa <PowerMessage+0x22>
 80114f4:	2b02      	cmp	r3, #2
 80114f6:	d013      	beq.n	8011520 <PowerMessage+0x48>
			}
			SysPower.Power_Timer = 0;
			PowerOffSystemModule();
			///PostMessage(ARM_MODULE, M2A_SYS_CMD, M2A_POWER);
			break;
		default:break;
 80114f8:	e038      	b.n	801156c <PowerMessage+0x94>
			SysPower.bk_PowerOffReason=SysPower.PowerOffReason;
 80114fa:	4b1e      	ldr	r3, [pc, #120]	; (8011574 <PowerMessage+0x9c>)
 80114fc:	789a      	ldrb	r2, [r3, #2]
 80114fe:	4b1d      	ldr	r3, [pc, #116]	; (8011574 <PowerMessage+0x9c>)
 8011500:	705a      	strb	r2, [r3, #1]
			SysPower.PowerOffReason=POWER_ON;
 8011502:	4b1c      	ldr	r3, [pc, #112]	; (8011574 <PowerMessage+0x9c>)
 8011504:	2201      	movs	r2, #1
 8011506:	709a      	strb	r2, [r3, #2]
			SysPower.nPowerState=POWER_ON_DELAY;
 8011508:	4b1a      	ldr	r3, [pc, #104]	; (8011574 <PowerMessage+0x9c>)
 801150a:	2201      	movs	r2, #1
 801150c:	701a      	strb	r2, [r3, #0]
			SysPower.Power_Timer=0;
 801150e:	4b19      	ldr	r3, [pc, #100]	; (8011574 <PowerMessage+0x9c>)
 8011510:	2200      	movs	r2, #0
 8011512:	809a      	strh	r2, [r3, #4]
			AudioMute(HARDON);
 8011514:	2002      	movs	r0, #2
 8011516:	f7ff ff63 	bl	80113e0 <AudioMute>
			ClearAllModeMessage();
 801151a:	f000 ffe5 	bl	80124e8 <ClearAllModeMessage>
			break;
 801151e:	e025      	b.n	801156c <PowerMessage+0x94>
			SysPower.PowerOffReason = (POWEROFFREASON)pMsg.prm;
 8011520:	88fb      	ldrh	r3, [r7, #6]
 8011522:	b2da      	uxtb	r2, r3
 8011524:	4b13      	ldr	r3, [pc, #76]	; (8011574 <PowerMessage+0x9c>)
 8011526:	709a      	strb	r2, [r3, #2]
			if(SysPower.PowerOffReason==POWEROFF_FROM_START)
 8011528:	4b12      	ldr	r3, [pc, #72]	; (8011574 <PowerMessage+0x9c>)
 801152a:	789b      	ldrb	r3, [r3, #2]
 801152c:	2b04      	cmp	r3, #4
 801152e:	d107      	bne.n	8011540 <PowerMessage+0x68>
				if(SysPower.nPowerState>=POWER_CLOSE_SCREEN)
 8011530:	4b10      	ldr	r3, [pc, #64]	; (8011574 <PowerMessage+0x9c>)
 8011532:	781b      	ldrb	r3, [r3, #0]
 8011534:	2b06      	cmp	r3, #6
 8011536:	d816      	bhi.n	8011566 <PowerMessage+0x8e>
				SysPower.nPowerState=POWER_ACCOFF;
 8011538:	4b0e      	ldr	r3, [pc, #56]	; (8011574 <PowerMessage+0x9c>)
 801153a:	220a      	movs	r2, #10
 801153c:	701a      	strb	r2, [r3, #0]
 801153e:	e00a      	b.n	8011556 <PowerMessage+0x7e>
			else if(SysPower.PowerOffReason==POWEROFF_FROM_VOLTAGE)
 8011540:	4b0c      	ldr	r3, [pc, #48]	; (8011574 <PowerMessage+0x9c>)
 8011542:	789b      	ldrb	r3, [r3, #2]
 8011544:	2b03      	cmp	r3, #3
 8011546:	d106      	bne.n	8011556 <PowerMessage+0x7e>
				if(SysPower.nPowerState>=POWER_CLOSE_SCREEN)
 8011548:	4b0a      	ldr	r3, [pc, #40]	; (8011574 <PowerMessage+0x9c>)
 801154a:	781b      	ldrb	r3, [r3, #0]
 801154c:	2b06      	cmp	r3, #6
 801154e:	d80c      	bhi.n	801156a <PowerMessage+0x92>
				SysPower.nPowerState=POWER_CLOSE_SCREEN;
 8011550:	4b08      	ldr	r3, [pc, #32]	; (8011574 <PowerMessage+0x9c>)
 8011552:	2207      	movs	r2, #7
 8011554:	701a      	strb	r2, [r3, #0]
			SysPower.Power_Timer = 0;
 8011556:	4b07      	ldr	r3, [pc, #28]	; (8011574 <PowerMessage+0x9c>)
 8011558:	2200      	movs	r2, #0
 801155a:	809a      	strh	r2, [r3, #4]
			PowerOffSystemModule();
 801155c:	f7ff ff90 	bl	8011480 <PowerOffSystemModule>
			break;
 8011560:	e004      	b.n	801156c <PowerMessage+0x94>
		return;
 8011562:	bf00      	nop
 8011564:	e002      	b.n	801156c <PowerMessage+0x94>
					break;
 8011566:	bf00      	nop
 8011568:	e000      	b.n	801156c <PowerMessage+0x94>
					break;
 801156a:	bf00      	nop
	}
}
 801156c:	3708      	adds	r7, #8
 801156e:	46bd      	mov	sp, r7
 8011570:	bd80      	pop	{r7, pc}
 8011572:	bf00      	nop
 8011574:	20003e80 	.word	0x20003e80

08011578 <TASK_Power_Pro>:

void TASK_Power_Pro(void)
{
 8011578:	b580      	push	{r7, lr}
 801157a:	af00      	add	r7, sp, #0
	PowerMessage();
 801157c:	f7ff ffac 	bl	80114d8 <PowerMessage>
	SysPower.Power_Timer++;
 8011580:	4bab      	ldr	r3, [pc, #684]	; (8011830 <TASK_Power_Pro+0x2b8>)
 8011582:	889b      	ldrh	r3, [r3, #4]
 8011584:	3301      	adds	r3, #1
 8011586:	b29a      	uxth	r2, r3
 8011588:	4ba9      	ldr	r3, [pc, #676]	; (8011830 <TASK_Power_Pro+0x2b8>)
 801158a:	809a      	strh	r2, [r3, #4]
	switch(SysPower.nPowerState)
 801158c:	4ba8      	ldr	r3, [pc, #672]	; (8011830 <TASK_Power_Pro+0x2b8>)
 801158e:	781b      	ldrb	r3, [r3, #0]
 8011590:	2b0c      	cmp	r3, #12
 8011592:	f200 8135 	bhi.w	8011800 <TASK_Power_Pro+0x288>
 8011596:	a201      	add	r2, pc, #4	; (adr r2, 801159c <TASK_Power_Pro+0x24>)
 8011598:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801159c:	080115d1 	.word	0x080115d1
 80115a0:	08011625 	.word	0x08011625
 80115a4:	08011637 	.word	0x08011637
 80115a8:	0801164f 	.word	0x0801164f
 80115ac:	0801166b 	.word	0x0801166b
 80115b0:	08011695 	.word	0x08011695
 80115b4:	08011801 	.word	0x08011801
 80115b8:	080116c5 	.word	0x080116c5
 80115bc:	080116e1 	.word	0x080116e1
 80115c0:	08011705 	.word	0x08011705
 80115c4:	0801176f 	.word	0x0801176f
 80115c8:	080117bd 	.word	0x080117bd
 80115cc:	080117eb 	.word	0x080117eb
	{
		case POWER_ON_START:
			if(SysPower.Power_Timer>=T40MS_8)
 80115d0:	4b97      	ldr	r3, [pc, #604]	; (8011830 <TASK_Power_Pro+0x2b8>)
 80115d2:	889b      	ldrh	r3, [r3, #4]
 80115d4:	2b04      	cmp	r3, #4
 80115d6:	f240 8115 	bls.w	8011804 <TASK_Power_Pro+0x28c>
			{
				if(Get_START_Flag&&!Get_VolErr_Flag)
 80115da:	4b96      	ldr	r3, [pc, #600]	; (8011834 <TASK_Power_Pro+0x2bc>)
 80115dc:	799b      	ldrb	r3, [r3, #6]
 80115de:	f003 0320 	and.w	r3, r3, #32
 80115e2:	b2db      	uxtb	r3, r3
 80115e4:	2b00      	cmp	r3, #0
 80115e6:	d00c      	beq.n	8011602 <TASK_Power_Pro+0x8a>
 80115e8:	4b92      	ldr	r3, [pc, #584]	; (8011834 <TASK_Power_Pro+0x2bc>)
 80115ea:	795b      	ldrb	r3, [r3, #5]
 80115ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80115f0:	b2db      	uxtb	r3, r3
 80115f2:	2b00      	cmp	r3, #0
 80115f4:	d105      	bne.n	8011602 <TASK_Power_Pro+0x8a>
				{
					PostMessage(POWER_MODULE,EVT_POWER_ON,0);  
 80115f6:	2200      	movs	r2, #0
 80115f8:	2101      	movs	r1, #1
 80115fa:	2000      	movs	r0, #0
 80115fc:	f000 ff24 	bl	8012448 <PostMessage>
						SysPower.PowerOffReason=POWEROFF_FROM_VOLTAGE;
					SysPower.nPowerState=POWER_OFF_DELAY;
					SysPower.Power_Timer=0;  
				}
			}
			break;
 8011600:	e100      	b.n	8011804 <TASK_Power_Pro+0x28c>
					if(Get_VolErr_Flag)
 8011602:	4b8c      	ldr	r3, [pc, #560]	; (8011834 <TASK_Power_Pro+0x2bc>)
 8011604:	795b      	ldrb	r3, [r3, #5]
 8011606:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801160a:	b2db      	uxtb	r3, r3
 801160c:	2b00      	cmp	r3, #0
 801160e:	d002      	beq.n	8011616 <TASK_Power_Pro+0x9e>
						SysPower.PowerOffReason=POWEROFF_FROM_VOLTAGE;
 8011610:	4b87      	ldr	r3, [pc, #540]	; (8011830 <TASK_Power_Pro+0x2b8>)
 8011612:	2203      	movs	r2, #3
 8011614:	709a      	strb	r2, [r3, #2]
					SysPower.nPowerState=POWER_OFF_DELAY;
 8011616:	4b86      	ldr	r3, [pc, #536]	; (8011830 <TASK_Power_Pro+0x2b8>)
 8011618:	2208      	movs	r2, #8
 801161a:	701a      	strb	r2, [r3, #0]
					SysPower.Power_Timer=0;  
 801161c:	4b84      	ldr	r3, [pc, #528]	; (8011830 <TASK_Power_Pro+0x2b8>)
 801161e:	2200      	movs	r2, #0
 8011620:	809a      	strh	r2, [r3, #4]
			break;
 8011622:	e0ef      	b.n	8011804 <TASK_Power_Pro+0x28c>
		case POWER_ON_DELAY:
			SysPower.nPowerState=POWER_ARM_RESET;
 8011624:	4b82      	ldr	r3, [pc, #520]	; (8011830 <TASK_Power_Pro+0x2b8>)
 8011626:	2202      	movs	r2, #2
 8011628:	701a      	strb	r2, [r3, #0]
			SysPower.Power_Timer=0;             			
 801162a:	4b81      	ldr	r3, [pc, #516]	; (8011830 <TASK_Power_Pro+0x2b8>)
 801162c:	2200      	movs	r2, #0
 801162e:	809a      	strh	r2, [r3, #4]
			SystemPowerUp();
 8011630:	f7ff ff06 	bl	8011440 <SystemPowerUp>
			break;
 8011634:	e0f9      	b.n	801182a <TASK_Power_Pro+0x2b2>
		case POWER_ARM_RESET:
			if(SysPower.Power_Timer>=T96MS_8)
 8011636:	4b7e      	ldr	r3, [pc, #504]	; (8011830 <TASK_Power_Pro+0x2b8>)
 8011638:	889b      	ldrh	r3, [r3, #4]
 801163a:	2b0b      	cmp	r3, #11
 801163c:	f240 80e4 	bls.w	8011808 <TASK_Power_Pro+0x290>
			{
				DSP_RESET_HOLD;
				BT_RESET_HOLD;
				AD1938_RESET_HOLD;
				AD1978_RESET_HOLD;
				SysPower.nPowerState = POWER_VAR_RECOVER;
 8011640:	4b7b      	ldr	r3, [pc, #492]	; (8011830 <TASK_Power_Pro+0x2b8>)
 8011642:	2203      	movs	r2, #3
 8011644:	701a      	strb	r2, [r3, #0]
				SysPower.Power_Timer=0;
 8011646:	4b7a      	ldr	r3, [pc, #488]	; (8011830 <TASK_Power_Pro+0x2b8>)
 8011648:	2200      	movs	r2, #0
 801164a:	809a      	strh	r2, [r3, #4]
			}
			break;
 801164c:	e0dc      	b.n	8011808 <TASK_Power_Pro+0x290>
		case POWER_VAR_RECOVER:
			if(SysPower.Power_Timer>=T480MS_8)
 801164e:	4b78      	ldr	r3, [pc, #480]	; (8011830 <TASK_Power_Pro+0x2b8>)
 8011650:	889b      	ldrh	r3, [r3, #4]
 8011652:	2b3b      	cmp	r3, #59	; 0x3b
 8011654:	f240 80da 	bls.w	801180c <TASK_Power_Pro+0x294>
			{
				SysPower.Power_Timer=0;
 8011658:	4b75      	ldr	r3, [pc, #468]	; (8011830 <TASK_Power_Pro+0x2b8>)
 801165a:	2200      	movs	r2, #0
 801165c:	809a      	strh	r2, [r3, #4]
				SysPower.nPowerState=POWER_TFT_POWER_ON;			       
 801165e:	4b74      	ldr	r3, [pc, #464]	; (8011830 <TASK_Power_Pro+0x2b8>)
 8011660:	2204      	movs	r2, #4
 8011662:	701a      	strb	r2, [r3, #0]
				PowerOnSystemModule();
 8011664:	f7ff fefe 	bl	8011464 <PowerOnSystemModule>
			}
			break;
 8011668:	e0d0      	b.n	801180c <TASK_Power_Pro+0x294>
		case POWER_TFT_POWER_ON:
			if(SysPower.Power_Timer>=T96MS_8)
 801166a:	4b71      	ldr	r3, [pc, #452]	; (8011830 <TASK_Power_Pro+0x2b8>)
 801166c:	889b      	ldrh	r3, [r3, #4]
 801166e:	2b0b      	cmp	r3, #11
 8011670:	f240 80ce 	bls.w	8011810 <TASK_Power_Pro+0x298>
			{
			
				SysPower.Power_Timer=0;				
 8011674:	4b6e      	ldr	r3, [pc, #440]	; (8011830 <TASK_Power_Pro+0x2b8>)
 8011676:	2200      	movs	r2, #0
 8011678:	809a      	strh	r2, [r3, #4]
				App_Dsp.DspPwrState = DSP_POWER_EN;
 801167a:	4b6f      	ldr	r3, [pc, #444]	; (8011838 <TASK_Power_Pro+0x2c0>)
 801167c:	2201      	movs	r2, #1
 801167e:	f883 2df0 	strb.w	r2, [r3, #3568]	; 0xdf0
				SysPower.PowerOffReason=POWER_ON;/**/
 8011682:	4b6b      	ldr	r3, [pc, #428]	; (8011830 <TASK_Power_Pro+0x2b8>)
 8011684:	2201      	movs	r2, #1
 8011686:	709a      	strb	r2, [r3, #2]
				SysPower.nPowerState=POWER_SECURITY_CODE;
 8011688:	4b69      	ldr	r3, [pc, #420]	; (8011830 <TASK_Power_Pro+0x2b8>)
 801168a:	2205      	movs	r2, #5
 801168c:	701a      	strb	r2, [r3, #0]
				//ADC_GetData(HARDWARE_DET_AD,&Sys.Hardware_Ver);
				Hardware_Ver_Pro();
 801168e:	f7ff fec3 	bl	8011418 <Hardware_Ver_Pro>
			}
			break;
 8011692:	e0bd      	b.n	8011810 <TASK_Power_Pro+0x298>
		case POWER_SECURITY_CODE:
			if(App_Dsp.DspPwrState == DSP_NORMAL&&SysPower.Power_Timer>=T4S_8)
 8011694:	4b68      	ldr	r3, [pc, #416]	; (8011838 <TASK_Power_Pro+0x2c0>)
 8011696:	f893 3df0 	ldrb.w	r3, [r3, #3568]	; 0xdf0
 801169a:	2b03      	cmp	r3, #3
 801169c:	f040 80ba 	bne.w	8011814 <TASK_Power_Pro+0x29c>
 80116a0:	4b63      	ldr	r3, [pc, #396]	; (8011830 <TASK_Power_Pro+0x2b8>)
 80116a2:	889b      	ldrh	r3, [r3, #4]
 80116a4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80116a8:	f0c0 80b4 	bcc.w	8011814 <TASK_Power_Pro+0x29c>
			{
				AudioMute(HARDOFF);
 80116ac:	2003      	movs	r0, #3
 80116ae:	f7ff fe97 	bl	80113e0 <AudioMute>
				Set_AppStartOk;
 80116b2:	4a60      	ldr	r2, [pc, #384]	; (8011834 <TASK_Power_Pro+0x2bc>)
 80116b4:	7993      	ldrb	r3, [r2, #6]
 80116b6:	f043 0301 	orr.w	r3, r3, #1
 80116ba:	7193      	strb	r3, [r2, #6]
				//UartTxData(SCH_Uart_BT,BT_NAME_SET,sizeof(BT_NAME_SET));
				
				SysPower.nPowerState=POWER_NORMAL_RUN;
 80116bc:	4b5c      	ldr	r3, [pc, #368]	; (8011830 <TASK_Power_Pro+0x2b8>)
 80116be:	2206      	movs	r2, #6
 80116c0:	701a      	strb	r2, [r3, #0]
				Printf("PowerState = POWER_NORMAL_RUN \n");
			}
			break;
 80116c2:	e0a7      	b.n	8011814 <TASK_Power_Pro+0x29c>
		case POWER_NORMAL_RUN:
			break;
		case POWER_CLOSE_SCREEN:
			TurnOff_REM_EN;
			if(SysPower.Power_Timer>=T480MS_8)
 80116c4:	4b5a      	ldr	r3, [pc, #360]	; (8011830 <TASK_Power_Pro+0x2b8>)
 80116c6:	889b      	ldrh	r3, [r3, #4]
 80116c8:	2b3b      	cmp	r3, #59	; 0x3b
 80116ca:	f240 80a5 	bls.w	8011818 <TASK_Power_Pro+0x2a0>
			{
				EnterPowerOff();
 80116ce:	f7ff fedf 	bl	8011490 <EnterPowerOff>
				SysPower.Power_Timer=0;
 80116d2:	4b57      	ldr	r3, [pc, #348]	; (8011830 <TASK_Power_Pro+0x2b8>)
 80116d4:	2200      	movs	r2, #0
 80116d6:	809a      	strh	r2, [r3, #4]
				SysPower.nPowerState=POWER_OFF_DELAY;
 80116d8:	4b55      	ldr	r3, [pc, #340]	; (8011830 <TASK_Power_Pro+0x2b8>)
 80116da:	2208      	movs	r2, #8
 80116dc:	701a      	strb	r2, [r3, #0]
			}
			break;
 80116de:	e09b      	b.n	8011818 <TASK_Power_Pro+0x2a0>
		case POWER_OFF_DELAY:
			if(Get_START_Flag)
 80116e0:	4b54      	ldr	r3, [pc, #336]	; (8011834 <TASK_Power_Pro+0x2bc>)
 80116e2:	799b      	ldrb	r3, [r3, #6]
 80116e4:	f003 0320 	and.w	r3, r3, #32
 80116e8:	b2db      	uxtb	r3, r3
 80116ea:	2b00      	cmp	r3, #0
 80116ec:	d003      	beq.n	80116f6 <TASK_Power_Pro+0x17e>
				SysPower.nPowerState=POWER_SYSTEM_STANDBY;
 80116ee:	4b50      	ldr	r3, [pc, #320]	; (8011830 <TASK_Power_Pro+0x2b8>)
 80116f0:	2209      	movs	r2, #9
 80116f2:	701a      	strb	r2, [r3, #0]
 80116f4:	e002      	b.n	80116fc <TASK_Power_Pro+0x184>
			else
				SysPower.nPowerState=POWER_ACCOFF;
 80116f6:	4b4e      	ldr	r3, [pc, #312]	; (8011830 <TASK_Power_Pro+0x2b8>)
 80116f8:	220a      	movs	r2, #10
 80116fa:	701a      	strb	r2, [r3, #0]
			SysPower.Power_Timer=0;
 80116fc:	4b4c      	ldr	r3, [pc, #304]	; (8011830 <TASK_Power_Pro+0x2b8>)
 80116fe:	2200      	movs	r2, #0
 8011700:	809a      	strh	r2, [r3, #4]
			break;
 8011702:	e092      	b.n	801182a <TASK_Power_Pro+0x2b2>
		case POWER_SYSTEM_STANDBY:
			if(SysPower.Power_Timer >= T1S_8)
 8011704:	4b4a      	ldr	r3, [pc, #296]	; (8011830 <TASK_Power_Pro+0x2b8>)
 8011706:	889b      	ldrh	r3, [r3, #4]
 8011708:	2b7c      	cmp	r3, #124	; 0x7c
 801170a:	f240 8087 	bls.w	801181c <TASK_Power_Pro+0x2a4>
			{
				if(Get_SLEEP_Mode)
 801170e:	4b49      	ldr	r3, [pc, #292]	; (8011834 <TASK_Power_Pro+0x2bc>)
 8011710:	791b      	ldrb	r3, [r3, #4]
 8011712:	f003 0301 	and.w	r3, r3, #1
 8011716:	b2db      	uxtb	r3, r3
 8011718:	2b00      	cmp	r3, #0
 801171a:	d17f      	bne.n	801181c <TASK_Power_Pro+0x2a4>
				{
				
				}
				else if(Get_START_Flag&&!Get_VolErr_Flag)
 801171c:	4b45      	ldr	r3, [pc, #276]	; (8011834 <TASK_Power_Pro+0x2bc>)
 801171e:	799b      	ldrb	r3, [r3, #6]
 8011720:	f003 0320 	and.w	r3, r3, #32
 8011724:	b2db      	uxtb	r3, r3
 8011726:	2b00      	cmp	r3, #0
 8011728:	d00c      	beq.n	8011744 <TASK_Power_Pro+0x1cc>
 801172a:	4b42      	ldr	r3, [pc, #264]	; (8011834 <TASK_Power_Pro+0x2bc>)
 801172c:	795b      	ldrb	r3, [r3, #5]
 801172e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011732:	b2db      	uxtb	r3, r3
 8011734:	2b00      	cmp	r3, #0
 8011736:	d105      	bne.n	8011744 <TASK_Power_Pro+0x1cc>
				{
					PostMessage(POWER_MODULE,EVT_POWER_ON,0);  
 8011738:	2200      	movs	r2, #0
 801173a:	2101      	movs	r1, #1
 801173c:	2000      	movs	r0, #0
 801173e:	f000 fe83 	bl	8012448 <PostMessage>
				{
					SysPower.nPowerState=POWER_ACCOFF;
					SysPower.Power_Timer = 0;
				}
			}
			break;
 8011742:	e06b      	b.n	801181c <TASK_Power_Pro+0x2a4>
				else if(!Get_START_Flag&&!Get_VolErr_Flag)
 8011744:	4b3b      	ldr	r3, [pc, #236]	; (8011834 <TASK_Power_Pro+0x2bc>)
 8011746:	799b      	ldrb	r3, [r3, #6]
 8011748:	f003 0320 	and.w	r3, r3, #32
 801174c:	b2db      	uxtb	r3, r3
 801174e:	2b00      	cmp	r3, #0
 8011750:	d164      	bne.n	801181c <TASK_Power_Pro+0x2a4>
 8011752:	4b38      	ldr	r3, [pc, #224]	; (8011834 <TASK_Power_Pro+0x2bc>)
 8011754:	795b      	ldrb	r3, [r3, #5]
 8011756:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801175a:	b2db      	uxtb	r3, r3
 801175c:	2b00      	cmp	r3, #0
 801175e:	d15d      	bne.n	801181c <TASK_Power_Pro+0x2a4>
					SysPower.nPowerState=POWER_ACCOFF;
 8011760:	4b33      	ldr	r3, [pc, #204]	; (8011830 <TASK_Power_Pro+0x2b8>)
 8011762:	220a      	movs	r2, #10
 8011764:	701a      	strb	r2, [r3, #0]
					SysPower.Power_Timer = 0;
 8011766:	4b32      	ldr	r3, [pc, #200]	; (8011830 <TASK_Power_Pro+0x2b8>)
 8011768:	2200      	movs	r2, #0
 801176a:	809a      	strh	r2, [r3, #4]
			break;
 801176c:	e056      	b.n	801181c <TASK_Power_Pro+0x2a4>
		case POWER_ACCOFF:
			if(SysPower.Power_Timer >= T3S_8)
			{
				TurnOff_REM_EN;
			}
			if(SysPower.Power_Timer >= T5S_8)
 801176e:	4b30      	ldr	r3, [pc, #192]	; (8011830 <TASK_Power_Pro+0x2b8>)
 8011770:	889b      	ldrh	r3, [r3, #4]
 8011772:	f5b3 7f1c 	cmp.w	r3, #624	; 0x270
 8011776:	d908      	bls.n	801178a <TASK_Power_Pro+0x212>
			{            
				EnterPowerOff();
 8011778:	f7ff fe8a 	bl	8011490 <EnterPowerOff>
				SysPower.nPowerState=POWER_ACCOFF2;
 801177c:	4b2c      	ldr	r3, [pc, #176]	; (8011830 <TASK_Power_Pro+0x2b8>)
 801177e:	220b      	movs	r2, #11
 8011780:	701a      	strb	r2, [r3, #0]
				SysPower.Power_Timer=0;
 8011782:	4b2b      	ldr	r3, [pc, #172]	; (8011830 <TASK_Power_Pro+0x2b8>)
 8011784:	2200      	movs	r2, #0
 8011786:	809a      	strh	r2, [r3, #4]
					SysPower.nPowerState=POWER_SECURITY_CODE;
				else
					SysPower.nPowerState=POWER_ON_DELAY;
				SysPower.Power_Timer=0;
			}
			break;
 8011788:	e04a      	b.n	8011820 <TASK_Power_Pro+0x2a8>
			else if(Get_START_Flag)////
 801178a:	4b2a      	ldr	r3, [pc, #168]	; (8011834 <TASK_Power_Pro+0x2bc>)
 801178c:	799b      	ldrb	r3, [r3, #6]
 801178e:	f003 0320 	and.w	r3, r3, #32
 8011792:	b2db      	uxtb	r3, r3
 8011794:	2b00      	cmp	r3, #0
 8011796:	d043      	beq.n	8011820 <TASK_Power_Pro+0x2a8>
				if(Get_AppStartOk)
 8011798:	4b26      	ldr	r3, [pc, #152]	; (8011834 <TASK_Power_Pro+0x2bc>)
 801179a:	799b      	ldrb	r3, [r3, #6]
 801179c:	f003 0301 	and.w	r3, r3, #1
 80117a0:	b2db      	uxtb	r3, r3
 80117a2:	2b00      	cmp	r3, #0
 80117a4:	d003      	beq.n	80117ae <TASK_Power_Pro+0x236>
					SysPower.nPowerState=POWER_SECURITY_CODE;
 80117a6:	4b22      	ldr	r3, [pc, #136]	; (8011830 <TASK_Power_Pro+0x2b8>)
 80117a8:	2205      	movs	r2, #5
 80117aa:	701a      	strb	r2, [r3, #0]
 80117ac:	e002      	b.n	80117b4 <TASK_Power_Pro+0x23c>
					SysPower.nPowerState=POWER_ON_DELAY;
 80117ae:	4b20      	ldr	r3, [pc, #128]	; (8011830 <TASK_Power_Pro+0x2b8>)
 80117b0:	2201      	movs	r2, #1
 80117b2:	701a      	strb	r2, [r3, #0]
				SysPower.Power_Timer=0;
 80117b4:	4b1e      	ldr	r3, [pc, #120]	; (8011830 <TASK_Power_Pro+0x2b8>)
 80117b6:	2200      	movs	r2, #0
 80117b8:	809a      	strh	r2, [r3, #4]
			break;
 80117ba:	e031      	b.n	8011820 <TASK_Power_Pro+0x2a8>
		case POWER_ACCOFF2:
			if(SysPower.Power_Timer >= T240MS_8)
 80117bc:	4b1c      	ldr	r3, [pc, #112]	; (8011830 <TASK_Power_Pro+0x2b8>)
 80117be:	889b      	ldrh	r3, [r3, #4]
 80117c0:	2b1d      	cmp	r3, #29
 80117c2:	d92f      	bls.n	8011824 <TASK_Power_Pro+0x2ac>
			{
				SysPower.Power_Timer=0;
 80117c4:	4b1a      	ldr	r3, [pc, #104]	; (8011830 <TASK_Power_Pro+0x2b8>)
 80117c6:	2200      	movs	r2, #0
 80117c8:	809a      	strh	r2, [r3, #4]
				if(!Get_START_Flag)
 80117ca:	4b1a      	ldr	r3, [pc, #104]	; (8011834 <TASK_Power_Pro+0x2bc>)
 80117cc:	799b      	ldrb	r3, [r3, #6]
 80117ce:	f003 0320 	and.w	r3, r3, #32
 80117d2:	b2db      	uxtb	r3, r3
 80117d4:	2b00      	cmp	r3, #0
 80117d6:	d104      	bne.n	80117e2 <TASK_Power_Pro+0x26a>
				{
					Set_SLEEP_Mode;
 80117d8:	4a16      	ldr	r2, [pc, #88]	; (8011834 <TASK_Power_Pro+0x2bc>)
 80117da:	7913      	ldrb	r3, [r2, #4]
 80117dc:	f043 0301 	orr.w	r3, r3, #1
 80117e0:	7113      	strb	r3, [r2, #4]
				}			       
				SysPower.nPowerState=POWER_SYSTEM_STANDBY;
 80117e2:	4b13      	ldr	r3, [pc, #76]	; (8011830 <TASK_Power_Pro+0x2b8>)
 80117e4:	2209      	movs	r2, #9
 80117e6:	701a      	strb	r2, [r3, #0]
				Printf("PowerState = POWER_SYSTEM_STANDBY \n");
			}
			break;			
 80117e8:	e01c      	b.n	8011824 <TASK_Power_Pro+0x2ac>
		case POWER_ARM_ERR_RESET:
			if(SysPower.Power_Timer>=T1S_8)
 80117ea:	4b11      	ldr	r3, [pc, #68]	; (8011830 <TASK_Power_Pro+0x2b8>)
 80117ec:	889b      	ldrh	r3, [r3, #4]
 80117ee:	2b7c      	cmp	r3, #124	; 0x7c
 80117f0:	d91a      	bls.n	8011828 <TASK_Power_Pro+0x2b0>
			{
				SysPower.Power_Timer=0;
 80117f2:	4b0f      	ldr	r3, [pc, #60]	; (8011830 <TASK_Power_Pro+0x2b8>)
 80117f4:	2200      	movs	r2, #0
 80117f6:	809a      	strh	r2, [r3, #4]
				SysPower.nPowerState=POWER_ON_START;
 80117f8:	4b0d      	ldr	r3, [pc, #52]	; (8011830 <TASK_Power_Pro+0x2b8>)
 80117fa:	2200      	movs	r2, #0
 80117fc:	701a      	strb	r2, [r3, #0]
			}
			break;
 80117fe:	e013      	b.n	8011828 <TASK_Power_Pro+0x2b0>
		default:break;
 8011800:	bf00      	nop
 8011802:	e012      	b.n	801182a <TASK_Power_Pro+0x2b2>
			break;
 8011804:	bf00      	nop
 8011806:	e010      	b.n	801182a <TASK_Power_Pro+0x2b2>
			break;
 8011808:	bf00      	nop
 801180a:	e00e      	b.n	801182a <TASK_Power_Pro+0x2b2>
			break;
 801180c:	bf00      	nop
 801180e:	e00c      	b.n	801182a <TASK_Power_Pro+0x2b2>
			break;
 8011810:	bf00      	nop
 8011812:	e00a      	b.n	801182a <TASK_Power_Pro+0x2b2>
			break;
 8011814:	bf00      	nop
 8011816:	e008      	b.n	801182a <TASK_Power_Pro+0x2b2>
			break;
 8011818:	bf00      	nop
 801181a:	e006      	b.n	801182a <TASK_Power_Pro+0x2b2>
			break;
 801181c:	bf00      	nop
 801181e:	e004      	b.n	801182a <TASK_Power_Pro+0x2b2>
			break;
 8011820:	bf00      	nop
 8011822:	e002      	b.n	801182a <TASK_Power_Pro+0x2b2>
			break;			
 8011824:	bf00      	nop
 8011826:	e000      	b.n	801182a <TASK_Power_Pro+0x2b2>
			break;
 8011828:	bf00      	nop
	}
}
 801182a:	bf00      	nop
 801182c:	bd80      	pop	{r7, pc}
 801182e:	bf00      	nop
 8011830:	20003e80 	.word	0x20003e80
 8011834:	200045a4 	.word	0x200045a4
 8011838:	20003030 	.word	0x20003030

0801183c <ACC_Init>:
**  Description :
**  Return      : 
********************************************************************************/
IO_DET_T AccDetect;
void ACC_Init(void)
{///===ACC
 801183c:	b580      	push	{r7, lr}
 801183e:	b084      	sub	sp, #16
 8011840:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011842:	463b      	mov	r3, r7
 8011844:	2200      	movs	r2, #0
 8011846:	601a      	str	r2, [r3, #0]
 8011848:	605a      	str	r2, [r3, #4]
 801184a:	609a      	str	r2, [r3, #8]
 801184c:	60da      	str	r2, [r3, #12]
	
	GPIO_InitStruct.Pin = GPIO_ACC_DECT;
 801184e:	2301      	movs	r3, #1
 8011850:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8011852:	2300      	movs	r3, #0
 8011854:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011856:	2300      	movs	r3, #0
 8011858:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(IO_ACC, &GPIO_InitStruct);
 801185a:	463b      	mov	r3, r7
 801185c:	4619      	mov	r1, r3
 801185e:	4806      	ldr	r0, [pc, #24]	; (8011878 <ACC_Init+0x3c>)
 8011860:	f7f2 f86a 	bl	8003938 <HAL_GPIO_Init>
	sch_memset(&AccDetect, 0x00, sizeof(AccDetect));
 8011864:	2202      	movs	r2, #2
 8011866:	2100      	movs	r1, #0
 8011868:	4804      	ldr	r0, [pc, #16]	; (801187c <ACC_Init+0x40>)
 801186a:	f000 fd9a 	bl	80123a2 <sch_memset>
}
 801186e:	bf00      	nop
 8011870:	3710      	adds	r7, #16
 8011872:	46bd      	mov	sp, r7
 8011874:	bd80      	pop	{r7, pc}
 8011876:	bf00      	nop
 8011878:	40011000 	.word	0x40011000
 801187c:	20003e88 	.word	0x20003e88

08011880 <ACC_Detect>:
void ACC_Detect(void)
{
 8011880:	b580      	push	{r7, lr}
 8011882:	af00      	add	r7, sp, #0
	AccDetect.IO_Status = ACC_DET_LVON;
 8011884:	2101      	movs	r1, #1
 8011886:	481e      	ldr	r0, [pc, #120]	; (8011900 <ACC_Detect+0x80>)
 8011888:	f7f2 f9c0 	bl	8003c0c <HAL_GPIO_ReadPin>
 801188c:	4603      	mov	r3, r0
 801188e:	2b01      	cmp	r3, #1
 8011890:	bf0c      	ite	eq
 8011892:	2301      	moveq	r3, #1
 8011894:	2300      	movne	r3, #0
 8011896:	b2db      	uxtb	r3, r3
 8011898:	461a      	mov	r2, r3
 801189a:	4b1a      	ldr	r3, [pc, #104]	; (8011904 <ACC_Detect+0x84>)
 801189c:	701a      	strb	r2, [r3, #0]
	if(AccDetect.IO_Status != Get_ACC_Flag)
 801189e:	4b19      	ldr	r3, [pc, #100]	; (8011904 <ACC_Detect+0x84>)
 80118a0:	781b      	ldrb	r3, [r3, #0]
 80118a2:	4a19      	ldr	r2, [pc, #100]	; (8011908 <ACC_Detect+0x88>)
 80118a4:	7912      	ldrb	r2, [r2, #4]
 80118a6:	f3c2 02c0 	ubfx	r2, r2, #3, #1
 80118aa:	b2d2      	uxtb	r2, r2
 80118ac:	4293      	cmp	r3, r2
 80118ae:	d021      	beq.n	80118f4 <ACC_Detect+0x74>
	{
		if(++AccDetect.IO_SamplingCounter >= T200MS_8)
 80118b0:	4b14      	ldr	r3, [pc, #80]	; (8011904 <ACC_Detect+0x84>)
 80118b2:	785b      	ldrb	r3, [r3, #1]
 80118b4:	3301      	adds	r3, #1
 80118b6:	b2da      	uxtb	r2, r3
 80118b8:	4b12      	ldr	r3, [pc, #72]	; (8011904 <ACC_Detect+0x84>)
 80118ba:	705a      	strb	r2, [r3, #1]
 80118bc:	4b11      	ldr	r3, [pc, #68]	; (8011904 <ACC_Detect+0x84>)
 80118be:	785b      	ldrb	r3, [r3, #1]
 80118c0:	2b18      	cmp	r3, #24
 80118c2:	d91a      	bls.n	80118fa <ACC_Detect+0x7a>
		{
			AccDetect.IO_SamplingCounter = 0;
 80118c4:	4b0f      	ldr	r3, [pc, #60]	; (8011904 <ACC_Detect+0x84>)
 80118c6:	2200      	movs	r2, #0
 80118c8:	705a      	strb	r2, [r3, #1]
			if(AccDetect.IO_Status)
 80118ca:	4b0e      	ldr	r3, [pc, #56]	; (8011904 <ACC_Detect+0x84>)
 80118cc:	781b      	ldrb	r3, [r3, #0]
 80118ce:	2b00      	cmp	r3, #0
 80118d0:	d00a      	beq.n	80118e8 <ACC_Detect+0x68>
			{
				Set_ACC_Has;
 80118d2:	4a0d      	ldr	r2, [pc, #52]	; (8011908 <ACC_Detect+0x88>)
 80118d4:	7993      	ldrb	r3, [r2, #6]
 80118d6:	f043 0310 	orr.w	r3, r3, #16
 80118da:	7193      	strb	r3, [r2, #6]
				Set_ACC_Flag;
 80118dc:	4a0a      	ldr	r2, [pc, #40]	; (8011908 <ACC_Detect+0x88>)
 80118de:	7913      	ldrb	r3, [r2, #4]
 80118e0:	f043 0308 	orr.w	r3, r3, #8
 80118e4:	7113      	strb	r3, [r2, #4]
	}
	else
	{
		AccDetect.IO_SamplingCounter = 0;
	}
}
 80118e6:	e008      	b.n	80118fa <ACC_Detect+0x7a>
				Clr_ACC_Flag;
 80118e8:	4a07      	ldr	r2, [pc, #28]	; (8011908 <ACC_Detect+0x88>)
 80118ea:	7913      	ldrb	r3, [r2, #4]
 80118ec:	f36f 03c3 	bfc	r3, #3, #1
 80118f0:	7113      	strb	r3, [r2, #4]
}
 80118f2:	e002      	b.n	80118fa <ACC_Detect+0x7a>
		AccDetect.IO_SamplingCounter = 0;
 80118f4:	4b03      	ldr	r3, [pc, #12]	; (8011904 <ACC_Detect+0x84>)
 80118f6:	2200      	movs	r2, #0
 80118f8:	705a      	strb	r2, [r3, #1]
}
 80118fa:	bf00      	nop
 80118fc:	bd80      	pop	{r7, pc}
 80118fe:	bf00      	nop
 8011900:	40011000 	.word	0x40011000
 8011904:	20003e88 	.word	0x20003e88
 8011908:	200045a4 	.word	0x200045a4

0801190c <Audio_Init>:
**  Description :
**  Return      : 
********************************************************************************/
IO_DET_T AudioDetect;
void Audio_Init(void)
{	
 801190c:	b580      	push	{r7, lr}
 801190e:	b084      	sub	sp, #16
 8011910:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011912:	463b      	mov	r3, r7
 8011914:	2200      	movs	r2, #0
 8011916:	601a      	str	r2, [r3, #0]
 8011918:	605a      	str	r2, [r3, #4]
 801191a:	609a      	str	r2, [r3, #8]
 801191c:	60da      	str	r2, [r3, #12]
	
	GPIO_InitStruct.Pin = GPIO_AUDIO_DECT;
 801191e:	2302      	movs	r3, #2
 8011920:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8011922:	2300      	movs	r3, #0
 8011924:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011926:	2300      	movs	r3, #0
 8011928:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(IO_AUDIO, &GPIO_InitStruct);
 801192a:	463b      	mov	r3, r7
 801192c:	4619      	mov	r1, r3
 801192e:	4806      	ldr	r0, [pc, #24]	; (8011948 <Audio_Init+0x3c>)
 8011930:	f7f2 f802 	bl	8003938 <HAL_GPIO_Init>
	sch_memset(&AudioDetect, 0x00, sizeof(AudioDetect));
 8011934:	2202      	movs	r2, #2
 8011936:	2100      	movs	r1, #0
 8011938:	4804      	ldr	r0, [pc, #16]	; (801194c <Audio_Init+0x40>)
 801193a:	f000 fd32 	bl	80123a2 <sch_memset>
}
 801193e:	bf00      	nop
 8011940:	3710      	adds	r7, #16
 8011942:	46bd      	mov	sp, r7
 8011944:	bd80      	pop	{r7, pc}
 8011946:	bf00      	nop
 8011948:	40010c00 	.word	0x40010c00
 801194c:	20003e8c 	.word	0x20003e8c

08011950 <AUDIO_Detect>:
void AUDIO_Detect(void)
{
 8011950:	b580      	push	{r7, lr}
 8011952:	af00      	add	r7, sp, #0
	AudioDetect.IO_Status = AUDIO_DET_LVON;
 8011954:	2102      	movs	r1, #2
 8011956:	481b      	ldr	r0, [pc, #108]	; (80119c4 <AUDIO_Detect+0x74>)
 8011958:	f7f2 f958 	bl	8003c0c <HAL_GPIO_ReadPin>
 801195c:	4603      	mov	r3, r0
 801195e:	2b00      	cmp	r3, #0
 8011960:	bf0c      	ite	eq
 8011962:	2301      	moveq	r3, #1
 8011964:	2300      	movne	r3, #0
 8011966:	b2db      	uxtb	r3, r3
 8011968:	461a      	mov	r2, r3
 801196a:	4b17      	ldr	r3, [pc, #92]	; (80119c8 <AUDIO_Detect+0x78>)
 801196c:	701a      	strb	r2, [r3, #0]
	if(AudioDetect.IO_Status != Get_AUDIO_Flag)
 801196e:	4b16      	ldr	r3, [pc, #88]	; (80119c8 <AUDIO_Detect+0x78>)
 8011970:	781b      	ldrb	r3, [r3, #0]
 8011972:	4a16      	ldr	r2, [pc, #88]	; (80119cc <AUDIO_Detect+0x7c>)
 8011974:	7992      	ldrb	r2, [r2, #6]
 8011976:	f3c2 0280 	ubfx	r2, r2, #2, #1
 801197a:	b2d2      	uxtb	r2, r2
 801197c:	4293      	cmp	r3, r2
 801197e:	d01c      	beq.n	80119ba <AUDIO_Detect+0x6a>
	{
		if(++AudioDetect.IO_SamplingCounter >= T200MS_8)
 8011980:	4b11      	ldr	r3, [pc, #68]	; (80119c8 <AUDIO_Detect+0x78>)
 8011982:	785b      	ldrb	r3, [r3, #1]
 8011984:	3301      	adds	r3, #1
 8011986:	b2da      	uxtb	r2, r3
 8011988:	4b0f      	ldr	r3, [pc, #60]	; (80119c8 <AUDIO_Detect+0x78>)
 801198a:	705a      	strb	r2, [r3, #1]
 801198c:	4b0e      	ldr	r3, [pc, #56]	; (80119c8 <AUDIO_Detect+0x78>)
 801198e:	785b      	ldrb	r3, [r3, #1]
 8011990:	2b18      	cmp	r3, #24
 8011992:	d915      	bls.n	80119c0 <AUDIO_Detect+0x70>
		{
			AudioDetect.IO_SamplingCounter = 0;
 8011994:	4b0c      	ldr	r3, [pc, #48]	; (80119c8 <AUDIO_Detect+0x78>)
 8011996:	2200      	movs	r2, #0
 8011998:	705a      	strb	r2, [r3, #1]
			if(AudioDetect.IO_Status)
 801199a:	4b0b      	ldr	r3, [pc, #44]	; (80119c8 <AUDIO_Detect+0x78>)
 801199c:	781b      	ldrb	r3, [r3, #0]
 801199e:	2b00      	cmp	r3, #0
 80119a0:	d005      	beq.n	80119ae <AUDIO_Detect+0x5e>
			{
				Set_AUDIO_Flag;
 80119a2:	4a0a      	ldr	r2, [pc, #40]	; (80119cc <AUDIO_Detect+0x7c>)
 80119a4:	7993      	ldrb	r3, [r2, #6]
 80119a6:	f043 0304 	orr.w	r3, r3, #4
 80119aa:	7193      	strb	r3, [r2, #6]
	}
	else
	{
		AudioDetect.IO_SamplingCounter = 0;
	}
}
 80119ac:	e008      	b.n	80119c0 <AUDIO_Detect+0x70>
				Clr_AUDIO_Flag;
 80119ae:	4a07      	ldr	r2, [pc, #28]	; (80119cc <AUDIO_Detect+0x7c>)
 80119b0:	7993      	ldrb	r3, [r2, #6]
 80119b2:	f36f 0382 	bfc	r3, #2, #1
 80119b6:	7193      	strb	r3, [r2, #6]
}
 80119b8:	e002      	b.n	80119c0 <AUDIO_Detect+0x70>
		AudioDetect.IO_SamplingCounter = 0;
 80119ba:	4b03      	ldr	r3, [pc, #12]	; (80119c8 <AUDIO_Detect+0x78>)
 80119bc:	2200      	movs	r2, #0
 80119be:	705a      	strb	r2, [r3, #1]
}
 80119c0:	bf00      	nop
 80119c2:	bd80      	pop	{r7, pc}
 80119c4:	40010c00 	.word	0x40010c00
 80119c8:	20003e8c 	.word	0x20003e8c
 80119cc:	200045a4 	.word	0x200045a4

080119d0 <Start_IO_Init>:
#endif
///=================================================================================
void Start_IO_Init(void)
{
 80119d0:	b580      	push	{r7, lr}
 80119d2:	af00      	add	r7, sp, #0
	ACC_Init();
 80119d4:	f7ff ff32 	bl	801183c <ACC_Init>
#if AUDIO_START == ENABLE
	Audio_Init();
 80119d8:	f7ff ff98 	bl	801190c <Audio_Init>
#endif
}
 80119dc:	bf00      	nop
 80119de:	bd80      	pop	{r7, pc}

080119e0 <Start_Detect>:
void Start_Detect(void)
{
 80119e0:	b580      	push	{r7, lr}
 80119e2:	af00      	add	r7, sp, #0
	ACC_Detect();
 80119e4:	f7ff ff4c 	bl	8011880 <ACC_Detect>
#if AUDIO_START == ENABLE
	AUDIO_Detect();
 80119e8:	f7ff ffb2 	bl	8011950 <AUDIO_Detect>
#endif
	if(Get_START_Flag==ON && !Get_VolErr_Flag)
 80119ec:	4b32      	ldr	r3, [pc, #200]	; (8011ab8 <Start_Detect+0xd8>)
 80119ee:	799b      	ldrb	r3, [r3, #6]
 80119f0:	f003 0320 	and.w	r3, r3, #32
 80119f4:	b2db      	uxtb	r3, r3
 80119f6:	2b00      	cmp	r3, #0
 80119f8:	d02c      	beq.n	8011a54 <Start_Detect+0x74>
 80119fa:	4b2f      	ldr	r3, [pc, #188]	; (8011ab8 <Start_Detect+0xd8>)
 80119fc:	795b      	ldrb	r3, [r3, #5]
 80119fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011a02:	b2db      	uxtb	r3, r3
 8011a04:	2b00      	cmp	r3, #0
 8011a06:	d125      	bne.n	8011a54 <Start_Detect+0x74>
	{
		if((Get_ACC_Has==ON &&Get_ACC_Flag==OFF)
 8011a08:	4b2b      	ldr	r3, [pc, #172]	; (8011ab8 <Start_Detect+0xd8>)
 8011a0a:	799b      	ldrb	r3, [r3, #6]
 8011a0c:	f003 0310 	and.w	r3, r3, #16
 8011a10:	b2db      	uxtb	r3, r3
 8011a12:	2b00      	cmp	r3, #0
 8011a14:	d006      	beq.n	8011a24 <Start_Detect+0x44>
 8011a16:	4b28      	ldr	r3, [pc, #160]	; (8011ab8 <Start_Detect+0xd8>)
 8011a18:	791b      	ldrb	r3, [r3, #4]
 8011a1a:	f003 0308 	and.w	r3, r3, #8
 8011a1e:	b2db      	uxtb	r3, r3
 8011a20:	2b00      	cmp	r3, #0
 8011a22:	d00d      	beq.n	8011a40 <Start_Detect+0x60>
		 ||(Get_ACC_Has==OFF&&Get_AUDIO_Flag==OFF))
 8011a24:	4b24      	ldr	r3, [pc, #144]	; (8011ab8 <Start_Detect+0xd8>)
 8011a26:	799b      	ldrb	r3, [r3, #6]
 8011a28:	f003 0310 	and.w	r3, r3, #16
 8011a2c:	b2db      	uxtb	r3, r3
 8011a2e:	2b00      	cmp	r3, #0
 8011a30:	d110      	bne.n	8011a54 <Start_Detect+0x74>
 8011a32:	4b21      	ldr	r3, [pc, #132]	; (8011ab8 <Start_Detect+0xd8>)
 8011a34:	799b      	ldrb	r3, [r3, #6]
 8011a36:	f003 0304 	and.w	r3, r3, #4
 8011a3a:	b2db      	uxtb	r3, r3
 8011a3c:	2b00      	cmp	r3, #0
 8011a3e:	d109      	bne.n	8011a54 <Start_Detect+0x74>
		{
			Clr_START_Flag;
 8011a40:	4a1d      	ldr	r2, [pc, #116]	; (8011ab8 <Start_Detect+0xd8>)
 8011a42:	7993      	ldrb	r3, [r2, #6]
 8011a44:	f36f 1345 	bfc	r3, #5, #1
 8011a48:	7193      	strb	r3, [r2, #6]
			PostMessage(POWER_MODULE,EVT_POWER_OFF,POWEROFF_FROM_START);
 8011a4a:	2204      	movs	r2, #4
 8011a4c:	2102      	movs	r1, #2
 8011a4e:	2000      	movs	r0, #0
 8011a50:	f000 fcfa 	bl	8012448 <PostMessage>
		}
	}
	if(Get_START_Flag==OFF && !Get_VolErr_Flag)
 8011a54:	4b18      	ldr	r3, [pc, #96]	; (8011ab8 <Start_Detect+0xd8>)
 8011a56:	799b      	ldrb	r3, [r3, #6]
 8011a58:	f003 0320 	and.w	r3, r3, #32
 8011a5c:	b2db      	uxtb	r3, r3
 8011a5e:	2b00      	cmp	r3, #0
 8011a60:	d127      	bne.n	8011ab2 <Start_Detect+0xd2>
 8011a62:	4b15      	ldr	r3, [pc, #84]	; (8011ab8 <Start_Detect+0xd8>)
 8011a64:	795b      	ldrb	r3, [r3, #5]
 8011a66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011a6a:	b2db      	uxtb	r3, r3
 8011a6c:	2b00      	cmp	r3, #0
 8011a6e:	d120      	bne.n	8011ab2 <Start_Detect+0xd2>
	{
		if((Get_ACC_Has==ON &&Get_ACC_Flag==ON)
 8011a70:	4b11      	ldr	r3, [pc, #68]	; (8011ab8 <Start_Detect+0xd8>)
 8011a72:	799b      	ldrb	r3, [r3, #6]
 8011a74:	f003 0310 	and.w	r3, r3, #16
 8011a78:	b2db      	uxtb	r3, r3
 8011a7a:	2b00      	cmp	r3, #0
 8011a7c:	d006      	beq.n	8011a8c <Start_Detect+0xac>
 8011a7e:	4b0e      	ldr	r3, [pc, #56]	; (8011ab8 <Start_Detect+0xd8>)
 8011a80:	791b      	ldrb	r3, [r3, #4]
 8011a82:	f003 0308 	and.w	r3, r3, #8
 8011a86:	b2db      	uxtb	r3, r3
 8011a88:	2b00      	cmp	r3, #0
 8011a8a:	d10d      	bne.n	8011aa8 <Start_Detect+0xc8>
		 ||(Get_ACC_Has==OFF&&Get_AUDIO_Flag==ON))
 8011a8c:	4b0a      	ldr	r3, [pc, #40]	; (8011ab8 <Start_Detect+0xd8>)
 8011a8e:	799b      	ldrb	r3, [r3, #6]
 8011a90:	f003 0310 	and.w	r3, r3, #16
 8011a94:	b2db      	uxtb	r3, r3
 8011a96:	2b00      	cmp	r3, #0
 8011a98:	d10b      	bne.n	8011ab2 <Start_Detect+0xd2>
 8011a9a:	4b07      	ldr	r3, [pc, #28]	; (8011ab8 <Start_Detect+0xd8>)
 8011a9c:	799b      	ldrb	r3, [r3, #6]
 8011a9e:	f003 0304 	and.w	r3, r3, #4
 8011aa2:	b2db      	uxtb	r3, r3
 8011aa4:	2b00      	cmp	r3, #0
 8011aa6:	d004      	beq.n	8011ab2 <Start_Detect+0xd2>
		{
			Set_START_Flag;
 8011aa8:	4a03      	ldr	r2, [pc, #12]	; (8011ab8 <Start_Detect+0xd8>)
 8011aaa:	7993      	ldrb	r3, [r2, #6]
 8011aac:	f043 0320 	orr.w	r3, r3, #32
 8011ab0:	7193      	strb	r3, [r2, #6]
		}
	}
}
 8011ab2:	bf00      	nop
 8011ab4:	bd80      	pop	{r7, pc}
 8011ab6:	bf00      	nop
 8011ab8:	200045a4 	.word	0x200045a4

08011abc <Task_4ms_Pro>:
{
	
}

void Task_4ms_Pro(void)
{
 8011abc:	b580      	push	{r7, lr}
 8011abe:	af00      	add	r7, sp, #0
	TASK_Voltage_Det();
 8011ac0:	f000 f86a 	bl	8011b98 <TASK_Voltage_Det>
}
 8011ac4:	bf00      	nop
 8011ac6:	bd80      	pop	{r7, pc}

08011ac8 <Task_8ms_Pro>:

void Task_8ms_Pro(void)
{
 8011ac8:	b580      	push	{r7, lr}
 8011aca:	af00      	add	r7, sp, #0
	///TASK_Arm_Pro();
	TASK_Bt_Pro();
 8011acc:	f7fa fe7a 	bl	800c7c4 <TASK_Bt_Pro>
	TASK_Power_Pro();
 8011ad0:	f7ff fd52 	bl	8011578 <TASK_Power_Pro>
	TASK_Eeprom_Pro();
 8011ad4:	f7ff fbe8 	bl	80112a8 <TASK_Eeprom_Pro>
	TASK_Dsp_Pro();
 8011ad8:	f7fb fcde 	bl	800d498 <TASK_Dsp_Pro>
	Start_Detect();
 8011adc:	f7ff ff80 	bl	80119e0 <Start_Detect>
	DSP_Test_Detect();
 8011ae0:	f000 f970 	bl	8011dc4 <DSP_Test_Detect>
}
 8011ae4:	bf00      	nop
 8011ae6:	bd80      	pop	{r7, pc}

08011ae8 <Task_16ms_Pro>:

void Task_16ms_Pro(void)
{
 8011ae8:	b580      	push	{r7, lr}
 8011aea:	af00      	add	r7, sp, #0
	TASK_Amp_Pro();
 8011aec:	f7f9 feb0 	bl	800b850 <TASK_Amp_Pro>
}
 8011af0:	bf00      	nop
 8011af2:	bd80      	pop	{r7, pc}

08011af4 <Task_100ms_Pro>:

void Task_100ms_Pro(void)
{
 8011af4:	b580      	push	{r7, lr}
 8011af6:	af00      	add	r7, sp, #0
	if(Get_IAP_Mode)
 8011af8:	4b06      	ldr	r3, [pc, #24]	; (8011b14 <Task_100ms_Pro+0x20>)
 8011afa:	791b      	ldrb	r3, [r3, #4]
 8011afc:	f003 0302 	and.w	r3, r3, #2
 8011b00:	b2db      	uxtb	r3, r3
 8011b02:	2b00      	cmp	r3, #0
 8011b04:	d001      	beq.n	8011b0a <Task_100ms_Pro+0x16>
		IAP_Pro();
 8011b06:	f000 f817 	bl	8011b38 <IAP_Pro>
	TASK_LED_pro();
 8011b0a:	f7ff fbe3 	bl	80112d4 <TASK_LED_pro>
	
	//PostMessage(BT_MODULE,M2B_DSP_DATA,0x01);
}
 8011b0e:	bf00      	nop
 8011b10:	bd80      	pop	{r7, pc}
 8011b12:	bf00      	nop
 8011b14:	200045a4 	.word	0x200045a4

08011b18 <AppJumpToBootloader>:
*/
#include "include.h"

#define BOOTLOADER_ADDRESS             0x00000004
void AppJumpToBootloader(void)
{
 8011b18:	b580      	push	{r7, lr}
 8011b1a:	af00      	add	r7, sp, #0
	((pfunction)*(SCH_U32 *)BOOTLOADER_ADDRESS)();
 8011b1c:	2304      	movs	r3, #4
 8011b1e:	681b      	ldr	r3, [r3, #0]
 8011b20:	4798      	blx	r3
	while(1);
 8011b22:	e7fe      	b.n	8011b22 <AppJumpToBootloader+0xa>

08011b24 <In_IapMode>:
	SCH_U32 IAP_Data;
	Flash_Quick_RD(FLASH_DATA_IAP, &IAP_Data);
	return (IAP_Data == IAP_MODE_DATA) ? TRUE : FALSE;
}
void In_IapMode(void)
{
 8011b24:	b580      	push	{r7, lr}
 8011b26:	af00      	add	r7, sp, #0
	Flash_Quick_WR(FLASH_DATA_IAP, IAP_MODE_DATA);
 8011b28:	4902      	ldr	r1, [pc, #8]	; (8011b34 <In_IapMode+0x10>)
 8011b2a:	2002      	movs	r0, #2
 8011b2c:	f000 f926 	bl	8011d7c <Flash_Quick_WR>
}
 8011b30:	bf00      	nop
 8011b32:	bd80      	pop	{r7, pc}
 8011b34:	aaaa5555 	.word	0xaaaa5555

08011b38 <IAP_Pro>:
**  Created on	: 20170425
**  Description	: 
**  Return		: NULL
**************************************************************************************/
void IAP_Pro(void)
{
 8011b38:	b580      	push	{r7, lr}
 8011b3a:	af00      	add	r7, sp, #0
	SCH_INT_DISABLE;
	SysFlashInit();	
 8011b3c:	f000 f935 	bl	8011daa <SysFlashInit>
	SysUartExit(SCH_Uart0);
 8011b40:	2000      	movs	r0, #0
 8011b42:	f000 fb73 	bl	801222c <SysUartExit>
	SysUartExit(SCH_Uart1);
 8011b46:	2001      	movs	r0, #1
 8011b48:	f000 fb70 	bl	801222c <SysUartExit>
	SysUartExit(SCH_Uart2);
 8011b4c:	2002      	movs	r0, #2
 8011b4e:	f000 fb6d 	bl	801222c <SysUartExit>
	SysSpiExit(SCH_Spi1);
 8011b52:	2000      	movs	r0, #0
 8011b54:	f000 fa32 	bl	8011fbc <SysSpiExit>
	SysSpiExit(SCH_Spi2);
 8011b58:	2001      	movs	r0, #1
 8011b5a:	f000 fa2f 	bl	8011fbc <SysSpiExit>
	SysSpiExit(SCH_Spi3);
 8011b5e:	2002      	movs	r0, #2
 8011b60:	f000 fa2c 	bl	8011fbc <SysSpiExit>
	///SysRtcExit();	
	In_IapMode();
 8011b64:	f7ff ffde 	bl	8011b24 <In_IapMode>
	AppJumpToBootloader();
 8011b68:	f7ff ffd6 	bl	8011b18 <AppJumpToBootloader>
	Clr_IAP_Mode;
 8011b6c:	4a03      	ldr	r2, [pc, #12]	; (8011b7c <IAP_Pro+0x44>)
 8011b6e:	7913      	ldrb	r3, [r2, #4]
 8011b70:	f36f 0341 	bfc	r3, #1, #1
 8011b74:	7113      	strb	r3, [r2, #4]
}
 8011b76:	bf00      	nop
 8011b78:	bd80      	pop	{r7, pc}
 8011b7a:	bf00      	nop
 8011b7c:	200045a4 	.word	0x200045a4

08011b80 <EmergencyPowerDown>:
{
	sch_memset(&VolDet, 0x00, sizeof(VolDet));
}

void EmergencyPowerDown(void)
{
 8011b80:	b580      	push	{r7, lr}
 8011b82:	af00      	add	r7, sp, #0
	Printf("voltage error \n");
	ClearMessage(ARM_MODULE);
 8011b84:	2001      	movs	r0, #1
 8011b86:	f000 fc9d 	bl	80124c4 <ClearMessage>
	PostMessage(POWER_MODULE,EVT_POWER_OFF,POWEROFF_FROM_VOLTAGE);
 8011b8a:	2203      	movs	r2, #3
 8011b8c:	2102      	movs	r1, #2
 8011b8e:	2000      	movs	r0, #0
 8011b90:	f000 fc5a 	bl	8012448 <PostMessage>
}
 8011b94:	bf00      	nop
 8011b96:	bd80      	pop	{r7, pc}

08011b98 <TASK_Voltage_Det>:

#define BU_CONFIRM_TIMER	T120MS_4
void TASK_Voltage_Det(void)
{
 8011b98:	b580      	push	{r7, lr}
 8011b9a:	af00      	add	r7, sp, #0
	VolDet.ADC_current = AD_DMA[1];
 8011b9c:	4b41      	ldr	r3, [pc, #260]	; (8011ca4 <TASK_Voltage_Det+0x10c>)
 8011b9e:	685b      	ldr	r3, [r3, #4]
 8011ba0:	b29a      	uxth	r2, r3
 8011ba2:	4b41      	ldr	r3, [pc, #260]	; (8011ca8 <TASK_Voltage_Det+0x110>)
 8011ba4:	801a      	strh	r2, [r3, #0]

	if(!VolDet.ADC_current)
 8011ba6:	4b40      	ldr	r3, [pc, #256]	; (8011ca8 <TASK_Voltage_Det+0x110>)
 8011ba8:	881b      	ldrh	r3, [r3, #0]
 8011baa:	2b00      	cmp	r3, #0
 8011bac:	d077      	beq.n	8011c9e <TASK_Voltage_Det+0x106>
	//printf("AD_DMA_0 = %d\r\n",AD_DMA[0]);
	//printf("AD_DMA_1 = %d\r\n",AD_DMA[1]);
	//printf("\r\n");

	
	if(VolDet.BUTimerOut)
 8011bae:	4b3e      	ldr	r3, [pc, #248]	; (8011ca8 <TASK_Voltage_Det+0x110>)
 8011bb0:	789b      	ldrb	r3, [r3, #2]
 8011bb2:	2b00      	cmp	r3, #0
 8011bb4:	d005      	beq.n	8011bc2 <TASK_Voltage_Det+0x2a>
		VolDet.BUTimerOut--;
 8011bb6:	4b3c      	ldr	r3, [pc, #240]	; (8011ca8 <TASK_Voltage_Det+0x110>)
 8011bb8:	789b      	ldrb	r3, [r3, #2]
 8011bba:	3b01      	subs	r3, #1
 8011bbc:	b2da      	uxtb	r2, r3
 8011bbe:	4b3a      	ldr	r3, [pc, #232]	; (8011ca8 <TASK_Voltage_Det+0x110>)
 8011bc0:	709a      	strb	r2, [r3, #2]
	if(VolDet.ADC_current<VoltageTable[Get_SysPower_Flag][N_8V])///9V
 8011bc2:	4b39      	ldr	r3, [pc, #228]	; (8011ca8 <TASK_Voltage_Det+0x110>)
 8011bc4:	881a      	ldrh	r2, [r3, #0]
 8011bc6:	4b39      	ldr	r3, [pc, #228]	; (8011cac <TASK_Voltage_Det+0x114>)
 8011bc8:	795b      	ldrb	r3, [r3, #5]
 8011bca:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8011bce:	b2db      	uxtb	r3, r3
 8011bd0:	4619      	mov	r1, r3
 8011bd2:	4b37      	ldr	r3, [pc, #220]	; (8011cb0 <TASK_Voltage_Det+0x118>)
 8011bd4:	f833 3031 	ldrh.w	r3, [r3, r1, lsl #3]
 8011bd8:	429a      	cmp	r2, r3
 8011bda:	d218      	bcs.n	8011c0e <TASK_Voltage_Det+0x76>
	{	 
		if(VolDet.VoltageState!=LOW_ERROR||Get_VolErr_Flag==NORMAL)
 8011bdc:	4b32      	ldr	r3, [pc, #200]	; (8011ca8 <TASK_Voltage_Det+0x110>)
 8011bde:	78db      	ldrb	r3, [r3, #3]
 8011be0:	2b00      	cmp	r3, #0
 8011be2:	d106      	bne.n	8011bf2 <TASK_Voltage_Det+0x5a>
 8011be4:	4b31      	ldr	r3, [pc, #196]	; (8011cac <TASK_Voltage_Det+0x114>)
 8011be6:	795b      	ldrb	r3, [r3, #5]
 8011be8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011bec:	b2db      	uxtb	r3, r3
 8011bee:	2b00      	cmp	r3, #0
 8011bf0:	d109      	bne.n	8011c06 <TASK_Voltage_Det+0x6e>
		{    
			VolDet.VoltageState=LOW_ERROR;
 8011bf2:	4b2d      	ldr	r3, [pc, #180]	; (8011ca8 <TASK_Voltage_Det+0x110>)
 8011bf4:	2200      	movs	r2, #0
 8011bf6:	70da      	strb	r2, [r3, #3]
			Get_VolErr_Flag=ERROR;
 8011bf8:	4a2c      	ldr	r2, [pc, #176]	; (8011cac <TASK_Voltage_Det+0x114>)
 8011bfa:	7953      	ldrb	r3, [r2, #5]
 8011bfc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011c00:	7153      	strb	r3, [r2, #5]
			EmergencyPowerDown();
 8011c02:	f7ff ffbd 	bl	8011b80 <EmergencyPowerDown>
		}
		VolDet.BUTimerOut=BU_CONFIRM_TIMER;
 8011c06:	4b28      	ldr	r3, [pc, #160]	; (8011ca8 <TASK_Voltage_Det+0x110>)
 8011c08:	221e      	movs	r2, #30
 8011c0a:	709a      	strb	r2, [r3, #2]
 8011c0c:	e048      	b.n	8011ca0 <TASK_Voltage_Det+0x108>
	}
	else if(VolDet.ADC_current<VoltageTable[Get_SysPower_Flag][N_9V])///
 8011c0e:	4b26      	ldr	r3, [pc, #152]	; (8011ca8 <TASK_Voltage_Det+0x110>)
 8011c10:	881a      	ldrh	r2, [r3, #0]
 8011c12:	4b26      	ldr	r3, [pc, #152]	; (8011cac <TASK_Voltage_Det+0x114>)
 8011c14:	795b      	ldrb	r3, [r3, #5]
 8011c16:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8011c1a:	b2db      	uxtb	r3, r3
 8011c1c:	4924      	ldr	r1, [pc, #144]	; (8011cb0 <TASK_Voltage_Det+0x118>)
 8011c1e:	00db      	lsls	r3, r3, #3
 8011c20:	440b      	add	r3, r1
 8011c22:	885b      	ldrh	r3, [r3, #2]
 8011c24:	429a      	cmp	r2, r3
 8011c26:	d203      	bcs.n	8011c30 <TASK_Voltage_Det+0x98>
	{	
		VolDet.BUTimerOut=BU_CONFIRM_TIMER;
 8011c28:	4b1f      	ldr	r3, [pc, #124]	; (8011ca8 <TASK_Voltage_Det+0x110>)
 8011c2a:	221e      	movs	r2, #30
 8011c2c:	709a      	strb	r2, [r3, #2]
 8011c2e:	e037      	b.n	8011ca0 <TASK_Voltage_Det+0x108>
	}
	else if(VolDet.ADC_current<=VoltageTable[Get_SysPower_Flag][N_16V])///
 8011c30:	4b1d      	ldr	r3, [pc, #116]	; (8011ca8 <TASK_Voltage_Det+0x110>)
 8011c32:	881a      	ldrh	r2, [r3, #0]
 8011c34:	4b1d      	ldr	r3, [pc, #116]	; (8011cac <TASK_Voltage_Det+0x114>)
 8011c36:	795b      	ldrb	r3, [r3, #5]
 8011c38:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8011c3c:	b2db      	uxtb	r3, r3
 8011c3e:	491c      	ldr	r1, [pc, #112]	; (8011cb0 <TASK_Voltage_Det+0x118>)
 8011c40:	00db      	lsls	r3, r3, #3
 8011c42:	440b      	add	r3, r1
 8011c44:	889b      	ldrh	r3, [r3, #4]
 8011c46:	429a      	cmp	r2, r3
 8011c48:	d92a      	bls.n	8011ca0 <TASK_Voltage_Det+0x108>
			//printf("voltage normal \n");
			//VolDet.VoltageState=V_NORMAL;
			//Get_VolErr_Flag=NORMAL;
		}	
	}
	else if(VolDet.ADC_current<VoltageTable[Get_SysPower_Flag][N_17V])///
 8011c4a:	4b17      	ldr	r3, [pc, #92]	; (8011ca8 <TASK_Voltage_Det+0x110>)
 8011c4c:	881a      	ldrh	r2, [r3, #0]
 8011c4e:	4b17      	ldr	r3, [pc, #92]	; (8011cac <TASK_Voltage_Det+0x114>)
 8011c50:	795b      	ldrb	r3, [r3, #5]
 8011c52:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8011c56:	b2db      	uxtb	r3, r3
 8011c58:	4915      	ldr	r1, [pc, #84]	; (8011cb0 <TASK_Voltage_Det+0x118>)
 8011c5a:	00db      	lsls	r3, r3, #3
 8011c5c:	440b      	add	r3, r1
 8011c5e:	88db      	ldrh	r3, [r3, #6]
 8011c60:	429a      	cmp	r2, r3
 8011c62:	d203      	bcs.n	8011c6c <TASK_Voltage_Det+0xd4>
	{	
		VolDet.BUTimerOut=BU_CONFIRM_TIMER;
 8011c64:	4b10      	ldr	r3, [pc, #64]	; (8011ca8 <TASK_Voltage_Det+0x110>)
 8011c66:	221e      	movs	r2, #30
 8011c68:	709a      	strb	r2, [r3, #2]
 8011c6a:	e019      	b.n	8011ca0 <TASK_Voltage_Det+0x108>
	}
	else
	{
		if(VolDet.VoltageState!=HIGHT_ERROR||Get_VolErr_Flag==NORMAL)
 8011c6c:	4b0e      	ldr	r3, [pc, #56]	; (8011ca8 <TASK_Voltage_Det+0x110>)
 8011c6e:	78db      	ldrb	r3, [r3, #3]
 8011c70:	2b02      	cmp	r3, #2
 8011c72:	d106      	bne.n	8011c82 <TASK_Voltage_Det+0xea>
 8011c74:	4b0d      	ldr	r3, [pc, #52]	; (8011cac <TASK_Voltage_Det+0x114>)
 8011c76:	795b      	ldrb	r3, [r3, #5]
 8011c78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011c7c:	b2db      	uxtb	r3, r3
 8011c7e:	2b00      	cmp	r3, #0
 8011c80:	d109      	bne.n	8011c96 <TASK_Voltage_Det+0xfe>
		{
			VolDet.VoltageState=HIGHT_ERROR;
 8011c82:	4b09      	ldr	r3, [pc, #36]	; (8011ca8 <TASK_Voltage_Det+0x110>)
 8011c84:	2202      	movs	r2, #2
 8011c86:	70da      	strb	r2, [r3, #3]
			Get_VolErr_Flag=ERROR;
 8011c88:	4a08      	ldr	r2, [pc, #32]	; (8011cac <TASK_Voltage_Det+0x114>)
 8011c8a:	7953      	ldrb	r3, [r2, #5]
 8011c8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011c90:	7153      	strb	r3, [r2, #5]
			EmergencyPowerDown();
 8011c92:	f7ff ff75 	bl	8011b80 <EmergencyPowerDown>
		}
		VolDet.BUTimerOut=BU_CONFIRM_TIMER;
 8011c96:	4b04      	ldr	r3, [pc, #16]	; (8011ca8 <TASK_Voltage_Det+0x110>)
 8011c98:	221e      	movs	r2, #30
 8011c9a:	709a      	strb	r2, [r3, #2]
 8011c9c:	e000      	b.n	8011ca0 <TASK_Voltage_Det+0x108>
		return;
 8011c9e:	bf00      	nop
	}
}
 8011ca0:	bd80      	pop	{r7, pc}
 8011ca2:	bf00      	nop
 8011ca4:	20002ab0 	.word	0x20002ab0
 8011ca8:	20003e90 	.word	0x20003e90
 8011cac:	200045a4 	.word	0x200045a4
 8011cb0:	08023954 	.word	0x08023954

08011cb4 <FeedDog>:
	WDOG_Init(&t_WDOG_Config);                                 /*  */
	WDOG_Enable();
#endif
}
void FeedDog(void)
{
 8011cb4:	b480      	push	{r7}
 8011cb6:	af00      	add	r7, sp, #0
	//WDOG_Feed();
}
 8011cb8:	bf00      	nop
 8011cba:	46bd      	mov	sp, r7
 8011cbc:	bc80      	pop	{r7}
 8011cbe:	4770      	bx	lr

08011cc0 <Bsp_UART_Init>:
////=================================================================================================================
#define UART0_BAUDRATE       115200///
#define UART1_BAUDRATE       115200///
#define UART2_BAUDRATE       115200///
void Bsp_UART_Init(void)
{
 8011cc0:	b580      	push	{r7, lr}
 8011cc2:	af00      	add	r7, sp, #0
	SysUartInit(SCH_Uart0,UART0_BAUDRATE);
 8011cc4:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8011cc8:	2000      	movs	r0, #0
 8011cca:	f000 facf 	bl	801226c <SysUartInit>
	SysUartInit(SCH_Uart1,UART1_BAUDRATE);
 8011cce:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8011cd2:	2001      	movs	r0, #1
 8011cd4:	f000 faca 	bl	801226c <SysUartInit>
	SysUartInit(SCH_Uart2,UART2_BAUDRATE);
 8011cd8:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8011cdc:	2002      	movs	r0, #2
 8011cde:	f000 fac5 	bl	801226c <SysUartInit>
}
 8011ce2:	bf00      	nop
 8011ce4:	bd80      	pop	{r7, pc}

08011ce6 <Bsp_ADC_Init>:
{
	///SysCanInit(SCH_Can0);
}
////=================================================================================================================
void Bsp_ADC_Init(void)
{
 8011ce6:	b480      	push	{r7}
 8011ce8:	af00      	add	r7, sp, #0
	//SysAdcInit();
}
 8011cea:	bf00      	nop
 8011cec:	46bd      	mov	sp, r7
 8011cee:	bc80      	pop	{r7}
 8011cf0:	4770      	bx	lr

08011cf2 <SPI1_IRQHandler>:
#if SPI0_FUNC == ENABLE
	SPI_IntSerive(SCH_Spi1);
#endif
}
void SPI1_IRQHandler(void)
{
 8011cf2:	b480      	push	{r7}
 8011cf4:	af00      	add	r7, sp, #0
#if SPI1_FUNC == ENABLE
	SPI_IntSerive(SCH_Spi2);
#endif
}
 8011cf6:	bf00      	nop
 8011cf8:	46bd      	mov	sp, r7
 8011cfa:	bc80      	pop	{r7}
 8011cfc:	4770      	bx	lr

08011cfe <Flash_Read>:
	return TRUE;
}

///========================================================================================================
SCH_BOOL Flash_Read(SCH_U32 u32addr,SCH_U32 *u32data)
{
 8011cfe:	b480      	push	{r7}
 8011d00:	b083      	sub	sp, #12
 8011d02:	af00      	add	r7, sp, #0
 8011d04:	6078      	str	r0, [r7, #4]
 8011d06:	6039      	str	r1, [r7, #0]
	if(u32addr & 0x03)
 8011d08:	687b      	ldr	r3, [r7, #4]
 8011d0a:	f003 0303 	and.w	r3, r3, #3
 8011d0e:	2b00      	cmp	r3, #0
 8011d10:	d001      	beq.n	8011d16 <Flash_Read+0x18>
		return FALSE;
 8011d12:	2300      	movs	r3, #0
 8011d14:	e004      	b.n	8011d20 <Flash_Read+0x22>
	*u32data = *(SCH_U32 *)u32addr;
 8011d16:	687b      	ldr	r3, [r7, #4]
 8011d18:	681a      	ldr	r2, [r3, #0]
 8011d1a:	683b      	ldr	r3, [r7, #0]
 8011d1c:	601a      	str	r2, [r3, #0]
	return TRUE;
 8011d1e:	2301      	movs	r3, #1
}
 8011d20:	4618      	mov	r0, r3
 8011d22:	370c      	adds	r7, #12
 8011d24:	46bd      	mov	sp, r7
 8011d26:	bc80      	pop	{r7}
 8011d28:	4770      	bx	lr

08011d2a <Flash_Erase>:
SCH_BOOL Flash_Erase(SCH_U32 u32addr)
{
 8011d2a:	b480      	push	{r7}
 8011d2c:	b083      	sub	sp, #12
 8011d2e:	af00      	add	r7, sp, #0
 8011d30:	6078      	str	r0, [r7, #4]
	//if(FLASH_EraseSector(u32addr)==FLASH_ERR_SUCCESS)
	//	return TRUE;
	//return FALSE;
}
 8011d32:	bf00      	nop
 8011d34:	4618      	mov	r0, r3
 8011d36:	370c      	adds	r7, #12
 8011d38:	46bd      	mov	sp, r7
 8011d3a:	bc80      	pop	{r7}
 8011d3c:	4770      	bx	lr

08011d3e <Flash_Write>:
SCH_BOOL Flash_Write(SCH_U32 u32addr, SCH_U32 u32data)
{
 8011d3e:	b480      	push	{r7}
 8011d40:	b083      	sub	sp, #12
 8011d42:	af00      	add	r7, sp, #0
 8011d44:	6078      	str	r0, [r7, #4]
 8011d46:	6039      	str	r1, [r7, #0]
	//if(FLASH_Program1LongWord(u32addr,u32data)==FLASH_ERR_SUCCESS)
	//	return TRUE;
	//return FALSE;
}
 8011d48:	bf00      	nop
 8011d4a:	4618      	mov	r0, r3
 8011d4c:	370c      	adds	r7, #12
 8011d4e:	46bd      	mov	sp, r7
 8011d50:	bc80      	pop	{r7}
 8011d52:	4770      	bx	lr

08011d54 <Flash_Quick_RD>:
{
	return Flash_WR_NUM_InOnePiece(flash_data,&u32data,1);
}
///===================================================================================
SCH_BOOL Flash_Quick_RD(FLASH_QUICK_DATA flash_data, SCH_U32 *u32data)
{
 8011d54:	b580      	push	{r7, lr}
 8011d56:	b084      	sub	sp, #16
 8011d58:	af00      	add	r7, sp, #0
 8011d5a:	4603      	mov	r3, r0
 8011d5c:	6039      	str	r1, [r7, #0]
 8011d5e:	71fb      	strb	r3, [r7, #7]
	SCH_U32 u32addr = FLASH_DATA_ADDR_END - flash_data*512;
 8011d60:	79fb      	ldrb	r3, [r7, #7]
 8011d62:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8011d66:	025b      	lsls	r3, r3, #9
 8011d68:	60fb      	str	r3, [r7, #12]
	return Flash_Read(u32addr,u32data);
 8011d6a:	6839      	ldr	r1, [r7, #0]
 8011d6c:	68f8      	ldr	r0, [r7, #12]
 8011d6e:	f7ff ffc6 	bl	8011cfe <Flash_Read>
 8011d72:	4603      	mov	r3, r0
}
 8011d74:	4618      	mov	r0, r3
 8011d76:	3710      	adds	r7, #16
 8011d78:	46bd      	mov	sp, r7
 8011d7a:	bd80      	pop	{r7, pc}

08011d7c <Flash_Quick_WR>:
		u32addr++;
	}
	return TRUE;
}
SCH_BOOL Flash_Quick_WR(FLASH_QUICK_DATA flash_data, SCH_U32 u32data)
{
 8011d7c:	b580      	push	{r7, lr}
 8011d7e:	b084      	sub	sp, #16
 8011d80:	af00      	add	r7, sp, #0
 8011d82:	4603      	mov	r3, r0
 8011d84:	6039      	str	r1, [r7, #0]
 8011d86:	71fb      	strb	r3, [r7, #7]
	SCH_U32 u32addr = FLASH_DATA_ADDR_END - flash_data*512;
 8011d88:	79fb      	ldrb	r3, [r7, #7]
 8011d8a:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8011d8e:	025b      	lsls	r3, r3, #9
 8011d90:	60fb      	str	r3, [r7, #12]
	Flash_Erase(u32addr);
 8011d92:	68f8      	ldr	r0, [r7, #12]
 8011d94:	f7ff ffc9 	bl	8011d2a <Flash_Erase>
	return Flash_Write(u32addr, u32data);
 8011d98:	6839      	ldr	r1, [r7, #0]
 8011d9a:	68f8      	ldr	r0, [r7, #12]
 8011d9c:	f7ff ffcf 	bl	8011d3e <Flash_Write>
 8011da0:	4603      	mov	r3, r0
}
 8011da2:	4618      	mov	r0, r3
 8011da4:	3710      	adds	r7, #16
 8011da6:	46bd      	mov	sp, r7
 8011da8:	bd80      	pop	{r7, pc}

08011daa <SysFlashInit>:
**  Created on	: 20170814
**  Description	: 
**  Return		: NULL
**************************************************************/
void SysFlashInit(void)
{
 8011daa:	b480      	push	{r7}
 8011dac:	af00      	add	r7, sp, #0
    //FLASH_Init(BUS_CLK_HZ);
}
 8011dae:	bf00      	nop
 8011db0:	46bd      	mov	sp, r7
 8011db2:	bc80      	pop	{r7}
 8011db4:	4770      	bx	lr

08011db6 <DSP_TEST_Init>:
**  Description :
**  Return      : 
********************************************************************************/
IO_DET_T DSP_TEST_Detect;
void DSP_TEST_Init(void)
{///===
 8011db6:	b480      	push	{r7}
 8011db8:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_DSP_TEST_DECT, GPIO_PinInput_InternalPullup);
	//sch_memset(&DSP_TEST_Detect, 0x00, sizeof(DSP_TEST_Detect));
}
 8011dba:	bf00      	nop
 8011dbc:	46bd      	mov	sp, r7
 8011dbe:	bc80      	pop	{r7}
 8011dc0:	4770      	bx	lr
	...

08011dc4 <DSP_Test_Detect>:
SCH_BOOL DSP_OFF_FLAG = 0;
void DSP_Test_Detect(void)
{
 8011dc4:	b580      	push	{r7, lr}
 8011dc6:	b082      	sub	sp, #8
 8011dc8:	af00      	add	r7, sp, #0
	SCH_U8 pData;

	if(SysPower.nPowerState != POWER_NORMAL_RUN)
 8011dca:	4b27      	ldr	r3, [pc, #156]	; (8011e68 <DSP_Test_Detect+0xa4>)
 8011dcc:	781b      	ldrb	r3, [r3, #0]
 8011dce:	2b06      	cmp	r3, #6
 8011dd0:	d145      	bne.n	8011e5e <DSP_Test_Detect+0x9a>
		return;
	//DSP_TEST_Detect.IO_Status = DSP_TEST_DET_LVON;
	if(DSP_TEST_Detect.IO_Status != DSP_OFF_FLAG)
 8011dd2:	4b26      	ldr	r3, [pc, #152]	; (8011e6c <DSP_Test_Detect+0xa8>)
 8011dd4:	781a      	ldrb	r2, [r3, #0]
 8011dd6:	4b26      	ldr	r3, [pc, #152]	; (8011e70 <DSP_Test_Detect+0xac>)
 8011dd8:	781b      	ldrb	r3, [r3, #0]
 8011dda:	429a      	cmp	r2, r3
 8011ddc:	d03b      	beq.n	8011e56 <DSP_Test_Detect+0x92>
	{
		if(++DSP_TEST_Detect.IO_SamplingCounter >= T200MS_8)
 8011dde:	4b23      	ldr	r3, [pc, #140]	; (8011e6c <DSP_Test_Detect+0xa8>)
 8011de0:	785b      	ldrb	r3, [r3, #1]
 8011de2:	3301      	adds	r3, #1
 8011de4:	b2da      	uxtb	r2, r3
 8011de6:	4b21      	ldr	r3, [pc, #132]	; (8011e6c <DSP_Test_Detect+0xa8>)
 8011de8:	705a      	strb	r2, [r3, #1]
 8011dea:	4b20      	ldr	r3, [pc, #128]	; (8011e6c <DSP_Test_Detect+0xa8>)
 8011dec:	785b      	ldrb	r3, [r3, #1]
 8011dee:	2b18      	cmp	r3, #24
 8011df0:	d936      	bls.n	8011e60 <DSP_Test_Detect+0x9c>
		{
			DSP_TEST_Detect.IO_SamplingCounter = 0;
 8011df2:	4b1e      	ldr	r3, [pc, #120]	; (8011e6c <DSP_Test_Detect+0xa8>)
 8011df4:	2200      	movs	r2, #0
 8011df6:	705a      	strb	r2, [r3, #1]
			if(DSP_TEST_Detect.IO_Status)
 8011df8:	4b1c      	ldr	r3, [pc, #112]	; (8011e6c <DSP_Test_Detect+0xa8>)
 8011dfa:	781b      	ldrb	r3, [r3, #0]
 8011dfc:	2b00      	cmp	r3, #0
 8011dfe:	d00c      	beq.n	8011e1a <DSP_Test_Detect+0x56>
			{
				Set_DSP_OFF_Flag;
 8011e00:	4a1c      	ldr	r2, [pc, #112]	; (8011e74 <DSP_Test_Detect+0xb0>)
 8011e02:	7993      	ldrb	r3, [r2, #6]
 8011e04:	f043 0308 	orr.w	r3, r3, #8
 8011e08:	7193      	strb	r3, [r2, #6]
				DSP_OFF_FLAG = 1;
 8011e0a:	4b19      	ldr	r3, [pc, #100]	; (8011e70 <DSP_Test_Detect+0xac>)
 8011e0c:	2201      	movs	r2, #1
 8011e0e:	701a      	strb	r2, [r3, #0]
				pData = 1;/*turn off*/
 8011e10:	2301      	movs	r3, #1
 8011e12:	71fb      	strb	r3, [r7, #7]
				Dsp_OFF();
 8011e14:	f7fb fa5c 	bl	800d2d0 <Dsp_OFF>
 8011e18:	e00b      	b.n	8011e32 <DSP_Test_Detect+0x6e>
			}
			else
			{
				Clr_DSP_OFF_Flag;
 8011e1a:	4a16      	ldr	r2, [pc, #88]	; (8011e74 <DSP_Test_Detect+0xb0>)
 8011e1c:	7993      	ldrb	r3, [r2, #6]
 8011e1e:	f36f 03c3 	bfc	r3, #3, #1
 8011e22:	7193      	strb	r3, [r2, #6]
				DSP_OFF_FLAG = 0;
 8011e24:	4b12      	ldr	r3, [pc, #72]	; (8011e70 <DSP_Test_Detect+0xac>)
 8011e26:	2200      	movs	r2, #0
 8011e28:	701a      	strb	r2, [r3, #0]
				pData = 2;/*turn on*/
 8011e2a:	2302      	movs	r3, #2
 8011e2c:	71fb      	strb	r3, [r7, #7]
				Dsp_ON();
 8011e2e:	f7fb fa27 	bl	800d280 <Dsp_ON>
			}
			PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(pData,0x0E));
 8011e32:	79fb      	ldrb	r3, [r7, #7]
 8011e34:	b29b      	uxth	r3, r3
 8011e36:	021b      	lsls	r3, r3, #8
 8011e38:	b29b      	uxth	r3, r3
 8011e3a:	330e      	adds	r3, #14
 8011e3c:	b29b      	uxth	r3, r3
 8011e3e:	461a      	mov	r2, r3
 8011e40:	210a      	movs	r1, #10
 8011e42:	2003      	movs	r0, #3
 8011e44:	f000 fb00 	bl	8012448 <PostMessage>
			PostMessage(BT_MODULE,M2B_DSP_DATA,SCH_WORD(0xFE,0x00));///
 8011e48:	f44f 427e 	mov.w	r2, #65024	; 0xfe00
 8011e4c:	210a      	movs	r1, #10
 8011e4e:	2003      	movs	r0, #3
 8011e50:	f000 fafa 	bl	8012448 <PostMessage>
 8011e54:	e004      	b.n	8011e60 <DSP_Test_Detect+0x9c>
		}	
	}
	else
	{
		DSP_TEST_Detect.IO_SamplingCounter = 0;
 8011e56:	4b05      	ldr	r3, [pc, #20]	; (8011e6c <DSP_Test_Detect+0xa8>)
 8011e58:	2200      	movs	r2, #0
 8011e5a:	705a      	strb	r2, [r3, #1]
 8011e5c:	e000      	b.n	8011e60 <DSP_Test_Detect+0x9c>
		return;
 8011e5e:	bf00      	nop
	}
}
 8011e60:	3708      	adds	r7, #8
 8011e62:	46bd      	mov	sp, r7
 8011e64:	bd80      	pop	{r7, pc}
 8011e66:	bf00      	nop
 8011e68:	20003e80 	.word	0x20003e80
 8011e6c:	20003e94 	.word	0x20003e94
 8011e70:	20002895 	.word	0x20002895
 8011e74:	200045a4 	.word	0x200045a4

08011e78 <PWR_IO_Init>:
**  Created on	: 20161009
**  Description	:
**  Return		: 
********************************************************************************/
void PWR_IO_Init(void)
{
 8011e78:	b480      	push	{r7}
 8011e7a:	af00      	add	r7, sp, #0

	//GPIO_PinInit(GPIO_SYS_POWER_CTL, GPIO_PinOutput);
	//GPIO_PinInit(GPIO_ACC_EN_CTL,    GPIO_PinOutput);
}
 8011e7c:	bf00      	nop
 8011e7e:	46bd      	mov	sp, r7
 8011e80:	bc80      	pop	{r7}
 8011e82:	4770      	bx	lr

08011e84 <SYS_Power_Ctl>:
void SYS_Power_Ctl(SCH_BOOL OnOff)
{
 8011e84:	b480      	push	{r7}
 8011e86:	b083      	sub	sp, #12
 8011e88:	af00      	add	r7, sp, #0
 8011e8a:	4603      	mov	r3, r0
 8011e8c:	71fb      	strb	r3, [r7, #7]
	if(OnOff == ON)
 8011e8e:	79fb      	ldrb	r3, [r7, #7]
 8011e90:	2b01      	cmp	r3, #1
 8011e92:	d105      	bne.n	8011ea0 <SYS_Power_Ctl+0x1c>
	{
		TurnOn_SYS_POWER;
		Set_SysPower_Flag;
 8011e94:	4a07      	ldr	r2, [pc, #28]	; (8011eb4 <SYS_Power_Ctl+0x30>)
 8011e96:	7953      	ldrb	r3, [r2, #5]
 8011e98:	f043 0308 	orr.w	r3, r3, #8
 8011e9c:	7153      	strb	r3, [r2, #5]
	else
	{
		TurnOff_SYS_POWER;
		Clr_SysPower_Flag;
	}
}
 8011e9e:	e004      	b.n	8011eaa <SYS_Power_Ctl+0x26>
		Clr_SysPower_Flag;
 8011ea0:	4a04      	ldr	r2, [pc, #16]	; (8011eb4 <SYS_Power_Ctl+0x30>)
 8011ea2:	7953      	ldrb	r3, [r2, #5]
 8011ea4:	f36f 03c3 	bfc	r3, #3, #1
 8011ea8:	7153      	strb	r3, [r2, #5]
}
 8011eaa:	bf00      	nop
 8011eac:	370c      	adds	r7, #12
 8011eae:	46bd      	mov	sp, r7
 8011eb0:	bc80      	pop	{r7}
 8011eb2:	4770      	bx	lr
 8011eb4:	200045a4 	.word	0x200045a4

08011eb8 <ACC_EN_Ctl>:
void ACC_EN_Ctl(SCH_BOOL OnOff)
{
 8011eb8:	b480      	push	{r7}
 8011eba:	b083      	sub	sp, #12
 8011ebc:	af00      	add	r7, sp, #0
 8011ebe:	4603      	mov	r3, r0
 8011ec0:	71fb      	strb	r3, [r7, #7]
	}
	else
	{
		TurnOff_ACC_EN;
	}
}
 8011ec2:	bf00      	nop
 8011ec4:	370c      	adds	r7, #12
 8011ec6:	46bd      	mov	sp, r7
 8011ec8:	bc80      	pop	{r7}
 8011eca:	4770      	bx	lr

08011ecc <AMP_IO_Init>:
**  Created on	: 20160909
**  Description	:
**  Return		: 
********************************************************************************/
void AMP_IO_Init(void)
{///===
 8011ecc:	b480      	push	{r7}
 8011ece:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_AMP_CTL,   GPIO_PinOutput);
	//GPIO_PinInit(GPIO_AMP_BEEP,  GPIO_PinOutput);
	//GPIO_PinInit(GPIO_AMP_DECT,  GPIO_PinInput_InternalPullup);
}
 8011ed0:	bf00      	nop
 8011ed2:	46bd      	mov	sp, r7
 8011ed4:	bc80      	pop	{r7}
 8011ed6:	4770      	bx	lr

08011ed8 <BT_IO_Init>:
**  Created on	: 20171220
**  Description	:
**  Return		: 
********************************************************************************/
void BT_IO_Init(void)
{///===
 8011ed8:	b480      	push	{r7}
 8011eda:	af00      	add	r7, sp, #0
	//GPIO_PinInit(GPIO_BT_RESET_CTL, GPIO_PinOutput);
}
 8011edc:	bf00      	nop
 8011ede:	46bd      	mov	sp, r7
 8011ee0:	bc80      	pop	{r7}
 8011ee2:	4770      	bx	lr

08011ee4 <GPIOInit>:
**  Created on	: 20160623
**  Description	: 
**  Return		: NULL
********************************************************************************/
void GPIOInit(void)
{
 8011ee4:	b580      	push	{r7, lr}
 8011ee6:	af00      	add	r7, sp, #0
	DSP_IO_Init();
 8011ee8:	f7fb fae4 	bl	800d4b4 <DSP_IO_Init>
	BT_IO_Init();
 8011eec:	f7ff fff4 	bl	8011ed8 <BT_IO_Init>
	DSP_TEST_Init();
 8011ef0:	f7ff ff61 	bl	8011db6 <DSP_TEST_Init>
	Start_IO_Init();
 8011ef4:	f7ff fd6c 	bl	80119d0 <Start_IO_Init>
	PWR_IO_Init();
 8011ef8:	f7ff ffbe 	bl	8011e78 <PWR_IO_Init>
	AMP_IO_Init();
 8011efc:	f7ff ffe6 	bl	8011ecc <AMP_IO_Init>
	MUTE_IO_Init();
 8011f00:	f7ff fa3a 	bl	8011378 <MUTE_IO_Init>
	LED_IO_Init();
 8011f04:	f7ff f9d6 	bl	80112b4 <LED_IO_Init>
	AD1938_IO_Init();
 8011f08:	f7f9 fc84 	bl	800b814 <AD1938_IO_Init>
	Eprom_IO_Init();
 8011f0c:	f7fe fbb4 	bl	8010678 <Eprom_IO_Init>
}
 8011f10:	bf00      	nop
 8011f12:	bd80      	pop	{r7, pc}

08011f14 <SPI_RW>:


SPI_HandleTypeDef *Spi_Arry[]={&hspi1,&hspi2,&hspi3};

SCH_U8 SPI_RW(Spi_T spi,SCH_U8 TxData)
{
 8011f14:	b580      	push	{r7, lr}
 8011f16:	b086      	sub	sp, #24
 8011f18:	af02      	add	r7, sp, #8
 8011f1a:	4603      	mov	r3, r0
 8011f1c:	460a      	mov	r2, r1
 8011f1e:	71fb      	strb	r3, [r7, #7]
 8011f20:	4613      	mov	r3, r2
 8011f22:	71bb      	strb	r3, [r7, #6]
	SCH_U8 RxData;
	HAL_SPI_TransmitReceive(Spi_Arry[spi],&TxData,&RxData,1,HAL_MAX_DELAY);
 8011f24:	79fb      	ldrb	r3, [r7, #7]
 8011f26:	4a08      	ldr	r2, [pc, #32]	; (8011f48 <SPI_RW+0x34>)
 8011f28:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8011f2c:	f107 020f 	add.w	r2, r7, #15
 8011f30:	1db9      	adds	r1, r7, #6
 8011f32:	f04f 33ff 	mov.w	r3, #4294967295
 8011f36:	9300      	str	r3, [sp, #0]
 8011f38:	2301      	movs	r3, #1
 8011f3a:	f7f4 fb40 	bl	80065be <HAL_SPI_TransmitReceive>
	return RxData;
 8011f3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011f40:	4618      	mov	r0, r3
 8011f42:	3710      	adds	r7, #16
 8011f44:	46bd      	mov	sp, r7
 8011f46:	bd80      	pop	{r7, pc}
 8011f48:	20000100 	.word	0x20000100

08011f4c <SPI_FLASH_ReadDeviceID>:

/*test spi demo 20200722 lhs*/
uint8_t SPI_FLASH_ReadDeviceID(void)
{
 8011f4c:	b580      	push	{r7, lr}
 8011f4e:	af00      	add	r7, sp, #0
	
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_RESET);
 8011f50:	2200      	movs	r2, #0
 8011f52:	2110      	movs	r1, #16
 8011f54:	4816      	ldr	r0, [pc, #88]	; (8011fb0 <SPI_FLASH_ReadDeviceID+0x64>)
 8011f56:	f7f1 fe70 	bl	8003c3a <HAL_GPIO_WritePin>
	//HAL_SPI_Transmit(&hspi1,spi_tx_buff,4,HAL_MAX_DELAY);
	//HAL_SPI_Receive(&hspi1,spi_rx_buff,1,HAL_MAX_DELAY);	
	SPI_RW(SCH_Spi1,spi_tx_buff[0]);
 8011f5a:	4b16      	ldr	r3, [pc, #88]	; (8011fb4 <SPI_FLASH_ReadDeviceID+0x68>)
 8011f5c:	781b      	ldrb	r3, [r3, #0]
 8011f5e:	4619      	mov	r1, r3
 8011f60:	2000      	movs	r0, #0
 8011f62:	f7ff ffd7 	bl	8011f14 <SPI_RW>
	SPI_RW(SCH_Spi1,spi_tx_buff[1]);
 8011f66:	4b13      	ldr	r3, [pc, #76]	; (8011fb4 <SPI_FLASH_ReadDeviceID+0x68>)
 8011f68:	785b      	ldrb	r3, [r3, #1]
 8011f6a:	4619      	mov	r1, r3
 8011f6c:	2000      	movs	r0, #0
 8011f6e:	f7ff ffd1 	bl	8011f14 <SPI_RW>
	SPI_RW(SCH_Spi1,spi_tx_buff[1]);
 8011f72:	4b10      	ldr	r3, [pc, #64]	; (8011fb4 <SPI_FLASH_ReadDeviceID+0x68>)
 8011f74:	785b      	ldrb	r3, [r3, #1]
 8011f76:	4619      	mov	r1, r3
 8011f78:	2000      	movs	r0, #0
 8011f7a:	f7ff ffcb 	bl	8011f14 <SPI_RW>
	SPI_RW(SCH_Spi1,spi_tx_buff[1]);
 8011f7e:	4b0d      	ldr	r3, [pc, #52]	; (8011fb4 <SPI_FLASH_ReadDeviceID+0x68>)
 8011f80:	785b      	ldrb	r3, [r3, #1]
 8011f82:	4619      	mov	r1, r3
 8011f84:	2000      	movs	r0, #0
 8011f86:	f7ff ffc5 	bl	8011f14 <SPI_RW>
	spi_rx_buff[0]=SPI_RW(SCH_Spi1,spi_tx_buff[1]);
 8011f8a:	4b0a      	ldr	r3, [pc, #40]	; (8011fb4 <SPI_FLASH_ReadDeviceID+0x68>)
 8011f8c:	785b      	ldrb	r3, [r3, #1]
 8011f8e:	4619      	mov	r1, r3
 8011f90:	2000      	movs	r0, #0
 8011f92:	f7ff ffbf 	bl	8011f14 <SPI_RW>
 8011f96:	4603      	mov	r3, r0
 8011f98:	461a      	mov	r2, r3
 8011f9a:	4b07      	ldr	r3, [pc, #28]	; (8011fb8 <SPI_FLASH_ReadDeviceID+0x6c>)
 8011f9c:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_4,GPIO_PIN_SET);
 8011f9e:	2201      	movs	r2, #1
 8011fa0:	2110      	movs	r1, #16
 8011fa2:	4803      	ldr	r0, [pc, #12]	; (8011fb0 <SPI_FLASH_ReadDeviceID+0x64>)
 8011fa4:	f7f1 fe49 	bl	8003c3a <HAL_GPIO_WritePin>
	//printf("APP Begin -- DeviceId : %x \r\n", spi_rx_buff[0]);
	return(spi_rx_buff[0]);
 8011fa8:	4b03      	ldr	r3, [pc, #12]	; (8011fb8 <SPI_FLASH_ReadDeviceID+0x6c>)
 8011faa:	781b      	ldrb	r3, [r3, #0]

}
 8011fac:	4618      	mov	r0, r3
 8011fae:	bd80      	pop	{r7, pc}
 8011fb0:	40010800 	.word	0x40010800
 8011fb4:	200000f4 	.word	0x200000f4
 8011fb8:	20003e98 	.word	0x20003e98

08011fbc <SysSpiExit>:
**  Created on  : 20171215
**  Description :
**  Return      : BOOL
********************************************************************************/
void SysSpiExit(Spi_T spi)
{
 8011fbc:	b580      	push	{r7, lr}
 8011fbe:	b082      	sub	sp, #8
 8011fc0:	af00      	add	r7, sp, #0
 8011fc2:	4603      	mov	r3, r0
 8011fc4:	71fb      	strb	r3, [r7, #7]
	//SPI_ConfigType sSPIConfig = {0};
	switch(spi)
 8011fc6:	79fb      	ldrb	r3, [r7, #7]
 8011fc8:	2b00      	cmp	r3, #0
 8011fca:	d002      	beq.n	8011fd2 <SysSpiExit+0x16>
 8011fcc:	2b01      	cmp	r3, #1
 8011fce:	d003      	beq.n	8011fd8 <SysSpiExit+0x1c>
		    sSPIConfig.sSettings.bMasterAutoDriveSS    = 0;
		    SPI_Init(SPI1, &sSPIConfig);
			SPI_DeInit(Spi_Arry[spi]);
#endif
			break;
		default:break;
 8011fd0:	e005      	b.n	8011fde <SysSpiExit+0x22>
			MX_SPI1_Init();
 8011fd2:	f7ef fc49 	bl	8001868 <MX_SPI1_Init>
			break;
 8011fd6:	e002      	b.n	8011fde <SysSpiExit+0x22>
			MX_SPI2_Init();
 8011fd8:	f7ef fc7c 	bl	80018d4 <MX_SPI2_Init>
			break;
 8011fdc:	bf00      	nop
	}
}
 8011fde:	bf00      	nop
 8011fe0:	3708      	adds	r7, #8
 8011fe2:	46bd      	mov	sp, r7
 8011fe4:	bd80      	pop	{r7, pc}
	...

08011fe8 <UartBufInit>:
//UART_Type *Uart_Arry[]={UART0,UART1,UART2};
UART_HandleTypeDef *Uart_Arry[]={&huart1,&huart2};

///========================================================
void UartBufInit(Uart_T uart,Uart_RT TxRx)
{
 8011fe8:	b580      	push	{r7, lr}
 8011fea:	b082      	sub	sp, #8
 8011fec:	af00      	add	r7, sp, #0
 8011fee:	4603      	mov	r3, r0
 8011ff0:	460a      	mov	r2, r1
 8011ff2:	71fb      	strb	r3, [r7, #7]
 8011ff4:	4613      	mov	r3, r2
 8011ff6:	71bb      	strb	r3, [r7, #6]
	if(UartBufAddr[uart][TxRx])
 8011ff8:	79fa      	ldrb	r2, [r7, #7]
 8011ffa:	79bb      	ldrb	r3, [r7, #6]
 8011ffc:	490a      	ldr	r1, [pc, #40]	; (8012028 <UartBufInit+0x40>)
 8011ffe:	0052      	lsls	r2, r2, #1
 8012000:	4413      	add	r3, r2
 8012002:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8012006:	2b00      	cmp	r3, #0
 8012008:	d009      	beq.n	801201e <UartBufInit+0x36>
		Queue_Init(UartBufAddr[uart][TxRx]);
 801200a:	79fa      	ldrb	r2, [r7, #7]
 801200c:	79bb      	ldrb	r3, [r7, #6]
 801200e:	4906      	ldr	r1, [pc, #24]	; (8012028 <UartBufInit+0x40>)
 8012010:	0052      	lsls	r2, r2, #1
 8012012:	4413      	add	r3, r2
 8012014:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8012018:	4618      	mov	r0, r3
 801201a:	f000 fa7b 	bl	8012514 <Queue_Init>
}
 801201e:	bf00      	nop
 8012020:	3708      	adds	r7, #8
 8012022:	46bd      	mov	sp, r7
 8012024:	bd80      	pop	{r7, pc}
 8012026:	bf00      	nop
 8012028:	08023964 	.word	0x08023964

0801202c <UartBufCnt>:
SCH_U16 UartBufCnt(Uart_T uart,Uart_RT TxRx)
{
 801202c:	b580      	push	{r7, lr}
 801202e:	b084      	sub	sp, #16
 8012030:	af00      	add	r7, sp, #0
 8012032:	4603      	mov	r3, r0
 8012034:	460a      	mov	r2, r1
 8012036:	71fb      	strb	r3, [r7, #7]
 8012038:	4613      	mov	r3, r2
 801203a:	71bb      	strb	r3, [r7, #6]
	QUEUE_T *pUartBuf;
	pUartBuf = UartBufAddr[uart][TxRx];
 801203c:	79fa      	ldrb	r2, [r7, #7]
 801203e:	79bb      	ldrb	r3, [r7, #6]
 8012040:	4909      	ldr	r1, [pc, #36]	; (8012068 <UartBufCnt+0x3c>)
 8012042:	0052      	lsls	r2, r2, #1
 8012044:	4413      	add	r3, r2
 8012046:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 801204a:	60fb      	str	r3, [r7, #12]
	if(pUartBuf)
 801204c:	68fb      	ldr	r3, [r7, #12]
 801204e:	2b00      	cmp	r3, #0
 8012050:	d004      	beq.n	801205c <UartBufCnt+0x30>
		return Queue_Cnt(pUartBuf);
 8012052:	68f8      	ldr	r0, [r7, #12]
 8012054:	f000 fa7c 	bl	8012550 <Queue_Cnt>
 8012058:	4603      	mov	r3, r0
 801205a:	e000      	b.n	801205e <UartBufCnt+0x32>
	return 0;
 801205c:	2300      	movs	r3, #0
}
 801205e:	4618      	mov	r0, r3
 8012060:	3710      	adds	r7, #16
 8012062:	46bd      	mov	sp, r7
 8012064:	bd80      	pop	{r7, pc}
 8012066:	bf00      	nop
 8012068:	08023964 	.word	0x08023964

0801206c <UartGetFromBuf>:
SCH_BOOL UartGetFromBuf(Uart_T uart, Uart_RT TxRx, SCH_U8 *data, SCH_U16 Len)
{
 801206c:	b580      	push	{r7, lr}
 801206e:	b084      	sub	sp, #16
 8012070:	af00      	add	r7, sp, #0
 8012072:	603a      	str	r2, [r7, #0]
 8012074:	461a      	mov	r2, r3
 8012076:	4603      	mov	r3, r0
 8012078:	71fb      	strb	r3, [r7, #7]
 801207a:	460b      	mov	r3, r1
 801207c:	71bb      	strb	r3, [r7, #6]
 801207e:	4613      	mov	r3, r2
 8012080:	80bb      	strh	r3, [r7, #4]
	QUEUE_T *pUartBuf;
	pUartBuf = UartBufAddr[uart][TxRx];
 8012082:	79fa      	ldrb	r2, [r7, #7]
 8012084:	79bb      	ldrb	r3, [r7, #6]
 8012086:	490b      	ldr	r1, [pc, #44]	; (80120b4 <UartGetFromBuf+0x48>)
 8012088:	0052      	lsls	r2, r2, #1
 801208a:	4413      	add	r3, r2
 801208c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8012090:	60fb      	str	r3, [r7, #12]
	if(pUartBuf)
 8012092:	68fb      	ldr	r3, [r7, #12]
 8012094:	2b00      	cmp	r3, #0
 8012096:	d007      	beq.n	80120a8 <UartGetFromBuf+0x3c>
		return Queue_Out(pUartBuf, data, Len);
 8012098:	88bb      	ldrh	r3, [r7, #4]
 801209a:	461a      	mov	r2, r3
 801209c:	6839      	ldr	r1, [r7, #0]
 801209e:	68f8      	ldr	r0, [r7, #12]
 80120a0:	f000 fab8 	bl	8012614 <Queue_Out>
 80120a4:	4603      	mov	r3, r0
 80120a6:	e000      	b.n	80120aa <UartGetFromBuf+0x3e>
	return FALSE;
 80120a8:	2300      	movs	r3, #0
}
 80120aa:	4618      	mov	r0, r3
 80120ac:	3710      	adds	r7, #16
 80120ae:	46bd      	mov	sp, r7
 80120b0:	bd80      	pop	{r7, pc}
 80120b2:	bf00      	nop
 80120b4:	08023964 	.word	0x08023964

080120b8 <UartPutToBuf>:
SCH_BOOL UartPutToBuf(Uart_T uart, Uart_RT TxRx, SCH_U8 *const data, SCH_U16 Len)
{
 80120b8:	b580      	push	{r7, lr}
 80120ba:	b084      	sub	sp, #16
 80120bc:	af00      	add	r7, sp, #0
 80120be:	603a      	str	r2, [r7, #0]
 80120c0:	461a      	mov	r2, r3
 80120c2:	4603      	mov	r3, r0
 80120c4:	71fb      	strb	r3, [r7, #7]
 80120c6:	460b      	mov	r3, r1
 80120c8:	71bb      	strb	r3, [r7, #6]
 80120ca:	4613      	mov	r3, r2
 80120cc:	80bb      	strh	r3, [r7, #4]
	QUEUE_T *pUartBuf;
	pUartBuf = UartBufAddr[uart][TxRx];
 80120ce:	79fa      	ldrb	r2, [r7, #7]
 80120d0:	79bb      	ldrb	r3, [r7, #6]
 80120d2:	490b      	ldr	r1, [pc, #44]	; (8012100 <UartPutToBuf+0x48>)
 80120d4:	0052      	lsls	r2, r2, #1
 80120d6:	4413      	add	r3, r2
 80120d8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80120dc:	60fb      	str	r3, [r7, #12]
	if(pUartBuf)
 80120de:	68fb      	ldr	r3, [r7, #12]
 80120e0:	2b00      	cmp	r3, #0
 80120e2:	d007      	beq.n	80120f4 <UartPutToBuf+0x3c>
		return Queue_In(pUartBuf, data,Len);
 80120e4:	88bb      	ldrh	r3, [r7, #4]
 80120e6:	461a      	mov	r2, r3
 80120e8:	6839      	ldr	r1, [r7, #0]
 80120ea:	68f8      	ldr	r0, [r7, #12]
 80120ec:	f000 fa3b 	bl	8012566 <Queue_In>
 80120f0:	4603      	mov	r3, r0
 80120f2:	e000      	b.n	80120f6 <UartPutToBuf+0x3e>
	return FALSE;
 80120f4:	2300      	movs	r3, #0
}
 80120f6:	4618      	mov	r0, r3
 80120f8:	3710      	adds	r7, #16
 80120fa:	46bd      	mov	sp, r7
 80120fc:	bd80      	pop	{r7, pc}
 80120fe:	bf00      	nop
 8012100:	08023964 	.word	0x08023964

08012104 <UartSendData8>:
**  Created on	: 20160621
**  Description	: 8
**  Return		: void
********************************************************************************/
void UartSendData8(Uart_T uart,SCH_U8 u8data)
{
 8012104:	b580      	push	{r7, lr}
 8012106:	b082      	sub	sp, #8
 8012108:	af00      	add	r7, sp, #0
 801210a:	4603      	mov	r3, r0
 801210c:	460a      	mov	r2, r1
 801210e:	71fb      	strb	r3, [r7, #7]
 8012110:	4613      	mov	r3, r2
 8012112:	71bb      	strb	r3, [r7, #6]
	//UART_PutChar(Uart_Arry[uart], u8data);
	HAL_UART_Transmit(Uart_Arry[uart],&u8data,1,0xffff);
 8012114:	79fb      	ldrb	r3, [r7, #7]
 8012116:	4a06      	ldr	r2, [pc, #24]	; (8012130 <UartSendData8+0x2c>)
 8012118:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 801211c:	1db9      	adds	r1, r7, #6
 801211e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8012122:	2201      	movs	r2, #1
 8012124:	f7f5 f859 	bl	80071da <HAL_UART_Transmit>
}
 8012128:	bf00      	nop
 801212a:	3708      	adds	r7, #8
 801212c:	46bd      	mov	sp, r7
 801212e:	bd80      	pop	{r7, pc}
 8012130:	2000018c 	.word	0x2000018c

08012134 <UartTxIntEn>:
**  Created on	: 20160621
**  Description	:
**  Return		: void
********************************************************************************/
void UartTxIntEn(Uart_T uart)
{
 8012134:	b480      	push	{r7}
 8012136:	b083      	sub	sp, #12
 8012138:	af00      	add	r7, sp, #0
 801213a:	4603      	mov	r3, r0
 801213c:	71fb      	strb	r3, [r7, #7]
	//UART_EnableInterrupt(Uart_Arry[uart], UART_TxCompleteInt);/* Enable Tx interrupt */
}
 801213e:	bf00      	nop
 8012140:	370c      	adds	r7, #12
 8012142:	46bd      	mov	sp, r7
 8012144:	bc80      	pop	{r7}
 8012146:	4770      	bx	lr

08012148 <UartTxIntDis>:
void UartTxIntDis(Uart_T uart)
{
 8012148:	b480      	push	{r7}
 801214a:	b083      	sub	sp, #12
 801214c:	af00      	add	r7, sp, #0
 801214e:	4603      	mov	r3, r0
 8012150:	71fb      	strb	r3, [r7, #7]
	//UART_DisableInterrupt(Uart_Arry[uart], UART_TxCompleteInt);/* Disable Tx interrupt */
}
 8012152:	bf00      	nop
 8012154:	370c      	adds	r7, #12
 8012156:	46bd      	mov	sp, r7
 8012158:	bc80      	pop	{r7}
 801215a:	4770      	bx	lr

0801215c <UartTxCnt>:
SCH_U16 UartRxCnt(Uart_T uart)
{
	return UartBufCnt(uart,Uart_Rx);
}
SCH_U16 UartTxCnt(Uart_T uart)
{
 801215c:	b580      	push	{r7, lr}
 801215e:	b082      	sub	sp, #8
 8012160:	af00      	add	r7, sp, #0
 8012162:	4603      	mov	r3, r0
 8012164:	71fb      	strb	r3, [r7, #7]
	return UartBufCnt(uart,Uart_Tx);
 8012166:	79fb      	ldrb	r3, [r7, #7]
 8012168:	2101      	movs	r1, #1
 801216a:	4618      	mov	r0, r3
 801216c:	f7ff ff5e 	bl	801202c <UartBufCnt>
 8012170:	4603      	mov	r3, r0
}
 8012172:	4618      	mov	r0, r3
 8012174:	3708      	adds	r7, #8
 8012176:	46bd      	mov	sp, r7
 8012178:	bd80      	pop	{r7, pc}

0801217a <Uart_Tx_DataPro>:
**  Created on  : 20160621
**  Description :   ---   int
**  Return      : NULL
********************************************************************************/
void Uart_Tx_DataPro(Uart_T uart)
{
 801217a:	b580      	push	{r7, lr}
 801217c:	b084      	sub	sp, #16
 801217e:	af00      	add	r7, sp, #0
 8012180:	4603      	mov	r3, r0
 8012182:	71fb      	strb	r3, [r7, #7]
	SCH_U8 u8data;
	if(UartTxCnt(uart) == 0)
 8012184:	79fb      	ldrb	r3, [r7, #7]
 8012186:	4618      	mov	r0, r3
 8012188:	f7ff ffe8 	bl	801215c <UartTxCnt>
 801218c:	4603      	mov	r3, r0
 801218e:	2b00      	cmp	r3, #0
 8012190:	d104      	bne.n	801219c <Uart_Tx_DataPro+0x22>
	{
		UartTxIntDis(uart);
 8012192:	79fb      	ldrb	r3, [r7, #7]
 8012194:	4618      	mov	r0, r3
 8012196:	f7ff ffd7 	bl	8012148 <UartTxIntDis>
 801219a:	e013      	b.n	80121c4 <Uart_Tx_DataPro+0x4a>
		return;
	}
	if(UartGetFromBuf(uart,Uart_Tx,&u8data,1))
 801219c:	f107 020f 	add.w	r2, r7, #15
 80121a0:	79f8      	ldrb	r0, [r7, #7]
 80121a2:	2301      	movs	r3, #1
 80121a4:	2101      	movs	r1, #1
 80121a6:	f7ff ff61 	bl	801206c <UartGetFromBuf>
 80121aa:	4603      	mov	r3, r0
 80121ac:	2b00      	cmp	r3, #0
 80121ae:	d009      	beq.n	80121c4 <Uart_Tx_DataPro+0x4a>
	{
		UartSendData8(uart, u8data);
 80121b0:	7bfa      	ldrb	r2, [r7, #15]
 80121b2:	79fb      	ldrb	r3, [r7, #7]
 80121b4:	4611      	mov	r1, r2
 80121b6:	4618      	mov	r0, r3
 80121b8:	f7ff ffa4 	bl	8012104 <UartSendData8>
		UartTxIntEn(uart);
 80121bc:	79fb      	ldrb	r3, [r7, #7]
 80121be:	4618      	mov	r0, r3
 80121c0:	f7ff ffb8 	bl	8012134 <UartTxIntEn>
	}
}
 80121c4:	3710      	adds	r7, #16
 80121c6:	46bd      	mov	sp, r7
 80121c8:	bd80      	pop	{r7, pc}

080121ca <UartTxData>:
**  Created on       : 20160621
**  Description      :
**  Return           : BOOL
********************************************************************************/
SCH_BOOL UartTxData(Uart_T uart, SCH_U8 *const data, SCH_U16 Len)
{
 80121ca:	b580      	push	{r7, lr}
 80121cc:	b082      	sub	sp, #8
 80121ce:	af00      	add	r7, sp, #0
 80121d0:	4603      	mov	r3, r0
 80121d2:	6039      	str	r1, [r7, #0]
 80121d4:	71fb      	strb	r3, [r7, #7]
 80121d6:	4613      	mov	r3, r2
 80121d8:	80bb      	strh	r3, [r7, #4]
	if(UartTxCnt(uart) != 0)
 80121da:	79fb      	ldrb	r3, [r7, #7]
 80121dc:	4618      	mov	r0, r3
 80121de:	f7ff ffbd 	bl	801215c <UartTxCnt>
 80121e2:	4603      	mov	r3, r0
 80121e4:	2b00      	cmp	r3, #0
 80121e6:	d00c      	beq.n	8012202 <UartTxData+0x38>
	{
		if(UartPutToBuf(uart,Uart_Tx,data,Len))
 80121e8:	88bb      	ldrh	r3, [r7, #4]
 80121ea:	79f8      	ldrb	r0, [r7, #7]
 80121ec:	683a      	ldr	r2, [r7, #0]
 80121ee:	2101      	movs	r1, #1
 80121f0:	f7ff ff62 	bl	80120b8 <UartPutToBuf>
 80121f4:	4603      	mov	r3, r0
 80121f6:	2b00      	cmp	r3, #0
 80121f8:	d001      	beq.n	80121fe <UartTxData+0x34>
			return TRUE;
 80121fa:	2301      	movs	r3, #1
 80121fc:	e011      	b.n	8012222 <UartTxData+0x58>
		return FALSE;
 80121fe:	2300      	movs	r3, #0
 8012200:	e00f      	b.n	8012222 <UartTxData+0x58>
	}
	if(UartPutToBuf(uart,Uart_Tx,data,Len))
 8012202:	88bb      	ldrh	r3, [r7, #4]
 8012204:	79f8      	ldrb	r0, [r7, #7]
 8012206:	683a      	ldr	r2, [r7, #0]
 8012208:	2101      	movs	r1, #1
 801220a:	f7ff ff55 	bl	80120b8 <UartPutToBuf>
 801220e:	4603      	mov	r3, r0
 8012210:	2b00      	cmp	r3, #0
 8012212:	d005      	beq.n	8012220 <UartTxData+0x56>
	{
		Uart_Tx_DataPro(uart);
 8012214:	79fb      	ldrb	r3, [r7, #7]
 8012216:	4618      	mov	r0, r3
 8012218:	f7ff ffaf 	bl	801217a <Uart_Tx_DataPro>
		return TRUE;
 801221c:	2301      	movs	r3, #1
 801221e:	e000      	b.n	8012222 <UartTxData+0x58>
	}
	return FALSE;
 8012220:	2300      	movs	r3, #0
}
 8012222:	4618      	mov	r0, r3
 8012224:	3708      	adds	r7, #8
 8012226:	46bd      	mov	sp, r7
 8012228:	bd80      	pop	{r7, pc}
	...

0801222c <SysUartExit>:
**  Created on  : 20170830
**  Description :
**  Return      : BOOL
********************************************************************************/
void SysUartExit(Uart_T uart)
{
 801222c:	b580      	push	{r7, lr}
 801222e:	b082      	sub	sp, #8
 8012230:	af00      	add	r7, sp, #0
 8012232:	4603      	mov	r3, r0
 8012234:	71fb      	strb	r3, [r7, #7]
	switch(uart)
 8012236:	79fb      	ldrb	r3, [r7, #7]
 8012238:	2b03      	cmp	r3, #3
 801223a:	d811      	bhi.n	8012260 <SysUartExit+0x34>
 801223c:	a201      	add	r2, pc, #4	; (adr r2, 8012244 <SysUartExit+0x18>)
 801223e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012242:	bf00      	nop
 8012244:	08012261 	.word	0x08012261
 8012248:	08012255 	.word	0x08012255
 801224c:	0801225b 	.word	0x0801225b
 8012250:	08012261 	.word	0x08012261
			SIM->SCGC &= ~SIM_SCGC_UART0_MASK; 
#endif
			break;
		case SCH_Uart1:
#if UART1_FUNC == ENABLE
			MX_USART1_UART_Init();
 8012254:	f7ef ff62 	bl	800211c <MX_USART1_UART_Init>
#endif
			break;
 8012258:	e003      	b.n	8012262 <SysUartExit+0x36>
		case SCH_Uart2:
#if UART2_FUNC == ENABLE
			MX_USART2_UART_Init();
 801225a:	f7ef ff89 	bl	8002170 <MX_USART2_UART_Init>
			UART_DisableInterrupt(Uart_Arry[uart], UART_TxCompleteInt);
			UART_DisableInterrupt(Uart_Arry[uart], UART_IdleLineInt);
			NVIC_DisableIRQ(UART2_IRQn);
			SIM->SCGC &= ~SIM_SCGC_UART2_MASK;
#endif
			break;
 801225e:	e000      	b.n	8012262 <SysUartExit+0x36>
		case SCH_Uart3:
			break;
		default:break;
 8012260:	bf00      	nop
	}
}
 8012262:	bf00      	nop
 8012264:	3708      	adds	r7, #8
 8012266:	46bd      	mov	sp, r7
 8012268:	bd80      	pop	{r7, pc}
 801226a:	bf00      	nop

0801226c <SysUartInit>:
**  Created on  : 20170406
**  Description :
**  Return      : BOOL
********************************************************************************/
SCH_BOOL SysUartInit(Uart_T uart,SCH_U32 Baudrate)
{
 801226c:	b580      	push	{r7, lr}
 801226e:	b082      	sub	sp, #8
 8012270:	af00      	add	r7, sp, #0
 8012272:	4603      	mov	r3, r0
 8012274:	6039      	str	r1, [r7, #0]
 8012276:	71fb      	strb	r3, [r7, #7]
	//UART_ConfigType t_UART_Config;
	//t_UART_Config.u32Baudrate = Baudrate;
	//t_UART_Config.u32SysClkHz = BUS_CLK_HZ;
	switch(uart)
 8012278:	79fb      	ldrb	r3, [r7, #7]
 801227a:	2b03      	cmp	r3, #3
 801227c:	d80a      	bhi.n	8012294 <SysUartInit+0x28>
 801227e:	a201      	add	r2, pc, #4	; (adr r2, 8012284 <SysUartInit+0x18>)
 8012280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012284:	08012299 	.word	0x08012299
 8012288:	08012299 	.word	0x08012299
 801228c:	08012299 	.word	0x08012299
 8012290:	08012299 	.word	0x08012299
#endif
			break;
		case SCH_Uart3:
			break;
		default:
			return FALSE;
 8012294:	2300      	movs	r3, #0
 8012296:	e00b      	b.n	80122b0 <SysUartInit+0x44>
			break;
 8012298:	bf00      	nop
	}		 
	UartBufInit(uart, Uart_Tx);
 801229a:	79fb      	ldrb	r3, [r7, #7]
 801229c:	2101      	movs	r1, #1
 801229e:	4618      	mov	r0, r3
 80122a0:	f7ff fea2 	bl	8011fe8 <UartBufInit>
	UartBufInit(uart, Uart_Rx);
 80122a4:	79fb      	ldrb	r3, [r7, #7]
 80122a6:	2100      	movs	r1, #0
 80122a8:	4618      	mov	r0, r3
 80122aa:	f7ff fe9d 	bl	8011fe8 <UartBufInit>
	return TRUE;
 80122ae:	2301      	movs	r3, #1
}
 80122b0:	4618      	mov	r0, r3
 80122b2:	3708      	adds	r7, #8
 80122b4:	46bd      	mov	sp, r7
 80122b6:	bd80      	pop	{r7, pc}

080122b8 <SysDataInit>:
**  Description	: 
**  Return		: NULL
********************************************************************************/
SYS_T Sys;
void SysDataInit(void)
{
 80122b8:	b580      	push	{r7, lr}
 80122ba:	af00      	add	r7, sp, #0
	sch_memset(&Sys,0x00,sizeof(Sys));
 80122bc:	220c      	movs	r2, #12
 80122be:	2100      	movs	r1, #0
 80122c0:	4809      	ldr	r0, [pc, #36]	; (80122e8 <SysDataInit+0x30>)
 80122c2:	f000 f86e 	bl	80123a2 <sch_memset>
	Set_SYS_MUTE;
 80122c6:	4a08      	ldr	r2, [pc, #32]	; (80122e8 <SysDataInit+0x30>)
 80122c8:	7913      	ldrb	r3, [r2, #4]
 80122ca:	f043 0304 	orr.w	r3, r3, #4
 80122ce:	7113      	strb	r3, [r2, #4]
	Set_VolErr_Flag;
 80122d0:	4a05      	ldr	r2, [pc, #20]	; (80122e8 <SysDataInit+0x30>)
 80122d2:	7953      	ldrb	r3, [r2, #5]
 80122d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80122d8:	7153      	strb	r3, [r2, #5]
	Set_START_Flag;
 80122da:	4a03      	ldr	r2, [pc, #12]	; (80122e8 <SysDataInit+0x30>)
 80122dc:	7993      	ldrb	r3, [r2, #6]
 80122de:	f043 0320 	orr.w	r3, r3, #32
 80122e2:	7193      	strb	r3, [r2, #6]
	///Set_ACC_Has;
}
 80122e4:	bf00      	nop
 80122e6:	bd80      	pop	{r7, pc}
 80122e8:	200045a4 	.word	0x200045a4

080122ec <SysWait1Us>:
**  Created on	: 
**  Description	:  Delay
**  Return		: NULL
**************************************************************************************/
void SysWait1Us(void)
{
 80122ec:	b480      	push	{r7}
 80122ee:	af00      	add	r7, sp, #0
	SCH_NOP;SCH_NOP;SCH_NOP;
	SCH_NOP;SCH_NOP;SCH_NOP;
	SCH_NOP;SCH_NOP;SCH_NOP;
#endif
#endif
}
 80122f0:	bf00      	nop
 80122f2:	46bd      	mov	sp, r7
 80122f4:	bc80      	pop	{r7}
 80122f6:	4770      	bx	lr

080122f8 <SysWaitUs>:
void SysWaitUs(SCH_U32 Time)
{
 80122f8:	b580      	push	{r7, lr}
 80122fa:	b082      	sub	sp, #8
 80122fc:	af00      	add	r7, sp, #0
 80122fe:	6078      	str	r0, [r7, #4]
	while(Time--)
 8012300:	e001      	b.n	8012306 <SysWaitUs+0xe>
		SysWait1Us();
 8012302:	f7ff fff3 	bl	80122ec <SysWait1Us>
	while(Time--)
 8012306:	687b      	ldr	r3, [r7, #4]
 8012308:	1e5a      	subs	r2, r3, #1
 801230a:	607a      	str	r2, [r7, #4]
 801230c:	2b00      	cmp	r3, #0
 801230e:	d1f8      	bne.n	8012302 <SysWaitUs+0xa>
}
 8012310:	bf00      	nop
 8012312:	3708      	adds	r7, #8
 8012314:	46bd      	mov	sp, r7
 8012316:	bd80      	pop	{r7, pc}

08012318 <SysWaitMs>:
void SysWaitMs(SCH_U32 Time)
{
 8012318:	b580      	push	{r7, lr}
 801231a:	b082      	sub	sp, #8
 801231c:	af00      	add	r7, sp, #0
 801231e:	6078      	str	r0, [r7, #4]
	while(Time--)
 8012320:	e003      	b.n	801232a <SysWaitMs+0x12>
		SysWaitUs(1000);
 8012322:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8012326:	f7ff ffe7 	bl	80122f8 <SysWaitUs>
	while(Time--)
 801232a:	687b      	ldr	r3, [r7, #4]
 801232c:	1e5a      	subs	r2, r3, #1
 801232e:	607a      	str	r2, [r7, #4]
 8012330:	2b00      	cmp	r3, #0
 8012332:	d1f6      	bne.n	8012322 <SysWaitMs+0xa>
}
 8012334:	bf00      	nop
 8012336:	3708      	adds	r7, #8
 8012338:	46bd      	mov	sp, r7
 801233a:	bd80      	pop	{r7, pc}

0801233c <GetMax>:
**  Created on	: 20170608
**  Description	: 
**  Return		: NULL
**************************************************************************************/
SCH_U32 GetMax(SCH_U32 m,SCH_U32 n)
{
 801233c:	b480      	push	{r7}
 801233e:	b083      	sub	sp, #12
 8012340:	af00      	add	r7, sp, #0
 8012342:	6078      	str	r0, [r7, #4]
 8012344:	6039      	str	r1, [r7, #0]
	return (m>n)?m:n;
 8012346:	683a      	ldr	r2, [r7, #0]
 8012348:	687b      	ldr	r3, [r7, #4]
 801234a:	4293      	cmp	r3, r2
 801234c:	bf38      	it	cc
 801234e:	4613      	movcc	r3, r2
}
 8012350:	4618      	mov	r0, r3
 8012352:	370c      	adds	r7, #12
 8012354:	46bd      	mov	sp, r7
 8012356:	bc80      	pop	{r7}
 8012358:	4770      	bx	lr

0801235a <GetMin>:
SCH_U32 GetMin(SCH_U32 m,SCH_U32 n)
{
 801235a:	b480      	push	{r7}
 801235c:	b083      	sub	sp, #12
 801235e:	af00      	add	r7, sp, #0
 8012360:	6078      	str	r0, [r7, #4]
 8012362:	6039      	str	r1, [r7, #0]
	return (m>n)?n:m;
 8012364:	687a      	ldr	r2, [r7, #4]
 8012366:	683b      	ldr	r3, [r7, #0]
 8012368:	4293      	cmp	r3, r2
 801236a:	bf28      	it	cs
 801236c:	4613      	movcs	r3, r2
}
 801236e:	4618      	mov	r0, r3
 8012370:	370c      	adds	r7, #12
 8012372:	46bd      	mov	sp, r7
 8012374:	bc80      	pop	{r7}
 8012376:	4770      	bx	lr

08012378 <LimitMaxMin>:
SCH_U32 LimitMaxMin(SCH_U32 min,SCH_U32 Data,SCH_U32 max)
{
 8012378:	b580      	push	{r7, lr}
 801237a:	b084      	sub	sp, #16
 801237c:	af00      	add	r7, sp, #0
 801237e:	60f8      	str	r0, [r7, #12]
 8012380:	60b9      	str	r1, [r7, #8]
 8012382:	607a      	str	r2, [r7, #4]
	Data = GetMax(min,Data);
 8012384:	68b9      	ldr	r1, [r7, #8]
 8012386:	68f8      	ldr	r0, [r7, #12]
 8012388:	f7ff ffd8 	bl	801233c <GetMax>
 801238c:	60b8      	str	r0, [r7, #8]
	Data = GetMin(max,Data);
 801238e:	68b9      	ldr	r1, [r7, #8]
 8012390:	6878      	ldr	r0, [r7, #4]
 8012392:	f7ff ffe2 	bl	801235a <GetMin>
 8012396:	60b8      	str	r0, [r7, #8]
	return Data;
 8012398:	68bb      	ldr	r3, [r7, #8]
}
 801239a:	4618      	mov	r0, r3
 801239c:	3710      	adds	r7, #16
 801239e:	46bd      	mov	sp, r7
 80123a0:	bd80      	pop	{r7, pc}

080123a2 <sch_memset>:
**  Created on	: 20170608
**  Description	: 
**  Return		: NULL
**************************************************************************************/
void sch_memset(void *s,const SCH_U8 c,SCH_U16 n)  
{
 80123a2:	b480      	push	{r7}
 80123a4:	b085      	sub	sp, #20
 80123a6:	af00      	add	r7, sp, #0
 80123a8:	6078      	str	r0, [r7, #4]
 80123aa:	460b      	mov	r3, r1
 80123ac:	70fb      	strb	r3, [r7, #3]
 80123ae:	4613      	mov	r3, r2
 80123b0:	803b      	strh	r3, [r7, #0]
    SCH_U8 *su = (SCH_U8 *)s;
 80123b2:	687b      	ldr	r3, [r7, #4]
 80123b4:	60fb      	str	r3, [r7, #12]
	while(n--)
 80123b6:	e004      	b.n	80123c2 <sch_memset+0x20>
	{
		*su++ = c;
 80123b8:	68fb      	ldr	r3, [r7, #12]
 80123ba:	1c5a      	adds	r2, r3, #1
 80123bc:	60fa      	str	r2, [r7, #12]
 80123be:	78fa      	ldrb	r2, [r7, #3]
 80123c0:	701a      	strb	r2, [r3, #0]
	while(n--)
 80123c2:	883b      	ldrh	r3, [r7, #0]
 80123c4:	1e5a      	subs	r2, r3, #1
 80123c6:	803a      	strh	r2, [r7, #0]
 80123c8:	2b00      	cmp	r3, #0
 80123ca:	d1f5      	bne.n	80123b8 <sch_memset+0x16>
	}
}  
 80123cc:	bf00      	nop
 80123ce:	3714      	adds	r7, #20
 80123d0:	46bd      	mov	sp, r7
 80123d2:	bc80      	pop	{r7}
 80123d4:	4770      	bx	lr

080123d6 <sch_memcpy>:
void sch_memcpy(void *to,  void const *from, SCH_U16 n)  
{
 80123d6:	b480      	push	{r7}
 80123d8:	b087      	sub	sp, #28
 80123da:	af00      	add	r7, sp, #0
 80123dc:	60f8      	str	r0, [r7, #12]
 80123de:	60b9      	str	r1, [r7, #8]
 80123e0:	4613      	mov	r3, r2
 80123e2:	80fb      	strh	r3, [r7, #6]
	SCH_U8 *t = (SCH_U8 *)to;
 80123e4:	68fb      	ldr	r3, [r7, #12]
 80123e6:	617b      	str	r3, [r7, #20]
	SCH_U8 *f = (SCH_U8 *)from;
 80123e8:	68bb      	ldr	r3, [r7, #8]
 80123ea:	613b      	str	r3, [r7, #16]
	while(n--)
 80123ec:	e007      	b.n	80123fe <sch_memcpy+0x28>
	{
		*t++ = *f++;
 80123ee:	693a      	ldr	r2, [r7, #16]
 80123f0:	1c53      	adds	r3, r2, #1
 80123f2:	613b      	str	r3, [r7, #16]
 80123f4:	697b      	ldr	r3, [r7, #20]
 80123f6:	1c59      	adds	r1, r3, #1
 80123f8:	6179      	str	r1, [r7, #20]
 80123fa:	7812      	ldrb	r2, [r2, #0]
 80123fc:	701a      	strb	r2, [r3, #0]
	while(n--)
 80123fe:	88fb      	ldrh	r3, [r7, #6]
 8012400:	1e5a      	subs	r2, r3, #1
 8012402:	80fa      	strh	r2, [r7, #6]
 8012404:	2b00      	cmp	r3, #0
 8012406:	d1f2      	bne.n	80123ee <sch_memcpy+0x18>
	}
}
 8012408:	bf00      	nop
 801240a:	371c      	adds	r7, #28
 801240c:	46bd      	mov	sp, r7
 801240e:	bc80      	pop	{r7}
 8012410:	4770      	bx	lr

08012412 <GetCheckData_Xor>:
	while(Len--)
		index += *data++;
	return index;
}
SCH_U8 GetCheckData_Xor(SCH_U8 *data, SCH_U8 Len)
{
 8012412:	b480      	push	{r7}
 8012414:	b085      	sub	sp, #20
 8012416:	af00      	add	r7, sp, #0
 8012418:	6078      	str	r0, [r7, #4]
 801241a:	460b      	mov	r3, r1
 801241c:	70fb      	strb	r3, [r7, #3]
	SCH_U8 index=0;
 801241e:	2300      	movs	r3, #0
 8012420:	73fb      	strb	r3, [r7, #15]
	while(Len--)
 8012422:	e006      	b.n	8012432 <GetCheckData_Xor+0x20>
		index ^= *data++;
 8012424:	687b      	ldr	r3, [r7, #4]
 8012426:	1c5a      	adds	r2, r3, #1
 8012428:	607a      	str	r2, [r7, #4]
 801242a:	781a      	ldrb	r2, [r3, #0]
 801242c:	7bfb      	ldrb	r3, [r7, #15]
 801242e:	4053      	eors	r3, r2
 8012430:	73fb      	strb	r3, [r7, #15]
	while(Len--)
 8012432:	78fb      	ldrb	r3, [r7, #3]
 8012434:	1e5a      	subs	r2, r3, #1
 8012436:	70fa      	strb	r2, [r7, #3]
 8012438:	2b00      	cmp	r3, #0
 801243a:	d1f3      	bne.n	8012424 <GetCheckData_Xor+0x12>
	return index;
 801243c:	7bfb      	ldrb	r3, [r7, #15]
}
 801243e:	4618      	mov	r0, r3
 8012440:	3714      	adds	r7, #20
 8012442:	46bd      	mov	sp, r7
 8012444:	bc80      	pop	{r7}
 8012446:	4770      	bx	lr

08012448 <PostMessage>:
	///{0,0,0,QUEUE_LENGTH,sizeof(MESSAGE),&Queue[TUNER_MODULE]},
	///{0,0,0,QUEUE_LENGTH,sizeof(MESSAGE),&Queue[MMI_MODULE]}
};
///==================================================
SCH_BOOL PostMessage(MSG_MODULE Module, SCH_U8 ID, SCH_U16 param)
{
 8012448:	b580      	push	{r7, lr}
 801244a:	b084      	sub	sp, #16
 801244c:	af00      	add	r7, sp, #0
 801244e:	4603      	mov	r3, r0
 8012450:	71fb      	strb	r3, [r7, #7]
 8012452:	460b      	mov	r3, r1
 8012454:	71bb      	strb	r3, [r7, #6]
 8012456:	4613      	mov	r3, r2
 8012458:	80bb      	strh	r3, [r7, #4]
	MESSAGE Msg;
	Msg.ID=ID;
 801245a:	79bb      	ldrb	r3, [r7, #6]
 801245c:	733b      	strb	r3, [r7, #12]
	Msg.prm=param;
 801245e:	88bb      	ldrh	r3, [r7, #4]
 8012460:	81fb      	strh	r3, [r7, #14]
	if(ID == 0x01 && param == 0x3)
 8012462:	79bb      	ldrb	r3, [r7, #6]
 8012464:	2b01      	cmp	r3, #1
 8012466:	d106      	bne.n	8012476 <PostMessage+0x2e>
 8012468:	88bb      	ldrh	r3, [r7, #4]
 801246a:	2b03      	cmp	r3, #3
 801246c:	d103      	bne.n	8012476 <PostMessage+0x2e>
	{
		Msg.ID=ID;
 801246e:	79bb      	ldrb	r3, [r7, #6]
 8012470:	733b      	strb	r3, [r7, #12]
		Msg.prm=param;
 8012472:	88bb      	ldrh	r3, [r7, #4]
 8012474:	81fb      	strh	r3, [r7, #14]
	}
	return Queue_In(&MESSAGE_QUEUE[Module], &Msg, 1);
 8012476:	79fb      	ldrb	r3, [r7, #7]
 8012478:	011b      	lsls	r3, r3, #4
 801247a:	4a06      	ldr	r2, [pc, #24]	; (8012494 <PostMessage+0x4c>)
 801247c:	4413      	add	r3, r2
 801247e:	f107 010c 	add.w	r1, r7, #12
 8012482:	2201      	movs	r2, #1
 8012484:	4618      	mov	r0, r3
 8012486:	f000 f86e 	bl	8012566 <Queue_In>
 801248a:	4603      	mov	r3, r0
}
 801248c:	4618      	mov	r0, r3
 801248e:	3710      	adds	r7, #16
 8012490:	46bd      	mov	sp, r7
 8012492:	bd80      	pop	{r7, pc}
 8012494:	20000194 	.word	0x20000194

08012498 <GetMessage>:
	Msg.ID=ID;
	Msg.prm=param;
	return Queue_Insert(&MESSAGE_QUEUE[Module], &Msg, 1);
}
SCH_BOOL GetMessage(MSG_MODULE Module,MESSAGE *Msg)
{
 8012498:	b580      	push	{r7, lr}
 801249a:	b082      	sub	sp, #8
 801249c:	af00      	add	r7, sp, #0
 801249e:	4603      	mov	r3, r0
 80124a0:	6039      	str	r1, [r7, #0]
 80124a2:	71fb      	strb	r3, [r7, #7]
	return Queue_Out(&MESSAGE_QUEUE[Module], Msg, 1);
 80124a4:	79fb      	ldrb	r3, [r7, #7]
 80124a6:	011b      	lsls	r3, r3, #4
 80124a8:	4a05      	ldr	r2, [pc, #20]	; (80124c0 <GetMessage+0x28>)
 80124aa:	4413      	add	r3, r2
 80124ac:	2201      	movs	r2, #1
 80124ae:	6839      	ldr	r1, [r7, #0]
 80124b0:	4618      	mov	r0, r3
 80124b2:	f000 f8af 	bl	8012614 <Queue_Out>
 80124b6:	4603      	mov	r3, r0
}
 80124b8:	4618      	mov	r0, r3
 80124ba:	3708      	adds	r7, #8
 80124bc:	46bd      	mov	sp, r7
 80124be:	bd80      	pop	{r7, pc}
 80124c0:	20000194 	.word	0x20000194

080124c4 <ClearMessage>:
void ClearMessage(MSG_MODULE Module)
{
 80124c4:	b580      	push	{r7, lr}
 80124c6:	b082      	sub	sp, #8
 80124c8:	af00      	add	r7, sp, #0
 80124ca:	4603      	mov	r3, r0
 80124cc:	71fb      	strb	r3, [r7, #7]
	Queue_Init(&MESSAGE_QUEUE[Module]);
 80124ce:	79fb      	ldrb	r3, [r7, #7]
 80124d0:	011b      	lsls	r3, r3, #4
 80124d2:	4a04      	ldr	r2, [pc, #16]	; (80124e4 <ClearMessage+0x20>)
 80124d4:	4413      	add	r3, r2
 80124d6:	4618      	mov	r0, r3
 80124d8:	f000 f81c 	bl	8012514 <Queue_Init>
}
 80124dc:	bf00      	nop
 80124de:	3708      	adds	r7, #8
 80124e0:	46bd      	mov	sp, r7
 80124e2:	bd80      	pop	{r7, pc}
 80124e4:	20000194 	.word	0x20000194

080124e8 <ClearAllModeMessage>:
void ClearAllModeMessage(void)
{
 80124e8:	b580      	push	{r7, lr}
 80124ea:	b082      	sub	sp, #8
 80124ec:	af00      	add	r7, sp, #0
	SCH_U8 i=0;
 80124ee:	2300      	movs	r3, #0
 80124f0:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<NUMOFMODE;i++)
 80124f2:	2300      	movs	r3, #0
 80124f4:	71fb      	strb	r3, [r7, #7]
 80124f6:	e006      	b.n	8012506 <ClearAllModeMessage+0x1e>
		ClearMessage((MSG_MODULE)i);
 80124f8:	79fb      	ldrb	r3, [r7, #7]
 80124fa:	4618      	mov	r0, r3
 80124fc:	f7ff ffe2 	bl	80124c4 <ClearMessage>
	for(i=0;i<NUMOFMODE;i++)
 8012500:	79fb      	ldrb	r3, [r7, #7]
 8012502:	3301      	adds	r3, #1
 8012504:	71fb      	strb	r3, [r7, #7]
 8012506:	79fb      	ldrb	r3, [r7, #7]
 8012508:	2b03      	cmp	r3, #3
 801250a:	d9f5      	bls.n	80124f8 <ClearAllModeMessage+0x10>
}
 801250c:	bf00      	nop
 801250e:	3708      	adds	r7, #8
 8012510:	46bd      	mov	sp, r7
 8012512:	bd80      	pop	{r7, pc}

08012514 <Queue_Init>:
*/
#include "sch_config.h"


void Queue_Init(QUEUE_T *p_queue)
{
 8012514:	b580      	push	{r7, lr}
 8012516:	b082      	sub	sp, #8
 8012518:	af00      	add	r7, sp, #0
 801251a:	6078      	str	r0, [r7, #4]
	p_queue->Cnt = 0;
 801251c:	687b      	ldr	r3, [r7, #4]
 801251e:	2200      	movs	r2, #0
 8012520:	801a      	strh	r2, [r3, #0]
	p_queue->Head = 0;
 8012522:	687b      	ldr	r3, [r7, #4]
 8012524:	2200      	movs	r2, #0
 8012526:	805a      	strh	r2, [r3, #2]
	p_queue->Tail = 0;
 8012528:	687b      	ldr	r3, [r7, #4]
 801252a:	2200      	movs	r2, #0
 801252c:	809a      	strh	r2, [r3, #4]
	sch_memset(p_queue->Pbuf, 0x00, p_queue->Qsize*p_queue->Isize);
 801252e:	687b      	ldr	r3, [r7, #4]
 8012530:	68d8      	ldr	r0, [r3, #12]
 8012532:	687b      	ldr	r3, [r7, #4]
 8012534:	88db      	ldrh	r3, [r3, #6]
 8012536:	687a      	ldr	r2, [r7, #4]
 8012538:	8912      	ldrh	r2, [r2, #8]
 801253a:	fb02 f303 	mul.w	r3, r2, r3
 801253e:	b29b      	uxth	r3, r3
 8012540:	461a      	mov	r2, r3
 8012542:	2100      	movs	r1, #0
 8012544:	f7ff ff2d 	bl	80123a2 <sch_memset>
}
 8012548:	bf00      	nop
 801254a:	3708      	adds	r7, #8
 801254c:	46bd      	mov	sp, r7
 801254e:	bd80      	pop	{r7, pc}

08012550 <Queue_Cnt>:
QUE_U16 Queue_Cnt(QUEUE_T *p_queue)
{
 8012550:	b480      	push	{r7}
 8012552:	b083      	sub	sp, #12
 8012554:	af00      	add	r7, sp, #0
 8012556:	6078      	str	r0, [r7, #4]
	return p_queue->Cnt;
 8012558:	687b      	ldr	r3, [r7, #4]
 801255a:	881b      	ldrh	r3, [r3, #0]
}
 801255c:	4618      	mov	r0, r3
 801255e:	370c      	adds	r7, #12
 8012560:	46bd      	mov	sp, r7
 8012562:	bc80      	pop	{r7}
 8012564:	4770      	bx	lr

08012566 <Queue_In>:
QUE_BOOL Queue_IsEmpty(QUEUE_T *p_queue)
{
	return (p_queue->Cnt == 0) ? TRUE : FALSE;
}
QUE_BOOL Queue_In(QUEUE_T *p_queue, void *p_data, QUE_U16 Len)
{
 8012566:	b580      	push	{r7, lr}
 8012568:	b086      	sub	sp, #24
 801256a:	af00      	add	r7, sp, #0
 801256c:	60f8      	str	r0, [r7, #12]
 801256e:	60b9      	str	r1, [r7, #8]
 8012570:	4613      	mov	r3, r2
 8012572:	80fb      	strh	r3, [r7, #6]
	QUE_U16 Length = 0;
 8012574:	2300      	movs	r3, #0
 8012576:	82fb      	strh	r3, [r7, #22]
	if(p_queue->Cnt > p_queue->Qsize - Len)///
 8012578:	68fb      	ldr	r3, [r7, #12]
 801257a:	881b      	ldrh	r3, [r3, #0]
 801257c:	461a      	mov	r2, r3
 801257e:	68fb      	ldr	r3, [r7, #12]
 8012580:	88db      	ldrh	r3, [r3, #6]
 8012582:	4619      	mov	r1, r3
 8012584:	88fb      	ldrh	r3, [r7, #6]
 8012586:	1acb      	subs	r3, r1, r3
 8012588:	429a      	cmp	r2, r3
 801258a:	dd24      	ble.n	80125d6 <Queue_In+0x70>
		return FALSE;
 801258c:	2300      	movs	r3, #0
 801258e:	e03d      	b.n	801260c <Queue_In+0xa6>
	QUEUE_INT_DISABLE;
	while(Length < Len)
	{
		sch_memcpy((QUE_U8 *)p_queue->Pbuf+(p_queue->Head+Length)%p_queue->Qsize*p_queue->Isize, (QUE_U8 *)p_data+Length*p_queue->Isize, p_queue->Isize);
 8012590:	68fb      	ldr	r3, [r7, #12]
 8012592:	68d9      	ldr	r1, [r3, #12]
 8012594:	68fb      	ldr	r3, [r7, #12]
 8012596:	885b      	ldrh	r3, [r3, #2]
 8012598:	461a      	mov	r2, r3
 801259a:	8afb      	ldrh	r3, [r7, #22]
 801259c:	4413      	add	r3, r2
 801259e:	68fa      	ldr	r2, [r7, #12]
 80125a0:	88d2      	ldrh	r2, [r2, #6]
 80125a2:	fb93 f0f2 	sdiv	r0, r3, r2
 80125a6:	fb02 f200 	mul.w	r2, r2, r0
 80125aa:	1a9b      	subs	r3, r3, r2
 80125ac:	68fa      	ldr	r2, [r7, #12]
 80125ae:	8912      	ldrh	r2, [r2, #8]
 80125b0:	fb02 f303 	mul.w	r3, r2, r3
 80125b4:	18c8      	adds	r0, r1, r3
 80125b6:	8afb      	ldrh	r3, [r7, #22]
 80125b8:	68fa      	ldr	r2, [r7, #12]
 80125ba:	8912      	ldrh	r2, [r2, #8]
 80125bc:	fb02 f303 	mul.w	r3, r2, r3
 80125c0:	461a      	mov	r2, r3
 80125c2:	68bb      	ldr	r3, [r7, #8]
 80125c4:	1899      	adds	r1, r3, r2
 80125c6:	68fb      	ldr	r3, [r7, #12]
 80125c8:	891b      	ldrh	r3, [r3, #8]
 80125ca:	461a      	mov	r2, r3
 80125cc:	f7ff ff03 	bl	80123d6 <sch_memcpy>
		Length++;
 80125d0:	8afb      	ldrh	r3, [r7, #22]
 80125d2:	3301      	adds	r3, #1
 80125d4:	82fb      	strh	r3, [r7, #22]
	while(Length < Len)
 80125d6:	8afa      	ldrh	r2, [r7, #22]
 80125d8:	88fb      	ldrh	r3, [r7, #6]
 80125da:	429a      	cmp	r2, r3
 80125dc:	d3d8      	bcc.n	8012590 <Queue_In+0x2a>
	}
	p_queue->Head = (p_queue->Head+Len)%p_queue->Qsize;
 80125de:	68fb      	ldr	r3, [r7, #12]
 80125e0:	885b      	ldrh	r3, [r3, #2]
 80125e2:	461a      	mov	r2, r3
 80125e4:	88fb      	ldrh	r3, [r7, #6]
 80125e6:	4413      	add	r3, r2
 80125e8:	68fa      	ldr	r2, [r7, #12]
 80125ea:	88d2      	ldrh	r2, [r2, #6]
 80125ec:	fb93 f1f2 	sdiv	r1, r3, r2
 80125f0:	fb02 f201 	mul.w	r2, r2, r1
 80125f4:	1a9b      	subs	r3, r3, r2
 80125f6:	b29a      	uxth	r2, r3
 80125f8:	68fb      	ldr	r3, [r7, #12]
 80125fa:	805a      	strh	r2, [r3, #2]
	p_queue->Cnt += Len;
 80125fc:	68fb      	ldr	r3, [r7, #12]
 80125fe:	881a      	ldrh	r2, [r3, #0]
 8012600:	88fb      	ldrh	r3, [r7, #6]
 8012602:	4413      	add	r3, r2
 8012604:	b29a      	uxth	r2, r3
 8012606:	68fb      	ldr	r3, [r7, #12]
 8012608:	801a      	strh	r2, [r3, #0]
	QUEUE_INT_ENABLE;
	return TRUE;
 801260a:	2301      	movs	r3, #1
}
 801260c:	4618      	mov	r0, r3
 801260e:	3718      	adds	r7, #24
 8012610:	46bd      	mov	sp, r7
 8012612:	bd80      	pop	{r7, pc}

08012614 <Queue_Out>:

QUE_BOOL Queue_Out(QUEUE_T *p_queue, void *p_data, QUE_U16 Len)
{
 8012614:	b590      	push	{r4, r7, lr}
 8012616:	b087      	sub	sp, #28
 8012618:	af00      	add	r7, sp, #0
 801261a:	60f8      	str	r0, [r7, #12]
 801261c:	60b9      	str	r1, [r7, #8]
 801261e:	4613      	mov	r3, r2
 8012620:	80fb      	strh	r3, [r7, #6]
	QUE_U16 Length = 0;
 8012622:	2300      	movs	r3, #0
 8012624:	82fb      	strh	r3, [r7, #22]
	if(p_queue->Cnt < Len)///
 8012626:	68fb      	ldr	r3, [r7, #12]
 8012628:	881b      	ldrh	r3, [r3, #0]
 801262a:	88fa      	ldrh	r2, [r7, #6]
 801262c:	429a      	cmp	r2, r3
 801262e:	d925      	bls.n	801267c <Queue_Out+0x68>
		return FALSE;
 8012630:	2300      	movs	r3, #0
 8012632:	e03e      	b.n	80126b2 <Queue_Out+0x9e>
	QUEUE_INT_DISABLE;
	while(Length < Len)
	{
		sch_memcpy((QUE_U8 *)p_data+Length*p_queue->Isize, (QUE_U8 *)p_queue->Pbuf+(p_queue->Tail+Length)%p_queue->Qsize*p_queue->Isize, p_queue->Isize);
 8012634:	8afb      	ldrh	r3, [r7, #22]
 8012636:	68fa      	ldr	r2, [r7, #12]
 8012638:	8912      	ldrh	r2, [r2, #8]
 801263a:	fb02 f303 	mul.w	r3, r2, r3
 801263e:	461a      	mov	r2, r3
 8012640:	68bb      	ldr	r3, [r7, #8]
 8012642:	189c      	adds	r4, r3, r2
 8012644:	68fb      	ldr	r3, [r7, #12]
 8012646:	68d9      	ldr	r1, [r3, #12]
 8012648:	68fb      	ldr	r3, [r7, #12]
 801264a:	889b      	ldrh	r3, [r3, #4]
 801264c:	461a      	mov	r2, r3
 801264e:	8afb      	ldrh	r3, [r7, #22]
 8012650:	4413      	add	r3, r2
 8012652:	68fa      	ldr	r2, [r7, #12]
 8012654:	88d2      	ldrh	r2, [r2, #6]
 8012656:	fb93 f0f2 	sdiv	r0, r3, r2
 801265a:	fb02 f200 	mul.w	r2, r2, r0
 801265e:	1a9b      	subs	r3, r3, r2
 8012660:	68fa      	ldr	r2, [r7, #12]
 8012662:	8912      	ldrh	r2, [r2, #8]
 8012664:	fb02 f303 	mul.w	r3, r2, r3
 8012668:	4419      	add	r1, r3
 801266a:	68fb      	ldr	r3, [r7, #12]
 801266c:	891b      	ldrh	r3, [r3, #8]
 801266e:	461a      	mov	r2, r3
 8012670:	4620      	mov	r0, r4
 8012672:	f7ff feb0 	bl	80123d6 <sch_memcpy>
		Length++;
 8012676:	8afb      	ldrh	r3, [r7, #22]
 8012678:	3301      	adds	r3, #1
 801267a:	82fb      	strh	r3, [r7, #22]
	while(Length < Len)
 801267c:	8afa      	ldrh	r2, [r7, #22]
 801267e:	88fb      	ldrh	r3, [r7, #6]
 8012680:	429a      	cmp	r2, r3
 8012682:	d3d7      	bcc.n	8012634 <Queue_Out+0x20>
	}
	p_queue->Tail = (p_queue->Tail+Len)%p_queue->Qsize;
 8012684:	68fb      	ldr	r3, [r7, #12]
 8012686:	889b      	ldrh	r3, [r3, #4]
 8012688:	461a      	mov	r2, r3
 801268a:	88fb      	ldrh	r3, [r7, #6]
 801268c:	4413      	add	r3, r2
 801268e:	68fa      	ldr	r2, [r7, #12]
 8012690:	88d2      	ldrh	r2, [r2, #6]
 8012692:	fb93 f1f2 	sdiv	r1, r3, r2
 8012696:	fb02 f201 	mul.w	r2, r2, r1
 801269a:	1a9b      	subs	r3, r3, r2
 801269c:	b29a      	uxth	r2, r3
 801269e:	68fb      	ldr	r3, [r7, #12]
 80126a0:	809a      	strh	r2, [r3, #4]
	p_queue->Cnt -= Len;
 80126a2:	68fb      	ldr	r3, [r7, #12]
 80126a4:	881a      	ldrh	r2, [r3, #0]
 80126a6:	88fb      	ldrh	r3, [r7, #6]
 80126a8:	1ad3      	subs	r3, r2, r3
 80126aa:	b29a      	uxth	r2, r3
 80126ac:	68fb      	ldr	r3, [r7, #12]
 80126ae:	801a      	strh	r2, [r3, #0]
	QUEUE_INT_ENABLE;
	return TRUE;
 80126b0:	2301      	movs	r3, #1
}
 80126b2:	4618      	mov	r0, r3
 80126b4:	371c      	adds	r7, #28
 80126b6:	46bd      	mov	sp, r7
 80126b8:	bd90      	pop	{r4, r7, pc}
	...

080126bc <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80126bc:	b580      	push	{r7, lr}
 80126be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80126c0:	2200      	movs	r2, #0
 80126c2:	4912      	ldr	r1, [pc, #72]	; (801270c <MX_USB_DEVICE_Init+0x50>)
 80126c4:	4812      	ldr	r0, [pc, #72]	; (8012710 <MX_USB_DEVICE_Init+0x54>)
 80126c6:	f7f6 fe35 	bl	8009334 <USBD_Init>
 80126ca:	4603      	mov	r3, r0
 80126cc:	2b00      	cmp	r3, #0
 80126ce:	d001      	beq.n	80126d4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80126d0:	f7ef f84e 	bl	8001770 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CUSTOM_HID) != USBD_OK)
 80126d4:	490f      	ldr	r1, [pc, #60]	; (8012714 <MX_USB_DEVICE_Init+0x58>)
 80126d6:	480e      	ldr	r0, [pc, #56]	; (8012710 <MX_USB_DEVICE_Init+0x54>)
 80126d8:	f7f6 fe57 	bl	800938a <USBD_RegisterClass>
 80126dc:	4603      	mov	r3, r0
 80126de:	2b00      	cmp	r3, #0
 80126e0:	d001      	beq.n	80126e6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80126e2:	f7ef f845 	bl	8001770 <Error_Handler>
  }
  if (USBD_CUSTOM_HID_RegisterInterface(&hUsbDeviceFS, &USBD_CustomHID_fops_FS) != USBD_OK)
 80126e6:	490c      	ldr	r1, [pc, #48]	; (8012718 <MX_USB_DEVICE_Init+0x5c>)
 80126e8:	4809      	ldr	r0, [pc, #36]	; (8012710 <MX_USB_DEVICE_Init+0x54>)
 80126ea:	f7f6 fe0d 	bl	8009308 <USBD_CUSTOM_HID_RegisterInterface>
 80126ee:	4603      	mov	r3, r0
 80126f0:	2b00      	cmp	r3, #0
 80126f2:	d001      	beq.n	80126f8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80126f4:	f7ef f83c 	bl	8001770 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80126f8:	4805      	ldr	r0, [pc, #20]	; (8012710 <MX_USB_DEVICE_Init+0x54>)
 80126fa:	f7f6 fe5f 	bl	80093bc <USBD_Start>
 80126fe:	4603      	mov	r3, r0
 8012700:	2b00      	cmp	r3, #0
 8012702:	d001      	beq.n	8012708 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8012704:	f7ef f834 	bl	8001770 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8012708:	bf00      	nop
 801270a:	bd80      	pop	{r7, pc}
 801270c:	20000208 	.word	0x20000208
 8012710:	200046f0 	.word	0x200046f0
 8012714:	2000000c 	.word	0x2000000c
 8012718:	200001f8 	.word	0x200001f8

0801271c <CUSTOM_HID_Init_FS>:
/**
  * @brief  Initializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_Init_FS(void)
{
 801271c:	b480      	push	{r7}
 801271e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8012720:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8012722:	4618      	mov	r0, r3
 8012724:	46bd      	mov	sp, r7
 8012726:	bc80      	pop	{r7}
 8012728:	4770      	bx	lr

0801272a <CUSTOM_HID_DeInit_FS>:
/**
  * @brief  DeInitializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_DeInit_FS(void)
{
 801272a:	b480      	push	{r7}
 801272c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 801272e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8012730:	4618      	mov	r0, r3
 8012732:	46bd      	mov	sp, r7
 8012734:	bc80      	pop	{r7}
 8012736:	4770      	bx	lr

08012738 <CUSTOM_HID_OutEvent_FS>:
  * @param  event_idx: Event index
  * @param  state: Event state
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_OutEvent_FS(uint8_t event_idx, uint8_t state)
{
 8012738:	b580      	push	{r7, lr}
 801273a:	b084      	sub	sp, #16
 801273c:	af00      	add	r7, sp, #0
 801273e:	4603      	mov	r3, r0
 8012740:	460a      	mov	r2, r1
 8012742:	71fb      	strb	r3, [r7, #7]
 8012744:	4613      	mov	r3, r2
 8012746:	71bb      	strb	r3, [r7, #6]
    USB_Received_Count = USBD_GetRxCount( &hUsbDeviceFS,CUSTOM_HID_EPIN_ADDR  );
    printf("USB_Received_Count_in = %d \r\n",USB_Received_Count);
    */
    
  USBD_CUSTOM_HID_HandleTypeDef   *hhid;
  hhid = (USBD_CUSTOM_HID_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8012748:	4b0f      	ldr	r3, [pc, #60]	; (8012788 <CUSTOM_HID_OutEvent_FS+0x50>)
 801274a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801274e:	60bb      	str	r3, [r7, #8]
    for(i=0;i<64;i++) 
 8012750:	2300      	movs	r3, #0
 8012752:	73fb      	strb	r3, [r7, #15]
 8012754:	e010      	b.n	8012778 <CUSTOM_HID_OutEvent_FS+0x40>
    {
        USB_Rx_Buf[i]=hhid->Report_buf[i];
 8012756:	7bfa      	ldrb	r2, [r7, #15]
 8012758:	7bfb      	ldrb	r3, [r7, #15]
 801275a:	68b9      	ldr	r1, [r7, #8]
 801275c:	5c89      	ldrb	r1, [r1, r2]
 801275e:	4a0b      	ldr	r2, [pc, #44]	; (801278c <CUSTOM_HID_OutEvent_FS+0x54>)
 8012760:	54d1      	strb	r1, [r2, r3]
        printf("USB_Rx_Buf[%d] = 0x%x \r\n",i,USB_Rx_Buf[i]);
 8012762:	7bf9      	ldrb	r1, [r7, #15]
 8012764:	7bfb      	ldrb	r3, [r7, #15]
 8012766:	4a09      	ldr	r2, [pc, #36]	; (801278c <CUSTOM_HID_OutEvent_FS+0x54>)
 8012768:	5cd3      	ldrb	r3, [r2, r3]
 801276a:	461a      	mov	r2, r3
 801276c:	4808      	ldr	r0, [pc, #32]	; (8012790 <CUSTOM_HID_OutEvent_FS+0x58>)
 801276e:	f000 fbd9 	bl	8012f24 <iprintf>
    for(i=0;i<64;i++) 
 8012772:	7bfb      	ldrb	r3, [r7, #15]
 8012774:	3301      	adds	r3, #1
 8012776:	73fb      	strb	r3, [r7, #15]
 8012778:	7bfb      	ldrb	r3, [r7, #15]
 801277a:	2b3f      	cmp	r3, #63	; 0x3f
 801277c:	d9eb      	bls.n	8012756 <CUSTOM_HID_OutEvent_FS+0x1e>
    } 
  return (USBD_OK);
 801277e:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8012780:	4618      	mov	r0, r3
 8012782:	3710      	adds	r7, #16
 8012784:	46bd      	mov	sp, r7
 8012786:	bd80      	pop	{r7, pc}
 8012788:	200046f0 	.word	0x200046f0
 801278c:	20002a70 	.word	0x20002a70
 8012790:	08016014 	.word	0x08016014

08012794 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012794:	b480      	push	{r7}
 8012796:	b083      	sub	sp, #12
 8012798:	af00      	add	r7, sp, #0
 801279a:	4603      	mov	r3, r0
 801279c:	6039      	str	r1, [r7, #0]
 801279e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80127a0:	683b      	ldr	r3, [r7, #0]
 80127a2:	2212      	movs	r2, #18
 80127a4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80127a6:	4b03      	ldr	r3, [pc, #12]	; (80127b4 <USBD_FS_DeviceDescriptor+0x20>)
}
 80127a8:	4618      	mov	r0, r3
 80127aa:	370c      	adds	r7, #12
 80127ac:	46bd      	mov	sp, r7
 80127ae:	bc80      	pop	{r7}
 80127b0:	4770      	bx	lr
 80127b2:	bf00      	nop
 80127b4:	20000224 	.word	0x20000224

080127b8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80127b8:	b480      	push	{r7}
 80127ba:	b083      	sub	sp, #12
 80127bc:	af00      	add	r7, sp, #0
 80127be:	4603      	mov	r3, r0
 80127c0:	6039      	str	r1, [r7, #0]
 80127c2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80127c4:	683b      	ldr	r3, [r7, #0]
 80127c6:	2204      	movs	r2, #4
 80127c8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80127ca:	4b03      	ldr	r3, [pc, #12]	; (80127d8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80127cc:	4618      	mov	r0, r3
 80127ce:	370c      	adds	r7, #12
 80127d0:	46bd      	mov	sp, r7
 80127d2:	bc80      	pop	{r7}
 80127d4:	4770      	bx	lr
 80127d6:	bf00      	nop
 80127d8:	20000238 	.word	0x20000238

080127dc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80127dc:	b580      	push	{r7, lr}
 80127de:	b082      	sub	sp, #8
 80127e0:	af00      	add	r7, sp, #0
 80127e2:	4603      	mov	r3, r0
 80127e4:	6039      	str	r1, [r7, #0]
 80127e6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80127e8:	79fb      	ldrb	r3, [r7, #7]
 80127ea:	2b00      	cmp	r3, #0
 80127ec:	d105      	bne.n	80127fa <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80127ee:	683a      	ldr	r2, [r7, #0]
 80127f0:	4907      	ldr	r1, [pc, #28]	; (8012810 <USBD_FS_ProductStrDescriptor+0x34>)
 80127f2:	4808      	ldr	r0, [pc, #32]	; (8012814 <USBD_FS_ProductStrDescriptor+0x38>)
 80127f4:	f7f7 fd4d 	bl	800a292 <USBD_GetString>
 80127f8:	e004      	b.n	8012804 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80127fa:	683a      	ldr	r2, [r7, #0]
 80127fc:	4904      	ldr	r1, [pc, #16]	; (8012810 <USBD_FS_ProductStrDescriptor+0x34>)
 80127fe:	4805      	ldr	r0, [pc, #20]	; (8012814 <USBD_FS_ProductStrDescriptor+0x38>)
 8012800:	f7f7 fd47 	bl	800a292 <USBD_GetString>
  }
  return USBD_StrDesc;
 8012804:	4b02      	ldr	r3, [pc, #8]	; (8012810 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8012806:	4618      	mov	r0, r3
 8012808:	3708      	adds	r7, #8
 801280a:	46bd      	mov	sp, r7
 801280c:	bd80      	pop	{r7, pc}
 801280e:	bf00      	nop
 8012810:	200049b4 	.word	0x200049b4
 8012814:	08016030 	.word	0x08016030

08012818 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012818:	b580      	push	{r7, lr}
 801281a:	b082      	sub	sp, #8
 801281c:	af00      	add	r7, sp, #0
 801281e:	4603      	mov	r3, r0
 8012820:	6039      	str	r1, [r7, #0]
 8012822:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8012824:	683a      	ldr	r2, [r7, #0]
 8012826:	4904      	ldr	r1, [pc, #16]	; (8012838 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8012828:	4804      	ldr	r0, [pc, #16]	; (801283c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801282a:	f7f7 fd32 	bl	800a292 <USBD_GetString>
  return USBD_StrDesc;
 801282e:	4b02      	ldr	r3, [pc, #8]	; (8012838 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8012830:	4618      	mov	r0, r3
 8012832:	3708      	adds	r7, #8
 8012834:	46bd      	mov	sp, r7
 8012836:	bd80      	pop	{r7, pc}
 8012838:	200049b4 	.word	0x200049b4
 801283c:	08016050 	.word	0x08016050

08012840 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012840:	b580      	push	{r7, lr}
 8012842:	b082      	sub	sp, #8
 8012844:	af00      	add	r7, sp, #0
 8012846:	4603      	mov	r3, r0
 8012848:	6039      	str	r1, [r7, #0]
 801284a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 801284c:	683b      	ldr	r3, [r7, #0]
 801284e:	221a      	movs	r2, #26
 8012850:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8012852:	f000 f843 	bl	80128dc <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8012856:	4b02      	ldr	r3, [pc, #8]	; (8012860 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8012858:	4618      	mov	r0, r3
 801285a:	3708      	adds	r7, #8
 801285c:	46bd      	mov	sp, r7
 801285e:	bd80      	pop	{r7, pc}
 8012860:	2000023c 	.word	0x2000023c

08012864 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012864:	b580      	push	{r7, lr}
 8012866:	b082      	sub	sp, #8
 8012868:	af00      	add	r7, sp, #0
 801286a:	4603      	mov	r3, r0
 801286c:	6039      	str	r1, [r7, #0]
 801286e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8012870:	79fb      	ldrb	r3, [r7, #7]
 8012872:	2b00      	cmp	r3, #0
 8012874:	d105      	bne.n	8012882 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8012876:	683a      	ldr	r2, [r7, #0]
 8012878:	4907      	ldr	r1, [pc, #28]	; (8012898 <USBD_FS_ConfigStrDescriptor+0x34>)
 801287a:	4808      	ldr	r0, [pc, #32]	; (801289c <USBD_FS_ConfigStrDescriptor+0x38>)
 801287c:	f7f7 fd09 	bl	800a292 <USBD_GetString>
 8012880:	e004      	b.n	801288c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8012882:	683a      	ldr	r2, [r7, #0]
 8012884:	4904      	ldr	r1, [pc, #16]	; (8012898 <USBD_FS_ConfigStrDescriptor+0x34>)
 8012886:	4805      	ldr	r0, [pc, #20]	; (801289c <USBD_FS_ConfigStrDescriptor+0x38>)
 8012888:	f7f7 fd03 	bl	800a292 <USBD_GetString>
  }
  return USBD_StrDesc;
 801288c:	4b02      	ldr	r3, [pc, #8]	; (8012898 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 801288e:	4618      	mov	r0, r3
 8012890:	3708      	adds	r7, #8
 8012892:	46bd      	mov	sp, r7
 8012894:	bd80      	pop	{r7, pc}
 8012896:	bf00      	nop
 8012898:	200049b4 	.word	0x200049b4
 801289c:	08016064 	.word	0x08016064

080128a0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80128a0:	b580      	push	{r7, lr}
 80128a2:	b082      	sub	sp, #8
 80128a4:	af00      	add	r7, sp, #0
 80128a6:	4603      	mov	r3, r0
 80128a8:	6039      	str	r1, [r7, #0]
 80128aa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80128ac:	79fb      	ldrb	r3, [r7, #7]
 80128ae:	2b00      	cmp	r3, #0
 80128b0:	d105      	bne.n	80128be <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80128b2:	683a      	ldr	r2, [r7, #0]
 80128b4:	4907      	ldr	r1, [pc, #28]	; (80128d4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80128b6:	4808      	ldr	r0, [pc, #32]	; (80128d8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80128b8:	f7f7 fceb 	bl	800a292 <USBD_GetString>
 80128bc:	e004      	b.n	80128c8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80128be:	683a      	ldr	r2, [r7, #0]
 80128c0:	4904      	ldr	r1, [pc, #16]	; (80128d4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80128c2:	4805      	ldr	r0, [pc, #20]	; (80128d8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80128c4:	f7f7 fce5 	bl	800a292 <USBD_GetString>
  }
  return USBD_StrDesc;
 80128c8:	4b02      	ldr	r3, [pc, #8]	; (80128d4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80128ca:	4618      	mov	r0, r3
 80128cc:	3708      	adds	r7, #8
 80128ce:	46bd      	mov	sp, r7
 80128d0:	bd80      	pop	{r7, pc}
 80128d2:	bf00      	nop
 80128d4:	200049b4 	.word	0x200049b4
 80128d8:	08016078 	.word	0x08016078

080128dc <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 80128dc:	b580      	push	{r7, lr}
 80128de:	b084      	sub	sp, #16
 80128e0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80128e2:	4b0f      	ldr	r3, [pc, #60]	; (8012920 <Get_SerialNum+0x44>)
 80128e4:	681b      	ldr	r3, [r3, #0]
 80128e6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80128e8:	4b0e      	ldr	r3, [pc, #56]	; (8012924 <Get_SerialNum+0x48>)
 80128ea:	681b      	ldr	r3, [r3, #0]
 80128ec:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80128ee:	4b0e      	ldr	r3, [pc, #56]	; (8012928 <Get_SerialNum+0x4c>)
 80128f0:	681b      	ldr	r3, [r3, #0]
 80128f2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80128f4:	68fa      	ldr	r2, [r7, #12]
 80128f6:	687b      	ldr	r3, [r7, #4]
 80128f8:	4413      	add	r3, r2
 80128fa:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80128fc:	68fb      	ldr	r3, [r7, #12]
 80128fe:	2b00      	cmp	r3, #0
 8012900:	d009      	beq.n	8012916 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8012902:	2208      	movs	r2, #8
 8012904:	4909      	ldr	r1, [pc, #36]	; (801292c <Get_SerialNum+0x50>)
 8012906:	68f8      	ldr	r0, [r7, #12]
 8012908:	f000 f814 	bl	8012934 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801290c:	2204      	movs	r2, #4
 801290e:	4908      	ldr	r1, [pc, #32]	; (8012930 <Get_SerialNum+0x54>)
 8012910:	68b8      	ldr	r0, [r7, #8]
 8012912:	f000 f80f 	bl	8012934 <IntToUnicode>
  }
}
 8012916:	bf00      	nop
 8012918:	3710      	adds	r7, #16
 801291a:	46bd      	mov	sp, r7
 801291c:	bd80      	pop	{r7, pc}
 801291e:	bf00      	nop
 8012920:	1ffff7e8 	.word	0x1ffff7e8
 8012924:	1ffff7ec 	.word	0x1ffff7ec
 8012928:	1ffff7f0 	.word	0x1ffff7f0
 801292c:	2000023e 	.word	0x2000023e
 8012930:	2000024e 	.word	0x2000024e

08012934 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8012934:	b480      	push	{r7}
 8012936:	b087      	sub	sp, #28
 8012938:	af00      	add	r7, sp, #0
 801293a:	60f8      	str	r0, [r7, #12]
 801293c:	60b9      	str	r1, [r7, #8]
 801293e:	4613      	mov	r3, r2
 8012940:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8012942:	2300      	movs	r3, #0
 8012944:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8012946:	2300      	movs	r3, #0
 8012948:	75fb      	strb	r3, [r7, #23]
 801294a:	e027      	b.n	801299c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 801294c:	68fb      	ldr	r3, [r7, #12]
 801294e:	0f1b      	lsrs	r3, r3, #28
 8012950:	2b09      	cmp	r3, #9
 8012952:	d80b      	bhi.n	801296c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8012954:	68fb      	ldr	r3, [r7, #12]
 8012956:	0f1b      	lsrs	r3, r3, #28
 8012958:	b2da      	uxtb	r2, r3
 801295a:	7dfb      	ldrb	r3, [r7, #23]
 801295c:	005b      	lsls	r3, r3, #1
 801295e:	4619      	mov	r1, r3
 8012960:	68bb      	ldr	r3, [r7, #8]
 8012962:	440b      	add	r3, r1
 8012964:	3230      	adds	r2, #48	; 0x30
 8012966:	b2d2      	uxtb	r2, r2
 8012968:	701a      	strb	r2, [r3, #0]
 801296a:	e00a      	b.n	8012982 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801296c:	68fb      	ldr	r3, [r7, #12]
 801296e:	0f1b      	lsrs	r3, r3, #28
 8012970:	b2da      	uxtb	r2, r3
 8012972:	7dfb      	ldrb	r3, [r7, #23]
 8012974:	005b      	lsls	r3, r3, #1
 8012976:	4619      	mov	r1, r3
 8012978:	68bb      	ldr	r3, [r7, #8]
 801297a:	440b      	add	r3, r1
 801297c:	3237      	adds	r2, #55	; 0x37
 801297e:	b2d2      	uxtb	r2, r2
 8012980:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8012982:	68fb      	ldr	r3, [r7, #12]
 8012984:	011b      	lsls	r3, r3, #4
 8012986:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8012988:	7dfb      	ldrb	r3, [r7, #23]
 801298a:	005b      	lsls	r3, r3, #1
 801298c:	3301      	adds	r3, #1
 801298e:	68ba      	ldr	r2, [r7, #8]
 8012990:	4413      	add	r3, r2
 8012992:	2200      	movs	r2, #0
 8012994:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8012996:	7dfb      	ldrb	r3, [r7, #23]
 8012998:	3301      	adds	r3, #1
 801299a:	75fb      	strb	r3, [r7, #23]
 801299c:	7dfa      	ldrb	r2, [r7, #23]
 801299e:	79fb      	ldrb	r3, [r7, #7]
 80129a0:	429a      	cmp	r2, r3
 80129a2:	d3d3      	bcc.n	801294c <IntToUnicode+0x18>
  }
}
 80129a4:	bf00      	nop
 80129a6:	371c      	adds	r7, #28
 80129a8:	46bd      	mov	sp, r7
 80129aa:	bc80      	pop	{r7}
 80129ac:	4770      	bx	lr
	...

080129b0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80129b0:	b580      	push	{r7, lr}
 80129b2:	b084      	sub	sp, #16
 80129b4:	af00      	add	r7, sp, #0
 80129b6:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 80129b8:	687b      	ldr	r3, [r7, #4]
 80129ba:	681b      	ldr	r3, [r3, #0]
 80129bc:	4a11      	ldr	r2, [pc, #68]	; (8012a04 <HAL_PCD_MspInit+0x54>)
 80129be:	4293      	cmp	r3, r2
 80129c0:	d11b      	bne.n	80129fa <HAL_PCD_MspInit+0x4a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80129c2:	4b11      	ldr	r3, [pc, #68]	; (8012a08 <HAL_PCD_MspInit+0x58>)
 80129c4:	69db      	ldr	r3, [r3, #28]
 80129c6:	4a10      	ldr	r2, [pc, #64]	; (8012a08 <HAL_PCD_MspInit+0x58>)
 80129c8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80129cc:	61d3      	str	r3, [r2, #28]
 80129ce:	4b0e      	ldr	r3, [pc, #56]	; (8012a08 <HAL_PCD_MspInit+0x58>)
 80129d0:	69db      	ldr	r3, [r3, #28]
 80129d2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80129d6:	60fb      	str	r3, [r7, #12]
 80129d8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 5, 0);
 80129da:	2200      	movs	r2, #0
 80129dc:	2105      	movs	r1, #5
 80129de:	2013      	movs	r0, #19
 80129e0:	f7f0 fb37 	bl	8003052 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 80129e4:	2013      	movs	r0, #19
 80129e6:	f7f0 fb50 	bl	800308a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 80129ea:	2200      	movs	r2, #0
 80129ec:	2105      	movs	r1, #5
 80129ee:	2014      	movs	r0, #20
 80129f0:	f7f0 fb2f 	bl	8003052 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80129f4:	2014      	movs	r0, #20
 80129f6:	f7f0 fb48 	bl	800308a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80129fa:	bf00      	nop
 80129fc:	3710      	adds	r7, #16
 80129fe:	46bd      	mov	sp, r7
 8012a00:	bd80      	pop	{r7, pc}
 8012a02:	bf00      	nop
 8012a04:	40005c00 	.word	0x40005c00
 8012a08:	40021000 	.word	0x40021000

08012a0c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012a0c:	b580      	push	{r7, lr}
 8012a0e:	b082      	sub	sp, #8
 8012a10:	af00      	add	r7, sp, #0
 8012a12:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8012a14:	687b      	ldr	r3, [r7, #4]
 8012a16:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 8012a1a:	687b      	ldr	r3, [r7, #4]
 8012a1c:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8012a20:	4619      	mov	r1, r3
 8012a22:	4610      	mov	r0, r2
 8012a24:	f7f6 fd12 	bl	800944c <USBD_LL_SetupStage>
}
 8012a28:	bf00      	nop
 8012a2a:	3708      	adds	r7, #8
 8012a2c:	46bd      	mov	sp, r7
 8012a2e:	bd80      	pop	{r7, pc}

08012a30 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012a30:	b580      	push	{r7, lr}
 8012a32:	b082      	sub	sp, #8
 8012a34:	af00      	add	r7, sp, #0
 8012a36:	6078      	str	r0, [r7, #4]
 8012a38:	460b      	mov	r3, r1
 8012a3a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8012a3c:	687b      	ldr	r3, [r7, #4]
 8012a3e:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 8012a42:	78fb      	ldrb	r3, [r7, #3]
 8012a44:	687a      	ldr	r2, [r7, #4]
 8012a46:	015b      	lsls	r3, r3, #5
 8012a48:	4413      	add	r3, r2
 8012a4a:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8012a4e:	681a      	ldr	r2, [r3, #0]
 8012a50:	78fb      	ldrb	r3, [r7, #3]
 8012a52:	4619      	mov	r1, r3
 8012a54:	f7f6 fd45 	bl	80094e2 <USBD_LL_DataOutStage>
}
 8012a58:	bf00      	nop
 8012a5a:	3708      	adds	r7, #8
 8012a5c:	46bd      	mov	sp, r7
 8012a5e:	bd80      	pop	{r7, pc}

08012a60 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012a60:	b580      	push	{r7, lr}
 8012a62:	b082      	sub	sp, #8
 8012a64:	af00      	add	r7, sp, #0
 8012a66:	6078      	str	r0, [r7, #4]
 8012a68:	460b      	mov	r3, r1
 8012a6a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8012a6c:	687b      	ldr	r3, [r7, #4]
 8012a6e:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 8012a72:	78fb      	ldrb	r3, [r7, #3]
 8012a74:	687a      	ldr	r2, [r7, #4]
 8012a76:	015b      	lsls	r3, r3, #5
 8012a78:	4413      	add	r3, r2
 8012a7a:	333c      	adds	r3, #60	; 0x3c
 8012a7c:	681a      	ldr	r2, [r3, #0]
 8012a7e:	78fb      	ldrb	r3, [r7, #3]
 8012a80:	4619      	mov	r1, r3
 8012a82:	f7f6 fd9f 	bl	80095c4 <USBD_LL_DataInStage>
}
 8012a86:	bf00      	nop
 8012a88:	3708      	adds	r7, #8
 8012a8a:	46bd      	mov	sp, r7
 8012a8c:	bd80      	pop	{r7, pc}

08012a8e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012a8e:	b580      	push	{r7, lr}
 8012a90:	b082      	sub	sp, #8
 8012a92:	af00      	add	r7, sp, #0
 8012a94:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8012a96:	687b      	ldr	r3, [r7, #4]
 8012a98:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8012a9c:	4618      	mov	r0, r3
 8012a9e:	f7f6 feaf 	bl	8009800 <USBD_LL_SOF>
}
 8012aa2:	bf00      	nop
 8012aa4:	3708      	adds	r7, #8
 8012aa6:	46bd      	mov	sp, r7
 8012aa8:	bd80      	pop	{r7, pc}

08012aaa <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 8012aaa:	b580      	push	{r7, lr}
 8012aac:	b084      	sub	sp, #16
 8012aae:	af00      	add	r7, sp, #0
 8012ab0:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8012ab2:	2301      	movs	r3, #1
 8012ab4:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8012ab6:	687b      	ldr	r3, [r7, #4]
 8012ab8:	689b      	ldr	r3, [r3, #8]
 8012aba:	2b02      	cmp	r3, #2
 8012abc:	d001      	beq.n	8012ac2 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8012abe:	f7ee fe57 	bl	8001770 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8012ac2:	687b      	ldr	r3, [r7, #4]
 8012ac4:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8012ac8:	7bfa      	ldrb	r2, [r7, #15]
 8012aca:	4611      	mov	r1, r2
 8012acc:	4618      	mov	r0, r3
 8012ace:	f7f6 fe5f 	bl	8009790 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8012ad2:	687b      	ldr	r3, [r7, #4]
 8012ad4:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8012ad8:	4618      	mov	r0, r3
 8012ada:	f7f6 fe18 	bl	800970e <USBD_LL_Reset>
}
 8012ade:	bf00      	nop
 8012ae0:	3710      	adds	r7, #16
 8012ae2:	46bd      	mov	sp, r7
 8012ae4:	bd80      	pop	{r7, pc}
	...

08012ae8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012ae8:	b580      	push	{r7, lr}
 8012aea:	b082      	sub	sp, #8
 8012aec:	af00      	add	r7, sp, #0
 8012aee:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8012af0:	687b      	ldr	r3, [r7, #4]
 8012af2:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8012af6:	4618      	mov	r0, r3
 8012af8:	f7f6 fe59 	bl	80097ae <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8012afc:	687b      	ldr	r3, [r7, #4]
 8012afe:	699b      	ldr	r3, [r3, #24]
 8012b00:	2b00      	cmp	r3, #0
 8012b02:	d005      	beq.n	8012b10 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8012b04:	4b04      	ldr	r3, [pc, #16]	; (8012b18 <HAL_PCD_SuspendCallback+0x30>)
 8012b06:	691b      	ldr	r3, [r3, #16]
 8012b08:	4a03      	ldr	r2, [pc, #12]	; (8012b18 <HAL_PCD_SuspendCallback+0x30>)
 8012b0a:	f043 0306 	orr.w	r3, r3, #6
 8012b0e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8012b10:	bf00      	nop
 8012b12:	3708      	adds	r7, #8
 8012b14:	46bd      	mov	sp, r7
 8012b16:	bd80      	pop	{r7, pc}
 8012b18:	e000ed00 	.word	0xe000ed00

08012b1c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012b1c:	b580      	push	{r7, lr}
 8012b1e:	b082      	sub	sp, #8
 8012b20:	af00      	add	r7, sp, #0
 8012b22:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8012b24:	687b      	ldr	r3, [r7, #4]
 8012b26:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 8012b2a:	4618      	mov	r0, r3
 8012b2c:	f7f6 fe53 	bl	80097d6 <USBD_LL_Resume>
}
 8012b30:	bf00      	nop
 8012b32:	3708      	adds	r7, #8
 8012b34:	46bd      	mov	sp, r7
 8012b36:	bd80      	pop	{r7, pc}

08012b38 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8012b38:	b580      	push	{r7, lr}
 8012b3a:	b082      	sub	sp, #8
 8012b3c:	af00      	add	r7, sp, #0
 8012b3e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8012b40:	4a23      	ldr	r2, [pc, #140]	; (8012bd0 <USBD_LL_Init+0x98>)
 8012b42:	687b      	ldr	r3, [r7, #4]
 8012b44:	f8c2 3268 	str.w	r3, [r2, #616]	; 0x268
  pdev->pData = &hpcd_USB_FS;
 8012b48:	687b      	ldr	r3, [r7, #4]
 8012b4a:	4a21      	ldr	r2, [pc, #132]	; (8012bd0 <USBD_LL_Init+0x98>)
 8012b4c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 8012b50:	4b1f      	ldr	r3, [pc, #124]	; (8012bd0 <USBD_LL_Init+0x98>)
 8012b52:	4a20      	ldr	r2, [pc, #128]	; (8012bd4 <USBD_LL_Init+0x9c>)
 8012b54:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8012b56:	4b1e      	ldr	r3, [pc, #120]	; (8012bd0 <USBD_LL_Init+0x98>)
 8012b58:	2208      	movs	r2, #8
 8012b5a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8012b5c:	4b1c      	ldr	r3, [pc, #112]	; (8012bd0 <USBD_LL_Init+0x98>)
 8012b5e:	2202      	movs	r2, #2
 8012b60:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8012b62:	4b1b      	ldr	r3, [pc, #108]	; (8012bd0 <USBD_LL_Init+0x98>)
 8012b64:	2200      	movs	r2, #0
 8012b66:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8012b68:	4b19      	ldr	r3, [pc, #100]	; (8012bd0 <USBD_LL_Init+0x98>)
 8012b6a:	2200      	movs	r2, #0
 8012b6c:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8012b6e:	4b18      	ldr	r3, [pc, #96]	; (8012bd0 <USBD_LL_Init+0x98>)
 8012b70:	2200      	movs	r2, #0
 8012b72:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8012b74:	4816      	ldr	r0, [pc, #88]	; (8012bd0 <USBD_LL_Init+0x98>)
 8012b76:	f7f1 f9c3 	bl	8003f00 <HAL_PCD_Init>
 8012b7a:	4603      	mov	r3, r0
 8012b7c:	2b00      	cmp	r3, #0
 8012b7e:	d001      	beq.n	8012b84 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8012b80:	f7ee fdf6 	bl	8001770 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8012b84:	687b      	ldr	r3, [r7, #4]
 8012b86:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8012b8a:	2318      	movs	r3, #24
 8012b8c:	2200      	movs	r2, #0
 8012b8e:	2100      	movs	r1, #0
 8012b90:	f7f2 f848 	bl	8004c24 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8012b94:	687b      	ldr	r3, [r7, #4]
 8012b96:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8012b9a:	2358      	movs	r3, #88	; 0x58
 8012b9c:	2200      	movs	r2, #0
 8012b9e:	2180      	movs	r1, #128	; 0x80
 8012ba0:	f7f2 f840 	bl	8004c24 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CUSTOM_HID */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPIN_ADDR , PCD_SNG_BUF, 0x98);
 8012ba4:	687b      	ldr	r3, [r7, #4]
 8012ba6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8012baa:	2398      	movs	r3, #152	; 0x98
 8012bac:	2200      	movs	r2, #0
 8012bae:	2181      	movs	r1, #129	; 0x81
 8012bb0:	f7f2 f838 	bl	8004c24 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , CUSTOM_HID_EPOUT_ADDR , PCD_SNG_BUF, 0xD8);
 8012bb4:	687b      	ldr	r3, [r7, #4]
 8012bb6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8012bba:	23d8      	movs	r3, #216	; 0xd8
 8012bbc:	2200      	movs	r2, #0
 8012bbe:	2101      	movs	r1, #1
 8012bc0:	f7f2 f830 	bl	8004c24 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CUSTOM_HID */
  return USBD_OK;
 8012bc4:	2300      	movs	r3, #0
}
 8012bc6:	4618      	mov	r0, r3
 8012bc8:	3708      	adds	r7, #8
 8012bca:	46bd      	mov	sp, r7
 8012bcc:	bd80      	pop	{r7, pc}
 8012bce:	bf00      	nop
 8012bd0:	20004bb4 	.word	0x20004bb4
 8012bd4:	40005c00 	.word	0x40005c00

08012bd8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8012bd8:	b580      	push	{r7, lr}
 8012bda:	b084      	sub	sp, #16
 8012bdc:	af00      	add	r7, sp, #0
 8012bde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012be0:	2300      	movs	r3, #0
 8012be2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012be4:	2300      	movs	r3, #0
 8012be6:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8012be8:	687b      	ldr	r3, [r7, #4]
 8012bea:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8012bee:	4618      	mov	r0, r3
 8012bf0:	f7f1 fa67 	bl	80040c2 <HAL_PCD_Start>
 8012bf4:	4603      	mov	r3, r0
 8012bf6:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8012bf8:	7bfb      	ldrb	r3, [r7, #15]
 8012bfa:	4618      	mov	r0, r3
 8012bfc:	f000 f934 	bl	8012e68 <USBD_Get_USB_Status>
 8012c00:	4603      	mov	r3, r0
 8012c02:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 8012c04:	7bbb      	ldrb	r3, [r7, #14]
}
 8012c06:	4618      	mov	r0, r3
 8012c08:	3710      	adds	r7, #16
 8012c0a:	46bd      	mov	sp, r7
 8012c0c:	bd80      	pop	{r7, pc}

08012c0e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8012c0e:	b580      	push	{r7, lr}
 8012c10:	b084      	sub	sp, #16
 8012c12:	af00      	add	r7, sp, #0
 8012c14:	6078      	str	r0, [r7, #4]
 8012c16:	4608      	mov	r0, r1
 8012c18:	4611      	mov	r1, r2
 8012c1a:	461a      	mov	r2, r3
 8012c1c:	4603      	mov	r3, r0
 8012c1e:	70fb      	strb	r3, [r7, #3]
 8012c20:	460b      	mov	r3, r1
 8012c22:	70bb      	strb	r3, [r7, #2]
 8012c24:	4613      	mov	r3, r2
 8012c26:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012c28:	2300      	movs	r3, #0
 8012c2a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012c2c:	2300      	movs	r3, #0
 8012c2e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8012c30:	687b      	ldr	r3, [r7, #4]
 8012c32:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8012c36:	78bb      	ldrb	r3, [r7, #2]
 8012c38:	883a      	ldrh	r2, [r7, #0]
 8012c3a:	78f9      	ldrb	r1, [r7, #3]
 8012c3c:	f7f1 fb9a 	bl	8004374 <HAL_PCD_EP_Open>
 8012c40:	4603      	mov	r3, r0
 8012c42:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012c44:	7bfb      	ldrb	r3, [r7, #15]
 8012c46:	4618      	mov	r0, r3
 8012c48:	f000 f90e 	bl	8012e68 <USBD_Get_USB_Status>
 8012c4c:	4603      	mov	r3, r0
 8012c4e:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 8012c50:	7bbb      	ldrb	r3, [r7, #14]
}
 8012c52:	4618      	mov	r0, r3
 8012c54:	3710      	adds	r7, #16
 8012c56:	46bd      	mov	sp, r7
 8012c58:	bd80      	pop	{r7, pc}

08012c5a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012c5a:	b580      	push	{r7, lr}
 8012c5c:	b084      	sub	sp, #16
 8012c5e:	af00      	add	r7, sp, #0
 8012c60:	6078      	str	r0, [r7, #4]
 8012c62:	460b      	mov	r3, r1
 8012c64:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012c66:	2300      	movs	r3, #0
 8012c68:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012c6a:	2300      	movs	r3, #0
 8012c6c:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8012c6e:	687b      	ldr	r3, [r7, #4]
 8012c70:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8012c74:	78fa      	ldrb	r2, [r7, #3]
 8012c76:	4611      	mov	r1, r2
 8012c78:	4618      	mov	r0, r3
 8012c7a:	f7f1 fbdb 	bl	8004434 <HAL_PCD_EP_Close>
 8012c7e:	4603      	mov	r3, r0
 8012c80:	73fb      	strb	r3, [r7, #15]
      
  usb_status =  USBD_Get_USB_Status(hal_status);
 8012c82:	7bfb      	ldrb	r3, [r7, #15]
 8012c84:	4618      	mov	r0, r3
 8012c86:	f000 f8ef 	bl	8012e68 <USBD_Get_USB_Status>
 8012c8a:	4603      	mov	r3, r0
 8012c8c:	73bb      	strb	r3, [r7, #14]

  return usb_status;  
 8012c8e:	7bbb      	ldrb	r3, [r7, #14]
}
 8012c90:	4618      	mov	r0, r3
 8012c92:	3710      	adds	r7, #16
 8012c94:	46bd      	mov	sp, r7
 8012c96:	bd80      	pop	{r7, pc}

08012c98 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012c98:	b580      	push	{r7, lr}
 8012c9a:	b084      	sub	sp, #16
 8012c9c:	af00      	add	r7, sp, #0
 8012c9e:	6078      	str	r0, [r7, #4]
 8012ca0:	460b      	mov	r3, r1
 8012ca2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012ca4:	2300      	movs	r3, #0
 8012ca6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012ca8:	2300      	movs	r3, #0
 8012caa:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8012cac:	687b      	ldr	r3, [r7, #4]
 8012cae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8012cb2:	78fa      	ldrb	r2, [r7, #3]
 8012cb4:	4611      	mov	r1, r2
 8012cb6:	4618      	mov	r0, r3
 8012cb8:	f7f1 fc71 	bl	800459e <HAL_PCD_EP_SetStall>
 8012cbc:	4603      	mov	r3, r0
 8012cbe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8012cc0:	7bfb      	ldrb	r3, [r7, #15]
 8012cc2:	4618      	mov	r0, r3
 8012cc4:	f000 f8d0 	bl	8012e68 <USBD_Get_USB_Status>
 8012cc8:	4603      	mov	r3, r0
 8012cca:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8012ccc:	7bbb      	ldrb	r3, [r7, #14]
}
 8012cce:	4618      	mov	r0, r3
 8012cd0:	3710      	adds	r7, #16
 8012cd2:	46bd      	mov	sp, r7
 8012cd4:	bd80      	pop	{r7, pc}

08012cd6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012cd6:	b580      	push	{r7, lr}
 8012cd8:	b084      	sub	sp, #16
 8012cda:	af00      	add	r7, sp, #0
 8012cdc:	6078      	str	r0, [r7, #4]
 8012cde:	460b      	mov	r3, r1
 8012ce0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012ce2:	2300      	movs	r3, #0
 8012ce4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012ce6:	2300      	movs	r3, #0
 8012ce8:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8012cea:	687b      	ldr	r3, [r7, #4]
 8012cec:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8012cf0:	78fa      	ldrb	r2, [r7, #3]
 8012cf2:	4611      	mov	r1, r2
 8012cf4:	4618      	mov	r0, r3
 8012cf6:	f7f1 fcac 	bl	8004652 <HAL_PCD_EP_ClrStall>
 8012cfa:	4603      	mov	r3, r0
 8012cfc:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8012cfe:	7bfb      	ldrb	r3, [r7, #15]
 8012d00:	4618      	mov	r0, r3
 8012d02:	f000 f8b1 	bl	8012e68 <USBD_Get_USB_Status>
 8012d06:	4603      	mov	r3, r0
 8012d08:	73bb      	strb	r3, [r7, #14]

  return usb_status; 
 8012d0a:	7bbb      	ldrb	r3, [r7, #14]
}
 8012d0c:	4618      	mov	r0, r3
 8012d0e:	3710      	adds	r7, #16
 8012d10:	46bd      	mov	sp, r7
 8012d12:	bd80      	pop	{r7, pc}

08012d14 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8012d14:	b480      	push	{r7}
 8012d16:	b085      	sub	sp, #20
 8012d18:	af00      	add	r7, sp, #0
 8012d1a:	6078      	str	r0, [r7, #4]
 8012d1c:	460b      	mov	r3, r1
 8012d1e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8012d20:	687b      	ldr	r3, [r7, #4]
 8012d22:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8012d26:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 8012d28:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8012d2c:	2b00      	cmp	r3, #0
 8012d2e:	da08      	bge.n	8012d42 <USBD_LL_IsStallEP+0x2e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8012d30:	78fb      	ldrb	r3, [r7, #3]
 8012d32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012d36:	68fa      	ldr	r2, [r7, #12]
 8012d38:	015b      	lsls	r3, r3, #5
 8012d3a:	4413      	add	r3, r2
 8012d3c:	332a      	adds	r3, #42	; 0x2a
 8012d3e:	781b      	ldrb	r3, [r3, #0]
 8012d40:	e008      	b.n	8012d54 <USBD_LL_IsStallEP+0x40>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8012d42:	78fb      	ldrb	r3, [r7, #3]
 8012d44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012d48:	68fa      	ldr	r2, [r7, #12]
 8012d4a:	015b      	lsls	r3, r3, #5
 8012d4c:	4413      	add	r3, r2
 8012d4e:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 8012d52:	781b      	ldrb	r3, [r3, #0]
  }
}
 8012d54:	4618      	mov	r0, r3
 8012d56:	3714      	adds	r7, #20
 8012d58:	46bd      	mov	sp, r7
 8012d5a:	bc80      	pop	{r7}
 8012d5c:	4770      	bx	lr

08012d5e <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8012d5e:	b580      	push	{r7, lr}
 8012d60:	b084      	sub	sp, #16
 8012d62:	af00      	add	r7, sp, #0
 8012d64:	6078      	str	r0, [r7, #4]
 8012d66:	460b      	mov	r3, r1
 8012d68:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012d6a:	2300      	movs	r3, #0
 8012d6c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012d6e:	2300      	movs	r3, #0
 8012d70:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8012d72:	687b      	ldr	r3, [r7, #4]
 8012d74:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8012d78:	78fa      	ldrb	r2, [r7, #3]
 8012d7a:	4611      	mov	r1, r2
 8012d7c:	4618      	mov	r0, r3
 8012d7e:	f7f1 fad4 	bl	800432a <HAL_PCD_SetAddress>
 8012d82:	4603      	mov	r3, r0
 8012d84:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8012d86:	7bfb      	ldrb	r3, [r7, #15]
 8012d88:	4618      	mov	r0, r3
 8012d8a:	f000 f86d 	bl	8012e68 <USBD_Get_USB_Status>
 8012d8e:	4603      	mov	r3, r0
 8012d90:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 8012d92:	7bbb      	ldrb	r3, [r7, #14]
}
 8012d94:	4618      	mov	r0, r3
 8012d96:	3710      	adds	r7, #16
 8012d98:	46bd      	mov	sp, r7
 8012d9a:	bd80      	pop	{r7, pc}

08012d9c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8012d9c:	b580      	push	{r7, lr}
 8012d9e:	b086      	sub	sp, #24
 8012da0:	af00      	add	r7, sp, #0
 8012da2:	60f8      	str	r0, [r7, #12]
 8012da4:	607a      	str	r2, [r7, #4]
 8012da6:	461a      	mov	r2, r3
 8012da8:	460b      	mov	r3, r1
 8012daa:	72fb      	strb	r3, [r7, #11]
 8012dac:	4613      	mov	r3, r2
 8012dae:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012db0:	2300      	movs	r3, #0
 8012db2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012db4:	2300      	movs	r3, #0
 8012db6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8012db8:	68fb      	ldr	r3, [r7, #12]
 8012dba:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8012dbe:	893b      	ldrh	r3, [r7, #8]
 8012dc0:	7af9      	ldrb	r1, [r7, #11]
 8012dc2:	687a      	ldr	r2, [r7, #4]
 8012dc4:	f7f1 fbb2 	bl	800452c <HAL_PCD_EP_Transmit>
 8012dc8:	4603      	mov	r3, r0
 8012dca:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8012dcc:	7dfb      	ldrb	r3, [r7, #23]
 8012dce:	4618      	mov	r0, r3
 8012dd0:	f000 f84a 	bl	8012e68 <USBD_Get_USB_Status>
 8012dd4:	4603      	mov	r3, r0
 8012dd6:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 8012dd8:	7dbb      	ldrb	r3, [r7, #22]
}
 8012dda:	4618      	mov	r0, r3
 8012ddc:	3718      	adds	r7, #24
 8012dde:	46bd      	mov	sp, r7
 8012de0:	bd80      	pop	{r7, pc}

08012de2 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8012de2:	b580      	push	{r7, lr}
 8012de4:	b086      	sub	sp, #24
 8012de6:	af00      	add	r7, sp, #0
 8012de8:	60f8      	str	r0, [r7, #12]
 8012dea:	607a      	str	r2, [r7, #4]
 8012dec:	461a      	mov	r2, r3
 8012dee:	460b      	mov	r3, r1
 8012df0:	72fb      	strb	r3, [r7, #11]
 8012df2:	4613      	mov	r3, r2
 8012df4:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8012df6:	2300      	movs	r3, #0
 8012df8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012dfa:	2300      	movs	r3, #0
 8012dfc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8012dfe:	68fb      	ldr	r3, [r7, #12]
 8012e00:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8012e04:	893b      	ldrh	r3, [r7, #8]
 8012e06:	7af9      	ldrb	r1, [r7, #11]
 8012e08:	687a      	ldr	r2, [r7, #4]
 8012e0a:	f7f1 fb55 	bl	80044b8 <HAL_PCD_EP_Receive>
 8012e0e:	4603      	mov	r3, r0
 8012e10:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 8012e12:	7dfb      	ldrb	r3, [r7, #23]
 8012e14:	4618      	mov	r0, r3
 8012e16:	f000 f827 	bl	8012e68 <USBD_Get_USB_Status>
 8012e1a:	4603      	mov	r3, r0
 8012e1c:	75bb      	strb	r3, [r7, #22]
  	
  return usb_status; 
 8012e1e:	7dbb      	ldrb	r3, [r7, #22]
}
 8012e20:	4618      	mov	r0, r3
 8012e22:	3718      	adds	r7, #24
 8012e24:	46bd      	mov	sp, r7
 8012e26:	bd80      	pop	{r7, pc}

08012e28 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8012e28:	b480      	push	{r7}
 8012e2a:	b083      	sub	sp, #12
 8012e2c:	af00      	add	r7, sp, #0
 8012e2e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CUSTOM_HID_HandleTypeDef)/4+1)];/* On 32-bit boundary */
  return mem;
 8012e30:	4b02      	ldr	r3, [pc, #8]	; (8012e3c <USBD_static_malloc+0x14>)
}
 8012e32:	4618      	mov	r0, r3
 8012e34:	370c      	adds	r7, #12
 8012e36:	46bd      	mov	sp, r7
 8012e38:	bc80      	pop	{r7}
 8012e3a:	4770      	bx	lr
 8012e3c:	20002898 	.word	0x20002898

08012e40 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8012e40:	b480      	push	{r7}
 8012e42:	b083      	sub	sp, #12
 8012e44:	af00      	add	r7, sp, #0
 8012e46:	6078      	str	r0, [r7, #4]

}
 8012e48:	bf00      	nop
 8012e4a:	370c      	adds	r7, #12
 8012e4c:	46bd      	mov	sp, r7
 8012e4e:	bc80      	pop	{r7}
 8012e50:	4770      	bx	lr

08012e52 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8012e52:	b480      	push	{r7}
 8012e54:	b083      	sub	sp, #12
 8012e56:	af00      	add	r7, sp, #0
 8012e58:	6078      	str	r0, [r7, #4]
 8012e5a:	460b      	mov	r3, r1
 8012e5c:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8012e5e:	bf00      	nop
 8012e60:	370c      	adds	r7, #12
 8012e62:	46bd      	mov	sp, r7
 8012e64:	bc80      	pop	{r7}
 8012e66:	4770      	bx	lr

08012e68 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8012e68:	b480      	push	{r7}
 8012e6a:	b085      	sub	sp, #20
 8012e6c:	af00      	add	r7, sp, #0
 8012e6e:	4603      	mov	r3, r0
 8012e70:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8012e72:	2300      	movs	r3, #0
 8012e74:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8012e76:	79fb      	ldrb	r3, [r7, #7]
 8012e78:	2b03      	cmp	r3, #3
 8012e7a:	d817      	bhi.n	8012eac <USBD_Get_USB_Status+0x44>
 8012e7c:	a201      	add	r2, pc, #4	; (adr r2, 8012e84 <USBD_Get_USB_Status+0x1c>)
 8012e7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012e82:	bf00      	nop
 8012e84:	08012e95 	.word	0x08012e95
 8012e88:	08012e9b 	.word	0x08012e9b
 8012e8c:	08012ea1 	.word	0x08012ea1
 8012e90:	08012ea7 	.word	0x08012ea7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8012e94:	2300      	movs	r3, #0
 8012e96:	73fb      	strb	r3, [r7, #15]
    break;
 8012e98:	e00b      	b.n	8012eb2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8012e9a:	2302      	movs	r3, #2
 8012e9c:	73fb      	strb	r3, [r7, #15]
    break;
 8012e9e:	e008      	b.n	8012eb2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8012ea0:	2301      	movs	r3, #1
 8012ea2:	73fb      	strb	r3, [r7, #15]
    break;
 8012ea4:	e005      	b.n	8012eb2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8012ea6:	2302      	movs	r3, #2
 8012ea8:	73fb      	strb	r3, [r7, #15]
    break;
 8012eaa:	e002      	b.n	8012eb2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8012eac:	2302      	movs	r3, #2
 8012eae:	73fb      	strb	r3, [r7, #15]
    break;
 8012eb0:	bf00      	nop
  }
  return usb_status;
 8012eb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8012eb4:	4618      	mov	r0, r3
 8012eb6:	3714      	adds	r7, #20
 8012eb8:	46bd      	mov	sp, r7
 8012eba:	bc80      	pop	{r7}
 8012ebc:	4770      	bx	lr
 8012ebe:	bf00      	nop

08012ec0 <__errno>:
 8012ec0:	4b01      	ldr	r3, [pc, #4]	; (8012ec8 <__errno+0x8>)
 8012ec2:	6818      	ldr	r0, [r3, #0]
 8012ec4:	4770      	bx	lr
 8012ec6:	bf00      	nop
 8012ec8:	20000258 	.word	0x20000258

08012ecc <__libc_init_array>:
 8012ecc:	b570      	push	{r4, r5, r6, lr}
 8012ece:	2500      	movs	r5, #0
 8012ed0:	4e0c      	ldr	r6, [pc, #48]	; (8012f04 <__libc_init_array+0x38>)
 8012ed2:	4c0d      	ldr	r4, [pc, #52]	; (8012f08 <__libc_init_array+0x3c>)
 8012ed4:	1ba4      	subs	r4, r4, r6
 8012ed6:	10a4      	asrs	r4, r4, #2
 8012ed8:	42a5      	cmp	r5, r4
 8012eda:	d109      	bne.n	8012ef0 <__libc_init_array+0x24>
 8012edc:	f002 ff40 	bl	8015d60 <_init>
 8012ee0:	2500      	movs	r5, #0
 8012ee2:	4e0a      	ldr	r6, [pc, #40]	; (8012f0c <__libc_init_array+0x40>)
 8012ee4:	4c0a      	ldr	r4, [pc, #40]	; (8012f10 <__libc_init_array+0x44>)
 8012ee6:	1ba4      	subs	r4, r4, r6
 8012ee8:	10a4      	asrs	r4, r4, #2
 8012eea:	42a5      	cmp	r5, r4
 8012eec:	d105      	bne.n	8012efa <__libc_init_array+0x2e>
 8012eee:	bd70      	pop	{r4, r5, r6, pc}
 8012ef0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8012ef4:	4798      	blx	r3
 8012ef6:	3501      	adds	r5, #1
 8012ef8:	e7ee      	b.n	8012ed8 <__libc_init_array+0xc>
 8012efa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8012efe:	4798      	blx	r3
 8012f00:	3501      	adds	r5, #1
 8012f02:	e7f2      	b.n	8012eea <__libc_init_array+0x1e>
 8012f04:	08023c38 	.word	0x08023c38
 8012f08:	08023c38 	.word	0x08023c38
 8012f0c:	08023c38 	.word	0x08023c38
 8012f10:	08023c3c 	.word	0x08023c3c

08012f14 <memset>:
 8012f14:	4603      	mov	r3, r0
 8012f16:	4402      	add	r2, r0
 8012f18:	4293      	cmp	r3, r2
 8012f1a:	d100      	bne.n	8012f1e <memset+0xa>
 8012f1c:	4770      	bx	lr
 8012f1e:	f803 1b01 	strb.w	r1, [r3], #1
 8012f22:	e7f9      	b.n	8012f18 <memset+0x4>

08012f24 <iprintf>:
 8012f24:	b40f      	push	{r0, r1, r2, r3}
 8012f26:	4b0a      	ldr	r3, [pc, #40]	; (8012f50 <iprintf+0x2c>)
 8012f28:	b513      	push	{r0, r1, r4, lr}
 8012f2a:	681c      	ldr	r4, [r3, #0]
 8012f2c:	b124      	cbz	r4, 8012f38 <iprintf+0x14>
 8012f2e:	69a3      	ldr	r3, [r4, #24]
 8012f30:	b913      	cbnz	r3, 8012f38 <iprintf+0x14>
 8012f32:	4620      	mov	r0, r4
 8012f34:	f000 fa22 	bl	801337c <__sinit>
 8012f38:	ab05      	add	r3, sp, #20
 8012f3a:	9a04      	ldr	r2, [sp, #16]
 8012f3c:	68a1      	ldr	r1, [r4, #8]
 8012f3e:	4620      	mov	r0, r4
 8012f40:	9301      	str	r3, [sp, #4]
 8012f42:	f000 fbd7 	bl	80136f4 <_vfiprintf_r>
 8012f46:	b002      	add	sp, #8
 8012f48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012f4c:	b004      	add	sp, #16
 8012f4e:	4770      	bx	lr
 8012f50:	20000258 	.word	0x20000258

08012f54 <_puts_r>:
 8012f54:	b570      	push	{r4, r5, r6, lr}
 8012f56:	460e      	mov	r6, r1
 8012f58:	4605      	mov	r5, r0
 8012f5a:	b118      	cbz	r0, 8012f64 <_puts_r+0x10>
 8012f5c:	6983      	ldr	r3, [r0, #24]
 8012f5e:	b90b      	cbnz	r3, 8012f64 <_puts_r+0x10>
 8012f60:	f000 fa0c 	bl	801337c <__sinit>
 8012f64:	69ab      	ldr	r3, [r5, #24]
 8012f66:	68ac      	ldr	r4, [r5, #8]
 8012f68:	b913      	cbnz	r3, 8012f70 <_puts_r+0x1c>
 8012f6a:	4628      	mov	r0, r5
 8012f6c:	f000 fa06 	bl	801337c <__sinit>
 8012f70:	4b23      	ldr	r3, [pc, #140]	; (8013000 <_puts_r+0xac>)
 8012f72:	429c      	cmp	r4, r3
 8012f74:	d117      	bne.n	8012fa6 <_puts_r+0x52>
 8012f76:	686c      	ldr	r4, [r5, #4]
 8012f78:	89a3      	ldrh	r3, [r4, #12]
 8012f7a:	071b      	lsls	r3, r3, #28
 8012f7c:	d51d      	bpl.n	8012fba <_puts_r+0x66>
 8012f7e:	6923      	ldr	r3, [r4, #16]
 8012f80:	b1db      	cbz	r3, 8012fba <_puts_r+0x66>
 8012f82:	3e01      	subs	r6, #1
 8012f84:	68a3      	ldr	r3, [r4, #8]
 8012f86:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8012f8a:	3b01      	subs	r3, #1
 8012f8c:	60a3      	str	r3, [r4, #8]
 8012f8e:	b9e9      	cbnz	r1, 8012fcc <_puts_r+0x78>
 8012f90:	2b00      	cmp	r3, #0
 8012f92:	da2e      	bge.n	8012ff2 <_puts_r+0x9e>
 8012f94:	4622      	mov	r2, r4
 8012f96:	210a      	movs	r1, #10
 8012f98:	4628      	mov	r0, r5
 8012f9a:	f000 f83f 	bl	801301c <__swbuf_r>
 8012f9e:	3001      	adds	r0, #1
 8012fa0:	d011      	beq.n	8012fc6 <_puts_r+0x72>
 8012fa2:	200a      	movs	r0, #10
 8012fa4:	e011      	b.n	8012fca <_puts_r+0x76>
 8012fa6:	4b17      	ldr	r3, [pc, #92]	; (8013004 <_puts_r+0xb0>)
 8012fa8:	429c      	cmp	r4, r3
 8012faa:	d101      	bne.n	8012fb0 <_puts_r+0x5c>
 8012fac:	68ac      	ldr	r4, [r5, #8]
 8012fae:	e7e3      	b.n	8012f78 <_puts_r+0x24>
 8012fb0:	4b15      	ldr	r3, [pc, #84]	; (8013008 <_puts_r+0xb4>)
 8012fb2:	429c      	cmp	r4, r3
 8012fb4:	bf08      	it	eq
 8012fb6:	68ec      	ldreq	r4, [r5, #12]
 8012fb8:	e7de      	b.n	8012f78 <_puts_r+0x24>
 8012fba:	4621      	mov	r1, r4
 8012fbc:	4628      	mov	r0, r5
 8012fbe:	f000 f87f 	bl	80130c0 <__swsetup_r>
 8012fc2:	2800      	cmp	r0, #0
 8012fc4:	d0dd      	beq.n	8012f82 <_puts_r+0x2e>
 8012fc6:	f04f 30ff 	mov.w	r0, #4294967295
 8012fca:	bd70      	pop	{r4, r5, r6, pc}
 8012fcc:	2b00      	cmp	r3, #0
 8012fce:	da04      	bge.n	8012fda <_puts_r+0x86>
 8012fd0:	69a2      	ldr	r2, [r4, #24]
 8012fd2:	429a      	cmp	r2, r3
 8012fd4:	dc06      	bgt.n	8012fe4 <_puts_r+0x90>
 8012fd6:	290a      	cmp	r1, #10
 8012fd8:	d004      	beq.n	8012fe4 <_puts_r+0x90>
 8012fda:	6823      	ldr	r3, [r4, #0]
 8012fdc:	1c5a      	adds	r2, r3, #1
 8012fde:	6022      	str	r2, [r4, #0]
 8012fe0:	7019      	strb	r1, [r3, #0]
 8012fe2:	e7cf      	b.n	8012f84 <_puts_r+0x30>
 8012fe4:	4622      	mov	r2, r4
 8012fe6:	4628      	mov	r0, r5
 8012fe8:	f000 f818 	bl	801301c <__swbuf_r>
 8012fec:	3001      	adds	r0, #1
 8012fee:	d1c9      	bne.n	8012f84 <_puts_r+0x30>
 8012ff0:	e7e9      	b.n	8012fc6 <_puts_r+0x72>
 8012ff2:	200a      	movs	r0, #10
 8012ff4:	6823      	ldr	r3, [r4, #0]
 8012ff6:	1c5a      	adds	r2, r3, #1
 8012ff8:	6022      	str	r2, [r4, #0]
 8012ffa:	7018      	strb	r0, [r3, #0]
 8012ffc:	e7e5      	b.n	8012fca <_puts_r+0x76>
 8012ffe:	bf00      	nop
 8013000:	080239a8 	.word	0x080239a8
 8013004:	080239c8 	.word	0x080239c8
 8013008:	08023988 	.word	0x08023988

0801300c <puts>:
 801300c:	4b02      	ldr	r3, [pc, #8]	; (8013018 <puts+0xc>)
 801300e:	4601      	mov	r1, r0
 8013010:	6818      	ldr	r0, [r3, #0]
 8013012:	f7ff bf9f 	b.w	8012f54 <_puts_r>
 8013016:	bf00      	nop
 8013018:	20000258 	.word	0x20000258

0801301c <__swbuf_r>:
 801301c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801301e:	460e      	mov	r6, r1
 8013020:	4614      	mov	r4, r2
 8013022:	4605      	mov	r5, r0
 8013024:	b118      	cbz	r0, 801302e <__swbuf_r+0x12>
 8013026:	6983      	ldr	r3, [r0, #24]
 8013028:	b90b      	cbnz	r3, 801302e <__swbuf_r+0x12>
 801302a:	f000 f9a7 	bl	801337c <__sinit>
 801302e:	4b21      	ldr	r3, [pc, #132]	; (80130b4 <__swbuf_r+0x98>)
 8013030:	429c      	cmp	r4, r3
 8013032:	d12a      	bne.n	801308a <__swbuf_r+0x6e>
 8013034:	686c      	ldr	r4, [r5, #4]
 8013036:	69a3      	ldr	r3, [r4, #24]
 8013038:	60a3      	str	r3, [r4, #8]
 801303a:	89a3      	ldrh	r3, [r4, #12]
 801303c:	071a      	lsls	r2, r3, #28
 801303e:	d52e      	bpl.n	801309e <__swbuf_r+0x82>
 8013040:	6923      	ldr	r3, [r4, #16]
 8013042:	b363      	cbz	r3, 801309e <__swbuf_r+0x82>
 8013044:	6923      	ldr	r3, [r4, #16]
 8013046:	6820      	ldr	r0, [r4, #0]
 8013048:	b2f6      	uxtb	r6, r6
 801304a:	1ac0      	subs	r0, r0, r3
 801304c:	6963      	ldr	r3, [r4, #20]
 801304e:	4637      	mov	r7, r6
 8013050:	4283      	cmp	r3, r0
 8013052:	dc04      	bgt.n	801305e <__swbuf_r+0x42>
 8013054:	4621      	mov	r1, r4
 8013056:	4628      	mov	r0, r5
 8013058:	f000 f926 	bl	80132a8 <_fflush_r>
 801305c:	bb28      	cbnz	r0, 80130aa <__swbuf_r+0x8e>
 801305e:	68a3      	ldr	r3, [r4, #8]
 8013060:	3001      	adds	r0, #1
 8013062:	3b01      	subs	r3, #1
 8013064:	60a3      	str	r3, [r4, #8]
 8013066:	6823      	ldr	r3, [r4, #0]
 8013068:	1c5a      	adds	r2, r3, #1
 801306a:	6022      	str	r2, [r4, #0]
 801306c:	701e      	strb	r6, [r3, #0]
 801306e:	6963      	ldr	r3, [r4, #20]
 8013070:	4283      	cmp	r3, r0
 8013072:	d004      	beq.n	801307e <__swbuf_r+0x62>
 8013074:	89a3      	ldrh	r3, [r4, #12]
 8013076:	07db      	lsls	r3, r3, #31
 8013078:	d519      	bpl.n	80130ae <__swbuf_r+0x92>
 801307a:	2e0a      	cmp	r6, #10
 801307c:	d117      	bne.n	80130ae <__swbuf_r+0x92>
 801307e:	4621      	mov	r1, r4
 8013080:	4628      	mov	r0, r5
 8013082:	f000 f911 	bl	80132a8 <_fflush_r>
 8013086:	b190      	cbz	r0, 80130ae <__swbuf_r+0x92>
 8013088:	e00f      	b.n	80130aa <__swbuf_r+0x8e>
 801308a:	4b0b      	ldr	r3, [pc, #44]	; (80130b8 <__swbuf_r+0x9c>)
 801308c:	429c      	cmp	r4, r3
 801308e:	d101      	bne.n	8013094 <__swbuf_r+0x78>
 8013090:	68ac      	ldr	r4, [r5, #8]
 8013092:	e7d0      	b.n	8013036 <__swbuf_r+0x1a>
 8013094:	4b09      	ldr	r3, [pc, #36]	; (80130bc <__swbuf_r+0xa0>)
 8013096:	429c      	cmp	r4, r3
 8013098:	bf08      	it	eq
 801309a:	68ec      	ldreq	r4, [r5, #12]
 801309c:	e7cb      	b.n	8013036 <__swbuf_r+0x1a>
 801309e:	4621      	mov	r1, r4
 80130a0:	4628      	mov	r0, r5
 80130a2:	f000 f80d 	bl	80130c0 <__swsetup_r>
 80130a6:	2800      	cmp	r0, #0
 80130a8:	d0cc      	beq.n	8013044 <__swbuf_r+0x28>
 80130aa:	f04f 37ff 	mov.w	r7, #4294967295
 80130ae:	4638      	mov	r0, r7
 80130b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80130b2:	bf00      	nop
 80130b4:	080239a8 	.word	0x080239a8
 80130b8:	080239c8 	.word	0x080239c8
 80130bc:	08023988 	.word	0x08023988

080130c0 <__swsetup_r>:
 80130c0:	4b32      	ldr	r3, [pc, #200]	; (801318c <__swsetup_r+0xcc>)
 80130c2:	b570      	push	{r4, r5, r6, lr}
 80130c4:	681d      	ldr	r5, [r3, #0]
 80130c6:	4606      	mov	r6, r0
 80130c8:	460c      	mov	r4, r1
 80130ca:	b125      	cbz	r5, 80130d6 <__swsetup_r+0x16>
 80130cc:	69ab      	ldr	r3, [r5, #24]
 80130ce:	b913      	cbnz	r3, 80130d6 <__swsetup_r+0x16>
 80130d0:	4628      	mov	r0, r5
 80130d2:	f000 f953 	bl	801337c <__sinit>
 80130d6:	4b2e      	ldr	r3, [pc, #184]	; (8013190 <__swsetup_r+0xd0>)
 80130d8:	429c      	cmp	r4, r3
 80130da:	d10f      	bne.n	80130fc <__swsetup_r+0x3c>
 80130dc:	686c      	ldr	r4, [r5, #4]
 80130de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80130e2:	b29a      	uxth	r2, r3
 80130e4:	0715      	lsls	r5, r2, #28
 80130e6:	d42c      	bmi.n	8013142 <__swsetup_r+0x82>
 80130e8:	06d0      	lsls	r0, r2, #27
 80130ea:	d411      	bmi.n	8013110 <__swsetup_r+0x50>
 80130ec:	2209      	movs	r2, #9
 80130ee:	6032      	str	r2, [r6, #0]
 80130f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80130f4:	81a3      	strh	r3, [r4, #12]
 80130f6:	f04f 30ff 	mov.w	r0, #4294967295
 80130fa:	e03e      	b.n	801317a <__swsetup_r+0xba>
 80130fc:	4b25      	ldr	r3, [pc, #148]	; (8013194 <__swsetup_r+0xd4>)
 80130fe:	429c      	cmp	r4, r3
 8013100:	d101      	bne.n	8013106 <__swsetup_r+0x46>
 8013102:	68ac      	ldr	r4, [r5, #8]
 8013104:	e7eb      	b.n	80130de <__swsetup_r+0x1e>
 8013106:	4b24      	ldr	r3, [pc, #144]	; (8013198 <__swsetup_r+0xd8>)
 8013108:	429c      	cmp	r4, r3
 801310a:	bf08      	it	eq
 801310c:	68ec      	ldreq	r4, [r5, #12]
 801310e:	e7e6      	b.n	80130de <__swsetup_r+0x1e>
 8013110:	0751      	lsls	r1, r2, #29
 8013112:	d512      	bpl.n	801313a <__swsetup_r+0x7a>
 8013114:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013116:	b141      	cbz	r1, 801312a <__swsetup_r+0x6a>
 8013118:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801311c:	4299      	cmp	r1, r3
 801311e:	d002      	beq.n	8013126 <__swsetup_r+0x66>
 8013120:	4630      	mov	r0, r6
 8013122:	f000 fa19 	bl	8013558 <_free_r>
 8013126:	2300      	movs	r3, #0
 8013128:	6363      	str	r3, [r4, #52]	; 0x34
 801312a:	89a3      	ldrh	r3, [r4, #12]
 801312c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013130:	81a3      	strh	r3, [r4, #12]
 8013132:	2300      	movs	r3, #0
 8013134:	6063      	str	r3, [r4, #4]
 8013136:	6923      	ldr	r3, [r4, #16]
 8013138:	6023      	str	r3, [r4, #0]
 801313a:	89a3      	ldrh	r3, [r4, #12]
 801313c:	f043 0308 	orr.w	r3, r3, #8
 8013140:	81a3      	strh	r3, [r4, #12]
 8013142:	6923      	ldr	r3, [r4, #16]
 8013144:	b94b      	cbnz	r3, 801315a <__swsetup_r+0x9a>
 8013146:	89a3      	ldrh	r3, [r4, #12]
 8013148:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801314c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013150:	d003      	beq.n	801315a <__swsetup_r+0x9a>
 8013152:	4621      	mov	r1, r4
 8013154:	4630      	mov	r0, r6
 8013156:	f000 f9bf 	bl	80134d8 <__smakebuf_r>
 801315a:	89a2      	ldrh	r2, [r4, #12]
 801315c:	f012 0301 	ands.w	r3, r2, #1
 8013160:	d00c      	beq.n	801317c <__swsetup_r+0xbc>
 8013162:	2300      	movs	r3, #0
 8013164:	60a3      	str	r3, [r4, #8]
 8013166:	6963      	ldr	r3, [r4, #20]
 8013168:	425b      	negs	r3, r3
 801316a:	61a3      	str	r3, [r4, #24]
 801316c:	6923      	ldr	r3, [r4, #16]
 801316e:	b953      	cbnz	r3, 8013186 <__swsetup_r+0xc6>
 8013170:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013174:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8013178:	d1ba      	bne.n	80130f0 <__swsetup_r+0x30>
 801317a:	bd70      	pop	{r4, r5, r6, pc}
 801317c:	0792      	lsls	r2, r2, #30
 801317e:	bf58      	it	pl
 8013180:	6963      	ldrpl	r3, [r4, #20]
 8013182:	60a3      	str	r3, [r4, #8]
 8013184:	e7f2      	b.n	801316c <__swsetup_r+0xac>
 8013186:	2000      	movs	r0, #0
 8013188:	e7f7      	b.n	801317a <__swsetup_r+0xba>
 801318a:	bf00      	nop
 801318c:	20000258 	.word	0x20000258
 8013190:	080239a8 	.word	0x080239a8
 8013194:	080239c8 	.word	0x080239c8
 8013198:	08023988 	.word	0x08023988

0801319c <__sflush_r>:
 801319c:	898a      	ldrh	r2, [r1, #12]
 801319e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80131a2:	4605      	mov	r5, r0
 80131a4:	0710      	lsls	r0, r2, #28
 80131a6:	460c      	mov	r4, r1
 80131a8:	d458      	bmi.n	801325c <__sflush_r+0xc0>
 80131aa:	684b      	ldr	r3, [r1, #4]
 80131ac:	2b00      	cmp	r3, #0
 80131ae:	dc05      	bgt.n	80131bc <__sflush_r+0x20>
 80131b0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80131b2:	2b00      	cmp	r3, #0
 80131b4:	dc02      	bgt.n	80131bc <__sflush_r+0x20>
 80131b6:	2000      	movs	r0, #0
 80131b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80131bc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80131be:	2e00      	cmp	r6, #0
 80131c0:	d0f9      	beq.n	80131b6 <__sflush_r+0x1a>
 80131c2:	2300      	movs	r3, #0
 80131c4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80131c8:	682f      	ldr	r7, [r5, #0]
 80131ca:	6a21      	ldr	r1, [r4, #32]
 80131cc:	602b      	str	r3, [r5, #0]
 80131ce:	d032      	beq.n	8013236 <__sflush_r+0x9a>
 80131d0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80131d2:	89a3      	ldrh	r3, [r4, #12]
 80131d4:	075a      	lsls	r2, r3, #29
 80131d6:	d505      	bpl.n	80131e4 <__sflush_r+0x48>
 80131d8:	6863      	ldr	r3, [r4, #4]
 80131da:	1ac0      	subs	r0, r0, r3
 80131dc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80131de:	b10b      	cbz	r3, 80131e4 <__sflush_r+0x48>
 80131e0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80131e2:	1ac0      	subs	r0, r0, r3
 80131e4:	2300      	movs	r3, #0
 80131e6:	4602      	mov	r2, r0
 80131e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80131ea:	6a21      	ldr	r1, [r4, #32]
 80131ec:	4628      	mov	r0, r5
 80131ee:	47b0      	blx	r6
 80131f0:	1c43      	adds	r3, r0, #1
 80131f2:	89a3      	ldrh	r3, [r4, #12]
 80131f4:	d106      	bne.n	8013204 <__sflush_r+0x68>
 80131f6:	6829      	ldr	r1, [r5, #0]
 80131f8:	291d      	cmp	r1, #29
 80131fa:	d848      	bhi.n	801328e <__sflush_r+0xf2>
 80131fc:	4a29      	ldr	r2, [pc, #164]	; (80132a4 <__sflush_r+0x108>)
 80131fe:	40ca      	lsrs	r2, r1
 8013200:	07d6      	lsls	r6, r2, #31
 8013202:	d544      	bpl.n	801328e <__sflush_r+0xf2>
 8013204:	2200      	movs	r2, #0
 8013206:	6062      	str	r2, [r4, #4]
 8013208:	6922      	ldr	r2, [r4, #16]
 801320a:	04d9      	lsls	r1, r3, #19
 801320c:	6022      	str	r2, [r4, #0]
 801320e:	d504      	bpl.n	801321a <__sflush_r+0x7e>
 8013210:	1c42      	adds	r2, r0, #1
 8013212:	d101      	bne.n	8013218 <__sflush_r+0x7c>
 8013214:	682b      	ldr	r3, [r5, #0]
 8013216:	b903      	cbnz	r3, 801321a <__sflush_r+0x7e>
 8013218:	6560      	str	r0, [r4, #84]	; 0x54
 801321a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801321c:	602f      	str	r7, [r5, #0]
 801321e:	2900      	cmp	r1, #0
 8013220:	d0c9      	beq.n	80131b6 <__sflush_r+0x1a>
 8013222:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013226:	4299      	cmp	r1, r3
 8013228:	d002      	beq.n	8013230 <__sflush_r+0x94>
 801322a:	4628      	mov	r0, r5
 801322c:	f000 f994 	bl	8013558 <_free_r>
 8013230:	2000      	movs	r0, #0
 8013232:	6360      	str	r0, [r4, #52]	; 0x34
 8013234:	e7c0      	b.n	80131b8 <__sflush_r+0x1c>
 8013236:	2301      	movs	r3, #1
 8013238:	4628      	mov	r0, r5
 801323a:	47b0      	blx	r6
 801323c:	1c41      	adds	r1, r0, #1
 801323e:	d1c8      	bne.n	80131d2 <__sflush_r+0x36>
 8013240:	682b      	ldr	r3, [r5, #0]
 8013242:	2b00      	cmp	r3, #0
 8013244:	d0c5      	beq.n	80131d2 <__sflush_r+0x36>
 8013246:	2b1d      	cmp	r3, #29
 8013248:	d001      	beq.n	801324e <__sflush_r+0xb2>
 801324a:	2b16      	cmp	r3, #22
 801324c:	d101      	bne.n	8013252 <__sflush_r+0xb6>
 801324e:	602f      	str	r7, [r5, #0]
 8013250:	e7b1      	b.n	80131b6 <__sflush_r+0x1a>
 8013252:	89a3      	ldrh	r3, [r4, #12]
 8013254:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013258:	81a3      	strh	r3, [r4, #12]
 801325a:	e7ad      	b.n	80131b8 <__sflush_r+0x1c>
 801325c:	690f      	ldr	r7, [r1, #16]
 801325e:	2f00      	cmp	r7, #0
 8013260:	d0a9      	beq.n	80131b6 <__sflush_r+0x1a>
 8013262:	0793      	lsls	r3, r2, #30
 8013264:	bf18      	it	ne
 8013266:	2300      	movne	r3, #0
 8013268:	680e      	ldr	r6, [r1, #0]
 801326a:	bf08      	it	eq
 801326c:	694b      	ldreq	r3, [r1, #20]
 801326e:	eba6 0807 	sub.w	r8, r6, r7
 8013272:	600f      	str	r7, [r1, #0]
 8013274:	608b      	str	r3, [r1, #8]
 8013276:	f1b8 0f00 	cmp.w	r8, #0
 801327a:	dd9c      	ble.n	80131b6 <__sflush_r+0x1a>
 801327c:	4643      	mov	r3, r8
 801327e:	463a      	mov	r2, r7
 8013280:	6a21      	ldr	r1, [r4, #32]
 8013282:	4628      	mov	r0, r5
 8013284:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8013286:	47b0      	blx	r6
 8013288:	2800      	cmp	r0, #0
 801328a:	dc06      	bgt.n	801329a <__sflush_r+0xfe>
 801328c:	89a3      	ldrh	r3, [r4, #12]
 801328e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013292:	81a3      	strh	r3, [r4, #12]
 8013294:	f04f 30ff 	mov.w	r0, #4294967295
 8013298:	e78e      	b.n	80131b8 <__sflush_r+0x1c>
 801329a:	4407      	add	r7, r0
 801329c:	eba8 0800 	sub.w	r8, r8, r0
 80132a0:	e7e9      	b.n	8013276 <__sflush_r+0xda>
 80132a2:	bf00      	nop
 80132a4:	20400001 	.word	0x20400001

080132a8 <_fflush_r>:
 80132a8:	b538      	push	{r3, r4, r5, lr}
 80132aa:	690b      	ldr	r3, [r1, #16]
 80132ac:	4605      	mov	r5, r0
 80132ae:	460c      	mov	r4, r1
 80132b0:	b1db      	cbz	r3, 80132ea <_fflush_r+0x42>
 80132b2:	b118      	cbz	r0, 80132bc <_fflush_r+0x14>
 80132b4:	6983      	ldr	r3, [r0, #24]
 80132b6:	b90b      	cbnz	r3, 80132bc <_fflush_r+0x14>
 80132b8:	f000 f860 	bl	801337c <__sinit>
 80132bc:	4b0c      	ldr	r3, [pc, #48]	; (80132f0 <_fflush_r+0x48>)
 80132be:	429c      	cmp	r4, r3
 80132c0:	d109      	bne.n	80132d6 <_fflush_r+0x2e>
 80132c2:	686c      	ldr	r4, [r5, #4]
 80132c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80132c8:	b17b      	cbz	r3, 80132ea <_fflush_r+0x42>
 80132ca:	4621      	mov	r1, r4
 80132cc:	4628      	mov	r0, r5
 80132ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80132d2:	f7ff bf63 	b.w	801319c <__sflush_r>
 80132d6:	4b07      	ldr	r3, [pc, #28]	; (80132f4 <_fflush_r+0x4c>)
 80132d8:	429c      	cmp	r4, r3
 80132da:	d101      	bne.n	80132e0 <_fflush_r+0x38>
 80132dc:	68ac      	ldr	r4, [r5, #8]
 80132de:	e7f1      	b.n	80132c4 <_fflush_r+0x1c>
 80132e0:	4b05      	ldr	r3, [pc, #20]	; (80132f8 <_fflush_r+0x50>)
 80132e2:	429c      	cmp	r4, r3
 80132e4:	bf08      	it	eq
 80132e6:	68ec      	ldreq	r4, [r5, #12]
 80132e8:	e7ec      	b.n	80132c4 <_fflush_r+0x1c>
 80132ea:	2000      	movs	r0, #0
 80132ec:	bd38      	pop	{r3, r4, r5, pc}
 80132ee:	bf00      	nop
 80132f0:	080239a8 	.word	0x080239a8
 80132f4:	080239c8 	.word	0x080239c8
 80132f8:	08023988 	.word	0x08023988

080132fc <std>:
 80132fc:	2300      	movs	r3, #0
 80132fe:	b510      	push	{r4, lr}
 8013300:	4604      	mov	r4, r0
 8013302:	e9c0 3300 	strd	r3, r3, [r0]
 8013306:	6083      	str	r3, [r0, #8]
 8013308:	8181      	strh	r1, [r0, #12]
 801330a:	6643      	str	r3, [r0, #100]	; 0x64
 801330c:	81c2      	strh	r2, [r0, #14]
 801330e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013312:	6183      	str	r3, [r0, #24]
 8013314:	4619      	mov	r1, r3
 8013316:	2208      	movs	r2, #8
 8013318:	305c      	adds	r0, #92	; 0x5c
 801331a:	f7ff fdfb 	bl	8012f14 <memset>
 801331e:	4b05      	ldr	r3, [pc, #20]	; (8013334 <std+0x38>)
 8013320:	6224      	str	r4, [r4, #32]
 8013322:	6263      	str	r3, [r4, #36]	; 0x24
 8013324:	4b04      	ldr	r3, [pc, #16]	; (8013338 <std+0x3c>)
 8013326:	62a3      	str	r3, [r4, #40]	; 0x28
 8013328:	4b04      	ldr	r3, [pc, #16]	; (801333c <std+0x40>)
 801332a:	62e3      	str	r3, [r4, #44]	; 0x2c
 801332c:	4b04      	ldr	r3, [pc, #16]	; (8013340 <std+0x44>)
 801332e:	6323      	str	r3, [r4, #48]	; 0x30
 8013330:	bd10      	pop	{r4, pc}
 8013332:	bf00      	nop
 8013334:	08013c51 	.word	0x08013c51
 8013338:	08013c73 	.word	0x08013c73
 801333c:	08013cab 	.word	0x08013cab
 8013340:	08013ccf 	.word	0x08013ccf

08013344 <_cleanup_r>:
 8013344:	4901      	ldr	r1, [pc, #4]	; (801334c <_cleanup_r+0x8>)
 8013346:	f000 b885 	b.w	8013454 <_fwalk_reent>
 801334a:	bf00      	nop
 801334c:	080132a9 	.word	0x080132a9

08013350 <__sfmoreglue>:
 8013350:	b570      	push	{r4, r5, r6, lr}
 8013352:	2568      	movs	r5, #104	; 0x68
 8013354:	1e4a      	subs	r2, r1, #1
 8013356:	4355      	muls	r5, r2
 8013358:	460e      	mov	r6, r1
 801335a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801335e:	f000 f947 	bl	80135f0 <_malloc_r>
 8013362:	4604      	mov	r4, r0
 8013364:	b140      	cbz	r0, 8013378 <__sfmoreglue+0x28>
 8013366:	2100      	movs	r1, #0
 8013368:	e9c0 1600 	strd	r1, r6, [r0]
 801336c:	300c      	adds	r0, #12
 801336e:	60a0      	str	r0, [r4, #8]
 8013370:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8013374:	f7ff fdce 	bl	8012f14 <memset>
 8013378:	4620      	mov	r0, r4
 801337a:	bd70      	pop	{r4, r5, r6, pc}

0801337c <__sinit>:
 801337c:	6983      	ldr	r3, [r0, #24]
 801337e:	b510      	push	{r4, lr}
 8013380:	4604      	mov	r4, r0
 8013382:	bb33      	cbnz	r3, 80133d2 <__sinit+0x56>
 8013384:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8013388:	6503      	str	r3, [r0, #80]	; 0x50
 801338a:	4b12      	ldr	r3, [pc, #72]	; (80133d4 <__sinit+0x58>)
 801338c:	4a12      	ldr	r2, [pc, #72]	; (80133d8 <__sinit+0x5c>)
 801338e:	681b      	ldr	r3, [r3, #0]
 8013390:	6282      	str	r2, [r0, #40]	; 0x28
 8013392:	4298      	cmp	r0, r3
 8013394:	bf04      	itt	eq
 8013396:	2301      	moveq	r3, #1
 8013398:	6183      	streq	r3, [r0, #24]
 801339a:	f000 f81f 	bl	80133dc <__sfp>
 801339e:	6060      	str	r0, [r4, #4]
 80133a0:	4620      	mov	r0, r4
 80133a2:	f000 f81b 	bl	80133dc <__sfp>
 80133a6:	60a0      	str	r0, [r4, #8]
 80133a8:	4620      	mov	r0, r4
 80133aa:	f000 f817 	bl	80133dc <__sfp>
 80133ae:	2200      	movs	r2, #0
 80133b0:	60e0      	str	r0, [r4, #12]
 80133b2:	2104      	movs	r1, #4
 80133b4:	6860      	ldr	r0, [r4, #4]
 80133b6:	f7ff ffa1 	bl	80132fc <std>
 80133ba:	2201      	movs	r2, #1
 80133bc:	2109      	movs	r1, #9
 80133be:	68a0      	ldr	r0, [r4, #8]
 80133c0:	f7ff ff9c 	bl	80132fc <std>
 80133c4:	2202      	movs	r2, #2
 80133c6:	2112      	movs	r1, #18
 80133c8:	68e0      	ldr	r0, [r4, #12]
 80133ca:	f7ff ff97 	bl	80132fc <std>
 80133ce:	2301      	movs	r3, #1
 80133d0:	61a3      	str	r3, [r4, #24]
 80133d2:	bd10      	pop	{r4, pc}
 80133d4:	08023984 	.word	0x08023984
 80133d8:	08013345 	.word	0x08013345

080133dc <__sfp>:
 80133dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80133de:	4b1b      	ldr	r3, [pc, #108]	; (801344c <__sfp+0x70>)
 80133e0:	4607      	mov	r7, r0
 80133e2:	681e      	ldr	r6, [r3, #0]
 80133e4:	69b3      	ldr	r3, [r6, #24]
 80133e6:	b913      	cbnz	r3, 80133ee <__sfp+0x12>
 80133e8:	4630      	mov	r0, r6
 80133ea:	f7ff ffc7 	bl	801337c <__sinit>
 80133ee:	3648      	adds	r6, #72	; 0x48
 80133f0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80133f4:	3b01      	subs	r3, #1
 80133f6:	d503      	bpl.n	8013400 <__sfp+0x24>
 80133f8:	6833      	ldr	r3, [r6, #0]
 80133fa:	b133      	cbz	r3, 801340a <__sfp+0x2e>
 80133fc:	6836      	ldr	r6, [r6, #0]
 80133fe:	e7f7      	b.n	80133f0 <__sfp+0x14>
 8013400:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8013404:	b16d      	cbz	r5, 8013422 <__sfp+0x46>
 8013406:	3468      	adds	r4, #104	; 0x68
 8013408:	e7f4      	b.n	80133f4 <__sfp+0x18>
 801340a:	2104      	movs	r1, #4
 801340c:	4638      	mov	r0, r7
 801340e:	f7ff ff9f 	bl	8013350 <__sfmoreglue>
 8013412:	6030      	str	r0, [r6, #0]
 8013414:	2800      	cmp	r0, #0
 8013416:	d1f1      	bne.n	80133fc <__sfp+0x20>
 8013418:	230c      	movs	r3, #12
 801341a:	4604      	mov	r4, r0
 801341c:	603b      	str	r3, [r7, #0]
 801341e:	4620      	mov	r0, r4
 8013420:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013422:	4b0b      	ldr	r3, [pc, #44]	; (8013450 <__sfp+0x74>)
 8013424:	6665      	str	r5, [r4, #100]	; 0x64
 8013426:	e9c4 5500 	strd	r5, r5, [r4]
 801342a:	60a5      	str	r5, [r4, #8]
 801342c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8013430:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8013434:	2208      	movs	r2, #8
 8013436:	4629      	mov	r1, r5
 8013438:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801343c:	f7ff fd6a 	bl	8012f14 <memset>
 8013440:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8013444:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8013448:	e7e9      	b.n	801341e <__sfp+0x42>
 801344a:	bf00      	nop
 801344c:	08023984 	.word	0x08023984
 8013450:	ffff0001 	.word	0xffff0001

08013454 <_fwalk_reent>:
 8013454:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013458:	4680      	mov	r8, r0
 801345a:	4689      	mov	r9, r1
 801345c:	2600      	movs	r6, #0
 801345e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8013462:	b914      	cbnz	r4, 801346a <_fwalk_reent+0x16>
 8013464:	4630      	mov	r0, r6
 8013466:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801346a:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 801346e:	3f01      	subs	r7, #1
 8013470:	d501      	bpl.n	8013476 <_fwalk_reent+0x22>
 8013472:	6824      	ldr	r4, [r4, #0]
 8013474:	e7f5      	b.n	8013462 <_fwalk_reent+0xe>
 8013476:	89ab      	ldrh	r3, [r5, #12]
 8013478:	2b01      	cmp	r3, #1
 801347a:	d907      	bls.n	801348c <_fwalk_reent+0x38>
 801347c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013480:	3301      	adds	r3, #1
 8013482:	d003      	beq.n	801348c <_fwalk_reent+0x38>
 8013484:	4629      	mov	r1, r5
 8013486:	4640      	mov	r0, r8
 8013488:	47c8      	blx	r9
 801348a:	4306      	orrs	r6, r0
 801348c:	3568      	adds	r5, #104	; 0x68
 801348e:	e7ee      	b.n	801346e <_fwalk_reent+0x1a>

08013490 <__swhatbuf_r>:
 8013490:	b570      	push	{r4, r5, r6, lr}
 8013492:	460e      	mov	r6, r1
 8013494:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013498:	b096      	sub	sp, #88	; 0x58
 801349a:	2900      	cmp	r1, #0
 801349c:	4614      	mov	r4, r2
 801349e:	461d      	mov	r5, r3
 80134a0:	da07      	bge.n	80134b2 <__swhatbuf_r+0x22>
 80134a2:	2300      	movs	r3, #0
 80134a4:	602b      	str	r3, [r5, #0]
 80134a6:	89b3      	ldrh	r3, [r6, #12]
 80134a8:	061a      	lsls	r2, r3, #24
 80134aa:	d410      	bmi.n	80134ce <__swhatbuf_r+0x3e>
 80134ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80134b0:	e00e      	b.n	80134d0 <__swhatbuf_r+0x40>
 80134b2:	466a      	mov	r2, sp
 80134b4:	f000 fc32 	bl	8013d1c <_fstat_r>
 80134b8:	2800      	cmp	r0, #0
 80134ba:	dbf2      	blt.n	80134a2 <__swhatbuf_r+0x12>
 80134bc:	9a01      	ldr	r2, [sp, #4]
 80134be:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80134c2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80134c6:	425a      	negs	r2, r3
 80134c8:	415a      	adcs	r2, r3
 80134ca:	602a      	str	r2, [r5, #0]
 80134cc:	e7ee      	b.n	80134ac <__swhatbuf_r+0x1c>
 80134ce:	2340      	movs	r3, #64	; 0x40
 80134d0:	2000      	movs	r0, #0
 80134d2:	6023      	str	r3, [r4, #0]
 80134d4:	b016      	add	sp, #88	; 0x58
 80134d6:	bd70      	pop	{r4, r5, r6, pc}

080134d8 <__smakebuf_r>:
 80134d8:	898b      	ldrh	r3, [r1, #12]
 80134da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80134dc:	079d      	lsls	r5, r3, #30
 80134de:	4606      	mov	r6, r0
 80134e0:	460c      	mov	r4, r1
 80134e2:	d507      	bpl.n	80134f4 <__smakebuf_r+0x1c>
 80134e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80134e8:	6023      	str	r3, [r4, #0]
 80134ea:	6123      	str	r3, [r4, #16]
 80134ec:	2301      	movs	r3, #1
 80134ee:	6163      	str	r3, [r4, #20]
 80134f0:	b002      	add	sp, #8
 80134f2:	bd70      	pop	{r4, r5, r6, pc}
 80134f4:	ab01      	add	r3, sp, #4
 80134f6:	466a      	mov	r2, sp
 80134f8:	f7ff ffca 	bl	8013490 <__swhatbuf_r>
 80134fc:	9900      	ldr	r1, [sp, #0]
 80134fe:	4605      	mov	r5, r0
 8013500:	4630      	mov	r0, r6
 8013502:	f000 f875 	bl	80135f0 <_malloc_r>
 8013506:	b948      	cbnz	r0, 801351c <__smakebuf_r+0x44>
 8013508:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801350c:	059a      	lsls	r2, r3, #22
 801350e:	d4ef      	bmi.n	80134f0 <__smakebuf_r+0x18>
 8013510:	f023 0303 	bic.w	r3, r3, #3
 8013514:	f043 0302 	orr.w	r3, r3, #2
 8013518:	81a3      	strh	r3, [r4, #12]
 801351a:	e7e3      	b.n	80134e4 <__smakebuf_r+0xc>
 801351c:	4b0d      	ldr	r3, [pc, #52]	; (8013554 <__smakebuf_r+0x7c>)
 801351e:	62b3      	str	r3, [r6, #40]	; 0x28
 8013520:	89a3      	ldrh	r3, [r4, #12]
 8013522:	6020      	str	r0, [r4, #0]
 8013524:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013528:	81a3      	strh	r3, [r4, #12]
 801352a:	9b00      	ldr	r3, [sp, #0]
 801352c:	6120      	str	r0, [r4, #16]
 801352e:	6163      	str	r3, [r4, #20]
 8013530:	9b01      	ldr	r3, [sp, #4]
 8013532:	b15b      	cbz	r3, 801354c <__smakebuf_r+0x74>
 8013534:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013538:	4630      	mov	r0, r6
 801353a:	f000 fc01 	bl	8013d40 <_isatty_r>
 801353e:	b128      	cbz	r0, 801354c <__smakebuf_r+0x74>
 8013540:	89a3      	ldrh	r3, [r4, #12]
 8013542:	f023 0303 	bic.w	r3, r3, #3
 8013546:	f043 0301 	orr.w	r3, r3, #1
 801354a:	81a3      	strh	r3, [r4, #12]
 801354c:	89a3      	ldrh	r3, [r4, #12]
 801354e:	431d      	orrs	r5, r3
 8013550:	81a5      	strh	r5, [r4, #12]
 8013552:	e7cd      	b.n	80134f0 <__smakebuf_r+0x18>
 8013554:	08013345 	.word	0x08013345

08013558 <_free_r>:
 8013558:	b538      	push	{r3, r4, r5, lr}
 801355a:	4605      	mov	r5, r0
 801355c:	2900      	cmp	r1, #0
 801355e:	d043      	beq.n	80135e8 <_free_r+0x90>
 8013560:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013564:	1f0c      	subs	r4, r1, #4
 8013566:	2b00      	cmp	r3, #0
 8013568:	bfb8      	it	lt
 801356a:	18e4      	addlt	r4, r4, r3
 801356c:	f000 fc18 	bl	8013da0 <__malloc_lock>
 8013570:	4a1e      	ldr	r2, [pc, #120]	; (80135ec <_free_r+0x94>)
 8013572:	6813      	ldr	r3, [r2, #0]
 8013574:	4610      	mov	r0, r2
 8013576:	b933      	cbnz	r3, 8013586 <_free_r+0x2e>
 8013578:	6063      	str	r3, [r4, #4]
 801357a:	6014      	str	r4, [r2, #0]
 801357c:	4628      	mov	r0, r5
 801357e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013582:	f000 bc0e 	b.w	8013da2 <__malloc_unlock>
 8013586:	42a3      	cmp	r3, r4
 8013588:	d90b      	bls.n	80135a2 <_free_r+0x4a>
 801358a:	6821      	ldr	r1, [r4, #0]
 801358c:	1862      	adds	r2, r4, r1
 801358e:	4293      	cmp	r3, r2
 8013590:	bf01      	itttt	eq
 8013592:	681a      	ldreq	r2, [r3, #0]
 8013594:	685b      	ldreq	r3, [r3, #4]
 8013596:	1852      	addeq	r2, r2, r1
 8013598:	6022      	streq	r2, [r4, #0]
 801359a:	6063      	str	r3, [r4, #4]
 801359c:	6004      	str	r4, [r0, #0]
 801359e:	e7ed      	b.n	801357c <_free_r+0x24>
 80135a0:	4613      	mov	r3, r2
 80135a2:	685a      	ldr	r2, [r3, #4]
 80135a4:	b10a      	cbz	r2, 80135aa <_free_r+0x52>
 80135a6:	42a2      	cmp	r2, r4
 80135a8:	d9fa      	bls.n	80135a0 <_free_r+0x48>
 80135aa:	6819      	ldr	r1, [r3, #0]
 80135ac:	1858      	adds	r0, r3, r1
 80135ae:	42a0      	cmp	r0, r4
 80135b0:	d10b      	bne.n	80135ca <_free_r+0x72>
 80135b2:	6820      	ldr	r0, [r4, #0]
 80135b4:	4401      	add	r1, r0
 80135b6:	1858      	adds	r0, r3, r1
 80135b8:	4282      	cmp	r2, r0
 80135ba:	6019      	str	r1, [r3, #0]
 80135bc:	d1de      	bne.n	801357c <_free_r+0x24>
 80135be:	6810      	ldr	r0, [r2, #0]
 80135c0:	6852      	ldr	r2, [r2, #4]
 80135c2:	4401      	add	r1, r0
 80135c4:	6019      	str	r1, [r3, #0]
 80135c6:	605a      	str	r2, [r3, #4]
 80135c8:	e7d8      	b.n	801357c <_free_r+0x24>
 80135ca:	d902      	bls.n	80135d2 <_free_r+0x7a>
 80135cc:	230c      	movs	r3, #12
 80135ce:	602b      	str	r3, [r5, #0]
 80135d0:	e7d4      	b.n	801357c <_free_r+0x24>
 80135d2:	6820      	ldr	r0, [r4, #0]
 80135d4:	1821      	adds	r1, r4, r0
 80135d6:	428a      	cmp	r2, r1
 80135d8:	bf01      	itttt	eq
 80135da:	6811      	ldreq	r1, [r2, #0]
 80135dc:	6852      	ldreq	r2, [r2, #4]
 80135de:	1809      	addeq	r1, r1, r0
 80135e0:	6021      	streq	r1, [r4, #0]
 80135e2:	6062      	str	r2, [r4, #4]
 80135e4:	605c      	str	r4, [r3, #4]
 80135e6:	e7c9      	b.n	801357c <_free_r+0x24>
 80135e8:	bd38      	pop	{r3, r4, r5, pc}
 80135ea:	bf00      	nop
 80135ec:	200028f0 	.word	0x200028f0

080135f0 <_malloc_r>:
 80135f0:	b570      	push	{r4, r5, r6, lr}
 80135f2:	1ccd      	adds	r5, r1, #3
 80135f4:	f025 0503 	bic.w	r5, r5, #3
 80135f8:	3508      	adds	r5, #8
 80135fa:	2d0c      	cmp	r5, #12
 80135fc:	bf38      	it	cc
 80135fe:	250c      	movcc	r5, #12
 8013600:	2d00      	cmp	r5, #0
 8013602:	4606      	mov	r6, r0
 8013604:	db01      	blt.n	801360a <_malloc_r+0x1a>
 8013606:	42a9      	cmp	r1, r5
 8013608:	d903      	bls.n	8013612 <_malloc_r+0x22>
 801360a:	230c      	movs	r3, #12
 801360c:	6033      	str	r3, [r6, #0]
 801360e:	2000      	movs	r0, #0
 8013610:	bd70      	pop	{r4, r5, r6, pc}
 8013612:	f000 fbc5 	bl	8013da0 <__malloc_lock>
 8013616:	4a21      	ldr	r2, [pc, #132]	; (801369c <_malloc_r+0xac>)
 8013618:	6814      	ldr	r4, [r2, #0]
 801361a:	4621      	mov	r1, r4
 801361c:	b991      	cbnz	r1, 8013644 <_malloc_r+0x54>
 801361e:	4c20      	ldr	r4, [pc, #128]	; (80136a0 <_malloc_r+0xb0>)
 8013620:	6823      	ldr	r3, [r4, #0]
 8013622:	b91b      	cbnz	r3, 801362c <_malloc_r+0x3c>
 8013624:	4630      	mov	r0, r6
 8013626:	f000 fb03 	bl	8013c30 <_sbrk_r>
 801362a:	6020      	str	r0, [r4, #0]
 801362c:	4629      	mov	r1, r5
 801362e:	4630      	mov	r0, r6
 8013630:	f000 fafe 	bl	8013c30 <_sbrk_r>
 8013634:	1c43      	adds	r3, r0, #1
 8013636:	d124      	bne.n	8013682 <_malloc_r+0x92>
 8013638:	230c      	movs	r3, #12
 801363a:	4630      	mov	r0, r6
 801363c:	6033      	str	r3, [r6, #0]
 801363e:	f000 fbb0 	bl	8013da2 <__malloc_unlock>
 8013642:	e7e4      	b.n	801360e <_malloc_r+0x1e>
 8013644:	680b      	ldr	r3, [r1, #0]
 8013646:	1b5b      	subs	r3, r3, r5
 8013648:	d418      	bmi.n	801367c <_malloc_r+0x8c>
 801364a:	2b0b      	cmp	r3, #11
 801364c:	d90f      	bls.n	801366e <_malloc_r+0x7e>
 801364e:	600b      	str	r3, [r1, #0]
 8013650:	18cc      	adds	r4, r1, r3
 8013652:	50cd      	str	r5, [r1, r3]
 8013654:	4630      	mov	r0, r6
 8013656:	f000 fba4 	bl	8013da2 <__malloc_unlock>
 801365a:	f104 000b 	add.w	r0, r4, #11
 801365e:	1d23      	adds	r3, r4, #4
 8013660:	f020 0007 	bic.w	r0, r0, #7
 8013664:	1ac3      	subs	r3, r0, r3
 8013666:	d0d3      	beq.n	8013610 <_malloc_r+0x20>
 8013668:	425a      	negs	r2, r3
 801366a:	50e2      	str	r2, [r4, r3]
 801366c:	e7d0      	b.n	8013610 <_malloc_r+0x20>
 801366e:	684b      	ldr	r3, [r1, #4]
 8013670:	428c      	cmp	r4, r1
 8013672:	bf16      	itet	ne
 8013674:	6063      	strne	r3, [r4, #4]
 8013676:	6013      	streq	r3, [r2, #0]
 8013678:	460c      	movne	r4, r1
 801367a:	e7eb      	b.n	8013654 <_malloc_r+0x64>
 801367c:	460c      	mov	r4, r1
 801367e:	6849      	ldr	r1, [r1, #4]
 8013680:	e7cc      	b.n	801361c <_malloc_r+0x2c>
 8013682:	1cc4      	adds	r4, r0, #3
 8013684:	f024 0403 	bic.w	r4, r4, #3
 8013688:	42a0      	cmp	r0, r4
 801368a:	d005      	beq.n	8013698 <_malloc_r+0xa8>
 801368c:	1a21      	subs	r1, r4, r0
 801368e:	4630      	mov	r0, r6
 8013690:	f000 face 	bl	8013c30 <_sbrk_r>
 8013694:	3001      	adds	r0, #1
 8013696:	d0cf      	beq.n	8013638 <_malloc_r+0x48>
 8013698:	6025      	str	r5, [r4, #0]
 801369a:	e7db      	b.n	8013654 <_malloc_r+0x64>
 801369c:	200028f0 	.word	0x200028f0
 80136a0:	200028f4 	.word	0x200028f4

080136a4 <__sfputc_r>:
 80136a4:	6893      	ldr	r3, [r2, #8]
 80136a6:	b410      	push	{r4}
 80136a8:	3b01      	subs	r3, #1
 80136aa:	2b00      	cmp	r3, #0
 80136ac:	6093      	str	r3, [r2, #8]
 80136ae:	da07      	bge.n	80136c0 <__sfputc_r+0x1c>
 80136b0:	6994      	ldr	r4, [r2, #24]
 80136b2:	42a3      	cmp	r3, r4
 80136b4:	db01      	blt.n	80136ba <__sfputc_r+0x16>
 80136b6:	290a      	cmp	r1, #10
 80136b8:	d102      	bne.n	80136c0 <__sfputc_r+0x1c>
 80136ba:	bc10      	pop	{r4}
 80136bc:	f7ff bcae 	b.w	801301c <__swbuf_r>
 80136c0:	6813      	ldr	r3, [r2, #0]
 80136c2:	1c58      	adds	r0, r3, #1
 80136c4:	6010      	str	r0, [r2, #0]
 80136c6:	7019      	strb	r1, [r3, #0]
 80136c8:	4608      	mov	r0, r1
 80136ca:	bc10      	pop	{r4}
 80136cc:	4770      	bx	lr

080136ce <__sfputs_r>:
 80136ce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80136d0:	4606      	mov	r6, r0
 80136d2:	460f      	mov	r7, r1
 80136d4:	4614      	mov	r4, r2
 80136d6:	18d5      	adds	r5, r2, r3
 80136d8:	42ac      	cmp	r4, r5
 80136da:	d101      	bne.n	80136e0 <__sfputs_r+0x12>
 80136dc:	2000      	movs	r0, #0
 80136de:	e007      	b.n	80136f0 <__sfputs_r+0x22>
 80136e0:	463a      	mov	r2, r7
 80136e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80136e6:	4630      	mov	r0, r6
 80136e8:	f7ff ffdc 	bl	80136a4 <__sfputc_r>
 80136ec:	1c43      	adds	r3, r0, #1
 80136ee:	d1f3      	bne.n	80136d8 <__sfputs_r+0xa>
 80136f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080136f4 <_vfiprintf_r>:
 80136f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80136f8:	460c      	mov	r4, r1
 80136fa:	b09d      	sub	sp, #116	; 0x74
 80136fc:	4617      	mov	r7, r2
 80136fe:	461d      	mov	r5, r3
 8013700:	4606      	mov	r6, r0
 8013702:	b118      	cbz	r0, 801370c <_vfiprintf_r+0x18>
 8013704:	6983      	ldr	r3, [r0, #24]
 8013706:	b90b      	cbnz	r3, 801370c <_vfiprintf_r+0x18>
 8013708:	f7ff fe38 	bl	801337c <__sinit>
 801370c:	4b7c      	ldr	r3, [pc, #496]	; (8013900 <_vfiprintf_r+0x20c>)
 801370e:	429c      	cmp	r4, r3
 8013710:	d158      	bne.n	80137c4 <_vfiprintf_r+0xd0>
 8013712:	6874      	ldr	r4, [r6, #4]
 8013714:	89a3      	ldrh	r3, [r4, #12]
 8013716:	0718      	lsls	r0, r3, #28
 8013718:	d55e      	bpl.n	80137d8 <_vfiprintf_r+0xe4>
 801371a:	6923      	ldr	r3, [r4, #16]
 801371c:	2b00      	cmp	r3, #0
 801371e:	d05b      	beq.n	80137d8 <_vfiprintf_r+0xe4>
 8013720:	2300      	movs	r3, #0
 8013722:	9309      	str	r3, [sp, #36]	; 0x24
 8013724:	2320      	movs	r3, #32
 8013726:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801372a:	2330      	movs	r3, #48	; 0x30
 801372c:	f04f 0b01 	mov.w	fp, #1
 8013730:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013734:	9503      	str	r5, [sp, #12]
 8013736:	46b8      	mov	r8, r7
 8013738:	4645      	mov	r5, r8
 801373a:	f815 3b01 	ldrb.w	r3, [r5], #1
 801373e:	b10b      	cbz	r3, 8013744 <_vfiprintf_r+0x50>
 8013740:	2b25      	cmp	r3, #37	; 0x25
 8013742:	d154      	bne.n	80137ee <_vfiprintf_r+0xfa>
 8013744:	ebb8 0a07 	subs.w	sl, r8, r7
 8013748:	d00b      	beq.n	8013762 <_vfiprintf_r+0x6e>
 801374a:	4653      	mov	r3, sl
 801374c:	463a      	mov	r2, r7
 801374e:	4621      	mov	r1, r4
 8013750:	4630      	mov	r0, r6
 8013752:	f7ff ffbc 	bl	80136ce <__sfputs_r>
 8013756:	3001      	adds	r0, #1
 8013758:	f000 80c2 	beq.w	80138e0 <_vfiprintf_r+0x1ec>
 801375c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801375e:	4453      	add	r3, sl
 8013760:	9309      	str	r3, [sp, #36]	; 0x24
 8013762:	f898 3000 	ldrb.w	r3, [r8]
 8013766:	2b00      	cmp	r3, #0
 8013768:	f000 80ba 	beq.w	80138e0 <_vfiprintf_r+0x1ec>
 801376c:	2300      	movs	r3, #0
 801376e:	f04f 32ff 	mov.w	r2, #4294967295
 8013772:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013776:	9304      	str	r3, [sp, #16]
 8013778:	9307      	str	r3, [sp, #28]
 801377a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801377e:	931a      	str	r3, [sp, #104]	; 0x68
 8013780:	46a8      	mov	r8, r5
 8013782:	2205      	movs	r2, #5
 8013784:	f818 1b01 	ldrb.w	r1, [r8], #1
 8013788:	485e      	ldr	r0, [pc, #376]	; (8013904 <_vfiprintf_r+0x210>)
 801378a:	f000 fafb 	bl	8013d84 <memchr>
 801378e:	9b04      	ldr	r3, [sp, #16]
 8013790:	bb78      	cbnz	r0, 80137f2 <_vfiprintf_r+0xfe>
 8013792:	06d9      	lsls	r1, r3, #27
 8013794:	bf44      	itt	mi
 8013796:	2220      	movmi	r2, #32
 8013798:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801379c:	071a      	lsls	r2, r3, #28
 801379e:	bf44      	itt	mi
 80137a0:	222b      	movmi	r2, #43	; 0x2b
 80137a2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80137a6:	782a      	ldrb	r2, [r5, #0]
 80137a8:	2a2a      	cmp	r2, #42	; 0x2a
 80137aa:	d02a      	beq.n	8013802 <_vfiprintf_r+0x10e>
 80137ac:	46a8      	mov	r8, r5
 80137ae:	2000      	movs	r0, #0
 80137b0:	250a      	movs	r5, #10
 80137b2:	9a07      	ldr	r2, [sp, #28]
 80137b4:	4641      	mov	r1, r8
 80137b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80137ba:	3b30      	subs	r3, #48	; 0x30
 80137bc:	2b09      	cmp	r3, #9
 80137be:	d969      	bls.n	8013894 <_vfiprintf_r+0x1a0>
 80137c0:	b360      	cbz	r0, 801381c <_vfiprintf_r+0x128>
 80137c2:	e024      	b.n	801380e <_vfiprintf_r+0x11a>
 80137c4:	4b50      	ldr	r3, [pc, #320]	; (8013908 <_vfiprintf_r+0x214>)
 80137c6:	429c      	cmp	r4, r3
 80137c8:	d101      	bne.n	80137ce <_vfiprintf_r+0xda>
 80137ca:	68b4      	ldr	r4, [r6, #8]
 80137cc:	e7a2      	b.n	8013714 <_vfiprintf_r+0x20>
 80137ce:	4b4f      	ldr	r3, [pc, #316]	; (801390c <_vfiprintf_r+0x218>)
 80137d0:	429c      	cmp	r4, r3
 80137d2:	bf08      	it	eq
 80137d4:	68f4      	ldreq	r4, [r6, #12]
 80137d6:	e79d      	b.n	8013714 <_vfiprintf_r+0x20>
 80137d8:	4621      	mov	r1, r4
 80137da:	4630      	mov	r0, r6
 80137dc:	f7ff fc70 	bl	80130c0 <__swsetup_r>
 80137e0:	2800      	cmp	r0, #0
 80137e2:	d09d      	beq.n	8013720 <_vfiprintf_r+0x2c>
 80137e4:	f04f 30ff 	mov.w	r0, #4294967295
 80137e8:	b01d      	add	sp, #116	; 0x74
 80137ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80137ee:	46a8      	mov	r8, r5
 80137f0:	e7a2      	b.n	8013738 <_vfiprintf_r+0x44>
 80137f2:	4a44      	ldr	r2, [pc, #272]	; (8013904 <_vfiprintf_r+0x210>)
 80137f4:	4645      	mov	r5, r8
 80137f6:	1a80      	subs	r0, r0, r2
 80137f8:	fa0b f000 	lsl.w	r0, fp, r0
 80137fc:	4318      	orrs	r0, r3
 80137fe:	9004      	str	r0, [sp, #16]
 8013800:	e7be      	b.n	8013780 <_vfiprintf_r+0x8c>
 8013802:	9a03      	ldr	r2, [sp, #12]
 8013804:	1d11      	adds	r1, r2, #4
 8013806:	6812      	ldr	r2, [r2, #0]
 8013808:	9103      	str	r1, [sp, #12]
 801380a:	2a00      	cmp	r2, #0
 801380c:	db01      	blt.n	8013812 <_vfiprintf_r+0x11e>
 801380e:	9207      	str	r2, [sp, #28]
 8013810:	e004      	b.n	801381c <_vfiprintf_r+0x128>
 8013812:	4252      	negs	r2, r2
 8013814:	f043 0302 	orr.w	r3, r3, #2
 8013818:	9207      	str	r2, [sp, #28]
 801381a:	9304      	str	r3, [sp, #16]
 801381c:	f898 3000 	ldrb.w	r3, [r8]
 8013820:	2b2e      	cmp	r3, #46	; 0x2e
 8013822:	d10e      	bne.n	8013842 <_vfiprintf_r+0x14e>
 8013824:	f898 3001 	ldrb.w	r3, [r8, #1]
 8013828:	2b2a      	cmp	r3, #42	; 0x2a
 801382a:	d138      	bne.n	801389e <_vfiprintf_r+0x1aa>
 801382c:	9b03      	ldr	r3, [sp, #12]
 801382e:	f108 0802 	add.w	r8, r8, #2
 8013832:	1d1a      	adds	r2, r3, #4
 8013834:	681b      	ldr	r3, [r3, #0]
 8013836:	9203      	str	r2, [sp, #12]
 8013838:	2b00      	cmp	r3, #0
 801383a:	bfb8      	it	lt
 801383c:	f04f 33ff 	movlt.w	r3, #4294967295
 8013840:	9305      	str	r3, [sp, #20]
 8013842:	4d33      	ldr	r5, [pc, #204]	; (8013910 <_vfiprintf_r+0x21c>)
 8013844:	2203      	movs	r2, #3
 8013846:	f898 1000 	ldrb.w	r1, [r8]
 801384a:	4628      	mov	r0, r5
 801384c:	f000 fa9a 	bl	8013d84 <memchr>
 8013850:	b140      	cbz	r0, 8013864 <_vfiprintf_r+0x170>
 8013852:	2340      	movs	r3, #64	; 0x40
 8013854:	1b40      	subs	r0, r0, r5
 8013856:	fa03 f000 	lsl.w	r0, r3, r0
 801385a:	9b04      	ldr	r3, [sp, #16]
 801385c:	f108 0801 	add.w	r8, r8, #1
 8013860:	4303      	orrs	r3, r0
 8013862:	9304      	str	r3, [sp, #16]
 8013864:	f898 1000 	ldrb.w	r1, [r8]
 8013868:	2206      	movs	r2, #6
 801386a:	482a      	ldr	r0, [pc, #168]	; (8013914 <_vfiprintf_r+0x220>)
 801386c:	f108 0701 	add.w	r7, r8, #1
 8013870:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013874:	f000 fa86 	bl	8013d84 <memchr>
 8013878:	2800      	cmp	r0, #0
 801387a:	d037      	beq.n	80138ec <_vfiprintf_r+0x1f8>
 801387c:	4b26      	ldr	r3, [pc, #152]	; (8013918 <_vfiprintf_r+0x224>)
 801387e:	bb1b      	cbnz	r3, 80138c8 <_vfiprintf_r+0x1d4>
 8013880:	9b03      	ldr	r3, [sp, #12]
 8013882:	3307      	adds	r3, #7
 8013884:	f023 0307 	bic.w	r3, r3, #7
 8013888:	3308      	adds	r3, #8
 801388a:	9303      	str	r3, [sp, #12]
 801388c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801388e:	444b      	add	r3, r9
 8013890:	9309      	str	r3, [sp, #36]	; 0x24
 8013892:	e750      	b.n	8013736 <_vfiprintf_r+0x42>
 8013894:	fb05 3202 	mla	r2, r5, r2, r3
 8013898:	2001      	movs	r0, #1
 801389a:	4688      	mov	r8, r1
 801389c:	e78a      	b.n	80137b4 <_vfiprintf_r+0xc0>
 801389e:	2300      	movs	r3, #0
 80138a0:	250a      	movs	r5, #10
 80138a2:	4619      	mov	r1, r3
 80138a4:	f108 0801 	add.w	r8, r8, #1
 80138a8:	9305      	str	r3, [sp, #20]
 80138aa:	4640      	mov	r0, r8
 80138ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 80138b0:	3a30      	subs	r2, #48	; 0x30
 80138b2:	2a09      	cmp	r2, #9
 80138b4:	d903      	bls.n	80138be <_vfiprintf_r+0x1ca>
 80138b6:	2b00      	cmp	r3, #0
 80138b8:	d0c3      	beq.n	8013842 <_vfiprintf_r+0x14e>
 80138ba:	9105      	str	r1, [sp, #20]
 80138bc:	e7c1      	b.n	8013842 <_vfiprintf_r+0x14e>
 80138be:	fb05 2101 	mla	r1, r5, r1, r2
 80138c2:	2301      	movs	r3, #1
 80138c4:	4680      	mov	r8, r0
 80138c6:	e7f0      	b.n	80138aa <_vfiprintf_r+0x1b6>
 80138c8:	ab03      	add	r3, sp, #12
 80138ca:	9300      	str	r3, [sp, #0]
 80138cc:	4622      	mov	r2, r4
 80138ce:	4b13      	ldr	r3, [pc, #76]	; (801391c <_vfiprintf_r+0x228>)
 80138d0:	a904      	add	r1, sp, #16
 80138d2:	4630      	mov	r0, r6
 80138d4:	f3af 8000 	nop.w
 80138d8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80138dc:	4681      	mov	r9, r0
 80138de:	d1d5      	bne.n	801388c <_vfiprintf_r+0x198>
 80138e0:	89a3      	ldrh	r3, [r4, #12]
 80138e2:	065b      	lsls	r3, r3, #25
 80138e4:	f53f af7e 	bmi.w	80137e4 <_vfiprintf_r+0xf0>
 80138e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80138ea:	e77d      	b.n	80137e8 <_vfiprintf_r+0xf4>
 80138ec:	ab03      	add	r3, sp, #12
 80138ee:	9300      	str	r3, [sp, #0]
 80138f0:	4622      	mov	r2, r4
 80138f2:	4b0a      	ldr	r3, [pc, #40]	; (801391c <_vfiprintf_r+0x228>)
 80138f4:	a904      	add	r1, sp, #16
 80138f6:	4630      	mov	r0, r6
 80138f8:	f000 f888 	bl	8013a0c <_printf_i>
 80138fc:	e7ec      	b.n	80138d8 <_vfiprintf_r+0x1e4>
 80138fe:	bf00      	nop
 8013900:	080239a8 	.word	0x080239a8
 8013904:	080239e8 	.word	0x080239e8
 8013908:	080239c8 	.word	0x080239c8
 801390c:	08023988 	.word	0x08023988
 8013910:	080239ee 	.word	0x080239ee
 8013914:	080239f2 	.word	0x080239f2
 8013918:	00000000 	.word	0x00000000
 801391c:	080136cf 	.word	0x080136cf

08013920 <_printf_common>:
 8013920:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013924:	4691      	mov	r9, r2
 8013926:	461f      	mov	r7, r3
 8013928:	688a      	ldr	r2, [r1, #8]
 801392a:	690b      	ldr	r3, [r1, #16]
 801392c:	4606      	mov	r6, r0
 801392e:	4293      	cmp	r3, r2
 8013930:	bfb8      	it	lt
 8013932:	4613      	movlt	r3, r2
 8013934:	f8c9 3000 	str.w	r3, [r9]
 8013938:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801393c:	460c      	mov	r4, r1
 801393e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8013942:	b112      	cbz	r2, 801394a <_printf_common+0x2a>
 8013944:	3301      	adds	r3, #1
 8013946:	f8c9 3000 	str.w	r3, [r9]
 801394a:	6823      	ldr	r3, [r4, #0]
 801394c:	0699      	lsls	r1, r3, #26
 801394e:	bf42      	ittt	mi
 8013950:	f8d9 3000 	ldrmi.w	r3, [r9]
 8013954:	3302      	addmi	r3, #2
 8013956:	f8c9 3000 	strmi.w	r3, [r9]
 801395a:	6825      	ldr	r5, [r4, #0]
 801395c:	f015 0506 	ands.w	r5, r5, #6
 8013960:	d107      	bne.n	8013972 <_printf_common+0x52>
 8013962:	f104 0a19 	add.w	sl, r4, #25
 8013966:	68e3      	ldr	r3, [r4, #12]
 8013968:	f8d9 2000 	ldr.w	r2, [r9]
 801396c:	1a9b      	subs	r3, r3, r2
 801396e:	42ab      	cmp	r3, r5
 8013970:	dc29      	bgt.n	80139c6 <_printf_common+0xa6>
 8013972:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8013976:	6822      	ldr	r2, [r4, #0]
 8013978:	3300      	adds	r3, #0
 801397a:	bf18      	it	ne
 801397c:	2301      	movne	r3, #1
 801397e:	0692      	lsls	r2, r2, #26
 8013980:	d42e      	bmi.n	80139e0 <_printf_common+0xc0>
 8013982:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8013986:	4639      	mov	r1, r7
 8013988:	4630      	mov	r0, r6
 801398a:	47c0      	blx	r8
 801398c:	3001      	adds	r0, #1
 801398e:	d021      	beq.n	80139d4 <_printf_common+0xb4>
 8013990:	6823      	ldr	r3, [r4, #0]
 8013992:	68e5      	ldr	r5, [r4, #12]
 8013994:	f003 0306 	and.w	r3, r3, #6
 8013998:	2b04      	cmp	r3, #4
 801399a:	bf18      	it	ne
 801399c:	2500      	movne	r5, #0
 801399e:	f8d9 2000 	ldr.w	r2, [r9]
 80139a2:	f04f 0900 	mov.w	r9, #0
 80139a6:	bf08      	it	eq
 80139a8:	1aad      	subeq	r5, r5, r2
 80139aa:	68a3      	ldr	r3, [r4, #8]
 80139ac:	6922      	ldr	r2, [r4, #16]
 80139ae:	bf08      	it	eq
 80139b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80139b4:	4293      	cmp	r3, r2
 80139b6:	bfc4      	itt	gt
 80139b8:	1a9b      	subgt	r3, r3, r2
 80139ba:	18ed      	addgt	r5, r5, r3
 80139bc:	341a      	adds	r4, #26
 80139be:	454d      	cmp	r5, r9
 80139c0:	d11a      	bne.n	80139f8 <_printf_common+0xd8>
 80139c2:	2000      	movs	r0, #0
 80139c4:	e008      	b.n	80139d8 <_printf_common+0xb8>
 80139c6:	2301      	movs	r3, #1
 80139c8:	4652      	mov	r2, sl
 80139ca:	4639      	mov	r1, r7
 80139cc:	4630      	mov	r0, r6
 80139ce:	47c0      	blx	r8
 80139d0:	3001      	adds	r0, #1
 80139d2:	d103      	bne.n	80139dc <_printf_common+0xbc>
 80139d4:	f04f 30ff 	mov.w	r0, #4294967295
 80139d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80139dc:	3501      	adds	r5, #1
 80139de:	e7c2      	b.n	8013966 <_printf_common+0x46>
 80139e0:	2030      	movs	r0, #48	; 0x30
 80139e2:	18e1      	adds	r1, r4, r3
 80139e4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80139e8:	1c5a      	adds	r2, r3, #1
 80139ea:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80139ee:	4422      	add	r2, r4
 80139f0:	3302      	adds	r3, #2
 80139f2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80139f6:	e7c4      	b.n	8013982 <_printf_common+0x62>
 80139f8:	2301      	movs	r3, #1
 80139fa:	4622      	mov	r2, r4
 80139fc:	4639      	mov	r1, r7
 80139fe:	4630      	mov	r0, r6
 8013a00:	47c0      	blx	r8
 8013a02:	3001      	adds	r0, #1
 8013a04:	d0e6      	beq.n	80139d4 <_printf_common+0xb4>
 8013a06:	f109 0901 	add.w	r9, r9, #1
 8013a0a:	e7d8      	b.n	80139be <_printf_common+0x9e>

08013a0c <_printf_i>:
 8013a0c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013a10:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8013a14:	460c      	mov	r4, r1
 8013a16:	7e09      	ldrb	r1, [r1, #24]
 8013a18:	b085      	sub	sp, #20
 8013a1a:	296e      	cmp	r1, #110	; 0x6e
 8013a1c:	4617      	mov	r7, r2
 8013a1e:	4606      	mov	r6, r0
 8013a20:	4698      	mov	r8, r3
 8013a22:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8013a24:	f000 80b3 	beq.w	8013b8e <_printf_i+0x182>
 8013a28:	d822      	bhi.n	8013a70 <_printf_i+0x64>
 8013a2a:	2963      	cmp	r1, #99	; 0x63
 8013a2c:	d036      	beq.n	8013a9c <_printf_i+0x90>
 8013a2e:	d80a      	bhi.n	8013a46 <_printf_i+0x3a>
 8013a30:	2900      	cmp	r1, #0
 8013a32:	f000 80b9 	beq.w	8013ba8 <_printf_i+0x19c>
 8013a36:	2958      	cmp	r1, #88	; 0x58
 8013a38:	f000 8083 	beq.w	8013b42 <_printf_i+0x136>
 8013a3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013a40:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8013a44:	e032      	b.n	8013aac <_printf_i+0xa0>
 8013a46:	2964      	cmp	r1, #100	; 0x64
 8013a48:	d001      	beq.n	8013a4e <_printf_i+0x42>
 8013a4a:	2969      	cmp	r1, #105	; 0x69
 8013a4c:	d1f6      	bne.n	8013a3c <_printf_i+0x30>
 8013a4e:	6820      	ldr	r0, [r4, #0]
 8013a50:	6813      	ldr	r3, [r2, #0]
 8013a52:	0605      	lsls	r5, r0, #24
 8013a54:	f103 0104 	add.w	r1, r3, #4
 8013a58:	d52a      	bpl.n	8013ab0 <_printf_i+0xa4>
 8013a5a:	681b      	ldr	r3, [r3, #0]
 8013a5c:	6011      	str	r1, [r2, #0]
 8013a5e:	2b00      	cmp	r3, #0
 8013a60:	da03      	bge.n	8013a6a <_printf_i+0x5e>
 8013a62:	222d      	movs	r2, #45	; 0x2d
 8013a64:	425b      	negs	r3, r3
 8013a66:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8013a6a:	486f      	ldr	r0, [pc, #444]	; (8013c28 <_printf_i+0x21c>)
 8013a6c:	220a      	movs	r2, #10
 8013a6e:	e039      	b.n	8013ae4 <_printf_i+0xd8>
 8013a70:	2973      	cmp	r1, #115	; 0x73
 8013a72:	f000 809d 	beq.w	8013bb0 <_printf_i+0x1a4>
 8013a76:	d808      	bhi.n	8013a8a <_printf_i+0x7e>
 8013a78:	296f      	cmp	r1, #111	; 0x6f
 8013a7a:	d020      	beq.n	8013abe <_printf_i+0xb2>
 8013a7c:	2970      	cmp	r1, #112	; 0x70
 8013a7e:	d1dd      	bne.n	8013a3c <_printf_i+0x30>
 8013a80:	6823      	ldr	r3, [r4, #0]
 8013a82:	f043 0320 	orr.w	r3, r3, #32
 8013a86:	6023      	str	r3, [r4, #0]
 8013a88:	e003      	b.n	8013a92 <_printf_i+0x86>
 8013a8a:	2975      	cmp	r1, #117	; 0x75
 8013a8c:	d017      	beq.n	8013abe <_printf_i+0xb2>
 8013a8e:	2978      	cmp	r1, #120	; 0x78
 8013a90:	d1d4      	bne.n	8013a3c <_printf_i+0x30>
 8013a92:	2378      	movs	r3, #120	; 0x78
 8013a94:	4865      	ldr	r0, [pc, #404]	; (8013c2c <_printf_i+0x220>)
 8013a96:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8013a9a:	e055      	b.n	8013b48 <_printf_i+0x13c>
 8013a9c:	6813      	ldr	r3, [r2, #0]
 8013a9e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013aa2:	1d19      	adds	r1, r3, #4
 8013aa4:	681b      	ldr	r3, [r3, #0]
 8013aa6:	6011      	str	r1, [r2, #0]
 8013aa8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8013aac:	2301      	movs	r3, #1
 8013aae:	e08c      	b.n	8013bca <_printf_i+0x1be>
 8013ab0:	681b      	ldr	r3, [r3, #0]
 8013ab2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8013ab6:	6011      	str	r1, [r2, #0]
 8013ab8:	bf18      	it	ne
 8013aba:	b21b      	sxthne	r3, r3
 8013abc:	e7cf      	b.n	8013a5e <_printf_i+0x52>
 8013abe:	6813      	ldr	r3, [r2, #0]
 8013ac0:	6825      	ldr	r5, [r4, #0]
 8013ac2:	1d18      	adds	r0, r3, #4
 8013ac4:	6010      	str	r0, [r2, #0]
 8013ac6:	0628      	lsls	r0, r5, #24
 8013ac8:	d501      	bpl.n	8013ace <_printf_i+0xc2>
 8013aca:	681b      	ldr	r3, [r3, #0]
 8013acc:	e002      	b.n	8013ad4 <_printf_i+0xc8>
 8013ace:	0668      	lsls	r0, r5, #25
 8013ad0:	d5fb      	bpl.n	8013aca <_printf_i+0xbe>
 8013ad2:	881b      	ldrh	r3, [r3, #0]
 8013ad4:	296f      	cmp	r1, #111	; 0x6f
 8013ad6:	bf14      	ite	ne
 8013ad8:	220a      	movne	r2, #10
 8013ada:	2208      	moveq	r2, #8
 8013adc:	4852      	ldr	r0, [pc, #328]	; (8013c28 <_printf_i+0x21c>)
 8013ade:	2100      	movs	r1, #0
 8013ae0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8013ae4:	6865      	ldr	r5, [r4, #4]
 8013ae6:	2d00      	cmp	r5, #0
 8013ae8:	60a5      	str	r5, [r4, #8]
 8013aea:	f2c0 8095 	blt.w	8013c18 <_printf_i+0x20c>
 8013aee:	6821      	ldr	r1, [r4, #0]
 8013af0:	f021 0104 	bic.w	r1, r1, #4
 8013af4:	6021      	str	r1, [r4, #0]
 8013af6:	2b00      	cmp	r3, #0
 8013af8:	d13d      	bne.n	8013b76 <_printf_i+0x16a>
 8013afa:	2d00      	cmp	r5, #0
 8013afc:	f040 808e 	bne.w	8013c1c <_printf_i+0x210>
 8013b00:	4665      	mov	r5, ip
 8013b02:	2a08      	cmp	r2, #8
 8013b04:	d10b      	bne.n	8013b1e <_printf_i+0x112>
 8013b06:	6823      	ldr	r3, [r4, #0]
 8013b08:	07db      	lsls	r3, r3, #31
 8013b0a:	d508      	bpl.n	8013b1e <_printf_i+0x112>
 8013b0c:	6923      	ldr	r3, [r4, #16]
 8013b0e:	6862      	ldr	r2, [r4, #4]
 8013b10:	429a      	cmp	r2, r3
 8013b12:	bfde      	ittt	le
 8013b14:	2330      	movle	r3, #48	; 0x30
 8013b16:	f805 3c01 	strble.w	r3, [r5, #-1]
 8013b1a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8013b1e:	ebac 0305 	sub.w	r3, ip, r5
 8013b22:	6123      	str	r3, [r4, #16]
 8013b24:	f8cd 8000 	str.w	r8, [sp]
 8013b28:	463b      	mov	r3, r7
 8013b2a:	aa03      	add	r2, sp, #12
 8013b2c:	4621      	mov	r1, r4
 8013b2e:	4630      	mov	r0, r6
 8013b30:	f7ff fef6 	bl	8013920 <_printf_common>
 8013b34:	3001      	adds	r0, #1
 8013b36:	d14d      	bne.n	8013bd4 <_printf_i+0x1c8>
 8013b38:	f04f 30ff 	mov.w	r0, #4294967295
 8013b3c:	b005      	add	sp, #20
 8013b3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013b42:	4839      	ldr	r0, [pc, #228]	; (8013c28 <_printf_i+0x21c>)
 8013b44:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8013b48:	6813      	ldr	r3, [r2, #0]
 8013b4a:	6821      	ldr	r1, [r4, #0]
 8013b4c:	1d1d      	adds	r5, r3, #4
 8013b4e:	681b      	ldr	r3, [r3, #0]
 8013b50:	6015      	str	r5, [r2, #0]
 8013b52:	060a      	lsls	r2, r1, #24
 8013b54:	d50b      	bpl.n	8013b6e <_printf_i+0x162>
 8013b56:	07ca      	lsls	r2, r1, #31
 8013b58:	bf44      	itt	mi
 8013b5a:	f041 0120 	orrmi.w	r1, r1, #32
 8013b5e:	6021      	strmi	r1, [r4, #0]
 8013b60:	b91b      	cbnz	r3, 8013b6a <_printf_i+0x15e>
 8013b62:	6822      	ldr	r2, [r4, #0]
 8013b64:	f022 0220 	bic.w	r2, r2, #32
 8013b68:	6022      	str	r2, [r4, #0]
 8013b6a:	2210      	movs	r2, #16
 8013b6c:	e7b7      	b.n	8013ade <_printf_i+0xd2>
 8013b6e:	064d      	lsls	r5, r1, #25
 8013b70:	bf48      	it	mi
 8013b72:	b29b      	uxthmi	r3, r3
 8013b74:	e7ef      	b.n	8013b56 <_printf_i+0x14a>
 8013b76:	4665      	mov	r5, ip
 8013b78:	fbb3 f1f2 	udiv	r1, r3, r2
 8013b7c:	fb02 3311 	mls	r3, r2, r1, r3
 8013b80:	5cc3      	ldrb	r3, [r0, r3]
 8013b82:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8013b86:	460b      	mov	r3, r1
 8013b88:	2900      	cmp	r1, #0
 8013b8a:	d1f5      	bne.n	8013b78 <_printf_i+0x16c>
 8013b8c:	e7b9      	b.n	8013b02 <_printf_i+0xf6>
 8013b8e:	6813      	ldr	r3, [r2, #0]
 8013b90:	6825      	ldr	r5, [r4, #0]
 8013b92:	1d18      	adds	r0, r3, #4
 8013b94:	6961      	ldr	r1, [r4, #20]
 8013b96:	6010      	str	r0, [r2, #0]
 8013b98:	0628      	lsls	r0, r5, #24
 8013b9a:	681b      	ldr	r3, [r3, #0]
 8013b9c:	d501      	bpl.n	8013ba2 <_printf_i+0x196>
 8013b9e:	6019      	str	r1, [r3, #0]
 8013ba0:	e002      	b.n	8013ba8 <_printf_i+0x19c>
 8013ba2:	066a      	lsls	r2, r5, #25
 8013ba4:	d5fb      	bpl.n	8013b9e <_printf_i+0x192>
 8013ba6:	8019      	strh	r1, [r3, #0]
 8013ba8:	2300      	movs	r3, #0
 8013baa:	4665      	mov	r5, ip
 8013bac:	6123      	str	r3, [r4, #16]
 8013bae:	e7b9      	b.n	8013b24 <_printf_i+0x118>
 8013bb0:	6813      	ldr	r3, [r2, #0]
 8013bb2:	1d19      	adds	r1, r3, #4
 8013bb4:	6011      	str	r1, [r2, #0]
 8013bb6:	681d      	ldr	r5, [r3, #0]
 8013bb8:	6862      	ldr	r2, [r4, #4]
 8013bba:	2100      	movs	r1, #0
 8013bbc:	4628      	mov	r0, r5
 8013bbe:	f000 f8e1 	bl	8013d84 <memchr>
 8013bc2:	b108      	cbz	r0, 8013bc8 <_printf_i+0x1bc>
 8013bc4:	1b40      	subs	r0, r0, r5
 8013bc6:	6060      	str	r0, [r4, #4]
 8013bc8:	6863      	ldr	r3, [r4, #4]
 8013bca:	6123      	str	r3, [r4, #16]
 8013bcc:	2300      	movs	r3, #0
 8013bce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013bd2:	e7a7      	b.n	8013b24 <_printf_i+0x118>
 8013bd4:	6923      	ldr	r3, [r4, #16]
 8013bd6:	462a      	mov	r2, r5
 8013bd8:	4639      	mov	r1, r7
 8013bda:	4630      	mov	r0, r6
 8013bdc:	47c0      	blx	r8
 8013bde:	3001      	adds	r0, #1
 8013be0:	d0aa      	beq.n	8013b38 <_printf_i+0x12c>
 8013be2:	6823      	ldr	r3, [r4, #0]
 8013be4:	079b      	lsls	r3, r3, #30
 8013be6:	d413      	bmi.n	8013c10 <_printf_i+0x204>
 8013be8:	68e0      	ldr	r0, [r4, #12]
 8013bea:	9b03      	ldr	r3, [sp, #12]
 8013bec:	4298      	cmp	r0, r3
 8013bee:	bfb8      	it	lt
 8013bf0:	4618      	movlt	r0, r3
 8013bf2:	e7a3      	b.n	8013b3c <_printf_i+0x130>
 8013bf4:	2301      	movs	r3, #1
 8013bf6:	464a      	mov	r2, r9
 8013bf8:	4639      	mov	r1, r7
 8013bfa:	4630      	mov	r0, r6
 8013bfc:	47c0      	blx	r8
 8013bfe:	3001      	adds	r0, #1
 8013c00:	d09a      	beq.n	8013b38 <_printf_i+0x12c>
 8013c02:	3501      	adds	r5, #1
 8013c04:	68e3      	ldr	r3, [r4, #12]
 8013c06:	9a03      	ldr	r2, [sp, #12]
 8013c08:	1a9b      	subs	r3, r3, r2
 8013c0a:	42ab      	cmp	r3, r5
 8013c0c:	dcf2      	bgt.n	8013bf4 <_printf_i+0x1e8>
 8013c0e:	e7eb      	b.n	8013be8 <_printf_i+0x1dc>
 8013c10:	2500      	movs	r5, #0
 8013c12:	f104 0919 	add.w	r9, r4, #25
 8013c16:	e7f5      	b.n	8013c04 <_printf_i+0x1f8>
 8013c18:	2b00      	cmp	r3, #0
 8013c1a:	d1ac      	bne.n	8013b76 <_printf_i+0x16a>
 8013c1c:	7803      	ldrb	r3, [r0, #0]
 8013c1e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013c22:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8013c26:	e76c      	b.n	8013b02 <_printf_i+0xf6>
 8013c28:	080239f9 	.word	0x080239f9
 8013c2c:	08023a0a 	.word	0x08023a0a

08013c30 <_sbrk_r>:
 8013c30:	b538      	push	{r3, r4, r5, lr}
 8013c32:	2300      	movs	r3, #0
 8013c34:	4c05      	ldr	r4, [pc, #20]	; (8013c4c <_sbrk_r+0x1c>)
 8013c36:	4605      	mov	r5, r0
 8013c38:	4608      	mov	r0, r1
 8013c3a:	6023      	str	r3, [r4, #0]
 8013c3c:	f7ee f99a 	bl	8001f74 <_sbrk>
 8013c40:	1c43      	adds	r3, r0, #1
 8013c42:	d102      	bne.n	8013c4a <_sbrk_r+0x1a>
 8013c44:	6823      	ldr	r3, [r4, #0]
 8013c46:	b103      	cbz	r3, 8013c4a <_sbrk_r+0x1a>
 8013c48:	602b      	str	r3, [r5, #0]
 8013c4a:	bd38      	pop	{r3, r4, r5, pc}
 8013c4c:	20004e20 	.word	0x20004e20

08013c50 <__sread>:
 8013c50:	b510      	push	{r4, lr}
 8013c52:	460c      	mov	r4, r1
 8013c54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013c58:	f000 f8a4 	bl	8013da4 <_read_r>
 8013c5c:	2800      	cmp	r0, #0
 8013c5e:	bfab      	itete	ge
 8013c60:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8013c62:	89a3      	ldrhlt	r3, [r4, #12]
 8013c64:	181b      	addge	r3, r3, r0
 8013c66:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8013c6a:	bfac      	ite	ge
 8013c6c:	6563      	strge	r3, [r4, #84]	; 0x54
 8013c6e:	81a3      	strhlt	r3, [r4, #12]
 8013c70:	bd10      	pop	{r4, pc}

08013c72 <__swrite>:
 8013c72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013c76:	461f      	mov	r7, r3
 8013c78:	898b      	ldrh	r3, [r1, #12]
 8013c7a:	4605      	mov	r5, r0
 8013c7c:	05db      	lsls	r3, r3, #23
 8013c7e:	460c      	mov	r4, r1
 8013c80:	4616      	mov	r6, r2
 8013c82:	d505      	bpl.n	8013c90 <__swrite+0x1e>
 8013c84:	2302      	movs	r3, #2
 8013c86:	2200      	movs	r2, #0
 8013c88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013c8c:	f000 f868 	bl	8013d60 <_lseek_r>
 8013c90:	89a3      	ldrh	r3, [r4, #12]
 8013c92:	4632      	mov	r2, r6
 8013c94:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8013c98:	81a3      	strh	r3, [r4, #12]
 8013c9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013c9e:	463b      	mov	r3, r7
 8013ca0:	4628      	mov	r0, r5
 8013ca2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013ca6:	f000 b817 	b.w	8013cd8 <_write_r>

08013caa <__sseek>:
 8013caa:	b510      	push	{r4, lr}
 8013cac:	460c      	mov	r4, r1
 8013cae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013cb2:	f000 f855 	bl	8013d60 <_lseek_r>
 8013cb6:	1c43      	adds	r3, r0, #1
 8013cb8:	89a3      	ldrh	r3, [r4, #12]
 8013cba:	bf15      	itete	ne
 8013cbc:	6560      	strne	r0, [r4, #84]	; 0x54
 8013cbe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8013cc2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8013cc6:	81a3      	strheq	r3, [r4, #12]
 8013cc8:	bf18      	it	ne
 8013cca:	81a3      	strhne	r3, [r4, #12]
 8013ccc:	bd10      	pop	{r4, pc}

08013cce <__sclose>:
 8013cce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013cd2:	f000 b813 	b.w	8013cfc <_close_r>
	...

08013cd8 <_write_r>:
 8013cd8:	b538      	push	{r3, r4, r5, lr}
 8013cda:	4605      	mov	r5, r0
 8013cdc:	4608      	mov	r0, r1
 8013cde:	4611      	mov	r1, r2
 8013ce0:	2200      	movs	r2, #0
 8013ce2:	4c05      	ldr	r4, [pc, #20]	; (8013cf8 <_write_r+0x20>)
 8013ce4:	6022      	str	r2, [r4, #0]
 8013ce6:	461a      	mov	r2, r3
 8013ce8:	f7ee f8f7 	bl	8001eda <_write>
 8013cec:	1c43      	adds	r3, r0, #1
 8013cee:	d102      	bne.n	8013cf6 <_write_r+0x1e>
 8013cf0:	6823      	ldr	r3, [r4, #0]
 8013cf2:	b103      	cbz	r3, 8013cf6 <_write_r+0x1e>
 8013cf4:	602b      	str	r3, [r5, #0]
 8013cf6:	bd38      	pop	{r3, r4, r5, pc}
 8013cf8:	20004e20 	.word	0x20004e20

08013cfc <_close_r>:
 8013cfc:	b538      	push	{r3, r4, r5, lr}
 8013cfe:	2300      	movs	r3, #0
 8013d00:	4c05      	ldr	r4, [pc, #20]	; (8013d18 <_close_r+0x1c>)
 8013d02:	4605      	mov	r5, r0
 8013d04:	4608      	mov	r0, r1
 8013d06:	6023      	str	r3, [r4, #0]
 8013d08:	f7ee f903 	bl	8001f12 <_close>
 8013d0c:	1c43      	adds	r3, r0, #1
 8013d0e:	d102      	bne.n	8013d16 <_close_r+0x1a>
 8013d10:	6823      	ldr	r3, [r4, #0]
 8013d12:	b103      	cbz	r3, 8013d16 <_close_r+0x1a>
 8013d14:	602b      	str	r3, [r5, #0]
 8013d16:	bd38      	pop	{r3, r4, r5, pc}
 8013d18:	20004e20 	.word	0x20004e20

08013d1c <_fstat_r>:
 8013d1c:	b538      	push	{r3, r4, r5, lr}
 8013d1e:	2300      	movs	r3, #0
 8013d20:	4c06      	ldr	r4, [pc, #24]	; (8013d3c <_fstat_r+0x20>)
 8013d22:	4605      	mov	r5, r0
 8013d24:	4608      	mov	r0, r1
 8013d26:	4611      	mov	r1, r2
 8013d28:	6023      	str	r3, [r4, #0]
 8013d2a:	f7ee f8fd 	bl	8001f28 <_fstat>
 8013d2e:	1c43      	adds	r3, r0, #1
 8013d30:	d102      	bne.n	8013d38 <_fstat_r+0x1c>
 8013d32:	6823      	ldr	r3, [r4, #0]
 8013d34:	b103      	cbz	r3, 8013d38 <_fstat_r+0x1c>
 8013d36:	602b      	str	r3, [r5, #0]
 8013d38:	bd38      	pop	{r3, r4, r5, pc}
 8013d3a:	bf00      	nop
 8013d3c:	20004e20 	.word	0x20004e20

08013d40 <_isatty_r>:
 8013d40:	b538      	push	{r3, r4, r5, lr}
 8013d42:	2300      	movs	r3, #0
 8013d44:	4c05      	ldr	r4, [pc, #20]	; (8013d5c <_isatty_r+0x1c>)
 8013d46:	4605      	mov	r5, r0
 8013d48:	4608      	mov	r0, r1
 8013d4a:	6023      	str	r3, [r4, #0]
 8013d4c:	f7ee f8fb 	bl	8001f46 <_isatty>
 8013d50:	1c43      	adds	r3, r0, #1
 8013d52:	d102      	bne.n	8013d5a <_isatty_r+0x1a>
 8013d54:	6823      	ldr	r3, [r4, #0]
 8013d56:	b103      	cbz	r3, 8013d5a <_isatty_r+0x1a>
 8013d58:	602b      	str	r3, [r5, #0]
 8013d5a:	bd38      	pop	{r3, r4, r5, pc}
 8013d5c:	20004e20 	.word	0x20004e20

08013d60 <_lseek_r>:
 8013d60:	b538      	push	{r3, r4, r5, lr}
 8013d62:	4605      	mov	r5, r0
 8013d64:	4608      	mov	r0, r1
 8013d66:	4611      	mov	r1, r2
 8013d68:	2200      	movs	r2, #0
 8013d6a:	4c05      	ldr	r4, [pc, #20]	; (8013d80 <_lseek_r+0x20>)
 8013d6c:	6022      	str	r2, [r4, #0]
 8013d6e:	461a      	mov	r2, r3
 8013d70:	f7ee f8f3 	bl	8001f5a <_lseek>
 8013d74:	1c43      	adds	r3, r0, #1
 8013d76:	d102      	bne.n	8013d7e <_lseek_r+0x1e>
 8013d78:	6823      	ldr	r3, [r4, #0]
 8013d7a:	b103      	cbz	r3, 8013d7e <_lseek_r+0x1e>
 8013d7c:	602b      	str	r3, [r5, #0]
 8013d7e:	bd38      	pop	{r3, r4, r5, pc}
 8013d80:	20004e20 	.word	0x20004e20

08013d84 <memchr>:
 8013d84:	b510      	push	{r4, lr}
 8013d86:	b2c9      	uxtb	r1, r1
 8013d88:	4402      	add	r2, r0
 8013d8a:	4290      	cmp	r0, r2
 8013d8c:	4603      	mov	r3, r0
 8013d8e:	d101      	bne.n	8013d94 <memchr+0x10>
 8013d90:	2300      	movs	r3, #0
 8013d92:	e003      	b.n	8013d9c <memchr+0x18>
 8013d94:	781c      	ldrb	r4, [r3, #0]
 8013d96:	3001      	adds	r0, #1
 8013d98:	428c      	cmp	r4, r1
 8013d9a:	d1f6      	bne.n	8013d8a <memchr+0x6>
 8013d9c:	4618      	mov	r0, r3
 8013d9e:	bd10      	pop	{r4, pc}

08013da0 <__malloc_lock>:
 8013da0:	4770      	bx	lr

08013da2 <__malloc_unlock>:
 8013da2:	4770      	bx	lr

08013da4 <_read_r>:
 8013da4:	b538      	push	{r3, r4, r5, lr}
 8013da6:	4605      	mov	r5, r0
 8013da8:	4608      	mov	r0, r1
 8013daa:	4611      	mov	r1, r2
 8013dac:	2200      	movs	r2, #0
 8013dae:	4c05      	ldr	r4, [pc, #20]	; (8013dc4 <_read_r+0x20>)
 8013db0:	6022      	str	r2, [r4, #0]
 8013db2:	461a      	mov	r2, r3
 8013db4:	f7ee f874 	bl	8001ea0 <_read>
 8013db8:	1c43      	adds	r3, r0, #1
 8013dba:	d102      	bne.n	8013dc2 <_read_r+0x1e>
 8013dbc:	6823      	ldr	r3, [r4, #0]
 8013dbe:	b103      	cbz	r3, 8013dc2 <_read_r+0x1e>
 8013dc0:	602b      	str	r3, [r5, #0]
 8013dc2:	bd38      	pop	{r3, r4, r5, pc}
 8013dc4:	20004e20 	.word	0x20004e20

08013dc8 <cos>:
 8013dc8:	b530      	push	{r4, r5, lr}
 8013dca:	4a18      	ldr	r2, [pc, #96]	; (8013e2c <cos+0x64>)
 8013dcc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8013dd0:	4293      	cmp	r3, r2
 8013dd2:	b087      	sub	sp, #28
 8013dd4:	dc04      	bgt.n	8013de0 <cos+0x18>
 8013dd6:	2200      	movs	r2, #0
 8013dd8:	2300      	movs	r3, #0
 8013dda:	f001 f969 	bl	80150b0 <__kernel_cos>
 8013dde:	e006      	b.n	8013dee <cos+0x26>
 8013de0:	4a13      	ldr	r2, [pc, #76]	; (8013e30 <cos+0x68>)
 8013de2:	4293      	cmp	r3, r2
 8013de4:	dd05      	ble.n	8013df2 <cos+0x2a>
 8013de6:	4602      	mov	r2, r0
 8013de8:	460b      	mov	r3, r1
 8013dea:	f7ec fa25 	bl	8000238 <__aeabi_dsub>
 8013dee:	b007      	add	sp, #28
 8013df0:	bd30      	pop	{r4, r5, pc}
 8013df2:	aa02      	add	r2, sp, #8
 8013df4:	f000 fec0 	bl	8014b78 <__ieee754_rem_pio2>
 8013df8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013dfc:	f000 0403 	and.w	r4, r0, #3
 8013e00:	2c01      	cmp	r4, #1
 8013e02:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013e06:	d008      	beq.n	8013e1a <cos+0x52>
 8013e08:	2c02      	cmp	r4, #2
 8013e0a:	d00c      	beq.n	8013e26 <cos+0x5e>
 8013e0c:	2c00      	cmp	r4, #0
 8013e0e:	d0e4      	beq.n	8013dda <cos+0x12>
 8013e10:	2401      	movs	r4, #1
 8013e12:	9400      	str	r4, [sp, #0]
 8013e14:	f001 fd54 	bl	80158c0 <__kernel_sin>
 8013e18:	e7e9      	b.n	8013dee <cos+0x26>
 8013e1a:	9400      	str	r4, [sp, #0]
 8013e1c:	f001 fd50 	bl	80158c0 <__kernel_sin>
 8013e20:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8013e24:	e7e3      	b.n	8013dee <cos+0x26>
 8013e26:	f001 f943 	bl	80150b0 <__kernel_cos>
 8013e2a:	e7f9      	b.n	8013e20 <cos+0x58>
 8013e2c:	3fe921fb 	.word	0x3fe921fb
 8013e30:	7fefffff 	.word	0x7fefffff

08013e34 <sin>:
 8013e34:	b530      	push	{r4, r5, lr}
 8013e36:	4a1a      	ldr	r2, [pc, #104]	; (8013ea0 <sin+0x6c>)
 8013e38:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8013e3c:	4293      	cmp	r3, r2
 8013e3e:	b087      	sub	sp, #28
 8013e40:	dc06      	bgt.n	8013e50 <sin+0x1c>
 8013e42:	2300      	movs	r3, #0
 8013e44:	2200      	movs	r2, #0
 8013e46:	9300      	str	r3, [sp, #0]
 8013e48:	2300      	movs	r3, #0
 8013e4a:	f001 fd39 	bl	80158c0 <__kernel_sin>
 8013e4e:	e006      	b.n	8013e5e <sin+0x2a>
 8013e50:	4a14      	ldr	r2, [pc, #80]	; (8013ea4 <sin+0x70>)
 8013e52:	4293      	cmp	r3, r2
 8013e54:	dd05      	ble.n	8013e62 <sin+0x2e>
 8013e56:	4602      	mov	r2, r0
 8013e58:	460b      	mov	r3, r1
 8013e5a:	f7ec f9ed 	bl	8000238 <__aeabi_dsub>
 8013e5e:	b007      	add	sp, #28
 8013e60:	bd30      	pop	{r4, r5, pc}
 8013e62:	aa02      	add	r2, sp, #8
 8013e64:	f000 fe88 	bl	8014b78 <__ieee754_rem_pio2>
 8013e68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013e6c:	f000 0403 	and.w	r4, r0, #3
 8013e70:	2c01      	cmp	r4, #1
 8013e72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013e76:	d005      	beq.n	8013e84 <sin+0x50>
 8013e78:	2c02      	cmp	r4, #2
 8013e7a:	d006      	beq.n	8013e8a <sin+0x56>
 8013e7c:	b964      	cbnz	r4, 8013e98 <sin+0x64>
 8013e7e:	2401      	movs	r4, #1
 8013e80:	9400      	str	r4, [sp, #0]
 8013e82:	e7e2      	b.n	8013e4a <sin+0x16>
 8013e84:	f001 f914 	bl	80150b0 <__kernel_cos>
 8013e88:	e7e9      	b.n	8013e5e <sin+0x2a>
 8013e8a:	2401      	movs	r4, #1
 8013e8c:	9400      	str	r4, [sp, #0]
 8013e8e:	f001 fd17 	bl	80158c0 <__kernel_sin>
 8013e92:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8013e96:	e7e2      	b.n	8013e5e <sin+0x2a>
 8013e98:	f001 f90a 	bl	80150b0 <__kernel_cos>
 8013e9c:	e7f9      	b.n	8013e92 <sin+0x5e>
 8013e9e:	bf00      	nop
 8013ea0:	3fe921fb 	.word	0x3fe921fb
 8013ea4:	7fefffff 	.word	0x7fefffff

08013ea8 <pow>:
 8013ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013eac:	b08f      	sub	sp, #60	; 0x3c
 8013eae:	461d      	mov	r5, r3
 8013eb0:	4680      	mov	r8, r0
 8013eb2:	4689      	mov	r9, r1
 8013eb4:	4614      	mov	r4, r2
 8013eb6:	f000 f953 	bl	8014160 <__ieee754_pow>
 8013eba:	4fa1      	ldr	r7, [pc, #644]	; (8014140 <pow+0x298>)
 8013ebc:	e9cd 0100 	strd	r0, r1, [sp]
 8013ec0:	f997 3000 	ldrsb.w	r3, [r7]
 8013ec4:	463e      	mov	r6, r7
 8013ec6:	9302      	str	r3, [sp, #8]
 8013ec8:	3301      	adds	r3, #1
 8013eca:	d05f      	beq.n	8013f8c <pow+0xe4>
 8013ecc:	4622      	mov	r2, r4
 8013ece:	462b      	mov	r3, r5
 8013ed0:	4620      	mov	r0, r4
 8013ed2:	4629      	mov	r1, r5
 8013ed4:	f7ec fe02 	bl	8000adc <__aeabi_dcmpun>
 8013ed8:	4682      	mov	sl, r0
 8013eda:	2800      	cmp	r0, #0
 8013edc:	d156      	bne.n	8013f8c <pow+0xe4>
 8013ede:	4642      	mov	r2, r8
 8013ee0:	464b      	mov	r3, r9
 8013ee2:	4640      	mov	r0, r8
 8013ee4:	4649      	mov	r1, r9
 8013ee6:	f7ec fdf9 	bl	8000adc <__aeabi_dcmpun>
 8013eea:	9003      	str	r0, [sp, #12]
 8013eec:	b1e8      	cbz	r0, 8013f2a <pow+0x82>
 8013eee:	2200      	movs	r2, #0
 8013ef0:	2300      	movs	r3, #0
 8013ef2:	4620      	mov	r0, r4
 8013ef4:	4629      	mov	r1, r5
 8013ef6:	f7ec fdbf 	bl	8000a78 <__aeabi_dcmpeq>
 8013efa:	2800      	cmp	r0, #0
 8013efc:	d046      	beq.n	8013f8c <pow+0xe4>
 8013efe:	2301      	movs	r3, #1
 8013f00:	2200      	movs	r2, #0
 8013f02:	9304      	str	r3, [sp, #16]
 8013f04:	4b8f      	ldr	r3, [pc, #572]	; (8014144 <pow+0x29c>)
 8013f06:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8013f0a:	9305      	str	r3, [sp, #20]
 8013f0c:	4b8e      	ldr	r3, [pc, #568]	; (8014148 <pow+0x2a0>)
 8013f0e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8013f12:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8013f16:	9b02      	ldr	r3, [sp, #8]
 8013f18:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8013f1c:	2b02      	cmp	r3, #2
 8013f1e:	d031      	beq.n	8013f84 <pow+0xdc>
 8013f20:	a804      	add	r0, sp, #16
 8013f22:	f001 fe11 	bl	8015b48 <matherr>
 8013f26:	bb38      	cbnz	r0, 8013f78 <pow+0xd0>
 8013f28:	e058      	b.n	8013fdc <pow+0x134>
 8013f2a:	f04f 0a00 	mov.w	sl, #0
 8013f2e:	f04f 0b00 	mov.w	fp, #0
 8013f32:	4652      	mov	r2, sl
 8013f34:	465b      	mov	r3, fp
 8013f36:	4640      	mov	r0, r8
 8013f38:	4649      	mov	r1, r9
 8013f3a:	f7ec fd9d 	bl	8000a78 <__aeabi_dcmpeq>
 8013f3e:	2800      	cmp	r0, #0
 8013f40:	d051      	beq.n	8013fe6 <pow+0x13e>
 8013f42:	4652      	mov	r2, sl
 8013f44:	465b      	mov	r3, fp
 8013f46:	4620      	mov	r0, r4
 8013f48:	4629      	mov	r1, r5
 8013f4a:	f7ec fd95 	bl	8000a78 <__aeabi_dcmpeq>
 8013f4e:	4606      	mov	r6, r0
 8013f50:	b308      	cbz	r0, 8013f96 <pow+0xee>
 8013f52:	2301      	movs	r3, #1
 8013f54:	9304      	str	r3, [sp, #16]
 8013f56:	4b7b      	ldr	r3, [pc, #492]	; (8014144 <pow+0x29c>)
 8013f58:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8013f5c:	9305      	str	r3, [sp, #20]
 8013f5e:	9b03      	ldr	r3, [sp, #12]
 8013f60:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8013f64:	930c      	str	r3, [sp, #48]	; 0x30
 8013f66:	9b02      	ldr	r3, [sp, #8]
 8013f68:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8013f6c:	2b00      	cmp	r3, #0
 8013f6e:	d0d7      	beq.n	8013f20 <pow+0x78>
 8013f70:	2200      	movs	r2, #0
 8013f72:	4b75      	ldr	r3, [pc, #468]	; (8014148 <pow+0x2a0>)
 8013f74:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8013f78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013f7a:	b11b      	cbz	r3, 8013f84 <pow+0xdc>
 8013f7c:	f7fe ffa0 	bl	8012ec0 <__errno>
 8013f80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013f82:	6003      	str	r3, [r0, #0]
 8013f84:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	; 0x28
 8013f88:	e9cd 3400 	strd	r3, r4, [sp]
 8013f8c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013f90:	b00f      	add	sp, #60	; 0x3c
 8013f92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013f96:	4620      	mov	r0, r4
 8013f98:	4629      	mov	r1, r5
 8013f9a:	f001 fd4b 	bl	8015a34 <finite>
 8013f9e:	2800      	cmp	r0, #0
 8013fa0:	d0f4      	beq.n	8013f8c <pow+0xe4>
 8013fa2:	4652      	mov	r2, sl
 8013fa4:	465b      	mov	r3, fp
 8013fa6:	4620      	mov	r0, r4
 8013fa8:	4629      	mov	r1, r5
 8013faa:	f7ec fd6f 	bl	8000a8c <__aeabi_dcmplt>
 8013fae:	2800      	cmp	r0, #0
 8013fb0:	d0ec      	beq.n	8013f8c <pow+0xe4>
 8013fb2:	2301      	movs	r3, #1
 8013fb4:	9304      	str	r3, [sp, #16]
 8013fb6:	4b63      	ldr	r3, [pc, #396]	; (8014144 <pow+0x29c>)
 8013fb8:	960c      	str	r6, [sp, #48]	; 0x30
 8013fba:	9305      	str	r3, [sp, #20]
 8013fbc:	f997 3000 	ldrsb.w	r3, [r7]
 8013fc0:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8013fc4:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8013fc8:	b913      	cbnz	r3, 8013fd0 <pow+0x128>
 8013fca:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8013fce:	e7a7      	b.n	8013f20 <pow+0x78>
 8013fd0:	2000      	movs	r0, #0
 8013fd2:	495e      	ldr	r1, [pc, #376]	; (801414c <pow+0x2a4>)
 8013fd4:	2b02      	cmp	r3, #2
 8013fd6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8013fda:	d1a1      	bne.n	8013f20 <pow+0x78>
 8013fdc:	f7fe ff70 	bl	8012ec0 <__errno>
 8013fe0:	2321      	movs	r3, #33	; 0x21
 8013fe2:	6003      	str	r3, [r0, #0]
 8013fe4:	e7c8      	b.n	8013f78 <pow+0xd0>
 8013fe6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013fea:	f001 fd23 	bl	8015a34 <finite>
 8013fee:	9002      	str	r0, [sp, #8]
 8013ff0:	2800      	cmp	r0, #0
 8013ff2:	d177      	bne.n	80140e4 <pow+0x23c>
 8013ff4:	4640      	mov	r0, r8
 8013ff6:	4649      	mov	r1, r9
 8013ff8:	f001 fd1c 	bl	8015a34 <finite>
 8013ffc:	2800      	cmp	r0, #0
 8013ffe:	d071      	beq.n	80140e4 <pow+0x23c>
 8014000:	4620      	mov	r0, r4
 8014002:	4629      	mov	r1, r5
 8014004:	f001 fd16 	bl	8015a34 <finite>
 8014008:	2800      	cmp	r0, #0
 801400a:	d06b      	beq.n	80140e4 <pow+0x23c>
 801400c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014010:	4619      	mov	r1, r3
 8014012:	4610      	mov	r0, r2
 8014014:	f7ec fd62 	bl	8000adc <__aeabi_dcmpun>
 8014018:	f997 7000 	ldrsb.w	r7, [r7]
 801401c:	4b49      	ldr	r3, [pc, #292]	; (8014144 <pow+0x29c>)
 801401e:	b1a0      	cbz	r0, 801404a <pow+0x1a2>
 8014020:	2201      	movs	r2, #1
 8014022:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8014026:	9b02      	ldr	r3, [sp, #8]
 8014028:	e9cd 8906 	strd	r8, r9, [sp, #24]
 801402c:	930c      	str	r3, [sp, #48]	; 0x30
 801402e:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8014032:	2f00      	cmp	r7, #0
 8014034:	d0c9      	beq.n	8013fca <pow+0x122>
 8014036:	4652      	mov	r2, sl
 8014038:	465b      	mov	r3, fp
 801403a:	4650      	mov	r0, sl
 801403c:	4659      	mov	r1, fp
 801403e:	f7ec fbdd 	bl	80007fc <__aeabi_ddiv>
 8014042:	2f02      	cmp	r7, #2
 8014044:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014048:	e7c7      	b.n	8013fda <pow+0x132>
 801404a:	2203      	movs	r2, #3
 801404c:	900c      	str	r0, [sp, #48]	; 0x30
 801404e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8014052:	4620      	mov	r0, r4
 8014054:	4629      	mov	r1, r5
 8014056:	2200      	movs	r2, #0
 8014058:	4b3d      	ldr	r3, [pc, #244]	; (8014150 <pow+0x2a8>)
 801405a:	e9cd 4508 	strd	r4, r5, [sp, #32]
 801405e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8014062:	f7ec faa1 	bl	80005a8 <__aeabi_dmul>
 8014066:	4604      	mov	r4, r0
 8014068:	460d      	mov	r5, r1
 801406a:	bb17      	cbnz	r7, 80140b2 <pow+0x20a>
 801406c:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8014070:	4b38      	ldr	r3, [pc, #224]	; (8014154 <pow+0x2ac>)
 8014072:	4640      	mov	r0, r8
 8014074:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8014078:	4649      	mov	r1, r9
 801407a:	4652      	mov	r2, sl
 801407c:	465b      	mov	r3, fp
 801407e:	f7ec fd05 	bl	8000a8c <__aeabi_dcmplt>
 8014082:	2800      	cmp	r0, #0
 8014084:	d054      	beq.n	8014130 <pow+0x288>
 8014086:	4620      	mov	r0, r4
 8014088:	4629      	mov	r1, r5
 801408a:	f001 fd65 	bl	8015b58 <rint>
 801408e:	4622      	mov	r2, r4
 8014090:	462b      	mov	r3, r5
 8014092:	f7ec fcf1 	bl	8000a78 <__aeabi_dcmpeq>
 8014096:	b920      	cbnz	r0, 80140a2 <pow+0x1fa>
 8014098:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801409c:	4b2e      	ldr	r3, [pc, #184]	; (8014158 <pow+0x2b0>)
 801409e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80140a2:	f996 3000 	ldrsb.w	r3, [r6]
 80140a6:	2b02      	cmp	r3, #2
 80140a8:	d142      	bne.n	8014130 <pow+0x288>
 80140aa:	f7fe ff09 	bl	8012ec0 <__errno>
 80140ae:	2322      	movs	r3, #34	; 0x22
 80140b0:	e797      	b.n	8013fe2 <pow+0x13a>
 80140b2:	2200      	movs	r2, #0
 80140b4:	4b29      	ldr	r3, [pc, #164]	; (801415c <pow+0x2b4>)
 80140b6:	4640      	mov	r0, r8
 80140b8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80140bc:	4649      	mov	r1, r9
 80140be:	4652      	mov	r2, sl
 80140c0:	465b      	mov	r3, fp
 80140c2:	f7ec fce3 	bl	8000a8c <__aeabi_dcmplt>
 80140c6:	2800      	cmp	r0, #0
 80140c8:	d0eb      	beq.n	80140a2 <pow+0x1fa>
 80140ca:	4620      	mov	r0, r4
 80140cc:	4629      	mov	r1, r5
 80140ce:	f001 fd43 	bl	8015b58 <rint>
 80140d2:	4622      	mov	r2, r4
 80140d4:	462b      	mov	r3, r5
 80140d6:	f7ec fccf 	bl	8000a78 <__aeabi_dcmpeq>
 80140da:	2800      	cmp	r0, #0
 80140dc:	d1e1      	bne.n	80140a2 <pow+0x1fa>
 80140de:	2200      	movs	r2, #0
 80140e0:	4b1a      	ldr	r3, [pc, #104]	; (801414c <pow+0x2a4>)
 80140e2:	e7dc      	b.n	801409e <pow+0x1f6>
 80140e4:	2200      	movs	r2, #0
 80140e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80140ea:	2300      	movs	r3, #0
 80140ec:	f7ec fcc4 	bl	8000a78 <__aeabi_dcmpeq>
 80140f0:	2800      	cmp	r0, #0
 80140f2:	f43f af4b 	beq.w	8013f8c <pow+0xe4>
 80140f6:	4640      	mov	r0, r8
 80140f8:	4649      	mov	r1, r9
 80140fa:	f001 fc9b 	bl	8015a34 <finite>
 80140fe:	2800      	cmp	r0, #0
 8014100:	f43f af44 	beq.w	8013f8c <pow+0xe4>
 8014104:	4620      	mov	r0, r4
 8014106:	4629      	mov	r1, r5
 8014108:	f001 fc94 	bl	8015a34 <finite>
 801410c:	2800      	cmp	r0, #0
 801410e:	f43f af3d 	beq.w	8013f8c <pow+0xe4>
 8014112:	2304      	movs	r3, #4
 8014114:	9304      	str	r3, [sp, #16]
 8014116:	4b0b      	ldr	r3, [pc, #44]	; (8014144 <pow+0x29c>)
 8014118:	e9cd 4508 	strd	r4, r5, [sp, #32]
 801411c:	9305      	str	r3, [sp, #20]
 801411e:	2300      	movs	r3, #0
 8014120:	2400      	movs	r4, #0
 8014122:	930c      	str	r3, [sp, #48]	; 0x30
 8014124:	2300      	movs	r3, #0
 8014126:	e9cd 8906 	strd	r8, r9, [sp, #24]
 801412a:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 801412e:	e7b8      	b.n	80140a2 <pow+0x1fa>
 8014130:	a804      	add	r0, sp, #16
 8014132:	f001 fd09 	bl	8015b48 <matherr>
 8014136:	2800      	cmp	r0, #0
 8014138:	f47f af1e 	bne.w	8013f78 <pow+0xd0>
 801413c:	e7b5      	b.n	80140aa <pow+0x202>
 801413e:	bf00      	nop
 8014140:	200002bc 	.word	0x200002bc
 8014144:	08023a1b 	.word	0x08023a1b
 8014148:	3ff00000 	.word	0x3ff00000
 801414c:	fff00000 	.word	0xfff00000
 8014150:	3fe00000 	.word	0x3fe00000
 8014154:	47efffff 	.word	0x47efffff
 8014158:	c7efffff 	.word	0xc7efffff
 801415c:	7ff00000 	.word	0x7ff00000

08014160 <__ieee754_pow>:
 8014160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014164:	b091      	sub	sp, #68	; 0x44
 8014166:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801416a:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 801416e:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8014172:	ea55 0302 	orrs.w	r3, r5, r2
 8014176:	4607      	mov	r7, r0
 8014178:	4688      	mov	r8, r1
 801417a:	f000 84b7 	beq.w	8014aec <__ieee754_pow+0x98c>
 801417e:	4b80      	ldr	r3, [pc, #512]	; (8014380 <__ieee754_pow+0x220>)
 8014180:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 8014184:	429c      	cmp	r4, r3
 8014186:	4689      	mov	r9, r1
 8014188:	4682      	mov	sl, r0
 801418a:	dc09      	bgt.n	80141a0 <__ieee754_pow+0x40>
 801418c:	d103      	bne.n	8014196 <__ieee754_pow+0x36>
 801418e:	b938      	cbnz	r0, 80141a0 <__ieee754_pow+0x40>
 8014190:	42a5      	cmp	r5, r4
 8014192:	dc0d      	bgt.n	80141b0 <__ieee754_pow+0x50>
 8014194:	e001      	b.n	801419a <__ieee754_pow+0x3a>
 8014196:	429d      	cmp	r5, r3
 8014198:	dc02      	bgt.n	80141a0 <__ieee754_pow+0x40>
 801419a:	429d      	cmp	r5, r3
 801419c:	d10e      	bne.n	80141bc <__ieee754_pow+0x5c>
 801419e:	b16a      	cbz	r2, 80141bc <__ieee754_pow+0x5c>
 80141a0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80141a4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80141a8:	ea54 030a 	orrs.w	r3, r4, sl
 80141ac:	f000 849e 	beq.w	8014aec <__ieee754_pow+0x98c>
 80141b0:	4874      	ldr	r0, [pc, #464]	; (8014384 <__ieee754_pow+0x224>)
 80141b2:	b011      	add	sp, #68	; 0x44
 80141b4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80141b8:	f001 bcc8 	b.w	8015b4c <nan>
 80141bc:	f1b9 0f00 	cmp.w	r9, #0
 80141c0:	da53      	bge.n	801426a <__ieee754_pow+0x10a>
 80141c2:	4b71      	ldr	r3, [pc, #452]	; (8014388 <__ieee754_pow+0x228>)
 80141c4:	429d      	cmp	r5, r3
 80141c6:	dc4e      	bgt.n	8014266 <__ieee754_pow+0x106>
 80141c8:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80141cc:	429d      	cmp	r5, r3
 80141ce:	dd4c      	ble.n	801426a <__ieee754_pow+0x10a>
 80141d0:	152b      	asrs	r3, r5, #20
 80141d2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80141d6:	2b14      	cmp	r3, #20
 80141d8:	dd28      	ble.n	801422c <__ieee754_pow+0xcc>
 80141da:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80141de:	fa22 f103 	lsr.w	r1, r2, r3
 80141e2:	fa01 f303 	lsl.w	r3, r1, r3
 80141e6:	4293      	cmp	r3, r2
 80141e8:	d13f      	bne.n	801426a <__ieee754_pow+0x10a>
 80141ea:	f001 0101 	and.w	r1, r1, #1
 80141ee:	f1c1 0302 	rsb	r3, r1, #2
 80141f2:	9300      	str	r3, [sp, #0]
 80141f4:	2a00      	cmp	r2, #0
 80141f6:	d15c      	bne.n	80142b2 <__ieee754_pow+0x152>
 80141f8:	4b61      	ldr	r3, [pc, #388]	; (8014380 <__ieee754_pow+0x220>)
 80141fa:	429d      	cmp	r5, r3
 80141fc:	d126      	bne.n	801424c <__ieee754_pow+0xec>
 80141fe:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8014202:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8014206:	ea53 030a 	orrs.w	r3, r3, sl
 801420a:	f000 846f 	beq.w	8014aec <__ieee754_pow+0x98c>
 801420e:	4b5f      	ldr	r3, [pc, #380]	; (801438c <__ieee754_pow+0x22c>)
 8014210:	429c      	cmp	r4, r3
 8014212:	dd2c      	ble.n	801426e <__ieee754_pow+0x10e>
 8014214:	2e00      	cmp	r6, #0
 8014216:	f280 846f 	bge.w	8014af8 <__ieee754_pow+0x998>
 801421a:	f04f 0b00 	mov.w	fp, #0
 801421e:	f04f 0c00 	mov.w	ip, #0
 8014222:	4658      	mov	r0, fp
 8014224:	4661      	mov	r1, ip
 8014226:	b011      	add	sp, #68	; 0x44
 8014228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801422c:	2a00      	cmp	r2, #0
 801422e:	d13e      	bne.n	80142ae <__ieee754_pow+0x14e>
 8014230:	f1c3 0314 	rsb	r3, r3, #20
 8014234:	fa45 f103 	asr.w	r1, r5, r3
 8014238:	fa01 f303 	lsl.w	r3, r1, r3
 801423c:	42ab      	cmp	r3, r5
 801423e:	f040 8463 	bne.w	8014b08 <__ieee754_pow+0x9a8>
 8014242:	f001 0101 	and.w	r1, r1, #1
 8014246:	f1c1 0302 	rsb	r3, r1, #2
 801424a:	9300      	str	r3, [sp, #0]
 801424c:	4b50      	ldr	r3, [pc, #320]	; (8014390 <__ieee754_pow+0x230>)
 801424e:	429d      	cmp	r5, r3
 8014250:	d114      	bne.n	801427c <__ieee754_pow+0x11c>
 8014252:	2e00      	cmp	r6, #0
 8014254:	f280 8454 	bge.w	8014b00 <__ieee754_pow+0x9a0>
 8014258:	463a      	mov	r2, r7
 801425a:	4643      	mov	r3, r8
 801425c:	2000      	movs	r0, #0
 801425e:	494c      	ldr	r1, [pc, #304]	; (8014390 <__ieee754_pow+0x230>)
 8014260:	f7ec facc 	bl	80007fc <__aeabi_ddiv>
 8014264:	e013      	b.n	801428e <__ieee754_pow+0x12e>
 8014266:	2302      	movs	r3, #2
 8014268:	e7c3      	b.n	80141f2 <__ieee754_pow+0x92>
 801426a:	2300      	movs	r3, #0
 801426c:	e7c1      	b.n	80141f2 <__ieee754_pow+0x92>
 801426e:	2e00      	cmp	r6, #0
 8014270:	dad3      	bge.n	801421a <__ieee754_pow+0xba>
 8014272:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 8014276:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 801427a:	e7d2      	b.n	8014222 <__ieee754_pow+0xc2>
 801427c:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 8014280:	d108      	bne.n	8014294 <__ieee754_pow+0x134>
 8014282:	463a      	mov	r2, r7
 8014284:	4643      	mov	r3, r8
 8014286:	4638      	mov	r0, r7
 8014288:	4641      	mov	r1, r8
 801428a:	f7ec f98d 	bl	80005a8 <__aeabi_dmul>
 801428e:	4683      	mov	fp, r0
 8014290:	468c      	mov	ip, r1
 8014292:	e7c6      	b.n	8014222 <__ieee754_pow+0xc2>
 8014294:	4b3f      	ldr	r3, [pc, #252]	; (8014394 <__ieee754_pow+0x234>)
 8014296:	429e      	cmp	r6, r3
 8014298:	d10b      	bne.n	80142b2 <__ieee754_pow+0x152>
 801429a:	f1b9 0f00 	cmp.w	r9, #0
 801429e:	db08      	blt.n	80142b2 <__ieee754_pow+0x152>
 80142a0:	4638      	mov	r0, r7
 80142a2:	4641      	mov	r1, r8
 80142a4:	b011      	add	sp, #68	; 0x44
 80142a6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80142aa:	f000 be55 	b.w	8014f58 <__ieee754_sqrt>
 80142ae:	2300      	movs	r3, #0
 80142b0:	9300      	str	r3, [sp, #0]
 80142b2:	4638      	mov	r0, r7
 80142b4:	4641      	mov	r1, r8
 80142b6:	f001 fbb9 	bl	8015a2c <fabs>
 80142ba:	4683      	mov	fp, r0
 80142bc:	468c      	mov	ip, r1
 80142be:	f1ba 0f00 	cmp.w	sl, #0
 80142c2:	d12b      	bne.n	801431c <__ieee754_pow+0x1bc>
 80142c4:	b124      	cbz	r4, 80142d0 <__ieee754_pow+0x170>
 80142c6:	4b32      	ldr	r3, [pc, #200]	; (8014390 <__ieee754_pow+0x230>)
 80142c8:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 80142cc:	429a      	cmp	r2, r3
 80142ce:	d125      	bne.n	801431c <__ieee754_pow+0x1bc>
 80142d0:	2e00      	cmp	r6, #0
 80142d2:	da07      	bge.n	80142e4 <__ieee754_pow+0x184>
 80142d4:	465a      	mov	r2, fp
 80142d6:	4663      	mov	r3, ip
 80142d8:	2000      	movs	r0, #0
 80142da:	492d      	ldr	r1, [pc, #180]	; (8014390 <__ieee754_pow+0x230>)
 80142dc:	f7ec fa8e 	bl	80007fc <__aeabi_ddiv>
 80142e0:	4683      	mov	fp, r0
 80142e2:	468c      	mov	ip, r1
 80142e4:	f1b9 0f00 	cmp.w	r9, #0
 80142e8:	da9b      	bge.n	8014222 <__ieee754_pow+0xc2>
 80142ea:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80142ee:	9b00      	ldr	r3, [sp, #0]
 80142f0:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80142f4:	4323      	orrs	r3, r4
 80142f6:	d108      	bne.n	801430a <__ieee754_pow+0x1aa>
 80142f8:	465a      	mov	r2, fp
 80142fa:	4663      	mov	r3, ip
 80142fc:	4658      	mov	r0, fp
 80142fe:	4661      	mov	r1, ip
 8014300:	f7eb ff9a 	bl	8000238 <__aeabi_dsub>
 8014304:	4602      	mov	r2, r0
 8014306:	460b      	mov	r3, r1
 8014308:	e7aa      	b.n	8014260 <__ieee754_pow+0x100>
 801430a:	9b00      	ldr	r3, [sp, #0]
 801430c:	2b01      	cmp	r3, #1
 801430e:	d188      	bne.n	8014222 <__ieee754_pow+0xc2>
 8014310:	4658      	mov	r0, fp
 8014312:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 8014316:	4683      	mov	fp, r0
 8014318:	469c      	mov	ip, r3
 801431a:	e782      	b.n	8014222 <__ieee754_pow+0xc2>
 801431c:	ea4f 79d9 	mov.w	r9, r9, lsr #31
 8014320:	f109 33ff 	add.w	r3, r9, #4294967295
 8014324:	930d      	str	r3, [sp, #52]	; 0x34
 8014326:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8014328:	9b00      	ldr	r3, [sp, #0]
 801432a:	4313      	orrs	r3, r2
 801432c:	d104      	bne.n	8014338 <__ieee754_pow+0x1d8>
 801432e:	463a      	mov	r2, r7
 8014330:	4643      	mov	r3, r8
 8014332:	4638      	mov	r0, r7
 8014334:	4641      	mov	r1, r8
 8014336:	e7e3      	b.n	8014300 <__ieee754_pow+0x1a0>
 8014338:	4b17      	ldr	r3, [pc, #92]	; (8014398 <__ieee754_pow+0x238>)
 801433a:	429d      	cmp	r5, r3
 801433c:	f340 80fe 	ble.w	801453c <__ieee754_pow+0x3dc>
 8014340:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8014344:	429d      	cmp	r5, r3
 8014346:	dd0b      	ble.n	8014360 <__ieee754_pow+0x200>
 8014348:	4b10      	ldr	r3, [pc, #64]	; (801438c <__ieee754_pow+0x22c>)
 801434a:	429c      	cmp	r4, r3
 801434c:	dc0e      	bgt.n	801436c <__ieee754_pow+0x20c>
 801434e:	2e00      	cmp	r6, #0
 8014350:	f6bf af63 	bge.w	801421a <__ieee754_pow+0xba>
 8014354:	a308      	add	r3, pc, #32	; (adr r3, 8014378 <__ieee754_pow+0x218>)
 8014356:	e9d3 2300 	ldrd	r2, r3, [r3]
 801435a:	4610      	mov	r0, r2
 801435c:	4619      	mov	r1, r3
 801435e:	e794      	b.n	801428a <__ieee754_pow+0x12a>
 8014360:	4b0e      	ldr	r3, [pc, #56]	; (801439c <__ieee754_pow+0x23c>)
 8014362:	429c      	cmp	r4, r3
 8014364:	ddf3      	ble.n	801434e <__ieee754_pow+0x1ee>
 8014366:	4b0a      	ldr	r3, [pc, #40]	; (8014390 <__ieee754_pow+0x230>)
 8014368:	429c      	cmp	r4, r3
 801436a:	dd19      	ble.n	80143a0 <__ieee754_pow+0x240>
 801436c:	2e00      	cmp	r6, #0
 801436e:	dcf1      	bgt.n	8014354 <__ieee754_pow+0x1f4>
 8014370:	e753      	b.n	801421a <__ieee754_pow+0xba>
 8014372:	bf00      	nop
 8014374:	f3af 8000 	nop.w
 8014378:	8800759c 	.word	0x8800759c
 801437c:	7e37e43c 	.word	0x7e37e43c
 8014380:	7ff00000 	.word	0x7ff00000
 8014384:	080239ed 	.word	0x080239ed
 8014388:	433fffff 	.word	0x433fffff
 801438c:	3fefffff 	.word	0x3fefffff
 8014390:	3ff00000 	.word	0x3ff00000
 8014394:	3fe00000 	.word	0x3fe00000
 8014398:	41e00000 	.word	0x41e00000
 801439c:	3feffffe 	.word	0x3feffffe
 80143a0:	4661      	mov	r1, ip
 80143a2:	2200      	movs	r2, #0
 80143a4:	4b60      	ldr	r3, [pc, #384]	; (8014528 <__ieee754_pow+0x3c8>)
 80143a6:	4658      	mov	r0, fp
 80143a8:	f7eb ff46 	bl	8000238 <__aeabi_dsub>
 80143ac:	a354      	add	r3, pc, #336	; (adr r3, 8014500 <__ieee754_pow+0x3a0>)
 80143ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143b2:	4604      	mov	r4, r0
 80143b4:	460d      	mov	r5, r1
 80143b6:	f7ec f8f7 	bl	80005a8 <__aeabi_dmul>
 80143ba:	a353      	add	r3, pc, #332	; (adr r3, 8014508 <__ieee754_pow+0x3a8>)
 80143bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143c0:	4606      	mov	r6, r0
 80143c2:	460f      	mov	r7, r1
 80143c4:	4620      	mov	r0, r4
 80143c6:	4629      	mov	r1, r5
 80143c8:	f7ec f8ee 	bl	80005a8 <__aeabi_dmul>
 80143cc:	2200      	movs	r2, #0
 80143ce:	4682      	mov	sl, r0
 80143d0:	468b      	mov	fp, r1
 80143d2:	4b56      	ldr	r3, [pc, #344]	; (801452c <__ieee754_pow+0x3cc>)
 80143d4:	4620      	mov	r0, r4
 80143d6:	4629      	mov	r1, r5
 80143d8:	f7ec f8e6 	bl	80005a8 <__aeabi_dmul>
 80143dc:	4602      	mov	r2, r0
 80143de:	460b      	mov	r3, r1
 80143e0:	a14b      	add	r1, pc, #300	; (adr r1, 8014510 <__ieee754_pow+0x3b0>)
 80143e2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80143e6:	f7eb ff27 	bl	8000238 <__aeabi_dsub>
 80143ea:	4622      	mov	r2, r4
 80143ec:	462b      	mov	r3, r5
 80143ee:	f7ec f8db 	bl	80005a8 <__aeabi_dmul>
 80143f2:	4602      	mov	r2, r0
 80143f4:	460b      	mov	r3, r1
 80143f6:	2000      	movs	r0, #0
 80143f8:	494d      	ldr	r1, [pc, #308]	; (8014530 <__ieee754_pow+0x3d0>)
 80143fa:	f7eb ff1d 	bl	8000238 <__aeabi_dsub>
 80143fe:	4622      	mov	r2, r4
 8014400:	462b      	mov	r3, r5
 8014402:	4680      	mov	r8, r0
 8014404:	4689      	mov	r9, r1
 8014406:	4620      	mov	r0, r4
 8014408:	4629      	mov	r1, r5
 801440a:	f7ec f8cd 	bl	80005a8 <__aeabi_dmul>
 801440e:	4602      	mov	r2, r0
 8014410:	460b      	mov	r3, r1
 8014412:	4640      	mov	r0, r8
 8014414:	4649      	mov	r1, r9
 8014416:	f7ec f8c7 	bl	80005a8 <__aeabi_dmul>
 801441a:	a33f      	add	r3, pc, #252	; (adr r3, 8014518 <__ieee754_pow+0x3b8>)
 801441c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014420:	f7ec f8c2 	bl	80005a8 <__aeabi_dmul>
 8014424:	4602      	mov	r2, r0
 8014426:	460b      	mov	r3, r1
 8014428:	4650      	mov	r0, sl
 801442a:	4659      	mov	r1, fp
 801442c:	f7eb ff04 	bl	8000238 <__aeabi_dsub>
 8014430:	4602      	mov	r2, r0
 8014432:	460b      	mov	r3, r1
 8014434:	4604      	mov	r4, r0
 8014436:	460d      	mov	r5, r1
 8014438:	4630      	mov	r0, r6
 801443a:	4639      	mov	r1, r7
 801443c:	f7eb fefe 	bl	800023c <__adddf3>
 8014440:	2000      	movs	r0, #0
 8014442:	468b      	mov	fp, r1
 8014444:	4682      	mov	sl, r0
 8014446:	4632      	mov	r2, r6
 8014448:	463b      	mov	r3, r7
 801444a:	f7eb fef5 	bl	8000238 <__aeabi_dsub>
 801444e:	4602      	mov	r2, r0
 8014450:	460b      	mov	r3, r1
 8014452:	4620      	mov	r0, r4
 8014454:	4629      	mov	r1, r5
 8014456:	f7eb feef 	bl	8000238 <__aeabi_dsub>
 801445a:	9b00      	ldr	r3, [sp, #0]
 801445c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801445e:	3b01      	subs	r3, #1
 8014460:	4313      	orrs	r3, r2
 8014462:	f04f 0300 	mov.w	r3, #0
 8014466:	bf0c      	ite	eq
 8014468:	4c32      	ldreq	r4, [pc, #200]	; (8014534 <__ieee754_pow+0x3d4>)
 801446a:	4c2f      	ldrne	r4, [pc, #188]	; (8014528 <__ieee754_pow+0x3c8>)
 801446c:	4606      	mov	r6, r0
 801446e:	e9cd 3400 	strd	r3, r4, [sp]
 8014472:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8014476:	2400      	movs	r4, #0
 8014478:	460f      	mov	r7, r1
 801447a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801447e:	4622      	mov	r2, r4
 8014480:	462b      	mov	r3, r5
 8014482:	f7eb fed9 	bl	8000238 <__aeabi_dsub>
 8014486:	4652      	mov	r2, sl
 8014488:	465b      	mov	r3, fp
 801448a:	f7ec f88d 	bl	80005a8 <__aeabi_dmul>
 801448e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014492:	4680      	mov	r8, r0
 8014494:	4689      	mov	r9, r1
 8014496:	4630      	mov	r0, r6
 8014498:	4639      	mov	r1, r7
 801449a:	f7ec f885 	bl	80005a8 <__aeabi_dmul>
 801449e:	4602      	mov	r2, r0
 80144a0:	460b      	mov	r3, r1
 80144a2:	4640      	mov	r0, r8
 80144a4:	4649      	mov	r1, r9
 80144a6:	f7eb fec9 	bl	800023c <__adddf3>
 80144aa:	4622      	mov	r2, r4
 80144ac:	462b      	mov	r3, r5
 80144ae:	4680      	mov	r8, r0
 80144b0:	4689      	mov	r9, r1
 80144b2:	4650      	mov	r0, sl
 80144b4:	4659      	mov	r1, fp
 80144b6:	f7ec f877 	bl	80005a8 <__aeabi_dmul>
 80144ba:	4604      	mov	r4, r0
 80144bc:	460d      	mov	r5, r1
 80144be:	460b      	mov	r3, r1
 80144c0:	4602      	mov	r2, r0
 80144c2:	4649      	mov	r1, r9
 80144c4:	4640      	mov	r0, r8
 80144c6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80144ca:	f7eb feb7 	bl	800023c <__adddf3>
 80144ce:	4b1a      	ldr	r3, [pc, #104]	; (8014538 <__ieee754_pow+0x3d8>)
 80144d0:	4682      	mov	sl, r0
 80144d2:	4299      	cmp	r1, r3
 80144d4:	460f      	mov	r7, r1
 80144d6:	460e      	mov	r6, r1
 80144d8:	f340 82e1 	ble.w	8014a9e <__ieee754_pow+0x93e>
 80144dc:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80144e0:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80144e4:	4303      	orrs	r3, r0
 80144e6:	f000 81db 	beq.w	80148a0 <__ieee754_pow+0x740>
 80144ea:	a30d      	add	r3, pc, #52	; (adr r3, 8014520 <__ieee754_pow+0x3c0>)
 80144ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80144f4:	f7ec f858 	bl	80005a8 <__aeabi_dmul>
 80144f8:	a309      	add	r3, pc, #36	; (adr r3, 8014520 <__ieee754_pow+0x3c0>)
 80144fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80144fe:	e6c4      	b.n	801428a <__ieee754_pow+0x12a>
 8014500:	60000000 	.word	0x60000000
 8014504:	3ff71547 	.word	0x3ff71547
 8014508:	f85ddf44 	.word	0xf85ddf44
 801450c:	3e54ae0b 	.word	0x3e54ae0b
 8014510:	55555555 	.word	0x55555555
 8014514:	3fd55555 	.word	0x3fd55555
 8014518:	652b82fe 	.word	0x652b82fe
 801451c:	3ff71547 	.word	0x3ff71547
 8014520:	8800759c 	.word	0x8800759c
 8014524:	7e37e43c 	.word	0x7e37e43c
 8014528:	3ff00000 	.word	0x3ff00000
 801452c:	3fd00000 	.word	0x3fd00000
 8014530:	3fe00000 	.word	0x3fe00000
 8014534:	bff00000 	.word	0xbff00000
 8014538:	408fffff 	.word	0x408fffff
 801453c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8014540:	f04f 0200 	mov.w	r2, #0
 8014544:	da08      	bge.n	8014558 <__ieee754_pow+0x3f8>
 8014546:	4658      	mov	r0, fp
 8014548:	4bcd      	ldr	r3, [pc, #820]	; (8014880 <__ieee754_pow+0x720>)
 801454a:	4661      	mov	r1, ip
 801454c:	f7ec f82c 	bl	80005a8 <__aeabi_dmul>
 8014550:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8014554:	4683      	mov	fp, r0
 8014556:	460c      	mov	r4, r1
 8014558:	1523      	asrs	r3, r4, #20
 801455a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801455e:	4413      	add	r3, r2
 8014560:	930c      	str	r3, [sp, #48]	; 0x30
 8014562:	4bc8      	ldr	r3, [pc, #800]	; (8014884 <__ieee754_pow+0x724>)
 8014564:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8014568:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 801456c:	429c      	cmp	r4, r3
 801456e:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8014572:	dd08      	ble.n	8014586 <__ieee754_pow+0x426>
 8014574:	4bc4      	ldr	r3, [pc, #784]	; (8014888 <__ieee754_pow+0x728>)
 8014576:	429c      	cmp	r4, r3
 8014578:	f340 815b 	ble.w	8014832 <__ieee754_pow+0x6d2>
 801457c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801457e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8014582:	3301      	adds	r3, #1
 8014584:	930c      	str	r3, [sp, #48]	; 0x30
 8014586:	f04f 0800 	mov.w	r8, #0
 801458a:	4658      	mov	r0, fp
 801458c:	4629      	mov	r1, r5
 801458e:	4bbf      	ldr	r3, [pc, #764]	; (801488c <__ieee754_pow+0x72c>)
 8014590:	ea4f 09c8 	mov.w	r9, r8, lsl #3
 8014594:	444b      	add	r3, r9
 8014596:	e9d3 3400 	ldrd	r3, r4, [r3]
 801459a:	e9cd 3408 	strd	r3, r4, [sp, #32]
 801459e:	461a      	mov	r2, r3
 80145a0:	4623      	mov	r3, r4
 80145a2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80145a6:	f7eb fe47 	bl	8000238 <__aeabi_dsub>
 80145aa:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80145ae:	4606      	mov	r6, r0
 80145b0:	460f      	mov	r7, r1
 80145b2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80145b6:	f7eb fe41 	bl	800023c <__adddf3>
 80145ba:	4602      	mov	r2, r0
 80145bc:	460b      	mov	r3, r1
 80145be:	2000      	movs	r0, #0
 80145c0:	49b3      	ldr	r1, [pc, #716]	; (8014890 <__ieee754_pow+0x730>)
 80145c2:	f7ec f91b 	bl	80007fc <__aeabi_ddiv>
 80145c6:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80145ca:	4602      	mov	r2, r0
 80145cc:	460b      	mov	r3, r1
 80145ce:	4630      	mov	r0, r6
 80145d0:	4639      	mov	r1, r7
 80145d2:	f7eb ffe9 	bl	80005a8 <__aeabi_dmul>
 80145d6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80145da:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 80145de:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80145e2:	2300      	movs	r3, #0
 80145e4:	2200      	movs	r2, #0
 80145e6:	106d      	asrs	r5, r5, #1
 80145e8:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80145ec:	9304      	str	r3, [sp, #16]
 80145ee:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80145f2:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80145f6:	eb05 4388 	add.w	r3, r5, r8, lsl #18
 80145fa:	4650      	mov	r0, sl
 80145fc:	4659      	mov	r1, fp
 80145fe:	4614      	mov	r4, r2
 8014600:	461d      	mov	r5, r3
 8014602:	f7eb ffd1 	bl	80005a8 <__aeabi_dmul>
 8014606:	4602      	mov	r2, r0
 8014608:	460b      	mov	r3, r1
 801460a:	4630      	mov	r0, r6
 801460c:	4639      	mov	r1, r7
 801460e:	f7eb fe13 	bl	8000238 <__aeabi_dsub>
 8014612:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8014616:	4606      	mov	r6, r0
 8014618:	460f      	mov	r7, r1
 801461a:	4620      	mov	r0, r4
 801461c:	4629      	mov	r1, r5
 801461e:	f7eb fe0b 	bl	8000238 <__aeabi_dsub>
 8014622:	4602      	mov	r2, r0
 8014624:	460b      	mov	r3, r1
 8014626:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801462a:	f7eb fe05 	bl	8000238 <__aeabi_dsub>
 801462e:	4652      	mov	r2, sl
 8014630:	465b      	mov	r3, fp
 8014632:	f7eb ffb9 	bl	80005a8 <__aeabi_dmul>
 8014636:	4602      	mov	r2, r0
 8014638:	460b      	mov	r3, r1
 801463a:	4630      	mov	r0, r6
 801463c:	4639      	mov	r1, r7
 801463e:	f7eb fdfb 	bl	8000238 <__aeabi_dsub>
 8014642:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8014646:	f7eb ffaf 	bl	80005a8 <__aeabi_dmul>
 801464a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801464e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8014652:	4610      	mov	r0, r2
 8014654:	4619      	mov	r1, r3
 8014656:	f7eb ffa7 	bl	80005a8 <__aeabi_dmul>
 801465a:	a377      	add	r3, pc, #476	; (adr r3, 8014838 <__ieee754_pow+0x6d8>)
 801465c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014660:	4604      	mov	r4, r0
 8014662:	460d      	mov	r5, r1
 8014664:	f7eb ffa0 	bl	80005a8 <__aeabi_dmul>
 8014668:	a375      	add	r3, pc, #468	; (adr r3, 8014840 <__ieee754_pow+0x6e0>)
 801466a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801466e:	f7eb fde5 	bl	800023c <__adddf3>
 8014672:	4622      	mov	r2, r4
 8014674:	462b      	mov	r3, r5
 8014676:	f7eb ff97 	bl	80005a8 <__aeabi_dmul>
 801467a:	a373      	add	r3, pc, #460	; (adr r3, 8014848 <__ieee754_pow+0x6e8>)
 801467c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014680:	f7eb fddc 	bl	800023c <__adddf3>
 8014684:	4622      	mov	r2, r4
 8014686:	462b      	mov	r3, r5
 8014688:	f7eb ff8e 	bl	80005a8 <__aeabi_dmul>
 801468c:	a370      	add	r3, pc, #448	; (adr r3, 8014850 <__ieee754_pow+0x6f0>)
 801468e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014692:	f7eb fdd3 	bl	800023c <__adddf3>
 8014696:	4622      	mov	r2, r4
 8014698:	462b      	mov	r3, r5
 801469a:	f7eb ff85 	bl	80005a8 <__aeabi_dmul>
 801469e:	a36e      	add	r3, pc, #440	; (adr r3, 8014858 <__ieee754_pow+0x6f8>)
 80146a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146a4:	f7eb fdca 	bl	800023c <__adddf3>
 80146a8:	4622      	mov	r2, r4
 80146aa:	462b      	mov	r3, r5
 80146ac:	f7eb ff7c 	bl	80005a8 <__aeabi_dmul>
 80146b0:	a36b      	add	r3, pc, #428	; (adr r3, 8014860 <__ieee754_pow+0x700>)
 80146b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80146b6:	f7eb fdc1 	bl	800023c <__adddf3>
 80146ba:	4622      	mov	r2, r4
 80146bc:	4606      	mov	r6, r0
 80146be:	460f      	mov	r7, r1
 80146c0:	462b      	mov	r3, r5
 80146c2:	4620      	mov	r0, r4
 80146c4:	4629      	mov	r1, r5
 80146c6:	f7eb ff6f 	bl	80005a8 <__aeabi_dmul>
 80146ca:	4602      	mov	r2, r0
 80146cc:	460b      	mov	r3, r1
 80146ce:	4630      	mov	r0, r6
 80146d0:	4639      	mov	r1, r7
 80146d2:	f7eb ff69 	bl	80005a8 <__aeabi_dmul>
 80146d6:	4604      	mov	r4, r0
 80146d8:	460d      	mov	r5, r1
 80146da:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80146de:	4652      	mov	r2, sl
 80146e0:	465b      	mov	r3, fp
 80146e2:	f7eb fdab 	bl	800023c <__adddf3>
 80146e6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80146ea:	f7eb ff5d 	bl	80005a8 <__aeabi_dmul>
 80146ee:	4622      	mov	r2, r4
 80146f0:	462b      	mov	r3, r5
 80146f2:	f7eb fda3 	bl	800023c <__adddf3>
 80146f6:	4652      	mov	r2, sl
 80146f8:	4606      	mov	r6, r0
 80146fa:	460f      	mov	r7, r1
 80146fc:	465b      	mov	r3, fp
 80146fe:	4650      	mov	r0, sl
 8014700:	4659      	mov	r1, fp
 8014702:	f7eb ff51 	bl	80005a8 <__aeabi_dmul>
 8014706:	2200      	movs	r2, #0
 8014708:	4b62      	ldr	r3, [pc, #392]	; (8014894 <__ieee754_pow+0x734>)
 801470a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801470e:	f7eb fd95 	bl	800023c <__adddf3>
 8014712:	4632      	mov	r2, r6
 8014714:	463b      	mov	r3, r7
 8014716:	f7eb fd91 	bl	800023c <__adddf3>
 801471a:	9804      	ldr	r0, [sp, #16]
 801471c:	460d      	mov	r5, r1
 801471e:	4604      	mov	r4, r0
 8014720:	4602      	mov	r2, r0
 8014722:	460b      	mov	r3, r1
 8014724:	4650      	mov	r0, sl
 8014726:	4659      	mov	r1, fp
 8014728:	f7eb ff3e 	bl	80005a8 <__aeabi_dmul>
 801472c:	2200      	movs	r2, #0
 801472e:	4682      	mov	sl, r0
 8014730:	468b      	mov	fp, r1
 8014732:	4b58      	ldr	r3, [pc, #352]	; (8014894 <__ieee754_pow+0x734>)
 8014734:	4620      	mov	r0, r4
 8014736:	4629      	mov	r1, r5
 8014738:	f7eb fd7e 	bl	8000238 <__aeabi_dsub>
 801473c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014740:	f7eb fd7a 	bl	8000238 <__aeabi_dsub>
 8014744:	4602      	mov	r2, r0
 8014746:	460b      	mov	r3, r1
 8014748:	4630      	mov	r0, r6
 801474a:	4639      	mov	r1, r7
 801474c:	f7eb fd74 	bl	8000238 <__aeabi_dsub>
 8014750:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014754:	f7eb ff28 	bl	80005a8 <__aeabi_dmul>
 8014758:	4622      	mov	r2, r4
 801475a:	4606      	mov	r6, r0
 801475c:	460f      	mov	r7, r1
 801475e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8014762:	462b      	mov	r3, r5
 8014764:	f7eb ff20 	bl	80005a8 <__aeabi_dmul>
 8014768:	4602      	mov	r2, r0
 801476a:	460b      	mov	r3, r1
 801476c:	4630      	mov	r0, r6
 801476e:	4639      	mov	r1, r7
 8014770:	f7eb fd64 	bl	800023c <__adddf3>
 8014774:	4606      	mov	r6, r0
 8014776:	460f      	mov	r7, r1
 8014778:	4602      	mov	r2, r0
 801477a:	460b      	mov	r3, r1
 801477c:	4650      	mov	r0, sl
 801477e:	4659      	mov	r1, fp
 8014780:	f7eb fd5c 	bl	800023c <__adddf3>
 8014784:	a338      	add	r3, pc, #224	; (adr r3, 8014868 <__ieee754_pow+0x708>)
 8014786:	e9d3 2300 	ldrd	r2, r3, [r3]
 801478a:	9804      	ldr	r0, [sp, #16]
 801478c:	460d      	mov	r5, r1
 801478e:	4604      	mov	r4, r0
 8014790:	f7eb ff0a 	bl	80005a8 <__aeabi_dmul>
 8014794:	4652      	mov	r2, sl
 8014796:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801479a:	465b      	mov	r3, fp
 801479c:	4620      	mov	r0, r4
 801479e:	4629      	mov	r1, r5
 80147a0:	f7eb fd4a 	bl	8000238 <__aeabi_dsub>
 80147a4:	4602      	mov	r2, r0
 80147a6:	460b      	mov	r3, r1
 80147a8:	4630      	mov	r0, r6
 80147aa:	4639      	mov	r1, r7
 80147ac:	f7eb fd44 	bl	8000238 <__aeabi_dsub>
 80147b0:	a32f      	add	r3, pc, #188	; (adr r3, 8014870 <__ieee754_pow+0x710>)
 80147b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80147b6:	f7eb fef7 	bl	80005a8 <__aeabi_dmul>
 80147ba:	a32f      	add	r3, pc, #188	; (adr r3, 8014878 <__ieee754_pow+0x718>)
 80147bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80147c0:	4606      	mov	r6, r0
 80147c2:	460f      	mov	r7, r1
 80147c4:	4620      	mov	r0, r4
 80147c6:	4629      	mov	r1, r5
 80147c8:	f7eb feee 	bl	80005a8 <__aeabi_dmul>
 80147cc:	4602      	mov	r2, r0
 80147ce:	460b      	mov	r3, r1
 80147d0:	4630      	mov	r0, r6
 80147d2:	4639      	mov	r1, r7
 80147d4:	f7eb fd32 	bl	800023c <__adddf3>
 80147d8:	4b2f      	ldr	r3, [pc, #188]	; (8014898 <__ieee754_pow+0x738>)
 80147da:	444b      	add	r3, r9
 80147dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80147e0:	f7eb fd2c 	bl	800023c <__adddf3>
 80147e4:	4604      	mov	r4, r0
 80147e6:	980c      	ldr	r0, [sp, #48]	; 0x30
 80147e8:	460d      	mov	r5, r1
 80147ea:	f7eb fe73 	bl	80004d4 <__aeabi_i2d>
 80147ee:	4606      	mov	r6, r0
 80147f0:	460f      	mov	r7, r1
 80147f2:	4b2a      	ldr	r3, [pc, #168]	; (801489c <__ieee754_pow+0x73c>)
 80147f4:	4622      	mov	r2, r4
 80147f6:	444b      	add	r3, r9
 80147f8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80147fc:	462b      	mov	r3, r5
 80147fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014802:	f7eb fd1b 	bl	800023c <__adddf3>
 8014806:	4642      	mov	r2, r8
 8014808:	464b      	mov	r3, r9
 801480a:	f7eb fd17 	bl	800023c <__adddf3>
 801480e:	4632      	mov	r2, r6
 8014810:	463b      	mov	r3, r7
 8014812:	f7eb fd13 	bl	800023c <__adddf3>
 8014816:	9804      	ldr	r0, [sp, #16]
 8014818:	4632      	mov	r2, r6
 801481a:	463b      	mov	r3, r7
 801481c:	4682      	mov	sl, r0
 801481e:	468b      	mov	fp, r1
 8014820:	f7eb fd0a 	bl	8000238 <__aeabi_dsub>
 8014824:	4642      	mov	r2, r8
 8014826:	464b      	mov	r3, r9
 8014828:	f7eb fd06 	bl	8000238 <__aeabi_dsub>
 801482c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014830:	e60b      	b.n	801444a <__ieee754_pow+0x2ea>
 8014832:	f04f 0801 	mov.w	r8, #1
 8014836:	e6a8      	b.n	801458a <__ieee754_pow+0x42a>
 8014838:	4a454eef 	.word	0x4a454eef
 801483c:	3fca7e28 	.word	0x3fca7e28
 8014840:	93c9db65 	.word	0x93c9db65
 8014844:	3fcd864a 	.word	0x3fcd864a
 8014848:	a91d4101 	.word	0xa91d4101
 801484c:	3fd17460 	.word	0x3fd17460
 8014850:	518f264d 	.word	0x518f264d
 8014854:	3fd55555 	.word	0x3fd55555
 8014858:	db6fabff 	.word	0xdb6fabff
 801485c:	3fdb6db6 	.word	0x3fdb6db6
 8014860:	33333303 	.word	0x33333303
 8014864:	3fe33333 	.word	0x3fe33333
 8014868:	e0000000 	.word	0xe0000000
 801486c:	3feec709 	.word	0x3feec709
 8014870:	dc3a03fd 	.word	0xdc3a03fd
 8014874:	3feec709 	.word	0x3feec709
 8014878:	145b01f5 	.word	0x145b01f5
 801487c:	be3e2fe0 	.word	0xbe3e2fe0
 8014880:	43400000 	.word	0x43400000
 8014884:	0003988e 	.word	0x0003988e
 8014888:	000bb679 	.word	0x000bb679
 801488c:	08023a20 	.word	0x08023a20
 8014890:	3ff00000 	.word	0x3ff00000
 8014894:	40080000 	.word	0x40080000
 8014898:	08023a40 	.word	0x08023a40
 801489c:	08023a30 	.word	0x08023a30
 80148a0:	a39b      	add	r3, pc, #620	; (adr r3, 8014b10 <__ieee754_pow+0x9b0>)
 80148a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80148a6:	4640      	mov	r0, r8
 80148a8:	4649      	mov	r1, r9
 80148aa:	f7eb fcc7 	bl	800023c <__adddf3>
 80148ae:	4622      	mov	r2, r4
 80148b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80148b4:	462b      	mov	r3, r5
 80148b6:	4650      	mov	r0, sl
 80148b8:	4639      	mov	r1, r7
 80148ba:	f7eb fcbd 	bl	8000238 <__aeabi_dsub>
 80148be:	4602      	mov	r2, r0
 80148c0:	460b      	mov	r3, r1
 80148c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80148c6:	f7ec f8ff 	bl	8000ac8 <__aeabi_dcmpgt>
 80148ca:	2800      	cmp	r0, #0
 80148cc:	f47f ae0d 	bne.w	80144ea <__ieee754_pow+0x38a>
 80148d0:	4aa3      	ldr	r2, [pc, #652]	; (8014b60 <__ieee754_pow+0xa00>)
 80148d2:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 80148d6:	4293      	cmp	r3, r2
 80148d8:	f340 8103 	ble.w	8014ae2 <__ieee754_pow+0x982>
 80148dc:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80148e0:	2000      	movs	r0, #0
 80148e2:	151b      	asrs	r3, r3, #20
 80148e4:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80148e8:	fa4a f303 	asr.w	r3, sl, r3
 80148ec:	4433      	add	r3, r6
 80148ee:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80148f2:	4f9c      	ldr	r7, [pc, #624]	; (8014b64 <__ieee754_pow+0xa04>)
 80148f4:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80148f8:	4117      	asrs	r7, r2
 80148fa:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80148fe:	ea23 0107 	bic.w	r1, r3, r7
 8014902:	f1c2 0214 	rsb	r2, r2, #20
 8014906:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 801490a:	fa4a fa02 	asr.w	sl, sl, r2
 801490e:	2e00      	cmp	r6, #0
 8014910:	4602      	mov	r2, r0
 8014912:	460b      	mov	r3, r1
 8014914:	4620      	mov	r0, r4
 8014916:	4629      	mov	r1, r5
 8014918:	bfb8      	it	lt
 801491a:	f1ca 0a00 	rsblt	sl, sl, #0
 801491e:	f7eb fc8b 	bl	8000238 <__aeabi_dsub>
 8014922:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014926:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801492a:	4642      	mov	r2, r8
 801492c:	464b      	mov	r3, r9
 801492e:	f7eb fc85 	bl	800023c <__adddf3>
 8014932:	a379      	add	r3, pc, #484	; (adr r3, 8014b18 <__ieee754_pow+0x9b8>)
 8014934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014938:	2000      	movs	r0, #0
 801493a:	460d      	mov	r5, r1
 801493c:	4604      	mov	r4, r0
 801493e:	f7eb fe33 	bl	80005a8 <__aeabi_dmul>
 8014942:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014946:	4606      	mov	r6, r0
 8014948:	460f      	mov	r7, r1
 801494a:	4620      	mov	r0, r4
 801494c:	4629      	mov	r1, r5
 801494e:	f7eb fc73 	bl	8000238 <__aeabi_dsub>
 8014952:	4602      	mov	r2, r0
 8014954:	460b      	mov	r3, r1
 8014956:	4640      	mov	r0, r8
 8014958:	4649      	mov	r1, r9
 801495a:	f7eb fc6d 	bl	8000238 <__aeabi_dsub>
 801495e:	a370      	add	r3, pc, #448	; (adr r3, 8014b20 <__ieee754_pow+0x9c0>)
 8014960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014964:	f7eb fe20 	bl	80005a8 <__aeabi_dmul>
 8014968:	a36f      	add	r3, pc, #444	; (adr r3, 8014b28 <__ieee754_pow+0x9c8>)
 801496a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801496e:	4680      	mov	r8, r0
 8014970:	4689      	mov	r9, r1
 8014972:	4620      	mov	r0, r4
 8014974:	4629      	mov	r1, r5
 8014976:	f7eb fe17 	bl	80005a8 <__aeabi_dmul>
 801497a:	4602      	mov	r2, r0
 801497c:	460b      	mov	r3, r1
 801497e:	4640      	mov	r0, r8
 8014980:	4649      	mov	r1, r9
 8014982:	f7eb fc5b 	bl	800023c <__adddf3>
 8014986:	4604      	mov	r4, r0
 8014988:	460d      	mov	r5, r1
 801498a:	4602      	mov	r2, r0
 801498c:	460b      	mov	r3, r1
 801498e:	4630      	mov	r0, r6
 8014990:	4639      	mov	r1, r7
 8014992:	f7eb fc53 	bl	800023c <__adddf3>
 8014996:	4632      	mov	r2, r6
 8014998:	463b      	mov	r3, r7
 801499a:	4680      	mov	r8, r0
 801499c:	4689      	mov	r9, r1
 801499e:	f7eb fc4b 	bl	8000238 <__aeabi_dsub>
 80149a2:	4602      	mov	r2, r0
 80149a4:	460b      	mov	r3, r1
 80149a6:	4620      	mov	r0, r4
 80149a8:	4629      	mov	r1, r5
 80149aa:	f7eb fc45 	bl	8000238 <__aeabi_dsub>
 80149ae:	4642      	mov	r2, r8
 80149b0:	4606      	mov	r6, r0
 80149b2:	460f      	mov	r7, r1
 80149b4:	464b      	mov	r3, r9
 80149b6:	4640      	mov	r0, r8
 80149b8:	4649      	mov	r1, r9
 80149ba:	f7eb fdf5 	bl	80005a8 <__aeabi_dmul>
 80149be:	a35c      	add	r3, pc, #368	; (adr r3, 8014b30 <__ieee754_pow+0x9d0>)
 80149c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149c4:	4604      	mov	r4, r0
 80149c6:	460d      	mov	r5, r1
 80149c8:	f7eb fdee 	bl	80005a8 <__aeabi_dmul>
 80149cc:	a35a      	add	r3, pc, #360	; (adr r3, 8014b38 <__ieee754_pow+0x9d8>)
 80149ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149d2:	f7eb fc31 	bl	8000238 <__aeabi_dsub>
 80149d6:	4622      	mov	r2, r4
 80149d8:	462b      	mov	r3, r5
 80149da:	f7eb fde5 	bl	80005a8 <__aeabi_dmul>
 80149de:	a358      	add	r3, pc, #352	; (adr r3, 8014b40 <__ieee754_pow+0x9e0>)
 80149e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149e4:	f7eb fc2a 	bl	800023c <__adddf3>
 80149e8:	4622      	mov	r2, r4
 80149ea:	462b      	mov	r3, r5
 80149ec:	f7eb fddc 	bl	80005a8 <__aeabi_dmul>
 80149f0:	a355      	add	r3, pc, #340	; (adr r3, 8014b48 <__ieee754_pow+0x9e8>)
 80149f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149f6:	f7eb fc1f 	bl	8000238 <__aeabi_dsub>
 80149fa:	4622      	mov	r2, r4
 80149fc:	462b      	mov	r3, r5
 80149fe:	f7eb fdd3 	bl	80005a8 <__aeabi_dmul>
 8014a02:	a353      	add	r3, pc, #332	; (adr r3, 8014b50 <__ieee754_pow+0x9f0>)
 8014a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a08:	f7eb fc18 	bl	800023c <__adddf3>
 8014a0c:	4622      	mov	r2, r4
 8014a0e:	462b      	mov	r3, r5
 8014a10:	f7eb fdca 	bl	80005a8 <__aeabi_dmul>
 8014a14:	4602      	mov	r2, r0
 8014a16:	460b      	mov	r3, r1
 8014a18:	4640      	mov	r0, r8
 8014a1a:	4649      	mov	r1, r9
 8014a1c:	f7eb fc0c 	bl	8000238 <__aeabi_dsub>
 8014a20:	4604      	mov	r4, r0
 8014a22:	460d      	mov	r5, r1
 8014a24:	4602      	mov	r2, r0
 8014a26:	460b      	mov	r3, r1
 8014a28:	4640      	mov	r0, r8
 8014a2a:	4649      	mov	r1, r9
 8014a2c:	f7eb fdbc 	bl	80005a8 <__aeabi_dmul>
 8014a30:	2200      	movs	r2, #0
 8014a32:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014a36:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8014a3a:	4620      	mov	r0, r4
 8014a3c:	4629      	mov	r1, r5
 8014a3e:	f7eb fbfb 	bl	8000238 <__aeabi_dsub>
 8014a42:	4602      	mov	r2, r0
 8014a44:	460b      	mov	r3, r1
 8014a46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014a4a:	f7eb fed7 	bl	80007fc <__aeabi_ddiv>
 8014a4e:	4632      	mov	r2, r6
 8014a50:	4604      	mov	r4, r0
 8014a52:	460d      	mov	r5, r1
 8014a54:	463b      	mov	r3, r7
 8014a56:	4640      	mov	r0, r8
 8014a58:	4649      	mov	r1, r9
 8014a5a:	f7eb fda5 	bl	80005a8 <__aeabi_dmul>
 8014a5e:	4632      	mov	r2, r6
 8014a60:	463b      	mov	r3, r7
 8014a62:	f7eb fbeb 	bl	800023c <__adddf3>
 8014a66:	4602      	mov	r2, r0
 8014a68:	460b      	mov	r3, r1
 8014a6a:	4620      	mov	r0, r4
 8014a6c:	4629      	mov	r1, r5
 8014a6e:	f7eb fbe3 	bl	8000238 <__aeabi_dsub>
 8014a72:	4642      	mov	r2, r8
 8014a74:	464b      	mov	r3, r9
 8014a76:	f7eb fbdf 	bl	8000238 <__aeabi_dsub>
 8014a7a:	4602      	mov	r2, r0
 8014a7c:	460b      	mov	r3, r1
 8014a7e:	2000      	movs	r0, #0
 8014a80:	4939      	ldr	r1, [pc, #228]	; (8014b68 <__ieee754_pow+0xa08>)
 8014a82:	f7eb fbd9 	bl	8000238 <__aeabi_dsub>
 8014a86:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8014a8a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8014a8e:	da2b      	bge.n	8014ae8 <__ieee754_pow+0x988>
 8014a90:	4652      	mov	r2, sl
 8014a92:	f001 f8ed 	bl	8015c70 <scalbn>
 8014a96:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014a9a:	f7ff bbf6 	b.w	801428a <__ieee754_pow+0x12a>
 8014a9e:	4b33      	ldr	r3, [pc, #204]	; (8014b6c <__ieee754_pow+0xa0c>)
 8014aa0:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8014aa4:	429f      	cmp	r7, r3
 8014aa6:	f77f af13 	ble.w	80148d0 <__ieee754_pow+0x770>
 8014aaa:	4b31      	ldr	r3, [pc, #196]	; (8014b70 <__ieee754_pow+0xa10>)
 8014aac:	440b      	add	r3, r1
 8014aae:	4303      	orrs	r3, r0
 8014ab0:	d00b      	beq.n	8014aca <__ieee754_pow+0x96a>
 8014ab2:	a329      	add	r3, pc, #164	; (adr r3, 8014b58 <__ieee754_pow+0x9f8>)
 8014ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ab8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8014abc:	f7eb fd74 	bl	80005a8 <__aeabi_dmul>
 8014ac0:	a325      	add	r3, pc, #148	; (adr r3, 8014b58 <__ieee754_pow+0x9f8>)
 8014ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ac6:	f7ff bbe0 	b.w	801428a <__ieee754_pow+0x12a>
 8014aca:	4622      	mov	r2, r4
 8014acc:	462b      	mov	r3, r5
 8014ace:	f7eb fbb3 	bl	8000238 <__aeabi_dsub>
 8014ad2:	4642      	mov	r2, r8
 8014ad4:	464b      	mov	r3, r9
 8014ad6:	f7eb ffed 	bl	8000ab4 <__aeabi_dcmpge>
 8014ada:	2800      	cmp	r0, #0
 8014adc:	f43f aef8 	beq.w	80148d0 <__ieee754_pow+0x770>
 8014ae0:	e7e7      	b.n	8014ab2 <__ieee754_pow+0x952>
 8014ae2:	f04f 0a00 	mov.w	sl, #0
 8014ae6:	e71e      	b.n	8014926 <__ieee754_pow+0x7c6>
 8014ae8:	4621      	mov	r1, r4
 8014aea:	e7d4      	b.n	8014a96 <__ieee754_pow+0x936>
 8014aec:	f04f 0b00 	mov.w	fp, #0
 8014af0:	f8df c074 	ldr.w	ip, [pc, #116]	; 8014b68 <__ieee754_pow+0xa08>
 8014af4:	f7ff bb95 	b.w	8014222 <__ieee754_pow+0xc2>
 8014af8:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 8014afc:	f7ff bb91 	b.w	8014222 <__ieee754_pow+0xc2>
 8014b00:	4638      	mov	r0, r7
 8014b02:	4641      	mov	r1, r8
 8014b04:	f7ff bbc3 	b.w	801428e <__ieee754_pow+0x12e>
 8014b08:	9200      	str	r2, [sp, #0]
 8014b0a:	f7ff bb9f 	b.w	801424c <__ieee754_pow+0xec>
 8014b0e:	bf00      	nop
 8014b10:	652b82fe 	.word	0x652b82fe
 8014b14:	3c971547 	.word	0x3c971547
 8014b18:	00000000 	.word	0x00000000
 8014b1c:	3fe62e43 	.word	0x3fe62e43
 8014b20:	fefa39ef 	.word	0xfefa39ef
 8014b24:	3fe62e42 	.word	0x3fe62e42
 8014b28:	0ca86c39 	.word	0x0ca86c39
 8014b2c:	be205c61 	.word	0xbe205c61
 8014b30:	72bea4d0 	.word	0x72bea4d0
 8014b34:	3e663769 	.word	0x3e663769
 8014b38:	c5d26bf1 	.word	0xc5d26bf1
 8014b3c:	3ebbbd41 	.word	0x3ebbbd41
 8014b40:	af25de2c 	.word	0xaf25de2c
 8014b44:	3f11566a 	.word	0x3f11566a
 8014b48:	16bebd93 	.word	0x16bebd93
 8014b4c:	3f66c16c 	.word	0x3f66c16c
 8014b50:	5555553e 	.word	0x5555553e
 8014b54:	3fc55555 	.word	0x3fc55555
 8014b58:	c2f8f359 	.word	0xc2f8f359
 8014b5c:	01a56e1f 	.word	0x01a56e1f
 8014b60:	3fe00000 	.word	0x3fe00000
 8014b64:	000fffff 	.word	0x000fffff
 8014b68:	3ff00000 	.word	0x3ff00000
 8014b6c:	4090cbff 	.word	0x4090cbff
 8014b70:	3f6f3400 	.word	0x3f6f3400
 8014b74:	00000000 	.word	0x00000000

08014b78 <__ieee754_rem_pio2>:
 8014b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b7c:	4614      	mov	r4, r2
 8014b7e:	4ac2      	ldr	r2, [pc, #776]	; (8014e88 <__ieee754_rem_pio2+0x310>)
 8014b80:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 8014b84:	4592      	cmp	sl, r2
 8014b86:	b08d      	sub	sp, #52	; 0x34
 8014b88:	468b      	mov	fp, r1
 8014b8a:	dc07      	bgt.n	8014b9c <__ieee754_rem_pio2+0x24>
 8014b8c:	2200      	movs	r2, #0
 8014b8e:	2300      	movs	r3, #0
 8014b90:	e9c4 0100 	strd	r0, r1, [r4]
 8014b94:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8014b98:	2500      	movs	r5, #0
 8014b9a:	e023      	b.n	8014be4 <__ieee754_rem_pio2+0x6c>
 8014b9c:	4abb      	ldr	r2, [pc, #748]	; (8014e8c <__ieee754_rem_pio2+0x314>)
 8014b9e:	4592      	cmp	sl, r2
 8014ba0:	dc71      	bgt.n	8014c86 <__ieee754_rem_pio2+0x10e>
 8014ba2:	a3ab      	add	r3, pc, #684	; (adr r3, 8014e50 <__ieee754_rem_pio2+0x2d8>)
 8014ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ba8:	2900      	cmp	r1, #0
 8014baa:	4db9      	ldr	r5, [pc, #740]	; (8014e90 <__ieee754_rem_pio2+0x318>)
 8014bac:	dd36      	ble.n	8014c1c <__ieee754_rem_pio2+0xa4>
 8014bae:	f7eb fb43 	bl	8000238 <__aeabi_dsub>
 8014bb2:	45aa      	cmp	sl, r5
 8014bb4:	4606      	mov	r6, r0
 8014bb6:	460f      	mov	r7, r1
 8014bb8:	d018      	beq.n	8014bec <__ieee754_rem_pio2+0x74>
 8014bba:	a3a7      	add	r3, pc, #668	; (adr r3, 8014e58 <__ieee754_rem_pio2+0x2e0>)
 8014bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014bc0:	f7eb fb3a 	bl	8000238 <__aeabi_dsub>
 8014bc4:	4602      	mov	r2, r0
 8014bc6:	460b      	mov	r3, r1
 8014bc8:	4630      	mov	r0, r6
 8014bca:	e9c4 2300 	strd	r2, r3, [r4]
 8014bce:	4639      	mov	r1, r7
 8014bd0:	f7eb fb32 	bl	8000238 <__aeabi_dsub>
 8014bd4:	a3a0      	add	r3, pc, #640	; (adr r3, 8014e58 <__ieee754_rem_pio2+0x2e0>)
 8014bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014bda:	f7eb fb2d 	bl	8000238 <__aeabi_dsub>
 8014bde:	2501      	movs	r5, #1
 8014be0:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8014be4:	4628      	mov	r0, r5
 8014be6:	b00d      	add	sp, #52	; 0x34
 8014be8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014bec:	a39c      	add	r3, pc, #624	; (adr r3, 8014e60 <__ieee754_rem_pio2+0x2e8>)
 8014bee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014bf2:	f7eb fb21 	bl	8000238 <__aeabi_dsub>
 8014bf6:	a39c      	add	r3, pc, #624	; (adr r3, 8014e68 <__ieee754_rem_pio2+0x2f0>)
 8014bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014bfc:	4606      	mov	r6, r0
 8014bfe:	460f      	mov	r7, r1
 8014c00:	f7eb fb1a 	bl	8000238 <__aeabi_dsub>
 8014c04:	4602      	mov	r2, r0
 8014c06:	460b      	mov	r3, r1
 8014c08:	4630      	mov	r0, r6
 8014c0a:	e9c4 2300 	strd	r2, r3, [r4]
 8014c0e:	4639      	mov	r1, r7
 8014c10:	f7eb fb12 	bl	8000238 <__aeabi_dsub>
 8014c14:	a394      	add	r3, pc, #592	; (adr r3, 8014e68 <__ieee754_rem_pio2+0x2f0>)
 8014c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c1a:	e7de      	b.n	8014bda <__ieee754_rem_pio2+0x62>
 8014c1c:	f7eb fb0e 	bl	800023c <__adddf3>
 8014c20:	45aa      	cmp	sl, r5
 8014c22:	4606      	mov	r6, r0
 8014c24:	460f      	mov	r7, r1
 8014c26:	d016      	beq.n	8014c56 <__ieee754_rem_pio2+0xde>
 8014c28:	a38b      	add	r3, pc, #556	; (adr r3, 8014e58 <__ieee754_rem_pio2+0x2e0>)
 8014c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c2e:	f7eb fb05 	bl	800023c <__adddf3>
 8014c32:	4602      	mov	r2, r0
 8014c34:	460b      	mov	r3, r1
 8014c36:	4630      	mov	r0, r6
 8014c38:	e9c4 2300 	strd	r2, r3, [r4]
 8014c3c:	4639      	mov	r1, r7
 8014c3e:	f7eb fafb 	bl	8000238 <__aeabi_dsub>
 8014c42:	a385      	add	r3, pc, #532	; (adr r3, 8014e58 <__ieee754_rem_pio2+0x2e0>)
 8014c44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c48:	f7eb faf8 	bl	800023c <__adddf3>
 8014c4c:	f04f 35ff 	mov.w	r5, #4294967295
 8014c50:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8014c54:	e7c6      	b.n	8014be4 <__ieee754_rem_pio2+0x6c>
 8014c56:	a382      	add	r3, pc, #520	; (adr r3, 8014e60 <__ieee754_rem_pio2+0x2e8>)
 8014c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c5c:	f7eb faee 	bl	800023c <__adddf3>
 8014c60:	a381      	add	r3, pc, #516	; (adr r3, 8014e68 <__ieee754_rem_pio2+0x2f0>)
 8014c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c66:	4606      	mov	r6, r0
 8014c68:	460f      	mov	r7, r1
 8014c6a:	f7eb fae7 	bl	800023c <__adddf3>
 8014c6e:	4602      	mov	r2, r0
 8014c70:	460b      	mov	r3, r1
 8014c72:	4630      	mov	r0, r6
 8014c74:	e9c4 2300 	strd	r2, r3, [r4]
 8014c78:	4639      	mov	r1, r7
 8014c7a:	f7eb fadd 	bl	8000238 <__aeabi_dsub>
 8014c7e:	a37a      	add	r3, pc, #488	; (adr r3, 8014e68 <__ieee754_rem_pio2+0x2f0>)
 8014c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c84:	e7e0      	b.n	8014c48 <__ieee754_rem_pio2+0xd0>
 8014c86:	4a83      	ldr	r2, [pc, #524]	; (8014e94 <__ieee754_rem_pio2+0x31c>)
 8014c88:	4592      	cmp	sl, r2
 8014c8a:	f300 80d2 	bgt.w	8014e32 <__ieee754_rem_pio2+0x2ba>
 8014c8e:	f000 fecd 	bl	8015a2c <fabs>
 8014c92:	a377      	add	r3, pc, #476	; (adr r3, 8014e70 <__ieee754_rem_pio2+0x2f8>)
 8014c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c98:	4606      	mov	r6, r0
 8014c9a:	460f      	mov	r7, r1
 8014c9c:	f7eb fc84 	bl	80005a8 <__aeabi_dmul>
 8014ca0:	2200      	movs	r2, #0
 8014ca2:	4b7d      	ldr	r3, [pc, #500]	; (8014e98 <__ieee754_rem_pio2+0x320>)
 8014ca4:	f7eb faca 	bl	800023c <__adddf3>
 8014ca8:	f7eb ff2e 	bl	8000b08 <__aeabi_d2iz>
 8014cac:	4605      	mov	r5, r0
 8014cae:	f7eb fc11 	bl	80004d4 <__aeabi_i2d>
 8014cb2:	a367      	add	r3, pc, #412	; (adr r3, 8014e50 <__ieee754_rem_pio2+0x2d8>)
 8014cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014cb8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014cbc:	f7eb fc74 	bl	80005a8 <__aeabi_dmul>
 8014cc0:	4602      	mov	r2, r0
 8014cc2:	460b      	mov	r3, r1
 8014cc4:	4630      	mov	r0, r6
 8014cc6:	4639      	mov	r1, r7
 8014cc8:	f7eb fab6 	bl	8000238 <__aeabi_dsub>
 8014ccc:	a362      	add	r3, pc, #392	; (adr r3, 8014e58 <__ieee754_rem_pio2+0x2e0>)
 8014cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014cd2:	4606      	mov	r6, r0
 8014cd4:	460f      	mov	r7, r1
 8014cd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014cda:	f7eb fc65 	bl	80005a8 <__aeabi_dmul>
 8014cde:	2d1f      	cmp	r5, #31
 8014ce0:	4680      	mov	r8, r0
 8014ce2:	4689      	mov	r9, r1
 8014ce4:	dc0e      	bgt.n	8014d04 <__ieee754_rem_pio2+0x18c>
 8014ce6:	4b6d      	ldr	r3, [pc, #436]	; (8014e9c <__ieee754_rem_pio2+0x324>)
 8014ce8:	1e6a      	subs	r2, r5, #1
 8014cea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014cee:	4553      	cmp	r3, sl
 8014cf0:	d008      	beq.n	8014d04 <__ieee754_rem_pio2+0x18c>
 8014cf2:	4642      	mov	r2, r8
 8014cf4:	464b      	mov	r3, r9
 8014cf6:	4630      	mov	r0, r6
 8014cf8:	4639      	mov	r1, r7
 8014cfa:	f7eb fa9d 	bl	8000238 <__aeabi_dsub>
 8014cfe:	e9c4 0100 	strd	r0, r1, [r4]
 8014d02:	e011      	b.n	8014d28 <__ieee754_rem_pio2+0x1b0>
 8014d04:	464b      	mov	r3, r9
 8014d06:	4642      	mov	r2, r8
 8014d08:	4630      	mov	r0, r6
 8014d0a:	4639      	mov	r1, r7
 8014d0c:	f7eb fa94 	bl	8000238 <__aeabi_dsub>
 8014d10:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8014d14:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8014d18:	ebaa 0303 	sub.w	r3, sl, r3
 8014d1c:	2b10      	cmp	r3, #16
 8014d1e:	dc1f      	bgt.n	8014d60 <__ieee754_rem_pio2+0x1e8>
 8014d20:	4602      	mov	r2, r0
 8014d22:	460b      	mov	r3, r1
 8014d24:	e9c4 2300 	strd	r2, r3, [r4]
 8014d28:	e9d4 2a00 	ldrd	r2, sl, [r4]
 8014d2c:	4630      	mov	r0, r6
 8014d2e:	4653      	mov	r3, sl
 8014d30:	4639      	mov	r1, r7
 8014d32:	f7eb fa81 	bl	8000238 <__aeabi_dsub>
 8014d36:	4642      	mov	r2, r8
 8014d38:	464b      	mov	r3, r9
 8014d3a:	f7eb fa7d 	bl	8000238 <__aeabi_dsub>
 8014d3e:	4602      	mov	r2, r0
 8014d40:	460b      	mov	r3, r1
 8014d42:	f1bb 0f00 	cmp.w	fp, #0
 8014d46:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8014d4a:	f6bf af4b 	bge.w	8014be4 <__ieee754_rem_pio2+0x6c>
 8014d4e:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 8014d52:	e9c4 3001 	strd	r3, r0, [r4, #4]
 8014d56:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8014d5a:	60e1      	str	r1, [r4, #12]
 8014d5c:	426d      	negs	r5, r5
 8014d5e:	e741      	b.n	8014be4 <__ieee754_rem_pio2+0x6c>
 8014d60:	a33f      	add	r3, pc, #252	; (adr r3, 8014e60 <__ieee754_rem_pio2+0x2e8>)
 8014d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014d6a:	f7eb fc1d 	bl	80005a8 <__aeabi_dmul>
 8014d6e:	4680      	mov	r8, r0
 8014d70:	4689      	mov	r9, r1
 8014d72:	4602      	mov	r2, r0
 8014d74:	460b      	mov	r3, r1
 8014d76:	4630      	mov	r0, r6
 8014d78:	4639      	mov	r1, r7
 8014d7a:	f7eb fa5d 	bl	8000238 <__aeabi_dsub>
 8014d7e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014d82:	4602      	mov	r2, r0
 8014d84:	460b      	mov	r3, r1
 8014d86:	4630      	mov	r0, r6
 8014d88:	4639      	mov	r1, r7
 8014d8a:	f7eb fa55 	bl	8000238 <__aeabi_dsub>
 8014d8e:	4642      	mov	r2, r8
 8014d90:	464b      	mov	r3, r9
 8014d92:	f7eb fa51 	bl	8000238 <__aeabi_dsub>
 8014d96:	a334      	add	r3, pc, #208	; (adr r3, 8014e68 <__ieee754_rem_pio2+0x2f0>)
 8014d98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d9c:	4606      	mov	r6, r0
 8014d9e:	460f      	mov	r7, r1
 8014da0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014da4:	f7eb fc00 	bl	80005a8 <__aeabi_dmul>
 8014da8:	4632      	mov	r2, r6
 8014daa:	463b      	mov	r3, r7
 8014dac:	f7eb fa44 	bl	8000238 <__aeabi_dsub>
 8014db0:	460b      	mov	r3, r1
 8014db2:	4602      	mov	r2, r0
 8014db4:	4680      	mov	r8, r0
 8014db6:	4689      	mov	r9, r1
 8014db8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014dbc:	f7eb fa3c 	bl	8000238 <__aeabi_dsub>
 8014dc0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8014dc4:	ebaa 0a03 	sub.w	sl, sl, r3
 8014dc8:	f1ba 0f31 	cmp.w	sl, #49	; 0x31
 8014dcc:	dc06      	bgt.n	8014ddc <__ieee754_rem_pio2+0x264>
 8014dce:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
 8014dd2:	4602      	mov	r2, r0
 8014dd4:	460b      	mov	r3, r1
 8014dd6:	e9c4 2300 	strd	r2, r3, [r4]
 8014dda:	e7a5      	b.n	8014d28 <__ieee754_rem_pio2+0x1b0>
 8014ddc:	a326      	add	r3, pc, #152	; (adr r3, 8014e78 <__ieee754_rem_pio2+0x300>)
 8014dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014de2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014de6:	f7eb fbdf 	bl	80005a8 <__aeabi_dmul>
 8014dea:	4680      	mov	r8, r0
 8014dec:	4689      	mov	r9, r1
 8014dee:	4602      	mov	r2, r0
 8014df0:	460b      	mov	r3, r1
 8014df2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014df6:	f7eb fa1f 	bl	8000238 <__aeabi_dsub>
 8014dfa:	4602      	mov	r2, r0
 8014dfc:	460b      	mov	r3, r1
 8014dfe:	4606      	mov	r6, r0
 8014e00:	460f      	mov	r7, r1
 8014e02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014e06:	f7eb fa17 	bl	8000238 <__aeabi_dsub>
 8014e0a:	4642      	mov	r2, r8
 8014e0c:	464b      	mov	r3, r9
 8014e0e:	f7eb fa13 	bl	8000238 <__aeabi_dsub>
 8014e12:	a31b      	add	r3, pc, #108	; (adr r3, 8014e80 <__ieee754_rem_pio2+0x308>)
 8014e14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e18:	4680      	mov	r8, r0
 8014e1a:	4689      	mov	r9, r1
 8014e1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014e20:	f7eb fbc2 	bl	80005a8 <__aeabi_dmul>
 8014e24:	4642      	mov	r2, r8
 8014e26:	464b      	mov	r3, r9
 8014e28:	f7eb fa06 	bl	8000238 <__aeabi_dsub>
 8014e2c:	4680      	mov	r8, r0
 8014e2e:	4689      	mov	r9, r1
 8014e30:	e75f      	b.n	8014cf2 <__ieee754_rem_pio2+0x17a>
 8014e32:	4a1b      	ldr	r2, [pc, #108]	; (8014ea0 <__ieee754_rem_pio2+0x328>)
 8014e34:	4592      	cmp	sl, r2
 8014e36:	dd35      	ble.n	8014ea4 <__ieee754_rem_pio2+0x32c>
 8014e38:	4602      	mov	r2, r0
 8014e3a:	460b      	mov	r3, r1
 8014e3c:	f7eb f9fc 	bl	8000238 <__aeabi_dsub>
 8014e40:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8014e44:	e9c4 0100 	strd	r0, r1, [r4]
 8014e48:	e6a6      	b.n	8014b98 <__ieee754_rem_pio2+0x20>
 8014e4a:	bf00      	nop
 8014e4c:	f3af 8000 	nop.w
 8014e50:	54400000 	.word	0x54400000
 8014e54:	3ff921fb 	.word	0x3ff921fb
 8014e58:	1a626331 	.word	0x1a626331
 8014e5c:	3dd0b461 	.word	0x3dd0b461
 8014e60:	1a600000 	.word	0x1a600000
 8014e64:	3dd0b461 	.word	0x3dd0b461
 8014e68:	2e037073 	.word	0x2e037073
 8014e6c:	3ba3198a 	.word	0x3ba3198a
 8014e70:	6dc9c883 	.word	0x6dc9c883
 8014e74:	3fe45f30 	.word	0x3fe45f30
 8014e78:	2e000000 	.word	0x2e000000
 8014e7c:	3ba3198a 	.word	0x3ba3198a
 8014e80:	252049c1 	.word	0x252049c1
 8014e84:	397b839a 	.word	0x397b839a
 8014e88:	3fe921fb 	.word	0x3fe921fb
 8014e8c:	4002d97b 	.word	0x4002d97b
 8014e90:	3ff921fb 	.word	0x3ff921fb
 8014e94:	413921fb 	.word	0x413921fb
 8014e98:	3fe00000 	.word	0x3fe00000
 8014e9c:	08023a50 	.word	0x08023a50
 8014ea0:	7fefffff 	.word	0x7fefffff
 8014ea4:	ea4f 552a 	mov.w	r5, sl, asr #20
 8014ea8:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8014eac:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 8014eb0:	460f      	mov	r7, r1
 8014eb2:	4606      	mov	r6, r0
 8014eb4:	f7eb fe28 	bl	8000b08 <__aeabi_d2iz>
 8014eb8:	f7eb fb0c 	bl	80004d4 <__aeabi_i2d>
 8014ebc:	4602      	mov	r2, r0
 8014ebe:	460b      	mov	r3, r1
 8014ec0:	4630      	mov	r0, r6
 8014ec2:	4639      	mov	r1, r7
 8014ec4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8014ec8:	f7eb f9b6 	bl	8000238 <__aeabi_dsub>
 8014ecc:	2200      	movs	r2, #0
 8014ece:	4b20      	ldr	r3, [pc, #128]	; (8014f50 <__ieee754_rem_pio2+0x3d8>)
 8014ed0:	f7eb fb6a 	bl	80005a8 <__aeabi_dmul>
 8014ed4:	460f      	mov	r7, r1
 8014ed6:	4606      	mov	r6, r0
 8014ed8:	f7eb fe16 	bl	8000b08 <__aeabi_d2iz>
 8014edc:	f7eb fafa 	bl	80004d4 <__aeabi_i2d>
 8014ee0:	4602      	mov	r2, r0
 8014ee2:	460b      	mov	r3, r1
 8014ee4:	4630      	mov	r0, r6
 8014ee6:	4639      	mov	r1, r7
 8014ee8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8014eec:	f7eb f9a4 	bl	8000238 <__aeabi_dsub>
 8014ef0:	2200      	movs	r2, #0
 8014ef2:	4b17      	ldr	r3, [pc, #92]	; (8014f50 <__ieee754_rem_pio2+0x3d8>)
 8014ef4:	f7eb fb58 	bl	80005a8 <__aeabi_dmul>
 8014ef8:	f04f 0803 	mov.w	r8, #3
 8014efc:	2600      	movs	r6, #0
 8014efe:	2700      	movs	r7, #0
 8014f00:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014f04:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8014f08:	4632      	mov	r2, r6
 8014f0a:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8014f0e:	463b      	mov	r3, r7
 8014f10:	f108 3aff 	add.w	sl, r8, #4294967295
 8014f14:	f7eb fdb0 	bl	8000a78 <__aeabi_dcmpeq>
 8014f18:	b9b8      	cbnz	r0, 8014f4a <__ieee754_rem_pio2+0x3d2>
 8014f1a:	4b0e      	ldr	r3, [pc, #56]	; (8014f54 <__ieee754_rem_pio2+0x3dc>)
 8014f1c:	462a      	mov	r2, r5
 8014f1e:	9301      	str	r3, [sp, #4]
 8014f20:	2302      	movs	r3, #2
 8014f22:	4621      	mov	r1, r4
 8014f24:	9300      	str	r3, [sp, #0]
 8014f26:	a806      	add	r0, sp, #24
 8014f28:	4643      	mov	r3, r8
 8014f2a:	f000 f97f 	bl	801522c <__kernel_rem_pio2>
 8014f2e:	f1bb 0f00 	cmp.w	fp, #0
 8014f32:	4605      	mov	r5, r0
 8014f34:	f6bf ae56 	bge.w	8014be4 <__ieee754_rem_pio2+0x6c>
 8014f38:	6863      	ldr	r3, [r4, #4]
 8014f3a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8014f3e:	6063      	str	r3, [r4, #4]
 8014f40:	68e3      	ldr	r3, [r4, #12]
 8014f42:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8014f46:	60e3      	str	r3, [r4, #12]
 8014f48:	e708      	b.n	8014d5c <__ieee754_rem_pio2+0x1e4>
 8014f4a:	46d0      	mov	r8, sl
 8014f4c:	e7dc      	b.n	8014f08 <__ieee754_rem_pio2+0x390>
 8014f4e:	bf00      	nop
 8014f50:	41700000 	.word	0x41700000
 8014f54:	08023ad0 	.word	0x08023ad0

08014f58 <__ieee754_sqrt>:
 8014f58:	4b54      	ldr	r3, [pc, #336]	; (80150ac <__ieee754_sqrt+0x154>)
 8014f5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014f5e:	438b      	bics	r3, r1
 8014f60:	4606      	mov	r6, r0
 8014f62:	460d      	mov	r5, r1
 8014f64:	460a      	mov	r2, r1
 8014f66:	460c      	mov	r4, r1
 8014f68:	d10f      	bne.n	8014f8a <__ieee754_sqrt+0x32>
 8014f6a:	4602      	mov	r2, r0
 8014f6c:	460b      	mov	r3, r1
 8014f6e:	f7eb fb1b 	bl	80005a8 <__aeabi_dmul>
 8014f72:	4602      	mov	r2, r0
 8014f74:	460b      	mov	r3, r1
 8014f76:	4630      	mov	r0, r6
 8014f78:	4629      	mov	r1, r5
 8014f7a:	f7eb f95f 	bl	800023c <__adddf3>
 8014f7e:	4606      	mov	r6, r0
 8014f80:	460d      	mov	r5, r1
 8014f82:	4630      	mov	r0, r6
 8014f84:	4629      	mov	r1, r5
 8014f86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014f8a:	2900      	cmp	r1, #0
 8014f8c:	4607      	mov	r7, r0
 8014f8e:	4603      	mov	r3, r0
 8014f90:	dc0e      	bgt.n	8014fb0 <__ieee754_sqrt+0x58>
 8014f92:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8014f96:	ea5c 0707 	orrs.w	r7, ip, r7
 8014f9a:	d0f2      	beq.n	8014f82 <__ieee754_sqrt+0x2a>
 8014f9c:	b141      	cbz	r1, 8014fb0 <__ieee754_sqrt+0x58>
 8014f9e:	4602      	mov	r2, r0
 8014fa0:	460b      	mov	r3, r1
 8014fa2:	f7eb f949 	bl	8000238 <__aeabi_dsub>
 8014fa6:	4602      	mov	r2, r0
 8014fa8:	460b      	mov	r3, r1
 8014faa:	f7eb fc27 	bl	80007fc <__aeabi_ddiv>
 8014fae:	e7e6      	b.n	8014f7e <__ieee754_sqrt+0x26>
 8014fb0:	1512      	asrs	r2, r2, #20
 8014fb2:	d074      	beq.n	801509e <__ieee754_sqrt+0x146>
 8014fb4:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8014fb8:	07d5      	lsls	r5, r2, #31
 8014fba:	f04f 0500 	mov.w	r5, #0
 8014fbe:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8014fc2:	bf48      	it	mi
 8014fc4:	0fd9      	lsrmi	r1, r3, #31
 8014fc6:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 8014fca:	bf44      	itt	mi
 8014fcc:	005b      	lslmi	r3, r3, #1
 8014fce:	eb01 0444 	addmi.w	r4, r1, r4, lsl #1
 8014fd2:	1051      	asrs	r1, r2, #1
 8014fd4:	0fda      	lsrs	r2, r3, #31
 8014fd6:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 8014fda:	4628      	mov	r0, r5
 8014fdc:	2216      	movs	r2, #22
 8014fde:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8014fe2:	005b      	lsls	r3, r3, #1
 8014fe4:	1987      	adds	r7, r0, r6
 8014fe6:	42a7      	cmp	r7, r4
 8014fe8:	bfde      	ittt	le
 8014fea:	19b8      	addle	r0, r7, r6
 8014fec:	1be4      	suble	r4, r4, r7
 8014fee:	19ad      	addle	r5, r5, r6
 8014ff0:	0fdf      	lsrs	r7, r3, #31
 8014ff2:	3a01      	subs	r2, #1
 8014ff4:	eb07 0444 	add.w	r4, r7, r4, lsl #1
 8014ff8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8014ffc:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8015000:	d1f0      	bne.n	8014fe4 <__ieee754_sqrt+0x8c>
 8015002:	f04f 0c20 	mov.w	ip, #32
 8015006:	4696      	mov	lr, r2
 8015008:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 801500c:	4284      	cmp	r4, r0
 801500e:	eb06 070e 	add.w	r7, r6, lr
 8015012:	dc02      	bgt.n	801501a <__ieee754_sqrt+0xc2>
 8015014:	d112      	bne.n	801503c <__ieee754_sqrt+0xe4>
 8015016:	429f      	cmp	r7, r3
 8015018:	d810      	bhi.n	801503c <__ieee754_sqrt+0xe4>
 801501a:	2f00      	cmp	r7, #0
 801501c:	eb07 0e06 	add.w	lr, r7, r6
 8015020:	da42      	bge.n	80150a8 <__ieee754_sqrt+0x150>
 8015022:	f1be 0f00 	cmp.w	lr, #0
 8015026:	db3f      	blt.n	80150a8 <__ieee754_sqrt+0x150>
 8015028:	f100 0801 	add.w	r8, r0, #1
 801502c:	1a24      	subs	r4, r4, r0
 801502e:	4640      	mov	r0, r8
 8015030:	429f      	cmp	r7, r3
 8015032:	bf88      	it	hi
 8015034:	f104 34ff 	addhi.w	r4, r4, #4294967295
 8015038:	1bdb      	subs	r3, r3, r7
 801503a:	4432      	add	r2, r6
 801503c:	0064      	lsls	r4, r4, #1
 801503e:	f1bc 0c01 	subs.w	ip, ip, #1
 8015042:	eb04 74d3 	add.w	r4, r4, r3, lsr #31
 8015046:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801504a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801504e:	d1dd      	bne.n	801500c <__ieee754_sqrt+0xb4>
 8015050:	4323      	orrs	r3, r4
 8015052:	d006      	beq.n	8015062 <__ieee754_sqrt+0x10a>
 8015054:	1c54      	adds	r4, r2, #1
 8015056:	bf0b      	itete	eq
 8015058:	4662      	moveq	r2, ip
 801505a:	3201      	addne	r2, #1
 801505c:	3501      	addeq	r5, #1
 801505e:	f022 0201 	bicne.w	r2, r2, #1
 8015062:	106b      	asrs	r3, r5, #1
 8015064:	0852      	lsrs	r2, r2, #1
 8015066:	07e8      	lsls	r0, r5, #31
 8015068:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 801506c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8015070:	bf48      	it	mi
 8015072:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8015076:	eb03 5501 	add.w	r5, r3, r1, lsl #20
 801507a:	4616      	mov	r6, r2
 801507c:	e781      	b.n	8014f82 <__ieee754_sqrt+0x2a>
 801507e:	0adc      	lsrs	r4, r3, #11
 8015080:	3915      	subs	r1, #21
 8015082:	055b      	lsls	r3, r3, #21
 8015084:	2c00      	cmp	r4, #0
 8015086:	d0fa      	beq.n	801507e <__ieee754_sqrt+0x126>
 8015088:	02e6      	lsls	r6, r4, #11
 801508a:	d50a      	bpl.n	80150a2 <__ieee754_sqrt+0x14a>
 801508c:	f1c2 0020 	rsb	r0, r2, #32
 8015090:	fa23 f000 	lsr.w	r0, r3, r0
 8015094:	1e55      	subs	r5, r2, #1
 8015096:	4093      	lsls	r3, r2
 8015098:	4304      	orrs	r4, r0
 801509a:	1b4a      	subs	r2, r1, r5
 801509c:	e78a      	b.n	8014fb4 <__ieee754_sqrt+0x5c>
 801509e:	4611      	mov	r1, r2
 80150a0:	e7f0      	b.n	8015084 <__ieee754_sqrt+0x12c>
 80150a2:	0064      	lsls	r4, r4, #1
 80150a4:	3201      	adds	r2, #1
 80150a6:	e7ef      	b.n	8015088 <__ieee754_sqrt+0x130>
 80150a8:	4680      	mov	r8, r0
 80150aa:	e7bf      	b.n	801502c <__ieee754_sqrt+0xd4>
 80150ac:	7ff00000 	.word	0x7ff00000

080150b0 <__kernel_cos>:
 80150b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80150b4:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80150b8:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 80150bc:	4680      	mov	r8, r0
 80150be:	460f      	mov	r7, r1
 80150c0:	e9cd 2300 	strd	r2, r3, [sp]
 80150c4:	da04      	bge.n	80150d0 <__kernel_cos+0x20>
 80150c6:	f7eb fd1f 	bl	8000b08 <__aeabi_d2iz>
 80150ca:	2800      	cmp	r0, #0
 80150cc:	f000 8086 	beq.w	80151dc <__kernel_cos+0x12c>
 80150d0:	4642      	mov	r2, r8
 80150d2:	463b      	mov	r3, r7
 80150d4:	4640      	mov	r0, r8
 80150d6:	4639      	mov	r1, r7
 80150d8:	f7eb fa66 	bl	80005a8 <__aeabi_dmul>
 80150dc:	2200      	movs	r2, #0
 80150de:	4b4e      	ldr	r3, [pc, #312]	; (8015218 <__kernel_cos+0x168>)
 80150e0:	4604      	mov	r4, r0
 80150e2:	460d      	mov	r5, r1
 80150e4:	f7eb fa60 	bl	80005a8 <__aeabi_dmul>
 80150e8:	a33f      	add	r3, pc, #252	; (adr r3, 80151e8 <__kernel_cos+0x138>)
 80150ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80150ee:	4682      	mov	sl, r0
 80150f0:	468b      	mov	fp, r1
 80150f2:	4620      	mov	r0, r4
 80150f4:	4629      	mov	r1, r5
 80150f6:	f7eb fa57 	bl	80005a8 <__aeabi_dmul>
 80150fa:	a33d      	add	r3, pc, #244	; (adr r3, 80151f0 <__kernel_cos+0x140>)
 80150fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015100:	f7eb f89c 	bl	800023c <__adddf3>
 8015104:	4622      	mov	r2, r4
 8015106:	462b      	mov	r3, r5
 8015108:	f7eb fa4e 	bl	80005a8 <__aeabi_dmul>
 801510c:	a33a      	add	r3, pc, #232	; (adr r3, 80151f8 <__kernel_cos+0x148>)
 801510e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015112:	f7eb f891 	bl	8000238 <__aeabi_dsub>
 8015116:	4622      	mov	r2, r4
 8015118:	462b      	mov	r3, r5
 801511a:	f7eb fa45 	bl	80005a8 <__aeabi_dmul>
 801511e:	a338      	add	r3, pc, #224	; (adr r3, 8015200 <__kernel_cos+0x150>)
 8015120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015124:	f7eb f88a 	bl	800023c <__adddf3>
 8015128:	4622      	mov	r2, r4
 801512a:	462b      	mov	r3, r5
 801512c:	f7eb fa3c 	bl	80005a8 <__aeabi_dmul>
 8015130:	a335      	add	r3, pc, #212	; (adr r3, 8015208 <__kernel_cos+0x158>)
 8015132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015136:	f7eb f87f 	bl	8000238 <__aeabi_dsub>
 801513a:	4622      	mov	r2, r4
 801513c:	462b      	mov	r3, r5
 801513e:	f7eb fa33 	bl	80005a8 <__aeabi_dmul>
 8015142:	a333      	add	r3, pc, #204	; (adr r3, 8015210 <__kernel_cos+0x160>)
 8015144:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015148:	f7eb f878 	bl	800023c <__adddf3>
 801514c:	4622      	mov	r2, r4
 801514e:	462b      	mov	r3, r5
 8015150:	f7eb fa2a 	bl	80005a8 <__aeabi_dmul>
 8015154:	4622      	mov	r2, r4
 8015156:	462b      	mov	r3, r5
 8015158:	f7eb fa26 	bl	80005a8 <__aeabi_dmul>
 801515c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015160:	4604      	mov	r4, r0
 8015162:	460d      	mov	r5, r1
 8015164:	4640      	mov	r0, r8
 8015166:	4639      	mov	r1, r7
 8015168:	f7eb fa1e 	bl	80005a8 <__aeabi_dmul>
 801516c:	460b      	mov	r3, r1
 801516e:	4602      	mov	r2, r0
 8015170:	4629      	mov	r1, r5
 8015172:	4620      	mov	r0, r4
 8015174:	f7eb f860 	bl	8000238 <__aeabi_dsub>
 8015178:	4b28      	ldr	r3, [pc, #160]	; (801521c <__kernel_cos+0x16c>)
 801517a:	4680      	mov	r8, r0
 801517c:	429e      	cmp	r6, r3
 801517e:	4689      	mov	r9, r1
 8015180:	dc0e      	bgt.n	80151a0 <__kernel_cos+0xf0>
 8015182:	4602      	mov	r2, r0
 8015184:	460b      	mov	r3, r1
 8015186:	4650      	mov	r0, sl
 8015188:	4659      	mov	r1, fp
 801518a:	f7eb f855 	bl	8000238 <__aeabi_dsub>
 801518e:	4602      	mov	r2, r0
 8015190:	2000      	movs	r0, #0
 8015192:	460b      	mov	r3, r1
 8015194:	4922      	ldr	r1, [pc, #136]	; (8015220 <__kernel_cos+0x170>)
 8015196:	f7eb f84f 	bl	8000238 <__aeabi_dsub>
 801519a:	b003      	add	sp, #12
 801519c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80151a0:	2400      	movs	r4, #0
 80151a2:	4b20      	ldr	r3, [pc, #128]	; (8015224 <__kernel_cos+0x174>)
 80151a4:	4622      	mov	r2, r4
 80151a6:	429e      	cmp	r6, r3
 80151a8:	bfcc      	ite	gt
 80151aa:	4d1f      	ldrgt	r5, [pc, #124]	; (8015228 <__kernel_cos+0x178>)
 80151ac:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 80151b0:	462b      	mov	r3, r5
 80151b2:	2000      	movs	r0, #0
 80151b4:	491a      	ldr	r1, [pc, #104]	; (8015220 <__kernel_cos+0x170>)
 80151b6:	f7eb f83f 	bl	8000238 <__aeabi_dsub>
 80151ba:	4622      	mov	r2, r4
 80151bc:	4606      	mov	r6, r0
 80151be:	460f      	mov	r7, r1
 80151c0:	462b      	mov	r3, r5
 80151c2:	4650      	mov	r0, sl
 80151c4:	4659      	mov	r1, fp
 80151c6:	f7eb f837 	bl	8000238 <__aeabi_dsub>
 80151ca:	4642      	mov	r2, r8
 80151cc:	464b      	mov	r3, r9
 80151ce:	f7eb f833 	bl	8000238 <__aeabi_dsub>
 80151d2:	4602      	mov	r2, r0
 80151d4:	460b      	mov	r3, r1
 80151d6:	4630      	mov	r0, r6
 80151d8:	4639      	mov	r1, r7
 80151da:	e7dc      	b.n	8015196 <__kernel_cos+0xe6>
 80151dc:	2000      	movs	r0, #0
 80151de:	4910      	ldr	r1, [pc, #64]	; (8015220 <__kernel_cos+0x170>)
 80151e0:	e7db      	b.n	801519a <__kernel_cos+0xea>
 80151e2:	bf00      	nop
 80151e4:	f3af 8000 	nop.w
 80151e8:	be8838d4 	.word	0xbe8838d4
 80151ec:	bda8fae9 	.word	0xbda8fae9
 80151f0:	bdb4b1c4 	.word	0xbdb4b1c4
 80151f4:	3e21ee9e 	.word	0x3e21ee9e
 80151f8:	809c52ad 	.word	0x809c52ad
 80151fc:	3e927e4f 	.word	0x3e927e4f
 8015200:	19cb1590 	.word	0x19cb1590
 8015204:	3efa01a0 	.word	0x3efa01a0
 8015208:	16c15177 	.word	0x16c15177
 801520c:	3f56c16c 	.word	0x3f56c16c
 8015210:	5555554c 	.word	0x5555554c
 8015214:	3fa55555 	.word	0x3fa55555
 8015218:	3fe00000 	.word	0x3fe00000
 801521c:	3fd33332 	.word	0x3fd33332
 8015220:	3ff00000 	.word	0x3ff00000
 8015224:	3fe90000 	.word	0x3fe90000
 8015228:	3fd20000 	.word	0x3fd20000

0801522c <__kernel_rem_pio2>:
 801522c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015230:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8015234:	9307      	str	r3, [sp, #28]
 8015236:	9104      	str	r1, [sp, #16]
 8015238:	4bbf      	ldr	r3, [pc, #764]	; (8015538 <__kernel_rem_pio2+0x30c>)
 801523a:	99a2      	ldr	r1, [sp, #648]	; 0x288
 801523c:	1ed4      	subs	r4, r2, #3
 801523e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8015242:	2500      	movs	r5, #0
 8015244:	9302      	str	r3, [sp, #8]
 8015246:	9b07      	ldr	r3, [sp, #28]
 8015248:	9008      	str	r0, [sp, #32]
 801524a:	3b01      	subs	r3, #1
 801524c:	9306      	str	r3, [sp, #24]
 801524e:	2318      	movs	r3, #24
 8015250:	fb94 f4f3 	sdiv	r4, r4, r3
 8015254:	f06f 0317 	mvn.w	r3, #23
 8015258:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 801525c:	fb04 3303 	mla	r3, r4, r3, r3
 8015260:	eb03 0a02 	add.w	sl, r3, r2
 8015264:	9a06      	ldr	r2, [sp, #24]
 8015266:	9b02      	ldr	r3, [sp, #8]
 8015268:	1aa7      	subs	r7, r4, r2
 801526a:	eb03 0802 	add.w	r8, r3, r2
 801526e:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 8015270:	2200      	movs	r2, #0
 8015272:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8015276:	2300      	movs	r3, #0
 8015278:	ae1e      	add	r6, sp, #120	; 0x78
 801527a:	4545      	cmp	r5, r8
 801527c:	dd14      	ble.n	80152a8 <__kernel_rem_pio2+0x7c>
 801527e:	2600      	movs	r6, #0
 8015280:	f50d 7bdc 	add.w	fp, sp, #440	; 0x1b8
 8015284:	9b02      	ldr	r3, [sp, #8]
 8015286:	429e      	cmp	r6, r3
 8015288:	dc39      	bgt.n	80152fe <__kernel_rem_pio2+0xd2>
 801528a:	9b08      	ldr	r3, [sp, #32]
 801528c:	f04f 0800 	mov.w	r8, #0
 8015290:	3b08      	subs	r3, #8
 8015292:	9300      	str	r3, [sp, #0]
 8015294:	9b07      	ldr	r3, [sp, #28]
 8015296:	f04f 0900 	mov.w	r9, #0
 801529a:	199d      	adds	r5, r3, r6
 801529c:	ab20      	add	r3, sp, #128	; 0x80
 801529e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80152a2:	9305      	str	r3, [sp, #20]
 80152a4:	2700      	movs	r7, #0
 80152a6:	e023      	b.n	80152f0 <__kernel_rem_pio2+0xc4>
 80152a8:	42ef      	cmn	r7, r5
 80152aa:	d40b      	bmi.n	80152c4 <__kernel_rem_pio2+0x98>
 80152ac:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80152b0:	e9cd 2300 	strd	r2, r3, [sp]
 80152b4:	f7eb f90e 	bl	80004d4 <__aeabi_i2d>
 80152b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80152bc:	e9e6 0102 	strd	r0, r1, [r6, #8]!
 80152c0:	3501      	adds	r5, #1
 80152c2:	e7da      	b.n	801527a <__kernel_rem_pio2+0x4e>
 80152c4:	4610      	mov	r0, r2
 80152c6:	4619      	mov	r1, r3
 80152c8:	e7f8      	b.n	80152bc <__kernel_rem_pio2+0x90>
 80152ca:	9905      	ldr	r1, [sp, #20]
 80152cc:	9d00      	ldr	r5, [sp, #0]
 80152ce:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 80152d2:	9105      	str	r1, [sp, #20]
 80152d4:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 80152d8:	9500      	str	r5, [sp, #0]
 80152da:	f7eb f965 	bl	80005a8 <__aeabi_dmul>
 80152de:	4602      	mov	r2, r0
 80152e0:	460b      	mov	r3, r1
 80152e2:	4640      	mov	r0, r8
 80152e4:	4649      	mov	r1, r9
 80152e6:	f7ea ffa9 	bl	800023c <__adddf3>
 80152ea:	4680      	mov	r8, r0
 80152ec:	4689      	mov	r9, r1
 80152ee:	3701      	adds	r7, #1
 80152f0:	9b06      	ldr	r3, [sp, #24]
 80152f2:	429f      	cmp	r7, r3
 80152f4:	dde9      	ble.n	80152ca <__kernel_rem_pio2+0x9e>
 80152f6:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 80152fa:	3601      	adds	r6, #1
 80152fc:	e7c2      	b.n	8015284 <__kernel_rem_pio2+0x58>
 80152fe:	9b02      	ldr	r3, [sp, #8]
 8015300:	aa0c      	add	r2, sp, #48	; 0x30
 8015302:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8015306:	930b      	str	r3, [sp, #44]	; 0x2c
 8015308:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 801530a:	9f02      	ldr	r7, [sp, #8]
 801530c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8015310:	930a      	str	r3, [sp, #40]	; 0x28
 8015312:	2600      	movs	r6, #0
 8015314:	ab98      	add	r3, sp, #608	; 0x260
 8015316:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 801531a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801531e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8015322:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8015326:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 801532a:	ab98      	add	r3, sp, #608	; 0x260
 801532c:	445b      	add	r3, fp
 801532e:	f1a3 0498 	sub.w	r4, r3, #152	; 0x98
 8015332:	1bbb      	subs	r3, r7, r6
 8015334:	2b00      	cmp	r3, #0
 8015336:	dc71      	bgt.n	801541c <__kernel_rem_pio2+0x1f0>
 8015338:	4652      	mov	r2, sl
 801533a:	4640      	mov	r0, r8
 801533c:	4649      	mov	r1, r9
 801533e:	f000 fc97 	bl	8015c70 <scalbn>
 8015342:	2200      	movs	r2, #0
 8015344:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8015348:	4604      	mov	r4, r0
 801534a:	460d      	mov	r5, r1
 801534c:	f7eb f92c 	bl	80005a8 <__aeabi_dmul>
 8015350:	f000 fb76 	bl	8015a40 <floor>
 8015354:	2200      	movs	r2, #0
 8015356:	4b79      	ldr	r3, [pc, #484]	; (801553c <__kernel_rem_pio2+0x310>)
 8015358:	f7eb f926 	bl	80005a8 <__aeabi_dmul>
 801535c:	4602      	mov	r2, r0
 801535e:	460b      	mov	r3, r1
 8015360:	4620      	mov	r0, r4
 8015362:	4629      	mov	r1, r5
 8015364:	f7ea ff68 	bl	8000238 <__aeabi_dsub>
 8015368:	460d      	mov	r5, r1
 801536a:	4604      	mov	r4, r0
 801536c:	f7eb fbcc 	bl	8000b08 <__aeabi_d2iz>
 8015370:	9005      	str	r0, [sp, #20]
 8015372:	f7eb f8af 	bl	80004d4 <__aeabi_i2d>
 8015376:	4602      	mov	r2, r0
 8015378:	460b      	mov	r3, r1
 801537a:	4620      	mov	r0, r4
 801537c:	4629      	mov	r1, r5
 801537e:	f7ea ff5b 	bl	8000238 <__aeabi_dsub>
 8015382:	f1ba 0f00 	cmp.w	sl, #0
 8015386:	4680      	mov	r8, r0
 8015388:	4689      	mov	r9, r1
 801538a:	dd6c      	ble.n	8015466 <__kernel_rem_pio2+0x23a>
 801538c:	1e7a      	subs	r2, r7, #1
 801538e:	ab0c      	add	r3, sp, #48	; 0x30
 8015390:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8015394:	f1ca 0118 	rsb	r1, sl, #24
 8015398:	9c05      	ldr	r4, [sp, #20]
 801539a:	fa40 f301 	asr.w	r3, r0, r1
 801539e:	441c      	add	r4, r3
 80153a0:	408b      	lsls	r3, r1
 80153a2:	1ac0      	subs	r0, r0, r3
 80153a4:	ab0c      	add	r3, sp, #48	; 0x30
 80153a6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80153aa:	f1ca 0317 	rsb	r3, sl, #23
 80153ae:	9405      	str	r4, [sp, #20]
 80153b0:	fa40 f303 	asr.w	r3, r0, r3
 80153b4:	9300      	str	r3, [sp, #0]
 80153b6:	9b00      	ldr	r3, [sp, #0]
 80153b8:	2b00      	cmp	r3, #0
 80153ba:	dd62      	ble.n	8015482 <__kernel_rem_pio2+0x256>
 80153bc:	2200      	movs	r2, #0
 80153be:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80153c2:	4614      	mov	r4, r2
 80153c4:	9b05      	ldr	r3, [sp, #20]
 80153c6:	3301      	adds	r3, #1
 80153c8:	9305      	str	r3, [sp, #20]
 80153ca:	4297      	cmp	r7, r2
 80153cc:	f300 809f 	bgt.w	801550e <__kernel_rem_pio2+0x2e2>
 80153d0:	f1ba 0f00 	cmp.w	sl, #0
 80153d4:	dd07      	ble.n	80153e6 <__kernel_rem_pio2+0x1ba>
 80153d6:	f1ba 0f01 	cmp.w	sl, #1
 80153da:	f000 80bb 	beq.w	8015554 <__kernel_rem_pio2+0x328>
 80153de:	f1ba 0f02 	cmp.w	sl, #2
 80153e2:	f000 80c1 	beq.w	8015568 <__kernel_rem_pio2+0x33c>
 80153e6:	9b00      	ldr	r3, [sp, #0]
 80153e8:	2b02      	cmp	r3, #2
 80153ea:	d14a      	bne.n	8015482 <__kernel_rem_pio2+0x256>
 80153ec:	4642      	mov	r2, r8
 80153ee:	464b      	mov	r3, r9
 80153f0:	2000      	movs	r0, #0
 80153f2:	4953      	ldr	r1, [pc, #332]	; (8015540 <__kernel_rem_pio2+0x314>)
 80153f4:	f7ea ff20 	bl	8000238 <__aeabi_dsub>
 80153f8:	4680      	mov	r8, r0
 80153fa:	4689      	mov	r9, r1
 80153fc:	2c00      	cmp	r4, #0
 80153fe:	d040      	beq.n	8015482 <__kernel_rem_pio2+0x256>
 8015400:	4652      	mov	r2, sl
 8015402:	2000      	movs	r0, #0
 8015404:	494e      	ldr	r1, [pc, #312]	; (8015540 <__kernel_rem_pio2+0x314>)
 8015406:	f000 fc33 	bl	8015c70 <scalbn>
 801540a:	4602      	mov	r2, r0
 801540c:	460b      	mov	r3, r1
 801540e:	4640      	mov	r0, r8
 8015410:	4649      	mov	r1, r9
 8015412:	f7ea ff11 	bl	8000238 <__aeabi_dsub>
 8015416:	4680      	mov	r8, r0
 8015418:	4689      	mov	r9, r1
 801541a:	e032      	b.n	8015482 <__kernel_rem_pio2+0x256>
 801541c:	2200      	movs	r2, #0
 801541e:	4b49      	ldr	r3, [pc, #292]	; (8015544 <__kernel_rem_pio2+0x318>)
 8015420:	4640      	mov	r0, r8
 8015422:	4649      	mov	r1, r9
 8015424:	f7eb f8c0 	bl	80005a8 <__aeabi_dmul>
 8015428:	f7eb fb6e 	bl	8000b08 <__aeabi_d2iz>
 801542c:	f7eb f852 	bl	80004d4 <__aeabi_i2d>
 8015430:	2200      	movs	r2, #0
 8015432:	4b45      	ldr	r3, [pc, #276]	; (8015548 <__kernel_rem_pio2+0x31c>)
 8015434:	e9cd 0100 	strd	r0, r1, [sp]
 8015438:	f7eb f8b6 	bl	80005a8 <__aeabi_dmul>
 801543c:	4602      	mov	r2, r0
 801543e:	460b      	mov	r3, r1
 8015440:	4640      	mov	r0, r8
 8015442:	4649      	mov	r1, r9
 8015444:	f7ea fef8 	bl	8000238 <__aeabi_dsub>
 8015448:	f7eb fb5e 	bl	8000b08 <__aeabi_d2iz>
 801544c:	ab0c      	add	r3, sp, #48	; 0x30
 801544e:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 8015452:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8015456:	e9dd 0100 	ldrd	r0, r1, [sp]
 801545a:	f7ea feef 	bl	800023c <__adddf3>
 801545e:	3601      	adds	r6, #1
 8015460:	4680      	mov	r8, r0
 8015462:	4689      	mov	r9, r1
 8015464:	e765      	b.n	8015332 <__kernel_rem_pio2+0x106>
 8015466:	d105      	bne.n	8015474 <__kernel_rem_pio2+0x248>
 8015468:	1e7b      	subs	r3, r7, #1
 801546a:	aa0c      	add	r2, sp, #48	; 0x30
 801546c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8015470:	15c3      	asrs	r3, r0, #23
 8015472:	e79f      	b.n	80153b4 <__kernel_rem_pio2+0x188>
 8015474:	2200      	movs	r2, #0
 8015476:	4b35      	ldr	r3, [pc, #212]	; (801554c <__kernel_rem_pio2+0x320>)
 8015478:	f7eb fb1c 	bl	8000ab4 <__aeabi_dcmpge>
 801547c:	2800      	cmp	r0, #0
 801547e:	d143      	bne.n	8015508 <__kernel_rem_pio2+0x2dc>
 8015480:	9000      	str	r0, [sp, #0]
 8015482:	2200      	movs	r2, #0
 8015484:	2300      	movs	r3, #0
 8015486:	4640      	mov	r0, r8
 8015488:	4649      	mov	r1, r9
 801548a:	f7eb faf5 	bl	8000a78 <__aeabi_dcmpeq>
 801548e:	2800      	cmp	r0, #0
 8015490:	f000 80c3 	beq.w	801561a <__kernel_rem_pio2+0x3ee>
 8015494:	1e7c      	subs	r4, r7, #1
 8015496:	4623      	mov	r3, r4
 8015498:	2200      	movs	r2, #0
 801549a:	9902      	ldr	r1, [sp, #8]
 801549c:	428b      	cmp	r3, r1
 801549e:	da6a      	bge.n	8015576 <__kernel_rem_pio2+0x34a>
 80154a0:	2a00      	cmp	r2, #0
 80154a2:	f000 8084 	beq.w	80155ae <__kernel_rem_pio2+0x382>
 80154a6:	ab0c      	add	r3, sp, #48	; 0x30
 80154a8:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80154ac:	f1aa 0a18 	sub.w	sl, sl, #24
 80154b0:	2b00      	cmp	r3, #0
 80154b2:	f000 80b0 	beq.w	8015616 <__kernel_rem_pio2+0x3ea>
 80154b6:	4652      	mov	r2, sl
 80154b8:	2000      	movs	r0, #0
 80154ba:	4921      	ldr	r1, [pc, #132]	; (8015540 <__kernel_rem_pio2+0x314>)
 80154bc:	f000 fbd8 	bl	8015c70 <scalbn>
 80154c0:	4625      	mov	r5, r4
 80154c2:	4606      	mov	r6, r0
 80154c4:	460f      	mov	r7, r1
 80154c6:	f04f 0a00 	mov.w	sl, #0
 80154ca:	00e3      	lsls	r3, r4, #3
 80154cc:	aa98      	add	r2, sp, #608	; 0x260
 80154ce:	eb02 0803 	add.w	r8, r2, r3
 80154d2:	f8df b070 	ldr.w	fp, [pc, #112]	; 8015544 <__kernel_rem_pio2+0x318>
 80154d6:	9306      	str	r3, [sp, #24]
 80154d8:	f1a8 0898 	sub.w	r8, r8, #152	; 0x98
 80154dc:	2d00      	cmp	r5, #0
 80154de:	f280 80d2 	bge.w	8015686 <__kernel_rem_pio2+0x45a>
 80154e2:	2500      	movs	r5, #0
 80154e4:	9a06      	ldr	r2, [sp, #24]
 80154e6:	ab98      	add	r3, sp, #608	; 0x260
 80154e8:	189e      	adds	r6, r3, r2
 80154ea:	3ea8      	subs	r6, #168	; 0xa8
 80154ec:	1b63      	subs	r3, r4, r5
 80154ee:	2b00      	cmp	r3, #0
 80154f0:	f2c0 80f9 	blt.w	80156e6 <__kernel_rem_pio2+0x4ba>
 80154f4:	f8df 9058 	ldr.w	r9, [pc, #88]	; 8015550 <__kernel_rem_pio2+0x324>
 80154f8:	eba6 08c5 	sub.w	r8, r6, r5, lsl #3
 80154fc:	f04f 0a00 	mov.w	sl, #0
 8015500:	f04f 0b00 	mov.w	fp, #0
 8015504:	2700      	movs	r7, #0
 8015506:	e0e2      	b.n	80156ce <__kernel_rem_pio2+0x4a2>
 8015508:	2302      	movs	r3, #2
 801550a:	9300      	str	r3, [sp, #0]
 801550c:	e756      	b.n	80153bc <__kernel_rem_pio2+0x190>
 801550e:	ab0c      	add	r3, sp, #48	; 0x30
 8015510:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015514:	b94c      	cbnz	r4, 801552a <__kernel_rem_pio2+0x2fe>
 8015516:	b12b      	cbz	r3, 8015524 <__kernel_rem_pio2+0x2f8>
 8015518:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 801551c:	a80c      	add	r0, sp, #48	; 0x30
 801551e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8015522:	2301      	movs	r3, #1
 8015524:	3201      	adds	r2, #1
 8015526:	461c      	mov	r4, r3
 8015528:	e74f      	b.n	80153ca <__kernel_rem_pio2+0x19e>
 801552a:	1acb      	subs	r3, r1, r3
 801552c:	a80c      	add	r0, sp, #48	; 0x30
 801552e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8015532:	4623      	mov	r3, r4
 8015534:	e7f6      	b.n	8015524 <__kernel_rem_pio2+0x2f8>
 8015536:	bf00      	nop
 8015538:	08023c18 	.word	0x08023c18
 801553c:	40200000 	.word	0x40200000
 8015540:	3ff00000 	.word	0x3ff00000
 8015544:	3e700000 	.word	0x3e700000
 8015548:	41700000 	.word	0x41700000
 801554c:	3fe00000 	.word	0x3fe00000
 8015550:	08023bd0 	.word	0x08023bd0
 8015554:	1e7a      	subs	r2, r7, #1
 8015556:	ab0c      	add	r3, sp, #48	; 0x30
 8015558:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801555c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8015560:	a90c      	add	r1, sp, #48	; 0x30
 8015562:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8015566:	e73e      	b.n	80153e6 <__kernel_rem_pio2+0x1ba>
 8015568:	1e7a      	subs	r2, r7, #1
 801556a:	ab0c      	add	r3, sp, #48	; 0x30
 801556c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015570:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8015574:	e7f4      	b.n	8015560 <__kernel_rem_pio2+0x334>
 8015576:	a90c      	add	r1, sp, #48	; 0x30
 8015578:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801557c:	3b01      	subs	r3, #1
 801557e:	430a      	orrs	r2, r1
 8015580:	e78b      	b.n	801549a <__kernel_rem_pio2+0x26e>
 8015582:	3401      	adds	r4, #1
 8015584:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8015588:	2a00      	cmp	r2, #0
 801558a:	d0fa      	beq.n	8015582 <__kernel_rem_pio2+0x356>
 801558c:	ab98      	add	r3, sp, #608	; 0x260
 801558e:	449b      	add	fp, r3
 8015590:	9b07      	ldr	r3, [sp, #28]
 8015592:	1c7e      	adds	r6, r7, #1
 8015594:	19dd      	adds	r5, r3, r7
 8015596:	ab98      	add	r3, sp, #608	; 0x260
 8015598:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 801559c:	f1ab 0b98 	sub.w	fp, fp, #152	; 0x98
 80155a0:	f5a5 75f4 	sub.w	r5, r5, #488	; 0x1e8
 80155a4:	443c      	add	r4, r7
 80155a6:	42b4      	cmp	r4, r6
 80155a8:	da04      	bge.n	80155b4 <__kernel_rem_pio2+0x388>
 80155aa:	4627      	mov	r7, r4
 80155ac:	e6b1      	b.n	8015312 <__kernel_rem_pio2+0xe6>
 80155ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80155b0:	2401      	movs	r4, #1
 80155b2:	e7e7      	b.n	8015584 <__kernel_rem_pio2+0x358>
 80155b4:	f105 0308 	add.w	r3, r5, #8
 80155b8:	9309      	str	r3, [sp, #36]	; 0x24
 80155ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80155bc:	2700      	movs	r7, #0
 80155be:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80155c2:	f7ea ff87 	bl	80004d4 <__aeabi_i2d>
 80155c6:	f04f 0800 	mov.w	r8, #0
 80155ca:	f04f 0900 	mov.w	r9, #0
 80155ce:	9b08      	ldr	r3, [sp, #32]
 80155d0:	e9c5 0102 	strd	r0, r1, [r5, #8]
 80155d4:	3b08      	subs	r3, #8
 80155d6:	9300      	str	r3, [sp, #0]
 80155d8:	f105 0310 	add.w	r3, r5, #16
 80155dc:	9305      	str	r3, [sp, #20]
 80155de:	9b06      	ldr	r3, [sp, #24]
 80155e0:	429f      	cmp	r7, r3
 80155e2:	dd04      	ble.n	80155ee <__kernel_rem_pio2+0x3c2>
 80155e4:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 80155e8:	3601      	adds	r6, #1
 80155ea:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80155ec:	e7db      	b.n	80155a6 <__kernel_rem_pio2+0x37a>
 80155ee:	9905      	ldr	r1, [sp, #20]
 80155f0:	9d00      	ldr	r5, [sp, #0]
 80155f2:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 80155f6:	9105      	str	r1, [sp, #20]
 80155f8:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 80155fc:	9500      	str	r5, [sp, #0]
 80155fe:	f7ea ffd3 	bl	80005a8 <__aeabi_dmul>
 8015602:	4602      	mov	r2, r0
 8015604:	460b      	mov	r3, r1
 8015606:	4640      	mov	r0, r8
 8015608:	4649      	mov	r1, r9
 801560a:	f7ea fe17 	bl	800023c <__adddf3>
 801560e:	3701      	adds	r7, #1
 8015610:	4680      	mov	r8, r0
 8015612:	4689      	mov	r9, r1
 8015614:	e7e3      	b.n	80155de <__kernel_rem_pio2+0x3b2>
 8015616:	3c01      	subs	r4, #1
 8015618:	e745      	b.n	80154a6 <__kernel_rem_pio2+0x27a>
 801561a:	f1ca 0200 	rsb	r2, sl, #0
 801561e:	4640      	mov	r0, r8
 8015620:	4649      	mov	r1, r9
 8015622:	f000 fb25 	bl	8015c70 <scalbn>
 8015626:	2200      	movs	r2, #0
 8015628:	4ba3      	ldr	r3, [pc, #652]	; (80158b8 <__kernel_rem_pio2+0x68c>)
 801562a:	4604      	mov	r4, r0
 801562c:	460d      	mov	r5, r1
 801562e:	f7eb fa41 	bl	8000ab4 <__aeabi_dcmpge>
 8015632:	b1f8      	cbz	r0, 8015674 <__kernel_rem_pio2+0x448>
 8015634:	2200      	movs	r2, #0
 8015636:	4ba1      	ldr	r3, [pc, #644]	; (80158bc <__kernel_rem_pio2+0x690>)
 8015638:	4620      	mov	r0, r4
 801563a:	4629      	mov	r1, r5
 801563c:	f7ea ffb4 	bl	80005a8 <__aeabi_dmul>
 8015640:	f7eb fa62 	bl	8000b08 <__aeabi_d2iz>
 8015644:	4606      	mov	r6, r0
 8015646:	f7ea ff45 	bl	80004d4 <__aeabi_i2d>
 801564a:	2200      	movs	r2, #0
 801564c:	4b9a      	ldr	r3, [pc, #616]	; (80158b8 <__kernel_rem_pio2+0x68c>)
 801564e:	f7ea ffab 	bl	80005a8 <__aeabi_dmul>
 8015652:	460b      	mov	r3, r1
 8015654:	4602      	mov	r2, r0
 8015656:	4629      	mov	r1, r5
 8015658:	4620      	mov	r0, r4
 801565a:	f7ea fded 	bl	8000238 <__aeabi_dsub>
 801565e:	f7eb fa53 	bl	8000b08 <__aeabi_d2iz>
 8015662:	1c7c      	adds	r4, r7, #1
 8015664:	ab0c      	add	r3, sp, #48	; 0x30
 8015666:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 801566a:	f10a 0a18 	add.w	sl, sl, #24
 801566e:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 8015672:	e720      	b.n	80154b6 <__kernel_rem_pio2+0x28a>
 8015674:	4620      	mov	r0, r4
 8015676:	4629      	mov	r1, r5
 8015678:	f7eb fa46 	bl	8000b08 <__aeabi_d2iz>
 801567c:	ab0c      	add	r3, sp, #48	; 0x30
 801567e:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8015682:	463c      	mov	r4, r7
 8015684:	e717      	b.n	80154b6 <__kernel_rem_pio2+0x28a>
 8015686:	ab0c      	add	r3, sp, #48	; 0x30
 8015688:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801568c:	f7ea ff22 	bl	80004d4 <__aeabi_i2d>
 8015690:	4632      	mov	r2, r6
 8015692:	463b      	mov	r3, r7
 8015694:	f7ea ff88 	bl	80005a8 <__aeabi_dmul>
 8015698:	4652      	mov	r2, sl
 801569a:	e968 0102 	strd	r0, r1, [r8, #-8]!
 801569e:	465b      	mov	r3, fp
 80156a0:	4630      	mov	r0, r6
 80156a2:	4639      	mov	r1, r7
 80156a4:	f7ea ff80 	bl	80005a8 <__aeabi_dmul>
 80156a8:	3d01      	subs	r5, #1
 80156aa:	4606      	mov	r6, r0
 80156ac:	460f      	mov	r7, r1
 80156ae:	e715      	b.n	80154dc <__kernel_rem_pio2+0x2b0>
 80156b0:	e9f8 2302 	ldrd	r2, r3, [r8, #8]!
 80156b4:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 80156b8:	f7ea ff76 	bl	80005a8 <__aeabi_dmul>
 80156bc:	4602      	mov	r2, r0
 80156be:	460b      	mov	r3, r1
 80156c0:	4650      	mov	r0, sl
 80156c2:	4659      	mov	r1, fp
 80156c4:	f7ea fdba 	bl	800023c <__adddf3>
 80156c8:	4682      	mov	sl, r0
 80156ca:	468b      	mov	fp, r1
 80156cc:	3701      	adds	r7, #1
 80156ce:	9b02      	ldr	r3, [sp, #8]
 80156d0:	429f      	cmp	r7, r3
 80156d2:	dc01      	bgt.n	80156d8 <__kernel_rem_pio2+0x4ac>
 80156d4:	42bd      	cmp	r5, r7
 80156d6:	daeb      	bge.n	80156b0 <__kernel_rem_pio2+0x484>
 80156d8:	ab48      	add	r3, sp, #288	; 0x120
 80156da:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80156de:	e9c3 ab00 	strd	sl, fp, [r3]
 80156e2:	3501      	adds	r5, #1
 80156e4:	e702      	b.n	80154ec <__kernel_rem_pio2+0x2c0>
 80156e6:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 80156e8:	2b03      	cmp	r3, #3
 80156ea:	d86c      	bhi.n	80157c6 <__kernel_rem_pio2+0x59a>
 80156ec:	e8df f003 	tbb	[pc, r3]
 80156f0:	022f2f59 	.word	0x022f2f59
 80156f4:	9a06      	ldr	r2, [sp, #24]
 80156f6:	ab48      	add	r3, sp, #288	; 0x120
 80156f8:	189d      	adds	r5, r3, r2
 80156fa:	46aa      	mov	sl, r5
 80156fc:	46a3      	mov	fp, r4
 80156fe:	f1bb 0f00 	cmp.w	fp, #0
 8015702:	f300 8087 	bgt.w	8015814 <__kernel_rem_pio2+0x5e8>
 8015706:	46a2      	mov	sl, r4
 8015708:	f1ba 0f01 	cmp.w	sl, #1
 801570c:	f300 809f 	bgt.w	801584e <__kernel_rem_pio2+0x622>
 8015710:	2700      	movs	r7, #0
 8015712:	463e      	mov	r6, r7
 8015714:	9d06      	ldr	r5, [sp, #24]
 8015716:	ab48      	add	r3, sp, #288	; 0x120
 8015718:	3508      	adds	r5, #8
 801571a:	441d      	add	r5, r3
 801571c:	2c01      	cmp	r4, #1
 801571e:	f300 80b3 	bgt.w	8015888 <__kernel_rem_pio2+0x65c>
 8015722:	9b00      	ldr	r3, [sp, #0]
 8015724:	9d48      	ldr	r5, [sp, #288]	; 0x120
 8015726:	9849      	ldr	r0, [sp, #292]	; 0x124
 8015728:	9c4a      	ldr	r4, [sp, #296]	; 0x128
 801572a:	994b      	ldr	r1, [sp, #300]	; 0x12c
 801572c:	2b00      	cmp	r3, #0
 801572e:	f040 80b5 	bne.w	801589c <__kernel_rem_pio2+0x670>
 8015732:	4603      	mov	r3, r0
 8015734:	462a      	mov	r2, r5
 8015736:	9804      	ldr	r0, [sp, #16]
 8015738:	e9c0 2300 	strd	r2, r3, [r0]
 801573c:	4622      	mov	r2, r4
 801573e:	460b      	mov	r3, r1
 8015740:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8015744:	463a      	mov	r2, r7
 8015746:	4633      	mov	r3, r6
 8015748:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801574c:	e03b      	b.n	80157c6 <__kernel_rem_pio2+0x59a>
 801574e:	f04f 0c00 	mov.w	ip, #0
 8015752:	4626      	mov	r6, r4
 8015754:	4667      	mov	r7, ip
 8015756:	9d06      	ldr	r5, [sp, #24]
 8015758:	ab48      	add	r3, sp, #288	; 0x120
 801575a:	3508      	adds	r5, #8
 801575c:	441d      	add	r5, r3
 801575e:	2e00      	cmp	r6, #0
 8015760:	da42      	bge.n	80157e8 <__kernel_rem_pio2+0x5bc>
 8015762:	9b00      	ldr	r3, [sp, #0]
 8015764:	2b00      	cmp	r3, #0
 8015766:	d049      	beq.n	80157fc <__kernel_rem_pio2+0x5d0>
 8015768:	f107 4100 	add.w	r1, r7, #2147483648	; 0x80000000
 801576c:	4662      	mov	r2, ip
 801576e:	460b      	mov	r3, r1
 8015770:	9904      	ldr	r1, [sp, #16]
 8015772:	2601      	movs	r6, #1
 8015774:	e9c1 2300 	strd	r2, r3, [r1]
 8015778:	a948      	add	r1, sp, #288	; 0x120
 801577a:	463b      	mov	r3, r7
 801577c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015780:	f7ea fd5a 	bl	8000238 <__aeabi_dsub>
 8015784:	4684      	mov	ip, r0
 8015786:	460f      	mov	r7, r1
 8015788:	ad48      	add	r5, sp, #288	; 0x120
 801578a:	42b4      	cmp	r4, r6
 801578c:	da38      	bge.n	8015800 <__kernel_rem_pio2+0x5d4>
 801578e:	9b00      	ldr	r3, [sp, #0]
 8015790:	b10b      	cbz	r3, 8015796 <__kernel_rem_pio2+0x56a>
 8015792:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 8015796:	4662      	mov	r2, ip
 8015798:	463b      	mov	r3, r7
 801579a:	9904      	ldr	r1, [sp, #16]
 801579c:	e9c1 2302 	strd	r2, r3, [r1, #8]
 80157a0:	e011      	b.n	80157c6 <__kernel_rem_pio2+0x59a>
 80157a2:	2700      	movs	r7, #0
 80157a4:	463d      	mov	r5, r7
 80157a6:	9b06      	ldr	r3, [sp, #24]
 80157a8:	aa98      	add	r2, sp, #608	; 0x260
 80157aa:	4413      	add	r3, r2
 80157ac:	f5a3 769c 	sub.w	r6, r3, #312	; 0x138
 80157b0:	2c00      	cmp	r4, #0
 80157b2:	da0f      	bge.n	80157d4 <__kernel_rem_pio2+0x5a8>
 80157b4:	9b00      	ldr	r3, [sp, #0]
 80157b6:	b10b      	cbz	r3, 80157bc <__kernel_rem_pio2+0x590>
 80157b8:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 80157bc:	463a      	mov	r2, r7
 80157be:	462b      	mov	r3, r5
 80157c0:	9904      	ldr	r1, [sp, #16]
 80157c2:	e9c1 2300 	strd	r2, r3, [r1]
 80157c6:	9b05      	ldr	r3, [sp, #20]
 80157c8:	f003 0007 	and.w	r0, r3, #7
 80157cc:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 80157d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80157d4:	4638      	mov	r0, r7
 80157d6:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 80157da:	4629      	mov	r1, r5
 80157dc:	f7ea fd2e 	bl	800023c <__adddf3>
 80157e0:	3c01      	subs	r4, #1
 80157e2:	4607      	mov	r7, r0
 80157e4:	460d      	mov	r5, r1
 80157e6:	e7e3      	b.n	80157b0 <__kernel_rem_pio2+0x584>
 80157e8:	4660      	mov	r0, ip
 80157ea:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80157ee:	4639      	mov	r1, r7
 80157f0:	f7ea fd24 	bl	800023c <__adddf3>
 80157f4:	3e01      	subs	r6, #1
 80157f6:	4684      	mov	ip, r0
 80157f8:	460f      	mov	r7, r1
 80157fa:	e7b0      	b.n	801575e <__kernel_rem_pio2+0x532>
 80157fc:	4639      	mov	r1, r7
 80157fe:	e7b5      	b.n	801576c <__kernel_rem_pio2+0x540>
 8015800:	4660      	mov	r0, ip
 8015802:	e9f5 2302 	ldrd	r2, r3, [r5, #8]!
 8015806:	4639      	mov	r1, r7
 8015808:	f7ea fd18 	bl	800023c <__adddf3>
 801580c:	3601      	adds	r6, #1
 801580e:	4684      	mov	ip, r0
 8015810:	460f      	mov	r7, r1
 8015812:	e7ba      	b.n	801578a <__kernel_rem_pio2+0x55e>
 8015814:	e97a 8902 	ldrd	r8, r9, [sl, #-8]!
 8015818:	e9da 2302 	ldrd	r2, r3, [sl, #8]
 801581c:	4640      	mov	r0, r8
 801581e:	4649      	mov	r1, r9
 8015820:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8015824:	f7ea fd0a 	bl	800023c <__adddf3>
 8015828:	4602      	mov	r2, r0
 801582a:	460b      	mov	r3, r1
 801582c:	4606      	mov	r6, r0
 801582e:	460f      	mov	r7, r1
 8015830:	4640      	mov	r0, r8
 8015832:	4649      	mov	r1, r9
 8015834:	f7ea fd00 	bl	8000238 <__aeabi_dsub>
 8015838:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801583c:	f7ea fcfe 	bl	800023c <__adddf3>
 8015840:	f10b 3bff 	add.w	fp, fp, #4294967295
 8015844:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8015848:	e9ca 6700 	strd	r6, r7, [sl]
 801584c:	e757      	b.n	80156fe <__kernel_rem_pio2+0x4d2>
 801584e:	e975 6702 	ldrd	r6, r7, [r5, #-8]!
 8015852:	e9d5 2302 	ldrd	r2, r3, [r5, #8]
 8015856:	4630      	mov	r0, r6
 8015858:	4639      	mov	r1, r7
 801585a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801585e:	f7ea fced 	bl	800023c <__adddf3>
 8015862:	4602      	mov	r2, r0
 8015864:	460b      	mov	r3, r1
 8015866:	4680      	mov	r8, r0
 8015868:	4689      	mov	r9, r1
 801586a:	4630      	mov	r0, r6
 801586c:	4639      	mov	r1, r7
 801586e:	f7ea fce3 	bl	8000238 <__aeabi_dsub>
 8015872:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015876:	f7ea fce1 	bl	800023c <__adddf3>
 801587a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801587e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8015882:	e9c5 8900 	strd	r8, r9, [r5]
 8015886:	e73f      	b.n	8015708 <__kernel_rem_pio2+0x4dc>
 8015888:	4638      	mov	r0, r7
 801588a:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801588e:	4631      	mov	r1, r6
 8015890:	f7ea fcd4 	bl	800023c <__adddf3>
 8015894:	3c01      	subs	r4, #1
 8015896:	4607      	mov	r7, r0
 8015898:	460e      	mov	r6, r1
 801589a:	e73f      	b.n	801571c <__kernel_rem_pio2+0x4f0>
 801589c:	9b04      	ldr	r3, [sp, #16]
 801589e:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80158a2:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 80158a6:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 80158aa:	601d      	str	r5, [r3, #0]
 80158ac:	e9c3 0401 	strd	r0, r4, [r3, #4]
 80158b0:	e9c3 1703 	strd	r1, r7, [r3, #12]
 80158b4:	615e      	str	r6, [r3, #20]
 80158b6:	e786      	b.n	80157c6 <__kernel_rem_pio2+0x59a>
 80158b8:	41700000 	.word	0x41700000
 80158bc:	3e700000 	.word	0x3e700000

080158c0 <__kernel_sin>:
 80158c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80158c4:	b086      	sub	sp, #24
 80158c6:	e9cd 2300 	strd	r2, r3, [sp]
 80158ca:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80158ce:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80158d2:	4682      	mov	sl, r0
 80158d4:	460c      	mov	r4, r1
 80158d6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80158d8:	da03      	bge.n	80158e2 <__kernel_sin+0x22>
 80158da:	f7eb f915 	bl	8000b08 <__aeabi_d2iz>
 80158de:	2800      	cmp	r0, #0
 80158e0:	d050      	beq.n	8015984 <__kernel_sin+0xc4>
 80158e2:	4652      	mov	r2, sl
 80158e4:	4623      	mov	r3, r4
 80158e6:	4650      	mov	r0, sl
 80158e8:	4621      	mov	r1, r4
 80158ea:	f7ea fe5d 	bl	80005a8 <__aeabi_dmul>
 80158ee:	4606      	mov	r6, r0
 80158f0:	460f      	mov	r7, r1
 80158f2:	4602      	mov	r2, r0
 80158f4:	460b      	mov	r3, r1
 80158f6:	4650      	mov	r0, sl
 80158f8:	4621      	mov	r1, r4
 80158fa:	f7ea fe55 	bl	80005a8 <__aeabi_dmul>
 80158fe:	a33e      	add	r3, pc, #248	; (adr r3, 80159f8 <__kernel_sin+0x138>)
 8015900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015904:	4680      	mov	r8, r0
 8015906:	4689      	mov	r9, r1
 8015908:	4630      	mov	r0, r6
 801590a:	4639      	mov	r1, r7
 801590c:	f7ea fe4c 	bl	80005a8 <__aeabi_dmul>
 8015910:	a33b      	add	r3, pc, #236	; (adr r3, 8015a00 <__kernel_sin+0x140>)
 8015912:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015916:	f7ea fc8f 	bl	8000238 <__aeabi_dsub>
 801591a:	4632      	mov	r2, r6
 801591c:	463b      	mov	r3, r7
 801591e:	f7ea fe43 	bl	80005a8 <__aeabi_dmul>
 8015922:	a339      	add	r3, pc, #228	; (adr r3, 8015a08 <__kernel_sin+0x148>)
 8015924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015928:	f7ea fc88 	bl	800023c <__adddf3>
 801592c:	4632      	mov	r2, r6
 801592e:	463b      	mov	r3, r7
 8015930:	f7ea fe3a 	bl	80005a8 <__aeabi_dmul>
 8015934:	a336      	add	r3, pc, #216	; (adr r3, 8015a10 <__kernel_sin+0x150>)
 8015936:	e9d3 2300 	ldrd	r2, r3, [r3]
 801593a:	f7ea fc7d 	bl	8000238 <__aeabi_dsub>
 801593e:	4632      	mov	r2, r6
 8015940:	463b      	mov	r3, r7
 8015942:	f7ea fe31 	bl	80005a8 <__aeabi_dmul>
 8015946:	a334      	add	r3, pc, #208	; (adr r3, 8015a18 <__kernel_sin+0x158>)
 8015948:	e9d3 2300 	ldrd	r2, r3, [r3]
 801594c:	f7ea fc76 	bl	800023c <__adddf3>
 8015950:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015954:	b9dd      	cbnz	r5, 801598e <__kernel_sin+0xce>
 8015956:	4602      	mov	r2, r0
 8015958:	460b      	mov	r3, r1
 801595a:	4630      	mov	r0, r6
 801595c:	4639      	mov	r1, r7
 801595e:	f7ea fe23 	bl	80005a8 <__aeabi_dmul>
 8015962:	a32f      	add	r3, pc, #188	; (adr r3, 8015a20 <__kernel_sin+0x160>)
 8015964:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015968:	f7ea fc66 	bl	8000238 <__aeabi_dsub>
 801596c:	4642      	mov	r2, r8
 801596e:	464b      	mov	r3, r9
 8015970:	f7ea fe1a 	bl	80005a8 <__aeabi_dmul>
 8015974:	4602      	mov	r2, r0
 8015976:	460b      	mov	r3, r1
 8015978:	4650      	mov	r0, sl
 801597a:	4621      	mov	r1, r4
 801597c:	f7ea fc5e 	bl	800023c <__adddf3>
 8015980:	4682      	mov	sl, r0
 8015982:	460c      	mov	r4, r1
 8015984:	4650      	mov	r0, sl
 8015986:	4621      	mov	r1, r4
 8015988:	b006      	add	sp, #24
 801598a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801598e:	2200      	movs	r2, #0
 8015990:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015994:	4b24      	ldr	r3, [pc, #144]	; (8015a28 <__kernel_sin+0x168>)
 8015996:	f7ea fe07 	bl	80005a8 <__aeabi_dmul>
 801599a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801599e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80159a2:	4640      	mov	r0, r8
 80159a4:	4649      	mov	r1, r9
 80159a6:	f7ea fdff 	bl	80005a8 <__aeabi_dmul>
 80159aa:	4602      	mov	r2, r0
 80159ac:	460b      	mov	r3, r1
 80159ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80159b2:	f7ea fc41 	bl	8000238 <__aeabi_dsub>
 80159b6:	4632      	mov	r2, r6
 80159b8:	463b      	mov	r3, r7
 80159ba:	f7ea fdf5 	bl	80005a8 <__aeabi_dmul>
 80159be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80159c2:	f7ea fc39 	bl	8000238 <__aeabi_dsub>
 80159c6:	a316      	add	r3, pc, #88	; (adr r3, 8015a20 <__kernel_sin+0x160>)
 80159c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80159cc:	4606      	mov	r6, r0
 80159ce:	460f      	mov	r7, r1
 80159d0:	4640      	mov	r0, r8
 80159d2:	4649      	mov	r1, r9
 80159d4:	f7ea fde8 	bl	80005a8 <__aeabi_dmul>
 80159d8:	4602      	mov	r2, r0
 80159da:	460b      	mov	r3, r1
 80159dc:	4630      	mov	r0, r6
 80159de:	4639      	mov	r1, r7
 80159e0:	f7ea fc2c 	bl	800023c <__adddf3>
 80159e4:	4602      	mov	r2, r0
 80159e6:	460b      	mov	r3, r1
 80159e8:	4650      	mov	r0, sl
 80159ea:	4621      	mov	r1, r4
 80159ec:	f7ea fc24 	bl	8000238 <__aeabi_dsub>
 80159f0:	e7c6      	b.n	8015980 <__kernel_sin+0xc0>
 80159f2:	bf00      	nop
 80159f4:	f3af 8000 	nop.w
 80159f8:	5acfd57c 	.word	0x5acfd57c
 80159fc:	3de5d93a 	.word	0x3de5d93a
 8015a00:	8a2b9ceb 	.word	0x8a2b9ceb
 8015a04:	3e5ae5e6 	.word	0x3e5ae5e6
 8015a08:	57b1fe7d 	.word	0x57b1fe7d
 8015a0c:	3ec71de3 	.word	0x3ec71de3
 8015a10:	19c161d5 	.word	0x19c161d5
 8015a14:	3f2a01a0 	.word	0x3f2a01a0
 8015a18:	1110f8a6 	.word	0x1110f8a6
 8015a1c:	3f811111 	.word	0x3f811111
 8015a20:	55555549 	.word	0x55555549
 8015a24:	3fc55555 	.word	0x3fc55555
 8015a28:	3fe00000 	.word	0x3fe00000

08015a2c <fabs>:
 8015a2c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8015a30:	4619      	mov	r1, r3
 8015a32:	4770      	bx	lr

08015a34 <finite>:
 8015a34:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8015a38:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 8015a3c:	0fc0      	lsrs	r0, r0, #31
 8015a3e:	4770      	bx	lr

08015a40 <floor>:
 8015a40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015a44:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8015a48:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 8015a4c:	2e13      	cmp	r6, #19
 8015a4e:	4607      	mov	r7, r0
 8015a50:	460b      	mov	r3, r1
 8015a52:	460c      	mov	r4, r1
 8015a54:	4605      	mov	r5, r0
 8015a56:	dc35      	bgt.n	8015ac4 <floor+0x84>
 8015a58:	2e00      	cmp	r6, #0
 8015a5a:	da16      	bge.n	8015a8a <floor+0x4a>
 8015a5c:	a336      	add	r3, pc, #216	; (adr r3, 8015b38 <floor+0xf8>)
 8015a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a62:	f7ea fbeb 	bl	800023c <__adddf3>
 8015a66:	2200      	movs	r2, #0
 8015a68:	2300      	movs	r3, #0
 8015a6a:	f7eb f82d 	bl	8000ac8 <__aeabi_dcmpgt>
 8015a6e:	b148      	cbz	r0, 8015a84 <floor+0x44>
 8015a70:	2c00      	cmp	r4, #0
 8015a72:	da5b      	bge.n	8015b2c <floor+0xec>
 8015a74:	2500      	movs	r5, #0
 8015a76:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8015a7a:	4a31      	ldr	r2, [pc, #196]	; (8015b40 <floor+0x100>)
 8015a7c:	433b      	orrs	r3, r7
 8015a7e:	42ab      	cmp	r3, r5
 8015a80:	bf18      	it	ne
 8015a82:	4614      	movne	r4, r2
 8015a84:	4623      	mov	r3, r4
 8015a86:	462f      	mov	r7, r5
 8015a88:	e026      	b.n	8015ad8 <floor+0x98>
 8015a8a:	4a2e      	ldr	r2, [pc, #184]	; (8015b44 <floor+0x104>)
 8015a8c:	fa42 f806 	asr.w	r8, r2, r6
 8015a90:	ea01 0208 	and.w	r2, r1, r8
 8015a94:	4302      	orrs	r2, r0
 8015a96:	d01f      	beq.n	8015ad8 <floor+0x98>
 8015a98:	a327      	add	r3, pc, #156	; (adr r3, 8015b38 <floor+0xf8>)
 8015a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015a9e:	f7ea fbcd 	bl	800023c <__adddf3>
 8015aa2:	2200      	movs	r2, #0
 8015aa4:	2300      	movs	r3, #0
 8015aa6:	f7eb f80f 	bl	8000ac8 <__aeabi_dcmpgt>
 8015aaa:	2800      	cmp	r0, #0
 8015aac:	d0ea      	beq.n	8015a84 <floor+0x44>
 8015aae:	2c00      	cmp	r4, #0
 8015ab0:	bfbe      	ittt	lt
 8015ab2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8015ab6:	fa43 f606 	asrlt.w	r6, r3, r6
 8015aba:	19a4      	addlt	r4, r4, r6
 8015abc:	ea24 0408 	bic.w	r4, r4, r8
 8015ac0:	2500      	movs	r5, #0
 8015ac2:	e7df      	b.n	8015a84 <floor+0x44>
 8015ac4:	2e33      	cmp	r6, #51	; 0x33
 8015ac6:	dd0b      	ble.n	8015ae0 <floor+0xa0>
 8015ac8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8015acc:	d104      	bne.n	8015ad8 <floor+0x98>
 8015ace:	4602      	mov	r2, r0
 8015ad0:	f7ea fbb4 	bl	800023c <__adddf3>
 8015ad4:	4607      	mov	r7, r0
 8015ad6:	460b      	mov	r3, r1
 8015ad8:	4638      	mov	r0, r7
 8015ada:	4619      	mov	r1, r3
 8015adc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015ae0:	f04f 32ff 	mov.w	r2, #4294967295
 8015ae4:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 8015ae8:	fa22 f808 	lsr.w	r8, r2, r8
 8015aec:	ea18 0f00 	tst.w	r8, r0
 8015af0:	d0f2      	beq.n	8015ad8 <floor+0x98>
 8015af2:	a311      	add	r3, pc, #68	; (adr r3, 8015b38 <floor+0xf8>)
 8015af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015af8:	f7ea fba0 	bl	800023c <__adddf3>
 8015afc:	2200      	movs	r2, #0
 8015afe:	2300      	movs	r3, #0
 8015b00:	f7ea ffe2 	bl	8000ac8 <__aeabi_dcmpgt>
 8015b04:	2800      	cmp	r0, #0
 8015b06:	d0bd      	beq.n	8015a84 <floor+0x44>
 8015b08:	2c00      	cmp	r4, #0
 8015b0a:	da02      	bge.n	8015b12 <floor+0xd2>
 8015b0c:	2e14      	cmp	r6, #20
 8015b0e:	d103      	bne.n	8015b18 <floor+0xd8>
 8015b10:	3401      	adds	r4, #1
 8015b12:	ea25 0508 	bic.w	r5, r5, r8
 8015b16:	e7b5      	b.n	8015a84 <floor+0x44>
 8015b18:	2301      	movs	r3, #1
 8015b1a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8015b1e:	fa03 f606 	lsl.w	r6, r3, r6
 8015b22:	4435      	add	r5, r6
 8015b24:	42bd      	cmp	r5, r7
 8015b26:	bf38      	it	cc
 8015b28:	18e4      	addcc	r4, r4, r3
 8015b2a:	e7f2      	b.n	8015b12 <floor+0xd2>
 8015b2c:	2500      	movs	r5, #0
 8015b2e:	462c      	mov	r4, r5
 8015b30:	e7a8      	b.n	8015a84 <floor+0x44>
 8015b32:	bf00      	nop
 8015b34:	f3af 8000 	nop.w
 8015b38:	8800759c 	.word	0x8800759c
 8015b3c:	7e37e43c 	.word	0x7e37e43c
 8015b40:	bff00000 	.word	0xbff00000
 8015b44:	000fffff 	.word	0x000fffff

08015b48 <matherr>:
 8015b48:	2000      	movs	r0, #0
 8015b4a:	4770      	bx	lr

08015b4c <nan>:
 8015b4c:	2000      	movs	r0, #0
 8015b4e:	4901      	ldr	r1, [pc, #4]	; (8015b54 <nan+0x8>)
 8015b50:	4770      	bx	lr
 8015b52:	bf00      	nop
 8015b54:	7ff80000 	.word	0x7ff80000

08015b58 <rint>:
 8015b58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015b5a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8015b5e:	f2a2 3cff 	subw	ip, r2, #1023	; 0x3ff
 8015b62:	f1bc 0f13 	cmp.w	ip, #19
 8015b66:	4604      	mov	r4, r0
 8015b68:	460d      	mov	r5, r1
 8015b6a:	460b      	mov	r3, r1
 8015b6c:	4606      	mov	r6, r0
 8015b6e:	ea4f 77d1 	mov.w	r7, r1, lsr #31
 8015b72:	dc5a      	bgt.n	8015c2a <rint+0xd2>
 8015b74:	f1bc 0f00 	cmp.w	ip, #0
 8015b78:	da2b      	bge.n	8015bd2 <rint+0x7a>
 8015b7a:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8015b7e:	4302      	orrs	r2, r0
 8015b80:	d023      	beq.n	8015bca <rint+0x72>
 8015b82:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8015b86:	4302      	orrs	r2, r0
 8015b88:	4256      	negs	r6, r2
 8015b8a:	4316      	orrs	r6, r2
 8015b8c:	0c4b      	lsrs	r3, r1, #17
 8015b8e:	0b36      	lsrs	r6, r6, #12
 8015b90:	4934      	ldr	r1, [pc, #208]	; (8015c64 <rint+0x10c>)
 8015b92:	045b      	lsls	r3, r3, #17
 8015b94:	f406 2600 	and.w	r6, r6, #524288	; 0x80000
 8015b98:	ea46 0503 	orr.w	r5, r6, r3
 8015b9c:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
 8015ba0:	4602      	mov	r2, r0
 8015ba2:	462b      	mov	r3, r5
 8015ba4:	e9d1 4500 	ldrd	r4, r5, [r1]
 8015ba8:	4620      	mov	r0, r4
 8015baa:	4629      	mov	r1, r5
 8015bac:	f7ea fb46 	bl	800023c <__adddf3>
 8015bb0:	e9cd 0100 	strd	r0, r1, [sp]
 8015bb4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015bb8:	462b      	mov	r3, r5
 8015bba:	4622      	mov	r2, r4
 8015bbc:	f7ea fb3c 	bl	8000238 <__aeabi_dsub>
 8015bc0:	4604      	mov	r4, r0
 8015bc2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8015bc6:	ea43 75c7 	orr.w	r5, r3, r7, lsl #31
 8015bca:	4620      	mov	r0, r4
 8015bcc:	4629      	mov	r1, r5
 8015bce:	b003      	add	sp, #12
 8015bd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015bd2:	4a25      	ldr	r2, [pc, #148]	; (8015c68 <rint+0x110>)
 8015bd4:	fa42 f20c 	asr.w	r2, r2, ip
 8015bd8:	4011      	ands	r1, r2
 8015bda:	4301      	orrs	r1, r0
 8015bdc:	d0f5      	beq.n	8015bca <rint+0x72>
 8015bde:	0852      	lsrs	r2, r2, #1
 8015be0:	ea05 0102 	and.w	r1, r5, r2
 8015be4:	ea50 0601 	orrs.w	r6, r0, r1
 8015be8:	d00c      	beq.n	8015c04 <rint+0xac>
 8015bea:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8015bee:	f1bc 0f13 	cmp.w	ip, #19
 8015bf2:	bf0c      	ite	eq
 8015bf4:	f04f 4600 	moveq.w	r6, #2147483648	; 0x80000000
 8015bf8:	2600      	movne	r6, #0
 8015bfa:	ea25 0202 	bic.w	r2, r5, r2
 8015bfe:	fa43 f30c 	asr.w	r3, r3, ip
 8015c02:	4313      	orrs	r3, r2
 8015c04:	4917      	ldr	r1, [pc, #92]	; (8015c64 <rint+0x10c>)
 8015c06:	4632      	mov	r2, r6
 8015c08:	eb01 07c7 	add.w	r7, r1, r7, lsl #3
 8015c0c:	e9d7 4500 	ldrd	r4, r5, [r7]
 8015c10:	4620      	mov	r0, r4
 8015c12:	4629      	mov	r1, r5
 8015c14:	f7ea fb12 	bl	800023c <__adddf3>
 8015c18:	e9cd 0100 	strd	r0, r1, [sp]
 8015c1c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015c20:	4622      	mov	r2, r4
 8015c22:	462b      	mov	r3, r5
 8015c24:	f7ea fb08 	bl	8000238 <__aeabi_dsub>
 8015c28:	e008      	b.n	8015c3c <rint+0xe4>
 8015c2a:	f1bc 0f33 	cmp.w	ip, #51	; 0x33
 8015c2e:	dd08      	ble.n	8015c42 <rint+0xea>
 8015c30:	f5bc 6f80 	cmp.w	ip, #1024	; 0x400
 8015c34:	d1c9      	bne.n	8015bca <rint+0x72>
 8015c36:	4602      	mov	r2, r0
 8015c38:	f7ea fb00 	bl	800023c <__adddf3>
 8015c3c:	4604      	mov	r4, r0
 8015c3e:	460d      	mov	r5, r1
 8015c40:	e7c3      	b.n	8015bca <rint+0x72>
 8015c42:	f2a2 4113 	subw	r1, r2, #1043	; 0x413
 8015c46:	f04f 32ff 	mov.w	r2, #4294967295
 8015c4a:	40ca      	lsrs	r2, r1
 8015c4c:	4210      	tst	r0, r2
 8015c4e:	d0bc      	beq.n	8015bca <rint+0x72>
 8015c50:	0852      	lsrs	r2, r2, #1
 8015c52:	4210      	tst	r0, r2
 8015c54:	bf1f      	itttt	ne
 8015c56:	f04f 4680 	movne.w	r6, #1073741824	; 0x40000000
 8015c5a:	ea20 0202 	bicne.w	r2, r0, r2
 8015c5e:	410e      	asrne	r6, r1
 8015c60:	4316      	orrne	r6, r2
 8015c62:	e7cf      	b.n	8015c04 <rint+0xac>
 8015c64:	08023c28 	.word	0x08023c28
 8015c68:	000fffff 	.word	0x000fffff
 8015c6c:	00000000 	.word	0x00000000

08015c70 <scalbn>:
 8015c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015c72:	4616      	mov	r6, r2
 8015c74:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8015c78:	4604      	mov	r4, r0
 8015c7a:	460d      	mov	r5, r1
 8015c7c:	460b      	mov	r3, r1
 8015c7e:	b982      	cbnz	r2, 8015ca2 <scalbn+0x32>
 8015c80:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8015c84:	4303      	orrs	r3, r0
 8015c86:	d034      	beq.n	8015cf2 <scalbn+0x82>
 8015c88:	4b2d      	ldr	r3, [pc, #180]	; (8015d40 <scalbn+0xd0>)
 8015c8a:	2200      	movs	r2, #0
 8015c8c:	f7ea fc8c 	bl	80005a8 <__aeabi_dmul>
 8015c90:	4b2c      	ldr	r3, [pc, #176]	; (8015d44 <scalbn+0xd4>)
 8015c92:	4604      	mov	r4, r0
 8015c94:	429e      	cmp	r6, r3
 8015c96:	460d      	mov	r5, r1
 8015c98:	da0d      	bge.n	8015cb6 <scalbn+0x46>
 8015c9a:	a325      	add	r3, pc, #148	; (adr r3, 8015d30 <scalbn+0xc0>)
 8015c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015ca0:	e01c      	b.n	8015cdc <scalbn+0x6c>
 8015ca2:	f240 77ff 	movw	r7, #2047	; 0x7ff
 8015ca6:	42ba      	cmp	r2, r7
 8015ca8:	d109      	bne.n	8015cbe <scalbn+0x4e>
 8015caa:	4602      	mov	r2, r0
 8015cac:	f7ea fac6 	bl	800023c <__adddf3>
 8015cb0:	4604      	mov	r4, r0
 8015cb2:	460d      	mov	r5, r1
 8015cb4:	e01d      	b.n	8015cf2 <scalbn+0x82>
 8015cb6:	460b      	mov	r3, r1
 8015cb8:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8015cbc:	3a36      	subs	r2, #54	; 0x36
 8015cbe:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8015cc2:	4432      	add	r2, r6
 8015cc4:	428a      	cmp	r2, r1
 8015cc6:	dd0c      	ble.n	8015ce2 <scalbn+0x72>
 8015cc8:	4622      	mov	r2, r4
 8015cca:	462b      	mov	r3, r5
 8015ccc:	a11a      	add	r1, pc, #104	; (adr r1, 8015d38 <scalbn+0xc8>)
 8015cce:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015cd2:	f000 f83b 	bl	8015d4c <copysign>
 8015cd6:	a318      	add	r3, pc, #96	; (adr r3, 8015d38 <scalbn+0xc8>)
 8015cd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015cdc:	f7ea fc64 	bl	80005a8 <__aeabi_dmul>
 8015ce0:	e7e6      	b.n	8015cb0 <scalbn+0x40>
 8015ce2:	2a00      	cmp	r2, #0
 8015ce4:	dd08      	ble.n	8015cf8 <scalbn+0x88>
 8015ce6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8015cea:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8015cee:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8015cf2:	4620      	mov	r0, r4
 8015cf4:	4629      	mov	r1, r5
 8015cf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015cf8:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8015cfc:	da0b      	bge.n	8015d16 <scalbn+0xa6>
 8015cfe:	f24c 3350 	movw	r3, #50000	; 0xc350
 8015d02:	429e      	cmp	r6, r3
 8015d04:	4622      	mov	r2, r4
 8015d06:	462b      	mov	r3, r5
 8015d08:	dce0      	bgt.n	8015ccc <scalbn+0x5c>
 8015d0a:	a109      	add	r1, pc, #36	; (adr r1, 8015d30 <scalbn+0xc0>)
 8015d0c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015d10:	f000 f81c 	bl	8015d4c <copysign>
 8015d14:	e7c1      	b.n	8015c9a <scalbn+0x2a>
 8015d16:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8015d1a:	3236      	adds	r2, #54	; 0x36
 8015d1c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8015d20:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8015d24:	4620      	mov	r0, r4
 8015d26:	4629      	mov	r1, r5
 8015d28:	2200      	movs	r2, #0
 8015d2a:	4b07      	ldr	r3, [pc, #28]	; (8015d48 <scalbn+0xd8>)
 8015d2c:	e7d6      	b.n	8015cdc <scalbn+0x6c>
 8015d2e:	bf00      	nop
 8015d30:	c2f8f359 	.word	0xc2f8f359
 8015d34:	01a56e1f 	.word	0x01a56e1f
 8015d38:	8800759c 	.word	0x8800759c
 8015d3c:	7e37e43c 	.word	0x7e37e43c
 8015d40:	43500000 	.word	0x43500000
 8015d44:	ffff3cb0 	.word	0xffff3cb0
 8015d48:	3c900000 	.word	0x3c900000

08015d4c <copysign>:
 8015d4c:	b530      	push	{r4, r5, lr}
 8015d4e:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8015d52:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8015d56:	ea42 0503 	orr.w	r5, r2, r3
 8015d5a:	4629      	mov	r1, r5
 8015d5c:	bd30      	pop	{r4, r5, pc}
	...

08015d60 <_init>:
 8015d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015d62:	bf00      	nop
 8015d64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015d66:	bc08      	pop	{r3}
 8015d68:	469e      	mov	lr, r3
 8015d6a:	4770      	bx	lr

08015d6c <_fini>:
 8015d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015d6e:	bf00      	nop
 8015d70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015d72:	bc08      	pop	{r3}
 8015d74:	469e      	mov	lr, r3
 8015d76:	4770      	bx	lr
