// Seed: 3407358339
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    output id_3,
    output reg id_4,
    input id_5
);
  reg id_6;
  assign id_2 = id_0;
  reg   id_7 = id_6;
  logic id_8;
  logic id_9;
  always @(negedge id_8)
    if ('d0) begin
      if (1'b0) begin
        id_4 <= 1'b0;
        id_7 <= id_1;
      end
    end else id_4 <= 1 - id_7;
endmodule
