--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml main_module.twx main_module.ncd -o main_module.twr
main_module.pcf

Design file:              main_module.ncd
Physical constraint file: main_module.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clock = PERIOD TIMEGRP "clk" 1000 ns HIGH 50% 
INPUT_JITTER 0.05 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6919833 paths analyzed, 890 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.977ns.
--------------------------------------------------------------------------------

Paths for end point pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A (RAMB16_X0Y8.ADDRA10), 104182 paths
--------------------------------------------------------------------------------
Slack (setup path):     976.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db/reg5_4 (FF)
  Destination:          pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A (RAM)
  Requirement:          1000.000ns
  Data Path Delay:      23.952ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: db/reg5_4 to pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y65.XQ      Tcko                  0.515   db/reg5<4>
                                                       db/reg5_4
    SLICE_X25Y61.F3      net (fanout=3)        0.828   db/reg5<4>
    SLICE_X25Y61.X       Tilo                  0.612   db/comp4526
                                                       db/comp4526
    SLICE_X25Y62.F2      net (fanout=1)        0.341   db/comp4526
    SLICE_X25Y62.X       Tilo                  0.612   db/comp4
                                                       db/comp4578
    SLICE_X25Y60.F2      net (fanout=2)        0.309   db/comp4
    SLICE_X25Y60.X       Tilo                  0.612   mux_sel_b<0>
                                                       db/mux_sel_b<0>1
    SLICE_X44Y56.G1      net (fanout=16)       1.645   mux_sel_b<0>
    SLICE_X44Y56.X       Tif5x                 1.000   rb/temp_B<1>
                                                       rb/Mmux_temp_B_2_f5_0_F
                                                       rb/Mmux_temp_B_2_f5_0
    SLICE_X42Y45.G1      net (fanout=16)       1.377   rb/temp_B<1>
    SLICE_X42Y45.Y       Tilo                  0.660   N18
                                                       rb/B<1>1_1
    SLICE_X44Y41.G1      net (fanout=12)       0.749   rb/B<1>1
    SLICE_X44Y41.Y       Tilo                  0.660   mi/a21<4>7
                                                       mi/Sh18_SW1
    SLICE_X43Y41.G2      net (fanout=2)        0.366   N24
    SLICE_X43Y41.X       Tif5x                 0.890   mi/a23<3>
                                                       mi/a23<3>1_F
                                                       mi/a23<3>1
    SLICE_X45Y44.F1      net (fanout=2)        0.928   mi/a23<3>
    SLICE_X45Y44.X       Tilo                  0.612   mi/f23_1_not000021
                                                       mi/f23_1_not000021
    SLICE_X46Y44.F2      net (fanout=1)        0.347   mi/f23_1_not000021
    SLICE_X46Y44.X       Tilo                  0.660   mi/f23<1>
                                                       mi/f23_1_not000045
    SLICE_X47Y45.F4      net (fanout=1)        0.020   mi/f23<1>
    SLICE_X47Y45.X       Tif5x                 0.890   mi/Mmux_flag_ex_10_f5
                                                       mi/Mmux_flag_ex_10_f5_G
                                                       mi/Mmux_flag_ex_10_f5
    SLICE_X40Y48.F2      net (fanout=1)        0.790   mi/Mmux_flag_ex_10_f5
    SLICE_X40Y48.X       Tif5x                 1.000   jb/out_reg3<1>
                                                       mi/op_dec<4>81_G
                                                       mi/op_dec<4>81
    SLICE_X36Y61.G1      net (fanout=2)        0.720   flag_ex<1>
    SLICE_X36Y61.X       Tif5x                 1.000   jb/pc_mux_sel48
                                                       jb/pc_mux_sel48_F
                                                       jb/pc_mux_sel48
    SLICE_X30Y68.G4      net (fanout=3)        0.900   jb/pc_mux_sel48
    SLICE_X30Y68.Y       Tilo                  0.660   jb/out_reg2<3>
                                                       jb/pc_mux_sel78
    SLICE_X34Y69.F2      net (fanout=19)       0.633   jb/pc_mux_sel78
    SLICE_X34Y69.X       Tilo                  0.660   pi/address_hold<4>
                                                       pi/mux1<4>1
    RAMB16_X0Y8.ADDRA10  net (fanout=3)        2.628   pi/Madd_increment_address_lut<4>
    RAMB16_X0Y8.CLKA     Tback                 0.328   pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram
                                                       pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     23.952ns (11.371ns logic, 12.581ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     976.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db/reg5_4 (FF)
  Destination:          pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A (RAM)
  Requirement:          1000.000ns
  Data Path Delay:      23.947ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: db/reg5_4 to pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y65.XQ      Tcko                  0.515   db/reg5<4>
                                                       db/reg5_4
    SLICE_X25Y61.F3      net (fanout=3)        0.828   db/reg5<4>
    SLICE_X25Y61.X       Tilo                  0.612   db/comp4526
                                                       db/comp4526
    SLICE_X25Y62.F2      net (fanout=1)        0.341   db/comp4526
    SLICE_X25Y62.X       Tilo                  0.612   db/comp4
                                                       db/comp4578
    SLICE_X25Y60.F2      net (fanout=2)        0.309   db/comp4
    SLICE_X25Y60.X       Tilo                  0.612   mux_sel_b<0>
                                                       db/mux_sel_b<0>1
    SLICE_X44Y56.F1      net (fanout=16)       1.640   mux_sel_b<0>
    SLICE_X44Y56.X       Tif5x                 1.000   rb/temp_B<1>
                                                       rb/Mmux_temp_B_2_f5_0_G
                                                       rb/Mmux_temp_B_2_f5_0
    SLICE_X42Y45.G1      net (fanout=16)       1.377   rb/temp_B<1>
    SLICE_X42Y45.Y       Tilo                  0.660   N18
                                                       rb/B<1>1_1
    SLICE_X44Y41.G1      net (fanout=12)       0.749   rb/B<1>1
    SLICE_X44Y41.Y       Tilo                  0.660   mi/a21<4>7
                                                       mi/Sh18_SW1
    SLICE_X43Y41.G2      net (fanout=2)        0.366   N24
    SLICE_X43Y41.X       Tif5x                 0.890   mi/a23<3>
                                                       mi/a23<3>1_F
                                                       mi/a23<3>1
    SLICE_X45Y44.F1      net (fanout=2)        0.928   mi/a23<3>
    SLICE_X45Y44.X       Tilo                  0.612   mi/f23_1_not000021
                                                       mi/f23_1_not000021
    SLICE_X46Y44.F2      net (fanout=1)        0.347   mi/f23_1_not000021
    SLICE_X46Y44.X       Tilo                  0.660   mi/f23<1>
                                                       mi/f23_1_not000045
    SLICE_X47Y45.F4      net (fanout=1)        0.020   mi/f23<1>
    SLICE_X47Y45.X       Tif5x                 0.890   mi/Mmux_flag_ex_10_f5
                                                       mi/Mmux_flag_ex_10_f5_G
                                                       mi/Mmux_flag_ex_10_f5
    SLICE_X40Y48.F2      net (fanout=1)        0.790   mi/Mmux_flag_ex_10_f5
    SLICE_X40Y48.X       Tif5x                 1.000   jb/out_reg3<1>
                                                       mi/op_dec<4>81_G
                                                       mi/op_dec<4>81
    SLICE_X36Y61.G1      net (fanout=2)        0.720   flag_ex<1>
    SLICE_X36Y61.X       Tif5x                 1.000   jb/pc_mux_sel48
                                                       jb/pc_mux_sel48_F
                                                       jb/pc_mux_sel48
    SLICE_X30Y68.G4      net (fanout=3)        0.900   jb/pc_mux_sel48
    SLICE_X30Y68.Y       Tilo                  0.660   jb/out_reg2<3>
                                                       jb/pc_mux_sel78
    SLICE_X34Y69.F2      net (fanout=19)       0.633   jb/pc_mux_sel78
    SLICE_X34Y69.X       Tilo                  0.660   pi/address_hold<4>
                                                       pi/mux1<4>1
    RAMB16_X0Y8.ADDRA10  net (fanout=3)        2.628   pi/Madd_increment_address_lut<4>
    RAMB16_X0Y8.CLKA     Tback                 0.328   pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram
                                                       pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     23.947ns (11.371ns logic, 12.576ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     976.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db/reg5_2 (FF)
  Destination:          pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A (RAM)
  Requirement:          1000.000ns
  Data Path Delay:      23.941ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: db/reg5_2 to pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y59.YQ      Tcko                  0.567   db/reg5<3>
                                                       db/reg5_2
    SLICE_X24Y62.G4      net (fanout=3)        0.606   db/reg5<2>
    SLICE_X24Y62.Y       Tilo                  0.660   db/comp6562
                                                       db/comp5562
    SLICE_X24Y61.F2      net (fanout=1)        0.278   db/comp5562
    SLICE_X24Y61.X       Tilo                  0.660   db/comp5
                                                       db/comp5578
    SLICE_X25Y60.F1      net (fanout=2)        0.435   db/comp5
    SLICE_X25Y60.X       Tilo                  0.612   mux_sel_b<0>
                                                       db/mux_sel_b<0>1
    SLICE_X44Y56.G1      net (fanout=16)       1.645   mux_sel_b<0>
    SLICE_X44Y56.X       Tif5x                 1.000   rb/temp_B<1>
                                                       rb/Mmux_temp_B_2_f5_0_F
                                                       rb/Mmux_temp_B_2_f5_0
    SLICE_X42Y45.G1      net (fanout=16)       1.377   rb/temp_B<1>
    SLICE_X42Y45.Y       Tilo                  0.660   N18
                                                       rb/B<1>1_1
    SLICE_X44Y41.G1      net (fanout=12)       0.749   rb/B<1>1
    SLICE_X44Y41.Y       Tilo                  0.660   mi/a21<4>7
                                                       mi/Sh18_SW1
    SLICE_X43Y41.G2      net (fanout=2)        0.366   N24
    SLICE_X43Y41.X       Tif5x                 0.890   mi/a23<3>
                                                       mi/a23<3>1_F
                                                       mi/a23<3>1
    SLICE_X45Y44.F1      net (fanout=2)        0.928   mi/a23<3>
    SLICE_X45Y44.X       Tilo                  0.612   mi/f23_1_not000021
                                                       mi/f23_1_not000021
    SLICE_X46Y44.F2      net (fanout=1)        0.347   mi/f23_1_not000021
    SLICE_X46Y44.X       Tilo                  0.660   mi/f23<1>
                                                       mi/f23_1_not000045
    SLICE_X47Y45.F4      net (fanout=1)        0.020   mi/f23<1>
    SLICE_X47Y45.X       Tif5x                 0.890   mi/Mmux_flag_ex_10_f5
                                                       mi/Mmux_flag_ex_10_f5_G
                                                       mi/Mmux_flag_ex_10_f5
    SLICE_X40Y48.F2      net (fanout=1)        0.790   mi/Mmux_flag_ex_10_f5
    SLICE_X40Y48.X       Tif5x                 1.000   jb/out_reg3<1>
                                                       mi/op_dec<4>81_G
                                                       mi/op_dec<4>81
    SLICE_X36Y61.G1      net (fanout=2)        0.720   flag_ex<1>
    SLICE_X36Y61.X       Tif5x                 1.000   jb/pc_mux_sel48
                                                       jb/pc_mux_sel48_F
                                                       jb/pc_mux_sel48
    SLICE_X30Y68.G4      net (fanout=3)        0.900   jb/pc_mux_sel48
    SLICE_X30Y68.Y       Tilo                  0.660   jb/out_reg2<3>
                                                       jb/pc_mux_sel78
    SLICE_X34Y69.F2      net (fanout=19)       0.633   jb/pc_mux_sel78
    SLICE_X34Y69.X       Tilo                  0.660   pi/address_hold<4>
                                                       pi/mux1<4>1
    RAMB16_X0Y8.ADDRA10  net (fanout=3)        2.628   pi/Madd_increment_address_lut<4>
    RAMB16_X0Y8.CLKA     Tback                 0.328   pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram
                                                       pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     23.941ns (11.519ns logic, 12.422ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Paths for end point pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B (RAMB16_X0Y8.ADDRB10), 104182 paths
--------------------------------------------------------------------------------
Slack (setup path):     976.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db/reg5_4 (FF)
  Destination:          pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B (RAM)
  Requirement:          1000.000ns
  Data Path Delay:      23.952ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: db/reg5_4 to pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y65.XQ      Tcko                  0.515   db/reg5<4>
                                                       db/reg5_4
    SLICE_X25Y61.F3      net (fanout=3)        0.828   db/reg5<4>
    SLICE_X25Y61.X       Tilo                  0.612   db/comp4526
                                                       db/comp4526
    SLICE_X25Y62.F2      net (fanout=1)        0.341   db/comp4526
    SLICE_X25Y62.X       Tilo                  0.612   db/comp4
                                                       db/comp4578
    SLICE_X25Y60.F2      net (fanout=2)        0.309   db/comp4
    SLICE_X25Y60.X       Tilo                  0.612   mux_sel_b<0>
                                                       db/mux_sel_b<0>1
    SLICE_X44Y56.G1      net (fanout=16)       1.645   mux_sel_b<0>
    SLICE_X44Y56.X       Tif5x                 1.000   rb/temp_B<1>
                                                       rb/Mmux_temp_B_2_f5_0_F
                                                       rb/Mmux_temp_B_2_f5_0
    SLICE_X42Y45.G1      net (fanout=16)       1.377   rb/temp_B<1>
    SLICE_X42Y45.Y       Tilo                  0.660   N18
                                                       rb/B<1>1_1
    SLICE_X44Y41.G1      net (fanout=12)       0.749   rb/B<1>1
    SLICE_X44Y41.Y       Tilo                  0.660   mi/a21<4>7
                                                       mi/Sh18_SW1
    SLICE_X43Y41.G2      net (fanout=2)        0.366   N24
    SLICE_X43Y41.X       Tif5x                 0.890   mi/a23<3>
                                                       mi/a23<3>1_F
                                                       mi/a23<3>1
    SLICE_X45Y44.F1      net (fanout=2)        0.928   mi/a23<3>
    SLICE_X45Y44.X       Tilo                  0.612   mi/f23_1_not000021
                                                       mi/f23_1_not000021
    SLICE_X46Y44.F2      net (fanout=1)        0.347   mi/f23_1_not000021
    SLICE_X46Y44.X       Tilo                  0.660   mi/f23<1>
                                                       mi/f23_1_not000045
    SLICE_X47Y45.F4      net (fanout=1)        0.020   mi/f23<1>
    SLICE_X47Y45.X       Tif5x                 0.890   mi/Mmux_flag_ex_10_f5
                                                       mi/Mmux_flag_ex_10_f5_G
                                                       mi/Mmux_flag_ex_10_f5
    SLICE_X40Y48.F2      net (fanout=1)        0.790   mi/Mmux_flag_ex_10_f5
    SLICE_X40Y48.X       Tif5x                 1.000   jb/out_reg3<1>
                                                       mi/op_dec<4>81_G
                                                       mi/op_dec<4>81
    SLICE_X36Y61.G1      net (fanout=2)        0.720   flag_ex<1>
    SLICE_X36Y61.X       Tif5x                 1.000   jb/pc_mux_sel48
                                                       jb/pc_mux_sel48_F
                                                       jb/pc_mux_sel48
    SLICE_X30Y68.G4      net (fanout=3)        0.900   jb/pc_mux_sel48
    SLICE_X30Y68.Y       Tilo                  0.660   jb/out_reg2<3>
                                                       jb/pc_mux_sel78
    SLICE_X34Y69.F2      net (fanout=19)       0.633   jb/pc_mux_sel78
    SLICE_X34Y69.X       Tilo                  0.660   pi/address_hold<4>
                                                       pi/mux1<4>1
    RAMB16_X0Y8.ADDRB10  net (fanout=3)        2.628   pi/Madd_increment_address_lut<4>
    RAMB16_X0Y8.CLKB     Tback                 0.328   pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram
                                                       pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B
    -------------------------------------------------  ---------------------------
    Total                                     23.952ns (11.371ns logic, 12.581ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     976.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db/reg5_4 (FF)
  Destination:          pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B (RAM)
  Requirement:          1000.000ns
  Data Path Delay:      23.947ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: db/reg5_4 to pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y65.XQ      Tcko                  0.515   db/reg5<4>
                                                       db/reg5_4
    SLICE_X25Y61.F3      net (fanout=3)        0.828   db/reg5<4>
    SLICE_X25Y61.X       Tilo                  0.612   db/comp4526
                                                       db/comp4526
    SLICE_X25Y62.F2      net (fanout=1)        0.341   db/comp4526
    SLICE_X25Y62.X       Tilo                  0.612   db/comp4
                                                       db/comp4578
    SLICE_X25Y60.F2      net (fanout=2)        0.309   db/comp4
    SLICE_X25Y60.X       Tilo                  0.612   mux_sel_b<0>
                                                       db/mux_sel_b<0>1
    SLICE_X44Y56.F1      net (fanout=16)       1.640   mux_sel_b<0>
    SLICE_X44Y56.X       Tif5x                 1.000   rb/temp_B<1>
                                                       rb/Mmux_temp_B_2_f5_0_G
                                                       rb/Mmux_temp_B_2_f5_0
    SLICE_X42Y45.G1      net (fanout=16)       1.377   rb/temp_B<1>
    SLICE_X42Y45.Y       Tilo                  0.660   N18
                                                       rb/B<1>1_1
    SLICE_X44Y41.G1      net (fanout=12)       0.749   rb/B<1>1
    SLICE_X44Y41.Y       Tilo                  0.660   mi/a21<4>7
                                                       mi/Sh18_SW1
    SLICE_X43Y41.G2      net (fanout=2)        0.366   N24
    SLICE_X43Y41.X       Tif5x                 0.890   mi/a23<3>
                                                       mi/a23<3>1_F
                                                       mi/a23<3>1
    SLICE_X45Y44.F1      net (fanout=2)        0.928   mi/a23<3>
    SLICE_X45Y44.X       Tilo                  0.612   mi/f23_1_not000021
                                                       mi/f23_1_not000021
    SLICE_X46Y44.F2      net (fanout=1)        0.347   mi/f23_1_not000021
    SLICE_X46Y44.X       Tilo                  0.660   mi/f23<1>
                                                       mi/f23_1_not000045
    SLICE_X47Y45.F4      net (fanout=1)        0.020   mi/f23<1>
    SLICE_X47Y45.X       Tif5x                 0.890   mi/Mmux_flag_ex_10_f5
                                                       mi/Mmux_flag_ex_10_f5_G
                                                       mi/Mmux_flag_ex_10_f5
    SLICE_X40Y48.F2      net (fanout=1)        0.790   mi/Mmux_flag_ex_10_f5
    SLICE_X40Y48.X       Tif5x                 1.000   jb/out_reg3<1>
                                                       mi/op_dec<4>81_G
                                                       mi/op_dec<4>81
    SLICE_X36Y61.G1      net (fanout=2)        0.720   flag_ex<1>
    SLICE_X36Y61.X       Tif5x                 1.000   jb/pc_mux_sel48
                                                       jb/pc_mux_sel48_F
                                                       jb/pc_mux_sel48
    SLICE_X30Y68.G4      net (fanout=3)        0.900   jb/pc_mux_sel48
    SLICE_X30Y68.Y       Tilo                  0.660   jb/out_reg2<3>
                                                       jb/pc_mux_sel78
    SLICE_X34Y69.F2      net (fanout=19)       0.633   jb/pc_mux_sel78
    SLICE_X34Y69.X       Tilo                  0.660   pi/address_hold<4>
                                                       pi/mux1<4>1
    RAMB16_X0Y8.ADDRB10  net (fanout=3)        2.628   pi/Madd_increment_address_lut<4>
    RAMB16_X0Y8.CLKB     Tback                 0.328   pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram
                                                       pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B
    -------------------------------------------------  ---------------------------
    Total                                     23.947ns (11.371ns logic, 12.576ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     976.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db/reg5_2 (FF)
  Destination:          pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B (RAM)
  Requirement:          1000.000ns
  Data Path Delay:      23.941ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: db/reg5_2 to pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y59.YQ      Tcko                  0.567   db/reg5<3>
                                                       db/reg5_2
    SLICE_X24Y62.G4      net (fanout=3)        0.606   db/reg5<2>
    SLICE_X24Y62.Y       Tilo                  0.660   db/comp6562
                                                       db/comp5562
    SLICE_X24Y61.F2      net (fanout=1)        0.278   db/comp5562
    SLICE_X24Y61.X       Tilo                  0.660   db/comp5
                                                       db/comp5578
    SLICE_X25Y60.F1      net (fanout=2)        0.435   db/comp5
    SLICE_X25Y60.X       Tilo                  0.612   mux_sel_b<0>
                                                       db/mux_sel_b<0>1
    SLICE_X44Y56.G1      net (fanout=16)       1.645   mux_sel_b<0>
    SLICE_X44Y56.X       Tif5x                 1.000   rb/temp_B<1>
                                                       rb/Mmux_temp_B_2_f5_0_F
                                                       rb/Mmux_temp_B_2_f5_0
    SLICE_X42Y45.G1      net (fanout=16)       1.377   rb/temp_B<1>
    SLICE_X42Y45.Y       Tilo                  0.660   N18
                                                       rb/B<1>1_1
    SLICE_X44Y41.G1      net (fanout=12)       0.749   rb/B<1>1
    SLICE_X44Y41.Y       Tilo                  0.660   mi/a21<4>7
                                                       mi/Sh18_SW1
    SLICE_X43Y41.G2      net (fanout=2)        0.366   N24
    SLICE_X43Y41.X       Tif5x                 0.890   mi/a23<3>
                                                       mi/a23<3>1_F
                                                       mi/a23<3>1
    SLICE_X45Y44.F1      net (fanout=2)        0.928   mi/a23<3>
    SLICE_X45Y44.X       Tilo                  0.612   mi/f23_1_not000021
                                                       mi/f23_1_not000021
    SLICE_X46Y44.F2      net (fanout=1)        0.347   mi/f23_1_not000021
    SLICE_X46Y44.X       Tilo                  0.660   mi/f23<1>
                                                       mi/f23_1_not000045
    SLICE_X47Y45.F4      net (fanout=1)        0.020   mi/f23<1>
    SLICE_X47Y45.X       Tif5x                 0.890   mi/Mmux_flag_ex_10_f5
                                                       mi/Mmux_flag_ex_10_f5_G
                                                       mi/Mmux_flag_ex_10_f5
    SLICE_X40Y48.F2      net (fanout=1)        0.790   mi/Mmux_flag_ex_10_f5
    SLICE_X40Y48.X       Tif5x                 1.000   jb/out_reg3<1>
                                                       mi/op_dec<4>81_G
                                                       mi/op_dec<4>81
    SLICE_X36Y61.G1      net (fanout=2)        0.720   flag_ex<1>
    SLICE_X36Y61.X       Tif5x                 1.000   jb/pc_mux_sel48
                                                       jb/pc_mux_sel48_F
                                                       jb/pc_mux_sel48
    SLICE_X30Y68.G4      net (fanout=3)        0.900   jb/pc_mux_sel48
    SLICE_X30Y68.Y       Tilo                  0.660   jb/out_reg2<3>
                                                       jb/pc_mux_sel78
    SLICE_X34Y69.F2      net (fanout=19)       0.633   jb/pc_mux_sel78
    SLICE_X34Y69.X       Tilo                  0.660   pi/address_hold<4>
                                                       pi/mux1<4>1
    RAMB16_X0Y8.ADDRB10  net (fanout=3)        2.628   pi/Madd_increment_address_lut<4>
    RAMB16_X0Y8.CLKB     Tback                 0.328   pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram
                                                       pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B
    -------------------------------------------------  ---------------------------
    Total                                     23.941ns (11.519ns logic, 12.422ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Paths for end point pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A (RAMB16_X0Y8.ADDRA13), 104182 paths
--------------------------------------------------------------------------------
Slack (setup path):     976.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db/reg5_4 (FF)
  Destination:          pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A (RAM)
  Requirement:          1000.000ns
  Data Path Delay:      23.920ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: db/reg5_4 to pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y65.XQ      Tcko                  0.515   db/reg5<4>
                                                       db/reg5_4
    SLICE_X25Y61.F3      net (fanout=3)        0.828   db/reg5<4>
    SLICE_X25Y61.X       Tilo                  0.612   db/comp4526
                                                       db/comp4526
    SLICE_X25Y62.F2      net (fanout=1)        0.341   db/comp4526
    SLICE_X25Y62.X       Tilo                  0.612   db/comp4
                                                       db/comp4578
    SLICE_X25Y60.F2      net (fanout=2)        0.309   db/comp4
    SLICE_X25Y60.X       Tilo                  0.612   mux_sel_b<0>
                                                       db/mux_sel_b<0>1
    SLICE_X44Y56.G1      net (fanout=16)       1.645   mux_sel_b<0>
    SLICE_X44Y56.X       Tif5x                 1.000   rb/temp_B<1>
                                                       rb/Mmux_temp_B_2_f5_0_F
                                                       rb/Mmux_temp_B_2_f5_0
    SLICE_X42Y45.G1      net (fanout=16)       1.377   rb/temp_B<1>
    SLICE_X42Y45.Y       Tilo                  0.660   N18
                                                       rb/B<1>1_1
    SLICE_X44Y41.G1      net (fanout=12)       0.749   rb/B<1>1
    SLICE_X44Y41.Y       Tilo                  0.660   mi/a21<4>7
                                                       mi/Sh18_SW1
    SLICE_X43Y41.G2      net (fanout=2)        0.366   N24
    SLICE_X43Y41.X       Tif5x                 0.890   mi/a23<3>
                                                       mi/a23<3>1_F
                                                       mi/a23<3>1
    SLICE_X45Y44.F1      net (fanout=2)        0.928   mi/a23<3>
    SLICE_X45Y44.X       Tilo                  0.612   mi/f23_1_not000021
                                                       mi/f23_1_not000021
    SLICE_X46Y44.F2      net (fanout=1)        0.347   mi/f23_1_not000021
    SLICE_X46Y44.X       Tilo                  0.660   mi/f23<1>
                                                       mi/f23_1_not000045
    SLICE_X47Y45.F4      net (fanout=1)        0.020   mi/f23<1>
    SLICE_X47Y45.X       Tif5x                 0.890   mi/Mmux_flag_ex_10_f5
                                                       mi/Mmux_flag_ex_10_f5_G
                                                       mi/Mmux_flag_ex_10_f5
    SLICE_X40Y48.F2      net (fanout=1)        0.790   mi/Mmux_flag_ex_10_f5
    SLICE_X40Y48.X       Tif5x                 1.000   jb/out_reg3<1>
                                                       mi/op_dec<4>81_G
                                                       mi/op_dec<4>81
    SLICE_X36Y61.G1      net (fanout=2)        0.720   flag_ex<1>
    SLICE_X36Y61.X       Tif5x                 1.000   jb/pc_mux_sel48
                                                       jb/pc_mux_sel48_F
                                                       jb/pc_mux_sel48
    SLICE_X30Y68.G4      net (fanout=3)        0.900   jb/pc_mux_sel48
    SLICE_X30Y68.Y       Tilo                  0.660   jb/out_reg2<3>
                                                       jb/pc_mux_sel78
    SLICE_X33Y72.F2      net (fanout=19)       1.278   jb/pc_mux_sel78
    SLICE_X33Y72.X       Tilo                  0.612   pi/address_hold<7>
                                                       pi/mux1<7>1
    RAMB16_X0Y8.ADDRA13  net (fanout=2)        1.999   pi/Madd_increment_address_lut<7>
    RAMB16_X0Y8.CLKA     Tback                 0.328   pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram
                                                       pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     23.920ns (11.323ns logic, 12.597ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     976.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db/reg5_4 (FF)
  Destination:          pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A (RAM)
  Requirement:          1000.000ns
  Data Path Delay:      23.915ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: db/reg5_4 to pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y65.XQ      Tcko                  0.515   db/reg5<4>
                                                       db/reg5_4
    SLICE_X25Y61.F3      net (fanout=3)        0.828   db/reg5<4>
    SLICE_X25Y61.X       Tilo                  0.612   db/comp4526
                                                       db/comp4526
    SLICE_X25Y62.F2      net (fanout=1)        0.341   db/comp4526
    SLICE_X25Y62.X       Tilo                  0.612   db/comp4
                                                       db/comp4578
    SLICE_X25Y60.F2      net (fanout=2)        0.309   db/comp4
    SLICE_X25Y60.X       Tilo                  0.612   mux_sel_b<0>
                                                       db/mux_sel_b<0>1
    SLICE_X44Y56.F1      net (fanout=16)       1.640   mux_sel_b<0>
    SLICE_X44Y56.X       Tif5x                 1.000   rb/temp_B<1>
                                                       rb/Mmux_temp_B_2_f5_0_G
                                                       rb/Mmux_temp_B_2_f5_0
    SLICE_X42Y45.G1      net (fanout=16)       1.377   rb/temp_B<1>
    SLICE_X42Y45.Y       Tilo                  0.660   N18
                                                       rb/B<1>1_1
    SLICE_X44Y41.G1      net (fanout=12)       0.749   rb/B<1>1
    SLICE_X44Y41.Y       Tilo                  0.660   mi/a21<4>7
                                                       mi/Sh18_SW1
    SLICE_X43Y41.G2      net (fanout=2)        0.366   N24
    SLICE_X43Y41.X       Tif5x                 0.890   mi/a23<3>
                                                       mi/a23<3>1_F
                                                       mi/a23<3>1
    SLICE_X45Y44.F1      net (fanout=2)        0.928   mi/a23<3>
    SLICE_X45Y44.X       Tilo                  0.612   mi/f23_1_not000021
                                                       mi/f23_1_not000021
    SLICE_X46Y44.F2      net (fanout=1)        0.347   mi/f23_1_not000021
    SLICE_X46Y44.X       Tilo                  0.660   mi/f23<1>
                                                       mi/f23_1_not000045
    SLICE_X47Y45.F4      net (fanout=1)        0.020   mi/f23<1>
    SLICE_X47Y45.X       Tif5x                 0.890   mi/Mmux_flag_ex_10_f5
                                                       mi/Mmux_flag_ex_10_f5_G
                                                       mi/Mmux_flag_ex_10_f5
    SLICE_X40Y48.F2      net (fanout=1)        0.790   mi/Mmux_flag_ex_10_f5
    SLICE_X40Y48.X       Tif5x                 1.000   jb/out_reg3<1>
                                                       mi/op_dec<4>81_G
                                                       mi/op_dec<4>81
    SLICE_X36Y61.G1      net (fanout=2)        0.720   flag_ex<1>
    SLICE_X36Y61.X       Tif5x                 1.000   jb/pc_mux_sel48
                                                       jb/pc_mux_sel48_F
                                                       jb/pc_mux_sel48
    SLICE_X30Y68.G4      net (fanout=3)        0.900   jb/pc_mux_sel48
    SLICE_X30Y68.Y       Tilo                  0.660   jb/out_reg2<3>
                                                       jb/pc_mux_sel78
    SLICE_X33Y72.F2      net (fanout=19)       1.278   jb/pc_mux_sel78
    SLICE_X33Y72.X       Tilo                  0.612   pi/address_hold<7>
                                                       pi/mux1<7>1
    RAMB16_X0Y8.ADDRA13  net (fanout=2)        1.999   pi/Madd_increment_address_lut<7>
    RAMB16_X0Y8.CLKA     Tback                 0.328   pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram
                                                       pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     23.915ns (11.323ns logic, 12.592ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     976.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db/reg5_2 (FF)
  Destination:          pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A (RAM)
  Requirement:          1000.000ns
  Data Path Delay:      23.909ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.050ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: db/reg5_2 to pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y59.YQ      Tcko                  0.567   db/reg5<3>
                                                       db/reg5_2
    SLICE_X24Y62.G4      net (fanout=3)        0.606   db/reg5<2>
    SLICE_X24Y62.Y       Tilo                  0.660   db/comp6562
                                                       db/comp5562
    SLICE_X24Y61.F2      net (fanout=1)        0.278   db/comp5562
    SLICE_X24Y61.X       Tilo                  0.660   db/comp5
                                                       db/comp5578
    SLICE_X25Y60.F1      net (fanout=2)        0.435   db/comp5
    SLICE_X25Y60.X       Tilo                  0.612   mux_sel_b<0>
                                                       db/mux_sel_b<0>1
    SLICE_X44Y56.G1      net (fanout=16)       1.645   mux_sel_b<0>
    SLICE_X44Y56.X       Tif5x                 1.000   rb/temp_B<1>
                                                       rb/Mmux_temp_B_2_f5_0_F
                                                       rb/Mmux_temp_B_2_f5_0
    SLICE_X42Y45.G1      net (fanout=16)       1.377   rb/temp_B<1>
    SLICE_X42Y45.Y       Tilo                  0.660   N18
                                                       rb/B<1>1_1
    SLICE_X44Y41.G1      net (fanout=12)       0.749   rb/B<1>1
    SLICE_X44Y41.Y       Tilo                  0.660   mi/a21<4>7
                                                       mi/Sh18_SW1
    SLICE_X43Y41.G2      net (fanout=2)        0.366   N24
    SLICE_X43Y41.X       Tif5x                 0.890   mi/a23<3>
                                                       mi/a23<3>1_F
                                                       mi/a23<3>1
    SLICE_X45Y44.F1      net (fanout=2)        0.928   mi/a23<3>
    SLICE_X45Y44.X       Tilo                  0.612   mi/f23_1_not000021
                                                       mi/f23_1_not000021
    SLICE_X46Y44.F2      net (fanout=1)        0.347   mi/f23_1_not000021
    SLICE_X46Y44.X       Tilo                  0.660   mi/f23<1>
                                                       mi/f23_1_not000045
    SLICE_X47Y45.F4      net (fanout=1)        0.020   mi/f23<1>
    SLICE_X47Y45.X       Tif5x                 0.890   mi/Mmux_flag_ex_10_f5
                                                       mi/Mmux_flag_ex_10_f5_G
                                                       mi/Mmux_flag_ex_10_f5
    SLICE_X40Y48.F2      net (fanout=1)        0.790   mi/Mmux_flag_ex_10_f5
    SLICE_X40Y48.X       Tif5x                 1.000   jb/out_reg3<1>
                                                       mi/op_dec<4>81_G
                                                       mi/op_dec<4>81
    SLICE_X36Y61.G1      net (fanout=2)        0.720   flag_ex<1>
    SLICE_X36Y61.X       Tif5x                 1.000   jb/pc_mux_sel48
                                                       jb/pc_mux_sel48_F
                                                       jb/pc_mux_sel48
    SLICE_X30Y68.G4      net (fanout=3)        0.900   jb/pc_mux_sel48
    SLICE_X30Y68.Y       Tilo                  0.660   jb/out_reg2<3>
                                                       jb/pc_mux_sel78
    SLICE_X33Y72.F2      net (fanout=19)       1.278   jb/pc_mux_sel78
    SLICE_X33Y72.X       Tilo                  0.612   pi/address_hold<7>
                                                       pi/mux1<7>1
    RAMB16_X0Y8.ADDRA13  net (fanout=2)        1.999   pi/Madd_increment_address_lut<7>
    RAMB16_X0Y8.CLKA     Tback                 0.328   pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram
                                                       pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     23.909ns (11.471ns logic, 12.438ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock = PERIOD TIMEGRP "clk" 1000 ns HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------

Paths for end point sb/Q_temp2 (SLICE_X19Y66.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sb/Q_temp1 (FF)
  Destination:          sb/Q_temp2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 1000.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sb/Q_temp1 to sb/Q_temp2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y66.YQ      Tcko                  0.409   sb/Q_temp2
                                                       sb/Q_temp1
    SLICE_X19Y66.BX      net (fanout=1)        0.317   sb/Q_temp1
    SLICE_X19Y66.CLK     Tckdi       (-Th)    -0.080   sb/Q_temp2
                                                       sb/Q_temp2
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.489ns logic, 0.317ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point rb/Mram_membyte2.SLICEM_F (SLICE_X38Y60.G1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.853ns (requirement - (clock path skew + uncertainty - data path))
  Source:               db/reg3_0 (FF)
  Destination:          rb/Mram_membyte2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.853ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 1000.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: db/reg3_0 to rb/Mram_membyte2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y62.YQ      Tcko                  0.409   db/reg3<1>
                                                       db/reg3_0
    SLICE_X38Y60.G1      net (fanout=33)       0.443   db/reg3<0>
    SLICE_X38Y60.CLK     Tah         (-Th)    -0.001   rb/N7
                                                       rb/Mram_membyte2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.853ns (0.410ns logic, 0.443ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Paths for end point rb/Mram_membyte2.SLICEM_G (SLICE_X38Y60.G1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.853ns (requirement - (clock path skew + uncertainty - data path))
  Source:               db/reg3_0 (FF)
  Destination:          rb/Mram_membyte2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.853ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 1000.000ns
  Destination Clock:    clk_BUFGP rising at 1000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: db/reg3_0 to rb/Mram_membyte2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y62.YQ      Tcko                  0.409   db/reg3<1>
                                                       db/reg3_0
    SLICE_X38Y60.G1      net (fanout=33)       0.443   db/reg3<0>
    SLICE_X38Y60.CLK     Tah         (-Th)    -0.001   rb/N7
                                                       rb/Mram_membyte2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.853ns (0.410ns logic, 0.443ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock = PERIOD TIMEGRP "clk" 1000 ns HIGH 50% INPUT_JITTER 0.05 ns;
--------------------------------------------------------------------------------
Slack: 997.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1000.000ns
  Low pulse: 500.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram/CLKA
  Logical resource: pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 997.236ns (period - (min high pulse limit / (high pulse / period)))
  Period: 1000.000ns
  High pulse: 500.000ns
  High pulse limit: 1.382ns (Tbpwh)
  Physical resource: pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram/CLKA
  Logical resource: pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.A/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 997.236ns (period - (min low pulse limit / (low pulse / period)))
  Period: 1000.000ns
  Low pulse: 500.000ns
  Low pulse limit: 1.382ns (Tbpwl)
  Physical resource: pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram/CLKB
  Logical resource: pi/progcount_im_block/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram.B/CLKB
  Location pin: RAMB16_X0Y8.CLKB
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   23.977|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6919833 paths, 0 nets, and 2461 connections

Design statistics:
   Minimum period:  23.977ns{1}   (Maximum frequency:  41.707MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 28 15:45:30 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 200 MB



