INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'fifo_416' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'fifo_416'...
WARNING:sim - A core named 'fifo_416' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'fifo_416'...
Delivering associated files for 'fifo_416'...
Delivering EJava files for 'fifo_416'...
Generating implementation netlist for 'fifo_416'...
INFO:sim - Pre-processing HDL files for 'fifo_416'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'fifo_416'
Running ngcbuild...
Writing VHO instantiation template for 'fifo_416'...
Writing VHDL behavioral simulation model for 'fifo_416'...
WARNING:sim - Overwriting existing file Z:/ECEC
   302/newfifo/ipcore_dir/tmp/_cg/fifo_416/doc/fifo_generator_v9_3_vinfo.html
   with file from view xilinx_documentation
Delivered 3 files into directory Z:/ECEC 302/newfifo/ipcore_dir/tmp/_cg/fifo_416
Delivered 1 file into directory Z:/ECEC 302/newfifo/ipcore_dir/tmp/_cg/fifo_416
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'fifo_416'...
Generating metadata file...
Regenerating ISE project file for 'fifo_416'...
Generating ISE project...
XCO file found: fifo_416.xco
XMDF file found: fifo_416_xmdf.tcl
Adding Z:/ECEC 302/newfifo/ipcore_dir/tmp/_cg/fifo_416.asy -view all
-origin_type imported
Adding Z:/ECEC 302/newfifo/ipcore_dir/tmp/_cg/fifo_416.ngc -view all
-origin_type created
Checking file "Z:/ECEC 302/newfifo/ipcore_dir/tmp/_cg/fifo_416.ngc" for project
device match ...
File "Z:/ECEC 302/newfifo/ipcore_dir/tmp/_cg/fifo_416.ngc" device information
matches project device.
Adding Z:/ECEC 302/newfifo/ipcore_dir/tmp/_cg/fifo_416.sym -view all
-origin_type imported
Adding Z:/ECEC 302/newfifo/ipcore_dir/tmp/_cg/fifo_416.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file "Z:/ECEC
   302/newfifo/ipcore_dir/tmp/_cg/fifo_416.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding Z:/ECEC 302/newfifo/ipcore_dir/tmp/_cg/fifo_416.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/fifo_416"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'fifo_416'.
