

================================================================
== Vivado HLS Report for 'operator_1'
================================================================
* Date:           Fri Dec 14 12:41:16 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SobelVideo
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.483|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.87>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%v_read = call double @_ssdm_op_Read.ap_auto.double(double %v)"   --->   Operation 4 'read' 'v_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_2 = bitcast double %v_read to i64" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:438->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_isnan.h:16->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:10->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:428]   --->   Operation 5 'bitcast' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_2, i32 52, i32 62) nounwind" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:440->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_isnan.h:16->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:10->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:428]   --->   Operation 6 'partselect' 'loc_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%loc_V_1 = trunc i64 %p_Val2_2 to i52" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:441->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files\utils/x_hls_utils.h:442->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_isnan.h:16->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:10->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:428]   --->   Operation 7 'trunc' 'loc_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.81ns)   --->   "%tmp_i_i_i = icmp eq i11 %loc_V, -1" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_isnan.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:10->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:428]   --->   Operation 8 'icmp' 'tmp_i_i_i' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (2.77ns)   --->   "%tmp_i_i_i_47 = icmp ne i52 %loc_V_1, 0" [r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_isnan.h:17->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:6->r:/builds/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/c++/isnandouble.cpp:10->C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:428]   --->   Operation 9 'icmp' 'tmp_i_i_i_47' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i64 %p_Val2_2 to i63" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 10 'trunc' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_2, i32 63)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 11 'bitselect' 'isneg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_7 = zext i11 %loc_V to i12" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 12 'zext' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_1 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %loc_V_1)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 13 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Result_s = zext i53 %tmp_1 to i54" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 14 'zext' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.27ns)   --->   "%man_V_1 = sub i54 0, %p_Result_s" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 15 'sub' 'man_V_1' <Predicate = true> <Delay = 3.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.38ns)   --->   "%p_Val2_s = select i1 %isneg, i54 %man_V_1, i54 %p_Result_s" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 16 'select' 'p_Val2_s' <Predicate = true> <Delay = 1.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (2.83ns)   --->   "%tmp_9 = icmp eq i63 %tmp_8, 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 17 'icmp' 'tmp_9' <Predicate = true> <Delay = 2.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.13ns)   --->   "%F2 = sub i12 1075, %tmp_7" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 18 'sub' 'F2' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.92ns)   --->   "%tmp_s = icmp sgt i12 %F2, 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 19 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.13ns)   --->   "%tmp_2 = sub i12 0, %F2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 20 'sub' 'tmp_2' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.68ns)   --->   "%F2_2 = select i1 %tmp_s, i12 %F2, i12 %tmp_2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 21 'select' 'F2_2' <Predicate = true> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.81ns)   --->   "%tmp_3 = icmp eq i11 %loc_V, -973" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 22 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i54 %p_Val2_s to i8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 23 'trunc' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.92ns)   --->   "%tmp_5 = icmp ult i12 %F2_2, 54" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 24 'icmp' 'tmp_5' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_29 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %F2_2, i32 3, i32 11)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 25 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%icmp = icmp eq i9 %tmp_29, 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 26 'icmp' 'icmp' <Predicate = true> <Delay = 1.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%pos2 = add i12 9, %F2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 27 'add' 'pos2' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos2, i32 11)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 28 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.48>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%F2_2_cast = sext i12 %F2_2 to i32" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 29 'sext' 'F2_2_cast' <Predicate = (tmp_5)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_6 = zext i32 %F2_2_cast to i54" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 30 'zext' 'tmp_6' <Predicate = (tmp_5)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_4 = ashr i54 %p_Val2_s, %tmp_6" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 31 'ashr' 'tmp_4' <Predicate = (tmp_5)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%tmp_30 = trunc i54 %tmp_4 to i8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 32 'trunc' 'tmp_30' <Predicate = (tmp_5)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_3)   --->   "%p_Val2_0_i_i6 = select i1 %isneg, i8 -1, i8 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 33 'select' 'p_Val2_0_i_i6' <Predicate = (!tmp_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (4.28ns) (out node of the LUT)   --->   "%p_Val2_3 = select i1 %tmp_5, i8 %tmp_30, i8 %p_Val2_0_i_i6" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 34 'select' 'p_Val2_3' <Predicate = true> <Delay = 4.28> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.92ns)   --->   "%tmp_11 = icmp sgt i12 %F2, 54" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 35 'icmp' 'tmp_11' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (2.13ns)   --->   "%tmp_12 = add i12 -1, %F2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 36 'add' 'tmp_12' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_25_cast = zext i12 %tmp_12 to i32" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 37 'zext' 'tmp_25_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i54.i32(i54 %p_Val2_s, i32 %tmp_25_cast)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 38 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%qb = select i1 %tmp_11, i1 %isneg, i1 %tmp_31" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 39 'select' 'qb' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_3, i32 7)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 40 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%tmp_13 = zext i1 %qb to i8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 41 'zext' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.11ns) (out node of the LUT)   --->   "%p_Val2_4 = add i8 %tmp_13, %p_Val2_3" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 42 'add' 'p_Val2_4' <Predicate = true> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_4, i32 7)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 43 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i)   --->   "%tmp_14 = xor i1 %tmp_33, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 44 'xor' 'tmp_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp = select i1 %tmp_3, i8 %tmp_21, i8 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 45 'select' 'sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%sel_tmp1 = xor i1 %tmp_3, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 46 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp2 = and i1 %tmp_s, %sel_tmp1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 47 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.97ns)   --->   "%sel_tmp3 = and i1 %sel_tmp2, %tmp_32" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 48 'and' 'sel_tmp3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.04ns) (out node of the LUT)   --->   "%sel_tmp4 = select i1 %sel_tmp3, i8 %p_Val2_4, i8 %sel_tmp" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 49 'select' 'sel_tmp4' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp7 = xor i1 %tmp_32, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 50 'xor' 'sel_tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp9)   --->   "%sel_tmp8 = and i1 %sel_tmp2, %sel_tmp7" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 51 'and' 'sel_tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.04ns) (out node of the LUT)   --->   "%sel_tmp9 = select i1 %sel_tmp8, i8 %p_Val2_4, i8 %sel_tmp4" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 52 'select' 'sel_tmp9' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.97ns)   --->   "%sel_tmp12_demorgan = or i1 %tmp_3, %tmp_s" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 53 'or' 'sel_tmp12_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i)   --->   "%tmp_8_not = xor i1 %icmp, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 54 'xor' 'tmp_8_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i)   --->   "%not_sel_tmp = or i1 %sel_tmp12_demorgan, %tmp_8_not" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 55 'or' 'not_sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node carry_1_i)   --->   "%tmp = and i1 %not_sel_tmp, %tmp_14" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 56 'and' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_1_i = and i1 %tmp, %sel_tmp3" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 57 'and' 'carry_1_i' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (2.13ns)   --->   "%pos1 = add i12 8, %F2" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 58 'add' 'pos1' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%pos1_cast = sext i12 %pos1 to i32" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 59 'sext' 'pos1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%pos2_cast = sext i12 %pos2 to i32" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 60 'sext' 'pos2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.92ns)   --->   "%tmp_15 = icmp slt i12 %pos1, 54" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 61 'icmp' 'tmp_15' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %pos1, i32 11)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 62 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.97ns)   --->   "%rev = xor i1 %tmp_35, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 63 'xor' 'rev' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%tmp_16 = zext i32 %pos1_cast to i54" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 64 'zext' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%tmp_17 = ashr i54 %p_Val2_s, %tmp_16" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 65 'ashr' 'tmp_17' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%lD = trunc i54 %tmp_17 to i1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 66 'trunc' 'lD' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_1)   --->   "%tmp1 = and i1 %lD, %rev" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 67 'and' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (4.28ns) (out node of the LUT)   --->   "%Range1_all_ones_1 = and i1 %tmp1, %tmp_15" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 68 'and' 'Range1_all_ones_1' <Predicate = true> <Delay = 4.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (1.92ns)   --->   "%tmp_19 = icmp slt i12 %pos2, 54" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 69 'icmp' 'tmp_19' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_20 = zext i32 %pos2_cast to i54" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 70 'zext' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (4.28ns)   --->   "%Range2_V_1 = lshr i54 %p_Val2_s, %tmp_20" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 71 'lshr' 'Range2_V_1' <Predicate = true> <Delay = 4.28> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node Range2_all_ones)   --->   "%r_V = lshr i54 -1, %tmp_20" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 72 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (4.08ns) (out node of the LUT)   --->   "%Range2_all_ones = icmp eq i54 %Range2_V_1, %r_V" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 73 'icmp' 'Range2_all_ones' <Predicate = true> <Delay = 4.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (2.78ns)   --->   "%tmp_22 = icmp eq i54 %Range2_V_1, 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 74 'icmp' 'tmp_22' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.92ns)   --->   "%tmp_23 = icmp eq i12 %pos2, 54" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 75 'icmp' 'tmp_23' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (2.78ns)   --->   "%Range1_all_zeros_1 = icmp eq i54 %p_Val2_s, 0" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 76 'icmp' 'Range1_all_zeros_1' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%tmp_22_not = xor i1 %tmp_19, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 77 'xor' 'tmp_22_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%sel_tmp10 = or i1 %tmp_35, %tmp_22_not" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 78 'or' 'sel_tmp10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp11 = and i1 %tmp_23, %sel_tmp10" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 79 'and' 'sel_tmp11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.93>
ST_3 : Operation 80 [1/1] (0.97ns)   --->   "%tmp_demorgan = and i1 %tmp_i_i_i, %tmp_i_i_i_47" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:428]   --->   Operation 80 'and' 'tmp_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_18 = trunc i12 %F2_2 to i8" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 81 'trunc' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%tmp_10 = shl i8 %tmp_21, %tmp_18" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 82 'shl' 'tmp_10' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%sel_tmp5 = xor i1 %sel_tmp12_demorgan, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 83 'xor' 'sel_tmp5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%sel_tmp6 = and i1 %icmp, %sel_tmp5" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 84 'and' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (2.96ns) (out node of the LUT)   --->   "%p_Val2_5 = select i1 %sel_tmp6, i8 %tmp_10, i8 %sel_tmp9" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 85 'select' 'p_Val2_5' <Predicate = true> <Delay = 2.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp15)   --->   "%newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_5, i32 7)" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 86 'bitselect' 'newsignbit' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.97ns)   --->   "%rev5 = xor i1 %tmp_37, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 87 'xor' 'rev5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones)   --->   "%or_cond115_i = and i1 %tmp_19, %rev5" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 88 'and' 'or_cond115_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones)   --->   "%Range2_all_ones_1_i = select i1 %or_cond115_i, i1 %Range2_all_ones, i1 %rev5" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 89 'select' 'Range2_all_ones_1_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.97ns)   --->   "%or_cond117_i = and i1 %tmp_19, %rev" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 90 'and' 'or_cond117_i' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.99ns) (out node of the LUT)   --->   "%Range1_all_ones = and i1 %Range2_all_ones_1_i, %Range1_all_ones_1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 91 'and' 'Range1_all_ones' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.97ns)   --->   "%Range1_all_zeros = xor i1 %Range1_all_ones_1, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 92 'xor' 'Range1_all_zeros' <Predicate = (!carry_1_i)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node deleted_zeros)   --->   "%p_122_i = and i1 %tmp_22, %Range1_all_zeros" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 93 'and' 'p_122_i' <Predicate = (!carry_1_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp13)   --->   "%p_119_i = or i1 %Range1_all_zeros_1, %rev" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 94 'or' 'p_119_i' <Predicate = (!sel_tmp11 & !carry_1_i)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node Range1_all_ones_2_i)   --->   "%sel_tmp12 = select i1 %sel_tmp11, i1 %Range1_all_ones_1, i1 %rev" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 95 'select' 'sel_tmp12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.99ns) (out node of the LUT)   --->   "%Range1_all_ones_2_i = select i1 %or_cond117_i, i1 %Range1_all_ones, i1 %sel_tmp12" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 96 'select' 'Range1_all_ones_2_i' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.99ns) (out node of the LUT)   --->   "%sel_tmp13 = select i1 %sel_tmp11, i1 %Range1_all_zeros, i1 %p_119_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 97 'select' 'sel_tmp13' <Predicate = (!carry_1_i)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node deleted_zeros)   --->   "%Range1_all_zeros_2_i = select i1 %or_cond117_i, i1 %p_122_i, i1 %sel_tmp13" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 98 'select' 'Range1_all_zeros_2_i' <Predicate = (!carry_1_i)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.99ns) (out node of the LUT)   --->   "%deleted_zeros = select i1 %carry_1_i, i1 %Range1_all_ones_2_i, i1 %Range1_all_zeros_2_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 99 'select' 'deleted_zeros' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%Range1_all_ones_2_i_48 = and i1 %carry_1_i, %Range1_all_ones_2_i" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 100 'and' 'Range1_all_ones_2_i_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%tmp_24 = xor i1 %Range1_all_ones_2_i_48, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 101 'xor' 'tmp_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.97ns)   --->   "%sel_tmp14 = xor i1 %tmp_15, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 102 'xor' 'sel_tmp14' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp15)   --->   "%tmp2 = and i1 %newsignbit, %sel_tmp14" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 103 'and' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp15 = and i1 %tmp2, %isneg" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 104 'and' 'sel_tmp15' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%sel_tmp16 = and i1 %tmp_15, %isneg" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 105 'and' 'sel_tmp16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.99ns) (out node of the LUT)   --->   "%underflow = select i1 %sel_tmp16, i1 %tmp_24, i1 %sel_tmp15" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 106 'select' 'underflow' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node p_121_demorgan_i)   --->   "%tmp3 = or i1 %isneg, %sel_tmp14" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 107 'or' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 108 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_121_demorgan_i = or i1 %tmp3, %deleted_zeros" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 108 'or' 'p_121_demorgan_i' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.97ns)   --->   "%underflow_not = xor i1 %underflow, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 109 'xor' 'underflow_not' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%brmerge_i_i_not = and i1 %p_121_demorgan_i, %underflow_not" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 110 'and' 'brmerge_i_i_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp21)   --->   "%p_121_demorgan_i_not = xor i1 %p_121_demorgan_i, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 111 'xor' 'p_121_demorgan_i_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp21)   --->   "%brmerge = or i1 %underflow_not, %p_121_demorgan_i_not" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 112 'or' 'brmerge' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%p_Val2_12_0_i_mux = select i1 %brmerge_i_i_not, i8 %p_Val2_5, i8 -1" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 113 'select' 'p_Val2_12_0_i_mux' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp19)   --->   "%sel_tmp17_demorgan = and i1 %tmp_i_i_i, %tmp_i_i_i_47" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:428]   --->   Operation 114 'and' 'sel_tmp17_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp19)   --->   "%sel_tmp17 = xor i1 %sel_tmp17_demorgan, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:428]   --->   Operation 115 'xor' 'sel_tmp17' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp19)   --->   "%sel_tmp18 = and i1 %tmp_9, %sel_tmp17" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 116 'and' 'sel_tmp18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp19)   --->   "%tmp_25 = or i1 %sel_tmp18, %tmp_demorgan" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 117 'or' 'tmp_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp19)   --->   "%tmp_26 = or i1 %tmp_25, %underflow" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 118 'or' 'tmp_26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (1.04ns) (out node of the LUT)   --->   "%sel_tmp19 = select i1 %tmp_26, i8 0, i8 %p_Val2_5" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 119 'select' 'sel_tmp19' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp21)   --->   "%sel_tmp55_demorgan = or i1 %tmp_demorgan, %tmp_9" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:428]   --->   Operation 120 'or' 'sel_tmp55_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp21)   --->   "%sel_tmp20 = xor i1 %sel_tmp55_demorgan, true" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:428]   --->   Operation 121 'xor' 'sel_tmp20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp21 = and i1 %brmerge, %sel_tmp20" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 122 'and' 'sel_tmp21' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (1.04ns) (out node of the LUT)   --->   "%agg_result = select i1 %sel_tmp21, i8 %p_Val2_12_0_i_mux, i8 %sel_tmp19" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429]   --->   Operation 123 'select' 'agg_result' <Predicate = true> <Delay = 1.04> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "ret i8 %agg_result" [C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:430]   --->   Operation 124 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.87ns
The critical path consists of the following:
	wire read on port 'v' [2]  (0 ns)
	'sub' operation ('F2', C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429) [17]  (2.13 ns)
	'sub' operation ('tmp_2', C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429) [19]  (2.13 ns)
	'select' operation ('F2', C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429) [20]  (0.682 ns)
	'icmp' operation ('tmp_5', C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429) [25]  (1.93 ns)

 <State 2>: 8.48ns
The critical path consists of the following:
	'ashr' operation ('tmp_4', C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429) [29]  (0 ns)
	'select' operation ('__Val2__', C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429) [33]  (4.29 ns)
	'add' operation ('__Val2__', C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429) [41]  (2.12 ns)
	'select' operation ('sel_tmp4', C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429) [48]  (1.04 ns)
	'select' operation ('sel_tmp9', C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429) [51]  (1.04 ns)

 <State 3>: 7.94ns
The critical path consists of the following:
	'shl' operation ('tmp_10', C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429) [32]  (0 ns)
	'select' operation ('__Val2__', C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429) [55]  (2.97 ns)
	'and' operation ('tmp2', C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429) [101]  (0 ns)
	'and' operation ('sel_tmp15', C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429) [102]  (0.978 ns)
	'select' operation ('underflow', C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429) [104]  (0.993 ns)
	'xor' operation ('underflow_not', C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429) [107]  (0.978 ns)
	'or' operation ('brmerge', C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429) [110]  (0 ns)
	'and' operation ('sel_tmp21', C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429) [120]  (0.978 ns)
	'select' operation ('agg_result', C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_types.h:429) [121]  (1.04 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
