module tb;

    reg clk;
    reg reset;
    wire [2:0] q;

    ring_counter_3bit DUT (clk, reset, q);
    initial begin
        clk = 0;
        forever #5 clk = ~clk;
    end

    
    initial begin
        $monitor("t=%0t:clk=%b,reset=%b,q=%b",$time,clk,reset,q);
        reset = 1;
        #12;  
        reset = 0;
        #160;
        $finish;
    end

endmodule
