WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500047 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 3 min 15 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2500048 cumulative IPC: 3.99993 (Simulation time: 0 hr 3 min 15 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500048 (Simulation time: 0 hr 3 min 15 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 16814805 heartbeat IPC: 0.69858 cumulative IPC: 0.69858 (Simulation time: 0 hr 14 min 18 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 31022857 heartbeat IPC: 0.703827 cumulative IPC: 0.701194 (Simulation time: 0 hr 24 min 10 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 44907444 heartbeat IPC: 0.720224 cumulative IPC: 0.707424 (Simulation time: 0 hr 28 min 35 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 57886111 heartbeat IPC: 0.770496 cumulative IPC: 0.722204 (Simulation time: 0 hr 31 min 20 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 73765979 heartbeat IPC: 0.629729 cumulative IPC: 0.701598 (Simulation time: 0 hr 34 min 18 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 71265932 cumulative IPC: 0.701598 (Simulation time: 0 hr 34 min 18 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 71265932 (Simulation time: 0 hr 34 min 18 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/603.bwaves_s-2931B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.701598 instructions: 50000000 cycles: 71265932
CPU 0 Branch Prediction Accuracy: 99.969% MPKI: 0.00262001 Average ROB Occupancy at Mispredict: 351.657
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.00262001
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    1046871  HIT:     365078  MISS:     681793
LLC LOAD         ACCESS:     450928  HIT:      67137  MISS:     383791
LLC RFO          ACCESS:     297696  HIT:          0  MISS:     297696
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     297939  HIT:     297938  MISS:          1
LLC TRANSLATION  ACCESS:        308  HIT:          3  MISS:        305
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 523.089 cycles
cpu0_DTLB TOTAL       ACCESS:   13695297  HIT:   13618867  MISS:      76430
cpu0_DTLB LOAD         ACCESS:   13695297  HIT:   13618867  MISS:      76430
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 38.5219 cycles
cpu0_ITLB TOTAL       ACCESS:          8  HIT:          8  MISS:          0
cpu0_ITLB LOAD         ACCESS:          8  HIT:          8  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   16772297  HIT:   14368045  MISS:    2404252
cpu0_L1D LOAD         ACCESS:    7599382  HIT:    6335780  MISS:    1263602
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    9162244  HIT:    8032244  MISS:    1130000
cpu0_L1D TRANSLATION  ACCESS:      10671  HIT:         21  MISS:      10650
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 158.697 cycles
cpu0_L1I TOTAL       ACCESS:         10  HIT:          2  MISS:          8
cpu0_L1I LOAD         ACCESS:         10  HIT:          2  MISS:          8
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 249.625 cycles
cpu0_L2C TOTAL       ACCESS:    1164216  HIT:     415281  MISS:     748935
cpu0_L2C LOAD         ACCESS:     518623  HIT:      67692  MISS:     450931
cpu0_L2C RFO          ACCESS:     315708  HIT:      18012  MISS:     297696
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     319235  HIT:     319235  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:      10650  HIT:      10342  MISS:        308
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 497.108 cycles
cpu0_STLB TOTAL       ACCESS:      53568  HIT:      42924  MISS:      10644
cpu0_STLB LOAD         ACCESS:      53568  HIT:      42924  MISS:      10644
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 235.31 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     471862
  ROW_BUFFER_MISS:     209925
 AVG DBUS CONGESTED CYCLE:    3.97323
 WQ ROW_BUFFER_HIT:     153073
  ROW_BUFFER_MISS:     144579  FULL:          0

