// Seed: 3308300700
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  assign module_1.id_2 = 0;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  supply0 id_10 = 1 - 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd21,
    parameter id_2 = 32'd60
) (
    _id_1,
    _id_2,
    id_3
);
  output wire id_3;
  inout wire _id_2;
  input wire _id_1;
  logic id_4[id_2 : id_1], id_5;
  logic id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_6,
      id_5,
      id_4,
      id_5
  );
  logic id_7;
endmodule
