
Graduation_Project_Finall.axf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005238  08000130  08000130  00010130  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000187ec  08005368  08005368  00015368  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801db54  0801db54  00030024  2**0
                  CONTENTS
  4 .ARM          00000000  0801db54  0801db54  00030024  2**0
                  CONTENTS
  5 .preinit_array 00000000  0801db54  0801db54  00030024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801db54  0801db54  0002db54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801db58  0801db58  0002db58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000024  20000000  0801db5c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000424c  20000024  0801db80  00030024  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004270  0801db80  00034270  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00030024  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001068d  00000000  00000000  0003004d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002213  00000000  00000000  000406da  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00003e2c  00000000  00000000  000428ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000888  00000000  00000000  00046720  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000760  00000000  00000000  00046fa8  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00001ab3  00000000  00000000  00047708  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   00007e10  00000000  00000000  000491bb  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    000140c9  00000000  00000000  00050fcb  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  00065094  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001f08  00000000  00000000  00065110  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	; (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	; (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	; (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	20000024 	.word	0x20000024
 800014c:	00000000 	.word	0x00000000
 8000150:	08005350 	.word	0x08005350

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	; (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	; (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	; (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000028 	.word	0x20000028
 800016c:	08005350 	.word	0x08005350

08000170 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000170:	b480      	push	{r7}
 8000172:	b083      	sub	sp, #12
 8000174:	af00      	add	r7, sp, #0
 8000176:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000178:	687b      	ldr	r3, [r7, #4]
 800017a:	f103 0208 	add.w	r2, r3, #8
 800017e:	687b      	ldr	r3, [r7, #4]
 8000180:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000182:	687b      	ldr	r3, [r7, #4]
 8000184:	f04f 32ff 	mov.w	r2, #4294967295
 8000188:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	f103 0208 	add.w	r2, r3, #8
 8000190:	687b      	ldr	r3, [r7, #4]
 8000192:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000194:	687b      	ldr	r3, [r7, #4]
 8000196:	f103 0208 	add.w	r2, r3, #8
 800019a:	687b      	ldr	r3, [r7, #4]
 800019c:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800019e:	687b      	ldr	r3, [r7, #4]
 80001a0:	2200      	movs	r2, #0
 80001a2:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80001a4:	bf00      	nop
 80001a6:	370c      	adds	r7, #12
 80001a8:	46bd      	mov	sp, r7
 80001aa:	bc80      	pop	{r7}
 80001ac:	4770      	bx	lr

080001ae <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80001ae:	b480      	push	{r7}
 80001b0:	b083      	sub	sp, #12
 80001b2:	af00      	add	r7, sp, #0
 80001b4:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	2200      	movs	r2, #0
 80001ba:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80001bc:	bf00      	nop
 80001be:	370c      	adds	r7, #12
 80001c0:	46bd      	mov	sp, r7
 80001c2:	bc80      	pop	{r7}
 80001c4:	4770      	bx	lr

080001c6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 80001c6:	b480      	push	{r7}
 80001c8:	b085      	sub	sp, #20
 80001ca:	af00      	add	r7, sp, #0
 80001cc:	6078      	str	r0, [r7, #4]
 80001ce:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 80001d0:	687b      	ldr	r3, [r7, #4]
 80001d2:	685b      	ldr	r3, [r3, #4]
 80001d4:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 80001d6:	683b      	ldr	r3, [r7, #0]
 80001d8:	68fa      	ldr	r2, [r7, #12]
 80001da:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80001dc:	68fb      	ldr	r3, [r7, #12]
 80001de:	689a      	ldr	r2, [r3, #8]
 80001e0:	683b      	ldr	r3, [r7, #0]
 80001e2:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 80001e4:	68fb      	ldr	r3, [r7, #12]
 80001e6:	689b      	ldr	r3, [r3, #8]
 80001e8:	683a      	ldr	r2, [r7, #0]
 80001ea:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 80001ec:	68fb      	ldr	r3, [r7, #12]
 80001ee:	683a      	ldr	r2, [r7, #0]
 80001f0:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 80001f2:	683b      	ldr	r3, [r7, #0]
 80001f4:	687a      	ldr	r2, [r7, #4]
 80001f6:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80001f8:	687b      	ldr	r3, [r7, #4]
 80001fa:	681b      	ldr	r3, [r3, #0]
 80001fc:	1c5a      	adds	r2, r3, #1
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	601a      	str	r2, [r3, #0]
}
 8000202:	bf00      	nop
 8000204:	3714      	adds	r7, #20
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr

0800020c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800020c:	b480      	push	{r7}
 800020e:	b085      	sub	sp, #20
 8000210:	af00      	add	r7, sp, #0
 8000212:	6078      	str	r0, [r7, #4]
 8000214:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000216:	683b      	ldr	r3, [r7, #0]
 8000218:	681b      	ldr	r3, [r3, #0]
 800021a:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800021c:	68bb      	ldr	r3, [r7, #8]
 800021e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000222:	d103      	bne.n	800022c <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8000224:	687b      	ldr	r3, [r7, #4]
 8000226:	691b      	ldr	r3, [r3, #16]
 8000228:	60fb      	str	r3, [r7, #12]
 800022a:	e00c      	b.n	8000246 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	3308      	adds	r3, #8
 8000230:	60fb      	str	r3, [r7, #12]
 8000232:	e002      	b.n	800023a <vListInsert+0x2e>
 8000234:	68fb      	ldr	r3, [r7, #12]
 8000236:	685b      	ldr	r3, [r3, #4]
 8000238:	60fb      	str	r3, [r7, #12]
 800023a:	68fb      	ldr	r3, [r7, #12]
 800023c:	685b      	ldr	r3, [r3, #4]
 800023e:	681b      	ldr	r3, [r3, #0]
 8000240:	68ba      	ldr	r2, [r7, #8]
 8000242:	429a      	cmp	r2, r3
 8000244:	d2f6      	bcs.n	8000234 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8000246:	68fb      	ldr	r3, [r7, #12]
 8000248:	685a      	ldr	r2, [r3, #4]
 800024a:	683b      	ldr	r3, [r7, #0]
 800024c:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800024e:	683b      	ldr	r3, [r7, #0]
 8000250:	685b      	ldr	r3, [r3, #4]
 8000252:	683a      	ldr	r2, [r7, #0]
 8000254:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8000256:	683b      	ldr	r3, [r7, #0]
 8000258:	68fa      	ldr	r2, [r7, #12]
 800025a:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800025c:	68fb      	ldr	r3, [r7, #12]
 800025e:	683a      	ldr	r2, [r7, #0]
 8000260:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8000262:	683b      	ldr	r3, [r7, #0]
 8000264:	687a      	ldr	r2, [r7, #4]
 8000266:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	681b      	ldr	r3, [r3, #0]
 800026c:	1c5a      	adds	r2, r3, #1
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	601a      	str	r2, [r3, #0]
}
 8000272:	bf00      	nop
 8000274:	3714      	adds	r7, #20
 8000276:	46bd      	mov	sp, r7
 8000278:	bc80      	pop	{r7}
 800027a:	4770      	bx	lr

0800027c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800027c:	b480      	push	{r7}
 800027e:	b085      	sub	sp, #20
 8000280:	af00      	add	r7, sp, #0
 8000282:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	691b      	ldr	r3, [r3, #16]
 8000288:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	685b      	ldr	r3, [r3, #4]
 800028e:	687a      	ldr	r2, [r7, #4]
 8000290:	6892      	ldr	r2, [r2, #8]
 8000292:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	689b      	ldr	r3, [r3, #8]
 8000298:	687a      	ldr	r2, [r7, #4]
 800029a:	6852      	ldr	r2, [r2, #4]
 800029c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800029e:	68fb      	ldr	r3, [r7, #12]
 80002a0:	685b      	ldr	r3, [r3, #4]
 80002a2:	687a      	ldr	r2, [r7, #4]
 80002a4:	429a      	cmp	r2, r3
 80002a6:	d103      	bne.n	80002b0 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	689a      	ldr	r2, [r3, #8]
 80002ac:	68fb      	ldr	r3, [r7, #12]
 80002ae:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	2200      	movs	r2, #0
 80002b4:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80002b6:	68fb      	ldr	r3, [r7, #12]
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	1e5a      	subs	r2, r3, #1
 80002bc:	68fb      	ldr	r3, [r7, #12]
 80002be:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80002c0:	68fb      	ldr	r3, [r7, #12]
 80002c2:	681b      	ldr	r3, [r3, #0]
}
 80002c4:	4618      	mov	r0, r3
 80002c6:	3714      	adds	r7, #20
 80002c8:	46bd      	mov	sp, r7
 80002ca:	bc80      	pop	{r7}
 80002cc:	4770      	bx	lr
	...

080002d0 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80002d0:	b590      	push	{r4, r7, lr}
 80002d2:	b085      	sub	sp, #20
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	6078      	str	r0, [r7, #4]
 80002d8:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 80002da:	2301      	movs	r3, #1
 80002dc:	60fb      	str	r3, [r7, #12]
    Queue_t * const pxQueue = xQueue;
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	60bb      	str	r3, [r7, #8]

    configASSERT( pxQueue );

    if( ( pxQueue != NULL ) &&
 80002e2:	68bb      	ldr	r3, [r7, #8]
 80002e4:	2b00      	cmp	r3, #0
 80002e6:	d063      	beq.n	80003b0 <xQueueGenericReset+0xe0>
        ( pxQueue->uxLength >= 1U ) &&
 80002e8:	68bb      	ldr	r3, [r7, #8]
 80002ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d05f      	beq.n	80003b0 <xQueueGenericReset+0xe0>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 80002f0:	68bb      	ldr	r3, [r7, #8]
 80002f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80002f4:	68bb      	ldr	r3, [r7, #8]
 80002f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80002f8:	2000      	movs	r0, #0
 80002fa:	fba2 1203 	umull	r1, r2, r2, r3
 80002fe:	f04f 0300 	mov.w	r3, #0
 8000302:	f04f 0400 	mov.w	r4, #0
 8000306:	0013      	movs	r3, r2
 8000308:	2400      	movs	r4, #0
 800030a:	2b00      	cmp	r3, #0
 800030c:	d000      	beq.n	8000310 <xQueueGenericReset+0x40>
 800030e:	2001      	movs	r0, #1
 8000310:	4603      	mov	r3, r0
        ( pxQueue->uxLength >= 1U ) &&
 8000312:	2b00      	cmp	r3, #0
 8000314:	d14c      	bne.n	80003b0 <xQueueGenericReset+0xe0>
    {
        taskENTER_CRITICAL();
 8000316:	f001 fda9 	bl	8001e6c <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800031a:	68bb      	ldr	r3, [r7, #8]
 800031c:	681a      	ldr	r2, [r3, #0]
 800031e:	68bb      	ldr	r3, [r7, #8]
 8000320:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000322:	68b9      	ldr	r1, [r7, #8]
 8000324:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8000326:	fb01 f303 	mul.w	r3, r1, r3
 800032a:	441a      	add	r2, r3
 800032c:	68bb      	ldr	r3, [r7, #8]
 800032e:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8000330:	68bb      	ldr	r3, [r7, #8]
 8000332:	2200      	movs	r2, #0
 8000334:	639a      	str	r2, [r3, #56]	; 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8000336:	68bb      	ldr	r3, [r7, #8]
 8000338:	681a      	ldr	r2, [r3, #0]
 800033a:	68bb      	ldr	r3, [r7, #8]
 800033c:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800033e:	68bb      	ldr	r3, [r7, #8]
 8000340:	681a      	ldr	r2, [r3, #0]
 8000342:	68bb      	ldr	r3, [r7, #8]
 8000344:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000346:	3b01      	subs	r3, #1
 8000348:	68b9      	ldr	r1, [r7, #8]
 800034a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800034c:	fb01 f303 	mul.w	r3, r1, r3
 8000350:	441a      	add	r2, r3
 8000352:	68bb      	ldr	r3, [r7, #8]
 8000354:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8000356:	68bb      	ldr	r3, [r7, #8]
 8000358:	22ff      	movs	r2, #255	; 0xff
 800035a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 800035e:	68bb      	ldr	r3, [r7, #8]
 8000360:	22ff      	movs	r2, #255	; 0xff
 8000362:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

            if( xNewQueue == pdFALSE )
 8000366:	683b      	ldr	r3, [r7, #0]
 8000368:	2b00      	cmp	r3, #0
 800036a:	d114      	bne.n	8000396 <xQueueGenericReset+0xc6>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800036c:	68bb      	ldr	r3, [r7, #8]
 800036e:	691b      	ldr	r3, [r3, #16]
 8000370:	2b00      	cmp	r3, #0
 8000372:	d01a      	beq.n	80003aa <xQueueGenericReset+0xda>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000374:	68bb      	ldr	r3, [r7, #8]
 8000376:	3310      	adds	r3, #16
 8000378:	4618      	mov	r0, r3
 800037a:	f001 f8bf 	bl	80014fc <xTaskRemoveFromEventList>
 800037e:	4603      	mov	r3, r0
 8000380:	2b00      	cmp	r3, #0
 8000382:	d012      	beq.n	80003aa <xQueueGenericReset+0xda>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8000384:	4b0e      	ldr	r3, [pc, #56]	; (80003c0 <xQueueGenericReset+0xf0>)
 8000386:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800038a:	601a      	str	r2, [r3, #0]
 800038c:	f3bf 8f4f 	dsb	sy
 8000390:	f3bf 8f6f 	isb	sy
 8000394:	e009      	b.n	80003aa <xQueueGenericReset+0xda>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8000396:	68bb      	ldr	r3, [r7, #8]
 8000398:	3310      	adds	r3, #16
 800039a:	4618      	mov	r0, r3
 800039c:	f7ff fee8 	bl	8000170 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80003a0:	68bb      	ldr	r3, [r7, #8]
 80003a2:	3324      	adds	r3, #36	; 0x24
 80003a4:	4618      	mov	r0, r3
 80003a6:	f7ff fee3 	bl	8000170 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 80003aa:	f001 fd77 	bl	8001e9c <vPortExitCritical>
 80003ae:	e001      	b.n	80003b4 <xQueueGenericReset+0xe4>
    }
    else
    {
        xReturn = pdFAIL;
 80003b0:	2300      	movs	r3, #0
 80003b2:	60fb      	str	r3, [r7, #12]

    configASSERT( xReturn != pdFAIL );

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 80003b4:	68fb      	ldr	r3, [r7, #12]
}
 80003b6:	4618      	mov	r0, r3
 80003b8:	3714      	adds	r7, #20
 80003ba:	46bd      	mov	sp, r7
 80003bc:	bd90      	pop	{r4, r7, pc}
 80003be:	bf00      	nop
 80003c0:	e000ed04 	.word	0xe000ed04

080003c4 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80003c4:	b590      	push	{r4, r7, lr}
 80003c6:	b08b      	sub	sp, #44	; 0x2c
 80003c8:	af02      	add	r7, sp, #8
 80003ca:	60f8      	str	r0, [r7, #12]
 80003cc:	60b9      	str	r1, [r7, #8]
 80003ce:	4613      	mov	r3, r2
 80003d0:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 80003d2:	2300      	movs	r3, #0
 80003d4:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80003d6:	68fb      	ldr	r3, [r7, #12]
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d033      	beq.n	8000444 <xQueueGenericCreate+0x80>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80003dc:	2000      	movs	r0, #0
 80003de:	68ba      	ldr	r2, [r7, #8]
 80003e0:	68fb      	ldr	r3, [r7, #12]
 80003e2:	fba2 1203 	umull	r1, r2, r2, r3
 80003e6:	f04f 0300 	mov.w	r3, #0
 80003ea:	f04f 0400 	mov.w	r4, #0
 80003ee:	0013      	movs	r3, r2
 80003f0:	2400      	movs	r4, #0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d000      	beq.n	80003f8 <xQueueGenericCreate+0x34>
 80003f6:	2001      	movs	r0, #1
 80003f8:	4603      	mov	r3, r0
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d122      	bne.n	8000444 <xQueueGenericCreate+0x80>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 80003fe:	68fb      	ldr	r3, [r7, #12]
 8000400:	68ba      	ldr	r2, [r7, #8]
 8000402:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8000406:	f113 0f49 	cmn.w	r3, #73	; 0x49
 800040a:	d81b      	bhi.n	8000444 <xQueueGenericCreate+0x80>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800040c:	68fb      	ldr	r3, [r7, #12]
 800040e:	68ba      	ldr	r2, [r7, #8]
 8000410:	fb02 f303 	mul.w	r3, r2, r3
 8000414:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8000416:	69bb      	ldr	r3, [r7, #24]
 8000418:	3348      	adds	r3, #72	; 0x48
 800041a:	4618      	mov	r0, r3
 800041c:	f001 fdb6 	bl	8001f8c <pvPortMalloc>
 8000420:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8000422:	69fb      	ldr	r3, [r7, #28]
 8000424:	2b00      	cmp	r3, #0
 8000426:	d00d      	beq.n	8000444 <xQueueGenericCreate+0x80>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8000428:	69fb      	ldr	r3, [r7, #28]
 800042a:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800042c:	697b      	ldr	r3, [r7, #20]
 800042e:	3348      	adds	r3, #72	; 0x48
 8000430:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8000432:	79fa      	ldrb	r2, [r7, #7]
 8000434:	69fb      	ldr	r3, [r7, #28]
 8000436:	9300      	str	r3, [sp, #0]
 8000438:	4613      	mov	r3, r2
 800043a:	697a      	ldr	r2, [r7, #20]
 800043c:	68b9      	ldr	r1, [r7, #8]
 800043e:	68f8      	ldr	r0, [r7, #12]
 8000440:	f000 f805 	bl	800044e <prvInitialiseNewQueue>
        {
            configASSERT( pxNewQueue );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8000444:	69fb      	ldr	r3, [r7, #28]
    }
 8000446:	4618      	mov	r0, r3
 8000448:	3724      	adds	r7, #36	; 0x24
 800044a:	46bd      	mov	sp, r7
 800044c:	bd90      	pop	{r4, r7, pc}

0800044e <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 800044e:	b580      	push	{r7, lr}
 8000450:	b084      	sub	sp, #16
 8000452:	af00      	add	r7, sp, #0
 8000454:	60f8      	str	r0, [r7, #12]
 8000456:	60b9      	str	r1, [r7, #8]
 8000458:	607a      	str	r2, [r7, #4]
 800045a:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 800045c:	68bb      	ldr	r3, [r7, #8]
 800045e:	2b00      	cmp	r3, #0
 8000460:	d103      	bne.n	800046a <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8000462:	69bb      	ldr	r3, [r7, #24]
 8000464:	69ba      	ldr	r2, [r7, #24]
 8000466:	601a      	str	r2, [r3, #0]
 8000468:	e002      	b.n	8000470 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800046a:	69bb      	ldr	r3, [r7, #24]
 800046c:	687a      	ldr	r2, [r7, #4]
 800046e:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8000470:	69bb      	ldr	r3, [r7, #24]
 8000472:	68fa      	ldr	r2, [r7, #12]
 8000474:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8000476:	69bb      	ldr	r3, [r7, #24]
 8000478:	68ba      	ldr	r2, [r7, #8]
 800047a:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800047c:	2101      	movs	r1, #1
 800047e:	69b8      	ldr	r0, [r7, #24]
 8000480:	f7ff ff26 	bl	80002d0 <xQueueGenericReset>
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8000484:	bf00      	nop
 8000486:	3710      	adds	r7, #16
 8000488:	46bd      	mov	sp, r7
 800048a:	bd80      	pop	{r7, pc}

0800048c <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 800048c:	b580      	push	{r7, lr}
 800048e:	b08a      	sub	sp, #40	; 0x28
 8000490:	af00      	add	r7, sp, #0
 8000492:	60f8      	str	r0, [r7, #12]
 8000494:	60b9      	str	r1, [r7, #8]
 8000496:	607a      	str	r2, [r7, #4]
 8000498:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800049a:	2300      	movs	r3, #0
 800049c:	627b      	str	r3, [r7, #36]	; 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800049e:	68fb      	ldr	r3, [r7, #12]
 80004a0:	623b      	str	r3, [r7, #32]
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80004a2:	f001 fce3 	bl	8001e6c <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80004a6:	6a3b      	ldr	r3, [r7, #32]
 80004a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80004aa:	6a3b      	ldr	r3, [r7, #32]
 80004ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80004ae:	429a      	cmp	r2, r3
 80004b0:	d302      	bcc.n	80004b8 <xQueueGenericSend+0x2c>
 80004b2:	683b      	ldr	r3, [r7, #0]
 80004b4:	2b02      	cmp	r3, #2
 80004b6:	d129      	bne.n	800050c <xQueueGenericSend+0x80>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80004b8:	683a      	ldr	r2, [r7, #0]
 80004ba:	68b9      	ldr	r1, [r7, #8]
 80004bc:	6a38      	ldr	r0, [r7, #32]
 80004be:	f000 f96e 	bl	800079e <prvCopyDataToQueue>
 80004c2:	61f8      	str	r0, [r7, #28]

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80004c4:	6a3b      	ldr	r3, [r7, #32]
 80004c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80004c8:	2b00      	cmp	r3, #0
 80004ca:	d010      	beq.n	80004ee <xQueueGenericSend+0x62>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80004cc:	6a3b      	ldr	r3, [r7, #32]
 80004ce:	3324      	adds	r3, #36	; 0x24
 80004d0:	4618      	mov	r0, r3
 80004d2:	f001 f813 	bl	80014fc <xTaskRemoveFromEventList>
 80004d6:	4603      	mov	r3, r0
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d013      	beq.n	8000504 <xQueueGenericSend+0x78>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 80004dc:	4b3f      	ldr	r3, [pc, #252]	; (80005dc <xQueueGenericSend+0x150>)
 80004de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80004e2:	601a      	str	r2, [r3, #0]
 80004e4:	f3bf 8f4f 	dsb	sy
 80004e8:	f3bf 8f6f 	isb	sy
 80004ec:	e00a      	b.n	8000504 <xQueueGenericSend+0x78>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 80004ee:	69fb      	ldr	r3, [r7, #28]
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	d007      	beq.n	8000504 <xQueueGenericSend+0x78>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 80004f4:	4b39      	ldr	r3, [pc, #228]	; (80005dc <xQueueGenericSend+0x150>)
 80004f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80004fa:	601a      	str	r2, [r3, #0]
 80004fc:	f3bf 8f4f 	dsb	sy
 8000500:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8000504:	f001 fcca 	bl	8001e9c <vPortExitCritical>
                return pdPASS;
 8000508:	2301      	movs	r3, #1
 800050a:	e063      	b.n	80005d4 <xQueueGenericSend+0x148>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	2b00      	cmp	r3, #0
 8000510:	d103      	bne.n	800051a <xQueueGenericSend+0x8e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8000512:	f001 fcc3 	bl	8001e9c <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8000516:	2300      	movs	r3, #0
 8000518:	e05c      	b.n	80005d4 <xQueueGenericSend+0x148>
                }
                else if( xEntryTimeSet == pdFALSE )
 800051a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800051c:	2b00      	cmp	r3, #0
 800051e:	d106      	bne.n	800052e <xQueueGenericSend+0xa2>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8000520:	f107 0314 	add.w	r3, r7, #20
 8000524:	4618      	mov	r0, r3
 8000526:	f001 f8b1 	bl	800168c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800052a:	2301      	movs	r3, #1
 800052c:	627b      	str	r3, [r7, #36]	; 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800052e:	f001 fcb5 	bl	8001e9c <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8000532:	f000 fd87 	bl	8001044 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8000536:	f001 fc99 	bl	8001e6c <vPortEnterCritical>
 800053a:	6a3b      	ldr	r3, [r7, #32]
 800053c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000540:	b25b      	sxtb	r3, r3
 8000542:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000546:	d103      	bne.n	8000550 <xQueueGenericSend+0xc4>
 8000548:	6a3b      	ldr	r3, [r7, #32]
 800054a:	2200      	movs	r2, #0
 800054c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8000550:	6a3b      	ldr	r3, [r7, #32]
 8000552:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000556:	b25b      	sxtb	r3, r3
 8000558:	f1b3 3fff 	cmp.w	r3, #4294967295
 800055c:	d103      	bne.n	8000566 <xQueueGenericSend+0xda>
 800055e:	6a3b      	ldr	r3, [r7, #32]
 8000560:	2200      	movs	r2, #0
 8000562:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8000566:	f001 fc99 	bl	8001e9c <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800056a:	1d3a      	adds	r2, r7, #4
 800056c:	f107 0314 	add.w	r3, r7, #20
 8000570:	4611      	mov	r1, r2
 8000572:	4618      	mov	r0, r3
 8000574:	f001 f8a0 	bl	80016b8 <xTaskCheckForTimeOut>
 8000578:	4603      	mov	r3, r0
 800057a:	2b00      	cmp	r3, #0
 800057c:	d124      	bne.n	80005c8 <xQueueGenericSend+0x13c>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800057e:	6a38      	ldr	r0, [r7, #32]
 8000580:	f000 f9df 	bl	8000942 <prvIsQueueFull>
 8000584:	4603      	mov	r3, r0
 8000586:	2b00      	cmp	r3, #0
 8000588:	d018      	beq.n	80005bc <xQueueGenericSend+0x130>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800058a:	6a3b      	ldr	r3, [r7, #32]
 800058c:	3310      	adds	r3, #16
 800058e:	687a      	ldr	r2, [r7, #4]
 8000590:	4611      	mov	r1, r2
 8000592:	4618      	mov	r0, r3
 8000594:	f000 ff9c 	bl	80014d0 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8000598:	6a38      	ldr	r0, [r7, #32]
 800059a:	f000 f96a 	bl	8000872 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 800059e:	f000 fd5f 	bl	8001060 <xTaskResumeAll>
 80005a2:	4603      	mov	r3, r0
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	f47f af7c 	bne.w	80004a2 <xQueueGenericSend+0x16>
                {
                    portYIELD_WITHIN_API();
 80005aa:	4b0c      	ldr	r3, [pc, #48]	; (80005dc <xQueueGenericSend+0x150>)
 80005ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80005b0:	601a      	str	r2, [r3, #0]
 80005b2:	f3bf 8f4f 	dsb	sy
 80005b6:	f3bf 8f6f 	isb	sy
 80005ba:	e772      	b.n	80004a2 <xQueueGenericSend+0x16>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 80005bc:	6a38      	ldr	r0, [r7, #32]
 80005be:	f000 f958 	bl	8000872 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80005c2:	f000 fd4d 	bl	8001060 <xTaskResumeAll>
 80005c6:	e76c      	b.n	80004a2 <xQueueGenericSend+0x16>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 80005c8:	6a38      	ldr	r0, [r7, #32]
 80005ca:	f000 f952 	bl	8000872 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80005ce:	f000 fd47 	bl	8001060 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 80005d2:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 80005d4:	4618      	mov	r0, r3
 80005d6:	3728      	adds	r7, #40	; 0x28
 80005d8:	46bd      	mov	sp, r7
 80005da:	bd80      	pop	{r7, pc}
 80005dc:	e000ed04 	.word	0xe000ed04

080005e0 <xQueueSemaphoreTake>:
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b08a      	sub	sp, #40	; 0x28
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
 80005e8:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 80005ea:	2300      	movs	r3, #0
 80005ec:	627b      	str	r3, [r7, #36]	; 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	61fb      	str	r3, [r7, #28]

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 80005f2:	2300      	movs	r3, #0
 80005f4:	623b      	str	r3, [r7, #32]
    /*lint -save -e904 This function relaxes the coding standard somewhat to allow return
     * statements within the function itself.  This is done in the interest
     * of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80005f6:	f001 fc39 	bl	8001e6c <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80005fa:	69fb      	ldr	r3, [r7, #28]
 80005fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80005fe:	61bb      	str	r3, [r7, #24]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8000600:	69bb      	ldr	r3, [r7, #24]
 8000602:	2b00      	cmp	r3, #0
 8000604:	d024      	beq.n	8000650 <xQueueSemaphoreTake+0x70>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8000606:	69bb      	ldr	r3, [r7, #24]
 8000608:	1e5a      	subs	r2, r3, #1
 800060a:	69fb      	ldr	r3, [r7, #28]
 800060c:	639a      	str	r2, [r3, #56]	; 0x38

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800060e:	69fb      	ldr	r3, [r7, #28]
 8000610:	681b      	ldr	r3, [r3, #0]
 8000612:	2b00      	cmp	r3, #0
 8000614:	d104      	bne.n	8000620 <xQueueSemaphoreTake+0x40>
                    {
                        /* Record the information required to implement
                         * priority inheritance should it become necessary. */
                        pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8000616:	f001 fb09 	bl	8001c2c <pvTaskIncrementMutexHeldCount>
 800061a:	4602      	mov	r2, r0
 800061c:	69fb      	ldr	r3, [r7, #28]
 800061e:	609a      	str	r2, [r3, #8]
                }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000620:	69fb      	ldr	r3, [r7, #28]
 8000622:	691b      	ldr	r3, [r3, #16]
 8000624:	2b00      	cmp	r3, #0
 8000626:	d00f      	beq.n	8000648 <xQueueSemaphoreTake+0x68>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8000628:	69fb      	ldr	r3, [r7, #28]
 800062a:	3310      	adds	r3, #16
 800062c:	4618      	mov	r0, r3
 800062e:	f000 ff65 	bl	80014fc <xTaskRemoveFromEventList>
 8000632:	4603      	mov	r3, r0
 8000634:	2b00      	cmp	r3, #0
 8000636:	d007      	beq.n	8000648 <xQueueSemaphoreTake+0x68>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8000638:	4b4c      	ldr	r3, [pc, #304]	; (800076c <xQueueSemaphoreTake+0x18c>)
 800063a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800063e:	601a      	str	r2, [r3, #0]
 8000640:	f3bf 8f4f 	dsb	sy
 8000644:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8000648:	f001 fc28 	bl	8001e9c <vPortExitCritical>
                return pdPASS;
 800064c:	2301      	movs	r3, #1
 800064e:	e089      	b.n	8000764 <xQueueSemaphoreTake+0x184>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8000650:	683b      	ldr	r3, [r7, #0]
 8000652:	2b00      	cmp	r3, #0
 8000654:	d103      	bne.n	800065e <xQueueSemaphoreTake+0x7e>
                {
                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 8000656:	f001 fc21 	bl	8001e9c <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 800065a:	2300      	movs	r3, #0
 800065c:	e082      	b.n	8000764 <xQueueSemaphoreTake+0x184>
                }
                else if( xEntryTimeSet == pdFALSE )
 800065e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000660:	2b00      	cmp	r3, #0
 8000662:	d106      	bne.n	8000672 <xQueueSemaphoreTake+0x92>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8000664:	f107 030c 	add.w	r3, r7, #12
 8000668:	4618      	mov	r0, r3
 800066a:	f001 f80f 	bl	800168c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800066e:	2301      	movs	r3, #1
 8000670:	627b      	str	r3, [r7, #36]	; 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8000672:	f001 fc13 	bl	8001e9c <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8000676:	f000 fce5 	bl	8001044 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800067a:	f001 fbf7 	bl	8001e6c <vPortEnterCritical>
 800067e:	69fb      	ldr	r3, [r7, #28]
 8000680:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000684:	b25b      	sxtb	r3, r3
 8000686:	f1b3 3fff 	cmp.w	r3, #4294967295
 800068a:	d103      	bne.n	8000694 <xQueueSemaphoreTake+0xb4>
 800068c:	69fb      	ldr	r3, [r7, #28]
 800068e:	2200      	movs	r2, #0
 8000690:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8000694:	69fb      	ldr	r3, [r7, #28]
 8000696:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800069a:	b25b      	sxtb	r3, r3
 800069c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80006a0:	d103      	bne.n	80006aa <xQueueSemaphoreTake+0xca>
 80006a2:	69fb      	ldr	r3, [r7, #28]
 80006a4:	2200      	movs	r2, #0
 80006a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80006aa:	f001 fbf7 	bl	8001e9c <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80006ae:	463a      	mov	r2, r7
 80006b0:	f107 030c 	add.w	r3, r7, #12
 80006b4:	4611      	mov	r1, r2
 80006b6:	4618      	mov	r0, r3
 80006b8:	f000 fffe 	bl	80016b8 <xTaskCheckForTimeOut>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d132      	bne.n	8000728 <xQueueSemaphoreTake+0x148>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80006c2:	69f8      	ldr	r0, [r7, #28]
 80006c4:	f000 f927 	bl	8000916 <prvIsQueueEmpty>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d026      	beq.n	800071c <xQueueSemaphoreTake+0x13c>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80006ce:	69fb      	ldr	r3, [r7, #28]
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d109      	bne.n	80006ea <xQueueSemaphoreTake+0x10a>
                    {
                        taskENTER_CRITICAL();
 80006d6:	f001 fbc9 	bl	8001e6c <vPortEnterCritical>
                        {
                            xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80006da:	69fb      	ldr	r3, [r7, #28]
 80006dc:	689b      	ldr	r3, [r3, #8]
 80006de:	4618      	mov	r0, r3
 80006e0:	f001 f8ee 	bl	80018c0 <xTaskPriorityInherit>
 80006e4:	6238      	str	r0, [r7, #32]
                        }
                        taskEXIT_CRITICAL();
 80006e6:	f001 fbd9 	bl	8001e9c <vPortExitCritical>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80006ea:	69fb      	ldr	r3, [r7, #28]
 80006ec:	3324      	adds	r3, #36	; 0x24
 80006ee:	683a      	ldr	r2, [r7, #0]
 80006f0:	4611      	mov	r1, r2
 80006f2:	4618      	mov	r0, r3
 80006f4:	f000 feec 	bl	80014d0 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80006f8:	69f8      	ldr	r0, [r7, #28]
 80006fa:	f000 f8ba 	bl	8000872 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80006fe:	f000 fcaf 	bl	8001060 <xTaskResumeAll>
 8000702:	4603      	mov	r3, r0
 8000704:	2b00      	cmp	r3, #0
 8000706:	f47f af76 	bne.w	80005f6 <xQueueSemaphoreTake+0x16>
                {
                    portYIELD_WITHIN_API();
 800070a:	4b18      	ldr	r3, [pc, #96]	; (800076c <xQueueSemaphoreTake+0x18c>)
 800070c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000710:	601a      	str	r2, [r3, #0]
 8000712:	f3bf 8f4f 	dsb	sy
 8000716:	f3bf 8f6f 	isb	sy
 800071a:	e76c      	b.n	80005f6 <xQueueSemaphoreTake+0x16>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 800071c:	69f8      	ldr	r0, [r7, #28]
 800071e:	f000 f8a8 	bl	8000872 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8000722:	f000 fc9d 	bl	8001060 <xTaskResumeAll>
 8000726:	e766      	b.n	80005f6 <xQueueSemaphoreTake+0x16>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 8000728:	69f8      	ldr	r0, [r7, #28]
 800072a:	f000 f8a2 	bl	8000872 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800072e:	f000 fc97 	bl	8001060 <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8000732:	69f8      	ldr	r0, [r7, #28]
 8000734:	f000 f8ef 	bl	8000916 <prvIsQueueEmpty>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	f43f af5b 	beq.w	80005f6 <xQueueSemaphoreTake+0x16>
                #if ( configUSE_MUTEXES == 1 )
                {
                    /* xInheritanceOccurred could only have be set if
                     * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                     * test the mutex type again to check it is actually a mutex. */
                    if( xInheritanceOccurred != pdFALSE )
 8000740:	6a3b      	ldr	r3, [r7, #32]
 8000742:	2b00      	cmp	r3, #0
 8000744:	d00d      	beq.n	8000762 <xQueueSemaphoreTake+0x182>
                    {
                        taskENTER_CRITICAL();
 8000746:	f001 fb91 	bl	8001e6c <vPortEnterCritical>
                            /* This task blocking on the mutex caused another
                             * task to inherit this task's priority.  Now this task
                             * has timed out the priority should be disinherited
                             * again, but only as low as the next highest priority
                             * task that is waiting for the same mutex. */
                            uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800074a:	69f8      	ldr	r0, [r7, #28]
 800074c:	f000 f810 	bl	8000770 <prvGetDisinheritPriorityAfterTimeout>
 8000750:	6178      	str	r0, [r7, #20]
                            vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8000752:	69fb      	ldr	r3, [r7, #28]
 8000754:	689b      	ldr	r3, [r3, #8]
 8000756:	6979      	ldr	r1, [r7, #20]
 8000758:	4618      	mov	r0, r3
 800075a:	f001 f9d1 	bl	8001b00 <vTaskPriorityDisinheritAfterTimeout>
                        }
                        taskEXIT_CRITICAL();
 800075e:	f001 fb9d 	bl	8001e9c <vPortExitCritical>
                    }
                }
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8000762:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8000764:	4618      	mov	r0, r3
 8000766:	3728      	adds	r7, #40	; 0x28
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	e000ed04 	.word	0xe000ed04

08000770 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 8000770:	b480      	push	{r7}
 8000772:	b085      	sub	sp, #20
 8000774:	af00      	add	r7, sp, #0
 8000776:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800077c:	2b00      	cmp	r3, #0
 800077e:	d006      	beq.n	800078e <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	f1c3 0305 	rsb	r3, r3, #5
 800078a:	60fb      	str	r3, [r7, #12]
 800078c:	e001      	b.n	8000792 <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800078e:	2300      	movs	r3, #0
 8000790:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 8000792:	68fb      	ldr	r3, [r7, #12]
    }
 8000794:	4618      	mov	r0, r3
 8000796:	3714      	adds	r7, #20
 8000798:	46bd      	mov	sp, r7
 800079a:	bc80      	pop	{r7}
 800079c:	4770      	bx	lr

0800079e <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 800079e:	b580      	push	{r7, lr}
 80007a0:	b086      	sub	sp, #24
 80007a2:	af00      	add	r7, sp, #0
 80007a4:	60f8      	str	r0, [r7, #12]
 80007a6:	60b9      	str	r1, [r7, #8]
 80007a8:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 80007aa:	2300      	movs	r3, #0
 80007ac:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80007ae:	68fb      	ldr	r3, [r7, #12]
 80007b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80007b2:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80007b4:	68fb      	ldr	r3, [r7, #12]
 80007b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d10d      	bne.n	80007d8 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80007bc:	68fb      	ldr	r3, [r7, #12]
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d14d      	bne.n	8000860 <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	689b      	ldr	r3, [r3, #8]
 80007c8:	4618      	mov	r0, r3
 80007ca:	f001 f917 	bl	80019fc <xTaskPriorityDisinherit>
 80007ce:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	2200      	movs	r2, #0
 80007d4:	609a      	str	r2, [r3, #8]
 80007d6:	e043      	b.n	8000860 <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d119      	bne.n	8000812 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80007de:	68fb      	ldr	r3, [r7, #12]
 80007e0:	6858      	ldr	r0, [r3, #4]
 80007e2:	68fb      	ldr	r3, [r7, #12]
 80007e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007e6:	461a      	mov	r2, r3
 80007e8:	68b9      	ldr	r1, [r7, #8]
 80007ea:	f004 fd9d 	bl	8005328 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80007ee:	68fb      	ldr	r3, [r7, #12]
 80007f0:	685a      	ldr	r2, [r3, #4]
 80007f2:	68fb      	ldr	r3, [r7, #12]
 80007f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007f6:	441a      	add	r2, r3
 80007f8:	68fb      	ldr	r3, [r7, #12]
 80007fa:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	685a      	ldr	r2, [r3, #4]
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	689b      	ldr	r3, [r3, #8]
 8000804:	429a      	cmp	r2, r3
 8000806:	d32b      	bcc.n	8000860 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	681a      	ldr	r2, [r3, #0]
 800080c:	68fb      	ldr	r3, [r7, #12]
 800080e:	605a      	str	r2, [r3, #4]
 8000810:	e026      	b.n	8000860 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8000812:	68fb      	ldr	r3, [r7, #12]
 8000814:	68d8      	ldr	r0, [r3, #12]
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800081a:	461a      	mov	r2, r3
 800081c:	68b9      	ldr	r1, [r7, #8]
 800081e:	f004 fd83 	bl	8005328 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8000822:	68fb      	ldr	r3, [r7, #12]
 8000824:	68da      	ldr	r2, [r3, #12]
 8000826:	68fb      	ldr	r3, [r7, #12]
 8000828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800082a:	425b      	negs	r3, r3
 800082c:	441a      	add	r2, r3
 800082e:	68fb      	ldr	r3, [r7, #12]
 8000830:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8000832:	68fb      	ldr	r3, [r7, #12]
 8000834:	68da      	ldr	r2, [r3, #12]
 8000836:	68fb      	ldr	r3, [r7, #12]
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	429a      	cmp	r2, r3
 800083c:	d207      	bcs.n	800084e <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	689a      	ldr	r2, [r3, #8]
 8000842:	68fb      	ldr	r3, [r7, #12]
 8000844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000846:	425b      	negs	r3, r3
 8000848:	441a      	add	r2, r3
 800084a:	68fb      	ldr	r3, [r7, #12]
 800084c:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	2b02      	cmp	r3, #2
 8000852:	d105      	bne.n	8000860 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8000854:	693b      	ldr	r3, [r7, #16]
 8000856:	2b00      	cmp	r3, #0
 8000858:	d002      	beq.n	8000860 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 800085a:	693b      	ldr	r3, [r7, #16]
 800085c:	3b01      	subs	r3, #1
 800085e:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8000860:	693b      	ldr	r3, [r7, #16]
 8000862:	1c5a      	adds	r2, r3, #1
 8000864:	68fb      	ldr	r3, [r7, #12]
 8000866:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8000868:	697b      	ldr	r3, [r7, #20]
}
 800086a:	4618      	mov	r0, r3
 800086c:	3718      	adds	r7, #24
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}

08000872 <prvUnlockQueue>:
    }
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8000872:	b580      	push	{r7, lr}
 8000874:	b084      	sub	sp, #16
 8000876:	af00      	add	r7, sp, #0
 8000878:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 800087a:	f001 faf7 	bl	8001e6c <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8000884:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8000886:	e011      	b.n	80008ac <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800088c:	2b00      	cmp	r3, #0
 800088e:	d012      	beq.n	80008b6 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	3324      	adds	r3, #36	; 0x24
 8000894:	4618      	mov	r0, r3
 8000896:	f000 fe31 	bl	80014fc <xTaskRemoveFromEventList>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d001      	beq.n	80008a4 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 80008a0:	f000 ff54 	bl	800174c <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80008a4:	7bfb      	ldrb	r3, [r7, #15]
 80008a6:	3b01      	subs	r3, #1
 80008a8:	b2db      	uxtb	r3, r3
 80008aa:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80008ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	dce9      	bgt.n	8000888 <prvUnlockQueue+0x16>
 80008b4:	e000      	b.n	80008b8 <prvUnlockQueue+0x46>
                    break;
 80008b6:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	22ff      	movs	r2, #255	; 0xff
 80008bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 80008c0:	f001 faec 	bl	8001e9c <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 80008c4:	f001 fad2 	bl	8001e6c <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80008ce:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 80008d0:	e011      	b.n	80008f6 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	691b      	ldr	r3, [r3, #16]
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d012      	beq.n	8000900 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	3310      	adds	r3, #16
 80008de:	4618      	mov	r0, r3
 80008e0:	f000 fe0c 	bl	80014fc <xTaskRemoveFromEventList>
 80008e4:	4603      	mov	r3, r0
 80008e6:	2b00      	cmp	r3, #0
 80008e8:	d001      	beq.n	80008ee <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 80008ea:	f000 ff2f 	bl	800174c <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80008ee:	7bbb      	ldrb	r3, [r7, #14]
 80008f0:	3b01      	subs	r3, #1
 80008f2:	b2db      	uxtb	r3, r3
 80008f4:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80008f6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	dce9      	bgt.n	80008d2 <prvUnlockQueue+0x60>
 80008fe:	e000      	b.n	8000902 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8000900:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	22ff      	movs	r2, #255	; 0xff
 8000906:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 800090a:	f001 fac7 	bl	8001e9c <vPortExitCritical>
}
 800090e:	bf00      	nop
 8000910:	3710      	adds	r7, #16
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}

08000916 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8000916:	b580      	push	{r7, lr}
 8000918:	b084      	sub	sp, #16
 800091a:	af00      	add	r7, sp, #0
 800091c:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800091e:	f001 faa5 	bl	8001e6c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000926:	2b00      	cmp	r3, #0
 8000928:	d102      	bne.n	8000930 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 800092a:	2301      	movs	r3, #1
 800092c:	60fb      	str	r3, [r7, #12]
 800092e:	e001      	b.n	8000934 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8000930:	2300      	movs	r3, #0
 8000932:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8000934:	f001 fab2 	bl	8001e9c <vPortExitCritical>

    return xReturn;
 8000938:	68fb      	ldr	r3, [r7, #12]
}
 800093a:	4618      	mov	r0, r3
 800093c:	3710      	adds	r7, #16
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}

08000942 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8000942:	b580      	push	{r7, lr}
 8000944:	b084      	sub	sp, #16
 8000946:	af00      	add	r7, sp, #0
 8000948:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800094a:	f001 fa8f 	bl	8001e6c <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000956:	429a      	cmp	r2, r3
 8000958:	d102      	bne.n	8000960 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 800095a:	2301      	movs	r3, #1
 800095c:	60fb      	str	r3, [r7, #12]
 800095e:	e001      	b.n	8000964 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8000960:	2300      	movs	r3, #0
 8000962:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8000964:	f001 fa9a 	bl	8001e9c <vPortExitCritical>

    return xReturn;
 8000968:	68fb      	ldr	r3, [r7, #12]
}
 800096a:	4618      	mov	r0, r3
 800096c:	3710      	adds	r7, #16
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}

08000972 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8000972:	b580      	push	{r7, lr}
 8000974:	b08c      	sub	sp, #48	; 0x30
 8000976:	af04      	add	r7, sp, #16
 8000978:	60f8      	str	r0, [r7, #12]
 800097a:	60b9      	str	r1, [r7, #8]
 800097c:	603b      	str	r3, [r7, #0]
 800097e:	4613      	mov	r3, r2
 8000980:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8000982:	88fb      	ldrh	r3, [r7, #6]
 8000984:	009b      	lsls	r3, r3, #2
 8000986:	4618      	mov	r0, r3
 8000988:	f001 fb00 	bl	8001f8c <pvPortMalloc>
 800098c:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 800098e:	697b      	ldr	r3, [r7, #20]
 8000990:	2b00      	cmp	r3, #0
 8000992:	d013      	beq.n	80009bc <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8000994:	2054      	movs	r0, #84	; 0x54
 8000996:	f001 faf9 	bl	8001f8c <pvPortMalloc>
 800099a:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 800099c:	69fb      	ldr	r3, [r7, #28]
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d008      	beq.n	80009b4 <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 80009a2:	2254      	movs	r2, #84	; 0x54
 80009a4:	2100      	movs	r1, #0
 80009a6:	69f8      	ldr	r0, [r7, #28]
 80009a8:	f004 fcc9 	bl	800533e <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 80009ac:	69fb      	ldr	r3, [r7, #28]
 80009ae:	697a      	ldr	r2, [r7, #20]
 80009b0:	631a      	str	r2, [r3, #48]	; 0x30
 80009b2:	e005      	b.n	80009c0 <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 80009b4:	6978      	ldr	r0, [r7, #20]
 80009b6:	f001 fb3b 	bl	8002030 <vPortFree>
 80009ba:	e001      	b.n	80009c0 <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 80009bc:	2300      	movs	r3, #0
 80009be:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80009c0:	69fb      	ldr	r3, [r7, #28]
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d013      	beq.n	80009ee <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80009c6:	88fa      	ldrh	r2, [r7, #6]
 80009c8:	2300      	movs	r3, #0
 80009ca:	9303      	str	r3, [sp, #12]
 80009cc:	69fb      	ldr	r3, [r7, #28]
 80009ce:	9302      	str	r3, [sp, #8]
 80009d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009d2:	9301      	str	r3, [sp, #4]
 80009d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009d6:	9300      	str	r3, [sp, #0]
 80009d8:	683b      	ldr	r3, [r7, #0]
 80009da:	68b9      	ldr	r1, [r7, #8]
 80009dc:	68f8      	ldr	r0, [r7, #12]
 80009de:	f000 f80e 	bl	80009fe <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80009e2:	69f8      	ldr	r0, [r7, #28]
 80009e4:	f000 f874 	bl	8000ad0 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80009e8:	2301      	movs	r3, #1
 80009ea:	61bb      	str	r3, [r7, #24]
 80009ec:	e002      	b.n	80009f4 <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80009ee:	f04f 33ff 	mov.w	r3, #4294967295
 80009f2:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 80009f4:	69bb      	ldr	r3, [r7, #24]
    }
 80009f6:	4618      	mov	r0, r3
 80009f8:	3720      	adds	r7, #32
 80009fa:	46bd      	mov	sp, r7
 80009fc:	bd80      	pop	{r7, pc}

080009fe <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80009fe:	b580      	push	{r7, lr}
 8000a00:	b086      	sub	sp, #24
 8000a02:	af00      	add	r7, sp, #0
 8000a04:	60f8      	str	r0, [r7, #12]
 8000a06:	60b9      	str	r1, [r7, #8]
 8000a08:	607a      	str	r2, [r7, #4]
 8000a0a:	603b      	str	r3, [r7, #0]
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8000a0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a0e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000a16:	3b01      	subs	r3, #1
 8000a18:	009b      	lsls	r3, r3, #2
 8000a1a:	4413      	add	r3, r2
 8000a1c:	613b      	str	r3, [r7, #16]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8000a1e:	693b      	ldr	r3, [r7, #16]
 8000a20:	f023 0307 	bic.w	r3, r3, #7
 8000a24:	613b      	str	r3, [r7, #16]
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8000a26:	68bb      	ldr	r3, [r7, #8]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d01e      	beq.n	8000a6a <prvInitialiseNewTask+0x6c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	617b      	str	r3, [r7, #20]
 8000a30:	e012      	b.n	8000a58 <prvInitialiseNewTask+0x5a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8000a32:	68ba      	ldr	r2, [r7, #8]
 8000a34:	697b      	ldr	r3, [r7, #20]
 8000a36:	4413      	add	r3, r2
 8000a38:	7819      	ldrb	r1, [r3, #0]
 8000a3a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000a3c:	697b      	ldr	r3, [r7, #20]
 8000a3e:	4413      	add	r3, r2
 8000a40:	3334      	adds	r3, #52	; 0x34
 8000a42:	460a      	mov	r2, r1
 8000a44:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8000a46:	68ba      	ldr	r2, [r7, #8]
 8000a48:	697b      	ldr	r3, [r7, #20]
 8000a4a:	4413      	add	r3, r2
 8000a4c:	781b      	ldrb	r3, [r3, #0]
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d006      	beq.n	8000a60 <prvInitialiseNewTask+0x62>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8000a52:	697b      	ldr	r3, [r7, #20]
 8000a54:	3301      	adds	r3, #1
 8000a56:	617b      	str	r3, [r7, #20]
 8000a58:	697b      	ldr	r3, [r7, #20]
 8000a5a:	2b0f      	cmp	r3, #15
 8000a5c:	d9e9      	bls.n	8000a32 <prvInitialiseNewTask+0x34>
 8000a5e:	e000      	b.n	8000a62 <prvInitialiseNewTask+0x64>
            {
                break;
 8000a60:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8000a62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a64:	2200      	movs	r2, #0
 8000a66:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8000a6a:	6a3b      	ldr	r3, [r7, #32]
 8000a6c:	2b04      	cmp	r3, #4
 8000a6e:	d901      	bls.n	8000a74 <prvInitialiseNewTask+0x76>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8000a70:	2304      	movs	r3, #4
 8000a72:	623b      	str	r3, [r7, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8000a74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a76:	6a3a      	ldr	r2, [r7, #32]
 8000a78:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8000a7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a7c:	6a3a      	ldr	r2, [r7, #32]
 8000a7e:	645a      	str	r2, [r3, #68]	; 0x44
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8000a80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a82:	3304      	adds	r3, #4
 8000a84:	4618      	mov	r0, r3
 8000a86:	f7ff fb92 	bl	80001ae <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8000a8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a8c:	3318      	adds	r3, #24
 8000a8e:	4618      	mov	r0, r3
 8000a90:	f7ff fb8d 	bl	80001ae <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8000a94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a96:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000a98:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000a9a:	6a3b      	ldr	r3, [r7, #32]
 8000a9c:	f1c3 0205 	rsb	r2, r3, #5
 8000aa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000aa2:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8000aa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000aa6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000aa8:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8000aaa:	683a      	ldr	r2, [r7, #0]
 8000aac:	68f9      	ldr	r1, [r7, #12]
 8000aae:	6938      	ldr	r0, [r7, #16]
 8000ab0:	f001 f950 	bl	8001d54 <pxPortInitialiseStack>
 8000ab4:	4602      	mov	r2, r0
 8000ab6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ab8:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8000aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d002      	beq.n	8000ac6 <prvInitialiseNewTask+0xc8>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8000ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ac2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000ac4:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8000ac6:	bf00      	nop
 8000ac8:	3718      	adds	r7, #24
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
	...

08000ad0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b084      	sub	sp, #16
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8000ad8:	f001 f9c8 	bl	8001e6c <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8000adc:	4b3e      	ldr	r3, [pc, #248]	; (8000bd8 <prvAddNewTaskToReadyList+0x108>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	3301      	adds	r3, #1
 8000ae2:	4a3d      	ldr	r2, [pc, #244]	; (8000bd8 <prvAddNewTaskToReadyList+0x108>)
 8000ae4:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8000ae6:	4b3d      	ldr	r3, [pc, #244]	; (8000bdc <prvAddNewTaskToReadyList+0x10c>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d109      	bne.n	8000b02 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8000aee:	4a3b      	ldr	r2, [pc, #236]	; (8000bdc <prvAddNewTaskToReadyList+0x10c>)
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8000af4:	4b38      	ldr	r3, [pc, #224]	; (8000bd8 <prvAddNewTaskToReadyList+0x108>)
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	2b01      	cmp	r3, #1
 8000afa:	d110      	bne.n	8000b1e <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8000afc:	f000 fe4a 	bl	8001794 <prvInitialiseTaskLists>
 8000b00:	e00d      	b.n	8000b1e <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8000b02:	4b37      	ldr	r3, [pc, #220]	; (8000be0 <prvAddNewTaskToReadyList+0x110>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d109      	bne.n	8000b1e <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8000b0a:	4b34      	ldr	r3, [pc, #208]	; (8000bdc <prvAddNewTaskToReadyList+0x10c>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b14:	429a      	cmp	r2, r3
 8000b16:	d802      	bhi.n	8000b1e <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8000b18:	4a30      	ldr	r2, [pc, #192]	; (8000bdc <prvAddNewTaskToReadyList+0x10c>)
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8000b1e:	4b31      	ldr	r3, [pc, #196]	; (8000be4 <prvAddNewTaskToReadyList+0x114>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	3301      	adds	r3, #1
 8000b24:	4a2f      	ldr	r2, [pc, #188]	; (8000be4 <prvAddNewTaskToReadyList+0x114>)
 8000b26:	6013      	str	r3, [r2, #0]
            pxNewTCB->uxTCBNumber = uxTaskNumber;
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b2c:	2201      	movs	r2, #1
 8000b2e:	409a      	lsls	r2, r3
 8000b30:	4b2d      	ldr	r3, [pc, #180]	; (8000be8 <prvAddNewTaskToReadyList+0x118>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	4313      	orrs	r3, r2
 8000b36:	4a2c      	ldr	r2, [pc, #176]	; (8000be8 <prvAddNewTaskToReadyList+0x118>)
 8000b38:	6013      	str	r3, [r2, #0]
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000b3e:	492b      	ldr	r1, [pc, #172]	; (8000bec <prvAddNewTaskToReadyList+0x11c>)
 8000b40:	4613      	mov	r3, r2
 8000b42:	009b      	lsls	r3, r3, #2
 8000b44:	4413      	add	r3, r2
 8000b46:	009b      	lsls	r3, r3, #2
 8000b48:	440b      	add	r3, r1
 8000b4a:	3304      	adds	r3, #4
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	60fb      	str	r3, [r7, #12]
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	68fa      	ldr	r2, [r7, #12]
 8000b54:	609a      	str	r2, [r3, #8]
 8000b56:	68fb      	ldr	r3, [r7, #12]
 8000b58:	689a      	ldr	r2, [r3, #8]
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	60da      	str	r2, [r3, #12]
 8000b5e:	68fb      	ldr	r3, [r7, #12]
 8000b60:	689b      	ldr	r3, [r3, #8]
 8000b62:	687a      	ldr	r2, [r7, #4]
 8000b64:	3204      	adds	r2, #4
 8000b66:	605a      	str	r2, [r3, #4]
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	1d1a      	adds	r2, r3, #4
 8000b6c:	68fb      	ldr	r3, [r7, #12]
 8000b6e:	609a      	str	r2, [r3, #8]
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000b74:	4613      	mov	r3, r2
 8000b76:	009b      	lsls	r3, r3, #2
 8000b78:	4413      	add	r3, r2
 8000b7a:	009b      	lsls	r3, r3, #2
 8000b7c:	4a1b      	ldr	r2, [pc, #108]	; (8000bec <prvAddNewTaskToReadyList+0x11c>)
 8000b7e:	441a      	add	r2, r3
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	615a      	str	r2, [r3, #20]
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000b88:	4918      	ldr	r1, [pc, #96]	; (8000bec <prvAddNewTaskToReadyList+0x11c>)
 8000b8a:	4613      	mov	r3, r2
 8000b8c:	009b      	lsls	r3, r3, #2
 8000b8e:	4413      	add	r3, r2
 8000b90:	009b      	lsls	r3, r3, #2
 8000b92:	440b      	add	r3, r1
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	1c59      	adds	r1, r3, #1
 8000b98:	4814      	ldr	r0, [pc, #80]	; (8000bec <prvAddNewTaskToReadyList+0x11c>)
 8000b9a:	4613      	mov	r3, r2
 8000b9c:	009b      	lsls	r3, r3, #2
 8000b9e:	4413      	add	r3, r2
 8000ba0:	009b      	lsls	r3, r3, #2
 8000ba2:	4403      	add	r3, r0
 8000ba4:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8000ba6:	f001 f979 	bl	8001e9c <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8000baa:	4b0d      	ldr	r3, [pc, #52]	; (8000be0 <prvAddNewTaskToReadyList+0x110>)
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d00e      	beq.n	8000bd0 <prvAddNewTaskToReadyList+0x100>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8000bb2:	4b0a      	ldr	r3, [pc, #40]	; (8000bdc <prvAddNewTaskToReadyList+0x10c>)
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bbc:	429a      	cmp	r2, r3
 8000bbe:	d207      	bcs.n	8000bd0 <prvAddNewTaskToReadyList+0x100>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8000bc0:	4b0b      	ldr	r3, [pc, #44]	; (8000bf0 <prvAddNewTaskToReadyList+0x120>)
 8000bc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000bc6:	601a      	str	r2, [r3, #0]
 8000bc8:	f3bf 8f4f 	dsb	sy
 8000bcc:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8000bd0:	bf00      	nop
 8000bd2:	3710      	adds	r7, #16
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd80      	pop	{r7, pc}
 8000bd8:	20000118 	.word	0x20000118
 8000bdc:	20000040 	.word	0x20000040
 8000be0:	20000124 	.word	0x20000124
 8000be4:	20000134 	.word	0x20000134
 8000be8:	20000120 	.word	0x20000120
 8000bec:	20000044 	.word	0x20000044
 8000bf0:	e000ed04 	.word	0xe000ed04

08000bf4 <vTaskPrioritySet>:

#if ( INCLUDE_vTaskPrioritySet == 1 )

    void vTaskPrioritySet( TaskHandle_t xTask,
                           UBaseType_t uxNewPriority )
    {
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b088      	sub	sp, #32
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
 8000bfc:	6039      	str	r1, [r7, #0]
        TCB_t * pxTCB;
        UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
        BaseType_t xYieldRequired = pdFALSE;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	61fb      	str	r3, [r7, #28]

        configASSERT( uxNewPriority < configMAX_PRIORITIES );

        /* Ensure the new priority is valid. */
        if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8000c02:	683b      	ldr	r3, [r7, #0]
 8000c04:	2b04      	cmp	r3, #4
 8000c06:	d901      	bls.n	8000c0c <vTaskPrioritySet+0x18>
        {
            uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8000c08:	2304      	movs	r3, #4
 8000c0a:	603b      	str	r3, [r7, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        taskENTER_CRITICAL();
 8000c0c:	f001 f92e 	bl	8001e6c <vPortEnterCritical>
        {
            /* If null is passed in here then it is the priority of the calling
             * task that is being changed. */
            pxTCB = prvGetTCBFromHandle( xTask );
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d102      	bne.n	8000c1c <vTaskPrioritySet+0x28>
 8000c16:	4b55      	ldr	r3, [pc, #340]	; (8000d6c <vTaskPrioritySet+0x178>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	e000      	b.n	8000c1e <vTaskPrioritySet+0x2a>
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	61bb      	str	r3, [r7, #24]

            traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

            #if ( configUSE_MUTEXES == 1 )
            {
                uxCurrentBasePriority = pxTCB->uxBasePriority;
 8000c20:	69bb      	ldr	r3, [r7, #24]
 8000c22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c24:	617b      	str	r3, [r7, #20]
            {
                uxCurrentBasePriority = pxTCB->uxPriority;
            }
            #endif

            if( uxCurrentBasePriority != uxNewPriority )
 8000c26:	697a      	ldr	r2, [r7, #20]
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	429a      	cmp	r2, r3
 8000c2c:	f000 8098 	beq.w	8000d60 <vTaskPrioritySet+0x16c>
            {
                /* The priority change may have readied a task of higher
                 * priority than the calling task. */
                if( uxNewPriority > uxCurrentBasePriority )
 8000c30:	683a      	ldr	r2, [r7, #0]
 8000c32:	697b      	ldr	r3, [r7, #20]
 8000c34:	429a      	cmp	r2, r3
 8000c36:	d90d      	bls.n	8000c54 <vTaskPrioritySet+0x60>
                {
                    if( pxTCB != pxCurrentTCB )
 8000c38:	4b4c      	ldr	r3, [pc, #304]	; (8000d6c <vTaskPrioritySet+0x178>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	69ba      	ldr	r2, [r7, #24]
 8000c3e:	429a      	cmp	r2, r3
 8000c40:	d00f      	beq.n	8000c62 <vTaskPrioritySet+0x6e>
                    {
                        /* The priority of a task other than the currently
                         * running task is being raised.  Is the priority being
                         * raised above that of the running task? */
                        if( uxNewPriority >= pxCurrentTCB->uxPriority )
 8000c42:	4b4a      	ldr	r3, [pc, #296]	; (8000d6c <vTaskPrioritySet+0x178>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c48:	683a      	ldr	r2, [r7, #0]
 8000c4a:	429a      	cmp	r2, r3
 8000c4c:	d309      	bcc.n	8000c62 <vTaskPrioritySet+0x6e>
                        {
                            xYieldRequired = pdTRUE;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	61fb      	str	r3, [r7, #28]
 8000c52:	e006      	b.n	8000c62 <vTaskPrioritySet+0x6e>
                        /* The priority of the running task is being raised,
                         * but the running task must already be the highest
                         * priority task able to run so no yield is required. */
                    }
                }
                else if( pxTCB == pxCurrentTCB )
 8000c54:	4b45      	ldr	r3, [pc, #276]	; (8000d6c <vTaskPrioritySet+0x178>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	69ba      	ldr	r2, [r7, #24]
 8000c5a:	429a      	cmp	r2, r3
 8000c5c:	d101      	bne.n	8000c62 <vTaskPrioritySet+0x6e>
                {
                    /* Setting the priority of the running task down means
                     * there may now be another task of higher priority that
                     * is ready to execute. */
                    xYieldRequired = pdTRUE;
 8000c5e:	2301      	movs	r3, #1
 8000c60:	61fb      	str	r3, [r7, #28]
                }

                /* Remember the ready list the task might be referenced from
                 * before its uxPriority member is changed so the
                 * taskRESET_READY_PRIORITY() macro can function correctly. */
                uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8000c62:	69bb      	ldr	r3, [r7, #24]
 8000c64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c66:	613b      	str	r3, [r7, #16]

                #if ( configUSE_MUTEXES == 1 )
                {
                    /* Only change the priority being used if the task is not
                     * currently using an inherited priority. */
                    if( pxTCB->uxBasePriority == pxTCB->uxPriority )
 8000c68:	69bb      	ldr	r3, [r7, #24]
 8000c6a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000c6c:	69bb      	ldr	r3, [r7, #24]
 8000c6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c70:	429a      	cmp	r2, r3
 8000c72:	d102      	bne.n	8000c7a <vTaskPrioritySet+0x86>
                    {
                        pxTCB->uxPriority = uxNewPriority;
 8000c74:	69bb      	ldr	r3, [r7, #24]
 8000c76:	683a      	ldr	r2, [r7, #0]
 8000c78:	62da      	str	r2, [r3, #44]	; 0x2c
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The base priority gets set whatever. */
                    pxTCB->uxBasePriority = uxNewPriority;
 8000c7a:	69bb      	ldr	r3, [r7, #24]
 8000c7c:	683a      	ldr	r2, [r7, #0]
 8000c7e:	645a      	str	r2, [r3, #68]	; 0x44
                }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                /* Only reset the event list item value if the value is not
                 * being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8000c80:	69bb      	ldr	r3, [r7, #24]
 8000c82:	699b      	ldr	r3, [r3, #24]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	db04      	blt.n	8000c92 <vTaskPrioritySet+0x9e>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	f1c3 0205 	rsb	r2, r3, #5
 8000c8e:	69bb      	ldr	r3, [r7, #24]
 8000c90:	619a      	str	r2, [r3, #24]

                /* If the task is in the blocked or suspended list we need do
                 * nothing more than change its priority variable. However, if
                 * the task is in a ready list it needs to be removed and placed
                 * in the list appropriate to its new priority. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8000c92:	69bb      	ldr	r3, [r7, #24]
 8000c94:	6959      	ldr	r1, [r3, #20]
 8000c96:	693a      	ldr	r2, [r7, #16]
 8000c98:	4613      	mov	r3, r2
 8000c9a:	009b      	lsls	r3, r3, #2
 8000c9c:	4413      	add	r3, r2
 8000c9e:	009b      	lsls	r3, r3, #2
 8000ca0:	4a33      	ldr	r2, [pc, #204]	; (8000d70 <vTaskPrioritySet+0x17c>)
 8000ca2:	4413      	add	r3, r2
 8000ca4:	4299      	cmp	r1, r3
 8000ca6:	d150      	bne.n	8000d4a <vTaskPrioritySet+0x156>
                {
                    /* The task is currently in its ready list - remove before
                     * adding it to its new ready list.  As we are in a critical
                     * section we can do this even if the scheduler is suspended. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8000ca8:	69bb      	ldr	r3, [r7, #24]
 8000caa:	3304      	adds	r3, #4
 8000cac:	4618      	mov	r0, r3
 8000cae:	f7ff fae5 	bl	800027c <uxListRemove>
 8000cb2:	4603      	mov	r3, r0
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d109      	bne.n	8000ccc <vTaskPrioritySet+0xd8>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( uxPriorityUsedOnEntry, uxTopReadyPriority );
 8000cb8:	2201      	movs	r2, #1
 8000cba:	693b      	ldr	r3, [r7, #16]
 8000cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc0:	43da      	mvns	r2, r3
 8000cc2:	4b2c      	ldr	r3, [pc, #176]	; (8000d74 <vTaskPrioritySet+0x180>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	4013      	ands	r3, r2
 8000cc8:	4a2a      	ldr	r2, [pc, #168]	; (8000d74 <vTaskPrioritySet+0x180>)
 8000cca:	6013      	str	r3, [r2, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    prvAddTaskToReadyList( pxTCB );
 8000ccc:	69bb      	ldr	r3, [r7, #24]
 8000cce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cd0:	2201      	movs	r2, #1
 8000cd2:	409a      	lsls	r2, r3
 8000cd4:	4b27      	ldr	r3, [pc, #156]	; (8000d74 <vTaskPrioritySet+0x180>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4313      	orrs	r3, r2
 8000cda:	4a26      	ldr	r2, [pc, #152]	; (8000d74 <vTaskPrioritySet+0x180>)
 8000cdc:	6013      	str	r3, [r2, #0]
 8000cde:	69bb      	ldr	r3, [r7, #24]
 8000ce0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ce2:	4923      	ldr	r1, [pc, #140]	; (8000d70 <vTaskPrioritySet+0x17c>)
 8000ce4:	4613      	mov	r3, r2
 8000ce6:	009b      	lsls	r3, r3, #2
 8000ce8:	4413      	add	r3, r2
 8000cea:	009b      	lsls	r3, r3, #2
 8000cec:	440b      	add	r3, r1
 8000cee:	3304      	adds	r3, #4
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	60fb      	str	r3, [r7, #12]
 8000cf4:	69bb      	ldr	r3, [r7, #24]
 8000cf6:	68fa      	ldr	r2, [r7, #12]
 8000cf8:	609a      	str	r2, [r3, #8]
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	689a      	ldr	r2, [r3, #8]
 8000cfe:	69bb      	ldr	r3, [r7, #24]
 8000d00:	60da      	str	r2, [r3, #12]
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	689b      	ldr	r3, [r3, #8]
 8000d06:	69ba      	ldr	r2, [r7, #24]
 8000d08:	3204      	adds	r2, #4
 8000d0a:	605a      	str	r2, [r3, #4]
 8000d0c:	69bb      	ldr	r3, [r7, #24]
 8000d0e:	1d1a      	adds	r2, r3, #4
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	609a      	str	r2, [r3, #8]
 8000d14:	69bb      	ldr	r3, [r7, #24]
 8000d16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d18:	4613      	mov	r3, r2
 8000d1a:	009b      	lsls	r3, r3, #2
 8000d1c:	4413      	add	r3, r2
 8000d1e:	009b      	lsls	r3, r3, #2
 8000d20:	4a13      	ldr	r2, [pc, #76]	; (8000d70 <vTaskPrioritySet+0x17c>)
 8000d22:	441a      	add	r2, r3
 8000d24:	69bb      	ldr	r3, [r7, #24]
 8000d26:	615a      	str	r2, [r3, #20]
 8000d28:	69bb      	ldr	r3, [r7, #24]
 8000d2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d2c:	4910      	ldr	r1, [pc, #64]	; (8000d70 <vTaskPrioritySet+0x17c>)
 8000d2e:	4613      	mov	r3, r2
 8000d30:	009b      	lsls	r3, r3, #2
 8000d32:	4413      	add	r3, r2
 8000d34:	009b      	lsls	r3, r3, #2
 8000d36:	440b      	add	r3, r1
 8000d38:	681b      	ldr	r3, [r3, #0]
 8000d3a:	1c59      	adds	r1, r3, #1
 8000d3c:	480c      	ldr	r0, [pc, #48]	; (8000d70 <vTaskPrioritySet+0x17c>)
 8000d3e:	4613      	mov	r3, r2
 8000d40:	009b      	lsls	r3, r3, #2
 8000d42:	4413      	add	r3, r2
 8000d44:	009b      	lsls	r3, r3, #2
 8000d46:	4403      	add	r3, r0
 8000d48:	6019      	str	r1, [r3, #0]
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                if( xYieldRequired != pdFALSE )
 8000d4a:	69fb      	ldr	r3, [r7, #28]
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d007      	beq.n	8000d60 <vTaskPrioritySet+0x16c>
                {
                    taskYIELD_IF_USING_PREEMPTION();
 8000d50:	4b09      	ldr	r3, [pc, #36]	; (8000d78 <vTaskPrioritySet+0x184>)
 8000d52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000d56:	601a      	str	r2, [r3, #0]
 8000d58:	f3bf 8f4f 	dsb	sy
 8000d5c:	f3bf 8f6f 	isb	sy
                /* Remove compiler warning about unused variables when the port
                 * optimised task selection is not being used. */
                ( void ) uxPriorityUsedOnEntry;
            }
        }
        taskEXIT_CRITICAL();
 8000d60:	f001 f89c 	bl	8001e9c <vPortExitCritical>
    }
 8000d64:	bf00      	nop
 8000d66:	3720      	adds	r7, #32
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	20000040 	.word	0x20000040
 8000d70:	20000044 	.word	0x20000044
 8000d74:	20000120 	.word	0x20000120
 8000d78:	e000ed04 	.word	0xe000ed04

08000d7c <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

    void vTaskSuspend( TaskHandle_t xTaskToSuspend )
    {
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b084      	sub	sp, #16
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
        TCB_t * pxTCB;

        taskENTER_CRITICAL();
 8000d84:	f001 f872 	bl	8001e6c <vPortEnterCritical>
        {
            /* If null is passed in here then it is the running task that is
             * being suspended. */
            pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d102      	bne.n	8000d94 <vTaskSuspend+0x18>
 8000d8e:	4b3b      	ldr	r3, [pc, #236]	; (8000e7c <vTaskSuspend+0x100>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	e000      	b.n	8000d96 <vTaskSuspend+0x1a>
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	60bb      	str	r3, [r7, #8]

            traceTASK_SUSPEND( pxTCB );

            /* Remove task from the ready/delayed list and place in the
             * suspended list. */
            if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8000d98:	68bb      	ldr	r3, [r7, #8]
 8000d9a:	3304      	adds	r3, #4
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f7ff fa6d 	bl	800027c <uxListRemove>
 8000da2:	4603      	mov	r3, r0
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d115      	bne.n	8000dd4 <vTaskSuspend+0x58>
            {
                taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8000da8:	68bb      	ldr	r3, [r7, #8]
 8000daa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000dac:	4934      	ldr	r1, [pc, #208]	; (8000e80 <vTaskSuspend+0x104>)
 8000dae:	4613      	mov	r3, r2
 8000db0:	009b      	lsls	r3, r3, #2
 8000db2:	4413      	add	r3, r2
 8000db4:	009b      	lsls	r3, r3, #2
 8000db6:	440b      	add	r3, r1
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d10a      	bne.n	8000dd4 <vTaskSuspend+0x58>
 8000dbe:	68bb      	ldr	r3, [r7, #8]
 8000dc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dc2:	2201      	movs	r2, #1
 8000dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc8:	43da      	mvns	r2, r3
 8000dca:	4b2e      	ldr	r3, [pc, #184]	; (8000e84 <vTaskSuspend+0x108>)
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	4013      	ands	r3, r2
 8000dd0:	4a2c      	ldr	r2, [pc, #176]	; (8000e84 <vTaskSuspend+0x108>)
 8000dd2:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }

            /* Is the task waiting on an event also? */
            if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8000dd4:	68bb      	ldr	r3, [r7, #8]
 8000dd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d004      	beq.n	8000de6 <vTaskSuspend+0x6a>
            {
                ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8000ddc:	68bb      	ldr	r3, [r7, #8]
 8000dde:	3318      	adds	r3, #24
 8000de0:	4618      	mov	r0, r3
 8000de2:	f7ff fa4b 	bl	800027c <uxListRemove>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }

            vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8000de6:	68bb      	ldr	r3, [r7, #8]
 8000de8:	3304      	adds	r3, #4
 8000dea:	4619      	mov	r1, r3
 8000dec:	4826      	ldr	r0, [pc, #152]	; (8000e88 <vTaskSuspend+0x10c>)
 8000dee:	f7ff f9ea 	bl	80001c6 <vListInsertEnd>

            #if ( configUSE_TASK_NOTIFICATIONS == 1 )
            {
                BaseType_t x;

                for( x = 0; x < configTASK_NOTIFICATION_ARRAY_ENTRIES; x++ )
 8000df2:	2300      	movs	r3, #0
 8000df4:	60fb      	str	r3, [r7, #12]
 8000df6:	e010      	b.n	8000e1a <vTaskSuspend+0x9e>
                {
                    if( pxTCB->ucNotifyState[ x ] == taskWAITING_NOTIFICATION )
 8000df8:	68ba      	ldr	r2, [r7, #8]
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	4413      	add	r3, r2
 8000dfe:	3350      	adds	r3, #80	; 0x50
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	b2db      	uxtb	r3, r3
 8000e04:	2b01      	cmp	r3, #1
 8000e06:	d105      	bne.n	8000e14 <vTaskSuspend+0x98>
                    {
                        /* The task was blocked to wait for a notification, but is
                         * now suspended, so no notification was received. */
                        pxTCB->ucNotifyState[ x ] = taskNOT_WAITING_NOTIFICATION;
 8000e08:	68ba      	ldr	r2, [r7, #8]
 8000e0a:	68fb      	ldr	r3, [r7, #12]
 8000e0c:	4413      	add	r3, r2
 8000e0e:	3350      	adds	r3, #80	; 0x50
 8000e10:	2200      	movs	r2, #0
 8000e12:	701a      	strb	r2, [r3, #0]
                for( x = 0; x < configTASK_NOTIFICATION_ARRAY_ENTRIES; x++ )
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	3301      	adds	r3, #1
 8000e18:	60fb      	str	r3, [r7, #12]
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	ddeb      	ble.n	8000df8 <vTaskSuspend+0x7c>
                    }
                }
            }
            #endif /* if ( configUSE_TASK_NOTIFICATIONS == 1 ) */
        }
        taskEXIT_CRITICAL();
 8000e20:	f001 f83c 	bl	8001e9c <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 8000e24:	4b19      	ldr	r3, [pc, #100]	; (8000e8c <vTaskSuspend+0x110>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d005      	beq.n	8000e38 <vTaskSuspend+0xbc>
        {
            /* Reset the next expected unblock time in case it referred to the
             * task that is now in the Suspended state. */
            taskENTER_CRITICAL();
 8000e2c:	f001 f81e 	bl	8001e6c <vPortEnterCritical>
            {
                prvResetNextTaskUnblockTime();
 8000e30:	f000 fd2c 	bl	800188c <prvResetNextTaskUnblockTime>
            }
            taskEXIT_CRITICAL();
 8000e34:	f001 f832 	bl	8001e9c <vPortExitCritical>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( pxTCB == pxCurrentTCB )
 8000e38:	4b10      	ldr	r3, [pc, #64]	; (8000e7c <vTaskSuspend+0x100>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	68ba      	ldr	r2, [r7, #8]
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d118      	bne.n	8000e74 <vTaskSuspend+0xf8>
        {
            if( xSchedulerRunning != pdFALSE )
 8000e42:	4b12      	ldr	r3, [pc, #72]	; (8000e8c <vTaskSuspend+0x110>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d008      	beq.n	8000e5c <vTaskSuspend+0xe0>
            {
                /* The current task has just been suspended. */
                configASSERT( uxSchedulerSuspended == 0 );
                portYIELD_WITHIN_API();
 8000e4a:	4b11      	ldr	r3, [pc, #68]	; (8000e90 <vTaskSuspend+0x114>)
 8000e4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000e50:	601a      	str	r2, [r3, #0]
 8000e52:	f3bf 8f4f 	dsb	sy
 8000e56:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8000e5a:	e00b      	b.n	8000e74 <vTaskSuspend+0xf8>
                if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8000e5c:	4b0a      	ldr	r3, [pc, #40]	; (8000e88 <vTaskSuspend+0x10c>)
 8000e5e:	681a      	ldr	r2, [r3, #0]
 8000e60:	4b0c      	ldr	r3, [pc, #48]	; (8000e94 <vTaskSuspend+0x118>)
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	429a      	cmp	r2, r3
 8000e66:	d103      	bne.n	8000e70 <vTaskSuspend+0xf4>
                    pxCurrentTCB = NULL;
 8000e68:	4b04      	ldr	r3, [pc, #16]	; (8000e7c <vTaskSuspend+0x100>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	601a      	str	r2, [r3, #0]
    }
 8000e6e:	e001      	b.n	8000e74 <vTaskSuspend+0xf8>
                    vTaskSwitchContext();
 8000e70:	f000 fae8 	bl	8001444 <vTaskSwitchContext>
    }
 8000e74:	bf00      	nop
 8000e76:	3710      	adds	r7, #16
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	20000040 	.word	0x20000040
 8000e80:	20000044 	.word	0x20000044
 8000e84:	20000120 	.word	0x20000120
 8000e88:	20000104 	.word	0x20000104
 8000e8c:	20000124 	.word	0x20000124
 8000e90:	e000ed04 	.word	0xe000ed04
 8000e94:	20000118 	.word	0x20000118

08000e98 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

    static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
    {
 8000e98:	b480      	push	{r7}
 8000e9a:	b085      	sub	sp, #20
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
        BaseType_t xReturn = pdFALSE;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	60fb      	str	r3, [r7, #12]
        const TCB_t * const pxTCB = xTask;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	60bb      	str	r3, [r7, #8]

        /* It does not make sense to check if the calling task is suspended. */
        configASSERT( xTask );

        /* Is the task being resumed actually in the suspended list? */
        if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8000ea8:	68bb      	ldr	r3, [r7, #8]
 8000eaa:	695b      	ldr	r3, [r3, #20]
 8000eac:	4a09      	ldr	r2, [pc, #36]	; (8000ed4 <prvTaskIsTaskSuspended+0x3c>)
 8000eae:	4293      	cmp	r3, r2
 8000eb0:	d10a      	bne.n	8000ec8 <prvTaskIsTaskSuspended+0x30>
        {
            /* Has the task already been resumed from within an ISR? */
            if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8000eb2:	68bb      	ldr	r3, [r7, #8]
 8000eb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000eb6:	4a08      	ldr	r2, [pc, #32]	; (8000ed8 <prvTaskIsTaskSuspended+0x40>)
 8000eb8:	4293      	cmp	r3, r2
 8000eba:	d005      	beq.n	8000ec8 <prvTaskIsTaskSuspended+0x30>
            {
                /* Is it in the suspended list because it is in the Suspended
                 * state, or because is is blocked with no timeout? */
                if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8000ebc:	68bb      	ldr	r3, [r7, #8]
 8000ebe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d101      	bne.n	8000ec8 <prvTaskIsTaskSuspended+0x30>
                {
                    xReturn = pdTRUE;
 8000ec4:	2301      	movs	r3, #1
 8000ec6:	60fb      	str	r3, [r7, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8000ec8:	68fb      	ldr	r3, [r7, #12]
    } /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8000eca:	4618      	mov	r0, r3
 8000ecc:	3714      	adds	r7, #20
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bc80      	pop	{r7}
 8000ed2:	4770      	bx	lr
 8000ed4:	20000104 	.word	0x20000104
 8000ed8:	200000d8 	.word	0x200000d8

08000edc <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

    void vTaskResume( TaskHandle_t xTaskToResume )
    {
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b084      	sub	sp, #16
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = xTaskToResume;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	60fb      	str	r3, [r7, #12]
        /* It does not make sense to resume the calling task. */
        configASSERT( xTaskToResume );

        /* The parameter cannot be NULL as it is impossible to resume the
         * currently executing task. */
        if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8000ee8:	4b34      	ldr	r3, [pc, #208]	; (8000fbc <vTaskResume+0xe0>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	68fa      	ldr	r2, [r7, #12]
 8000eee:	429a      	cmp	r2, r3
 8000ef0:	d05f      	beq.n	8000fb2 <vTaskResume+0xd6>
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d05c      	beq.n	8000fb2 <vTaskResume+0xd6>
        {
            taskENTER_CRITICAL();
 8000ef8:	f000 ffb8 	bl	8001e6c <vPortEnterCritical>
            {
                if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8000efc:	68f8      	ldr	r0, [r7, #12]
 8000efe:	f7ff ffcb 	bl	8000e98 <prvTaskIsTaskSuspended>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d052      	beq.n	8000fae <vTaskResume+0xd2>
                {
                    traceTASK_RESUME( pxTCB );

                    /* The ready list can be accessed even if the scheduler is
                     * suspended because this is inside a critical section. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	3304      	adds	r3, #4
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f7ff f9b5 	bl	800027c <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f16:	2201      	movs	r2, #1
 8000f18:	409a      	lsls	r2, r3
 8000f1a:	4b29      	ldr	r3, [pc, #164]	; (8000fc0 <vTaskResume+0xe4>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	4313      	orrs	r3, r2
 8000f20:	4a27      	ldr	r2, [pc, #156]	; (8000fc0 <vTaskResume+0xe4>)
 8000f22:	6013      	str	r3, [r2, #0]
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f28:	4926      	ldr	r1, [pc, #152]	; (8000fc4 <vTaskResume+0xe8>)
 8000f2a:	4613      	mov	r3, r2
 8000f2c:	009b      	lsls	r3, r3, #2
 8000f2e:	4413      	add	r3, r2
 8000f30:	009b      	lsls	r3, r3, #2
 8000f32:	440b      	add	r3, r1
 8000f34:	3304      	adds	r3, #4
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	60bb      	str	r3, [r7, #8]
 8000f3a:	68fb      	ldr	r3, [r7, #12]
 8000f3c:	68ba      	ldr	r2, [r7, #8]
 8000f3e:	609a      	str	r2, [r3, #8]
 8000f40:	68bb      	ldr	r3, [r7, #8]
 8000f42:	689a      	ldr	r2, [r3, #8]
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	60da      	str	r2, [r3, #12]
 8000f48:	68bb      	ldr	r3, [r7, #8]
 8000f4a:	689b      	ldr	r3, [r3, #8]
 8000f4c:	68fa      	ldr	r2, [r7, #12]
 8000f4e:	3204      	adds	r2, #4
 8000f50:	605a      	str	r2, [r3, #4]
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	1d1a      	adds	r2, r3, #4
 8000f56:	68bb      	ldr	r3, [r7, #8]
 8000f58:	609a      	str	r2, [r3, #8]
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f5e:	4613      	mov	r3, r2
 8000f60:	009b      	lsls	r3, r3, #2
 8000f62:	4413      	add	r3, r2
 8000f64:	009b      	lsls	r3, r3, #2
 8000f66:	4a17      	ldr	r2, [pc, #92]	; (8000fc4 <vTaskResume+0xe8>)
 8000f68:	441a      	add	r2, r3
 8000f6a:	68fb      	ldr	r3, [r7, #12]
 8000f6c:	615a      	str	r2, [r3, #20]
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f72:	4914      	ldr	r1, [pc, #80]	; (8000fc4 <vTaskResume+0xe8>)
 8000f74:	4613      	mov	r3, r2
 8000f76:	009b      	lsls	r3, r3, #2
 8000f78:	4413      	add	r3, r2
 8000f7a:	009b      	lsls	r3, r3, #2
 8000f7c:	440b      	add	r3, r1
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	1c59      	adds	r1, r3, #1
 8000f82:	4810      	ldr	r0, [pc, #64]	; (8000fc4 <vTaskResume+0xe8>)
 8000f84:	4613      	mov	r3, r2
 8000f86:	009b      	lsls	r3, r3, #2
 8000f88:	4413      	add	r3, r2
 8000f8a:	009b      	lsls	r3, r3, #2
 8000f8c:	4403      	add	r3, r0
 8000f8e:	6019      	str	r1, [r3, #0]

                    /* A higher priority task may have just been resumed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f94:	4b09      	ldr	r3, [pc, #36]	; (8000fbc <vTaskResume+0xe0>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f9a:	429a      	cmp	r2, r3
 8000f9c:	d307      	bcc.n	8000fae <vTaskResume+0xd2>
                    {
                        /* This yield may not cause the task just resumed to run,
                         * but will leave the lists in the correct state for the
                         * next yield. */
                        taskYIELD_IF_USING_PREEMPTION();
 8000f9e:	4b0a      	ldr	r3, [pc, #40]	; (8000fc8 <vTaskResume+0xec>)
 8000fa0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000fa4:	601a      	str	r2, [r3, #0]
 8000fa6:	f3bf 8f4f 	dsb	sy
 8000faa:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            taskEXIT_CRITICAL();
 8000fae:	f000 ff75 	bl	8001e9c <vPortExitCritical>
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8000fb2:	bf00      	nop
 8000fb4:	3710      	adds	r7, #16
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	20000040 	.word	0x20000040
 8000fc0:	20000120 	.word	0x20000120
 8000fc4:	20000044 	.word	0x20000044
 8000fc8:	e000ed04 	.word	0xe000ed04

08000fcc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b084      	sub	sp, #16
 8000fd0:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 8000fd2:	4b15      	ldr	r3, [pc, #84]	; (8001028 <vTaskStartScheduler+0x5c>)
 8000fd4:	9301      	str	r3, [sp, #4]
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	9300      	str	r3, [sp, #0]
 8000fda:	2300      	movs	r3, #0
 8000fdc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000fe0:	4912      	ldr	r1, [pc, #72]	; (800102c <vTaskStartScheduler+0x60>)
 8000fe2:	4813      	ldr	r0, [pc, #76]	; (8001030 <vTaskStartScheduler+0x64>)
 8000fe4:	f7ff fcc5 	bl	8000972 <xTaskCreate>
 8000fe8:	6078      	str	r0, [r7, #4]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	2b01      	cmp	r3, #1
 8000fee:	d114      	bne.n	800101a <vTaskStartScheduler+0x4e>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000ff0:	f04f 03bf 	mov.w	r3, #191	; 0xbf
 8000ff4:	f383 8811 	msr	BASEPRI, r3
 8000ff8:	f3bf 8f6f 	isb	sy
 8000ffc:	f3bf 8f4f 	dsb	sy
 8001000:	603b      	str	r3, [r7, #0]
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8001002:	4b0c      	ldr	r3, [pc, #48]	; (8001034 <vTaskStartScheduler+0x68>)
 8001004:	f04f 32ff 	mov.w	r2, #4294967295
 8001008:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800100a:	4b0b      	ldr	r3, [pc, #44]	; (8001038 <vTaskStartScheduler+0x6c>)
 800100c:	2201      	movs	r2, #1
 800100e:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8001010:	4b0a      	ldr	r3, [pc, #40]	; (800103c <vTaskStartScheduler+0x70>)
 8001012:	2200      	movs	r2, #0
 8001014:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8001016:	f000 ff09 	bl	8001e2c <xPortStartScheduler>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800101a:	4b09      	ldr	r3, [pc, #36]	; (8001040 <vTaskStartScheduler+0x74>)
 800101c:	681b      	ldr	r3, [r3, #0]
}
 800101e:	bf00      	nop
 8001020:	3708      	adds	r7, #8
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	2000013c 	.word	0x2000013c
 800102c:	08005368 	.word	0x08005368
 8001030:	08001765 	.word	0x08001765
 8001034:	20000138 	.word	0x20000138
 8001038:	20000124 	.word	0x20000124
 800103c:	2000011c 	.word	0x2000011c
 8001040:	20000000 	.word	0x20000000

08001044 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8001048:	4b04      	ldr	r3, [pc, #16]	; (800105c <vTaskSuspendAll+0x18>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	3301      	adds	r3, #1
 800104e:	4a03      	ldr	r2, [pc, #12]	; (800105c <vTaskSuspendAll+0x18>)
 8001050:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8001052:	bf00      	nop
 8001054:	46bd      	mov	sp, r7
 8001056:	bc80      	pop	{r7}
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	20000140 	.word	0x20000140

08001060 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b086      	sub	sp, #24
 8001064:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8001066:	2300      	movs	r3, #0
 8001068:	617b      	str	r3, [r7, #20]
    BaseType_t xAlreadyYielded = pdFALSE;
 800106a:	2300      	movs	r3, #0
 800106c:	613b      	str	r3, [r7, #16]
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 800106e:	f000 fefd 	bl	8001e6c <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8001072:	4b68      	ldr	r3, [pc, #416]	; (8001214 <xTaskResumeAll+0x1b4>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	3b01      	subs	r3, #1
 8001078:	4a66      	ldr	r2, [pc, #408]	; (8001214 <xTaskResumeAll+0x1b4>)
 800107a:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800107c:	4b65      	ldr	r3, [pc, #404]	; (8001214 <xTaskResumeAll+0x1b4>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	2b00      	cmp	r3, #0
 8001082:	f040 80c0 	bne.w	8001206 <xTaskResumeAll+0x1a6>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001086:	4b64      	ldr	r3, [pc, #400]	; (8001218 <xTaskResumeAll+0x1b8>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	2b00      	cmp	r3, #0
 800108c:	f000 80bb 	beq.w	8001206 <xTaskResumeAll+0x1a6>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001090:	e08a      	b.n	80011a8 <xTaskResumeAll+0x148>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001092:	4b62      	ldr	r3, [pc, #392]	; (800121c <xTaskResumeAll+0x1bc>)
 8001094:	68db      	ldr	r3, [r3, #12]
 8001096:	68db      	ldr	r3, [r3, #12]
 8001098:	617b      	str	r3, [r7, #20]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800109a:	697b      	ldr	r3, [r7, #20]
 800109c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800109e:	60bb      	str	r3, [r7, #8]
 80010a0:	697b      	ldr	r3, [r7, #20]
 80010a2:	69db      	ldr	r3, [r3, #28]
 80010a4:	697a      	ldr	r2, [r7, #20]
 80010a6:	6a12      	ldr	r2, [r2, #32]
 80010a8:	609a      	str	r2, [r3, #8]
 80010aa:	697b      	ldr	r3, [r7, #20]
 80010ac:	6a1b      	ldr	r3, [r3, #32]
 80010ae:	697a      	ldr	r2, [r7, #20]
 80010b0:	69d2      	ldr	r2, [r2, #28]
 80010b2:	605a      	str	r2, [r3, #4]
 80010b4:	68bb      	ldr	r3, [r7, #8]
 80010b6:	685a      	ldr	r2, [r3, #4]
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	3318      	adds	r3, #24
 80010bc:	429a      	cmp	r2, r3
 80010be:	d103      	bne.n	80010c8 <xTaskResumeAll+0x68>
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	6a1a      	ldr	r2, [r3, #32]
 80010c4:	68bb      	ldr	r3, [r7, #8]
 80010c6:	605a      	str	r2, [r3, #4]
 80010c8:	697b      	ldr	r3, [r7, #20]
 80010ca:	2200      	movs	r2, #0
 80010cc:	629a      	str	r2, [r3, #40]	; 0x28
 80010ce:	68bb      	ldr	r3, [r7, #8]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	1e5a      	subs	r2, r3, #1
 80010d4:	68bb      	ldr	r3, [r7, #8]
 80010d6:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80010d8:	697b      	ldr	r3, [r7, #20]
 80010da:	695b      	ldr	r3, [r3, #20]
 80010dc:	607b      	str	r3, [r7, #4]
 80010de:	697b      	ldr	r3, [r7, #20]
 80010e0:	689b      	ldr	r3, [r3, #8]
 80010e2:	697a      	ldr	r2, [r7, #20]
 80010e4:	68d2      	ldr	r2, [r2, #12]
 80010e6:	609a      	str	r2, [r3, #8]
 80010e8:	697b      	ldr	r3, [r7, #20]
 80010ea:	68db      	ldr	r3, [r3, #12]
 80010ec:	697a      	ldr	r2, [r7, #20]
 80010ee:	6892      	ldr	r2, [r2, #8]
 80010f0:	605a      	str	r2, [r3, #4]
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	685a      	ldr	r2, [r3, #4]
 80010f6:	697b      	ldr	r3, [r7, #20]
 80010f8:	3304      	adds	r3, #4
 80010fa:	429a      	cmp	r2, r3
 80010fc:	d103      	bne.n	8001106 <xTaskResumeAll+0xa6>
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	68da      	ldr	r2, [r3, #12]
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	605a      	str	r2, [r3, #4]
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	2200      	movs	r2, #0
 800110a:	615a      	str	r2, [r3, #20]
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	1e5a      	subs	r2, r3, #1
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8001116:	697b      	ldr	r3, [r7, #20]
 8001118:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800111a:	2201      	movs	r2, #1
 800111c:	409a      	lsls	r2, r3
 800111e:	4b40      	ldr	r3, [pc, #256]	; (8001220 <xTaskResumeAll+0x1c0>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	4313      	orrs	r3, r2
 8001124:	4a3e      	ldr	r2, [pc, #248]	; (8001220 <xTaskResumeAll+0x1c0>)
 8001126:	6013      	str	r3, [r2, #0]
 8001128:	697b      	ldr	r3, [r7, #20]
 800112a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800112c:	493d      	ldr	r1, [pc, #244]	; (8001224 <xTaskResumeAll+0x1c4>)
 800112e:	4613      	mov	r3, r2
 8001130:	009b      	lsls	r3, r3, #2
 8001132:	4413      	add	r3, r2
 8001134:	009b      	lsls	r3, r3, #2
 8001136:	440b      	add	r3, r1
 8001138:	3304      	adds	r3, #4
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	603b      	str	r3, [r7, #0]
 800113e:	697b      	ldr	r3, [r7, #20]
 8001140:	683a      	ldr	r2, [r7, #0]
 8001142:	609a      	str	r2, [r3, #8]
 8001144:	683b      	ldr	r3, [r7, #0]
 8001146:	689a      	ldr	r2, [r3, #8]
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	60da      	str	r2, [r3, #12]
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	689b      	ldr	r3, [r3, #8]
 8001150:	697a      	ldr	r2, [r7, #20]
 8001152:	3204      	adds	r2, #4
 8001154:	605a      	str	r2, [r3, #4]
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	1d1a      	adds	r2, r3, #4
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	609a      	str	r2, [r3, #8]
 800115e:	697b      	ldr	r3, [r7, #20]
 8001160:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001162:	4613      	mov	r3, r2
 8001164:	009b      	lsls	r3, r3, #2
 8001166:	4413      	add	r3, r2
 8001168:	009b      	lsls	r3, r3, #2
 800116a:	4a2e      	ldr	r2, [pc, #184]	; (8001224 <xTaskResumeAll+0x1c4>)
 800116c:	441a      	add	r2, r3
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	615a      	str	r2, [r3, #20]
 8001172:	697b      	ldr	r3, [r7, #20]
 8001174:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001176:	492b      	ldr	r1, [pc, #172]	; (8001224 <xTaskResumeAll+0x1c4>)
 8001178:	4613      	mov	r3, r2
 800117a:	009b      	lsls	r3, r3, #2
 800117c:	4413      	add	r3, r2
 800117e:	009b      	lsls	r3, r3, #2
 8001180:	440b      	add	r3, r1
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	1c59      	adds	r1, r3, #1
 8001186:	4827      	ldr	r0, [pc, #156]	; (8001224 <xTaskResumeAll+0x1c4>)
 8001188:	4613      	mov	r3, r2
 800118a:	009b      	lsls	r3, r3, #2
 800118c:	4413      	add	r3, r2
 800118e:	009b      	lsls	r3, r3, #2
 8001190:	4403      	add	r3, r0
 8001192:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001194:	697b      	ldr	r3, [r7, #20]
 8001196:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001198:	4b23      	ldr	r3, [pc, #140]	; (8001228 <xTaskResumeAll+0x1c8>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800119e:	429a      	cmp	r2, r3
 80011a0:	d302      	bcc.n	80011a8 <xTaskResumeAll+0x148>
                    {
                        xYieldPending = pdTRUE;
 80011a2:	4b22      	ldr	r3, [pc, #136]	; (800122c <xTaskResumeAll+0x1cc>)
 80011a4:	2201      	movs	r2, #1
 80011a6:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80011a8:	4b1c      	ldr	r3, [pc, #112]	; (800121c <xTaskResumeAll+0x1bc>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	f47f af70 	bne.w	8001092 <xTaskResumeAll+0x32>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80011b2:	697b      	ldr	r3, [r7, #20]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <xTaskResumeAll+0x15c>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80011b8:	f000 fb68 	bl	800188c <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80011bc:	4b1c      	ldr	r3, [pc, #112]	; (8001230 <xTaskResumeAll+0x1d0>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	60fb      	str	r3, [r7, #12]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d010      	beq.n	80011ea <xTaskResumeAll+0x18a>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80011c8:	f000 f836 	bl	8001238 <xTaskIncrementTick>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d002      	beq.n	80011d8 <xTaskResumeAll+0x178>
                            {
                                xYieldPending = pdTRUE;
 80011d2:	4b16      	ldr	r3, [pc, #88]	; (800122c <xTaskResumeAll+0x1cc>)
 80011d4:	2201      	movs	r2, #1
 80011d6:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	3b01      	subs	r3, #1
 80011dc:	60fb      	str	r3, [r7, #12]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d1f1      	bne.n	80011c8 <xTaskResumeAll+0x168>

                        xPendedTicks = 0;
 80011e4:	4b12      	ldr	r3, [pc, #72]	; (8001230 <xTaskResumeAll+0x1d0>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 80011ea:	4b10      	ldr	r3, [pc, #64]	; (800122c <xTaskResumeAll+0x1cc>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d009      	beq.n	8001206 <xTaskResumeAll+0x1a6>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 80011f2:	2301      	movs	r3, #1
 80011f4:	613b      	str	r3, [r7, #16]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 80011f6:	4b0f      	ldr	r3, [pc, #60]	; (8001234 <xTaskResumeAll+0x1d4>)
 80011f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80011fc:	601a      	str	r2, [r3, #0]
 80011fe:	f3bf 8f4f 	dsb	sy
 8001202:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8001206:	f000 fe49 	bl	8001e9c <vPortExitCritical>

    return xAlreadyYielded;
 800120a:	693b      	ldr	r3, [r7, #16]
}
 800120c:	4618      	mov	r0, r3
 800120e:	3718      	adds	r7, #24
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	20000140 	.word	0x20000140
 8001218:	20000118 	.word	0x20000118
 800121c:	200000d8 	.word	0x200000d8
 8001220:	20000120 	.word	0x20000120
 8001224:	20000044 	.word	0x20000044
 8001228:	20000040 	.word	0x20000040
 800122c:	2000012c 	.word	0x2000012c
 8001230:	20000128 	.word	0x20000128
 8001234:	e000ed04 	.word	0xe000ed04

08001238 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b088      	sub	sp, #32
 800123c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800123e:	2300      	movs	r3, #0
 8001240:	61fb      	str	r3, [r7, #28]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001242:	4b75      	ldr	r3, [pc, #468]	; (8001418 <xTaskIncrementTick+0x1e0>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	2b00      	cmp	r3, #0
 8001248:	f040 80dc 	bne.w	8001404 <xTaskIncrementTick+0x1cc>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800124c:	4b73      	ldr	r3, [pc, #460]	; (800141c <xTaskIncrementTick+0x1e4>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	3301      	adds	r3, #1
 8001252:	61bb      	str	r3, [r7, #24]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8001254:	4a71      	ldr	r2, [pc, #452]	; (800141c <xTaskIncrementTick+0x1e4>)
 8001256:	69bb      	ldr	r3, [r7, #24]
 8001258:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800125a:	69bb      	ldr	r3, [r7, #24]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d110      	bne.n	8001282 <xTaskIncrementTick+0x4a>
        {
            taskSWITCH_DELAYED_LISTS();
 8001260:	4b6f      	ldr	r3, [pc, #444]	; (8001420 <xTaskIncrementTick+0x1e8>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	617b      	str	r3, [r7, #20]
 8001266:	4b6f      	ldr	r3, [pc, #444]	; (8001424 <xTaskIncrementTick+0x1ec>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4a6d      	ldr	r2, [pc, #436]	; (8001420 <xTaskIncrementTick+0x1e8>)
 800126c:	6013      	str	r3, [r2, #0]
 800126e:	4a6d      	ldr	r2, [pc, #436]	; (8001424 <xTaskIncrementTick+0x1ec>)
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	6013      	str	r3, [r2, #0]
 8001274:	4b6c      	ldr	r3, [pc, #432]	; (8001428 <xTaskIncrementTick+0x1f0>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	3301      	adds	r3, #1
 800127a:	4a6b      	ldr	r2, [pc, #428]	; (8001428 <xTaskIncrementTick+0x1f0>)
 800127c:	6013      	str	r3, [r2, #0]
 800127e:	f000 fb05 	bl	800188c <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8001282:	4b6a      	ldr	r3, [pc, #424]	; (800142c <xTaskIncrementTick+0x1f4>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	69ba      	ldr	r2, [r7, #24]
 8001288:	429a      	cmp	r2, r3
 800128a:	f0c0 80a6 	bcc.w	80013da <xTaskIncrementTick+0x1a2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800128e:	4b64      	ldr	r3, [pc, #400]	; (8001420 <xTaskIncrementTick+0x1e8>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d104      	bne.n	80012a2 <xTaskIncrementTick+0x6a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001298:	4b64      	ldr	r3, [pc, #400]	; (800142c <xTaskIncrementTick+0x1f4>)
 800129a:	f04f 32ff 	mov.w	r2, #4294967295
 800129e:	601a      	str	r2, [r3, #0]
                    break;
 80012a0:	e09b      	b.n	80013da <xTaskIncrementTick+0x1a2>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80012a2:	4b5f      	ldr	r3, [pc, #380]	; (8001420 <xTaskIncrementTick+0x1e8>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	68db      	ldr	r3, [r3, #12]
 80012a8:	68db      	ldr	r3, [r3, #12]
 80012aa:	613b      	str	r3, [r7, #16]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80012ac:	693b      	ldr	r3, [r7, #16]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	60fb      	str	r3, [r7, #12]

                    if( xConstTickCount < xItemValue )
 80012b2:	69ba      	ldr	r2, [r7, #24]
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d203      	bcs.n	80012c2 <xTaskIncrementTick+0x8a>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80012ba:	4a5c      	ldr	r2, [pc, #368]	; (800142c <xTaskIncrementTick+0x1f4>)
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 80012c0:	e08b      	b.n	80013da <xTaskIncrementTick+0x1a2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80012c2:	693b      	ldr	r3, [r7, #16]
 80012c4:	695b      	ldr	r3, [r3, #20]
 80012c6:	60bb      	str	r3, [r7, #8]
 80012c8:	693b      	ldr	r3, [r7, #16]
 80012ca:	689b      	ldr	r3, [r3, #8]
 80012cc:	693a      	ldr	r2, [r7, #16]
 80012ce:	68d2      	ldr	r2, [r2, #12]
 80012d0:	609a      	str	r2, [r3, #8]
 80012d2:	693b      	ldr	r3, [r7, #16]
 80012d4:	68db      	ldr	r3, [r3, #12]
 80012d6:	693a      	ldr	r2, [r7, #16]
 80012d8:	6892      	ldr	r2, [r2, #8]
 80012da:	605a      	str	r2, [r3, #4]
 80012dc:	68bb      	ldr	r3, [r7, #8]
 80012de:	685a      	ldr	r2, [r3, #4]
 80012e0:	693b      	ldr	r3, [r7, #16]
 80012e2:	3304      	adds	r3, #4
 80012e4:	429a      	cmp	r2, r3
 80012e6:	d103      	bne.n	80012f0 <xTaskIncrementTick+0xb8>
 80012e8:	693b      	ldr	r3, [r7, #16]
 80012ea:	68da      	ldr	r2, [r3, #12]
 80012ec:	68bb      	ldr	r3, [r7, #8]
 80012ee:	605a      	str	r2, [r3, #4]
 80012f0:	693b      	ldr	r3, [r7, #16]
 80012f2:	2200      	movs	r2, #0
 80012f4:	615a      	str	r2, [r3, #20]
 80012f6:	68bb      	ldr	r3, [r7, #8]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	1e5a      	subs	r2, r3, #1
 80012fc:	68bb      	ldr	r3, [r7, #8]
 80012fe:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001300:	693b      	ldr	r3, [r7, #16]
 8001302:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001304:	2b00      	cmp	r3, #0
 8001306:	d01e      	beq.n	8001346 <xTaskIncrementTick+0x10e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8001308:	693b      	ldr	r3, [r7, #16]
 800130a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800130c:	607b      	str	r3, [r7, #4]
 800130e:	693b      	ldr	r3, [r7, #16]
 8001310:	69db      	ldr	r3, [r3, #28]
 8001312:	693a      	ldr	r2, [r7, #16]
 8001314:	6a12      	ldr	r2, [r2, #32]
 8001316:	609a      	str	r2, [r3, #8]
 8001318:	693b      	ldr	r3, [r7, #16]
 800131a:	6a1b      	ldr	r3, [r3, #32]
 800131c:	693a      	ldr	r2, [r7, #16]
 800131e:	69d2      	ldr	r2, [r2, #28]
 8001320:	605a      	str	r2, [r3, #4]
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	685a      	ldr	r2, [r3, #4]
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	3318      	adds	r3, #24
 800132a:	429a      	cmp	r2, r3
 800132c:	d103      	bne.n	8001336 <xTaskIncrementTick+0xfe>
 800132e:	693b      	ldr	r3, [r7, #16]
 8001330:	6a1a      	ldr	r2, [r3, #32]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	605a      	str	r2, [r3, #4]
 8001336:	693b      	ldr	r3, [r7, #16]
 8001338:	2200      	movs	r2, #0
 800133a:	629a      	str	r2, [r3, #40]	; 0x28
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	1e5a      	subs	r2, r3, #1
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800134a:	2201      	movs	r2, #1
 800134c:	409a      	lsls	r2, r3
 800134e:	4b38      	ldr	r3, [pc, #224]	; (8001430 <xTaskIncrementTick+0x1f8>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	4313      	orrs	r3, r2
 8001354:	4a36      	ldr	r2, [pc, #216]	; (8001430 <xTaskIncrementTick+0x1f8>)
 8001356:	6013      	str	r3, [r2, #0]
 8001358:	693b      	ldr	r3, [r7, #16]
 800135a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800135c:	4935      	ldr	r1, [pc, #212]	; (8001434 <xTaskIncrementTick+0x1fc>)
 800135e:	4613      	mov	r3, r2
 8001360:	009b      	lsls	r3, r3, #2
 8001362:	4413      	add	r3, r2
 8001364:	009b      	lsls	r3, r3, #2
 8001366:	440b      	add	r3, r1
 8001368:	3304      	adds	r3, #4
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	603b      	str	r3, [r7, #0]
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	683a      	ldr	r2, [r7, #0]
 8001372:	609a      	str	r2, [r3, #8]
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	689a      	ldr	r2, [r3, #8]
 8001378:	693b      	ldr	r3, [r7, #16]
 800137a:	60da      	str	r2, [r3, #12]
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	689b      	ldr	r3, [r3, #8]
 8001380:	693a      	ldr	r2, [r7, #16]
 8001382:	3204      	adds	r2, #4
 8001384:	605a      	str	r2, [r3, #4]
 8001386:	693b      	ldr	r3, [r7, #16]
 8001388:	1d1a      	adds	r2, r3, #4
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	609a      	str	r2, [r3, #8]
 800138e:	693b      	ldr	r3, [r7, #16]
 8001390:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001392:	4613      	mov	r3, r2
 8001394:	009b      	lsls	r3, r3, #2
 8001396:	4413      	add	r3, r2
 8001398:	009b      	lsls	r3, r3, #2
 800139a:	4a26      	ldr	r2, [pc, #152]	; (8001434 <xTaskIncrementTick+0x1fc>)
 800139c:	441a      	add	r2, r3
 800139e:	693b      	ldr	r3, [r7, #16]
 80013a0:	615a      	str	r2, [r3, #20]
 80013a2:	693b      	ldr	r3, [r7, #16]
 80013a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013a6:	4923      	ldr	r1, [pc, #140]	; (8001434 <xTaskIncrementTick+0x1fc>)
 80013a8:	4613      	mov	r3, r2
 80013aa:	009b      	lsls	r3, r3, #2
 80013ac:	4413      	add	r3, r2
 80013ae:	009b      	lsls	r3, r3, #2
 80013b0:	440b      	add	r3, r1
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	1c59      	adds	r1, r3, #1
 80013b6:	481f      	ldr	r0, [pc, #124]	; (8001434 <xTaskIncrementTick+0x1fc>)
 80013b8:	4613      	mov	r3, r2
 80013ba:	009b      	lsls	r3, r3, #2
 80013bc:	4413      	add	r3, r2
 80013be:	009b      	lsls	r3, r3, #2
 80013c0:	4403      	add	r3, r0
 80013c2:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80013c4:	693b      	ldr	r3, [r7, #16]
 80013c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013c8:	4b1b      	ldr	r3, [pc, #108]	; (8001438 <xTaskIncrementTick+0x200>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013ce:	429a      	cmp	r2, r3
 80013d0:	f67f af5d 	bls.w	800128e <xTaskIncrementTick+0x56>
                        {
                            xSwitchRequired = pdTRUE;
 80013d4:	2301      	movs	r3, #1
 80013d6:	61fb      	str	r3, [r7, #28]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80013d8:	e759      	b.n	800128e <xTaskIncrementTick+0x56>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80013da:	4b17      	ldr	r3, [pc, #92]	; (8001438 <xTaskIncrementTick+0x200>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013e0:	4914      	ldr	r1, [pc, #80]	; (8001434 <xTaskIncrementTick+0x1fc>)
 80013e2:	4613      	mov	r3, r2
 80013e4:	009b      	lsls	r3, r3, #2
 80013e6:	4413      	add	r3, r2
 80013e8:	009b      	lsls	r3, r3, #2
 80013ea:	440b      	add	r3, r1
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	2b01      	cmp	r3, #1
 80013f0:	d901      	bls.n	80013f6 <xTaskIncrementTick+0x1be>
            {
                xSwitchRequired = pdTRUE;
 80013f2:	2301      	movs	r3, #1
 80013f4:	61fb      	str	r3, [r7, #28]
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 80013f6:	4b11      	ldr	r3, [pc, #68]	; (800143c <xTaskIncrementTick+0x204>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d007      	beq.n	800140e <xTaskIncrementTick+0x1d6>
            {
                xSwitchRequired = pdTRUE;
 80013fe:	2301      	movs	r3, #1
 8001400:	61fb      	str	r3, [r7, #28]
 8001402:	e004      	b.n	800140e <xTaskIncrementTick+0x1d6>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8001404:	4b0e      	ldr	r3, [pc, #56]	; (8001440 <xTaskIncrementTick+0x208>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	3301      	adds	r3, #1
 800140a:	4a0d      	ldr	r2, [pc, #52]	; (8001440 <xTaskIncrementTick+0x208>)
 800140c:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 800140e:	69fb      	ldr	r3, [r7, #28]
}
 8001410:	4618      	mov	r0, r3
 8001412:	3720      	adds	r7, #32
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	20000140 	.word	0x20000140
 800141c:	2000011c 	.word	0x2000011c
 8001420:	200000d0 	.word	0x200000d0
 8001424:	200000d4 	.word	0x200000d4
 8001428:	20000130 	.word	0x20000130
 800142c:	20000138 	.word	0x20000138
 8001430:	20000120 	.word	0x20000120
 8001434:	20000044 	.word	0x20000044
 8001438:	20000040 	.word	0x20000040
 800143c:	2000012c 	.word	0x2000012c
 8001440:	20000128 	.word	0x20000128

08001444 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8001444:	b480      	push	{r7}
 8001446:	b085      	sub	sp, #20
 8001448:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800144a:	4b1c      	ldr	r3, [pc, #112]	; (80014bc <vTaskSwitchContext+0x78>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d003      	beq.n	800145a <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8001452:	4b1b      	ldr	r3, [pc, #108]	; (80014c0 <vTaskSwitchContext+0x7c>)
 8001454:	2201      	movs	r2, #1
 8001456:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8001458:	e02a      	b.n	80014b0 <vTaskSwitchContext+0x6c>
        xYieldPending = pdFALSE;
 800145a:	4b19      	ldr	r3, [pc, #100]	; (80014c0 <vTaskSwitchContext+0x7c>)
 800145c:	2200      	movs	r2, #0
 800145e:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001460:	4b18      	ldr	r3, [pc, #96]	; (80014c4 <vTaskSwitchContext+0x80>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	607b      	str	r3, [r7, #4]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	fab3 f383 	clz	r3, r3
 800146c:	70fb      	strb	r3, [r7, #3]
            return ucReturn;
 800146e:	78fb      	ldrb	r3, [r7, #3]
 8001470:	f1c3 031f 	rsb	r3, r3, #31
 8001474:	60fb      	str	r3, [r7, #12]
 8001476:	68fa      	ldr	r2, [r7, #12]
 8001478:	4613      	mov	r3, r2
 800147a:	009b      	lsls	r3, r3, #2
 800147c:	4413      	add	r3, r2
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	4a11      	ldr	r2, [pc, #68]	; (80014c8 <vTaskSwitchContext+0x84>)
 8001482:	4413      	add	r3, r2
 8001484:	60bb      	str	r3, [r7, #8]
 8001486:	68bb      	ldr	r3, [r7, #8]
 8001488:	685b      	ldr	r3, [r3, #4]
 800148a:	685a      	ldr	r2, [r3, #4]
 800148c:	68bb      	ldr	r3, [r7, #8]
 800148e:	605a      	str	r2, [r3, #4]
 8001490:	68bb      	ldr	r3, [r7, #8]
 8001492:	685a      	ldr	r2, [r3, #4]
 8001494:	68bb      	ldr	r3, [r7, #8]
 8001496:	3308      	adds	r3, #8
 8001498:	429a      	cmp	r2, r3
 800149a:	d104      	bne.n	80014a6 <vTaskSwitchContext+0x62>
 800149c:	68bb      	ldr	r3, [r7, #8]
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	685a      	ldr	r2, [r3, #4]
 80014a2:	68bb      	ldr	r3, [r7, #8]
 80014a4:	605a      	str	r2, [r3, #4]
 80014a6:	68bb      	ldr	r3, [r7, #8]
 80014a8:	685b      	ldr	r3, [r3, #4]
 80014aa:	68db      	ldr	r3, [r3, #12]
 80014ac:	4a07      	ldr	r2, [pc, #28]	; (80014cc <vTaskSwitchContext+0x88>)
 80014ae:	6013      	str	r3, [r2, #0]
}
 80014b0:	bf00      	nop
 80014b2:	3714      	adds	r7, #20
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bc80      	pop	{r7}
 80014b8:	4770      	bx	lr
 80014ba:	bf00      	nop
 80014bc:	20000140 	.word	0x20000140
 80014c0:	2000012c 	.word	0x2000012c
 80014c4:	20000120 	.word	0x20000120
 80014c8:	20000044 	.word	0x20000044
 80014cc:	20000040 	.word	0x20000040

080014d0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b082      	sub	sp, #8
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	6039      	str	r1, [r7, #0]
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80014da:	4b07      	ldr	r3, [pc, #28]	; (80014f8 <vTaskPlaceOnEventList+0x28>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	3318      	adds	r3, #24
 80014e0:	4619      	mov	r1, r3
 80014e2:	6878      	ldr	r0, [r7, #4]
 80014e4:	f7fe fe92 	bl	800020c <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80014e8:	2101      	movs	r1, #1
 80014ea:	6838      	ldr	r0, [r7, #0]
 80014ec:	f000 fbb2 	bl	8001c54 <prvAddCurrentTaskToDelayedList>
}
 80014f0:	bf00      	nop
 80014f2:	3708      	adds	r7, #8
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	20000040 	.word	0x20000040

080014fc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80014fc:	b480      	push	{r7}
 80014fe:	b089      	sub	sp, #36	; 0x24
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	68db      	ldr	r3, [r3, #12]
 8001508:	68db      	ldr	r3, [r3, #12]
 800150a:	61bb      	str	r3, [r7, #24]
    configASSERT( pxUnblockedTCB );
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 800150c:	69bb      	ldr	r3, [r7, #24]
 800150e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001510:	617b      	str	r3, [r7, #20]
 8001512:	69bb      	ldr	r3, [r7, #24]
 8001514:	69db      	ldr	r3, [r3, #28]
 8001516:	69ba      	ldr	r2, [r7, #24]
 8001518:	6a12      	ldr	r2, [r2, #32]
 800151a:	609a      	str	r2, [r3, #8]
 800151c:	69bb      	ldr	r3, [r7, #24]
 800151e:	6a1b      	ldr	r3, [r3, #32]
 8001520:	69ba      	ldr	r2, [r7, #24]
 8001522:	69d2      	ldr	r2, [r2, #28]
 8001524:	605a      	str	r2, [r3, #4]
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	685a      	ldr	r2, [r3, #4]
 800152a:	69bb      	ldr	r3, [r7, #24]
 800152c:	3318      	adds	r3, #24
 800152e:	429a      	cmp	r2, r3
 8001530:	d103      	bne.n	800153a <xTaskRemoveFromEventList+0x3e>
 8001532:	69bb      	ldr	r3, [r7, #24]
 8001534:	6a1a      	ldr	r2, [r3, #32]
 8001536:	697b      	ldr	r3, [r7, #20]
 8001538:	605a      	str	r2, [r3, #4]
 800153a:	69bb      	ldr	r3, [r7, #24]
 800153c:	2200      	movs	r2, #0
 800153e:	629a      	str	r2, [r3, #40]	; 0x28
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	1e5a      	subs	r2, r3, #1
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800154a:	4b4a      	ldr	r3, [pc, #296]	; (8001674 <xTaskRemoveFromEventList+0x178>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d15e      	bne.n	8001610 <xTaskRemoveFromEventList+0x114>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8001552:	69bb      	ldr	r3, [r7, #24]
 8001554:	695b      	ldr	r3, [r3, #20]
 8001556:	60fb      	str	r3, [r7, #12]
 8001558:	69bb      	ldr	r3, [r7, #24]
 800155a:	689b      	ldr	r3, [r3, #8]
 800155c:	69ba      	ldr	r2, [r7, #24]
 800155e:	68d2      	ldr	r2, [r2, #12]
 8001560:	609a      	str	r2, [r3, #8]
 8001562:	69bb      	ldr	r3, [r7, #24]
 8001564:	68db      	ldr	r3, [r3, #12]
 8001566:	69ba      	ldr	r2, [r7, #24]
 8001568:	6892      	ldr	r2, [r2, #8]
 800156a:	605a      	str	r2, [r3, #4]
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	685a      	ldr	r2, [r3, #4]
 8001570:	69bb      	ldr	r3, [r7, #24]
 8001572:	3304      	adds	r3, #4
 8001574:	429a      	cmp	r2, r3
 8001576:	d103      	bne.n	8001580 <xTaskRemoveFromEventList+0x84>
 8001578:	69bb      	ldr	r3, [r7, #24]
 800157a:	68da      	ldr	r2, [r3, #12]
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	605a      	str	r2, [r3, #4]
 8001580:	69bb      	ldr	r3, [r7, #24]
 8001582:	2200      	movs	r2, #0
 8001584:	615a      	str	r2, [r3, #20]
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	1e5a      	subs	r2, r3, #1
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8001590:	69bb      	ldr	r3, [r7, #24]
 8001592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001594:	2201      	movs	r2, #1
 8001596:	409a      	lsls	r2, r3
 8001598:	4b37      	ldr	r3, [pc, #220]	; (8001678 <xTaskRemoveFromEventList+0x17c>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4313      	orrs	r3, r2
 800159e:	4a36      	ldr	r2, [pc, #216]	; (8001678 <xTaskRemoveFromEventList+0x17c>)
 80015a0:	6013      	str	r3, [r2, #0]
 80015a2:	69bb      	ldr	r3, [r7, #24]
 80015a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015a6:	4935      	ldr	r1, [pc, #212]	; (800167c <xTaskRemoveFromEventList+0x180>)
 80015a8:	4613      	mov	r3, r2
 80015aa:	009b      	lsls	r3, r3, #2
 80015ac:	4413      	add	r3, r2
 80015ae:	009b      	lsls	r3, r3, #2
 80015b0:	440b      	add	r3, r1
 80015b2:	3304      	adds	r3, #4
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	60bb      	str	r3, [r7, #8]
 80015b8:	69bb      	ldr	r3, [r7, #24]
 80015ba:	68ba      	ldr	r2, [r7, #8]
 80015bc:	609a      	str	r2, [r3, #8]
 80015be:	68bb      	ldr	r3, [r7, #8]
 80015c0:	689a      	ldr	r2, [r3, #8]
 80015c2:	69bb      	ldr	r3, [r7, #24]
 80015c4:	60da      	str	r2, [r3, #12]
 80015c6:	68bb      	ldr	r3, [r7, #8]
 80015c8:	689b      	ldr	r3, [r3, #8]
 80015ca:	69ba      	ldr	r2, [r7, #24]
 80015cc:	3204      	adds	r2, #4
 80015ce:	605a      	str	r2, [r3, #4]
 80015d0:	69bb      	ldr	r3, [r7, #24]
 80015d2:	1d1a      	adds	r2, r3, #4
 80015d4:	68bb      	ldr	r3, [r7, #8]
 80015d6:	609a      	str	r2, [r3, #8]
 80015d8:	69bb      	ldr	r3, [r7, #24]
 80015da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015dc:	4613      	mov	r3, r2
 80015de:	009b      	lsls	r3, r3, #2
 80015e0:	4413      	add	r3, r2
 80015e2:	009b      	lsls	r3, r3, #2
 80015e4:	4a25      	ldr	r2, [pc, #148]	; (800167c <xTaskRemoveFromEventList+0x180>)
 80015e6:	441a      	add	r2, r3
 80015e8:	69bb      	ldr	r3, [r7, #24]
 80015ea:	615a      	str	r2, [r3, #20]
 80015ec:	69bb      	ldr	r3, [r7, #24]
 80015ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015f0:	4922      	ldr	r1, [pc, #136]	; (800167c <xTaskRemoveFromEventList+0x180>)
 80015f2:	4613      	mov	r3, r2
 80015f4:	009b      	lsls	r3, r3, #2
 80015f6:	4413      	add	r3, r2
 80015f8:	009b      	lsls	r3, r3, #2
 80015fa:	440b      	add	r3, r1
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	1c59      	adds	r1, r3, #1
 8001600:	481e      	ldr	r0, [pc, #120]	; (800167c <xTaskRemoveFromEventList+0x180>)
 8001602:	4613      	mov	r3, r2
 8001604:	009b      	lsls	r3, r3, #2
 8001606:	4413      	add	r3, r2
 8001608:	009b      	lsls	r3, r3, #2
 800160a:	4403      	add	r3, r0
 800160c:	6019      	str	r1, [r3, #0]
 800160e:	e01b      	b.n	8001648 <xTaskRemoveFromEventList+0x14c>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8001610:	4b1b      	ldr	r3, [pc, #108]	; (8001680 <xTaskRemoveFromEventList+0x184>)
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	613b      	str	r3, [r7, #16]
 8001616:	69bb      	ldr	r3, [r7, #24]
 8001618:	693a      	ldr	r2, [r7, #16]
 800161a:	61da      	str	r2, [r3, #28]
 800161c:	693b      	ldr	r3, [r7, #16]
 800161e:	689a      	ldr	r2, [r3, #8]
 8001620:	69bb      	ldr	r3, [r7, #24]
 8001622:	621a      	str	r2, [r3, #32]
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	689b      	ldr	r3, [r3, #8]
 8001628:	69ba      	ldr	r2, [r7, #24]
 800162a:	3218      	adds	r2, #24
 800162c:	605a      	str	r2, [r3, #4]
 800162e:	69bb      	ldr	r3, [r7, #24]
 8001630:	f103 0218 	add.w	r2, r3, #24
 8001634:	693b      	ldr	r3, [r7, #16]
 8001636:	609a      	str	r2, [r3, #8]
 8001638:	69bb      	ldr	r3, [r7, #24]
 800163a:	4a11      	ldr	r2, [pc, #68]	; (8001680 <xTaskRemoveFromEventList+0x184>)
 800163c:	629a      	str	r2, [r3, #40]	; 0x28
 800163e:	4b10      	ldr	r3, [pc, #64]	; (8001680 <xTaskRemoveFromEventList+0x184>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	3301      	adds	r3, #1
 8001644:	4a0e      	ldr	r2, [pc, #56]	; (8001680 <xTaskRemoveFromEventList+0x184>)
 8001646:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8001648:	69bb      	ldr	r3, [r7, #24]
 800164a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800164c:	4b0d      	ldr	r3, [pc, #52]	; (8001684 <xTaskRemoveFromEventList+0x188>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001652:	429a      	cmp	r2, r3
 8001654:	d905      	bls.n	8001662 <xTaskRemoveFromEventList+0x166>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8001656:	2301      	movs	r3, #1
 8001658:	61fb      	str	r3, [r7, #28]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 800165a:	4b0b      	ldr	r3, [pc, #44]	; (8001688 <xTaskRemoveFromEventList+0x18c>)
 800165c:	2201      	movs	r2, #1
 800165e:	601a      	str	r2, [r3, #0]
 8001660:	e001      	b.n	8001666 <xTaskRemoveFromEventList+0x16a>
    }
    else
    {
        xReturn = pdFALSE;
 8001662:	2300      	movs	r3, #0
 8001664:	61fb      	str	r3, [r7, #28]
    }

    return xReturn;
 8001666:	69fb      	ldr	r3, [r7, #28]
}
 8001668:	4618      	mov	r0, r3
 800166a:	3724      	adds	r7, #36	; 0x24
 800166c:	46bd      	mov	sp, r7
 800166e:	bc80      	pop	{r7}
 8001670:	4770      	bx	lr
 8001672:	bf00      	nop
 8001674:	20000140 	.word	0x20000140
 8001678:	20000120 	.word	0x20000120
 800167c:	20000044 	.word	0x20000044
 8001680:	200000d8 	.word	0x200000d8
 8001684:	20000040 	.word	0x20000040
 8001688:	2000012c 	.word	0x2000012c

0800168c <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800168c:	b480      	push	{r7}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8001694:	4b06      	ldr	r3, [pc, #24]	; (80016b0 <vTaskInternalSetTimeOutState+0x24>)
 8001696:	681a      	ldr	r2, [r3, #0]
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 800169c:	4b05      	ldr	r3, [pc, #20]	; (80016b4 <vTaskInternalSetTimeOutState+0x28>)
 800169e:	681a      	ldr	r2, [r3, #0]
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	605a      	str	r2, [r3, #4]
}
 80016a4:	bf00      	nop
 80016a6:	370c      	adds	r7, #12
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bc80      	pop	{r7}
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	20000130 	.word	0x20000130
 80016b4:	2000011c 	.word	0x2000011c

080016b8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b086      	sub	sp, #24
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
    configASSERT( pxTicksToWait );

    taskENTER_CRITICAL();
 80016c2:	f000 fbd3 	bl	8001e6c <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80016c6:	4b1f      	ldr	r3, [pc, #124]	; (8001744 <xTaskCheckForTimeOut+0x8c>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	613b      	str	r3, [r7, #16]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	693a      	ldr	r2, [r7, #16]
 80016d2:	1ad3      	subs	r3, r2, r3
 80016d4:	60fb      	str	r3, [r7, #12]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016de:	d102      	bne.n	80016e6 <xTaskCheckForTimeOut+0x2e>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80016e0:	2300      	movs	r3, #0
 80016e2:	617b      	str	r3, [r7, #20]
 80016e4:	e026      	b.n	8001734 <xTaskCheckForTimeOut+0x7c>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681a      	ldr	r2, [r3, #0]
 80016ea:	4b17      	ldr	r3, [pc, #92]	; (8001748 <xTaskCheckForTimeOut+0x90>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	429a      	cmp	r2, r3
 80016f0:	d00a      	beq.n	8001708 <xTaskCheckForTimeOut+0x50>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	685b      	ldr	r3, [r3, #4]
 80016f6:	693a      	ldr	r2, [r7, #16]
 80016f8:	429a      	cmp	r2, r3
 80016fa:	d305      	bcc.n	8001708 <xTaskCheckForTimeOut+0x50>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80016fc:	2301      	movs	r3, #1
 80016fe:	617b      	str	r3, [r7, #20]
            *pxTicksToWait = ( TickType_t ) 0;
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	2200      	movs	r2, #0
 8001704:	601a      	str	r2, [r3, #0]
 8001706:	e015      	b.n	8001734 <xTaskCheckForTimeOut+0x7c>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	68fa      	ldr	r2, [r7, #12]
 800170e:	429a      	cmp	r2, r3
 8001710:	d20b      	bcs.n	800172a <xTaskCheckForTimeOut+0x72>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	681a      	ldr	r2, [r3, #0]
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	1ad2      	subs	r2, r2, r3
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800171e:	6878      	ldr	r0, [r7, #4]
 8001720:	f7ff ffb4 	bl	800168c <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8001724:	2300      	movs	r3, #0
 8001726:	617b      	str	r3, [r7, #20]
 8001728:	e004      	b.n	8001734 <xTaskCheckForTimeOut+0x7c>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	2200      	movs	r2, #0
 800172e:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8001730:	2301      	movs	r3, #1
 8001732:	617b      	str	r3, [r7, #20]
        }
    }
    taskEXIT_CRITICAL();
 8001734:	f000 fbb2 	bl	8001e9c <vPortExitCritical>

    return xReturn;
 8001738:	697b      	ldr	r3, [r7, #20]
}
 800173a:	4618      	mov	r0, r3
 800173c:	3718      	adds	r7, #24
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	2000011c 	.word	0x2000011c
 8001748:	20000130 	.word	0x20000130

0800174c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8001750:	4b03      	ldr	r3, [pc, #12]	; (8001760 <vTaskMissedYield+0x14>)
 8001752:	2201      	movs	r2, #1
 8001754:	601a      	str	r2, [r3, #0]
}
 8001756:	bf00      	nop
 8001758:	46bd      	mov	sp, r7
 800175a:	bc80      	pop	{r7}
 800175c:	4770      	bx	lr
 800175e:	bf00      	nop
 8001760:	2000012c 	.word	0x2000012c

08001764 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b082      	sub	sp, #8
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 800176c:	f000 f852 	bl	8001814 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8001770:	4b06      	ldr	r3, [pc, #24]	; (800178c <prvIdleTask+0x28>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	2b01      	cmp	r3, #1
 8001776:	d9f9      	bls.n	800176c <prvIdleTask+0x8>
            {
                taskYIELD();
 8001778:	4b05      	ldr	r3, [pc, #20]	; (8001790 <prvIdleTask+0x2c>)
 800177a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800177e:	601a      	str	r2, [r3, #0]
 8001780:	f3bf 8f4f 	dsb	sy
 8001784:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8001788:	e7f0      	b.n	800176c <prvIdleTask+0x8>
 800178a:	bf00      	nop
 800178c:	20000044 	.word	0x20000044
 8001790:	e000ed04 	.word	0xe000ed04

08001794 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800179a:	2300      	movs	r3, #0
 800179c:	607b      	str	r3, [r7, #4]
 800179e:	e00c      	b.n	80017ba <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80017a0:	687a      	ldr	r2, [r7, #4]
 80017a2:	4613      	mov	r3, r2
 80017a4:	009b      	lsls	r3, r3, #2
 80017a6:	4413      	add	r3, r2
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	4a12      	ldr	r2, [pc, #72]	; (80017f4 <prvInitialiseTaskLists+0x60>)
 80017ac:	4413      	add	r3, r2
 80017ae:	4618      	mov	r0, r3
 80017b0:	f7fe fcde 	bl	8000170 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	3301      	adds	r3, #1
 80017b8:	607b      	str	r3, [r7, #4]
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	2b04      	cmp	r3, #4
 80017be:	d9ef      	bls.n	80017a0 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80017c0:	480d      	ldr	r0, [pc, #52]	; (80017f8 <prvInitialiseTaskLists+0x64>)
 80017c2:	f7fe fcd5 	bl	8000170 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80017c6:	480d      	ldr	r0, [pc, #52]	; (80017fc <prvInitialiseTaskLists+0x68>)
 80017c8:	f7fe fcd2 	bl	8000170 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80017cc:	480c      	ldr	r0, [pc, #48]	; (8001800 <prvInitialiseTaskLists+0x6c>)
 80017ce:	f7fe fccf 	bl	8000170 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 80017d2:	480c      	ldr	r0, [pc, #48]	; (8001804 <prvInitialiseTaskLists+0x70>)
 80017d4:	f7fe fccc 	bl	8000170 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 80017d8:	480b      	ldr	r0, [pc, #44]	; (8001808 <prvInitialiseTaskLists+0x74>)
 80017da:	f7fe fcc9 	bl	8000170 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80017de:	4b0b      	ldr	r3, [pc, #44]	; (800180c <prvInitialiseTaskLists+0x78>)
 80017e0:	4a05      	ldr	r2, [pc, #20]	; (80017f8 <prvInitialiseTaskLists+0x64>)
 80017e2:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80017e4:	4b0a      	ldr	r3, [pc, #40]	; (8001810 <prvInitialiseTaskLists+0x7c>)
 80017e6:	4a05      	ldr	r2, [pc, #20]	; (80017fc <prvInitialiseTaskLists+0x68>)
 80017e8:	601a      	str	r2, [r3, #0]
}
 80017ea:	bf00      	nop
 80017ec:	3708      	adds	r7, #8
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	20000044 	.word	0x20000044
 80017f8:	200000a8 	.word	0x200000a8
 80017fc:	200000bc 	.word	0x200000bc
 8001800:	200000d8 	.word	0x200000d8
 8001804:	200000ec 	.word	0x200000ec
 8001808:	20000104 	.word	0x20000104
 800180c:	200000d0 	.word	0x200000d0
 8001810:	200000d4 	.word	0x200000d4

08001814 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b082      	sub	sp, #8
 8001818:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800181a:	e019      	b.n	8001850 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 800181c:	f000 fb26 	bl	8001e6c <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001820:	4b0f      	ldr	r3, [pc, #60]	; (8001860 <prvCheckTasksWaitingTermination+0x4c>)
 8001822:	68db      	ldr	r3, [r3, #12]
 8001824:	68db      	ldr	r3, [r3, #12]
 8001826:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	3304      	adds	r3, #4
 800182c:	4618      	mov	r0, r3
 800182e:	f7fe fd25 	bl	800027c <uxListRemove>
                --uxCurrentNumberOfTasks;
 8001832:	4b0c      	ldr	r3, [pc, #48]	; (8001864 <prvCheckTasksWaitingTermination+0x50>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	3b01      	subs	r3, #1
 8001838:	4a0a      	ldr	r2, [pc, #40]	; (8001864 <prvCheckTasksWaitingTermination+0x50>)
 800183a:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 800183c:	4b0a      	ldr	r3, [pc, #40]	; (8001868 <prvCheckTasksWaitingTermination+0x54>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	3b01      	subs	r3, #1
 8001842:	4a09      	ldr	r2, [pc, #36]	; (8001868 <prvCheckTasksWaitingTermination+0x54>)
 8001844:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8001846:	f000 fb29 	bl	8001e9c <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 800184a:	6878      	ldr	r0, [r7, #4]
 800184c:	f000 f80e 	bl	800186c <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001850:	4b05      	ldr	r3, [pc, #20]	; (8001868 <prvCheckTasksWaitingTermination+0x54>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d1e1      	bne.n	800181c <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8001858:	bf00      	nop
 800185a:	3708      	adds	r7, #8
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}
 8001860:	200000ec 	.word	0x200000ec
 8001864:	20000118 	.word	0x20000118
 8001868:	20000100 	.word	0x20000100

0800186c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 800186c:	b580      	push	{r7, lr}
 800186e:	b082      	sub	sp, #8
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001878:	4618      	mov	r0, r3
 800187a:	f000 fbd9 	bl	8002030 <vPortFree>
            vPortFree( pxTCB );
 800187e:	6878      	ldr	r0, [r7, #4]
 8001880:	f000 fbd6 	bl	8002030 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8001884:	bf00      	nop
 8001886:	3708      	adds	r7, #8
 8001888:	46bd      	mov	sp, r7
 800188a:	bd80      	pop	{r7, pc}

0800188c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800188c:	b480      	push	{r7}
 800188e:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001890:	4b09      	ldr	r3, [pc, #36]	; (80018b8 <prvResetNextTaskUnblockTime+0x2c>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d104      	bne.n	80018a4 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800189a:	4b08      	ldr	r3, [pc, #32]	; (80018bc <prvResetNextTaskUnblockTime+0x30>)
 800189c:	f04f 32ff 	mov.w	r2, #4294967295
 80018a0:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80018a2:	e005      	b.n	80018b0 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80018a4:	4b04      	ldr	r3, [pc, #16]	; (80018b8 <prvResetNextTaskUnblockTime+0x2c>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	68db      	ldr	r3, [r3, #12]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a03      	ldr	r2, [pc, #12]	; (80018bc <prvResetNextTaskUnblockTime+0x30>)
 80018ae:	6013      	str	r3, [r2, #0]
}
 80018b0:	bf00      	nop
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bc80      	pop	{r7}
 80018b6:	4770      	bx	lr
 80018b8:	200000d0 	.word	0x200000d0
 80018bc:	20000138 	.word	0x20000138

080018c0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b086      	sub	sp, #24
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 80018cc:	2300      	movs	r3, #0
 80018ce:	617b      	str	r3, [r7, #20]

        /* If the mutex was given back by an interrupt while the queue was
         * locked then the mutex holder might now be NULL.  _RB_ Is this still
         * needed as interrupts can no longer use mutexes? */
        if( pxMutexHolder != NULL )
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	f000 8087 	beq.w	80019e6 <xTaskPriorityInherit+0x126>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80018d8:	693b      	ldr	r3, [r7, #16]
 80018da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018dc:	4b44      	ldr	r3, [pc, #272]	; (80019f0 <xTaskPriorityInherit+0x130>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018e2:	429a      	cmp	r2, r3
 80018e4:	d276      	bcs.n	80019d4 <xTaskPriorityInherit+0x114>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80018e6:	693b      	ldr	r3, [r7, #16]
 80018e8:	699b      	ldr	r3, [r3, #24]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	db06      	blt.n	80018fc <xTaskPriorityInherit+0x3c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80018ee:	4b40      	ldr	r3, [pc, #256]	; (80019f0 <xTaskPriorityInherit+0x130>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018f4:	f1c3 0205 	rsb	r2, r3, #5
 80018f8:	693b      	ldr	r3, [r7, #16]
 80018fa:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80018fc:	693b      	ldr	r3, [r7, #16]
 80018fe:	6959      	ldr	r1, [r3, #20]
 8001900:	693b      	ldr	r3, [r7, #16]
 8001902:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001904:	4613      	mov	r3, r2
 8001906:	009b      	lsls	r3, r3, #2
 8001908:	4413      	add	r3, r2
 800190a:	009b      	lsls	r3, r3, #2
 800190c:	4a39      	ldr	r2, [pc, #228]	; (80019f4 <xTaskPriorityInherit+0x134>)
 800190e:	4413      	add	r3, r2
 8001910:	4299      	cmp	r1, r3
 8001912:	d157      	bne.n	80019c4 <xTaskPriorityInherit+0x104>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001914:	693b      	ldr	r3, [r7, #16]
 8001916:	3304      	adds	r3, #4
 8001918:	4618      	mov	r0, r3
 800191a:	f7fe fcaf 	bl	800027c <uxListRemove>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d10a      	bne.n	800193a <xTaskPriorityInherit+0x7a>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8001924:	693b      	ldr	r3, [r7, #16]
 8001926:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001928:	2201      	movs	r2, #1
 800192a:	fa02 f303 	lsl.w	r3, r2, r3
 800192e:	43da      	mvns	r2, r3
 8001930:	4b31      	ldr	r3, [pc, #196]	; (80019f8 <xTaskPriorityInherit+0x138>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4013      	ands	r3, r2
 8001936:	4a30      	ldr	r2, [pc, #192]	; (80019f8 <xTaskPriorityInherit+0x138>)
 8001938:	6013      	str	r3, [r2, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800193a:	4b2d      	ldr	r3, [pc, #180]	; (80019f0 <xTaskPriorityInherit+0x130>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001940:	693b      	ldr	r3, [r7, #16]
 8001942:	62da      	str	r2, [r3, #44]	; 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 8001944:	693b      	ldr	r3, [r7, #16]
 8001946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001948:	2201      	movs	r2, #1
 800194a:	409a      	lsls	r2, r3
 800194c:	4b2a      	ldr	r3, [pc, #168]	; (80019f8 <xTaskPriorityInherit+0x138>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4313      	orrs	r3, r2
 8001952:	4a29      	ldr	r2, [pc, #164]	; (80019f8 <xTaskPriorityInherit+0x138>)
 8001954:	6013      	str	r3, [r2, #0]
 8001956:	693b      	ldr	r3, [r7, #16]
 8001958:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800195a:	4926      	ldr	r1, [pc, #152]	; (80019f4 <xTaskPriorityInherit+0x134>)
 800195c:	4613      	mov	r3, r2
 800195e:	009b      	lsls	r3, r3, #2
 8001960:	4413      	add	r3, r2
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	440b      	add	r3, r1
 8001966:	3304      	adds	r3, #4
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	60fb      	str	r3, [r7, #12]
 800196c:	693b      	ldr	r3, [r7, #16]
 800196e:	68fa      	ldr	r2, [r7, #12]
 8001970:	609a      	str	r2, [r3, #8]
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	689a      	ldr	r2, [r3, #8]
 8001976:	693b      	ldr	r3, [r7, #16]
 8001978:	60da      	str	r2, [r3, #12]
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	689b      	ldr	r3, [r3, #8]
 800197e:	693a      	ldr	r2, [r7, #16]
 8001980:	3204      	adds	r2, #4
 8001982:	605a      	str	r2, [r3, #4]
 8001984:	693b      	ldr	r3, [r7, #16]
 8001986:	1d1a      	adds	r2, r3, #4
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	609a      	str	r2, [r3, #8]
 800198c:	693b      	ldr	r3, [r7, #16]
 800198e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001990:	4613      	mov	r3, r2
 8001992:	009b      	lsls	r3, r3, #2
 8001994:	4413      	add	r3, r2
 8001996:	009b      	lsls	r3, r3, #2
 8001998:	4a16      	ldr	r2, [pc, #88]	; (80019f4 <xTaskPriorityInherit+0x134>)
 800199a:	441a      	add	r2, r3
 800199c:	693b      	ldr	r3, [r7, #16]
 800199e:	615a      	str	r2, [r3, #20]
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019a4:	4913      	ldr	r1, [pc, #76]	; (80019f4 <xTaskPriorityInherit+0x134>)
 80019a6:	4613      	mov	r3, r2
 80019a8:	009b      	lsls	r3, r3, #2
 80019aa:	4413      	add	r3, r2
 80019ac:	009b      	lsls	r3, r3, #2
 80019ae:	440b      	add	r3, r1
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	1c59      	adds	r1, r3, #1
 80019b4:	480f      	ldr	r0, [pc, #60]	; (80019f4 <xTaskPriorityInherit+0x134>)
 80019b6:	4613      	mov	r3, r2
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	4413      	add	r3, r2
 80019bc:	009b      	lsls	r3, r3, #2
 80019be:	4403      	add	r3, r0
 80019c0:	6019      	str	r1, [r3, #0]
 80019c2:	e004      	b.n	80019ce <xTaskPriorityInherit+0x10e>
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80019c4:	4b0a      	ldr	r3, [pc, #40]	; (80019f0 <xTaskPriorityInherit+0x130>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019ca:	693b      	ldr	r3, [r7, #16]
 80019cc:	62da      	str	r2, [r3, #44]	; 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 80019ce:	2301      	movs	r3, #1
 80019d0:	617b      	str	r3, [r7, #20]
 80019d2:	e008      	b.n	80019e6 <xTaskPriorityInherit+0x126>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80019d4:	693b      	ldr	r3, [r7, #16]
 80019d6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80019d8:	4b05      	ldr	r3, [pc, #20]	; (80019f0 <xTaskPriorityInherit+0x130>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019de:	429a      	cmp	r2, r3
 80019e0:	d201      	bcs.n	80019e6 <xTaskPriorityInherit+0x126>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 80019e2:	2301      	movs	r3, #1
 80019e4:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 80019e6:	697b      	ldr	r3, [r7, #20]
    }
 80019e8:	4618      	mov	r0, r3
 80019ea:	3718      	adds	r7, #24
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	20000040 	.word	0x20000040
 80019f4:	20000044 	.word	0x20000044
 80019f8:	20000120 	.word	0x20000120

080019fc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b086      	sub	sp, #24
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d06c      	beq.n	8001aec <xTaskPriorityDisinherit+0xf0>
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
            configASSERT( pxTCB->uxMutexesHeld );
            ( pxTCB->uxMutexesHeld )--;
 8001a12:	693b      	ldr	r3, [r7, #16]
 8001a14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001a16:	1e5a      	subs	r2, r3, #1
 8001a18:	693b      	ldr	r3, [r7, #16]
 8001a1a:	649a      	str	r2, [r3, #72]	; 0x48

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8001a1c:	693b      	ldr	r3, [r7, #16]
 8001a1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a20:	693b      	ldr	r3, [r7, #16]
 8001a22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a24:	429a      	cmp	r2, r3
 8001a26:	d061      	beq.n	8001aec <xTaskPriorityDisinherit+0xf0>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8001a28:	693b      	ldr	r3, [r7, #16]
 8001a2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d15d      	bne.n	8001aec <xTaskPriorityDisinherit+0xf0>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001a30:	693b      	ldr	r3, [r7, #16]
 8001a32:	3304      	adds	r3, #4
 8001a34:	4618      	mov	r0, r3
 8001a36:	f7fe fc21 	bl	800027c <uxListRemove>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d10a      	bne.n	8001a56 <xTaskPriorityDisinherit+0x5a>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8001a40:	693b      	ldr	r3, [r7, #16]
 8001a42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a44:	2201      	movs	r2, #1
 8001a46:	fa02 f303 	lsl.w	r3, r2, r3
 8001a4a:	43da      	mvns	r2, r3
 8001a4c:	4b2a      	ldr	r3, [pc, #168]	; (8001af8 <xTaskPriorityDisinherit+0xfc>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4013      	ands	r3, r2
 8001a52:	4a29      	ldr	r2, [pc, #164]	; (8001af8 <xTaskPriorityDisinherit+0xfc>)
 8001a54:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8001a56:	693b      	ldr	r3, [r7, #16]
 8001a58:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001a5a:	693b      	ldr	r3, [r7, #16]
 8001a5c:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001a5e:	693b      	ldr	r3, [r7, #16]
 8001a60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a62:	f1c3 0205 	rsb	r2, r3, #5
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8001a6a:	693b      	ldr	r3, [r7, #16]
 8001a6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a6e:	2201      	movs	r2, #1
 8001a70:	409a      	lsls	r2, r3
 8001a72:	4b21      	ldr	r3, [pc, #132]	; (8001af8 <xTaskPriorityDisinherit+0xfc>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4313      	orrs	r3, r2
 8001a78:	4a1f      	ldr	r2, [pc, #124]	; (8001af8 <xTaskPriorityDisinherit+0xfc>)
 8001a7a:	6013      	str	r3, [r2, #0]
 8001a7c:	693b      	ldr	r3, [r7, #16]
 8001a7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a80:	491e      	ldr	r1, [pc, #120]	; (8001afc <xTaskPriorityDisinherit+0x100>)
 8001a82:	4613      	mov	r3, r2
 8001a84:	009b      	lsls	r3, r3, #2
 8001a86:	4413      	add	r3, r2
 8001a88:	009b      	lsls	r3, r3, #2
 8001a8a:	440b      	add	r3, r1
 8001a8c:	3304      	adds	r3, #4
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	60fb      	str	r3, [r7, #12]
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	68fa      	ldr	r2, [r7, #12]
 8001a96:	609a      	str	r2, [r3, #8]
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	689a      	ldr	r2, [r3, #8]
 8001a9c:	693b      	ldr	r3, [r7, #16]
 8001a9e:	60da      	str	r2, [r3, #12]
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	689b      	ldr	r3, [r3, #8]
 8001aa4:	693a      	ldr	r2, [r7, #16]
 8001aa6:	3204      	adds	r2, #4
 8001aa8:	605a      	str	r2, [r3, #4]
 8001aaa:	693b      	ldr	r3, [r7, #16]
 8001aac:	1d1a      	adds	r2, r3, #4
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	609a      	str	r2, [r3, #8]
 8001ab2:	693b      	ldr	r3, [r7, #16]
 8001ab4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ab6:	4613      	mov	r3, r2
 8001ab8:	009b      	lsls	r3, r3, #2
 8001aba:	4413      	add	r3, r2
 8001abc:	009b      	lsls	r3, r3, #2
 8001abe:	4a0f      	ldr	r2, [pc, #60]	; (8001afc <xTaskPriorityDisinherit+0x100>)
 8001ac0:	441a      	add	r2, r3
 8001ac2:	693b      	ldr	r3, [r7, #16]
 8001ac4:	615a      	str	r2, [r3, #20]
 8001ac6:	693b      	ldr	r3, [r7, #16]
 8001ac8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001aca:	490c      	ldr	r1, [pc, #48]	; (8001afc <xTaskPriorityDisinherit+0x100>)
 8001acc:	4613      	mov	r3, r2
 8001ace:	009b      	lsls	r3, r3, #2
 8001ad0:	4413      	add	r3, r2
 8001ad2:	009b      	lsls	r3, r3, #2
 8001ad4:	440b      	add	r3, r1
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	1c59      	adds	r1, r3, #1
 8001ada:	4808      	ldr	r0, [pc, #32]	; (8001afc <xTaskPriorityDisinherit+0x100>)
 8001adc:	4613      	mov	r3, r2
 8001ade:	009b      	lsls	r3, r3, #2
 8001ae0:	4413      	add	r3, r2
 8001ae2:	009b      	lsls	r3, r3, #2
 8001ae4:	4403      	add	r3, r0
 8001ae6:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8001aec:	697b      	ldr	r3, [r7, #20]
    }
 8001aee:	4618      	mov	r0, r3
 8001af0:	3718      	adds	r7, #24
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	20000120 	.word	0x20000120
 8001afc:	20000044 	.word	0x20000044

08001b00 <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b088      	sub	sp, #32
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	6078      	str	r0, [r7, #4]
 8001b08:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	61bb      	str	r3, [r7, #24]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	f000 8081 	beq.w	8001c1c <vTaskPriorityDisinheritAfterTimeout+0x11c>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8001b1a:	69bb      	ldr	r3, [r7, #24]
 8001b1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b1e:	683a      	ldr	r2, [r7, #0]
 8001b20:	429a      	cmp	r2, r3
 8001b22:	d902      	bls.n	8001b2a <vTaskPriorityDisinheritAfterTimeout+0x2a>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	61fb      	str	r3, [r7, #28]
 8001b28:	e002      	b.n	8001b30 <vTaskPriorityDisinheritAfterTimeout+0x30>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 8001b2a:	69bb      	ldr	r3, [r7, #24]
 8001b2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b2e:	61fb      	str	r3, [r7, #28]
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 8001b30:	69bb      	ldr	r3, [r7, #24]
 8001b32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b34:	69fa      	ldr	r2, [r7, #28]
 8001b36:	429a      	cmp	r2, r3
 8001b38:	d070      	beq.n	8001c1c <vTaskPriorityDisinheritAfterTimeout+0x11c>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8001b3a:	69bb      	ldr	r3, [r7, #24]
 8001b3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b3e:	697a      	ldr	r2, [r7, #20]
 8001b40:	429a      	cmp	r2, r3
 8001b42:	d16b      	bne.n	8001c1c <vTaskPriorityDisinheritAfterTimeout+0x11c>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8001b44:	69bb      	ldr	r3, [r7, #24]
 8001b46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b48:	613b      	str	r3, [r7, #16]
                    pxTCB->uxPriority = uxPriorityToUse;
 8001b4a:	69bb      	ldr	r3, [r7, #24]
 8001b4c:	69fa      	ldr	r2, [r7, #28]
 8001b4e:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8001b50:	69bb      	ldr	r3, [r7, #24]
 8001b52:	699b      	ldr	r3, [r3, #24]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	db04      	blt.n	8001b62 <vTaskPriorityDisinheritAfterTimeout+0x62>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001b58:	69fb      	ldr	r3, [r7, #28]
 8001b5a:	f1c3 0205 	rsb	r2, r3, #5
 8001b5e:	69bb      	ldr	r3, [r7, #24]
 8001b60:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8001b62:	69bb      	ldr	r3, [r7, #24]
 8001b64:	6959      	ldr	r1, [r3, #20]
 8001b66:	693a      	ldr	r2, [r7, #16]
 8001b68:	4613      	mov	r3, r2
 8001b6a:	009b      	lsls	r3, r3, #2
 8001b6c:	4413      	add	r3, r2
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	4a2c      	ldr	r2, [pc, #176]	; (8001c24 <vTaskPriorityDisinheritAfterTimeout+0x124>)
 8001b72:	4413      	add	r3, r2
 8001b74:	4299      	cmp	r1, r3
 8001b76:	d151      	bne.n	8001c1c <vTaskPriorityDisinheritAfterTimeout+0x11c>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001b78:	69bb      	ldr	r3, [r7, #24]
 8001b7a:	3304      	adds	r3, #4
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f7fe fb7d 	bl	800027c <uxListRemove>
 8001b82:	4603      	mov	r3, r0
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d10a      	bne.n	8001b9e <vTaskPriorityDisinheritAfterTimeout+0x9e>
                        {
                            /* It is known that the task is in its ready list so
                             * there is no need to check again and the port level
                             * reset macro can be called directly. */
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8001b88:	69bb      	ldr	r3, [r7, #24]
 8001b8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b92:	43da      	mvns	r2, r3
 8001b94:	4b24      	ldr	r3, [pc, #144]	; (8001c28 <vTaskPriorityDisinheritAfterTimeout+0x128>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4013      	ands	r3, r2
 8001b9a:	4a23      	ldr	r2, [pc, #140]	; (8001c28 <vTaskPriorityDisinheritAfterTimeout+0x128>)
 8001b9c:	6013      	str	r3, [r2, #0]
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 8001b9e:	69bb      	ldr	r3, [r7, #24]
 8001ba0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	409a      	lsls	r2, r3
 8001ba6:	4b20      	ldr	r3, [pc, #128]	; (8001c28 <vTaskPriorityDisinheritAfterTimeout+0x128>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	4313      	orrs	r3, r2
 8001bac:	4a1e      	ldr	r2, [pc, #120]	; (8001c28 <vTaskPriorityDisinheritAfterTimeout+0x128>)
 8001bae:	6013      	str	r3, [r2, #0]
 8001bb0:	69bb      	ldr	r3, [r7, #24]
 8001bb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bb4:	491b      	ldr	r1, [pc, #108]	; (8001c24 <vTaskPriorityDisinheritAfterTimeout+0x124>)
 8001bb6:	4613      	mov	r3, r2
 8001bb8:	009b      	lsls	r3, r3, #2
 8001bba:	4413      	add	r3, r2
 8001bbc:	009b      	lsls	r3, r3, #2
 8001bbe:	440b      	add	r3, r1
 8001bc0:	3304      	adds	r3, #4
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	60fb      	str	r3, [r7, #12]
 8001bc6:	69bb      	ldr	r3, [r7, #24]
 8001bc8:	68fa      	ldr	r2, [r7, #12]
 8001bca:	609a      	str	r2, [r3, #8]
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	689a      	ldr	r2, [r3, #8]
 8001bd0:	69bb      	ldr	r3, [r7, #24]
 8001bd2:	60da      	str	r2, [r3, #12]
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	689b      	ldr	r3, [r3, #8]
 8001bd8:	69ba      	ldr	r2, [r7, #24]
 8001bda:	3204      	adds	r2, #4
 8001bdc:	605a      	str	r2, [r3, #4]
 8001bde:	69bb      	ldr	r3, [r7, #24]
 8001be0:	1d1a      	adds	r2, r3, #4
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	609a      	str	r2, [r3, #8]
 8001be6:	69bb      	ldr	r3, [r7, #24]
 8001be8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bea:	4613      	mov	r3, r2
 8001bec:	009b      	lsls	r3, r3, #2
 8001bee:	4413      	add	r3, r2
 8001bf0:	009b      	lsls	r3, r3, #2
 8001bf2:	4a0c      	ldr	r2, [pc, #48]	; (8001c24 <vTaskPriorityDisinheritAfterTimeout+0x124>)
 8001bf4:	441a      	add	r2, r3
 8001bf6:	69bb      	ldr	r3, [r7, #24]
 8001bf8:	615a      	str	r2, [r3, #20]
 8001bfa:	69bb      	ldr	r3, [r7, #24]
 8001bfc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001bfe:	4909      	ldr	r1, [pc, #36]	; (8001c24 <vTaskPriorityDisinheritAfterTimeout+0x124>)
 8001c00:	4613      	mov	r3, r2
 8001c02:	009b      	lsls	r3, r3, #2
 8001c04:	4413      	add	r3, r2
 8001c06:	009b      	lsls	r3, r3, #2
 8001c08:	440b      	add	r3, r1
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	1c59      	adds	r1, r3, #1
 8001c0e:	4805      	ldr	r0, [pc, #20]	; (8001c24 <vTaskPriorityDisinheritAfterTimeout+0x124>)
 8001c10:	4613      	mov	r3, r2
 8001c12:	009b      	lsls	r3, r3, #2
 8001c14:	4413      	add	r3, r2
 8001c16:	009b      	lsls	r3, r3, #2
 8001c18:	4403      	add	r3, r0
 8001c1a:	6019      	str	r1, [r3, #0]
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8001c1c:	bf00      	nop
 8001c1e:	3720      	adds	r7, #32
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	20000044 	.word	0x20000044
 8001c28:	20000120 	.word	0x20000120

08001c2c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxCurrentTCB != NULL )
 8001c30:	4b07      	ldr	r3, [pc, #28]	; (8001c50 <pvTaskIncrementMutexHeldCount+0x24>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d004      	beq.n	8001c42 <pvTaskIncrementMutexHeldCount+0x16>
        {
            ( pxCurrentTCB->uxMutexesHeld )++;
 8001c38:	4b05      	ldr	r3, [pc, #20]	; (8001c50 <pvTaskIncrementMutexHeldCount+0x24>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001c3e:	3201      	adds	r2, #1
 8001c40:	649a      	str	r2, [r3, #72]	; 0x48
        }

        return pxCurrentTCB;
 8001c42:	4b03      	ldr	r3, [pc, #12]	; (8001c50 <pvTaskIncrementMutexHeldCount+0x24>)
 8001c44:	681b      	ldr	r3, [r3, #0]
    }
 8001c46:	4618      	mov	r0, r3
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bc80      	pop	{r7}
 8001c4c:	4770      	bx	lr
 8001c4e:	bf00      	nop
 8001c50:	20000040 	.word	0x20000040

08001c54 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b086      	sub	sp, #24
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
 8001c5c:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8001c5e:	4b36      	ldr	r3, [pc, #216]	; (8001d38 <prvAddCurrentTaskToDelayedList+0xe4>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8001c64:	4b35      	ldr	r3, [pc, #212]	; (8001d3c <prvAddCurrentTaskToDelayedList+0xe8>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	3304      	adds	r3, #4
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f7fe fb06 	bl	800027c <uxListRemove>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d10b      	bne.n	8001c8e <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8001c76:	4b31      	ldr	r3, [pc, #196]	; (8001d3c <prvAddCurrentTaskToDelayedList+0xe8>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c82:	43da      	mvns	r2, r3
 8001c84:	4b2e      	ldr	r3, [pc, #184]	; (8001d40 <prvAddCurrentTaskToDelayedList+0xec>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4013      	ands	r3, r2
 8001c8a:	4a2d      	ldr	r2, [pc, #180]	; (8001d40 <prvAddCurrentTaskToDelayedList+0xec>)
 8001c8c:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c94:	d124      	bne.n	8001ce0 <prvAddCurrentTaskToDelayedList+0x8c>
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d021      	beq.n	8001ce0 <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001c9c:	4b29      	ldr	r3, [pc, #164]	; (8001d44 <prvAddCurrentTaskToDelayedList+0xf0>)
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	613b      	str	r3, [r7, #16]
 8001ca2:	4b26      	ldr	r3, [pc, #152]	; (8001d3c <prvAddCurrentTaskToDelayedList+0xe8>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	693a      	ldr	r2, [r7, #16]
 8001ca8:	609a      	str	r2, [r3, #8]
 8001caa:	4b24      	ldr	r3, [pc, #144]	; (8001d3c <prvAddCurrentTaskToDelayedList+0xe8>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	693a      	ldr	r2, [r7, #16]
 8001cb0:	6892      	ldr	r2, [r2, #8]
 8001cb2:	60da      	str	r2, [r3, #12]
 8001cb4:	4b21      	ldr	r3, [pc, #132]	; (8001d3c <prvAddCurrentTaskToDelayedList+0xe8>)
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	693b      	ldr	r3, [r7, #16]
 8001cba:	689b      	ldr	r3, [r3, #8]
 8001cbc:	3204      	adds	r2, #4
 8001cbe:	605a      	str	r2, [r3, #4]
 8001cc0:	4b1e      	ldr	r3, [pc, #120]	; (8001d3c <prvAddCurrentTaskToDelayedList+0xe8>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	1d1a      	adds	r2, r3, #4
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	609a      	str	r2, [r3, #8]
 8001cca:	4b1c      	ldr	r3, [pc, #112]	; (8001d3c <prvAddCurrentTaskToDelayedList+0xe8>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4a1d      	ldr	r2, [pc, #116]	; (8001d44 <prvAddCurrentTaskToDelayedList+0xf0>)
 8001cd0:	615a      	str	r2, [r3, #20]
 8001cd2:	4b1c      	ldr	r3, [pc, #112]	; (8001d44 <prvAddCurrentTaskToDelayedList+0xf0>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	3301      	adds	r3, #1
 8001cd8:	4a1a      	ldr	r2, [pc, #104]	; (8001d44 <prvAddCurrentTaskToDelayedList+0xf0>)
 8001cda:	6013      	str	r3, [r2, #0]
 8001cdc:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8001cde:	e026      	b.n	8001d2e <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8001ce0:	697a      	ldr	r2, [r7, #20]
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	4413      	add	r3, r2
 8001ce6:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001ce8:	4b14      	ldr	r3, [pc, #80]	; (8001d3c <prvAddCurrentTaskToDelayedList+0xe8>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	68fa      	ldr	r2, [r7, #12]
 8001cee:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8001cf0:	68fa      	ldr	r2, [r7, #12]
 8001cf2:	697b      	ldr	r3, [r7, #20]
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d209      	bcs.n	8001d0c <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001cf8:	4b13      	ldr	r3, [pc, #76]	; (8001d48 <prvAddCurrentTaskToDelayedList+0xf4>)
 8001cfa:	681a      	ldr	r2, [r3, #0]
 8001cfc:	4b0f      	ldr	r3, [pc, #60]	; (8001d3c <prvAddCurrentTaskToDelayedList+0xe8>)
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	3304      	adds	r3, #4
 8001d02:	4619      	mov	r1, r3
 8001d04:	4610      	mov	r0, r2
 8001d06:	f7fe fa81 	bl	800020c <vListInsert>
}
 8001d0a:	e010      	b.n	8001d2e <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001d0c:	4b0f      	ldr	r3, [pc, #60]	; (8001d4c <prvAddCurrentTaskToDelayedList+0xf8>)
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	4b0a      	ldr	r3, [pc, #40]	; (8001d3c <prvAddCurrentTaskToDelayedList+0xe8>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	3304      	adds	r3, #4
 8001d16:	4619      	mov	r1, r3
 8001d18:	4610      	mov	r0, r2
 8001d1a:	f7fe fa77 	bl	800020c <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8001d1e:	4b0c      	ldr	r3, [pc, #48]	; (8001d50 <prvAddCurrentTaskToDelayedList+0xfc>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	68fa      	ldr	r2, [r7, #12]
 8001d24:	429a      	cmp	r2, r3
 8001d26:	d202      	bcs.n	8001d2e <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 8001d28:	4a09      	ldr	r2, [pc, #36]	; (8001d50 <prvAddCurrentTaskToDelayedList+0xfc>)
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	6013      	str	r3, [r2, #0]
}
 8001d2e:	bf00      	nop
 8001d30:	3718      	adds	r7, #24
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	2000011c 	.word	0x2000011c
 8001d3c:	20000040 	.word	0x20000040
 8001d40:	20000120 	.word	0x20000120
 8001d44:	20000104 	.word	0x20000104
 8001d48:	200000d4 	.word	0x200000d4
 8001d4c:	200000d0 	.word	0x200000d0
 8001d50:	20000138 	.word	0x20000138

08001d54 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8001d54:	b480      	push	{r7}
 8001d56:	b085      	sub	sp, #20
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	60f8      	str	r0, [r7, #12]
 8001d5c:	60b9      	str	r1, [r7, #8]
 8001d5e:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                                      /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	3b04      	subs	r3, #4
 8001d64:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001d6c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	3b04      	subs	r3, #4
 8001d72:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	f023 0201 	bic.w	r2, r3, #1
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	3b04      	subs	r3, #4
 8001d82:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8001d84:	4a08      	ldr	r2, [pc, #32]	; (8001da8 <pxPortInitialiseStack+0x54>)
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                                   /* R12, R3, R2 and R1. */
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	3b14      	subs	r3, #20
 8001d8e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;                        /* R0 */
 8001d90:	687a      	ldr	r2, [r7, #4]
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                                   /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	3b20      	subs	r3, #32
 8001d9a:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	3714      	adds	r7, #20
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bc80      	pop	{r7}
 8001da6:	4770      	bx	lr
 8001da8:	08001dad 	.word	0x08001dad

08001dac <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 8001db2:	2300      	movs	r3, #0
 8001db4:	603b      	str	r3, [r7, #0]
        __asm volatile
 8001db6:	f04f 03bf 	mov.w	r3, #191	; 0xbf
 8001dba:	f383 8811 	msr	BASEPRI, r3
 8001dbe:	f3bf 8f6f 	isb	sy
 8001dc2:	f3bf 8f4f 	dsb	sy
 8001dc6:	607b      	str	r3, [r7, #4]
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8001dc8:	bf00      	nop
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d0fc      	beq.n	8001dca <prvTaskExitError+0x1e>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8001dd0:	bf00      	nop
 8001dd2:	370c      	adds	r7, #12
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bc80      	pop	{r7}
 8001dd8:	4770      	bx	lr
 8001dda:	0000      	movs	r0, r0
 8001ddc:	0000      	movs	r0, r0
	...

08001de0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8001de0:	4b07      	ldr	r3, [pc, #28]	; (8001e00 <pxCurrentTCBConst2>)
 8001de2:	6819      	ldr	r1, [r3, #0]
 8001de4:	6808      	ldr	r0, [r1, #0]
 8001de6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001dea:	f380 8809 	msr	PSP, r0
 8001dee:	f3bf 8f6f 	isb	sy
 8001df2:	f04f 0000 	mov.w	r0, #0
 8001df6:	f380 8811 	msr	BASEPRI, r0
 8001dfa:	f04e 0e0d 	orr.w	lr, lr, #13
 8001dfe:	4770      	bx	lr

08001e00 <pxCurrentTCBConst2>:
 8001e00:	20000040 	.word	0x20000040
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8001e04:	bf00      	nop
 8001e06:	bf00      	nop

08001e08 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
    __asm volatile (
 8001e08:	4806      	ldr	r0, [pc, #24]	; (8001e24 <prvPortStartFirstTask+0x1c>)
 8001e0a:	6800      	ldr	r0, [r0, #0]
 8001e0c:	6800      	ldr	r0, [r0, #0]
 8001e0e:	f380 8808 	msr	MSP, r0
 8001e12:	b662      	cpsie	i
 8001e14:	b661      	cpsie	f
 8001e16:	f3bf 8f4f 	dsb	sy
 8001e1a:	f3bf 8f6f 	isb	sy
 8001e1e:	df00      	svc	0
 8001e20:	bf00      	nop
 8001e22:	0000      	.short	0x0000
 8001e24:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8001e28:	bf00      	nop
 8001e2a:	bf00      	nop

08001e2c <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	af00      	add	r7, sp, #0
        *pucFirstUserPriorityRegister = ulOriginalPriority;
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8001e30:	4b0c      	ldr	r3, [pc, #48]	; (8001e64 <xPortStartScheduler+0x38>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	4a0b      	ldr	r2, [pc, #44]	; (8001e64 <xPortStartScheduler+0x38>)
 8001e36:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8001e3a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8001e3c:	4b09      	ldr	r3, [pc, #36]	; (8001e64 <xPortStartScheduler+0x38>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4a08      	ldr	r2, [pc, #32]	; (8001e64 <xPortStartScheduler+0x38>)
 8001e42:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001e46:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8001e48:	f000 f886 	bl	8001f58 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8001e4c:	4b06      	ldr	r3, [pc, #24]	; (8001e68 <xPortStartScheduler+0x3c>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	601a      	str	r2, [r3, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8001e52:	f7ff ffd9 	bl	8001e08 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8001e56:	f7ff faf5 	bl	8001444 <vTaskSwitchContext>
    prvTaskExitError();
 8001e5a:	f7ff ffa7 	bl	8001dac <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8001e5e:	2300      	movs	r3, #0
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	e000ed20 	.word	0xe000ed20
 8001e68:	20000004 	.word	0x20000004

08001e6c <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b083      	sub	sp, #12
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	f04f 03bf 	mov.w	r3, #191	; 0xbf
 8001e76:	f383 8811 	msr	BASEPRI, r3
 8001e7a:	f3bf 8f6f 	isb	sy
 8001e7e:	f3bf 8f4f 	dsb	sy
 8001e82:	607b      	str	r3, [r7, #4]
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8001e84:	4b04      	ldr	r3, [pc, #16]	; (8001e98 <vPortEnterCritical+0x2c>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	3301      	adds	r3, #1
 8001e8a:	4a03      	ldr	r2, [pc, #12]	; (8001e98 <vPortEnterCritical+0x2c>)
 8001e8c:	6013      	str	r3, [r2, #0]
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
    }
}
 8001e8e:	bf00      	nop
 8001e90:	370c      	adds	r7, #12
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bc80      	pop	{r7}
 8001e96:	4770      	bx	lr
 8001e98:	20000004 	.word	0x20000004

08001e9c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
    uxCriticalNesting--;
 8001ea2:	4b09      	ldr	r3, [pc, #36]	; (8001ec8 <vPortExitCritical+0x2c>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	3b01      	subs	r3, #1
 8001ea8:	4a07      	ldr	r2, [pc, #28]	; (8001ec8 <vPortExitCritical+0x2c>)
 8001eaa:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8001eac:	4b06      	ldr	r3, [pc, #24]	; (8001ec8 <vPortExitCritical+0x2c>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d104      	bne.n	8001ebe <vPortExitCritical+0x22>
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	607b      	str	r3, [r7, #4]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	f383 8811 	msr	BASEPRI, r3
    {
        portENABLE_INTERRUPTS();
    }
}
 8001ebe:	bf00      	nop
 8001ec0:	370c      	adds	r7, #12
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bc80      	pop	{r7}
 8001ec6:	4770      	bx	lr
 8001ec8:	20000004 	.word	0x20000004
 8001ecc:	00000000 	.word	0x00000000

08001ed0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8001ed0:	f3ef 8009 	mrs	r0, PSP
 8001ed4:	f3bf 8f6f 	isb	sy
 8001ed8:	4b0d      	ldr	r3, [pc, #52]	; (8001f10 <pxCurrentTCBConst>)
 8001eda:	681a      	ldr	r2, [r3, #0]
 8001edc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001ee0:	6010      	str	r0, [r2, #0]
 8001ee2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8001ee6:	f04f 00bf 	mov.w	r0, #191	; 0xbf
 8001eea:	f380 8811 	msr	BASEPRI, r0
 8001eee:	f7ff faa9 	bl	8001444 <vTaskSwitchContext>
 8001ef2:	f04f 0000 	mov.w	r0, #0
 8001ef6:	f380 8811 	msr	BASEPRI, r0
 8001efa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8001efe:	6819      	ldr	r1, [r3, #0]
 8001f00:	6808      	ldr	r0, [r1, #0]
 8001f02:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8001f06:	f380 8809 	msr	PSP, r0
 8001f0a:	f3bf 8f6f 	isb	sy
 8001f0e:	4770      	bx	lr

08001f10 <pxCurrentTCBConst>:
 8001f10:	20000040 	.word	0x20000040
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8001f14:	bf00      	nop
 8001f16:	bf00      	nop

08001f18 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b082      	sub	sp, #8
 8001f1c:	af00      	add	r7, sp, #0
        __asm volatile
 8001f1e:	f04f 03bf 	mov.w	r3, #191	; 0xbf
 8001f22:	f383 8811 	msr	BASEPRI, r3
 8001f26:	f3bf 8f6f 	isb	sy
 8001f2a:	f3bf 8f4f 	dsb	sy
 8001f2e:	607b      	str	r3, [r7, #4]
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8001f30:	f7ff f982 	bl	8001238 <xTaskIncrementTick>
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d003      	beq.n	8001f42 <SysTick_Handler+0x2a>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8001f3a:	4b06      	ldr	r3, [pc, #24]	; (8001f54 <SysTick_Handler+0x3c>)
 8001f3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001f40:	601a      	str	r2, [r3, #0]
 8001f42:	2300      	movs	r3, #0
 8001f44:	603b      	str	r3, [r7, #0]
        __asm volatile
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	f383 8811 	msr	BASEPRI, r3
        }
    }
    portENABLE_INTERRUPTS();
}
 8001f4c:	bf00      	nop
 8001f4e:	3708      	adds	r7, #8
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	e000ed04 	.word	0xe000ed04

08001f58 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8001f5c:	4b08      	ldr	r3, [pc, #32]	; (8001f80 <vPortSetupTimerInterrupt+0x28>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8001f62:	4b08      	ldr	r3, [pc, #32]	; (8001f84 <vPortSetupTimerInterrupt+0x2c>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001f68:	4b07      	ldr	r3, [pc, #28]	; (8001f88 <vPortSetupTimerInterrupt+0x30>)
 8001f6a:	f646 525f 	movw	r2, #27999	; 0x6d5f
 8001f6e:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8001f70:	4b03      	ldr	r3, [pc, #12]	; (8001f80 <vPortSetupTimerInterrupt+0x28>)
 8001f72:	2207      	movs	r2, #7
 8001f74:	601a      	str	r2, [r3, #0]
}
 8001f76:	bf00      	nop
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bc80      	pop	{r7}
 8001f7c:	4770      	bx	lr
 8001f7e:	bf00      	nop
 8001f80:	e000e010 	.word	0xe000e010
 8001f84:	e000e018 	.word	0xe000e018
 8001f88:	e000e014 	.word	0xe000e014

08001f8c <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b084      	sub	sp, #16
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
    void * pvReturn = NULL;
 8001f94:	2300      	movs	r3, #0
 8001f96:	60fb      	str	r3, [r7, #12]
    static uint8_t * pucAlignedHeap = NULL;

    /* Ensure that blocks are always aligned. */
    #if ( portBYTE_ALIGNMENT != 1 )
    {
        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	f003 0307 	and.w	r3, r3, #7
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d00e      	beq.n	8001fc0 <pvPortMalloc+0x34>
        {
            /* Byte alignment required. Check for overflow. */
            if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) > xWantedSize )
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	f023 0307 	bic.w	r3, r3, #7
 8001fa8:	3308      	adds	r3, #8
 8001faa:	687a      	ldr	r2, [r7, #4]
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d205      	bcs.n	8001fbc <pvPortMalloc+0x30>
            {
                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	f023 0307 	bic.w	r3, r3, #7
 8001fb6:	3308      	adds	r3, #8
 8001fb8:	607b      	str	r3, [r7, #4]
 8001fba:	e001      	b.n	8001fc0 <pvPortMalloc+0x34>
            }
            else
            {
                xWantedSize = 0;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	607b      	str	r3, [r7, #4]
            }
        }
    }
    #endif /* if ( portBYTE_ALIGNMENT != 1 ) */

    vTaskSuspendAll();
 8001fc0:	f7ff f840 	bl	8001044 <vTaskSuspendAll>
    {
        if( pucAlignedHeap == NULL )
 8001fc4:	4b17      	ldr	r3, [pc, #92]	; (8002024 <pvPortMalloc+0x98>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d105      	bne.n	8001fd8 <pvPortMalloc+0x4c>
        {
            /* Ensure the heap starts on a correctly aligned boundary. */
            pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) & ucHeap[ portBYTE_ALIGNMENT - 1 ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8001fcc:	4b16      	ldr	r3, [pc, #88]	; (8002028 <pvPortMalloc+0x9c>)
 8001fce:	f023 0307 	bic.w	r3, r3, #7
 8001fd2:	461a      	mov	r2, r3
 8001fd4:	4b13      	ldr	r3, [pc, #76]	; (8002024 <pvPortMalloc+0x98>)
 8001fd6:	601a      	str	r2, [r3, #0]
        }

        /* Check there is enough room left for the allocation and. */
        if( ( xWantedSize > 0 ) &&                                /* valid size */
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d01b      	beq.n	8002016 <pvPortMalloc+0x8a>
            ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 8001fde:	4b13      	ldr	r3, [pc, #76]	; (800202c <pvPortMalloc+0xa0>)
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	4413      	add	r3, r2
        if( ( xWantedSize > 0 ) &&                                /* valid size */
 8001fe6:	f643 6277 	movw	r2, #15991	; 0x3e77
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d813      	bhi.n	8002016 <pvPortMalloc+0x8a>
            ( ( xNextFreeByte + xWantedSize ) > xNextFreeByte ) ) /* Check for overflow. */
 8001fee:	4b0f      	ldr	r3, [pc, #60]	; (800202c <pvPortMalloc+0xa0>)
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	441a      	add	r2, r3
 8001ff6:	4b0d      	ldr	r3, [pc, #52]	; (800202c <pvPortMalloc+0xa0>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
            ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
 8001ffa:	429a      	cmp	r2, r3
 8001ffc:	d90b      	bls.n	8002016 <pvPortMalloc+0x8a>
        {
            /* Return the next free byte then increment the index past this
             * block. */
            pvReturn = pucAlignedHeap + xNextFreeByte;
 8001ffe:	4b09      	ldr	r3, [pc, #36]	; (8002024 <pvPortMalloc+0x98>)
 8002000:	681a      	ldr	r2, [r3, #0]
 8002002:	4b0a      	ldr	r3, [pc, #40]	; (800202c <pvPortMalloc+0xa0>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4413      	add	r3, r2
 8002008:	60fb      	str	r3, [r7, #12]
            xNextFreeByte += xWantedSize;
 800200a:	4b08      	ldr	r3, [pc, #32]	; (800202c <pvPortMalloc+0xa0>)
 800200c:	681a      	ldr	r2, [r3, #0]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	4413      	add	r3, r2
 8002012:	4a06      	ldr	r2, [pc, #24]	; (800202c <pvPortMalloc+0xa0>)
 8002014:	6013      	str	r3, [r2, #0]
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8002016:	f7ff f823 	bl	8001060 <xTaskResumeAll>
            vApplicationMallocFailedHook();
        }
    }
    #endif

    return pvReturn;
 800201a:	68fb      	ldr	r3, [r7, #12]
}
 800201c:	4618      	mov	r0, r3
 800201e:	3710      	adds	r7, #16
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}
 8002024:	20003fc8 	.word	0x20003fc8
 8002028:	2000014b 	.word	0x2000014b
 800202c:	20003fc4 	.word	0x20003fc4

08002030 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
     * https://www.FreeRTOS.org for more information. */
    ( void ) pv;

    /* Force an assert as it is invalid to call this function. */
    configASSERT( pv == NULL );
}
 8002038:	bf00      	nop
 800203a:	370c      	adds	r7, #12
 800203c:	46bd      	mov	sp, r7
 800203e:	bc80      	pop	{r7}
 8002040:	4770      	bx	lr
	...

08002044 <DMS_init>:
 */

#include "DMS.h"


void DMS_init(){
 8002044:	b580      	push	{r7, lr}
 8002046:	b082      	sub	sp, #8
 8002048:	af00      	add	r7, sp, #0
	PIN_config PINx={TOUCH1,INPUT_FI,0};
 800204a:	4b12      	ldr	r3, [pc, #72]	; (8002094 <DMS_init+0x50>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	607b      	str	r3, [r7, #4]
	MCAL_GPIO_init(DMS_PORT, &PINx);
 8002050:	1d3b      	adds	r3, r7, #4
 8002052:	4619      	mov	r1, r3
 8002054:	4810      	ldr	r0, [pc, #64]	; (8002098 <DMS_init+0x54>)
 8002056:	f001 fb65 	bl	8003724 <MCAL_GPIO_init>
	 PINx=(PIN_config){TOUCH2,INPUT_FI,0};
 800205a:	4b10      	ldr	r3, [pc, #64]	; (800209c <DMS_init+0x58>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	607b      	str	r3, [r7, #4]
	MCAL_GPIO_init(DMS_PORT, &PINx);
 8002060:	1d3b      	adds	r3, r7, #4
 8002062:	4619      	mov	r1, r3
 8002064:	480c      	ldr	r0, [pc, #48]	; (8002098 <DMS_init+0x54>)
 8002066:	f001 fb5d 	bl	8003724 <MCAL_GPIO_init>
	 PINx=(PIN_config){TOUCH3,INPUT_FI,0};
 800206a:	4b0d      	ldr	r3, [pc, #52]	; (80020a0 <DMS_init+0x5c>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	607b      	str	r3, [r7, #4]
	MCAL_GPIO_init(DMS_PORT, &PINx);
 8002070:	1d3b      	adds	r3, r7, #4
 8002072:	4619      	mov	r1, r3
 8002074:	4808      	ldr	r0, [pc, #32]	; (8002098 <DMS_init+0x54>)
 8002076:	f001 fb55 	bl	8003724 <MCAL_GPIO_init>
	 PINx=(PIN_config){TOUCH4,INPUT_FI,0};
 800207a:	4b0a      	ldr	r3, [pc, #40]	; (80020a4 <DMS_init+0x60>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	607b      	str	r3, [r7, #4]
	MCAL_GPIO_init(DMS_PORT, &PINx);
 8002080:	1d3b      	adds	r3, r7, #4
 8002082:	4619      	mov	r1, r3
 8002084:	4804      	ldr	r0, [pc, #16]	; (8002098 <DMS_init+0x54>)
 8002086:	f001 fb4d 	bl	8003724 <MCAL_GPIO_init>
}
 800208a:	bf00      	nop
 800208c:	3708      	adds	r7, #8
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	08005370 	.word	0x08005370
 8002098:	40010800 	.word	0x40010800
 800209c:	08005374 	.word	0x08005374
 80020a0:	08005378 	.word	0x08005378
 80020a4:	0800537c 	.word	0x0800537c

080020a8 <DMS_read>:


uint8_t DMS_read(){
 80020a8:	b580      	push	{r7, lr}
 80020aa:	af00      	add	r7, sp, #0
	if((MCAL_Read_PIN(DMS_PORT, TOUCH1)) || (MCAL_Read_PIN(DMS_PORT, TOUCH2)) ||(MCAL_Read_PIN(DMS_PORT, TOUCH3)) || (MCAL_Read_PIN(DMS_PORT, TOUCH4))){
 80020ac:	2101      	movs	r1, #1
 80020ae:	4810      	ldr	r0, [pc, #64]	; (80020f0 <DMS_read+0x48>)
 80020b0:	f001 fc48 	bl	8003944 <MCAL_Read_PIN>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d114      	bne.n	80020e4 <DMS_read+0x3c>
 80020ba:	210c      	movs	r1, #12
 80020bc:	480c      	ldr	r0, [pc, #48]	; (80020f0 <DMS_read+0x48>)
 80020be:	f001 fc41 	bl	8003944 <MCAL_Read_PIN>
 80020c2:	4603      	mov	r3, r0
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d10d      	bne.n	80020e4 <DMS_read+0x3c>
 80020c8:	210b      	movs	r1, #11
 80020ca:	4809      	ldr	r0, [pc, #36]	; (80020f0 <DMS_read+0x48>)
 80020cc:	f001 fc3a 	bl	8003944 <MCAL_Read_PIN>
 80020d0:	4603      	mov	r3, r0
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d106      	bne.n	80020e4 <DMS_read+0x3c>
 80020d6:	2108      	movs	r1, #8
 80020d8:	4805      	ldr	r0, [pc, #20]	; (80020f0 <DMS_read+0x48>)
 80020da:	f001 fc33 	bl	8003944 <MCAL_Read_PIN>
 80020de:	4603      	mov	r3, r0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d001      	beq.n	80020e8 <DMS_read+0x40>
		return 1;
 80020e4:	2301      	movs	r3, #1
 80020e6:	e000      	b.n	80020ea <DMS_read+0x42>
	}
	return 0;
 80020e8:	2300      	movs	r3, #0
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	40010800 	.word	0x40010800

080020f4 <LUNA_CallBack>:
#include "USART_Driver.h"
uint16_t LUNA_dis=0;
uint16_t LUNA_AMP=0;
uint16_t LUNA_TEMP=0;
uint8_t LUNA_CheckSum=0;
void LUNA_CallBack(){
 80020f4:	b580      	push	{r7, lr}
 80020f6:	af00      	add	r7, sp, #0
	static uint8_t x=0;
	if(x==0){
 80020f8:	4b5e      	ldr	r3, [pc, #376]	; (8002274 <LUNA_CallBack+0x180>)
 80020fa:	781b      	ldrb	r3, [r3, #0]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d10d      	bne.n	800211c <LUNA_CallBack+0x28>
		if(MCAL_USART_ReciveData(LUNA_UART_INSTANT)==0x59){
 8002100:	485d      	ldr	r0, [pc, #372]	; (8002278 <LUNA_CallBack+0x184>)
 8002102:	f002 faf9 	bl	80046f8 <MCAL_USART_ReciveData>
 8002106:	4603      	mov	r3, r0
 8002108:	2b59      	cmp	r3, #89	; 0x59
 800210a:	f040 80b1 	bne.w	8002270 <LUNA_CallBack+0x17c>
			x++;
 800210e:	4b59      	ldr	r3, [pc, #356]	; (8002274 <LUNA_CallBack+0x180>)
 8002110:	781b      	ldrb	r3, [r3, #0]
 8002112:	3301      	adds	r3, #1
 8002114:	b2da      	uxtb	r2, r3
 8002116:	4b57      	ldr	r3, [pc, #348]	; (8002274 <LUNA_CallBack+0x180>)
 8002118:	701a      	strb	r2, [r3, #0]
	}else if(x==8){
		LUNA_CheckSum=MCAL_USART_ReciveData(LUNA_UART_INSTANT);
		x=0;
	}

}
 800211a:	e0a9      	b.n	8002270 <LUNA_CallBack+0x17c>
	}else if(x==1){
 800211c:	4b55      	ldr	r3, [pc, #340]	; (8002274 <LUNA_CallBack+0x180>)
 800211e:	781b      	ldrb	r3, [r3, #0]
 8002120:	2b01      	cmp	r3, #1
 8002122:	d10d      	bne.n	8002140 <LUNA_CallBack+0x4c>
		if(MCAL_USART_ReciveData(LUNA_UART_INSTANT)==0x59)
 8002124:	4854      	ldr	r0, [pc, #336]	; (8002278 <LUNA_CallBack+0x184>)
 8002126:	f002 fae7 	bl	80046f8 <MCAL_USART_ReciveData>
 800212a:	4603      	mov	r3, r0
 800212c:	2b59      	cmp	r3, #89	; 0x59
 800212e:	f040 809f 	bne.w	8002270 <LUNA_CallBack+0x17c>
			x++;
 8002132:	4b50      	ldr	r3, [pc, #320]	; (8002274 <LUNA_CallBack+0x180>)
 8002134:	781b      	ldrb	r3, [r3, #0]
 8002136:	3301      	adds	r3, #1
 8002138:	b2da      	uxtb	r2, r3
 800213a:	4b4e      	ldr	r3, [pc, #312]	; (8002274 <LUNA_CallBack+0x180>)
 800213c:	701a      	strb	r2, [r3, #0]
}
 800213e:	e097      	b.n	8002270 <LUNA_CallBack+0x17c>
	}else if(x==2){
 8002140:	4b4c      	ldr	r3, [pc, #304]	; (8002274 <LUNA_CallBack+0x180>)
 8002142:	781b      	ldrb	r3, [r3, #0]
 8002144:	2b02      	cmp	r3, #2
 8002146:	d110      	bne.n	800216a <LUNA_CallBack+0x76>
		x++;
 8002148:	4b4a      	ldr	r3, [pc, #296]	; (8002274 <LUNA_CallBack+0x180>)
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	3301      	adds	r3, #1
 800214e:	b2da      	uxtb	r2, r3
 8002150:	4b48      	ldr	r3, [pc, #288]	; (8002274 <LUNA_CallBack+0x180>)
 8002152:	701a      	strb	r2, [r3, #0]
		LUNA_dis=0;
 8002154:	4b49      	ldr	r3, [pc, #292]	; (800227c <LUNA_CallBack+0x188>)
 8002156:	2200      	movs	r2, #0
 8002158:	801a      	strh	r2, [r3, #0]
		LUNA_dis=MCAL_USART_ReciveData(LUNA_UART_INSTANT);
 800215a:	4847      	ldr	r0, [pc, #284]	; (8002278 <LUNA_CallBack+0x184>)
 800215c:	f002 facc 	bl	80046f8 <MCAL_USART_ReciveData>
 8002160:	4603      	mov	r3, r0
 8002162:	461a      	mov	r2, r3
 8002164:	4b45      	ldr	r3, [pc, #276]	; (800227c <LUNA_CallBack+0x188>)
 8002166:	801a      	strh	r2, [r3, #0]
}
 8002168:	e082      	b.n	8002270 <LUNA_CallBack+0x17c>
	}else if(x==3){
 800216a:	4b42      	ldr	r3, [pc, #264]	; (8002274 <LUNA_CallBack+0x180>)
 800216c:	781b      	ldrb	r3, [r3, #0]
 800216e:	2b03      	cmp	r3, #3
 8002170:	d114      	bne.n	800219c <LUNA_CallBack+0xa8>
		x++;
 8002172:	4b40      	ldr	r3, [pc, #256]	; (8002274 <LUNA_CallBack+0x180>)
 8002174:	781b      	ldrb	r3, [r3, #0]
 8002176:	3301      	adds	r3, #1
 8002178:	b2da      	uxtb	r2, r3
 800217a:	4b3e      	ldr	r3, [pc, #248]	; (8002274 <LUNA_CallBack+0x180>)
 800217c:	701a      	strb	r2, [r3, #0]
		LUNA_dis=((LUNA_dis) |(MCAL_USART_ReciveData(LUNA_UART_INSTANT)<<8));
 800217e:	483e      	ldr	r0, [pc, #248]	; (8002278 <LUNA_CallBack+0x184>)
 8002180:	f002 faba 	bl	80046f8 <MCAL_USART_ReciveData>
 8002184:	4603      	mov	r3, r0
 8002186:	021b      	lsls	r3, r3, #8
 8002188:	b21a      	sxth	r2, r3
 800218a:	4b3c      	ldr	r3, [pc, #240]	; (800227c <LUNA_CallBack+0x188>)
 800218c:	881b      	ldrh	r3, [r3, #0]
 800218e:	b21b      	sxth	r3, r3
 8002190:	4313      	orrs	r3, r2
 8002192:	b21b      	sxth	r3, r3
 8002194:	b29a      	uxth	r2, r3
 8002196:	4b39      	ldr	r3, [pc, #228]	; (800227c <LUNA_CallBack+0x188>)
 8002198:	801a      	strh	r2, [r3, #0]
}
 800219a:	e069      	b.n	8002270 <LUNA_CallBack+0x17c>
	}else if(x==4){
 800219c:	4b35      	ldr	r3, [pc, #212]	; (8002274 <LUNA_CallBack+0x180>)
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	2b04      	cmp	r3, #4
 80021a2:	d110      	bne.n	80021c6 <LUNA_CallBack+0xd2>
		x++;
 80021a4:	4b33      	ldr	r3, [pc, #204]	; (8002274 <LUNA_CallBack+0x180>)
 80021a6:	781b      	ldrb	r3, [r3, #0]
 80021a8:	3301      	adds	r3, #1
 80021aa:	b2da      	uxtb	r2, r3
 80021ac:	4b31      	ldr	r3, [pc, #196]	; (8002274 <LUNA_CallBack+0x180>)
 80021ae:	701a      	strb	r2, [r3, #0]
		LUNA_AMP=0;
 80021b0:	4b33      	ldr	r3, [pc, #204]	; (8002280 <LUNA_CallBack+0x18c>)
 80021b2:	2200      	movs	r2, #0
 80021b4:	801a      	strh	r2, [r3, #0]
		LUNA_AMP=MCAL_USART_ReciveData(LUNA_UART_INSTANT);
 80021b6:	4830      	ldr	r0, [pc, #192]	; (8002278 <LUNA_CallBack+0x184>)
 80021b8:	f002 fa9e 	bl	80046f8 <MCAL_USART_ReciveData>
 80021bc:	4603      	mov	r3, r0
 80021be:	461a      	mov	r2, r3
 80021c0:	4b2f      	ldr	r3, [pc, #188]	; (8002280 <LUNA_CallBack+0x18c>)
 80021c2:	801a      	strh	r2, [r3, #0]
}
 80021c4:	e054      	b.n	8002270 <LUNA_CallBack+0x17c>
	}else if(x==5){
 80021c6:	4b2b      	ldr	r3, [pc, #172]	; (8002274 <LUNA_CallBack+0x180>)
 80021c8:	781b      	ldrb	r3, [r3, #0]
 80021ca:	2b05      	cmp	r3, #5
 80021cc:	d114      	bne.n	80021f8 <LUNA_CallBack+0x104>
		x++;
 80021ce:	4b29      	ldr	r3, [pc, #164]	; (8002274 <LUNA_CallBack+0x180>)
 80021d0:	781b      	ldrb	r3, [r3, #0]
 80021d2:	3301      	adds	r3, #1
 80021d4:	b2da      	uxtb	r2, r3
 80021d6:	4b27      	ldr	r3, [pc, #156]	; (8002274 <LUNA_CallBack+0x180>)
 80021d8:	701a      	strb	r2, [r3, #0]
		LUNA_AMP=((LUNA_AMP) |(MCAL_USART_ReciveData(LUNA_UART_INSTANT)<<8));
 80021da:	4827      	ldr	r0, [pc, #156]	; (8002278 <LUNA_CallBack+0x184>)
 80021dc:	f002 fa8c 	bl	80046f8 <MCAL_USART_ReciveData>
 80021e0:	4603      	mov	r3, r0
 80021e2:	021b      	lsls	r3, r3, #8
 80021e4:	b21a      	sxth	r2, r3
 80021e6:	4b26      	ldr	r3, [pc, #152]	; (8002280 <LUNA_CallBack+0x18c>)
 80021e8:	881b      	ldrh	r3, [r3, #0]
 80021ea:	b21b      	sxth	r3, r3
 80021ec:	4313      	orrs	r3, r2
 80021ee:	b21b      	sxth	r3, r3
 80021f0:	b29a      	uxth	r2, r3
 80021f2:	4b23      	ldr	r3, [pc, #140]	; (8002280 <LUNA_CallBack+0x18c>)
 80021f4:	801a      	strh	r2, [r3, #0]
}
 80021f6:	e03b      	b.n	8002270 <LUNA_CallBack+0x17c>
	}else if(x==6){
 80021f8:	4b1e      	ldr	r3, [pc, #120]	; (8002274 <LUNA_CallBack+0x180>)
 80021fa:	781b      	ldrb	r3, [r3, #0]
 80021fc:	2b06      	cmp	r3, #6
 80021fe:	d110      	bne.n	8002222 <LUNA_CallBack+0x12e>
		x++;
 8002200:	4b1c      	ldr	r3, [pc, #112]	; (8002274 <LUNA_CallBack+0x180>)
 8002202:	781b      	ldrb	r3, [r3, #0]
 8002204:	3301      	adds	r3, #1
 8002206:	b2da      	uxtb	r2, r3
 8002208:	4b1a      	ldr	r3, [pc, #104]	; (8002274 <LUNA_CallBack+0x180>)
 800220a:	701a      	strb	r2, [r3, #0]
		LUNA_TEMP=0;
 800220c:	4b1d      	ldr	r3, [pc, #116]	; (8002284 <LUNA_CallBack+0x190>)
 800220e:	2200      	movs	r2, #0
 8002210:	801a      	strh	r2, [r3, #0]
		LUNA_TEMP=MCAL_USART_ReciveData(LUNA_UART_INSTANT);
 8002212:	4819      	ldr	r0, [pc, #100]	; (8002278 <LUNA_CallBack+0x184>)
 8002214:	f002 fa70 	bl	80046f8 <MCAL_USART_ReciveData>
 8002218:	4603      	mov	r3, r0
 800221a:	461a      	mov	r2, r3
 800221c:	4b19      	ldr	r3, [pc, #100]	; (8002284 <LUNA_CallBack+0x190>)
 800221e:	801a      	strh	r2, [r3, #0]
}
 8002220:	e026      	b.n	8002270 <LUNA_CallBack+0x17c>
	}else if(x==7){
 8002222:	4b14      	ldr	r3, [pc, #80]	; (8002274 <LUNA_CallBack+0x180>)
 8002224:	781b      	ldrb	r3, [r3, #0]
 8002226:	2b07      	cmp	r3, #7
 8002228:	d114      	bne.n	8002254 <LUNA_CallBack+0x160>
		x++;
 800222a:	4b12      	ldr	r3, [pc, #72]	; (8002274 <LUNA_CallBack+0x180>)
 800222c:	781b      	ldrb	r3, [r3, #0]
 800222e:	3301      	adds	r3, #1
 8002230:	b2da      	uxtb	r2, r3
 8002232:	4b10      	ldr	r3, [pc, #64]	; (8002274 <LUNA_CallBack+0x180>)
 8002234:	701a      	strb	r2, [r3, #0]
		LUNA_TEMP=((LUNA_TEMP) |(MCAL_USART_ReciveData(LUNA_UART_INSTANT)<<8));
 8002236:	4810      	ldr	r0, [pc, #64]	; (8002278 <LUNA_CallBack+0x184>)
 8002238:	f002 fa5e 	bl	80046f8 <MCAL_USART_ReciveData>
 800223c:	4603      	mov	r3, r0
 800223e:	021b      	lsls	r3, r3, #8
 8002240:	b21a      	sxth	r2, r3
 8002242:	4b10      	ldr	r3, [pc, #64]	; (8002284 <LUNA_CallBack+0x190>)
 8002244:	881b      	ldrh	r3, [r3, #0]
 8002246:	b21b      	sxth	r3, r3
 8002248:	4313      	orrs	r3, r2
 800224a:	b21b      	sxth	r3, r3
 800224c:	b29a      	uxth	r2, r3
 800224e:	4b0d      	ldr	r3, [pc, #52]	; (8002284 <LUNA_CallBack+0x190>)
 8002250:	801a      	strh	r2, [r3, #0]
}
 8002252:	e00d      	b.n	8002270 <LUNA_CallBack+0x17c>
	}else if(x==8){
 8002254:	4b07      	ldr	r3, [pc, #28]	; (8002274 <LUNA_CallBack+0x180>)
 8002256:	781b      	ldrb	r3, [r3, #0]
 8002258:	2b08      	cmp	r3, #8
 800225a:	d109      	bne.n	8002270 <LUNA_CallBack+0x17c>
		LUNA_CheckSum=MCAL_USART_ReciveData(LUNA_UART_INSTANT);
 800225c:	4806      	ldr	r0, [pc, #24]	; (8002278 <LUNA_CallBack+0x184>)
 800225e:	f002 fa4b 	bl	80046f8 <MCAL_USART_ReciveData>
 8002262:	4603      	mov	r3, r0
 8002264:	b2da      	uxtb	r2, r3
 8002266:	4b08      	ldr	r3, [pc, #32]	; (8002288 <LUNA_CallBack+0x194>)
 8002268:	701a      	strb	r2, [r3, #0]
		x=0;
 800226a:	4b02      	ldr	r3, [pc, #8]	; (8002274 <LUNA_CallBack+0x180>)
 800226c:	2200      	movs	r2, #0
 800226e:	701a      	strb	r2, [r3, #0]
}
 8002270:	bf00      	nop
 8002272:	bd80      	pop	{r7, pc}
 8002274:	20003fd3 	.word	0x20003fd3
 8002278:	40004800 	.word	0x40004800
 800227c:	20003fcc 	.word	0x20003fcc
 8002280:	20003fce 	.word	0x20003fce
 8002284:	20003fd0 	.word	0x20003fd0
 8002288:	20003fd2 	.word	0x20003fd2

0800228c <LUNA_INIT>:
	NVIC_ISER1 |=(1<<(USART1_IRQ-32));

}

void LUNA_INIT(LUNA_MODES mode,OUTPUT_FORMAT format)
{
 800228c:	b590      	push	{r4, r7, lr}
 800228e:	b087      	sub	sp, #28
 8002290:	af00      	add	r7, sp, #0
 8002292:	4603      	mov	r3, r0
 8002294:	460a      	mov	r2, r1
 8002296:	71fb      	strb	r3, [r7, #7]
 8002298:	4613      	mov	r3, r2
 800229a:	71bb      	strb	r3, [r7, #6]
	/*bude raete 9600*/
	USART_Config_t PIN ={115200,EGHIT_BITS,Parity_DISABLE,Interrupt,Disabled,Asynchronous,ONE_STOP_BIT,LUNA_CallBack};
 800229c:	4b8d      	ldr	r3, [pc, #564]	; (80024d4 <LUNA_INIT+0x248>)
 800229e:	f107 0408 	add.w	r4, r7, #8
 80022a2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80022a4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	MCAL_USART_init(LUNA_UART_INSTANT, &PIN);
 80022a8:	f107 0308 	add.w	r3, r7, #8
 80022ac:	4619      	mov	r1, r3
 80022ae:	488a      	ldr	r0, [pc, #552]	; (80024d8 <LUNA_INIT+0x24c>)
 80022b0:	f002 f87a 	bl	80043a8 <MCAL_USART_init>
//	LUNA_Disable();
	MCAL_USART_SendData(LUNA_UART_INSTANT,0x5A);	MCAL_USART_SendData(LUNA_UART_INSTANT,0x08);	MCAL_USART_SendData(LUNA_UART_INSTANT,0x06);	MCAL_USART_SendData(LUNA_UART_INSTANT,0x00);	MCAL_USART_SendData(LUNA_UART_INSTANT,0xC2);	MCAL_USART_SendData(LUNA_UART_INSTANT,0x01);	MCAL_USART_SendData(LUNA_UART_INSTANT,0x00); MCAL_USART_SendData(LUNA_UART_INSTANT,0x00);
 80022b4:	215a      	movs	r1, #90	; 0x5a
 80022b6:	4888      	ldr	r0, [pc, #544]	; (80024d8 <LUNA_INIT+0x24c>)
 80022b8:	f002 f9de 	bl	8004678 <MCAL_USART_SendData>
 80022bc:	2108      	movs	r1, #8
 80022be:	4886      	ldr	r0, [pc, #536]	; (80024d8 <LUNA_INIT+0x24c>)
 80022c0:	f002 f9da 	bl	8004678 <MCAL_USART_SendData>
 80022c4:	2106      	movs	r1, #6
 80022c6:	4884      	ldr	r0, [pc, #528]	; (80024d8 <LUNA_INIT+0x24c>)
 80022c8:	f002 f9d6 	bl	8004678 <MCAL_USART_SendData>
 80022cc:	2100      	movs	r1, #0
 80022ce:	4882      	ldr	r0, [pc, #520]	; (80024d8 <LUNA_INIT+0x24c>)
 80022d0:	f002 f9d2 	bl	8004678 <MCAL_USART_SendData>
 80022d4:	21c2      	movs	r1, #194	; 0xc2
 80022d6:	4880      	ldr	r0, [pc, #512]	; (80024d8 <LUNA_INIT+0x24c>)
 80022d8:	f002 f9ce 	bl	8004678 <MCAL_USART_SendData>
 80022dc:	2101      	movs	r1, #1
 80022de:	487e      	ldr	r0, [pc, #504]	; (80024d8 <LUNA_INIT+0x24c>)
 80022e0:	f002 f9ca 	bl	8004678 <MCAL_USART_SendData>
 80022e4:	2100      	movs	r1, #0
 80022e6:	487c      	ldr	r0, [pc, #496]	; (80024d8 <LUNA_INIT+0x24c>)
 80022e8:	f002 f9c6 	bl	8004678 <MCAL_USART_SendData>
 80022ec:	2100      	movs	r1, #0
 80022ee:	487a      	ldr	r0, [pc, #488]	; (80024d8 <LUNA_INIT+0x24c>)
 80022f0:	f002 f9c2 	bl	8004678 <MCAL_USART_SendData>
	switch (mode){
 80022f4:	79fb      	ldrb	r3, [r7, #7]
 80022f6:	2b01      	cmp	r3, #1
 80022f8:	d01c      	beq.n	8002334 <LUNA_INIT+0xa8>
 80022fa:	2b02      	cmp	r3, #2
 80022fc:	d043      	beq.n	8002386 <LUNA_INIT+0xfa>
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d152      	bne.n	80023a8 <LUNA_INIT+0x11c>
	case CONTIOUS_RANGING_MODE:
		MCAL_USART_SendData(LUNA_UART_INSTANT,0x5A);	MCAL_USART_SendData(LUNA_UART_INSTANT,0x06);	MCAL_USART_SendData(LUNA_UART_INSTANT,0x03);	MCAL_USART_SendData(LUNA_UART_INSTANT,0x64);	MCAL_USART_SendData(LUNA_UART_INSTANT,0x00);	MCAL_USART_SendData(LUNA_UART_INSTANT,0x00);
 8002302:	215a      	movs	r1, #90	; 0x5a
 8002304:	4874      	ldr	r0, [pc, #464]	; (80024d8 <LUNA_INIT+0x24c>)
 8002306:	f002 f9b7 	bl	8004678 <MCAL_USART_SendData>
 800230a:	2106      	movs	r1, #6
 800230c:	4872      	ldr	r0, [pc, #456]	; (80024d8 <LUNA_INIT+0x24c>)
 800230e:	f002 f9b3 	bl	8004678 <MCAL_USART_SendData>
 8002312:	2103      	movs	r1, #3
 8002314:	4870      	ldr	r0, [pc, #448]	; (80024d8 <LUNA_INIT+0x24c>)
 8002316:	f002 f9af 	bl	8004678 <MCAL_USART_SendData>
 800231a:	2164      	movs	r1, #100	; 0x64
 800231c:	486e      	ldr	r0, [pc, #440]	; (80024d8 <LUNA_INIT+0x24c>)
 800231e:	f002 f9ab 	bl	8004678 <MCAL_USART_SendData>
 8002322:	2100      	movs	r1, #0
 8002324:	486c      	ldr	r0, [pc, #432]	; (80024d8 <LUNA_INIT+0x24c>)
 8002326:	f002 f9a7 	bl	8004678 <MCAL_USART_SendData>
 800232a:	2100      	movs	r1, #0
 800232c:	486a      	ldr	r0, [pc, #424]	; (80024d8 <LUNA_INIT+0x24c>)
 800232e:	f002 f9a3 	bl	8004678 <MCAL_USART_SendData>
		break;
 8002332:	e039      	b.n	80023a8 <LUNA_INIT+0x11c>
	case TRIGER_MODE :
		/*frequancy ==0*/
		MCAL_USART_SendData(LUNA_UART_INSTANT,0x5A);	MCAL_USART_SendData(LUNA_UART_INSTANT,0x06);	MCAL_USART_SendData(LUNA_UART_INSTANT,0x03);	MCAL_USART_SendData(LUNA_UART_INSTANT,0x00); MCAL_USART_SendData(LUNA_UART_INSTANT,0x00);	MCAL_USART_SendData(LUNA_UART_INSTANT,0x00);
 8002334:	215a      	movs	r1, #90	; 0x5a
 8002336:	4868      	ldr	r0, [pc, #416]	; (80024d8 <LUNA_INIT+0x24c>)
 8002338:	f002 f99e 	bl	8004678 <MCAL_USART_SendData>
 800233c:	2106      	movs	r1, #6
 800233e:	4866      	ldr	r0, [pc, #408]	; (80024d8 <LUNA_INIT+0x24c>)
 8002340:	f002 f99a 	bl	8004678 <MCAL_USART_SendData>
 8002344:	2103      	movs	r1, #3
 8002346:	4864      	ldr	r0, [pc, #400]	; (80024d8 <LUNA_INIT+0x24c>)
 8002348:	f002 f996 	bl	8004678 <MCAL_USART_SendData>
 800234c:	2100      	movs	r1, #0
 800234e:	4862      	ldr	r0, [pc, #392]	; (80024d8 <LUNA_INIT+0x24c>)
 8002350:	f002 f992 	bl	8004678 <MCAL_USART_SendData>
 8002354:	2100      	movs	r1, #0
 8002356:	4860      	ldr	r0, [pc, #384]	; (80024d8 <LUNA_INIT+0x24c>)
 8002358:	f002 f98e 	bl	8004678 <MCAL_USART_SendData>
 800235c:	2100      	movs	r1, #0
 800235e:	485e      	ldr	r0, [pc, #376]	; (80024d8 <LUNA_INIT+0x24c>)
 8002360:	f002 f98a 	bl	8004678 <MCAL_USART_SendData>
		/*triger mode*/
		MCAL_USART_SendData(LUNA_UART_INSTANT,0x5A);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x04);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x04);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x00);
 8002364:	215a      	movs	r1, #90	; 0x5a
 8002366:	485c      	ldr	r0, [pc, #368]	; (80024d8 <LUNA_INIT+0x24c>)
 8002368:	f002 f986 	bl	8004678 <MCAL_USART_SendData>
 800236c:	2104      	movs	r1, #4
 800236e:	485a      	ldr	r0, [pc, #360]	; (80024d8 <LUNA_INIT+0x24c>)
 8002370:	f002 f982 	bl	8004678 <MCAL_USART_SendData>
 8002374:	2104      	movs	r1, #4
 8002376:	4858      	ldr	r0, [pc, #352]	; (80024d8 <LUNA_INIT+0x24c>)
 8002378:	f002 f97e 	bl	8004678 <MCAL_USART_SendData>
 800237c:	2100      	movs	r1, #0
 800237e:	4856      	ldr	r0, [pc, #344]	; (80024d8 <LUNA_INIT+0x24c>)
 8002380:	f002 f97a 	bl	8004678 <MCAL_USART_SendData>
		break;
 8002384:	e010      	b.n	80023a8 <LUNA_INIT+0x11c>
	case ON_OFF_MODE :
		MCAL_USART_SendData(LUNA_UART_INSTANT,0x5A);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x04);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x3B);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x00);
 8002386:	215a      	movs	r1, #90	; 0x5a
 8002388:	4853      	ldr	r0, [pc, #332]	; (80024d8 <LUNA_INIT+0x24c>)
 800238a:	f002 f975 	bl	8004678 <MCAL_USART_SendData>
 800238e:	2104      	movs	r1, #4
 8002390:	4851      	ldr	r0, [pc, #324]	; (80024d8 <LUNA_INIT+0x24c>)
 8002392:	f002 f971 	bl	8004678 <MCAL_USART_SendData>
 8002396:	213b      	movs	r1, #59	; 0x3b
 8002398:	484f      	ldr	r0, [pc, #316]	; (80024d8 <LUNA_INIT+0x24c>)
 800239a:	f002 f96d 	bl	8004678 <MCAL_USART_SendData>
 800239e:	2100      	movs	r1, #0
 80023a0:	484d      	ldr	r0, [pc, #308]	; (80024d8 <LUNA_INIT+0x24c>)
 80023a2:	f002 f969 	bl	8004678 <MCAL_USART_SendData>
		break;
 80023a6:	bf00      	nop
	}
	switch (format)
 80023a8:	79bb      	ldrb	r3, [r7, #6]
 80023aa:	2b05      	cmp	r3, #5
 80023ac:	f200 808e 	bhi.w	80024cc <LUNA_INIT+0x240>
 80023b0:	a201      	add	r2, pc, #4	; (adr r2, 80023b8 <LUNA_INIT+0x12c>)
 80023b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023b6:	bf00      	nop
 80023b8:	080023d1 	.word	0x080023d1
 80023bc:	080023fb 	.word	0x080023fb
 80023c0:	08002425 	.word	0x08002425
 80023c4:	0800244f 	.word	0x0800244f
 80023c8:	08002479 	.word	0x08002479
 80023cc:	080024a3 	.word	0x080024a3
	{
	case BYTE_9_CM:
		MCAL_USART_SendData(LUNA_UART_INSTANT,0x5A);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x05);   MCAL_USART_SendData(LUNA_UART_INSTANT,0x05);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x01);   MCAL_USART_SendData(LUNA_UART_INSTANT,0x00);
 80023d0:	215a      	movs	r1, #90	; 0x5a
 80023d2:	4841      	ldr	r0, [pc, #260]	; (80024d8 <LUNA_INIT+0x24c>)
 80023d4:	f002 f950 	bl	8004678 <MCAL_USART_SendData>
 80023d8:	2105      	movs	r1, #5
 80023da:	483f      	ldr	r0, [pc, #252]	; (80024d8 <LUNA_INIT+0x24c>)
 80023dc:	f002 f94c 	bl	8004678 <MCAL_USART_SendData>
 80023e0:	2105      	movs	r1, #5
 80023e2:	483d      	ldr	r0, [pc, #244]	; (80024d8 <LUNA_INIT+0x24c>)
 80023e4:	f002 f948 	bl	8004678 <MCAL_USART_SendData>
 80023e8:	2101      	movs	r1, #1
 80023ea:	483b      	ldr	r0, [pc, #236]	; (80024d8 <LUNA_INIT+0x24c>)
 80023ec:	f002 f944 	bl	8004678 <MCAL_USART_SendData>
 80023f0:	2100      	movs	r1, #0
 80023f2:	4839      	ldr	r0, [pc, #228]	; (80024d8 <LUNA_INIT+0x24c>)
 80023f4:	f002 f940 	bl	8004678 <MCAL_USART_SendData>
		break;
 80023f8:	e068      	b.n	80024cc <LUNA_INIT+0x240>
	case PLX :
		MCAL_USART_SendData(LUNA_UART_INSTANT,0x5A);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x05);   MCAL_USART_SendData(LUNA_UART_INSTANT,0x05);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x02);   MCAL_USART_SendData(LUNA_UART_INSTANT,0x00);
 80023fa:	215a      	movs	r1, #90	; 0x5a
 80023fc:	4836      	ldr	r0, [pc, #216]	; (80024d8 <LUNA_INIT+0x24c>)
 80023fe:	f002 f93b 	bl	8004678 <MCAL_USART_SendData>
 8002402:	2105      	movs	r1, #5
 8002404:	4834      	ldr	r0, [pc, #208]	; (80024d8 <LUNA_INIT+0x24c>)
 8002406:	f002 f937 	bl	8004678 <MCAL_USART_SendData>
 800240a:	2105      	movs	r1, #5
 800240c:	4832      	ldr	r0, [pc, #200]	; (80024d8 <LUNA_INIT+0x24c>)
 800240e:	f002 f933 	bl	8004678 <MCAL_USART_SendData>
 8002412:	2102      	movs	r1, #2
 8002414:	4830      	ldr	r0, [pc, #192]	; (80024d8 <LUNA_INIT+0x24c>)
 8002416:	f002 f92f 	bl	8004678 <MCAL_USART_SendData>
 800241a:	2100      	movs	r1, #0
 800241c:	482e      	ldr	r0, [pc, #184]	; (80024d8 <LUNA_INIT+0x24c>)
 800241e:	f002 f92b 	bl	8004678 <MCAL_USART_SendData>
		break;
 8002422:	e053      	b.n	80024cc <LUNA_INIT+0x240>
	case BYTE_9_MM :
		MCAL_USART_SendData(LUNA_UART_INSTANT,0x5A);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x05);   MCAL_USART_SendData(LUNA_UART_INSTANT,0x05);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x06);   MCAL_USART_SendData(LUNA_UART_INSTANT,0x00);
 8002424:	215a      	movs	r1, #90	; 0x5a
 8002426:	482c      	ldr	r0, [pc, #176]	; (80024d8 <LUNA_INIT+0x24c>)
 8002428:	f002 f926 	bl	8004678 <MCAL_USART_SendData>
 800242c:	2105      	movs	r1, #5
 800242e:	482a      	ldr	r0, [pc, #168]	; (80024d8 <LUNA_INIT+0x24c>)
 8002430:	f002 f922 	bl	8004678 <MCAL_USART_SendData>
 8002434:	2105      	movs	r1, #5
 8002436:	4828      	ldr	r0, [pc, #160]	; (80024d8 <LUNA_INIT+0x24c>)
 8002438:	f002 f91e 	bl	8004678 <MCAL_USART_SendData>
 800243c:	2106      	movs	r1, #6
 800243e:	4826      	ldr	r0, [pc, #152]	; (80024d8 <LUNA_INIT+0x24c>)
 8002440:	f002 f91a 	bl	8004678 <MCAL_USART_SendData>
 8002444:	2100      	movs	r1, #0
 8002446:	4824      	ldr	r0, [pc, #144]	; (80024d8 <LUNA_INIT+0x24c>)
 8002448:	f002 f916 	bl	8004678 <MCAL_USART_SendData>
		break;
 800244c:	e03e      	b.n	80024cc <LUNA_INIT+0x240>
	case BYTE_32:
		MCAL_USART_SendData(LUNA_UART_INSTANT,0x5A);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x05);   MCAL_USART_SendData(LUNA_UART_INSTANT,0x05);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x07);   MCAL_USART_SendData(LUNA_UART_INSTANT,0x00);
 800244e:	215a      	movs	r1, #90	; 0x5a
 8002450:	4821      	ldr	r0, [pc, #132]	; (80024d8 <LUNA_INIT+0x24c>)
 8002452:	f002 f911 	bl	8004678 <MCAL_USART_SendData>
 8002456:	2105      	movs	r1, #5
 8002458:	481f      	ldr	r0, [pc, #124]	; (80024d8 <LUNA_INIT+0x24c>)
 800245a:	f002 f90d 	bl	8004678 <MCAL_USART_SendData>
 800245e:	2105      	movs	r1, #5
 8002460:	481d      	ldr	r0, [pc, #116]	; (80024d8 <LUNA_INIT+0x24c>)
 8002462:	f002 f909 	bl	8004678 <MCAL_USART_SendData>
 8002466:	2107      	movs	r1, #7
 8002468:	481b      	ldr	r0, [pc, #108]	; (80024d8 <LUNA_INIT+0x24c>)
 800246a:	f002 f905 	bl	8004678 <MCAL_USART_SendData>
 800246e:	2100      	movs	r1, #0
 8002470:	4819      	ldr	r0, [pc, #100]	; (80024d8 <LUNA_INIT+0x24c>)
 8002472:	f002 f901 	bl	8004678 <MCAL_USART_SendData>
		break;
 8002476:	e029      	b.n	80024cc <LUNA_INIT+0x240>
	case ID_0 :
		MCAL_USART_SendData(LUNA_UART_INSTANT,0x5A);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x05);   MCAL_USART_SendData(LUNA_UART_INSTANT,0x05);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x08);   MCAL_USART_SendData(LUNA_UART_INSTANT,0x00);
 8002478:	215a      	movs	r1, #90	; 0x5a
 800247a:	4817      	ldr	r0, [pc, #92]	; (80024d8 <LUNA_INIT+0x24c>)
 800247c:	f002 f8fc 	bl	8004678 <MCAL_USART_SendData>
 8002480:	2105      	movs	r1, #5
 8002482:	4815      	ldr	r0, [pc, #84]	; (80024d8 <LUNA_INIT+0x24c>)
 8002484:	f002 f8f8 	bl	8004678 <MCAL_USART_SendData>
 8002488:	2105      	movs	r1, #5
 800248a:	4813      	ldr	r0, [pc, #76]	; (80024d8 <LUNA_INIT+0x24c>)
 800248c:	f002 f8f4 	bl	8004678 <MCAL_USART_SendData>
 8002490:	2108      	movs	r1, #8
 8002492:	4811      	ldr	r0, [pc, #68]	; (80024d8 <LUNA_INIT+0x24c>)
 8002494:	f002 f8f0 	bl	8004678 <MCAL_USART_SendData>
 8002498:	2100      	movs	r1, #0
 800249a:	480f      	ldr	r0, [pc, #60]	; (80024d8 <LUNA_INIT+0x24c>)
 800249c:	f002 f8ec 	bl	8004678 <MCAL_USART_SendData>
		break;
 80024a0:	e014      	b.n	80024cc <LUNA_INIT+0x240>
	case BYTE_8_CM :
		MCAL_USART_SendData(LUNA_UART_INSTANT,0x5A);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x05);   MCAL_USART_SendData(LUNA_UART_INSTANT,0x05);  MCAL_USART_SendData(LUNA_UART_INSTANT,0x09);   MCAL_USART_SendData(LUNA_UART_INSTANT,0x00);
 80024a2:	215a      	movs	r1, #90	; 0x5a
 80024a4:	480c      	ldr	r0, [pc, #48]	; (80024d8 <LUNA_INIT+0x24c>)
 80024a6:	f002 f8e7 	bl	8004678 <MCAL_USART_SendData>
 80024aa:	2105      	movs	r1, #5
 80024ac:	480a      	ldr	r0, [pc, #40]	; (80024d8 <LUNA_INIT+0x24c>)
 80024ae:	f002 f8e3 	bl	8004678 <MCAL_USART_SendData>
 80024b2:	2105      	movs	r1, #5
 80024b4:	4808      	ldr	r0, [pc, #32]	; (80024d8 <LUNA_INIT+0x24c>)
 80024b6:	f002 f8df 	bl	8004678 <MCAL_USART_SendData>
 80024ba:	2109      	movs	r1, #9
 80024bc:	4806      	ldr	r0, [pc, #24]	; (80024d8 <LUNA_INIT+0x24c>)
 80024be:	f002 f8db 	bl	8004678 <MCAL_USART_SendData>
 80024c2:	2100      	movs	r1, #0
 80024c4:	4804      	ldr	r0, [pc, #16]	; (80024d8 <LUNA_INIT+0x24c>)
 80024c6:	f002 f8d7 	bl	8004678 <MCAL_USART_SendData>
		break;
 80024ca:	bf00      	nop
	}
}
 80024cc:	bf00      	nop
 80024ce:	371c      	adds	r7, #28
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd90      	pop	{r4, r7, pc}
 80024d4:	08005380 	.word	0x08005380
 80024d8:	40004800 	.word	0x40004800

080024dc <TFT_init>:
 * @param [in] - void
 * @param [out] - Void
 * @retval -
 * Note-
 */
void TFT_init(RGB_fromat RGB){
 80024dc:	b580      	push	{r7, lr}
 80024de:	b088      	sub	sp, #32
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	4603      	mov	r3, r0
 80024e4:	71fb      	strb	r3, [r7, #7]

	/**************init the moudles used*************/
	SPI_Config_t TFT_Config={enabled,Master,SPI_8_BITS,MSB,SW,F_CPU_2,idle_0,first_clock};
 80024e6:	f107 0310 	add.w	r3, r7, #16
 80024ea:	2200      	movs	r2, #0
 80024ec:	601a      	str	r2, [r3, #0]
 80024ee:	605a      	str	r2, [r3, #4]
 80024f0:	609a      	str	r2, [r3, #8]
 80024f2:	60da      	str	r2, [r3, #12]
 80024f4:	2301      	movs	r3, #1
 80024f6:	743b      	strb	r3, [r7, #16]
 80024f8:	2301      	movs	r3, #1
 80024fa:	747b      	strb	r3, [r7, #17]
	PIN_config PINx={TFT_RESET_PIN,OUTPUT_PP,SPEED_10};
 80024fc:	4b2b      	ldr	r3, [pc, #172]	; (80025ac <TFT_init+0xd0>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	60fb      	str	r3, [r7, #12]
	MCAL_SPI_init(TFT_SPI_inistant, &TFT_Config);
 8002502:	f107 0310 	add.w	r3, r7, #16
 8002506:	4619      	mov	r1, r3
 8002508:	4829      	ldr	r0, [pc, #164]	; (80025b0 <TFT_init+0xd4>)
 800250a:	f001 fbd1 	bl	8003cb0 <MCAL_SPI_init>
	MCAL_GPIO_init(TFT_PORT, &PINx);
 800250e:	f107 030c 	add.w	r3, r7, #12
 8002512:	4619      	mov	r1, r3
 8002514:	4827      	ldr	r0, [pc, #156]	; (80025b4 <TFT_init+0xd8>)
 8002516:	f001 f905 	bl	8003724 <MCAL_GPIO_init>
	PINx.PIN_number =TFT_A0_PIN;
 800251a:	2303      	movs	r3, #3
 800251c:	81bb      	strh	r3, [r7, #12]
	MCAL_GPIO_init(TFT_PORT, &PINx);
 800251e:	f107 030c 	add.w	r3, r7, #12
 8002522:	4619      	mov	r1, r3
 8002524:	4823      	ldr	r0, [pc, #140]	; (80025b4 <TFT_init+0xd8>)
 8002526:	f001 f8fd 	bl	8003724 <MCAL_GPIO_init>
	/**************Start the init*************/
	MCAL_write_PIN(TFT_PORT, TFT_CS_PIN, LOGIC_HIGH);
 800252a:	2201      	movs	r2, #1
 800252c:	2104      	movs	r1, #4
 800252e:	4821      	ldr	r0, [pc, #132]	; (80025b4 <TFT_init+0xd8>)
 8002530:	f001 f9e0 	bl	80038f4 <MCAL_write_PIN>
	MCAL_write_PIN(TFT_PORT, TFT_RESET_PIN, LOGIC_LOW);
 8002534:	2200      	movs	r2, #0
 8002536:	2102      	movs	r1, #2
 8002538:	481e      	ldr	r0, [pc, #120]	; (80025b4 <TFT_init+0xd8>)
 800253a:	f001 f9db 	bl	80038f4 <MCAL_write_PIN>
	_TIM1_delay_ms( 120);
 800253e:	2078      	movs	r0, #120	; 0x78
 8002540:	f001 ff1a 	bl	8004378 <_TIM1_delay_ms>
	MCAL_write_PIN(TFT_PORT, TFT_RESET_PIN, LOGIC_HIGH);
 8002544:	2201      	movs	r2, #1
 8002546:	2102      	movs	r1, #2
 8002548:	481a      	ldr	r0, [pc, #104]	; (80025b4 <TFT_init+0xd8>)
 800254a:	f001 f9d3 	bl	80038f4 <MCAL_write_PIN>
	_TIM1_delay_ms( 120);
 800254e:	2078      	movs	r0, #120	; 0x78
 8002550:	f001 ff12 	bl	8004378 <_TIM1_delay_ms>

	TFT_send_command(0x01);
 8002554:	2001      	movs	r0, #1
 8002556:	f000 f82f 	bl	80025b8 <TFT_send_command>
	_TIM1_delay_ms( 120);
 800255a:	2078      	movs	r0, #120	; 0x78
 800255c:	f001 ff0c 	bl	8004378 <_TIM1_delay_ms>

	TFT_send_command(TFT_Sleep_Out_MODE);
 8002560:	2011      	movs	r0, #17
 8002562:	f000 f829 	bl	80025b8 <TFT_send_command>
	_TIM1_delay_ms( 110);
 8002566:	206e      	movs	r0, #110	; 0x6e
 8002568:	f001 ff06 	bl	8004378 <_TIM1_delay_ms>

	TFT_send_command(TFT_Pixel_Format_MODE); // Interface Pixel Format
 800256c:	203a      	movs	r0, #58	; 0x3a
 800256e:	f000 f823 	bl	80025b8 <TFT_send_command>
	TFT_send_data(0x6); //18 bit
 8002572:	2006      	movs	r0, #6
 8002574:	f000 f842 	bl	80025fc <TFT_send_data>
	_TIM1_delay_ms( 120);
 8002578:	2078      	movs	r0, #120	; 0x78
 800257a:	f001 fefd 	bl	8004378 <_TIM1_delay_ms>

	//	TFT_send_command(0x23); // Interface Pixel Format
	TFT_send_command(0x36);
 800257e:	2036      	movs	r0, #54	; 0x36
 8002580:	f000 f81a 	bl	80025b8 <TFT_send_command>
	_TIM1_delay_ms( 120);
 8002584:	2078      	movs	r0, #120	; 0x78
 8002586:	f001 fef7 	bl	8004378 <_TIM1_delay_ms>

	TFT_send_data(0x8 );
 800258a:	2008      	movs	r0, #8
 800258c:	f000 f836 	bl	80025fc <TFT_send_data>
	_TIM1_delay_ms( 120);
 8002590:	2078      	movs	r0, #120	; 0x78
 8002592:	f001 fef1 	bl	8004378 <_TIM1_delay_ms>
	///////////////////////



	/////////////////////////
	TFT_send_command(TFT_Display_On_MODE);
 8002596:	2029      	movs	r0, #41	; 0x29
 8002598:	f000 f80e 	bl	80025b8 <TFT_send_command>
	_TIM1_delay_ms( 120);
 800259c:	2078      	movs	r0, #120	; 0x78
 800259e:	f001 feeb 	bl	8004378 <_TIM1_delay_ms>




}
 80025a2:	bf00      	nop
 80025a4:	3720      	adds	r7, #32
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	08005390 	.word	0x08005390
 80025b0:	40013000 	.word	0x40013000
 80025b4:	40010800 	.word	0x40010800

080025b8 <TFT_send_command>:
void TFT_send_command(uint8_t command)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
 80025be:	4603      	mov	r3, r0
 80025c0:	71fb      	strb	r3, [r7, #7]
	MCAL_write_PIN(TFT_PORT, TFT_CS_PIN, LOGIC_LOW); // MAKE CS LOW TO START COMMUCATION USING SPI
 80025c2:	2200      	movs	r2, #0
 80025c4:	2104      	movs	r1, #4
 80025c6:	480b      	ldr	r0, [pc, #44]	; (80025f4 <TFT_send_command+0x3c>)
 80025c8:	f001 f994 	bl	80038f4 <MCAL_write_PIN>


	MCAL_write_PIN(TFT_PORT, TFT_A0_PIN, LOGIC_LOW);
 80025cc:	2200      	movs	r2, #0
 80025ce:	2103      	movs	r1, #3
 80025d0:	4808      	ldr	r0, [pc, #32]	; (80025f4 <TFT_send_command+0x3c>)
 80025d2:	f001 f98f 	bl	80038f4 <MCAL_write_PIN>

	MCAL_SPI_SendData(TFT_SPI_inistant, command);
 80025d6:	79fb      	ldrb	r3, [r7, #7]
 80025d8:	4619      	mov	r1, r3
 80025da:	4807      	ldr	r0, [pc, #28]	; (80025f8 <TFT_send_command+0x40>)
 80025dc:	f001 fc28 	bl	8003e30 <MCAL_SPI_SendData>


	MCAL_write_PIN(TFT_PORT, TFT_CS_PIN, LOGIC_HIGH);
 80025e0:	2201      	movs	r2, #1
 80025e2:	2104      	movs	r1, #4
 80025e4:	4803      	ldr	r0, [pc, #12]	; (80025f4 <TFT_send_command+0x3c>)
 80025e6:	f001 f985 	bl	80038f4 <MCAL_write_PIN>

}
 80025ea:	bf00      	nop
 80025ec:	3708      	adds	r7, #8
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	40010800 	.word	0x40010800
 80025f8:	40013000 	.word	0x40013000

080025fc <TFT_send_data>:


void TFT_send_data(uint8_t data){
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b082      	sub	sp, #8
 8002600:	af00      	add	r7, sp, #0
 8002602:	4603      	mov	r3, r0
 8002604:	71fb      	strb	r3, [r7, #7]

	MCAL_write_PIN(TFT_PORT, TFT_CS_PIN, LOGIC_LOW); // MAKE CS LOW TO START COMMUCATION USING SPI
 8002606:	2200      	movs	r2, #0
 8002608:	2104      	movs	r1, #4
 800260a:	480b      	ldr	r0, [pc, #44]	; (8002638 <TFT_send_data+0x3c>)
 800260c:	f001 f972 	bl	80038f4 <MCAL_write_PIN>


	MCAL_write_PIN(TFT_PORT, TFT_A0_PIN, LOGIC_HIGH);
 8002610:	2201      	movs	r2, #1
 8002612:	2103      	movs	r1, #3
 8002614:	4808      	ldr	r0, [pc, #32]	; (8002638 <TFT_send_data+0x3c>)
 8002616:	f001 f96d 	bl	80038f4 <MCAL_write_PIN>

	MCAL_SPI_SendData(TFT_SPI_inistant, data);
 800261a:	79fb      	ldrb	r3, [r7, #7]
 800261c:	4619      	mov	r1, r3
 800261e:	4807      	ldr	r0, [pc, #28]	; (800263c <TFT_send_data+0x40>)
 8002620:	f001 fc06 	bl	8003e30 <MCAL_SPI_SendData>


	MCAL_write_PIN(TFT_PORT, TFT_CS_PIN, LOGIC_HIGH);
 8002624:	2201      	movs	r2, #1
 8002626:	2104      	movs	r1, #4
 8002628:	4803      	ldr	r0, [pc, #12]	; (8002638 <TFT_send_data+0x3c>)
 800262a:	f001 f963 	bl	80038f4 <MCAL_write_PIN>


}
 800262e:	bf00      	nop
 8002630:	3708      	adds	r7, #8
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	40010800 	.word	0x40010800
 800263c:	40013000 	.word	0x40013000

08002640 <TFT_send_image>:



void TFT_send_image(uint8_t image_flag){
 8002640:	b580      	push	{r7, lr}
 8002642:	b086      	sub	sp, #24
 8002644:	af00      	add	r7, sp, #0
 8002646:	4603      	mov	r3, r0
 8002648:	71fb      	strb	r3, [r7, #7]

	volatile uint16_t *image=NULL;
 800264a:	2300      	movs	r3, #0
 800264c:	617b      	str	r3, [r7, #20]
	uint8_t r=0,g=0,b=0;
 800264e:	2300      	movs	r3, #0
 8002650:	73fb      	strb	r3, [r7, #15]
 8002652:	2300      	movs	r3, #0
 8002654:	73bb      	strb	r3, [r7, #14]
 8002656:	2300      	movs	r3, #0
 8002658:	737b      	strb	r3, [r7, #13]


	/***********************************/
	TFT_send_command(TFT_SET_Column_MODE);
 800265a:	202a      	movs	r0, #42	; 0x2a
 800265c:	f7ff ffac 	bl	80025b8 <TFT_send_command>
	TFT_send_data(0x00);
 8002660:	2000      	movs	r0, #0
 8002662:	f7ff ffcb 	bl	80025fc <TFT_send_data>
	TFT_send_data(0x6E);
 8002666:	206e      	movs	r0, #110	; 0x6e
 8002668:	f7ff ffc8 	bl	80025fc <TFT_send_data>


	TFT_send_data(0x00);
 800266c:	2000      	movs	r0, #0
 800266e:	f7ff ffc5 	bl	80025fc <TFT_send_data>
	TFT_send_data(0xD1);
 8002672:	20d1      	movs	r0, #209	; 0xd1
 8002674:	f7ff ffc2 	bl	80025fc <TFT_send_data>
	/***********************************/
	TFT_send_command(TFT_SET_Row_MODE);
 8002678:	202b      	movs	r0, #43	; 0x2b
 800267a:	f7ff ff9d 	bl	80025b8 <TFT_send_command>
	TFT_send_data(0x00);
 800267e:	2000      	movs	r0, #0
 8002680:	f7ff ffbc 	bl	80025fc <TFT_send_data>
	TFT_send_data(0xF0);
 8002684:	20f0      	movs	r0, #240	; 0xf0
 8002686:	f7ff ffb9 	bl	80025fc <TFT_send_data>


	TFT_send_data(0x01);
 800268a:	2001      	movs	r0, #1
 800268c:	f7ff ffb6 	bl	80025fc <TFT_send_data>
	TFT_send_data(0x53);
 8002690:	2053      	movs	r0, #83	; 0x53
 8002692:	f7ff ffb3 	bl	80025fc <TFT_send_data>
	/***********************************/


	switch(image_flag){
 8002696:	79fb      	ldrb	r3, [r7, #7]
 8002698:	3b08      	subs	r3, #8
 800269a:	2b0b      	cmp	r3, #11
 800269c:	d826      	bhi.n	80026ec <TFT_send_image+0xac>
 800269e:	a201      	add	r2, pc, #4	; (adr r2, 80026a4 <TFT_send_image+0x64>)
 80026a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026a4:	080026e1 	.word	0x080026e1
 80026a8:	080026d5 	.word	0x080026d5
 80026ac:	080026ed 	.word	0x080026ed
 80026b0:	080026ed 	.word	0x080026ed
 80026b4:	080026ed 	.word	0x080026ed
 80026b8:	080026ed 	.word	0x080026ed
 80026bc:	080026ed 	.word	0x080026ed
 80026c0:	080026ed 	.word	0x080026ed
 80026c4:	080026db 	.word	0x080026db
 80026c8:	080026ed 	.word	0x080026ed
 80026cc:	080026ed 	.word	0x080026ed
 80026d0:	080026e7 	.word	0x080026e7
	case (_100_KM_SIGN_FLAG):
		image =_100_KM_SIGN;
 80026d4:	4b39      	ldr	r3, [pc, #228]	; (80027bc <TFT_send_image+0x17c>)
 80026d6:	617b      	str	r3, [r7, #20]

		break;
 80026d8:	e00b      	b.n	80026f2 <TFT_send_image+0xb2>
	case _120_KM_SIGN_FLAG:
		image =_120_KM_SIGN;
 80026da:	4b39      	ldr	r3, [pc, #228]	; (80027c0 <TFT_send_image+0x180>)
 80026dc:	617b      	str	r3, [r7, #20]

		break;
 80026de:	e008      	b.n	80026f2 <TFT_send_image+0xb2>
	case NO_WAITING_SIGN_FLAG:
		image =NO_WAITING_SIGN;
 80026e0:	4b38      	ldr	r3, [pc, #224]	; (80027c4 <TFT_send_image+0x184>)
 80026e2:	617b      	str	r3, [r7, #20]

		break;
 80026e4:	e005      	b.n	80026f2 <TFT_send_image+0xb2>
	case _40_KM_SIGN_FLAG:
		image =_40_KM_SIGN;
 80026e6:	4b38      	ldr	r3, [pc, #224]	; (80027c8 <TFT_send_image+0x188>)
 80026e8:	617b      	str	r3, [r7, #20]

		break;
 80026ea:	e002      	b.n	80026f2 <TFT_send_image+0xb2>
	default:
		image =_NO_SIGN;
 80026ec:	4b37      	ldr	r3, [pc, #220]	; (80027cc <TFT_send_image+0x18c>)
 80026ee:	617b      	str	r3, [r7, #20]
		break;
 80026f0:	bf00      	nop

	}
	TFT_send_command(TFT_Memory_Write_MODE);
 80026f2:	202c      	movs	r0, #44	; 0x2c
 80026f4:	f7ff ff60 	bl	80025b8 <TFT_send_command>

	for(uint32_t i=0;i<(100*100);i++){
 80026f8:	2300      	movs	r3, #0
 80026fa:	613b      	str	r3, [r7, #16]
 80026fc:	e052      	b.n	80027a4 <TFT_send_image+0x164>
		//		G=(tr[i]>>5);
		//		G&=0x3F;
		//		TFT_send_data(tr[i]>>16);
		//		TFT_send_data(tr[i]>>8);
		//		TFT_send_data(tr[i]);
		 r = (image[i] & 0xF800) >> 11;
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	005b      	lsls	r3, r3, #1
 8002702:	697a      	ldr	r2, [r7, #20]
 8002704:	4413      	add	r3, r2
 8002706:	881b      	ldrh	r3, [r3, #0]
 8002708:	b29b      	uxth	r3, r3
 800270a:	12db      	asrs	r3, r3, #11
 800270c:	b2db      	uxtb	r3, r3
 800270e:	f003 031f 	and.w	r3, r3, #31
 8002712:	73fb      	strb	r3, [r7, #15]
		 g = (image[i] & 0x07E0) >> 5;
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	005b      	lsls	r3, r3, #1
 8002718:	697a      	ldr	r2, [r7, #20]
 800271a:	4413      	add	r3, r2
 800271c:	881b      	ldrh	r3, [r3, #0]
 800271e:	b29b      	uxth	r3, r3
 8002720:	115b      	asrs	r3, r3, #5
 8002722:	b2db      	uxtb	r3, r3
 8002724:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002728:	73bb      	strb	r3, [r7, #14]
		 b = image[i] & 0x001F;
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	005b      	lsls	r3, r3, #1
 800272e:	697a      	ldr	r2, [r7, #20]
 8002730:	4413      	add	r3, r2
 8002732:	881b      	ldrh	r3, [r3, #0]
 8002734:	b29b      	uxth	r3, r3
 8002736:	b2db      	uxtb	r3, r3
 8002738:	f003 031f 	and.w	r3, r3, #31
 800273c:	737b      	strb	r3, [r7, #13]
		r = (r * 255) / 31;
 800273e:	7bfa      	ldrb	r2, [r7, #15]
 8002740:	4613      	mov	r3, r2
 8002742:	021b      	lsls	r3, r3, #8
 8002744:	1a9b      	subs	r3, r3, r2
 8002746:	4a22      	ldr	r2, [pc, #136]	; (80027d0 <TFT_send_image+0x190>)
 8002748:	fb82 1203 	smull	r1, r2, r2, r3
 800274c:	441a      	add	r2, r3
 800274e:	1112      	asrs	r2, r2, #4
 8002750:	17db      	asrs	r3, r3, #31
 8002752:	1ad3      	subs	r3, r2, r3
 8002754:	73fb      	strb	r3, [r7, #15]
		g = (g * 255) / 63;
 8002756:	7bba      	ldrb	r2, [r7, #14]
 8002758:	4613      	mov	r3, r2
 800275a:	021b      	lsls	r3, r3, #8
 800275c:	1a9b      	subs	r3, r3, r2
 800275e:	4a1d      	ldr	r2, [pc, #116]	; (80027d4 <TFT_send_image+0x194>)
 8002760:	fb82 1203 	smull	r1, r2, r2, r3
 8002764:	441a      	add	r2, r3
 8002766:	1152      	asrs	r2, r2, #5
 8002768:	17db      	asrs	r3, r3, #31
 800276a:	1ad3      	subs	r3, r2, r3
 800276c:	73bb      	strb	r3, [r7, #14]
		b = (b * 255) / 31;
 800276e:	7b7a      	ldrb	r2, [r7, #13]
 8002770:	4613      	mov	r3, r2
 8002772:	021b      	lsls	r3, r3, #8
 8002774:	1a9b      	subs	r3, r3, r2
 8002776:	4a16      	ldr	r2, [pc, #88]	; (80027d0 <TFT_send_image+0x190>)
 8002778:	fb82 1203 	smull	r1, r2, r2, r3
 800277c:	441a      	add	r2, r3
 800277e:	1112      	asrs	r2, r2, #4
 8002780:	17db      	asrs	r3, r3, #31
 8002782:	1ad3      	subs	r3, r2, r3
 8002784:	737b      	strb	r3, [r7, #13]

		TFT_send_data(r);
 8002786:	7bfb      	ldrb	r3, [r7, #15]
 8002788:	4618      	mov	r0, r3
 800278a:	f7ff ff37 	bl	80025fc <TFT_send_data>
		TFT_send_data(g);
 800278e:	7bbb      	ldrb	r3, [r7, #14]
 8002790:	4618      	mov	r0, r3
 8002792:	f7ff ff33 	bl	80025fc <TFT_send_data>
		TFT_send_data(b);
 8002796:	7b7b      	ldrb	r3, [r7, #13]
 8002798:	4618      	mov	r0, r3
 800279a:	f7ff ff2f 	bl	80025fc <TFT_send_data>
	for(uint32_t i=0;i<(100*100);i++){
 800279e:	693b      	ldr	r3, [r7, #16]
 80027a0:	3301      	adds	r3, #1
 80027a2:	613b      	str	r3, [r7, #16]
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	f242 720f 	movw	r2, #9999	; 0x270f
 80027aa:	4293      	cmp	r3, r2
 80027ac:	d9a7      	bls.n	80026fe <TFT_send_image+0xbe>
	}



	TFT_send_command(0x00);
 80027ae:	2000      	movs	r0, #0
 80027b0:	f7ff ff02 	bl	80025b8 <TFT_send_command>





}
 80027b4:	bf00      	nop
 80027b6:	3718      	adds	r7, #24
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}
 80027bc:	080054b4 	.word	0x080054b4
 80027c0:	08013f14 	.word	0x08013f14
 80027c4:	0800f0f4 	.word	0x0800f0f4
 80027c8:	0800a2d4 	.word	0x0800a2d4
 80027cc:	08018d34 	.word	0x08018d34
 80027d0:	84210843 	.word	0x84210843
 80027d4:	82082083 	.word	0x82082083

080027d8 <ADC_ERROR_HANDLER>:
 *      Author: medoo
 */

#include "ADC.h"
ADC_CONFIG G_ADC_config[2][16]={0};
void ADC_ERROR_HANDLER(){
 80027d8:	b480      	push	{r7}
 80027da:	af00      	add	r7, sp, #0
	while(1);
 80027dc:	e7fe      	b.n	80027dc <ADC_ERROR_HANDLER+0x4>
	...

080027e0 <ADC_GPIO_CONFIG>:
}
void ADC_GPIO_CONFIG(uint8_t CHx){
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b084      	sub	sp, #16
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	4603      	mov	r3, r0
 80027e8:	71fb      	strb	r3, [r7, #7]
	PIN_config PINx={PIN_0,Analog,0};
 80027ea:	2300      	movs	r3, #0
 80027ec:	81bb      	strh	r3, [r7, #12]
 80027ee:	2300      	movs	r3, #0
 80027f0:	73bb      	strb	r3, [r7, #14]
 80027f2:	2300      	movs	r3, #0
 80027f4:	73fb      	strb	r3, [r7, #15]
	switch(CHx){
 80027f6:	79fb      	ldrb	r3, [r7, #7]
 80027f8:	2b0f      	cmp	r3, #15
 80027fa:	f200 80bf 	bhi.w	800297c <ADC_GPIO_CONFIG+0x19c>
 80027fe:	a201      	add	r2, pc, #4	; (adr r2, 8002804 <ADC_GPIO_CONFIG+0x24>)
 8002800:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002804:	08002845 	.word	0x08002845
 8002808:	0800285f 	.word	0x0800285f
 800280c:	08002879 	.word	0x08002879
 8002810:	08002893 	.word	0x08002893
 8002814:	080028ad 	.word	0x080028ad
 8002818:	080028c7 	.word	0x080028c7
 800281c:	080028e1 	.word	0x080028e1
 8002820:	080028fb 	.word	0x080028fb
 8002824:	08002915 	.word	0x08002915
 8002828:	0800292f 	.word	0x0800292f
 800282c:	0800297d 	.word	0x0800297d
 8002830:	0800297d 	.word	0x0800297d
 8002834:	0800297d 	.word	0x0800297d
 8002838:	0800297d 	.word	0x0800297d
 800283c:	08002949 	.word	0x08002949
 8002840:	08002963 	.word	0x08002963
	case 0:
		PINx=(PIN_config){PIN_0,Analog,0};
 8002844:	2300      	movs	r3, #0
 8002846:	81bb      	strh	r3, [r7, #12]
 8002848:	2300      	movs	r3, #0
 800284a:	73bb      	strb	r3, [r7, #14]
 800284c:	2300      	movs	r3, #0
 800284e:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_init(GPIOA,&PINx);
 8002850:	f107 030c 	add.w	r3, r7, #12
 8002854:	4619      	mov	r1, r3
 8002856:	484d      	ldr	r0, [pc, #308]	; (800298c <ADC_GPIO_CONFIG+0x1ac>)
 8002858:	f000 ff64 	bl	8003724 <MCAL_GPIO_init>
		break;
 800285c:	e091      	b.n	8002982 <ADC_GPIO_CONFIG+0x1a2>
	case 1:
		PINx=(PIN_config){PIN_1,Analog,0};
 800285e:	2301      	movs	r3, #1
 8002860:	81bb      	strh	r3, [r7, #12]
 8002862:	2300      	movs	r3, #0
 8002864:	73bb      	strb	r3, [r7, #14]
 8002866:	2300      	movs	r3, #0
 8002868:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_init(GPIOA,&PINx);
 800286a:	f107 030c 	add.w	r3, r7, #12
 800286e:	4619      	mov	r1, r3
 8002870:	4846      	ldr	r0, [pc, #280]	; (800298c <ADC_GPIO_CONFIG+0x1ac>)
 8002872:	f000 ff57 	bl	8003724 <MCAL_GPIO_init>
		break;
 8002876:	e084      	b.n	8002982 <ADC_GPIO_CONFIG+0x1a2>
	case 2:
		PINx=(PIN_config){PIN_2,Analog,0};
 8002878:	2302      	movs	r3, #2
 800287a:	81bb      	strh	r3, [r7, #12]
 800287c:	2300      	movs	r3, #0
 800287e:	73bb      	strb	r3, [r7, #14]
 8002880:	2300      	movs	r3, #0
 8002882:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_init(GPIOA,&PINx);
 8002884:	f107 030c 	add.w	r3, r7, #12
 8002888:	4619      	mov	r1, r3
 800288a:	4840      	ldr	r0, [pc, #256]	; (800298c <ADC_GPIO_CONFIG+0x1ac>)
 800288c:	f000 ff4a 	bl	8003724 <MCAL_GPIO_init>
		break;
 8002890:	e077      	b.n	8002982 <ADC_GPIO_CONFIG+0x1a2>
	case 3:
		PINx=(PIN_config){PIN_3,Analog,0};
 8002892:	2303      	movs	r3, #3
 8002894:	81bb      	strh	r3, [r7, #12]
 8002896:	2300      	movs	r3, #0
 8002898:	73bb      	strb	r3, [r7, #14]
 800289a:	2300      	movs	r3, #0
 800289c:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_init(GPIOA,&PINx);
 800289e:	f107 030c 	add.w	r3, r7, #12
 80028a2:	4619      	mov	r1, r3
 80028a4:	4839      	ldr	r0, [pc, #228]	; (800298c <ADC_GPIO_CONFIG+0x1ac>)
 80028a6:	f000 ff3d 	bl	8003724 <MCAL_GPIO_init>
		break;
 80028aa:	e06a      	b.n	8002982 <ADC_GPIO_CONFIG+0x1a2>
	case 4:
		PINx=(PIN_config){PIN_4,Analog,0};
 80028ac:	2304      	movs	r3, #4
 80028ae:	81bb      	strh	r3, [r7, #12]
 80028b0:	2300      	movs	r3, #0
 80028b2:	73bb      	strb	r3, [r7, #14]
 80028b4:	2300      	movs	r3, #0
 80028b6:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_init(GPIOA,&PINx);
 80028b8:	f107 030c 	add.w	r3, r7, #12
 80028bc:	4619      	mov	r1, r3
 80028be:	4833      	ldr	r0, [pc, #204]	; (800298c <ADC_GPIO_CONFIG+0x1ac>)
 80028c0:	f000 ff30 	bl	8003724 <MCAL_GPIO_init>
		break;
 80028c4:	e05d      	b.n	8002982 <ADC_GPIO_CONFIG+0x1a2>
	case 5:
		PINx=(PIN_config){PIN_5,Analog,0};
 80028c6:	2305      	movs	r3, #5
 80028c8:	81bb      	strh	r3, [r7, #12]
 80028ca:	2300      	movs	r3, #0
 80028cc:	73bb      	strb	r3, [r7, #14]
 80028ce:	2300      	movs	r3, #0
 80028d0:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_init(GPIOA,&PINx);
 80028d2:	f107 030c 	add.w	r3, r7, #12
 80028d6:	4619      	mov	r1, r3
 80028d8:	482c      	ldr	r0, [pc, #176]	; (800298c <ADC_GPIO_CONFIG+0x1ac>)
 80028da:	f000 ff23 	bl	8003724 <MCAL_GPIO_init>
		break;
 80028de:	e050      	b.n	8002982 <ADC_GPIO_CONFIG+0x1a2>
	case 6:
		PINx=(PIN_config){PIN_6,Analog,0};
 80028e0:	2306      	movs	r3, #6
 80028e2:	81bb      	strh	r3, [r7, #12]
 80028e4:	2300      	movs	r3, #0
 80028e6:	73bb      	strb	r3, [r7, #14]
 80028e8:	2300      	movs	r3, #0
 80028ea:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_init(GPIOA,&PINx);
 80028ec:	f107 030c 	add.w	r3, r7, #12
 80028f0:	4619      	mov	r1, r3
 80028f2:	4826      	ldr	r0, [pc, #152]	; (800298c <ADC_GPIO_CONFIG+0x1ac>)
 80028f4:	f000 ff16 	bl	8003724 <MCAL_GPIO_init>
		break;
 80028f8:	e043      	b.n	8002982 <ADC_GPIO_CONFIG+0x1a2>
	case 7:
		PINx=(PIN_config){PIN_7,Analog,0};
 80028fa:	2307      	movs	r3, #7
 80028fc:	81bb      	strh	r3, [r7, #12]
 80028fe:	2300      	movs	r3, #0
 8002900:	73bb      	strb	r3, [r7, #14]
 8002902:	2300      	movs	r3, #0
 8002904:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_init(GPIOA,&PINx);
 8002906:	f107 030c 	add.w	r3, r7, #12
 800290a:	4619      	mov	r1, r3
 800290c:	481f      	ldr	r0, [pc, #124]	; (800298c <ADC_GPIO_CONFIG+0x1ac>)
 800290e:	f000 ff09 	bl	8003724 <MCAL_GPIO_init>
		break;
 8002912:	e036      	b.n	8002982 <ADC_GPIO_CONFIG+0x1a2>
	case 8:
		PINx=(PIN_config){PIN_0,Analog,0};
 8002914:	2300      	movs	r3, #0
 8002916:	81bb      	strh	r3, [r7, #12]
 8002918:	2300      	movs	r3, #0
 800291a:	73bb      	strb	r3, [r7, #14]
 800291c:	2300      	movs	r3, #0
 800291e:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_init(GPIOB,&PINx);
 8002920:	f107 030c 	add.w	r3, r7, #12
 8002924:	4619      	mov	r1, r3
 8002926:	481a      	ldr	r0, [pc, #104]	; (8002990 <ADC_GPIO_CONFIG+0x1b0>)
 8002928:	f000 fefc 	bl	8003724 <MCAL_GPIO_init>
		break;
 800292c:	e029      	b.n	8002982 <ADC_GPIO_CONFIG+0x1a2>
	case 9:
		PINx=(PIN_config){PIN_1,Analog,0};
 800292e:	2301      	movs	r3, #1
 8002930:	81bb      	strh	r3, [r7, #12]
 8002932:	2300      	movs	r3, #0
 8002934:	73bb      	strb	r3, [r7, #14]
 8002936:	2300      	movs	r3, #0
 8002938:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_init(GPIOB,&PINx);
 800293a:	f107 030c 	add.w	r3, r7, #12
 800293e:	4619      	mov	r1, r3
 8002940:	4813      	ldr	r0, [pc, #76]	; (8002990 <ADC_GPIO_CONFIG+0x1b0>)
 8002942:	f000 feef 	bl	8003724 <MCAL_GPIO_init>
		break;
 8002946:	e01c      	b.n	8002982 <ADC_GPIO_CONFIG+0x1a2>
	case 14:
		PINx=(PIN_config){PIN_4,Analog,0};
 8002948:	2304      	movs	r3, #4
 800294a:	81bb      	strh	r3, [r7, #12]
 800294c:	2300      	movs	r3, #0
 800294e:	73bb      	strb	r3, [r7, #14]
 8002950:	2300      	movs	r3, #0
 8002952:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_init(GPIOC,&PINx);
 8002954:	f107 030c 	add.w	r3, r7, #12
 8002958:	4619      	mov	r1, r3
 800295a:	480e      	ldr	r0, [pc, #56]	; (8002994 <ADC_GPIO_CONFIG+0x1b4>)
 800295c:	f000 fee2 	bl	8003724 <MCAL_GPIO_init>
		break;
 8002960:	e00f      	b.n	8002982 <ADC_GPIO_CONFIG+0x1a2>
	case 15:
		PINx=(PIN_config){PIN_5,Analog,0};
 8002962:	2305      	movs	r3, #5
 8002964:	81bb      	strh	r3, [r7, #12]
 8002966:	2300      	movs	r3, #0
 8002968:	73bb      	strb	r3, [r7, #14]
 800296a:	2300      	movs	r3, #0
 800296c:	73fb      	strb	r3, [r7, #15]
		MCAL_GPIO_init(GPIOC,&PINx);
 800296e:	f107 030c 	add.w	r3, r7, #12
 8002972:	4619      	mov	r1, r3
 8002974:	4807      	ldr	r0, [pc, #28]	; (8002994 <ADC_GPIO_CONFIG+0x1b4>)
 8002976:	f000 fed5 	bl	8003724 <MCAL_GPIO_init>
		break;
 800297a:	e002      	b.n	8002982 <ADC_GPIO_CONFIG+0x1a2>
	default:
		ADC_ERROR_HANDLER();
 800297c:	f7ff ff2c 	bl	80027d8 <ADC_ERROR_HANDLER>
		break;
 8002980:	bf00      	nop

	}



}
 8002982:	bf00      	nop
 8002984:	3710      	adds	r7, #16
 8002986:	46bd      	mov	sp, r7
 8002988:	bd80      	pop	{r7, pc}
 800298a:	bf00      	nop
 800298c:	40010800 	.word	0x40010800
 8002990:	40010c00 	.word	0x40010c00
 8002994:	40011000 	.word	0x40011000

08002998 <ADC_init>:

ADC_return ADC_init(ADCx_REG *ADCx,ADC_CONFIG *config)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
 80029a0:	6039      	str	r1, [r7, #0]
	if(config->CHx_num>9 &&config->CHx_num<14)
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	781b      	ldrb	r3, [r3, #0]
 80029a6:	2b09      	cmp	r3, #9
 80029a8:	d905      	bls.n	80029b6 <ADC_init+0x1e>
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	781b      	ldrb	r3, [r3, #0]
 80029ae:	2b0d      	cmp	r3, #13
 80029b0:	d801      	bhi.n	80029b6 <ADC_init+0x1e>
		return ADC_error;
 80029b2:	2301      	movs	r3, #1
 80029b4:	e173      	b.n	8002c9e <ADC_init+0x306>
	//peripheral clock enable
	if(ADCx ==ADC1){
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	4a98      	ldr	r2, [pc, #608]	; (8002c1c <ADC_init+0x284>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d113      	bne.n	80029e6 <ADC_init+0x4e>
		G_ADC_config[0][config->CHx_num]=*config;
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	781b      	ldrb	r3, [r3, #0]
 80029c2:	4619      	mov	r1, r3
 80029c4:	4a96      	ldr	r2, [pc, #600]	; (8002c20 <ADC_init+0x288>)
 80029c6:	460b      	mov	r3, r1
 80029c8:	005b      	lsls	r3, r3, #1
 80029ca:	440b      	add	r3, r1
 80029cc:	009b      	lsls	r3, r3, #2
 80029ce:	4413      	add	r3, r2
 80029d0:	683a      	ldr	r2, [r7, #0]
 80029d2:	ca07      	ldmia	r2, {r0, r1, r2}
 80029d4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		RCC->APB2ENR |=(1<<9);
 80029d8:	4b92      	ldr	r3, [pc, #584]	; (8002c24 <ADC_init+0x28c>)
 80029da:	699b      	ldr	r3, [r3, #24]
 80029dc:	4a91      	ldr	r2, [pc, #580]	; (8002c24 <ADC_init+0x28c>)
 80029de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80029e2:	6193      	str	r3, [r2, #24]
 80029e4:	e013      	b.n	8002a0e <ADC_init+0x76>
	}
	else{
		G_ADC_config[1][config->CHx_num]=*config;
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	781b      	ldrb	r3, [r3, #0]
 80029ea:	4619      	mov	r1, r3
 80029ec:	4a8c      	ldr	r2, [pc, #560]	; (8002c20 <ADC_init+0x288>)
 80029ee:	460b      	mov	r3, r1
 80029f0:	005b      	lsls	r3, r3, #1
 80029f2:	440b      	add	r3, r1
 80029f4:	009b      	lsls	r3, r3, #2
 80029f6:	4413      	add	r3, r2
 80029f8:	33c0      	adds	r3, #192	; 0xc0
 80029fa:	683a      	ldr	r2, [r7, #0]
 80029fc:	ca07      	ldmia	r2, {r0, r1, r2}
 80029fe:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		RCC->APB2ENR |=(1<<10);
 8002a02:	4b88      	ldr	r3, [pc, #544]	; (8002c24 <ADC_init+0x28c>)
 8002a04:	699b      	ldr	r3, [r3, #24]
 8002a06:	4a87      	ldr	r2, [pc, #540]	; (8002c24 <ADC_init+0x28c>)
 8002a08:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a0c:	6193      	str	r3, [r2, #24]
	}
	ADC_GPIO_CONFIG(config->CHx_num);
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	781b      	ldrb	r3, [r3, #0]
 8002a12:	4618      	mov	r0, r3
 8002a14:	f7ff fee4 	bl	80027e0 <ADC_GPIO_CONFIG>

	//The ADC can be powered-on by setting the ADON bit in the ADC_CR2 register
	ADCx->CR2.Bit_Name.ADON=1;
 8002a18:	687a      	ldr	r2, [r7, #4]
 8002a1a:	6893      	ldr	r3, [r2, #8]
 8002a1c:	f043 0301 	orr.w	r3, r3, #1
 8002a20:	6093      	str	r3, [r2, #8]
	_TIM1_delay_us(10);
 8002a22:	200a      	movs	r0, #10
 8002a24:	f001 fc7c 	bl	8004320 <_TIM1_delay_us>
	/*Conversion starts when ADON bit is set for a second time by software after ADC power-up
	time (tSTAB).*/
	ADCx->CR2.Bit_Name.ADON=1;
 8002a28:	687a      	ldr	r2, [r7, #4]
 8002a2a:	6893      	ldr	r3, [r2, #8]
 8002a2c:	f043 0301 	orr.w	r3, r3, #1
 8002a30:	6093      	str	r3, [r2, #8]
	//	ADC clock (max 14Mhz)
	// i want to edit the prescaler to ensure the adc clock not more 14Mhz but i assume the my
	//	max clock not more 24 Mhz so the clock will be 12 Mhz

	switch((MCAL_GET_PCLCK2()/1000000UL)){
 8002a32:	f001 f929 	bl	8003c88 <MCAL_GET_PCLCK2>
 8002a36:	4602      	mov	r2, r0
 8002a38:	4b7b      	ldr	r3, [pc, #492]	; (8002c28 <ADC_init+0x290>)
 8002a3a:	fba3 2302 	umull	r2, r3, r3, r2
 8002a3e:	0c9b      	lsrs	r3, r3, #18
 8002a40:	2b10      	cmp	r3, #16
 8002a42:	d00a      	beq.n	8002a5a <ADC_init+0xc2>
 8002a44:	2b1c      	cmp	r3, #28
 8002a46:	d00f      	beq.n	8002a68 <ADC_init+0xd0>
 8002a48:	2b08      	cmp	r3, #8
 8002a4a:	d114      	bne.n	8002a76 <ADC_init+0xde>
	case 8: //ADC CLK 4MHZ
		RCC->CFGR&=~(0b11<<14);
 8002a4c:	4b75      	ldr	r3, [pc, #468]	; (8002c24 <ADC_init+0x28c>)
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	4a74      	ldr	r2, [pc, #464]	; (8002c24 <ADC_init+0x28c>)
 8002a52:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002a56:	6053      	str	r3, [r2, #4]
		break;
 8002a58:	e014      	b.n	8002a84 <ADC_init+0xec>
	case 16://ADC CLK 8MHZ
		RCC->CFGR&=~(0b11<<14);
 8002a5a:	4b72      	ldr	r3, [pc, #456]	; (8002c24 <ADC_init+0x28c>)
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	4a71      	ldr	r2, [pc, #452]	; (8002c24 <ADC_init+0x28c>)
 8002a60:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002a64:	6053      	str	r3, [r2, #4]
		break;
 8002a66:	e00d      	b.n	8002a84 <ADC_init+0xec>
	case 28://ADC CLK 12MHZ
		RCC->CFGR&=~(0b11<<14);
 8002a68:	4b6e      	ldr	r3, [pc, #440]	; (8002c24 <ADC_init+0x28c>)
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	4a6d      	ldr	r2, [pc, #436]	; (8002c24 <ADC_init+0x28c>)
 8002a6e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002a72:	6053      	str	r3, [r2, #4]
		break;
 8002a74:	e006      	b.n	8002a84 <ADC_init+0xec>
	default:
		//the worst case that 72Mhz so i will divde by 6 to ensure that i'm ok
		RCC->CFGR|=(0b10<<14);
 8002a76:	4b6b      	ldr	r3, [pc, #428]	; (8002c24 <ADC_init+0x28c>)
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	4a6a      	ldr	r2, [pc, #424]	; (8002c24 <ADC_init+0x28c>)
 8002a7c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a80:	6053      	str	r3, [r2, #4]
		break;
 8002a82:	bf00      	nop
	}
	//It is recommended to perform a calibration after each power-up.
	ADCx->CR2.Bit_Name.CAL=1;
 8002a84:	687a      	ldr	r2, [r7, #4]
 8002a86:	6893      	ldr	r3, [r2, #8]
 8002a88:	f043 0304 	orr.w	r3, r3, #4
 8002a8c:	6093      	str	r3, [r2, #8]
	//Right alignment of data
	ADCx->CR2.Bit_Name.ALIGN=0;
 8002a8e:	687a      	ldr	r2, [r7, #4]
 8002a90:	6893      	ldr	r3, [r2, #8]
 8002a92:	f36f 23cb 	bfc	r3, #11, #1
 8002a96:	6093      	str	r3, [r2, #8]
	/*Tconv = Sampling time + 12.5 cycles
			Example:
		With an ADCCLK = 14 MHz and a sampling time of 1.5 cycles:
		Tconv = 1.5 + 12.5 = 14 cycles = 1 μs
		STM32F103xx performance line devices: 1 μs at 56 MHz (1.17 μs at 72 MHz)*/
	switch(config->CHx_num){
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	781b      	ldrb	r3, [r3, #0]
 8002a9c:	2b0f      	cmp	r3, #15
 8002a9e:	f200 80a7 	bhi.w	8002bf0 <ADC_init+0x258>
 8002aa2:	a201      	add	r2, pc, #4	; (adr r2, 8002aa8 <ADC_init+0x110>)
 8002aa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aa8:	08002ae9 	.word	0x08002ae9
 8002aac:	08002aff 	.word	0x08002aff
 8002ab0:	08002b15 	.word	0x08002b15
 8002ab4:	08002b2b 	.word	0x08002b2b
 8002ab8:	08002b41 	.word	0x08002b41
 8002abc:	08002b57 	.word	0x08002b57
 8002ac0:	08002b6d 	.word	0x08002b6d
 8002ac4:	08002b83 	.word	0x08002b83
 8002ac8:	08002b99 	.word	0x08002b99
 8002acc:	08002baf 	.word	0x08002baf
 8002ad0:	08002bf1 	.word	0x08002bf1
 8002ad4:	08002bf1 	.word	0x08002bf1
 8002ad8:	08002bf1 	.word	0x08002bf1
 8002adc:	08002bf1 	.word	0x08002bf1
 8002ae0:	08002bc5 	.word	0x08002bc5
 8002ae4:	08002bdb 	.word	0x08002bdb
	case 0:
		ADCx->SMPR2.Bit_Name.SMP0=config->SPT;
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	789b      	ldrb	r3, [r3, #2]
 8002aec:	f003 0307 	and.w	r3, r3, #7
 8002af0:	b2d9      	uxtb	r1, r3
 8002af2:	687a      	ldr	r2, [r7, #4]
 8002af4:	6913      	ldr	r3, [r2, #16]
 8002af6:	f361 0302 	bfi	r3, r1, #0, #3
 8002afa:	6113      	str	r3, [r2, #16]
		break;
 8002afc:	e07b      	b.n	8002bf6 <ADC_init+0x25e>
	case 1:
		ADCx->SMPR2.Bit_Name.SMP1=config->SPT;
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	789b      	ldrb	r3, [r3, #2]
 8002b02:	f003 0307 	and.w	r3, r3, #7
 8002b06:	b2d9      	uxtb	r1, r3
 8002b08:	687a      	ldr	r2, [r7, #4]
 8002b0a:	6913      	ldr	r3, [r2, #16]
 8002b0c:	f361 03c5 	bfi	r3, r1, #3, #3
 8002b10:	6113      	str	r3, [r2, #16]

		break;
 8002b12:	e070      	b.n	8002bf6 <ADC_init+0x25e>
	case 2:
		ADCx->SMPR2.Bit_Name.SMP2=config->SPT;
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	789b      	ldrb	r3, [r3, #2]
 8002b18:	f003 0307 	and.w	r3, r3, #7
 8002b1c:	b2d9      	uxtb	r1, r3
 8002b1e:	687a      	ldr	r2, [r7, #4]
 8002b20:	6913      	ldr	r3, [r2, #16]
 8002b22:	f361 1388 	bfi	r3, r1, #6, #3
 8002b26:	6113      	str	r3, [r2, #16]

		break;
 8002b28:	e065      	b.n	8002bf6 <ADC_init+0x25e>
	case 3:
		ADCx->SMPR2.Bit_Name.SMP3=config->SPT;
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	789b      	ldrb	r3, [r3, #2]
 8002b2e:	f003 0307 	and.w	r3, r3, #7
 8002b32:	b2d9      	uxtb	r1, r3
 8002b34:	687a      	ldr	r2, [r7, #4]
 8002b36:	6913      	ldr	r3, [r2, #16]
 8002b38:	f361 234b 	bfi	r3, r1, #9, #3
 8002b3c:	6113      	str	r3, [r2, #16]

		break;
 8002b3e:	e05a      	b.n	8002bf6 <ADC_init+0x25e>
	case 4:
		ADCx->SMPR2.Bit_Name.SMP4=config->SPT;
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	789b      	ldrb	r3, [r3, #2]
 8002b44:	f003 0307 	and.w	r3, r3, #7
 8002b48:	b2d9      	uxtb	r1, r3
 8002b4a:	687a      	ldr	r2, [r7, #4]
 8002b4c:	6913      	ldr	r3, [r2, #16]
 8002b4e:	f361 330e 	bfi	r3, r1, #12, #3
 8002b52:	6113      	str	r3, [r2, #16]

		break;
 8002b54:	e04f      	b.n	8002bf6 <ADC_init+0x25e>
	case 5:
		ADCx->SMPR2.Bit_Name.SMP5=config->SPT;
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	789b      	ldrb	r3, [r3, #2]
 8002b5a:	f003 0307 	and.w	r3, r3, #7
 8002b5e:	b2d9      	uxtb	r1, r3
 8002b60:	687a      	ldr	r2, [r7, #4]
 8002b62:	6913      	ldr	r3, [r2, #16]
 8002b64:	f361 33d1 	bfi	r3, r1, #15, #3
 8002b68:	6113      	str	r3, [r2, #16]

		break;
 8002b6a:	e044      	b.n	8002bf6 <ADC_init+0x25e>
	case 6:
		ADCx->SMPR2.Bit_Name.SMP6=config->SPT;
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	789b      	ldrb	r3, [r3, #2]
 8002b70:	f003 0307 	and.w	r3, r3, #7
 8002b74:	b2d9      	uxtb	r1, r3
 8002b76:	687a      	ldr	r2, [r7, #4]
 8002b78:	6913      	ldr	r3, [r2, #16]
 8002b7a:	f361 4394 	bfi	r3, r1, #18, #3
 8002b7e:	6113      	str	r3, [r2, #16]

		break;
 8002b80:	e039      	b.n	8002bf6 <ADC_init+0x25e>
	case 7:
		ADCx->SMPR2.Bit_Name.SMP7=config->SPT;
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	789b      	ldrb	r3, [r3, #2]
 8002b86:	f003 0307 	and.w	r3, r3, #7
 8002b8a:	b2d9      	uxtb	r1, r3
 8002b8c:	687a      	ldr	r2, [r7, #4]
 8002b8e:	6913      	ldr	r3, [r2, #16]
 8002b90:	f361 5357 	bfi	r3, r1, #21, #3
 8002b94:	6113      	str	r3, [r2, #16]

		break;
 8002b96:	e02e      	b.n	8002bf6 <ADC_init+0x25e>
	case 8:
		ADCx->SMPR2.Bit_Name.SMP8=config->SPT;
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	789b      	ldrb	r3, [r3, #2]
 8002b9c:	f003 0307 	and.w	r3, r3, #7
 8002ba0:	b2d9      	uxtb	r1, r3
 8002ba2:	687a      	ldr	r2, [r7, #4]
 8002ba4:	6913      	ldr	r3, [r2, #16]
 8002ba6:	f361 631a 	bfi	r3, r1, #24, #3
 8002baa:	6113      	str	r3, [r2, #16]

		break;
 8002bac:	e023      	b.n	8002bf6 <ADC_init+0x25e>
	case 9:
		ADCx->SMPR2.Bit_Name.SMP9=config->SPT;
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	789b      	ldrb	r3, [r3, #2]
 8002bb2:	f003 0307 	and.w	r3, r3, #7
 8002bb6:	b2d9      	uxtb	r1, r3
 8002bb8:	687a      	ldr	r2, [r7, #4]
 8002bba:	6913      	ldr	r3, [r2, #16]
 8002bbc:	f361 63dd 	bfi	r3, r1, #27, #3
 8002bc0:	6113      	str	r3, [r2, #16]

		break;
 8002bc2:	e018      	b.n	8002bf6 <ADC_init+0x25e>
	case 14:
		ADCx->SMPR1.Bit_Name.SMP14=config->SPT;
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	789b      	ldrb	r3, [r3, #2]
 8002bc8:	f003 0307 	and.w	r3, r3, #7
 8002bcc:	b2d9      	uxtb	r1, r3
 8002bce:	687a      	ldr	r2, [r7, #4]
 8002bd0:	68d3      	ldr	r3, [r2, #12]
 8002bd2:	f361 330e 	bfi	r3, r1, #12, #3
 8002bd6:	60d3      	str	r3, [r2, #12]

		break;
 8002bd8:	e00d      	b.n	8002bf6 <ADC_init+0x25e>
	case 15:
		ADCx->SMPR1.Bit_Name.SMP15=config->SPT;
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	789b      	ldrb	r3, [r3, #2]
 8002bde:	f003 0307 	and.w	r3, r3, #7
 8002be2:	b2d9      	uxtb	r1, r3
 8002be4:	687a      	ldr	r2, [r7, #4]
 8002be6:	68d3      	ldr	r3, [r2, #12]
 8002be8:	f361 33d1 	bfi	r3, r1, #15, #3
 8002bec:	60d3      	str	r3, [r2, #12]
		break;
 8002bee:	e002      	b.n	8002bf6 <ADC_init+0x25e>
	default:
		ADC_ERROR_HANDLER();
 8002bf0:	f7ff fdf2 	bl	80027d8 <ADC_ERROR_HANDLER>
		break;
 8002bf4:	bf00      	nop


	}

	switch(config->mode){
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	785b      	ldrb	r3, [r3, #1]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d002      	beq.n	8002c04 <ADC_init+0x26c>
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d006      	beq.n	8002c10 <ADC_init+0x278>
 8002c02:	e013      	b.n	8002c2c <ADC_init+0x294>
	case ADC_Single_conversion:
		/*In Single conversion mode the ADC does one conversion. This mode is started either by
setting the ADON bit in the ADC_CR2 register (for a regular channel only) or by external
trigger (for a regular or injected channel), while the CONT bit is 0.*/
		ADCx->CR2.Bit_Name.CONT=0;
 8002c04:	687a      	ldr	r2, [r7, #4]
 8002c06:	6893      	ldr	r3, [r2, #8]
 8002c08:	f36f 0341 	bfc	r3, #1, #1
 8002c0c:	6093      	str	r3, [r2, #8]
		break;
 8002c0e:	e010      	b.n	8002c32 <ADC_init+0x29a>
	case ADC_Continuous_conversion:
		/*In continuous conversion mode ADC starts another conversion as soon as it finishes one.
This mode is started either by external trigger or by setting the ADON bit in the ADC_CR2
register, while the CONT bit is 1. */
		ADCx->CR2.Bit_Name.CONT=1;
 8002c10:	687a      	ldr	r2, [r7, #4]
 8002c12:	6893      	ldr	r3, [r2, #8]
 8002c14:	f043 0302 	orr.w	r3, r3, #2
 8002c18:	6093      	str	r3, [r2, #8]
		break;
 8002c1a:	e00a      	b.n	8002c32 <ADC_init+0x29a>
 8002c1c:	40012400 	.word	0x40012400
 8002c20:	20003fd4 	.word	0x20003fd4
 8002c24:	40021000 	.word	0x40021000
 8002c28:	431bde83 	.word	0x431bde83

	default:
		ADC_ERROR_HANDLER();
 8002c2c:	f7ff fdd4 	bl	80027d8 <ADC_ERROR_HANDLER>
		break;
 8002c30:	bf00      	nop
	}

	if(config->AWDG->AWGD_Enable){
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	781b      	ldrb	r3, [r3, #0]
 8002c38:	f003 0301 	and.w	r3, r3, #1
 8002c3c:	b2db      	uxtb	r3, r3
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d022      	beq.n	8002c88 <ADC_init+0x2f0>
		ADCx->CR1.Bit_Name.AWDEN=1;
 8002c42:	687a      	ldr	r2, [r7, #4]
 8002c44:	6853      	ldr	r3, [r2, #4]
 8002c46:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002c4a:	6053      	str	r3, [r2, #4]
		ADCx->CR1.Bit_Name.AWDCH=config->CHx_num;
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	781b      	ldrb	r3, [r3, #0]
 8002c50:	f003 031f 	and.w	r3, r3, #31
 8002c54:	b2d9      	uxtb	r1, r3
 8002c56:	687a      	ldr	r2, [r7, #4]
 8002c58:	6853      	ldr	r3, [r2, #4]
 8002c5a:	f361 0304 	bfi	r3, r1, #0, #5
 8002c5e:	6053      	str	r3, [r2, #4]
		if(config->IE ==ADC_interrupt){
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	78db      	ldrb	r3, [r3, #3]
 8002c64:	2b01      	cmp	r3, #1
 8002c66:	d105      	bne.n	8002c74 <ADC_init+0x2dc>
			ADCx->CR1.Bit_Name.AWDIE=1;
 8002c68:	687a      	ldr	r2, [r7, #4]
 8002c6a:	6853      	ldr	r3, [r2, #4]
 8002c6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c70:	6053      	str	r3, [r2, #4]
 8002c72:	e004      	b.n	8002c7e <ADC_init+0x2e6>
		}else{
			ADCx->CR1.Bit_Name.AWDIE=0;
 8002c74:	687a      	ldr	r2, [r7, #4]
 8002c76:	6853      	ldr	r3, [r2, #4]
 8002c78:	f36f 1386 	bfc	r3, #6, #1
 8002c7c:	6053      	str	r3, [r2, #4]
		}
		ADCx->CR1.Bit_Name.AWDSGL=1;
 8002c7e:	687a      	ldr	r2, [r7, #4]
 8002c80:	6853      	ldr	r3, [r2, #4]
 8002c82:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002c86:	6053      	str	r3, [r2, #4]

	if(config->IE){
 // this will done when ADC_interrupt_Enable(); calles
	}

	ADCx->CR2.Bit_Name.EXTSEL=0b111; //111: SWSTART
 8002c88:	687a      	ldr	r2, [r7, #4]
 8002c8a:	6893      	ldr	r3, [r2, #8]
 8002c8c:	f443 3360 	orr.w	r3, r3, #229376	; 0x38000
 8002c90:	6093      	str	r3, [r2, #8]
	ADCx->CR2.Bit_Name.SWSTART=1;//1: Starts conversion of regular channels
 8002c92:	687a      	ldr	r2, [r7, #4]
 8002c94:	6893      	ldr	r3, [r2, #8]
 8002c96:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002c9a:	6093      	str	r3, [r2, #8]

	return ADC_OK;
 8002c9c:	2300      	movs	r3, #0
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3708      	adds	r7, #8
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}
 8002ca6:	bf00      	nop

08002ca8 <ADC_read>:

void ADC_read(ADCx_REG *ADCx,uint8_t CH_num,uint16_t *data){
 8002ca8:	b480      	push	{r7}
 8002caa:	b087      	sub	sp, #28
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	60f8      	str	r0, [r7, #12]
 8002cb0:	460b      	mov	r3, r1
 8002cb2:	607a      	str	r2, [r7, #4]
 8002cb4:	72fb      	strb	r3, [r7, #11]
	ADC_CONFIG *ADC_CONFIG_v=NULL;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	617b      	str	r3, [r7, #20]

	//GET the back up sitting from the global sitting
	if(ADCx ==ADC1){
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	4a30      	ldr	r2, [pc, #192]	; (8002d80 <ADC_read+0xd8>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d108      	bne.n	8002cd4 <ADC_read+0x2c>
		ADC_CONFIG_v=&G_ADC_config[0][CH_num];
 8002cc2:	7afa      	ldrb	r2, [r7, #11]
 8002cc4:	4613      	mov	r3, r2
 8002cc6:	005b      	lsls	r3, r3, #1
 8002cc8:	4413      	add	r3, r2
 8002cca:	009b      	lsls	r3, r3, #2
 8002ccc:	4a2d      	ldr	r2, [pc, #180]	; (8002d84 <ADC_read+0xdc>)
 8002cce:	4413      	add	r3, r2
 8002cd0:	617b      	str	r3, [r7, #20]
 8002cd2:	e008      	b.n	8002ce6 <ADC_read+0x3e>
	}
	else{
		ADC_CONFIG_v=&G_ADC_config[1][CH_num];
 8002cd4:	7afa      	ldrb	r2, [r7, #11]
 8002cd6:	4613      	mov	r3, r2
 8002cd8:	005b      	lsls	r3, r3, #1
 8002cda:	4413      	add	r3, r2
 8002cdc:	009b      	lsls	r3, r3, #2
 8002cde:	33c0      	adds	r3, #192	; 0xc0
 8002ce0:	4a28      	ldr	r2, [pc, #160]	; (8002d84 <ADC_read+0xdc>)
 8002ce2:	4413      	add	r3, r2
 8002ce4:	617b      	str	r3, [r7, #20]
	}




	ADCx->SQR1.ALL_Bits=0;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	2200      	movs	r2, #0
 8002cea:	62da      	str	r2, [r3, #44]	; 0x2c
	ADCx->SQR2.ALL_Bits=0;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	2200      	movs	r2, #0
 8002cf0:	631a      	str	r2, [r3, #48]	; 0x30
	ADCx->SQR3.ALL_Bits=0;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	635a      	str	r2, [r3, #52]	; 0x34

	ADCx->SQR3.Bit_Name.SQ1=ADC_CONFIG_v->CHx_num;
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	781b      	ldrb	r3, [r3, #0]
 8002cfc:	f003 031f 	and.w	r3, r3, #31
 8002d00:	b2d9      	uxtb	r1, r3
 8002d02:	68fa      	ldr	r2, [r7, #12]
 8002d04:	6b53      	ldr	r3, [r2, #52]	; 0x34
 8002d06:	f361 0304 	bfi	r3, r1, #0, #5
 8002d0a:	6353      	str	r3, [r2, #52]	; 0x34



	if(ADC_CONFIG_v->mode==ADC_Single_conversion){
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	785b      	ldrb	r3, [r3, #1]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d10c      	bne.n	8002d2e <ADC_read+0x86>
		ADCx->CR2.Bit_Name.SWSTART=1;//1: Starts conversion of regular channels
 8002d14:	68fa      	ldr	r2, [r7, #12]
 8002d16:	6893      	ldr	r3, [r2, #8]
 8002d18:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002d1c:	6093      	str	r3, [r2, #8]
		//		while(ADCx->SR.Bit_Name.STRT==0);
		while(ADCx->SR.Bit_Name.EOC==0);
 8002d1e:	bf00      	nop
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d0f8      	beq.n	8002d20 <ADC_read+0x78>

	}

	if(ADC_CONFIG_v->IE){
 8002d2e:	697b      	ldr	r3, [r7, #20]
 8002d30:	78db      	ldrb	r3, [r3, #3]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d008      	beq.n	8002d48 <ADC_read+0xa0>
		*data=ADCx->DR.Bit_Name.Regular_DATA;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d3a:	b29a      	uxth	r2, r3
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	801a      	strh	r2, [r3, #0]
		data++;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	3302      	adds	r3, #2
 8002d44:	607b      	str	r3, [r7, #4]
			*data=ADCx->DR.Bit_Name.Regular_DATA;
			data++;
		}
	}

}
 8002d46:	e016      	b.n	8002d76 <ADC_read+0xce>
		for(uint8_t i=0;i<=ADCx->SQR1.Bit_Name.L;i++){
 8002d48:	2300      	movs	r3, #0
 8002d4a:	74fb      	strb	r3, [r7, #19]
 8002d4c:	e00a      	b.n	8002d64 <ADC_read+0xbc>
			*data=ADCx->DR.Bit_Name.Regular_DATA;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d52:	b29a      	uxth	r2, r3
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	801a      	strh	r2, [r3, #0]
			data++;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	3302      	adds	r3, #2
 8002d5c:	607b      	str	r3, [r7, #4]
		for(uint8_t i=0;i<=ADCx->SQR1.Bit_Name.L;i++){
 8002d5e:	7cfb      	ldrb	r3, [r7, #19]
 8002d60:	3301      	adds	r3, #1
 8002d62:	74fb      	strb	r3, [r7, #19]
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d68:	f3c3 5303 	ubfx	r3, r3, #20, #4
 8002d6c:	b2db      	uxtb	r3, r3
 8002d6e:	461a      	mov	r2, r3
 8002d70:	7cfb      	ldrb	r3, [r7, #19]
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d9eb      	bls.n	8002d4e <ADC_read+0xa6>
}
 8002d76:	bf00      	nop
 8002d78:	371c      	adds	r7, #28
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bc80      	pop	{r7}
 8002d7e:	4770      	bx	lr
 8002d80:	40012400 	.word	0x40012400
 8002d84:	20003fd4 	.word	0x20003fd4

08002d88 <ADC1_2_IRQHandler>:

void ADC1_2_IRQHandler(){
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	af00      	add	r7, sp, #0
	if(ADC1->SR.Bit_Name.EOC ==1){
 8002d8c:	4b13      	ldr	r3, [pc, #76]	; (8002ddc <ADC1_2_IRQHandler+0x54>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d10f      	bne.n	8002dba <ADC1_2_IRQHandler+0x32>

		G_ADC_config[0][(ADC1->SQR3.Bit_Name.SQ1)].g_ADC_callback();
 8002d9a:	4b10      	ldr	r3, [pc, #64]	; (8002ddc <ADC1_2_IRQHandler+0x54>)
 8002d9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d9e:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8002da2:	b2db      	uxtb	r3, r3
 8002da4:	4619      	mov	r1, r3
 8002da6:	4a0e      	ldr	r2, [pc, #56]	; (8002de0 <ADC1_2_IRQHandler+0x58>)
 8002da8:	460b      	mov	r3, r1
 8002daa:	005b      	lsls	r3, r3, #1
 8002dac:	440b      	add	r3, r1
 8002dae:	009b      	lsls	r3, r3, #2
 8002db0:	4413      	add	r3, r2
 8002db2:	3308      	adds	r3, #8
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4798      	blx	r3
	}else{
		G_ADC_config[1][(ADC2->SQR3.Bit_Name.SQ1)].g_ADC_callback();
	}
}
 8002db8:	e00e      	b.n	8002dd8 <ADC1_2_IRQHandler+0x50>
		G_ADC_config[1][(ADC2->SQR3.Bit_Name.SQ1)].g_ADC_callback();
 8002dba:	4b0a      	ldr	r3, [pc, #40]	; (8002de4 <ADC1_2_IRQHandler+0x5c>)
 8002dbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002dbe:	f3c3 0304 	ubfx	r3, r3, #0, #5
 8002dc2:	b2db      	uxtb	r3, r3
 8002dc4:	4619      	mov	r1, r3
 8002dc6:	4a06      	ldr	r2, [pc, #24]	; (8002de0 <ADC1_2_IRQHandler+0x58>)
 8002dc8:	460b      	mov	r3, r1
 8002dca:	005b      	lsls	r3, r3, #1
 8002dcc:	440b      	add	r3, r1
 8002dce:	009b      	lsls	r3, r3, #2
 8002dd0:	4413      	add	r3, r2
 8002dd2:	33c8      	adds	r3, #200	; 0xc8
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4798      	blx	r3
}
 8002dd8:	bf00      	nop
 8002dda:	bd80      	pop	{r7, pc}
 8002ddc:	40012400 	.word	0x40012400
 8002de0:	20003fd4 	.word	0x20003fd4
 8002de4:	40012800 	.word	0x40012800

08002de8 <ERROR_HANDLER>:
 */


#include "CAN.h"
CAN_config CAN_SITTING={0};
void ERROR_HANDLER(){
 8002de8:	b480      	push	{r7}
 8002dea:	af00      	add	r7, sp, #0
	while(1);
 8002dec:	e7fe      	b.n	8002dec <ERROR_HANDLER+0x4>
	...

08002df0 <MCAL_CAN_SET_GPIO>:
}
void MCAL_CAN_SET_GPIO(){
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b082      	sub	sp, #8
 8002df4:	af00      	add	r7, sp, #0
	PIN_config PINx={PIN_12,OUTPUT_AF_PP,SPEED_10}; //CAN_TX
 8002df6:	4b0a      	ldr	r3, [pc, #40]	; (8002e20 <MCAL_CAN_SET_GPIO+0x30>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	607b      	str	r3, [r7, #4]
	MCAL_GPIO_init(GPIOA, &PINx);
 8002dfc:	1d3b      	adds	r3, r7, #4
 8002dfe:	4619      	mov	r1, r3
 8002e00:	4808      	ldr	r0, [pc, #32]	; (8002e24 <MCAL_CAN_SET_GPIO+0x34>)
 8002e02:	f000 fc8f 	bl	8003724 <MCAL_GPIO_init>
	PINx=(PIN_config){PIN_11,INPUT_FI,0}; //CAN_RX
 8002e06:	4b08      	ldr	r3, [pc, #32]	; (8002e28 <MCAL_CAN_SET_GPIO+0x38>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	607b      	str	r3, [r7, #4]
	MCAL_GPIO_init(GPIOA, &PINx);
 8002e0c:	1d3b      	adds	r3, r7, #4
 8002e0e:	4619      	mov	r1, r3
 8002e10:	4804      	ldr	r0, [pc, #16]	; (8002e24 <MCAL_CAN_SET_GPIO+0x34>)
 8002e12:	f000 fc87 	bl	8003724 <MCAL_GPIO_init>

}
 8002e16:	bf00      	nop
 8002e18:	3708      	adds	r7, #8
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bd80      	pop	{r7, pc}
 8002e1e:	bf00      	nop
 8002e20:	08005394 	.word	0x08005394
 8002e24:	40010800 	.word	0x40010800
 8002e28:	08005398 	.word	0x08005398

08002e2c <MCAL_CAN_init>:
CAN_retrun MCAL_CAN_init(CAN_config *CANx){
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b082      	sub	sp, #8
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
	CAN_SITTING =(*CANx);
 8002e34:	4b84      	ldr	r3, [pc, #528]	; (8003048 <MCAL_CAN_init+0x21c>)
 8002e36:	687a      	ldr	r2, [r7, #4]
 8002e38:	ca07      	ldmia	r2, {r0, r1, r2}
 8002e3a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	//Make the Can State ITIALIZATION
	RCC->APB1ENR|=(1<<25);
 8002e3e:	4b83      	ldr	r3, [pc, #524]	; (800304c <MCAL_CAN_init+0x220>)
 8002e40:	69db      	ldr	r3, [r3, #28]
 8002e42:	4a82      	ldr	r2, [pc, #520]	; (800304c <MCAL_CAN_init+0x220>)
 8002e44:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002e48:	61d3      	str	r3, [r2, #28]
	MCAL_CAN_SET_GPIO();
 8002e4a:	f7ff ffd1 	bl	8002df0 <MCAL_CAN_SET_GPIO>
	if((CAN1->MSR.Bit_Name.INAK ==0) &&(CAN1->MSR.Bit_Name.SLAK ==1) ){
 8002e4e:	4b80      	ldr	r3, [pc, #512]	; (8003050 <MCAL_CAN_init+0x224>)
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002e56:	b2db      	uxtb	r3, r3
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d11f      	bne.n	8002e9c <MCAL_CAN_init+0x70>
 8002e5c:	4b7c      	ldr	r3, [pc, #496]	; (8003050 <MCAL_CAN_init+0x224>)
 8002e5e:	685b      	ldr	r3, [r3, #4]
 8002e60:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002e64:	b2db      	uxtb	r3, r3
 8002e66:	2b01      	cmp	r3, #1
 8002e68:	d118      	bne.n	8002e9c <MCAL_CAN_init+0x70>
		//this mean the state of can is sleep
		CAN1->MCR.Bit_Name.SLEEP=0;
 8002e6a:	4a79      	ldr	r2, [pc, #484]	; (8003050 <MCAL_CAN_init+0x224>)
 8002e6c:	6813      	ldr	r3, [r2, #0]
 8002e6e:	f36f 0341 	bfc	r3, #1, #1
 8002e72:	6013      	str	r3, [r2, #0]
		CAN1->MCR.Bit_Name.INRQ=1;
 8002e74:	4a76      	ldr	r2, [pc, #472]	; (8003050 <MCAL_CAN_init+0x224>)
 8002e76:	6813      	ldr	r3, [r2, #0]
 8002e78:	f043 0301 	orr.w	r3, r3, #1
 8002e7c:	6013      	str	r3, [r2, #0]
		while(!((CAN1->MSR.Bit_Name.INAK ==1) &&(CAN1->MSR.Bit_Name.SLAK ==0)));
 8002e7e:	bf00      	nop
 8002e80:	4b73      	ldr	r3, [pc, #460]	; (8003050 <MCAL_CAN_init+0x224>)
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	2b01      	cmp	r3, #1
 8002e8c:	d1f8      	bne.n	8002e80 <MCAL_CAN_init+0x54>
 8002e8e:	4b70      	ldr	r3, [pc, #448]	; (8003050 <MCAL_CAN_init+0x224>)
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d1f1      	bne.n	8002e80 <MCAL_CAN_init+0x54>
	}
	//Automatic bus-off management
	if(CANx->ABO){
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	781b      	ldrb	r3, [r3, #0]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d005      	beq.n	8002eb0 <MCAL_CAN_init+0x84>
		CAN1->MCR.Bit_Name.ABOM=1;
 8002ea4:	4a6a      	ldr	r2, [pc, #424]	; (8003050 <MCAL_CAN_init+0x224>)
 8002ea6:	6813      	ldr	r3, [r2, #0]
 8002ea8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002eac:	6013      	str	r3, [r2, #0]
 8002eae:	e004      	b.n	8002eba <MCAL_CAN_init+0x8e>
	}else{
		CAN1->MCR.Bit_Name.ABOM=0;
 8002eb0:	4a67      	ldr	r2, [pc, #412]	; (8003050 <MCAL_CAN_init+0x224>)
 8002eb2:	6813      	ldr	r3, [r2, #0]
 8002eb4:	f36f 1386 	bfc	r3, #6, #1
 8002eb8:	6013      	str	r3, [r2, #0]
	}
	//No automatic retransmission
	if(CANx->NAT){
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	785b      	ldrb	r3, [r3, #1]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d005      	beq.n	8002ece <MCAL_CAN_init+0xa2>
		CAN1->MCR.Bit_Name.NART=1;
 8002ec2:	4a63      	ldr	r2, [pc, #396]	; (8003050 <MCAL_CAN_init+0x224>)
 8002ec4:	6813      	ldr	r3, [r2, #0]
 8002ec6:	f043 0310 	orr.w	r3, r3, #16
 8002eca:	6013      	str	r3, [r2, #0]
 8002ecc:	e004      	b.n	8002ed8 <MCAL_CAN_init+0xac>
	}else{
		CAN1->MCR.Bit_Name.NART=0;
 8002ece:	4a60      	ldr	r2, [pc, #384]	; (8003050 <MCAL_CAN_init+0x224>)
 8002ed0:	6813      	ldr	r3, [r2, #0]
 8002ed2:	f36f 1304 	bfc	r3, #4, #1
 8002ed6:	6013      	str	r3, [r2, #0]
	}

	//Transmit FIFO priority by the identifier of the message
	CAN1->MCR.Bit_Name.TXFP=0;
 8002ed8:	4a5d      	ldr	r2, [pc, #372]	; (8003050 <MCAL_CAN_init+0x224>)
 8002eda:	6813      	ldr	r3, [r2, #0]
 8002edc:	f36f 0382 	bfc	r3, #2, #1
 8002ee0:	6013      	str	r3, [r2, #0]
	//Receive FIFO locked mode Receive FIFO locked against overrun. Once a receive FIFO
	//is full the next incoming message will be discarded.
	if(CANx->RFL){
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	789b      	ldrb	r3, [r3, #2]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d005      	beq.n	8002ef6 <MCAL_CAN_init+0xca>
		CAN1->MCR.Bit_Name.RFLM=1;
 8002eea:	4a59      	ldr	r2, [pc, #356]	; (8003050 <MCAL_CAN_init+0x224>)
 8002eec:	6813      	ldr	r3, [r2, #0]
 8002eee:	f043 0308 	orr.w	r3, r3, #8
 8002ef2:	6013      	str	r3, [r2, #0]
 8002ef4:	e004      	b.n	8002f00 <MCAL_CAN_init+0xd4>
	}else{
		CAN1->MCR.Bit_Name.RFLM=0;
 8002ef6:	4a56      	ldr	r2, [pc, #344]	; (8003050 <MCAL_CAN_init+0x224>)
 8002ef8:	6813      	ldr	r3, [r2, #0]
 8002efa:	f36f 03c3 	bfc	r3, #3, #1
 8002efe:	6013      	str	r3, [r2, #0]

	}

	//from http://www.bittiming.can-wiki.info/ we can get the CAN1->BTR
	switch(MCAL_GET_PCLCK1()){
 8002f00:	f000 feae 	bl	8003c60 <MCAL_GET_PCLCK1>
 8002f04:	4603      	mov	r3, r0
 8002f06:	4a53      	ldr	r2, [pc, #332]	; (8003054 <MCAL_CAN_init+0x228>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d003      	beq.n	8002f14 <MCAL_CAN_init+0xe8>
 8002f0c:	4a52      	ldr	r2, [pc, #328]	; (8003058 <MCAL_CAN_init+0x22c>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d023      	beq.n	8002f5a <MCAL_CAN_init+0x12e>

			}

			break;
			default:
				break;
 8002f12:	e045      	b.n	8002fa0 <MCAL_CAN_init+0x174>
		switch(CANx->SPEED){
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	78db      	ldrb	r3, [r3, #3]
 8002f18:	2b03      	cmp	r3, #3
 8002f1a:	d83e      	bhi.n	8002f9a <MCAL_CAN_init+0x16e>
 8002f1c:	a201      	add	r2, pc, #4	; (adr r2, 8002f24 <MCAL_CAN_init+0xf8>)
 8002f1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f22:	bf00      	nop
 8002f24:	08002f35 	.word	0x08002f35
 8002f28:	08002f3f 	.word	0x08002f3f
 8002f2c:	08002f49 	.word	0x08002f49
 8002f30:	08002f51 	.word	0x08002f51
			CAN1->BTR.ALL_Bits=0x00050000;
 8002f34:	4b46      	ldr	r3, [pc, #280]	; (8003050 <MCAL_CAN_init+0x224>)
 8002f36:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 8002f3a:	61da      	str	r2, [r3, #28]
			break;
 8002f3c:	e00c      	b.n	8002f58 <MCAL_CAN_init+0x12c>
			CAN1->BTR.ALL_Bits=0x001c0000;
 8002f3e:	4b44      	ldr	r3, [pc, #272]	; (8003050 <MCAL_CAN_init+0x224>)
 8002f40:	f44f 12e0 	mov.w	r2, #1835008	; 0x1c0000
 8002f44:	61da      	str	r2, [r3, #28]
			break;
 8002f46:	e007      	b.n	8002f58 <MCAL_CAN_init+0x12c>
			CAN1->BTR.ALL_Bits=0x001c0001;
 8002f48:	4b41      	ldr	r3, [pc, #260]	; (8003050 <MCAL_CAN_init+0x224>)
 8002f4a:	4a44      	ldr	r2, [pc, #272]	; (800305c <MCAL_CAN_init+0x230>)
 8002f4c:	61da      	str	r2, [r3, #28]
			break;
 8002f4e:	e003      	b.n	8002f58 <MCAL_CAN_init+0x12c>
			CAN1->BTR.ALL_Bits=0x001c0004;
 8002f50:	4b3f      	ldr	r3, [pc, #252]	; (8003050 <MCAL_CAN_init+0x224>)
 8002f52:	4a43      	ldr	r2, [pc, #268]	; (8003060 <MCAL_CAN_init+0x234>)
 8002f54:	61da      	str	r2, [r3, #28]
			break;
 8002f56:	bf00      	nop
		break;
 8002f58:	e01f      	b.n	8002f9a <MCAL_CAN_init+0x16e>
			switch(CANx->SPEED){
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	78db      	ldrb	r3, [r3, #3]
 8002f5e:	2b03      	cmp	r3, #3
 8002f60:	d81d      	bhi.n	8002f9e <MCAL_CAN_init+0x172>
 8002f62:	a201      	add	r2, pc, #4	; (adr r2, 8002f68 <MCAL_CAN_init+0x13c>)
 8002f64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f68:	08002f79 	.word	0x08002f79
 8002f6c:	08002f81 	.word	0x08002f81
 8002f70:	08002f89 	.word	0x08002f89
 8002f74:	08002f91 	.word	0x08002f91
				CAN1->BTR.ALL_Bits=0x00090001;
 8002f78:	4b35      	ldr	r3, [pc, #212]	; (8003050 <MCAL_CAN_init+0x224>)
 8002f7a:	4a3a      	ldr	r2, [pc, #232]	; (8003064 <MCAL_CAN_init+0x238>)
 8002f7c:	61da      	str	r2, [r3, #28]
				break;
 8002f7e:	e00b      	b.n	8002f98 <MCAL_CAN_init+0x16c>
				CAN1->BTR.ALL_Bits=0x001c0002;
 8002f80:	4b33      	ldr	r3, [pc, #204]	; (8003050 <MCAL_CAN_init+0x224>)
 8002f82:	4a39      	ldr	r2, [pc, #228]	; (8003068 <MCAL_CAN_init+0x23c>)
 8002f84:	61da      	str	r2, [r3, #28]
				break;
 8002f86:	e007      	b.n	8002f98 <MCAL_CAN_init+0x16c>
				CAN1->BTR.ALL_Bits=0x001c0005;
 8002f88:	4b31      	ldr	r3, [pc, #196]	; (8003050 <MCAL_CAN_init+0x224>)
 8002f8a:	4a38      	ldr	r2, [pc, #224]	; (800306c <MCAL_CAN_init+0x240>)
 8002f8c:	61da      	str	r2, [r3, #28]
				break;
 8002f8e:	e003      	b.n	8002f98 <MCAL_CAN_init+0x16c>
				CAN1->BTR.ALL_Bits=0x001c000e;
 8002f90:	4b2f      	ldr	r3, [pc, #188]	; (8003050 <MCAL_CAN_init+0x224>)
 8002f92:	4a37      	ldr	r2, [pc, #220]	; (8003070 <MCAL_CAN_init+0x244>)
 8002f94:	61da      	str	r2, [r3, #28]
				break;
 8002f96:	bf00      	nop
			break;
 8002f98:	e001      	b.n	8002f9e <MCAL_CAN_init+0x172>
		break;
 8002f9a:	bf00      	nop
 8002f9c:	e000      	b.n	8002fa0 <MCAL_CAN_init+0x174>
			break;
 8002f9e:	bf00      	nop

	}

	switch(CANx->MODE){
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	791b      	ldrb	r3, [r3, #4]
 8002fa4:	2b03      	cmp	r3, #3
 8002fa6:	d837      	bhi.n	8003018 <MCAL_CAN_init+0x1ec>
 8002fa8:	a201      	add	r2, pc, #4	; (adr r2, 8002fb0 <MCAL_CAN_init+0x184>)
 8002faa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fae:	bf00      	nop
 8002fb0:	08002fc1 	.word	0x08002fc1
 8002fb4:	08002fd7 	.word	0x08002fd7
 8002fb8:	08002fed 	.word	0x08002fed
 8002fbc:	08003003 	.word	0x08003003
	case CAN_NORMAL:
		CAN1->BTR.Bit_Name.SILM=0;
 8002fc0:	4a23      	ldr	r2, [pc, #140]	; (8003050 <MCAL_CAN_init+0x224>)
 8002fc2:	69d3      	ldr	r3, [r2, #28]
 8002fc4:	f36f 73df 	bfc	r3, #31, #1
 8002fc8:	61d3      	str	r3, [r2, #28]
		CAN1->BTR.Bit_Name.LBKM=0;
 8002fca:	4a21      	ldr	r2, [pc, #132]	; (8003050 <MCAL_CAN_init+0x224>)
 8002fcc:	69d3      	ldr	r3, [r2, #28]
 8002fce:	f36f 739e 	bfc	r3, #30, #1
 8002fd2:	61d3      	str	r3, [r2, #28]

		break;
 8002fd4:	e023      	b.n	800301e <MCAL_CAN_init+0x1f2>
	case CAN_Silent:
		CAN1->BTR.Bit_Name.SILM=1;
 8002fd6:	4a1e      	ldr	r2, [pc, #120]	; (8003050 <MCAL_CAN_init+0x224>)
 8002fd8:	69d3      	ldr	r3, [r2, #28]
 8002fda:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002fde:	61d3      	str	r3, [r2, #28]
		CAN1->BTR.Bit_Name.LBKM=0;
 8002fe0:	4a1b      	ldr	r2, [pc, #108]	; (8003050 <MCAL_CAN_init+0x224>)
 8002fe2:	69d3      	ldr	r3, [r2, #28]
 8002fe4:	f36f 739e 	bfc	r3, #30, #1
 8002fe8:	61d3      	str	r3, [r2, #28]
		break;
 8002fea:	e018      	b.n	800301e <MCAL_CAN_init+0x1f2>
	case CAN_Loop_back:
		CAN1->BTR.Bit_Name.SILM=0;
 8002fec:	4a18      	ldr	r2, [pc, #96]	; (8003050 <MCAL_CAN_init+0x224>)
 8002fee:	69d3      	ldr	r3, [r2, #28]
 8002ff0:	f36f 73df 	bfc	r3, #31, #1
 8002ff4:	61d3      	str	r3, [r2, #28]
		CAN1->BTR.Bit_Name.LBKM=1;
 8002ff6:	4a16      	ldr	r2, [pc, #88]	; (8003050 <MCAL_CAN_init+0x224>)
 8002ff8:	69d3      	ldr	r3, [r2, #28]
 8002ffa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002ffe:	61d3      	str	r3, [r2, #28]
		break;
 8003000:	e00d      	b.n	800301e <MCAL_CAN_init+0x1f2>
	case CAN_Silent_Loop_back:
		CAN1->BTR.Bit_Name.SILM=1;
 8003002:	4a13      	ldr	r2, [pc, #76]	; (8003050 <MCAL_CAN_init+0x224>)
 8003004:	69d3      	ldr	r3, [r2, #28]
 8003006:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800300a:	61d3      	str	r3, [r2, #28]
		CAN1->BTR.Bit_Name.LBKM=1;
 800300c:	4a10      	ldr	r2, [pc, #64]	; (8003050 <MCAL_CAN_init+0x224>)
 800300e:	69d3      	ldr	r3, [r2, #28]
 8003010:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003014:	61d3      	str	r3, [r2, #28]
		break;
 8003016:	e002      	b.n	800301e <MCAL_CAN_init+0x1f2>
	default:
		ERROR_HANDLER();
 8003018:	f7ff fee6 	bl	8002de8 <ERROR_HANDLER>
		break;
 800301c:	bf00      	nop

	}

	if(CANx->IE){
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	795b      	ldrb	r3, [r3, #5]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d028      	beq.n	8003078 <MCAL_CAN_init+0x24c>
		CAN1->IER.Bit_Name.FMPIE0=1;
 8003026:	4a0a      	ldr	r2, [pc, #40]	; (8003050 <MCAL_CAN_init+0x224>)
 8003028:	6953      	ldr	r3, [r2, #20]
 800302a:	f043 0302 	orr.w	r3, r3, #2
 800302e:	6153      	str	r3, [r2, #20]
		CAN1->IER.Bit_Name.FMPIE1=1;
 8003030:	4a07      	ldr	r2, [pc, #28]	; (8003050 <MCAL_CAN_init+0x224>)
 8003032:	6953      	ldr	r3, [r2, #20]
 8003034:	f043 0310 	orr.w	r3, r3, #16
 8003038:	6153      	str	r3, [r2, #20]
		NVIC_ISER0|=(1<<20) |(1<<21);
 800303a:	4b0e      	ldr	r3, [pc, #56]	; (8003074 <MCAL_CAN_init+0x248>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a0d      	ldr	r2, [pc, #52]	; (8003074 <MCAL_CAN_init+0x248>)
 8003040:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8003044:	6013      	str	r3, [r2, #0]
 8003046:	e027      	b.n	8003098 <MCAL_CAN_init+0x26c>
 8003048:	20004154 	.word	0x20004154
 800304c:	40021000 	.word	0x40021000
 8003050:	40006400 	.word	0x40006400
 8003054:	007a1200 	.word	0x007a1200
 8003058:	016e3600 	.word	0x016e3600
 800305c:	001c0001 	.word	0x001c0001
 8003060:	001c0004 	.word	0x001c0004
 8003064:	00090001 	.word	0x00090001
 8003068:	001c0002 	.word	0x001c0002
 800306c:	001c0005 	.word	0x001c0005
 8003070:	001c000e 	.word	0x001c000e
 8003074:	e000e100 	.word	0xe000e100
	}else{
		CAN1->IER.Bit_Name.FMPIE0=0;
 8003078:	4a22      	ldr	r2, [pc, #136]	; (8003104 <MCAL_CAN_init+0x2d8>)
 800307a:	6953      	ldr	r3, [r2, #20]
 800307c:	f36f 0341 	bfc	r3, #1, #1
 8003080:	6153      	str	r3, [r2, #20]
		CAN1->IER.Bit_Name.FMPIE1=0;
 8003082:	4a20      	ldr	r2, [pc, #128]	; (8003104 <MCAL_CAN_init+0x2d8>)
 8003084:	6953      	ldr	r3, [r2, #20]
 8003086:	f36f 1304 	bfc	r3, #4, #1
 800308a:	6153      	str	r3, [r2, #20]
		NVIC_ICER0|=(1<<20) |(1<<21);
 800308c:	4b1e      	ldr	r3, [pc, #120]	; (8003108 <MCAL_CAN_init+0x2dc>)
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a1d      	ldr	r2, [pc, #116]	; (8003108 <MCAL_CAN_init+0x2dc>)
 8003092:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8003096:	6013      	str	r3, [r2, #0]
	}

	CAN1->IER.Bit_Name.BOFIE=1;
 8003098:	4a1a      	ldr	r2, [pc, #104]	; (8003104 <MCAL_CAN_init+0x2d8>)
 800309a:	6953      	ldr	r3, [r2, #20]
 800309c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80030a0:	6153      	str	r3, [r2, #20]
	CAN1->IER.Bit_Name.ERRIE=1;
 80030a2:	4a18      	ldr	r2, [pc, #96]	; (8003104 <MCAL_CAN_init+0x2d8>)
 80030a4:	6953      	ldr	r3, [r2, #20]
 80030a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80030aa:	6153      	str	r3, [r2, #20]
	NVIC_ISER0|=(1<<22);
 80030ac:	4b17      	ldr	r3, [pc, #92]	; (800310c <MCAL_CAN_init+0x2e0>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	4a16      	ldr	r2, [pc, #88]	; (800310c <MCAL_CAN_init+0x2e0>)
 80030b2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80030b6:	6013      	str	r3, [r2, #0]
	//Make the Can State Normal
	if((CAN1->MSR.Bit_Name.INAK ==1) &&(CAN1->MSR.Bit_Name.SLAK ==0) ){
 80030b8:	4b12      	ldr	r3, [pc, #72]	; (8003104 <MCAL_CAN_init+0x2d8>)
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80030c0:	b2db      	uxtb	r3, r3
 80030c2:	2b01      	cmp	r3, #1
 80030c4:	d118      	bne.n	80030f8 <MCAL_CAN_init+0x2cc>
 80030c6:	4b0f      	ldr	r3, [pc, #60]	; (8003104 <MCAL_CAN_init+0x2d8>)
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80030ce:	b2db      	uxtb	r3, r3
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d111      	bne.n	80030f8 <MCAL_CAN_init+0x2cc>
		//this mean the state of can is sleep
		CAN1->MCR.Bit_Name.SLEEP=0;
 80030d4:	4a0b      	ldr	r2, [pc, #44]	; (8003104 <MCAL_CAN_init+0x2d8>)
 80030d6:	6813      	ldr	r3, [r2, #0]
 80030d8:	f36f 0341 	bfc	r3, #1, #1
 80030dc:	6013      	str	r3, [r2, #0]
		CAN1->MCR.Bit_Name.INRQ=0;
 80030de:	4a09      	ldr	r2, [pc, #36]	; (8003104 <MCAL_CAN_init+0x2d8>)
 80030e0:	6813      	ldr	r3, [r2, #0]
 80030e2:	f36f 0300 	bfc	r3, #0, #1
 80030e6:	6013      	str	r3, [r2, #0]
		while(CAN1->MSR.Bit_Name.INAK ==1);
 80030e8:	bf00      	nop
 80030ea:	4b06      	ldr	r3, [pc, #24]	; (8003104 <MCAL_CAN_init+0x2d8>)
 80030ec:	685b      	ldr	r3, [r3, #4]
 80030ee:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80030f2:	b2db      	uxtb	r3, r3
 80030f4:	2b01      	cmp	r3, #1
 80030f6:	d0f8      	beq.n	80030ea <MCAL_CAN_init+0x2be>
	}


	return CAN_OK;
 80030f8:	2300      	movs	r3, #0
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3708      	adds	r7, #8
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	40006400 	.word	0x40006400
 8003108:	e000e180 	.word	0xe000e180
 800310c:	e000e100 	.word	0xe000e100

08003110 <MCAL_CAN_RESET>:

	return CAN_OK;

}

void MCAL_CAN_RESET(){
 8003110:	b480      	push	{r7}
 8003112:	af00      	add	r7, sp, #0
	RCC->APB1RSTR|=(1<<25);
 8003114:	4b07      	ldr	r3, [pc, #28]	; (8003134 <MCAL_CAN_RESET+0x24>)
 8003116:	691b      	ldr	r3, [r3, #16]
 8003118:	4a06      	ldr	r2, [pc, #24]	; (8003134 <MCAL_CAN_RESET+0x24>)
 800311a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800311e:	6113      	str	r3, [r2, #16]
	RCC->APB1RSTR&=~(1<<25);
 8003120:	4b04      	ldr	r3, [pc, #16]	; (8003134 <MCAL_CAN_RESET+0x24>)
 8003122:	691b      	ldr	r3, [r3, #16]
 8003124:	4a03      	ldr	r2, [pc, #12]	; (8003134 <MCAL_CAN_RESET+0x24>)
 8003126:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800312a:	6113      	str	r3, [r2, #16]

}
 800312c:	bf00      	nop
 800312e:	46bd      	mov	sp, r7
 8003130:	bc80      	pop	{r7}
 8003132:	4770      	bx	lr
 8003134:	40021000 	.word	0x40021000

08003138 <USB_LP_CAN_RX0_IRQHandler>:

void USB_LP_CAN_RX0_IRQHandler(){
 8003138:	b580      	push	{r7, lr}
 800313a:	af00      	add	r7, sp, #0
	CAN_SITTING.g_f_callback();
 800313c:	4b02      	ldr	r3, [pc, #8]	; (8003148 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 800313e:	689b      	ldr	r3, [r3, #8]
 8003140:	4798      	blx	r3
}
 8003142:	bf00      	nop
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	20004154 	.word	0x20004154

0800314c <CAN_RX1_IRQHandler>:
void CAN_RX1_IRQHandler(){
 800314c:	b580      	push	{r7, lr}
 800314e:	af00      	add	r7, sp, #0
	CAN_SITTING.g_f_callback();
 8003150:	4b02      	ldr	r3, [pc, #8]	; (800315c <CAN_RX1_IRQHandler+0x10>)
 8003152:	689b      	ldr	r3, [r3, #8]
 8003154:	4798      	blx	r3
}
 8003156:	bf00      	nop
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	20004154 	.word	0x20004154

08003160 <CAN_SCE_IRQHandler>:

void CAN_SCE_IRQHandler(){
 8003160:	b580      	push	{r7, lr}
 8003162:	af00      	add	r7, sp, #0
	MCAL_CAN_RESET();
 8003164:	f7ff ffd4 	bl	8003110 <MCAL_CAN_RESET>
	MCAL_CAN_init(&CAN_SITTING);
 8003168:	4802      	ldr	r0, [pc, #8]	; (8003174 <CAN_SCE_IRQHandler+0x14>)
 800316a:	f7ff fe5f 	bl	8002e2c <MCAL_CAN_init>
}
 800316e:	bf00      	nop
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	20004154 	.word	0x20004154

08003178 <NVIC_ENABLE>:
 */

#include "EXTI_Driver.h"

void (*g_P_CALLBACK_f[15])();
void NVIC_ENABLE(usint8_t irq){
 8003178:	b480      	push	{r7}
 800317a:	b083      	sub	sp, #12
 800317c:	af00      	add	r7, sp, #0
 800317e:	4603      	mov	r3, r0
 8003180:	71fb      	strb	r3, [r7, #7]
	switch(irq){
 8003182:	79fb      	ldrb	r3, [r7, #7]
 8003184:	2b0f      	cmp	r3, #15
 8003186:	d854      	bhi.n	8003232 <NVIC_ENABLE+0xba>
 8003188:	a201      	add	r2, pc, #4	; (adr r2, 8003190 <NVIC_ENABLE+0x18>)
 800318a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800318e:	bf00      	nop
 8003190:	080031d1 	.word	0x080031d1
 8003194:	080031df 	.word	0x080031df
 8003198:	080031ed 	.word	0x080031ed
 800319c:	080031fb 	.word	0x080031fb
 80031a0:	08003209 	.word	0x08003209
 80031a4:	08003217 	.word	0x08003217
 80031a8:	08003217 	.word	0x08003217
 80031ac:	08003217 	.word	0x08003217
 80031b0:	08003217 	.word	0x08003217
 80031b4:	08003217 	.word	0x08003217
 80031b8:	08003225 	.word	0x08003225
 80031bc:	08003225 	.word	0x08003225
 80031c0:	08003225 	.word	0x08003225
 80031c4:	08003225 	.word	0x08003225
 80031c8:	08003225 	.word	0x08003225
 80031cc:	08003225 	.word	0x08003225
	case 0:
		NVIC_EXTI0_EN;
 80031d0:	4b1a      	ldr	r3, [pc, #104]	; (800323c <NVIC_ENABLE+0xc4>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a19      	ldr	r2, [pc, #100]	; (800323c <NVIC_ENABLE+0xc4>)
 80031d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80031da:	6013      	str	r3, [r2, #0]
		break;
 80031dc:	e029      	b.n	8003232 <NVIC_ENABLE+0xba>
	case 1:
		NVIC_EXTI1_EN;
 80031de:	4b17      	ldr	r3, [pc, #92]	; (800323c <NVIC_ENABLE+0xc4>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a16      	ldr	r2, [pc, #88]	; (800323c <NVIC_ENABLE+0xc4>)
 80031e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80031e8:	6013      	str	r3, [r2, #0]
		break;
 80031ea:	e022      	b.n	8003232 <NVIC_ENABLE+0xba>
	case 2:
		NVIC_EXTI2_EN;
 80031ec:	4b13      	ldr	r3, [pc, #76]	; (800323c <NVIC_ENABLE+0xc4>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a12      	ldr	r2, [pc, #72]	; (800323c <NVIC_ENABLE+0xc4>)
 80031f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031f6:	6013      	str	r3, [r2, #0]
		break;
 80031f8:	e01b      	b.n	8003232 <NVIC_ENABLE+0xba>
	case 3:
		NVIC_EXTI3_EN;
 80031fa:	4b10      	ldr	r3, [pc, #64]	; (800323c <NVIC_ENABLE+0xc4>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4a0f      	ldr	r2, [pc, #60]	; (800323c <NVIC_ENABLE+0xc4>)
 8003200:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003204:	6013      	str	r3, [r2, #0]
		break;
 8003206:	e014      	b.n	8003232 <NVIC_ENABLE+0xba>
	case 4:
		NVIC_EXTI4_EN;
 8003208:	4b0c      	ldr	r3, [pc, #48]	; (800323c <NVIC_ENABLE+0xc4>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a0b      	ldr	r2, [pc, #44]	; (800323c <NVIC_ENABLE+0xc4>)
 800320e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003212:	6013      	str	r3, [r2, #0]
		break;
 8003214:	e00d      	b.n	8003232 <NVIC_ENABLE+0xba>
	case 5:
	case 6:
	case 7:
	case 8:
	case 9:
		NVIC_EXTI9_EN;
 8003216:	4b09      	ldr	r3, [pc, #36]	; (800323c <NVIC_ENABLE+0xc4>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a08      	ldr	r2, [pc, #32]	; (800323c <NVIC_ENABLE+0xc4>)
 800321c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003220:	6013      	str	r3, [r2, #0]
		break;
 8003222:	e006      	b.n	8003232 <NVIC_ENABLE+0xba>
	case 11:
	case 12:
	case 13:
	case 14:
	case 15:
		NVIC_EXTI15_EN;
 8003224:	4b06      	ldr	r3, [pc, #24]	; (8003240 <NVIC_ENABLE+0xc8>)
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a05      	ldr	r2, [pc, #20]	; (8003240 <NVIC_ENABLE+0xc8>)
 800322a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800322e:	6013      	str	r3, [r2, #0]
break;
 8003230:	bf00      	nop

	}
}
 8003232:	bf00      	nop
 8003234:	370c      	adds	r7, #12
 8003236:	46bd      	mov	sp, r7
 8003238:	bc80      	pop	{r7}
 800323a:	4770      	bx	lr
 800323c:	e000e100 	.word	0xe000e100
 8003240:	e000e104 	.word	0xe000e104

08003244 <NVIC_DISABLE>:
void NVIC_DISABLE(usint8_t irq){
 8003244:	b480      	push	{r7}
 8003246:	b083      	sub	sp, #12
 8003248:	af00      	add	r7, sp, #0
 800324a:	4603      	mov	r3, r0
 800324c:	71fb      	strb	r3, [r7, #7]
	switch(irq){
 800324e:	79fb      	ldrb	r3, [r7, #7]
 8003250:	2b0f      	cmp	r3, #15
 8003252:	d854      	bhi.n	80032fe <NVIC_DISABLE+0xba>
 8003254:	a201      	add	r2, pc, #4	; (adr r2, 800325c <NVIC_DISABLE+0x18>)
 8003256:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800325a:	bf00      	nop
 800325c:	0800329d 	.word	0x0800329d
 8003260:	080032ab 	.word	0x080032ab
 8003264:	080032b9 	.word	0x080032b9
 8003268:	080032c7 	.word	0x080032c7
 800326c:	080032d5 	.word	0x080032d5
 8003270:	080032e3 	.word	0x080032e3
 8003274:	080032e3 	.word	0x080032e3
 8003278:	080032e3 	.word	0x080032e3
 800327c:	080032e3 	.word	0x080032e3
 8003280:	080032e3 	.word	0x080032e3
 8003284:	080032f1 	.word	0x080032f1
 8003288:	080032f1 	.word	0x080032f1
 800328c:	080032f1 	.word	0x080032f1
 8003290:	080032f1 	.word	0x080032f1
 8003294:	080032f1 	.word	0x080032f1
 8003298:	080032f1 	.word	0x080032f1
	case 0:
		NVIC_EXTI0_D;
 800329c:	4b1a      	ldr	r3, [pc, #104]	; (8003308 <NVIC_DISABLE+0xc4>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a19      	ldr	r2, [pc, #100]	; (8003308 <NVIC_DISABLE+0xc4>)
 80032a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80032a6:	6013      	str	r3, [r2, #0]
		break;
 80032a8:	e029      	b.n	80032fe <NVIC_DISABLE+0xba>
	case 1:
		NVIC_EXTI1_D;
 80032aa:	4b17      	ldr	r3, [pc, #92]	; (8003308 <NVIC_DISABLE+0xc4>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a16      	ldr	r2, [pc, #88]	; (8003308 <NVIC_DISABLE+0xc4>)
 80032b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80032b4:	6013      	str	r3, [r2, #0]
		break;
 80032b6:	e022      	b.n	80032fe <NVIC_DISABLE+0xba>
	case 2:
		NVIC_EXTI2_D;
 80032b8:	4b13      	ldr	r3, [pc, #76]	; (8003308 <NVIC_DISABLE+0xc4>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4a12      	ldr	r2, [pc, #72]	; (8003308 <NVIC_DISABLE+0xc4>)
 80032be:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80032c2:	6013      	str	r3, [r2, #0]
		break;
 80032c4:	e01b      	b.n	80032fe <NVIC_DISABLE+0xba>
	case 3:
		NVIC_EXTI3_D;
 80032c6:	4b10      	ldr	r3, [pc, #64]	; (8003308 <NVIC_DISABLE+0xc4>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a0f      	ldr	r2, [pc, #60]	; (8003308 <NVIC_DISABLE+0xc4>)
 80032cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80032d0:	6013      	str	r3, [r2, #0]
		break;
 80032d2:	e014      	b.n	80032fe <NVIC_DISABLE+0xba>
	case 4:
		NVIC_EXTI4_D;
 80032d4:	4b0c      	ldr	r3, [pc, #48]	; (8003308 <NVIC_DISABLE+0xc4>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a0b      	ldr	r2, [pc, #44]	; (8003308 <NVIC_DISABLE+0xc4>)
 80032da:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80032de:	6013      	str	r3, [r2, #0]
		break;
 80032e0:	e00d      	b.n	80032fe <NVIC_DISABLE+0xba>
	case 5:
	case 6:
	case 7:
	case 8:
	case 9:
		NVIC_EXTI9_D;
 80032e2:	4b09      	ldr	r3, [pc, #36]	; (8003308 <NVIC_DISABLE+0xc4>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a08      	ldr	r2, [pc, #32]	; (8003308 <NVIC_DISABLE+0xc4>)
 80032e8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80032ec:	6013      	str	r3, [r2, #0]
		break;
 80032ee:	e006      	b.n	80032fe <NVIC_DISABLE+0xba>
	case 11:
	case 12:
	case 13:
	case 14:
	case 15:
		NVIC_EXTI15_D;
 80032f0:	4b06      	ldr	r3, [pc, #24]	; (800330c <NVIC_DISABLE+0xc8>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4a05      	ldr	r2, [pc, #20]	; (800330c <NVIC_DISABLE+0xc8>)
 80032f6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80032fa:	6013      	str	r3, [r2, #0]
break;
 80032fc:	bf00      	nop

	}
}
 80032fe:	bf00      	nop
 8003300:	370c      	adds	r7, #12
 8003302:	46bd      	mov	sp, r7
 8003304:	bc80      	pop	{r7}
 8003306:	4770      	bx	lr
 8003308:	e000e100 	.word	0xe000e100
 800330c:	e000e104 	.word	0xe000e104

08003310 <MCAL_EXTI_init>:
	void MCAL_EXTI_init(EXTI_config_t *EXTI){
 8003310:	b580      	push	{r7, lr}
 8003312:	b084      	sub	sp, #16
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
		RCC->APB2ENR |=(1<<0);
 8003318:	4b65      	ldr	r3, [pc, #404]	; (80034b0 <MCAL_EXTI_init+0x1a0>)
 800331a:	699b      	ldr	r3, [r3, #24]
 800331c:	4a64      	ldr	r2, [pc, #400]	; (80034b0 <MCAL_EXTI_init+0x1a0>)
 800331e:	f043 0301 	orr.w	r3, r3, #1
 8003322:	6193      	str	r3, [r2, #24]
		usint8_t AFIO_EXTICR = (EXTI->EXTI_PIN.EXI_LINE /4);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	881b      	ldrh	r3, [r3, #0]
 8003328:	089b      	lsrs	r3, r3, #2
 800332a:	b29b      	uxth	r3, r3
 800332c:	73fb      	strb	r3, [r7, #15]
		usint8_t EXTI_position = (EXTI->EXTI_PIN.EXI_LINE %4)*4;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	881b      	ldrh	r3, [r3, #0]
 8003332:	b2db      	uxtb	r3, r3
 8003334:	f003 0303 	and.w	r3, r3, #3
 8003338:	b2db      	uxtb	r3, r3
 800333a:	009b      	lsls	r3, r3, #2
 800333c:	73bb      	strb	r3, [r7, #14]

		// MAKE THE PIN INPUT FLOATING
		PIN_config pin={EXTI->EXTI_PIN.PIN,INPUT_FI};
 800333e:	2300      	movs	r3, #0
 8003340:	60bb      	str	r3, [r7, #8]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	891b      	ldrh	r3, [r3, #8]
 8003346:	813b      	strh	r3, [r7, #8]
 8003348:	2301      	movs	r3, #1
 800334a:	72bb      	strb	r3, [r7, #10]
		MCAL_GPIO_init(EXTI->EXTI_PIN.GIPO, &pin);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	f107 0208 	add.w	r2, r7, #8
 8003354:	4611      	mov	r1, r2
 8003356:	4618      	mov	r0, r3
 8003358:	f000 f9e4 	bl	8003724 <MCAL_GPIO_init>

		//MAKE THE SIGNAL RISING OR FALLING OR BOTH
		if(EXTI->EXT_TRIGGER ==FALLING){
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	7b1b      	ldrb	r3, [r3, #12]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d10b      	bne.n	800337c <MCAL_EXTI_init+0x6c>
			EXTI_REG->FTSR |=(1<<EXTI->EXTI_PIN.EXI_LINE);
 8003364:	4b53      	ldr	r3, [pc, #332]	; (80034b4 <MCAL_EXTI_init+0x1a4>)
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	687a      	ldr	r2, [r7, #4]
 800336a:	8812      	ldrh	r2, [r2, #0]
 800336c:	4611      	mov	r1, r2
 800336e:	2201      	movs	r2, #1
 8003370:	408a      	lsls	r2, r1
 8003372:	4611      	mov	r1, r2
 8003374:	4a4f      	ldr	r2, [pc, #316]	; (80034b4 <MCAL_EXTI_init+0x1a4>)
 8003376:	430b      	orrs	r3, r1
 8003378:	60d3      	str	r3, [r2, #12]
 800337a:	e029      	b.n	80033d0 <MCAL_EXTI_init+0xc0>
		}else if(EXTI->EXT_TRIGGER ==RISEING){
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	7b1b      	ldrb	r3, [r3, #12]
 8003380:	2b01      	cmp	r3, #1
 8003382:	d10b      	bne.n	800339c <MCAL_EXTI_init+0x8c>
			EXTI_REG->RTSR |=(1<<EXTI->EXTI_PIN.EXI_LINE);
 8003384:	4b4b      	ldr	r3, [pc, #300]	; (80034b4 <MCAL_EXTI_init+0x1a4>)
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	687a      	ldr	r2, [r7, #4]
 800338a:	8812      	ldrh	r2, [r2, #0]
 800338c:	4611      	mov	r1, r2
 800338e:	2201      	movs	r2, #1
 8003390:	408a      	lsls	r2, r1
 8003392:	4611      	mov	r1, r2
 8003394:	4a47      	ldr	r2, [pc, #284]	; (80034b4 <MCAL_EXTI_init+0x1a4>)
 8003396:	430b      	orrs	r3, r1
 8003398:	6093      	str	r3, [r2, #8]
 800339a:	e019      	b.n	80033d0 <MCAL_EXTI_init+0xc0>

		}else if(EXTI->EXT_TRIGGER ==FALLING_RISEING){
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	7b1b      	ldrb	r3, [r3, #12]
 80033a0:	2b02      	cmp	r3, #2
 80033a2:	d115      	bne.n	80033d0 <MCAL_EXTI_init+0xc0>
			EXTI_REG->FTSR |=(1<<EXTI->EXTI_PIN.EXI_LINE);
 80033a4:	4b43      	ldr	r3, [pc, #268]	; (80034b4 <MCAL_EXTI_init+0x1a4>)
 80033a6:	68db      	ldr	r3, [r3, #12]
 80033a8:	687a      	ldr	r2, [r7, #4]
 80033aa:	8812      	ldrh	r2, [r2, #0]
 80033ac:	4611      	mov	r1, r2
 80033ae:	2201      	movs	r2, #1
 80033b0:	408a      	lsls	r2, r1
 80033b2:	4611      	mov	r1, r2
 80033b4:	4a3f      	ldr	r2, [pc, #252]	; (80034b4 <MCAL_EXTI_init+0x1a4>)
 80033b6:	430b      	orrs	r3, r1
 80033b8:	60d3      	str	r3, [r2, #12]
			EXTI_REG->RTSR |=(1<<EXTI->EXTI_PIN.EXI_LINE);
 80033ba:	4b3e      	ldr	r3, [pc, #248]	; (80034b4 <MCAL_EXTI_init+0x1a4>)
 80033bc:	689b      	ldr	r3, [r3, #8]
 80033be:	687a      	ldr	r2, [r7, #4]
 80033c0:	8812      	ldrh	r2, [r2, #0]
 80033c2:	4611      	mov	r1, r2
 80033c4:	2201      	movs	r2, #1
 80033c6:	408a      	lsls	r2, r1
 80033c8:	4611      	mov	r1, r2
 80033ca:	4a3a      	ldr	r2, [pc, #232]	; (80034b4 <MCAL_EXTI_init+0x1a4>)
 80033cc:	430b      	orrs	r3, r1
 80033ce:	6093      	str	r3, [r2, #8]


		}
		//UPDATE THE ALTERNATIVE FUNC
			AFIO->EXTICR[AFIO_EXTICR] &=~(0xF <<EXTI_position);
 80033d0:	4a39      	ldr	r2, [pc, #228]	; (80034b8 <MCAL_EXTI_init+0x1a8>)
 80033d2:	7bfb      	ldrb	r3, [r7, #15]
 80033d4:	3302      	adds	r3, #2
 80033d6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80033da:	7bbb      	ldrb	r3, [r7, #14]
 80033dc:	210f      	movs	r1, #15
 80033de:	fa01 f303 	lsl.w	r3, r1, r3
 80033e2:	43db      	mvns	r3, r3
 80033e4:	4618      	mov	r0, r3
 80033e6:	4934      	ldr	r1, [pc, #208]	; (80034b8 <MCAL_EXTI_init+0x1a8>)
 80033e8:	7bfb      	ldrb	r3, [r7, #15]
 80033ea:	4002      	ands	r2, r0
 80033ec:	3302      	adds	r3, #2
 80033ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			AFIO->EXTICR[AFIO_EXTICR] |=(PORT_Detector(EXTI->EXTI_PIN.GIPO)<<EXTI_position);
 80033f2:	4a31      	ldr	r2, [pc, #196]	; (80034b8 <MCAL_EXTI_init+0x1a8>)
 80033f4:	7bfb      	ldrb	r3, [r7, #15]
 80033f6:	3302      	adds	r3, #2
 80033f8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	492e      	ldr	r1, [pc, #184]	; (80034bc <MCAL_EXTI_init+0x1ac>)
 8003402:	428b      	cmp	r3, r1
 8003404:	d016      	beq.n	8003434 <MCAL_EXTI_init+0x124>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	492d      	ldr	r1, [pc, #180]	; (80034c0 <MCAL_EXTI_init+0x1b0>)
 800340c:	428b      	cmp	r3, r1
 800340e:	d00f      	beq.n	8003430 <MCAL_EXTI_init+0x120>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	492b      	ldr	r1, [pc, #172]	; (80034c4 <MCAL_EXTI_init+0x1b4>)
 8003416:	428b      	cmp	r3, r1
 8003418:	d008      	beq.n	800342c <MCAL_EXTI_init+0x11c>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	492a      	ldr	r1, [pc, #168]	; (80034c8 <MCAL_EXTI_init+0x1b8>)
 8003420:	428b      	cmp	r3, r1
 8003422:	d101      	bne.n	8003428 <MCAL_EXTI_init+0x118>
 8003424:	2304      	movs	r3, #4
 8003426:	e006      	b.n	8003436 <MCAL_EXTI_init+0x126>
 8003428:	2300      	movs	r3, #0
 800342a:	e004      	b.n	8003436 <MCAL_EXTI_init+0x126>
 800342c:	2303      	movs	r3, #3
 800342e:	e002      	b.n	8003436 <MCAL_EXTI_init+0x126>
 8003430:	2301      	movs	r3, #1
 8003432:	e000      	b.n	8003436 <MCAL_EXTI_init+0x126>
 8003434:	2300      	movs	r3, #0
 8003436:	7bb9      	ldrb	r1, [r7, #14]
 8003438:	408b      	lsls	r3, r1
 800343a:	4618      	mov	r0, r3
 800343c:	491e      	ldr	r1, [pc, #120]	; (80034b8 <MCAL_EXTI_init+0x1a8>)
 800343e:	7bfb      	ldrb	r3, [r7, #15]
 8003440:	4302      	orrs	r2, r0
 8003442:	3302      	adds	r3, #2
 8003444:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		//Update Call Back Func
		g_P_CALLBACK_f[EXTI->EXTI_PIN.EXI_LINE]=EXTI->P_CallBack;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	881b      	ldrh	r3, [r3, #0]
 800344c:	4619      	mov	r1, r3
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	691b      	ldr	r3, [r3, #16]
 8003452:	4a1e      	ldr	r2, [pc, #120]	; (80034cc <MCAL_EXTI_init+0x1bc>)
 8003454:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		//ENABLE THE Interrupt MASK AND NVIC
		if(EXTI->EXT_EN ==ENABLE){
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	7b5b      	ldrb	r3, [r3, #13]
 800345c:	2b01      	cmp	r3, #1
 800345e:	d111      	bne.n	8003484 <MCAL_EXTI_init+0x174>
		EXTI_REG->IMR|=(1<<EXTI->EXTI_PIN.EXI_LINE);
 8003460:	4b14      	ldr	r3, [pc, #80]	; (80034b4 <MCAL_EXTI_init+0x1a4>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	687a      	ldr	r2, [r7, #4]
 8003466:	8812      	ldrh	r2, [r2, #0]
 8003468:	4611      	mov	r1, r2
 800346a:	2201      	movs	r2, #1
 800346c:	408a      	lsls	r2, r1
 800346e:	4611      	mov	r1, r2
 8003470:	4a10      	ldr	r2, [pc, #64]	; (80034b4 <MCAL_EXTI_init+0x1a4>)
 8003472:	430b      	orrs	r3, r1
 8003474:	6013      	str	r3, [r2, #0]
		NVIC_ENABLE(EXTI->EXTI_PIN.EXI_LINE);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	881b      	ldrh	r3, [r3, #0]
 800347a:	b2db      	uxtb	r3, r3
 800347c:	4618      	mov	r0, r3
 800347e:	f7ff fe7b 	bl	8003178 <NVIC_ENABLE>
		else{
			EXTI_REG->IMR&=~(1<<EXTI->EXTI_PIN.EXI_LINE);
			NVIC_DISABLE(EXTI->EXTI_PIN.EXI_LINE	);
		}

	}
 8003482:	e011      	b.n	80034a8 <MCAL_EXTI_init+0x198>
			EXTI_REG->IMR&=~(1<<EXTI->EXTI_PIN.EXI_LINE);
 8003484:	4b0b      	ldr	r3, [pc, #44]	; (80034b4 <MCAL_EXTI_init+0x1a4>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	687a      	ldr	r2, [r7, #4]
 800348a:	8812      	ldrh	r2, [r2, #0]
 800348c:	4611      	mov	r1, r2
 800348e:	2201      	movs	r2, #1
 8003490:	408a      	lsls	r2, r1
 8003492:	43d2      	mvns	r2, r2
 8003494:	4611      	mov	r1, r2
 8003496:	4a07      	ldr	r2, [pc, #28]	; (80034b4 <MCAL_EXTI_init+0x1a4>)
 8003498:	400b      	ands	r3, r1
 800349a:	6013      	str	r3, [r2, #0]
			NVIC_DISABLE(EXTI->EXTI_PIN.EXI_LINE	);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	881b      	ldrh	r3, [r3, #0]
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	4618      	mov	r0, r3
 80034a4:	f7ff fece 	bl	8003244 <NVIC_DISABLE>
	}
 80034a8:	bf00      	nop
 80034aa:	3710      	adds	r7, #16
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}
 80034b0:	40021000 	.word	0x40021000
 80034b4:	40010400 	.word	0x40010400
 80034b8:	40010000 	.word	0x40010000
 80034bc:	40010800 	.word	0x40010800
 80034c0:	40010c00 	.word	0x40010c00
 80034c4:	40011000 	.word	0x40011000
 80034c8:	40011400 	.word	0x40011400
 80034cc:	20004194 	.word	0x20004194

080034d0 <EXTI0_IRQHandler>:
	void EXTI0_IRQHandler(){
 80034d0:	b580      	push	{r7, lr}
 80034d2:	af00      	add	r7, sp, #0
		g_P_CALLBACK_f[0]();
 80034d4:	4b05      	ldr	r3, [pc, #20]	; (80034ec <EXTI0_IRQHandler+0x1c>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4798      	blx	r3
		EXTI_REG->PR|=(1<<0);
 80034da:	4b05      	ldr	r3, [pc, #20]	; (80034f0 <EXTI0_IRQHandler+0x20>)
 80034dc:	695b      	ldr	r3, [r3, #20]
 80034de:	4a04      	ldr	r2, [pc, #16]	; (80034f0 <EXTI0_IRQHandler+0x20>)
 80034e0:	f043 0301 	orr.w	r3, r3, #1
 80034e4:	6153      	str	r3, [r2, #20]
	}
 80034e6:	bf00      	nop
 80034e8:	bd80      	pop	{r7, pc}
 80034ea:	bf00      	nop
 80034ec:	20004194 	.word	0x20004194
 80034f0:	40010400 	.word	0x40010400

080034f4 <EXTI1_IRQHandler>:
	void EXTI1_IRQHandler(){
 80034f4:	b580      	push	{r7, lr}
 80034f6:	af00      	add	r7, sp, #0
		g_P_CALLBACK_f[1]();
 80034f8:	4b05      	ldr	r3, [pc, #20]	; (8003510 <EXTI1_IRQHandler+0x1c>)
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	4798      	blx	r3
		EXTI_REG->PR|=(1<<1);
 80034fe:	4b05      	ldr	r3, [pc, #20]	; (8003514 <EXTI1_IRQHandler+0x20>)
 8003500:	695b      	ldr	r3, [r3, #20]
 8003502:	4a04      	ldr	r2, [pc, #16]	; (8003514 <EXTI1_IRQHandler+0x20>)
 8003504:	f043 0302 	orr.w	r3, r3, #2
 8003508:	6153      	str	r3, [r2, #20]

	}
 800350a:	bf00      	nop
 800350c:	bd80      	pop	{r7, pc}
 800350e:	bf00      	nop
 8003510:	20004194 	.word	0x20004194
 8003514:	40010400 	.word	0x40010400

08003518 <EXTI2_IRQHandler>:
	void EXTI2_IRQHandler(){
 8003518:	b580      	push	{r7, lr}
 800351a:	af00      	add	r7, sp, #0
		g_P_CALLBACK_f[2]();
 800351c:	4b05      	ldr	r3, [pc, #20]	; (8003534 <EXTI2_IRQHandler+0x1c>)
 800351e:	689b      	ldr	r3, [r3, #8]
 8003520:	4798      	blx	r3
		EXTI_REG->PR|=(1<<2);
 8003522:	4b05      	ldr	r3, [pc, #20]	; (8003538 <EXTI2_IRQHandler+0x20>)
 8003524:	695b      	ldr	r3, [r3, #20]
 8003526:	4a04      	ldr	r2, [pc, #16]	; (8003538 <EXTI2_IRQHandler+0x20>)
 8003528:	f043 0304 	orr.w	r3, r3, #4
 800352c:	6153      	str	r3, [r2, #20]

	}
 800352e:	bf00      	nop
 8003530:	bd80      	pop	{r7, pc}
 8003532:	bf00      	nop
 8003534:	20004194 	.word	0x20004194
 8003538:	40010400 	.word	0x40010400

0800353c <EXTI3_IRQHandler>:
	void EXTI3_IRQHandler(){
 800353c:	b580      	push	{r7, lr}
 800353e:	af00      	add	r7, sp, #0
		g_P_CALLBACK_f[3]();
 8003540:	4b05      	ldr	r3, [pc, #20]	; (8003558 <EXTI3_IRQHandler+0x1c>)
 8003542:	68db      	ldr	r3, [r3, #12]
 8003544:	4798      	blx	r3
		EXTI_REG->PR|=(1<<3);
 8003546:	4b05      	ldr	r3, [pc, #20]	; (800355c <EXTI3_IRQHandler+0x20>)
 8003548:	695b      	ldr	r3, [r3, #20]
 800354a:	4a04      	ldr	r2, [pc, #16]	; (800355c <EXTI3_IRQHandler+0x20>)
 800354c:	f043 0308 	orr.w	r3, r3, #8
 8003550:	6153      	str	r3, [r2, #20]

	}
 8003552:	bf00      	nop
 8003554:	bd80      	pop	{r7, pc}
 8003556:	bf00      	nop
 8003558:	20004194 	.word	0x20004194
 800355c:	40010400 	.word	0x40010400

08003560 <EXTI4_IRQHandler>:
	void EXTI4_IRQHandler(){
 8003560:	b580      	push	{r7, lr}
 8003562:	af00      	add	r7, sp, #0
		g_P_CALLBACK_f[4]();
 8003564:	4b05      	ldr	r3, [pc, #20]	; (800357c <EXTI4_IRQHandler+0x1c>)
 8003566:	691b      	ldr	r3, [r3, #16]
 8003568:	4798      	blx	r3
		EXTI_REG->PR|=(1<<4);
 800356a:	4b05      	ldr	r3, [pc, #20]	; (8003580 <EXTI4_IRQHandler+0x20>)
 800356c:	695b      	ldr	r3, [r3, #20]
 800356e:	4a04      	ldr	r2, [pc, #16]	; (8003580 <EXTI4_IRQHandler+0x20>)
 8003570:	f043 0310 	orr.w	r3, r3, #16
 8003574:	6153      	str	r3, [r2, #20]

	}
 8003576:	bf00      	nop
 8003578:	bd80      	pop	{r7, pc}
 800357a:	bf00      	nop
 800357c:	20004194 	.word	0x20004194
 8003580:	40010400 	.word	0x40010400

08003584 <EXTI9_5_IRQHandler>:
	void EXTI9_5_IRQHandler(){
 8003584:	b580      	push	{r7, lr}
 8003586:	af00      	add	r7, sp, #0
		if(EXTI_REG->PR &(1<<5)){EXTI_REG->PR|=(1<<5); 		g_P_CALLBACK_f[5]();}
 8003588:	4b26      	ldr	r3, [pc, #152]	; (8003624 <EXTI9_5_IRQHandler+0xa0>)
 800358a:	695b      	ldr	r3, [r3, #20]
 800358c:	f003 0320 	and.w	r3, r3, #32
 8003590:	2b00      	cmp	r3, #0
 8003592:	d008      	beq.n	80035a6 <EXTI9_5_IRQHandler+0x22>
 8003594:	4b23      	ldr	r3, [pc, #140]	; (8003624 <EXTI9_5_IRQHandler+0xa0>)
 8003596:	695b      	ldr	r3, [r3, #20]
 8003598:	4a22      	ldr	r2, [pc, #136]	; (8003624 <EXTI9_5_IRQHandler+0xa0>)
 800359a:	f043 0320 	orr.w	r3, r3, #32
 800359e:	6153      	str	r3, [r2, #20]
 80035a0:	4b21      	ldr	r3, [pc, #132]	; (8003628 <EXTI9_5_IRQHandler+0xa4>)
 80035a2:	695b      	ldr	r3, [r3, #20]
 80035a4:	4798      	blx	r3
		if(EXTI_REG->PR &(1<<6)){EXTI_REG->PR|=(1<<6); 		g_P_CALLBACK_f[6]();}
 80035a6:	4b1f      	ldr	r3, [pc, #124]	; (8003624 <EXTI9_5_IRQHandler+0xa0>)
 80035a8:	695b      	ldr	r3, [r3, #20]
 80035aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d008      	beq.n	80035c4 <EXTI9_5_IRQHandler+0x40>
 80035b2:	4b1c      	ldr	r3, [pc, #112]	; (8003624 <EXTI9_5_IRQHandler+0xa0>)
 80035b4:	695b      	ldr	r3, [r3, #20]
 80035b6:	4a1b      	ldr	r2, [pc, #108]	; (8003624 <EXTI9_5_IRQHandler+0xa0>)
 80035b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80035bc:	6153      	str	r3, [r2, #20]
 80035be:	4b1a      	ldr	r3, [pc, #104]	; (8003628 <EXTI9_5_IRQHandler+0xa4>)
 80035c0:	699b      	ldr	r3, [r3, #24]
 80035c2:	4798      	blx	r3
		if(EXTI_REG->PR &(1<<7)){EXTI_REG->PR|=(1<<7); 		g_P_CALLBACK_f[7]();}
 80035c4:	4b17      	ldr	r3, [pc, #92]	; (8003624 <EXTI9_5_IRQHandler+0xa0>)
 80035c6:	695b      	ldr	r3, [r3, #20]
 80035c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d008      	beq.n	80035e2 <EXTI9_5_IRQHandler+0x5e>
 80035d0:	4b14      	ldr	r3, [pc, #80]	; (8003624 <EXTI9_5_IRQHandler+0xa0>)
 80035d2:	695b      	ldr	r3, [r3, #20]
 80035d4:	4a13      	ldr	r2, [pc, #76]	; (8003624 <EXTI9_5_IRQHandler+0xa0>)
 80035d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80035da:	6153      	str	r3, [r2, #20]
 80035dc:	4b12      	ldr	r3, [pc, #72]	; (8003628 <EXTI9_5_IRQHandler+0xa4>)
 80035de:	69db      	ldr	r3, [r3, #28]
 80035e0:	4798      	blx	r3
		if(EXTI_REG->PR &(1<<8)){EXTI_REG->PR|=(1<<8); 		g_P_CALLBACK_f[8]();}
 80035e2:	4b10      	ldr	r3, [pc, #64]	; (8003624 <EXTI9_5_IRQHandler+0xa0>)
 80035e4:	695b      	ldr	r3, [r3, #20]
 80035e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d008      	beq.n	8003600 <EXTI9_5_IRQHandler+0x7c>
 80035ee:	4b0d      	ldr	r3, [pc, #52]	; (8003624 <EXTI9_5_IRQHandler+0xa0>)
 80035f0:	695b      	ldr	r3, [r3, #20]
 80035f2:	4a0c      	ldr	r2, [pc, #48]	; (8003624 <EXTI9_5_IRQHandler+0xa0>)
 80035f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035f8:	6153      	str	r3, [r2, #20]
 80035fa:	4b0b      	ldr	r3, [pc, #44]	; (8003628 <EXTI9_5_IRQHandler+0xa4>)
 80035fc:	6a1b      	ldr	r3, [r3, #32]
 80035fe:	4798      	blx	r3
		if(EXTI_REG->PR &(1<<9)){EXTI_REG->PR|=(1<<9); 		g_P_CALLBACK_f[9]();}
 8003600:	4b08      	ldr	r3, [pc, #32]	; (8003624 <EXTI9_5_IRQHandler+0xa0>)
 8003602:	695b      	ldr	r3, [r3, #20]
 8003604:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003608:	2b00      	cmp	r3, #0
 800360a:	d008      	beq.n	800361e <EXTI9_5_IRQHandler+0x9a>
 800360c:	4b05      	ldr	r3, [pc, #20]	; (8003624 <EXTI9_5_IRQHandler+0xa0>)
 800360e:	695b      	ldr	r3, [r3, #20]
 8003610:	4a04      	ldr	r2, [pc, #16]	; (8003624 <EXTI9_5_IRQHandler+0xa0>)
 8003612:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003616:	6153      	str	r3, [r2, #20]
 8003618:	4b03      	ldr	r3, [pc, #12]	; (8003628 <EXTI9_5_IRQHandler+0xa4>)
 800361a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800361c:	4798      	blx	r3
	}
 800361e:	bf00      	nop
 8003620:	bd80      	pop	{r7, pc}
 8003622:	bf00      	nop
 8003624:	40010400 	.word	0x40010400
 8003628:	20004194 	.word	0x20004194

0800362c <EXTI15_10_IRQHandler>:
	void EXTI15_10_IRQHandler(){
 800362c:	b580      	push	{r7, lr}
 800362e:	af00      	add	r7, sp, #0
		if(EXTI_REG->PR &(1<<10)){EXTI_REG->PR|=(1<<10); 		g_P_CALLBACK_f[10]();}
 8003630:	4b2d      	ldr	r3, [pc, #180]	; (80036e8 <EXTI15_10_IRQHandler+0xbc>)
 8003632:	695b      	ldr	r3, [r3, #20]
 8003634:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003638:	2b00      	cmp	r3, #0
 800363a:	d008      	beq.n	800364e <EXTI15_10_IRQHandler+0x22>
 800363c:	4b2a      	ldr	r3, [pc, #168]	; (80036e8 <EXTI15_10_IRQHandler+0xbc>)
 800363e:	695b      	ldr	r3, [r3, #20]
 8003640:	4a29      	ldr	r2, [pc, #164]	; (80036e8 <EXTI15_10_IRQHandler+0xbc>)
 8003642:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003646:	6153      	str	r3, [r2, #20]
 8003648:	4b28      	ldr	r3, [pc, #160]	; (80036ec <EXTI15_10_IRQHandler+0xc0>)
 800364a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800364c:	4798      	blx	r3
		if(EXTI_REG->PR &(1<<11)){EXTI_REG->PR|=(1<<11); 		g_P_CALLBACK_f[11]();}
 800364e:	4b26      	ldr	r3, [pc, #152]	; (80036e8 <EXTI15_10_IRQHandler+0xbc>)
 8003650:	695b      	ldr	r3, [r3, #20]
 8003652:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003656:	2b00      	cmp	r3, #0
 8003658:	d008      	beq.n	800366c <EXTI15_10_IRQHandler+0x40>
 800365a:	4b23      	ldr	r3, [pc, #140]	; (80036e8 <EXTI15_10_IRQHandler+0xbc>)
 800365c:	695b      	ldr	r3, [r3, #20]
 800365e:	4a22      	ldr	r2, [pc, #136]	; (80036e8 <EXTI15_10_IRQHandler+0xbc>)
 8003660:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003664:	6153      	str	r3, [r2, #20]
 8003666:	4b21      	ldr	r3, [pc, #132]	; (80036ec <EXTI15_10_IRQHandler+0xc0>)
 8003668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800366a:	4798      	blx	r3
		if(EXTI_REG->PR &(1<<12)){EXTI_REG->PR|=(1<<12); 		g_P_CALLBACK_f[12]();}
 800366c:	4b1e      	ldr	r3, [pc, #120]	; (80036e8 <EXTI15_10_IRQHandler+0xbc>)
 800366e:	695b      	ldr	r3, [r3, #20]
 8003670:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003674:	2b00      	cmp	r3, #0
 8003676:	d008      	beq.n	800368a <EXTI15_10_IRQHandler+0x5e>
 8003678:	4b1b      	ldr	r3, [pc, #108]	; (80036e8 <EXTI15_10_IRQHandler+0xbc>)
 800367a:	695b      	ldr	r3, [r3, #20]
 800367c:	4a1a      	ldr	r2, [pc, #104]	; (80036e8 <EXTI15_10_IRQHandler+0xbc>)
 800367e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003682:	6153      	str	r3, [r2, #20]
 8003684:	4b19      	ldr	r3, [pc, #100]	; (80036ec <EXTI15_10_IRQHandler+0xc0>)
 8003686:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003688:	4798      	blx	r3
		if(EXTI_REG->PR &(1<<13)){EXTI_REG->PR|=(1<<13); 		g_P_CALLBACK_f[13]();}
 800368a:	4b17      	ldr	r3, [pc, #92]	; (80036e8 <EXTI15_10_IRQHandler+0xbc>)
 800368c:	695b      	ldr	r3, [r3, #20]
 800368e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003692:	2b00      	cmp	r3, #0
 8003694:	d008      	beq.n	80036a8 <EXTI15_10_IRQHandler+0x7c>
 8003696:	4b14      	ldr	r3, [pc, #80]	; (80036e8 <EXTI15_10_IRQHandler+0xbc>)
 8003698:	695b      	ldr	r3, [r3, #20]
 800369a:	4a13      	ldr	r2, [pc, #76]	; (80036e8 <EXTI15_10_IRQHandler+0xbc>)
 800369c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80036a0:	6153      	str	r3, [r2, #20]
 80036a2:	4b12      	ldr	r3, [pc, #72]	; (80036ec <EXTI15_10_IRQHandler+0xc0>)
 80036a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036a6:	4798      	blx	r3
		if(EXTI_REG->PR &(1<<14)){EXTI_REG->PR|=(1<<14); 		g_P_CALLBACK_f[14]();}
 80036a8:	4b0f      	ldr	r3, [pc, #60]	; (80036e8 <EXTI15_10_IRQHandler+0xbc>)
 80036aa:	695b      	ldr	r3, [r3, #20]
 80036ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d008      	beq.n	80036c6 <EXTI15_10_IRQHandler+0x9a>
 80036b4:	4b0c      	ldr	r3, [pc, #48]	; (80036e8 <EXTI15_10_IRQHandler+0xbc>)
 80036b6:	695b      	ldr	r3, [r3, #20]
 80036b8:	4a0b      	ldr	r2, [pc, #44]	; (80036e8 <EXTI15_10_IRQHandler+0xbc>)
 80036ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80036be:	6153      	str	r3, [r2, #20]
 80036c0:	4b0a      	ldr	r3, [pc, #40]	; (80036ec <EXTI15_10_IRQHandler+0xc0>)
 80036c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036c4:	4798      	blx	r3
		if(EXTI_REG->PR &(1<<15)){EXTI_REG->PR|=(1<<15); 		g_P_CALLBACK_f[15]();}
 80036c6:	4b08      	ldr	r3, [pc, #32]	; (80036e8 <EXTI15_10_IRQHandler+0xbc>)
 80036c8:	695b      	ldr	r3, [r3, #20]
 80036ca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d008      	beq.n	80036e4 <EXTI15_10_IRQHandler+0xb8>
 80036d2:	4b05      	ldr	r3, [pc, #20]	; (80036e8 <EXTI15_10_IRQHandler+0xbc>)
 80036d4:	695b      	ldr	r3, [r3, #20]
 80036d6:	4a04      	ldr	r2, [pc, #16]	; (80036e8 <EXTI15_10_IRQHandler+0xbc>)
 80036d8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80036dc:	6153      	str	r3, [r2, #20]
 80036de:	4b03      	ldr	r3, [pc, #12]	; (80036ec <EXTI15_10_IRQHandler+0xc0>)
 80036e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036e2:	4798      	blx	r3

	}
 80036e4:	bf00      	nop
 80036e6:	bd80      	pop	{r7, pc}
 80036e8:	40010400 	.word	0x40010400
 80036ec:	20004194 	.word	0x20004194

080036f0 <Get_PIN_Positon>:
 *      Author: Ahmed
 */


#include "GPIO_Driver.h"
usint16_t Get_PIN_Positon(usint16_t pin){
 80036f0:	b480      	push	{r7}
 80036f2:	b085      	sub	sp, #20
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	4603      	mov	r3, r0
 80036f8:	80fb      	strh	r3, [r7, #6]
	usint16_t positon = (pin<8) ? (4*pin) :((pin-8)*4)   ;
 80036fa:	88fb      	ldrh	r3, [r7, #6]
 80036fc:	2b07      	cmp	r3, #7
 80036fe:	d803      	bhi.n	8003708 <Get_PIN_Positon+0x18>
 8003700:	88fb      	ldrh	r3, [r7, #6]
 8003702:	009b      	lsls	r3, r3, #2
 8003704:	b29b      	uxth	r3, r3
 8003706:	e006      	b.n	8003716 <Get_PIN_Positon+0x26>
 8003708:	88fb      	ldrh	r3, [r7, #6]
 800370a:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 800370e:	3338      	adds	r3, #56	; 0x38
 8003710:	b29b      	uxth	r3, r3
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	b29b      	uxth	r3, r3
 8003716:	81fb      	strh	r3, [r7, #14]
return positon;
 8003718:	89fb      	ldrh	r3, [r7, #14]
}
 800371a:	4618      	mov	r0, r3
 800371c:	3714      	adds	r7, #20
 800371e:	46bd      	mov	sp, r7
 8003720:	bc80      	pop	{r7}
 8003722:	4770      	bx	lr

08003724 <MCAL_GPIO_init>:
void MCAL_GPIO_init(GPIOx_REG* GPIOx,PIN_config* PINx){
 8003724:	b590      	push	{r4, r7, lr}
 8003726:	b085      	sub	sp, #20
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
 800372c:	6039      	str	r1, [r7, #0]
	if(GPIOx ==GPIOA) RCC->APB2ENR |=(1<<2);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	4a6a      	ldr	r2, [pc, #424]	; (80038dc <MCAL_GPIO_init+0x1b8>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d106      	bne.n	8003744 <MCAL_GPIO_init+0x20>
 8003736:	4b6a      	ldr	r3, [pc, #424]	; (80038e0 <MCAL_GPIO_init+0x1bc>)
 8003738:	699b      	ldr	r3, [r3, #24]
 800373a:	4a69      	ldr	r2, [pc, #420]	; (80038e0 <MCAL_GPIO_init+0x1bc>)
 800373c:	f043 0304 	orr.w	r3, r3, #4
 8003740:	6193      	str	r3, [r2, #24]
 8003742:	e02a      	b.n	800379a <MCAL_GPIO_init+0x76>
	else if(GPIOx ==GPIOB)RCC->APB2ENR |=(1<<3);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	4a67      	ldr	r2, [pc, #412]	; (80038e4 <MCAL_GPIO_init+0x1c0>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d106      	bne.n	800375a <MCAL_GPIO_init+0x36>
 800374c:	4b64      	ldr	r3, [pc, #400]	; (80038e0 <MCAL_GPIO_init+0x1bc>)
 800374e:	699b      	ldr	r3, [r3, #24]
 8003750:	4a63      	ldr	r2, [pc, #396]	; (80038e0 <MCAL_GPIO_init+0x1bc>)
 8003752:	f043 0308 	orr.w	r3, r3, #8
 8003756:	6193      	str	r3, [r2, #24]
 8003758:	e01f      	b.n	800379a <MCAL_GPIO_init+0x76>
		else if(GPIOx ==GPIOC)RCC->APB2ENR |=(1<<4);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	4a62      	ldr	r2, [pc, #392]	; (80038e8 <MCAL_GPIO_init+0x1c4>)
 800375e:	4293      	cmp	r3, r2
 8003760:	d106      	bne.n	8003770 <MCAL_GPIO_init+0x4c>
 8003762:	4b5f      	ldr	r3, [pc, #380]	; (80038e0 <MCAL_GPIO_init+0x1bc>)
 8003764:	699b      	ldr	r3, [r3, #24]
 8003766:	4a5e      	ldr	r2, [pc, #376]	; (80038e0 <MCAL_GPIO_init+0x1bc>)
 8003768:	f043 0310 	orr.w	r3, r3, #16
 800376c:	6193      	str	r3, [r2, #24]
 800376e:	e014      	b.n	800379a <MCAL_GPIO_init+0x76>
		else if(GPIOx ==GPIOD)RCC->APB2ENR |=(1<<5);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	4a5e      	ldr	r2, [pc, #376]	; (80038ec <MCAL_GPIO_init+0x1c8>)
 8003774:	4293      	cmp	r3, r2
 8003776:	d106      	bne.n	8003786 <MCAL_GPIO_init+0x62>
 8003778:	4b59      	ldr	r3, [pc, #356]	; (80038e0 <MCAL_GPIO_init+0x1bc>)
 800377a:	699b      	ldr	r3, [r3, #24]
 800377c:	4a58      	ldr	r2, [pc, #352]	; (80038e0 <MCAL_GPIO_init+0x1bc>)
 800377e:	f043 0320 	orr.w	r3, r3, #32
 8003782:	6193      	str	r3, [r2, #24]
 8003784:	e009      	b.n	800379a <MCAL_GPIO_init+0x76>
		else if(GPIOx ==GPIOE)RCC->APB2ENR |=(1<<6);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	4a59      	ldr	r2, [pc, #356]	; (80038f0 <MCAL_GPIO_init+0x1cc>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d105      	bne.n	800379a <MCAL_GPIO_init+0x76>
 800378e:	4b54      	ldr	r3, [pc, #336]	; (80038e0 <MCAL_GPIO_init+0x1bc>)
 8003790:	699b      	ldr	r3, [r3, #24]
 8003792:	4a53      	ldr	r2, [pc, #332]	; (80038e0 <MCAL_GPIO_init+0x1bc>)
 8003794:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003798:	6193      	str	r3, [r2, #24]

	vusint32_t *CONFIG=(PINx->PIN_number < 8) ? &GPIOx->CRL : &GPIOx->CRH ;
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	881b      	ldrh	r3, [r3, #0]
 800379e:	b29b      	uxth	r3, r3
 80037a0:	2b07      	cmp	r3, #7
 80037a2:	d801      	bhi.n	80037a8 <MCAL_GPIO_init+0x84>
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	e001      	b.n	80037ac <MCAL_GPIO_init+0x88>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	3304      	adds	r3, #4
 80037ac:	60fb      	str	r3, [r7, #12]
	*(CONFIG) &=~(0xF <<Get_PIN_Positon(PINx->PIN_number));
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	881b      	ldrh	r3, [r3, #0]
 80037b2:	b29b      	uxth	r3, r3
 80037b4:	4618      	mov	r0, r3
 80037b6:	f7ff ff9b 	bl	80036f0 <Get_PIN_Positon>
 80037ba:	4603      	mov	r3, r0
 80037bc:	461a      	mov	r2, r3
 80037be:	230f      	movs	r3, #15
 80037c0:	4093      	lsls	r3, r2
 80037c2:	43da      	mvns	r2, r3
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	401a      	ands	r2, r3
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	601a      	str	r2, [r3, #0]
	// CNF0[1:0] MODE0[1:0] CLEAR

	if(PINx->MODE == Analog ||PINx->MODE == INPUT_FI ||PINx->MODE == INPUT_PU ||PINx->MODE == INPUT_PD ){
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	789b      	ldrb	r3, [r3, #2]
 80037d2:	b2db      	uxtb	r3, r3
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d00e      	beq.n	80037f6 <MCAL_GPIO_init+0xd2>
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	789b      	ldrb	r3, [r3, #2]
 80037dc:	b2db      	uxtb	r3, r3
 80037de:	2b01      	cmp	r3, #1
 80037e0:	d009      	beq.n	80037f6 <MCAL_GPIO_init+0xd2>
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	789b      	ldrb	r3, [r3, #2]
 80037e6:	b2db      	uxtb	r3, r3
 80037e8:	2b02      	cmp	r3, #2
 80037ea:	d004      	beq.n	80037f6 <MCAL_GPIO_init+0xd2>
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	789b      	ldrb	r3, [r3, #2]
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	2b03      	cmp	r3, #3
 80037f4:	d156      	bne.n	80038a4 <MCAL_GPIO_init+0x180>
		if(PINx->MODE == INPUT_PD){
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	789b      	ldrb	r3, [r3, #2]
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	2b03      	cmp	r3, #3
 80037fe:	d11c      	bne.n	800383a <MCAL_GPIO_init+0x116>
			*(CONFIG) |=((INPUT_PU << 2 ) << Get_PIN_Positon(PINx->PIN_number) );
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	881b      	ldrh	r3, [r3, #0]
 8003804:	b29b      	uxth	r3, r3
 8003806:	4618      	mov	r0, r3
 8003808:	f7ff ff72 	bl	80036f0 <Get_PIN_Positon>
 800380c:	4603      	mov	r3, r0
 800380e:	461a      	mov	r2, r3
 8003810:	2308      	movs	r3, #8
 8003812:	fa03 f202 	lsl.w	r2, r3, r2
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	431a      	orrs	r2, r3
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	601a      	str	r2, [r3, #0]
			GPIOx->ODR &=~(1<< PINx->PIN_number);;
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	881b      	ldrh	r3, [r3, #0]
 8003824:	b29b      	uxth	r3, r3
 8003826:	461a      	mov	r2, r3
 8003828:	2301      	movs	r3, #1
 800382a:	4093      	lsls	r3, r2
 800382c:	43da      	mvns	r2, r3
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	68db      	ldr	r3, [r3, #12]
 8003832:	401a      	ands	r2, r3
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	60da      	str	r2, [r3, #12]
		if(PINx->MODE == INPUT_PD){
 8003838:	e04c      	b.n	80038d4 <MCAL_GPIO_init+0x1b0>
		}

		else if(PINx->MODE == INPUT_PU){
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	789b      	ldrb	r3, [r3, #2]
 800383e:	b2db      	uxtb	r3, r3
 8003840:	2b02      	cmp	r3, #2
 8003842:	d11c      	bne.n	800387e <MCAL_GPIO_init+0x15a>
			*(CONFIG) |=((INPUT_PU << 2  ) << Get_PIN_Positon(PINx->PIN_number) );
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	881b      	ldrh	r3, [r3, #0]
 8003848:	b29b      	uxth	r3, r3
 800384a:	4618      	mov	r0, r3
 800384c:	f7ff ff50 	bl	80036f0 <Get_PIN_Positon>
 8003850:	4603      	mov	r3, r0
 8003852:	461a      	mov	r2, r3
 8003854:	2308      	movs	r3, #8
 8003856:	fa03 f202 	lsl.w	r2, r3, r2
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	431a      	orrs	r2, r3
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	601a      	str	r2, [r3, #0]
			GPIOx->ODR |=(1<< PINx->PIN_number);;
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	881b      	ldrh	r3, [r3, #0]
 8003868:	b29b      	uxth	r3, r3
 800386a:	461a      	mov	r2, r3
 800386c:	2301      	movs	r3, #1
 800386e:	fa03 f202 	lsl.w	r2, r3, r2
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	68db      	ldr	r3, [r3, #12]
 8003876:	431a      	orrs	r2, r3
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	60da      	str	r2, [r3, #12]
		if(PINx->MODE == INPUT_PD){
 800387c:	e02a      	b.n	80038d4 <MCAL_GPIO_init+0x1b0>

		}else{
			*(CONFIG) |=((PINx->MODE << 2  ) << Get_PIN_Positon(PINx->PIN_number) );
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	789b      	ldrb	r3, [r3, #2]
 8003882:	b2db      	uxtb	r3, r3
 8003884:	009c      	lsls	r4, r3, #2
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	881b      	ldrh	r3, [r3, #0]
 800388a:	b29b      	uxth	r3, r3
 800388c:	4618      	mov	r0, r3
 800388e:	f7ff ff2f 	bl	80036f0 <Get_PIN_Positon>
 8003892:	4603      	mov	r3, r0
 8003894:	fa04 f203 	lsl.w	r2, r4, r3
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	431a      	orrs	r2, r3
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	601a      	str	r2, [r3, #0]
		if(PINx->MODE == INPUT_PD){
 80038a2:	e017      	b.n	80038d4 <MCAL_GPIO_init+0x1b0>

		}

	}else{
		*(CONFIG) |=((((PINx->MODE -4 ) <<2) | PINx->SPEED ) << Get_PIN_Positon(PINx->PIN_number) );
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	789b      	ldrb	r3, [r3, #2]
 80038a8:	b2db      	uxtb	r3, r3
 80038aa:	3b04      	subs	r3, #4
 80038ac:	009b      	lsls	r3, r3, #2
 80038ae:	683a      	ldr	r2, [r7, #0]
 80038b0:	78d2      	ldrb	r2, [r2, #3]
 80038b2:	b2d2      	uxtb	r2, r2
 80038b4:	ea43 0402 	orr.w	r4, r3, r2
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	881b      	ldrh	r3, [r3, #0]
 80038bc:	b29b      	uxth	r3, r3
 80038be:	4618      	mov	r0, r3
 80038c0:	f7ff ff16 	bl	80036f0 <Get_PIN_Positon>
 80038c4:	4603      	mov	r3, r0
 80038c6:	fa04 f203 	lsl.w	r2, r4, r3
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	431a      	orrs	r2, r3
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	601a      	str	r2, [r3, #0]

	}

}
 80038d4:	bf00      	nop
 80038d6:	3714      	adds	r7, #20
 80038d8:	46bd      	mov	sp, r7
 80038da:	bd90      	pop	{r4, r7, pc}
 80038dc:	40010800 	.word	0x40010800
 80038e0:	40021000 	.word	0x40021000
 80038e4:	40010c00 	.word	0x40010c00
 80038e8:	40011000 	.word	0x40011000
 80038ec:	40011400 	.word	0x40011400
 80038f0:	40011800 	.word	0x40011800

080038f4 <MCAL_write_PIN>:

	}


}
void MCAL_write_PIN(GPIOx_REG* GPIOx,vusint16_t PIN_Number,vusint8_t value){
 80038f4:	b480      	push	{r7}
 80038f6:	b083      	sub	sp, #12
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
 80038fc:	460b      	mov	r3, r1
 80038fe:	807b      	strh	r3, [r7, #2]
 8003900:	4613      	mov	r3, r2
 8003902:	707b      	strb	r3, [r7, #1]
	if(value == LOGIC_HIGH){
 8003904:	787b      	ldrb	r3, [r7, #1]
 8003906:	b2db      	uxtb	r3, r3
 8003908:	2b01      	cmp	r3, #1
 800390a:	d10b      	bne.n	8003924 <MCAL_write_PIN+0x30>
		GPIOx->ODR |=(1<<PIN_Number);
 800390c:	887b      	ldrh	r3, [r7, #2]
 800390e:	b29b      	uxth	r3, r3
 8003910:	461a      	mov	r2, r3
 8003912:	2301      	movs	r3, #1
 8003914:	fa03 f202 	lsl.w	r2, r3, r2
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	68db      	ldr	r3, [r3, #12]
 800391c:	431a      	orrs	r2, r3
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	60da      	str	r2, [r3, #12]

	}



}
 8003922:	e00a      	b.n	800393a <MCAL_write_PIN+0x46>
		GPIOx->ODR &=~(1<<PIN_Number);
 8003924:	887b      	ldrh	r3, [r7, #2]
 8003926:	b29b      	uxth	r3, r3
 8003928:	461a      	mov	r2, r3
 800392a:	2301      	movs	r3, #1
 800392c:	4093      	lsls	r3, r2
 800392e:	43da      	mvns	r2, r3
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	68db      	ldr	r3, [r3, #12]
 8003934:	401a      	ands	r2, r3
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	60da      	str	r2, [r3, #12]
}
 800393a:	bf00      	nop
 800393c:	370c      	adds	r7, #12
 800393e:	46bd      	mov	sp, r7
 8003940:	bc80      	pop	{r7}
 8003942:	4770      	bx	lr

08003944 <MCAL_Read_PIN>:
void MCAL_write_PORT(GPIOx_REG* GPIOX,vusint16_t value){
	GPIOX->ODR=value;


}
usint16_t MCAL_Read_PIN(GPIOx_REG* GPIOx,vusint16_t PIN_Number){
 8003944:	b480      	push	{r7}
 8003946:	b083      	sub	sp, #12
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
 800394c:	460b      	mov	r3, r1
 800394e:	807b      	strh	r3, [r7, #2]

	return ((GPIOx->IDR>>PIN_Number) & 1);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	689b      	ldr	r3, [r3, #8]
 8003954:	887a      	ldrh	r2, [r7, #2]
 8003956:	b292      	uxth	r2, r2
 8003958:	40d3      	lsrs	r3, r2
 800395a:	b29b      	uxth	r3, r3
 800395c:	f003 0301 	and.w	r3, r3, #1
 8003960:	b29b      	uxth	r3, r3

}
 8003962:	4618      	mov	r0, r3
 8003964:	370c      	adds	r7, #12
 8003966:	46bd      	mov	sp, r7
 8003968:	bc80      	pop	{r7}
 800396a:	4770      	bx	lr

0800396c <TIM2_IRQHandler>:
	if(TIMx== TIM2)			{RCC->APB1RSTR|=(1<<0);		RCC->APB1RSTR&=~(1<<0);	}
	else if(TIMx== TIM3)	{RCC->APB1RSTR|=(1<<1);		RCC->APB1RSTR&=~(1<<1);	}
	else if(TIMx== TIM4)	{RCC->APB1RSTR|=(1<<2);		RCC->APB1RSTR&=~(1<<2);	}
}

void TIM2_IRQHandler(){
 800396c:	b580      	push	{r7, lr}
 800396e:	b082      	sub	sp, #8
 8003970:	af00      	add	r7, sp, #0
	GP_TIMx_ERROR_src *ERROR;
	if(TIM2->SR.BIT_NAME.UIF){
 8003972:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003976:	691b      	ldr	r3, [r3, #16]
 8003978:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800397c:	b2db      	uxtb	r3, r3
 800397e:	2b00      	cmp	r3, #0
 8003980:	d00b      	beq.n	800399a <TIM2_IRQHandler+0x2e>
		ERROR->UIF=1;
 8003982:	687a      	ldr	r2, [r7, #4]
 8003984:	7813      	ldrb	r3, [r2, #0]
 8003986:	f043 0301 	orr.w	r3, r3, #1
 800398a:	7013      	strb	r3, [r2, #0]
		TIM2->SR.BIT_NAME.UIF=0;
 800398c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003990:	6913      	ldr	r3, [r2, #16]
 8003992:	f36f 0300 	bfc	r3, #0, #1
 8003996:	6113      	str	r3, [r2, #16]
 8003998:	e04e      	b.n	8003a38 <TIM2_IRQHandler+0xcc>
	}

	else if(TIM2->SR.BIT_NAME.CC1IF){
 800399a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800399e:	691b      	ldr	r3, [r3, #16]
 80039a0:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80039a4:	b2db      	uxtb	r3, r3
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d00b      	beq.n	80039c2 <TIM2_IRQHandler+0x56>
		ERROR->CC1IF=1;
 80039aa:	687a      	ldr	r2, [r7, #4]
 80039ac:	7813      	ldrb	r3, [r2, #0]
 80039ae:	f043 0302 	orr.w	r3, r3, #2
 80039b2:	7013      	strb	r3, [r2, #0]
		TIM2->SR.BIT_NAME.CC1IF=0;
 80039b4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80039b8:	6913      	ldr	r3, [r2, #16]
 80039ba:	f36f 0341 	bfc	r3, #1, #1
 80039be:	6113      	str	r3, [r2, #16]
 80039c0:	e03a      	b.n	8003a38 <TIM2_IRQHandler+0xcc>


	}
	else if(TIM2->SR.BIT_NAME.CC2IF){
 80039c2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80039c6:	691b      	ldr	r3, [r3, #16]
 80039c8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d00b      	beq.n	80039ea <TIM2_IRQHandler+0x7e>
		ERROR->CC2IF=1;
 80039d2:	687a      	ldr	r2, [r7, #4]
 80039d4:	7813      	ldrb	r3, [r2, #0]
 80039d6:	f043 0304 	orr.w	r3, r3, #4
 80039da:	7013      	strb	r3, [r2, #0]
		TIM2->SR.BIT_NAME.CC2IF=0;
 80039dc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80039e0:	6913      	ldr	r3, [r2, #16]
 80039e2:	f36f 0382 	bfc	r3, #2, #1
 80039e6:	6113      	str	r3, [r2, #16]
 80039e8:	e026      	b.n	8003a38 <TIM2_IRQHandler+0xcc>

	}
	else if(TIM2->SR.BIT_NAME.CC3IF){
 80039ea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80039ee:	691b      	ldr	r3, [r3, #16]
 80039f0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80039f4:	b2db      	uxtb	r3, r3
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d00b      	beq.n	8003a12 <TIM2_IRQHandler+0xa6>
		ERROR->CC3IF=1;
 80039fa:	687a      	ldr	r2, [r7, #4]
 80039fc:	7813      	ldrb	r3, [r2, #0]
 80039fe:	f043 0308 	orr.w	r3, r3, #8
 8003a02:	7013      	strb	r3, [r2, #0]
		TIM2->SR.BIT_NAME.CC3IF=0;
 8003a04:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003a08:	6913      	ldr	r3, [r2, #16]
 8003a0a:	f36f 03c3 	bfc	r3, #3, #1
 8003a0e:	6113      	str	r3, [r2, #16]
 8003a10:	e012      	b.n	8003a38 <TIM2_IRQHandler+0xcc>

	}
	else if(TIM2->SR.BIT_NAME.CC4IF){
 8003a12:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003a16:	691b      	ldr	r3, [r3, #16]
 8003a18:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003a1c:	b2db      	uxtb	r3, r3
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d00a      	beq.n	8003a38 <TIM2_IRQHandler+0xcc>
		ERROR->CC4IF=1;
 8003a22:	687a      	ldr	r2, [r7, #4]
 8003a24:	7813      	ldrb	r3, [r2, #0]
 8003a26:	f043 0310 	orr.w	r3, r3, #16
 8003a2a:	7013      	strb	r3, [r2, #0]
		TIM2->SR.BIT_NAME.CC4IF=0;
 8003a2c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003a30:	6913      	ldr	r3, [r2, #16]
 8003a32:	f36f 1304 	bfc	r3, #4, #1
 8003a36:	6113      	str	r3, [r2, #16]

	}
	g_GP_Sitting[0].f_callback(ERROR);
 8003a38:	4b03      	ldr	r3, [pc, #12]	; (8003a48 <TIM2_IRQHandler+0xdc>)
 8003a3a:	68db      	ldr	r3, [r3, #12]
 8003a3c:	6878      	ldr	r0, [r7, #4]
 8003a3e:	4798      	blx	r3

}
 8003a40:	bf00      	nop
 8003a42:	3708      	adds	r7, #8
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bd80      	pop	{r7, pc}
 8003a48:	200041d0 	.word	0x200041d0

08003a4c <TIM3_IRQHandler>:
void TIM3_IRQHandler(){
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b082      	sub	sp, #8
 8003a50:	af00      	add	r7, sp, #0
	GP_TIMx_ERROR_src *ERROR;
	if(TIM3->SR.BIT_NAME.UIF){
 8003a52:	4b30      	ldr	r3, [pc, #192]	; (8003b14 <TIM3_IRQHandler+0xc8>)
 8003a54:	691b      	ldr	r3, [r3, #16]
 8003a56:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003a5a:	b2db      	uxtb	r3, r3
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d00a      	beq.n	8003a76 <TIM3_IRQHandler+0x2a>
		ERROR->UIF=1;
 8003a60:	687a      	ldr	r2, [r7, #4]
 8003a62:	7813      	ldrb	r3, [r2, #0]
 8003a64:	f043 0301 	orr.w	r3, r3, #1
 8003a68:	7013      	strb	r3, [r2, #0]
		TIM3->SR.BIT_NAME.UIF=0;
 8003a6a:	4a2a      	ldr	r2, [pc, #168]	; (8003b14 <TIM3_IRQHandler+0xc8>)
 8003a6c:	6913      	ldr	r3, [r2, #16]
 8003a6e:	f36f 0300 	bfc	r3, #0, #1
 8003a72:	6113      	str	r3, [r2, #16]
 8003a74:	e046      	b.n	8003b04 <TIM3_IRQHandler+0xb8>
	}

	else if(TIM3->SR.BIT_NAME.CC1IF){
 8003a76:	4b27      	ldr	r3, [pc, #156]	; (8003b14 <TIM3_IRQHandler+0xc8>)
 8003a78:	691b      	ldr	r3, [r3, #16]
 8003a7a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8003a7e:	b2db      	uxtb	r3, r3
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d00a      	beq.n	8003a9a <TIM3_IRQHandler+0x4e>
		ERROR->CC1IF=1;
 8003a84:	687a      	ldr	r2, [r7, #4]
 8003a86:	7813      	ldrb	r3, [r2, #0]
 8003a88:	f043 0302 	orr.w	r3, r3, #2
 8003a8c:	7013      	strb	r3, [r2, #0]
		TIM3->SR.BIT_NAME.CC1IF=0;
 8003a8e:	4a21      	ldr	r2, [pc, #132]	; (8003b14 <TIM3_IRQHandler+0xc8>)
 8003a90:	6913      	ldr	r3, [r2, #16]
 8003a92:	f36f 0341 	bfc	r3, #1, #1
 8003a96:	6113      	str	r3, [r2, #16]
 8003a98:	e034      	b.n	8003b04 <TIM3_IRQHandler+0xb8>


	}
	else if(TIM3->SR.BIT_NAME.CC2IF){
 8003a9a:	4b1e      	ldr	r3, [pc, #120]	; (8003b14 <TIM3_IRQHandler+0xc8>)
 8003a9c:	691b      	ldr	r3, [r3, #16]
 8003a9e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8003aa2:	b2db      	uxtb	r3, r3
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d00a      	beq.n	8003abe <TIM3_IRQHandler+0x72>
		ERROR->CC2IF=1;
 8003aa8:	687a      	ldr	r2, [r7, #4]
 8003aaa:	7813      	ldrb	r3, [r2, #0]
 8003aac:	f043 0304 	orr.w	r3, r3, #4
 8003ab0:	7013      	strb	r3, [r2, #0]
		TIM3->SR.BIT_NAME.CC2IF=0;
 8003ab2:	4a18      	ldr	r2, [pc, #96]	; (8003b14 <TIM3_IRQHandler+0xc8>)
 8003ab4:	6913      	ldr	r3, [r2, #16]
 8003ab6:	f36f 0382 	bfc	r3, #2, #1
 8003aba:	6113      	str	r3, [r2, #16]
 8003abc:	e022      	b.n	8003b04 <TIM3_IRQHandler+0xb8>

	}
	else if(TIM3->SR.BIT_NAME.CC3IF){
 8003abe:	4b15      	ldr	r3, [pc, #84]	; (8003b14 <TIM3_IRQHandler+0xc8>)
 8003ac0:	691b      	ldr	r3, [r3, #16]
 8003ac2:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8003ac6:	b2db      	uxtb	r3, r3
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d00a      	beq.n	8003ae2 <TIM3_IRQHandler+0x96>
		ERROR->CC3IF=1;
 8003acc:	687a      	ldr	r2, [r7, #4]
 8003ace:	7813      	ldrb	r3, [r2, #0]
 8003ad0:	f043 0308 	orr.w	r3, r3, #8
 8003ad4:	7013      	strb	r3, [r2, #0]
		TIM3->SR.BIT_NAME.CC3IF=0;
 8003ad6:	4a0f      	ldr	r2, [pc, #60]	; (8003b14 <TIM3_IRQHandler+0xc8>)
 8003ad8:	6913      	ldr	r3, [r2, #16]
 8003ada:	f36f 03c3 	bfc	r3, #3, #1
 8003ade:	6113      	str	r3, [r2, #16]
 8003ae0:	e010      	b.n	8003b04 <TIM3_IRQHandler+0xb8>

	}
	else if(TIM3->SR.BIT_NAME.CC4IF){
 8003ae2:	4b0c      	ldr	r3, [pc, #48]	; (8003b14 <TIM3_IRQHandler+0xc8>)
 8003ae4:	691b      	ldr	r3, [r3, #16]
 8003ae6:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d009      	beq.n	8003b04 <TIM3_IRQHandler+0xb8>
		ERROR->CC4IF=1;
 8003af0:	687a      	ldr	r2, [r7, #4]
 8003af2:	7813      	ldrb	r3, [r2, #0]
 8003af4:	f043 0310 	orr.w	r3, r3, #16
 8003af8:	7013      	strb	r3, [r2, #0]
		TIM3->SR.BIT_NAME.CC4IF=0;
 8003afa:	4a06      	ldr	r2, [pc, #24]	; (8003b14 <TIM3_IRQHandler+0xc8>)
 8003afc:	6913      	ldr	r3, [r2, #16]
 8003afe:	f36f 1304 	bfc	r3, #4, #1
 8003b02:	6113      	str	r3, [r2, #16]

	}
	g_GP_Sitting[1].f_callback(ERROR);
 8003b04:	4b04      	ldr	r3, [pc, #16]	; (8003b18 <TIM3_IRQHandler+0xcc>)
 8003b06:	69db      	ldr	r3, [r3, #28]
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	4798      	blx	r3


}void TIM4_IRQHandler(){
 8003b0c:	bf00      	nop
 8003b0e:	3708      	adds	r7, #8
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bd80      	pop	{r7, pc}
 8003b14:	40000400 	.word	0x40000400
 8003b18:	200041d0 	.word	0x200041d0

08003b1c <TIM4_IRQHandler>:
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b082      	sub	sp, #8
 8003b20:	af00      	add	r7, sp, #0
	volatile  GP_TIMx_ERROR_src *ERROR;
	if(TIM4->SR.BIT_NAME.UIF){
 8003b22:	4b33      	ldr	r3, [pc, #204]	; (8003bf0 <TIM4_IRQHandler+0xd4>)
 8003b24:	691b      	ldr	r3, [r3, #16]
 8003b26:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003b2a:	b2db      	uxtb	r3, r3
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d00a      	beq.n	8003b46 <TIM4_IRQHandler+0x2a>
		ERROR->UIF=1;
 8003b30:	687a      	ldr	r2, [r7, #4]
 8003b32:	7813      	ldrb	r3, [r2, #0]
 8003b34:	f043 0301 	orr.w	r3, r3, #1
 8003b38:	7013      	strb	r3, [r2, #0]
		TIM4->SR.BIT_NAME.UIF=0;
 8003b3a:	4a2d      	ldr	r2, [pc, #180]	; (8003bf0 <TIM4_IRQHandler+0xd4>)
 8003b3c:	6913      	ldr	r3, [r2, #16]
 8003b3e:	f36f 0300 	bfc	r3, #0, #1
 8003b42:	6113      	str	r3, [r2, #16]
 8003b44:	e04b      	b.n	8003bde <TIM4_IRQHandler+0xc2>
	}

	else if(TIM4->SR.BIT_NAME.CC1IF){
 8003b46:	4b2a      	ldr	r3, [pc, #168]	; (8003bf0 <TIM4_IRQHandler+0xd4>)
 8003b48:	691b      	ldr	r3, [r3, #16]
 8003b4a:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8003b4e:	b2db      	uxtb	r3, r3
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d00a      	beq.n	8003b6a <TIM4_IRQHandler+0x4e>
		ERROR->CC1IF=1;
 8003b54:	687a      	ldr	r2, [r7, #4]
 8003b56:	7813      	ldrb	r3, [r2, #0]
 8003b58:	f043 0302 	orr.w	r3, r3, #2
 8003b5c:	7013      	strb	r3, [r2, #0]
		TIM4->SR.BIT_NAME.CC1IF=0;
 8003b5e:	4a24      	ldr	r2, [pc, #144]	; (8003bf0 <TIM4_IRQHandler+0xd4>)
 8003b60:	6913      	ldr	r3, [r2, #16]
 8003b62:	f36f 0341 	bfc	r3, #1, #1
 8003b66:	6113      	str	r3, [r2, #16]
 8003b68:	e039      	b.n	8003bde <TIM4_IRQHandler+0xc2>


	}
	else if(TIM4->SR.BIT_NAME.CC2IF){
 8003b6a:	4b21      	ldr	r3, [pc, #132]	; (8003bf0 <TIM4_IRQHandler+0xd4>)
 8003b6c:	691b      	ldr	r3, [r3, #16]
 8003b6e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d00f      	beq.n	8003b98 <TIM4_IRQHandler+0x7c>
		ERROR->CC2IF=1;
 8003b78:	687a      	ldr	r2, [r7, #4]
 8003b7a:	7813      	ldrb	r3, [r2, #0]
 8003b7c:	f043 0304 	orr.w	r3, r3, #4
 8003b80:	7013      	strb	r3, [r2, #0]
		TIM4->SR.BIT_NAME.CC2IF=0;
 8003b82:	4a1b      	ldr	r2, [pc, #108]	; (8003bf0 <TIM4_IRQHandler+0xd4>)
 8003b84:	6913      	ldr	r3, [r2, #16]
 8003b86:	f36f 0382 	bfc	r3, #2, #1
 8003b8a:	6113      	str	r3, [r2, #16]
		ERROR->UIF=1;
 8003b8c:	687a      	ldr	r2, [r7, #4]
 8003b8e:	7813      	ldrb	r3, [r2, #0]
 8003b90:	f043 0301 	orr.w	r3, r3, #1
 8003b94:	7013      	strb	r3, [r2, #0]
 8003b96:	e022      	b.n	8003bde <TIM4_IRQHandler+0xc2>

	}
	else if(TIM4->SR.BIT_NAME.CC3IF){
 8003b98:	4b15      	ldr	r3, [pc, #84]	; (8003bf0 <TIM4_IRQHandler+0xd4>)
 8003b9a:	691b      	ldr	r3, [r3, #16]
 8003b9c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8003ba0:	b2db      	uxtb	r3, r3
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d00a      	beq.n	8003bbc <TIM4_IRQHandler+0xa0>
		ERROR->CC3IF=1;
 8003ba6:	687a      	ldr	r2, [r7, #4]
 8003ba8:	7813      	ldrb	r3, [r2, #0]
 8003baa:	f043 0308 	orr.w	r3, r3, #8
 8003bae:	7013      	strb	r3, [r2, #0]
		TIM4->SR.BIT_NAME.CC3IF=0;
 8003bb0:	4a0f      	ldr	r2, [pc, #60]	; (8003bf0 <TIM4_IRQHandler+0xd4>)
 8003bb2:	6913      	ldr	r3, [r2, #16]
 8003bb4:	f36f 03c3 	bfc	r3, #3, #1
 8003bb8:	6113      	str	r3, [r2, #16]
 8003bba:	e010      	b.n	8003bde <TIM4_IRQHandler+0xc2>

	}
	else if(TIM4->SR.BIT_NAME.CC4IF){
 8003bbc:	4b0c      	ldr	r3, [pc, #48]	; (8003bf0 <TIM4_IRQHandler+0xd4>)
 8003bbe:	691b      	ldr	r3, [r3, #16]
 8003bc0:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003bc4:	b2db      	uxtb	r3, r3
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d009      	beq.n	8003bde <TIM4_IRQHandler+0xc2>
		ERROR->CC4IF=1;
 8003bca:	687a      	ldr	r2, [r7, #4]
 8003bcc:	7813      	ldrb	r3, [r2, #0]
 8003bce:	f043 0310 	orr.w	r3, r3, #16
 8003bd2:	7013      	strb	r3, [r2, #0]
		TIM4->SR.BIT_NAME.CC4IF=0;
 8003bd4:	4a06      	ldr	r2, [pc, #24]	; (8003bf0 <TIM4_IRQHandler+0xd4>)
 8003bd6:	6913      	ldr	r3, [r2, #16]
 8003bd8:	f36f 1304 	bfc	r3, #4, #1
 8003bdc:	6113      	str	r3, [r2, #16]

	}
	g_GP_Sitting[2].f_callback(ERROR);
 8003bde:	4b05      	ldr	r3, [pc, #20]	; (8003bf4 <TIM4_IRQHandler+0xd8>)
 8003be0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003be2:	6878      	ldr	r0, [r7, #4]
 8003be4:	4798      	blx	r3


}
 8003be6:	bf00      	nop
 8003be8:	3708      	adds	r7, #8
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}
 8003bee:	bf00      	nop
 8003bf0:	40000800 	.word	0x40000800
 8003bf4:	200041d0 	.word	0x200041d0

08003bf8 <MCAL_GET_SYS_CLCK>:
 */
#include "RCC.h"
uint8_t APB_Prescaler[]={0,0,0,0,1,2,3,4};
uint8_t AHB_Prescaler[]={0,0,0,0,0,0,0,0,1,2,3,4,5,6,7,8,9};

uint32_t MCAL_GET_SYS_CLCK(){
 8003bf8:	b480      	push	{r7}
 8003bfa:	af00      	add	r7, sp, #0
	switch((RCC->CFGR >>2) &0b11){
 8003bfc:	4b0a      	ldr	r3, [pc, #40]	; (8003c28 <MCAL_GET_SYS_CLCK+0x30>)
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	089b      	lsrs	r3, r3, #2
 8003c02:	f003 0303 	and.w	r3, r3, #3
 8003c06:	2b01      	cmp	r3, #1
 8003c08:	d006      	beq.n	8003c18 <MCAL_GET_SYS_CLCK+0x20>
 8003c0a:	2b01      	cmp	r3, #1
 8003c0c:	d302      	bcc.n	8003c14 <MCAL_GET_SYS_CLCK+0x1c>
 8003c0e:	2b02      	cmp	r3, #2
 8003c10:	d004      	beq.n	8003c1c <MCAL_GET_SYS_CLCK+0x24>
 8003c12:	e005      	b.n	8003c20 <MCAL_GET_SYS_CLCK+0x28>
	case 0:
		return HSI_CLOCK;
 8003c14:	4b05      	ldr	r3, [pc, #20]	; (8003c2c <MCAL_GET_SYS_CLCK+0x34>)
 8003c16:	e003      	b.n	8003c20 <MCAL_GET_SYS_CLCK+0x28>
		break;
	case 1:
		return HSE_CLOCK;
 8003c18:	4b05      	ldr	r3, [pc, #20]	; (8003c30 <MCAL_GET_SYS_CLCK+0x38>)
 8003c1a:	e001      	b.n	8003c20 <MCAL_GET_SYS_CLCK+0x28>
		break;
	case 2:
		return PLL_CLOCK;
 8003c1c:	4b05      	ldr	r3, [pc, #20]	; (8003c34 <MCAL_GET_SYS_CLCK+0x3c>)
 8003c1e:	e7ff      	b.n	8003c20 <MCAL_GET_SYS_CLCK+0x28>

		break;
	}

}
 8003c20:	4618      	mov	r0, r3
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bc80      	pop	{r7}
 8003c26:	4770      	bx	lr
 8003c28:	40021000 	.word	0x40021000
 8003c2c:	007a1200 	.word	0x007a1200
 8003c30:	00f42400 	.word	0x00f42400
 8003c34:	01ab3f00 	.word	0x01ab3f00

08003c38 <MCAL_GET_H_CLCK>:
uint32_t MCAL_GET_H_CLCK(){
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	af00      	add	r7, sp, #0

	return (MCAL_GET_SYS_CLCK() >> AHB_Prescaler[ (RCC->CFGR >>4) &0xF]) ;
 8003c3c:	f7ff ffdc 	bl	8003bf8 <MCAL_GET_SYS_CLCK>
 8003c40:	4601      	mov	r1, r0
 8003c42:	4b05      	ldr	r3, [pc, #20]	; (8003c58 <MCAL_GET_H_CLCK+0x20>)
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	091b      	lsrs	r3, r3, #4
 8003c48:	f003 030f 	and.w	r3, r3, #15
 8003c4c:	4a03      	ldr	r2, [pc, #12]	; (8003c5c <MCAL_GET_H_CLCK+0x24>)
 8003c4e:	5cd3      	ldrb	r3, [r2, r3]
 8003c50:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	bd80      	pop	{r7, pc}
 8003c58:	40021000 	.word	0x40021000
 8003c5c:	20000010 	.word	0x20000010

08003c60 <MCAL_GET_PCLCK1>:
uint32_t MCAL_GET_PCLCK1(){
 8003c60:	b580      	push	{r7, lr}
 8003c62:	af00      	add	r7, sp, #0
	return (MCAL_GET_H_CLCK() >> APB_Prescaler[ (RCC->CFGR >>8) &0b111] );
 8003c64:	f7ff ffe8 	bl	8003c38 <MCAL_GET_H_CLCK>
 8003c68:	4601      	mov	r1, r0
 8003c6a:	4b05      	ldr	r3, [pc, #20]	; (8003c80 <MCAL_GET_PCLCK1+0x20>)
 8003c6c:	685b      	ldr	r3, [r3, #4]
 8003c6e:	0a1b      	lsrs	r3, r3, #8
 8003c70:	f003 0307 	and.w	r3, r3, #7
 8003c74:	4a03      	ldr	r2, [pc, #12]	; (8003c84 <MCAL_GET_PCLCK1+0x24>)
 8003c76:	5cd3      	ldrb	r3, [r2, r3]
 8003c78:	fa21 f303 	lsr.w	r3, r1, r3

}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	bd80      	pop	{r7, pc}
 8003c80:	40021000 	.word	0x40021000
 8003c84:	20000008 	.word	0x20000008

08003c88 <MCAL_GET_PCLCK2>:
uint32_t MCAL_GET_PCLCK2(){
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	af00      	add	r7, sp, #0
	return (MCAL_GET_H_CLCK() >> APB_Prescaler[ (RCC->CFGR >>11) &0b111] );
 8003c8c:	f7ff ffd4 	bl	8003c38 <MCAL_GET_H_CLCK>
 8003c90:	4601      	mov	r1, r0
 8003c92:	4b05      	ldr	r3, [pc, #20]	; (8003ca8 <MCAL_GET_PCLCK2+0x20>)
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	0adb      	lsrs	r3, r3, #11
 8003c98:	f003 0307 	and.w	r3, r3, #7
 8003c9c:	4a03      	ldr	r2, [pc, #12]	; (8003cac <MCAL_GET_PCLCK2+0x24>)
 8003c9e:	5cd3      	ldrb	r3, [r2, r3]
 8003ca0:	fa21 f303 	lsr.w	r3, r1, r3

}
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	bd80      	pop	{r7, pc}
 8003ca8:	40021000 	.word	0x40021000
 8003cac:	20000008 	.word	0x20000008

08003cb0 <MCAL_SPI_init>:
 */

#include "SPI.h"
SPI_Config_t G_P_Config_t[2]={0}; // index 0 for SPI0 index 1 for SPI1

void MCAL_SPI_init(SPI_Reg * SPIx,SPI_Config_t *Config){
 8003cb0:	b590      	push	{r4, r7, lr}
 8003cb2:	b083      	sub	sp, #12
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
 8003cb8:	6039      	str	r1, [r7, #0]
	// make a global backup for the configuration of the SPI
	if(SPIx == SPI1){ G_P_Config_t[0]= *Config; 	RCC->APB2ENR |=(1<<12); }
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	4a57      	ldr	r2, [pc, #348]	; (8003e1c <MCAL_SPI_init+0x16c>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d10c      	bne.n	8003cdc <MCAL_SPI_init+0x2c>
 8003cc2:	4a57      	ldr	r2, [pc, #348]	; (8003e20 <MCAL_SPI_init+0x170>)
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	4614      	mov	r4, r2
 8003cc8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003cca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8003cce:	4b55      	ldr	r3, [pc, #340]	; (8003e24 <MCAL_SPI_init+0x174>)
 8003cd0:	699b      	ldr	r3, [r3, #24]
 8003cd2:	4a54      	ldr	r2, [pc, #336]	; (8003e24 <MCAL_SPI_init+0x174>)
 8003cd4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003cd8:	6193      	str	r3, [r2, #24]
 8003cda:	e011      	b.n	8003d00 <MCAL_SPI_init+0x50>
	else if(SPIx == SPI2){ G_P_Config_t[1]= *Config;RCC->APB1ENR |=(1<<14); }
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	4a52      	ldr	r2, [pc, #328]	; (8003e28 <MCAL_SPI_init+0x178>)
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d10d      	bne.n	8003d00 <MCAL_SPI_init+0x50>
 8003ce4:	4b4e      	ldr	r3, [pc, #312]	; (8003e20 <MCAL_SPI_init+0x170>)
 8003ce6:	683a      	ldr	r2, [r7, #0]
 8003ce8:	f103 0410 	add.w	r4, r3, #16
 8003cec:	4613      	mov	r3, r2
 8003cee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003cf0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8003cf4:	4b4b      	ldr	r3, [pc, #300]	; (8003e24 <MCAL_SPI_init+0x174>)
 8003cf6:	69db      	ldr	r3, [r3, #28]
 8003cf8:	4a4a      	ldr	r2, [pc, #296]	; (8003e24 <MCAL_SPI_init+0x174>)
 8003cfa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003cfe:	61d3      	str	r3, [r2, #28]
	//1. Set the DFF bit to define 8- or 16-bit data frame format
	SPIx->SPI_CR1.Bit_Name.DFF = Config->DATA;
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	789b      	ldrb	r3, [r3, #2]
 8003d04:	f003 0301 	and.w	r3, r3, #1
 8003d08:	b2d9      	uxtb	r1, r3
 8003d0a:	687a      	ldr	r2, [r7, #4]
 8003d0c:	8813      	ldrh	r3, [r2, #0]
 8003d0e:	f361 23cb 	bfi	r3, r1, #11, #1
 8003d12:	8013      	strh	r3, [r2, #0]
		/*2. Select the CPOL and CPHA bits to define one of the four relationships between the
		data transfer and the serial clock (see Figure 240). For correct data transfer, the CPOL
		and CPHA bits must be configured in the same way in the slave device and the master
		device*/
	SPIx->SPI_CR1.Bit_Name.CPOL = Config->POL;
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	799b      	ldrb	r3, [r3, #6]
 8003d18:	f003 0301 	and.w	r3, r3, #1
 8003d1c:	b2d9      	uxtb	r1, r3
 8003d1e:	687a      	ldr	r2, [r7, #4]
 8003d20:	8813      	ldrh	r3, [r2, #0]
 8003d22:	f361 0341 	bfi	r3, r1, #1, #1
 8003d26:	8013      	strh	r3, [r2, #0]
	SPIx->SPI_CR1.Bit_Name.CPHA = Config->PHA;
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	79db      	ldrb	r3, [r3, #7]
 8003d2c:	f003 0301 	and.w	r3, r3, #1
 8003d30:	b2d9      	uxtb	r1, r3
 8003d32:	687a      	ldr	r2, [r7, #4]
 8003d34:	8813      	ldrh	r3, [r2, #0]
 8003d36:	f361 0300 	bfi	r3, r1, #0, #1
 8003d3a:	8013      	strh	r3, [r2, #0]
		/*3. The frame format (MSB-first or LSB-first depending on the value of the LSBFIRST bit in
		the SPI_CR1 register) must be the same as the master device.*/
	SPIx->SPI_CR1.Bit_Name.LSBFIRST = Config->FRAME;
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	78db      	ldrb	r3, [r3, #3]
 8003d40:	f003 0301 	and.w	r3, r3, #1
 8003d44:	b2d9      	uxtb	r1, r3
 8003d46:	687a      	ldr	r2, [r7, #4]
 8003d48:	8813      	ldrh	r3, [r2, #0]
 8003d4a:	f361 13c7 	bfi	r3, r1, #7, #1
 8003d4e:	8013      	strh	r3, [r2, #0]
	/*4. In Hardware mode (refer to Slave select (NSS) pin management), the NSS pin must be
		connected to a low level signal during the complete byte transmit sequence. In NSS
		software mode, set the SSM bit and clear the SSI bit in the SPI_CR1 register.*/
	if(Config->NSS_SELC ==SW) 	SPIx->SPI_CR1.Bit_Name.SSM = 1;
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	791b      	ldrb	r3, [r3, #4]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d105      	bne.n	8003d64 <MCAL_SPI_init+0xb4>
 8003d58:	687a      	ldr	r2, [r7, #4]
 8003d5a:	8813      	ldrh	r3, [r2, #0]
 8003d5c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003d60:	8013      	strh	r3, [r2, #0]
 8003d62:	e01c      	b.n	8003d9e <MCAL_SPI_init+0xee>
	else if(Config->NSS_SELC ==HW_OUT ){ SPIx->SPI_CR1.Bit_Name.SSM = 0; SPIx->SPI_CR2.Bit_Name.SSOE =1;}
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	791b      	ldrb	r3, [r3, #4]
 8003d68:	2b01      	cmp	r3, #1
 8003d6a:	d10a      	bne.n	8003d82 <MCAL_SPI_init+0xd2>
 8003d6c:	687a      	ldr	r2, [r7, #4]
 8003d6e:	8813      	ldrh	r3, [r2, #0]
 8003d70:	f36f 2349 	bfc	r3, #9, #1
 8003d74:	8013      	strh	r3, [r2, #0]
 8003d76:	687a      	ldr	r2, [r7, #4]
 8003d78:	7913      	ldrb	r3, [r2, #4]
 8003d7a:	f043 0304 	orr.w	r3, r3, #4
 8003d7e:	7113      	strb	r3, [r2, #4]
 8003d80:	e00d      	b.n	8003d9e <MCAL_SPI_init+0xee>
	else if(Config->NSS_SELC ==HW_IN ){ SPIx->SPI_CR1.Bit_Name.SSM = 0; SPIx->SPI_CR2.Bit_Name.SSOE =0;}
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	791b      	ldrb	r3, [r3, #4]
 8003d86:	2b02      	cmp	r3, #2
 8003d88:	d109      	bne.n	8003d9e <MCAL_SPI_init+0xee>
 8003d8a:	687a      	ldr	r2, [r7, #4]
 8003d8c:	8813      	ldrh	r3, [r2, #0]
 8003d8e:	f36f 2349 	bfc	r3, #9, #1
 8003d92:	8013      	strh	r3, [r2, #0]
 8003d94:	687a      	ldr	r2, [r7, #4]
 8003d96:	7913      	ldrb	r3, [r2, #4]
 8003d98:	f36f 0382 	bfc	r3, #2, #1
 8003d9c:	7113      	strb	r3, [r2, #4]
	//5. Clear the MSTR bit and set the SPE bit (both in the SPI_CR1 register) to assign the pins to alternate functions.
	SPIx->SPI_CR1.Bit_Name.MSTR = Config->M_S;
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	785b      	ldrb	r3, [r3, #1]
 8003da2:	f003 0301 	and.w	r3, r3, #1
 8003da6:	b2d9      	uxtb	r1, r3
 8003da8:	687a      	ldr	r2, [r7, #4]
 8003daa:	8813      	ldrh	r3, [r2, #0]
 8003dac:	f361 0382 	bfi	r3, r1, #2, #1
 8003db0:	8013      	strh	r3, [r2, #0]
	//6. Select the BR[2:0] bits to define the serial clock baud rate (see SPI_CR1 register)
	SPIx->SPI_CR1.Bit_Name.BR = Config->BAUD_R;
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	795b      	ldrb	r3, [r3, #5]
 8003db6:	f003 0307 	and.w	r3, r3, #7
 8003dba:	b2d9      	uxtb	r1, r3
 8003dbc:	687a      	ldr	r2, [r7, #4]
 8003dbe:	8813      	ldrh	r3, [r2, #0]
 8003dc0:	f361 03c5 	bfi	r3, r1, #3, #3
 8003dc4:	8013      	strh	r3, [r2, #0]

	// 7.check if the interrupt is enabled or not
	if(Config->IN_EN ==interrupt_EN){
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	7a1b      	ldrb	r3, [r3, #8]
 8003dca:	2b01      	cmp	r3, #1
 8003dcc:	d114      	bne.n	8003df8 <MCAL_SPI_init+0x148>

		if(SPIx == SPI1)    	NVIC_ISER1 |=(1<< (SPI1_IRQ-32));
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	4a12      	ldr	r2, [pc, #72]	; (8003e1c <MCAL_SPI_init+0x16c>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d106      	bne.n	8003de4 <MCAL_SPI_init+0x134>
 8003dd6:	4b15      	ldr	r3, [pc, #84]	; (8003e2c <MCAL_SPI_init+0x17c>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4a14      	ldr	r2, [pc, #80]	; (8003e2c <MCAL_SPI_init+0x17c>)
 8003ddc:	f043 0308 	orr.w	r3, r3, #8
 8003de0:	6013      	str	r3, [r2, #0]
 8003de2:	e009      	b.n	8003df8 <MCAL_SPI_init+0x148>
		else if(SPIx == SPI2)   NVIC_ISER1 |=(1<< (SPI2_IRQ-32));
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	4a10      	ldr	r2, [pc, #64]	; (8003e28 <MCAL_SPI_init+0x178>)
 8003de8:	4293      	cmp	r3, r2
 8003dea:	d105      	bne.n	8003df8 <MCAL_SPI_init+0x148>
 8003dec:	4b0f      	ldr	r3, [pc, #60]	; (8003e2c <MCAL_SPI_init+0x17c>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a0e      	ldr	r2, [pc, #56]	; (8003e2c <MCAL_SPI_init+0x17c>)
 8003df2:	f043 0310 	orr.w	r3, r3, #16
 8003df6:	6013      	str	r3, [r2, #0]
}
	// set the SPE bit
	 MCAL_SET_GPIO(SPIx);
 8003df8:	6878      	ldr	r0, [r7, #4]
 8003dfa:	f000 f853 	bl	8003ea4 <MCAL_SET_GPIO>
	 SPIx->SPI_CR1.Bit_Name.SPE =Config->SP_EN;
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	781b      	ldrb	r3, [r3, #0]
 8003e02:	f003 0301 	and.w	r3, r3, #1
 8003e06:	b2d9      	uxtb	r1, r3
 8003e08:	687a      	ldr	r2, [r7, #4]
 8003e0a:	8813      	ldrh	r3, [r2, #0]
 8003e0c:	f361 1386 	bfi	r3, r1, #6, #1
 8003e10:	8013      	strh	r3, [r2, #0]




}
 8003e12:	bf00      	nop
 8003e14:	370c      	adds	r7, #12
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd90      	pop	{r4, r7, pc}
 8003e1a:	bf00      	nop
 8003e1c:	40013000 	.word	0x40013000
 8003e20:	20004160 	.word	0x20004160
 8003e24:	40021000 	.word	0x40021000
 8003e28:	40003800 	.word	0x40003800
 8003e2c:	e000e104 	.word	0xe000e104

08003e30 <MCAL_SPI_SendData>:
	if(SPIx == SPI1)   {	NVIC_ICER1 |=(1<< (SPI1_IRQ-32));	RCC->APB2RSTR |=(1<<12); }
	else if(SPIx == SPI2) {NVIC_ICER1 |=(1<< (SPI2_IRQ-32));	RCC->APB1RSTR |=(1<<14); }
}


uint8_t MCAL_SPI_SendData(SPI_Reg *SPIx,uint8_t data){
 8003e30:	b480      	push	{r7}
 8003e32:	b085      	sub	sp, #20
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
 8003e38:	460b      	mov	r3, r1
 8003e3a:	70fb      	strb	r3, [r7, #3]
	SPI_Config_t *L_P_config_t=NULL;
 8003e3c:	2300      	movs	r3, #0
 8003e3e:	60fb      	str	r3, [r7, #12]
	if(SPIx == SPI1) L_P_config_t =&G_P_Config_t[0];
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	4a14      	ldr	r2, [pc, #80]	; (8003e94 <MCAL_SPI_SendData+0x64>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d102      	bne.n	8003e4e <MCAL_SPI_SendData+0x1e>
 8003e48:	4b13      	ldr	r3, [pc, #76]	; (8003e98 <MCAL_SPI_SendData+0x68>)
 8003e4a:	60fb      	str	r3, [r7, #12]
 8003e4c:	e005      	b.n	8003e5a <MCAL_SPI_SendData+0x2a>
	else if(SPIx == SPI2) L_P_config_t =&G_P_Config_t[1];
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	4a12      	ldr	r2, [pc, #72]	; (8003e9c <MCAL_SPI_SendData+0x6c>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d101      	bne.n	8003e5a <MCAL_SPI_SendData+0x2a>
 8003e56:	4b12      	ldr	r3, [pc, #72]	; (8003ea0 <MCAL_SPI_SendData+0x70>)
 8003e58:	60fb      	str	r3, [r7, #12]
	// check if the configuration is polling or interrupt
	if(L_P_config_t->IN_EN ==interrupt_EN){ // do nothing the cpu will jump to isr
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	7a1b      	ldrb	r3, [r3, #8]
 8003e5e:	2b01      	cmp	r3, #1
 8003e60:	d105      	bne.n	8003e6e <MCAL_SPI_SendData+0x3e>
		SPIx->SPI_CR2.Bit_Name.TXEIE = 1;
 8003e62:	687a      	ldr	r2, [r7, #4]
 8003e64:	7913      	ldrb	r3, [r2, #4]
 8003e66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003e6a:	7113      	strb	r3, [r2, #4]
 8003e6c:	e007      	b.n	8003e7e <MCAL_SPI_SendData+0x4e>

	}else{
		while(!SPIx->SPI_SR.Bit_Name.TXE);
 8003e6e:	bf00      	nop
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	689b      	ldr	r3, [r3, #8]
 8003e74:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8003e78:	b2db      	uxtb	r3, r3
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d0f8      	beq.n	8003e70 <MCAL_SPI_SendData+0x40>
	}
	SPIx->DR_reg.ALL_REG=(uint8_t)data;
 8003e7e:	78fa      	ldrb	r2, [r7, #3]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	60da      	str	r2, [r3, #12]

	return SPIx->DR_reg.ALL_REG;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	68db      	ldr	r3, [r3, #12]
 8003e88:	b2db      	uxtb	r3, r3

}
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	3714      	adds	r7, #20
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bc80      	pop	{r7}
 8003e92:	4770      	bx	lr
 8003e94:	40013000 	.word	0x40013000
 8003e98:	20004160 	.word	0x20004160
 8003e9c:	40003800 	.word	0x40003800
 8003ea0:	20004170 	.word	0x20004170

08003ea4 <MCAL_SET_GPIO>:
	(*data)=(SPIx->DR_reg.ALL_REG &0xFF);


}

void MCAL_SET_GPIO(SPI_Reg *SPIx){
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b084      	sub	sp, #16
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
	SPI_Config_t *L_P_config_t=NULL;
 8003eac:	2300      	movs	r3, #0
 8003eae:	60fb      	str	r3, [r7, #12]
	PIN_config SPI_PIN_CONFIG;
	if(SPIx == SPI1) {
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	4a6c      	ldr	r2, [pc, #432]	; (8004064 <MCAL_SET_GPIO+0x1c0>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d169      	bne.n	8003f8c <MCAL_SET_GPIO+0xe8>
		L_P_config_t =&G_P_Config_t[0];
 8003eb8:	4b6b      	ldr	r3, [pc, #428]	; (8004068 <MCAL_SET_GPIO+0x1c4>)
 8003eba:	60fb      	str	r3, [r7, #12]
		RCC->APB2ENR|=(1<<2); // ENABLE CLOCK FOR PROTA
 8003ebc:	4b6b      	ldr	r3, [pc, #428]	; (800406c <MCAL_SET_GPIO+0x1c8>)
 8003ebe:	699b      	ldr	r3, [r3, #24]
 8003ec0:	4a6a      	ldr	r2, [pc, #424]	; (800406c <MCAL_SET_GPIO+0x1c8>)
 8003ec2:	f043 0304 	orr.w	r3, r3, #4
 8003ec6:	6193      	str	r3, [r2, #24]
		//PA4 SPI1_NSS
		if(L_P_config_t ->NSS_SELC ==SW){ SPI_PIN_CONFIG=(PIN_config) {PIN_4,OUTPUT_PP,SPEED_10};  		SPI1->SPI_CR1.Bit_Name.SSI=1;}//Not used. Can be used as a GPIO
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	791b      	ldrb	r3, [r3, #4]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d108      	bne.n	8003ee2 <MCAL_SET_GPIO+0x3e>
 8003ed0:	4b67      	ldr	r3, [pc, #412]	; (8004070 <MCAL_SET_GPIO+0x1cc>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	60bb      	str	r3, [r7, #8]
 8003ed6:	4a63      	ldr	r2, [pc, #396]	; (8004064 <MCAL_SET_GPIO+0x1c0>)
 8003ed8:	8813      	ldrh	r3, [r2, #0]
 8003eda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ede:	8013      	strh	r3, [r2, #0]
 8003ee0:	e00e      	b.n	8003f00 <MCAL_SET_GPIO+0x5c>
		else if(L_P_config_t ->NSS_SELC ==HW_OUT) SPI_PIN_CONFIG=(PIN_config) {PIN_4,OUTPUT_AF_PP,SPEED_10}; //Alternate function push-pull
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	791b      	ldrb	r3, [r3, #4]
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d103      	bne.n	8003ef2 <MCAL_SET_GPIO+0x4e>
 8003eea:	4b62      	ldr	r3, [pc, #392]	; (8004074 <MCAL_SET_GPIO+0x1d0>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	60bb      	str	r3, [r7, #8]
 8003ef0:	e006      	b.n	8003f00 <MCAL_SET_GPIO+0x5c>
		else if(L_P_config_t ->NSS_SELC ==HW_IN) SPI_PIN_CONFIG=(PIN_config) {PIN_4,INPUT_FI,0}; //Input floating/ Input pull-up / Input pull-down
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	791b      	ldrb	r3, [r3, #4]
 8003ef6:	2b02      	cmp	r3, #2
 8003ef8:	d102      	bne.n	8003f00 <MCAL_SET_GPIO+0x5c>
 8003efa:	4b5f      	ldr	r3, [pc, #380]	; (8004078 <MCAL_SET_GPIO+0x1d4>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	60bb      	str	r3, [r7, #8]
		MCAL_GPIO_init(GPIOA, &SPI_PIN_CONFIG);
 8003f00:	f107 0308 	add.w	r3, r7, #8
 8003f04:	4619      	mov	r1, r3
 8003f06:	485d      	ldr	r0, [pc, #372]	; (800407c <MCAL_SET_GPIO+0x1d8>)
 8003f08:	f7ff fc0c 	bl	8003724 <MCAL_GPIO_init>
		//PA5 SPI1_SCK
		if(L_P_config_t ->M_S ==Master) SPI_PIN_CONFIG=(PIN_config) {PIN_5,OUTPUT_AF_PP,SPEED_10};
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	785b      	ldrb	r3, [r3, #1]
 8003f10:	2b01      	cmp	r3, #1
 8003f12:	d103      	bne.n	8003f1c <MCAL_SET_GPIO+0x78>
 8003f14:	4b5a      	ldr	r3, [pc, #360]	; (8004080 <MCAL_SET_GPIO+0x1dc>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	60bb      	str	r3, [r7, #8]
 8003f1a:	e006      	b.n	8003f2a <MCAL_SET_GPIO+0x86>
		else if(L_P_config_t ->M_S ==Slave) SPI_PIN_CONFIG=(PIN_config) {PIN_5,INPUT_FI,0};
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	785b      	ldrb	r3, [r3, #1]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d102      	bne.n	8003f2a <MCAL_SET_GPIO+0x86>
 8003f24:	4b57      	ldr	r3, [pc, #348]	; (8004084 <MCAL_SET_GPIO+0x1e0>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	60bb      	str	r3, [r7, #8]
		MCAL_GPIO_init(GPIOA, &SPI_PIN_CONFIG);
 8003f2a:	f107 0308 	add.w	r3, r7, #8
 8003f2e:	4619      	mov	r1, r3
 8003f30:	4852      	ldr	r0, [pc, #328]	; (800407c <MCAL_SET_GPIO+0x1d8>)
 8003f32:	f7ff fbf7 	bl	8003724 <MCAL_GPIO_init>
		//PA6 SPI1_MISO
		if(L_P_config_t ->M_S ==Master) SPI_PIN_CONFIG=(PIN_config) {PIN_6,INPUT_FI,0};
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	785b      	ldrb	r3, [r3, #1]
 8003f3a:	2b01      	cmp	r3, #1
 8003f3c:	d103      	bne.n	8003f46 <MCAL_SET_GPIO+0xa2>
 8003f3e:	4b52      	ldr	r3, [pc, #328]	; (8004088 <MCAL_SET_GPIO+0x1e4>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	60bb      	str	r3, [r7, #8]
 8003f44:	e006      	b.n	8003f54 <MCAL_SET_GPIO+0xb0>
		else if(L_P_config_t ->M_S ==Slave) SPI_PIN_CONFIG=(PIN_config) {PIN_6,OUTPUT_AF_PP,SPEED_10};
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	785b      	ldrb	r3, [r3, #1]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d102      	bne.n	8003f54 <MCAL_SET_GPIO+0xb0>
 8003f4e:	4b4f      	ldr	r3, [pc, #316]	; (800408c <MCAL_SET_GPIO+0x1e8>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	60bb      	str	r3, [r7, #8]
		MCAL_GPIO_init(GPIOA, &SPI_PIN_CONFIG);
 8003f54:	f107 0308 	add.w	r3, r7, #8
 8003f58:	4619      	mov	r1, r3
 8003f5a:	4848      	ldr	r0, [pc, #288]	; (800407c <MCAL_SET_GPIO+0x1d8>)
 8003f5c:	f7ff fbe2 	bl	8003724 <MCAL_GPIO_init>
		//PA7 SPI1_MOSI
		if(L_P_config_t ->M_S ==Master) SPI_PIN_CONFIG=(PIN_config) {PIN_7,OUTPUT_AF_PP,SPEED_10};
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	785b      	ldrb	r3, [r3, #1]
 8003f64:	2b01      	cmp	r3, #1
 8003f66:	d103      	bne.n	8003f70 <MCAL_SET_GPIO+0xcc>
 8003f68:	4b49      	ldr	r3, [pc, #292]	; (8004090 <MCAL_SET_GPIO+0x1ec>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	60bb      	str	r3, [r7, #8]
 8003f6e:	e006      	b.n	8003f7e <MCAL_SET_GPIO+0xda>
		else if(L_P_config_t ->M_S ==Slave) SPI_PIN_CONFIG=(PIN_config) {PIN_7,INPUT_FI,0};
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	785b      	ldrb	r3, [r3, #1]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d102      	bne.n	8003f7e <MCAL_SET_GPIO+0xda>
 8003f78:	4b46      	ldr	r3, [pc, #280]	; (8004094 <MCAL_SET_GPIO+0x1f0>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	60bb      	str	r3, [r7, #8]
		MCAL_GPIO_init(GPIOA, &SPI_PIN_CONFIG);
 8003f7e:	f107 0308 	add.w	r3, r7, #8
 8003f82:	4619      	mov	r1, r3
 8003f84:	483d      	ldr	r0, [pc, #244]	; (800407c <MCAL_SET_GPIO+0x1d8>)
 8003f86:	f7ff fbcd 	bl	8003724 <MCAL_GPIO_init>
							MCAL_GPIO_init(GPIOA, &SPI_PIN_CONFIG);
	}



}
 8003f8a:	e067      	b.n	800405c <MCAL_SET_GPIO+0x1b8>
	else if(SPIx == SPI2){
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	4a42      	ldr	r2, [pc, #264]	; (8004098 <MCAL_SET_GPIO+0x1f4>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d163      	bne.n	800405c <MCAL_SET_GPIO+0x1b8>
		L_P_config_t =&G_P_Config_t[1];
 8003f94:	4b41      	ldr	r3, [pc, #260]	; (800409c <MCAL_SET_GPIO+0x1f8>)
 8003f96:	60fb      	str	r3, [r7, #12]
		RCC->APB2ENR|=(1<<3); // ENABLE CLOCK FOR PROTA
 8003f98:	4b34      	ldr	r3, [pc, #208]	; (800406c <MCAL_SET_GPIO+0x1c8>)
 8003f9a:	699b      	ldr	r3, [r3, #24]
 8003f9c:	4a33      	ldr	r2, [pc, #204]	; (800406c <MCAL_SET_GPIO+0x1c8>)
 8003f9e:	f043 0308 	orr.w	r3, r3, #8
 8003fa2:	6193      	str	r3, [r2, #24]
		if(L_P_config_t ->NSS_SELC ==SW) SPI_PIN_CONFIG=(PIN_config) {PIN_12,OUTPUT_AF_PP,SPEED_10}; //Not used. Can be used as a GPIO
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	791b      	ldrb	r3, [r3, #4]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d103      	bne.n	8003fb4 <MCAL_SET_GPIO+0x110>
 8003fac:	4b3c      	ldr	r3, [pc, #240]	; (80040a0 <MCAL_SET_GPIO+0x1fc>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	60bb      	str	r3, [r7, #8]
 8003fb2:	e00e      	b.n	8003fd2 <MCAL_SET_GPIO+0x12e>
			else if(L_P_config_t ->NSS_SELC ==HW_OUT) SPI_PIN_CONFIG=(PIN_config) {PIN_12,OUTPUT_AF_PP,SPEED_10}; //Alternate function push-pull
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	791b      	ldrb	r3, [r3, #4]
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	d103      	bne.n	8003fc4 <MCAL_SET_GPIO+0x120>
 8003fbc:	4b38      	ldr	r3, [pc, #224]	; (80040a0 <MCAL_SET_GPIO+0x1fc>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	60bb      	str	r3, [r7, #8]
 8003fc2:	e006      	b.n	8003fd2 <MCAL_SET_GPIO+0x12e>
			else if(L_P_config_t ->NSS_SELC ==HW_IN) SPI_PIN_CONFIG=(PIN_config) {PIN_12,INPUT_FI,0}; //Input floating/ Input pull-up / Input pull-down
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	791b      	ldrb	r3, [r3, #4]
 8003fc8:	2b02      	cmp	r3, #2
 8003fca:	d102      	bne.n	8003fd2 <MCAL_SET_GPIO+0x12e>
 8003fcc:	4b35      	ldr	r3, [pc, #212]	; (80040a4 <MCAL_SET_GPIO+0x200>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	60bb      	str	r3, [r7, #8]
			MCAL_GPIO_init(GPIOA, &SPI_PIN_CONFIG);
 8003fd2:	f107 0308 	add.w	r3, r7, #8
 8003fd6:	4619      	mov	r1, r3
 8003fd8:	4828      	ldr	r0, [pc, #160]	; (800407c <MCAL_SET_GPIO+0x1d8>)
 8003fda:	f7ff fba3 	bl	8003724 <MCAL_GPIO_init>
				if(L_P_config_t ->M_S ==Master) SPI_PIN_CONFIG=(PIN_config) {PIN_13,OUTPUT_AF_PP,SPEED_10};
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	785b      	ldrb	r3, [r3, #1]
 8003fe2:	2b01      	cmp	r3, #1
 8003fe4:	d103      	bne.n	8003fee <MCAL_SET_GPIO+0x14a>
 8003fe6:	4b30      	ldr	r3, [pc, #192]	; (80040a8 <MCAL_SET_GPIO+0x204>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	60bb      	str	r3, [r7, #8]
 8003fec:	e006      	b.n	8003ffc <MCAL_SET_GPIO+0x158>
				else if(L_P_config_t ->M_S ==Slave) SPI_PIN_CONFIG=(PIN_config) {PIN_13,INPUT_FI,0};
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	785b      	ldrb	r3, [r3, #1]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d102      	bne.n	8003ffc <MCAL_SET_GPIO+0x158>
 8003ff6:	4b2d      	ldr	r3, [pc, #180]	; (80040ac <MCAL_SET_GPIO+0x208>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	60bb      	str	r3, [r7, #8]
				MCAL_GPIO_init(GPIOA, &SPI_PIN_CONFIG);
 8003ffc:	f107 0308 	add.w	r3, r7, #8
 8004000:	4619      	mov	r1, r3
 8004002:	481e      	ldr	r0, [pc, #120]	; (800407c <MCAL_SET_GPIO+0x1d8>)
 8004004:	f7ff fb8e 	bl	8003724 <MCAL_GPIO_init>
				if(L_P_config_t ->M_S ==Master) SPI_PIN_CONFIG=(PIN_config) {PIN_14,INPUT_FI,0};
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	785b      	ldrb	r3, [r3, #1]
 800400c:	2b01      	cmp	r3, #1
 800400e:	d103      	bne.n	8004018 <MCAL_SET_GPIO+0x174>
 8004010:	4b27      	ldr	r3, [pc, #156]	; (80040b0 <MCAL_SET_GPIO+0x20c>)
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	60bb      	str	r3, [r7, #8]
 8004016:	e006      	b.n	8004026 <MCAL_SET_GPIO+0x182>
					else if(L_P_config_t ->M_S ==Slave) SPI_PIN_CONFIG=(PIN_config) {PIN_14,OUTPUT_AF_PP,SPEED_10};
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	785b      	ldrb	r3, [r3, #1]
 800401c:	2b00      	cmp	r3, #0
 800401e:	d102      	bne.n	8004026 <MCAL_SET_GPIO+0x182>
 8004020:	4b24      	ldr	r3, [pc, #144]	; (80040b4 <MCAL_SET_GPIO+0x210>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	60bb      	str	r3, [r7, #8]
					MCAL_GPIO_init(GPIOA, &SPI_PIN_CONFIG);
 8004026:	f107 0308 	add.w	r3, r7, #8
 800402a:	4619      	mov	r1, r3
 800402c:	4813      	ldr	r0, [pc, #76]	; (800407c <MCAL_SET_GPIO+0x1d8>)
 800402e:	f7ff fb79 	bl	8003724 <MCAL_GPIO_init>
					if(L_P_config_t ->M_S ==Master) SPI_PIN_CONFIG=(PIN_config) {PIN_15,OUTPUT_AF_PP,SPEED_10};
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	785b      	ldrb	r3, [r3, #1]
 8004036:	2b01      	cmp	r3, #1
 8004038:	d103      	bne.n	8004042 <MCAL_SET_GPIO+0x19e>
 800403a:	4b1f      	ldr	r3, [pc, #124]	; (80040b8 <MCAL_SET_GPIO+0x214>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	60bb      	str	r3, [r7, #8]
 8004040:	e006      	b.n	8004050 <MCAL_SET_GPIO+0x1ac>
							else if(L_P_config_t ->M_S ==Slave) SPI_PIN_CONFIG=(PIN_config) {PIN_15,INPUT_FI,0};
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	785b      	ldrb	r3, [r3, #1]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d102      	bne.n	8004050 <MCAL_SET_GPIO+0x1ac>
 800404a:	4b1c      	ldr	r3, [pc, #112]	; (80040bc <MCAL_SET_GPIO+0x218>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	60bb      	str	r3, [r7, #8]
							MCAL_GPIO_init(GPIOA, &SPI_PIN_CONFIG);
 8004050:	f107 0308 	add.w	r3, r7, #8
 8004054:	4619      	mov	r1, r3
 8004056:	4809      	ldr	r0, [pc, #36]	; (800407c <MCAL_SET_GPIO+0x1d8>)
 8004058:	f7ff fb64 	bl	8003724 <MCAL_GPIO_init>
}
 800405c:	bf00      	nop
 800405e:	3710      	adds	r7, #16
 8004060:	46bd      	mov	sp, r7
 8004062:	bd80      	pop	{r7, pc}
 8004064:	40013000 	.word	0x40013000
 8004068:	20004160 	.word	0x20004160
 800406c:	40021000 	.word	0x40021000
 8004070:	0800539c 	.word	0x0800539c
 8004074:	080053a0 	.word	0x080053a0
 8004078:	080053a4 	.word	0x080053a4
 800407c:	40010800 	.word	0x40010800
 8004080:	080053a8 	.word	0x080053a8
 8004084:	080053ac 	.word	0x080053ac
 8004088:	080053b0 	.word	0x080053b0
 800408c:	080053b4 	.word	0x080053b4
 8004090:	080053b8 	.word	0x080053b8
 8004094:	080053bc 	.word	0x080053bc
 8004098:	40003800 	.word	0x40003800
 800409c:	20004170 	.word	0x20004170
 80040a0:	080053c0 	.word	0x080053c0
 80040a4:	080053c4 	.word	0x080053c4
 80040a8:	080053c8 	.word	0x080053c8
 80040ac:	080053cc 	.word	0x080053cc
 80040b0:	080053d0 	.word	0x080053d0
 80040b4:	080053d4 	.word	0x080053d4
 80040b8:	080053d8 	.word	0x080053d8
 80040bc:	080053dc 	.word	0x080053dc

080040c0 <SPI1_IRQHandler>:


void SPI1_IRQHandler(void){
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b082      	sub	sp, #8
 80040c4:	af00      	add	r7, sp, #0
	Flag_source flagv2;
	get_flag_source(&flagv2,SPI1);
 80040c6:	1d3b      	adds	r3, r7, #4
 80040c8:	4905      	ldr	r1, [pc, #20]	; (80040e0 <SPI1_IRQHandler+0x20>)
 80040ca:	4618      	mov	r0, r3
 80040cc:	f000 f80c 	bl	80040e8 <get_flag_source>
	G_P_Config_t[0].P_CallBack(flagv2);
 80040d0:	4b04      	ldr	r3, [pc, #16]	; (80040e4 <SPI1_IRQHandler+0x24>)
 80040d2:	68db      	ldr	r3, [r3, #12]
 80040d4:	7938      	ldrb	r0, [r7, #4]
 80040d6:	4798      	blx	r3
}
 80040d8:	bf00      	nop
 80040da:	3708      	adds	r7, #8
 80040dc:	46bd      	mov	sp, r7
 80040de:	bd80      	pop	{r7, pc}
 80040e0:	40013000 	.word	0x40013000
 80040e4:	20004160 	.word	0x20004160

080040e8 <get_flag_source>:
void get_flag_source(Flag_source *flag,SPI_Reg* SPIx){
 80040e8:	b480      	push	{r7}
 80040ea:	b083      	sub	sp, #12
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	6039      	str	r1, [r7, #0]

	if(SPIx->SPI_SR.Bit_Name.RXNE){
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80040fa:	b2db      	uxtb	r3, r3
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d00f      	beq.n	8004120 <get_flag_source+0x38>
			flag->TXE_FLAG=0;
 8004100:	687a      	ldr	r2, [r7, #4]
 8004102:	7813      	ldrb	r3, [r2, #0]
 8004104:	f36f 0300 	bfc	r3, #0, #1
 8004108:	7013      	strb	r3, [r2, #0]
			flag->RXNE_FLAG=1;
 800410a:	687a      	ldr	r2, [r7, #4]
 800410c:	7813      	ldrb	r3, [r2, #0]
 800410e:	f043 0302 	orr.w	r3, r3, #2
 8004112:	7013      	strb	r3, [r2, #0]
			SPIx->SPI_CR2.Bit_Name.RXNEIE=0;
 8004114:	683a      	ldr	r2, [r7, #0]
 8004116:	7913      	ldrb	r3, [r2, #4]
 8004118:	f36f 1386 	bfc	r3, #6, #1
 800411c:	7113      	strb	r3, [r2, #4]
		}else if(SPIx->SPI_SR.Bit_Name.TXE){
		flag->TXE_FLAG=1;
		flag->RXNE_FLAG=0;
		SPIx->SPI_CR2.Bit_Name.TXEIE=0;
	}
}
 800411e:	e015      	b.n	800414c <get_flag_source+0x64>
		}else if(SPIx->SPI_SR.Bit_Name.TXE){
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	689b      	ldr	r3, [r3, #8]
 8004124:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8004128:	b2db      	uxtb	r3, r3
 800412a:	2b00      	cmp	r3, #0
 800412c:	d00e      	beq.n	800414c <get_flag_source+0x64>
		flag->TXE_FLAG=1;
 800412e:	687a      	ldr	r2, [r7, #4]
 8004130:	7813      	ldrb	r3, [r2, #0]
 8004132:	f043 0301 	orr.w	r3, r3, #1
 8004136:	7013      	strb	r3, [r2, #0]
		flag->RXNE_FLAG=0;
 8004138:	687a      	ldr	r2, [r7, #4]
 800413a:	7813      	ldrb	r3, [r2, #0]
 800413c:	f36f 0341 	bfc	r3, #1, #1
 8004140:	7013      	strb	r3, [r2, #0]
		SPIx->SPI_CR2.Bit_Name.TXEIE=0;
 8004142:	683a      	ldr	r2, [r7, #0]
 8004144:	7913      	ldrb	r3, [r2, #4]
 8004146:	f36f 13c7 	bfc	r3, #7, #1
 800414a:	7113      	strb	r3, [r2, #4]
}
 800414c:	bf00      	nop
 800414e:	370c      	adds	r7, #12
 8004150:	46bd      	mov	sp, r7
 8004152:	bc80      	pop	{r7}
 8004154:	4770      	bx	lr
	...

08004158 <MCAL_SET_TIMx_GPIO>:
#include "Timer1_8.h"
TIMERx_type g_Sitting;
TIM1_8_REG* g_TIMX;


void MCAL_SET_TIMx_GPIO(TIM1_8_REG* TIMx){
 8004158:	b580      	push	{r7, lr}
 800415a:	b084      	sub	sp, #16
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
	PIN_config pin={PIN_8,OUTPUT_AF_PP,SPEED_10};
 8004160:	4b06      	ldr	r3, [pc, #24]	; (800417c <MCAL_SET_TIMx_GPIO+0x24>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	60fb      	str	r3, [r7, #12]
	MCAL_GPIO_init(GPIOA, &pin);
 8004166:	f107 030c 	add.w	r3, r7, #12
 800416a:	4619      	mov	r1, r3
 800416c:	4804      	ldr	r0, [pc, #16]	; (8004180 <MCAL_SET_TIMx_GPIO+0x28>)
 800416e:	f7ff fad9 	bl	8003724 <MCAL_GPIO_init>
}
 8004172:	bf00      	nop
 8004174:	3710      	adds	r7, #16
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}
 800417a:	bf00      	nop
 800417c:	080053e0 	.word	0x080053e0
 8004180:	40010800 	.word	0x40010800

08004184 <TIMER_1_8_start>:
void TIMER_1_8_start(TIM1_8_REG* TIMx,TIMERx_type* Sitting){
 8004184:	b590      	push	{r4, r7, lr}
 8004186:	b083      	sub	sp, #12
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
 800418c:	6039      	str	r1, [r7, #0]
	g_Sitting=(* Sitting);
 800418e:	4a3b      	ldr	r2, [pc, #236]	; (800427c <TIMER_1_8_start+0xf8>)
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	4614      	mov	r4, r2
 8004194:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004196:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	g_TIMX=TIMx;
 800419a:	4a39      	ldr	r2, [pc, #228]	; (8004280 <TIMER_1_8_start+0xfc>)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6013      	str	r3, [r2, #0]
	if(TIMx== TIM1) RCC->APB2ENR|=(1<<11);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	4a38      	ldr	r2, [pc, #224]	; (8004284 <TIMER_1_8_start+0x100>)
 80041a4:	4293      	cmp	r3, r2
 80041a6:	d105      	bne.n	80041b4 <TIMER_1_8_start+0x30>
 80041a8:	4b37      	ldr	r3, [pc, #220]	; (8004288 <TIMER_1_8_start+0x104>)
 80041aa:	699b      	ldr	r3, [r3, #24]
 80041ac:	4a36      	ldr	r2, [pc, #216]	; (8004288 <TIMER_1_8_start+0x104>)
 80041ae:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80041b2:	6193      	str	r3, [r2, #24]



	// 2.select the pre vale
	TIMx->PSC=Sitting->TIME_PSC;
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	881b      	ldrh	r3, [r3, #0]
 80041b8:	461a      	mov	r2, r3
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	629a      	str	r2, [r3, #40]	; 0x28

	TIMx->CR1.BIT_NAME.ARPE=1;
 80041be:	687a      	ldr	r2, [r7, #4]
 80041c0:	6813      	ldr	r3, [r2, #0]
 80041c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80041c6:	6013      	str	r3, [r2, #0]

	TIMx->ARR=Sitting->TIME_ARR;
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	885b      	ldrh	r3, [r3, #2]
 80041cc:	461a      	mov	r2, r3
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	62da      	str	r2, [r3, #44]	; 0x2c

		TIMx->RCR=Sitting->TIME_RCR;
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	889b      	ldrh	r3, [r3, #4]
 80041d6:	461a      	mov	r2, r3
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	631a      	str	r2, [r3, #48]	; 0x30
	//1.Select the mode CMS[1:0]
	switch(Sitting->mode){
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	7a5b      	ldrb	r3, [r3, #9]
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	d00e      	beq.n	8004202 <TIMER_1_8_start+0x7e>
 80041e4:	2b02      	cmp	r3, #2
 80041e6:	d017      	beq.n	8004218 <TIMER_1_8_start+0x94>
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d11b      	bne.n	8004224 <TIMER_1_8_start+0xa0>
	case TIM1_Up:
		TIMx->CR1.BIT_NAME.CMS=0b00; //00: Edge-aligned mode. The counter counts up or down depending on the direction bit (DIR).
 80041ec:	687a      	ldr	r2, [r7, #4]
 80041ee:	6813      	ldr	r3, [r2, #0]
 80041f0:	f36f 1346 	bfc	r3, #5, #2
 80041f4:	6013      	str	r3, [r2, #0]
		TIMx->CR1.BIT_NAME.DIR=0; //0: Counter used as upcounter
 80041f6:	687a      	ldr	r2, [r7, #4]
 80041f8:	6813      	ldr	r3, [r2, #0]
 80041fa:	f36f 1304 	bfc	r3, #4, #1
 80041fe:	6013      	str	r3, [r2, #0]
		break;
 8004200:	e013      	b.n	800422a <TIMER_1_8_start+0xa6>
	case TIM1_DOWN:
		TIMx->CR1.BIT_NAME.CMS=0b00; //00: Edge-aligned mode. The counter counts up or down depending on the direction bit (DIR).
 8004202:	687a      	ldr	r2, [r7, #4]
 8004204:	6813      	ldr	r3, [r2, #0]
 8004206:	f36f 1346 	bfc	r3, #5, #2
 800420a:	6013      	str	r3, [r2, #0]
		TIMx->CR1.BIT_NAME.DIR=1; //1: Counter used as downcounter
 800420c:	687a      	ldr	r2, [r7, #4]
 800420e:	6813      	ldr	r3, [r2, #0]
 8004210:	f043 0310 	orr.w	r3, r3, #16
 8004214:	6013      	str	r3, [r2, #0]
		break;
 8004216:	e008      	b.n	800422a <TIMER_1_8_start+0xa6>
	case TIM1_Up_Down:
		TIMx->CR1.BIT_NAME.CMS=0b11;
 8004218:	687a      	ldr	r2, [r7, #4]
 800421a:	6813      	ldr	r3, [r2, #0]
 800421c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004220:	6013      	str	r3, [r2, #0]
		/*11: Center-aligned mode 3. The counter counts up and down alternatively. Output compare
		interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set
		both when the counter is counting up or down*/
		break;
 8004222:	e002      	b.n	800422a <TIMER_1_8_start+0xa6>
	default:
		ERROR_HANDLER();
 8004224:	f7fe fde0 	bl	8002de8 <ERROR_HANDLER>
		break;
 8004228:	bf00      	nop
	}
	MCAL_SET_TIMx_GPIO(TIMx);
 800422a:	6878      	ldr	r0, [r7, #4]
 800422c:	f7ff ff94 	bl	8004158 <MCAL_SET_TIMx_GPIO>
	TIMx->CR1.BIT_NAME.CEN=1;
 8004230:	687a      	ldr	r2, [r7, #4]
 8004232:	6813      	ldr	r3, [r2, #0]
 8004234:	f043 0301 	orr.w	r3, r3, #1
 8004238:	6013      	str	r3, [r2, #0]

	if(Sitting->INT_EN_DIS==TIM1_INT_EN){
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	7a1b      	ldrb	r3, [r3, #8]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d10b      	bne.n	800425a <TIMER_1_8_start+0xd6>

		TIMx->DIER.BIT_NAME.UIE=1;
 8004242:	687a      	ldr	r2, [r7, #4]
 8004244:	68d3      	ldr	r3, [r2, #12]
 8004246:	f043 0301 	orr.w	r3, r3, #1
 800424a:	60d3      	str	r3, [r2, #12]
		NVIC_ISER0|=(1<<25);
 800424c:	4b0f      	ldr	r3, [pc, #60]	; (800428c <TIMER_1_8_start+0x108>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a0e      	ldr	r2, [pc, #56]	; (800428c <TIMER_1_8_start+0x108>)
 8004252:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004256:	6013      	str	r3, [r2, #0]
	}else{
 		while(!TIMx->SR.BIT_NAME.UIF);
		TIMx->SR.BIT_NAME.UIF=0;
	}

}
 8004258:	e00c      	b.n	8004274 <TIMER_1_8_start+0xf0>
 		while(!TIMx->SR.BIT_NAME.UIF);
 800425a:	bf00      	nop
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	691b      	ldr	r3, [r3, #16]
 8004260:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8004264:	b2db      	uxtb	r3, r3
 8004266:	2b00      	cmp	r3, #0
 8004268:	d0f8      	beq.n	800425c <TIMER_1_8_start+0xd8>
		TIMx->SR.BIT_NAME.UIF=0;
 800426a:	687a      	ldr	r2, [r7, #4]
 800426c:	6913      	ldr	r3, [r2, #16]
 800426e:	f36f 0300 	bfc	r3, #0, #1
 8004272:	6113      	str	r3, [r2, #16]
}
 8004274:	bf00      	nop
 8004276:	370c      	adds	r7, #12
 8004278:	46bd      	mov	sp, r7
 800427a:	bd90      	pop	{r4, r7, pc}
 800427c:	2000420c 	.word	0x2000420c
 8004280:	2000421c 	.word	0x2000421c
 8004284:	40012c00 	.word	0x40012c00
 8004288:	40021000 	.word	0x40021000
 800428c:	e000e100 	.word	0xe000e100

08004290 <TIM1_UP_IRQHandler>:

}



void TIM1_UP_IRQHandler(){
 8004290:	b580      	push	{r7, lr}
 8004292:	af00      	add	r7, sp, #0
	g_Sitting.f_callback();
 8004294:	4b05      	ldr	r3, [pc, #20]	; (80042ac <TIM1_UP_IRQHandler+0x1c>)
 8004296:	68db      	ldr	r3, [r3, #12]
 8004298:	4798      	blx	r3
	g_TIMX->SR.BIT_NAME.UIF=0;
 800429a:	4b05      	ldr	r3, [pc, #20]	; (80042b0 <TIM1_UP_IRQHandler+0x20>)
 800429c:	681a      	ldr	r2, [r3, #0]
 800429e:	6913      	ldr	r3, [r2, #16]
 80042a0:	f36f 0300 	bfc	r3, #0, #1
 80042a4:	6113      	str	r3, [r2, #16]

}
 80042a6:	bf00      	nop
 80042a8:	bd80      	pop	{r7, pc}
 80042aa:	bf00      	nop
 80042ac:	2000420c 	.word	0x2000420c
 80042b0:	2000421c 	.word	0x2000421c

080042b4 <TIM1_CC_IRQHandler>:


void TIM1_CC_IRQHandler(){
 80042b4:	b580      	push	{r7, lr}
 80042b6:	af00      	add	r7, sp, #0
	g_Sitting.f_callback();
 80042b8:	4b05      	ldr	r3, [pc, #20]	; (80042d0 <TIM1_CC_IRQHandler+0x1c>)
 80042ba:	68db      	ldr	r3, [r3, #12]
 80042bc:	4798      	blx	r3
	g_TIMX->SR.BIT_NAME.CC1IF=0;
 80042be:	4b05      	ldr	r3, [pc, #20]	; (80042d4 <TIM1_CC_IRQHandler+0x20>)
 80042c0:	681a      	ldr	r2, [r3, #0]
 80042c2:	6913      	ldr	r3, [r2, #16]
 80042c4:	f36f 0341 	bfc	r3, #1, #1
 80042c8:	6113      	str	r3, [r2, #16]

}
 80042ca:	bf00      	nop
 80042cc:	bd80      	pop	{r7, pc}
 80042ce:	bf00      	nop
 80042d0:	2000420c 	.word	0x2000420c
 80042d4:	2000421c 	.word	0x2000421c

080042d8 <TIM1_BRK_IRQHandler>:
void TIM1_BRK_IRQHandler(){
 80042d8:	b580      	push	{r7, lr}
 80042da:	af00      	add	r7, sp, #0
	g_Sitting.f_callback();
 80042dc:	4b05      	ldr	r3, [pc, #20]	; (80042f4 <TIM1_BRK_IRQHandler+0x1c>)
 80042de:	68db      	ldr	r3, [r3, #12]
 80042e0:	4798      	blx	r3
	g_TIMX->SR.BIT_NAME.UIF=0;
 80042e2:	4b05      	ldr	r3, [pc, #20]	; (80042f8 <TIM1_BRK_IRQHandler+0x20>)
 80042e4:	681a      	ldr	r2, [r3, #0]
 80042e6:	6913      	ldr	r3, [r2, #16]
 80042e8:	f36f 0300 	bfc	r3, #0, #1
 80042ec:	6113      	str	r3, [r2, #16]

}
 80042ee:	bf00      	nop
 80042f0:	bd80      	pop	{r7, pc}
 80042f2:	bf00      	nop
 80042f4:	2000420c 	.word	0x2000420c
 80042f8:	2000421c 	.word	0x2000421c

080042fc <TIM1_TRG_COM_IRQHandler>:
void TIM1_TRG_COM_IRQHandler(){
 80042fc:	b580      	push	{r7, lr}
 80042fe:	af00      	add	r7, sp, #0
	g_Sitting.f_callback();
 8004300:	4b05      	ldr	r3, [pc, #20]	; (8004318 <TIM1_TRG_COM_IRQHandler+0x1c>)
 8004302:	68db      	ldr	r3, [r3, #12]
 8004304:	4798      	blx	r3
	g_TIMX->SR.BIT_NAME.UIF=0;
 8004306:	4b05      	ldr	r3, [pc, #20]	; (800431c <TIM1_TRG_COM_IRQHandler+0x20>)
 8004308:	681a      	ldr	r2, [r3, #0]
 800430a:	6913      	ldr	r3, [r2, #16]
 800430c:	f36f 0300 	bfc	r3, #0, #1
 8004310:	6113      	str	r3, [r2, #16]

}
 8004312:	bf00      	nop
 8004314:	bd80      	pop	{r7, pc}
 8004316:	bf00      	nop
 8004318:	2000420c 	.word	0x2000420c
 800431c:	2000421c 	.word	0x2000421c

08004320 <_TIM1_delay_us>:

void _TIM1_delay_us(uint16_t delay){
 8004320:	b580      	push	{r7, lr}
 8004322:	b086      	sub	sp, #24
 8004324:	af00      	add	r7, sp, #0
 8004326:	4603      	mov	r3, r0
 8004328:	80fb      	strh	r3, [r7, #6]
	TIMERx_type l_t_delay={((MCAL_GET_PCLCK2()/1000000)-1),((delay)-1),0,0,TIM1_INT_DIS,TIM1_Up,NULL};
 800432a:	f7ff fcad 	bl	8003c88 <MCAL_GET_PCLCK2>
 800432e:	4602      	mov	r2, r0
 8004330:	4b0f      	ldr	r3, [pc, #60]	; (8004370 <_TIM1_delay_us+0x50>)
 8004332:	fba3 2302 	umull	r2, r3, r3, r2
 8004336:	0c9b      	lsrs	r3, r3, #18
 8004338:	b29b      	uxth	r3, r3
 800433a:	3b01      	subs	r3, #1
 800433c:	b29b      	uxth	r3, r3
 800433e:	813b      	strh	r3, [r7, #8]
 8004340:	88fb      	ldrh	r3, [r7, #6]
 8004342:	3b01      	subs	r3, #1
 8004344:	b29b      	uxth	r3, r3
 8004346:	817b      	strh	r3, [r7, #10]
 8004348:	2300      	movs	r3, #0
 800434a:	81bb      	strh	r3, [r7, #12]
 800434c:	2300      	movs	r3, #0
 800434e:	81fb      	strh	r3, [r7, #14]
 8004350:	2301      	movs	r3, #1
 8004352:	743b      	strb	r3, [r7, #16]
 8004354:	2300      	movs	r3, #0
 8004356:	747b      	strb	r3, [r7, #17]
 8004358:	2300      	movs	r3, #0
 800435a:	617b      	str	r3, [r7, #20]
	TIMER_1_8_start(TIM1,&l_t_delay);
 800435c:	f107 0308 	add.w	r3, r7, #8
 8004360:	4619      	mov	r1, r3
 8004362:	4804      	ldr	r0, [pc, #16]	; (8004374 <_TIM1_delay_us+0x54>)
 8004364:	f7ff ff0e 	bl	8004184 <TIMER_1_8_start>

}
 8004368:	bf00      	nop
 800436a:	3718      	adds	r7, #24
 800436c:	46bd      	mov	sp, r7
 800436e:	bd80      	pop	{r7, pc}
 8004370:	431bde83 	.word	0x431bde83
 8004374:	40012c00 	.word	0x40012c00

08004378 <_TIM1_delay_ms>:

void _TIM1_delay_ms(uint16_t delay){
 8004378:	b580      	push	{r7, lr}
 800437a:	b084      	sub	sp, #16
 800437c:	af00      	add	r7, sp, #0
 800437e:	4603      	mov	r3, r0
 8004380:	80fb      	strh	r3, [r7, #6]


		for(uint32_t i=0;i<delay;i++)
 8004382:	2300      	movs	r3, #0
 8004384:	60fb      	str	r3, [r7, #12]
 8004386:	e006      	b.n	8004396 <_TIM1_delay_ms+0x1e>
			_TIM1_delay_us(1000);
 8004388:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800438c:	f7ff ffc8 	bl	8004320 <_TIM1_delay_us>
		for(uint32_t i=0;i<delay;i++)
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	3301      	adds	r3, #1
 8004394:	60fb      	str	r3, [r7, #12]
 8004396:	88fb      	ldrh	r3, [r7, #6]
 8004398:	68fa      	ldr	r2, [r7, #12]
 800439a:	429a      	cmp	r2, r3
 800439c:	d3f4      	bcc.n	8004388 <_TIM1_delay_ms+0x10>

}
 800439e:	bf00      	nop
 80043a0:	3710      	adds	r7, #16
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}
	...

080043a8 <MCAL_USART_init>:
 *  Created on: Aug 8, 2023
 *      Author: Ahmed
 */
#include "USART_Driver.h"
USART_Config_t G_P_config[3];
void MCAL_USART_init(USART_REG *USARTx,USART_Config_t *PIN){
 80043a8:	b5b0      	push	{r4, r5, r7, lr}
 80043aa:	b082      	sub	sp, #8
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	6078      	str	r0, [r7, #4]
 80043b0:	6039      	str	r1, [r7, #0]
	if(USARTx==USART1){ // MAKE A BACKUP AND ENABLE THE CLOCK
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	4aa9      	ldr	r2, [pc, #676]	; (800465c <MCAL_USART_init+0x2b4>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d10c      	bne.n	80043d4 <MCAL_USART_init+0x2c>
		G_P_config[0]=*PIN;
 80043ba:	4aa9      	ldr	r2, [pc, #676]	; (8004660 <MCAL_USART_init+0x2b8>)
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	4614      	mov	r4, r2
 80043c0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80043c2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		RCC->APB2ENR |=(1<<14);
 80043c6:	4ba7      	ldr	r3, [pc, #668]	; (8004664 <MCAL_USART_init+0x2bc>)
 80043c8:	699b      	ldr	r3, [r3, #24]
 80043ca:	4aa6      	ldr	r2, [pc, #664]	; (8004664 <MCAL_USART_init+0x2bc>)
 80043cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80043d0:	6193      	str	r3, [r2, #24]
 80043d2:	e024      	b.n	800441e <MCAL_USART_init+0x76>
	}else if(USARTx==USART2){
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	4aa4      	ldr	r2, [pc, #656]	; (8004668 <MCAL_USART_init+0x2c0>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d10e      	bne.n	80043fa <MCAL_USART_init+0x52>
		G_P_config[1]=*PIN;
 80043dc:	4ba0      	ldr	r3, [pc, #640]	; (8004660 <MCAL_USART_init+0x2b8>)
 80043de:	683a      	ldr	r2, [r7, #0]
 80043e0:	f103 0410 	add.w	r4, r3, #16
 80043e4:	4613      	mov	r3, r2
 80043e6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80043e8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		RCC->APB1ENR |=(1<<17);
 80043ec:	4b9d      	ldr	r3, [pc, #628]	; (8004664 <MCAL_USART_init+0x2bc>)
 80043ee:	69db      	ldr	r3, [r3, #28]
 80043f0:	4a9c      	ldr	r2, [pc, #624]	; (8004664 <MCAL_USART_init+0x2bc>)
 80043f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80043f6:	61d3      	str	r3, [r2, #28]
 80043f8:	e011      	b.n	800441e <MCAL_USART_init+0x76>
}else if(USARTx==USART3){
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	4a9b      	ldr	r2, [pc, #620]	; (800466c <MCAL_USART_init+0x2c4>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d10d      	bne.n	800441e <MCAL_USART_init+0x76>
		G_P_config[2]=*PIN;
 8004402:	4b97      	ldr	r3, [pc, #604]	; (8004660 <MCAL_USART_init+0x2b8>)
 8004404:	683a      	ldr	r2, [r7, #0]
 8004406:	f103 0420 	add.w	r4, r3, #32
 800440a:	4613      	mov	r3, r2
 800440c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800440e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		RCC->APB1ENR |=(1<<18);
 8004412:	4b94      	ldr	r3, [pc, #592]	; (8004664 <MCAL_USART_init+0x2bc>)
 8004414:	69db      	ldr	r3, [r3, #28]
 8004416:	4a93      	ldr	r2, [pc, #588]	; (8004664 <MCAL_USART_init+0x2bc>)
 8004418:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800441c:	61d3      	str	r3, [r2, #28]


	}
	// 1. Enable the USART by writing the UE bit in USART_CR1 register to 1.
	USARTx->CR1 |=(1<<13);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	68db      	ldr	r3, [r3, #12]
 8004422:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	60da      	str	r2, [r3, #12]
	//2. Program the M bit in USART_CR1 to define the word length.
	USARTx->CR1 |=(PIN->Word<<12);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	68db      	ldr	r3, [r3, #12]
 800442e:	683a      	ldr	r2, [r7, #0]
 8004430:	7912      	ldrb	r2, [r2, #4]
 8004432:	0312      	lsls	r2, r2, #12
 8004434:	431a      	orrs	r2, r3
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	60da      	str	r2, [r3, #12]
	//3. Program the number of stop bits in USART_CR2
	USARTx->CR2 |=(PIN->STOP<<12);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	691b      	ldr	r3, [r3, #16]
 800443e:	683a      	ldr	r2, [r7, #0]
 8004440:	79d2      	ldrb	r2, [r2, #7]
 8004442:	0312      	lsls	r2, r2, #12
 8004444:	431a      	orrs	r2, r3
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	611a      	str	r2, [r3, #16]
	if(PIN->MODE ==Asynchronous){
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	7a5b      	ldrb	r3, [r3, #9]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d10b      	bne.n	800446a <MCAL_USART_init+0xc2>
		//	6. Set the TE bit in USART_CR1 to send an idle frame as first transmission
		USARTx->CR1 |=(1<<3);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	68db      	ldr	r3, [r3, #12]
 8004456:	f043 0208 	orr.w	r2, r3, #8
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	60da      	str	r2, [r3, #12]
		//	7. Set the RE bit in USART_CR1 to send an idle frame as first transmission
		USARTx->CR1 |=(1<<2);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	68db      	ldr	r3, [r3, #12]
 8004462:	f043 0204 	orr.w	r2, r3, #4
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	60da      	str	r2, [r3, #12]
	}else{ // will modified later

	}
	//	8. Set the CTSE&RTSE bit in USART_CR3 to enable CTS&RTS hardware flow control

	switch( PIN->HW ){
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	7a1b      	ldrb	r3, [r3, #8]
 800446e:	2b03      	cmp	r3, #3
 8004470:	d826      	bhi.n	80044c0 <MCAL_USART_init+0x118>
 8004472:	a201      	add	r2, pc, #4	; (adr r2, 8004478 <MCAL_USART_init+0xd0>)
 8004474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004478:	08004489 	.word	0x08004489
 800447c:	08004497 	.word	0x08004497
 8004480:	080044a5 	.word	0x080044a5
 8004484:	080044b3 	.word	0x080044b3
	case Disabled:
		USARTx->CR3 &=~(RTS_EN |CTS_EN);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	695b      	ldr	r3, [r3, #20]
 800448c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	615a      	str	r2, [r3, #20]
		break;
 8004494:	e014      	b.n	80044c0 <MCAL_USART_init+0x118>
	case RTSE:
		USARTx->CR3 |=RTS_EN;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	695b      	ldr	r3, [r3, #20]
 800449a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	615a      	str	r2, [r3, #20]
		break;
 80044a2:	e00d      	b.n	80044c0 <MCAL_USART_init+0x118>
	case CTSE:
		USARTx->CR3 |=CTS_EN;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	695b      	ldr	r3, [r3, #20]
 80044a8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	615a      	str	r2, [r3, #20]
		break;
 80044b0:	e006      	b.n	80044c0 <MCAL_USART_init+0x118>
	case BOTH:
		USARTx->CR3 |=CTS_EN |RTS_EN;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	695b      	ldr	r3, [r3, #20]
 80044b6:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	615a      	str	r2, [r3, #20]
		break;
 80044be:	bf00      	nop

	}
	//	9. Set the PCE &PS bit in USART_CR1 to send an idle frame as first transmission
	USARTx->CR1 |=(PIN->Parity<<9);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	68db      	ldr	r3, [r3, #12]
 80044c4:	683a      	ldr	r2, [r7, #0]
 80044c6:	7952      	ldrb	r2, [r2, #5]
 80044c8:	0252      	lsls	r2, r2, #9
 80044ca:	431a      	orrs	r2, r3
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	60da      	str	r2, [r3, #12]
	if(PIN->MEC ==Interrupt){
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	799b      	ldrb	r3, [r3, #6]
 80044d4:	2b01      	cmp	r3, #1
 80044d6:	d125      	bne.n	8004524 <MCAL_USART_init+0x17c>



		//ENABLE NVIC 	ISER1 32-63
		if(USARTx==USART1){
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	4a60      	ldr	r2, [pc, #384]	; (800465c <MCAL_USART_init+0x2b4>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d106      	bne.n	80044ee <MCAL_USART_init+0x146>

			NVIC_ISER1 |=(1<<(USART1_IRQ-32));
 80044e0:	4b63      	ldr	r3, [pc, #396]	; (8004670 <MCAL_USART_init+0x2c8>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a62      	ldr	r2, [pc, #392]	; (8004670 <MCAL_USART_init+0x2c8>)
 80044e6:	f043 0320 	orr.w	r3, r3, #32
 80044ea:	6013      	str	r3, [r2, #0]
 80044ec:	e014      	b.n	8004518 <MCAL_USART_init+0x170>
		}
		else if(USARTx==USART2){
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	4a5d      	ldr	r2, [pc, #372]	; (8004668 <MCAL_USART_init+0x2c0>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d106      	bne.n	8004504 <MCAL_USART_init+0x15c>
			NVIC_ISER1 |=(1<<(USART2_IRQ-32));
 80044f6:	4b5e      	ldr	r3, [pc, #376]	; (8004670 <MCAL_USART_init+0x2c8>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a5d      	ldr	r2, [pc, #372]	; (8004670 <MCAL_USART_init+0x2c8>)
 80044fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004500:	6013      	str	r3, [r2, #0]
 8004502:	e009      	b.n	8004518 <MCAL_USART_init+0x170>

		}
		else if(USARTx==USART3){
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	4a59      	ldr	r2, [pc, #356]	; (800466c <MCAL_USART_init+0x2c4>)
 8004508:	4293      	cmp	r3, r2
 800450a:	d105      	bne.n	8004518 <MCAL_USART_init+0x170>
			NVIC_ISER1 |=(1<<(USART3_IRQ-32));
 800450c:	4b58      	ldr	r3, [pc, #352]	; (8004670 <MCAL_USART_init+0x2c8>)
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	4a57      	ldr	r2, [pc, #348]	; (8004670 <MCAL_USART_init+0x2c8>)
 8004512:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004516:	6013      	str	r3, [r2, #0]

		}
		//Bit 7 TXEIE: TXE interrupt enable				//		Bit 5 RXNEIE: RXNE interrupt enable

				USARTx->CR1 |=(1<<5) ;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	68db      	ldr	r3, [r3, #12]
 800451c:	f043 0220 	orr.w	r2, r3, #32
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	60da      	str	r2, [r3, #12]

		}
	if(USARTx==USART1){ // MAKE A BACKUP AND ENABLE THE CLOCK
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	4a4d      	ldr	r2, [pc, #308]	; (800465c <MCAL_USART_init+0x2b4>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d12d      	bne.n	8004588 <MCAL_USART_init+0x1e0>
				USARTx->BRR=BRR(MCAL_GET_PCLCK2(),PIN->Baud_Rate);
 800452c:	f7ff fbac 	bl	8003c88 <MCAL_GET_PCLCK2>
 8004530:	4602      	mov	r2, r0
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	011b      	lsls	r3, r3, #4
 8004538:	fbb2 f3f3 	udiv	r3, r2, r3
 800453c:	011c      	lsls	r4, r3, #4
 800453e:	f7ff fba3 	bl	8003c88 <MCAL_GET_PCLCK2>
 8004542:	4602      	mov	r2, r0
 8004544:	4613      	mov	r3, r2
 8004546:	009b      	lsls	r3, r3, #2
 8004548:	4413      	add	r3, r2
 800454a:	009a      	lsls	r2, r3, #2
 800454c:	441a      	add	r2, r3
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	009b      	lsls	r3, r3, #2
 8004554:	fbb2 f5f3 	udiv	r5, r2, r3
 8004558:	f7ff fb96 	bl	8003c88 <MCAL_GET_PCLCK2>
 800455c:	4602      	mov	r2, r0
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	011b      	lsls	r3, r3, #4
 8004564:	fbb2 f3f3 	udiv	r3, r2, r3
 8004568:	2264      	movs	r2, #100	; 0x64
 800456a:	fb02 f303 	mul.w	r3, r2, r3
 800456e:	1aeb      	subs	r3, r5, r3
 8004570:	011b      	lsls	r3, r3, #4
 8004572:	4a40      	ldr	r2, [pc, #256]	; (8004674 <MCAL_USART_init+0x2cc>)
 8004574:	fba2 2303 	umull	r2, r3, r2, r3
 8004578:	095b      	lsrs	r3, r3, #5
 800457a:	f003 030f 	and.w	r3, r3, #15
 800457e:	ea44 0203 	orr.w	r2, r4, r3
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	609a      	str	r2, [r3, #8]
 8004586:	e062      	b.n	800464e <MCAL_USART_init+0x2a6>
			}else if(USARTx==USART2){
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	4a37      	ldr	r2, [pc, #220]	; (8004668 <MCAL_USART_init+0x2c0>)
 800458c:	4293      	cmp	r3, r2
 800458e:	d12d      	bne.n	80045ec <MCAL_USART_init+0x244>
				USARTx->BRR=	BRR(MCAL_GET_PCLCK1(),PIN->Baud_Rate);
 8004590:	f7ff fb66 	bl	8003c60 <MCAL_GET_PCLCK1>
 8004594:	4602      	mov	r2, r0
 8004596:	683b      	ldr	r3, [r7, #0]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	011b      	lsls	r3, r3, #4
 800459c:	fbb2 f3f3 	udiv	r3, r2, r3
 80045a0:	011c      	lsls	r4, r3, #4
 80045a2:	f7ff fb5d 	bl	8003c60 <MCAL_GET_PCLCK1>
 80045a6:	4602      	mov	r2, r0
 80045a8:	4613      	mov	r3, r2
 80045aa:	009b      	lsls	r3, r3, #2
 80045ac:	4413      	add	r3, r2
 80045ae:	009a      	lsls	r2, r3, #2
 80045b0:	441a      	add	r2, r3
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	009b      	lsls	r3, r3, #2
 80045b8:	fbb2 f5f3 	udiv	r5, r2, r3
 80045bc:	f7ff fb50 	bl	8003c60 <MCAL_GET_PCLCK1>
 80045c0:	4602      	mov	r2, r0
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	011b      	lsls	r3, r3, #4
 80045c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80045cc:	2264      	movs	r2, #100	; 0x64
 80045ce:	fb02 f303 	mul.w	r3, r2, r3
 80045d2:	1aeb      	subs	r3, r5, r3
 80045d4:	011b      	lsls	r3, r3, #4
 80045d6:	4a27      	ldr	r2, [pc, #156]	; (8004674 <MCAL_USART_init+0x2cc>)
 80045d8:	fba2 2303 	umull	r2, r3, r2, r3
 80045dc:	095b      	lsrs	r3, r3, #5
 80045de:	f003 030f 	and.w	r3, r3, #15
 80045e2:	ea44 0203 	orr.w	r2, r4, r3
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	609a      	str	r2, [r3, #8]
 80045ea:	e030      	b.n	800464e <MCAL_USART_init+0x2a6>

		}else if(USARTx==USART3){
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	4a1f      	ldr	r2, [pc, #124]	; (800466c <MCAL_USART_init+0x2c4>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d12c      	bne.n	800464e <MCAL_USART_init+0x2a6>
			USARTx->BRR=	BRR(MCAL_GET_PCLCK1(),PIN->Baud_Rate);
 80045f4:	f7ff fb34 	bl	8003c60 <MCAL_GET_PCLCK1>
 80045f8:	4602      	mov	r2, r0
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	011b      	lsls	r3, r3, #4
 8004600:	fbb2 f3f3 	udiv	r3, r2, r3
 8004604:	011c      	lsls	r4, r3, #4
 8004606:	f7ff fb2b 	bl	8003c60 <MCAL_GET_PCLCK1>
 800460a:	4602      	mov	r2, r0
 800460c:	4613      	mov	r3, r2
 800460e:	009b      	lsls	r3, r3, #2
 8004610:	4413      	add	r3, r2
 8004612:	009a      	lsls	r2, r3, #2
 8004614:	441a      	add	r2, r3
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	009b      	lsls	r3, r3, #2
 800461c:	fbb2 f5f3 	udiv	r5, r2, r3
 8004620:	f7ff fb1e 	bl	8003c60 <MCAL_GET_PCLCK1>
 8004624:	4602      	mov	r2, r0
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	011b      	lsls	r3, r3, #4
 800462c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004630:	2264      	movs	r2, #100	; 0x64
 8004632:	fb02 f303 	mul.w	r3, r2, r3
 8004636:	1aeb      	subs	r3, r5, r3
 8004638:	011b      	lsls	r3, r3, #4
 800463a:	4a0e      	ldr	r2, [pc, #56]	; (8004674 <MCAL_USART_init+0x2cc>)
 800463c:	fba2 2303 	umull	r2, r3, r2, r3
 8004640:	095b      	lsrs	r3, r3, #5
 8004642:	f003 030f 	and.w	r3, r3, #15
 8004646:	ea44 0203 	orr.w	r2, r4, r3
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	609a      	str	r2, [r3, #8]
		}
	SET_GPIO(USARTx);
 800464e:	6878      	ldr	r0, [r7, #4]
 8004650:	f000 f89c 	bl	800478c <SET_GPIO>
	}
 8004654:	bf00      	nop
 8004656:	3708      	adds	r7, #8
 8004658:	46bd      	mov	sp, r7
 800465a:	bdb0      	pop	{r4, r5, r7, pc}
 800465c:	40013800 	.word	0x40013800
 8004660:	20004220 	.word	0x20004220
 8004664:	40021000 	.word	0x40021000
 8004668:	40004400 	.word	0x40004400
 800466c:	40004800 	.word	0x40004800
 8004670:	e000e104 	.word	0xe000e104
 8004674:	51eb851f 	.word	0x51eb851f

08004678 <MCAL_USART_SendData>:
		RCC	->APB1RSTR |=(1<<18);
		NVIC_ICER1 |=(1<<(USART3_IRQ-32));
	}
	}

void MCAL_USART_SendData(USART_REG *USARTx,uint8_t data){
 8004678:	b480      	push	{r7}
 800467a:	b085      	sub	sp, #20
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
 8004680:	460b      	mov	r3, r1
 8004682:	70fb      	strb	r3, [r7, #3]
	USART_Config_t * L_P_config_pin=NULL;
 8004684:	2300      	movs	r3, #0
 8004686:	60fb      	str	r3, [r7, #12]
	if(USARTx==USART1){
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	4a15      	ldr	r2, [pc, #84]	; (80046e0 <MCAL_USART_SendData+0x68>)
 800468c:	4293      	cmp	r3, r2
 800468e:	d102      	bne.n	8004696 <MCAL_USART_SendData+0x1e>
		L_P_config_pin=&G_P_config[0];
 8004690:	4b14      	ldr	r3, [pc, #80]	; (80046e4 <MCAL_USART_SendData+0x6c>)
 8004692:	60fb      	str	r3, [r7, #12]
 8004694:	e00c      	b.n	80046b0 <MCAL_USART_SendData+0x38>
	}		else if(USARTx==USART2){
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	4a13      	ldr	r2, [pc, #76]	; (80046e8 <MCAL_USART_SendData+0x70>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d102      	bne.n	80046a4 <MCAL_USART_SendData+0x2c>
		L_P_config_pin=&G_P_config[1];
 800469e:	4b13      	ldr	r3, [pc, #76]	; (80046ec <MCAL_USART_SendData+0x74>)
 80046a0:	60fb      	str	r3, [r7, #12]
 80046a2:	e005      	b.n	80046b0 <MCAL_USART_SendData+0x38>
	}
	else if(USARTx==USART3){
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	4a12      	ldr	r2, [pc, #72]	; (80046f0 <MCAL_USART_SendData+0x78>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d101      	bne.n	80046b0 <MCAL_USART_SendData+0x38>
		L_P_config_pin=&G_P_config[2];
 80046ac:	4b11      	ldr	r3, [pc, #68]	; (80046f4 <MCAL_USART_SendData+0x7c>)
 80046ae:	60fb      	str	r3, [r7, #12]
	}
	while(!(USARTx->SR & (1<<7)));
 80046b0:	bf00      	nop
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d0f9      	beq.n	80046b2 <MCAL_USART_SendData+0x3a>



	// check if the word size if 9B or 8B
	if(L_P_config_pin->Word ==NINE_BITS)
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	791b      	ldrb	r3, [r3, #4]
 80046c2:	2b01      	cmp	r3, #1
 80046c4:	d103      	bne.n	80046ce <MCAL_USART_SendData+0x56>
	{
		USARTx->DR =((uint8_t)data & (uint8_t)0x1FF);
 80046c6:	78fa      	ldrb	r2, [r7, #3]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	605a      	str	r2, [r3, #4]
	}else{
		USARTx->DR =((uint8_t)data & (uint8_t)0xFF);

	}

}
 80046cc:	e002      	b.n	80046d4 <MCAL_USART_SendData+0x5c>
		USARTx->DR =((uint8_t)data & (uint8_t)0xFF);
 80046ce:	78fa      	ldrb	r2, [r7, #3]
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	605a      	str	r2, [r3, #4]
}
 80046d4:	bf00      	nop
 80046d6:	3714      	adds	r7, #20
 80046d8:	46bd      	mov	sp, r7
 80046da:	bc80      	pop	{r7}
 80046dc:	4770      	bx	lr
 80046de:	bf00      	nop
 80046e0:	40013800 	.word	0x40013800
 80046e4:	20004220 	.word	0x20004220
 80046e8:	40004400 	.word	0x40004400
 80046ec:	20004230 	.word	0x20004230
 80046f0:	40004800 	.word	0x40004800
 80046f4:	20004240 	.word	0x20004240

080046f8 <MCAL_USART_ReciveData>:
uint16_t MCAL_USART_ReciveData(USART_REG *USARTx){
 80046f8:	b480      	push	{r7}
 80046fa:	b085      	sub	sp, #20
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
	USART_Config_t * L_P_config_pin=NULL;
 8004700:	2300      	movs	r3, #0
 8004702:	60fb      	str	r3, [r7, #12]
	if(USARTx==USART1){
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	4a1b      	ldr	r2, [pc, #108]	; (8004774 <MCAL_USART_ReciveData+0x7c>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d102      	bne.n	8004712 <MCAL_USART_ReciveData+0x1a>
		L_P_config_pin=&G_P_config[0];
 800470c:	4b1a      	ldr	r3, [pc, #104]	; (8004778 <MCAL_USART_ReciveData+0x80>)
 800470e:	60fb      	str	r3, [r7, #12]
 8004710:	e00c      	b.n	800472c <MCAL_USART_ReciveData+0x34>
	}		else if(USARTx==USART2){
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	4a19      	ldr	r2, [pc, #100]	; (800477c <MCAL_USART_ReciveData+0x84>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d102      	bne.n	8004720 <MCAL_USART_ReciveData+0x28>
		L_P_config_pin=&G_P_config[1];
 800471a:	4b19      	ldr	r3, [pc, #100]	; (8004780 <MCAL_USART_ReciveData+0x88>)
 800471c:	60fb      	str	r3, [r7, #12]
 800471e:	e005      	b.n	800472c <MCAL_USART_ReciveData+0x34>
	}
	else if(USARTx==USART3){
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	4a18      	ldr	r2, [pc, #96]	; (8004784 <MCAL_USART_ReciveData+0x8c>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d101      	bne.n	800472c <MCAL_USART_ReciveData+0x34>
		L_P_config_pin=&G_P_config[2];
 8004728:	4b17      	ldr	r3, [pc, #92]	; (8004788 <MCAL_USART_ReciveData+0x90>)
 800472a:	60fb      	str	r3, [r7, #12]
	}

		if(L_P_config_pin->MEC ==POLLING){
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	799b      	ldrb	r3, [r3, #6]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d107      	bne.n	8004744 <MCAL_USART_ReciveData+0x4c>
			while(!(USARTx->SR & (1<<5)));
 8004734:	bf00      	nop
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f003 0320 	and.w	r3, r3, #32
 800473e:	2b00      	cmp	r3, #0
 8004740:	d0f9      	beq.n	8004736 <MCAL_USART_ReciveData+0x3e>
 8004742:	e002      	b.n	800474a <MCAL_USART_ReciveData+0x52>
		}else if(L_P_config_pin->MEC ==Interrupt){ // Do nothing the cpu will jump to isr
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	799b      	ldrb	r3, [r3, #6]
 8004748:	2b01      	cmp	r3, #1

		}else if(L_P_config_pin->MEC ==DMA){ // will modified later

		}
		if(L_P_config_pin->Parity ==Parity_DISABLE){
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	795b      	ldrb	r3, [r3, #5]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d104      	bne.n	800475c <MCAL_USART_ReciveData+0x64>
			return ((uint8_t)USARTx->DR& (uint8_t)0xFF);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	b2db      	uxtb	r3, r3
 8004758:	b29b      	uxth	r3, r3
 800475a:	e006      	b.n	800476a <MCAL_USART_ReciveData+0x72>
		}else{
			return ((uint8_t)USARTx->DR &(uint8_t)0x7F);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	b2db      	uxtb	r3, r3
 8004762:	b29b      	uxth	r3, r3
 8004764:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004768:	b29b      	uxth	r3, r3

		}

}
 800476a:	4618      	mov	r0, r3
 800476c:	3714      	adds	r7, #20
 800476e:	46bd      	mov	sp, r7
 8004770:	bc80      	pop	{r7}
 8004772:	4770      	bx	lr
 8004774:	40013800 	.word	0x40013800
 8004778:	20004220 	.word	0x20004220
 800477c:	40004400 	.word	0x40004400
 8004780:	20004230 	.word	0x20004230
 8004784:	40004800 	.word	0x40004800
 8004788:	20004240 	.word	0x20004240

0800478c <SET_GPIO>:

void SET_GPIO(USART_REG *USARTx){
 800478c:	b580      	push	{r7, lr}
 800478e:	b084      	sub	sp, #16
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
	PIN_config GPIO={PIN_9,OUTPUT_AF_PP,SPEED_2}; // CONFIGRATION OF TX PIN
 8004794:	4b2c      	ldr	r3, [pc, #176]	; (8004848 <SET_GPIO+0xbc>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	60fb      	str	r3, [r7, #12]
	if(USARTx==USART1){
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	4a2b      	ldr	r2, [pc, #172]	; (800484c <SET_GPIO+0xc0>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d115      	bne.n	80047ce <SET_GPIO+0x42>
		RCC->APB2ENR |=(1<<2); // Enable Colck to write on GPIOA
 80047a2:	4b2b      	ldr	r3, [pc, #172]	; (8004850 <SET_GPIO+0xc4>)
 80047a4:	699b      	ldr	r3, [r3, #24]
 80047a6:	4a2a      	ldr	r2, [pc, #168]	; (8004850 <SET_GPIO+0xc4>)
 80047a8:	f043 0304 	orr.w	r3, r3, #4
 80047ac:	6193      	str	r3, [r2, #24]
		MCAL_GPIO_init(GPIOA, &GPIO);
 80047ae:	f107 030c 	add.w	r3, r7, #12
 80047b2:	4619      	mov	r1, r3
 80047b4:	4827      	ldr	r0, [pc, #156]	; (8004854 <SET_GPIO+0xc8>)
 80047b6:	f7fe ffb5 	bl	8003724 <MCAL_GPIO_init>
		GPIO =(PIN_config) {PIN_10,INPUT_FI,0}; //CONFIGRATION OF RX PIN
 80047ba:	4b27      	ldr	r3, [pc, #156]	; (8004858 <SET_GPIO+0xcc>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	60fb      	str	r3, [r7, #12]
		MCAL_GPIO_init(GPIOA, &GPIO);
 80047c0:	f107 030c 	add.w	r3, r7, #12
 80047c4:	4619      	mov	r1, r3
 80047c6:	4823      	ldr	r0, [pc, #140]	; (8004854 <SET_GPIO+0xc8>)
 80047c8:	f7fe ffac 	bl	8003724 <MCAL_GPIO_init>
		GPIO=(PIN_config){PIN_10,OUTPUT_AF_PP,SPEED_2};// CONFIGRATION OF TX PIN
		MCAL_GPIO_init(GPIOB, &GPIO);
		GPIO =(PIN_config) {PIN_11,INPUT_FI,0}; //CONFIGRATION OF RX PIN
		MCAL_GPIO_init(GPIOB, &GPIO);
		}
}
 80047cc:	e038      	b.n	8004840 <SET_GPIO+0xb4>
	else if(USARTx==USART2){
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	4a22      	ldr	r2, [pc, #136]	; (800485c <SET_GPIO+0xd0>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d118      	bne.n	8004808 <SET_GPIO+0x7c>
		RCC->APB2ENR |=(1<<2); // Enable Colck to write on GPIOA
 80047d6:	4b1e      	ldr	r3, [pc, #120]	; (8004850 <SET_GPIO+0xc4>)
 80047d8:	699b      	ldr	r3, [r3, #24]
 80047da:	4a1d      	ldr	r2, [pc, #116]	; (8004850 <SET_GPIO+0xc4>)
 80047dc:	f043 0304 	orr.w	r3, r3, #4
 80047e0:	6193      	str	r3, [r2, #24]
		GPIO=(PIN_config){PIN_2,OUTPUT_AF_PP,SPEED_2};// CONFIGRATION OF TX PIN
 80047e2:	4b1f      	ldr	r3, [pc, #124]	; (8004860 <SET_GPIO+0xd4>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	60fb      	str	r3, [r7, #12]
		MCAL_GPIO_init(GPIOA, &GPIO);
 80047e8:	f107 030c 	add.w	r3, r7, #12
 80047ec:	4619      	mov	r1, r3
 80047ee:	4819      	ldr	r0, [pc, #100]	; (8004854 <SET_GPIO+0xc8>)
 80047f0:	f7fe ff98 	bl	8003724 <MCAL_GPIO_init>
		GPIO =(PIN_config) {PIN_3,INPUT_FI,0}; //CONFIGRATION OF RX PIN
 80047f4:	4b1b      	ldr	r3, [pc, #108]	; (8004864 <SET_GPIO+0xd8>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	60fb      	str	r3, [r7, #12]
		MCAL_GPIO_init(GPIOA, &GPIO);
 80047fa:	f107 030c 	add.w	r3, r7, #12
 80047fe:	4619      	mov	r1, r3
 8004800:	4814      	ldr	r0, [pc, #80]	; (8004854 <SET_GPIO+0xc8>)
 8004802:	f7fe ff8f 	bl	8003724 <MCAL_GPIO_init>
}
 8004806:	e01b      	b.n	8004840 <SET_GPIO+0xb4>
	else if(USARTx==USART3){
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	4a17      	ldr	r2, [pc, #92]	; (8004868 <SET_GPIO+0xdc>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d117      	bne.n	8004840 <SET_GPIO+0xb4>
		RCC->APB2ENR |=(1<<3); // Enable Colck to write on GPIOA
 8004810:	4b0f      	ldr	r3, [pc, #60]	; (8004850 <SET_GPIO+0xc4>)
 8004812:	699b      	ldr	r3, [r3, #24]
 8004814:	4a0e      	ldr	r2, [pc, #56]	; (8004850 <SET_GPIO+0xc4>)
 8004816:	f043 0308 	orr.w	r3, r3, #8
 800481a:	6193      	str	r3, [r2, #24]
		GPIO=(PIN_config){PIN_10,OUTPUT_AF_PP,SPEED_2};// CONFIGRATION OF TX PIN
 800481c:	4b13      	ldr	r3, [pc, #76]	; (800486c <SET_GPIO+0xe0>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	60fb      	str	r3, [r7, #12]
		MCAL_GPIO_init(GPIOB, &GPIO);
 8004822:	f107 030c 	add.w	r3, r7, #12
 8004826:	4619      	mov	r1, r3
 8004828:	4811      	ldr	r0, [pc, #68]	; (8004870 <SET_GPIO+0xe4>)
 800482a:	f7fe ff7b 	bl	8003724 <MCAL_GPIO_init>
		GPIO =(PIN_config) {PIN_11,INPUT_FI,0}; //CONFIGRATION OF RX PIN
 800482e:	4b11      	ldr	r3, [pc, #68]	; (8004874 <SET_GPIO+0xe8>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	60fb      	str	r3, [r7, #12]
		MCAL_GPIO_init(GPIOB, &GPIO);
 8004834:	f107 030c 	add.w	r3, r7, #12
 8004838:	4619      	mov	r1, r3
 800483a:	480d      	ldr	r0, [pc, #52]	; (8004870 <SET_GPIO+0xe4>)
 800483c:	f7fe ff72 	bl	8003724 <MCAL_GPIO_init>
}
 8004840:	bf00      	nop
 8004842:	3710      	adds	r7, #16
 8004844:	46bd      	mov	sp, r7
 8004846:	bd80      	pop	{r7, pc}
 8004848:	080053e4 	.word	0x080053e4
 800484c:	40013800 	.word	0x40013800
 8004850:	40021000 	.word	0x40021000
 8004854:	40010800 	.word	0x40010800
 8004858:	080053e8 	.word	0x080053e8
 800485c:	40004400 	.word	0x40004400
 8004860:	080053ec 	.word	0x080053ec
 8004864:	080053f0 	.word	0x080053f0
 8004868:	40004800 	.word	0x40004800
 800486c:	080053f4 	.word	0x080053f4
 8004870:	40010c00 	.word	0x40010c00
 8004874:	080053f8 	.word	0x080053f8

08004878 <USART1_IRQHandler>:
void USART1_IRQHandler(void){
 8004878:	b580      	push	{r7, lr}
 800487a:	af00      	add	r7, sp, #0
	G_P_config[0].P_Call_Back();
 800487c:	4b02      	ldr	r3, [pc, #8]	; (8004888 <USART1_IRQHandler+0x10>)
 800487e:	68db      	ldr	r3, [r3, #12]
 8004880:	4798      	blx	r3
}
 8004882:	bf00      	nop
 8004884:	bd80      	pop	{r7, pc}
 8004886:	bf00      	nop
 8004888:	20004220 	.word	0x20004220

0800488c <USART2_IRQHandler>:
void USART2_IRQHandler(void){
 800488c:	b580      	push	{r7, lr}
 800488e:	af00      	add	r7, sp, #0
	G_P_config[1].P_Call_Back();
 8004890:	4b02      	ldr	r3, [pc, #8]	; (800489c <USART2_IRQHandler+0x10>)
 8004892:	69db      	ldr	r3, [r3, #28]
 8004894:	4798      	blx	r3
}void USART3_IRQHandler(void){
 8004896:	bf00      	nop
 8004898:	bd80      	pop	{r7, pc}
 800489a:	bf00      	nop
 800489c:	20004220 	.word	0x20004220

080048a0 <USART3_IRQHandler>:
 80048a0:	b580      	push	{r7, lr}
 80048a2:	af00      	add	r7, sp, #0
	G_P_config[2].P_Call_Back();
 80048a4:	4b02      	ldr	r3, [pc, #8]	; (80048b0 <USART3_IRQHandler+0x10>)
 80048a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048a8:	4798      	blx	r3
}
 80048aa:	bf00      	nop
 80048ac:	bd80      	pop	{r7, pc}
 80048ae:	bf00      	nop
 80048b0:	20004220 	.word	0x20004220

080048b4 <Error_Handller>:
 * @param [in] - void
 * @param [out] - Void
 * @retval -
 * Note-
 */
void Error_Handller(){
 80048b4:	b480      	push	{r7}
 80048b6:	af00      	add	r7, sp, #0
	while(1);
 80048b8:	e7fe      	b.n	80048b8 <Error_Handller+0x4>
	...

080048bc <Sys_Clk_init>:
}


void Sys_Clk_init(){
 80048bc:	b480      	push	{r7}
 80048be:	af00      	add	r7, sp, #0
	// system speed 28Mhz
	RCC->CFGR |=(0b0101 <<18); //1111: PLL input clock x 16
 80048c0:	4b0a      	ldr	r3, [pc, #40]	; (80048ec <Sys_Clk_init+0x30>)
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	4a09      	ldr	r2, [pc, #36]	; (80048ec <Sys_Clk_init+0x30>)
 80048c6:	f443 13a0 	orr.w	r3, r3, #1310720	; 0x140000
 80048ca:	6053      	str	r3, [r2, #4]
	//	RCC->CFGR |=(0b100<<8); //100: HCLK divided by 2
	//	RCC->CFGR |=(1 <<16); //PLL entry clock source
	//	RCC->CR|=(1<<16); //HSE clock enable

	RCC->CR|=(1<<24); //PLL ON
 80048cc:	4b07      	ldr	r3, [pc, #28]	; (80048ec <Sys_Clk_init+0x30>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a06      	ldr	r2, [pc, #24]	; (80048ec <Sys_Clk_init+0x30>)
 80048d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80048d6:	6013      	str	r3, [r2, #0]
	RCC->CFGR |=(0b10 <<0); //10: PLL selected as system clock
 80048d8:	4b04      	ldr	r3, [pc, #16]	; (80048ec <Sys_Clk_init+0x30>)
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	4a03      	ldr	r2, [pc, #12]	; (80048ec <Sys_Clk_init+0x30>)
 80048de:	f043 0302 	orr.w	r3, r3, #2
 80048e2:	6053      	str	r3, [r2, #4]

}
 80048e4:	bf00      	nop
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bc80      	pop	{r7}
 80048ea:	4770      	bx	lr
 80048ec:	40021000 	.word	0x40021000

080048f0 <DMS_Handller_TASK>:
/************DMS TASK*************/
/************DMS TASK*************/
/************DMS TASK*************/


void DMS_Handller_TASK(){
 80048f0:	b580      	push	{r7, lr}
 80048f2:	af00      	add	r7, sp, #0
	while(1){
		if(xSemaphoreTake(DMS_Semaphore,5) ==pdTRUE){
 80048f4:	4b09      	ldr	r3, [pc, #36]	; (800491c <DMS_Handller_TASK+0x2c>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	2105      	movs	r1, #5
 80048fa:	4618      	mov	r0, r3
 80048fc:	f7fb fe70 	bl	80005e0 <xQueueSemaphoreTake>
 8004900:	4603      	mov	r3, r0
 8004902:	2b01      	cmp	r3, #1
 8004904:	d104      	bne.n	8004910 <DMS_Handller_TASK+0x20>
			// here the action would take
			MCAL_USART_SendData(TSR_UART_INSTANT, DMS_TAKE_ACTION);
 8004906:	2166      	movs	r1, #102	; 0x66
 8004908:	4805      	ldr	r0, [pc, #20]	; (8004920 <DMS_Handller_TASK+0x30>)
 800490a:	f7ff feb5 	bl	8004678 <MCAL_USART_SendData>
 800490e:	e7f1      	b.n	80048f4 <DMS_Handller_TASK+0x4>
		}else{
			MCAL_USART_SendData(TSR_UART_INSTANT, DMS_Release_ACTION);
 8004910:	2155      	movs	r1, #85	; 0x55
 8004912:	4803      	ldr	r0, [pc, #12]	; (8004920 <DMS_Handller_TASK+0x30>)
 8004914:	f7ff feb0 	bl	8004678 <MCAL_USART_SendData>
		if(xSemaphoreTake(DMS_Semaphore,5) ==pdTRUE){
 8004918:	e7ec      	b.n	80048f4 <DMS_Handller_TASK+0x4>
 800491a:	bf00      	nop
 800491c:	20004250 	.word	0x20004250
 8004920:	40013800 	.word	0x40013800

08004924 <DMS_read_TASK>:
		}

	}
}
void DMS_read_TASK(){
 8004924:	b580      	push	{r7, lr}
 8004926:	af00      	add	r7, sp, #0
	while(1){
		if(DMS_read() ==0){
 8004928:	f7fd fbbe 	bl	80020a8 <DMS_read>
 800492c:	4603      	mov	r3, r0
 800492e:	2b00      	cmp	r3, #0
 8004930:	d1fa      	bne.n	8004928 <DMS_read_TASK+0x4>
			xSemaphoreGive(DMS_Semaphore);
 8004932:	4b04      	ldr	r3, [pc, #16]	; (8004944 <DMS_read_TASK+0x20>)
 8004934:	6818      	ldr	r0, [r3, #0]
 8004936:	2300      	movs	r3, #0
 8004938:	2200      	movs	r2, #0
 800493a:	2100      	movs	r1, #0
 800493c:	f7fb fda6 	bl	800048c <xQueueGenericSend>
		if(DMS_read() ==0){
 8004940:	e7f2      	b.n	8004928 <DMS_read_TASK+0x4>
 8004942:	bf00      	nop
 8004944:	20004250 	.word	0x20004250

08004948 <ACC_ADC_CallBack>:




uint16_t ACC_THROTTEL_DATA=0x00;
void ACC_ADC_CallBack(){
 8004948:	b580      	push	{r7, lr}
 800494a:	af00      	add	r7, sp, #0
	ADC_read(ADC1,ACC_THROTTEL_CHx,&ACC_THROTTEL_DATA);
 800494c:	4a03      	ldr	r2, [pc, #12]	; (800495c <ACC_ADC_CallBack+0x14>)
 800494e:	2100      	movs	r1, #0
 8004950:	4803      	ldr	r0, [pc, #12]	; (8004960 <ACC_ADC_CallBack+0x18>)
 8004952:	f7fe f9a9 	bl	8002ca8 <ADC_read>

}
 8004956:	bf00      	nop
 8004958:	bd80      	pop	{r7, pc}
 800495a:	bf00      	nop
 800495c:	20004190 	.word	0x20004190
 8004960:	40012400 	.word	0x40012400

08004964 <ACC_throtel_init>:

void ACC_throtel_init(){
 8004964:	b580      	push	{r7, lr}
 8004966:	b086      	sub	sp, #24
 8004968:	af00      	add	r7, sp, #0
	ADC_Analog_WDG AWDG={0,0,0,0};
 800496a:	f107 0310 	add.w	r3, r7, #16
 800496e:	2200      	movs	r2, #0
 8004970:	601a      	str	r2, [r3, #0]
 8004972:	809a      	strh	r2, [r3, #4]
	ADC_CONFIG config={ACC_THROTTEL_CHx,ADC_Continuous_conversion,ADC_1_5_cycles,ADC_Polling,&AWDG,ACC_ADC_CallBack};
 8004974:	2300      	movs	r3, #0
 8004976:	713b      	strb	r3, [r7, #4]
 8004978:	2301      	movs	r3, #1
 800497a:	717b      	strb	r3, [r7, #5]
 800497c:	2300      	movs	r3, #0
 800497e:	71bb      	strb	r3, [r7, #6]
 8004980:	2300      	movs	r3, #0
 8004982:	71fb      	strb	r3, [r7, #7]
 8004984:	f107 0310 	add.w	r3, r7, #16
 8004988:	60bb      	str	r3, [r7, #8]
 800498a:	4b09      	ldr	r3, [pc, #36]	; (80049b0 <ACC_throtel_init+0x4c>)
 800498c:	60fb      	str	r3, [r7, #12]
	ADC_init(ADC1,&config);
 800498e:	1d3b      	adds	r3, r7, #4
 8004990:	4619      	mov	r1, r3
 8004992:	4808      	ldr	r0, [pc, #32]	; (80049b4 <ACC_throtel_init+0x50>)
 8004994:	f7fe f800 	bl	8002998 <ADC_init>
	//	ADC_interrupt_Enable(ADC1);
	PIN_config PINx={ACC_BOTTON_PIN,INPUT_PD,0};
 8004998:	4b07      	ldr	r3, [pc, #28]	; (80049b8 <ACC_throtel_init+0x54>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	603b      	str	r3, [r7, #0]
	MCAL_GPIO_init(ACC_BOTTON_PORT, &PINx);
 800499e:	463b      	mov	r3, r7
 80049a0:	4619      	mov	r1, r3
 80049a2:	4806      	ldr	r0, [pc, #24]	; (80049bc <ACC_throtel_init+0x58>)
 80049a4:	f7fe febe 	bl	8003724 <MCAL_GPIO_init>

}
 80049a8:	bf00      	nop
 80049aa:	3718      	adds	r7, #24
 80049ac:	46bd      	mov	sp, r7
 80049ae:	bd80      	pop	{r7, pc}
 80049b0:	08004949 	.word	0x08004949
 80049b4:	40012400 	.word	0x40012400
 80049b8:	080053fc 	.word	0x080053fc
 80049bc:	40010c00 	.word	0x40010c00

080049c0 <ACC_DAC_init>:
void ACC_DAC_init(){
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b082      	sub	sp, #8
 80049c4:	af00      	add	r7, sp, #0
	PIN_config PINx={ACC_DAC_0,OUTPUT_PP,SPEED_10};
 80049c6:	4b22      	ldr	r3, [pc, #136]	; (8004a50 <ACC_DAC_init+0x90>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	607b      	str	r3, [r7, #4]
	MCAL_GPIO_init(GPIOA, &PINx);
 80049cc:	1d3b      	adds	r3, r7, #4
 80049ce:	4619      	mov	r1, r3
 80049d0:	4820      	ldr	r0, [pc, #128]	; (8004a54 <ACC_DAC_init+0x94>)
 80049d2:	f7fe fea7 	bl	8003724 <MCAL_GPIO_init>
	PINx=(PIN_config){ACC_DAC_1,OUTPUT_PP,SPEED_10};
 80049d6:	4b20      	ldr	r3, [pc, #128]	; (8004a58 <ACC_DAC_init+0x98>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	607b      	str	r3, [r7, #4]
	MCAL_GPIO_init(GPIOB, &PINx);
 80049dc:	1d3b      	adds	r3, r7, #4
 80049de:	4619      	mov	r1, r3
 80049e0:	481e      	ldr	r0, [pc, #120]	; (8004a5c <ACC_DAC_init+0x9c>)
 80049e2:	f7fe fe9f 	bl	8003724 <MCAL_GPIO_init>
	PINx=(PIN_config){ACC_DAC_2,OUTPUT_PP,SPEED_10};
 80049e6:	4b1e      	ldr	r3, [pc, #120]	; (8004a60 <ACC_DAC_init+0xa0>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	607b      	str	r3, [r7, #4]
	MCAL_GPIO_init(GPIOB, &PINx);
 80049ec:	1d3b      	adds	r3, r7, #4
 80049ee:	4619      	mov	r1, r3
 80049f0:	481a      	ldr	r0, [pc, #104]	; (8004a5c <ACC_DAC_init+0x9c>)
 80049f2:	f7fe fe97 	bl	8003724 <MCAL_GPIO_init>
	PINx=(PIN_config){ACC_DAC_3,OUTPUT_PP,SPEED_10};
 80049f6:	4b1b      	ldr	r3, [pc, #108]	; (8004a64 <ACC_DAC_init+0xa4>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	607b      	str	r3, [r7, #4]
	MCAL_GPIO_init(GPIOB, &PINx);
 80049fc:	1d3b      	adds	r3, r7, #4
 80049fe:	4619      	mov	r1, r3
 8004a00:	4816      	ldr	r0, [pc, #88]	; (8004a5c <ACC_DAC_init+0x9c>)
 8004a02:	f7fe fe8f 	bl	8003724 <MCAL_GPIO_init>
	PINx=(PIN_config){ACC_DAC_4,OUTPUT_PP,SPEED_10};
 8004a06:	4b18      	ldr	r3, [pc, #96]	; (8004a68 <ACC_DAC_init+0xa8>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	607b      	str	r3, [r7, #4]
	MCAL_GPIO_init(GPIOB, &PINx);
 8004a0c:	1d3b      	adds	r3, r7, #4
 8004a0e:	4619      	mov	r1, r3
 8004a10:	4812      	ldr	r0, [pc, #72]	; (8004a5c <ACC_DAC_init+0x9c>)
 8004a12:	f7fe fe87 	bl	8003724 <MCAL_GPIO_init>
	PINx=(PIN_config){ACC_DAC_5,OUTPUT_PP,SPEED_10};
 8004a16:	4b15      	ldr	r3, [pc, #84]	; (8004a6c <ACC_DAC_init+0xac>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	607b      	str	r3, [r7, #4]
	MCAL_GPIO_init(GPIOB, &PINx);
 8004a1c:	1d3b      	adds	r3, r7, #4
 8004a1e:	4619      	mov	r1, r3
 8004a20:	480e      	ldr	r0, [pc, #56]	; (8004a5c <ACC_DAC_init+0x9c>)
 8004a22:	f7fe fe7f 	bl	8003724 <MCAL_GPIO_init>
	PINx=(PIN_config){ACC_DAC_6,OUTPUT_PP,SPEED_10};
 8004a26:	4b12      	ldr	r3, [pc, #72]	; (8004a70 <ACC_DAC_init+0xb0>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	607b      	str	r3, [r7, #4]
	MCAL_GPIO_init(GPIOB, &PINx);
 8004a2c:	1d3b      	adds	r3, r7, #4
 8004a2e:	4619      	mov	r1, r3
 8004a30:	480a      	ldr	r0, [pc, #40]	; (8004a5c <ACC_DAC_init+0x9c>)
 8004a32:	f7fe fe77 	bl	8003724 <MCAL_GPIO_init>
	PINx=(PIN_config){ACC_DAC_7,OUTPUT_PP,SPEED_10};
 8004a36:	4b0f      	ldr	r3, [pc, #60]	; (8004a74 <ACC_DAC_init+0xb4>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	607b      	str	r3, [r7, #4]
	MCAL_GPIO_init(GPIOB, &PINx);
 8004a3c:	1d3b      	adds	r3, r7, #4
 8004a3e:	4619      	mov	r1, r3
 8004a40:	4806      	ldr	r0, [pc, #24]	; (8004a5c <ACC_DAC_init+0x9c>)
 8004a42:	f7fe fe6f 	bl	8003724 <MCAL_GPIO_init>

}
 8004a46:	bf00      	nop
 8004a48:	3708      	adds	r7, #8
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}
 8004a4e:	bf00      	nop
 8004a50:	08005400 	.word	0x08005400
 8004a54:	40010800 	.word	0x40010800
 8004a58:	08005404 	.word	0x08005404
 8004a5c:	40010c00 	.word	0x40010c00
 8004a60:	08005408 	.word	0x08005408
 8004a64:	0800540c 	.word	0x0800540c
 8004a68:	08005410 	.word	0x08005410
 8004a6c:	08005414 	.word	0x08005414
 8004a70:	08005418 	.word	0x08005418
 8004a74:	0800541c 	.word	0x0800541c

08004a78 <ACC_FROM_DAC_TO_ADC>:
 * @retval -
 * Note-
 */


uint16_t ACC_FROM_DAC_TO_ADC(uint8_t PWM_VAL){
 8004a78:	b480      	push	{r7}
 8004a7a:	b085      	sub	sp, #20
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	4603      	mov	r3, r0
 8004a80:	71fb      	strb	r3, [r7, #7]
	uint16_t ADC=(uint16_t)(((PWM_VAL*ACC_TROTTEL_Max_ADC_VAL_shifted)/(100))+ACC_TROTTEL_MIN_ADC_VAL);
 8004a82:	79fa      	ldrb	r2, [r7, #7]
 8004a84:	4613      	mov	r3, r2
 8004a86:	005b      	lsls	r3, r3, #1
 8004a88:	4413      	add	r3, r2
 8004a8a:	025a      	lsls	r2, r3, #9
 8004a8c:	4413      	add	r3, r2
 8004a8e:	4a08      	ldr	r2, [pc, #32]	; (8004ab0 <ACC_FROM_DAC_TO_ADC+0x38>)
 8004a90:	fb82 1203 	smull	r1, r2, r2, r3
 8004a94:	1152      	asrs	r2, r2, #5
 8004a96:	17db      	asrs	r3, r3, #31
 8004a98:	1ad3      	subs	r3, r2, r3
 8004a9a:	b29b      	uxth	r3, r3
 8004a9c:	f203 431f 	addw	r3, r3, #1055	; 0x41f
 8004aa0:	81fb      	strh	r3, [r7, #14]

	return ADC;
 8004aa2:	89fb      	ldrh	r3, [r7, #14]
}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	3714      	adds	r7, #20
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bc80      	pop	{r7}
 8004aac:	4770      	bx	lr
 8004aae:	bf00      	nop
 8004ab0:	51eb851f 	.word	0x51eb851f

08004ab4 <ACC_FROM_ADC_TO_DAC_DATA>:
uint16_t ACC_FROM_ADC_TO_DAC_DATA(uint16_t ADC_VAL){
 8004ab4:	b480      	push	{r7}
 8004ab6:	b085      	sub	sp, #20
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	4603      	mov	r3, r0
 8004abc:	80fb      	strh	r3, [r7, #6]
	uint16_t PWM=(uint16_t)(((ADC_VAL-ACC_TROTTEL_MIN_ADC_VAL)*100)/(ACC_TROTTEL_Max_ADC_VAL_shifted));
 8004abe:	88fb      	ldrh	r3, [r7, #6]
 8004ac0:	f2a3 431f 	subw	r3, r3, #1055	; 0x41f
 8004ac4:	2264      	movs	r2, #100	; 0x64
 8004ac6:	fb02 f303 	mul.w	r3, r2, r3
 8004aca:	4a06      	ldr	r2, [pc, #24]	; (8004ae4 <ACC_FROM_ADC_TO_DAC_DATA+0x30>)
 8004acc:	fb82 1203 	smull	r1, r2, r2, r3
 8004ad0:	1212      	asrs	r2, r2, #8
 8004ad2:	17db      	asrs	r3, r3, #31
 8004ad4:	1ad3      	subs	r3, r2, r3
 8004ad6:	81fb      	strh	r3, [r7, #14]
	return PWM;
 8004ad8:	89fb      	ldrh	r3, [r7, #14]
}
 8004ada:	4618      	mov	r0, r3
 8004adc:	3714      	adds	r7, #20
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bc80      	pop	{r7}
 8004ae2:	4770      	bx	lr
 8004ae4:	2a955ffb 	.word	0x2a955ffb

08004ae8 <ACC_FROM_ADC_TO_DAC>:
void ACC_FROM_ADC_TO_DAC(uint16_t ADC_VAL){
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b084      	sub	sp, #16
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	4603      	mov	r3, r0
 8004af0:	80fb      	strh	r3, [r7, #6]
	uint16_t PWM_V=((ADC_VAL-1000)/6);
 8004af2:	88fb      	ldrh	r3, [r7, #6]
 8004af4:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8004af8:	4a33      	ldr	r2, [pc, #204]	; (8004bc8 <ACC_FROM_ADC_TO_DAC+0xe0>)
 8004afa:	fb82 1203 	smull	r1, r2, r2, r3
 8004afe:	17db      	asrs	r3, r3, #31
 8004b00:	1ad3      	subs	r3, r2, r3
 8004b02:	81fb      	strh	r3, [r7, #14]
	//	uint16_t PWM_V=(uint16_t)(((ADC_VAL-ACC_TROTTEL_MIN_ADC_VAL)*100)/(ACC_TROTTEL_Max_ADC_VAL_shifted));
	/*MY CLOCK IS 28Mhz so i the prescaler will be 27
	 * and i need to proudce and it will make tick every 1us and i need 3KHZ PWM so the ARR= will be 333.33
	 * */
	//	PWM_V=((PWM_V*35)/100);
	MCAL_write_PIN(GPIOA, ACC_DAC_0, ((PWM_V >>0) &1));
 8004b04:	89fb      	ldrh	r3, [r7, #14]
 8004b06:	b2db      	uxtb	r3, r3
 8004b08:	f003 0301 	and.w	r3, r3, #1
 8004b0c:	b2db      	uxtb	r3, r3
 8004b0e:	461a      	mov	r2, r3
 8004b10:	210f      	movs	r1, #15
 8004b12:	482e      	ldr	r0, [pc, #184]	; (8004bcc <ACC_FROM_ADC_TO_DAC+0xe4>)
 8004b14:	f7fe feee 	bl	80038f4 <MCAL_write_PIN>
	MCAL_write_PIN(GPIOB, ACC_DAC_1, ((PWM_V >>1) &1));
 8004b18:	89fb      	ldrh	r3, [r7, #14]
 8004b1a:	085b      	lsrs	r3, r3, #1
 8004b1c:	b29b      	uxth	r3, r3
 8004b1e:	b2db      	uxtb	r3, r3
 8004b20:	f003 0301 	and.w	r3, r3, #1
 8004b24:	b2db      	uxtb	r3, r3
 8004b26:	461a      	mov	r2, r3
 8004b28:	2103      	movs	r1, #3
 8004b2a:	4829      	ldr	r0, [pc, #164]	; (8004bd0 <ACC_FROM_ADC_TO_DAC+0xe8>)
 8004b2c:	f7fe fee2 	bl	80038f4 <MCAL_write_PIN>
	MCAL_write_PIN(GPIOB, ACC_DAC_2, ((PWM_V >>2) &1));
 8004b30:	89fb      	ldrh	r3, [r7, #14]
 8004b32:	089b      	lsrs	r3, r3, #2
 8004b34:	b29b      	uxth	r3, r3
 8004b36:	b2db      	uxtb	r3, r3
 8004b38:	f003 0301 	and.w	r3, r3, #1
 8004b3c:	b2db      	uxtb	r3, r3
 8004b3e:	461a      	mov	r2, r3
 8004b40:	2104      	movs	r1, #4
 8004b42:	4823      	ldr	r0, [pc, #140]	; (8004bd0 <ACC_FROM_ADC_TO_DAC+0xe8>)
 8004b44:	f7fe fed6 	bl	80038f4 <MCAL_write_PIN>
	MCAL_write_PIN(GPIOB, ACC_DAC_3, ((PWM_V >>3) &1));
 8004b48:	89fb      	ldrh	r3, [r7, #14]
 8004b4a:	08db      	lsrs	r3, r3, #3
 8004b4c:	b29b      	uxth	r3, r3
 8004b4e:	b2db      	uxtb	r3, r3
 8004b50:	f003 0301 	and.w	r3, r3, #1
 8004b54:	b2db      	uxtb	r3, r3
 8004b56:	461a      	mov	r2, r3
 8004b58:	2105      	movs	r1, #5
 8004b5a:	481d      	ldr	r0, [pc, #116]	; (8004bd0 <ACC_FROM_ADC_TO_DAC+0xe8>)
 8004b5c:	f7fe feca 	bl	80038f4 <MCAL_write_PIN>
	MCAL_write_PIN(GPIOB, ACC_DAC_4, ((PWM_V >>4) &1));
 8004b60:	89fb      	ldrh	r3, [r7, #14]
 8004b62:	091b      	lsrs	r3, r3, #4
 8004b64:	b29b      	uxth	r3, r3
 8004b66:	b2db      	uxtb	r3, r3
 8004b68:	f003 0301 	and.w	r3, r3, #1
 8004b6c:	b2db      	uxtb	r3, r3
 8004b6e:	461a      	mov	r2, r3
 8004b70:	2106      	movs	r1, #6
 8004b72:	4817      	ldr	r0, [pc, #92]	; (8004bd0 <ACC_FROM_ADC_TO_DAC+0xe8>)
 8004b74:	f7fe febe 	bl	80038f4 <MCAL_write_PIN>
	MCAL_write_PIN(GPIOB, ACC_DAC_5, ((PWM_V >>5) &1));
 8004b78:	89fb      	ldrh	r3, [r7, #14]
 8004b7a:	095b      	lsrs	r3, r3, #5
 8004b7c:	b29b      	uxth	r3, r3
 8004b7e:	b2db      	uxtb	r3, r3
 8004b80:	f003 0301 	and.w	r3, r3, #1
 8004b84:	b2db      	uxtb	r3, r3
 8004b86:	461a      	mov	r2, r3
 8004b88:	2107      	movs	r1, #7
 8004b8a:	4811      	ldr	r0, [pc, #68]	; (8004bd0 <ACC_FROM_ADC_TO_DAC+0xe8>)
 8004b8c:	f7fe feb2 	bl	80038f4 <MCAL_write_PIN>
	MCAL_write_PIN(GPIOB, ACC_DAC_6, ((PWM_V >>6) &1));
 8004b90:	89fb      	ldrh	r3, [r7, #14]
 8004b92:	099b      	lsrs	r3, r3, #6
 8004b94:	b29b      	uxth	r3, r3
 8004b96:	b2db      	uxtb	r3, r3
 8004b98:	f003 0301 	and.w	r3, r3, #1
 8004b9c:	b2db      	uxtb	r3, r3
 8004b9e:	461a      	mov	r2, r3
 8004ba0:	2108      	movs	r1, #8
 8004ba2:	480b      	ldr	r0, [pc, #44]	; (8004bd0 <ACC_FROM_ADC_TO_DAC+0xe8>)
 8004ba4:	f7fe fea6 	bl	80038f4 <MCAL_write_PIN>
	MCAL_write_PIN(GPIOB, ACC_DAC_7, ((PWM_V >>7) &1));
 8004ba8:	89fb      	ldrh	r3, [r7, #14]
 8004baa:	09db      	lsrs	r3, r3, #7
 8004bac:	b29b      	uxth	r3, r3
 8004bae:	b2db      	uxtb	r3, r3
 8004bb0:	f003 0301 	and.w	r3, r3, #1
 8004bb4:	b2db      	uxtb	r3, r3
 8004bb6:	461a      	mov	r2, r3
 8004bb8:	2109      	movs	r1, #9
 8004bba:	4805      	ldr	r0, [pc, #20]	; (8004bd0 <ACC_FROM_ADC_TO_DAC+0xe8>)
 8004bbc:	f7fe fe9a 	bl	80038f4 <MCAL_write_PIN>

}
 8004bc0:	bf00      	nop
 8004bc2:	3710      	adds	r7, #16
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	bd80      	pop	{r7, pc}
 8004bc8:	2aaaaaab 	.word	0x2aaaaaab
 8004bcc:	40010800 	.word	0x40010800
 8004bd0:	40010c00 	.word	0x40010c00

08004bd4 <ACC_Handller_TASK>:
 * @param [in] - void
 * @param [out] - Void
 * @retval -
 * Note-
 */
void ACC_Handller_TASK(){
 8004bd4:	b480      	push	{r7}
 8004bd6:	af00      	add	r7, sp, #0
	while(1){

//			ACC_AMP=500;
			if((LUNA_AMP>=100) && (LUNA_AMP<=65535) ){
 8004bd8:	4b0d      	ldr	r3, [pc, #52]	; (8004c10 <ACC_Handller_TASK+0x3c>)
 8004bda:	881b      	ldrh	r3, [r3, #0]
 8004bdc:	2b63      	cmp	r3, #99	; 0x63
 8004bde:	d9fb      	bls.n	8004bd8 <ACC_Handller_TASK+0x4>
					if(LUNA_dis <= Distance_SET){
 8004be0:	4b0c      	ldr	r3, [pc, #48]	; (8004c14 <ACC_Handller_TASK+0x40>)
 8004be2:	881b      	ldrh	r3, [r3, #0]
 8004be4:	2b64      	cmp	r3, #100	; 0x64
 8004be6:	d803      	bhi.n	8004bf0 <ACC_Handller_TASK+0x1c>
						// here should send CAN fram to atmega to stop the motor
						ACC_ACTION=ACC_CAR_STOP;
 8004be8:	4b0b      	ldr	r3, [pc, #44]	; (8004c18 <ACC_Handller_TASK+0x44>)
 8004bea:	2201      	movs	r2, #1
 8004bec:	701a      	strb	r2, [r3, #0]
 8004bee:	e7f3      	b.n	8004bd8 <ACC_Handller_TASK+0x4>

					}else if((LUNA_dis > Distance_SET) &&(LUNA_dis <MAX_Distance_SET)){
 8004bf0:	4b08      	ldr	r3, [pc, #32]	; (8004c14 <ACC_Handller_TASK+0x40>)
 8004bf2:	881b      	ldrh	r3, [r3, #0]
 8004bf4:	2b64      	cmp	r3, #100	; 0x64
 8004bf6:	d907      	bls.n	8004c08 <ACC_Handller_TASK+0x34>
 8004bf8:	4b06      	ldr	r3, [pc, #24]	; (8004c14 <ACC_Handller_TASK+0x40>)
 8004bfa:	881b      	ldrh	r3, [r3, #0]
 8004bfc:	2b63      	cmp	r3, #99	; 0x63
 8004bfe:	d803      	bhi.n	8004c08 <ACC_Handller_TASK+0x34>
						ACC_ACTION=ACC_CAR_SLOW_DOWN;
 8004c00:	4b05      	ldr	r3, [pc, #20]	; (8004c18 <ACC_Handller_TASK+0x44>)
 8004c02:	2202      	movs	r2, #2
 8004c04:	701a      	strb	r2, [r3, #0]
 8004c06:	e002      	b.n	8004c0e <ACC_Handller_TASK+0x3a>


					}else{
						ACC_ACTION=ACC_CAR_GO;
 8004c08:	4b03      	ldr	r3, [pc, #12]	; (8004c18 <ACC_Handller_TASK+0x44>)
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	701a      	strb	r2, [r3, #0]
			if((LUNA_AMP>=100) && (LUNA_AMP<=65535) ){
 8004c0e:	e7e3      	b.n	8004bd8 <ACC_Handller_TASK+0x4>
 8004c10:	20003fce 	.word	0x20003fce
 8004c14:	20003fcc 	.word	0x20003fcc
 8004c18:	20000021 	.word	0x20000021

08004c1c <ACC_throttel_Handller_TASK>:
 * @param [out] - Void
 * @retval -
 * Note-
 */

void ACC_throttel_Handller_TASK(){
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b082      	sub	sp, #8
 8004c20:	af00      	add	r7, sp, #0
	uint8_t ACC_counter=0;
 8004c22:	2300      	movs	r3, #0
 8004c24:	71fb      	strb	r3, [r7, #7]
	uint16_t ADC_to_send=0,ADC_SAVED=0;
 8004c26:	2300      	movs	r3, #0
 8004c28:	80bb      	strh	r3, [r7, #4]
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	807b      	strh	r3, [r7, #2]
	while(1){

		if(ACC_ST==ACC_ON){
 8004c2e:	4b42      	ldr	r3, [pc, #264]	; (8004d38 <ACC_throttel_Handller_TASK+0x11c>)
 8004c30:	781b      	ldrb	r3, [r3, #0]
 8004c32:	2b01      	cmp	r3, #1
 8004c34:	d145      	bne.n	8004cc2 <ACC_throttel_Handller_TASK+0xa6>
			if(ACC_counter ==0){
 8004c36:	79fb      	ldrb	r3, [r7, #7]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d105      	bne.n	8004c48 <ACC_throttel_Handller_TASK+0x2c>
				ADC_SAVED=ACC_THROTTEL_DATA;
 8004c3c:	4b3f      	ldr	r3, [pc, #252]	; (8004d3c <ACC_throttel_Handller_TASK+0x120>)
 8004c3e:	881b      	ldrh	r3, [r3, #0]
 8004c40:	807b      	strh	r3, [r7, #2]
				ACC_counter++;
 8004c42:	79fb      	ldrb	r3, [r7, #7]
 8004c44:	3301      	adds	r3, #1
 8004c46:	71fb      	strb	r3, [r7, #7]
			}
			if(ADC_SAVED<ACC_THROTTEL_DATA){
 8004c48:	4b3c      	ldr	r3, [pc, #240]	; (8004d3c <ACC_throttel_Handller_TASK+0x120>)
 8004c4a:	881b      	ldrh	r3, [r3, #0]
 8004c4c:	887a      	ldrh	r2, [r7, #2]
 8004c4e:	429a      	cmp	r2, r3
 8004c50:	d205      	bcs.n	8004c5e <ACC_throttel_Handller_TASK+0x42>
				ACC_FROM_ADC_TO_DAC(ACC_THROTTEL_DATA);
 8004c52:	4b3a      	ldr	r3, [pc, #232]	; (8004d3c <ACC_throttel_Handller_TASK+0x120>)
 8004c54:	881b      	ldrh	r3, [r3, #0]
 8004c56:	4618      	mov	r0, r3
 8004c58:	f7ff ff46 	bl	8004ae8 <ACC_FROM_ADC_TO_DAC>
 8004c5c:	e7e7      	b.n	8004c2e <ACC_throttel_Handller_TASK+0x12>

			}else{
				if(ACC_ACTION ==ACC_CAR_STOP){
 8004c5e:	4b38      	ldr	r3, [pc, #224]	; (8004d40 <ACC_throttel_Handller_TASK+0x124>)
 8004c60:	781b      	ldrb	r3, [r3, #0]
 8004c62:	2b01      	cmp	r3, #1
 8004c64:	d109      	bne.n	8004c7a <ACC_throttel_Handller_TASK+0x5e>
					ADC_to_send=ACC_FROM_DAC_TO_ADC(0);
 8004c66:	2000      	movs	r0, #0
 8004c68:	f7ff ff06 	bl	8004a78 <ACC_FROM_DAC_TO_ADC>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	80bb      	strh	r3, [r7, #4]
					ACC_FROM_ADC_TO_DAC(ADC_to_send);
 8004c70:	88bb      	ldrh	r3, [r7, #4]
 8004c72:	4618      	mov	r0, r3
 8004c74:	f7ff ff38 	bl	8004ae8 <ACC_FROM_ADC_TO_DAC>
 8004c78:	e7d9      	b.n	8004c2e <ACC_throttel_Handller_TASK+0x12>
				}else if(ACC_ACTION ==ACC_CAR_SLOW_DOWN){
 8004c7a:	4b31      	ldr	r3, [pc, #196]	; (8004d40 <ACC_throttel_Handller_TASK+0x124>)
 8004c7c:	781b      	ldrb	r3, [r3, #0]
 8004c7e:	2b02      	cmp	r3, #2
 8004c80:	d116      	bne.n	8004cb0 <ACC_throttel_Handller_TASK+0x94>
					//get the adc val and convert it to pwm and sub 20% from it then change the pwm duty
					ADC_to_send=ACC_FROM_ADC_TO_DAC_DATA(ADC_SAVED);
 8004c82:	887b      	ldrh	r3, [r7, #2]
 8004c84:	4618      	mov	r0, r3
 8004c86:	f7ff ff15 	bl	8004ab4 <ACC_FROM_ADC_TO_DAC_DATA>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	80bb      	strh	r3, [r7, #4]
					if(ADC_to_send>50)
 8004c8e:	88bb      	ldrh	r3, [r7, #4]
 8004c90:	2b32      	cmp	r3, #50	; 0x32
 8004c92:	d901      	bls.n	8004c98 <ACC_throttel_Handller_TASK+0x7c>
						ADC_to_send=50;
 8004c94:	2332      	movs	r3, #50	; 0x32
 8004c96:	80bb      	strh	r3, [r7, #4]
					ADC_to_send=ACC_FROM_DAC_TO_ADC(ADC_to_send);
 8004c98:	88bb      	ldrh	r3, [r7, #4]
 8004c9a:	b2db      	uxtb	r3, r3
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	f7ff feeb 	bl	8004a78 <ACC_FROM_DAC_TO_ADC>
 8004ca2:	4603      	mov	r3, r0
 8004ca4:	80bb      	strh	r3, [r7, #4]
					ACC_FROM_ADC_TO_DAC(ADC_to_send);
 8004ca6:	88bb      	ldrh	r3, [r7, #4]
 8004ca8:	4618      	mov	r0, r3
 8004caa:	f7ff ff1d 	bl	8004ae8 <ACC_FROM_ADC_TO_DAC>
 8004cae:	e7be      	b.n	8004c2e <ACC_throttel_Handller_TASK+0x12>
				}else if(ACC_ACTION ==ACC_CAR_GO){
 8004cb0:	4b23      	ldr	r3, [pc, #140]	; (8004d40 <ACC_throttel_Handller_TASK+0x124>)
 8004cb2:	781b      	ldrb	r3, [r3, #0]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d1ba      	bne.n	8004c2e <ACC_throttel_Handller_TASK+0x12>
					ACC_FROM_ADC_TO_DAC(ADC_SAVED);
 8004cb8:	887b      	ldrh	r3, [r7, #2]
 8004cba:	4618      	mov	r0, r3
 8004cbc:	f7ff ff14 	bl	8004ae8 <ACC_FROM_ADC_TO_DAC>
 8004cc0:	e7b5      	b.n	8004c2e <ACC_throttel_Handller_TASK+0x12>

				}
			}


		}else if(ACC_ST==ACC_OFF){
 8004cc2:	4b1d      	ldr	r3, [pc, #116]	; (8004d38 <ACC_throttel_Handller_TASK+0x11c>)
 8004cc4:	781b      	ldrb	r3, [r3, #0]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d1b1      	bne.n	8004c2e <ACC_throttel_Handller_TASK+0x12>
			ACC_counter=0;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	71fb      	strb	r3, [r7, #7]
			if(ACC_ACTION ==ACC_CAR_STOP){
 8004cce:	4b1c      	ldr	r3, [pc, #112]	; (8004d40 <ACC_throttel_Handller_TASK+0x124>)
 8004cd0:	781b      	ldrb	r3, [r3, #0]
 8004cd2:	2b01      	cmp	r3, #1
 8004cd4:	d109      	bne.n	8004cea <ACC_throttel_Handller_TASK+0xce>
				ADC_to_send=ACC_FROM_DAC_TO_ADC(0);
 8004cd6:	2000      	movs	r0, #0
 8004cd8:	f7ff fece 	bl	8004a78 <ACC_FROM_DAC_TO_ADC>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	80bb      	strh	r3, [r7, #4]
				ACC_FROM_ADC_TO_DAC(ADC_to_send);
 8004ce0:	88bb      	ldrh	r3, [r7, #4]
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	f7ff ff00 	bl	8004ae8 <ACC_FROM_ADC_TO_DAC>
 8004ce8:	e7a1      	b.n	8004c2e <ACC_throttel_Handller_TASK+0x12>
			}else if(ACC_ACTION ==ACC_CAR_SLOW_DOWN){
 8004cea:	4b15      	ldr	r3, [pc, #84]	; (8004d40 <ACC_throttel_Handller_TASK+0x124>)
 8004cec:	781b      	ldrb	r3, [r3, #0]
 8004cee:	2b02      	cmp	r3, #2
 8004cf0:	d117      	bne.n	8004d22 <ACC_throttel_Handller_TASK+0x106>
				//get the adc val and convert it to pwm and sub 20% from it then change the pwm duty
				ADC_to_send=ACC_FROM_ADC_TO_DAC_DATA(ACC_THROTTEL_DATA);
 8004cf2:	4b12      	ldr	r3, [pc, #72]	; (8004d3c <ACC_throttel_Handller_TASK+0x120>)
 8004cf4:	881b      	ldrh	r3, [r3, #0]
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	f7ff fedc 	bl	8004ab4 <ACC_FROM_ADC_TO_DAC_DATA>
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	80bb      	strh	r3, [r7, #4]
				if(ADC_to_send>50)
 8004d00:	88bb      	ldrh	r3, [r7, #4]
 8004d02:	2b32      	cmp	r3, #50	; 0x32
 8004d04:	d901      	bls.n	8004d0a <ACC_throttel_Handller_TASK+0xee>
					ADC_to_send=50;
 8004d06:	2332      	movs	r3, #50	; 0x32
 8004d08:	80bb      	strh	r3, [r7, #4]
				ADC_to_send=ACC_FROM_DAC_TO_ADC(ADC_to_send);
 8004d0a:	88bb      	ldrh	r3, [r7, #4]
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	4618      	mov	r0, r3
 8004d10:	f7ff feb2 	bl	8004a78 <ACC_FROM_DAC_TO_ADC>
 8004d14:	4603      	mov	r3, r0
 8004d16:	80bb      	strh	r3, [r7, #4]
				ACC_FROM_ADC_TO_DAC(ADC_to_send);
 8004d18:	88bb      	ldrh	r3, [r7, #4]
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f7ff fee4 	bl	8004ae8 <ACC_FROM_ADC_TO_DAC>
 8004d20:	e785      	b.n	8004c2e <ACC_throttel_Handller_TASK+0x12>
			}else if(ACC_ACTION ==ACC_CAR_GO){
 8004d22:	4b07      	ldr	r3, [pc, #28]	; (8004d40 <ACC_throttel_Handller_TASK+0x124>)
 8004d24:	781b      	ldrb	r3, [r3, #0]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d181      	bne.n	8004c2e <ACC_throttel_Handller_TASK+0x12>
				ACC_FROM_ADC_TO_DAC(ACC_THROTTEL_DATA);
 8004d2a:	4b04      	ldr	r3, [pc, #16]	; (8004d3c <ACC_throttel_Handller_TASK+0x120>)
 8004d2c:	881b      	ldrh	r3, [r3, #0]
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f7ff feda 	bl	8004ae8 <ACC_FROM_ADC_TO_DAC>
		if(ACC_ST==ACC_ON){
 8004d34:	e77b      	b.n	8004c2e <ACC_throttel_Handller_TASK+0x12>
 8004d36:	bf00      	nop
 8004d38:	2000418d 	.word	0x2000418d
 8004d3c:	20004190 	.word	0x20004190
 8004d40:	20000021 	.word	0x20000021

08004d44 <ACC_STATE_READ_TASK>:
 * @param [out] - Void
 * @retval -
 * Note-
 */

void ACC_STATE_READ_TASK(){
 8004d44:	b580      	push	{r7, lr}
 8004d46:	af00      	add	r7, sp, #0
	while(1){

		ACC_ST=MCAL_Read_PIN(ACC_BOTTON_PORT, ACC_BOTTON_PIN);
 8004d48:	2102      	movs	r1, #2
 8004d4a:	4806      	ldr	r0, [pc, #24]	; (8004d64 <ACC_STATE_READ_TASK+0x20>)
 8004d4c:	f7fe fdfa 	bl	8003944 <MCAL_Read_PIN>
 8004d50:	4603      	mov	r3, r0
 8004d52:	b2da      	uxtb	r2, r3
 8004d54:	4b04      	ldr	r3, [pc, #16]	; (8004d68 <ACC_STATE_READ_TASK+0x24>)
 8004d56:	701a      	strb	r2, [r3, #0]
		ADC_read(ADC1,ACC_THROTTEL_CHx,&ACC_THROTTEL_DATA);
 8004d58:	4a04      	ldr	r2, [pc, #16]	; (8004d6c <ACC_STATE_READ_TASK+0x28>)
 8004d5a:	2100      	movs	r1, #0
 8004d5c:	4804      	ldr	r0, [pc, #16]	; (8004d70 <ACC_STATE_READ_TASK+0x2c>)
 8004d5e:	f7fd ffa3 	bl	8002ca8 <ADC_read>
		ACC_ST=MCAL_Read_PIN(ACC_BOTTON_PORT, ACC_BOTTON_PIN);
 8004d62:	e7f1      	b.n	8004d48 <ACC_STATE_READ_TASK+0x4>
 8004d64:	40010c00 	.word	0x40010c00
 8004d68:	2000418d 	.word	0x2000418d
 8004d6c:	20004190 	.word	0x20004190
 8004d70:	40012400 	.word	0x40012400

08004d74 <TSR_Handller_TASK>:
 * @param [in] - void
 * @param [out] - Void
 * @retval -
 * Note-
 */
void TSR_Handller_TASK(){
 8004d74:	b580      	push	{r7, lr}
 8004d76:	af00      	add	r7, sp, #0
  while(1){
	  vTaskPrioritySet(TSR_Handller_TASK_Handle,4);
 8004d78:	4b08      	ldr	r3, [pc, #32]	; (8004d9c <TSR_Handller_TASK+0x28>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	2104      	movs	r1, #4
 8004d7e:	4618      	mov	r0, r3
 8004d80:	f7fb ff38 	bl	8000bf4 <vTaskPrioritySet>
      TFT_send_image(GR_TSR_FLAG_OLED_send);
 8004d84:	4b06      	ldr	r3, [pc, #24]	; (8004da0 <TSR_Handller_TASK+0x2c>)
 8004d86:	781b      	ldrb	r3, [r3, #0]
 8004d88:	4618      	mov	r0, r3
 8004d8a:	f7fd fc59 	bl	8002640 <TFT_send_image>
	  vTaskPrioritySet(TSR_Handller_TASK_Handle,2);
 8004d8e:	4b03      	ldr	r3, [pc, #12]	; (8004d9c <TSR_Handller_TASK+0x28>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	2102      	movs	r1, #2
 8004d94:	4618      	mov	r0, r3
 8004d96:	f7fb ff2d 	bl	8000bf4 <vTaskPrioritySet>
	  vTaskPrioritySet(TSR_Handller_TASK_Handle,4);
 8004d9a:	e7ed      	b.n	8004d78 <TSR_Handller_TASK+0x4>
 8004d9c:	2000425c 	.word	0x2000425c
 8004da0:	20004182 	.word	0x20004182

08004da4 <TSR_call_Back>:
 * @param [in] - void
 * @param [out] - Void
 * @retval -
 * Note-
 */
void TSR_call_Back(void){
 8004da4:	b580      	push	{r7, lr}
 8004da6:	af00      	add	r7, sp, #0
	if(  USART1->SR &(1<<5)){
 8004da8:	4b6b      	ldr	r3, [pc, #428]	; (8004f58 <TSR_call_Back+0x1b4>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f003 0320 	and.w	r3, r3, #32
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d006      	beq.n	8004dc2 <TSR_call_Back+0x1e>
		PC_Uart_Flag=  MCAL_USART_ReciveData(USART1);
 8004db4:	4868      	ldr	r0, [pc, #416]	; (8004f58 <TSR_call_Back+0x1b4>)
 8004db6:	f7ff fc9f 	bl	80046f8 <MCAL_USART_ReciveData>
 8004dba:	4603      	mov	r3, r0
 8004dbc:	b2da      	uxtb	r2, r3
 8004dbe:	4b67      	ldr	r3, [pc, #412]	; (8004f5c <TSR_call_Back+0x1b8>)
 8004dc0:	701a      	strb	r2, [r3, #0]
	  0x0008

	  0x0000 | 0x0008
	  0x0008
	 */
	switch(PC_Uart_Flag){
 8004dc2:	4b66      	ldr	r3, [pc, #408]	; (8004f5c <TSR_call_Back+0x1b8>)
 8004dc4:	781b      	ldrb	r3, [r3, #0]
 8004dc6:	3b23      	subs	r3, #35	; 0x23
 8004dc8:	2b0c      	cmp	r3, #12
 8004dca:	d833      	bhi.n	8004e34 <TSR_call_Back+0x90>
 8004dcc:	a201      	add	r2, pc, #4	; (adr r2, 8004dd4 <TSR_call_Back+0x30>)
 8004dce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dd2:	bf00      	nop
 8004dd4:	08004e09 	.word	0x08004e09
 8004dd8:	08004e35 	.word	0x08004e35
 8004ddc:	08004e35 	.word	0x08004e35
 8004de0:	08004e35 	.word	0x08004e35
 8004de4:	08004e35 	.word	0x08004e35
 8004de8:	08004e35 	.word	0x08004e35
 8004dec:	08004e35 	.word	0x08004e35
 8004df0:	08004e17 	.word	0x08004e17
 8004df4:	08004e2d 	.word	0x08004e2d
 8004df8:	08004e35 	.word	0x08004e35
 8004dfc:	08004e35 	.word	0x08004e35
 8004e00:	08004e35 	.word	0x08004e35
 8004e04:	08004e1f 	.word	0x08004e1f
	case '#':
		TSR_START_Flag=1;
 8004e08:	4b55      	ldr	r3, [pc, #340]	; (8004f60 <TSR_call_Back+0x1bc>)
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	701a      	strb	r2, [r3, #0]
		TSR_END_Flag=0;
 8004e0e:	4b55      	ldr	r3, [pc, #340]	; (8004f64 <TSR_call_Back+0x1c0>)
 8004e10:	2200      	movs	r2, #0
 8004e12:	701a      	strb	r2, [r3, #0]
		break;
 8004e14:	e00e      	b.n	8004e34 <TSR_call_Back+0x90>
	case '*':
		TSR_END_Flag=1;
 8004e16:	4b53      	ldr	r3, [pc, #332]	; (8004f64 <TSR_call_Back+0x1c0>)
 8004e18:	2201      	movs	r2, #1
 8004e1a:	701a      	strb	r2, [r3, #0]
		break;
 8004e1c:	e00a      	b.n	8004e34 <TSR_call_Back+0x90>
	case 0x2F:
		FACE_START_Flag=1;
 8004e1e:	4b52      	ldr	r3, [pc, #328]	; (8004f68 <TSR_call_Back+0x1c4>)
 8004e20:	2201      	movs	r2, #1
 8004e22:	701a      	strb	r2, [r3, #0]
		FACE_END_Flag=0;
 8004e24:	4b51      	ldr	r3, [pc, #324]	; (8004f6c <TSR_call_Back+0x1c8>)
 8004e26:	2200      	movs	r2, #0
 8004e28:	701a      	strb	r2, [r3, #0]
		break;
 8004e2a:	e003      	b.n	8004e34 <TSR_call_Back+0x90>
	case 0x2B:
		FACE_END_Flag=1;
 8004e2c:	4b4f      	ldr	r3, [pc, #316]	; (8004f6c <TSR_call_Back+0x1c8>)
 8004e2e:	2201      	movs	r2, #1
 8004e30:	701a      	strb	r2, [r3, #0]
		break;
 8004e32:	bf00      	nop
	}



	if (FACE_START_Flag){
 8004e34:	4b4c      	ldr	r3, [pc, #304]	; (8004f68 <TSR_call_Back+0x1c4>)
 8004e36:	781b      	ldrb	r3, [r3, #0]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d043      	beq.n	8004ec4 <TSR_call_Back+0x120>
		if(PC_Counter ==0)
 8004e3c:	4b4c      	ldr	r3, [pc, #304]	; (8004f70 <TSR_call_Back+0x1cc>)
 8004e3e:	781b      	ldrb	r3, [r3, #0]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d102      	bne.n	8004e4a <TSR_call_Back+0xa6>
			PC_Uart_Flag=0;
 8004e44:	4b45      	ldr	r3, [pc, #276]	; (8004f5c <TSR_call_Back+0x1b8>)
 8004e46:	2200      	movs	r2, #0
 8004e48:	701a      	strb	r2, [r3, #0]

		if(FACE_END_Flag ==0){
 8004e4a:	4b48      	ldr	r3, [pc, #288]	; (8004f6c <TSR_call_Back+0x1c8>)
 8004e4c:	781b      	ldrb	r3, [r3, #0]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d112      	bne.n	8004e78 <TSR_call_Back+0xd4>
			GR_FACE_FLAG_ = (GR_FACE_FLAG_<<8)| PC_Uart_Flag;
 8004e52:	4b48      	ldr	r3, [pc, #288]	; (8004f74 <TSR_call_Back+0x1d0>)
 8004e54:	881b      	ldrh	r3, [r3, #0]
 8004e56:	021b      	lsls	r3, r3, #8
 8004e58:	b21a      	sxth	r2, r3
 8004e5a:	4b40      	ldr	r3, [pc, #256]	; (8004f5c <TSR_call_Back+0x1b8>)
 8004e5c:	781b      	ldrb	r3, [r3, #0]
 8004e5e:	b21b      	sxth	r3, r3
 8004e60:	4313      	orrs	r3, r2
 8004e62:	b21b      	sxth	r3, r3
 8004e64:	b29a      	uxth	r2, r3
 8004e66:	4b43      	ldr	r3, [pc, #268]	; (8004f74 <TSR_call_Back+0x1d0>)
 8004e68:	801a      	strh	r2, [r3, #0]
			PC_Counter++;
 8004e6a:	4b41      	ldr	r3, [pc, #260]	; (8004f70 <TSR_call_Back+0x1cc>)
 8004e6c:	781b      	ldrb	r3, [r3, #0]
 8004e6e:	3301      	adds	r3, #1
 8004e70:	b2da      	uxtb	r2, r3
 8004e72:	4b3f      	ldr	r3, [pc, #252]	; (8004f70 <TSR_call_Back+0x1cc>)
 8004e74:	701a      	strb	r2, [r3, #0]
 8004e76:	e025      	b.n	8004ec4 <TSR_call_Back+0x120>
			 * 0x0000 | 0x2F =0x
			 *
			 * */

		}else{
			GR_FACE_FLAG_ &=0x0F0F;
 8004e78:	4b3e      	ldr	r3, [pc, #248]	; (8004f74 <TSR_call_Back+0x1d0>)
 8004e7a:	881a      	ldrh	r2, [r3, #0]
 8004e7c:	f640 730f 	movw	r3, #3855	; 0xf0f
 8004e80:	4013      	ands	r3, r2
 8004e82:	b29a      	uxth	r2, r3
 8004e84:	4b3b      	ldr	r3, [pc, #236]	; (8004f74 <TSR_call_Back+0x1d0>)
 8004e86:	801a      	strh	r2, [r3, #0]
			GR_FACE_FLAG_send = ((GR_FACE_FLAG_ &0x0F00)>>4) |((GR_FACE_FLAG_&0x000F));
 8004e88:	4b3a      	ldr	r3, [pc, #232]	; (8004f74 <TSR_call_Back+0x1d0>)
 8004e8a:	881b      	ldrh	r3, [r3, #0]
 8004e8c:	111b      	asrs	r3, r3, #4
 8004e8e:	b25b      	sxtb	r3, r3
 8004e90:	f023 030f 	bic.w	r3, r3, #15
 8004e94:	b25a      	sxtb	r2, r3
 8004e96:	4b37      	ldr	r3, [pc, #220]	; (8004f74 <TSR_call_Back+0x1d0>)
 8004e98:	881b      	ldrh	r3, [r3, #0]
 8004e9a:	b25b      	sxtb	r3, r3
 8004e9c:	f003 030f 	and.w	r3, r3, #15
 8004ea0:	b25b      	sxtb	r3, r3
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	b25b      	sxtb	r3, r3
 8004ea6:	b2da      	uxtb	r2, r3
 8004ea8:	4b33      	ldr	r3, [pc, #204]	; (8004f78 <TSR_call_Back+0x1d4>)
 8004eaa:	701a      	strb	r2, [r3, #0]
			GR_FACE_FLAG_=0;
 8004eac:	4b31      	ldr	r3, [pc, #196]	; (8004f74 <TSR_call_Back+0x1d0>)
 8004eae:	2200      	movs	r2, #0
 8004eb0:	801a      	strh	r2, [r3, #0]

			///////////////
			FACE_START_Flag=0;
 8004eb2:	4b2d      	ldr	r3, [pc, #180]	; (8004f68 <TSR_call_Back+0x1c4>)
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	701a      	strb	r2, [r3, #0]
			FACE_END_Flag=0;
 8004eb8:	4b2c      	ldr	r3, [pc, #176]	; (8004f6c <TSR_call_Back+0x1c8>)
 8004eba:	2200      	movs	r2, #0
 8004ebc:	701a      	strb	r2, [r3, #0]
			PC_Counter=0;
 8004ebe:	4b2c      	ldr	r3, [pc, #176]	; (8004f70 <TSR_call_Back+0x1cc>)
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	701a      	strb	r2, [r3, #0]
		}
	}
	if(TSR_START_Flag){
 8004ec4:	4b26      	ldr	r3, [pc, #152]	; (8004f60 <TSR_call_Back+0x1bc>)
 8004ec6:	781b      	ldrb	r3, [r3, #0]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d043      	beq.n	8004f54 <TSR_call_Back+0x1b0>
		if(PC_Counter ==0)
 8004ecc:	4b28      	ldr	r3, [pc, #160]	; (8004f70 <TSR_call_Back+0x1cc>)
 8004ece:	781b      	ldrb	r3, [r3, #0]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d102      	bne.n	8004eda <TSR_call_Back+0x136>
			PC_Uart_Flag=0;
 8004ed4:	4b21      	ldr	r3, [pc, #132]	; (8004f5c <TSR_call_Back+0x1b8>)
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	701a      	strb	r2, [r3, #0]

		if(TSR_END_Flag ==0){
 8004eda:	4b22      	ldr	r3, [pc, #136]	; (8004f64 <TSR_call_Back+0x1c0>)
 8004edc:	781b      	ldrb	r3, [r3, #0]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d112      	bne.n	8004f08 <TSR_call_Back+0x164>
			GR_TSR_FLAG_OLED = (GR_TSR_FLAG_OLED<<8)| PC_Uart_Flag;
 8004ee2:	4b26      	ldr	r3, [pc, #152]	; (8004f7c <TSR_call_Back+0x1d8>)
 8004ee4:	881b      	ldrh	r3, [r3, #0]
 8004ee6:	021b      	lsls	r3, r3, #8
 8004ee8:	b21a      	sxth	r2, r3
 8004eea:	4b1c      	ldr	r3, [pc, #112]	; (8004f5c <TSR_call_Back+0x1b8>)
 8004eec:	781b      	ldrb	r3, [r3, #0]
 8004eee:	b21b      	sxth	r3, r3
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	b21b      	sxth	r3, r3
 8004ef4:	b29a      	uxth	r2, r3
 8004ef6:	4b21      	ldr	r3, [pc, #132]	; (8004f7c <TSR_call_Back+0x1d8>)
 8004ef8:	801a      	strh	r2, [r3, #0]
			PC_Counter++;
 8004efa:	4b1d      	ldr	r3, [pc, #116]	; (8004f70 <TSR_call_Back+0x1cc>)
 8004efc:	781b      	ldrb	r3, [r3, #0]
 8004efe:	3301      	adds	r3, #1
 8004f00:	b2da      	uxtb	r2, r3
 8004f02:	4b1b      	ldr	r3, [pc, #108]	; (8004f70 <TSR_call_Back+0x1cc>)
 8004f04:	701a      	strb	r2, [r3, #0]
	//    GR_TSR_FLAG_OLED=0;
	//
	//  }


}
 8004f06:	e025      	b.n	8004f54 <TSR_call_Back+0x1b0>
			GR_TSR_FLAG_OLED &=0x0F0F;
 8004f08:	4b1c      	ldr	r3, [pc, #112]	; (8004f7c <TSR_call_Back+0x1d8>)
 8004f0a:	881a      	ldrh	r2, [r3, #0]
 8004f0c:	f640 730f 	movw	r3, #3855	; 0xf0f
 8004f10:	4013      	ands	r3, r2
 8004f12:	b29a      	uxth	r2, r3
 8004f14:	4b19      	ldr	r3, [pc, #100]	; (8004f7c <TSR_call_Back+0x1d8>)
 8004f16:	801a      	strh	r2, [r3, #0]
			GR_TSR_FLAG_OLED_send = ((GR_TSR_FLAG_OLED &0x0F00)>>4) |((GR_TSR_FLAG_OLED&0x000F));
 8004f18:	4b18      	ldr	r3, [pc, #96]	; (8004f7c <TSR_call_Back+0x1d8>)
 8004f1a:	881b      	ldrh	r3, [r3, #0]
 8004f1c:	111b      	asrs	r3, r3, #4
 8004f1e:	b25b      	sxtb	r3, r3
 8004f20:	f023 030f 	bic.w	r3, r3, #15
 8004f24:	b25a      	sxtb	r2, r3
 8004f26:	4b15      	ldr	r3, [pc, #84]	; (8004f7c <TSR_call_Back+0x1d8>)
 8004f28:	881b      	ldrh	r3, [r3, #0]
 8004f2a:	b25b      	sxtb	r3, r3
 8004f2c:	f003 030f 	and.w	r3, r3, #15
 8004f30:	b25b      	sxtb	r3, r3
 8004f32:	4313      	orrs	r3, r2
 8004f34:	b25b      	sxtb	r3, r3
 8004f36:	b2da      	uxtb	r2, r3
 8004f38:	4b11      	ldr	r3, [pc, #68]	; (8004f80 <TSR_call_Back+0x1dc>)
 8004f3a:	701a      	strb	r2, [r3, #0]
			GR_TSR_FLAG_OLED=0;
 8004f3c:	4b0f      	ldr	r3, [pc, #60]	; (8004f7c <TSR_call_Back+0x1d8>)
 8004f3e:	2200      	movs	r2, #0
 8004f40:	801a      	strh	r2, [r3, #0]
			TSR_END_Flag=0;
 8004f42:	4b08      	ldr	r3, [pc, #32]	; (8004f64 <TSR_call_Back+0x1c0>)
 8004f44:	2200      	movs	r2, #0
 8004f46:	701a      	strb	r2, [r3, #0]
			TSR_START_Flag=0;
 8004f48:	4b05      	ldr	r3, [pc, #20]	; (8004f60 <TSR_call_Back+0x1bc>)
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	701a      	strb	r2, [r3, #0]
			PC_Counter=0;
 8004f4e:	4b08      	ldr	r3, [pc, #32]	; (8004f70 <TSR_call_Back+0x1cc>)
 8004f50:	2200      	movs	r2, #0
 8004f52:	701a      	strb	r2, [r3, #0]
}
 8004f54:	bf00      	nop
 8004f56:	bd80      	pop	{r7, pc}
 8004f58:	40013800 	.word	0x40013800
 8004f5c:	20004184 	.word	0x20004184
 8004f60:	20004185 	.word	0x20004185
 8004f64:	20004186 	.word	0x20004186
 8004f68:	20004187 	.word	0x20004187
 8004f6c:	20004188 	.word	0x20004188
 8004f70:	20004183 	.word	0x20004183
 8004f74:	2000418a 	.word	0x2000418a
 8004f78:	2000418c 	.word	0x2000418c
 8004f7c:	20004180 	.word	0x20004180
 8004f80:	20004182 	.word	0x20004182

08004f84 <TSR_init>:
 * @param [in] - void
 * @param [out] - Void
 * @retval -
 * Note-
 */
void TSR_init(void){
 8004f84:	b590      	push	{r4, r7, lr}
 8004f86:	b085      	sub	sp, #20
 8004f88:	af00      	add	r7, sp, #0
	USART_Config_t UART1_CON={115200,EGHIT_BITS,Parity_DISABLE,Interrupt,ONE_STOP_BIT,Disabled,Asynchronous,TSR_call_Back};
 8004f8a:	4b07      	ldr	r3, [pc, #28]	; (8004fa8 <TSR_init+0x24>)
 8004f8c:	463c      	mov	r4, r7
 8004f8e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004f90:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	MCAL_USART_init(TSR_UART_INSTANT, &UART1_CON);
 8004f94:	463b      	mov	r3, r7
 8004f96:	4619      	mov	r1, r3
 8004f98:	4804      	ldr	r0, [pc, #16]	; (8004fac <TSR_init+0x28>)
 8004f9a:	f7ff fa05 	bl	80043a8 <MCAL_USART_init>
}
 8004f9e:	bf00      	nop
 8004fa0:	3714      	adds	r7, #20
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd90      	pop	{r4, r7, pc}
 8004fa6:	bf00      	nop
 8004fa8:	08005420 	.word	0x08005420
 8004fac:	40013800 	.word	0x40013800

08004fb0 <CAR_ON_Handler>:

/************FACE ID TASK*************/
/************FACE ID TASK*************/
/************FACE ID TASK*************/

void CAR_ON_Handler(){
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	af00      	add	r7, sp, #0
	if((MCAL_Read_PIN(GPIOB, PIN_1)==0) ){
 8004fb4:	2101      	movs	r1, #1
 8004fb6:	4816      	ldr	r0, [pc, #88]	; (8005010 <CAR_ON_Handler+0x60>)
 8004fb8:	f7fe fcc4 	bl	8003944 <MCAL_Read_PIN>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d124      	bne.n	800500c <CAR_ON_Handler+0x5c>
		_TIM1_delay_ms(30);
 8004fc2:	201e      	movs	r0, #30
 8004fc4:	f7ff f9d8 	bl	8004378 <_TIM1_delay_ms>
		if((MCAL_Read_PIN(GPIOB, PIN_1)==0) ){
 8004fc8:	2101      	movs	r1, #1
 8004fca:	4811      	ldr	r0, [pc, #68]	; (8005010 <CAR_ON_Handler+0x60>)
 8004fcc:	f7fe fcba 	bl	8003944 <MCAL_Read_PIN>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d11a      	bne.n	800500c <CAR_ON_Handler+0x5c>

			if(CAR_ON_counter ==1 &&GR_FACE_FLAG_send !=0x99&&GR_FACE_FLAG_send !=0x00){
 8004fd6:	4b0f      	ldr	r3, [pc, #60]	; (8005014 <CAR_ON_Handler+0x64>)
 8004fd8:	781b      	ldrb	r3, [r3, #0]
 8004fda:	2b01      	cmp	r3, #1
 8004fdc:	d116      	bne.n	800500c <CAR_ON_Handler+0x5c>
 8004fde:	4b0e      	ldr	r3, [pc, #56]	; (8005018 <CAR_ON_Handler+0x68>)
 8004fe0:	781b      	ldrb	r3, [r3, #0]
 8004fe2:	2b99      	cmp	r3, #153	; 0x99
 8004fe4:	d012      	beq.n	800500c <CAR_ON_Handler+0x5c>
 8004fe6:	4b0c      	ldr	r3, [pc, #48]	; (8005018 <CAR_ON_Handler+0x68>)
 8004fe8:	781b      	ldrb	r3, [r3, #0]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d00e      	beq.n	800500c <CAR_ON_Handler+0x5c>
//				MCAL_USART_Deinit(LUNA_UART_INSTANT);
//				NVIC_ISER1 |=(1<<(USART1_IRQ-32));
				CAR_ON_counter=0;
 8004fee:	4b09      	ldr	r3, [pc, #36]	; (8005014 <CAR_ON_Handler+0x64>)
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	701a      	strb	r2, [r3, #0]
				GR_FACE_FLAG_send=0;
 8004ff4:	4b08      	ldr	r3, [pc, #32]	; (8005018 <CAR_ON_Handler+0x68>)
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	701a      	strb	r2, [r3, #0]
				//UART SEND
				MCAL_USART_SendData(TSR_UART_INSTANT,CAR_OFF_FLAG);
 8004ffa:	2133      	movs	r1, #51	; 0x33
 8004ffc:	4807      	ldr	r0, [pc, #28]	; (800501c <CAR_ON_Handler+0x6c>)
 8004ffe:	f7ff fb3b 	bl	8004678 <MCAL_USART_SendData>
				vTaskResume(FACE_ID_TASK_Handle);
 8005002:	4b07      	ldr	r3, [pc, #28]	; (8005020 <CAR_ON_Handler+0x70>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	4618      	mov	r0, r3
 8005008:	f7fb ff68 	bl	8000edc <vTaskResume>
		}

	}


}
 800500c:	bf00      	nop
 800500e:	bd80      	pop	{r7, pc}
 8005010:	40010c00 	.word	0x40010c00
 8005014:	2000418e 	.word	0x2000418e
 8005018:	2000418c 	.word	0x2000418c
 800501c:	40013800 	.word	0x40013800
 8005020:	20004258 	.word	0x20004258

08005024 <CAR_ON_init>:
void CAR_ON_init(){
 8005024:	b580      	push	{r7, lr}
 8005026:	b086      	sub	sp, #24
 8005028:	af00      	add	r7, sp, #0
	EXTI_config_t CAR_BOTTON_SITTING={EXT1PB1,FALLING,ENABLE,CAR_ON_Handler};
 800502a:	2301      	movs	r3, #1
 800502c:	80bb      	strh	r3, [r7, #4]
 800502e:	4b0f      	ldr	r3, [pc, #60]	; (800506c <CAR_ON_init+0x48>)
 8005030:	60bb      	str	r3, [r7, #8]
 8005032:	2301      	movs	r3, #1
 8005034:	81bb      	strh	r3, [r7, #12]
 8005036:	2307      	movs	r3, #7
 8005038:	81fb      	strh	r3, [r7, #14]
 800503a:	2300      	movs	r3, #0
 800503c:	743b      	strb	r3, [r7, #16]
 800503e:	2301      	movs	r3, #1
 8005040:	747b      	strb	r3, [r7, #17]
 8005042:	4b0b      	ldr	r3, [pc, #44]	; (8005070 <CAR_ON_init+0x4c>)
 8005044:	617b      	str	r3, [r7, #20]
	MCAL_EXTI_init(&CAR_BOTTON_SITTING);
 8005046:	1d3b      	adds	r3, r7, #4
 8005048:	4618      	mov	r0, r3
 800504a:	f7fe f961 	bl	8003310 <MCAL_EXTI_init>
	PIN_config pin={PIN_1,INPUT_PD};
 800504e:	2300      	movs	r3, #0
 8005050:	603b      	str	r3, [r7, #0]
 8005052:	2301      	movs	r3, #1
 8005054:	803b      	strh	r3, [r7, #0]
 8005056:	2303      	movs	r3, #3
 8005058:	70bb      	strb	r3, [r7, #2]
	MCAL_GPIO_init(GPIOB, &pin);
 800505a:	463b      	mov	r3, r7
 800505c:	4619      	mov	r1, r3
 800505e:	4803      	ldr	r0, [pc, #12]	; (800506c <CAR_ON_init+0x48>)
 8005060:	f7fe fb60 	bl	8003724 <MCAL_GPIO_init>
}
 8005064:	bf00      	nop
 8005066:	3718      	adds	r7, #24
 8005068:	46bd      	mov	sp, r7
 800506a:	bd80      	pop	{r7, pc}
 800506c:	40010c00 	.word	0x40010c00
 8005070:	08004fb1 	.word	0x08004fb1

08005074 <FACE_ID_TASK>:
void FACE_ID_TASK(){
 8005074:	b580      	push	{r7, lr}
 8005076:	af00      	add	r7, sp, #0
	while(1){

		if((MCAL_Read_PIN(GPIOB, PIN_1)==1) ){
 8005078:	2101      	movs	r1, #1
 800507a:	481c      	ldr	r0, [pc, #112]	; (80050ec <FACE_ID_TASK+0x78>)
 800507c:	f7fe fc62 	bl	8003944 <MCAL_Read_PIN>
 8005080:	4603      	mov	r3, r0
 8005082:	2b01      	cmp	r3, #1
 8005084:	d12b      	bne.n	80050de <FACE_ID_TASK+0x6a>
			_TIM1_delay_ms(30);
 8005086:	201e      	movs	r0, #30
 8005088:	f7ff f976 	bl	8004378 <_TIM1_delay_ms>
			if((MCAL_Read_PIN(GPIOB, PIN_1)==1) ){
 800508c:	2101      	movs	r1, #1
 800508e:	4817      	ldr	r0, [pc, #92]	; (80050ec <FACE_ID_TASK+0x78>)
 8005090:	f7fe fc58 	bl	8003944 <MCAL_Read_PIN>
 8005094:	4603      	mov	r3, r0
 8005096:	2b01      	cmp	r3, #1
 8005098:	d1ee      	bne.n	8005078 <FACE_ID_TASK+0x4>
			//UART SEND

//				MCAL_USART_Deinit(LUNA_UART_INSTANT);
				if(CAR_login_counter==0){
 800509a:	4b15      	ldr	r3, [pc, #84]	; (80050f0 <FACE_ID_TASK+0x7c>)
 800509c:	781b      	ldrb	r3, [r3, #0]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d109      	bne.n	80050b6 <FACE_ID_TASK+0x42>
					MCAL_USART_SendData(TSR_UART_INSTANT,CAR_ON_FLAG);
 80050a2:	2122      	movs	r1, #34	; 0x22
 80050a4:	4813      	ldr	r0, [pc, #76]	; (80050f4 <FACE_ID_TASK+0x80>)
 80050a6:	f7ff fae7 	bl	8004678 <MCAL_USART_SendData>
					CAR_login_counter++;
 80050aa:	4b11      	ldr	r3, [pc, #68]	; (80050f0 <FACE_ID_TASK+0x7c>)
 80050ac:	781b      	ldrb	r3, [r3, #0]
 80050ae:	3301      	adds	r3, #1
 80050b0:	b2da      	uxtb	r2, r3
 80050b2:	4b0f      	ldr	r3, [pc, #60]	; (80050f0 <FACE_ID_TASK+0x7c>)
 80050b4:	701a      	strb	r2, [r3, #0]
				}
//				if(GR_FACE_FLAG_send ==0x99){
//					MCAL_USART_SendData(TSR_UART_INSTANT,CAR_OFF_FLAG);
//
//				}
			if(GR_FACE_FLAG_send !=0x99 && GR_FACE_FLAG_send !=0x00){
 80050b6:	4b10      	ldr	r3, [pc, #64]	; (80050f8 <FACE_ID_TASK+0x84>)
 80050b8:	781b      	ldrb	r3, [r3, #0]
 80050ba:	2b99      	cmp	r3, #153	; 0x99
 80050bc:	d0dc      	beq.n	8005078 <FACE_ID_TASK+0x4>
 80050be:	4b0e      	ldr	r3, [pc, #56]	; (80050f8 <FACE_ID_TASK+0x84>)
 80050c0:	781b      	ldrb	r3, [r3, #0]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d0d8      	beq.n	8005078 <FACE_ID_TASK+0x4>
				CAR_ON_counter=1;
 80050c6:	4b0d      	ldr	r3, [pc, #52]	; (80050fc <FACE_ID_TASK+0x88>)
 80050c8:	2201      	movs	r2, #1
 80050ca:	701a      	strb	r2, [r3, #0]
				CAR_login_counter=0;
 80050cc:	4b08      	ldr	r3, [pc, #32]	; (80050f0 <FACE_ID_TASK+0x7c>)
 80050ce:	2200      	movs	r2, #0
 80050d0:	701a      	strb	r2, [r3, #0]
//				////////////*********LUNA_INIT***************//////////////////
//				LUNA_INIT(CONTIOUS_RANGING_MODE,BYTE_9_CM);
//				LUNA_ENABLE();
				vTaskSuspend(FACE_ID_TASK_Handle);
 80050d2:	4b0b      	ldr	r3, [pc, #44]	; (8005100 <FACE_ID_TASK+0x8c>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	4618      	mov	r0, r3
 80050d8:	f7fb fe50 	bl	8000d7c <vTaskSuspend>
 80050dc:	e7cc      	b.n	8005078 <FACE_ID_TASK+0x4>

			}
		}
		}else{
			//			MCAL_write_PIN(GPIOB, PIN_13, 0);
						CAR_login_counter=0;
 80050de:	4b04      	ldr	r3, [pc, #16]	; (80050f0 <FACE_ID_TASK+0x7c>)
 80050e0:	2200      	movs	r2, #0
 80050e2:	701a      	strb	r2, [r3, #0]
						GR_FACE_FLAG_send=0;
 80050e4:	4b04      	ldr	r3, [pc, #16]	; (80050f8 <FACE_ID_TASK+0x84>)
 80050e6:	2200      	movs	r2, #0
 80050e8:	701a      	strb	r2, [r3, #0]
		if((MCAL_Read_PIN(GPIOB, PIN_1)==1) ){
 80050ea:	e7c5      	b.n	8005078 <FACE_ID_TASK+0x4>
 80050ec:	40010c00 	.word	0x40010c00
 80050f0:	2000418f 	.word	0x2000418f
 80050f4:	40013800 	.word	0x40013800
 80050f8:	2000418c 	.word	0x2000418c
 80050fc:	2000418e 	.word	0x2000418e
 8005100:	20004258 	.word	0x20004258

08005104 <HW_init>:





void HW_init(){
 8005104:	b580      	push	{r7, lr}
 8005106:	af00      	add	r7, sp, #0
	Sys_Clk_init();
 8005108:	f7ff fbd8 	bl	80048bc <Sys_Clk_init>
	////////////*********TFT_init***************//////////////////
	TFT_init(RGB_5_6_5);
 800510c:	2055      	movs	r0, #85	; 0x55
 800510e:	f7fd f9e5 	bl	80024dc <TFT_init>
	////////////*********TSR init***************//////////////////
	TSR_init();
 8005112:	f7ff ff37 	bl	8004f84 <TSR_init>

	////////////*********ACC_throtel_init*********//////////////////
	ACC_throtel_init();
 8005116:	f7ff fc25 	bl	8004964 <ACC_throtel_init>
	////////////*********DAC init***************//////////////////
	ACC_DAC_init();
 800511a:	f7ff fc51 	bl	80049c0 <ACC_DAC_init>
	////////////*********DMS_init***************//////////////////
	DMS_init();
 800511e:	f7fc ff91 	bl	8002044 <DMS_init>
	////////////*********CAR_ON_init***************//////////////////
	CAR_ON_init();
 8005122:	f7ff ff7f 	bl	8005024 <CAR_ON_init>
	////////////*********LUNA_INIT***************//////////////////
	LUNA_INIT(CONTIOUS_RANGING_MODE,BYTE_9_CM);
 8005126:	2100      	movs	r1, #0
 8005128:	2000      	movs	r0, #0
 800512a:	f7fd f8af 	bl	800228c <LUNA_INIT>
//	PIN_config PINx={PIN_13,OUTPUT_PP,SPEED_10};
//	MCAL_GPIO_init(GPIOB, &PINx);



}
 800512e:	bf00      	nop
 8005130:	bd80      	pop	{r7, pc}
	...

08005134 <main>:
int main(void)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b082      	sub	sp, #8
 8005138:	af02      	add	r7, sp, #8
	HW_init();
 800513a:	f7ff ffe3 	bl	8005104 <HW_init>
	///////////////////////////
	if(xTaskCreate(ACC_throttel_Handller_TASK,"ACC_throttel_Handller_TASK",256,NULL,2,NULL)!=pdPASS ){
 800513e:	2300      	movs	r3, #0
 8005140:	9301      	str	r3, [sp, #4]
 8005142:	2302      	movs	r3, #2
 8005144:	9300      	str	r3, [sp, #0]
 8005146:	2300      	movs	r3, #0
 8005148:	f44f 7280 	mov.w	r2, #256	; 0x100
 800514c:	493d      	ldr	r1, [pc, #244]	; (8005244 <main+0x110>)
 800514e:	483e      	ldr	r0, [pc, #248]	; (8005248 <main+0x114>)
 8005150:	f7fb fc0f 	bl	8000972 <xTaskCreate>
 8005154:	4603      	mov	r3, r0
 8005156:	2b01      	cmp	r3, #1
 8005158:	d001      	beq.n	800515e <main+0x2a>
		Error_Handller();
 800515a:	f7ff fbab 	bl	80048b4 <Error_Handller>
	}

	if(xTaskCreate(ACC_Handller_TASK,"ACC_Handller_TASK",256,NULL,2,NULL)!=pdPASS ){
 800515e:	2300      	movs	r3, #0
 8005160:	9301      	str	r3, [sp, #4]
 8005162:	2302      	movs	r3, #2
 8005164:	9300      	str	r3, [sp, #0]
 8005166:	2300      	movs	r3, #0
 8005168:	f44f 7280 	mov.w	r2, #256	; 0x100
 800516c:	4937      	ldr	r1, [pc, #220]	; (800524c <main+0x118>)
 800516e:	4838      	ldr	r0, [pc, #224]	; (8005250 <main+0x11c>)
 8005170:	f7fb fbff 	bl	8000972 <xTaskCreate>
 8005174:	4603      	mov	r3, r0
 8005176:	2b01      	cmp	r3, #1
 8005178:	d001      	beq.n	800517e <main+0x4a>
		Error_Handller();
 800517a:	f7ff fb9b 	bl	80048b4 <Error_Handller>
	}


	if(xTaskCreate(ACC_STATE_READ_TASK,"BOTTON_READ",256,NULL,2,NULL)!=pdPASS ){
 800517e:	2300      	movs	r3, #0
 8005180:	9301      	str	r3, [sp, #4]
 8005182:	2302      	movs	r3, #2
 8005184:	9300      	str	r3, [sp, #0]
 8005186:	2300      	movs	r3, #0
 8005188:	f44f 7280 	mov.w	r2, #256	; 0x100
 800518c:	4931      	ldr	r1, [pc, #196]	; (8005254 <main+0x120>)
 800518e:	4832      	ldr	r0, [pc, #200]	; (8005258 <main+0x124>)
 8005190:	f7fb fbef 	bl	8000972 <xTaskCreate>
 8005194:	4603      	mov	r3, r0
 8005196:	2b01      	cmp	r3, #1
 8005198:	d001      	beq.n	800519e <main+0x6a>
		Error_Handller();
 800519a:	f7ff fb8b 	bl	80048b4 <Error_Handller>
	}
	///////////////////////

	if(xTaskCreate(TSR_Handller_TASK,"TSR_Handller_TASK",256,NULL,2,&TSR_Handller_TASK_Handle)!=pdPASS ){
 800519e:	4b2f      	ldr	r3, [pc, #188]	; (800525c <main+0x128>)
 80051a0:	9301      	str	r3, [sp, #4]
 80051a2:	2302      	movs	r3, #2
 80051a4:	9300      	str	r3, [sp, #0]
 80051a6:	2300      	movs	r3, #0
 80051a8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80051ac:	492c      	ldr	r1, [pc, #176]	; (8005260 <main+0x12c>)
 80051ae:	482d      	ldr	r0, [pc, #180]	; (8005264 <main+0x130>)
 80051b0:	f7fb fbdf 	bl	8000972 <xTaskCreate>
 80051b4:	4603      	mov	r3, r0
 80051b6:	2b01      	cmp	r3, #1
 80051b8:	d001      	beq.n	80051be <main+0x8a>
		Error_Handller();
 80051ba:	f7ff fb7b 	bl	80048b4 <Error_Handller>
	}

	///////////////////////

	if(xTaskCreate(DMS_Handller_TASK,"DMS_Handller_TASK",256,NULL,2,NULL)!=pdPASS ){
 80051be:	2300      	movs	r3, #0
 80051c0:	9301      	str	r3, [sp, #4]
 80051c2:	2302      	movs	r3, #2
 80051c4:	9300      	str	r3, [sp, #0]
 80051c6:	2300      	movs	r3, #0
 80051c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80051cc:	4926      	ldr	r1, [pc, #152]	; (8005268 <main+0x134>)
 80051ce:	4827      	ldr	r0, [pc, #156]	; (800526c <main+0x138>)
 80051d0:	f7fb fbcf 	bl	8000972 <xTaskCreate>
 80051d4:	4603      	mov	r3, r0
 80051d6:	2b01      	cmp	r3, #1
 80051d8:	d001      	beq.n	80051de <main+0xaa>
		Error_Handller();
 80051da:	f7ff fb6b 	bl	80048b4 <Error_Handller>
	}

	if(xTaskCreate(DMS_read_TASK,"DMS_read_TASK",256,NULL,2,NULL)!=pdPASS ){
 80051de:	2300      	movs	r3, #0
 80051e0:	9301      	str	r3, [sp, #4]
 80051e2:	2302      	movs	r3, #2
 80051e4:	9300      	str	r3, [sp, #0]
 80051e6:	2300      	movs	r3, #0
 80051e8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80051ec:	4920      	ldr	r1, [pc, #128]	; (8005270 <main+0x13c>)
 80051ee:	4821      	ldr	r0, [pc, #132]	; (8005274 <main+0x140>)
 80051f0:	f7fb fbbf 	bl	8000972 <xTaskCreate>
 80051f4:	4603      	mov	r3, r0
 80051f6:	2b01      	cmp	r3, #1
 80051f8:	d001      	beq.n	80051fe <main+0xca>
		Error_Handller();
 80051fa:	f7ff fb5b 	bl	80048b4 <Error_Handller>
	}
	///////////////////////
	if(xTaskCreate(FACE_ID_TASK,"FACE_ID_TASK",256,NULL,5,&FACE_ID_TASK_Handle)!=pdPASS ){
 80051fe:	4b1e      	ldr	r3, [pc, #120]	; (8005278 <main+0x144>)
 8005200:	9301      	str	r3, [sp, #4]
 8005202:	2305      	movs	r3, #5
 8005204:	9300      	str	r3, [sp, #0]
 8005206:	2300      	movs	r3, #0
 8005208:	f44f 7280 	mov.w	r2, #256	; 0x100
 800520c:	491b      	ldr	r1, [pc, #108]	; (800527c <main+0x148>)
 800520e:	481c      	ldr	r0, [pc, #112]	; (8005280 <main+0x14c>)
 8005210:	f7fb fbaf 	bl	8000972 <xTaskCreate>
 8005214:	4603      	mov	r3, r0
 8005216:	2b01      	cmp	r3, #1
 8005218:	d001      	beq.n	800521e <main+0xea>
		Error_Handller();
 800521a:	f7ff fb4b 	bl	80048b4 <Error_Handller>
	}


	DMS_Semaphore = xSemaphoreCreateBinary();
 800521e:	2203      	movs	r2, #3
 8005220:	2100      	movs	r1, #0
 8005222:	2001      	movs	r0, #1
 8005224:	f7fb f8ce 	bl	80003c4 <xQueueGenericCreate>
 8005228:	4602      	mov	r2, r0
 800522a:	4b16      	ldr	r3, [pc, #88]	; (8005284 <main+0x150>)
 800522c:	601a      	str	r2, [r3, #0]
	TSR__Flags_Queue=xQueueCreate(10,sizeof(char));
 800522e:	2200      	movs	r2, #0
 8005230:	2101      	movs	r1, #1
 8005232:	200a      	movs	r0, #10
 8005234:	f7fb f8c6 	bl	80003c4 <xQueueGenericCreate>
 8005238:	4602      	mov	r2, r0
 800523a:	4b13      	ldr	r3, [pc, #76]	; (8005288 <main+0x154>)
 800523c:	601a      	str	r2, [r3, #0]

	vTaskStartScheduler();
 800523e:	f7fb fec5 	bl	8000fcc <vTaskStartScheduler>

	for(;;);
 8005242:	e7fe      	b.n	8005242 <main+0x10e>
 8005244:	08005430 	.word	0x08005430
 8005248:	08004c1d 	.word	0x08004c1d
 800524c:	0800544c 	.word	0x0800544c
 8005250:	08004bd5 	.word	0x08004bd5
 8005254:	08005460 	.word	0x08005460
 8005258:	08004d45 	.word	0x08004d45
 800525c:	2000425c 	.word	0x2000425c
 8005260:	0800546c 	.word	0x0800546c
 8005264:	08004d75 	.word	0x08004d75
 8005268:	08005480 	.word	0x08005480
 800526c:	080048f1 	.word	0x080048f1
 8005270:	08005494 	.word	0x08005494
 8005274:	08004925 	.word	0x08004925
 8005278:	20004258 	.word	0x20004258
 800527c:	080054a4 	.word	0x080054a4
 8005280:	08005075 	.word	0x08005075
 8005284:	20004250 	.word	0x20004250
 8005288:	20004254 	.word	0x20004254

0800528c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800528c:	480d      	ldr	r0, [pc, #52]	; (80052c4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800528e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005290:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005294:	480c      	ldr	r0, [pc, #48]	; (80052c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8005296:	490d      	ldr	r1, [pc, #52]	; (80052cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8005298:	4a0d      	ldr	r2, [pc, #52]	; (80052d0 <LoopForever+0xe>)
  movs r3, #0
 800529a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800529c:	e002      	b.n	80052a4 <LoopCopyDataInit>

0800529e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800529e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80052a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80052a2:	3304      	adds	r3, #4

080052a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80052a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80052a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80052a8:	d3f9      	bcc.n	800529e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80052aa:	4a0a      	ldr	r2, [pc, #40]	; (80052d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80052ac:	4c0a      	ldr	r4, [pc, #40]	; (80052d8 <LoopForever+0x16>)
  movs r3, #0
 80052ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80052b0:	e001      	b.n	80052b6 <LoopFillZerobss>

080052b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80052b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80052b4:	3204      	adds	r2, #4

080052b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80052b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80052b8:	d3fb      	bcc.n	80052b2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80052ba:	f000 f811 	bl	80052e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80052be:	f7ff ff39 	bl	8005134 <main>

080052c2 <LoopForever>:

LoopForever:
  b LoopForever
 80052c2:	e7fe      	b.n	80052c2 <LoopForever>
  ldr   r0, =_estack
 80052c4:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80052c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80052cc:	20000024 	.word	0x20000024
  ldr r2, =_sidata
 80052d0:	0801db5c 	.word	0x0801db5c
  ldr r2, =_sbss
 80052d4:	20000024 	.word	0x20000024
  ldr r4, =_ebss
 80052d8:	20004270 	.word	0x20004270

080052dc <ADC3_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80052dc:	e7fe      	b.n	80052dc <ADC3_IRQHandler>
	...

080052e0 <__libc_init_array>:
 80052e0:	b570      	push	{r4, r5, r6, lr}
 80052e2:	2500      	movs	r5, #0
 80052e4:	4e0c      	ldr	r6, [pc, #48]	; (8005318 <__libc_init_array+0x38>)
 80052e6:	4c0d      	ldr	r4, [pc, #52]	; (800531c <__libc_init_array+0x3c>)
 80052e8:	1ba4      	subs	r4, r4, r6
 80052ea:	10a4      	asrs	r4, r4, #2
 80052ec:	42a5      	cmp	r5, r4
 80052ee:	d109      	bne.n	8005304 <__libc_init_array+0x24>
 80052f0:	f000 f82e 	bl	8005350 <_init>
 80052f4:	2500      	movs	r5, #0
 80052f6:	4e0a      	ldr	r6, [pc, #40]	; (8005320 <__libc_init_array+0x40>)
 80052f8:	4c0a      	ldr	r4, [pc, #40]	; (8005324 <__libc_init_array+0x44>)
 80052fa:	1ba4      	subs	r4, r4, r6
 80052fc:	10a4      	asrs	r4, r4, #2
 80052fe:	42a5      	cmp	r5, r4
 8005300:	d105      	bne.n	800530e <__libc_init_array+0x2e>
 8005302:	bd70      	pop	{r4, r5, r6, pc}
 8005304:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005308:	4798      	blx	r3
 800530a:	3501      	adds	r5, #1
 800530c:	e7ee      	b.n	80052ec <__libc_init_array+0xc>
 800530e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005312:	4798      	blx	r3
 8005314:	3501      	adds	r5, #1
 8005316:	e7f2      	b.n	80052fe <__libc_init_array+0x1e>
 8005318:	0801db54 	.word	0x0801db54
 800531c:	0801db54 	.word	0x0801db54
 8005320:	0801db54 	.word	0x0801db54
 8005324:	0801db58 	.word	0x0801db58

08005328 <memcpy>:
 8005328:	b510      	push	{r4, lr}
 800532a:	1e43      	subs	r3, r0, #1
 800532c:	440a      	add	r2, r1
 800532e:	4291      	cmp	r1, r2
 8005330:	d100      	bne.n	8005334 <memcpy+0xc>
 8005332:	bd10      	pop	{r4, pc}
 8005334:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005338:	f803 4f01 	strb.w	r4, [r3, #1]!
 800533c:	e7f7      	b.n	800532e <memcpy+0x6>

0800533e <memset>:
 800533e:	4603      	mov	r3, r0
 8005340:	4402      	add	r2, r0
 8005342:	4293      	cmp	r3, r2
 8005344:	d100      	bne.n	8005348 <memset+0xa>
 8005346:	4770      	bx	lr
 8005348:	f803 1b01 	strb.w	r1, [r3], #1
 800534c:	e7f9      	b.n	8005342 <memset+0x4>
	...

08005350 <_init>:
 8005350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005352:	bf00      	nop
 8005354:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005356:	bc08      	pop	{r3}
 8005358:	469e      	mov	lr, r3
 800535a:	4770      	bx	lr

0800535c <_fini>:
 800535c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800535e:	bf00      	nop
 8005360:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005362:	bc08      	pop	{r3}
 8005364:	469e      	mov	lr, r3
 8005366:	4770      	bx	lr
