`define     REGISTER_WIDTH      32

`define     ARITH_LOGIC         3'b001
`define     SHIFT_REG           3'b000
`define     MEM_READ            3'b101
`define     MEM_WRITE           3'b100 