#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Dec 19 10:30:38 2019
# Process ID: 9576
# Current directory: E:/WorkSpace/project/FPGA/prj_ax7103
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13244 E:\WorkSpace\project\FPGA\prj_ax7103\prj_ax7103.xpr
# Log file: E:/WorkSpace/project/FPGA/prj_ax7103/vivado.log
# Journal file: E:/WorkSpace/project/FPGA/prj_ax7103\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-748] XILINX_TCLAPP_REPO is set to 'D:/Xilinx/Vivado/2018.1/data/XilinxTclStore'. Refresh XilinxTclStore catalog is disabled when XILINX_TCLAPP_REPO is set.
start_gui
open_project E:/WorkSpace/project/FPGA/prj_ax7103/prj_ax7103.xpr
INFO: [Project 1-313] Project file moved from 'E:/WorkSpace/project/FPGA/prj_ax7103/prj_ax7103' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 952.434 ; gain = 208.387
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 19 15:13:56 2019...
