<!DOCTYPE HTML>
<html lang="en">

<head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    <title>
        Full
        coverage report
    </title>
    <link rel="stylesheet" type="text/css" href="cov.css">
    <style>
        .container {
            background-color: rgb(169, 169, 169);
            width: 100%;
            min-height: 80%;
            border-radius: 15px;
        }
    </style>
</head>

<body>
    <table class="title-header-shadow">
        <td class="title-container">
            <table class="title-header">
                <td class="title-logo">
                    <a href=index.html>
                        <img src=_static/white.svg></img>
                    </a>
                </td>
                <td class="title">
                    Project
                    Full
                    coverage report
                </td>
            </table>
        </td>
    </table>
    <center>
        <table class="info-table">
            <tr class="info-table-view">
                <td width="10%" class="headerInfo">Current view:</td>
                <td width="40%" class="headerInfoValue">
                    <a href=index.html>Cores-VeeR-EL2</a>—Cores-VeeR-EL2—design—lsu—el2_lsu_dccm_mem.sv
                </td>
                <td width=auto></td>
                <td width="10%"></td>
                <td width="10%" class="headerCovSummary colTop">Coverage</td>
                <td width="10%" class="headerCovSummary colTop" title="Covered + Uncovered code">Hit</td>
                <td width="10%" class="headerCovSummary colTop" title="Exercised code only">Total</td>
            </tr>
            <tr>
                <td class="headerInfo">Test Date:</td>
                <td class="headerInfoValue">
                    25-11-2024
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Toggle
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #ffa300;">
        32.0%
    </td>
    <td class="headerCovSummaryEntry">
        8
    </td>
    <td class="headerCovSummaryEntry">
        25
    </td>

            </tr>
            <tr>
                <td class="headerInfo">Test:</td>
                <td class="headerInfoValue">
                    riscv-dv__riscv_pmp_full_random_test_veer
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Branch
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #00ff00;">
        100.0%
    </td>
    <td class="headerCovSummaryEntry">
        9
    </td>
    <td class="headerCovSummaryEntry">
        9
    </td>

            </tr>
            
        </table>
    </center>

    <table border="0" cellpadding="0" cellspacing="0">
<tr>
<td><br/></td>
</tr>
<tr>
<td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : // SPDX-License-Identifier: Apache-2.0</span>
<span id="L2"><span class="lineNum">       2</span>              : // Copyright 2020 Western Digital Corporation or its affiliates.</span>
<span id="L3"><span class="lineNum">       3</span>              : // Copyright (c) 2023 Antmicro &lt;www.antmicro.com&gt;</span>
<span id="L4"><span class="lineNum">       4</span>              : //</span>
<span id="L5"><span class="lineNum">       5</span>              : // Licensed under the Apache License, Version 2.0 (the "License");</span>
<span id="L6"><span class="lineNum">       6</span>              : // you may not use this file except in compliance with the License.</span>
<span id="L7"><span class="lineNum">       7</span>              : // You may obtain a copy of the License at</span>
<span id="L8"><span class="lineNum">       8</span>              : //</span>
<span id="L9"><span class="lineNum">       9</span>              : // http://www.apache.org/licenses/LICENSE-2.0</span>
<span id="L10"><span class="lineNum">      10</span>              : //</span>
<span id="L11"><span class="lineNum">      11</span>              : // Unless required by applicable law or agreed to in writing, software</span>
<span id="L12"><span class="lineNum">      12</span>              : // distributed under the License is distributed on an "AS IS" BASIS,</span>
<span id="L13"><span class="lineNum">      13</span>              : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<span id="L14"><span class="lineNum">      14</span>              : // See the License for the specific language governing permissions and</span>
<span id="L15"><span class="lineNum">      15</span>              : // limitations under the License.</span>
<span id="L16"><span class="lineNum">      16</span>              : </span>
<span id="L17"><span class="lineNum">      17</span>              : //********************************************************************************</span>
<span id="L18"><span class="lineNum">      18</span>              : // $Id$</span>
<span id="L19"><span class="lineNum">      19</span>              : //</span>
<span id="L20"><span class="lineNum">      20</span>              : //</span>
<span id="L21"><span class="lineNum">      21</span>              : // Owner:</span>
<span id="L22"><span class="lineNum">      22</span>              : // Function: DCCM for LSU pipe</span>
<span id="L23"><span class="lineNum">      23</span>              : // Comments: Single ported memory</span>
<span id="L24"><span class="lineNum">      24</span>              : //</span>
<span id="L25"><span class="lineNum">      25</span>              : //</span>
<span id="L26"><span class="lineNum">      26</span>              : // DC1 -&gt; DC2 -&gt; DC3 -&gt; DC4 (Commit)</span>
<span id="L27"><span class="lineNum">      27</span>              : //</span>
<span id="L28"><span class="lineNum">      28</span>              : // //********************************************************************************</span>
<span id="L29"><span class="lineNum">      29</span>              : </span>
<span id="L30"><span class="lineNum">      30</span>              : module el2_lsu_dccm_mem</span>
<span id="L31"><span class="lineNum">      31</span>              :   import el2_pkg::*;</span>
<span id="L32"><span class="lineNum">      32</span>              : #(</span>
<span id="L33"><span class="lineNum">      33</span>              : `include "el2_param.vh"</span>
<span id="L34"><span class="lineNum">      34</span>              :  )(</span>
<span id="L35"><span class="lineNum">      35</span> <span class="tlaGNC tlaBgGNC">     2796004 :    input logic         clk,                                             // Clock only while core active.  Through one clock header.  For flops with    second clock header built in.  Connected to ACTIVE_L2CLK.</span></span>
<span id="L36"><span class="lineNum">      36</span> <span class="tlaGNC">     2796004 :    input logic         active_clk,                                      // Clock only while core active.  Through two clock headers. For flops without second clock header built in.</span></span>
<span id="L37"><span class="lineNum">      37</span> <span class="tlaGNC">           6 :    input logic         rst_l,                                           // reset, active low</span></span>
<span id="L38"><span class="lineNum">      38</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic         clk_override,                                    // Override non-functional clock gating</span></span>
<span id="L39"><span class="lineNum">      39</span>              : </span>
<span id="L40"><span class="lineNum">      40</span> <span class="tlaUNC">           0 :    input logic         dccm_wren,                                       // write enable</span></span>
<span id="L41"><span class="lineNum">      41</span> <span class="tlaUNC">           0 :    input logic         dccm_rden,                                       // read enable</span></span>
<span id="L42"><span class="lineNum">      42</span> <span class="tlaUNC">           0 :    input logic [pt.DCCM_BITS-1:0]  dccm_wr_addr_lo,                     // write address</span></span>
<span id="L43"><span class="lineNum">      43</span> <span class="tlaUNC">           0 :    input logic [pt.DCCM_BITS-1:0]  dccm_wr_addr_hi,                     // write address</span></span>
<span id="L44"><span class="lineNum">      44</span> <span class="tlaGNC tlaBgGNC">       63186 :    input logic [pt.DCCM_BITS-1:0]  dccm_rd_addr_lo,                     // read address</span></span>
<span id="L45"><span class="lineNum">      45</span> <span class="tlaGNC">       63150 :    input logic [pt.DCCM_BITS-1:0]  dccm_rd_addr_hi,                     // read address for the upper bank in case of a misaligned access</span></span>
<span id="L46"><span class="lineNum">      46</span> <span class="tlaUNC tlaBgUNC">           0 :    input logic [pt.DCCM_FDATA_WIDTH-1:0]  dccm_wr_data_lo,              // write data</span></span>
<span id="L47"><span class="lineNum">      47</span> <span class="tlaUNC">           0 :    input logic [pt.DCCM_FDATA_WIDTH-1:0]  dccm_wr_data_hi,              // write data</span></span>
<span id="L48"><span class="lineNum">      48</span>              :    el2_mem_if.veer_dccm                   dccm_mem_export,              // RAM repositioned in testbench and connected by this interface</span>
<span id="L49"><span class="lineNum">      49</span>              : </span>
<span id="L50"><span class="lineNum">      50</span> <span class="tlaUNC">           0 :    output logic [pt.DCCM_FDATA_WIDTH-1:0] dccm_rd_data_lo,              // read data from the lo bank</span></span>
<span id="L51"><span class="lineNum">      51</span> <span class="tlaUNC">           0 :    output logic [pt.DCCM_FDATA_WIDTH-1:0] dccm_rd_data_hi,              // read data from the hi bank</span></span>
<span id="L52"><span class="lineNum">      52</span>              : </span>
<span id="L53"><span class="lineNum">      53</span>              :    // Excluding scan_mode from coverage as its usage is determined by the integrator of the VeeR core.</span>
<span id="L54"><span class="lineNum">      54</span>              :    /*verilator coverage_off*/</span>
<span id="L55"><span class="lineNum">      55</span>              :    input  logic         scan_mode</span>
<span id="L56"><span class="lineNum">      56</span>              :    /*verilator coverage_on*/</span>
<span id="L57"><span class="lineNum">      57</span>              : );</span>
<span id="L58"><span class="lineNum">      58</span>              : </span>
<span id="L59"><span class="lineNum">      59</span>              : </span>
<span id="L60"><span class="lineNum">      60</span>              :    localparam logic [5:0]  DCCM_WIDTH_BITS = $clog2(pt.DCCM_BYTE_WIDTH);</span>
<span id="L61"><span class="lineNum">      61</span>              :    localparam logic [7:0]  DCCM_INDEX_BITS = 8'(pt.DCCM_BITS - pt.DCCM_BANK_BITS - pt.DCCM_WIDTH_BITS);</span>
<span id="L62"><span class="lineNum">      62</span>              :    localparam logic [31:0] DCCM_INDEX_DEPTH = ((pt.DCCM_SIZE)*1024)/((pt.DCCM_BYTE_WIDTH)*(pt.DCCM_NUM_BANKS));  // Depth of memory bank</span>
<span id="L63"><span class="lineNum">      63</span>              : </span>
<span id="L64"><span class="lineNum">      64</span> <span class="tlaUNC">           0 :    logic [pt.DCCM_NUM_BANKS-1:0]                                        wren_bank;</span></span>
<span id="L65"><span class="lineNum">      65</span> <span class="tlaUNC">           0 :    logic [pt.DCCM_NUM_BANKS-1:0]                                        rden_bank;</span></span>
<span id="L66"><span class="lineNum">      66</span> <span class="tlaGNC tlaBgGNC">       63150 :    logic [pt.DCCM_NUM_BANKS-1:0] [pt.DCCM_BITS-1:(pt.DCCM_BANK_BITS+2)] addr_bank;</span></span>
<span id="L67"><span class="lineNum">      67</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [pt.DCCM_BITS-1:(pt.DCCM_BANK_BITS+DCCM_WIDTH_BITS)]           rd_addr_even, rd_addr_odd;</span></span>
<span id="L68"><span class="lineNum">      68</span> <span class="tlaUNC">           0 :    logic                                                                rd_unaligned, wr_unaligned;</span></span>
<span id="L69"><span class="lineNum">      69</span> <span class="tlaUNC">           0 :    logic [pt.DCCM_NUM_BANKS-1:0] [pt.DCCM_FDATA_WIDTH-1:0]              dccm_bank_dout;</span></span>
<span id="L70"><span class="lineNum">      70</span> <span class="tlaUNC">           0 :    logic [pt.DCCM_FDATA_WIDTH-1:0]                                      wrdata;</span></span>
<span id="L71"><span class="lineNum">      71</span>              : </span>
<span id="L72"><span class="lineNum">      72</span> <span class="tlaUNC">           0 :    logic [pt.DCCM_NUM_BANKS-1:0][pt.DCCM_FDATA_WIDTH-1:0]               wr_data_bank;</span></span>
<span id="L73"><span class="lineNum">      73</span>              : </span>
<span id="L74"><span class="lineNum">      74</span> <span class="tlaGNC tlaBgGNC">       72020 :    logic [(DCCM_WIDTH_BITS+pt.DCCM_BANK_BITS-1):DCCM_WIDTH_BITS]        dccm_rd_addr_lo_q;</span></span>
<span id="L75"><span class="lineNum">      75</span> <span class="tlaGNC">       72200 :    logic [(DCCM_WIDTH_BITS+pt.DCCM_BANK_BITS-1):DCCM_WIDTH_BITS]        dccm_rd_addr_hi_q;</span></span>
<span id="L76"><span class="lineNum">      76</span>              : </span>
<span id="L77"><span class="lineNum">      77</span> <span class="tlaUNC tlaBgUNC">           0 :    logic [pt.DCCM_NUM_BANKS-1:0]            dccm_clken;</span></span>
<span id="L78"><span class="lineNum">      78</span>              : </span>
<span id="L79"><span class="lineNum">      79</span>              :    assign rd_unaligned = (dccm_rd_addr_lo[DCCM_WIDTH_BITS+:pt.DCCM_BANK_BITS] != dccm_rd_addr_hi[DCCM_WIDTH_BITS+:pt.DCCM_BANK_BITS]);</span>
<span id="L80"><span class="lineNum">      80</span>              :    assign wr_unaligned = (dccm_wr_addr_lo[DCCM_WIDTH_BITS+:pt.DCCM_BANK_BITS] != dccm_wr_addr_hi[DCCM_WIDTH_BITS+:pt.DCCM_BANK_BITS]);</span>
<span id="L81"><span class="lineNum">      81</span>              : </span>
<span id="L82"><span class="lineNum">      82</span>              :    // Align the read data</span>
<span id="L83"><span class="lineNum">      83</span>              :    assign dccm_rd_data_lo[pt.DCCM_FDATA_WIDTH-1:0]  = dccm_bank_dout[dccm_rd_addr_lo_q[pt.DCCM_WIDTH_BITS+:pt.DCCM_BANK_BITS]][pt.DCCM_FDATA_WIDTH-1:0];</span>
<span id="L84"><span class="lineNum">      84</span>              :    assign dccm_rd_data_hi[pt.DCCM_FDATA_WIDTH-1:0]  = dccm_bank_dout[dccm_rd_addr_hi_q[DCCM_WIDTH_BITS+:pt.DCCM_BANK_BITS]][pt.DCCM_FDATA_WIDTH-1:0];</span>
<span id="L85"><span class="lineNum">      85</span>              : </span>
<span id="L86"><span class="lineNum">      86</span>              : </span>
<span id="L87"><span class="lineNum">      87</span>              :    // 8 Banks, 16KB each (2048 x 72)</span>
<span id="L88"><span class="lineNum">      88</span> <span class="tlaGNC tlaBgGNC">          24 :    for (genvar i=0; i&lt;pt.DCCM_NUM_BANKS; i++) begin: mem_bank</span></span>
<span id="L89"><span class="lineNum">      89</span>              :       assign  wren_bank[i]        = dccm_wren &amp; ((dccm_wr_addr_hi[2+:pt.DCCM_BANK_BITS] == i) | (dccm_wr_addr_lo[2+:pt.DCCM_BANK_BITS] == i));</span>
<span id="L90"><span class="lineNum">      90</span>              :       assign  rden_bank[i]        = dccm_rden &amp; ((dccm_rd_addr_hi[2+:pt.DCCM_BANK_BITS] == i) | (dccm_rd_addr_lo[2+:pt.DCCM_BANK_BITS] == i));</span>
<span id="L91"><span class="lineNum">      91</span>              :       assign  addr_bank[i][(pt.DCCM_BANK_BITS+DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS] = wren_bank[i] ? (((dccm_wr_addr_hi[2+:pt.DCCM_BANK_BITS] == i) &amp; wr_unaligned) ?</span>
<span id="L92"><span class="lineNum">      92</span>              :                                                                                                         dccm_wr_addr_hi[(pt.DCCM_BANK_BITS+DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS] :</span>
<span id="L93"><span class="lineNum">      93</span>              :                                                                                                         dccm_wr_addr_lo[(pt.DCCM_BANK_BITS+DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS])  :</span>
<span id="L94"><span class="lineNum">      94</span>              :                                                                                                   (((dccm_rd_addr_hi[2+:pt.DCCM_BANK_BITS] == i) &amp; rd_unaligned) ?</span>
<span id="L95"><span class="lineNum">      95</span>              :                                                                                                         dccm_rd_addr_hi[(pt.DCCM_BANK_BITS+DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS] :</span>
<span id="L96"><span class="lineNum">      96</span>              :                                                                                                         dccm_rd_addr_lo[(pt.DCCM_BANK_BITS+DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS]);</span>
<span id="L97"><span class="lineNum">      97</span>              : </span>
<span id="L98"><span class="lineNum">      98</span>              :       assign wr_data_bank[i]     = ((dccm_wr_addr_hi[2+:pt.DCCM_BANK_BITS] == i) &amp; wr_unaligned) ? dccm_wr_data_hi[pt.DCCM_FDATA_WIDTH-1:0] : dccm_wr_data_lo[pt.DCCM_FDATA_WIDTH-1:0];</span>
<span id="L99"><span class="lineNum">      99</span>              : </span>
<span id="L100"><span class="lineNum">     100</span>              :       // clock gating section</span>
<span id="L101"><span class="lineNum">     101</span>              :       assign  dccm_clken[i] = (wren_bank[i] | rden_bank[i] | clk_override) ;</span>
<span id="L102"><span class="lineNum">     102</span>              :       // end clock gating section</span>
<span id="L103"><span class="lineNum">     103</span>              : </span>
<span id="L104"><span class="lineNum">     104</span>              :       // Connect to exported RAM Banks</span>
<span id="L105"><span class="lineNum">     105</span> <span class="tlaGNC">          24 :       always_comb begin</span></span>
<span id="L106"><span class="lineNum">     106</span> <span class="tlaGNC">          24 :          dccm_mem_export.dccm_clken[i]                               = dccm_clken[i];</span></span>
<span id="L107"><span class="lineNum">     107</span> <span class="tlaGNC">          24 :          dccm_mem_export.dccm_wren_bank[i]                           = wren_bank[i];</span></span>
<span id="L108"><span class="lineNum">     108</span> <span class="tlaGNC">          24 :          dccm_mem_export.dccm_addr_bank[i]                           = addr_bank[i];</span></span>
<span id="L109"><span class="lineNum">     109</span> <span class="tlaGNC">          24 :          dccm_mem_export.dccm_wr_data_bank[i]                        = wr_data_bank[i][pt.DCCM_DATA_WIDTH-1:0];</span></span>
<span id="L110"><span class="lineNum">     110</span> <span class="tlaGNC">          24 :          dccm_mem_export.dccm_wr_ecc_bank[i]                         = wr_data_bank[i][pt.DCCM_FDATA_WIDTH-1:pt.DCCM_DATA_WIDTH];</span></span>
<span id="L111"><span class="lineNum">     111</span> <span class="tlaGNC">          24 :          dccm_bank_dout[i][pt.DCCM_DATA_WIDTH-1:0]                   = dccm_mem_export.dccm_bank_dout[i];</span></span>
<span id="L112"><span class="lineNum">     112</span> <span class="tlaGNC">          24 :          dccm_bank_dout[i][pt.DCCM_FDATA_WIDTH-1:pt.DCCM_DATA_WIDTH] = dccm_mem_export.dccm_bank_ecc[i];</span></span>
<span id="L113"><span class="lineNum">     113</span>              :       end</span>
<span id="L114"><span class="lineNum">     114</span>              : </span>
<span id="L115"><span class="lineNum">     115</span>              :    end : mem_bank</span>
<span id="L116"><span class="lineNum">     116</span>              : </span>
<span id="L117"><span class="lineNum">     117</span>              :    // Flops</span>
<span id="L118"><span class="lineNum">     118</span>              :    rvdff  #(pt.DCCM_BANK_BITS) rd_addr_lo_ff (.*, .din(dccm_rd_addr_lo[DCCM_WIDTH_BITS+:pt.DCCM_BANK_BITS]), .dout(dccm_rd_addr_lo_q[DCCM_WIDTH_BITS+:pt.DCCM_BANK_BITS]), .clk(active_clk));</span>
<span id="L119"><span class="lineNum">     119</span>              :    rvdff  #(pt.DCCM_BANK_BITS) rd_addr_hi_ff (.*, .din(dccm_rd_addr_hi[DCCM_WIDTH_BITS+:pt.DCCM_BANK_BITS]), .dout(dccm_rd_addr_hi_q[DCCM_WIDTH_BITS+:pt.DCCM_BANK_BITS]), .clk(active_clk));</span>
<span id="L120"><span class="lineNum">     120</span>              : </span>
<span id="L121"><span class="lineNum">     121</span>              : endmodule // el2_lsu_dccm_mem</span>
<span id="L122"><span class="lineNum">     122</span>              : </span>
<span id="L123"><span class="lineNum">     123</span>              : </span>
        </pre>
</td>
</tr>
</table>

</body>
</html>
