<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/mangle.v.html" target="file-frame">third_party/tests/ivtest/ivltests/mangle.v</a>
defines: 
time_elapsed: 0.532s
ram usage: 30064 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp7qws8fav/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/mangle.v.html" target="file-frame">third_party/tests/ivtest/ivltests/mangle.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/mangle.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/mangle.v:27</a>: No timescale set for &#34;mangle&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/mangle.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/mangle.v:27</a>: Compile module &#34;work@mangle&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/mangle.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/mangle.v:27</a>: Top level module &#34;work@mangle&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp7qws8fav/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_mangle
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp7qws8fav/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp7qws8fav/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@mangle)
 |vpiName:work@mangle
 |uhdmallPackages:
 \_package: builtin, parent:work@mangle
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@mangle, file:<a href="../../../../third_party/tests/ivtest/ivltests/mangle.v.html" target="file-frame">third_party/tests/ivtest/ivltests/mangle.v</a>, line:27, parent:work@mangle
   |vpiDefName:work@mangle
   |vpiFullName:work@mangle
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:34
       |vpiFullName:work@mangle
       |vpiStmt:
       \_assignment: , line:35
         |vpiLhs:
         \_ref_obj: (abc), line:35
           |vpiName:abc
           |vpiFullName:work@mangle.abc
         |vpiRhs:
         \_constant: , line:35
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_assignment: , line:36
         |vpiLhs:
         \_ref_obj: (`~!-_=+\|[]{};:&#39;&#34;&#34;,./&lt;&gt;?), line:36
           |vpiName:`~!-_=+\|[]{};:&#39;&#34;&#34;,./&lt;&gt;?
           |vpiFullName:work@mangle.`~!-_=+\|[]{};:&#39;&#34;&#34;,./&lt;&gt;?
         |vpiRhs:
         \_constant: , line:36
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_assignment: , line:37
         |vpiLhs:
         \_ref_obj: (cde), line:37
           |vpiName:cde
           |vpiFullName:work@mangle.cde
         |vpiRhs:
         \_constant: , line:37
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_sys_func_call: ($display), line:38
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:38
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
       |vpiStmt:
       \_sys_func_call: ($finish), line:39
         |vpiName:$finish
   |vpiNet:
   \_logic_net: (abc), line:29
     |vpiName:abc
     |vpiFullName:work@mangle.abc
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (`~!-_=+\|[]{};:&#39;&#34;&#34;,./&lt;&gt;?), line:30
     |vpiName:`~!-_=+\|[]{};:&#39;&#34;&#34;,./&lt;&gt;?
     |vpiFullName:work@mangle.`~!-_=+\|[]{};:&#39;&#34;&#34;,./&lt;&gt;?
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (cde), line:31
     |vpiName:cde
     |vpiFullName:work@mangle.cde
     |vpiNetType:48
 |uhdmtopModules:
 \_module: work@mangle (work@mangle), file:<a href="../../../../third_party/tests/ivtest/ivltests/mangle.v.html" target="file-frame">third_party/tests/ivtest/ivltests/mangle.v</a>, line:27
   |vpiDefName:work@mangle
   |vpiName:work@mangle
   |vpiNet:
   \_logic_net: (abc), line:29, parent:work@mangle
     |vpiName:abc
     |vpiFullName:work@mangle.abc
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (`~!-_=+\|[]{};:&#39;&#34;&#34;,./&lt;&gt;?), line:30, parent:work@mangle
     |vpiName:`~!-_=+\|[]{};:&#39;&#34;&#34;,./&lt;&gt;?
     |vpiFullName:work@mangle.`~!-_=+\|[]{};:&#39;&#34;&#34;,./&lt;&gt;?
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (cde), line:31, parent:work@mangle
     |vpiName:cde
     |vpiFullName:work@mangle.cde
     |vpiNetType:48
Object: \work_mangle of type 3000
Object: \work_mangle of type 32
Object: \abc of type 36
Object: \`~!-_=+\|[]{};:&#39;&#34;&#34;,./&lt;&gt;? of type 36
Object: \cde of type 36
Object: \work_mangle of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \abc of type 608
Object:  of type 7
Object:  of type 3
Object: \`~!-_=+\|[]{};:&#39;&#34;&#34;,./&lt;&gt;? of type 608
Object:  of type 7
Object:  of type 3
Object: \cde of type 608
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \$finish of type 56
Object: \abc of type 36
Object: \`~!-_=+\|[]{};:&#39;&#34;&#34;,./&lt;&gt;? of type 36
Object: \cde of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_mangle&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2e962d0] str=&#39;\work_mangle&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/mangle.v.html#l-29" target="file-frame">third_party/tests/ivtest/ivltests/mangle.v:29</a>.0-29.0&gt; [0x2ea42a0] str=&#39;\abc&#39; reg
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/mangle.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/mangle.v:30</a>.0-30.0&gt; [0x2e96580] str=&#39;\`~!-_=+\|[]{};:&#39;&#34;&#34;,./&lt;&gt;?&#39; reg
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/mangle.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/mangle.v:31</a>.0-31.0&gt; [0x2ea2860] str=&#39;\cde&#39; reg
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ea2af0]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/mangle.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/mangle.v:34</a>.0-34.0&gt; [0x2ea2cd0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/mangle.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/mangle.v:35</a>.0-35.0&gt; [0x2eaaed0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/mangle.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/mangle.v:35</a>.0-35.0&gt; [0x2eab2e0] str=&#39;\abc&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/mangle.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/mangle.v:35</a>.0-35.0&gt; [0x2eab720] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/mangle.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/mangle.v:36</a>.0-36.0&gt; [0x2eab5e0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/mangle.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/mangle.v:36</a>.0-36.0&gt; [0x2eab8d0] str=&#39;\`~!-_=+\|[]{};:&#39;&#34;&#34;,./&lt;&gt;?&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/mangle.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/mangle.v:36</a>.0-36.0&gt; [0x2eabbd0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/mangle.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/mangle.v:37</a>.0-37.0&gt; [0x2eaba90]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/mangle.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/mangle.v:37</a>.0-37.0&gt; [0x2eabd80] str=&#39;\cde&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/mangle.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/mangle.v:37</a>.0-37.0&gt; [0x2eac060] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/mangle.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/mangle.v:38</a>.0-38.0&gt; [0x2eabf40] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/mangle.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/mangle.v:38</a>.0-38.0&gt; [0x2eac3d0] str=&#39;&#34;PASSED&#34;&#39; bits=&#39;0010001001010000010000010101001101010011010001010100010000100010&#39;(64) range=[63:0] int=1397048354
          AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/mangle.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/mangle.v:39</a>.0-39.0&gt; [0x2eac540] str=&#39;\$finish&#39;
<a href="../../../../third_party/tests/ivtest/ivltests/mangle.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/mangle.v:39</a>: ERROR: Can&#39;t resolve function name `\$finish&#39;.

</pre>
</body>