Create a Verilog module with three inputs: A, B, and C, and one output: F.
The output F should be set to 1 only when the input combination corresponds to binary values 000 010 and 110
Use a case statement to implement the combinational logic.
Include a default case that assigns an unknown value (X) to F for any unspecified input combinations.

module CASE026 (
  input A,
  input B,
  input C,
  output reg F
);
