#RTL-design
This repository contains verilog codes,testbenches and block diagrams and simulations created RTL (Register Transfer Level) design challenge. The goal of this challenge is to improve RTL design skills through daily practice and by experiencing various digital designs.
