# compile vhdl design source files
vhdl xil_defaultlib  "../../../Lab4_2.srcs/sources_1/ip/mult_gen_2/sim/mult_gen_2.vhd"
vhdl xil_defaultlib  "../../../Lab4_2.srcs/sources_1/ip/mult_gen_1/sim/mult_gen_1.vhd"
vhdl xil_defaultlib  "../../../Lab4_2.srcs/sources_1/ip/c_addsub_4/sim/c_addsub_4.vhd"
vhdl xil_defaultlib  "../../../Lab4_2.srcs/sources_1/ip/c_addsub_3/sim/c_addsub_3.vhd"
vhdl xil_defaultlib  "../../../Lab4_2.srcs/sources_1/ip/c_addsub_2/sim/c_addsub_2.vhd"
vhdl xil_defaultlib  "../../../Lab4_2.srcs/sources_1/ip/c_addsub_1/sim/c_addsub_1.vhd"

# Do not sort compile order
nosort
