m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Windows/system32
valu_op_tb
Z0 !s110 1512084531
!i10b 1
!s100 ;lZ=BSX8`1VYN@9<]UoN;1
I@RJW9S5g2RjWXQBR7:MWm2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/git/code/three_bit_alu/modelsim
Z3 w1512000596
8C:/Users/Student/Desktop/alu_three_bit/modelsim/alu_op_tb.v
FC:/Users/Student/Desktop/alu_three_bit/modelsim/alu_op_tb.v
Z4 L0 11
Z5 OV;L;10.5c;63
r1
!s85 0
31
Z6 !s108 1512084531.000000
!s107 C:/Users/Student/Desktop/alu_three_bit/modelsim/alu_op_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Student/Desktop/alu_three_bit/modelsim/alu_op_tb.v|
!i113 1
Z7 o-work work
Z8 tCvgOpt 0
vbitwise_and
Z9 !s110 1512084533
!i10b 1
!s100 P6BTT4Mebz_N^:MW69>XB3
IGW0Ue]c_Fb[7=Lbha2JSC0
R1
R2
R3
8D:/git/code/three_bit_alu/modelsim/bitwise_and.v
FD:/git/code/three_bit_alu/modelsim/bitwise_and.v
Z10 L0 14
R5
r1
!s85 0
31
Z11 !s108 1512084533.000000
!s107 D:/git/code/three_bit_alu/modelsim/bitwise_and.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/git/code/three_bit_alu/modelsim/bitwise_and.v|
!i113 1
R7
R8
vbitwise_or
R0
!i10b 1
!s100 =3I1Hl7<A1DjU<h>MPLPA3
IJUSinJ<cmMe=l[DQXb6zl1
R1
R2
R3
8C:/Users/Student/Desktop/alu_three_bit/modelsim/bitwise_or.v
FC:/Users/Student/Desktop/alu_three_bit/modelsim/bitwise_or.v
R10
R5
r1
!s85 0
31
R6
!s107 C:/Users/Student/Desktop/alu_three_bit/modelsim/bitwise_or.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Student/Desktop/alu_three_bit/modelsim/bitwise_or.v|
!i113 1
R7
R8
vdff_sync
Z12 !s110 1512084532
!i10b 1
!s100 SIg;RV54TJGeD3ZST0=V80
IVbFX6zi^ValR2jgE=lUKe2
R1
R2
w1512011522
8C:/Users/Student/Desktop/alu_three_bit/modelsim/dff_sync.v
FC:/Users/Student/Desktop/alu_three_bit/modelsim/dff_sync.v
L0 15
R5
r1
!s85 0
31
Z13 !s108 1512084532.000000
!s107 C:/Users/Student/Desktop/alu_three_bit/modelsim/dff_sync.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Student/Desktop/alu_three_bit/modelsim/dff_sync.v|
!i113 1
R7
R8
vfull_adder_core
R12
!i10b 1
!s100 V;1NVi5R@i?1XNj<f<FTO3
I@GQk2m42dm:YO0>^9S[dR3
R1
R2
w1512003062
8C:/Users/Student/Desktop/alu_three_bit/modelsim/full_adder_core.v
FC:/Users/Student/Desktop/alu_three_bit/modelsim/full_adder_core.v
Z14 L0 17
R5
r1
!s85 0
31
R13
!s107 C:/Users/Student/Desktop/alu_three_bit/modelsim/full_adder_core.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Student/Desktop/alu_three_bit/modelsim/full_adder_core.v|
!i113 1
R7
R8
vfull_adder_tb
R12
!i10b 1
!s100 =PjO4`LQoP@0Vz?Qh3zQA0
I9amloT^bO9akDGeLTNS7R2
R1
R2
R3
8C:/Users/Student/Desktop/alu_three_bit/modelsim/full_adder_tb.v
FC:/Users/Student/Desktop/alu_three_bit/modelsim/full_adder_tb.v
Z15 L0 10
R5
r1
!s85 0
31
R13
!s107 C:/Users/Student/Desktop/alu_three_bit/modelsim/full_adder_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Student/Desktop/alu_three_bit/modelsim/full_adder_tb.v|
!i113 1
R7
R8
vhalf_adder_core
R12
!i10b 1
!s100 j4nDfd[h_R]nA^D3mUHn91
I2fz@8=nmTo5QWzM77oJaN2
R1
R2
w1512003068
8C:/Users/Student/Desktop/alu_three_bit/modelsim/half_adder_core.v
FC:/Users/Student/Desktop/alu_three_bit/modelsim/half_adder_core.v
L0 16
R5
r1
!s85 0
31
R13
!s107 C:/Users/Student/Desktop/alu_three_bit/modelsim/half_adder_core.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Student/Desktop/alu_three_bit/modelsim/half_adder_core.v|
!i113 1
R7
R8
vhalf_adder_tb
R0
!i10b 1
!s100 :84>I_]?aoICRMihPZRDc2
Ii74n82;0:jAWIA4WTb1:j2
R1
R2
R3
8C:/Users/Student/Desktop/alu_three_bit/modelsim/half_adder_tb.v
FC:/Users/Student/Desktop/alu_three_bit/modelsim/half_adder_tb.v
R4
R5
r1
!s85 0
31
!s108 1512084530.000000
!s107 C:/Users/Student/Desktop/alu_three_bit/modelsim/half_adder_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Student/Desktop/alu_three_bit/modelsim/half_adder_tb.v|
!i113 1
R7
R8
vthree_bit_alu
R9
!i10b 1
!s100 F`HA`;RkYndhF=nnz1Y9^1
IBhLOzKmDMcQ956[zCP8c>2
R1
R2
w1512013202
8D:/git/code/three_bit_alu/modelsim/3bit_alu.v
FD:/git/code/three_bit_alu/modelsim/3bit_alu.v
Z16 L0 13
R5
r1
!s85 0
31
R11
!s107 D:/git/code/three_bit_alu/modelsim/3bit_alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/git/code/three_bit_alu/modelsim/3bit_alu.v|
!i113 1
R7
R8
vthree_bit_full_adder_core
R0
!i10b 1
!s100 kIBN6oCo?<17Q@O;SVFTn2
IaN49Clfa6b^JK`B7U6?X60
R1
R2
w1512012906
8C:/Users/Student/Desktop/alu_three_bit/modelsim/3bit_full_adder_core.v
FC:/Users/Student/Desktop/alu_three_bit/modelsim/3bit_full_adder_core.v
R14
R5
r1
!s85 0
31
R6
!s107 C:/Users/Student/Desktop/alu_three_bit/modelsim/3bit_full_adder_core.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Student/Desktop/alu_three_bit/modelsim/3bit_full_adder_core.v|
!i113 1
R7
R8
vthree_bit_full_adder_tb
R0
!i10b 1
!s100 9TM^<14H@;cTko1MX9W]z2
IAc?<?DO<XMzWnCEZMP2`[0
R1
R2
R3
8C:/Users/Student/Desktop/alu_three_bit/modelsim/3bit_full_adder_tb.v
FC:/Users/Student/Desktop/alu_three_bit/modelsim/3bit_full_adder_tb.v
R15
R5
r1
!s85 0
31
R6
!s107 C:/Users/Student/Desktop/alu_three_bit/modelsim/3bit_full_adder_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Student/Desktop/alu_three_bit/modelsim/3bit_full_adder_tb.v|
!i113 1
R7
R8
vthree_bit_multiplier
R12
!i10b 1
!s100 K>8bUB]S6bn;7[gRiiTi52
IA3F:c`eUVRkAlHl^V;FiV2
R1
R2
w1512005704
8C:/Users/Student/Desktop/alu_three_bit/modelsim/3bit_multiplier.v
FC:/Users/Student/Desktop/alu_three_bit/modelsim/3bit_multiplier.v
R16
R5
r1
!s85 0
31
R13
!s107 C:/Users/Student/Desktop/alu_three_bit/modelsim/3bit_multiplier.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Student/Desktop/alu_three_bit/modelsim/3bit_multiplier.v|
!i113 1
R7
R8
