---
EXTI:
  EXTI_RTSR1:
    RT0:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT1:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT2:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT3:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT4:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT5:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT6:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT7:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT8:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT9:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT10:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT11:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT12:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT13:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT14:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT15:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT16:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT17:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT18:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT19:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT20:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT21:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT22:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT23:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT24:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT25:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
  EXTI_FTSR1:
    FT0:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT1:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT2:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT3:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT4:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT5:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT6:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT7:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT8:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT9:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT10:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT11:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT12:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT13:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT14:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT15:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT16:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT17:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT18:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT19:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT20:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT21:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT22:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT23:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT24:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT25:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
  EXTI_SWIER1:
    SWI0:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI1:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI2:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI3:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI4:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI5:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI6:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI7:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI8:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI9:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI10:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI11:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI12:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI13:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI14:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI15:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI16:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI17:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI18:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI19:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI20:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI21:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI22:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI23:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI24:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI25:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
  EXTI_RPR1:
    RPIF0:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF1:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF2:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF3:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF4:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF5:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF6:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF7:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF8:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF9:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF10:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF11:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF12:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF13:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF14:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF15:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF16:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF17:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF18:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF19:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF20:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF21:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF22:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF23:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF24:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF25:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
  EXTI_FPR1:
    FPIF0:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF1:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF2:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF3:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF4:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF5:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF6:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF7:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF8:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF9:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF10:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF11:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF12:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF13:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF14:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF15:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF16:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF17:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF18:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF19:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF20:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF21:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF22:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF23:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF24:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF25:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
  EXTI_SECCFGR1:
    SEC0:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC1:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC2:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC3:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC4:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC5:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC6:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC7:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC8:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC9:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC10:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC11:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC12:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC13:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC14:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC15:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC16:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC17:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC18:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC19:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC20:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC21:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC22:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC23:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC24:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC25:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
  EXTI_PRIVCFGR1:
    PRIV0:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV1:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV2:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV3:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV4:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV5:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV6:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV7:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV8:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV9:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV10:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV11:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV12:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV13:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV14:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV15:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV16:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV17:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV18:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV19:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV20:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV21:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV22:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV23:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV24:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV25:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
  EXTI_LOCKR:
    LOCK:
      B_0x0: [0, "Security and privilege configuration open, can be modified."]
      B_0x1: [1, "Security and privilege configuration locked, can no longer be modified."]
  EXTI_IMR1:
    IM0:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM1:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM2:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM3:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM4:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM5:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM6:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM7:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM8:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM9:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM10:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM11:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM12:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM13:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM14:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM15:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM16:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM17:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM18:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM19:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM20:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM21:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM22:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM23:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM24:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM25:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
  EXTI_EMR1:
    EM0:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM1:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM2:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM3:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM4:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM5:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM6:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM7:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM8:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM9:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM10:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM11:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM12:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM13:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM14:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM15:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM16:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM17:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM18:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM19:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM20:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM21:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM22:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM23:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM24:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM25:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
FLASH:
  FLASH_ACR:
    LATENCY:
      B_0x0: [0, Zero wait state]
      B_0x1: [1, One wait state]
      B_0x2: [2, Two wait states]
      B_0xF: [15, Fifteen wait states]
    PRFTEN:
      B_0x0: [0, Prefetch disabled]
      B_0x1: [1, Prefetch enabled]
    LPM:
      B_0x0: [0, Flash not in low-power read mode]
      B_0x1: [1, Flash in low-power read mode]
    PDREQ1:
      B_0x0: [0, No request for bank 1 to enter power-down mode]
      B_0x1: [1, Bank 1 requested to enter power-down mode]
    PDREQ2:
      B_0x0: [0, No request for bank 2 to enter power-down mode]
      B_0x1: [1, Bank 2 requested to enter power-down mode]
    SLEEP_PD:
      B_0x0: [0, Flash in Idle mode during Sleep mode]
      B_0x1: [1, Flash in power-down mode during Sleep mode]
  FLASH_NSCR:
    PG:
      B_0x0: [0, Non-secure Flash programming disabled]
      B_0x1: [1, Non-secure Flash programming enabled]
    PER:
      B_0x0: [0, Non-secure page erase disabled]
      B_0x1: [1, Non-secure page erase enabled]
    BKER:
      B_0x0: [0, Bank 1 selected for non-secure page erase]
      B_0x1: [1, Bank 2 selected for non-secure page erase]
    EOPIE:
      B_0x0: [0, Non-secure EOP Interrupt disabled]
      B_0x1: [1, Non-secure EOP Interrupt enabled]
    ERRIE:
      B_0x0: [0, Non-secure OPERR error interrupt disabled]
      B_0x1: [1, Non-secure OPERR error interrupt enabled]
    OBL_LAUNCH:
      B_0x0: [0, Option byte loading complete]
      B_0x1: [1, Option byte loading requested]
  FLASH_SECCR:
    PG:
      B_0x0: [0, Secure Flash programming disabled]
      B_0x1: [1, Secure Flash programming enabled]
    PER:
      B_0x0: [0, Secure page erase disabled]
      B_0x1: [1, Secure page erase enabled]
    BKER:
      B_0x0: [0, Bank 1 selected for secure page erase]
      B_0x1: [1, Bank 2 selected for secure page erase]
    EOPIE:
      B_0x0: [0, Secure EOP Interrupt disabled]
      B_0x1: [1, Secure EOP Interrupt enabled]
    ERRIE:
      B_0x0: [0, Secure OPERR error interrupt disabled]
      B_0x1: [1, Secure OPERR error interrupt enabled]
  FLASH_ECCR:
    BK_ECC:
      B_0x0: [0, Bank 1]
      B_0x1: [1, Bank 2]
    ECCIE:
      B_0x0: [0, ECCC interrupt disabled]
      B_0x1: [1, ECCC interrupt enabled.]
  FLASH_OPSR:
    BK_OP:
      B_0x0: [0, Bank 1]
      B_0x1: [1, Bank 2]
    CODE_OP:
      B_0x0: [0, No Flash operation interrupted by previous reset]
      B_0x1: [1, Single write operation interrupted]
      B_0x2: [2, Burst write operation interrupted]
      B_0x3: [3, Page erase operation interrupted]
      B_0x4: [4, Bank erase operation interrupted]
      B_0x5: [5, Mass erase operation interrupted]
      B_0x6: [6, Option change operation interrupted]
  FLASH_OPTR:
    RDP:
      B_0xAA: [170, Level 0 (readout protection not active)]
      B_0x55: [85, "Level 0.5 (readout protection not active, only non-secure debug access is possible). Only available when TrustZone is active (TZEN=1)"]
      B_0xCC: [204, Level 2 (chip readout protection active)]
    BOR_LEV:
      B_0x0: [0, BOR level 0 (reset level threshold around 1.7 V)]
      B_0x1: [1, BOR level 1 (reset level threshold around 2.0 V)]
      B_0x2: [2, BOR level 2 (reset level threshold around 2.2 V)]
      B_0x3: [3, BOR level 3 (reset level threshold around 2.5 V)]
      B_0x4: [4, BOR level 4 (reset level threshold around 2.8 V)]
    nRST_STOP:
      B_0x0: [0, Reset generated when entering the Stop mode]
      B_0x1: [1, No reset generated when entering the Stop mode]
    nRST_STDBY:
      B_0x0: [0, Reset generated when entering the Standby mode]
      B_0x1: [1, No reset generate when entering the Standby mode]
    nRST_SHDW:
      B_0x0: [0, Reset generated when entering the Shutdown mode]
      B_0x1: [1, No reset generated when entering the Shutdown mode]
    SRAM1345_RST:
      B_0x0: [0, "SRAM1, SRAM3 and SRAM4 erased when a system reset occurs"]
      B_0x1: [1, "SRAM1, SRAM3 and SRAM4 not erased when a system reset occurs"]
    IWDG_SW:
      B_0x0: [0, Hardware independent watchdog selected]
      B_0x1: [1, Software independent watchdog selected]
    IWDG_STOP:
      B_0x0: [0, Independent watchdog counter frozen in Stop mode]
      B_0x1: [1, Independent watchdog counter running in Stop mode]
    IWDG_STDBY:
      B_0x0: [0, Independent watchdog counter frozen in Standby mode]
      B_0x1: [1, Independent watchdog counter running in Standby mode]
    WWDG_SW:
      B_0x0: [0, Hardware window watchdog selected]
      B_0x1: [1, Software window watchdog selected]
    SWAP_BANK:
      B_0x0: [0, Bank 1 and bank 2 addresses not swapped]
      B_0x1: [1, Bank 1 and bank 2 addresses swapped]
    DUALBANK:
      B_0x0: [0, Single bank Flash with contiguous address in bank 1]
      B_0x1: [1, Dual-bank Flash with contiguous addresses]
    BKPRAM_ECC:
      B_0x0: [0, Backup RAM ECC check enabled]
      B_0x1: [1, Backup RAM ECC check disabled]
    SRAM3_ECC:
      B_0x0: [0, SRAM3 ECC check enabled]
      B_0x1: [1, SRAM3 ECC check disabled]
    SRAM2_ECC:
      B_0x0: [0, SRAM2 ECC check enabled]
      B_0x1: [1, SRAM2 ECC check disabled]
    SRAM2_RST:
      B_0x0: [0, SRAM2 erased when a system reset occurs]
      B_0x1: [1, SRAM2 not erased when a system reset occurs]
    nSWBOOT0:
      B_0x0: [0, BOOT0 taken from the option bit nBOOT0]
      B_0x1: [1, BOOT0 taken from PH3/BOOT0 pin]
    nBOOT0:
      B_0x0: [0, nBOOT0 = 0]
      B_0x1: [1, nBOOT0 = 1]
    PA15_PUPEN:
      B_0x0: [0, USB power delivery dead-battery enabled/TDI pull-up deactivated]
      B_0x1: [1, USB power delivery dead-battery disabled/TDI pull-up activated]
    IO_VDD_HSLV:
      B_0x0: [0, High-speed IO at low VDD voltage feature disabled (VDD can exceed 2.5 V)]
      B_0x1: [1, High-speed IO at low VDD voltage feature enabled (VDD remains below 2.5 V)]
    IO_VDDIO2_HSLV:
      B_0x0: [0, High-speed IO at low VDDIO2 voltage feature disabled (VDDIO2 can exceed 2.5 V)]
      B_0x1: [1, High-speed IO at low VDDIO2 voltage feature enabled (VDDIO2 remains below 2.5 V)]
    TZEN:
      B_0x0: [0, Global TrustZone security disabled]
      B_0x1: [1, Global TrustZone security enabled]
  FLASH_SECWM1R2:
    HDP1EN:
      B_0x0: [0, No HDP area 1]
      B_0x1: [1, HDP first area enabled]
  FLASH_WRP1AR:
    UNLOCK:
      B_0x0: [0, WRP1A start and end pages locked]
      B_0x1: [1, WRP1A start and end pages unlocked]
  FLASH_WRP1BR:
    UNLOCK:
      B_0x0: [0, WRP1B start and end pages locked]
      B_0x1: [1, WRP1B start and end pages unlocked]
  FLASH_SECWM2R2:
    HDP2EN:
      B_0x0: [0, No HDP area 2]
      B_0x1: [1, HDP second area is enabled.]
  FLASH_WRP2AR:
    UNLOCK:
      B_0x0: [0, WRP2A start and end pages locked]
      B_0x1: [1, WRP2A start and end pages unlocked]
  FLASH_WRP2BR:
    UNLOCK:
      B_0x0: [0, WRP2B start and end pages locked]
      B_0x1: [1, WRP2B start and end pages unlocked]
  FLASH_SECHDPCR:
    HDP1_ACCDIS:
      B_0x0: [0, Access to HDP1 area granted]
      B_0x1: [1, Access to HDP1 area denied (SECWM1Ry option bytes modification blocked - refer to )]
    HDP2_ACCDIS:
      B_0x0: [0, Access to HDP2 area granted]
      B_0x1: [1, Access to HDP2 area denied (SECWM2Ry option bytes modification bocked -refer to )]
  FLASH_PRIVCFGR:
    SPRIV:
      B_0x0: [0, Secure Flash registers can be read and written by privileged or unprivileged access.]
      B_0x1: [1, Secure Flash registers can be read and written by privileged access only.]
    NSPRIV:
      B_0x0: [0, Non-secure Flash registers can be read and written by privileged or unprivileged access.]
      B_0x1: [1, Non-secure Flash registers can be read and written by privileged access only.]
GPIOA:
  GPIO_MODER:
    MODE0:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE1:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE2:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE3:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE4:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE5:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE6:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE7:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE8:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE9:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE10:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE11:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE12:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE13:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE14:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE15:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
  GPIO_OTYPER:
    OT0:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT1:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT2:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT3:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT4:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT5:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT6:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT7:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT8:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT9:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT10:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT11:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT12:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT13:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT14:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT15:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
  GPIO_OSPEEDR:
    OSPEED0:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED1:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED2:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED3:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED4:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED5:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED6:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED7:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED8:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED9:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED10:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED11:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED12:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED13:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED14:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED15:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
  GPIO_PUPDR:
    PUPD0:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD1:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD2:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD3:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD4:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD5:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD6:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD7:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD8:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD9:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD10:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD11:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD12:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD13:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD14:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD15:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
  GPIO_BSRR:
    BS0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BR0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
  GPIO_LCKR:
    LCK0:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK1:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK2:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK3:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK4:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK5:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK6:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK7:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK8:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK9:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK10:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK11:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK12:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK13:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK14:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK15:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCKK:
      B_0x0: [0, Port configuration lock key not active]
      B_0x1: [1, Port configuration lock key active. The GPIOx_LCKR register is locked until the next MCU reset or peripheral reset.]
  GPIO_AFRL:
    AFSEL0:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL1:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL2:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL3:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL4:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL5:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL6:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL7:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIO_AFRH:
    AFSEL8:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL9:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL10:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL11:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL12:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL13:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL14:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL15:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIO_BRR:
    BR0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
  GPIO_HSLVR:
    HSLV0:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV1:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV2:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV3:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV4:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV5:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV6:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV7:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV8:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV9:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV10:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV11:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV12:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV13:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV14:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV15:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
  GPIO_SECCFGR:
    SEC0:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC1:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC2:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC3:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC4:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC5:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC6:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC7:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC8:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC9:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC10:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC11:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC12:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC13:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC14:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC15:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
GPIOB:
  GPIO_MODER:
    MODE0:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE1:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE2:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE3:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE4:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE5:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE6:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE7:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE8:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE9:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE10:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE11:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE12:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE13:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE14:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE15:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
  GPIO_OTYPER:
    OT0:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT1:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT2:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT3:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT4:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT5:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT6:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT7:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT8:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT9:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT10:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT11:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT12:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT13:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT14:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT15:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
  GPIO_OSPEEDR:
    OSPEED0:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED1:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED2:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED3:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED4:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED5:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED6:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED7:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED8:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED9:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED10:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED11:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED12:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED13:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED14:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED15:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
  GPIO_PUPDR:
    PUPD0:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD1:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD2:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD3:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD4:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD5:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD6:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD7:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD8:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD9:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD10:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD11:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD12:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD13:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD14:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD15:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
  GPIO_BSRR:
    BS0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BR0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
  GPIO_LCKR:
    LCK0:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK1:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK2:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK3:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK4:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK5:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK6:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK7:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK8:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK9:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK10:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK11:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK12:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK13:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK14:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK15:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCKK:
      B_0x0: [0, Port configuration lock key not active]
      B_0x1: [1, Port configuration lock key active. The GPIOx_LCKR register is locked until the next MCU reset or peripheral reset.]
  GPIO_AFRL:
    AFSEL0:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL1:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL2:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL3:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL4:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL5:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL6:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL7:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIO_AFRH:
    AFSEL8:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL9:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL10:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL11:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL12:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL13:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL14:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL15:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIO_BRR:
    BR0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
  GPIO_HSLVR:
    HSLV0:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV1:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV2:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV3:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV4:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV5:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV6:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV7:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV8:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV9:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV10:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV11:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV12:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV13:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV14:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV15:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
  GPIO_SECCFGR:
    SEC0:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC1:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC2:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC3:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC4:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC5:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC6:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC7:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC8:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC9:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC10:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC11:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC12:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC13:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC14:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC15:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
GPIOC:
  GPIO_MODER:
    MODE0:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE1:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE2:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE3:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE4:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE5:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE6:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE7:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE8:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE9:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE10:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE11:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE12:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE13:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE14:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE15:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
  GPIO_OTYPER:
    OT0:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT1:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT2:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT3:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT4:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT5:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT6:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT7:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT8:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT9:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT10:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT11:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT12:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT13:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT14:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT15:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
  GPIO_OSPEEDR:
    OSPEED0:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED1:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED2:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED3:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED4:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED5:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED6:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED7:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED8:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED9:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED10:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED11:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED12:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED13:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED14:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED15:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
  GPIO_PUPDR:
    PUPD0:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD1:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD2:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD3:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD4:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD5:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD6:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD7:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD8:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD9:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD10:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD11:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD12:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD13:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD14:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD15:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
  GPIO_BSRR:
    BS0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BR0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
  GPIO_LCKR:
    LCK0:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK1:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK2:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK3:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK4:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK5:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK6:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK7:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK8:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK9:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK10:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK11:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK12:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK13:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK14:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK15:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCKK:
      B_0x0: [0, Port configuration lock key not active]
      B_0x1: [1, Port configuration lock key active. The GPIOx_LCKR register is locked until the next MCU reset or peripheral reset.]
  GPIO_AFRL:
    AFSEL0:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL1:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL2:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL3:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL4:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL5:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL6:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL7:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIO_AFRH:
    AFSEL8:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL9:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL10:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL11:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL12:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL13:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL14:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL15:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIO_BRR:
    BR0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
  GPIO_HSLVR:
    HSLV0:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV1:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV2:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV3:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV4:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV5:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV6:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV7:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV8:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV9:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV10:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV11:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV12:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV13:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV14:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV15:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
  GPIO_SECCFGR:
    SEC0:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC1:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC2:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC3:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC4:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC5:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC6:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC7:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC8:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC9:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC10:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC11:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC12:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC13:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC14:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC15:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
GPIOH:
  GPIO_MODER:
    MODE0:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE1:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE2:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE3:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE4:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE5:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE6:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE7:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE8:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE9:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE10:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE11:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE12:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE13:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE14:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE15:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
  GPIO_OTYPER:
    OT0:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT1:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT2:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT3:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT4:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT5:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT6:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT7:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT8:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT9:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT10:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT11:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT12:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT13:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT14:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT15:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
  GPIO_OSPEEDR:
    OSPEED0:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED1:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED2:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED3:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED4:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED5:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED6:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED7:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED8:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED9:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED10:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED11:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED12:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED13:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED14:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED15:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
  GPIO_PUPDR:
    PUPD0:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD1:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD2:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD3:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD4:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD5:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD6:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD7:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD8:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD9:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD10:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD11:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD12:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD13:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD14:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD15:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
  GPIO_BSRR:
    BS0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BR0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
  GPIO_LCKR:
    LCK0:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK1:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK2:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK3:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK4:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK5:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK6:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK7:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK8:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK9:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK10:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK11:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK12:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK13:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK14:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK15:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCKK:
      B_0x0: [0, Port configuration lock key not active]
      B_0x1: [1, Port configuration lock key active. The GPIOx_LCKR register is locked until the next MCU reset or peripheral reset.]
  GPIO_AFRL:
    AFSEL0:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL1:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL2:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL3:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL4:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL5:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL6:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL7:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIO_AFRH:
    AFSEL8:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL9:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL10:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL11:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL12:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL13:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL14:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL15:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIO_BRR:
    BR0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
  GPIO_HSLVR:
    HSLV0:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV1:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV2:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV3:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV4:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV5:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV6:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV7:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV8:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV9:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV10:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV11:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV12:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV13:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV14:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV15:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
  GPIO_SECCFGR:
    SEC0:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC1:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC2:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC3:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC4:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC5:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC6:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC7:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC8:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC9:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC10:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC11:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC12:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC13:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC14:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC15:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
GPIOI:
  GPIO_MODER:
    MODE0:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE1:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE2:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE3:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE4:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE5:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE6:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE7:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE8:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE9:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE10:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE11:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE12:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE13:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE14:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE15:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
  GPIO_OTYPER:
    OT0:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT1:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT2:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT3:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT4:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT5:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT6:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT7:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT8:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT9:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT10:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT11:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT12:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT13:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT14:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT15:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
  GPIO_OSPEEDR:
    OSPEED0:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED1:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED2:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED3:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED4:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED5:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED6:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED7:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED8:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED9:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED10:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED11:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED12:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED13:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED14:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED15:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
  GPIO_PUPDR:
    PUPD0:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD1:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD2:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD3:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD4:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD5:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD6:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD7:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD8:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD9:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD10:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD11:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD12:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD13:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD14:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD15:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
  GPIO_BSRR:
    BS0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BR0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
  GPIO_LCKR:
    LCK0:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK1:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK2:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK3:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK4:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK5:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK6:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK7:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK8:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK9:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK10:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK11:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK12:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK13:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK14:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK15:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCKK:
      B_0x0: [0, Port configuration lock key not active]
      B_0x1: [1, Port configuration lock key active. The GPIOx_LCKR register is locked until the next MCU reset or peripheral reset.]
  GPIO_AFRL:
    AFSEL0:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL1:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL2:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL3:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL4:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL5:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL6:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL7:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIO_AFRH:
    AFSEL8:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL9:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL10:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL11:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL12:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL13:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL14:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL15:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIO_BRR:
    BR0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
  GPIO_HSLVR:
    HSLV0:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV1:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV2:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV3:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV4:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV5:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV6:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV7:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV8:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV9:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV10:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV11:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV12:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV13:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV14:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV15:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
  GPIO_SECCFGR:
    SEC0:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC1:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC2:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC3:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC4:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC5:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC6:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC7:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC8:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC9:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC10:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC11:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC12:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC13:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC14:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
    SEC15:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table�131 for all corresponding secured bits.]
PWR:
  PWR_CR1:
    LPMS:
      B_0x0: [0, Stop 0 mode]
      B_0x1: [1, Stop 1 mode]
      B_0x2: [2, Stop 2 mode]
      B_0x3: [3, Stop 3 mode]
    RRSB1:
      B_0x0: [0, SRAM2 page1 content not retained in Stop 3 and Standby modes]
      B_0x1: [1, SRAM2 page1 content retained in Stop 3 and Standby modes]
    RRSB2:
      B_0x0: [0, SRAM2 page2 content not retained in Stop3 and Standby modes]
      B_0x1: [1, SRAM2 page2 content retained in Stop 3 and Standby modes]
    ULPMEN:
      B_0x0: [0, "BOR operating in continuous (normal) mode in Stop 1, Stop 2, Stop 3 and Standby modes and when the regulator is in range 4 (Run, Sleep or Stop 0 mode)"]
      B_0x1: [1, "BOR operating in discontinuous (ultra-low power) mode in Stop 1, Stop 2, Stop 3 and Standby modes, and when the regulator is in range 4 (Run, Sleep or Stop 0 mode)"]
    SRAM1PD:
      B_0x0: [0, SRAM1 powered on]
      B_0x1: [1, SRAM1 powered off]
    SRAM2PD:
      B_0x0: [0, SRAM2 powered on]
      B_0x1: [1, SRAM2 powered off]
    SRAM3PD:
      B_0x0: [0, SRAM3 powered on]
      B_0x1: [1, SRAM3 powered off]
    SRAM4PD:
      B_0x0: [0, SRAM4 powered on]
      B_0x1: [1, SRAM4 powered off]
  PWR_CR2:
    SRAM1PDS1:
      B_0x0: [0, SRAM1 page 1 content retained in Stop modes]
      B_0x1: [1, SRAM1 page 1 content lost in Stop modes]
    SRAM1PDS2:
      B_0x0: [0, SRAM1 page 2 content retained in Stop modes]
      B_0x1: [1, SRAM1 page 2 content lost in Stop modes]
    SRAM1PDS3:
      B_0x0: [0, SRAM1 page 3 content retained in Stop modes]
      B_0x1: [1, SRAM1 page 3 content lost in Stop modes]
    SRAM2PDS1:
      B_0x0: [0, SRAM2 page 1 content retained in Stop modes]
      B_0x1: [1, SRAM2 page 1 content lost in Stop modes]
    SRAM2PDS2:
      B_0x0: [0, SRAM2 page 2 content retained in Stop modes]
      B_0x1: [1, SRAM2 page 2 content lost in Stop modes]
    SRAM4PDS:
      B_0x0: [0, SRAM4 content retained in Stop modes]
      B_0x1: [1, SRAM4 content lost in Stop modes]
    ICRAMPDS:
      B_0x0: [0, ICACHE SRAM content retained in Stop modes]
      B_0x1: [1, ICACHE SRAM content lost in Stop modes]
    DC1RAMPDS:
      B_0x0: [0, DCACHE1 SRAM content retained in Stop modes]
      B_0x1: [1, DCACHE1 SRAM content lost in Stop modes]
    DMA2DRAMPDS:
      B_0x0: [0, DMA2D SRAM content retained in Stop modes]
      B_0x1: [1, DMA2D SRAM content lost in Stop modes]
    PRAMPDS:
      B_0x0: [0, "FMAC, FDCAN and USB peripherals SRAM content retained in Stop modes"]
      B_0x1: [1, "FMAC, FDCAN and USB peripherals SRAM content lost in Stop modes"]
    PKARAMPDS:
      B_0x0: [0, PKA SRAM content retained in Stop modes]
      B_0x1: [1, PKA SRAM content lost in Stop modes]
    SRAM4FWU:
      B_0x0: [0, "SRAM4 enters low-power mode in Stop 0, 1 and 2 modes (source biasing for lower-power consumption)."]
      B_0x1: [1, "SRAM4 remains in normal mode in Stop 0, 1 and 2 modes (higher consumption but no SRAM4 wakeup time)."]
    FLASHFWU:
      B_0x0: [0, Flash memory enters low-power mode in Stop 0 and Stop 1 modes (lower-power consumption).]
      B_0x1: [1, Flash memory remains in normal mode in Stop 0 and Stop 1 modes (faster wakeup time).]
    SRAM3PDS1:
      B_0x0: [0, SRAM3 page 1 content retained in Stop modes]
      B_0x1: [1, SRAM3 page 1 content lost in Stop modes]
    SRAM3PDS2:
      B_0x0: [0, SRAM3 page 2 content retained in Stop modes]
      B_0x1: [1, SRAM3 page 2 content lost in Stop modes]
    SRAM3PDS3:
      B_0x0: [0, SRAM3 page 3 content retained in Stop modes]
      B_0x1: [1, SRAM3 page 3 content lost in Stop modes]
    SRAM3PDS4:
      B_0x0: [0, SRAM3 page 4 content retained in Stop modes]
      B_0x1: [1, SRAM3 page 4 content lost in Stop modes]
    SRAM3PDS5:
      B_0x0: [0, SRAM3 page 5 content retained in Stop modes]
      B_0x1: [1, SRAM3 page 5 content lost in Stop modes]
    SRAM3PDS6:
      B_0x0: [0, SRAM3 page 6 content retained in Stop modes]
      B_0x1: [1, SRAM3 page 6 content lost in Stop modes]
    SRAM3PDS7:
      B_0x0: [0, SRAM3 page 7 content retained in Stop modes]
      B_0x1: [1, SRAM3 page 7 content lost in Stop modes]
    SRAM3PDS8:
      B_0x0: [0, SRAM3 page 8 content retained in Stop modes]
      B_0x1: [1, SRAM3 page 8 content lost in Stop modes]
    SRDRUN:
      B_0x0: [0, "SmartRun domain AHB3 and APB3 clocks disabled by default in Stop 0,1, 2 modes"]
      B_0x1: [1, "SmartRun domain AHB3 and APB3 clocks kept enabled in Stop 0,1, 2 modes"]
  PWR_CR3:
    REGSEL:
      B_0x0: [0, LDO selected]
      B_0x1: [1, SMPS selected]
    FSTEN:
      B_0x0: [0, LDO/SMPS fast startup disabled (limited inrush current)]
      B_0x1: [1, LDO/SMPS fast startup enabled]
  PWR_VOSR:
    BOOSTRDY:
      B_0x0: [0, Power booster not ready]
      B_0x1: [1, Power booster ready]
    VOSRDY:
      B_0x0: [0, "Not ready, voltage level < VOS selected level"]
      B_0x1: [1, "Ready, voltage level ≥ VOS selected level"]
    VOS:
      B_0x0: [0, Range 4 (lowest power)]
      B_0x1: [1, Range 3]
      B_0x2: [2, Range 2]
      B_0x3: [3, Range 1 (highest frequency). This value cannot be written when VCOREMEN = 1 in   TAMP_OR register.]
    BOOSTEN:
      B_0x0: [0, Booster disabled]
      B_0x1: [1, Booster enabled]
  PWR_SVMCR:
    PVDE:
      B_0x0: [0, Power voltage detector disabled]
      B_0x1: [1, Power voltage detector enabled]
    PVDLS:
      B_0x0: [0, VPVD0 around 2.0 V]
      B_0x1: [1, VPVD1 around 2.2 V]
      B_0x2: [2, VPVD2 around 2.4 V]
      B_0x3: [3, VPVD3 around 2.5 V]
      B_0x4: [4, VPVD4 around 2.6 V]
      B_0x5: [5, VPVD5 around 2.8 V]
      B_0x6: [6, VPVD6 around 2.9 V]
      B_0x7: [7, External input analog voltage PVD_IN (compared internally to VREFINT)]
    UVMEN:
      B_0x0: [0, VDDUSB voltage monitor disabled]
      B_0x1: [1, VDDUSB voltage monitor enabled]
    IO2VMEN:
      B_0x0: [0, VDDIO2 voltage monitor disabled]
      B_0x1: [1, VDDIO2 voltage monitor enabled]
    AVM1EN:
      B_0x0: [0, VDDA voltage monitor 1 disabled]
      B_0x1: [1, VDDA voltage monitor 1 enabled]
    AVM2EN:
      B_0x0: [0, VDDA voltage monitor 2 disabled]
      B_0x1: [1, VDDA voltage monitor 2 enabled]
    USV:
      B_0x0: [0, "VDDUSB not present: logical and electrical isolation is applied to ignore this supply."]
      B_0x1: [1, VDDUSB valid]
    IO2SV:
      B_0x0: [0, "VDDIO2 not present: logical and electrical isolation is applied to ignore this supply."]
      B_0x1: [1, VDDIO2 valid]
    ASV:
      B_0x0: [0, "VDDA not present: logical and electrical isolation is applied to ignore this supply."]
      B_0x1: [1, VDDA valid]
  PWR_WUCR1:
    WUPEN1:
      B_0x0: [0, Wakeup pin WKUP1 disabled]
      B_0x1: [1, Wakeup pin WKUP1 enabled]
    WUPEN2:
      B_0x0: [0, Wakeup pin WKUP2 disabled]
      B_0x1: [1, Wakeup pin WKUP2 enabled]
    WUPEN3:
      B_0x0: [0, Wakeup pin WKUP3 disabled]
      B_0x1: [1, Wakeup pin WKUP3 enabled]
    WUPEN4:
      B_0x0: [0, Wakeup pin WKUP4 disabled]
      B_0x1: [1, Wakeup pin WKUP4 enabled]
    WUPEN5:
      B_0x0: [0, Wakeup pin WKUP5 disabled]
      B_0x1: [1, Wakeup pin WKUP5 enabled]
    WUPEN6:
      B_0x0: [0, Wakeup pin WKUP6 disabled]
      B_0x1: [1, Wakeup pin WKUP6 enabled]
    WUPEN7:
      B_0x0: [0, Wakeup pin WKUP7 disabled]
      B_0x1: [1, Wakeup pin WKUP7 enabled]
    WUPEN8:
      B_0x0: [0, Wakeup pin WKUP8 disabled]
      B_0x1: [1, Wakeup pin WKUP8 enabled]
  PWR_WUCR2:
    WUPP1:
      B_0x0: [0, Detection on high level (rising edge)]
      B_0x1: [1, Detection on low level (falling edge)]
    WUPP2:
      B_0x0: [0, Detection on high level (rising edge)]
      B_0x1: [1, Detection on low level (falling edge)]
    WUPP3:
      B_0x0: [0, Detection on high level (rising edge)]
      B_0x1: [1, Detection on low level (falling edge)]
    WUPP4:
      B_0x0: [0, Detection on high level (rising edge)]
      B_0x1: [1, Detection on low level (falling edge)]
    WUPP5:
      B_0x0: [0, Detection on high level (rising edge)]
      B_0x1: [1, Detection on low level (falling edge)]
    WUPP6:
      B_0x0: [0, Detection on high level (rising edge)]
      B_0x1: [1, Detection on low level (falling edge)]
    WUPP7:
      B_0x0: [0, Detection on high level (rising edge)]
      B_0x1: [1, Detection on low level (falling edge)]
    WUPP8:
      B_0x0: [0, Detection on high level (rising edge)]
      B_0x1: [1, Detection on low level (falling edge)]
  PWR_WUCR3:
    WUSEL1:
      B_0x0: [0, WKUP0_0]
      B_0x1: [1, WKUP0_1]
      B_0x2: [2, WKUP0_2]
      B_0x3: [3, WKUP0_3]
    WUSEL2:
      B_0x0: [0, WKUP2_0]
      B_0x1: [1, WKUP2_1]
      B_0x2: [2, WKUP2_2]
      B_0x3: [3, WKUP2_3]
    WUSEL3:
      B_0x0: [0, WKUP3_0]
      B_0x1: [1, WKUP3_1]
      B_0x2: [2, WKUP3_2]
      B_0x3: [3, WKUP3_3]
    WUSEL4:
      B_0x0: [0, WKUP4_0]
      B_0x1: [1, WKUP4_1]
      B_0x2: [2, WKUP4_2]
      B_0x3: [3, WKUP4_3]
    WUSEL5:
      B_0x0: [0, WKUP5_0]
      B_0x1: [1, WKUP5_1]
      B_0x2: [2, WKUP5_2]
      B_0x3: [3, WKUP5_3]
    WUSEL6:
      B_0x0: [0, WKUP6_0]
      B_0x1: [1, WKUP6_1]
      B_0x2: [2, WKUP6_2]
      B_0x3: [3, WKUP6_3]
    WUSEL7:
      B_0x0: [0, WKUP7_0]
      B_0x1: [1, WKUP7_1]
      B_0x2: [2, WKUP7_2]
      B_0x3: [3, WKUP7_3]
    WUSEL8:
      B_0x0: [0, WKUP8_0]
      B_0x1: [1, WKUP8_1]
      B_0x2: [2, WKUP8_2]
      B_0x3: [3, WKUP8_3]
  PWR_BDCR1:
    BREN:
      B_0x0: [0, Backup RAM content lost in Standby and VBAT modes]
      B_0x1: [1, Backup RAM content preserved in Standby and VBAT modes]
    MONEN:
      B_0x0: [0, Backup domain voltage and temperature monitoring disabled]
      B_0x1: [1, Backup domain voltage and temperature monitoring enabled]
  PWR_BDCR2:
    VBE:
      B_0x0: [0, VBAT battery charging disabled]
      B_0x1: [1, VBAT battery charging enabled]
    VBRS:
      B_0x0: [0, Charge VBAT through a 5 kΩ resistor]
      B_0x1: [1, Charge VBAT through a 1.5 kΩ resistor]
  PWR_DBPR:
    DBP:
      B_0x0: [0, Write access to Backup domain disabled]
      B_0x1: [1, Write access to Backup domain enabled]
  PWR_UCPDR:
    UCPD_DBDIS:
      B_0x0: [0, UCPD dead battery pull-down behavior enabled on UCPDx_CC1 and UCPDx_CC2 pins]
      B_0x1: [1, UCPD dead battery pull-down behavior disabled on UCPDx_CC1 and UCPDx_CC2 pins]
  PWR_SECCFGR:
    WUP1SEC:
      B_0x0: [0, "Bits related to the WKUP1 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure access."]
      B_0x1: [1, "Bits related to the WKUP1 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written only with secure access."]
    WUP2SEC:
      B_0x0: [0, "Bits related to the WKUP2 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure access."]
      B_0x1: [1, "Bits related to the WKUP2 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written only with secure access."]
    WUP3SEC:
      B_0x0: [0, "Bits related to the WKUP3 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure access."]
      B_0x1: [1, "Bits related to the WKUP3 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written only with secure access."]
    WUP4SEC:
      B_0x0: [0, "Bits related to the WKUP4 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure access."]
      B_0x1: [1, "Bits related to the WKUP4 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written only with secure access."]
    WUP5SEC:
      B_0x0: [0, "Bits related to the WKUP5 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure access."]
      B_0x1: [1, "Bits related to the WKUP5 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written only with secure access."]
    WUP6SEC:
      B_0x0: [0, "Bits related to the WKUP6 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure access."]
      B_0x1: [1, "Bits related to the WKUP6 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written only with secure access."]
    WUP7SEC:
      B_0x0: [0, "Bits related to the WKUP7 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure access."]
      B_0x1: [1, "Bits related to the WKUP7 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written only with secure access."]
    WUP8SEC:
      B_0x0: [0, "Bits related to the WKUP8 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure access."]
      B_0x1: [1, "Bits related to the WKUP8 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written only with secure access."]
    LPMSEC:
      B_0x0: [0, "PWR_CR1, PWR_CR2 and CSSF in the PWR_SR can be read and written with secure or non-secure access."]
      B_0x1: [1, "PWR_CR1, PWR_CR2, and CSSF in the PWR_SR can be read and written only with secure access."]
    VDMSEC:
      B_0x0: [0, PWR_SVMCR and PWR_CR3 can be read and written with secure or non-secure access.]
      B_0x1: [1, PWR_SVMCR and PWR_CR3 can be read and written only with secure access.]
    VBSEC:
      B_0x0: [0, "PWR_BDCR1, PWR_BDCR2 and PWR_DBPR can be read and written with secure or non-secure access."]
      B_0x1: [1, "PWR_BDCR1, PWR_BDCR2 and PWR_DBPR can be read and written only with secure access."]
    APCSEC:
      B_0x0: [0, PWR_APCR can be read and written with secure or non-secure access.]
      B_0x1: [1, PWR_APCR can be read and written only with secure access.]
  PWR_PRIVCFGR:
    SPRIV:
      B_0x0: [0, Read and write to PWR secure functions can be done by privileged or unprivileged access.]
      B_0x1: [1, Read and write to PWR secure functions can be done by privileged access only.]
    NSPRIV:
      B_0x0: [0, Read and write to PWR non-secure functions can be done by privileged or unprivileged access.]
      B_0x1: [1, Read and write to PWR non-secure functions can be done by privileged access only.]
  PWR_SR:
    STOPF:
      B_0x0: [0, The device did not enter any Stop mode.]
      B_0x1: [1, The device entered a Stop mode.]
    SBF:
      B_0x0: [0, The device did not enter Standby mode.]
      B_0x1: [1, The device entered Standby mode.]
  PWR_SVMSR:
    REGS:
      B_0x0: [0, LDO selected]
      B_0x1: [1, SMPS selected]
    PVDO:
      B_0x0: [0, "VDD is equal or above the PVD threshold selected by PVDLS[2:0]."]
      B_0x1: [1, "VDD is below the PVD threshold selected by PVDLS[2:0]."]
    ACTVOSRDY:
      B_0x0: [0, "VCORE is above or below the current voltage scaling provided by ACTVOS[1:0]."]
      B_0x1: [1, "VCORE is equal to the current voltage scaling provided by ACTVOS[1:0]"]
    ACTVOS:
      B_0x0: [0, Range 4 (lowest power)]
      B_0x1: [1, Range 3]
      B_0x2: [2, Range 2]
      B_0x3: [3, Range 1 (highest frequency)]
    VDDUSBRDY:
      B_0x0: [0, VDDUSB is below the threshold of the VDDUSB voltage monitor.]
      B_0x1: [1, VDDUSB is equal or above the threshold of the VDDUSB voltage monitor.]
    VDDIO2RDY:
      B_0x0: [0, VDDIO2 is below the threshold of the VDDIO2 voltage monitor.]
      B_0x1: [1, VDDIO2 is equal or above the threshold of the VDDIO2 voltage monitor.]
    VDDA1RDY:
      B_0x0: [0, VDDA is below the threshold of the VDDA voltage monitor 1 (around 1.6 V).]
      B_0x1: [1, VDDA is equal or above the threshold of the VDDA voltage monitor 1 (around 1.6 V).]
    VDDA2RDY:
      B_0x0: [0, VDDA is below the threshold of the VDDA voltage monitor 2 (around 1.8 V).]
      B_0x1: [1, VDDA is equal or above the threshold of the VDDA voltage monitor 2 (around 1.8 V).]
  PWR_BDSR:
    VBATH:
      B_0x0: [0, Backup domain voltage level < high threshold]
      B_0x1: [1, Backup domain voltage level ≥ high threshold]
    TEMPL:
      B_0x0: [0, Temperature > low threshold]
      B_0x1: [1, Temperature ≤ low threshold]
    TEMPH:
      B_0x0: [0, Temperature < high threshold]
      B_0x1: [1, Temperature ≥ high threshold]
RCC:
  RCC_CR:
    MSISON:
      B_0x0: [0, MSIS (MSI system) oscillator off]
      B_0x1: [1, MSIS (MSI system) oscillator on]
    MSIKERON:
      B_0x0: [0, No effect on MSI oscillator]
      B_0x1: [1, MSI oscillator forced ON even in Stop mode]
    MSISRDY:
      B_0x0: [0, MSIS (MSI system) oscillator not ready]
      B_0x1: [1, MSIS (MSI system) oscillator ready]
    MSIPLLEN:
      B_0x0: [0, MSI PLL-mode OFF]
      B_0x1: [1, MSI PLL-mode ON]
    MSIKON:
      B_0x0: [0, MSIK (MSI kernel) oscillator disabled]
      B_0x1: [1, MSIK (MSI kernel) oscillator enabled]
    MSIKRDY:
      B_0x0: [0, MSIK (MSI kernel) oscillator not ready]
      B_0x1: [1, MSIK (MSI kernel) oscillator ready]
    MSIPLLSEL:
      B_0x0: [0, PLL mode applied to MSIK (MSI kernel) clock output]
      B_0x1: [1, PLL mode applied to MSIS (MSI system) clock output]
    MSIPLLFAST:
      B_0x0: [0, MSI PLL normal start-up]
      B_0x1: [1, MSI PLL fast start-up]
    HSION:
      B_0x0: [0, HSI16 oscillator off]
      B_0x1: [1, HSI16 oscillator on]
    HSIKERON:
      B_0x0: [0, No effect on HSI16 oscillator]
      B_0x1: [1, HSI16 oscillator forced on even in Stop mode]
    HSIRDY:
      B_0x0: [0, HSI16 oscillator not ready]
      B_0x1: [1, HSI16 oscillator ready]
    HSI48ON:
      B_0x0: [0, HSI48 oscillator off]
      B_0x1: [1, HSI48 oscillator on]
    HSI48RDY:
      B_0x0: [0, HSI48 oscillator not ready]
      B_0x1: [1, HSI48 oscillator ready]
    SHSION:
      B_0x0: [0, SHSI oscillator off]
      B_0x1: [1, SHSI oscillator on]
    SHSIRDY:
      B_0x0: [0, SHSI oscillator not ready]
      B_0x1: [1, SHSI oscillator ready]
    HSEON:
      B_0x0: [0, HSE oscillator off]
      B_0x1: [1, HSE oscillator on]
    HSERDY:
      B_0x0: [0, HSE oscillator not ready]
      B_0x1: [1, HSE oscillator ready]
    HSEBYP:
      B_0x0: [0, HSE crystal oscillator not bypassed]
      B_0x1: [1, HSE crystal oscillator bypassed with external clock]
    CSSON:
      B_0x0: [0, clock security system OFF (clock detector OFF)]
      B_0x1: [1, "clock security system ON (clock detector ON if the HSE oscillator is stable, OFF if not)."]
    HSEEXT:
      B_0x0: [0, external HSE clock analog mode]
      B_0x1: [1, external HSE clock digital mode (through I/O Schmitt trigger)]
    PLL1ON:
      B_0x0: [0, PLL1 OFF]
      B_0x1: [1, PLL1 ON]
    PLL1RDY:
      B_0x0: [0, PLL1 unlocked]
      B_0x1: [1, PLL1 locked]
    PLL2ON:
      B_0x0: [0, PLL2 OFF]
      B_0x1: [1, PLL2 ON]
    PLL2RDY:
      B_0x0: [0, PLL2 unlocked]
      B_0x1: [1, PLL2 locked]
    PLL3ON:
      B_0x0: [0, PLL3 OFF]
      B_0x1: [1, PLL3 ON]
    PLL3RDY:
      B_0x0: [0, PLL3 unlocked]
      B_0x1: [1, PLL3 locked]
  RCC_ICSCR1:
    MSIBIAS:
      B_0x0: [0, MSI bias continuous mode (clock accuracy fast settling time)]
      B_0x1: [1, "MSI bias sampling mode when the regulator is in range 4, or when the device is in�Stop�1�or Stop 2 (ultra-low-power mode)"]
    MSIRGSEL:
      B_0x0: [0, "MSIS/MSIK ranges provided by MSISSRANGE[3:0] and MSIKSRANGE[3:0] in RCC_CSR"]
      B_0x1: [1, "MSIS/MSIK ranges provided by MSISRANGE[3:0] and MSIKRANGE[3:0] in�RCC_ICSCR1"]
    MSIKRANGE:
      B_0x0: [0, range 0 around 48�MHz]
      B_0x1: [1, range 1 around 24�MHz]
      B_0x2: [2, range 2 around 16�MHz]
      B_0x3: [3, range 3 around 12�MHz]
      B_0x4: [4, range 4 around 4�MHz (reset value)]
      B_0x5: [5, range 5 around 2�MHz]
      B_0x6: [6, range 6 around 1.33�MHz]
      B_0x7: [7, range 7 around 1�MHz]
      B_0x8: [8, range 8 around 3.072�MHz]
      B_0x9: [9, range 9 around 1.536�MHz]
      B_0xA: [10, range 10 around 1.024�MHz]
      B_0xB: [11, range 11 around 768�kHz]
      B_0xC: [12, range 12 around 400�kHz]
      B_0xD: [13, range 13 around 200�kHz]
      B_0xE: [14, range 14 around 133 kHz]
      B_0xF: [15, range 15 around 100�kHz]
    MSISRANGE:
      B_0x0: [0, range 0 around 48�MHz]
      B_0x1: [1, range 1 around 24�MHz]
      B_0x2: [2, range 2 around 16�MHz]
      B_0x3: [3, range 3 around 12�MHz]
      B_0x4: [4, range 4 around 4�MHz (reset value)]
      B_0x5: [5, range 5 around 2�MHz]
      B_0x6: [6, range 6 around 1.33�MHz]
      B_0x7: [7, range 7 around 1�MHz]
      B_0x8: [8, range 8 around 3.072�MHz]
      B_0x9: [9, range 9 around 1.536�MHz]
      B_0xA: [10, range 10 around 1.024�MHz]
      B_0xB: [11, range 11 around 768�kHz]
      B_0xC: [12, range 12 around 400�kHz]
      B_0xD: [13, range 13 around 200�kHz]
      B_0xE: [14, range 14 around 133 kHz]
      B_0xF: [15, range 15 around 100�kHz]
  RCC_CFGR1:
    SW:
      B_0x0: [0, MSIS selected as system clock]
      B_0x1: [1, HSI16 selected as system clock]
      B_0x2: [2, HSE selected as system clock]
      B_0x3: [3, PLL pll1_r_ck selected as system clock]
    SWS:
      B_0x0: [0, MSIS oscillator used as system clock]
      B_0x1: [1, HSI16 oscillator used as system clock]
      B_0x2: [2, HSE used as system clock]
      B_0x3: [3, PLL pll1_r_ck used as system clock]
    STOPWUCK:
      B_0x0: [0, MSIS oscillator selected as wake-up from stop clock and CSS backup clock]
      B_0x1: [1, HSI16 oscillator selected as wake-up from stop clock and CSS backup clock]
    STOPKERWUCK:
      B_0x0: [0, MSIK oscillator automatically enabled when exiting Stop mode]
      B_0x1: [1, HSI16 oscillator automatically enabled when exiting Stop mode]
    MCOSEL:
      B_0x0: [0, "MCO output disabled, no clock on MCO"]
      B_0x1: [1, SYSCLK system clock selected]
      B_0x2: [2, MSIS clock selected]
      B_0x3: [3, HSI16 clock selected]
      B_0x4: [4, HSE clock selected]
      B_0x5: [5, Main PLL clock pll1_r_ck selected]
      B_0x6: [6, LSI clock selected]
      B_0x7: [7, LSE clock selected]
      B_0x8: [8, Internal HSI48 clock selected]
      B_0x9: [9, MSIK clock selected]
    MCOPRE:
      B_0x0: [0, MCO divided by 1]
      B_0x1: [1, MCO divided by 2]
      B_0x2: [2, MCO divided by 4]
      B_0x3: [3, MCO divided by 8]
      B_0x4: [4, MCO divided by 16]
  RCC_CFGR2:
    HPRE:
      B_0x8: [8, SYSCLK divided by 2]
      B_0x9: [9, SYSCLK divided by 4]
      B_0xA: [10, SYSCLK divided by 8]
      B_0xB: [11, SYSCLK divided by 16]
      B_0xC: [12, SYSCLK divided by 64]
      B_0xD: [13, SYSCLK divided by 128]
      B_0xE: [14, SYSCLK divided by 256]
      B_0xF: [15, SYSCLK divided by 512]
    PPRE1:
      B_0x4: [4, PCLK1 divided by 2]
      B_0x5: [5, PCLK1 divided by 4]
      B_0x6: [6, PCLK1 divided by 8]
      B_0x7: [7, PCLK1 divided by 16]
    PPRE2:
      B_0x4: [4, PCLK2 divided by 2]
      B_0x5: [5, PCLK2 divided by 4]
      B_0x6: [6, PCLK2 divided by 8]
      B_0x7: [7, PCLK2 divided by 16]
    DPRE:
      B_0x4: [4, DCLK divided by 2]
      B_0x5: [5, DCLK divided by 4]
      B_0x6: [6, DCLK divided by 8]
      B_0x7: [7, DCLK divided by 16]
    AHB1DIS:
      B_0x0: [0, "AHB1 clock enabled, distributed to peripherals according to their dedicated clock enable control bits"]
      B_0x1: [1, AHB1 clock disabled]
    AHB2DIS1:
      B_0x0: [0, "AHB2_1 clock enabled, distributed to peripherals according to their dedicated clock enable control bits"]
      B_0x1: [1, AHB2_1 clock disabled]
    AHB2DIS2:
      B_0x0: [0, "AHB2_2 clock enabled, distributed to peripherals according to their dedicated clock enable control bits"]
      B_0x1: [1, AHB2_2 clock disabled]
    APB1DIS:
      B_0x0: [0, "APB1 clock enabled, distributed to peripherals according to their dedicated clock enable control bits"]
      B_0x1: [1, APB1 clock disabled]
    APB2DIS:
      B_0x0: [0, "APB2 clock enabled, distributed to peripherals according to their dedicated clock enable control bits"]
      B_0x1: [1, APB2 clock disabled]
  RCC_CFGR3:
    PPRE3:
      B_0x4: [4, HCLK divided by 2]
      B_0x5: [5, HCLK divided by 4]
      B_0x6: [6, HCLK divided by 8]
      B_0x7: [7, HCLK divided by 16]
    AHB3DIS:
      B_0x0: [0, "AHB3 clock enabled, distributed to peripherals according to their dedicated clock enable control bits"]
      B_0x1: [1, AHB3 clock disabled]
    APB3DIS:
      B_0x0: [0, "APB3 clock enabled, distributed to peripherals according to their dedicated clock enable control bits"]
      B_0x1: [1, APB3 clock disabled]
  RCC_PLL1CFGR:
    PLL1SRC:
      B_0x0: [0, No clock sent to PLL1]
      B_0x1: [1, MSIS clock selected as PLL1 clock entry]
      B_0x2: [2, HSI16 clock selected as PLL1 clock entry]
      B_0x3: [3, HSE clock selected as PLL1 clock entry]
    PLL1RGE:
      B_0x3: [3, PLL1 input (ref1_ck) clock range frequency between 8 and 16 MHz]
    PLL1M:
      B_0x0: [0, division by 1 (bypass)]
      B_0x1: [1, division by 2]
      B_0x2: [2, division by 3]
      B_0xF: [15, division by 16]
    PLL1MBOOST:
      B_0x0: [0, division by 1 (bypass)]
      B_0x1: [1, division by 2]
      B_0x2: [2, division by 4]
      B_0x3: [3, division by 6]
      B_0x4: [4, division by 8]
      B_0x5: [5, division by 10]
      B_0x6: [6, division by 12]
      B_0x7: [7, division by 14]
      B_0x8: [8, division by 16]
    PLL1PEN:
      B_0x0: [0, pll1_p_ck output disabled]
      B_0x1: [1, pll1_p_ck output enabled]
    PLL1QEN:
      B_0x0: [0, pll1_q_ck output disabled]
      B_0x1: [1, pll1_q_ck output enabled]
    PLL1REN:
      B_0x0: [0, pll1_r_ck output disabled]
      B_0x1: [1, pll1_r_ck output enabled]
  RCC_PLL2CFGR:
    PLL2SRC:
      B_0x0: [0, No clock sent to PLL2]
      B_0x1: [1, MSIS clock selected as PLL2 clock entry]
      B_0x2: [2, HSI16 clock selected as PLL2 clock entry]
      B_0x3: [3, HSE clock selected as PLL2 clock entry]
    PLL2RGE:
      B_0x3: [3, PLL2 input (ref2_ck) clock range frequency between 8 and 16 MHz]
    PLL2M:
      B_0x0: [0, division by 1 (bypass)]
      B_0x1: [1, division by 2]
      B_0x2: [2, division by 3]
      B_0xF: [15, division by 16]
    PLL2PEN:
      B_0x0: [0, pll2_p_ck output disabled]
      B_0x1: [1, pll2_p_ck output enabled]
    PLL2QEN:
      B_0x0: [0, pll2_q_ck output disabled]
      B_0x1: [1, pll2_q_ck output enabled]
    PLL2REN:
      B_0x0: [0, pll2_r_ck output disabled]
      B_0x1: [1, pll2_r_ck output enabled]
  RCC_PLL3CFGR:
    PLL3SRC:
      B_0x0: [0, No clock sent to PLL3]
      B_0x1: [1, MSIS clock selected as PLL3 clock entry]
      B_0x2: [2, HSI16 clock selected as PLL3 clock entry]
      B_0x3: [3, HSE clock selected as PLL3 clock entry]
    PLL3RGE:
      B_0x3: [3, PLL3 input (ref3_ck) clock range frequency between 8 and 16 MHz]
    PLL3M:
      B_0x0: [0, division by 1 (bypass)]
      B_0x1: [1, division by 2]
      B_0x2: [2, division by 3]
      B_0xF: [15, division by 16]
    PLL3PEN:
      B_0x0: [0, pll3_p_ck output disabled]
      B_0x1: [1, pll3_p_ck output enabled]
    PLL3QEN:
      B_0x0: [0, pll3_q_ck output disabled]
      B_0x1: [1, pll3_q_ck output enabled]
    PLL3REN:
      B_0x0: [0, pll3_r_ck output disabled]
      B_0x1: [1, pll3_r_ck output enabled]
  RCC_PLL1DIVR:
    PLL1N:
      B_0x003: [3, PLL1N = 4]
      B_0x004: [4, PLL1N = 5]
      B_0x005: [5, PLL1N = 6]
      B_0x080: [128, PLL1N = 129 (default after reset)]
      B_0x1FF: [511, PLL1N = 512]
    PLL1P:
      B_0x0: [0, Not allowed]
      B_0x1: [1, pll1_p_ck = vco1_ck / 2 (default after reset)]
      B_0x2: [2, pll1_p_ck = vco1_ck]
      B_0x3: [3, pll1_p_ck = vco1_ck / 4]
      B_0x7F: [127, pll1_p_ck = vco1_ck / 128]
    PLL1Q:
      B_0x0: [0, pll1_q_ck = vco1_ck]
      B_0x1: [1, pll1_q_ck = vco1_ck / 2 (default after reset)]
      B_0x2: [2, pll1_q_ck = vco1_ck / 3]
      B_0x3: [3, pll1_q_ck = vco1_ck / 4]
      B_0x7F: [127, pll1_q_ck = vco1_ck / 128]
    PLL1R:
      B_0x0: [0, Not allowed]
      B_0x1: [1, pll1_r_ck = vco1_ck / 2 (default after reset)]
      B_0x2: [2, pll1_r_ck = vco1_ck / 3]
      B_0x3: [3, pll1_r_ck = vco1_ck / 4]
      B_0x7F: [127, pll1_r_ck = vco1_ck / 128]
  RCC_PLL2DIVR:
    PLL2N:
      B_0x003: [3, PLL2N = 4]
      B_0x004: [4, PLL2N = 5]
      B_0x005: [5, PLL2N = 6]
      B_0x080: [128, PLL2N = 129 (default after reset)]
      B_0x1FF: [511, PLL2N = 512]
    PLL2P:
      B_0x0: [0, pll2_p_ck = vco2_ck]
      B_0x1: [1, pll2_p_ck = vco2_ck / 2 (default after reset)]
      B_0x2: [2, pll2_p_ck = vco2_ck / 3]
      B_0x3: [3, pll2_p_ck = vco2_ck / 4]
      B_0x7F: [127, pll2_p_ck = vco2_ck / 128]
    PLL2Q:
      B_0x0: [0, pll2_q_ck = vco2_ck]
      B_0x1: [1, pll2_q_ck = vco2_ck / 2 (default after reset)]
      B_0x2: [2, pll2_q_ck = vco2_ck / 3]
      B_0x3: [3, pll2_q_ck = vco2_ck / 4]
      B_0x7F: [127, pll2_q_ck = vco2_ck / 128]
    PLL2R:
      B_0x0: [0, pll2_r_ck = vco2_ck]
      B_0x1: [1, pll2_r_ck = vco2_ck / 2 (default after reset)]
      B_0x2: [2, pll2_r_ck = vco2_ck / 3]
      B_0x3: [3, pll2_r_ck = vco2_ck / 4]
      B_0x7F: [127, pll2_r_ck = vco2_ck / 128]
  RCC_PLL3DIVR:
    PLL3N:
      B_0x003: [3, PLL3N = 4]
      B_0x004: [4, PLL3N = 5]
      B_0x005: [5, PLL3N = 6]
      B_0x080: [128, PLL3N = 129 (default after reset)]
      B_0x1FF: [511, PLL3N = 512]
    PLL3P:
      B_0x0: [0, pll3_p_ck = vco3_ck]
      B_0x1: [1, pll3_p_ck = vco3_ck / 2 (default after reset)]
      B_0x2: [2, pll3_p_ck = vco3_ck / 3]
      B_0x3: [3, pll3_p_ck = vco3_ck / 4]
      B_0x7F: [127, pll3_p_ck = vco3_ck / 128]
    PLL3Q:
      B_0x0: [0, pll3_q_ck = vco3_ck]
      B_0x1: [1, pll3_q_ck = vco3_ck / 2 (default after reset)]
      B_0x2: [2, pll3_q_ck = vco3_ck / 3]
      B_0x3: [3, pll3_q_ck = vco3_ck / 4]
      B_0x7F: [127, pll3_q_ck = vco3_ck / 128]
    PLL3R:
      B_0x0: [0, pll3_r_ck = vco3_ck]
      B_0x1: [1, pll3_r_ck = vco3_ck / 2 (default after reset)]
      B_0x2: [2, pll3_r_ck = vco3_ck / 3]
      B_0x3: [3, pll3_r_ck = vco3_ck / 4]
      B_0x7F: [127, pll3_r_ck = vco3_ck / 128]
  RCC_CIER:
    LSIRDYIE:
      B_0x0: [0, LSI ready interrupt disabled]
      B_0x1: [1, LSI ready interrupt enabled]
    LSERDYIE:
      B_0x0: [0, LSE ready interrupt disabled]
      B_0x1: [1, LSE ready interrupt enabled]
    MSISRDYIE:
      B_0x0: [0, MSIS ready interrupt disabled]
      B_0x1: [1, MSIS ready interrupt enabled]
    HSIRDYIE:
      B_0x0: [0, HSI16 ready interrupt disabled]
      B_0x1: [1, HSI16 ready interrupt enabled]
    HSERDYIE:
      B_0x0: [0, HSE ready interrupt disabled]
      B_0x1: [1, HSE ready interrupt enabled]
    HSI48RDYIE:
      B_0x0: [0, HSI48 ready interrupt disabled]
      B_0x1: [1, HSI48 ready interrupt enabled]
    PLL1RDYIE:
      B_0x0: [0, PLL1 lock interrupt disabled]
      B_0x1: [1, PLL1 lock interrupt enabled]
    PLL2RDYIE:
      B_0x0: [0, PLL2 lock interrupt disabled]
      B_0x1: [1, PLL2 lock interrupt enabled]
    PLL3RDYIE:
      B_0x0: [0, PLL3 lock interrupt disabled]
      B_0x1: [1, PLL3 lock interrupt enabled]
    MSIKRDYIE:
      B_0x0: [0, MSIK ready interrupt disabled]
      B_0x1: [1, MSIK ready interrupt enabled]
    SHSIRDYIE:
      B_0x0: [0, SHSI ready interrupt disabled]
      B_0x1: [1, SHSI ready interrupt enabled]
  RCC_CIFR:
    LSIRDYF:
      B_0x0: [0, No clock ready interrupt caused by the LSI oscillator]
      B_0x1: [1, Clock ready interrupt caused by the LSI oscillator]
    LSERDYF:
      B_0x0: [0, No clock ready interrupt caused by the LSE oscillator]
      B_0x1: [1, Clock ready interrupt caused by the LSE oscillator]
    MSISRDYF:
      B_0x0: [0, No clock ready interrupt caused by the MSIS oscillator]
      B_0x1: [1, Clock ready interrupt caused by the MSIS oscillator]
    HSIRDYF:
      B_0x0: [0, No clock ready interrupt caused by the HSI16 oscillator]
      B_0x1: [1, Clock ready interrupt caused by the HSI16 oscillator]
    HSERDYF:
      B_0x0: [0, No clock ready interrupt caused by the HSE oscillator]
      B_0x1: [1, Clock ready interrupt caused by the HSE oscillator]
    HSI48RDYF:
      B_0x0: [0, No clock ready interrupt caused by the HSI48 oscillator]
      B_0x1: [1, Clock ready interrupt caused by the HSI48 oscillator]
    PLL1RDYF:
      B_0x0: [0, No clock ready interrupt caused by PLL1 lock]
      B_0x1: [1, Clock ready interrupt caused by PLL1 lock]
    PLL2RDYF:
      B_0x0: [0, No clock ready interrupt caused by PLL2 lock]
      B_0x1: [1, Clock ready interrupt caused by PLL2 lock]
    PLL3RDYF:
      B_0x0: [0, No clock ready interrupt caused by PLL3 lock]
      B_0x1: [1, Clock ready interrupt caused by PLL3 lock]
    CSSF:
      B_0x0: [0, No clock security interrupt caused by HSE clock failure]
      B_0x1: [1, Clock security interrupt caused by HSE clock failure]
    MSIKRDYF:
      B_0x0: [0, No clock ready interrupt caused by the MSIK oscillator]
      B_0x1: [1, Clock ready interrupt caused by the MSIK oscillator]
    SHSIRDYF:
      B_0x0: [0, No clock ready interrupt caused by the SHSI oscillator]
      B_0x1: [1, Clock ready interrupt caused by the SHSI oscillator]
  RCC_AHB1RSTR:
    GPDMA1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the GPDMA1.]
    CORDICRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the CORDIC.]
    FMACRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the FMAC.]
    MDF1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the MDF1.]
    CRCRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the CRC.]
    JPEGRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the JPEG.]
    TSCRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TSC.]
    RAMCFGRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the RAMCFG.]
    DMA2DRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the DMA2D.]
    GFXMMURST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the GFXMMU.]
    GPU2DRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the GPU2D.]
  RCC_AHB2RSTR1:
    GPIOARST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I/O port A.]
    GPIOBRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I/O port B.]
    GPIOCRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I/O port C.]
    GPIODRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I/O port D.]
    GPIOERST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I/O port E.]
    GPIOFRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset I/O port F]
    GPIOGRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I/O port G.]
    GPIOHRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I/O port H.]
    GPIOIRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I/O port .I]
    GPIOJRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I/O port J.]
    ADC12RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the ADC1 and ADC2.]
    DCMI_PSSIRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the DCMI and PSSI.]
    OTGRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the OTG_FS or OTG_HS.]
    AESRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the AES.]
    HASHRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the HASH.]
    RNGRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the RNG.]
    PKARST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the PKA.]
    SAESRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the SAES.]
    OCTOSPIMRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the OCTOSPIM.]
    OTFDEC1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the OTFDEC1.]
    OTFDEC2RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the OTFDEC2.]
    SDMMC1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the SDMMC1.]
    SDMMC2RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the SDMMC2.]
  RCC_AHB2RSTR2:
    FSMCRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the FSMC]
    OCTOSPI1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the OCTOSPI1.]
    OCTOSPI2RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the OCTOSPI2.]
    HSPI1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the HSPI1.]
  RCC_AHB3RSTR:
    LPGPIO1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the LPGPIO1.]
    ADC4RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the ADC4 interface.]
    DAC1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the DAC1.]
    LPDMA1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the LPDMA1.]
    ADF1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the ADF1.]
  RCC_APB1RSTR1:
    TIM2RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TIM2.]
    TIM3RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TIM3.]
    TIM4RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TIM4.]
    TIM5RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TIM5.]
    TIM6RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TIM6.]
    TIM7RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TIM7.]
    SPI2RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the SPI2.]
    USART2RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the USART2]
    USART3RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the USART3.]
    UART4RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the UART4.]
    UART5RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the UART5.]
    I2C1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I2C1.]
    I2C2RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I2C2.]
    CRSRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the CRS.]
    USART6RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the USART6.]
  RCC_APB1RSTR2:
    I2C4RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I2C4.]
    LPTIM2RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the LPTIM2.]
    I2C5RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I2C5.]
    I2C6RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I2C6.]
    FDCAN1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the FDCAN1.]
    UCPD1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the UCPD1.]
  RCC_APB2RSTR:
    TIM1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TIM1.]
    SPI1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the SPI1.]
    TIM8RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TIM8.]
    USART1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the USART1.]
    TIM15RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TIM15.]
    TIM16RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TIM16.]
    TIM17RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TIM17.]
    SAI1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the SAI1.]
    SAI2RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the SAI2.]
    USBRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the USB.]
    GFXTIMRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the GFXTIM.]
    LTDCRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the LTDC.]
    DSIRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the DSI.]
  RCC_APB3RSTR:
    SYSCFGRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the SYSCFG.]
    SPI3RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the SPI3.]
    LPUART1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the LPUART1.]
    I2C3RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I2C3.]
    LPTIM1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the LPTIM1.]
    LPTIM3RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the LPTIM3.]
    LPTIM4RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the LPTIM4.]
    OPAMPRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the OPAMP.]
    COMPRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the COMP.]
    VREFRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the VREFBUF.]
  RCC_AHB1ENR:
    GPDMA1EN:
      B_0x0: [0, GPDMA1 clock disabled]
      B_0x1: [1, GPDMA1 clock enabled]
    CORDICEN:
      B_0x0: [0, CORDIC clock disabled]
      B_0x1: [1, CORDIC clock enabled]
    FMACEN:
      B_0x0: [0, FMAC clock disabled]
      B_0x1: [1, FMAC clock enabled]
    MDF1EN:
      B_0x0: [0, MDF1 clock disabled]
      B_0x1: [1, MDF1 clock enabled]
    FLASHEN:
      B_0x0: [0, FLASH clock disabled]
      B_0x1: [1, FLASH clock enabled]
    CRCEN:
      B_0x0: [0, CRC clock disabled]
      B_0x1: [1, CRC clock enabled]
    JPEGEN:
      B_0x0: [0, JPEG clock disabled]
      B_0x1: [1, JPEG clock enabled]
    TSCEN:
      B_0x0: [0, TSC clock disabled]
      B_0x1: [1, TSC clock enabled]
    RAMCFGEN:
      B_0x0: [0, RAMCFG clock disabled]
      B_0x1: [1, RAMCFG clock enabled]
    DMA2DEN:
      B_0x0: [0, DMA2D clock disabled]
      B_0x1: [1, DMA2D clock enabled]
    GFXMMUEN:
      B_0x0: [0, GFXMMU clock disabled]
      B_0x1: [1, GFXMMU clock enabled]
    GPU2DEN:
      B_0x0: [0, GPU2D clock disabled]
      B_0x1: [1, GPU2D clock enabled]
    DCACHE2EN:
      B_0x0: [0, DCACHE2 clock disabled]
      B_0x1: [1, DCACHE2 clock enabled]
    GTZC1EN:
      B_0x0: [0, GTZC1 clock disabled]
      B_0x1: [1, GTZC1 clock enabled]
    BKPSRAMEN:
      B_0x0: [0, BKPSRAM clock disabled]
      B_0x1: [1, BKPSRAM clock enabled]
    DCACHE1EN:
      B_0x0: [0, DCACHE1 clock disabled]
      B_0x1: [1, DCACHE1 clock enabled]
    SRAM1EN:
      B_0x0: [0, SRAM1 clock disabled]
      B_0x1: [1, SRAM1 clock enabled]
  RCC_AHB2ENR1:
    GPIOAEN:
      B_0x0: [0, I/O port A clock disabled]
      B_0x1: [1, I/O port A clock enabled]
    GPIOBEN:
      B_0x0: [0, I/O port B clock disabled]
      B_0x1: [1, I/O port B clock enabled]
    GPIOCEN:
      B_0x0: [0, I/O port C clock disabled]
      B_0x1: [1, I/O port C clock enabled]
    GPIODEN:
      B_0x0: [0, I/O port D clock disabled]
      B_0x1: [1, I/O port D clock enabled]
    GPIOEEN:
      B_0x0: [0, I/O port E clock disabled]
      B_0x1: [1, I/O port E clock enabled]
    GPIOFEN:
      B_0x0: [0, I/O port F clock disabled]
      B_0x1: [1, I/O port F clock enabled]
    GPIOGEN:
      B_0x0: [0, I/O port G clock disabled]
      B_0x1: [1, I/O port G clock enabled]
    GPIOHEN:
      B_0x0: [0, I/O port H clock disabled]
      B_0x1: [1, I/O port H clock enabled]
    GPIOIEN:
      B_0x0: [0, I/O port I clock disabled]
      B_0x1: [1, I/O port I clock enabled]
    GPIOJEN:
      B_0x0: [0, I/O port J clock disabled]
      B_0x1: [1, I/O port J clock enabled]
    ADC12EN:
      B_0x0: [0, ADC1 and ADC2 clock disabled]
      B_0x1: [1, ADC1 and ADC2 clock enabled]
    DCMI_PSSIEN:
      B_0x0: [0, DCMI and PSSI clock disabled]
      B_0x1: [1, DCMI and PSSI clock enabled]
    OTGEN:
      B_0x0: [0, OTG_FS or OTG_HS clock disabled]
      B_0x1: [1, OTG_FS or OTG_HS clock enabled]
    OTGHSPHYEN:
      B_0x0: [0, OTG_HS PHY clock disabled]
      B_0x1: [1, OTG_HS PHY clock enabled]
    AESEN:
      B_0x0: [0, AES clock disabled]
      B_0x1: [1, AES clock enabled]
    HASHEN:
      B_0x0: [0, HASH clock disabled]
      B_0x1: [1, HASH clock enabled]
    RNGEN:
      B_0x0: [0, RNG clock disabled]
      B_0x1: [1, RNG clock enabled]
    PKAEN:
      B_0x0: [0, PKA clock disabled]
      B_0x1: [1, PKA clock enabled]
    SAESEN:
      B_0x0: [0, SAES clock disabled]
      B_0x1: [1, SAES clock enabled]
    OCTOSPIMEN:
      B_0x0: [0, OCTOSPIM clock disabled]
      B_0x1: [1, OCTOSPIM clock enabled]
    OTFDEC1EN:
      B_0x0: [0, OTFDEC1 clock disabled]
      B_0x1: [1, OTFDEC1 clock enabled]
    OTFDEC2EN:
      B_0x0: [0, OTFDEC2 clock disabled]
      B_0x1: [1, OTFDEC2 clock enabled]
    SDMMC1EN:
      B_0x0: [0, SDMMC1 clock disabled]
      B_0x1: [1, SDMMC1 clock enabled]
    SDMMC2EN:
      B_0x0: [0, SDMMC2 clock disabled]
      B_0x1: [1, SDMMC2 clock enabled]
    SRAM2EN:
      B_0x0: [0, SRAM2 clock disabled]
      B_0x1: [1, SRAM2 clock enabled]
    SRAM3EN:
      B_0x0: [0, SRAM3 clock disabled]
      B_0x1: [1, SRAM3 clock enabled]
  RCC_AHB2ENR2:
    FSMCEN:
      B_0x0: [0, FSMC clock disabled]
      B_0x1: [1, FSMC clock enabled]
    OCTOSPI1EN:
      B_0x0: [0, OCTOSPI1 clock disabled]
      B_0x1: [1, OCTOSPI1 clock enabled]
    OCTOSPI2EN:
      B_0x0: [0, OCTOSPI2 clock disabled]
      B_0x1: [1, OCTOSPI2 clock enabled]
    HSPI1EN:
      B_0x0: [0, HSPI1 clock disabled]
      B_0x1: [1, HSPI1 clock enabled]
    SRAM6EN:
      B_0x0: [0, SRAM6 clock disabled]
      B_0x1: [1, SRAM6 clock enabled]
    SRAM5EN:
      B_0x0: [0, SRAM5 clock disabled]
      B_0x1: [1, SRAM5 clock enabled]
  RCC_AHB3ENR:
    LPGPIO1EN:
      B_0x0: [0, LPGPIO1 clock disabled]
      B_0x1: [1, LPGPIO1 clock enabled]
    PWREN:
      B_0x0: [0, PWR clock disabled]
      B_0x1: [1, PWR clock enabled]
    ADC4EN:
      B_0x0: [0, ADC4 clock disabled]
      B_0x1: [1, ADC4 clock enabled]
    DAC1EN:
      B_0x0: [0, DAC1 clock disabled]
      B_0x1: [1, DAC1 clock enabled]
    LPDMA1EN:
      B_0x0: [0, LPDMA1 clock disabled]
      B_0x1: [1, LPDMA1 clock enabled]
    ADF1EN:
      B_0x0: [0, ADF1 clock disabled]
      B_0x1: [1, ADF1 clock enabled]
    GTZC2EN:
      B_0x0: [0, GTZC2 clock disabled]
      B_0x1: [1, GTZC2 clock enabled]
    SRAM4EN:
      B_0x0: [0, SRAM4 clock disabled]
      B_0x1: [1, SRAM4 clock enabled]
  RCC_APB1ENR1:
    TIM2EN:
      B_0x0: [0, TIM2 clock disabled]
      B_0x1: [1, TIM2 clock enabled]
    TIM3EN:
      B_0x0: [0, TIM3 clock disabled]
      B_0x1: [1, TIM3 clock enabled]
    TIM4EN:
      B_0x0: [0, TIM4 clock disabled]
      B_0x1: [1, TIM4 clock enabled]
    TIM5EN:
      B_0x0: [0, TIM5 clock disabled]
      B_0x1: [1, TIM5 clock enabled]
    TIM6EN:
      B_0x0: [0, TIM6 clock disabled]
      B_0x1: [1, TIM6 clock enabled]
    TIM7EN:
      B_0x0: [0, TIM7 clock disabled]
      B_0x1: [1, TIM7 clock enabled]
    WWDGEN:
      B_0x0: [0, WWDG clock disabled]
      B_0x1: [1, WWDG clock enabled]
    SPI2EN:
      B_0x0: [0, SPI2 clock disabled]
      B_0x1: [1, SPI2 clock enabled]
    USART2EN:
      B_0x0: [0, USART2 clock disabled]
      B_0x1: [1, USART2 clock enabled]
    USART3EN:
      B_0x0: [0, USART3 clock disabled]
      B_0x1: [1, USART3 clock enabled]
    UART4EN:
      B_0x0: [0, UART4 clock disabled]
      B_0x1: [1, UART4 clock enabled]
    UART5EN:
      B_0x0: [0, UART5 clock disabled]
      B_0x1: [1, UART5 clock enabled]
    I2C1EN:
      B_0x0: [0, I2C1 clock disabled]
      B_0x1: [1, I2C1 clock enabled]
    I2C2EN:
      B_0x0: [0, I2C2 clock disabled]
      B_0x1: [1, I2C2 clock enabled]
    CRSEN:
      B_0x0: [0, CRS clock disabled]
      B_0x1: [1, CRS clock enabled]
    USART6EN:
      B_0x0: [0, USART6 clock disabled]
      B_0x1: [1, USART6 clock enabled]
  RCC_APB1ENR2:
    I2C4EN:
      B_0x0: [0, I2C4 clock disabled]
      B_0x1: [1, I2C4 clock enabled]
    LPTIM2EN:
      B_0x0: [0, LPTIM2 clock disabled]
      B_0x1: [1, LPTIM2 clock enabled]
    I2C5EN:
      B_0x0: [0, I2C5 clock disabled]
      B_0x1: [1, I2C5 clock enabled]
    I2C6EN:
      B_0x0: [0, I2C6 clock disabled]
      B_0x1: [1, I2C6 clock enabled]
    FDCAN1EN:
      B_0x0: [0, FDCAN1 clock disabled]
      B_0x1: [1, FDCAN1 clock enabled]
    UCPD1EN:
      B_0x0: [0, UCPD1 clock disabled]
      B_0x1: [1, UCPD1 clock enabled]
  RCC_APB2ENR:
    TIM1EN:
      B_0x0: [0, TIM1 clock disabled]
      B_0x1: [1, TIM1 clock enabled]
    SPI1EN:
      B_0x0: [0, SPI1 clock disabled]
      B_0x1: [1, SPI1 clock enabled]
    TIM8EN:
      B_0x0: [0, TIM8 clock disabled]
      B_0x1: [1, TIM8 clock enabled]
    USART1EN:
      B_0x0: [0, USART1 clock disabled]
      B_0x1: [1, USART1 clock enabled]
    TIM15EN:
      B_0x0: [0, TIM15 clock disabled]
      B_0x1: [1, TIM15 clock enabled]
    TIM16EN:
      B_0x0: [0, TIM16 clock disabled]
      B_0x1: [1, TIM16 clock enabled]
    TIM17EN:
      B_0x0: [0, TIM17 clock disabled]
      B_0x1: [1, TIM17 clock enabled]
    SAI1EN:
      B_0x0: [0, SAI1 clock disabled]
      B_0x1: [1, SAI1 clock enabled]
    SAI2EN:
      B_0x0: [0, SAI2 clock disabled]
      B_0x1: [1, SAI2 clock enabled]
    USBEN:
      B_0x0: [0, USB clock disabled]
      B_0x1: [1, USB clock enabled]
    GFXTIMEN:
      B_0x0: [0, GFXTIM clock disabled]
      B_0x1: [1, GFXTIM clock enabled]
    LTDCEN:
      B_0x0: [0, LTDC clock disabled]
      B_0x1: [1, LTDC clock enabled]
    DSIEN:
      B_0x0: [0, DSI clock disabled]
      B_0x1: [1, DSI clock enabled]
  RCC_APB3ENR:
    SYSCFGEN:
      B_0x0: [0, SYSCFG clock disabled]
      B_0x1: [1, SYSCFG clock enabled]
    SPI3EN:
      B_0x0: [0, SPI3 clock disabled]
      B_0x1: [1, SPI3 clock enabled]
    LPUART1EN:
      B_0x0: [0, LPUART1 clock disabled]
      B_0x1: [1, LPUART1 clock enabled]
    I2C3EN:
      B_0x0: [0, I2C3 clock disabled]
      B_0x1: [1, I2C3 clock enabled]
    LPTIM1EN:
      B_0x0: [0, LPTIM1 clock disabled]
      B_0x1: [1, LPTIM1 clock enabled]
    LPTIM3EN:
      B_0x0: [0, LPTIM3 clock disabled]
      B_0x1: [1, LPTIM3 clock enabled]
    LPTIM4EN:
      B_0x0: [0, LPTIM4 clock disabled]
      B_0x1: [1, LPTIM4 clock enabled]
    OPAMPEN:
      B_0x0: [0, OPAMP clock disabled]
      B_0x1: [1, OPAMP clock enabled]
    COMPEN:
      B_0x0: [0, COMP clock disabled]
      B_0x1: [1, COMP clock enabled]
    VREFEN:
      B_0x0: [0, VREFBUF clock disabled]
      B_0x1: [1, VREFBUF clock enabled]
    RTCAPBEN:
      B_0x0: [0, RTC and TAMP APB clock disabled]
      B_0x1: [1, RTC and TAMP APB clock enabled]
  RCC_AHB1SMENR:
    GPDMA1SMEN:
      B_0x0: [0, GPDMA1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, GPDMA1 clocks enabled by the clock gating during Sleep and Stop modes]
    CORDICSMEN:
      B_0x0: [0, CORDIC clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, CORDIC clocks enabled by the clock gating during Sleep and Stop modes]
    FMACSMEN:
      B_0x0: [0, FMAC clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, FMAC clocks enabled by the clock gating during Sleep and Stop modes]
    MDF1SMEN:
      B_0x0: [0, MDF1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, MDF1 clocks enabled by the clock gating during Sleep and Stop modes]
    FLASHSMEN:
      B_0x0: [0, FLASH clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, FLASH clocks enabled by the clock gating during Sleep and Stop modes]
    CRCSMEN:
      B_0x0: [0, CRC clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, CRC clocks enabled by the clock gating during Sleep and Stop modes]
    JPEGSMEN:
      B_0x0: [0, JPEG clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, JPEG clocks enabled by the clock gating during Sleep and Stop modes]
    TSCSMEN:
      B_0x0: [0, TSC clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TSC clocks enabled by the clock gating during Sleep and Stop modes]
    RAMCFGSMEN:
      B_0x0: [0, RAMCFG clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, RAMCFG clocks enabled by the clock gating during Sleep and Stop modes]
    DMA2DSMEN:
      B_0x0: [0, DMA2D clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, DMA2D clocks enabled by the clock gating during Sleep and Stop modes]
    GFXMMUSMEN:
      B_0x0: [0, GFXMMU clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, GFXMMU clocks enabled by the clock gating during Sleep and Stop modes]
    GPU2DSMEN:
      B_0x0: [0, GPU2D clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, GPU2D clocks enabled by the clock gating during Sleep and Stop modes]
    DCACHE2SMEN:
      B_0x0: [0, DCACHE2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, DCACHE2 clocks enabled by the clock gating during Sleep and Stop modes]
    GTZC1SMEN:
      B_0x0: [0, GTZC1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, GTZC1 clocks enabled by the clock gating during Sleep and Stop modes]
    BKPSRAMSMEN:
      B_0x0: [0, BKPSRAM clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, BKPSRAM clocks enabled by the clock gating during Sleep and Stop modes]
    ICACHESMEN:
      B_0x0: [0, ICACHE clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, ICACHE clocks enabled by the clock gating during Sleep and Stop modes]
    DCACHE1SMEN:
      B_0x0: [0, DCACHE1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, DCACHE1 clocks enabled by the clock gating during Sleep and Stop modes]
    SRAM1SMEN:
      B_0x0: [0, SRAM1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SRAM1 clocks enabled by the clock gating during Sleep and Stop modes]
  RCC_AHB2SMENR1:
    GPIOASMEN:
      B_0x0: [0, I/O port A clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I/O port A clocks enabled by the clock gating during Sleep and Stop modes]
    GPIOBSMEN:
      B_0x0: [0, I/O port B clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I/O port B clocks enabled by the clock gating during Sleep and Stop modes]
    GPIOCSMEN:
      B_0x0: [0, I/O port C clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I/O port C clocks enabled by the clock gating during Sleep and Stop modes]
    GPIODSMEN:
      B_0x0: [0, I/O port D clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I/O port D clocks enabled by the clock gating during Sleep and Stop modes]
    GPIOESMEN:
      B_0x0: [0, I/O port E clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I/O port E clocks enabled by the clock gating during Sleep and Stop modes]
    GPIOFSMEN:
      B_0x0: [0, I/O port F clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I/O port F clocks enabled by the clock gating during Sleep and Stop modes]
    GPIOGSMEN:
      B_0x0: [0, I/O port G clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I/O port G clocks enabled by the clock gating during Sleep and Stop modes]
    GPIOHSMEN:
      B_0x0: [0, I/O port H clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I/O port H clocks enabled by the clock gating during Sleep and Stop modes]
    GPIOISMEN:
      B_0x0: [0, I/O port I clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I/O port I clocks enabled by the clock gating during Sleep and Stop modes]
    GPIOJSMEN:
      B_0x0: [0, I/O port J clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I/O port J clocks enabled by the clock gating during Sleep and Stop modes]
    ADC12SMEN:
      B_0x0: [0, ADC1 and ADC2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, ADC1 and ADC2 clocks enabled by the clock gating during Sleep and Stop modes]
    DCMI_PSSISMEN:
      B_0x0: [0, DCMI and PSSI clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, DCMI and PSSI clocks enabled by the clock gating during Sleep and Stop modes]
    OTGSMEN:
      B_0x0: [0, OTG_FS and OTG_HS clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, OTG_FS and OTG_HS clocks enabled by the clock gating during Sleep and Stop modes]
    OTGHSPHYSMEN:
      B_0x0: [0, OTG_HS PHY clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, OTG_HS PHY clocks enabled by the clock gating during Sleep and Stop modes]
    AESSMEN:
      B_0x0: [0, AES clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, AES clocks enabled by the clock gating during Sleep and Stop modes]
    HASHSMEN:
      B_0x0: [0, HASH clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, HASH clocks enabled by the clock gating during Sleep and Stop modes]
    RNGSMEN:
      B_0x0: [0, RNG clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, RNG clocks enabled by the clock gating during Sleep and Stop modes]
    PKASMEN:
      B_0x0: [0, PKA clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, PKA clocks enabled by the clock gating during Sleep and Stop modes]
    SAESSMEN:
      B_0x0: [0, SAES clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SAES clocks enabled by the clock gating during Sleep and Stop modes]
    OCTOSPIMSMEN:
      B_0x0: [0, OCTOSPIM clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, OCTOSPIM clocks enabled by the clock gating during Sleep and Stop modes]
    OTFDEC1SMEN:
      B_0x0: [0, OTFDEC1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, OTFDEC1 clocks enabled by the clock gating during Sleep and Stop modes]
    OTFDEC2SMEN:
      B_0x0: [0, OTFDEC2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, OTFDEC2 clocks enabled by the clock gating during Sleep and Stop modes]
    SDMMC1SMEN:
      B_0x0: [0, SDMMC1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SDMMC1 clocks enabled by the clock gating during Sleep and Stop modes]
    SDMMC2SMEN:
      B_0x0: [0, SDMMC2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SDMMC2 clocks enabled by the clock gating during Sleep and Stop modes]
    SRAM2SMEN:
      B_0x0: [0, SRAM2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SRAM2 clocks enabled by the clock gating during Sleep and Stop modes]
    SRAM3SMEN:
      B_0x0: [0, SRAM3 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SRAM3 clocks enabled by the clock gating during Sleep and Stop modes]
  RCC_AHB2SMENR2:
    FSMCSMEN:
      B_0x0: [0, FSMC clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, FSMC clocks enabled by the clock gating during Sleep and Stop modes]
    OCTOSPI1SMEN:
      B_0x0: [0, OCTOSPI1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, OCTOSPI1 clocks enabled by the clock gating during Sleep and Stop modes]
    OCTOSPI2SMEN:
      B_0x0: [0, OCTOSPI2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, OCTOSPI2 clocks enabled by the clock gating during Sleep and Stop modes]
    HSPI1SMEN:
      B_0x0: [0, HSPI1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, HSP1I clocks enabled by the clock gating during Sleep and Stop modes]
    SRAM6SMEN:
      B_0x0: [0, SRAM6 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SRAM6 clocks enabled by the clock gating during Sleep and Stop modes]
    SRAM5SMEN:
      B_0x0: [0, SRAM5 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SRAM5 clocks enabled by the clock gating during Sleep and Stop modes]
  RCC_AHB3SMENR:
    LPGPIO1SMEN:
      B_0x0: [0, LPGPIO1 clock disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, LPGPIO1 clock enabled by the clock gating during Sleep and Stop modes]
    PWRSMEN:
      B_0x0: [0, PWR clock disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, PWR clock enabled by the clock gating during Sleep and Stop modes]
    ADC4SMEN:
      B_0x0: [0, ADC4 clock disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, ADC4 clock enabled by the clock gating during Sleep and Stop modes]
    DAC1SMEN:
      B_0x0: [0, DAC1 clock disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, DAC1 clock enabled by the clock gating during Sleep and Stop modes]
    LPDMA1SMEN:
      B_0x0: [0, LPDMA1 clock disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, LPDMA1 clock enabled by the clock gating during Sleep and Stop modes]
    ADF1SMEN:
      B_0x0: [0, ADF1 clock disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, ADF1 clock enabled by the clock gating during Sleep and Stop modes]
    GTZC2SMEN:
      B_0x0: [0, GTZC2 clock disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, GTZC2 clock enabled by the clock gating during Sleep and Stop modes]
    SRAM4SMEN:
      B_0x0: [0, SRAM4 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SRAM4 clocks enabled by the clock gating during Sleep and Stop modes]
  RCC_APB1SMENR1:
    TIM2SMEN:
      B_0x0: [0, TIM2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TIM2 clocks enabled by the clock gating during Sleep and Stop modes]
    TIM3SMEN:
      B_0x0: [0, TIM3 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TIM3 clocks enabled by the clock gating during Sleep and Stop modes]
    TIM4SMEN:
      B_0x0: [0, TIM4 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TIM4 clocks enabled by the clock gating during Sleep and Stop modes]
    TIM5SMEN:
      B_0x0: [0, TIM5 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TIM5 clocks enabled by the clock gating during Sleep and Stop modes]
    TIM6SMEN:
      B_0x0: [0, TIM6 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TIM6 clocks enabled by the clock gating during Sleep and Stop modes]
    TIM7SMEN:
      B_0x0: [0, TIM7 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TIM7 clocks enabled by the clock gating during Sleep and Stop modes]
    WWDGSMEN:
      B_0x0: [0, Window watchdog clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, Window watchdog clocks enabled by the clock gating during Sleep and Stop modes]
    SPI2SMEN:
      B_0x0: [0, SPI2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SPI2 clocks enabled by the clock gating during Sleep and Stop modes]
    USART2SMEN:
      B_0x0: [0, USART2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, USART2 clocks enabled by the clock gating during Sleep and Stop modes]
    USART3SMEN:
      B_0x0: [0, USART3 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, USART3 clocks enabled by the clock gating during Sleep and Stop modes]
    UART4SMEN:
      B_0x0: [0, UART4 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, UART4 clocks enabled by the clock gating during Sleep and Stop modes]
    UART5SMEN:
      B_0x0: [0, UART5 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, UART5 clocks enabled by the clock gating during Sleep and Stop modes]
    I2C1SMEN:
      B_0x0: [0, I2C1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I2C1 clocks enabled by the clock gating during Sleep and Stop modes]
    I2C2SMEN:
      B_0x0: [0, I2C2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I2C2 clocks enabled by the clock gating during Sleep and Stop modes]
    CRSSMEN:
      B_0x0: [0, CRS clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, CRS clocks enabled by the clock gating during Sleep and Stop modes]
    USART6SMEN:
      B_0x0: [0, USART6 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, USART6 clocks enabled by the clock gating during Sleep and Stop modes]
  RCC_APB1SMENR2:
    I2C4SMEN:
      B_0x0: [0, I2C4 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I2C4 clocks enabled by the clock gating during Sleep and Stop modes]
    LPTIM2SMEN:
      B_0x0: [0, LPTIM2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, LPTIM2 clocks enabled by the clock gating during Sleep and Stop modes]
    I2C5SMEN:
      B_0x0: [0, I2C5 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I2C5 clocks enabled by the clock gating during Sleep and Stop modes]
    I2C6SMEN:
      B_0x0: [0, I2C6 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I2C6 clocks enabled by the clock gating during Sleep and Stop modes]
    FDCAN1SMEN:
      B_0x0: [0, FDCAN1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, FDCAN1 clocks enabled by the clock gating during Sleep and Stop modes]
    UCPD1SMEN:
      B_0x0: [0, UCPD1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, UCPD1 clocks enabled by the clock gating during Sleep and Stop modes]
  RCC_APB2SMENR:
    TIM1SMEN:
      B_0x0: [0, TIM1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TIM1 clocks enabled by the clock gating during Sleep and Stop modes]
    SPI1SMEN:
      B_0x0: [0, SPI1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SPI1 clocks enabled by the clock gating during Sleep and Stop modes]
    TIM8SMEN:
      B_0x0: [0, TIM8 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TIM8 clocks enabled by the clock gating during Sleep and Stop modes]
    USART1SMEN:
      B_0x0: [0, USART1clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, USART1clocks enabled by the clock gating during Sleep and Stop modes]
    TIM15SMEN:
      B_0x0: [0, TIM15 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TIM15 clocks enabled by the clock gating during Sleep and Stop modes]
    TIM16SMEN:
      B_0x0: [0, TIM16 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TIM16 clocks enabled by the clock gating during Sleep and Stop modes]
    TIM17SMEN:
      B_0x0: [0, TIM17 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TIM17 clocks enabled by the clock gating during Sleep and Stop modes]
    SAI1SMEN:
      B_0x0: [0, SAI1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SAI1 clocks enabled by the clock gating during Sleep and Stop modes]
    SAI2SMEN:
      B_0x0: [0, SAI2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SAI2 clocks enabled by the clock gating during Sleep and Stop modes]
    USBSMEN:
      B_0x0: [0, USB clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, USB clocks enabled by the clock gating during Sleep and Stop modes]
    GFXTIMSMEN:
      B_0x0: [0, GFXTIM clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, GFXTIM clocks enabled by the clock gating during Sleep and Stop modes]
    LTDCSMEN:
      B_0x0: [0, LTDC clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, LTDC clocks enabled by the clock gating during Sleep and Stop modes]
    DSISMEN:
      B_0x0: [0, DSI clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, DSI clocks enabled by the clock gating during Sleep and Stop modes]
  RCC_APB3SMENR:
    SYSCFGSMEN:
      B_0x0: [0, SYSCFG clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SYSCFG clocks enabled by the clock gating during Sleep and Stop modes]
    SPI3SMEN:
      B_0x0: [0, SPI3 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SPI3 clocks enabled by the clock gating during Sleep and Stop modes]
    LPUART1SMEN:
      B_0x0: [0, LPUART1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, LPUART1 clocks enabled by the clock gating during Sleep and Stop modes]
    I2C3SMEN:
      B_0x0: [0, I2C3 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I2C3 clocks enabled by the clock gating during Sleep and Stop modes]
    LPTIM1SMEN:
      B_0x0: [0, LPTIM1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, LPTIM1 clocks enabled by the clock gating during Sleep and Stop modes]
    LPTIM3SMEN:
      B_0x0: [0, LPTIM3 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, LPTIM3 clocks enabled by the clock gating during Sleep and Stop modes]
    LPTIM4SMEN:
      B_0x0: [0, LPTIM4 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, LPTIM4 clocks enabled by the clock gating during Sleep and Stop modes]
    OPAMPSMEN:
      B_0x0: [0, OPAMP clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, OPAMP clocks enabled by the clock gating during Sleep and Stop modes]
    COMPSMEN:
      B_0x0: [0, COMP clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, COMP clocks enabled by the clock gating during Sleep and Stop modes]
    VREFSMEN:
      B_0x0: [0, VREFBUF clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, VREFBUF clocks enabled by the clock gating during Sleep and Stop modes]
    RTCAPBSMEN:
      B_0x0: [0, RTC and TAMP APB clock disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, RTC and TAMP APB clock enabled by the clock gating during Sleep and Stop modes]
  RCC_SRDAMR:
    SPI3AMEN:
      B_0x0: [0, SPI3 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, SPI3 autonomous mode enabled during Stop 0/1/2 mode]
    LPUART1AMEN:
      B_0x0: [0, LPUART1 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, LPUART1 autonomous mode enabled during Stop 0/1/2 mode]
    I2C3AMEN:
      B_0x0: [0, I2C3 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, I2C3 autonomous mode enabled during Stop 0/1/2 mode]
    LPTIM1AMEN:
      B_0x0: [0, LPTIM1 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, LPTIM1 autonomous mode enabled during Stop 0/1/2 mode]
    LPTIM3AMEN:
      B_0x0: [0, LPTIM3 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, LPTIM3 autonomous mode enabled during Stop 0/1/2 mode]
    LPTIM4AMEN:
      B_0x0: [0, LPTIM4 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, LPTIM4 autonomous mode enabled during Stop 0/1/2 mode]
    OPAMPAMEN:
      B_0x0: [0, OPAMP autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, OPAMP autonomous mode enabled during Stop 0/1/2 mode]
    COMPAMEN:
      B_0x0: [0, COMP autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, COMP autonomous mode enabled during Stop 0/1/2 mode]
    VREFAMEN:
      B_0x0: [0, VREFBUF autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, VREFBUF autonomous mode enabled during Stop 0/1/2 mode]
    RTCAPBAMEN:
      B_0x0: [0, RTC and TAMP autonomous mode disabled during Stop 0/1/2mode]
      B_0x1: [1, RTC and TAMP autonomous mode enabled during Stop 0/1/2 mode]
    ADC4AMEN:
      B_0x0: [0, ADC4 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, ADC4 autonomous mode enabled during Stop 0/1/2 mode]
    LPGPIO1AMEN:
      B_0x0: [0, LPGPIO1 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, LPGPIO1 autonomous mode enabled during Stop 0/1/2 mode]
    DAC1AMEN:
      B_0x0: [0, DAC1 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, DAC1 autonomous mode enabled during Stop 0/1/2 mode]
    LPDMA1AMEN:
      B_0x0: [0, LPDMA1 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, LPDMA1 autonomous mode enabled during Stop 0/1/2 mode]
    ADF1AMEN:
      B_0x0: [0, ADF1 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, ADF1 autonomous mode enabled during Stop 0/1/2 mode]
    SRAM4AMEN:
      B_0x0: [0, SRAM4 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, SRAM4 autonomous mode enabled during Stop 0/1/2 mode]
  RCC_CCIPR1:
    USART1SEL:
      B_0x0: [0, PCLK2 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, LSE selected]
    USART2SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, LSE selected]
    USART3SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, LSE selected]
    UART4SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, LSE selected]
    UART5SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, LSE selected]
    I2C1SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, MSIK selected]
    I2C2SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, MSIK selected]
    I2C4SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, MSIK selected]
    SPI2SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, MSIK selected]
    LPTIM2SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, LSI selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, LSE selected]
    SPI1SEL:
      B_0x0: [0, PCLK2 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, MSIK selected]
    SYSTICKSEL:
      B_0x0: [0, HCLK/8 selected]
      B_0x1: [1, LSI selected]
      B_0x2: [2, LSE selected]
      B_0x3: [3, reserved]
    FDCAN1SEL:
      B_0x0: [0, HSE clock selected]
      B_0x1: [1, PLL1“Q” (pll1_q_ck) selected]
      B_0x2: [2, PLL2 “P” (pll2_p_ck) selected]
      B_0x3: [3, reserved]
    ICLKSEL:
      B_0x0: [0, HSI48 clock selected]
      B_0x1: [1, PLL2 “Q” (pll2_q_ck) selected]
      B_0x2: [2, PLL1 “Q” (pll1_q_ck) selected]
      B_0x3: [3, MSIK clock selected]
    TIMICSEL:
      B_0x4: [4, "HSI/256, MSIS/1024 and MSIS/4 generated and can be selected by TIM16, TIM17, and LPTIM2 as internal input capture"]
      B_0x5: [5, "HSI/256, MSIS/1024 and MSIK/4 generated and can be selected by TIM16, TIM17, and LPTIM2 as internal input capture"]
      B_0x6: [6, "HSI/256, MSIK/1024 and MSIS/4 generated and can be selected by TIM16, TIM17 ,and LPTIM2 as internal input capture"]
      B_0x7: [7, "HSI/256, MSIK/1024 and MSIK/4 generated and can be selected by TIM16, TIM17, and LPTIM2 as internal input capture"]
  RCC_CCIPR2:
    MDF1SEL:
      B_0x0: [0, HCLK selected]
      B_0x1: [1, PLL1 “P” (pll1_p_ck) selected]
      B_0x2: [2, PLL3 “Q” (pll3_q_ck) selected]
      B_0x3: [3, input pin AUDIOCLK selected]
      B_0x4: [4, MSIK clock selected]
    SAI1SEL:
      B_0x0: [0, PLL2 “P” (pll2_p_ck) selected]
      B_0x1: [1, PLL3 “P” (pll3_p_ck) selected]
      B_0x2: [2, PLL1 “P” (pll1_p_ck) selected]
      B_0x3: [3, input pin AUDIOCLK selected]
      B_0x4: [4, HSI16 clock selected]
    SAI2SEL:
      B_0x0: [0, PLL2 “P” (pll2_p_ck) selected]
      B_0x1: [1, PLL3 “P” (pll3_p_ck) selected]
      B_0x2: [2, PLL1 “P” (pll1_p_ck) selected]
      B_0x3: [3, input pin AUDIOCLK selected]
      B_0x4: [4, HSI16 clock selected]
    SAESSEL:
      B_0x0: [0, SHSI selected]
      B_0x1: [1, "SHSI / 2 selected, can be used in range 4"]
    RNGSEL:
      B_0x0: [0, HSI48 selected]
      B_0x1: [1, "HSI48 / 2 selected, can be used in range 4"]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, reserved]
    SDMMCSEL:
      B_0x0: [0, ICLK clock selected]
      B_0x1: [1, "PLL1 “P” (pll1_p_ck) selected, in case higher than 48 MHz is needed (for SDR50 mode)"]
    DSISEL:
      B_0x0: [0, PLL3 “P” (pll3_p_ck) selected]
      B_0x1: [1, DSI PHY PLL output selected]
    USART6SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, LSE selected]
    LTDCSEL:
      B_0x0: [0, PLL3 “R” (pll3_r_ck) selected]
      B_0x1: [1, PLL2 “R” (pll2_r_ck) selected]
    OCTOSPISEL:
      B_0x0: [0, SYSCLK selected]
      B_0x1: [1, MSIK selected]
      B_0x2: [2, "PLL1 “Q” (pll1_q_ck) selected, can be up to 200 MHz"]
      B_0x3: [3, "PLL2 “Q” (pll2_q_ck) selected, can be up to 200 MHz"]
    HSPI1SEL:
      B_0x0: [0, SYSCLK selected]
      B_0x1: [1, "PLL1 “Q” (pll1_q_ck) selected, can be up to 200 MHz"]
      B_0x2: [2, "PLL2 “Q” (pll2_q_ck) selected, can be up to 200 MHz"]
      B_0x3: [3, "PLL3 “R” (pll3_r_ck) selected, can be up to 200 MHz"]
    I2C5SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, MSIK selected]
    I2C6SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, MSIK selected]
    OTGHSSEL:
      B_0x0: [0, HSE selected]
      B_0x1: [1, "PLL1 “P” (pll1_q_ck) selected,"]
      B_0x2: [2, HSE/2 selected]
      B_0x3: [3, PLL1 “P” divided by 2 (pll1_p_ck/2) selected]
  RCC_CCIPR3:
    LPUART1SEL:
      B_0x0: [0, PCLK3 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, LSE selected]
      B_0x4: [4, MSIK selected]
    SPI3SEL:
      B_0x0: [0, PCLK3 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, MSIK selected]
    I2C3SEL:
      B_0x0: [0, PCLK3 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, MSIK selected]
    LPTIM34SEL:
      B_0x0: [0, MSIK clock selected]
      B_0x1: [1, LSI selected]
      B_0x2: [2, HSI selected]
      B_0x3: [3, LSE selected]
    LPTIM1SEL:
      B_0x0: [0, MSIK clock selected]
      B_0x1: [1, LSI selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, LSE selected]
    ADCDACSEL:
      B_0x0: [0, HCLK clock selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, PLL2 “R” (pll2_r_ck) selected]
      B_0x3: [3, HSE clock selected]
      B_0x4: [4, HSI16 clock selected]
      B_0x5: [5, MSIK clock selected]
    DAC1SEL:
      B_0x0: [0, LSE selected]
      B_0x1: [1, LSI selected]
    ADF1SEL:
      B_0x0: [0, HCLK selected]
      B_0x1: [1, PLL1 “P” (pll1_p_ck) selected]
      B_0x2: [2, PLL3 “Q” (pll3_q_ck) selected]
      B_0x3: [3, input pin AUDIOCLK selected]
      B_0x4: [4, MSIK clock selected]
  RCC_BDCR:
    LSEON:
      B_0x0: [0, LSE oscillator off]
      B_0x1: [1, LSE oscillator on]
    LSERDY:
      B_0x0: [0, LSE oscillator not ready]
      B_0x1: [1, LSE oscillator ready]
    LSEBYP:
      B_0x0: [0, LSE oscillator not bypassed]
      B_0x1: [1, LSE oscillator bypassed]
    LSEDRV:
      B_0x0: [0, ‘Xtal mode’ lower driving capability]
      B_0x1: [1, ‘Xtal mode’ medium-low driving capability]
      B_0x2: [2, ‘Xtal mode’ medium-high driving capability]
      B_0x3: [3, ‘Xtal mode’ higher driving capability]
    LSECSSON:
      B_0x0: [0, CSS on LSE OFF]
      B_0x1: [1, CSS on LSE ON]
    LSECSSD:
      B_0x0: [0, No failure detected on LSE]
      B_0x1: [1, Failure detected on LSE]
    LSESYSEN:
      B_0x0: [0, "LSE can be used only for RTC, TAMP, and CSS on LSE."]
      B_0x1: [1, LSE can be used by any other peripheral or function.]
    RTCSEL:
      B_0x0: [0, No clock selected]
      B_0x1: [1, LSE oscillator clock selected]
      B_0x2: [2, LSI oscillator clock selected]
      B_0x3: [3, HSE oscillator clock divided by 32 selected]
    LSESYSRDY:
      B_0x0: [0, LSESYS clock not ready]
      B_0x1: [1, LSESYS clock ready]
    LSEGFON:
      B_0x0: [0, LSE glitch filter disabled]
      B_0x1: [1, LSE glitch filter enabled]
    RTCEN:
      B_0x0: [0, RTC and TAMP clock disabled]
      B_0x1: [1, RTC and TAMP clock enabled]
    BDRST:
      B_0x0: [0, Reset not activated]
      B_0x1: [1, Reset the entire backup domain.]
    LSCOEN:
      B_0x0: [0, LSCO disabled]
      B_0x1: [1, LSCO enabled]
    LSCOSEL:
      B_0x0: [0, LSI clock selected]
      B_0x1: [1, LSE clock selected]
    LSION:
      B_0x0: [0, LSI oscillator OFF]
      B_0x1: [1, LSI oscillator ON]
    LSIRDY:
      B_0x0: [0, LSI oscillator not ready]
      B_0x1: [1, LSI oscillator ready]
    LSIPREDIV:
      B_0x0: [0, LSI not divided]
      B_0x1: [1, LSI divided by 128]
  RCC_CSR:
    MSIKSRANGE:
      B_0x4: [4, range 4 around 4M�Hz (reset value)]
      B_0x5: [5, range 5 around 2�MHz]
      B_0x6: [6, range 6 around 1.33�MHz]
      B_0x7: [7, range 7 around 1�MHz]
      B_0x8: [8, range 8 around 3.072�MHz]
    MSISSRANGE:
      B_0x4: [4, range 4 around 4M�Hz (reset value)]
      B_0x5: [5, range 5 around 2�MHz]
      B_0x6: [6, range 6 around 1.33�MHz]
      B_0x7: [7, range 7 around 1�MHz]
      B_0x8: [8, range 8 around 3.072�MHz]
    RMVF:
      B_0x0: [0, No effect]
      B_0x1: [1, Clear the reset flags.]
    OBLRSTF:
      B_0x0: [0, No reset from option-byte loading occurred]
      B_0x1: [1, Reset from option-byte loading occurred]
    PINRSTF:
      B_0x0: [0, No reset from NRST pin occurred]
      B_0x1: [1, Reset from NRST pin occurred]
    BORRSTF:
      B_0x0: [0, No BOR/exit from Shutdown mode reset occurred]
      B_0x1: [1, BOR/exit from Shutdown mode reset occurred]
    SFTRSTF:
      B_0x0: [0, No software reset occurred]
      B_0x1: [1, Software reset occurred]
    IWDGRSTF:
      B_0x0: [0, No independent watchdog reset occurred]
      B_0x1: [1, Independent watchdog reset occurred]
    WWDGRSTF:
      B_0x0: [0, No window watchdog reset occurred]
      B_0x1: [1, Window watchdog reset occurred]
    LPWRRSTF:
      B_0x0: [0, No illegal low-power mode reset occurred]
      B_0x1: [1, Illegal low-power mode reset occurred]
  RCC_SECCFGR:
    HSISEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    HSESEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    MSISEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    LSISEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    LSESEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    SYSCLKSEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    PRESCSEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    PLL1SEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    PLL2SEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    PLL3SEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    ICLKSEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    HSI48SEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    RMVFSEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
  RCC_PRIVCFGR:
    SPRIV:
      B_0x0: [0, Read and write to RCC secure functions can be done by privileged or unprivileged access.]
      B_0x1: [1, Read and write to RCC secure functions can be done by privileged access only.]
    NSPRIV:
      B_0x0: [0, Read and write to RCC non-secure functions can be done by privileged or unprivileged access.]
      B_0x1: [1, Read and write to RCC non-secure functions can be done by privileged access only.]
GPDMA1:
  GPDMA_C0FCR:
    TCF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TCF flag cleared]
    HTF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding HTF flag cleared]
    DTEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding DTEF flag cleared]
    ULEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding ULEF flag cleared]
    USEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding USEF flag cleared]
    SUSPF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding SUSPF flag cleared]
    TOF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TOF flag cleared]
  GPDMA_C0SR:
    IDLEF:
      B_0x0: [0, channel not in idle state]
      B_0x1: [1, channel in idle state]
    TCF:
      B_0x0: [0, no transfer complete event]
      B_0x1: [1, a transfer complete event occurred]
    HTF:
      B_0x0: [0, no half transfer event]
      B_0x1: [1, an half transfer event occurred]
    DTEF:
      B_0x0: [0, no data transfer error event]
      B_0x1: [1, a master bus error event occurred on a data transfer]
    ULEF:
      B_0x0: [0, no update link transfer error event]
      B_0x1: [1, a master bus error event occurred while updating a linked-list register from memory]
    USEF:
      B_0x0: [0, no user setting error event]
      B_0x1: [1, a user setting error event occurred]
    SUSPF:
      B_0x0: [0, no completed suspension event]
      B_0x1: [1, a completed suspension event occurred]
    TOF:
      B_0x0: [0, no trigger overrun event]
      B_0x1: [1, a trigger overrun event occurred]
  GPDMA_C0CR:
    EN:
      B_0x0: [0, "write: ignored, read: channel disabled"]
      B_0x1: [1, "write: enable channel, read: channel enabled"]
    RESET:
      B_0x0: [0, no channel reset]
      B_0x1: [1, channel reset]
    SUSP:
      B_0x0: [0, "write: resume channel, read: channel not suspended"]
      B_0x1: [1, "write: suspend channel, read: channel suspended."]
    TCIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    HTIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    DTEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    ULEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    USEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    SUSPIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    TOIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    LSM:
      B_0x0: [0, "channel executed for the full linked-list and completed at the end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then GPDMA_CxBR1.BNDT[15:0] = 0 and GPDMA_CxBR1.BRC[10:0] = 0 if present."]
      B_0x1: [1, channel executed once for the current LLI]
    LAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    PRIO:
      B_0x0: [0, "low priority, low weight"]
      B_0x1: [1, "low priority, mid weight"]
      B_0x2: [2, "low priority, high weight"]
      B_0x3: [3, high priority]
  GPDMA_C0TR1:
    SDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    SINC:
      B_0x0: [0, fixed burst]
      B_0x1: [1, contiguously incremented burst]
    PAM:
      B_0x0: [0, "source data is transferred as right aligned, left-truncated down to the destination data width"]
      B_0x1: [1, "source data is transferred as left-aligned, right-truncated down to the destination data width"]
    SBX:
      B_0x0: [0, no byte-based exchange within the unaligned half-word of each source word]
      B_0x1: [1, the two consecutive bytes within the unaligned half-word of each source word are exchanged.]
    SAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    SSEC:
      B_0x0: [0, GPDMA transfer non-secure]
      B_0x1: [1, GPDMA transfer secure]
    DDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    DINC:
      B_0x0: [0, fixed burst]
      B_0x1: [1, contiguously incremented burst]
    DBX:
      B_0x0: [0, no byte-based exchange within half-word]
      B_0x1: [1, the two consecutive (post PAM) bytes are exchanged in each destination half-word.]
    DHX:
      B_0x0: [0, no halfword-based exchanged within word]
      B_0x1: [1, the two consecutive (post PAM) half-words are exchanged in each destination word.]
    DAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    DSEC:
      B_0x0: [0, GPDMA transfer non-secure]
      B_0x1: [1, GPDMA transfer secure]
  GPDMA_C0TR2:
    SWREQ:
      B_0x0: [0, "no software request. The selected hardware request REQSEL[6:0] is taken into account."]
      B_0x1: [1, "software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[6:0] is ignored."]
    DREQ:
      B_0x0: [0, selected hardware request driven by a source peripheral (request signal taken into account by the GPDMA transfer scheduler over the source/read port)]
      B_0x1: [1, selected hardware request driven by a destination peripheral (request signal taken into account by the GPDMA transfer scheduler over the destination/write port)]
    BREQ:
      B_0x0: [0, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a burst level.]
      B_0x1: [1, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see ).]
    TRIGM:
      B_0x0: [0, "at block level: the first burst read of each block transfer is conditioned by one hit trigger (channel x = 12 to 15, for each block if a 2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] ≠ 0)."]
      B_0x1: [1, "channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level, the"]
      B_0x2: [2, "at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned."]
      B_0x3: [3, "at programmed burst level: If SWREQ = 1, each programmed burst read is conditioned   by one hit trigger. If SWREQ = 0, each programmed burst that is requested by the selected peripheral, is conditioned by one hit trigger."]
    TRIGPOL:
      B_0x0: [0, no trigger (masked trigger event)]
      B_0x1: [1, trigger on the rising edge]
      B_0x2: [2, trigger on the falling edge]
      B_0x3: [3, same as 00]
    TCEM:
      B_0x0: [0, "at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half)   transfer event is generated at the (respectively half of the) end of a block."]
      B_0x1: [1, "channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] =  0), the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block."]
      B_0x2: [2, "at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer or a 2D/repeated block transfer for channel x = 12 to 15), if any data transfer."]
      B_0x3: [3, "at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the channel transfer is continuous/infinite, no event is generated."]
  GPDMA_C0LLR:
    ULL:
      B_0x0: [0, no GPDMA_CxLLR update]
      B_0x1: [1, GPDMA_CxLLR update]
    UDA:
      B_0x0: [0, no GPDMA_CxDAR update]
      B_0x1: [1, GPDMA_CxDAR update]
    USA:
      B_0x0: [0, no GPDMA_CxSAR update]
      B_0x1: [1, GPDMA_CxSAR update]
    UB1:
      B_0x0: [0, "no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0] restored if any link transfer)"]
      B_0x1: [1, GPDMA_CxBR1 update]
    UT2:
      B_0x0: [0, no GPDMA_CxTR2 update]
      B_0x1: [1, GPDMA_CxTR2 update]
    UT1:
      B_0x0: [0, no GPDMA_CxTR1 update]
      B_0x1: [1, GPDMA_CxTR1 update]
  GPDMA_C1FCR:
    TCF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TCF flag cleared]
    HTF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding HTF flag cleared]
    DTEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding DTEF flag cleared]
    ULEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding ULEF flag cleared]
    USEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding USEF flag cleared]
    SUSPF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding SUSPF flag cleared]
    TOF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TOF flag cleared]
  GPDMA_C1SR:
    IDLEF:
      B_0x0: [0, channel not in idle state]
      B_0x1: [1, channel in idle state]
    TCF:
      B_0x0: [0, no transfer complete event]
      B_0x1: [1, a transfer complete event occurred]
    HTF:
      B_0x0: [0, no half transfer event]
      B_0x1: [1, an half transfer event occurred]
    DTEF:
      B_0x0: [0, no data transfer error event]
      B_0x1: [1, a master bus error event occurred on a data transfer]
    ULEF:
      B_0x0: [0, no update link transfer error event]
      B_0x1: [1, a master bus error event occurred while updating a linked-list register from memory]
    USEF:
      B_0x0: [0, no user setting error event]
      B_0x1: [1, a user setting error event occurred]
    SUSPF:
      B_0x0: [0, no completed suspension event]
      B_0x1: [1, a completed suspension event occurred]
    TOF:
      B_0x0: [0, no trigger overrun event]
      B_0x1: [1, a trigger overrun event occurred]
  GPDMA_C1CR:
    EN:
      B_0x0: [0, "write: ignored, read: channel disabled"]
      B_0x1: [1, "write: enable channel, read: channel enabled"]
    RESET:
      B_0x0: [0, no channel reset]
      B_0x1: [1, channel reset]
    SUSP:
      B_0x0: [0, "write: resume channel, read: channel not suspended"]
      B_0x1: [1, "write: suspend channel, read: channel suspended."]
    TCIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    HTIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    DTEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    ULEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    USEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    SUSPIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    TOIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    LSM:
      B_0x0: [0, "channel executed for the full linked-list and completed at the end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then GPDMA_CxBR1.BNDT[15:0] = 0 and GPDMA_CxBR1.BRC[10:0] = 0 if present."]
      B_0x1: [1, channel executed once for the current LLI]
    LAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    PRIO:
      B_0x0: [0, "low priority, low weight"]
      B_0x1: [1, "low priority, mid weight"]
      B_0x2: [2, "low priority, high weight"]
      B_0x3: [3, high priority]
  GPDMA_C1TR1:
    SDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    SINC:
      B_0x0: [0, fixed burst]
      B_0x1: [1, contiguously incremented burst]
    PAM:
      B_0x0: [0, "source data is transferred as right aligned, left-truncated down to the destination data width"]
      B_0x1: [1, "source data is transferred as left-aligned, right-truncated down to the destination data width"]
    SBX:
      B_0x0: [0, no byte-based exchange within the unaligned half-word of each source word]
      B_0x1: [1, the two consecutive bytes within the unaligned half-word of each source word are exchanged.]
    SAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    SSEC:
      B_0x0: [0, GPDMA transfer non-secure]
      B_0x1: [1, GPDMA transfer secure]
    DDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    DINC:
      B_0x0: [0, fixed burst]
      B_0x1: [1, contiguously incremented burst]
    DBX:
      B_0x0: [0, no byte-based exchange within half-word]
      B_0x1: [1, the two consecutive (post PAM) bytes are exchanged in each destination half-word.]
    DHX:
      B_0x0: [0, no halfword-based exchanged within word]
      B_0x1: [1, the two consecutive (post PAM) half-words are exchanged in each destination word.]
    DAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    DSEC:
      B_0x0: [0, GPDMA transfer non-secure]
      B_0x1: [1, GPDMA transfer secure]
  GPDMA_C1TR2:
    SWREQ:
      B_0x0: [0, "no software request. The selected hardware request REQSEL[6:0] is taken into account."]
      B_0x1: [1, "software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[6:0] is ignored."]
    DREQ:
      B_0x0: [0, selected hardware request driven by a source peripheral (request signal taken into account by the GPDMA transfer scheduler over the source/read port)]
      B_0x1: [1, selected hardware request driven by a destination peripheral (request signal taken into account by the GPDMA transfer scheduler over the destination/write port)]
    BREQ:
      B_0x0: [0, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a burst level.]
      B_0x1: [1, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see ).]
    TRIGM:
      B_0x0: [0, "at block level: the first burst read of each block transfer is conditioned by one hit trigger (channel x = 12 to 15, for each block if a 2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] ≠ 0)."]
      B_0x1: [1, "channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level, the"]
      B_0x2: [2, "at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned."]
      B_0x3: [3, "at programmed burst level: If SWREQ = 1, each programmed burst read is conditioned   by one hit trigger. If SWREQ = 0, each programmed burst that is requested by the selected peripheral, is conditioned by one hit trigger."]
    TRIGPOL:
      B_0x0: [0, no trigger (masked trigger event)]
      B_0x1: [1, trigger on the rising edge]
      B_0x2: [2, trigger on the falling edge]
      B_0x3: [3, same as 00]
    TCEM:
      B_0x0: [0, "at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half)   transfer event is generated at the (respectively half of the) end of a block."]
      B_0x1: [1, "channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] =  0), the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block."]
      B_0x2: [2, "at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer or a 2D/repeated block transfer for channel x = 12 to 15), if any data transfer."]
      B_0x3: [3, "at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the channel transfer is continuous/infinite, no event is generated."]
  GPDMA_C1LLR:
    ULL:
      B_0x0: [0, no GPDMA_CxLLR update]
      B_0x1: [1, GPDMA_CxLLR update]
    UDA:
      B_0x0: [0, no GPDMA_CxDAR update]
      B_0x1: [1, GPDMA_CxDAR update]
    USA:
      B_0x0: [0, no GPDMA_CxSAR update]
      B_0x1: [1, GPDMA_CxSAR update]
    UB1:
      B_0x0: [0, "no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0] restored if any link transfer)"]
      B_0x1: [1, GPDMA_CxBR1 update]
    UT2:
      B_0x0: [0, no GPDMA_CxTR2 update]
      B_0x1: [1, GPDMA_CxTR2 update]
    UT1:
      B_0x0: [0, no GPDMA_CxTR1 update]
      B_0x1: [1, GPDMA_CxTR1 update]
  GPDMA_C2FCR:
    TCF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TCF flag cleared]
    HTF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding HTF flag cleared]
    DTEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding DTEF flag cleared]
    ULEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding ULEF flag cleared]
    USEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding USEF flag cleared]
    SUSPF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding SUSPF flag cleared]
    TOF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TOF flag cleared]
  GPDMA_C2SR:
    IDLEF:
      B_0x0: [0, channel not in idle state]
      B_0x1: [1, channel in idle state]
    TCF:
      B_0x0: [0, no transfer complete event]
      B_0x1: [1, a transfer complete event occurred]
    HTF:
      B_0x0: [0, no half transfer event]
      B_0x1: [1, an half transfer event occurred]
    DTEF:
      B_0x0: [0, no data transfer error event]
      B_0x1: [1, a master bus error event occurred on a data transfer]
    ULEF:
      B_0x0: [0, no update link transfer error event]
      B_0x1: [1, a master bus error event occurred while updating a linked-list register from memory]
    USEF:
      B_0x0: [0, no user setting error event]
      B_0x1: [1, a user setting error event occurred]
    SUSPF:
      B_0x0: [0, no completed suspension event]
      B_0x1: [1, a completed suspension event occurred]
    TOF:
      B_0x0: [0, no trigger overrun event]
      B_0x1: [1, a trigger overrun event occurred]
  GPDMA_C2CR:
    EN:
      B_0x0: [0, "write: ignored, read: channel disabled"]
      B_0x1: [1, "write: enable channel, read: channel enabled"]
    RESET:
      B_0x0: [0, no channel reset]
      B_0x1: [1, channel reset]
    SUSP:
      B_0x0: [0, "write: resume channel, read: channel not suspended"]
      B_0x1: [1, "write: suspend channel, read: channel suspended."]
    TCIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    HTIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    DTEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    ULEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    USEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    SUSPIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    TOIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    LSM:
      B_0x0: [0, "channel executed for the full linked-list and completed at the end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then GPDMA_CxBR1.BNDT[15:0] = 0 and GPDMA_CxBR1.BRC[10:0] = 0 if present."]
      B_0x1: [1, channel executed once for the current LLI]
    LAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    PRIO:
      B_0x0: [0, "low priority, low weight"]
      B_0x1: [1, "low priority, mid weight"]
      B_0x2: [2, "low priority, high weight"]
      B_0x3: [3, high priority]
  GPDMA_C2TR1:
    SDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    SINC:
      B_0x0: [0, fixed burst]
      B_0x1: [1, contiguously incremented burst]
    PAM:
      B_0x0: [0, "source data is transferred as right aligned, left-truncated down to the destination data width"]
      B_0x1: [1, "source data is transferred as left-aligned, right-truncated down to the destination data width"]
    SBX:
      B_0x0: [0, no byte-based exchange within the unaligned half-word of each source word]
      B_0x1: [1, the two consecutive bytes within the unaligned half-word of each source word are exchanged.]
    SAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    SSEC:
      B_0x0: [0, GPDMA transfer non-secure]
      B_0x1: [1, GPDMA transfer secure]
    DDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    DINC:
      B_0x0: [0, fixed burst]
      B_0x1: [1, contiguously incremented burst]
    DBX:
      B_0x0: [0, no byte-based exchange within half-word]
      B_0x1: [1, the two consecutive (post PAM) bytes are exchanged in each destination half-word.]
    DHX:
      B_0x0: [0, no halfword-based exchanged within word]
      B_0x1: [1, the two consecutive (post PAM) half-words are exchanged in each destination word.]
    DAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    DSEC:
      B_0x0: [0, GPDMA transfer non-secure]
      B_0x1: [1, GPDMA transfer secure]
  GPDMA_C2TR2:
    SWREQ:
      B_0x0: [0, "no software request. The selected hardware request REQSEL[6:0] is taken into account."]
      B_0x1: [1, "software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[6:0] is ignored."]
    DREQ:
      B_0x0: [0, selected hardware request driven by a source peripheral (request signal taken into account by the GPDMA transfer scheduler over the source/read port)]
      B_0x1: [1, selected hardware request driven by a destination peripheral (request signal taken into account by the GPDMA transfer scheduler over the destination/write port)]
    BREQ:
      B_0x0: [0, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a burst level.]
      B_0x1: [1, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see ).]
    TRIGM:
      B_0x0: [0, "at block level: the first burst read of each block transfer is conditioned by one hit trigger (channel x = 12 to 15, for each block if a 2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] ≠ 0)."]
      B_0x1: [1, "channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level, the"]
      B_0x2: [2, "at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned."]
      B_0x3: [3, "at programmed burst level: If SWREQ = 1, each programmed burst read is conditioned   by one hit trigger. If SWREQ = 0, each programmed burst that is requested by the selected peripheral, is conditioned by one hit trigger."]
    TRIGPOL:
      B_0x0: [0, no trigger (masked trigger event)]
      B_0x1: [1, trigger on the rising edge]
      B_0x2: [2, trigger on the falling edge]
      B_0x3: [3, same as 00]
    TCEM:
      B_0x0: [0, "at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half)   transfer event is generated at the (respectively half of the) end of a block."]
      B_0x1: [1, "channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] =  0), the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block."]
      B_0x2: [2, "at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer or a 2D/repeated block transfer for channel x = 12 to 15), if any data transfer."]
      B_0x3: [3, "at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the channel transfer is continuous/infinite, no event is generated."]
  GPDMA_C2LLR:
    ULL:
      B_0x0: [0, no GPDMA_CxLLR update]
      B_0x1: [1, GPDMA_CxLLR update]
    UDA:
      B_0x0: [0, no GPDMA_CxDAR update]
      B_0x1: [1, GPDMA_CxDAR update]
    USA:
      B_0x0: [0, no GPDMA_CxSAR update]
      B_0x1: [1, GPDMA_CxSAR update]
    UB1:
      B_0x0: [0, "no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0] restored if any link transfer)"]
      B_0x1: [1, GPDMA_CxBR1 update]
    UT2:
      B_0x0: [0, no GPDMA_CxTR2 update]
      B_0x1: [1, GPDMA_CxTR2 update]
    UT1:
      B_0x0: [0, no GPDMA_CxTR1 update]
      B_0x1: [1, GPDMA_CxTR1 update]
  GPDMA_C3FCR:
    TCF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TCF flag cleared]
    HTF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding HTF flag cleared]
    DTEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding DTEF flag cleared]
    ULEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding ULEF flag cleared]
    USEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding USEF flag cleared]
    SUSPF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding SUSPF flag cleared]
    TOF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TOF flag cleared]
  GPDMA_C3SR:
    IDLEF:
      B_0x0: [0, channel not in idle state]
      B_0x1: [1, channel in idle state]
    TCF:
      B_0x0: [0, no transfer complete event]
      B_0x1: [1, a transfer complete event occurred]
    HTF:
      B_0x0: [0, no half transfer event]
      B_0x1: [1, an half transfer event occurred]
    DTEF:
      B_0x0: [0, no data transfer error event]
      B_0x1: [1, a master bus error event occurred on a data transfer]
    ULEF:
      B_0x0: [0, no update link transfer error event]
      B_0x1: [1, a master bus error event occurred while updating a linked-list register from memory]
    USEF:
      B_0x0: [0, no user setting error event]
      B_0x1: [1, a user setting error event occurred]
    SUSPF:
      B_0x0: [0, no completed suspension event]
      B_0x1: [1, a completed suspension event occurred]
    TOF:
      B_0x0: [0, no trigger overrun event]
      B_0x1: [1, a trigger overrun event occurred]
  GPDMA_C3CR:
    EN:
      B_0x0: [0, "write: ignored, read: channel disabled"]
      B_0x1: [1, "write: enable channel, read: channel enabled"]
    RESET:
      B_0x0: [0, no channel reset]
      B_0x1: [1, channel reset]
    SUSP:
      B_0x0: [0, "write: resume channel, read: channel not suspended"]
      B_0x1: [1, "write: suspend channel, read: channel suspended."]
    TCIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    HTIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    DTEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    ULEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    USEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    SUSPIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    TOIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    LSM:
      B_0x0: [0, "channel executed for the full linked-list and completed at the end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then GPDMA_CxBR1.BNDT[15:0] = 0 and GPDMA_CxBR1.BRC[10:0] = 0 if present."]
      B_0x1: [1, channel executed once for the current LLI]
    LAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    PRIO:
      B_0x0: [0, "low priority, low weight"]
      B_0x1: [1, "low priority, mid weight"]
      B_0x2: [2, "low priority, high weight"]
      B_0x3: [3, high priority]
  GPDMA_C3TR1:
    SDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    SINC:
      B_0x0: [0, fixed burst]
      B_0x1: [1, contiguously incremented burst]
    PAM:
      B_0x0: [0, "source data is transferred as right aligned, left-truncated down to the destination data width"]
      B_0x1: [1, "source data is transferred as left-aligned, right-truncated down to the destination data width"]
    SBX:
      B_0x0: [0, no byte-based exchange within the unaligned half-word of each source word]
      B_0x1: [1, the two consecutive bytes within the unaligned half-word of each source word are exchanged.]
    SAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    SSEC:
      B_0x0: [0, GPDMA transfer non-secure]
      B_0x1: [1, GPDMA transfer secure]
    DDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    DINC:
      B_0x0: [0, fixed burst]
      B_0x1: [1, contiguously incremented burst]
    DBX:
      B_0x0: [0, no byte-based exchange within half-word]
      B_0x1: [1, the two consecutive (post PAM) bytes are exchanged in each destination half-word.]
    DHX:
      B_0x0: [0, no halfword-based exchanged within word]
      B_0x1: [1, the two consecutive (post PAM) half-words are exchanged in each destination word.]
    DAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    DSEC:
      B_0x0: [0, GPDMA transfer non-secure]
      B_0x1: [1, GPDMA transfer secure]
  GPDMA_C3TR2:
    SWREQ:
      B_0x0: [0, "no software request. The selected hardware request REQSEL[6:0] is taken into account."]
      B_0x1: [1, "software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[6:0] is ignored."]
    DREQ:
      B_0x0: [0, selected hardware request driven by a source peripheral (request signal taken into account by the GPDMA transfer scheduler over the source/read port)]
      B_0x1: [1, selected hardware request driven by a destination peripheral (request signal taken into account by the GPDMA transfer scheduler over the destination/write port)]
    BREQ:
      B_0x0: [0, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a burst level.]
      B_0x1: [1, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see ).]
    TRIGM:
      B_0x0: [0, "at block level: the first burst read of each block transfer is conditioned by one hit trigger (channel x = 12 to 15, for each block if a 2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] ≠ 0)."]
      B_0x1: [1, "channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level, the"]
      B_0x2: [2, "at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned."]
      B_0x3: [3, "at programmed burst level: If SWREQ = 1, each programmed burst read is conditioned   by one hit trigger. If SWREQ = 0, each programmed burst that is requested by the selected peripheral, is conditioned by one hit trigger."]
    TRIGPOL:
      B_0x0: [0, no trigger (masked trigger event)]
      B_0x1: [1, trigger on the rising edge]
      B_0x2: [2, trigger on the falling edge]
      B_0x3: [3, same as 00]
    TCEM:
      B_0x0: [0, "at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half)   transfer event is generated at the (respectively half of the) end of a block."]
      B_0x1: [1, "channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] =  0), the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block."]
      B_0x2: [2, "at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer or a 2D/repeated block transfer for channel x = 12 to 15), if any data transfer."]
      B_0x3: [3, "at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the channel transfer is continuous/infinite, no event is generated."]
  GPDMA_C3LLR:
    ULL:
      B_0x0: [0, no GPDMA_CxLLR update]
      B_0x1: [1, GPDMA_CxLLR update]
    UDA:
      B_0x0: [0, no GPDMA_CxDAR update]
      B_0x1: [1, GPDMA_CxDAR update]
    USA:
      B_0x0: [0, no GPDMA_CxSAR update]
      B_0x1: [1, GPDMA_CxSAR update]
    UB1:
      B_0x0: [0, "no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0] restored if any link transfer)"]
      B_0x1: [1, GPDMA_CxBR1 update]
    UT2:
      B_0x0: [0, no GPDMA_CxTR2 update]
      B_0x1: [1, GPDMA_CxTR2 update]
    UT1:
      B_0x0: [0, no GPDMA_CxTR1 update]
      B_0x1: [1, GPDMA_CxTR1 update]
  GPDMA_C4FCR:
    TCF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TCF flag cleared]
    HTF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding HTF flag cleared]
    DTEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding DTEF flag cleared]
    ULEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding ULEF flag cleared]
    USEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding USEF flag cleared]
    SUSPF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding SUSPF flag cleared]
    TOF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TOF flag cleared]
  GPDMA_C4SR:
    IDLEF:
      B_0x0: [0, channel not in idle state]
      B_0x1: [1, channel in idle state]
    TCF:
      B_0x0: [0, no transfer complete event]
      B_0x1: [1, a transfer complete event occurred]
    HTF:
      B_0x0: [0, no half transfer event]
      B_0x1: [1, an half transfer event occurred]
    DTEF:
      B_0x0: [0, no data transfer error event]
      B_0x1: [1, a master bus error event occurred on a data transfer]
    ULEF:
      B_0x0: [0, no update link transfer error event]
      B_0x1: [1, a master bus error event occurred while updating a linked-list register from memory]
    USEF:
      B_0x0: [0, no user setting error event]
      B_0x1: [1, a user setting error event occurred]
    SUSPF:
      B_0x0: [0, no completed suspension event]
      B_0x1: [1, a completed suspension event occurred]
    TOF:
      B_0x0: [0, no trigger overrun event]
      B_0x1: [1, a trigger overrun event occurred]
  GPDMA_C4CR:
    EN:
      B_0x0: [0, "write: ignored, read: channel disabled"]
      B_0x1: [1, "write: enable channel, read: channel enabled"]
    RESET:
      B_0x0: [0, no channel reset]
      B_0x1: [1, channel reset]
    SUSP:
      B_0x0: [0, "write: resume channel, read: channel not suspended"]
      B_0x1: [1, "write: suspend channel, read: channel suspended."]
    TCIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    HTIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    DTEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    ULEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    USEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    SUSPIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    TOIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    LSM:
      B_0x0: [0, "channel executed for the full linked-list and completed at the end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then GPDMA_CxBR1.BNDT[15:0] = 0 and GPDMA_CxBR1.BRC[10:0] = 0 if present."]
      B_0x1: [1, channel executed once for the current LLI]
    LAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    PRIO:
      B_0x0: [0, "low priority, low weight"]
      B_0x1: [1, "low priority, mid weight"]
      B_0x2: [2, "low priority, high weight"]
      B_0x3: [3, high priority]
  GPDMA_C4TR1:
    SDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    SINC:
      B_0x0: [0, fixed burst]
      B_0x1: [1, contiguously incremented burst]
    PAM:
      B_0x0: [0, "source data is transferred as right aligned, left-truncated down to the destination data width"]
      B_0x1: [1, "source data is transferred as left-aligned, right-truncated down to the destination data width"]
    SBX:
      B_0x0: [0, no byte-based exchange within the unaligned half-word of each source word]
      B_0x1: [1, the two consecutive bytes within the unaligned half-word of each source word are exchanged.]
    SAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    SSEC:
      B_0x0: [0, GPDMA transfer non-secure]
      B_0x1: [1, GPDMA transfer secure]
    DDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    DINC:
      B_0x0: [0, fixed burst]
      B_0x1: [1, contiguously incremented burst]
    DBX:
      B_0x0: [0, no byte-based exchange within half-word]
      B_0x1: [1, the two consecutive (post PAM) bytes are exchanged in each destination half-word.]
    DHX:
      B_0x0: [0, no halfword-based exchanged within word]
      B_0x1: [1, the two consecutive (post PAM) half-words are exchanged in each destination word.]
    DAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    DSEC:
      B_0x0: [0, GPDMA transfer non-secure]
      B_0x1: [1, GPDMA transfer secure]
  GPDMA_C4TR2:
    SWREQ:
      B_0x0: [0, "no software request. The selected hardware request REQSEL[6:0] is taken into account."]
      B_0x1: [1, "software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[6:0] is ignored."]
    DREQ:
      B_0x0: [0, selected hardware request driven by a source peripheral (request signal taken into account by the GPDMA transfer scheduler over the source/read port)]
      B_0x1: [1, selected hardware request driven by a destination peripheral (request signal taken into account by the GPDMA transfer scheduler over the destination/write port)]
    BREQ:
      B_0x0: [0, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a burst level.]
      B_0x1: [1, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see ).]
    TRIGM:
      B_0x0: [0, "at block level: the first burst read of each block transfer is conditioned by one hit trigger (channel x = 12 to 15, for each block if a 2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] ≠ 0)."]
      B_0x1: [1, "channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level, the"]
      B_0x2: [2, "at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned."]
      B_0x3: [3, "at programmed burst level: If SWREQ = 1, each programmed burst read is conditioned   by one hit trigger. If SWREQ = 0, each programmed burst that is requested by the selected peripheral, is conditioned by one hit trigger."]
    TRIGPOL:
      B_0x0: [0, no trigger (masked trigger event)]
      B_0x1: [1, trigger on the rising edge]
      B_0x2: [2, trigger on the falling edge]
      B_0x3: [3, same as 00]
    TCEM:
      B_0x0: [0, "at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half)   transfer event is generated at the (respectively half of the) end of a block."]
      B_0x1: [1, "channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] =  0), the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block."]
      B_0x2: [2, "at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer or a 2D/repeated block transfer for channel x = 12 to 15), if any data transfer."]
      B_0x3: [3, "at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the channel transfer is continuous/infinite, no event is generated."]
  GPDMA_C4LLR:
    ULL:
      B_0x0: [0, no GPDMA_CxLLR update]
      B_0x1: [1, GPDMA_CxLLR update]
    UDA:
      B_0x0: [0, no GPDMA_CxDAR update]
      B_0x1: [1, GPDMA_CxDAR update]
    USA:
      B_0x0: [0, no GPDMA_CxSAR update]
      B_0x1: [1, GPDMA_CxSAR update]
    UB1:
      B_0x0: [0, "no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0] restored if any link transfer)"]
      B_0x1: [1, GPDMA_CxBR1 update]
    UT2:
      B_0x0: [0, no GPDMA_CxTR2 update]
      B_0x1: [1, GPDMA_CxTR2 update]
    UT1:
      B_0x0: [0, no GPDMA_CxTR1 update]
      B_0x1: [1, GPDMA_CxTR1 update]
  GPDMA_C5FCR:
    TCF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TCF flag cleared]
    HTF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding HTF flag cleared]
    DTEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding DTEF flag cleared]
    ULEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding ULEF flag cleared]
    USEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding USEF flag cleared]
    SUSPF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding SUSPF flag cleared]
    TOF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TOF flag cleared]
  GPDMA_C5SR:
    IDLEF:
      B_0x0: [0, channel not in idle state]
      B_0x1: [1, channel in idle state]
    TCF:
      B_0x0: [0, no transfer complete event]
      B_0x1: [1, a transfer complete event occurred]
    HTF:
      B_0x0: [0, no half transfer event]
      B_0x1: [1, an half transfer event occurred]
    DTEF:
      B_0x0: [0, no data transfer error event]
      B_0x1: [1, a master bus error event occurred on a data transfer]
    ULEF:
      B_0x0: [0, no update link transfer error event]
      B_0x1: [1, a master bus error event occurred while updating a linked-list register from memory]
    USEF:
      B_0x0: [0, no user setting error event]
      B_0x1: [1, a user setting error event occurred]
    SUSPF:
      B_0x0: [0, no completed suspension event]
      B_0x1: [1, a completed suspension event occurred]
    TOF:
      B_0x0: [0, no trigger overrun event]
      B_0x1: [1, a trigger overrun event occurred]
  GPDMA_C5CR:
    EN:
      B_0x0: [0, "write: ignored, read: channel disabled"]
      B_0x1: [1, "write: enable channel, read: channel enabled"]
    RESET:
      B_0x0: [0, no channel reset]
      B_0x1: [1, channel reset]
    SUSP:
      B_0x0: [0, "write: resume channel, read: channel not suspended"]
      B_0x1: [1, "write: suspend channel, read: channel suspended."]
    TCIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    HTIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    DTEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    ULEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    USEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    SUSPIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    TOIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    LSM:
      B_0x0: [0, "channel executed for the full linked-list and completed at the end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then GPDMA_CxBR1.BNDT[15:0] = 0 and GPDMA_CxBR1.BRC[10:0] = 0 if present."]
      B_0x1: [1, channel executed once for the current LLI]
    LAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    PRIO:
      B_0x0: [0, "low priority, low weight"]
      B_0x1: [1, "low priority, mid weight"]
      B_0x2: [2, "low priority, high weight"]
      B_0x3: [3, high priority]
  GPDMA_C5TR1:
    SDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    SINC:
      B_0x0: [0, fixed burst]
      B_0x1: [1, contiguously incremented burst]
    PAM:
      B_0x0: [0, "source data is transferred as right aligned, left-truncated down to the destination data width"]
      B_0x1: [1, "source data is transferred as left-aligned, right-truncated down to the destination data width"]
    SBX:
      B_0x0: [0, no byte-based exchange within the unaligned half-word of each source word]
      B_0x1: [1, the two consecutive bytes within the unaligned half-word of each source word are exchanged.]
    SAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    SSEC:
      B_0x0: [0, GPDMA transfer non-secure]
      B_0x1: [1, GPDMA transfer secure]
    DDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    DINC:
      B_0x0: [0, fixed burst]
      B_0x1: [1, contiguously incremented burst]
    DBX:
      B_0x0: [0, no byte-based exchange within half-word]
      B_0x1: [1, the two consecutive (post PAM) bytes are exchanged in each destination half-word.]
    DHX:
      B_0x0: [0, no halfword-based exchanged within word]
      B_0x1: [1, the two consecutive (post PAM) half-words are exchanged in each destination word.]
    DAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    DSEC:
      B_0x0: [0, GPDMA transfer non-secure]
      B_0x1: [1, GPDMA transfer secure]
  GPDMA_C5TR2:
    SWREQ:
      B_0x0: [0, "no software request. The selected hardware request REQSEL[6:0] is taken into account."]
      B_0x1: [1, "software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[6:0] is ignored."]
    DREQ:
      B_0x0: [0, selected hardware request driven by a source peripheral (request signal taken into account by the GPDMA transfer scheduler over the source/read port)]
      B_0x1: [1, selected hardware request driven by a destination peripheral (request signal taken into account by the GPDMA transfer scheduler over the destination/write port)]
    BREQ:
      B_0x0: [0, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a burst level.]
      B_0x1: [1, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see ).]
    TRIGM:
      B_0x0: [0, "at block level: the first burst read of each block transfer is conditioned by one hit trigger (channel x = 12 to 15, for each block if a 2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] ≠ 0)."]
      B_0x1: [1, "channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level, the"]
      B_0x2: [2, "at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned."]
      B_0x3: [3, "at programmed burst level: If SWREQ = 1, each programmed burst read is conditioned   by one hit trigger. If SWREQ = 0, each programmed burst that is requested by the selected peripheral, is conditioned by one hit trigger."]
    TRIGPOL:
      B_0x0: [0, no trigger (masked trigger event)]
      B_0x1: [1, trigger on the rising edge]
      B_0x2: [2, trigger on the falling edge]
      B_0x3: [3, same as 00]
    TCEM:
      B_0x0: [0, "at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half)   transfer event is generated at the (respectively half of the) end of a block."]
      B_0x1: [1, "channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] =  0), the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block."]
      B_0x2: [2, "at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer or a 2D/repeated block transfer for channel x = 12 to 15), if any data transfer."]
      B_0x3: [3, "at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the channel transfer is continuous/infinite, no event is generated."]
  GPDMA_C5LLR:
    ULL:
      B_0x0: [0, no GPDMA_CxLLR update]
      B_0x1: [1, GPDMA_CxLLR update]
    UDA:
      B_0x0: [0, no GPDMA_CxDAR update]
      B_0x1: [1, GPDMA_CxDAR update]
    USA:
      B_0x0: [0, no GPDMA_CxSAR update]
      B_0x1: [1, GPDMA_CxSAR update]
    UB1:
      B_0x0: [0, "no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0] restored if any link transfer)"]
      B_0x1: [1, GPDMA_CxBR1 update]
    UT2:
      B_0x0: [0, no GPDMA_CxTR2 update]
      B_0x1: [1, GPDMA_CxTR2 update]
    UT1:
      B_0x0: [0, no GPDMA_CxTR1 update]
      B_0x1: [1, GPDMA_CxTR1 update]
  GPDMA_C6FCR:
    TCF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TCF flag cleared]
    HTF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding HTF flag cleared]
    DTEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding DTEF flag cleared]
    ULEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding ULEF flag cleared]
    USEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding USEF flag cleared]
    SUSPF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding SUSPF flag cleared]
    TOF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TOF flag cleared]
  GPDMA_C6SR:
    IDLEF:
      B_0x0: [0, channel not in idle state]
      B_0x1: [1, channel in idle state]
    TCF:
      B_0x0: [0, no transfer complete event]
      B_0x1: [1, a transfer complete event occurred]
    HTF:
      B_0x0: [0, no half transfer event]
      B_0x1: [1, an half transfer event occurred]
    DTEF:
      B_0x0: [0, no data transfer error event]
      B_0x1: [1, a master bus error event occurred on a data transfer]
    ULEF:
      B_0x0: [0, no update link transfer error event]
      B_0x1: [1, a master bus error event occurred while updating a linked-list register from memory]
    USEF:
      B_0x0: [0, no user setting error event]
      B_0x1: [1, a user setting error event occurred]
    SUSPF:
      B_0x0: [0, no completed suspension event]
      B_0x1: [1, a completed suspension event occurred]
    TOF:
      B_0x0: [0, no trigger overrun event]
      B_0x1: [1, a trigger overrun event occurred]
  GPDMA_C6CR:
    EN:
      B_0x0: [0, "write: ignored, read: channel disabled"]
      B_0x1: [1, "write: enable channel, read: channel enabled"]
    RESET:
      B_0x0: [0, no channel reset]
      B_0x1: [1, channel reset]
    SUSP:
      B_0x0: [0, "write: resume channel, read: channel not suspended"]
      B_0x1: [1, "write: suspend channel, read: channel suspended."]
    TCIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    HTIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    DTEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    ULEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    USEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    SUSPIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    TOIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    LSM:
      B_0x0: [0, "channel executed for the full linked-list and completed at the end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then GPDMA_CxBR1.BNDT[15:0] = 0 and GPDMA_CxBR1.BRC[10:0] = 0 if present."]
      B_0x1: [1, channel executed once for the current LLI]
    LAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    PRIO:
      B_0x0: [0, "low priority, low weight"]
      B_0x1: [1, "low priority, mid weight"]
      B_0x2: [2, "low priority, high weight"]
      B_0x3: [3, high priority]
  GPDMA_C6TR1:
    SDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    SINC:
      B_0x0: [0, fixed burst]
      B_0x1: [1, contiguously incremented burst]
    PAM:
      B_0x0: [0, "source data is transferred as right aligned, left-truncated down to the destination data width"]
      B_0x1: [1, "source data is transferred as left-aligned, right-truncated down to the destination data width"]
    SBX:
      B_0x0: [0, no byte-based exchange within the unaligned half-word of each source word]
      B_0x1: [1, the two consecutive bytes within the unaligned half-word of each source word are exchanged.]
    SAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    SSEC:
      B_0x0: [0, GPDMA transfer non-secure]
      B_0x1: [1, GPDMA transfer secure]
    DDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    DINC:
      B_0x0: [0, fixed burst]
      B_0x1: [1, contiguously incremented burst]
    DBX:
      B_0x0: [0, no byte-based exchange within half-word]
      B_0x1: [1, the two consecutive (post PAM) bytes are exchanged in each destination half-word.]
    DHX:
      B_0x0: [0, no halfword-based exchanged within word]
      B_0x1: [1, the two consecutive (post PAM) half-words are exchanged in each destination word.]
    DAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    DSEC:
      B_0x0: [0, GPDMA transfer non-secure]
      B_0x1: [1, GPDMA transfer secure]
  GPDMA_C6TR2:
    SWREQ:
      B_0x0: [0, "no software request. The selected hardware request REQSEL[6:0] is taken into account."]
      B_0x1: [1, "software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[6:0] is ignored."]
    DREQ:
      B_0x0: [0, selected hardware request driven by a source peripheral (request signal taken into account by the GPDMA transfer scheduler over the source/read port)]
      B_0x1: [1, selected hardware request driven by a destination peripheral (request signal taken into account by the GPDMA transfer scheduler over the destination/write port)]
    BREQ:
      B_0x0: [0, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a burst level.]
      B_0x1: [1, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see ).]
    TRIGM:
      B_0x0: [0, "at block level: the first burst read of each block transfer is conditioned by one hit trigger (channel x = 12 to 15, for each block if a 2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] ≠ 0)."]
      B_0x1: [1, "channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level, the"]
      B_0x2: [2, "at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned."]
      B_0x3: [3, "at programmed burst level: If SWREQ = 1, each programmed burst read is conditioned   by one hit trigger. If SWREQ = 0, each programmed burst that is requested by the selected peripheral, is conditioned by one hit trigger."]
    TRIGPOL:
      B_0x0: [0, no trigger (masked trigger event)]
      B_0x1: [1, trigger on the rising edge]
      B_0x2: [2, trigger on the falling edge]
      B_0x3: [3, same as 00]
    TCEM:
      B_0x0: [0, "at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half)   transfer event is generated at the (respectively half of the) end of a block."]
      B_0x1: [1, "channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] =  0), the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block."]
      B_0x2: [2, "at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer or a 2D/repeated block transfer for channel x = 12 to 15), if any data transfer."]
      B_0x3: [3, "at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the channel transfer is continuous/infinite, no event is generated."]
  GPDMA_C6LLR:
    ULL:
      B_0x0: [0, no GPDMA_CxLLR update]
      B_0x1: [1, GPDMA_CxLLR update]
    UDA:
      B_0x0: [0, no GPDMA_CxDAR update]
      B_0x1: [1, GPDMA_CxDAR update]
    USA:
      B_0x0: [0, no GPDMA_CxSAR update]
      B_0x1: [1, GPDMA_CxSAR update]
    UB1:
      B_0x0: [0, "no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0] restored if any link transfer)"]
      B_0x1: [1, GPDMA_CxBR1 update]
    UT2:
      B_0x0: [0, no GPDMA_CxTR2 update]
      B_0x1: [1, GPDMA_CxTR2 update]
    UT1:
      B_0x0: [0, no GPDMA_CxTR1 update]
      B_0x1: [1, GPDMA_CxTR1 update]
  GPDMA_C7FCR:
    TCF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TCF flag cleared]
    HTF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding HTF flag cleared]
    DTEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding DTEF flag cleared]
    ULEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding ULEF flag cleared]
    USEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding USEF flag cleared]
    SUSPF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding SUSPF flag cleared]
    TOF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TOF flag cleared]
  GPDMA_C7SR:
    IDLEF:
      B_0x0: [0, channel not in idle state]
      B_0x1: [1, channel in idle state]
    TCF:
      B_0x0: [0, no transfer complete event]
      B_0x1: [1, a transfer complete event occurred]
    HTF:
      B_0x0: [0, no half transfer event]
      B_0x1: [1, an half transfer event occurred]
    DTEF:
      B_0x0: [0, no data transfer error event]
      B_0x1: [1, a master bus error event occurred on a data transfer]
    ULEF:
      B_0x0: [0, no update link transfer error event]
      B_0x1: [1, a master bus error event occurred while updating a linked-list register from memory]
    USEF:
      B_0x0: [0, no user setting error event]
      B_0x1: [1, a user setting error event occurred]
    SUSPF:
      B_0x0: [0, no completed suspension event]
      B_0x1: [1, a completed suspension event occurred]
    TOF:
      B_0x0: [0, no trigger overrun event]
      B_0x1: [1, a trigger overrun event occurred]
  GPDMA_C7CR:
    EN:
      B_0x0: [0, "write: ignored, read: channel disabled"]
      B_0x1: [1, "write: enable channel, read: channel enabled"]
    RESET:
      B_0x0: [0, no channel reset]
      B_0x1: [1, channel reset]
    SUSP:
      B_0x0: [0, "write: resume channel, read: channel not suspended"]
      B_0x1: [1, "write: suspend channel, read: channel suspended."]
    TCIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    HTIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    DTEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    ULEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    USEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    SUSPIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    TOIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    LSM:
      B_0x0: [0, "channel executed for the full linked-list and completed at the end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then GPDMA_CxBR1.BNDT[15:0] = 0 and GPDMA_CxBR1.BRC[10:0] = 0 if present."]
      B_0x1: [1, channel executed once for the current LLI]
    LAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    PRIO:
      B_0x0: [0, "low priority, low weight"]
      B_0x1: [1, "low priority, mid weight"]
      B_0x2: [2, "low priority, high weight"]
      B_0x3: [3, high priority]
  GPDMA_C7TR1:
    SDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    SINC:
      B_0x0: [0, fixed burst]
      B_0x1: [1, contiguously incremented burst]
    PAM:
      B_0x0: [0, "source data is transferred as right aligned, left-truncated down to the destination data width"]
      B_0x1: [1, "source data is transferred as left-aligned, right-truncated down to the destination data width"]
    SBX:
      B_0x0: [0, no byte-based exchange within the unaligned half-word of each source word]
      B_0x1: [1, the two consecutive bytes within the unaligned half-word of each source word are exchanged.]
    SAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    SSEC:
      B_0x0: [0, GPDMA transfer non-secure]
      B_0x1: [1, GPDMA transfer secure]
    DDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    DINC:
      B_0x0: [0, fixed burst]
      B_0x1: [1, contiguously incremented burst]
    DBX:
      B_0x0: [0, no byte-based exchange within half-word]
      B_0x1: [1, the two consecutive (post PAM) bytes are exchanged in each destination half-word.]
    DHX:
      B_0x0: [0, no halfword-based exchanged within word]
      B_0x1: [1, the two consecutive (post PAM) half-words are exchanged in each destination word.]
    DAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    DSEC:
      B_0x0: [0, GPDMA transfer non-secure]
      B_0x1: [1, GPDMA transfer secure]
  GPDMA_C7TR2:
    SWREQ:
      B_0x0: [0, "no software request. The selected hardware request REQSEL[6:0] is taken into account."]
      B_0x1: [1, "software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[6:0] is ignored."]
    DREQ:
      B_0x0: [0, selected hardware request driven by a source peripheral (request signal taken into account by the GPDMA transfer scheduler over the source/read port)]
      B_0x1: [1, selected hardware request driven by a destination peripheral (request signal taken into account by the GPDMA transfer scheduler over the destination/write port)]
    BREQ:
      B_0x0: [0, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a burst level.]
      B_0x1: [1, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see ).]
    TRIGM:
      B_0x0: [0, "at block level: the first burst read of each block transfer is conditioned by one hit trigger (channel x = 12 to 15, for each block if a 2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] ≠ 0)."]
      B_0x1: [1, "channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level, the"]
      B_0x2: [2, "at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned."]
      B_0x3: [3, "at programmed burst level: If SWREQ = 1, each programmed burst read is conditioned   by one hit trigger. If SWREQ = 0, each programmed burst that is requested by the selected peripheral, is conditioned by one hit trigger."]
    TRIGPOL:
      B_0x0: [0, no trigger (masked trigger event)]
      B_0x1: [1, trigger on the rising edge]
      B_0x2: [2, trigger on the falling edge]
      B_0x3: [3, same as 00]
    TCEM:
      B_0x0: [0, "at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half)   transfer event is generated at the (respectively half of the) end of a block."]
      B_0x1: [1, "channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] =  0), the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block."]
      B_0x2: [2, "at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer or a 2D/repeated block transfer for channel x = 12 to 15), if any data transfer."]
      B_0x3: [3, "at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the channel transfer is continuous/infinite, no event is generated."]
  GPDMA_C7LLR:
    ULL:
      B_0x0: [0, no GPDMA_CxLLR update]
      B_0x1: [1, GPDMA_CxLLR update]
    UDA:
      B_0x0: [0, no GPDMA_CxDAR update]
      B_0x1: [1, GPDMA_CxDAR update]
    USA:
      B_0x0: [0, no GPDMA_CxSAR update]
      B_0x1: [1, GPDMA_CxSAR update]
    UB1:
      B_0x0: [0, "no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0] restored if any link transfer)"]
      B_0x1: [1, GPDMA_CxBR1 update]
    UT2:
      B_0x0: [0, no GPDMA_CxTR2 update]
      B_0x1: [1, GPDMA_CxTR2 update]
    UT1:
      B_0x0: [0, no GPDMA_CxTR1 update]
      B_0x1: [1, GPDMA_CxTR1 update]
  GPDMA_C8FCR:
    TCF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TCF flag cleared]
    HTF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding HTF flag cleared]
    DTEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding DTEF flag cleared]
    ULEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding ULEF flag cleared]
    USEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding USEF flag cleared]
    SUSPF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding SUSPF flag cleared]
    TOF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TOF flag cleared]
  GPDMA_C8SR:
    IDLEF:
      B_0x0: [0, channel not in idle state]
      B_0x1: [1, channel in idle state]
    TCF:
      B_0x0: [0, no transfer complete event]
      B_0x1: [1, a transfer complete event occurred]
    HTF:
      B_0x0: [0, no half transfer event]
      B_0x1: [1, an half transfer event occurred]
    DTEF:
      B_0x0: [0, no data transfer error event]
      B_0x1: [1, a master bus error event occurred on a data transfer]
    ULEF:
      B_0x0: [0, no update link transfer error event]
      B_0x1: [1, a master bus error event occurred while updating a linked-list register from memory]
    USEF:
      B_0x0: [0, no user setting error event]
      B_0x1: [1, a user setting error event occurred]
    SUSPF:
      B_0x0: [0, no completed suspension event]
      B_0x1: [1, a completed suspension event occurred]
    TOF:
      B_0x0: [0, no trigger overrun event]
      B_0x1: [1, a trigger overrun event occurred]
  GPDMA_C8CR:
    EN:
      B_0x0: [0, "write: ignored, read: channel disabled"]
      B_0x1: [1, "write: enable channel, read: channel enabled"]
    RESET:
      B_0x0: [0, no channel reset]
      B_0x1: [1, channel reset]
    SUSP:
      B_0x0: [0, "write: resume channel, read: channel not suspended"]
      B_0x1: [1, "write: suspend channel, read: channel suspended."]
    TCIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    HTIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    DTEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    ULEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    USEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    SUSPIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    TOIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    LSM:
      B_0x0: [0, "channel executed for the full linked-list and completed at the end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then GPDMA_CxBR1.BNDT[15:0] = 0 and GPDMA_CxBR1.BRC[10:0] = 0 if present."]
      B_0x1: [1, channel executed once for the current LLI]
    LAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    PRIO:
      B_0x0: [0, "low priority, low weight"]
      B_0x1: [1, "low priority, mid weight"]
      B_0x2: [2, "low priority, high weight"]
      B_0x3: [3, high priority]
  GPDMA_C8TR1:
    SDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    SINC:
      B_0x0: [0, fixed burst]
      B_0x1: [1, contiguously incremented burst]
    PAM:
      B_0x0: [0, "source data is transferred as right aligned, left-truncated down to the destination data width"]
      B_0x1: [1, "source data is transferred as left-aligned, right-truncated down to the destination data width"]
    SBX:
      B_0x0: [0, no byte-based exchange within the unaligned half-word of each source word]
      B_0x1: [1, the two consecutive bytes within the unaligned half-word of each source word are exchanged.]
    SAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    SSEC:
      B_0x0: [0, GPDMA transfer non-secure]
      B_0x1: [1, GPDMA transfer secure]
    DDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    DINC:
      B_0x0: [0, fixed burst]
      B_0x1: [1, contiguously incremented burst]
    DBX:
      B_0x0: [0, no byte-based exchange within half-word]
      B_0x1: [1, the two consecutive (post PAM) bytes are exchanged in each destination half-word.]
    DHX:
      B_0x0: [0, no halfword-based exchanged within word]
      B_0x1: [1, the two consecutive (post PAM) half-words are exchanged in each destination word.]
    DAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    DSEC:
      B_0x0: [0, GPDMA transfer non-secure]
      B_0x1: [1, GPDMA transfer secure]
  GPDMA_C8TR2:
    SWREQ:
      B_0x0: [0, "no software request. The selected hardware request REQSEL[6:0] is taken into account."]
      B_0x1: [1, "software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[6:0] is ignored."]
    DREQ:
      B_0x0: [0, selected hardware request driven by a source peripheral (request signal taken into account by the GPDMA transfer scheduler over the source/read port)]
      B_0x1: [1, selected hardware request driven by a destination peripheral (request signal taken into account by the GPDMA transfer scheduler over the destination/write port)]
    BREQ:
      B_0x0: [0, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a burst level.]
      B_0x1: [1, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see ).]
    TRIGM:
      B_0x0: [0, "at block level: the first burst read of each block transfer is conditioned by one hit trigger (channel x = 12 to 15, for each block if a 2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] ≠ 0)."]
      B_0x1: [1, "channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level, the"]
      B_0x2: [2, "at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned."]
      B_0x3: [3, "at programmed burst level: If SWREQ = 1, each programmed burst read is conditioned   by one hit trigger. If SWREQ = 0, each programmed burst that is requested by the selected peripheral, is conditioned by one hit trigger."]
    TRIGPOL:
      B_0x0: [0, no trigger (masked trigger event)]
      B_0x1: [1, trigger on the rising edge]
      B_0x2: [2, trigger on the falling edge]
      B_0x3: [3, same as 00]
    TCEM:
      B_0x0: [0, "at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half)   transfer event is generated at the (respectively half of the) end of a block."]
      B_0x1: [1, "channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] =  0), the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block."]
      B_0x2: [2, "at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer or a 2D/repeated block transfer for channel x = 12 to 15), if any data transfer."]
      B_0x3: [3, "at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the channel transfer is continuous/infinite, no event is generated."]
  GPDMA_C8LLR:
    ULL:
      B_0x0: [0, no GPDMA_CxLLR update]
      B_0x1: [1, GPDMA_CxLLR update]
    UDA:
      B_0x0: [0, no GPDMA_CxDAR update]
      B_0x1: [1, GPDMA_CxDAR update]
    USA:
      B_0x0: [0, no GPDMA_CxSAR update]
      B_0x1: [1, GPDMA_CxSAR update]
    UB1:
      B_0x0: [0, "no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0] restored if any link transfer)"]
      B_0x1: [1, GPDMA_CxBR1 update]
    UT2:
      B_0x0: [0, no GPDMA_CxTR2 update]
      B_0x1: [1, GPDMA_CxTR2 update]
    UT1:
      B_0x0: [0, no GPDMA_CxTR1 update]
      B_0x1: [1, GPDMA_CxTR1 update]
  GPDMA_C9FCR:
    TCF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TCF flag cleared]
    HTF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding HTF flag cleared]
    DTEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding DTEF flag cleared]
    ULEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding ULEF flag cleared]
    USEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding USEF flag cleared]
    SUSPF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding SUSPF flag cleared]
    TOF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TOF flag cleared]
  GPDMA_C9SR:
    IDLEF:
      B_0x0: [0, channel not in idle state]
      B_0x1: [1, channel in idle state]
    TCF:
      B_0x0: [0, no transfer complete event]
      B_0x1: [1, a transfer complete event occurred]
    HTF:
      B_0x0: [0, no half transfer event]
      B_0x1: [1, an half transfer event occurred]
    DTEF:
      B_0x0: [0, no data transfer error event]
      B_0x1: [1, a master bus error event occurred on a data transfer]
    ULEF:
      B_0x0: [0, no update link transfer error event]
      B_0x1: [1, a master bus error event occurred while updating a linked-list register from memory]
    USEF:
      B_0x0: [0, no user setting error event]
      B_0x1: [1, a user setting error event occurred]
    SUSPF:
      B_0x0: [0, no completed suspension event]
      B_0x1: [1, a completed suspension event occurred]
    TOF:
      B_0x0: [0, no trigger overrun event]
      B_0x1: [1, a trigger overrun event occurred]
  GPDMA_C9CR:
    EN:
      B_0x0: [0, "write: ignored, read: channel disabled"]
      B_0x1: [1, "write: enable channel, read: channel enabled"]
    RESET:
      B_0x0: [0, no channel reset]
      B_0x1: [1, channel reset]
    SUSP:
      B_0x0: [0, "write: resume channel, read: channel not suspended"]
      B_0x1: [1, "write: suspend channel, read: channel suspended."]
    TCIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    HTIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    DTEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    ULEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    USEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    SUSPIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    TOIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    LSM:
      B_0x0: [0, "channel executed for the full linked-list and completed at the end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then GPDMA_CxBR1.BNDT[15:0] = 0 and GPDMA_CxBR1.BRC[10:0] = 0 if present."]
      B_0x1: [1, channel executed once for the current LLI]
    LAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    PRIO:
      B_0x0: [0, "low priority, low weight"]
      B_0x1: [1, "low priority, mid weight"]
      B_0x2: [2, "low priority, high weight"]
      B_0x3: [3, high priority]
  GPDMA_C9TR1:
    SDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    SINC:
      B_0x0: [0, fixed burst]
      B_0x1: [1, contiguously incremented burst]
    PAM:
      B_0x0: [0, "source data is transferred as right aligned, left-truncated down to the destination data width"]
      B_0x1: [1, "source data is transferred as left-aligned, right-truncated down to the destination data width"]
    SBX:
      B_0x0: [0, no byte-based exchange within the unaligned half-word of each source word]
      B_0x1: [1, the two consecutive bytes within the unaligned half-word of each source word are exchanged.]
    SAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    SSEC:
      B_0x0: [0, GPDMA transfer non-secure]
      B_0x1: [1, GPDMA transfer secure]
    DDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    DINC:
      B_0x0: [0, fixed burst]
      B_0x1: [1, contiguously incremented burst]
    DBX:
      B_0x0: [0, no byte-based exchange within half-word]
      B_0x1: [1, the two consecutive (post PAM) bytes are exchanged in each destination half-word.]
    DHX:
      B_0x0: [0, no halfword-based exchanged within word]
      B_0x1: [1, the two consecutive (post PAM) half-words are exchanged in each destination word.]
    DAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    DSEC:
      B_0x0: [0, GPDMA transfer non-secure]
      B_0x1: [1, GPDMA transfer secure]
  GPDMA_C9TR2:
    SWREQ:
      B_0x0: [0, "no software request. The selected hardware request REQSEL[6:0] is taken into account."]
      B_0x1: [1, "software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[6:0] is ignored."]
    DREQ:
      B_0x0: [0, selected hardware request driven by a source peripheral (request signal taken into account by the GPDMA transfer scheduler over the source/read port)]
      B_0x1: [1, selected hardware request driven by a destination peripheral (request signal taken into account by the GPDMA transfer scheduler over the destination/write port)]
    BREQ:
      B_0x0: [0, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a burst level.]
      B_0x1: [1, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see ).]
    TRIGM:
      B_0x0: [0, "at block level: the first burst read of each block transfer is conditioned by one hit trigger (channel x = 12 to 15, for each block if a 2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] ≠ 0)."]
      B_0x1: [1, "channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level, the"]
      B_0x2: [2, "at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned."]
      B_0x3: [3, "at programmed burst level: If SWREQ = 1, each programmed burst read is conditioned   by one hit trigger. If SWREQ = 0, each programmed burst that is requested by the selected peripheral, is conditioned by one hit trigger."]
    TRIGPOL:
      B_0x0: [0, no trigger (masked trigger event)]
      B_0x1: [1, trigger on the rising edge]
      B_0x2: [2, trigger on the falling edge]
      B_0x3: [3, same as 00]
    TCEM:
      B_0x0: [0, "at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half)   transfer event is generated at the (respectively half of the) end of a block."]
      B_0x1: [1, "channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] =  0), the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block."]
      B_0x2: [2, "at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer or a 2D/repeated block transfer for channel x = 12 to 15), if any data transfer."]
      B_0x3: [3, "at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the channel transfer is continuous/infinite, no event is generated."]
  GPDMA_C9LLR:
    ULL:
      B_0x0: [0, no GPDMA_CxLLR update]
      B_0x1: [1, GPDMA_CxLLR update]
    UDA:
      B_0x0: [0, no GPDMA_CxDAR update]
      B_0x1: [1, GPDMA_CxDAR update]
    USA:
      B_0x0: [0, no GPDMA_CxSAR update]
      B_0x1: [1, GPDMA_CxSAR update]
    UB1:
      B_0x0: [0, "no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0] restored if any link transfer)"]
      B_0x1: [1, GPDMA_CxBR1 update]
    UT2:
      B_0x0: [0, no GPDMA_CxTR2 update]
      B_0x1: [1, GPDMA_CxTR2 update]
    UT1:
      B_0x0: [0, no GPDMA_CxTR1 update]
      B_0x1: [1, GPDMA_CxTR1 update]
  GPDMA_C10FCR:
    TCF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TCF flag cleared]
    HTF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding HTF flag cleared]
    DTEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding DTEF flag cleared]
    ULEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding ULEF flag cleared]
    USEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding USEF flag cleared]
    SUSPF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding SUSPF flag cleared]
    TOF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TOF flag cleared]
  GPDMA_C10SR:
    IDLEF:
      B_0x0: [0, channel not in idle state]
      B_0x1: [1, channel in idle state]
    TCF:
      B_0x0: [0, no transfer complete event]
      B_0x1: [1, a transfer complete event occurred]
    HTF:
      B_0x0: [0, no half transfer event]
      B_0x1: [1, an half transfer event occurred]
    DTEF:
      B_0x0: [0, no data transfer error event]
      B_0x1: [1, a master bus error event occurred on a data transfer]
    ULEF:
      B_0x0: [0, no update link transfer error event]
      B_0x1: [1, a master bus error event occurred while updating a linked-list register from memory]
    USEF:
      B_0x0: [0, no user setting error event]
      B_0x1: [1, a user setting error event occurred]
    SUSPF:
      B_0x0: [0, no completed suspension event]
      B_0x1: [1, a completed suspension event occurred]
    TOF:
      B_0x0: [0, no trigger overrun event]
      B_0x1: [1, a trigger overrun event occurred]
  GPDMA_C10CR:
    EN:
      B_0x0: [0, "write: ignored, read: channel disabled"]
      B_0x1: [1, "write: enable channel, read: channel enabled"]
    RESET:
      B_0x0: [0, no channel reset]
      B_0x1: [1, channel reset]
    SUSP:
      B_0x0: [0, "write: resume channel, read: channel not suspended"]
      B_0x1: [1, "write: suspend channel, read: channel suspended."]
    TCIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    HTIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    DTEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    ULEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    USEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    SUSPIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    TOIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    LSM:
      B_0x0: [0, "channel executed for the full linked-list and completed at the end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then GPDMA_CxBR1.BNDT[15:0] = 0 and GPDMA_CxBR1.BRC[10:0] = 0 if present."]
      B_0x1: [1, channel executed once for the current LLI]
    LAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    PRIO:
      B_0x0: [0, "low priority, low weight"]
      B_0x1: [1, "low priority, mid weight"]
      B_0x2: [2, "low priority, high weight"]
      B_0x3: [3, high priority]
  GPDMA_C10TR1:
    SDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    SINC:
      B_0x0: [0, fixed burst]
      B_0x1: [1, contiguously incremented burst]
    PAM:
      B_0x0: [0, "source data is transferred as right aligned, left-truncated down to the destination data width"]
      B_0x1: [1, "source data is transferred as left-aligned, right-truncated down to the destination data width"]
    SBX:
      B_0x0: [0, no byte-based exchange within the unaligned half-word of each source word]
      B_0x1: [1, the two consecutive bytes within the unaligned half-word of each source word are exchanged.]
    SAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    SSEC:
      B_0x0: [0, GPDMA transfer non-secure]
      B_0x1: [1, GPDMA transfer secure]
    DDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    DINC:
      B_0x0: [0, fixed burst]
      B_0x1: [1, contiguously incremented burst]
    DBX:
      B_0x0: [0, no byte-based exchange within half-word]
      B_0x1: [1, the two consecutive (post PAM) bytes are exchanged in each destination half-word.]
    DHX:
      B_0x0: [0, no halfword-based exchanged within word]
      B_0x1: [1, the two consecutive (post PAM) half-words are exchanged in each destination word.]
    DAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    DSEC:
      B_0x0: [0, GPDMA transfer non-secure]
      B_0x1: [1, GPDMA transfer secure]
  GPDMA_C10TR2:
    SWREQ:
      B_0x0: [0, "no software request. The selected hardware request REQSEL[6:0] is taken into account."]
      B_0x1: [1, "software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[6:0] is ignored."]
    DREQ:
      B_0x0: [0, selected hardware request driven by a source peripheral (request signal taken into account by the GPDMA transfer scheduler over the source/read port)]
      B_0x1: [1, selected hardware request driven by a destination peripheral (request signal taken into account by the GPDMA transfer scheduler over the destination/write port)]
    BREQ:
      B_0x0: [0, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a burst level.]
      B_0x1: [1, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see ).]
    TRIGM:
      B_0x0: [0, "at block level: the first burst read of each block transfer is conditioned by one hit trigger (channel x = 12 to 15, for each block if a 2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] ≠ 0)."]
      B_0x1: [1, "channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level, the"]
      B_0x2: [2, "at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned."]
      B_0x3: [3, "at programmed burst level: If SWREQ = 1, each programmed burst read is conditioned   by one hit trigger. If SWREQ = 0, each programmed burst that is requested by the selected peripheral, is conditioned by one hit trigger."]
    TRIGPOL:
      B_0x0: [0, no trigger (masked trigger event)]
      B_0x1: [1, trigger on the rising edge]
      B_0x2: [2, trigger on the falling edge]
      B_0x3: [3, same as 00]
    TCEM:
      B_0x0: [0, "at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half)   transfer event is generated at the (respectively half of the) end of a block."]
      B_0x1: [1, "channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] =  0), the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block."]
      B_0x2: [2, "at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer or a 2D/repeated block transfer for channel x = 12 to 15), if any data transfer."]
      B_0x3: [3, "at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the channel transfer is continuous/infinite, no event is generated."]
  GPDMA_C10LLR:
    ULL:
      B_0x0: [0, no GPDMA_CxLLR update]
      B_0x1: [1, GPDMA_CxLLR update]
    UDA:
      B_0x0: [0, no GPDMA_CxDAR update]
      B_0x1: [1, GPDMA_CxDAR update]
    USA:
      B_0x0: [0, no GPDMA_CxSAR update]
      B_0x1: [1, GPDMA_CxSAR update]
    UB1:
      B_0x0: [0, "no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0] restored if any link transfer)"]
      B_0x1: [1, GPDMA_CxBR1 update]
    UT2:
      B_0x0: [0, no GPDMA_CxTR2 update]
      B_0x1: [1, GPDMA_CxTR2 update]
    UT1:
      B_0x0: [0, no GPDMA_CxTR1 update]
      B_0x1: [1, GPDMA_CxTR1 update]
  GPDMA_C11FCR:
    TCF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TCF flag cleared]
    HTF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding HTF flag cleared]
    DTEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding DTEF flag cleared]
    ULEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding ULEF flag cleared]
    USEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding USEF flag cleared]
    SUSPF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding SUSPF flag cleared]
    TOF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TOF flag cleared]
  GPDMA_C11SR:
    IDLEF:
      B_0x0: [0, channel not in idle state]
      B_0x1: [1, channel in idle state]
    TCF:
      B_0x0: [0, no transfer complete event]
      B_0x1: [1, a transfer complete event occurred]
    HTF:
      B_0x0: [0, no half transfer event]
      B_0x1: [1, an half transfer event occurred]
    DTEF:
      B_0x0: [0, no data transfer error event]
      B_0x1: [1, a master bus error event occurred on a data transfer]
    ULEF:
      B_0x0: [0, no update link transfer error event]
      B_0x1: [1, a master bus error event occurred while updating a linked-list register from memory]
    USEF:
      B_0x0: [0, no user setting error event]
      B_0x1: [1, a user setting error event occurred]
    SUSPF:
      B_0x0: [0, no completed suspension event]
      B_0x1: [1, a completed suspension event occurred]
    TOF:
      B_0x0: [0, no trigger overrun event]
      B_0x1: [1, a trigger overrun event occurred]
  GPDMA_C11CR:
    EN:
      B_0x0: [0, "write: ignored, read: channel disabled"]
      B_0x1: [1, "write: enable channel, read: channel enabled"]
    RESET:
      B_0x0: [0, no channel reset]
      B_0x1: [1, channel reset]
    SUSP:
      B_0x0: [0, "write: resume channel, read: channel not suspended"]
      B_0x1: [1, "write: suspend channel, read: channel suspended."]
    TCIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    HTIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    DTEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    ULEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    USEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    SUSPIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    TOIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    LSM:
      B_0x0: [0, "channel executed for the full linked-list and completed at the end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then GPDMA_CxBR1.BNDT[15:0] = 0 and GPDMA_CxBR1.BRC[10:0] = 0 if present."]
      B_0x1: [1, channel executed once for the current LLI]
    LAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    PRIO:
      B_0x0: [0, "low priority, low weight"]
      B_0x1: [1, "low priority, mid weight"]
      B_0x2: [2, "low priority, high weight"]
      B_0x3: [3, high priority]
  GPDMA_C11TR1:
    SDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    SINC:
      B_0x0: [0, fixed burst]
      B_0x1: [1, contiguously incremented burst]
    PAM:
      B_0x0: [0, "source data is transferred as right aligned, left-truncated down to the destination data width"]
      B_0x1: [1, "source data is transferred as left-aligned, right-truncated down to the destination data width"]
    SBX:
      B_0x0: [0, no byte-based exchange within the unaligned half-word of each source word]
      B_0x1: [1, the two consecutive bytes within the unaligned half-word of each source word are exchanged.]
    SAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    SSEC:
      B_0x0: [0, GPDMA transfer non-secure]
      B_0x1: [1, GPDMA transfer secure]
    DDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    DINC:
      B_0x0: [0, fixed burst]
      B_0x1: [1, contiguously incremented burst]
    DBX:
      B_0x0: [0, no byte-based exchange within half-word]
      B_0x1: [1, the two consecutive (post PAM) bytes are exchanged in each destination half-word.]
    DHX:
      B_0x0: [0, no halfword-based exchanged within word]
      B_0x1: [1, the two consecutive (post PAM) half-words are exchanged in each destination word.]
    DAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    DSEC:
      B_0x0: [0, GPDMA transfer non-secure]
      B_0x1: [1, GPDMA transfer secure]
  GPDMA_C11TR2:
    SWREQ:
      B_0x0: [0, "no software request. The selected hardware request REQSEL[6:0] is taken into account."]
      B_0x1: [1, "software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[6:0] is ignored."]
    DREQ:
      B_0x0: [0, selected hardware request driven by a source peripheral (request signal taken into account by the GPDMA transfer scheduler over the source/read port)]
      B_0x1: [1, selected hardware request driven by a destination peripheral (request signal taken into account by the GPDMA transfer scheduler over the destination/write port)]
    BREQ:
      B_0x0: [0, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a burst level.]
      B_0x1: [1, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see ).]
    TRIGM:
      B_0x0: [0, "at block level: the first burst read of each block transfer is conditioned by one hit trigger (channel x = 12 to 15, for each block if a 2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] ≠ 0)."]
      B_0x1: [1, "channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level, the"]
      B_0x2: [2, "at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned."]
      B_0x3: [3, "at programmed burst level: If SWREQ = 1, each programmed burst read is conditioned   by one hit trigger. If SWREQ = 0, each programmed burst that is requested by the selected peripheral, is conditioned by one hit trigger."]
    TRIGPOL:
      B_0x0: [0, no trigger (masked trigger event)]
      B_0x1: [1, trigger on the rising edge]
      B_0x2: [2, trigger on the falling edge]
      B_0x3: [3, same as 00]
    TCEM:
      B_0x0: [0, "at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half)   transfer event is generated at the (respectively half of the) end of a block."]
      B_0x1: [1, "channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] =  0), the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block."]
      B_0x2: [2, "at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer or a 2D/repeated block transfer for channel x = 12 to 15), if any data transfer."]
      B_0x3: [3, "at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the channel transfer is continuous/infinite, no event is generated."]
  GPDMA_C11LLR:
    ULL:
      B_0x0: [0, no GPDMA_CxLLR update]
      B_0x1: [1, GPDMA_CxLLR update]
    UDA:
      B_0x0: [0, no GPDMA_CxDAR update]
      B_0x1: [1, GPDMA_CxDAR update]
    USA:
      B_0x0: [0, no GPDMA_CxSAR update]
      B_0x1: [1, GPDMA_CxSAR update]
    UB1:
      B_0x0: [0, "no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0] restored if any link transfer)"]
      B_0x1: [1, GPDMA_CxBR1 update]
    UT2:
      B_0x0: [0, no GPDMA_CxTR2 update]
      B_0x1: [1, GPDMA_CxTR2 update]
    UT1:
      B_0x0: [0, no GPDMA_CxTR1 update]
      B_0x1: [1, GPDMA_CxTR1 update]
  GPDMA_C12FCR:
    TCF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TCF flag cleared]
    HTF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding HTF flag cleared]
    DTEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding DTEF flag cleared]
    ULEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding ULEF flag cleared]
    USEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding USEF flag cleared]
    SUSPF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding SUSPF flag cleared]
    TOF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TOF flag cleared]
  GPDMA_C12SR:
    IDLEF:
      B_0x0: [0, channel not in idle state]
      B_0x1: [1, channel in idle state]
    TCF:
      B_0x0: [0, no transfer complete event]
      B_0x1: [1, a transfer complete event occurred]
    HTF:
      B_0x0: [0, no half transfer event]
      B_0x1: [1, an half transfer event occurred]
    DTEF:
      B_0x0: [0, no data transfer error event]
      B_0x1: [1, a master bus error event occurred on a data transfer]
    ULEF:
      B_0x0: [0, no update link transfer error event]
      B_0x1: [1, a master bus error event occurred while updating a linked-list register from memory]
    USEF:
      B_0x0: [0, no user setting error event]
      B_0x1: [1, a user setting error event occurred]
    SUSPF:
      B_0x0: [0, no completed suspension event]
      B_0x1: [1, a completed suspension event occurred]
    TOF:
      B_0x0: [0, no trigger overrun event]
      B_0x1: [1, a trigger overrun event occurred]
  GPDMA_C12CR:
    EN:
      B_0x0: [0, "write: ignored, read: channel disabled"]
      B_0x1: [1, "write: enable channel, read: channel enabled"]
    RESET:
      B_0x0: [0, no channel reset]
      B_0x1: [1, channel reset]
    SUSP:
      B_0x0: [0, "write: resume channel, read: channel not suspended"]
      B_0x1: [1, "write: suspend channel, read: channel suspended."]
    TCIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    HTIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    DTEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    ULEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    USEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    SUSPIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    TOIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    LSM:
      B_0x0: [0, "channel executed for the full linked-list and completed at the end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then GPDMA_CxBR1.BNDT[15:0] = 0 and GPDMA_CxBR1.BRC[10:0] = 0 if present."]
      B_0x1: [1, channel executed once for the current LLI]
    LAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    PRIO:
      B_0x0: [0, "low priority, low weight"]
      B_0x1: [1, "low priority, mid weight"]
      B_0x2: [2, "low priority, high weight"]
      B_0x3: [3, high priority]
  GPDMA_C12TR1:
    SDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    SINC:
      B_0x0: [0, fixed burst]
      B_0x1: [1, contiguously incremented burst]
    PAM:
      B_0x0: [0, "source data is transferred as right aligned, left-truncated down to the destination data width"]
      B_0x1: [1, "source data is transferred as left-aligned, right-truncated down to the destination data width"]
    SBX:
      B_0x0: [0, no byte-based exchange within the unaligned half-word of each source word]
      B_0x1: [1, the two consecutive bytes within the unaligned half-word of each source word are exchanged.]
    SAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    SSEC:
      B_0x0: [0, GPDMA transfer non-secure]
      B_0x1: [1, GPDMA transfer secure]
    DDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    DINC:
      B_0x0: [0, fixed burst]
      B_0x1: [1, contiguously incremented burst]
    DBX:
      B_0x0: [0, no byte-based exchange within half-word]
      B_0x1: [1, the two consecutive (post PAM) bytes are exchanged in each destination half-word.]
    DHX:
      B_0x0: [0, no halfword-based exchanged within word]
      B_0x1: [1, the two consecutive (post PAM) half-words are exchanged in each destination word.]
    DAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    DSEC:
      B_0x0: [0, GPDMA transfer non-secure]
      B_0x1: [1, GPDMA transfer secure]
  GPDMA_C12TR2:
    SWREQ:
      B_0x0: [0, "no software request. The selected hardware request REQSEL[6:0] is taken into account."]
      B_0x1: [1, "software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[6:0] is ignored."]
    DREQ:
      B_0x0: [0, selected hardware request driven by a source peripheral (request signal taken into account by the GPDMA transfer scheduler over the source/read port)]
      B_0x1: [1, selected hardware request driven by a destination peripheral (request signal taken into account by the GPDMA transfer scheduler over the destination/write port)]
    BREQ:
      B_0x0: [0, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a burst level.]
      B_0x1: [1, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see ).]
    TRIGM:
      B_0x0: [0, "at block level: the first burst read of each block transfer is conditioned by one hit trigger (channel x = 12 to 15, for each block if a 2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] ≠ 0)."]
      B_0x1: [1, "channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level, the"]
      B_0x2: [2, "at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned."]
      B_0x3: [3, "at programmed burst level: If SWREQ = 1, each programmed burst read is conditioned   by one hit trigger. If SWREQ = 0, each programmed burst that is requested by the selected peripheral, is conditioned by one hit trigger."]
    TRIGPOL:
      B_0x0: [0, no trigger (masked trigger event)]
      B_0x1: [1, trigger on the rising edge]
      B_0x2: [2, trigger on the falling edge]
      B_0x3: [3, same as 00]
    TCEM:
      B_0x0: [0, "at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half)   transfer event is generated at the (respectively half of the) end of a block."]
      B_0x1: [1, "channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] =  0), the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block."]
      B_0x2: [2, "at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer or a 2D/repeated block transfer for channel x = 12 to 15), if any data transfer."]
      B_0x3: [3, "at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the channel transfer is continuous/infinite, no event is generated."]
  GPDMA_C12BR1:
    SDEC:
      B_0x0: [0, "At the end of a programmed burst transfer from the source, the GPDMA_CxSAR register is updated by adding the programmed offset GPDMA_CxTR3.SAO to the current GPDMA_CxSAR value (current source address)"]
      B_0x1: [1, "At the end of a programmed burst transfer from the source, the GPDMA_CxSAR register is updated by subtracting the programmed offset GPDMA_CxTR3.SAO to the current GPDMA_CxSAR value (current source address)"]
    DDEC:
      B_0x0: [0, "At the end of a programmed burst transfer to the destination, the GPDMA_CxDAR register is updated by adding the programmed offset GPDMA_CxTR3.DAO to the current GPDMA_CxDAR value (current destination address)"]
      B_0x1: [1, "At the end of a programmed burst transfer to the destination, the GPDMA_CxDAR register is updated by subtracting the programmed offset GPDMA_CxTR3.DAO to the current GPDMA_CxDAR value (current destination address)"]
    BRSDEC:
      B_0x0: [0, "at the end of a block transfer, the GPDMA_CxSAR register is updated by adding the programmed offset GPDMA_CxBR2.BRSAO to the current GPDMA_CxSAR value (current source address)"]
      B_0x1: [1, "at the end of a block transfer, the GPDMA_CxSAR register is updated by subtracting the programmed offset GPDMA_CxBR2.BRSAO from the current GPDMA_CxSAR value (current source address)"]
    BRDDEC:
      B_0x0: [0, "at the end of a block transfer, the GPDMA_CxDAR register is updated by adding the programmed offset GPDMA_CxBR2.BRDAO to the current GPDMA_CxDAR value (current destination address)"]
      B_0x1: [1, "at the end of a block transfer, the GPDMA_CxDAR register is updated by subtracting the programmed offset GPDMA_CxBR2.BRDAO from the current GPDMA_CxDAR value (current destination address)"]
  GPDMA_C12LLR:
    ULL:
      B_0x0: [0, no GPDMA_CxLLR update]
      B_0x1: [1, GPDMA_CxLLR update]
    UB2:
      B_0x0: [0, no GPDMA_CxBR2 update]
      B_0x1: [1, GPDMA_CxBR2 update]
    UT3:
      B_0x0: [0, no GPDMA_CxTR3 update]
      B_0x1: [1, GPDMA_CxTR3 update]
    UDA:
      B_0x0: [0, no GPDMA_CxDAR update]
      B_0x1: [1, GPDMA_CxDAR update]
    USA:
      B_0x0: [0, no GPDMA_CxSAR update]
      B_0x1: [1, GPDMA_CxSAR update]
    UB1:
      B_0x0: [0, "no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0] restored if any link transfer)"]
      B_0x1: [1, GPDMA_CxBR1 update]
    UT2:
      B_0x0: [0, no GPDMA_CxTR2 update]
      B_0x1: [1, GPDMA_CxTR2 update]
    UT1:
      B_0x0: [0, no GPDMA_CxTR1 update]
      B_0x1: [1, GPDMA_CxTR1 update]
  GPDMA_C13FCR:
    TCF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TCF flag cleared]
    HTF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding HTF flag cleared]
    DTEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding DTEF flag cleared]
    ULEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding ULEF flag cleared]
    USEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding USEF flag cleared]
    SUSPF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding SUSPF flag cleared]
    TOF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TOF flag cleared]
  GPDMA_C13SR:
    IDLEF:
      B_0x0: [0, channel not in idle state]
      B_0x1: [1, channel in idle state]
    TCF:
      B_0x0: [0, no transfer complete event]
      B_0x1: [1, a transfer complete event occurred]
    HTF:
      B_0x0: [0, no half transfer event]
      B_0x1: [1, an half transfer event occurred]
    DTEF:
      B_0x0: [0, no data transfer error event]
      B_0x1: [1, a master bus error event occurred on a data transfer]
    ULEF:
      B_0x0: [0, no update link transfer error event]
      B_0x1: [1, a master bus error event occurred while updating a linked-list register from memory]
    USEF:
      B_0x0: [0, no user setting error event]
      B_0x1: [1, a user setting error event occurred]
    SUSPF:
      B_0x0: [0, no completed suspension event]
      B_0x1: [1, a completed suspension event occurred]
    TOF:
      B_0x0: [0, no trigger overrun event]
      B_0x1: [1, a trigger overrun event occurred]
  GPDMA_C13CR:
    EN:
      B_0x0: [0, "write: ignored, read: channel disabled"]
      B_0x1: [1, "write: enable channel, read: channel enabled"]
    RESET:
      B_0x0: [0, no channel reset]
      B_0x1: [1, channel reset]
    SUSP:
      B_0x0: [0, "write: resume channel, read: channel not suspended"]
      B_0x1: [1, "write: suspend channel, read: channel suspended."]
    TCIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    HTIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    DTEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    ULEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    USEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    SUSPIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    TOIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    LSM:
      B_0x0: [0, "channel executed for the full linked-list and completed at the end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then GPDMA_CxBR1.BNDT[15:0] = 0 and GPDMA_CxBR1.BRC[10:0] = 0 if present."]
      B_0x1: [1, channel executed once for the current LLI]
    LAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    PRIO:
      B_0x0: [0, "low priority, low weight"]
      B_0x1: [1, "low priority, mid weight"]
      B_0x2: [2, "low priority, high weight"]
      B_0x3: [3, high priority]
  GPDMA_C13TR1:
    SDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    SINC:
      B_0x0: [0, fixed burst]
      B_0x1: [1, contiguously incremented burst]
    PAM:
      B_0x0: [0, "source data is transferred as right aligned, left-truncated down to the destination data width"]
      B_0x1: [1, "source data is transferred as left-aligned, right-truncated down to the destination data width"]
    SBX:
      B_0x0: [0, no byte-based exchange within the unaligned half-word of each source word]
      B_0x1: [1, the two consecutive bytes within the unaligned half-word of each source word are exchanged.]
    SAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    SSEC:
      B_0x0: [0, GPDMA transfer non-secure]
      B_0x1: [1, GPDMA transfer secure]
    DDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    DINC:
      B_0x0: [0, fixed burst]
      B_0x1: [1, contiguously incremented burst]
    DBX:
      B_0x0: [0, no byte-based exchange within half-word]
      B_0x1: [1, the two consecutive (post PAM) bytes are exchanged in each destination half-word.]
    DHX:
      B_0x0: [0, no halfword-based exchanged within word]
      B_0x1: [1, the two consecutive (post PAM) half-words are exchanged in each destination word.]
    DAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    DSEC:
      B_0x0: [0, GPDMA transfer non-secure]
      B_0x1: [1, GPDMA transfer secure]
  GPDMA_C13TR2:
    SWREQ:
      B_0x0: [0, "no software request. The selected hardware request REQSEL[6:0] is taken into account."]
      B_0x1: [1, "software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[6:0] is ignored."]
    DREQ:
      B_0x0: [0, selected hardware request driven by a source peripheral (request signal taken into account by the GPDMA transfer scheduler over the source/read port)]
      B_0x1: [1, selected hardware request driven by a destination peripheral (request signal taken into account by the GPDMA transfer scheduler over the destination/write port)]
    BREQ:
      B_0x0: [0, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a burst level.]
      B_0x1: [1, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see ).]
    TRIGM:
      B_0x0: [0, "at block level: the first burst read of each block transfer is conditioned by one hit trigger (channel x = 12 to 15, for each block if a 2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] ≠ 0)."]
      B_0x1: [1, "channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level, the"]
      B_0x2: [2, "at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned."]
      B_0x3: [3, "at programmed burst level: If SWREQ = 1, each programmed burst read is conditioned   by one hit trigger. If SWREQ = 0, each programmed burst that is requested by the selected peripheral, is conditioned by one hit trigger."]
    TRIGPOL:
      B_0x0: [0, no trigger (masked trigger event)]
      B_0x1: [1, trigger on the rising edge]
      B_0x2: [2, trigger on the falling edge]
      B_0x3: [3, same as 00]
    TCEM:
      B_0x0: [0, "at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half)   transfer event is generated at the (respectively half of the) end of a block."]
      B_0x1: [1, "channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] =  0), the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block."]
      B_0x2: [2, "at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer or a 2D/repeated block transfer for channel x = 12 to 15), if any data transfer."]
      B_0x3: [3, "at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the channel transfer is continuous/infinite, no event is generated."]
  GPDMA_C13BR1:
    SDEC:
      B_0x0: [0, "At the end of a programmed burst transfer from the source, the GPDMA_CxSAR register is updated by adding the programmed offset GPDMA_CxTR3.SAO to the current GPDMA_CxSAR value (current source address)"]
      B_0x1: [1, "At the end of a programmed burst transfer from the source, the GPDMA_CxSAR register is updated by subtracting the programmed offset GPDMA_CxTR3.SAO to the current GPDMA_CxSAR value (current source address)"]
    DDEC:
      B_0x0: [0, "At the end of a programmed burst transfer to the destination, the GPDMA_CxDAR register is updated by adding the programmed offset GPDMA_CxTR3.DAO to the current GPDMA_CxDAR value (current destination address)"]
      B_0x1: [1, "At the end of a programmed burst transfer to the destination, the GPDMA_CxDAR register is updated by subtracting the programmed offset GPDMA_CxTR3.DAO to the current GPDMA_CxDAR value (current destination address)"]
    BRSDEC:
      B_0x0: [0, "at the end of a block transfer, the GPDMA_CxSAR register is updated by adding the programmed offset GPDMA_CxBR2.BRSAO to the current GPDMA_CxSAR value (current source address)"]
      B_0x1: [1, "at the end of a block transfer, the GPDMA_CxSAR register is updated by subtracting the programmed offset GPDMA_CxBR2.BRSAO from the current GPDMA_CxSAR value (current source address)"]
    BRDDEC:
      B_0x0: [0, "at the end of a block transfer, the GPDMA_CxDAR register is updated by adding the programmed offset GPDMA_CxBR2.BRDAO to the current GPDMA_CxDAR value (current destination address)"]
      B_0x1: [1, "at the end of a block transfer, the GPDMA_CxDAR register is updated by subtracting the programmed offset GPDMA_CxBR2.BRDAO from the current GPDMA_CxDAR value (current destination address)"]
  GPDMA_C13LLR:
    ULL:
      B_0x0: [0, no GPDMA_CxLLR update]
      B_0x1: [1, GPDMA_CxLLR update]
    UB2:
      B_0x0: [0, no GPDMA_CxBR2 update]
      B_0x1: [1, GPDMA_CxBR2 update]
    UT3:
      B_0x0: [0, no GPDMA_CxTR3 update]
      B_0x1: [1, GPDMA_CxTR3 update]
    UDA:
      B_0x0: [0, no GPDMA_CxDAR update]
      B_0x1: [1, GPDMA_CxDAR update]
    USA:
      B_0x0: [0, no GPDMA_CxSAR update]
      B_0x1: [1, GPDMA_CxSAR update]
    UB1:
      B_0x0: [0, "no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0] restored if any link transfer)"]
      B_0x1: [1, GPDMA_CxBR1 update]
    UT2:
      B_0x0: [0, no GPDMA_CxTR2 update]
      B_0x1: [1, GPDMA_CxTR2 update]
    UT1:
      B_0x0: [0, no GPDMA_CxTR1 update]
      B_0x1: [1, GPDMA_CxTR1 update]
  GPDMA_C14FCR:
    TCF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TCF flag cleared]
    HTF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding HTF flag cleared]
    DTEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding DTEF flag cleared]
    ULEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding ULEF flag cleared]
    USEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding USEF flag cleared]
    SUSPF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding SUSPF flag cleared]
    TOF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TOF flag cleared]
  GPDMA_C14SR:
    IDLEF:
      B_0x0: [0, channel not in idle state]
      B_0x1: [1, channel in idle state]
    TCF:
      B_0x0: [0, no transfer complete event]
      B_0x1: [1, a transfer complete event occurred]
    HTF:
      B_0x0: [0, no half transfer event]
      B_0x1: [1, an half transfer event occurred]
    DTEF:
      B_0x0: [0, no data transfer error event]
      B_0x1: [1, a master bus error event occurred on a data transfer]
    ULEF:
      B_0x0: [0, no update link transfer error event]
      B_0x1: [1, a master bus error event occurred while updating a linked-list register from memory]
    USEF:
      B_0x0: [0, no user setting error event]
      B_0x1: [1, a user setting error event occurred]
    SUSPF:
      B_0x0: [0, no completed suspension event]
      B_0x1: [1, a completed suspension event occurred]
    TOF:
      B_0x0: [0, no trigger overrun event]
      B_0x1: [1, a trigger overrun event occurred]
  GPDMA_C14CR:
    EN:
      B_0x0: [0, "write: ignored, read: channel disabled"]
      B_0x1: [1, "write: enable channel, read: channel enabled"]
    RESET:
      B_0x0: [0, no channel reset]
      B_0x1: [1, channel reset]
    SUSP:
      B_0x0: [0, "write: resume channel, read: channel not suspended"]
      B_0x1: [1, "write: suspend channel, read: channel suspended."]
    TCIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    HTIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    DTEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    ULEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    USEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    SUSPIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    TOIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    LSM:
      B_0x0: [0, "channel executed for the full linked-list and completed at the end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then GPDMA_CxBR1.BNDT[15:0] = 0 and GPDMA_CxBR1.BRC[10:0] = 0 if present."]
      B_0x1: [1, channel executed once for the current LLI]
    LAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    PRIO:
      B_0x0: [0, "low priority, low weight"]
      B_0x1: [1, "low priority, mid weight"]
      B_0x2: [2, "low priority, high weight"]
      B_0x3: [3, high priority]
  GPDMA_C14TR1:
    SDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    SINC:
      B_0x0: [0, fixed burst]
      B_0x1: [1, contiguously incremented burst]
    PAM:
      B_0x0: [0, "source data is transferred as right aligned, left-truncated down to the destination data width"]
      B_0x1: [1, "source data is transferred as left-aligned, right-truncated down to the destination data width"]
    SBX:
      B_0x0: [0, no byte-based exchange within the unaligned half-word of each source word]
      B_0x1: [1, the two consecutive bytes within the unaligned half-word of each source word are exchanged.]
    SAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    SSEC:
      B_0x0: [0, GPDMA transfer non-secure]
      B_0x1: [1, GPDMA transfer secure]
    DDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    DINC:
      B_0x0: [0, fixed burst]
      B_0x1: [1, contiguously incremented burst]
    DBX:
      B_0x0: [0, no byte-based exchange within half-word]
      B_0x1: [1, the two consecutive (post PAM) bytes are exchanged in each destination half-word.]
    DHX:
      B_0x0: [0, no halfword-based exchanged within word]
      B_0x1: [1, the two consecutive (post PAM) half-words are exchanged in each destination word.]
    DAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    DSEC:
      B_0x0: [0, GPDMA transfer non-secure]
      B_0x1: [1, GPDMA transfer secure]
  GPDMA_C14TR2:
    SWREQ:
      B_0x0: [0, "no software request. The selected hardware request REQSEL[6:0] is taken into account."]
      B_0x1: [1, "software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[6:0] is ignored."]
    DREQ:
      B_0x0: [0, selected hardware request driven by a source peripheral (request signal taken into account by the GPDMA transfer scheduler over the source/read port)]
      B_0x1: [1, selected hardware request driven by a destination peripheral (request signal taken into account by the GPDMA transfer scheduler over the destination/write port)]
    BREQ:
      B_0x0: [0, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a burst level.]
      B_0x1: [1, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see ).]
    TRIGM:
      B_0x0: [0, "at block level: the first burst read of each block transfer is conditioned by one hit trigger (channel x = 12 to 15, for each block if a 2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] ≠ 0)."]
      B_0x1: [1, "channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level, the"]
      B_0x2: [2, "at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned."]
      B_0x3: [3, "at programmed burst level: If SWREQ = 1, each programmed burst read is conditioned   by one hit trigger. If SWREQ = 0, each programmed burst that is requested by the selected peripheral, is conditioned by one hit trigger."]
    TRIGPOL:
      B_0x0: [0, no trigger (masked trigger event)]
      B_0x1: [1, trigger on the rising edge]
      B_0x2: [2, trigger on the falling edge]
      B_0x3: [3, same as 00]
    TCEM:
      B_0x0: [0, "at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half)   transfer event is generated at the (respectively half of the) end of a block."]
      B_0x1: [1, "channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] =  0), the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block."]
      B_0x2: [2, "at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer or a 2D/repeated block transfer for channel x = 12 to 15), if any data transfer."]
      B_0x3: [3, "at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the channel transfer is continuous/infinite, no event is generated."]
  GPDMA_C14BR1:
    SDEC:
      B_0x0: [0, "At the end of a programmed burst transfer from the source, the GPDMA_CxSAR register is updated by adding the programmed offset GPDMA_CxTR3.SAO to the current GPDMA_CxSAR value (current source address)"]
      B_0x1: [1, "At the end of a programmed burst transfer from the source, the GPDMA_CxSAR register is updated by subtracting the programmed offset GPDMA_CxTR3.SAO to the current GPDMA_CxSAR value (current source address)"]
    DDEC:
      B_0x0: [0, "At the end of a programmed burst transfer to the destination, the GPDMA_CxDAR register is updated by adding the programmed offset GPDMA_CxTR3.DAO to the current GPDMA_CxDAR value (current destination address)"]
      B_0x1: [1, "At the end of a programmed burst transfer to the destination, the GPDMA_CxDAR register is updated by subtracting the programmed offset GPDMA_CxTR3.DAO to the current GPDMA_CxDAR value (current destination address)"]
    BRSDEC:
      B_0x0: [0, "at the end of a block transfer, the GPDMA_CxSAR register is updated by adding the programmed offset GPDMA_CxBR2.BRSAO to the current GPDMA_CxSAR value (current source address)"]
      B_0x1: [1, "at the end of a block transfer, the GPDMA_CxSAR register is updated by subtracting the programmed offset GPDMA_CxBR2.BRSAO from the current GPDMA_CxSAR value (current source address)"]
    BRDDEC:
      B_0x0: [0, "at the end of a block transfer, the GPDMA_CxDAR register is updated by adding the programmed offset GPDMA_CxBR2.BRDAO to the current GPDMA_CxDAR value (current destination address)"]
      B_0x1: [1, "at the end of a block transfer, the GPDMA_CxDAR register is updated by subtracting the programmed offset GPDMA_CxBR2.BRDAO from the current GPDMA_CxDAR value (current destination address)"]
  GPDMA_C14LLR:
    ULL:
      B_0x0: [0, no GPDMA_CxLLR update]
      B_0x1: [1, GPDMA_CxLLR update]
    UB2:
      B_0x0: [0, no GPDMA_CxBR2 update]
      B_0x1: [1, GPDMA_CxBR2 update]
    UT3:
      B_0x0: [0, no GPDMA_CxTR3 update]
      B_0x1: [1, GPDMA_CxTR3 update]
    UDA:
      B_0x0: [0, no GPDMA_CxDAR update]
      B_0x1: [1, GPDMA_CxDAR update]
    USA:
      B_0x0: [0, no GPDMA_CxSAR update]
      B_0x1: [1, GPDMA_CxSAR update]
    UB1:
      B_0x0: [0, "no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0] restored if any link transfer)"]
      B_0x1: [1, GPDMA_CxBR1 update]
    UT2:
      B_0x0: [0, no GPDMA_CxTR2 update]
      B_0x1: [1, GPDMA_CxTR2 update]
    UT1:
      B_0x0: [0, no GPDMA_CxTR1 update]
      B_0x1: [1, GPDMA_CxTR1 update]
  GPDMA_C15FCR:
    TCF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TCF flag cleared]
    HTF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding HTF flag cleared]
    DTEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding DTEF flag cleared]
    ULEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding ULEF flag cleared]
    USEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding USEF flag cleared]
    SUSPF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding SUSPF flag cleared]
    TOF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TOF flag cleared]
  GPDMA_C15SR:
    IDLEF:
      B_0x0: [0, channel not in idle state]
      B_0x1: [1, channel in idle state]
    TCF:
      B_0x0: [0, no transfer complete event]
      B_0x1: [1, a transfer complete event occurred]
    HTF:
      B_0x0: [0, no half transfer event]
      B_0x1: [1, an half transfer event occurred]
    DTEF:
      B_0x0: [0, no data transfer error event]
      B_0x1: [1, a master bus error event occurred on a data transfer]
    ULEF:
      B_0x0: [0, no update link transfer error event]
      B_0x1: [1, a master bus error event occurred while updating a linked-list register from memory]
    USEF:
      B_0x0: [0, no user setting error event]
      B_0x1: [1, a user setting error event occurred]
    SUSPF:
      B_0x0: [0, no completed suspension event]
      B_0x1: [1, a completed suspension event occurred]
    TOF:
      B_0x0: [0, no trigger overrun event]
      B_0x1: [1, a trigger overrun event occurred]
  GPDMA_C15CR:
    EN:
      B_0x0: [0, "write: ignored, read: channel disabled"]
      B_0x1: [1, "write: enable channel, read: channel enabled"]
    RESET:
      B_0x0: [0, no channel reset]
      B_0x1: [1, channel reset]
    SUSP:
      B_0x0: [0, "write: resume channel, read: channel not suspended"]
      B_0x1: [1, "write: suspend channel, read: channel suspended."]
    TCIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    HTIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    DTEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    ULEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    USEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    SUSPIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    TOIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    LSM:
      B_0x0: [0, "channel executed for the full linked-list and completed at the end of the last LLI (GPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0 and UT3 = UB2 = 0 if present). Then GPDMA_CxBR1.BNDT[15:0] = 0 and GPDMA_CxBR1.BRC[10:0] = 0 if present."]
      B_0x1: [1, channel executed once for the current LLI]
    LAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    PRIO:
      B_0x0: [0, "low priority, low weight"]
      B_0x1: [1, "low priority, mid weight"]
      B_0x2: [2, "low priority, high weight"]
      B_0x3: [3, high priority]
  GPDMA_C15TR1:
    SDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    SINC:
      B_0x0: [0, fixed burst]
      B_0x1: [1, contiguously incremented burst]
    PAM:
      B_0x0: [0, "source data is transferred as right aligned, left-truncated down to the destination data width"]
      B_0x1: [1, "source data is transferred as left-aligned, right-truncated down to the destination data width"]
    SBX:
      B_0x0: [0, no byte-based exchange within the unaligned half-word of each source word]
      B_0x1: [1, the two consecutive bytes within the unaligned half-word of each source word are exchanged.]
    SAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    SSEC:
      B_0x0: [0, GPDMA transfer non-secure]
      B_0x1: [1, GPDMA transfer secure]
    DDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    DINC:
      B_0x0: [0, fixed burst]
      B_0x1: [1, contiguously incremented burst]
    DBX:
      B_0x0: [0, no byte-based exchange within half-word]
      B_0x1: [1, the two consecutive (post PAM) bytes are exchanged in each destination half-word.]
    DHX:
      B_0x0: [0, no halfword-based exchanged within word]
      B_0x1: [1, the two consecutive (post PAM) half-words are exchanged in each destination word.]
    DAP:
      B_0x0: [0, port 0 (AHB) allocated]
      B_0x1: [1, port 1 (AHB) allocated]
    DSEC:
      B_0x0: [0, GPDMA transfer non-secure]
      B_0x1: [1, GPDMA transfer secure]
  GPDMA_C15TR2:
    SWREQ:
      B_0x0: [0, "no software request. The selected hardware request REQSEL[6:0] is taken into account."]
      B_0x1: [1, "software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[6:0] is ignored."]
    DREQ:
      B_0x0: [0, selected hardware request driven by a source peripheral (request signal taken into account by the GPDMA transfer scheduler over the source/read port)]
      B_0x1: [1, selected hardware request driven by a destination peripheral (request signal taken into account by the GPDMA transfer scheduler over the destination/write port)]
    BREQ:
      B_0x0: [0, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a burst level.]
      B_0x1: [1, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see ).]
    TRIGM:
      B_0x0: [0, "at block level: the first burst read of each block transfer is conditioned by one hit trigger (channel x = 12 to 15, for each block if a 2D/repeated block is configured with GPDMA_CxBR1.BRC[10:0] ≠ 0)."]
      B_0x1: [1, "channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level, the"]
      B_0x2: [2, "at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned."]
      B_0x3: [3, "at programmed burst level: If SWREQ = 1, each programmed burst read is conditioned   by one hit trigger. If SWREQ = 0, each programmed burst that is requested by the selected peripheral, is conditioned by one hit trigger."]
    TRIGPOL:
      B_0x0: [0, no trigger (masked trigger event)]
      B_0x1: [1, trigger on the rising edge]
      B_0x2: [2, trigger on the falling edge]
      B_0x3: [3, same as 00]
    TCEM:
      B_0x0: [0, "at block level (when GPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half)   transfer event is generated at the (respectively half of the) end of a block."]
      B_0x1: [1, "channel x = 0 to 11, same as 00; channel x=12 to 15, at 2D/repeated block level (when GPDMA_CxBR1.BRC[10:0] =  0 and GPDMA_CxBR1.BNDT[15:0] =  0), the complete (and the half) transfer event is generated at the end (respectively half of the end) of the 2D/repeated block."]
      B_0x2: [2, "at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer or a 2D/repeated block transfer for channel x = 12 to 15), if any data transfer."]
      B_0x3: [3, "at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address GPDMA_CxLLR.LA[15:2] to zero and clears all the GPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL, plus UT3 and UB2 if present). If the channel transfer is continuous/infinite, no event is generated."]
  GPDMA_C15BR1:
    SDEC:
      B_0x0: [0, "At the end of a programmed burst transfer from the source, the GPDMA_CxSAR register is updated by adding the programmed offset GPDMA_CxTR3.SAO to the current GPDMA_CxSAR value (current source address)"]
      B_0x1: [1, "At the end of a programmed burst transfer from the source, the GPDMA_CxSAR register is updated by subtracting the programmed offset GPDMA_CxTR3.SAO to the current GPDMA_CxSAR value (current source address)"]
    DDEC:
      B_0x0: [0, "At the end of a programmed burst transfer to the destination, the GPDMA_CxDAR register is updated by adding the programmed offset GPDMA_CxTR3.DAO to the current GPDMA_CxDAR value (current destination address)"]
      B_0x1: [1, "At the end of a programmed burst transfer to the destination, the GPDMA_CxDAR register is updated by subtracting the programmed offset GPDMA_CxTR3.DAO to the current GPDMA_CxDAR value (current destination address)"]
    BRSDEC:
      B_0x0: [0, "at the end of a block transfer, the GPDMA_CxSAR register is updated by adding the programmed offset GPDMA_CxBR2.BRSAO to the current GPDMA_CxSAR value (current source address)"]
      B_0x1: [1, "at the end of a block transfer, the GPDMA_CxSAR register is updated by subtracting the programmed offset GPDMA_CxBR2.BRSAO from the current GPDMA_CxSAR value (current source address)"]
    BRDDEC:
      B_0x0: [0, "at the end of a block transfer, the GPDMA_CxDAR register is updated by adding the programmed offset GPDMA_CxBR2.BRDAO to the current GPDMA_CxDAR value (current destination address)"]
      B_0x1: [1, "at the end of a block transfer, the GPDMA_CxDAR register is updated by subtracting the programmed offset GPDMA_CxBR2.BRDAO from the current GPDMA_CxDAR value (current destination address)"]
  GPDMA_C15LLR:
    ULL:
      B_0x0: [0, no GPDMA_CxLLR update]
      B_0x1: [1, GPDMA_CxLLR update]
    UB2:
      B_0x0: [0, no GPDMA_CxBR2 update]
      B_0x1: [1, GPDMA_CxBR2 update]
    UT3:
      B_0x0: [0, no GPDMA_CxTR3 update]
      B_0x1: [1, GPDMA_CxTR3 update]
    UDA:
      B_0x0: [0, no GPDMA_CxDAR update]
      B_0x1: [1, GPDMA_CxDAR update]
    USA:
      B_0x0: [0, no GPDMA_CxSAR update]
      B_0x1: [1, GPDMA_CxSAR update]
    UB1:
      B_0x0: [0, "no GPDMA_CxBR1 update from memory (GPDMA_CxBR1.BNDT[15:0] restored if any link transfer)"]
      B_0x1: [1, GPDMA_CxBR1 update]
    UT2:
      B_0x0: [0, no GPDMA_CxTR2 update]
      B_0x1: [1, GPDMA_CxTR2 update]
    UT1:
      B_0x0: [0, no GPDMA_CxTR1 update]
      B_0x1: [1, GPDMA_CxTR1 update]
LPDMA1:
  LPDMA_C0FCR:
    TCF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TCF flag cleared]
    HTF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding HTF flag cleared]
    DTEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding DTEF flag cleared]
    ULEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding ULEF flag cleared]
    USEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding USEF flag cleared]
    SUSPF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding SUSPF flag cleared]
    TOF:
      B_0x0: [0, no effect]
      B_0x1: [1, clears the corresponding TOF flag]
  LPDMA_C0SR:
    IDLEF:
      B_0x0: [0, channel not in idle state]
      B_0x1: [1, channel in idle state]
    TCF:
      B_0x0: [0, no transfer complete event]
      B_0x1: [1, a transfer complete event occurred]
    HTF:
      B_0x0: [0, no half transfer event]
      B_0x1: [1, an half transfer event occurred]
    DTEF:
      B_0x0: [0, no data transfer error event]
      B_0x1: [1, a master bus error event occurred on a data transfer]
    ULEF:
      B_0x0: [0, no update link transfer error event]
      B_0x1: [1, a master bus error event occurred while updating a linked-list register from memory]
    USEF:
      B_0x0: [0, no user setting error event]
      B_0x1: [1, a user setting error event occurred]
    SUSPF:
      B_0x0: [0, no completed suspension event]
      B_0x1: [1, a completed suspension event occurred]
    TOF:
      B_0x0: [0, no effect]
      B_0x1: [1, clears the corresponding TOF flag]
  LPDMA_C0CR:
    EN:
      B_0x0: [0, "write: ignored, read: channel disabled"]
      B_0x1: [1, "write: enable channel, read: channel enabled"]
    RESET:
      B_0x0: [0, no channel reset]
      B_0x1: [1, channel reset]
    SUSP:
      B_0x0: [0, "write: resume channel, read: channel not suspended"]
      B_0x1: [1, "write: suspend channel, read: channel suspended."]
    TCIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    HTIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    DTEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    ULEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    USEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    SUSPIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    TOIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    LSM:
      B_0x0: [0, "channel executed for the full linked-list and completed at the end of the last LLI (LPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0). Then LPDMA_CxBR1.BNDT[15:0] = 0."]
      B_0x1: [1, channel executed once for the current LLI]
    PRIO:
      B_0x0: [0, "low priority, low weight"]
      B_0x1: [1, "low priority, mid weight"]
      B_0x2: [2, "low priority, high weight"]
      B_0x3: [3, high priority]
  LPDMA_C0TR1:
    SDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    SINC:
      B_0x0: [0, fixed single]
      B_0x1: [1, contiguously incremented single]
    PAM:
      B_0x0: [0, "source data is transferred as right aligned, left-truncated down to the destination data width"]
      B_0x1: [1, "source data is transferred as left-aligned, right-truncated down to the destination data width"]
    SSEC:
      B_0x0: [0, LPDMA transfer non-secure]
      B_0x1: [1, LPDMA transfer secure]
    DDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    DINC:
      B_0x0: [0, fixed single]
      B_0x1: [1, contiguously incremented single]
    DSEC:
      B_0x0: [0, LPDMA transfer non-secure]
      B_0x1: [1, LPDMA transfer secure]
  LPDMA_C0TR2:
    SWREQ:
      B_0x0: [0, "no software request. The selected hardware request REQSEL[4:0] is taken into account."]
      B_0x1: [1, "software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[4:0] is ignored."]
    BREQ:
      B_0x0: [0, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a single level.]
      B_0x1: [1, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see request as a block request).]
    TRIGM:
      B_0x0: [0, "at block level: the first single read of each block transfer is conditioned by one hit trigger."]
      B_0x1: [1, same as 00]
      B_0x2: [2, "at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned."]
      B_0x3: [3, "at programmed single level: each programmed single read is conditioned by one hit trigger."]
    TRIGPOL:
      B_0x0: [0, no trigger (masked trigger event)]
      B_0x1: [1, trigger on the rising edge]
      B_0x2: [2, trigger on the falling edge]
      B_0x3: [3, same as 00]
    TCEM:
      B_0x0: [0, "at block level (when LPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half)   transfer event is generated at the (respectively half of the) end of a block."]
      B_0x1: [1, same as 00]
      B_0x2: [2, "at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer), if any data transfer."]
      B_0x3: [3, "at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address LPDMA_CxLLR.LA[15:2] to zero and clears all the LPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL). If the channel transfer is continuous/infinite, no event is generated."]
  LPDMA_C0LLR:
    ULL:
      B_0x0: [0, no LPDMA_CxLLR update]
      B_0x1: [1, LPDMA_CxLLR update]
    UDA:
      B_0x0: [0, no LPDMA_CxDAR update]
      B_0x1: [1, LPDMA_CxDAR update]
    USA:
      B_0x0: [0, no LPDMA_CxSAR update]
      B_0x1: [1, LPDMA_CxSAR update]
    UB1:
      B_0x0: [0, no LPDMA_CxBR1 update from memory and internally restored to the previous programmed value]
      B_0x1: [1, LPDMA_CxBR1 update]
    UT2:
      B_0x0: [0, no LPDMA_CxTR2 update]
      B_0x1: [1, LPDMA_CxTR2 update]
    UT1:
      B_0x0: [0, no LPDMA_CxTR1 update]
      B_0x1: [1, LPDMA_CxTR1 update]
  LPDMA_C1FCR:
    TCF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TCF flag cleared]
    HTF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding HTF flag cleared]
    DTEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding DTEF flag cleared]
    ULEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding ULEF flag cleared]
    USEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding USEF flag cleared]
    SUSPF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding SUSPF flag cleared]
    TOF:
      B_0x0: [0, no effect]
      B_0x1: [1, clears the corresponding TOF flag]
  LPDMA_C1SR:
    IDLEF:
      B_0x0: [0, channel not in idle state]
      B_0x1: [1, channel in idle state]
    TCF:
      B_0x0: [0, no transfer complete event]
      B_0x1: [1, a transfer complete event occurred]
    HTF:
      B_0x0: [0, no half transfer event]
      B_0x1: [1, an half transfer event occurred]
    DTEF:
      B_0x0: [0, no data transfer error event]
      B_0x1: [1, a master bus error event occurred on a data transfer]
    ULEF:
      B_0x0: [0, no update link transfer error event]
      B_0x1: [1, a master bus error event occurred while updating a linked-list register from memory]
    USEF:
      B_0x0: [0, no user setting error event]
      B_0x1: [1, a user setting error event occurred]
    SUSPF:
      B_0x0: [0, no completed suspension event]
      B_0x1: [1, a completed suspension event occurred]
    TOF:
      B_0x0: [0, no effect]
      B_0x1: [1, clears the corresponding TOF flag]
  LPDMA_C1CR:
    EN:
      B_0x0: [0, "write: ignored, read: channel disabled"]
      B_0x1: [1, "write: enable channel, read: channel enabled"]
    RESET:
      B_0x0: [0, no channel reset]
      B_0x1: [1, channel reset]
    SUSP:
      B_0x0: [0, "write: resume channel, read: channel not suspended"]
      B_0x1: [1, "write: suspend channel, read: channel suspended."]
    TCIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    HTIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    DTEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    ULEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    USEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    SUSPIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    TOIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    LSM:
      B_0x0: [0, "channel executed for the full linked-list and completed at the end of the last LLI (LPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0). Then LPDMA_CxBR1.BNDT[15:0] = 0."]
      B_0x1: [1, channel executed once for the current LLI]
    PRIO:
      B_0x0: [0, "low priority, low weight"]
      B_0x1: [1, "low priority, mid weight"]
      B_0x2: [2, "low priority, high weight"]
      B_0x3: [3, high priority]
  LPDMA_C1TR1:
    SDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    SINC:
      B_0x0: [0, fixed single]
      B_0x1: [1, contiguously incremented single]
    PAM:
      B_0x0: [0, "source data is transferred as right aligned, left-truncated down to the destination data width"]
      B_0x1: [1, "source data is transferred as left-aligned, right-truncated down to the destination data width"]
    SSEC:
      B_0x0: [0, LPDMA transfer non-secure]
      B_0x1: [1, LPDMA transfer secure]
    DDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    DINC:
      B_0x0: [0, fixed single]
      B_0x1: [1, contiguously incremented single]
    DSEC:
      B_0x0: [0, LPDMA transfer non-secure]
      B_0x1: [1, LPDMA transfer secure]
  LPDMA_C1TR2:
    SWREQ:
      B_0x0: [0, "no software request. The selected hardware request REQSEL[4:0] is taken into account."]
      B_0x1: [1, "software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[4:0] is ignored."]
    BREQ:
      B_0x0: [0, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a single level.]
      B_0x1: [1, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see request as a block request).]
    TRIGM:
      B_0x0: [0, "at block level: the first single read of each block transfer is conditioned by one hit trigger."]
      B_0x1: [1, same as 00]
      B_0x2: [2, "at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned."]
      B_0x3: [3, "at programmed single level: each programmed single read is conditioned by one hit trigger."]
    TRIGPOL:
      B_0x0: [0, no trigger (masked trigger event)]
      B_0x1: [1, trigger on the rising edge]
      B_0x2: [2, trigger on the falling edge]
      B_0x3: [3, same as 00]
    TCEM:
      B_0x0: [0, "at block level (when LPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half)   transfer event is generated at the (respectively half of the) end of a block."]
      B_0x1: [1, same as 00]
      B_0x2: [2, "at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer), if any data transfer."]
      B_0x3: [3, "at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address LPDMA_CxLLR.LA[15:2] to zero and clears all the LPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL). If the channel transfer is continuous/infinite, no event is generated."]
  LPDMA_C1LLR:
    ULL:
      B_0x0: [0, no LPDMA_CxLLR update]
      B_0x1: [1, LPDMA_CxLLR update]
    UDA:
      B_0x0: [0, no LPDMA_CxDAR update]
      B_0x1: [1, LPDMA_CxDAR update]
    USA:
      B_0x0: [0, no LPDMA_CxSAR update]
      B_0x1: [1, LPDMA_CxSAR update]
    UB1:
      B_0x0: [0, no LPDMA_CxBR1 update from memory and internally restored to the previous programmed value]
      B_0x1: [1, LPDMA_CxBR1 update]
    UT2:
      B_0x0: [0, no LPDMA_CxTR2 update]
      B_0x1: [1, LPDMA_CxTR2 update]
    UT1:
      B_0x0: [0, no LPDMA_CxTR1 update]
      B_0x1: [1, LPDMA_CxTR1 update]
  LPDMA_C2FCR:
    TCF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TCF flag cleared]
    HTF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding HTF flag cleared]
    DTEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding DTEF flag cleared]
    ULEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding ULEF flag cleared]
    USEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding USEF flag cleared]
    SUSPF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding SUSPF flag cleared]
    TOF:
      B_0x0: [0, no effect]
      B_0x1: [1, clears the corresponding TOF flag]
  LPDMA_C2SR:
    IDLEF:
      B_0x0: [0, channel not in idle state]
      B_0x1: [1, channel in idle state]
    TCF:
      B_0x0: [0, no transfer complete event]
      B_0x1: [1, a transfer complete event occurred]
    HTF:
      B_0x0: [0, no half transfer event]
      B_0x1: [1, an half transfer event occurred]
    DTEF:
      B_0x0: [0, no data transfer error event]
      B_0x1: [1, a master bus error event occurred on a data transfer]
    ULEF:
      B_0x0: [0, no update link transfer error event]
      B_0x1: [1, a master bus error event occurred while updating a linked-list register from memory]
    USEF:
      B_0x0: [0, no user setting error event]
      B_0x1: [1, a user setting error event occurred]
    SUSPF:
      B_0x0: [0, no completed suspension event]
      B_0x1: [1, a completed suspension event occurred]
    TOF:
      B_0x0: [0, no effect]
      B_0x1: [1, clears the corresponding TOF flag]
  LPDMA_C2CR:
    EN:
      B_0x0: [0, "write: ignored, read: channel disabled"]
      B_0x1: [1, "write: enable channel, read: channel enabled"]
    RESET:
      B_0x0: [0, no channel reset]
      B_0x1: [1, channel reset]
    SUSP:
      B_0x0: [0, "write: resume channel, read: channel not suspended"]
      B_0x1: [1, "write: suspend channel, read: channel suspended."]
    TCIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    HTIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    DTEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    ULEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    USEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    SUSPIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    TOIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    LSM:
      B_0x0: [0, "channel executed for the full linked-list and completed at the end of the last LLI (LPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0). Then LPDMA_CxBR1.BNDT[15:0] = 0."]
      B_0x1: [1, channel executed once for the current LLI]
    PRIO:
      B_0x0: [0, "low priority, low weight"]
      B_0x1: [1, "low priority, mid weight"]
      B_0x2: [2, "low priority, high weight"]
      B_0x3: [3, high priority]
  LPDMA_C2TR1:
    SDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    SINC:
      B_0x0: [0, fixed single]
      B_0x1: [1, contiguously incremented single]
    PAM:
      B_0x0: [0, "source data is transferred as right aligned, left-truncated down to the destination data width"]
      B_0x1: [1, "source data is transferred as left-aligned, right-truncated down to the destination data width"]
    SSEC:
      B_0x0: [0, LPDMA transfer non-secure]
      B_0x1: [1, LPDMA transfer secure]
    DDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    DINC:
      B_0x0: [0, fixed single]
      B_0x1: [1, contiguously incremented single]
    DSEC:
      B_0x0: [0, LPDMA transfer non-secure]
      B_0x1: [1, LPDMA transfer secure]
  LPDMA_C2TR2:
    SWREQ:
      B_0x0: [0, "no software request. The selected hardware request REQSEL[4:0] is taken into account."]
      B_0x1: [1, "software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[4:0] is ignored."]
    BREQ:
      B_0x0: [0, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a single level.]
      B_0x1: [1, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see request as a block request).]
    TRIGM:
      B_0x0: [0, "at block level: the first single read of each block transfer is conditioned by one hit trigger."]
      B_0x1: [1, same as 00]
      B_0x2: [2, "at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned."]
      B_0x3: [3, "at programmed single level: each programmed single read is conditioned by one hit trigger."]
    TRIGPOL:
      B_0x0: [0, no trigger (masked trigger event)]
      B_0x1: [1, trigger on the rising edge]
      B_0x2: [2, trigger on the falling edge]
      B_0x3: [3, same as 00]
    TCEM:
      B_0x0: [0, "at block level (when LPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half)   transfer event is generated at the (respectively half of the) end of a block."]
      B_0x1: [1, same as 00]
      B_0x2: [2, "at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer), if any data transfer."]
      B_0x3: [3, "at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address LPDMA_CxLLR.LA[15:2] to zero and clears all the LPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL). If the channel transfer is continuous/infinite, no event is generated."]
  LPDMA_C2LLR:
    ULL:
      B_0x0: [0, no LPDMA_CxLLR update]
      B_0x1: [1, LPDMA_CxLLR update]
    UDA:
      B_0x0: [0, no LPDMA_CxDAR update]
      B_0x1: [1, LPDMA_CxDAR update]
    USA:
      B_0x0: [0, no LPDMA_CxSAR update]
      B_0x1: [1, LPDMA_CxSAR update]
    UB1:
      B_0x0: [0, no LPDMA_CxBR1 update from memory and internally restored to the previous programmed value]
      B_0x1: [1, LPDMA_CxBR1 update]
    UT2:
      B_0x0: [0, no LPDMA_CxTR2 update]
      B_0x1: [1, LPDMA_CxTR2 update]
    UT1:
      B_0x0: [0, no LPDMA_CxTR1 update]
      B_0x1: [1, LPDMA_CxTR1 update]
  LPDMA_C3FCR:
    TCF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding TCF flag cleared]
    HTF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding HTF flag cleared]
    DTEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding DTEF flag cleared]
    ULEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding ULEF flag cleared]
    USEF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding USEF flag cleared]
    SUSPF:
      B_0x0: [0, no effect]
      B_0x1: [1, corresponding SUSPF flag cleared]
    TOF:
      B_0x0: [0, no effect]
      B_0x1: [1, clears the corresponding TOF flag]
  LPDMA_C3SR:
    IDLEF:
      B_0x0: [0, channel not in idle state]
      B_0x1: [1, channel in idle state]
    TCF:
      B_0x0: [0, no transfer complete event]
      B_0x1: [1, a transfer complete event occurred]
    HTF:
      B_0x0: [0, no half transfer event]
      B_0x1: [1, an half transfer event occurred]
    DTEF:
      B_0x0: [0, no data transfer error event]
      B_0x1: [1, a master bus error event occurred on a data transfer]
    ULEF:
      B_0x0: [0, no update link transfer error event]
      B_0x1: [1, a master bus error event occurred while updating a linked-list register from memory]
    USEF:
      B_0x0: [0, no user setting error event]
      B_0x1: [1, a user setting error event occurred]
    SUSPF:
      B_0x0: [0, no completed suspension event]
      B_0x1: [1, a completed suspension event occurred]
    TOF:
      B_0x0: [0, no effect]
      B_0x1: [1, clears the corresponding TOF flag]
  LPDMA_C3CR:
    EN:
      B_0x0: [0, "write: ignored, read: channel disabled"]
      B_0x1: [1, "write: enable channel, read: channel enabled"]
    RESET:
      B_0x0: [0, no channel reset]
      B_0x1: [1, channel reset]
    SUSP:
      B_0x0: [0, "write: resume channel, read: channel not suspended"]
      B_0x1: [1, "write: suspend channel, read: channel suspended."]
    TCIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    HTIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    DTEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    ULEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    USEIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    SUSPIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    TOIE:
      B_0x0: [0, interrupt disabled]
      B_0x1: [1, interrupt enabled]
    LSM:
      B_0x0: [0, "channel executed for the full linked-list and completed at the end of the last LLI (LPDMA_CxLLR = 0). The 16 low-significant bits of the link address are null (LA[15:0] = 0) and all the update bits are null (UT1 =UB1 = UT2 = USA = UDA = ULL = 0). Then LPDMA_CxBR1.BNDT[15:0] = 0."]
      B_0x1: [1, channel executed once for the current LLI]
    PRIO:
      B_0x0: [0, "low priority, low weight"]
      B_0x1: [1, "low priority, mid weight"]
      B_0x2: [2, "low priority, high weight"]
      B_0x3: [3, high priority]
  LPDMA_C3TR1:
    SDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    SINC:
      B_0x0: [0, fixed single]
      B_0x1: [1, contiguously incremented single]
    PAM:
      B_0x0: [0, "source data is transferred as right aligned, left-truncated down to the destination data width"]
      B_0x1: [1, "source data is transferred as left-aligned, right-truncated down to the destination data width"]
    SSEC:
      B_0x0: [0, LPDMA transfer non-secure]
      B_0x1: [1, LPDMA transfer secure]
    DDW_LOG2:
      B_0x0: [0, byte]
      B_0x1: [1, half-word (2 bytes)]
      B_0x2: [2, word (4 bytes)]
      B_0x3: [3, user setting error reported and no transfer issued]
    DINC:
      B_0x0: [0, fixed single]
      B_0x1: [1, contiguously incremented single]
    DSEC:
      B_0x0: [0, LPDMA transfer non-secure]
      B_0x1: [1, LPDMA transfer secure]
  LPDMA_C3TR2:
    SWREQ:
      B_0x0: [0, "no software request. The selected hardware request REQSEL[4:0] is taken into account."]
      B_0x1: [1, "software request for a memory-to-memory transfer. The default selected hardware request as per REQSEL[4:0] is ignored."]
    BREQ:
      B_0x0: [0, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a single level.]
      B_0x1: [1, the selected hardware request is driven by a peripheral with a hardware request/acknowledge protocol at a block level (see request as a block request).]
    TRIGM:
      B_0x0: [0, "at block level: the first single read of each block transfer is conditioned by one hit trigger."]
      B_0x1: [1, same as 00]
      B_0x2: [2, "at link level: a LLI link transfer is conditioned by one hit trigger. The LLI data transfer (if any) is not conditioned."]
      B_0x3: [3, "at programmed single level: each programmed single read is conditioned by one hit trigger."]
    TRIGPOL:
      B_0x0: [0, no trigger (masked trigger event)]
      B_0x1: [1, trigger on the rising edge]
      B_0x2: [2, trigger on the falling edge]
      B_0x3: [3, same as 00]
    TCEM:
      B_0x0: [0, "at block level (when LPDMA_CxBR1.BNDT[15:0] = 0): the complete (and the half)   transfer event is generated at the (respectively half of the) end of a block."]
      B_0x1: [1, same as 00]
      B_0x2: [2, "at LLI level: the complete transfer event is generated at the end of the LLI transfer, including the update of the LLI if any. The half transfer event is generated at the half of the LLI data transfer (the LLI data transfer being a block transfer), if any data transfer."]
      B_0x3: [3, "at channel level: the complete transfer event is generated at the end of the last LLI transfer. The half transfer event is generated at the half of the data transfer of the last LLI. The last LLI updates the link address LPDMA_CxLLR.LA[15:2] to zero and clears all the LPDMA_CxLLR update bits (UT1, UT2, UB1, USA, UDA and ULL). If the channel transfer is continuous/infinite, no event is generated."]
  LPDMA_C3LLR:
    ULL:
      B_0x0: [0, no LPDMA_CxLLR update]
      B_0x1: [1, LPDMA_CxLLR update]
    UDA:
      B_0x0: [0, no LPDMA_CxDAR update]
      B_0x1: [1, LPDMA_CxDAR update]
    USA:
      B_0x0: [0, no LPDMA_CxSAR update]
      B_0x1: [1, LPDMA_CxSAR update]
    UB1:
      B_0x0: [0, no LPDMA_CxBR1 update from memory and internally restored to the previous programmed value]
      B_0x1: [1, LPDMA_CxBR1 update]
    UT2:
      B_0x0: [0, no LPDMA_CxTR2 update]
      B_0x1: [1, LPDMA_CxTR2 update]
    UT1:
      B_0x0: [0, no LPDMA_CxTR1 update]
      B_0x1: [1, LPDMA_CxTR1 update]
SPI1:
  SPI_CR1:
    SPE:
      B_0x0: [0, Serial peripheral disabled.]
      B_0x1: [1, Serial peripheral enabled]
    MASRX:
      B_0x0: [0, "SPI flow/clock generation is continuous, regardless of overrun condition. (data are lost)"]
      B_0x1: [1, "SPI flow is suspended temporary on RxFIFO full condition, before reaching overrun condition. The SUSP flag is set when the SPI communication is suspended."]
    CSTART:
      B_0x0: [0, master transfer is at idle]
      B_0x1: [1, master transfer is on-going or temporary suspended by automatic suspend]
    HDDIR:
      B_0x0: [0, SPI is Receiver]
      B_0x1: [1, SPI is transmitter]
    CRC33_17:
      B_0x0: [0, Full size (33-bit or 17-bit) CRC polynomial is not used]
      B_0x1: [1, Full size (33-bit or 17-bit) CRC polynomial is used]
    RCRCINI:
      B_0x0: [0, All zero pattern is applied]
      B_0x1: [1, All ones pattern is applied]
    TCRCINI:
      B_0x0: [0, all zero pattern is applied]
      B_0x1: [1, all ones pattern is applied]
    IOLOCK:
      B_0x0: [0, AF configuration is not locked]
      B_0x1: [1, AF configuration is locked]
  SPI_CFG1:
    DSIZE:
      B_0x0: [0, not used]
      B_0x1: [1, not used]
      B_0x2: [2, not used]
      B_0x3: [3, 4-bits]
      B_0x4: [4, 5-bits]
      B_0x5: [5, 6-bits]
      B_0x6: [6, 7-bits]
      B_0x7: [7, 8-bits]
      B_0x1D: [29, 30-bits]
      B_0x1E: [30, 31-bits]
      B_0x1F: [31, 32-bits]
    FTHLV:
      B_0x0: [0, 1-data]
      B_0x1: [1, 2-data]
      B_0x2: [2, 3-data]
      B_0x3: [3, 4-data]
      B_0x4: [4, 5-data]
      B_0x5: [5, 6-data]
      B_0x6: [6, 7-data]
      B_0x7: [7, 8-data]
      B_0x8: [8, 9-data]
      B_0x9: [9, 10-data]
      B_0xA: [10, 11-data]
      B_0xB: [11, 12-data]
      B_0xC: [12, 13-data]
      B_0xD: [13, 14-data]
      B_0xE: [14, 15-data]
      B_0xF: [15, 16-data]
    UDRCFG:
      B_0x0: [0, slave sends a constant pattern defined by the user at the SPI_UDRDR register]
      B_0x1: [1, "Slave repeats lastly received data from master. When slave is configured at transmit only mode (COMM[1:0]=01), all zeros pattern is repeated."]
    RXDMAEN:
      B_0x0: [0, Rx-DMA disabled]
      B_0x1: [1, Rx-DMA enabled]
    TXDMAEN:
      B_0x0: [0, Tx DMA disabled]
      B_0x1: [1, Tx DMA enabled]
    CRCSIZE:
      B_0x3: [3, 4-bits]
      B_0x4: [4, 5-bits]
      B_0x5: [5, 6-bits]
      B_0x6: [6, 7-bits]
      B_0x7: [7, 8-bits]
      B_0x1D: [29, 30-bits]
      B_0x1E: [30, 31-bits]
      B_0x1F: [31, 32-bits]
    CRCEN:
      B_0x0: [0, CRC calculation disabled]
      B_0x1: [1, CRC calculation enabled]
    MBR:
      B_0x0: [0, SPI master clock/2]
      B_0x1: [1, SPI master clock/4]
      B_0x2: [2, SPI master clock/8]
      B_0x3: [3, SPI master clock/16]
      B_0x4: [4, SPI master clock/32]
      B_0x5: [5, SPI master clock/64]
      B_0x6: [6, SPI master clock/128]
      B_0x7: [7, SPI master clock/256]
    BPASS:
      B_0x0: [0, bypass is disabled]
      B_0x1: [1, bypass is enabled]
  SPI_CFG2:
    MSSI:
      B_0x0: [0, no extra delay]
      B_0x1: [1, 1 clock cycle period delay added]
      B_0xF: [15, 15 clock cycle periods delay added]
    MIDI:
      B_0x0: [0, no delay]
      B_0x1: [1, 1 clock cycle period delay]
      B_0xF: [15, 15 clock cycle periods delay]
    RDIOM:
      B_0x0: [0, RDY signal is defined internally fixed as permanently active (RDIOP setting has no effect)]
      B_0x1: [1, RDY signal is overtaken from alternate function input (at master case) or output (at slave case) of the dedicated pin (RDIOP setting takes effect)]
    RDIOP:
      B_0x0: [0, high level of the signal means the slave is ready for communication]
      B_0x1: [1, low level of the signal means the slave is ready for communication]
    IOSWP:
      B_0x0: [0, no swap]
      B_0x1: [1, MOSI and MISO are swapped]
    COMM:
      B_0x0: [0, full-duplex]
      B_0x1: [1, simplex transmitter]
      B_0x2: [2, simplex receiver]
      B_0x3: [3, half-duplex]
    SP:
      B_0x0: [0, SPI Motorola]
      B_0x1: [1, SPI TI]
    MASTER:
      B_0x0: [0, SPI Slave]
      B_0x1: [1, SPI Master]
    LSBFRST:
      B_0x0: [0, MSB transmitted first]
      B_0x1: [1, LSB transmitted first]
    CPHA:
      B_0x0: [0, the first clock transition is the first data capture edge]
      B_0x1: [1, the second clock transition is the first data capture edge]
    CPOL:
      B_0x0: [0, SCK signal is at 0 when idle]
      B_0x1: [1, SCK signal is at 1 when idle]
    SSM:
      B_0x0: [0, SS input value is determined by the SS PAD]
      B_0x1: [1, SS input value is determined by the SSI bit]
    SSIOP:
      B_0x0: [0, low level is active for SS signal]
      B_0x1: [1, high level is active for SS signal]
    SSOE:
      B_0x0: [0, SS output is disabled and the SPI can work in multi-master configuration]
      B_0x1: [1, "SS output is enabled. The SPI cannot work in a multi-master environment. It forces the SS pin at inactive level after the transfer is completed or SPI is disabled with respect to SSOM, MIDI, MSSI, SSIOP bits setting"]
    SSOM:
      B_0x0: [0, "SS is kept at active level till data transfer is completed, it becomes inactive with EOT flag"]
      B_0x1: [1, "SPI data frames are interleaved with SS non active pulses when MIDI[3:0]>1"]
    AFCNTR:
      B_0x0: [0, The peripheral takes no control of GPIOs while it is disabled]
      B_0x1: [1, The peripheral keeps always control of all associated GPIOs]
  SPI_IER:
    RXPIE:
      B_0x0: [0, RXP interrupt disabled]
      B_0x1: [1, RXP interrupt enabled]
    TXPIE:
      B_0x0: [0, TXP interrupt disabled]
      B_0x1: [1, TXP interrupt enabled]
    DXPIE:
      B_0x0: [0, DXP interrupt disabled]
      B_0x1: [1, DXP interrupt enabled]
    EOTIE:
      B_0x0: [0, EOT/SUSP/TXC interrupt disabled]
      B_0x1: [1, EOT/SUSP/TXC interrupt enabled]
    TXTFIE:
      B_0x0: [0, TXTF interrupt disabled]
      B_0x1: [1, TXTF interrupt enabled]
    UDRIE:
      B_0x0: [0, UDR interrupt disabled]
      B_0x1: [1, UDR interrupt enabled]
    OVRIE:
      B_0x0: [0, OVR interrupt disabled]
      B_0x1: [1, OVR interrupt enabled]
    CRCEIE:
      B_0x0: [0, CRC interrupt disabled]
      B_0x1: [1, CRC interrupt enabled]
    TIFREIE:
      B_0x0: [0, TIFRE interrupt disabled]
      B_0x1: [1, TIFRE interrupt enabled]
    MODFIE:
      B_0x0: [0, MODF interrupt disabled]
      B_0x1: [1, MODF interrupt enabled]
  SPI_SR:
    RXP:
      B_0x0: [0, RxFIFO is empty or a not complete data packet is received]
      B_0x1: [1, RxFIFO contains at least 1 data packet]
    TXP:
      B_0x0: [0, there is not enough space to locate next data packet at TxFIFO]
      B_0x1: [1, TxFIFO has enough free location to host 1 data packet]
    DXP:
      B_0x0: [0, TxFIFO is Full and/or RxFIFO is Empty]
      B_0x1: [1, both TxFIFO has space for write and RxFIFO contains for read a single packet at least]
    EOT:
      B_0x0: [0, transfer is on-going or not started]
      B_0x1: [1, transfer complete]
    TXTF:
      B_0x0: [0, upload of TxFIFO is on-going or not started]
      B_0x1: [1, TxFIFO upload is finished]
    UDR:
      B_0x0: [0, no underrun]
      B_0x1: [1, underrun detected]
    OVR:
      B_0x0: [0, no overrun]
      B_0x1: [1, overrun detected]
    CRCE:
      B_0x0: [0, no CRC error]
      B_0x1: [1, CRC error detected]
    TIFRE:
      B_0x0: [0, no TI Frame Error]
      B_0x1: [1, TI frame error detected]
    MODF:
      B_0x0: [0, no mode fault]
      B_0x1: [1, "mode fault detected. When MODF is set, SPE and IOLOCK bits at SPI_CR1 register are reset and their setting is blocked."]
    SUSP:
      B_0x0: [0, SPI not suspended (Master mode active or other mode).]
      B_0x1: [1, Master mode is suspended (current frame completed).]
    TXC:
      B_0x0: [0, "current data transaction is still ongoing, data is available in TxFIFO or last frame transmission is on going."]
      B_0x1: [1, last TxFIFO frame transmission complete]
    RXPLVL:
      B_0x0: [0, no next frame is available at RxFIFO]
      B_0x1: [1, 1 frame is available]
      B_0x2: [2, 2 frames are available*]
      B_0x3: [3, 3 frames are available*]
    RXWNE:
      B_0x0: [0, less than four bytes of RxFIFO space is occupied by data]
      B_0x1: [1, at least four bytes of RxFIFO space is occupied by data]
  SPI_AUTOCR:
    TRIGSEL:
      B_0x0: [0, spi_trg0 is selected]
      B_0x1: [1, spi_trg1 is selected]
      B_0xF: [15, spi_trg15 is selected]
    TRIGPOL:
      B_0x0: [0, trigger is active on raising edge]
      B_0x1: [1, trigger is active on falling edge]
    TRIGEN:
      B_0x0: [0, trigger of CSTART control disabled]
      B_0x1: [1, trigger of CSTART control enabled]
TIM1:
  TIM1_CR1:
    CEN:
      B_0x0: [0, Counter disabled]
      B_0x1: [1, Counter enabled]
    UDIS:
      B_0x0: [0, "UEV enabled. The Update (UEV) event is generated by one of the following events:"]
      B_0x1: [1, "UEV disabled. The Update event is not generated, shadow registers keep their value (ARR, PSC, CCRx). However the counter and the prescaler are reinitialized if the UG bit is set or if a hardware reset is received from the slave mode controller."]
    URS:
      B_0x0: [0, "Any of the following events generate an update interrupt or DMA request if enabled. These events can be:"]
      B_0x1: [1, Only counter overflow/underflow generates an update interrupt or DMA request if enabled.]
    OPM:
      B_0x0: [0, Counter is not stopped at update event]
      B_0x1: [1, Counter stops counting at the next update event (clearing the bit CEN)]
    DIR:
      B_0x0: [0, Counter used as upcounter]
      B_0x1: [1, Counter used as downcounter]
    CMS:
      B_0x0: [0, Edge-aligned mode. The counter counts up or down depending on the direction bit (DIR).]
      B_0x1: [1, Center-aligned mode 1. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set only when the counter is counting down.]
      B_0x2: [2, Center-aligned mode 2. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set only when the counter is counting up.]
      B_0x3: [3, Center-aligned mode 3. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set both when the counter is counting up or down.]
    ARPE:
      B_0x0: [0, TIMx_ARR register is not buffered]
      B_0x1: [1, TIMx_ARR register is buffered]
    CKD:
      B_0x0: [0, tDTS=ttim_ker_ck]
      B_0x1: [1, tDTS=2*ttim_ker_ck]
      B_0x2: [2, tDTS=4*ttim_ker_ck]
      B_0x3: [3, "Reserved, do not program this value"]
    UIFREMAP:
      B_0x0: [0, No remapping. UIF status bit is not copied to TIMx_CNT register bit 31.]
      B_0x1: [1, Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31.]
    DITHEN:
      B_0x0: [0, Dithering disabled]
      B_0x1: [1, Dithering enabled]
  TIM1_SMCR:
    SMS1:
      B_0x0: [0, "Slave mode disabled - if CEN = '1â then the prescaler is clocked directly by the internal clock."]
      B_0x1: [1, "Quadrature encoder mode 1, x2 mode- Counter counts up/down on tim_ti1fp1 edge depending on tim_ti2fp2 level."]
      B_0x2: [2, "Quadrature encoder mode 2, x2 mode - Counter counts up/down on tim_ti2fp2 edge depending on tim_ti1fp1 level."]
      B_0x3: [3, "Quadrature encoder mode 3, x4 mode - Counter counts up/down on both tim_ti1fp1 and tim_ti2fp2 edges depending on the level of the other input."]
      B_0x4: [4, Reset Mode - Rising edge of the selected trigger input (tim_trgi) reinitializes the counter and generates an update of the registers.]
      B_0x5: [5, Gated Mode - The counter clock is enabled when the trigger input (tim_trgi) is high. The counter stops (but is not reset) as soon as the trigger becomes low. Both start and stop of the counter are controlled.]
      B_0x6: [6, Trigger Mode - The counter starts at a rising edge of the trigger tim_trgi (but it is not reset). Only the start of the counter is controlled.]
      B_0x7: [7, External Clock Mode 1 - Rising edges of the selected trigger (tim_trgi) clock the counter.]
      B_0x8: [8, "Combined reset + trigger mode - Rising edge of the selected trigger input (tim_trgi) reinitializes the counter, generates an update of the registers and starts the counter."]
      B_0x9: [9, Combined gated + reset mode - The counter clock is enabled when the trigger input (tim_trgi) is high. The counter stops and is reset) as soon as the trigger becomes low. Both start and stop of the counter are controlled.]
      B_0xA: [10, "Encoder mode: Clock plus direction, x2 mode."]
      B_0xB: [11, "Encoder mode: Clock plus direction, x1 mode, tim_ti2fp2 edge sensitivity is set by CC2P"]
      B_0xC: [12, "Encoder mode: Directional Clock, x2 mode."]
      B_0xD: [13, "Encoder mode: Directional Clock, x1 mode, tim_ti1fp1 and tim_ti2fp2 edge sensitivity is set by CC1P and CC2P."]
      B_0xE: [14, "Quadrature encoder mode: x1 mode, counting on tim_ti1fp1 edges only, edge sensitivity is set by CC1P."]
      B_0xF: [15, "Quadrature encoder mode: x1 mode, counting on tim_ti2fp2 edges only, edge sensitivity is set by CC2P."]
    OCCS:
      B_0x0: [0, tim_ocref_clr_int is connected to the tim_ocref_clr input]
      B_0x1: [1, tim_ocref_clr_int is connected to tim_etrf]
    TS1:
      B_0x0: [0, Internal Trigger 0 (tim_itr0)]
      B_0x1: [1, Internal Trigger 1 (tim_itr1)]
      B_0x2: [2, Internal Trigger 2 (tim_itr2)]
      B_0x3: [3, Internal Trigger 3 (tim_itr3)]
      B_0x4: [4, tim_ti1 Edge Detector (tim_ti1f_ed)]
      B_0x5: [5, Filtered Timer Input 1 (tim_ti1fp1)]
      B_0x6: [6, Filtered Timer Input 2 (tim_ti2fp2)]
      B_0x7: [7, External Trigger input (tim_etrf)]
      B_0x8: [8, Internal Trigger 0 (tim_itr4)]
      B_0x9: [9, Internal Trigger 1 (tim_itr5)]
      B_0xA: [10, Internal Trigger 1 (tim_itr6)]
      B_0xB: [11, Internal Trigger 1 (tim_itr7)]
      B_0xC: [12, Internal Trigger 1 (tim_itr8)]
      B_0xD: [13, Internal Trigger 1 (tim_itr9)]
      B_0xE: [14, Internal Trigger 1 (tim_itr10)]
    MSM:
      B_0x0: [0, No action]
      B_0x1: [1, The effect of an event on the trigger input (tim_trgi) is delayed to allow a perfect synchronization between the current timer and its slaves (through tim_trgo). It is useful if we want to synchronize several timers on a single external event.]
    ETF:
      B_0x0: [0, "No filter, sampling is done at fDTS"]
      B_0x1: [1, "fSAMPLING=ftim_ker_ck, N=2"]
      B_0x2: [2, "fSAMPLING=ftim_ker_ck, N=4"]
      B_0x3: [3, "fSAMPLING=ftim_ker_ck, N=8"]
      B_0x4: [4, "fSAMPLING=fDTS/2, N=6"]
      B_0x5: [5, "fSAMPLING=fDTS/2, N=8"]
      B_0x6: [6, "fSAMPLING=fDTS/4, N=6"]
      B_0x7: [7, "fSAMPLING=fDTS/4, N=8"]
      B_0x8: [8, "fSAMPLING=fDTS/8, N=6"]
      B_0x9: [9, "fSAMPLING=fDTS/8, N=8"]
      B_0xA: [10, "fSAMPLING=fDTS/16, N=5"]
      B_0xB: [11, "fSAMPLING=fDTS/16, N=6"]
      B_0xC: [12, "fSAMPLING=fDTS/16, N=8"]
      B_0xD: [13, "fSAMPLING=fDTS/32, N=5"]
      B_0xE: [14, "fSAMPLING=fDTS/32, N=6"]
      B_0xF: [15, "fSAMPLING=fDTS/32, N=8"]
    ETPS:
      B_0x0: [0, Prescaler OFF]
      B_0x1: [1, tim_etr_in frequency divided by 2]
      B_0x2: [2, tim_etr_in frequency divided by 4]
      B_0x3: [3, tim_etr_in frequency divided by 8]
    ECE:
      B_0x0: [0, External clock mode 2 disabled]
      B_0x1: [1, External clock mode 2 enabled. The counter is clocked by any active edge on the tim_etrf signal.]
    ETP:
      B_0x0: [0, "tim_etr_in is non-inverted, active at high level or rising edge."]
      B_0x1: [1, "tim_etr_in is inverted, active at low level or falling edge."]
    SMS2:
      B_0x0: [0, "Slave mode disabled - if CEN = '1â then the prescaler is clocked directly by the internal clock."]
      B_0x1: [1, "Quadrature encoder mode 1, x2 mode- Counter counts up/down on tim_ti1fp1 edge depending on tim_ti2fp2 level."]
      B_0x2: [2, "Quadrature encoder mode 2, x2 mode - Counter counts up/down on tim_ti2fp2 edge depending on tim_ti1fp1 level."]
      B_0x3: [3, "Quadrature encoder mode 3, x4 mode - Counter counts up/down on both tim_ti1fp1 and tim_ti2fp2 edges depending on the level of the other input."]
      B_0x4: [4, Reset Mode - Rising edge of the selected trigger input (tim_trgi) reinitializes the counter and generates an update of the registers.]
      B_0x5: [5, Gated Mode - The counter clock is enabled when the trigger input (tim_trgi) is high. The counter stops (but is not reset) as soon as the trigger becomes low. Both start and stop of the counter are controlled.]
      B_0x6: [6, Trigger Mode - The counter starts at a rising edge of the trigger tim_trgi (but it is not reset). Only the start of the counter is controlled.]
      B_0x7: [7, External Clock Mode 1 - Rising edges of the selected trigger (tim_trgi) clock the counter.]
      B_0x8: [8, "Combined reset + trigger mode - Rising edge of the selected trigger input (tim_trgi) reinitializes the counter, generates an update of the registers and starts the counter."]
      B_0x9: [9, Combined gated + reset mode - The counter clock is enabled when the trigger input (tim_trgi) is high. The counter stops and is reset) as soon as the trigger becomes low. Both start and stop of the counter are controlled.]
      B_0xA: [10, "Encoder mode: Clock plus direction, x2 mode."]
      B_0xB: [11, "Encoder mode: Clock plus direction, x1 mode, tim_ti2fp2 edge sensitivity is set by CC2P"]
      B_0xC: [12, "Encoder mode: Directional Clock, x2 mode."]
      B_0xD: [13, "Encoder mode: Directional Clock, x1 mode, tim_ti1fp1 and tim_ti2fp2 edge sensitivity is set by CC1P and CC2P."]
      B_0xE: [14, "Quadrature encoder mode: x1 mode, counting on tim_ti1fp1 edges only, edge sensitivity is set by CC1P."]
      B_0xF: [15, "Quadrature encoder mode: x1 mode, counting on tim_ti2fp2 edges only, edge sensitivity is set by CC2P."]
    TS2:
      B_0x0: [0, Internal Trigger 0 (tim_itr0)]
      B_0x1: [1, Internal Trigger 1 (tim_itr1)]
      B_0x2: [2, Internal Trigger 2 (tim_itr2)]
      B_0x3: [3, Internal Trigger 3 (tim_itr3)]
      B_0x4: [4, tim_ti1 Edge Detector (tim_ti1f_ed)]
      B_0x5: [5, Filtered Timer Input 1 (tim_ti1fp1)]
      B_0x6: [6, Filtered Timer Input 2 (tim_ti2fp2)]
      B_0x7: [7, External Trigger input (tim_etrf)]
      B_0x8: [8, Internal Trigger 0 (tim_itr4)]
      B_0x9: [9, Internal Trigger 1 (tim_itr5)]
      B_0xA: [10, Internal Trigger 1 (tim_itr6)]
      B_0xB: [11, Internal Trigger 1 (tim_itr7)]
      B_0xC: [12, Internal Trigger 1 (tim_itr8)]
      B_0xD: [13, Internal Trigger 1 (tim_itr9)]
      B_0xE: [14, Internal Trigger 1 (tim_itr10)]
    SMSPE:
      B_0x0: [0, "SMS[3:0]âbitfield is not preloadedâ"]
      B_0x1: [1, "SMS[3:0] preload is enabled"]
    SMSPS:
      B_0x0: [0, The transfer is triggered by the Timerâs Update event]
      B_0x1: [1, The transfer is triggered by the Index event]
  TIM1_DIER:
    UIE:
      B_0x0: [0, Update interrupt disabled]
      B_0x1: [1, Update interrupt enabled]
    CC1IE:
      B_0x0: [0, CC1 interrupt disabled]
      B_0x1: [1, CC1 interrupt enabled]
    CC2IE:
      B_0x0: [0, CC2 interrupt disabled]
      B_0x1: [1, CC2 interrupt enabled]
    CC3IE:
      B_0x0: [0, CC3 interrupt disabled]
      B_0x1: [1, CC3 interrupt enabled]
    CC4IE:
      B_0x0: [0, CC4 interrupt disabled]
      B_0x1: [1, CC4 interrupt enabled]
    COMIE:
      B_0x0: [0, COM interrupt disabled]
      B_0x1: [1, COM interrupt enabled]
    TIE:
      B_0x0: [0, Trigger interrupt disabled]
      B_0x1: [1, Trigger interrupt enabled]
    BIE:
      B_0x0: [0, Break interrupt disabled]
      B_0x1: [1, Break interrupt enabled]
    UDE:
      B_0x0: [0, Update DMA request disabled]
      B_0x1: [1, Update DMA request enabled]
    CC1DE:
      B_0x0: [0, CC1 DMA request disabled]
      B_0x1: [1, CC1 DMA request enabled]
    CC2DE:
      B_0x0: [0, CC2 DMA request disabled]
      B_0x1: [1, CC2 DMA request enabled]
    CC3DE:
      B_0x0: [0, CC3 DMA request disabled]
      B_0x1: [1, CC3 DMA request enabled]
    CC4DE:
      B_0x0: [0, CC4 DMA request disabled]
      B_0x1: [1, CC4 DMA request enabled]
    COMDE:
      B_0x0: [0, COM DMA request disabled]
      B_0x1: [1, COM DMA request enabled]
    TDE:
      B_0x0: [0, Trigger DMA request disabled]
      B_0x1: [1, Trigger DMA request enabled]
    IDXIE:
      B_0x0: [0, Index interrupt disabled]
      B_0x1: [1, Index Change interrupt enabled]
    DIRIE:
      B_0x0: [0, Direction Change interrupt disabled]
      B_0x1: [1, Direction Change interrupt enabled]
    IERRIE:
      B_0x0: [0, Index error interrupt disabled]
      B_0x1: [1, Index error interrupt enabled]
    TERRIE:
      B_0x0: [0, Transition error interrupt disabled]
      B_0x1: [1, Transition error interrupt enabled]
  TIM1_SR:
    UIF:
      B_0x0: [0, No update occurred.]
      B_0x1: [1, "Update interrupt pending. This bit is set by hardware when the registers are updated:"]
    CC1IF:
      B_0x0: [0, No compare match / No input capture occurred]
      B_0x1: [1, A compare match or an input capture occurred]
    COMIF:
      B_0x0: [0, No COM event occurred.]
      B_0x1: [1, COM interrupt pending.]
    TIF:
      B_0x0: [0, No trigger event occurred.]
      B_0x1: [1, Trigger interrupt pending.]
    BIF:
      B_0x0: [0, No break event occurred.]
      B_0x1: [1, An active level has been detected on the break input. An interrupt is generated if BIE=1 in the TIMx_DIER register.]
    B2IF:
      B_0x0: [0, No break event occurred.]
      B_0x1: [1, An active level has been detected on the break 2 input. An interrupt is generated if BIE=1 in the TIMx_DIER register.]
    CC1OF:
      B_0x0: [0, No overcapture has been detected.]
      B_0x1: [1, The counter value has been captured in TIMx_CCR1 register while CC1IF flag was already set]
    SBIF:
      B_0x0: [0, No break event occurred.]
      B_0x1: [1, An active level has been detected on the system break input. An interrupt is generated if BIE=1 in the TIMx_DIER register.]
    IDXF:
      B_0x0: [0, No index event occurred.]
      B_0x1: [1, An index event has occurred]
    DIRF:
      B_0x0: [0, No direction change]
      B_0x1: [1, Direction change]
    IERRF:
      B_0x0: [0, No index error has been detected.]
      B_0x1: [1, An index error has been detected]
    TERRF:
      B_0x0: [0, No encoder transition error has been detected.]
      B_0x1: [1, An encoder transition error has been detected]
  TIM1_EGR:
    UG:
      B_0x0: [0, No action]
      B_0x1: [1, "Reinitialize the counter and generates an update of the registers. Note that the prescaler counter is cleared too (anyway the prescaler ratio is not affected). The counter is cleared if the center-aligned mode is selected or if DIR=0 (upcounting), else it takes the auto-reload value (TIMx_ARR) if DIR=1 (downcounting)."]
    CC1G:
      B_0x0: [0, No action]
      B_0x1: [1, "A capture/compare event is generated on channel 1:"]
    COMG:
      B_0x0: [0, No action]
      B_0x1: [1, "When CCPC bit is set, it allows to update CCxE, CCxNE and OCxM bits"]
    TG:
      B_0x0: [0, No action]
      B_0x1: [1, The TIF flag is set in TIMx_SR register. Related interrupt or DMA transfer can occur if enabled.]
    BG:
      B_0x0: [0, No action]
      B_0x1: [1, A break event is generated. MOE bit is cleared and BIF flag is set. Related interrupt or DMA transfer can occur if enabled.]
    B2G:
      B_0x0: [0, No action]
      B_0x1: [1, A break 2 event is generated. MOE bit is cleared and B2IF flag is set. Related interrupt can occur if enabled.]
  TIM1_CCMR1_Input:
    CC1S:
      B_0x0: [0, CC1 channel is configured as output]
      B_0x1: [1, "CC1 channel is configured as input, tim_ic1 is mapped on tim_ti1"]
      B_0x2: [2, "CC1 channel is configured as input, tim_ic1 is mapped on tim_ti2"]
      B_0x3: [3, "CC1 channel is configured as input, tim_ic1 is mapped on tim_trc. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)"]
    IC1PSC:
      B_0x0: [0, "no prescaler, capture is done each time an edge is detected on the capture input"]
      B_0x1: [1, capture is done once every 2 events]
      B_0x2: [2, capture is done once every 4 events]
      B_0x3: [3, capture is done once every 8 events]
    IC1F:
      B_0x0: [0, "No filter, sampling is done at fDTS"]
      B_0x1: [1, "fSAMPLING=ftim_ker_ck, N=2"]
      B_0x2: [2, "fSAMPLING=ftim_ker_ck, N=4"]
      B_0x3: [3, "fSAMPLING=ftim_ker_ck, N=8"]
      B_0x4: [4, "fSAMPLING=fDTS/2, N=6"]
      B_0x5: [5, "fSAMPLING=fDTS/2, N=8"]
      B_0x6: [6, "fSAMPLING=fDTS/4, N=6"]
      B_0x7: [7, "fSAMPLING=fDTS/4, N=8"]
      B_0x8: [8, "fSAMPLING=fDTS/8, N=6"]
      B_0x9: [9, "fSAMPLING=fDTS/8, N=8"]
      B_0xA: [10, "fSAMPLING=fDTS/16, N=5"]
      B_0xB: [11, "fSAMPLING=fDTS/16, N=6"]
      B_0xC: [12, "fSAMPLING=fDTS/16, N=8"]
      B_0xD: [13, "fSAMPLING=fDTS/32, N=5"]
      B_0xE: [14, "fSAMPLING=fDTS/32, N=6"]
      B_0xF: [15, "fSAMPLING=fDTS/32, N=8"]
    CC2S:
      B_0x0: [0, CC2 channel is configured as output]
      B_0x1: [1, "CC2 channel is configured as input, tim_ic2 is mapped on tim_ti2"]
      B_0x2: [2, "CC2 channel is configured as input, tim_ic2 is mapped on tim_ti1"]
      B_0x3: [3, "CC2 channel is configured as input, tim_ic2 is mapped on tim_trc. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)"]
  TIM1_CCMR2_Input:
    CC3S:
      B_0x0: [0, CC3 channel is configured as output]
      B_0x1: [1, "CC3 channel is configured as input, tim_ic3 is mapped on tim_ti3"]
      B_0x2: [2, "CC3 channel is configured as input, tim_ic3 is mapped on tim_ti4"]
      B_0x3: [3, "CC3 channel is configured as input, tim_ic3 is mapped on tim_trc. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)"]
    CC4S:
      B_0x0: [0, CC4 channel is configured as output]
      B_0x1: [1, "CC4 channel is configured as input, tim_ic4 is mapped on tim_ti4"]
      B_0x2: [2, "CC4 channel is configured as input, tim_ic4 is mapped on tim_ti3"]
      B_0x3: [3, "CC4 channel is configured as input, tim_ic4 is mapped on tim_trc. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)"]
  TIM1_CCER:
    CC1E:
      B_0x0: [0, Capture mode disabled / OC1 is not active (see below)]
      B_0x1: [1, Capture mode enabled / OC1 signal is output on the corresponding output pin]
    CC1P:
      B_0x0: [0, "OC1 active high (output mode) / Edge sensitivity selection (input mode, see below)"]
      B_0x1: [1, "OC1 active low (output mode) / Edge sensitivity selection (input mode, see below)"]
    CC1NE:
      B_0x0: [0, "Off - tim_oc1n is not active. tim_oc1n level is then function of MOE, OSSI, OSSR, OIS1, OIS1N and CC1E bits."]
      B_0x1: [1, "On - tim_oc1n signal is output on the corresponding output pin depending on MOE, OSSI, OSSR, OIS1, OIS1N and CC1E bits."]
    CC1NP:
      B_0x0: [0, tim_oc1n active high.]
      B_0x1: [1, tim_oc1n active low.]
  TIM1_BDTR:
    LOCK:
      B_0x0: [0, LOCK OFF - No bit is write protected.]
      B_0x1: [1, "LOCK Level 1 = DTG bits in TIMx_BDTR register, OISx and OISxN bits in TIMx_CR2 register and BKBID/BK2BID/BKE/BKP/AOE bits in TIMx_BDTR register can no longer be written."]
      B_0x2: [2, "LOCK Level 2 = LOCK Level 1 + CC Polarity bits (CCxP/CCxNP bits in TIMx_CCER register, as long as the related channel is configured in output through the CCxS bits) as well as OSSR and OSSI bits can no longer be written."]
      B_0x3: [3, "LOCK Level 3 = LOCK Level 2 + CC Control bits (OCxM and OCxPE bits in TIMx_CCMRx registers, as long as the related channel is configured in output through the CCxS bits) can no longer be written."]
    OSSI:
      B_0x0: [0, "When inactive, OC/OCN outputs are disabled (the timer releases the output control which is taken over by the GPIO logic and which imposes a Hi-Z state)."]
      B_0x1: [1, "When inactive, OC/OCN outputs are first forced with their inactive level then forced to their idle level after the deadtime. The timer maintains its control over the output."]
    OSSR:
      B_0x0: [0, "When inactive, OC/OCN outputs are disabled (the timer releases the output control which is taken over by the GPIO logic, which forces a Hi-Z state)."]
      B_0x1: [1, "When inactive, OC/OCN outputs are enabled with their inactive level as soon as CCxE=1 or CCxNE=1 (the output is still controlled by the timer)."]
    BKE:
      B_0x0: [0, Break function disabled]
      B_0x1: [1, Break function enabled]
    BKP:
      B_0x0: [0, Break input tim_brk is active low]
      B_0x1: [1, Break input tim_brk is active high]
    AOE:
      B_0x0: [0, MOE can be set only by software]
      B_0x1: [1, MOE can be set by software or automatically at the next update event (if none of the break inputs tim_brk and tim_brk2 is active)]
    MOE:
      B_0x0: [0, In response to a break 2 event. OC and OCN outputs are disabled]
      B_0x1: [1, "OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxNE in TIMx_CCER register).See OC/OCN enable description for more details ("]
    BKF:
      B_0x0: [0, "No filter, tim_brk acts asynchronously"]
      B_0x1: [1, "fSAMPLING=ftim_ker_ck, N=2"]
      B_0x2: [2, "fSAMPLING=ftim_ker_ck, N=4"]
      B_0x3: [3, "fSAMPLING=ftim_ker_ck, N=8"]
      B_0x4: [4, "fSAMPLING=fDTS/2, N=6"]
      B_0x5: [5, "fSAMPLING=fDTS/2, N=8"]
      B_0x6: [6, "fSAMPLING=fDTS/4, N=6"]
      B_0x7: [7, "fSAMPLING=fDTS/4, N=8"]
      B_0x8: [8, "fSAMPLING=fDTS/8, N=6"]
      B_0x9: [9, "fSAMPLING=fDTS/8, N=8"]
      B_0xA: [10, "fSAMPLING=fDTS/16, N=5"]
      B_0xB: [11, "fSAMPLING=fDTS/16, N=6"]
      B_0xC: [12, "fSAMPLING=fDTS/16, N=8"]
      B_0xD: [13, "fSAMPLING=fDTS/32, N=5"]
      B_0xE: [14, "fSAMPLING=fDTS/32, N=6"]
      B_0xF: [15, "fSAMPLING=fDTS/32, N=8"]
    BK2F:
      B_0x0: [0, "No filter, tim_brk2 acts asynchronously"]
      B_0x1: [1, "fSAMPLING=ftim_ker_ck, N=2"]
      B_0x2: [2, "fSAMPLING=ftim_ker_ck, N=4"]
      B_0x3: [3, "fSAMPLING=ftim_ker_ck, N=8"]
      B_0x4: [4, "fSAMPLING=fDTS/2, N=6"]
      B_0x5: [5, "fSAMPLING=fDTS/2, N=8"]
      B_0x6: [6, "fSAMPLING=fDTS/4, N=6"]
      B_0x7: [7, "fSAMPLING=fDTS/4, N=8"]
      B_0x8: [8, "fSAMPLING=fDTS/8, N=6"]
      B_0x9: [9, "fSAMPLING=fDTS/8, N=8"]
      B_0xA: [10, "fSAMPLING=fDTS/16, N=5"]
      B_0xB: [11, "fSAMPLING=fDTS/16, N=6"]
      B_0xC: [12, "fSAMPLING=fDTS/16, N=8"]
      B_0xD: [13, "fSAMPLING=fDTS/32, N=5"]
      B_0xE: [14, "fSAMPLING=fDTS/32, N=6"]
      B_0xF: [15, "fSAMPLING=fDTS/32, N=8"]
    BK2E:
      B_0x0: [0, Break2 function disabled]
      B_0x1: [1, Break2 function enabled]
    BK2P:
      B_0x0: [0, Break input tim_brk2 is active low]
      B_0x1: [1, Break input tim_brk2 is active high]
    BKDSRM:
      B_0x0: [0, Break input tim_brk is armed]
      B_0x1: [1, Break input tim_brk is disarmed]
    BKBID:
      B_0x0: [0, Break input tim_brk in input mode]
      B_0x1: [1, Break input tim_brk in bidirectional mode]
  TIM1_CCR5:
    GC5C1:
      B_0x0: [0, No effect of oc5ref on oc1refc]
      B_0x1: [1, oc1refc is the logical AND of oc1ref and oc5ref]
    GC5C2:
      B_0x0: [0, No effect of tim_oc5ref on tim_oc2refc]
      B_0x1: [1, tim_oc2refc is the logical AND of tim_oc2ref and tim_oc5ref]
    GC5C3:
      B_0x0: [0, No effect of tim_oc5ref on tim_oc3refc]
      B_0x1: [1, tim_oc3refc is the logical AND of tim_oc3ref and tim_oc5ref]
  TIM1_DTR2:
    DTAE:
      B_0x0: [0, "Deadtime on rising and falling edges are identical, and defined with DTG[7:0] register"]
      B_0x1: [1, "Deadtime on rising edge is defined with DTG[7:0] register and deadtime on falling edge is defined with DTGF[7:0] bits."]
    DTPE:
      B_0x0: [0, Deadtime value is not preloaded]
      B_0x1: [1, Deadtime value preload is enabled]
  TIM1_ECR:
    IE:
      B_0x0: [0, Index disabled]
      B_0x1: [1, Index enabled]
    IDIR:
      B_0x0: [0, Index resets the counter whatever the direction]
      B_0x1: [1, Index resets the counter when up-counting only]
      B_0x2: [2, Index resets the counter when down-counting only]
    IBLK:
      B_0x0: [0, Index always active]
      B_0x1: [1, "Index disabled hen tim_ti3 input is active, as per CC3P bitfield"]
      B_0x2: [2, "Index disabled when tim_ti4 input is active, as per CC4P bitfield"]
    FIDX:
      B_0x0: [0, Index is always active]
      B_0x1: [1, the first Index only resets the counter]
    IPOS:
      B_0x0: [0, Index resets the counter when AB = 00]
      B_0x1: [1, Index resets the counter when AB = 01]
      B_0x2: [2, Index resets the counter when AB = 10]
      B_0x3: [3, Index resets the counter when AB = 11]
  TIM1_TISEL:
    TI1SEL:
      B_0x0: [0, "tim_ti1_in0: TIMx_CH1"]
      B_0x1: [1, tim_ti1_in1]
      B_0xF: [15, tim_ti1_in15]
    TI2SEL:
      B_0x0: [0, "tim_ti2_in0: TIMx_CH2"]
      B_0x1: [1, tim_ti2_in1]
      B_0xF: [15, tim_ti2_in15]
    TI3SEL:
      B_0x0: [0, "tim_ti3_in0: TIMx_CH2"]
      B_0x1: [1, tim_ti3_in1]
      B_0xF: [15, tim_ti3_in15]
    TI4SEL:
      B_0x0: [0, "tim_ti4_in0: TIMx_CH4"]
      B_0x1: [1, tim_ti4_in1]
      B_0xF: [15, tim_ti4_in15]
  TIM1_AF1:
    BKINE:
      B_0x0: [0, TIMx_BKIN input disabled]
      B_0x1: [1, TIMx_BKIN input enabled]
    BKCMP1E:
      B_0x0: [0, tim_brk_cmp1 input disabled]
      B_0x1: [1, tim_brk_cmp1 input enabled]
    BKCMP2E:
      B_0x0: [0, tim_brk_cmp2 input disabled]
      B_0x1: [1, tim_brk_cmp2 input enabled]
    BKCMP3E:
      B_0x0: [0, tim_brk_cmp3 input disabled]
      B_0x1: [1, tim_brk_cmp3 input enabled]
    BKCMP4E:
      B_0x0: [0, tim_brk_cmp4 input disabled]
      B_0x1: [1, tim_brk_cmp4 input enabled]
    BKCMP5E:
      B_0x0: [0, tim_brk_cmp5 input disabled]
      B_0x1: [1, tim_brk_cmp5 input enabled]
    BKCMP6E:
      B_0x0: [0, tim_brk_cmp6 input disabled]
      B_0x1: [1, tim_brk_cmp6 input enabled]
    BKCMP7E:
      B_0x0: [0, tim_brk_cmp7 input disabled]
      B_0x1: [1, tim_brk_cmp7 input enabled]
    BKCMP8E:
      B_0x0: [0, tim_brk_cmp8 input disabled]
      B_0x1: [1, tim_brk_cmp8 input enabled]
    BKINP:
      B_0x0: [0, "TIMx_BKIN input polarity is not inverted (active low if BKP = 0, active high if BKP = 1)"]
      B_0x1: [1, "TIMx_BKIN input polarity is inverted (active high if BKP = 0, active low if BKP = 1)"]
    BKCMP1P:
      B_0x0: [0, "tim_brk_cmp1 input polarity is not inverted (active low if BKP = 0, active high if BKP = 1)"]
      B_0x1: [1, "tim_brk_cmp1 input polarity is inverted (active high if BKP = 0, active low if BKP = 1)"]
    BKCMP2P:
      B_0x0: [0, "tim_brk_cmp2 input polarity is not inverted (active low if BKP = 0, active high if BKP = 1)"]
      B_0x1: [1, "tim_brk_cmp2 input polarity is inverted (active high if BKP = 0, active low if BKP = 1)"]
    BKCMP3P:
      B_0x0: [0, "tim_brk_cmp3 input polarity is not inverted (active low if BKP = 0, active high if BKP = 1)"]
      B_0x1: [1, "tim_brk_cmp3 input polarity is inverted (active high if BKP = 0, active low if BKP = 1)"]
    BKCMP4P:
      B_0x0: [0, "tim_brk_cmp4 input polarity is not inverted (active low if BKP = 0, active high if BKP = 1)"]
      B_0x1: [1, "tim_brk_cmp4 input polarity is inverted (active high if BKP = 0, active low if BKP = 1)"]
    ETRSEL:
      B_0x0: [0, "tim_etr0: TIMx_ETR input"]
      B_0x1: [1, tim_etr1]
      B_0xF: [15, tim_etr15]
  TIM1_AF2:
    BK2INE:
      B_0x0: [0, TIMx_BKIN2 input disabled]
      B_0x1: [1, TIMx_BKIN2 input enabled]
    BK2CMP1E:
      B_0x0: [0, tim_brk2_cmp1 input disabled]
      B_0x1: [1, tim_brk2_cmp1 input enabled]
    BK2CMP2E:
      B_0x0: [0, tim_brk2_cmp2 input disabled]
      B_0x1: [1, tim_brk2_cmp2 input enabled]
    BK2CMP3E:
      B_0x0: [0, tim_brk2_cmp3 input disabled]
      B_0x1: [1, tim_brk2_cmp3 input enabled]
    BK2CMP4E:
      B_0x0: [0, tim_brk2_cmp4 input disabled]
      B_0x1: [1, tim_brk2_cmp4 input enabled]
    BK2CMP5E:
      B_0x0: [0, tim_brk2_cmp5 input disabled]
      B_0x1: [1, tim_brk2_cmp5 input enabled]
    BK2CMP6E:
      B_0x0: [0, tim_brk2_cmp6 input disabled]
      B_0x1: [1, tim_brk2_cmp6 input enabled]
    BK2CMP7E:
      B_0x0: [0, tim_brk2_cmp7 input disabled]
      B_0x1: [1, tim_brk2_cmp7 input enabled]
    BK2CMP8E:
      B_0x0: [0, tim_brk2_cmp8 input disabled]
      B_0x1: [1, tim_brk2_cmp8 input enabled]
    BK2INP:
      B_0x0: [0, "TIMx_BKIN2 input polarity is not inverted (active low if BK2P = 0, active high if BK2P = 1)"]
      B_0x1: [1, "TIMx_BKIN2 input polarity is inverted (active high if BK2P = 0, active low if BK2P = 1)"]
    BK2CMP1P:
      B_0x0: [0, "tim_brk2_cmp1 input polarity is not inverted (active low if BK2P = 0, active high if   BK2PÂ =Â 1)"]
      B_0x1: [1, "tim_brk2_cmp1 input polarity is inverted (active high if BK2P = 0, active low if BK2P = 1)"]
    BK2CMP2P:
      B_0x0: [0, "tim_brk2_cmp2 input polarity is not inverted (active low if BK2P = 0, active high if   BK2PÂ =Â 1)"]
      B_0x1: [1, "tim_brk2_cmp2 input polarity is inverted (active high if BK2P = 0, active low if BK2P = 1)"]
    BK2CMP3P:
      B_0x0: [0, "tim_brk2_cmp3 input polarity is not inverted (active low if BK2P = 0, active high if   BK2PÂ =Â 1)"]
      B_0x1: [1, "tim_brk2_cmp3 input polarity is inverted (active high if BK2P = 0, active low if BK2P = 1)"]
    BK2CMP4P:
      B_0x0: [0, "tim_brk2_cmp4 input polarity is not inverted (active low if BK2P = 0, active high if   BK2PÂ =Â 1)"]
      B_0x1: [1, "tim_brk2_cmp4 input polarity is inverted (active high if BK2P = 0, active low if BK2P = 1)"]
    OCRSEL:
      B_0x0: [0, tim_ocref_clr0]
      B_0x1: [1, tim_ocref_clr1]
      B_0x7: [7, tim_ocref_clr7]
  TIM1_DCR:
    DBA:
      B_0x0: [0, TIMx_CR1]
      B_0x1: [1, TIMx_CR2]
      B_0x2: [2, TIMx_SMCR]
    DBL:
      B_0x0: [0, 1 transfer]
      B_0x1: [1, 2 transfers]
      B_0x2: [2, 3 transfers]
      B_0x1A: [26, 26 transfers]
    DBSS:
      B_0x1: [1, Update]
      B_0x2: [2, CC1]
      B_0x3: [3, CC2]
      B_0x4: [4, CC3]
      B_0x5: [5, CC4]
      B_0x6: [6, COM]
      B_0x7: [7, Trigger]
UCPD1:
  UCPD_CFGR1:
    HBITCLKDIV:
      B_0x0: [0, 1 (bypass)]
      B_0x1A: [26, "27"]
      B_0x3F: [63, "64"]
    IFRGAP:
      B_0x0: [0, Not supported]
      B_0x1: [1, "2"]
      B_0xD: [13, "14"]
      B_0xE: [14, "15"]
      B_0xF: [15, "16"]
      B_0x1F: [31, "32"]
    TRANSWIN:
      B_0x0: [0, Not supported]
      B_0x1: [1, "2"]
      B_0x9: [9, 10 (recommended)]
      B_0x1F: [31, "32"]
    PSC_USBPDCLK:
      B_0x0: [0, 1 (bypass)]
      B_0x1: [1, "2"]
      B_0x2: [2, "4"]
      B_0x3: [3, "8"]
      B_0x4: [4, "16"]
    TXDMAEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    RXDMAEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    UCPDEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
  UCPD_CFGR2:
    RXFILTDIS:
      B_0x0: [0, Enable]
      B_0x1: [1, Disable]
    RXFILT2N3:
      B_0x0: [0, 3 samples]
      B_0x1: [1, 2 samples]
    FORCECLK:
      B_0x0: [0, Do not force clock request]
      B_0x1: [1, Force clock request]
    WUPEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
  UCPD_CR:
    TXMODE:
      B_0x0: [0, Transmission of Tx packet previously defined in other registers]
      B_0x1: [1, Cable Reset sequence]
      B_0x2: [2, BIST test sequence (BIST Carrier Mode 2)]
    TXSEND:
      B_0x0: [0, No effect]
      B_0x1: [1, Start Tx packet transmission]
    TXHRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Start Tx Hard Reset message]
    RXMODE:
      B_0x0: [0, Normal receive mode]
      B_0x1: [1, BIST receive mode (BIST test data mode)]
    PHYRXEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    PHYCCSEL:
      B_0x0: [0, Use CC1 IO for Power Delivery communication]
      B_0x1: [1, Use CC2 IO for Power Delivery communication]
    ANAMODE:
      B_0x0: [0, Source]
      B_0x1: [1, Sink]
    CCENABLE:
      B_0x0: [0, Disable both PHYs]
      B_0x1: [1, Enable CC1 PHY]
      B_0x2: [2, Enable CC2 PHY]
      B_0x3: [3, Enable CC1 and CC2 PHY]
    CC1VCONNEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    CC2VCONNEN:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    FRSRXEN:
      B_0x1: [1, Enable]
    FRSTX:
      B_0x0: [0, No effect]
      B_0x1: [1, Enable]
    RDCH:
      B_0x0: [0, No effect]
      B_0x1: [1, Rdch condition drive]
    CC1TCDIS:
      B_0x0: [0, Enable]
      B_0x1: [1, Disable]
    CC2TCDIS:
      B_0x0: [0, Enable]
      B_0x1: [1, Disable]
  UCPD_IMR:
    TXISIE:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    TXMSGDISCIE:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    TXMSGSENTIE:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    TXMSGABTIE:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    HRSTDISCIE:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    HRSTSENTIE:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    TXUNDIE:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    RXNEIE:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    RXORDDETIE:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    RXHRSTDETIE:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    RXOVRIE:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    RXMSGENDIE:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    TYPECEVT2IE:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
    FRSEVTIE:
      B_0x0: [0, Disable]
      B_0x1: [1, Enable]
  UCPD_SR:
    TXIS:
      B_0x0: [0, New Tx data write not required]
      B_0x1: [1, New Tx data write required]
    TXMSGDISC:
      B_0x0: [0, No Tx message discarded]
      B_0x1: [1, Tx message discarded]
    TXMSGSENT:
      B_0x0: [0, No Tx message completed]
      B_0x1: [1, Tx message completed]
    TXMSGABT:
      B_0x0: [0, No transmit message abort]
      B_0x1: [1, Transmit message abort]
    HRSTDISC:
      B_0x0: [0, No Hard Reset discarded]
      B_0x1: [1, Hard Reset discarded]
    HRSTSENT:
      B_0x0: [0, No Hard Reset message sent]
      B_0x1: [1, Hard Reset message sent]
    TXUND:
      B_0x0: [0, No Tx data underrun detected]
      B_0x1: [1, Tx data underrun detected]
    RXNE:
      B_0x0: [0, Rx data register empty]
      B_0x1: [1, Rx data register not empty]
    RXORDDET:
      B_0x0: [0, No ordered set detected]
      B_0x1: [1, A new ordered set detected]
    RXHRSTDET:
      B_0x0: [0, Hard Reset not received]
      B_0x1: [1, Hard Reset received]
    RXOVR:
      B_0x0: [0, No overflow]
      B_0x1: [1, Overflow]
    RXMSGEND:
      B_0x0: [0, No new Rx message received]
      B_0x1: [1, A new Rx message received]
    RXERR:
      B_0x0: [0, No error detected]
      B_0x1: [1, Error(s) detected]
    TYPECEVT1:
      B_0x0: [0, No new event]
      B_0x1: [1, A new Type-C event]
    TYPECEVT2:
      B_0x0: [0, No new event]
      B_0x1: [1, A new Type-C event]
    TYPEC_VSTATE_CC1:
      B_0x0: [0, Lowest]
      B_0x1: [1, Low]
      B_0x2: [2, High]
      B_0x3: [3, Highest]
    TYPEC_VSTATE_CC2:
      B_0x0: [0, Lowest]
      B_0x1: [1, Low]
      B_0x2: [2, High]
      B_0x3: [3, Highest]
    FRSEVT:
      B_0x0: [0, No new event]
      B_0x1: [1, New FRS receive event occurred]
  UCPD_RX_ORDSETR:
    RXORDSET:
      B_0x0: [0, SOP code detected in receiver]
      B_0x1: [1, "SOP' code detected in receiver"]
      B_0x2: [2, "SOP'' code detected in receiver"]
      B_0x3: [3, "SOP'_Debug detected in receiver"]
      B_0x4: [4, "SOP''_Debug detected in receiver"]
      B_0x5: [5, Cable Reset detected in receiver]
      B_0x6: [6, "SOP extension#1 detected in receiver"]
      B_0x7: [7, "SOP extension#2 detected in receiver"]
    RXSOP3OF4:
      B_0x0: [0, 4 correct K‑codes out of 4‑]
      B_0x1: [1, 3 correct K‑codes out of 4‑]
    RXSOPKINVALID:
      B_0x0: [0, No K‑code corrupted]
      B_0x1: [1, First K‑code corrupted]
      B_0x2: [2, Second K‑code corrupted]
      B_0x3: [3, Third K‑code corrupted]
      B_0x4: [4, Fourth K‑code corrupted]
TAMP:
  TAMP_CR1:
    TAMP1E:
      B_0x0: [0, Tamper detection on TAMP_IN1 is disabled.]
      B_0x1: [1, Tamper detection on TAMP_IN1 is enabled.]
    TAMP2E:
      B_0x0: [0, Tamper detection on TAMP_IN2 is disabled.]
      B_0x1: [1, Tamper detection on TAMP_IN2 is enabled.]
    TAMP3E:
      B_0x0: [0, Tamper detection on TAMP_IN3 is disabled.]
      B_0x1: [1, Tamper detection on TAMP_IN3 is enabled.]
    TAMP4E:
      B_0x0: [0, Tamper detection on TAMP_IN4 is disabled.]
      B_0x1: [1, Tamper detection on TAMP_IN4 is enabled.]
    TAMP5E:
      B_0x0: [0, Tamper detection on TAMP_IN5 is disabled.]
      B_0x1: [1, Tamper detection on TAMP_IN5 is enabled.]
    TAMP6E:
      B_0x0: [0, Tamper detection on TAMP_IN6 is disabled.]
      B_0x1: [1, Tamper detection on TAMP_IN6 is enabled.]
    TAMP7E:
      B_0x0: [0, Tamper detection on TAMP_IN7 is disabled.]
      B_0x1: [1, Tamper detection on TAMP_IN7 is enabled.]
    TAMP8E:
      B_0x0: [0, Tamper detection on TAMP_IN8 is disabled.]
      B_0x1: [1, Tamper detection on TAMP_IN8 is enabled.]
    ITAMP1E:
      B_0x0: [0, Internal tamper 1 disabled.]
      B_0x1: [1, Internal tamper 1 enabled.]
    ITAMP2E:
      B_0x0: [0, Internal tamper 2 disabled.]
      B_0x1: [1, Internal tamper 2 enabled.]
    ITAMP3E:
      B_0x0: [0, Internal tamper 3 disabled.]
      B_0x1: [1, Internal tamper 3 enabled.]
    ITAMP5E:
      B_0x0: [0, Internal tamper 5 disabled.]
      B_0x1: [1, Internal tamper 5 enabled.]
    ITAMP6E:
      B_0x0: [0, Internal tamper 6 disabled.]
      B_0x1: [1, Internal tamper 6 enabled.]
    ITAMP7E:
      B_0x0: [0, Internal tamper 7 disabled.]
      B_0x1: [1, Internal tamper 7 enabled]
    ITAMP8E:
      B_0x0: [0, Internal tamper 8 disabled.]
      B_0x1: [1, Internal tamper 8 enabled.]
    ITAMP9E:
      B_0x0: [0, Internal tamper 9 disabled.]
      B_0x1: [1, Internal tamper 9 enabled.]
    ITAMP11E:
      B_0x0: [0, Internal tamper 11 disabled.]
      B_0x1: [1, Internal tamper 11 enabled.]
    ITAMP12E:
      B_0x0: [0, Internal tamper 12 disabled.]
      B_0x1: [1, Internal tamper 12 enabled.]
    ITAMP13E:
      B_0x0: [0, Internal tamper 13 disabled.]
      B_0x1: [1, Internal tamper 13 enabled.]
  TAMP_CR2:
    TAMP1NOER:
      B_0x0: [0, Tamper 1 event erases the backup registers and all device secrets.]
      B_0x1: [1, Tamper 1 event does not erase the backup registers and device secrets.]
    TAMP2NOER:
      B_0x0: [0, Tamper 2 event erases the backup registers and all device secrets(1).]
      B_0x1: [1, Tamper 2 event does not erase the backup registers and device secrets(2).]
    TAMP3NOER:
      B_0x0: [0, Tamper 3 event erases the backup registers and all device secrets(1).]
      B_0x1: [1, Tamper 3 event does not erase the backup registers and device secrets(2).]
    TAMP4NOER:
      B_0x0: [0, Tamper 4 event erases the backup registers and all device secrets(1).]
      B_0x1: [1, Tamper 4 event does not erase the backup registers and device secrets(2).]
    TAMP5NOER:
      B_0x0: [0, Tamper 5 event erases the backup registers and all device secrets(1).]
      B_0x1: [1, Tamper 5 event does not erase the backup registers and device secrets(2).]
    TAMP6NOER:
      B_0x0: [0, Tamper 6 event erases the backup registers and all device secrets(1).]
      B_0x1: [1, Tamper 6 event does not erase the backup registers and device secrets(2).]
    TAMP7NOER:
      B_0x0: [0, Tamper 7 event erases the backup registers and all device secrets(1).]
      B_0x1: [1, Tamper 7 event does not erase the backup registers and device secrets(2).]
    TAMP8NOER:
      B_0x0: [0, Tamper 8 event erases the backup registers and all device secrets(1).]
      B_0x1: [1, Tamper 8 event does not erase the backup registers and device secrets(2).]
    TAMP1MSK:
      B_0x0: [0, Tamper 1 event generates a trigger event and TAMP1F must be cleared by software to allow next tamper event detection.]
      B_0x1: [1, Tamper 1 event generates a trigger event. TAMP1F is masked and internally cleared by hardware. The backup registers and device secrets are not erased.]
    TAMP2MSK:
      B_0x0: [0, Tamper 2 event generates a trigger event and TAMP2F must be cleared by software to allow next tamper event detection.]
      B_0x1: [1, Tamper 2 event generates a trigger event. TAMP2F is masked and internally cleared by hardware. The backup registers and device secrets are not erased.]
    TAMP3MSK:
      B_0x0: [0, Tamper 3 event generates a trigger event and TAMP3F must be cleared by software to allow next tamper event detection.]
      B_0x1: [1, Tamper 3 event generates a trigger event. TAMP3F is masked and internally cleared by hardware. The backup registers and device secrets are not erased.]
    BKBLOCK:
      B_0x0: [0, backup registers and device secrets(1) can be accessed if no tamper flag is set]
      B_0x1: [1, backup registers and device secrets(1) cannot be accessed]
    TAMP1TRG:
      B_0x0: [0, If TAMPFLT   00 Tamper 1 input staying low triggers a tamper detection event.]
      B_0x1: [1, If TAMPFLT   00 Tamper 1 input staying high triggers a tamper detection event.]
    TAMP2TRG:
      B_0x0: [0, If TAMPFLT   00 Tamper 2 input staying low triggers a tamper detection event.]
      B_0x1: [1, If TAMPFLT   00 Tamper 2 input staying high triggers a tamper detection event.]
    TAMP3TRG:
      B_0x0: [0, If TAMPFLT   00 Tamper 3 input staying low triggers a tamper detection event.]
      B_0x1: [1, If TAMPFLT   00 Tamper 3 input staying high triggers a tamper detection event.]
    TAMP4TRG:
      B_0x0: [0, If TAMPFLT   00 Tamper 4 input staying low triggers a tamper detection event.]
      B_0x1: [1, If TAMPFLT   00 Tamper 4 input staying high triggers a tamper detection event.]
    TAMP5TRG:
      B_0x0: [0, If TAMPFLT   00 Tamper 5 input staying low triggers a tamper detection event.]
      B_0x1: [1, If TAMPFLT   00 Tamper 5 input staying high triggers a tamper detection event.]
    TAMP6TRG:
      B_0x0: [0, If TAMPFLT   00 Tamper 6 input staying low triggers a tamper detection event.]
      B_0x1: [1, If TAMPFLT   00 Tamper 6 input staying high triggers a tamper detection event.]
    TAMP7TRG:
      B_0x0: [0, If TAMPFLT   00 Tamper 7 input staying low triggers a tamper detection event.]
      B_0x1: [1, If TAMPFLT   00 Tamper 7 input staying high triggers a tamper detection event.]
    TAMP8TRG:
      B_0x0: [0, If TAMPFLT   00 Tamper 8 input staying low triggers a tamper detection event.]
      B_0x1: [1, If TAMPFLT   00 Tamper 8 input staying high triggers a tamper detection event.]
  TAMP_CR3:
    ITAMP1NOER:
      B_0x0: [0, Internal Tamper 1 event erases the backup registers and all device secrets.]
      B_0x1: [1, Internal Tamper 1 event does not erase the backup registers and device secrets.]
    ITAMP2NOER:
      B_0x0: [0, Internal Tamper 2 event erases the backup registers and all device secrets(1).]
      B_0x1: [1, Internal Tamper 2 event does not erase the backup registers and device secrets(2).]
    ITAMP3NOER:
      B_0x0: [0, Internal Tamper 3 event erases the backup registers and all device secrets(1).]
      B_0x1: [1, Internal Tamper 3 event does not erase the backup registers and device secrets(2).]
    ITAMP5NOER:
      B_0x0: [0, Internal Tamper 5 event erases the backup registers and all device secrets(1).]
      B_0x1: [1, Internal Tamper 5 event does not erase the backup registers and device secrets(2).]
    ITAMP6NOER:
      B_0x0: [0, Internal Tamper 6 event erases the backup registers and all device secrets(1).]
      B_0x1: [1, Internal Tamper 6 event does not erase the backup registers and device secrets(2).]
    ITAMP7NOER:
      B_0x0: [0, Internal Tamper 7 event erases the backup registers and all device secrets(1).]
      B_0x1: [1, Internal Tamper 7 event does not erase the backup registers and device secrets(2).]
    ITAMP8NOER:
      B_0x0: [0, Internal Tamper 8 event erases the backup registers and all device secrets(1).]
      B_0x1: [1, Internal Tamper 8 event does not erase the backup registers and device secrets(2).]
    ITAMP9NOER:
      B_0x0: [0, Internal Tamper 9 event erases the backup registers and all device secrets(1).]
      B_0x1: [1, Internal Tamper 9 event does not erase the backup registers and device secrets(2).]
    ITAMP11NOER:
      B_0x0: [0, Internal Tamper 11 event erases the backup registers and all device secrets(1).]
      B_0x1: [1, Internal Tamper 11 event does not erase the backup registers and device secrets(2).]
    ITAMP12NOER:
      B_0x0: [0, Internal Tamper 12 event erases the backup registers and all device secrets(1).]
      B_0x1: [1, Internal Tamper 12 event does not erase the backup registers and device secrets(2).]
    ITAMP13NOER:
      B_0x0: [0, Internal Tamper 13 event erases the backup registers and all device secrets(1).]
      B_0x1: [1, Internal Tamper 13 event does not erase the backup registers and device secrets(2).]
  TAMP_FLTCR:
    TAMPFREQ:
      B_0x0: [0, RTCCLK / 32768 (1 Hz when RTCCLK = 32768 Hz)]
      B_0x1: [1, RTCCLK / 16384 (2 Hz when RTCCLK = 32768 Hz)]
      B_0x2: [2, RTCCLK / 8192 (4 Hz when RTCCLK = 32768 Hz)]
      B_0x3: [3, RTCCLK / 4096 (8 Hz when RTCCLK = 32768 Hz)]
      B_0x4: [4, RTCCLK / 2048 (16 Hz when RTCCLK = 32768 Hz)]
      B_0x5: [5, RTCCLK / 1024 (32 Hz when RTCCLK = 32768 Hz)]
      B_0x6: [6, RTCCLK / 512 (64 Hz when RTCCLK = 32768 Hz)]
      B_0x7: [7, RTCCLK / 256 (128 Hz when RTCCLK = 32768 Hz)]
    TAMPFLT:
      B_0x0: [0, Tamper event is activated on edge of TAMP_INx input transitions to the active level (no internal pull-up on TAMP_INx input).]
      B_0x1: [1, Tamper event is activated after 2 consecutive samples at the active level.]
      B_0x2: [2, Tamper event is activated after 4 consecutive samples at the active level.]
      B_0x3: [3, Tamper event is activated after 8 consecutive samples at the active level.]
    TAMPPRCH:
      B_0x0: [0, 1 RTCCLK cycle]
      B_0x1: [1, 2 RTCCLK cycles]
      B_0x2: [2, 4 RTCCLK cycles]
      B_0x3: [3, 8 RTCCLK cycles]
    TAMPPUDIS:
      B_0x0: [0, Precharge TAMP_INx pins before sampling (enable internal pull-up)]
      B_0x1: [1, Disable precharge of TAMP_INx pins.]
  TAMP_ATCR1:
    TAMP1AM:
      B_0x0: [0, Tamper 1 detection mode is passive.]
      B_0x1: [1, Tamper 1 detection mode is active.]
    TAMP2AM:
      B_0x0: [0, Tamper 2 detection mode is passive.]
      B_0x1: [1, Tamper 2 detection mode is active.]
    TAMP3AM:
      B_0x0: [0, Tamper 3 detection mode is passive.]
      B_0x1: [1, Tamper 3 detection mode is active.]
    TAMP4AM:
      B_0x0: [0, Tamper 4 detection mode is passive.]
      B_0x1: [1, Tamper 4 detection mode is active.]
    TAMP5AM:
      B_0x0: [0, Tamper 5 detection mode is passive.]
      B_0x1: [1, Tamper 5 detection mode is active.]
    TAMP6AM:
      B_0x0: [0, Tamper 6 detection mode is passive.]
      B_0x1: [1, Tamper 6 detection mode is active.]
    TAMP7AM:
      B_0x0: [0, Tamper 7 detection mode is passive.]
      B_0x1: [1, Tamper 7 detection mode is active.]
    TAMP8AM:
      B_0x0: [0, Tamper 8 detection mode is passive.]
      B_0x1: [1, Tamper 8 detection mode is active.]
    ATOSEL1:
      B_0x0: [0, TAMPOUTSEL1 = TAMP_OUT1]
      B_0x1: [1, TAMPOUTSEL1 = TAMP_OUT2]
      B_0x2: [2, TAMPOUTSEL1 = TAMP_OUT3]
      B_0x3: [3, TAMPOUTSEL1 = TAMP_OUT4]
    ATOSEL2:
      B_0x0: [0, TAMPOUTSEL2 = TAMP_OUT1]
      B_0x1: [1, TAMPOUTSEL2 = TAMP_OUT2]
      B_0x2: [2, TAMPOUTSEL2 = TAMP_OUT3]
      B_0x3: [3, TAMPOUTSEL2 = TAMP_OUT4]
    ATOSEL3:
      B_0x0: [0, TAMPOUTSEL3 = TAMP_OUT1]
      B_0x1: [1, TAMPOUTSEL3 = TAMP_OUT2]
      B_0x2: [2, TAMPOUTSEL3 = TAMP_OUT3]
      B_0x3: [3, TAMPOUTSEL3 = TAMP_OUT4]
    ATOSEL4:
      B_0x0: [0, TAMPOUTSEL4 = TAMP_OUT1]
      B_0x1: [1, TAMPOUTSEL4 = TAMP_OUT2]
      B_0x2: [2, TAMPOUTSEL4 = TAMP_OUT3]
      B_0x3: [3, TAMPOUTSEL4 = TAMP_OUT4]
    ATCKSEL:
      B_0x0: [0, RTCCLK is selected]
      B_0x1: [1, RTCCLK/2 is selected when (PREDIV_A+1) = 128 (actually selects 1st flip flop output)]
      B_0x2: [2, RTCCLK/4 is selected when (PREDIV_A+1) = 128 (actually selects 2nd flip flop output)]
      B_0x7: [7, RTCCLK/128 is selected when (PREDIV_A+1) = 128 (actually selects 7th flip flop output)]
    ATOSHARE:
      B_0x0: [0, Each active tamper input TAMP_INi is compared with its dedicated output TAMP_OUTi]
      B_0x1: [1, "Each active tamper input TAMP_INi is compared with TAMPOUTSELx as defined below, with TAMPOUTSELx defined by ATOSELx bits."]
    FLTEN:
      B_0x0: [0, Active tamper filtering disable]
      B_0x1: [1, "Active tamper filtering enable: a tamper event is detected when 2 comparison mismatches occur out of 4 consecutive samples."]
  TAMP_ATCR2:
    ATOSEL1:
      B_0x0: [0, TAMPOUTSEL1 = TAMP_OUT1]
      B_0x1: [1, TAMPOUTSEL1 = TAMP_OUT2]
      B_0x2: [2, TAMPOUTSEL1 = TAMP_OUT3]
      B_0x3: [3, TAMPOUTSEL1 = TAMP_OUT4]
      B_0x4: [4, TAMPOUTSEL1 = TAMP_OUT5]
      B_0x5: [5, TAMPOUTSEL1 = TAMP_OUT6]
      B_0x6: [6, TAMPOUTSEL1 = TAMP_OUT7]
      B_0x7: [7, TAMPOUTSEL1 = TAMP_OUT8]
    ATOSEL2:
      B_0x0: [0, TAMPOUTSEL2 = TAMP_OUT1]
      B_0x1: [1, TAMPOUTSEL2 = TAMP_OUT2]
      B_0x2: [2, TAMPOUTSEL2 = TAMP_OUT3]
      B_0x3: [3, TAMPOUTSEL2 = TAMP_OUT4]
      B_0x4: [4, TAMPOUTSEL2 = TAMP_OUT5]
      B_0x5: [5, TAMPOUTSEL2 = TAMP_OUT6]
      B_0x6: [6, TAMPOUTSEL2 = TAMP_OUT7]
      B_0x7: [7, TAMPOUTSEL2 = TAMP_OUT8]
    ATOSEL3:
      B_0x0: [0, TAMPOUTSEL3 = TAMP_OUT1]
      B_0x1: [1, TAMPOUTSEL3 = TAMP_OUT2]
      B_0x2: [2, TAMPOUTSEL3 = TAMP_OUT3]
      B_0x3: [3, TAMPOUTSEL3 = TAMP_OUT4]
      B_0x4: [4, TAMPOUTSEL3 = TAMP_OUT5]
      B_0x5: [5, TAMPOUTSEL3 = TAMP_OUT6]
      B_0x6: [6, TAMPOUTSEL3 = TAMP_OUT7]
      B_0x7: [7, TAMPOUTSEL3 = TAMP_OUT8]
    ATOSEL4:
      B_0x0: [0, TAMPOUTSEL4 = TAMP_OUT1]
      B_0x1: [1, TAMPOUTSEL4 = TAMP_OUT2]
      B_0x2: [2, TAMPOUTSEL4 = TAMP_OUT3]
      B_0x3: [3, TAMPOUTSEL4 = TAMP_OUT4]
      B_0x4: [4, TAMPOUTSEL4 = TAMP_OUT5]
      B_0x5: [5, TAMPOUTSEL4 = TAMP_OUT6]
      B_0x6: [6, TAMPOUTSEL4 = TAMP_OUT7]
      B_0x7: [7, TAMPOUTSEL4 = TAMP_OUT8]
    ATOSEL5:
      B_0x0: [0, TAMPOUTSEL5 = TAMP_OUT1]
      B_0x1: [1, TAMPOUTSEL5 = TAMP_OUT2]
      B_0x2: [2, TAMPOUTSEL5 = TAMP_OUT3]
      B_0x3: [3, TAMPOUTSEL5 = TAMP_OUT4]
      B_0x4: [4, TAMPOUTSEL5 = TAMP_OUT5]
      B_0x5: [5, TAMPOUTSEL5 = TAMP_OUT6]
      B_0x6: [6, TAMPOUTSEL5 = TAMP_OUT7]
      B_0x7: [7, TAMPOUTSEL5 = TAMP_OUT8]
    ATOSEL6:
      B_0x0: [0, TAMPOUTSEL6 = TAMP_OUT1]
      B_0x1: [1, TAMPOUTSEL6 = TAMP_OUT2]
      B_0x2: [2, TAMPOUTSEL6 = TAMP_OUT3]
      B_0x3: [3, TAMPOUTSEL6 = TAMP_OUT4]
      B_0x4: [4, TAMPOUTSEL6 = TAMP_OUT5]
      B_0x5: [5, TAMPOUTSEL6 = TAMP_OUT6]
      B_0x6: [6, TAMPOUTSEL6 = TAMP_OUT7]
      B_0x7: [7, TAMPOUTSEL6 = TAMP_OUT8]
    ATOSEL7:
      B_0x0: [0, TAMPOUTSEL7 = TAMP_OUT1]
      B_0x1: [1, TAMPOUTSEL7 = TAMP_OUT2]
      B_0x2: [2, TAMPOUTSEL7 = TAMP_OUT3]
      B_0x3: [3, TAMPOUTSEL7 = TAMP_OUT4]
      B_0x4: [4, TAMPOUTSEL7 = TAMP_OUT5]
      B_0x5: [5, TAMPOUTSEL7 = TAMP_OUT6]
      B_0x6: [6, TAMPOUTSEL7 = TAMP_OUT7]
      B_0x7: [7, TAMPOUTSEL7 = TAMP_OUT8]
    ATOSEL8:
      B_0x0: [0, TAMPOUTSEL8 = TAMP_OUT1]
      B_0x1: [1, TAMPOUTSEL8 = TAMP_OUT2]
      B_0x2: [2, TAMPOUTSEL8 = TAMP_OUT3]
      B_0x3: [3, TAMPOUTSEL8 = TAMP_OUT4]
      B_0x4: [4, TAMPOUTSEL8 = TAMP_OUT5]
      B_0x5: [5, TAMPOUTSEL8 = TAMP_OUT6]
      B_0x6: [6, TAMPOUTSEL8 = TAMP_OUT7]
      B_0x7: [7, TAMPOUTSEL8 = TAMP_OUT8]
  TAMP_SECCFGR:
    CNT1SEC:
      B_0x0: [0, Monotonic counter 1 (TAMP_COUNT1R) can be read and written when the APB access is secure or non-secure.]
      B_0x1: [1, Monotonic counter 1 (TAMP_COUNT1R) can be read and written only when the APB access is secure.]
    BHKLOCK:
      B_0x0: [0, The Backup registers from TAMP_BKP0R to TAMP_BKP7R can be accessed according to the Protection zone they belong to.]
      B_0x1: [1, The backup registers from TAMP_BKP0R to TAMP_BKP7R cannot be accessed neither in read nor in write (they are read as 0 and write ignore).]
    TAMPSEC:
      B_0x0: [0, Tamper configuration and interrupt can be written when the APB access is secure or non-secure.]
      B_0x1: [1, Tamper configuration and interrupt can be written only when the APB access is secure.]
  TAMP_PRIVCR:
    CNT1PRIV:
      B_0x0: [0, Monotonic counter 1 (TAMP_COUNT1R) can be read and written when the APB access is privileged or non-privileged.]
      B_0x1: [1, Monotonic counter 1 (TAMP_COUNT1R) can be read and written only when the APB access is privileged.]
    BKPRWPRIV:
      B_0x0: [0, Backup registers zone 1 can be read and written with privileged or unprivileged access.]
      B_0x1: [1, Backup registers zone 1 can be read and written only with privileged access]
    BKPWPRIV:
      B_0x0: [0, Backup registers zone 2 can be written with privileged or unprivileged access.]
      B_0x1: [1, Backup registers zone 2 can be written only with privileged access.]
    TAMPPRIV:
      B_0x0: [0, Tamper configuration and interrupt can be written with privileged or unprivileged access.]
      B_0x1: [1, Tamper configuration and interrupt can be written only with privileged access.]
  TAMP_IER:
    TAMP1IE:
      B_0x0: [0, Tamper 1 interrupt disabled.]
      B_0x1: [1, Tamper 1 interrupt enabled.]
    TAMP2IE:
      B_0x0: [0, Tamper 2 interrupt disabled.]
      B_0x1: [1, Tamper 2 interrupt enabled.]
    TAMP3IE:
      B_0x0: [0, Tamper 3 interrupt disabled.]
      B_0x1: [1, Tamper 3 interrupt enabled..]
    TAMP4IE:
      B_0x0: [0, Tamper 4 interrupt disabled.]
      B_0x1: [1, Tamper 4 interrupt enabled.]
    TAMP5IE:
      B_0x0: [0, Tamper 5 interrupt disabled.]
      B_0x1: [1, Tamper 5 interrupt enabled.]
    TAMP6IE:
      B_0x0: [0, Tamper 6 interrupt disabled.]
      B_0x1: [1, Tamper 6 interrupt enabled.]
    TAMP7IE:
      B_0x0: [0, Tamper 7 interrupt disabled.]
      B_0x1: [1, Tamper 7interrupt enabled.]
    TAMP8IE:
      B_0x0: [0, Tamper 8 interrupt disabled.]
      B_0x1: [1, Tamper 8 interrupt enabled.]
    ITAMP1IE:
      B_0x0: [0, Internal tamper 1 interrupt disabled.]
      B_0x1: [1, Internal tamper 1 interrupt enabled]
    ITAMP2IE:
      B_0x0: [0, Internal tamper 2 interrupt disabled.]
      B_0x1: [1, Internal tamper 2 interrupt enabled.]
    ITAMP3IE:
      B_0x0: [0, Internal tamper 3 interrupt disabled.]
      B_0x1: [1, Internal tamper 3 interrupt enabled.]
    ITAMP5IE:
      B_0x0: [0, Internal tamper 5 interrupt disabled.]
      B_0x1: [1, Internal tamper 5 interrupt enabled.]
    ITAMP6IE:
      B_0x0: [0, Internal tamper 6 interrupt disabled.]
      B_0x1: [1, Internal tamper 6 interrupt enabled.]
    ITAMP7IE:
      B_0x0: [0, Internal tamper 7 interrupt disabled.]
      B_0x1: [1, Internal tamper 7 interrupt enabled.]
    ITAMP8IE:
      B_0x0: [0, Internal tamper 8 interrupt disabled.]
      B_0x1: [1, Internal tamper 8 interrupt enabled.]
    ITAMP9IE:
      B_0x0: [0, Internal tamper 9 interrupt disabled.]
      B_0x1: [1, Internal tamper 9 interrupt enabled.]
    ITAMP11IE:
      B_0x0: [0, Internal tamper 11 interrupt disabled.]
      B_0x1: [1, Internal tamper 11 interrupt enabled.]
    ITAMP12IE:
      B_0x0: [0, Internal tamper 12 interrupt disabled.]
      B_0x1: [1, Internal tamper 12 interrupt enabled.]
    ITAMP13IE:
      B_0x0: [0, Internal tamper 13 interrupt disabled.]
      B_0x1: [1, Internal tamper 13 interrupt enabled.]
  TAMP_ERCFGR:
    ERCFG0:
      B_0x0: [0, Configurable device secrets are not included in the device secrets protected by TAMP peripheral]
      B_0x1: [1, Configurable device secrets are is included in the device secrets protected by TAMP peripheral]
ADC1:
  ADC_ISR:
    ADRDY:
      B_0x0: [0, ADC not yet ready to start conversion (or the flag event was already acknowledged and cleared by software)]
      B_0x1: [1, ADC is ready to start conversion]
    EOSMP:
      B_0x0: [0, not at the end of the sampling phase (or the flag event was already acknowledged and cleared by software)]
      B_0x1: [1, End of sampling phase reached]
    EOC:
      B_0x0: [0, Regular channel conversion not complete (or the flag event was already acknowledged and cleared by software)]
      B_0x1: [1, Regular channel conversion complete]
    EOS:
      B_0x0: [0, Regular Conversions sequence not complete (or the flag event was already acknowledged and cleared by software)]
      B_0x1: [1, Regular Conversions sequence complete]
    OVR:
      B_0x0: [0, No overrun occurred (or the flag event was already acknowledged and cleared by software)]
      B_0x1: [1, Overrun has occurred]
    JEOC:
      B_0x0: [0, Injected channel conversion not complete (or the flag event was already acknowledged and cleared by software)]
      B_0x1: [1, Injected channel conversion complete]
    JEOS:
      B_0x0: [0, Injected conversion sequence not complete (or the flag event was already acknowledged and cleared by software)]
      B_0x1: [1, Injected conversions complete]
    AWD1:
      B_0x0: [0, No analog watchdog 1 event occurred (or the flag event was already acknowledged and cleared by software)]
      B_0x1: [1, Analog watchdog 1 event occurred]
    AWD2:
      B_0x0: [0, No analog watchdog 2 event occurred (or the flag event was already acknowledged and cleared by software)]
      B_0x1: [1, Analog watchdog 2 event occurred]
    AWD3:
      B_0x0: [0, No analog watchdog 3 event occurred (or the flag event was already acknowledged and cleared by software)]
      B_0x1: [1, Analog watchdog 3 event occurred]
    LDORDY:
      B_0x0: [0, ADC voltage regulator disabled]
      B_0x1: [1, ADC voltage regulator enabled]
  ADC_IER:
    ADRDYIE:
      B_0x0: [0, ADRDY interrupt disabled]
      B_0x1: [1, ADRDY interrupt enabled. An interrupt is generated when the ADRDY bit is set.]
    EOSMPIE:
      B_0x0: [0, EOSMP interrupt disabled.]
      B_0x1: [1, EOSMP interrupt enabled. An interrupt is generated when the EOSMP bit is set.]
    EOCIE:
      B_0x0: [0, EOC interrupt disabled.]
      B_0x1: [1, EOC interrupt enabled. An interrupt is generated when the EOC bit is set.]
    EOSIE:
      B_0x0: [0, EOS interrupt disabled]
      B_0x1: [1, EOS interrupt enabled. An interrupt is generated when the EOS bit is set.]
    OVRIE:
      B_0x0: [0, Overrun interrupt disabled]
      B_0x1: [1, Overrun interrupt enabled. An interrupt is generated when the OVR bit is set.]
    JEOCIE:
      B_0x0: [0, JEOC interrupt disabled.]
      B_0x1: [1, JEOC interrupt enabled. An interrupt is generated when the JEOC bit is set.]
    JEOSIE:
      B_0x0: [0, JEOS interrupt disabled]
      B_0x1: [1, JEOS interrupt enabled. An interrupt is generated when the JEOS bit is set.]
    AWD1IE:
      B_0x0: [0, Analog watchdog 1 interrupt disabled]
      B_0x1: [1, Analog watchdog 1 interrupt enabled]
    AWD2IE:
      B_0x0: [0, Analog watchdog 2 interrupt disabled]
      B_0x1: [1, Analog watchdog 2 interrupt enabled]
    AWD3IE:
      B_0x0: [0, Analog watchdog 3 interrupt disabled]
      B_0x1: [1, Analog watchdog 3 interrupt enabled]
  ADC_CR:
    ADEN:
      B_0x0: [0, ADC is disabled (OFF state)]
      B_0x1: [1, Write 1 to enable the ADC.]
    ADDIS:
      B_0x0: [0, no ADDIS command ongoing]
      B_0x1: [1, Write 1 to disable the ADC. Read 1 means that an ADDIS command is in progress.]
    ADSTART:
      B_0x0: [0, No ADC regular conversion is ongoing.]
      B_0x1: [1, Write 1 to start regular conversions. Read 1 means that the ADC is operating and eventually converting a regular channel.]
    JADSTART:
      B_0x0: [0, No ADC injected conversion is ongoing.]
      B_0x1: [1, Write 1 to start injected conversions. Read 1 means that the ADC is operating and eventually converting an injected channel.]
    ADSTP:
      B_0x0: [0, No ADC stop regular conversion command ongoing]
      B_0x1: [1, Write 1 to stop regular conversions ongoing. Read 1 means that an ADSTP command is in progress.]
    JADSTP:
      B_0x0: [0, No ADC stop injected conversion command ongoing]
      B_0x1: [1, Write 1 to stop injected conversions ongoing. Read 1 means that an ADSTP command is in progress.]
    ADCALLIN:
      B_0x0: [0, Writing ADCAL launches a calibration without the linearity calibration.]
      B_0x1: [1, Writing ADCAL launches a calibration with he linearity calibration.]
    CALINDEX:
      B_0x0: [0, Offset calibration factor]
      B_0x1: [1, linearity calibration factor 1]
      B_0x2: [2, linearity calibration factor 2]
      B_0x3: [3, linearity calibration factor 3]
      B_0x4: [4, linearity calibration factor 4]
      B_0x5: [5, linearity calibration factor 5]
      B_0x6: [6, linearity calibration factor 6]
      B_0x7: [7, linearity calibration factor 7 and internal offset (write access only)]
      B_0x8: [8, internal offset (read access only)]
    ADVREGEN:
      B_0x0: [0, ADC Voltage regulator disabled]
      B_0x1: [1, ADC Voltage regulator enabled.]
    DEEPPWD:
      B_0x0: [0, ADC not in deep-power down]
      B_0x1: [1, ADC in Deep-power-down (default reset state)]
    ADCAL:
      B_0x0: [0, Calibration complete]
      B_0x1: [1, Write 1 to calibrate the ADC. Read at 1 means that a calibration in progress.]
  ADC_CFGR1:
    DMNGT:
      B_0x0: [0, Regular conversion data stored in DR only]
      B_0x1: [1, DMA One -shot mode selected]
      B_0x2: [2, MDF mode selected]
      B_0x3: [3, DMA Circular mode selected]
    RES:
      B_0x0: [0, 14 bits]
      B_0x1: [1, 12 bits]
      B_0x2: [2, 10 bits]
      B_0x3: [3, 8bits]
    EXTSEL:
      B_0x0: [0, adc_ext_trg0]
      B_0x1: [1, adc_ext_trg1]
    EXTEN:
      B_0x0: [0, Hardware trigger detection disabled (conversions can be launched by software)]
      B_0x1: [1, Hardware trigger detection on the rising edge]
      B_0x2: [2, Hardware trigger detection on the falling edge]
      B_0x3: [3, Hardware trigger detection on both the rising and falling edges]
    OVRMOD:
      B_0x0: [0, ADC_DR register is preserved with the old data when an overrun is detected.]
      B_0x1: [1, ADC_DR register is overwritten with the last conversion result when an overrun is detected.]
    CONT:
      B_0x0: [0, Single conversion mode]
      B_0x1: [1, Continuous conversion mode]
    AUTDLY:
      B_0x0: [0, Auto-delayed conversion mode off]
      B_0x1: [1, Auto-delayed conversion mode on]
    DISCEN:
      B_0x0: [0, Discontinuous mode for regular channels disabled]
      B_0x1: [1, Discontinuous mode for regular channels enabled]
    DISCNUM:
      B_0x0: [0, 1 channel]
      B_0x1: [1, 2 channels]
      B_0x7: [7, 8 channels]
    JDISCEN:
      B_0x0: [0, Discontinuous mode on injected channels disabled]
      B_0x1: [1, Discontinuous mode on injected channels enabled]
    AWD1SGL:
      B_0x0: [0, Analog watchdog 1 enabled on all channels]
      B_0x1: [1, Analog watchdog 1 enabled on a single channel]
    AWD1EN:
      B_0x0: [0, Analog watchdog 1 disabled on regular channels]
      B_0x1: [1, Analog watchdog 1 enabled on regular channels]
    JAWD1EN:
      B_0x0: [0, Analog watchdog 1 disabled on injected channels]
      B_0x1: [1, Analog watchdog 1 enabled on injected channels]
    JAUTO:
      B_0x0: [0, Automatic injected group conversion disabled]
      B_0x1: [1, Automatic injected group conversion enabled]
    AWD1CH:
      B_0x0: [0, ADC analog input channel-0 monitored by AWD1]
      B_0x1: [1, ADC analog input channel-1 monitored by AWD1]
      B_0x13: [19, ADC analog input channel-19 monitored by AWD1]
  ADC_CFGR2:
    ROVSE:
      B_0x0: [0, Regular Oversampling disabled]
      B_0x1: [1, Regular Oversampling enabled]
    JOVSE:
      B_0x0: [0, Injected oversampling disabled]
      B_0x1: [1, Injected oversampling enabled]
    OVSS:
      B_0x0: [0, No right shift]
      B_0x1: [1, 1-bit right shift]
      B_0x2: [2, 2-bit right shift]
      B_0x3: [3, 3-bit right shift]
      B_0x4: [4, 4-bit right shift]
      B_0x5: [5, 5-bit right shift]
      B_0x6: [6, 6-bit right shift]
      B_0x7: [7, 7-bit right shift]
      B_0x8: [8, 8-bit right shift]
      B_0x9: [9, 9-bit right shift]
      B_0xA: [10, 10-bit right shift]
      B_0xB: [11, 11-bit right shift]
    TROVS:
      B_0x0: [0, All oversampled conversions for a channel are done consecutively following a trigger]
      B_0x1: [1, Each oversampled conversion for a channel needs a new trigger]
    ROVSM:
      B_0x0: [0, "Continued mode: When injected conversions are triggered, the oversampling is temporary stopped and continued after the injection sequence (oversampling buffer is maintained during injected sequence)"]
      B_0x1: [1, "Resumed mode: When injected conversions are triggered, the current oversampling is aborted and resumed from start after the injection sequence (oversampling buffer is zeroed by injected sequence start)"]
    BULB:
      B_0x0: [0, Bulb sampling mode disabled]
      B_0x1: [1, Bulb sampling mode enabled. The sampling period starts just after the previous end of the conversion.]
    SWTRIG:
      B_0x0: [0, Software trigger starts the conversion for sampling time control trigger mode]
      B_0x1: [1, Software trigger starts the sampling for sampling time control trigger mode.]
    SMPTRIG:
      B_0x0: [0, Sampling time control trigger mode disabled]
      B_0x1: [1, Sampling time control trigger mode enabled]
    OSR:
      B_0x0: [0, 1x (no oversampling)]
      B_0x1: [1, 2x]
    LFTRIG:
      B_0x0: [0, Low-frequency trigger mode disabled]
      B_0x1: [1, Low-frequency trigger mode enabled]
    LSHIFT:
      B_0x0: [0, No left shift]
      B_0x1: [1, 1-bit left shift]
      B_0x2: [2, 2-bit left shift]
      B_0x3: [3, 3-bit left shift]
      B_0x4: [4, 4-bit left shift]
      B_0x5: [5, 5-bit left shift]
      B_0x6: [6, 6-bit left shift]
      B_0x7: [7, 7-bit left shift]
      B_0x8: [8, 8-bit left shift]
      B_0x9: [9, 9-bit left shift]
      B_0xA: [10, 10-bit left shift]
      B_0xB: [11, 11-bit left shift]
      B_0xC: [12, 12-bit left shift]
      B_0xD: [13, 13-bit left shift]
      B_0xE: [14, 14-bit left shift]
      B_0xF: [15, 15-bit left shift]
  ADC_SMPR1:
    SMP0:
      B_0x0: [0, 5 ADC clock cycles]
      B_0x1: [1, 6 ADC clock cycles]
      B_0x2: [2, 12 ADC clock cycles]
      B_0x3: [3, 20 ADC clock cycles]
      B_0x4: [4, 36 ADC clock cycles]
      B_0x5: [5, 68 ADC clock cycles]
      B_0x6: [6, 391 ADC clock cycles]
      B_0x7: [7, 814 ADC clock cycles]
    SMP1:
      B_0x0: [0, 5 ADC clock cycles]
      B_0x1: [1, 6 ADC clock cycles]
      B_0x2: [2, 12 ADC clock cycles]
      B_0x3: [3, 20 ADC clock cycles]
      B_0x4: [4, 36 ADC clock cycles]
      B_0x5: [5, 68 ADC clock cycles]
      B_0x6: [6, 391 ADC clock cycles]
      B_0x7: [7, 814 ADC clock cycles]
    SMP2:
      B_0x0: [0, 5 ADC clock cycles]
      B_0x1: [1, 6 ADC clock cycles]
      B_0x2: [2, 12 ADC clock cycles]
      B_0x3: [3, 20 ADC clock cycles]
      B_0x4: [4, 36 ADC clock cycles]
      B_0x5: [5, 68 ADC clock cycles]
      B_0x6: [6, 391 ADC clock cycles]
      B_0x7: [7, 814 ADC clock cycles]
    SMP3:
      B_0x0: [0, 5 ADC clock cycles]
      B_0x1: [1, 6 ADC clock cycles]
      B_0x2: [2, 12 ADC clock cycles]
      B_0x3: [3, 20 ADC clock cycles]
      B_0x4: [4, 36 ADC clock cycles]
      B_0x5: [5, 68 ADC clock cycles]
      B_0x6: [6, 391 ADC clock cycles]
      B_0x7: [7, 814 ADC clock cycles]
    SMP4:
      B_0x0: [0, 5 ADC clock cycles]
      B_0x1: [1, 6 ADC clock cycles]
      B_0x2: [2, 12 ADC clock cycles]
      B_0x3: [3, 20 ADC clock cycles]
      B_0x4: [4, 36 ADC clock cycles]
      B_0x5: [5, 68 ADC clock cycles]
      B_0x6: [6, 391 ADC clock cycles]
      B_0x7: [7, 814 ADC clock cycles]
    SMP5:
      B_0x0: [0, 5 ADC clock cycles]
      B_0x1: [1, 6 ADC clock cycles]
      B_0x2: [2, 12 ADC clock cycles]
      B_0x3: [3, 20 ADC clock cycles]
      B_0x4: [4, 36 ADC clock cycles]
      B_0x5: [5, 68 ADC clock cycles]
      B_0x6: [6, 391 ADC clock cycles]
      B_0x7: [7, 814 ADC clock cycles]
    SMP6:
      B_0x0: [0, 5 ADC clock cycles]
      B_0x1: [1, 6 ADC clock cycles]
      B_0x2: [2, 12 ADC clock cycles]
      B_0x3: [3, 20 ADC clock cycles]
      B_0x4: [4, 36 ADC clock cycles]
      B_0x5: [5, 68 ADC clock cycles]
      B_0x6: [6, 391 ADC clock cycles]
      B_0x7: [7, 814 ADC clock cycles]
    SMP7:
      B_0x0: [0, 5 ADC clock cycles]
      B_0x1: [1, 6 ADC clock cycles]
      B_0x2: [2, 12 ADC clock cycles]
      B_0x3: [3, 20 ADC clock cycles]
      B_0x4: [4, 36 ADC clock cycles]
      B_0x5: [5, 68 ADC clock cycles]
      B_0x6: [6, 391 ADC clock cycles]
      B_0x7: [7, 814 ADC clock cycles]
    SMP8:
      B_0x0: [0, 5 ADC clock cycles]
      B_0x1: [1, 6 ADC clock cycles]
      B_0x2: [2, 12 ADC clock cycles]
      B_0x3: [3, 20 ADC clock cycles]
      B_0x4: [4, 36 ADC clock cycles]
      B_0x5: [5, 68 ADC clock cycles]
      B_0x6: [6, 391 ADC clock cycles]
      B_0x7: [7, 814 ADC clock cycles]
    SMP9:
      B_0x0: [0, 5 ADC clock cycles]
      B_0x1: [1, 6 ADC clock cycles]
      B_0x2: [2, 12 ADC clock cycles]
      B_0x3: [3, 20 ADC clock cycles]
      B_0x4: [4, 36 ADC clock cycles]
      B_0x5: [5, 68 ADC clock cycles]
      B_0x6: [6, 391 ADC clock cycles]
      B_0x7: [7, 814 ADC clock cycles]
  ADC_SMPR2:
    SMP10:
      B_0x0: [0, 5 ADC clock cycles]
      B_0x1: [1, 6 ADC clock cycles]
      B_0x2: [2, 12 ADC clock cycles]
      B_0x3: [3, 20 ADC clock cycles]
      B_0x4: [4, 36 ADC clock cycles]
      B_0x5: [5, 68 ADC clock cycles]
      B_0x6: [6, 391 ADC clock cycles]
      B_0x7: [7, 814 ADC clock cycles]
    SMP11:
      B_0x0: [0, 5 ADC clock cycles]
      B_0x1: [1, 6 ADC clock cycles]
      B_0x2: [2, 12 ADC clock cycles]
      B_0x3: [3, 20 ADC clock cycles]
      B_0x4: [4, 36 ADC clock cycles]
      B_0x5: [5, 68 ADC clock cycles]
      B_0x6: [6, 391 ADC clock cycles]
      B_0x7: [7, 814 ADC clock cycles]
    SMP12:
      B_0x0: [0, 5 ADC clock cycles]
      B_0x1: [1, 6 ADC clock cycles]
      B_0x2: [2, 12 ADC clock cycles]
      B_0x3: [3, 20 ADC clock cycles]
      B_0x4: [4, 36 ADC clock cycles]
      B_0x5: [5, 68 ADC clock cycles]
      B_0x6: [6, 391 ADC clock cycles]
      B_0x7: [7, 814 ADC clock cycles]
    SMP13:
      B_0x0: [0, 5 ADC clock cycles]
      B_0x1: [1, 6 ADC clock cycles]
      B_0x2: [2, 12 ADC clock cycles]
      B_0x3: [3, 20 ADC clock cycles]
      B_0x4: [4, 36 ADC clock cycles]
      B_0x5: [5, 68 ADC clock cycles]
      B_0x6: [6, 391 ADC clock cycles]
      B_0x7: [7, 814 ADC clock cycles]
    SMP14:
      B_0x0: [0, 5 ADC clock cycles]
      B_0x1: [1, 6 ADC clock cycles]
      B_0x2: [2, 12 ADC clock cycles]
      B_0x3: [3, 20 ADC clock cycles]
      B_0x4: [4, 36 ADC clock cycles]
      B_0x5: [5, 68 ADC clock cycles]
      B_0x6: [6, 391 ADC clock cycles]
      B_0x7: [7, 814 ADC clock cycles]
    SMP15:
      B_0x0: [0, 5 ADC clock cycles]
      B_0x1: [1, 6 ADC clock cycles]
      B_0x2: [2, 12 ADC clock cycles]
      B_0x3: [3, 20 ADC clock cycles]
      B_0x4: [4, 36 ADC clock cycles]
      B_0x5: [5, 68 ADC clock cycles]
      B_0x6: [6, 391 ADC clock cycles]
      B_0x7: [7, 814 ADC clock cycles]
    SMP16:
      B_0x0: [0, 5 ADC clock cycles]
      B_0x1: [1, 6 ADC clock cycles]
      B_0x2: [2, 12 ADC clock cycles]
      B_0x3: [3, 20 ADC clock cycles]
      B_0x4: [4, 36 ADC clock cycles]
      B_0x5: [5, 68 ADC clock cycles]
      B_0x6: [6, 391 ADC clock cycles]
      B_0x7: [7, 814 ADC clock cycles]
    SMP17:
      B_0x0: [0, 5 ADC clock cycles]
      B_0x1: [1, 6 ADC clock cycles]
      B_0x2: [2, 12 ADC clock cycles]
      B_0x3: [3, 20 ADC clock cycles]
      B_0x4: [4, 36 ADC clock cycles]
      B_0x5: [5, 68 ADC clock cycles]
      B_0x6: [6, 391 ADC clock cycles]
      B_0x7: [7, 814 ADC clock cycles]
    SMP18:
      B_0x0: [0, 5 ADC clock cycles]
      B_0x1: [1, 6 ADC clock cycles]
      B_0x2: [2, 12 ADC clock cycles]
      B_0x3: [3, 20 ADC clock cycles]
      B_0x4: [4, 36 ADC clock cycles]
      B_0x5: [5, 68 ADC clock cycles]
      B_0x6: [6, 391 ADC clock cycles]
      B_0x7: [7, 814 ADC clock cycles]
    SMP19:
      B_0x0: [0, 5 ADC clock cycles]
      B_0x1: [1, 6 ADC clock cycles]
      B_0x2: [2, 12 ADC clock cycles]
      B_0x3: [3, 20 ADC clock cycles]
      B_0x4: [4, 36 ADC clock cycles]
      B_0x5: [5, 68 ADC clock cycles]
      B_0x6: [6, 391 ADC clock cycles]
      B_0x7: [7, 814 ADC clock cycles]
  ADC_PCSEL:
    PCSEL0:
      B_0x0: [0, "Input channel i (VINP[i]) is not preselected for conversion, the ADC conversion of this channel shows a wrong result."]
      B_0x1: [1, "Input channel i (VINP[i]) is preselected for conversion"]
    PCSEL1:
      B_0x0: [0, "Input channel i (VINP[i]) is not preselected for conversion, the ADC conversion of this channel shows a wrong result."]
      B_0x1: [1, "Input channel i (VINP[i]) is preselected for conversion"]
    PCSEL2:
      B_0x0: [0, "Input channel i (VINP[i]) is not preselected for conversion, the ADC conversion of this channel shows a wrong result."]
      B_0x1: [1, "Input channel i (VINP[i]) is preselected for conversion"]
    PCSEL3:
      B_0x0: [0, "Input channel i (VINP[i]) is not preselected for conversion, the ADC conversion of this channel shows a wrong result."]
      B_0x1: [1, "Input channel i (VINP[i]) is preselected for conversion"]
    PCSEL4:
      B_0x0: [0, "Input channel i (VINP[i]) is not preselected for conversion, the ADC conversion of this channel shows a wrong result."]
      B_0x1: [1, "Input channel i (VINP[i]) is preselected for conversion"]
    PCSEL5:
      B_0x0: [0, "Input channel i (VINP[i]) is not preselected for conversion, the ADC conversion of this channel shows a wrong result."]
      B_0x1: [1, "Input channel i (VINP[i]) is preselected for conversion"]
    PCSEL6:
      B_0x0: [0, "Input channel i (VINP[i]) is not preselected for conversion, the ADC conversion of this channel shows a wrong result."]
      B_0x1: [1, "Input channel i (VINP[i]) is preselected for conversion"]
    PCSEL7:
      B_0x0: [0, "Input channel i (VINP[i]) is not preselected for conversion, the ADC conversion of this channel shows a wrong result."]
      B_0x1: [1, "Input channel i (VINP[i]) is preselected for conversion"]
    PCSEL8:
      B_0x0: [0, "Input channel i (VINP[i]) is not preselected for conversion, the ADC conversion of this channel shows a wrong result."]
      B_0x1: [1, "Input channel i (VINP[i]) is preselected for conversion"]
    PCSEL9:
      B_0x0: [0, "Input channel i (VINP[i]) is not preselected for conversion, the ADC conversion of this channel shows a wrong result."]
      B_0x1: [1, "Input channel i (VINP[i]) is preselected for conversion"]
    PCSEL10:
      B_0x0: [0, "Input channel i (VINP[i]) is not preselected for conversion, the ADC conversion of this channel shows a wrong result."]
      B_0x1: [1, "Input channel i (VINP[i]) is preselected for conversion"]
    PCSEL11:
      B_0x0: [0, "Input channel i (VINP[i]) is not preselected for conversion, the ADC conversion of this channel shows a wrong result."]
      B_0x1: [1, "Input channel i (VINP[i]) is preselected for conversion"]
    PCSEL12:
      B_0x0: [0, "Input channel i (VINP[i]) is not preselected for conversion, the ADC conversion of this channel shows a wrong result."]
      B_0x1: [1, "Input channel i (VINP[i]) is preselected for conversion"]
    PCSEL13:
      B_0x0: [0, "Input channel i (VINP[i]) is not preselected for conversion, the ADC conversion of this channel shows a wrong result."]
      B_0x1: [1, "Input channel i (VINP[i]) is preselected for conversion"]
    PCSEL14:
      B_0x0: [0, "Input channel i (VINP[i]) is not preselected for conversion, the ADC conversion of this channel shows a wrong result."]
      B_0x1: [1, "Input channel i (VINP[i]) is preselected for conversion"]
    PCSEL15:
      B_0x0: [0, "Input channel i (VINP[i]) is not preselected for conversion, the ADC conversion of this channel shows a wrong result."]
      B_0x1: [1, "Input channel i (VINP[i]) is preselected for conversion"]
    PCSEL16:
      B_0x0: [0, "Input channel i (VINP[i]) is not preselected for conversion, the ADC conversion of this channel shows a wrong result."]
      B_0x1: [1, "Input channel i (VINP[i]) is preselected for conversion"]
    PCSEL17:
      B_0x0: [0, "Input channel i (VINP[i]) is not preselected for conversion, the ADC conversion of this channel shows a wrong result."]
      B_0x1: [1, "Input channel i (VINP[i]) is preselected for conversion"]
    PCSEL18:
      B_0x0: [0, "Input channel i (VINP[i]) is not preselected for conversion, the ADC conversion of this channel shows a wrong result."]
      B_0x1: [1, "Input channel i (VINP[i]) is preselected for conversion"]
    PCSEL19:
      B_0x0: [0, "Input channel i (VINP[i]) is not preselected for conversion, the ADC conversion of this channel shows a wrong result."]
      B_0x1: [1, "Input channel i (VINP[i]) is preselected for conversion"]
  ADC_SQR1:
    L:
      B_0x0: [0, 1 conversion]
      B_0x1: [1, 2 conversions]
      B_0xF: [15, 16 conversions]
  ADC_JSQR:
    JL:
      B_0x0: [0, 1 conversion]
      B_0x1: [1, 2 conversions]
      B_0x2: [2, 3 conversions]
      B_0x3: [3, 4 conversions]
    JEXTSEL:
      B_0x0: [0, adc_jext_trg0]
      B_0x1: [1, adc_jext_trg1]
    JEXTEN:
      B_0x0: [0, Hardware trigger detection disabled (conversions can be launched by software)]
      B_0x1: [1, Hardware trigger detection on the rising edge]
      B_0x2: [2, Hardware trigger detection on the falling edge]
      B_0x3: [3, Hardware trigger detection on both the rising and falling edges]
  ADC_OFR1:
    POSOFF:
      B_0x0: [0, Negative offset]
      B_0x1: [1, Positive offset]
    USAT:
      B_0x0: [0, Offset is subtracted maintaining data integrity and keeping converted data size]
      B_0x1: [1, Offset is subtracted and result is saturated to maintain converted data size.]
    SSAT:
      B_0x0: [0, Offset is subtracted maintaining data integrity and extending converted data size (9-bit and 15-bit signed format).]
      B_0x1: [1, Offset is subtracted and result is saturated to maintain converted data size.]
  ADC_OFR2:
    POSOFF:
      B_0x0: [0, Negative offset]
      B_0x1: [1, Positive offset]
    USAT:
      B_0x0: [0, Offset is subtracted maintaining data integrity and keeping converted data size]
      B_0x1: [1, Offset is subtracted and result is saturated to maintain converted data size.]
    SSAT:
      B_0x0: [0, Offset is subtracted maintaining data integrity and extending converted data size (9-bit and 15-bit signed format).]
      B_0x1: [1, Offset is subtracted and result is saturated to maintain converted data size.]
  ADC_OFR3:
    POSOFF:
      B_0x0: [0, Negative offset]
      B_0x1: [1, Positive offset]
    USAT:
      B_0x0: [0, Offset is subtracted maintaining data integrity and keeping converted data size]
      B_0x1: [1, Offset is subtracted and result is saturated to maintain converted data size.]
    SSAT:
      B_0x0: [0, Offset is subtracted maintaining data integrity and extending converted data size (9-bit and 15-bit signed format).]
      B_0x1: [1, Offset is subtracted and result is saturated to maintain converted data size.]
  ADC_OFR4:
    POSOFF:
      B_0x0: [0, Negative offset]
      B_0x1: [1, Positive offset]
    USAT:
      B_0x0: [0, Offset is subtracted maintaining data integrity and keeping converted data size]
      B_0x1: [1, Offset is subtracted and result is saturated to maintain converted data size.]
    SSAT:
      B_0x0: [0, Offset is subtracted maintaining data integrity and extending converted data size (9-bit and 15-bit signed format).]
      B_0x1: [1, Offset is subtracted and result is saturated to maintain converted data size.]
  ADC_GCOMP:
    GCOMPCOEFF:
      B_0x800: [2048, gain factor of 0.5]
      B_0x1000: [4096, gain factor of 1]
      B_0x2000: [8192, gain factor of 2]
      B_0x3000: [12288, gain factor of 3]
    GCOMP:
      B_0x0: [0, Regular ADC operating mode]
      B_0x1: [1, Gain compensation enabled and applied on all channels]
  ADC_HTR1:
    AWDFILT1:
      B_0x0: [0, No filtering]
      B_0x1: [1, two consecutive detection generates an AWDx flag or an interrupt]
      B_0x7: [7, Eight consecutive detection generates an AWDx flag or an interrupt]
  ADC_CALFACT:
    VALIDITY:
      B_0x0: [0, Operation still in progress]
      B_0x1: [1, Operation complete]
    LATCH_COEF:
      B_0x0: [0, No effect]
      B_0x1: [1, "Calibration factor latched in the analog block on LATCH_COEF bit transition from 0 to 1. Prior to latching the calibration factor, CALFACT[31:0] bits must be programmed with the content of CALINDEX[3:0] bits."]
    CAPTURE_COEF:
      B_0x0: [0, Calibration factor not captured]
      B_0x1: [1, "Calibration factor available in CALFACT[31:0] bits, the calibration factor index being defined by CALINDEX[3:0] bits"]
ADC12:
  ADC12_CCR:
    PRESC:
      B_0x0: [0, input ADC clock not divided]
      B_0x1: [1, input ADC clock divided by 2]
      B_0x2: [2, input ADC clock divided by 4]
      B_0x3: [3, input ADC clock divided by 6]
      B_0x4: [4, input ADC clock divided by 8]
      B_0x5: [5, input ADC clock divided by 10]
      B_0x6: [6, input ADC clock divided by 12]
      B_0x7: [7, input ADC clock divided by 16]
      B_0x8: [8, input ADC clock divided by 32]
      B_0x9: [9, input ADC clock divided by 64]
      B_0xA: [10, input ADC clock divided by 128]
      B_0xB: [11, input ADC clock divided by 256]
    VREFEN:
      B_0x0: [0, VREFINT channel disabled]
      B_0x1: [1, VREFINT channel enabled]
    VSENSESEL:
      B_0x0: [0, Temperature sensor channel disabled]
      B_0x1: [1, Temperature sensor channel enabled]
    VBATEN:
      B_0x0: [0, VBAT channel disabled]
      B_0x1: [1, VBAT channel enabled]
OPAMP:
  OPAMP1_CSR:
    OPAEN:
      B_0x0: [0, OPAMP disabled]
      B_0x1: [1, OPAMP enabled]
    OPALPM:
      B_0x0: [0, normal mode]
      B_0x1: [1, low-power mode]
    OPAMODE:
      B_0x2: [2, "internal PGA enabled, gain programmed in PGA_GAIN"]
      B_0x3: [3, internal follower]
    PGA_GAIN:
      B_0x0: [0, internal PGA gain 2]
      B_0x1: [1, internal PGA gain 4]
      B_0x2: [2, internal PGA gain 8]
      B_0x3: [3, internal PGA gain 16]
    VM_SEL:
      B_0x0: [0, GPIO connected to VINM (valid also in PGA mode for filtering)]
      B_0x1: [1, dedicated low-leakage input connected to VINM (valid also in PGA mode for filtering)]
    VP_SEL:
      B_0x0: [0, GPIO connected to VINP]
      B_0x1: [1, DAC connected to VINP]
    CALON:
      B_0x0: [0, normal mode]
      B_0x1: [1, calibration mode (all switches opened by hardware)]
    CALSEL:
      B_0x0: [0, NMOS calibration (200�mV applied on OPAMP inputs)]
      B_0x1: [1, PMOS calibration (V<sub>DDA </sub>- 200 mV applied on OPAMP inputs)]
    USERTRIM:
      B_0x0: [0, ‘factory’ trim code used]
      B_0x1: [1, ‘user’ trim code used]
    OPAHSM:
      B_0x0: [0, normal mode (standard slew rate)]
      B_0x1: [1, increased consumption to improve the slew rate]
    OPA_RANGE:
      B_0x0: [0, reserved]
      B_0x1: [1, OPAMP range set]
  OPAMP2_CRS:
    OPAEN:
      B_0x0: [0, OPAMP disabled]
      B_0x1: [1, OPAMP enabled]
    OPALPM:
      B_0x0: [0, normal mode]
      B_0x1: [1, low-power mode]
    OPAMODE:
      B_0x2: [2, "internal PGA enabled, gain programmed in PGA_GAIN"]
      B_0x3: [3, internal follower]
    PGA_GAIN:
      B_0x0: [0, internal PGA gain 2]
      B_0x1: [1, internal PGA gain 4]
      B_0x2: [2, internal PGA gain 8]
      B_0x3: [3, internal PGA gain 16]
    VM_SEL:
      B_0x0: [0, GPIO connected to VINM (valid also in PGA mode for filtering)]
      B_0x1: [1, dedicated low-leakage input connected to VINM (valid also]
    VP_SEL:
      B_0x0: [0, GPIO connected to VINP]
      B_0x1: [1, DAC connected to VINP]
    CALON:
      B_0x0: [0, normal mode]
      B_0x1: [1, calibration mode (all switches opened by hardware)]
    CALSEL:
      B_0x0: [0, NMOS calibration (200 mV applied on OPAMP inputs)]
      B_0x1: [1, PMOS calibration (V<sub>DDA </sub>- 200 mV applied on OPAMP inputs)]
    USERTRIM:
      B_0x0: [0, ‘factory’ trim code used]
      B_0x1: [1, ‘user’ trim code used]
    OPAHSM:
      B_0x0: [0, normal mode (standard slew rate)]
      B_0x1: [1, increased consumption to improve the slew rate]