#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000011f3610 .scope module, "sim_cpu" "sim_cpu" 2 413;
 .timescale 0 0;
v00000000015c30a0_0 .net "Address_Add_PC", 31 0, L_00000000015c2380;  1 drivers
v00000000015c22e0_0 .net "Address_in_PC", 31 0, L_0000000001620430;  1 drivers
v00000000015c2e20_0 .net "Address_out_PC", 31 0, v000000000126cad0_0;  1 drivers
v00000000015c35a0_0 .net "Order", 31 0, L_0000000001219530;  1 drivers
v00000000015c3140_0 .net "Order_Left", 31 0, v000000000126aca0_0;  1 drivers
v00000000015c3be0_0 .net "Read_Data1", 31 0, L_0000000001219610;  1 drivers
v00000000015c3640_0 .net "Read_Data2", 31 0, L_0000000001219140;  1 drivers
v00000000015c2d80_0 .net "Read_Data_Mem", 31 0, L_000000000161fb70;  1 drivers
v00000000015c2ec0_0 .var "clk", 0 0;
v00000000015c2c40_0 .net "out_ALU", 31 0, L_000000000161e9f0;  1 drivers
v00000000015c31e0_0 .var "rst", 0 0;
v00000000015c24c0_0 .net "zero", 0 0, L_000000000161f530;  1 drivers
S_00000000011f37a0 .scope module, "cpu" "CPU" 2 422, 2 353 0, S_00000000011f3610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "out_ALU";
    .port_info 3 /OUTPUT 32 "Read_Data1";
    .port_info 4 /OUTPUT 32 "Read_Data2";
    .port_info 5 /OUTPUT 32 "Address_in_PC";
    .port_info 6 /OUTPUT 32 "Address_out_PC";
    .port_info 7 /OUTPUT 32 "Address_Add_PC";
    .port_info 8 /OUTPUT 32 "Order";
    .port_info 9 /OUTPUT 32 "Read_Data_Mem";
    .port_info 10 /OUTPUT 32 "Order_Left";
    .port_info 11 /OUTPUT 1 "zero";
v000000000126d250_0 .net "ALU1", 31 0, L_000000000161f710;  1 drivers
v000000000126bb30_0 .net "ALUSrc", 0 0, L_00000000015c3460;  1 drivers
v000000000126d390_0 .net "ALU_Add_32_out", 31 0, L_0000000001620610;  1 drivers
v000000000126d610_0 .net "ALU_ctr", 3 0, v000000000121b710_0;  1 drivers
v000000000126bd10_0 .net "ALUop", 1 0, L_00000000015c2920;  1 drivers
v000000000126d7f0_0 .net "Address_Add_PC", 31 0, L_00000000015c2380;  alias, 1 drivers
v000000000126bbd0_0 .net "Address_in_PC", 31 0, L_0000000001620430;  alias, 1 drivers
v000000000126bef0_0 .net "Address_out_PC", 31 0, v000000000126cad0_0;  alias, 1 drivers
v000000000126bf90_0 .net "Branch", 0 0, L_00000000015c26a0;  1 drivers
v000000000126c030_0 .net "Branch_or_normal", 31 0, L_000000000161f670;  1 drivers
v000000000126c0d0_0 .net "Jump", 0 0, L_00000000015c2880;  1 drivers
v00000000015c3000_0 .net "MemWrite", 0 0, L_00000000015c3960;  1 drivers
v00000000015c3dc0_0 .net "MemtoReg", 0 0, L_00000000015c27e0;  1 drivers
v00000000015c3e60_0 .net "Mux32_EN", 0 0, L_0000000001219680;  1 drivers
v00000000015c2b00_0 .net "Order", 31 0, L_0000000001219530;  alias, 1 drivers
v00000000015c2560_0 .net "Order_Left", 31 0, v000000000126aca0_0;  alias, 1 drivers
v00000000015c3f00_0 .net "Read_Data1", 31 0, L_0000000001219610;  alias, 1 drivers
v00000000015c2600_0 .net "Read_Data2", 31 0, L_0000000001219140;  alias, 1 drivers
v00000000015c2100_0 .net "Read_Data_Mem", 31 0, L_000000000161fb70;  alias, 1 drivers
v00000000015c29c0_0 .net "RegDst", 0 0, L_00000000015c2420;  1 drivers
v00000000015c2ba0_0 .net "RegWrite", 0 0, L_00000000015c3a00;  1 drivers
v00000000015c3320_0 .net "Write_Data", 31 0, L_000000000161fd50;  1 drivers
v00000000015c2a60_0 .net "Write_register", 4 0, L_00000000015c3aa0;  1 drivers
v00000000015c3780_0 .net "carry", 0 0, L_000000000161f8f0;  1 drivers
v00000000015c2060_0 .net "clk", 0 0, v00000000015c2ec0_0;  1 drivers
v00000000015c3d20_0 .net "negative", 0 0, L_000000000161f990;  1 drivers
v00000000015c38c0_0 .net "out_ALU", 31 0, L_000000000161e9f0;  alias, 1 drivers
v00000000015c3280_0 .net "out_sign", 31 0, v000000000126b380_0;  1 drivers
v00000000015c21a0_0 .net "overflow", 0 0, L_000000000161fa30;  1 drivers
v00000000015c2ce0_0 .net "rst", 0 0, v00000000015c31e0_0;  1 drivers
v00000000015c2240_0 .net "sign", 31 0, v0000000001269940_0;  1 drivers
v00000000015c2f60_0 .net "zero", 0 0, L_000000000161f530;  alias, 1 drivers
L_00000000015c3500 .part L_0000000001219530, 26, 6;
L_00000000015c3c80 .part L_0000000001219530, 16, 5;
L_000000000161f030 .part L_0000000001219530, 11, 5;
L_000000000161f7b0 .part L_0000000001219530, 21, 5;
L_000000000161f850 .part L_0000000001219530, 16, 5;
L_0000000001620750 .part L_0000000001219530, 0, 16;
L_000000000161fc10 .part L_0000000001219530, 0, 6;
L_000000000161f0d0 .part L_0000000001219530, 0, 26;
L_000000000161fdf0 .part L_00000000015c2380, 28, 4;
S_00000000011e5230 .scope module, "ALU" "alu" 2 398, 2 191 0, S_00000000011f37a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "aluc";
    .port_info 3 /OUTPUT 32 "r";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "carry";
    .port_info 6 /OUTPUT 1 "negative";
    .port_info 7 /OUTPUT 1 "overflow";
P_00000000011bbba0 .param/l "Add" 0 2 203, C4<0010>;
P_00000000011bbbd8 .param/l "Addu" 0 2 202, C4<0000>;
P_00000000011bbc10 .param/l "And" 0 2 206, C4<0100>;
P_00000000011bbc48 .param/l "DISABLE" 0 2 219, +C4<00000000000000000000000000000000>;
P_00000000011bbc80 .param/l "ENABLE" 0 2 219, +C4<00000000000000000000000000000001>;
P_00000000011bbcb8 .param/l "Nor" 0 2 209, C4<0111>;
P_00000000011bbcf0 .param/l "Or" 0 2 207, C4<0101>;
P_00000000011bbd28 .param/l "Sll" 0 2 215, C4<1110>;
P_00000000011bbd60 .param/l "Slt" 0 2 212, C4<1011>;
P_00000000011bbd98 .param/l "Sltu" 0 2 213, C4<1010>;
P_00000000011bbdd0 .param/l "Sra" 0 2 214, C4<1100>;
P_00000000011bbe08 .param/l "Srl" 0 2 216, C4<1101>;
P_00000000011bbe40 .param/l "Sub" 0 2 205, C4<0011>;
P_00000000011bbe78 .param/l "Subu" 0 2 204, C4<0001>;
P_00000000011bbeb0 .param/l "Xor" 0 2 208, C4<0110>;
P_00000000011bbee8 .param/l "bits" 0 2 218, +C4<00000000000000000000000000011111>;
L_0000000001218e30 .functor BUFZ 32, L_000000000161f710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000001218ce0 .functor BUFZ 32, L_0000000001219610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000121a1d0_0 .net *"_s10", 0 0, L_000000000161f490;  1 drivers
L_00000000015c6ad0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000000000121a310_0 .net/2s *"_s12", 1 0, L_00000000015c6ad0;  1 drivers
L_00000000015c6b18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001219c30_0 .net/2s *"_s14", 1 0, L_00000000015c6b18;  1 drivers
v000000000121a770_0 .net *"_s16", 1 0, L_000000000161ea90;  1 drivers
L_00000000015c6a88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000012199b0_0 .net/2u *"_s8", 31 0, L_00000000015c6a88;  1 drivers
v000000000121abd0_0 .net "a", 31 0, L_0000000001219610;  alias, 1 drivers
v000000000121b170_0 .net "aluc", 3 0, v000000000121b710_0;  alias, 1 drivers
v000000000121aa90_0 .net "b", 31 0, L_000000000161f710;  alias, 1 drivers
v0000000001219b90_0 .net "carry", 0 0, L_000000000161f8f0;  alias, 1 drivers
v000000000121b030_0 .net "negative", 0 0, L_000000000161f990;  alias, 1 drivers
v000000000121ac70_0 .net "overflow", 0 0, L_000000000161fa30;  alias, 1 drivers
v000000000121a4f0_0 .net "r", 31 0, L_000000000161e9f0;  alias, 1 drivers
v000000000121b210_0 .var "result", 32 0;
v000000000121ad10_0 .net/s "sa", 31 0, L_0000000001218ce0;  1 drivers
v0000000001219e10_0 .net/s "sb", 31 0, L_0000000001218e30;  1 drivers
v000000000121aef0_0 .net "zero", 0 0, L_000000000161f530;  alias, 1 drivers
E_0000000001211b80/0 .event edge, v000000000121b170_0, v000000000121abd0_0, v000000000121aa90_0, v000000000121ad10_0;
E_0000000001211b80/1 .event edge, v0000000001219e10_0;
E_0000000001211b80 .event/or E_0000000001211b80/0, E_0000000001211b80/1;
L_000000000161e9f0 .part v000000000121b210_0, 0, 32;
L_000000000161f8f0 .part v000000000121b210_0, 32, 1;
L_000000000161f490 .cmp/eq 32, L_000000000161e9f0, L_00000000015c6a88;
L_000000000161ea90 .functor MUXZ 2, L_00000000015c6b18, L_00000000015c6ad0, L_000000000161f490, C4<>;
L_000000000161f530 .part L_000000000161ea90, 0, 1;
L_000000000161f990 .part v000000000121b210_0, 31, 1;
L_000000000161fa30 .part v000000000121b210_0, 32, 1;
S_00000000011e53c0 .scope module, "MUX32_2" "MUX32" 2 402, 2 155 0, S_00000000011f37a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Src";
    .port_info 3 /OUTPUT 32 "S";
v000000000121b2b0_0 .net "A", 31 0, L_000000000161e9f0;  alias, 1 drivers
v000000000121b350_0 .net "B", 31 0, L_000000000161fb70;  alias, 1 drivers
v0000000001219a50_0 .net "S", 31 0, L_000000000161fd50;  alias, 1 drivers
v000000000121b490_0 .net "Src", 0 0, L_00000000015c27e0;  alias, 1 drivers
v000000000121a590_0 .net *"_s0", 31 0, L_000000000161fcb0;  1 drivers
L_00000000015c6ba8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000121b530_0 .net *"_s3", 30 0, L_00000000015c6ba8;  1 drivers
L_00000000015c6bf0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000121a630_0 .net/2u *"_s4", 31 0, L_00000000015c6bf0;  1 drivers
v000000000121a6d0_0 .net *"_s6", 0 0, L_000000000161f5d0;  1 drivers
L_000000000161fcb0 .concat [ 1 31 0 0], L_00000000015c27e0, L_00000000015c6ba8;
L_000000000161f5d0 .cmp/eq 32, L_000000000161fcb0, L_00000000015c6bf0;
L_000000000161fd50 .functor MUXZ 32, L_000000000161fb70, L_000000000161e9f0, L_000000000161f5d0, C4<>;
S_00000000011cd180 .scope module, "aluadd32" "ALU_Add_32" 2 404, 2 324 0, S_00000000011f37a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr1";
    .port_info 1 /INPUT 32 "addr2";
    .port_info 2 /OUTPUT 32 "out_addr";
v000000000121b5d0_0 .net "addr1", 31 0, L_00000000015c2380;  alias, 1 drivers
v000000000121a810_0 .net "addr2", 31 0, v000000000126b380_0;  alias, 1 drivers
v0000000001219af0_0 .net "out_addr", 31 0, L_0000000001620610;  alias, 1 drivers
L_0000000001620610 .arith/sum 32, L_00000000015c2380, v000000000126b380_0;
S_00000000011cd310 .scope module, "aludec" "aluDec" 2 396, 2 165 0, S_00000000011f37a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 4 "alucontrol";
v000000000121b710_0 .var "alucontrol", 3 0;
v0000000001219cd0_0 .net "aluop", 1 0, L_00000000015c2920;  alias, 1 drivers
v0000000001219d70_0 .net "funct", 5 0, L_000000000161fc10;  1 drivers
E_0000000001211c40 .event edge, v0000000001219cd0_0, v0000000001219d70_0;
S_00000000011d1040 .scope module, "coderam" "codeRAM" 2 384, 2 21 0, S_00000000011f37a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "data";
P_00000000011cd4a0 .param/l "AddrWidth" 0 2 26, +C4<00000000000000000000000000100000>;
P_00000000011cd4d8 .param/l "DataDepth" 0 2 27, +C4<00000000000000000000000000100000>;
P_00000000011cd510 .param/l "DataWidth" 0 2 25, +C4<00000000000000000000000000100000>;
L_0000000001219530 .functor BUFZ 32, L_00000000015c3b40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000001219eb0_0 .net *"_s0", 31 0, L_00000000015c3b40;  1 drivers
v0000000001219f50_0 .net *"_s3", 4 0, L_00000000015c33c0;  1 drivers
v00000000011a54e0_0 .net *"_s4", 6 0, L_00000000015c2740;  1 drivers
L_00000000015c6890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000126a0c0_0 .net *"_s7", 1 0, L_00000000015c6890;  1 drivers
v000000000126b060_0 .net "address", 31 0, v000000000126cad0_0;  alias, 1 drivers
v000000000126a8e0_0 .net "data", 31 0, L_0000000001219530;  alias, 1 drivers
v000000000126a160 .array "men", 31 0, 31 0;
L_00000000015c3b40 .array/port v000000000126a160, L_00000000015c2740;
L_00000000015c33c0 .part v000000000126cad0_0, 2, 5;
L_00000000015c2740 .concat [ 5 2 0 0], L_00000000015c33c0, L_00000000015c6890;
S_00000000011d11d0 .scope module, "extend16to32" "Extend16to32" 2 392, 2 140 0, S_00000000011f37a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "order";
    .port_info 1 /OUTPUT 32 "addr";
v0000000001269940_0 .var "addr", 31 0;
v000000000126ab60_0 .net "order", 15 0, L_0000000001620750;  1 drivers
E_00000000012123c0 .event edge, v000000000126ab60_0;
S_00000000011c04e0 .scope module, "left2" "Left2" 2 403, 2 312 0, S_00000000011f37a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data";
    .port_info 1 /OUTPUT 32 "odata";
v000000000126ac00_0 .net "data", 31 0, v0000000001269940_0;  alias, 1 drivers
v000000000126b380_0 .var "odata", 31 0;
E_0000000001212700 .event edge, v0000000001269940_0;
S_00000000011c0670 .scope module, "left2_26" "Left2_26" 2 408, 2 339 0, S_00000000011f37a0;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "data";
    .port_info 1 /INPUT 4 "data1";
    .port_info 2 /OUTPUT 32 "odata";
v0000000001269a80_0 .net "data", 25 0, L_000000000161f0d0;  1 drivers
v000000000126b100_0 .net "data1", 3 0, L_000000000161fdf0;  1 drivers
v000000000126aca0_0 .var "odata", 31 0;
E_00000000012119c0 .event edge, v000000000126b100_0, v0000000001269a80_0;
S_00000000011dfc50 .scope module, "maindec" "mainDec" 2 386, 2 63 0, S_00000000011f37a0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "mentoreg";
    .port_info 2 /OUTPUT 1 "menwrite";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "alusrc";
    .port_info 5 /OUTPUT 1 "regdst";
    .port_info 6 /OUTPUT 1 "regwrite";
    .port_info 7 /OUTPUT 1 "jump";
    .port_info 8 /OUTPUT 2 "aluop";
v000000000126a980_0 .net *"_s10", 8 0, v0000000001269d00_0;  1 drivers
v000000000126aa20_0 .net "aluop", 1 0, L_00000000015c2920;  alias, 1 drivers
v000000000126aac0_0 .net "alusrc", 0 0, L_00000000015c3460;  alias, 1 drivers
v000000000126b1a0_0 .net "branch", 0 0, L_00000000015c26a0;  alias, 1 drivers
v0000000001269d00_0 .var "controls", 8 0;
v000000000126b420_0 .net "jump", 0 0, L_00000000015c2880;  alias, 1 drivers
v0000000001269e40_0 .net "mentoreg", 0 0, L_00000000015c27e0;  alias, 1 drivers
v000000000126ad40_0 .net "menwrite", 0 0, L_00000000015c3960;  alias, 1 drivers
v0000000001269da0_0 .net "op", 5 0, L_00000000015c3500;  1 drivers
v0000000001269ee0_0 .net "regdst", 0 0, L_00000000015c2420;  alias, 1 drivers
v0000000001269f80_0 .net "regwrite", 0 0, L_00000000015c3a00;  alias, 1 drivers
E_0000000001212e80 .event edge, v0000000001269da0_0;
L_00000000015c3a00 .part v0000000001269d00_0, 8, 1;
L_00000000015c2420 .part v0000000001269d00_0, 7, 1;
L_00000000015c3460 .part v0000000001269d00_0, 6, 1;
L_00000000015c26a0 .part v0000000001269d00_0, 5, 1;
L_00000000015c3960 .part v0000000001269d00_0, 4, 1;
L_00000000015c27e0 .part v0000000001269d00_0, 3, 1;
L_00000000015c2880 .part v0000000001269d00_0, 2, 1;
L_00000000015c2920 .part v0000000001269d00_0, 0, 2;
S_00000000011dfde0 .scope module, "mux32_1" "MUX32" 2 394, 2 155 0, S_00000000011f37a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Src";
    .port_info 3 /OUTPUT 32 "S";
v000000000126ade0_0 .net "A", 31 0, L_0000000001219140;  alias, 1 drivers
v000000000126a700_0 .net "B", 31 0, v0000000001269940_0;  alias, 1 drivers
v000000000126b240_0 .net "S", 31 0, L_000000000161f710;  alias, 1 drivers
v000000000126a480_0 .net "Src", 0 0, L_00000000015c3460;  alias, 1 drivers
v000000000126a020_0 .net *"_s0", 31 0, L_00000000016204d0;  1 drivers
L_00000000015c69f8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000126ae80_0 .net *"_s3", 30 0, L_00000000015c69f8;  1 drivers
L_00000000015c6a40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000012699e0_0 .net/2u *"_s4", 31 0, L_00000000015c6a40;  1 drivers
v000000000126af20_0 .net *"_s6", 0 0, L_000000000161e950;  1 drivers
L_00000000016204d0 .concat [ 1 31 0 0], L_00000000015c3460, L_00000000015c69f8;
L_000000000161e950 .cmp/eq 32, L_00000000016204d0, L_00000000015c6a40;
L_000000000161f710 .functor MUXZ 32, v0000000001269940_0, L_0000000001219140, L_000000000161e950, C4<>;
S_00000000011b51b0 .scope module, "mux32_3" "MUX32" 2 407, 2 155 0, S_00000000011f37a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Src";
    .port_info 3 /OUTPUT 32 "S";
v0000000001269b20_0 .net "A", 31 0, L_00000000015c2380;  alias, 1 drivers
v000000000126b2e0_0 .net "B", 31 0, L_0000000001620610;  alias, 1 drivers
v000000000126a200_0 .net "S", 31 0, L_000000000161f670;  alias, 1 drivers
v0000000001269c60_0 .net "Src", 0 0, L_0000000001219680;  alias, 1 drivers
v000000000126afc0_0 .net *"_s0", 31 0, L_0000000001620250;  1 drivers
L_00000000015c6c38 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000126a3e0_0 .net *"_s3", 30 0, L_00000000015c6c38;  1 drivers
L_00000000015c6c80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000126b4c0_0 .net/2u *"_s4", 31 0, L_00000000015c6c80;  1 drivers
v000000000126a2a0_0 .net *"_s6", 0 0, L_000000000161eb30;  1 drivers
L_0000000001620250 .concat [ 1 31 0 0], L_0000000001219680, L_00000000015c6c38;
L_000000000161eb30 .cmp/eq 32, L_0000000001620250, L_00000000015c6c80;
L_000000000161f670 .functor MUXZ 32, L_0000000001620610, L_00000000015c2380, L_000000000161eb30, C4<>;
S_00000000011b5340 .scope module, "mux32_4" "MUX32" 2 410, 2 155 0, S_00000000011f37a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Src";
    .port_info 3 /OUTPUT 32 "S";
v0000000001269bc0_0 .net "A", 31 0, L_000000000161f670;  alias, 1 drivers
v000000000126b560_0 .net "B", 31 0, v000000000126aca0_0;  alias, 1 drivers
v000000000126b6a0_0 .net "S", 31 0, L_0000000001620430;  alias, 1 drivers
v000000000126a5c0_0 .net "Src", 0 0, L_00000000015c2880;  alias, 1 drivers
v000000000126a340_0 .net *"_s0", 31 0, L_000000000161ef90;  1 drivers
L_00000000015c6cc8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000126b740_0 .net *"_s3", 30 0, L_00000000015c6cc8;  1 drivers
L_00000000015c6d10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000126a660_0 .net/2u *"_s4", 31 0, L_00000000015c6d10;  1 drivers
v000000000126b7e0_0 .net *"_s6", 0 0, L_000000000161ebd0;  1 drivers
L_000000000161ef90 .concat [ 1 31 0 0], L_00000000015c2880, L_00000000015c6cc8;
L_000000000161ebd0 .cmp/eq 32, L_000000000161ef90, L_00000000015c6d10;
L_0000000001620430 .functor MUXZ 32, v000000000126aca0_0, L_000000000161f670, L_000000000161ebd0, C4<>;
S_00000000011bff80 .scope module, "mux6" "MUX6" 2 388, 2 86 0, S_00000000011f37a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A";
    .port_info 1 /INPUT 5 "B";
    .port_info 2 /INPUT 1 "Src";
    .port_info 3 /OUTPUT 5 "S";
v000000000126a520_0 .net "A", 4 0, L_00000000015c3c80;  1 drivers
v000000000126a7a0_0 .net "B", 4 0, L_000000000161f030;  1 drivers
v000000000126a840_0 .net "S", 4 0, L_00000000015c3aa0;  alias, 1 drivers
v000000000126c3f0_0 .net "Src", 0 0, L_00000000015c2420;  alias, 1 drivers
v000000000126d070_0 .net *"_s0", 31 0, L_00000000015c36e0;  1 drivers
L_00000000015c68d8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000126c210_0 .net *"_s3", 30 0, L_00000000015c68d8;  1 drivers
L_00000000015c6920 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000126ca30_0 .net/2u *"_s4", 31 0, L_00000000015c6920;  1 drivers
v000000000126c530_0 .net *"_s6", 0 0, L_00000000015c3820;  1 drivers
L_00000000015c36e0 .concat [ 1 31 0 0], L_00000000015c2420, L_00000000015c68d8;
L_00000000015c3820 .cmp/eq 32, L_00000000015c36e0, L_00000000015c6920;
L_00000000015c3aa0 .functor MUXZ 5, L_000000000161f030, L_00000000015c3c80, L_00000000015c3820, C4<>;
S_00000000011c0110 .scope module, "myand_" "myand" 2 405, 2 330 0, S_00000000011f37a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "R";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
L_0000000001219680 .functor AND 1, L_00000000015c26a0, L_000000000161f530, C4<1>, C4<1>;
v000000000126c490_0 .net "A", 0 0, L_00000000015c26a0;  alias, 1 drivers
v000000000126c170_0 .net "B", 0 0, L_000000000161f530;  alias, 1 drivers
v000000000126c8f0_0 .net "R", 0 0, L_0000000001219680;  alias, 1 drivers
S_00000000011c9490 .scope module, "pc" "PC" 2 380, 2 1 0, S_00000000011f37a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0000000001213700 .param/l "WIDTH" 0 2 1, +C4<00000000000000000000000000100000>;
v000000000126c2b0_0 .net "clk", 0 0, v00000000015c2ec0_0;  alias, 1 drivers
v000000000126d430_0 .net "d", 31 0, L_0000000001620430;  alias, 1 drivers
v000000000126cad0_0 .var "q", 31 0;
v000000000126c350_0 .net "reset", 0 0, v00000000015c31e0_0;  alias, 1 drivers
E_0000000001212cc0 .event posedge, v000000000126c350_0, v000000000126c2b0_0;
S_000000000126e130 .scope module, "pc_adder" "PC_adder" 2 382, 2 12 0, S_00000000011f37a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "adr";
    .port_info 1 /OUTPUT 32 "n_adr";
L_00000000015c6848 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000126c5d0_0 .net/2u *"_s0", 31 0, L_00000000015c6848;  1 drivers
v000000000126d110_0 .net "adr", 31 0, v000000000126cad0_0;  alias, 1 drivers
v000000000126c990_0 .net "n_adr", 31 0, L_00000000015c2380;  alias, 1 drivers
L_00000000015c2380 .arith/sum 32, v000000000126cad0_0, L_00000000015c6848;
S_000000000126e2c0 .scope module, "ram" "RAM" 2 400, 2 280 0, S_00000000011f37a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /OUTPUT 32 "data";
    .port_info 4 /INPUT 1 "we";
P_00000000011c02a0 .param/l "AddrWidth" 0 2 285, +C4<00000000000000000000000000100000>;
P_00000000011c02d8 .param/l "DataDepth" 0 2 286, +C4<00000000000000000000000000100000>;
P_00000000011c0310 .param/l "DataWidth" 0 2 284, +C4<00000000000000000000000000100000>;
v000000000126bdb0_0 .net *"_s1", 0 0, L_00000000016206b0;  1 drivers
L_00000000015c6b60 .functor BUFT 1, C4<000000000000000000000000zzzzzzzz>, C4<0>, C4<0>, C4<0>;
v000000000126cb70_0 .net *"_s2", 31 0, L_00000000015c6b60;  1 drivers
v000000000126b9f0_0 .net "address", 31 0, L_000000000161e9f0;  alias, 1 drivers
v000000000126d1b0_0 .net "clk", 0 0, v00000000015c2ec0_0;  alias, 1 drivers
v000000000126cdf0_0 .net "data", 31 0, L_000000000161fb70;  alias, 1 drivers
v000000000126c670_0 .net "data_in", 31 0, L_0000000001219140;  alias, 1 drivers
v000000000126cc10_0 .var "data_out", 31 0;
v000000000126c710 .array "men", 31 0, 31 0;
v000000000126bc70_0 .net "we", 0 0, L_00000000015c3960;  alias, 1 drivers
E_0000000001212940 .event posedge, v000000000126c2b0_0;
L_00000000016206b0 .reduce/nor L_00000000015c3960;
L_000000000161fb70 .functor MUXZ 32, L_00000000015c6b60, v000000000126cc10_0, L_00000000016206b0, C4<>;
S_000000000126e5e0 .scope begin, "MEM_READ" "MEM_READ" 2 305, 2 305 0, S_000000000126e2c0;
 .timescale 0 0;
S_000000000126e450 .scope begin, "MEM_WRITE" "MEM_WRITE" 2 298, 2 298 0, S_000000000126e2c0;
 .timescale 0 0;
S_000000000126e770 .scope module, "ru" "RegisterUnit" 2 390, 2 96 0, S_00000000011f37a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
P_00000000011b54d0 .param/l "AddrWidth" 0 2 101, +C4<00000000000000000000000000000101>;
P_00000000011b5508 .param/l "DataDepth" 0 2 102, +C4<0000000000000000000000000000000100000>;
P_00000000011b5540 .param/l "DataWidth" 0 2 100, +C4<00000000000000000000000000100000>;
L_0000000001219610 .functor BUFZ 32, L_000000000161f210, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000001219140 .functor BUFZ 32, L_000000000161fad0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000126c7b0_0 .net *"_s0", 31 0, L_000000000161f210;  1 drivers
v000000000126c850_0 .net *"_s10", 6 0, L_000000000161e8b0;  1 drivers
L_00000000015c69b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000126ccb0_0 .net *"_s13", 1 0, L_00000000015c69b0;  1 drivers
v000000000126d750_0 .net *"_s2", 6 0, L_000000000161f3f0;  1 drivers
L_00000000015c6968 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000126d4d0_0 .net *"_s5", 1 0, L_00000000015c6968;  1 drivers
v000000000126cd50_0 .net *"_s8", 31 0, L_000000000161fad0;  1 drivers
v000000000126be50_0 .net "clk", 0 0, v00000000015c2ec0_0;  alias, 1 drivers
v000000000126ce90_0 .net "ra1", 4 0, L_000000000161f7b0;  1 drivers
v000000000126d570_0 .net "ra2", 4 0, L_000000000161f850;  1 drivers
v000000000126ba90_0 .net "rd1", 31 0, L_0000000001219610;  alias, 1 drivers
v000000000126cf30_0 .net "rd2", 31 0, L_0000000001219140;  alias, 1 drivers
v000000000126d6b0 .array "rf", 0 31, 31 0;
v000000000126d2f0_0 .net "wa3", 4 0, L_00000000015c3aa0;  alias, 1 drivers
v000000000126cfd0_0 .net "wd", 31 0, L_000000000161fd50;  alias, 1 drivers
v000000000126b950_0 .net "we", 0 0, L_00000000015c3a00;  alias, 1 drivers
L_000000000161f210 .array/port v000000000126d6b0, L_000000000161f3f0;
L_000000000161f3f0 .concat [ 5 2 0 0], L_000000000161f7b0, L_00000000015c6968;
L_000000000161fad0 .array/port v000000000126d6b0, L_000000000161e8b0;
L_000000000161e8b0 .concat [ 5 2 0 0], L_000000000161f850, L_00000000015c69b0;
S_000000000126d960 .scope begin, "MEM_WRITE" "MEM_WRITE" 2 112, 2 112 0, S_000000000126e770;
 .timescale 0 0;
    .scope S_00000000011c9490;
T_0 ;
    %wait E_0000000001212cc0;
    %load/vec4 v000000000126c350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000126cad0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000126d430_0;
    %assign/vec4 v000000000126cad0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000011d1040;
T_1 ;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126a160, 4, 0;
    %pushi/vec4 537067532, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126a160, 4, 0;
    %pushi/vec4 543686647, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126a160, 4, 0;
    %pushi/vec4 14819365, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126a160, 4, 0;
    %pushi/vec4 6563876, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126a160, 4, 0;
    %pushi/vec4 10758176, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126a160, 4, 0;
    %pushi/vec4 279379978, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126a160, 4, 0;
    %pushi/vec4 6561834, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126a160, 4, 0;
    %pushi/vec4 276824065, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126a160, 4, 0;
    %pushi/vec4 537198592, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126a160, 4, 0;
    %pushi/vec4 14819370, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126a160, 4, 0;
    %pushi/vec4 276824065, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126a160, 4, 0;
    %pushi/vec4 537198592, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126a160, 4, 0;
    %pushi/vec4 14819370, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126a160, 4, 0;
    %pushi/vec4 8730656, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126a160, 4, 0;
    %pushi/vec4 14825506, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126a160, 4, 0;
    %pushi/vec4 2892431428, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126a160, 4, 0;
    %pushi/vec4 2348941392, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126a160, 4, 0;
    %pushi/vec4 134217745, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126a160, 4, 0;
    %pushi/vec4 537001985, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126a160, 4, 0;
    %pushi/vec4 2885812308, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126a160, 4, 0;
    %end;
    .thread T_1;
    .scope S_00000000011dfc50;
T_2 ;
    %wait E_0000000001212e80;
    %load/vec4 v0000000001269da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 511, 511, 9;
    %assign/vec4 v0000000001269d00_0, 0;
    %jmp T_2.7;
T_2.0 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v0000000001269d00_0, 0;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 328, 0, 9;
    %assign/vec4 v0000000001269d00_0, 0;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 80, 0, 9;
    %assign/vec4 v0000000001269d00_0, 0;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 33, 0, 9;
    %assign/vec4 v0000000001269d00_0, 0;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 320, 0, 9;
    %assign/vec4 v0000000001269d00_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 4, 0, 9;
    %assign/vec4 v0000000001269d00_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000000000126e770;
T_3 ;
    %wait E_0000000001212940;
    %fork t_1, S_000000000126d960;
    %jmp t_0;
    .scope S_000000000126d960;
t_1 ;
    %load/vec4 v000000000126b950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000000000126cfd0_0;
    %load/vec4 v000000000126d2f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000126d6b0, 4, 0;
T_3.0 ;
    %end;
    .scope S_000000000126e770;
t_0 %join;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000126e770;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126d6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126d6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126d6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126d6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126d6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126d6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126d6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126d6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126d6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126d6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126d6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126d6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126d6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126d6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126d6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126d6b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000126d6b0, 4, 0;
    %end;
    .thread T_4;
    .scope S_00000000011d11d0;
T_5 ;
    %wait E_00000000012123c0;
    %load/vec4 v000000000126ab60_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000001269940_0, 4, 16;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000001269940_0, 4, 16;
T_5.1 ;
    %load/vec4 v000000000126ab60_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000001269940_0, 4, 16;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000011cd310;
T_6 ;
    %wait E_0000000001211c40;
    %load/vec4 v0000000001219cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %load/vec4 v0000000001219d70_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v000000000121b710_0, 0;
    %jmp T_6.15;
T_6.4 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000121b710_0, 0;
    %jmp T_6.15;
T_6.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000000000121b710_0, 0;
    %jmp T_6.15;
T_6.6 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000000000121b710_0, 0;
    %jmp T_6.15;
T_6.7 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000000000121b710_0, 0;
    %jmp T_6.15;
T_6.8 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000000000121b710_0, 0;
    %jmp T_6.15;
T_6.9 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000000000121b710_0, 0;
    %jmp T_6.15;
T_6.10 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000000000121b710_0, 0;
    %jmp T_6.15;
T_6.11 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000000000121b710_0, 0;
    %jmp T_6.15;
T_6.12 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v000000000121b710_0, 0;
    %jmp T_6.15;
T_6.13 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000000000121b710_0, 0;
    %jmp T_6.15;
T_6.15 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000000000121b710_0, 0;
    %jmp T_6.3;
T_6.1 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000000000121b710_0, 0;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000000011e5230;
T_7 ;
    %wait E_0000000001211b80;
    %load/vec4 v000000000121b170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %load/vec4 v000000000121abd0_0;
    %pad/u 33;
    %load/vec4 v000000000121aa90_0;
    %pad/u 33;
    %add;
    %store/vec4 v000000000121b210_0, 0, 33;
    %jmp T_7.14;
T_7.0 ;
    %load/vec4 v000000000121abd0_0;
    %pad/u 33;
    %load/vec4 v000000000121aa90_0;
    %pad/u 33;
    %add;
    %store/vec4 v000000000121b210_0, 0, 33;
    %jmp T_7.14;
T_7.1 ;
    %load/vec4 v000000000121abd0_0;
    %pad/u 33;
    %load/vec4 v000000000121aa90_0;
    %pad/u 33;
    %sub;
    %store/vec4 v000000000121b210_0, 0, 33;
    %jmp T_7.14;
T_7.2 ;
    %load/vec4 v000000000121ad10_0;
    %pad/s 33;
    %load/vec4 v0000000001219e10_0;
    %pad/s 33;
    %add;
    %store/vec4 v000000000121b210_0, 0, 33;
    %jmp T_7.14;
T_7.3 ;
    %load/vec4 v000000000121ad10_0;
    %pad/s 33;
    %load/vec4 v0000000001219e10_0;
    %pad/s 33;
    %sub;
    %store/vec4 v000000000121b210_0, 0, 33;
    %jmp T_7.14;
T_7.4 ;
    %load/vec4 v000000000121abd0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.15, 4;
    %load/vec4 v000000000121aa90_0;
    %concati/vec4 0, 0, 1;
    %split/vec4 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000121b210_0, 4, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000121b210_0, 4, 32;
    %jmp T_7.16;
T_7.15 ;
    %load/vec4 v0000000001219e10_0;
    %pad/s 33;
    %load/vec4 v000000000121abd0_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %shiftr/s 4;
    %split/vec4 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000121b210_0, 4, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000121b210_0, 4, 32;
T_7.16 ;
    %jmp T_7.14;
T_7.5 ;
    %load/vec4 v000000000121abd0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.17, 4;
    %load/vec4 v000000000121aa90_0;
    %concati/vec4 0, 0, 1;
    %split/vec4 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000121b210_0, 4, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000121b210_0, 4, 32;
    %jmp T_7.18;
T_7.17 ;
    %load/vec4 v000000000121aa90_0;
    %pad/u 33;
    %load/vec4 v000000000121abd0_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %split/vec4 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000121b210_0, 4, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000000000121b210_0, 4, 32;
T_7.18 ;
    %jmp T_7.14;
T_7.6 ;
    %load/vec4 v000000000121aa90_0;
    %pad/u 33;
    %ix/getv 4, v000000000121abd0_0;
    %shiftl 4;
    %store/vec4 v000000000121b210_0, 0, 33;
    %jmp T_7.14;
T_7.7 ;
    %load/vec4 v000000000121abd0_0;
    %pad/u 33;
    %load/vec4 v000000000121aa90_0;
    %pad/u 33;
    %and;
    %store/vec4 v000000000121b210_0, 0, 33;
    %jmp T_7.14;
T_7.8 ;
    %load/vec4 v000000000121abd0_0;
    %pad/u 33;
    %load/vec4 v000000000121aa90_0;
    %pad/u 33;
    %or;
    %store/vec4 v000000000121b210_0, 0, 33;
    %jmp T_7.14;
T_7.9 ;
    %load/vec4 v000000000121abd0_0;
    %pad/u 33;
    %load/vec4 v000000000121aa90_0;
    %pad/u 33;
    %xor;
    %store/vec4 v000000000121b210_0, 0, 33;
    %jmp T_7.14;
T_7.10 ;
    %load/vec4 v000000000121abd0_0;
    %pad/u 33;
    %load/vec4 v000000000121aa90_0;
    %pad/u 33;
    %or;
    %inv;
    %store/vec4 v000000000121b210_0, 0, 33;
    %jmp T_7.14;
T_7.11 ;
    %load/vec4 v000000000121abd0_0;
    %load/vec4 v000000000121aa90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.19, 8;
    %pushi/vec4 1, 0, 33;
    %jmp/1 T_7.20, 8;
T_7.19 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_7.20, 8;
 ; End of false expr.
    %blend;
T_7.20;
    %store/vec4 v000000000121b210_0, 0, 33;
    %jmp T_7.14;
T_7.12 ;
    %load/vec4 v000000000121ad10_0;
    %load/vec4 v0000000001219e10_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.21, 8;
    %pushi/vec4 1, 0, 33;
    %jmp/1 T_7.22, 8;
T_7.21 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_7.22, 8;
 ; End of false expr.
    %blend;
T_7.22;
    %store/vec4 v000000000121b210_0, 0, 33;
    %jmp T_7.14;
T_7.14 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000000000126e2c0;
T_8 ;
    %wait E_0000000001212940;
    %fork t_3, S_000000000126e450;
    %jmp t_2;
    .scope S_000000000126e450;
t_3 ;
    %load/vec4 v000000000126bc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000000000126c670_0;
    %load/vec4 v000000000126b9f0_0;
    %parti/s 5, 2, 3;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000000000126c710, 4, 0;
T_8.0 ;
    %end;
    .scope S_000000000126e2c0;
t_2 %join;
    %jmp T_8;
    .thread T_8;
    .scope S_000000000126e2c0;
T_9 ;
    %wait E_0000000001212940;
    %fork t_5, S_000000000126e5e0;
    %jmp t_4;
    .scope S_000000000126e5e0;
t_5 ;
    %load/vec4 v000000000126bc70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000000000126b9f0_0;
    %parti/s 5, 2, 3;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000126c710, 4;
    %store/vec4 v000000000126cc10_0, 0, 32;
T_9.0 ;
    %end;
    .scope S_000000000126e2c0;
t_4 %join;
    %jmp T_9;
    .thread T_9;
    .scope S_00000000011c04e0;
T_10 ;
    %wait E_0000000001212700;
    %load/vec4 v000000000126ac00_0;
    %parti/s 30, 0, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000126b380_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000126b380_0, 4, 5;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000000011c0670;
T_11 ;
    %wait E_00000000012119c0;
    %load/vec4 v0000000001269a80_0;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000126aca0_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000126aca0_0, 4, 5;
    %load/vec4 v000000000126b100_0;
    %ix/load 4, 28, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000126aca0_0, 4, 5;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000000011f3610;
T_12 ;
    %vpi_call 2 437 "$dumpfile", "simcpu.vcd" {0 0 0};
    %vpi_call 2 438 "$dumpvars" {0 0 0};
    %end;
    .thread T_12;
    .scope S_00000000011f3610;
T_13 ;
    %delay 10, 0;
    %load/vec4 v00000000015c2ec0_0;
    %inv;
    %store/vec4 v00000000015c2ec0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_00000000011f3610;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015c2ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015c31e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000015c31e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000015c31e0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_00000000011f3610;
T_15 ;
    %delay 10, 0;
    %vpi_func 2 454 "$time" 64 {0 0 0};
    %cmpi/u 1000, 0, 64;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_15.0, 5;
    %vpi_call 2 455 "$finish" {0 0 0};
T_15.0 ;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "testcpu.v";
