*----------------------------------------------------------------------------------------
*	Innovus 17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2020-Nov-18 14:12:13 (2020-Nov-18 13:12:13 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fir_adv
*
*	Liberty Libraries used: 
*	        MyAnView: /home/isa05/labs/lab1/innovus/fir_adv_4.enc.dat/libs/mmmc/NangateOpenCellLibrary_typical_ecsm_nowlm.lib
*
*	Power Domain used: 
*		Rail:        VDD 	Voltage:        1.1 
*
*       Power View : MyAnView
*
*       User-Defined Activity : N.A.
*
*	Switching Activity File used: 
*	        ../vcd/fir_adv_4_design.vcd
*			Vcd Window used(Start Time, Stop Time):(9.77112e-11, 9.77113e-11) 
*                     Vcd Scale Factor: 1 
**                    Design annotation coverage: 13098/13098 = 100% 
*
*       Hierarchical Global Activity: N.A.
*
*       Global Activity: N.A.
*
*       Sequential Element Activity: N.A.
*
*       Primary Input Activity: 0.200000
*
*       Default icg ratio: N.A.
*
*       Global Comb ClockGate Ratio: N.A.
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs 
*
*       report_power -outfile after_sw_act_power_adv_4.rpt -sort total
*
-----------------------------------------------------------------------------------------


Total Power 
-----------------------------------------------------------------------------------------
Total Internal Power:        2.22214997 	   52.9081%
Total Switching Power:       1.55222394 	   36.9576%
Total Leakage Power:         0.42564341 	   10.1343%
Total Power:                 4.20001732 
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.4648     0.09065     0.05852       0.614       14.62 
Macro                                  0           0           0           0           0 
IO                                     0           0           0           0           0 
Combinational                      1.757       1.462      0.3671       3.586       85.38 
Clock (Combinational)                  0           0           0           0           0 
Clock (Sequential)                     0           0           0           0           0 
-----------------------------------------------------------------------------------------
Total                              2.222       1.552      0.4256         4.2         100 
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       1.1      2.222       1.552      0.4256         4.2         100 


-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:        FE_OFC8_vin_pipe_0 (CLKBUF_X3): 	  0.007089 
* 		Highest Leakage Power:       REG_b_D_OUT_reg_83_ (DFFR_X1): 	  9.12e-05 
* 		Total Cap: 	6.99123e-11 F
* 		Total instances in design: 10226
* 		Total instances in design with no power:     0
*          Total instances in design with no activity:     0
* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------

