---
layout: default
title: FALCON: An ML Framework for Fully Automated Layout-Constrained Analog Circuit Design
---

# FALCON: An ML Framework for Fully Automated Layout-Constrained Analog Circuit Design

<div class="paper-toolbar">
  <a href="https://arxiv.org/abs/2505.21923" class="toolbar-btn" target="_blank">ğŸ“„ arXiv: 2505.21923v2</a>
  <a href="https://arxiv.org/pdf/2505.21923.pdf" class="toolbar-btn" target="_blank">ğŸ“¥ PDF</a>
  <button class="toolbar-btn favorite-btn" data-arxiv-id="2505.21923v2" data-paper-url="__CURRENT_PAGE__" onclick="toggleFavorite(this, '2505.21923v2', 'FALCON: An ML Framework for Fully Automated Layout-Constrained Analog Circuit Design')" title="æ·»åŠ åˆ°æ”¶è—å¤¹">â˜† æ”¶è—</button>
  <button class="toolbar-btn" onclick="copyLinkToClipboard(this)">ğŸ”— åˆ†äº«</button>
</div>


**ä½œè€…**: Asal Mehradfar, Xuzhe Zhao, Yilun Huang, Emir Ceyani, Yankai Yang, Shihao Han, Hamidreza Aghasi, Salman Avestimehr

**åˆ†ç±»**: cs.LG, cs.AI, cs.AR, cs.CE

**å‘å¸ƒæ—¥æœŸ**: 2025-05-28 (æ›´æ–°: 2025-10-27)

**å¤‡æ³¨**: Accepted at the 39th Conference on Neural Information Processing Systems (NeurIPS 2025)

---

## ğŸ’¡ ä¸€å¥è¯è¦ç‚¹

**æå‡ºFALCONæ¡†æ¶ä»¥å®ç°å…¨è‡ªåŠ¨åŒ–çš„æ¨¡æ‹Ÿç”µè·¯è®¾è®¡**

ğŸ¯ **åŒ¹é…é¢†åŸŸ**: **æ”¯æŸ±ä¹ï¼šå…·èº«å¤§æ¨¡å‹ (Embodied Foundation Models)**

**å…³é”®è¯**: `æ¨¡æ‹Ÿç”µè·¯è®¾è®¡` `æœºå™¨å­¦ä¹ ` `å›¾ç¥ç»ç½‘ç»œ` `è‡ªåŠ¨åŒ–è®¾è®¡` `æ€§èƒ½é¢„æµ‹` `å¸ƒå±€ä¼˜åŒ–` `ç”µè·¯æ‹“æ‰‘` `æ·±åº¦å­¦ä¹ `

## ğŸ“‹ æ ¸å¿ƒè¦ç‚¹

1. ç°æœ‰çš„æ¨¡æ‹Ÿç”µè·¯è®¾è®¡æ–¹æ³•å¤æ‚ä¸”å¤šé˜¶æ®µï¼Œéš¾ä»¥å®ç°å®Œå…¨è‡ªåŠ¨åŒ–ï¼Œå°¤å…¶åœ¨æ‹“æ‰‘é€‰æ‹©å’Œå¸ƒå±€ä¼˜åŒ–æ–¹é¢å­˜åœ¨æŒ‘æˆ˜ã€‚
2. FALCONæ¡†æ¶é€šè¿‡æ€§èƒ½é©±åŠ¨çš„åˆ†ç±»å™¨é€‰æ‹©ç”µè·¯æ‹“æ‰‘ï¼Œå¹¶åˆ©ç”¨å›¾ç¥ç»ç½‘ç»œè¿›è¡Œå‚æ•°æ¨æ–­ï¼Œç»“åˆå¯å¾®åˆ†å¸ƒå±€æˆæœ¬è¿›è¡Œä¼˜åŒ–ã€‚
3. åœ¨å¤§è§„æ¨¡æ•°æ®é›†ä¸Šï¼ŒFALCONå®ç°äº†è¶…è¿‡99%çš„æ‹“æ‰‘æ¨æ–­å‡†ç¡®ç‡å’Œå°äº10%çš„æ€§èƒ½é¢„æµ‹è¯¯å·®ï¼Œå±•ç¤ºäº†å…¶é«˜æ•ˆæ€§å’Œå®ç”¨æ€§ã€‚

## ğŸ“ æ‘˜è¦ï¼ˆä¸­æ–‡ï¼‰

è®¾è®¡æ¨¡æ‹Ÿç”µè·¯ä»æ€§èƒ½è§„æ ¼å‡ºå‘æ˜¯ä¸€ä¸ªå¤æ‚çš„å¤šé˜¶æ®µè¿‡ç¨‹ï¼ŒåŒ…æ‹¬æ‹“æ‰‘é€‰æ‹©ã€å‚æ•°æ¨æ–­å’Œå¸ƒå±€å¯è¡Œæ€§ã€‚æœ¬æ–‡ä»‹ç»äº†FALCONï¼Œä¸€ä¸ªç»Ÿä¸€çš„æœºå™¨å­¦ä¹ æ¡†æ¶ï¼Œèƒ½å¤Ÿé€šè¿‡æ‹“æ‰‘é€‰æ‹©å’Œå¸ƒå±€çº¦æŸä¼˜åŒ–ï¼Œå®ç°å®Œå…¨è‡ªåŠ¨åŒ–çš„è§„æ ¼é©±åŠ¨æ¨¡æ‹Ÿç”µè·¯åˆæˆã€‚FALCONé¦–å…ˆä½¿ç”¨æ€§èƒ½é©±åŠ¨åˆ†ç±»å™¨é€‰æ‹©åˆé€‚çš„ç”µè·¯æ‹“æ‰‘ï¼Œç„¶ååˆ©ç”¨è®­ç»ƒå¥½çš„è¾¹ç¼˜ä¸­å¿ƒå›¾ç¥ç»ç½‘ç»œï¼Œå°†ç”µè·¯æ‹“æ‰‘å’Œå‚æ•°æ˜ å°„åˆ°æ€§èƒ½ï¼Œä»è€Œå®ç°åŸºäºæ¢¯åº¦çš„å‚æ•°æ¨æ–­ã€‚æ¨æ–­è¿‡ç¨‹å—åˆ°å¯å¾®åˆ†å¸ƒå±€æˆæœ¬çš„æŒ‡å¯¼ï¼Œè¯¥æˆæœ¬æºè‡ªæ•æ‰å¯„ç”Ÿå’Œé¢‘ç‡ä¾èµ–æ•ˆåº”çš„è§£ææ–¹ç¨‹ï¼Œå¹¶å—åˆ°è®¾è®¡è§„åˆ™çš„çº¦æŸã€‚FALCONåœ¨ä¸€ä¸ªåŒ…å«100ä¸‡æ¨¡æ‹Ÿæ¯«ç±³æ³¢ç”µè·¯çš„å¤§è§„æ¨¡è‡ªå®šä¹‰æ•°æ®é›†ä¸Šè¿›è¡Œè®­ç»ƒå’Œè¯„ä¼°ï¼Œç»“æœæ˜¾ç¤ºå…¶åœ¨æ‹“æ‰‘æ¨æ–­ä¸­å‡†ç¡®ç‡è¶…è¿‡99%ï¼Œæ€§èƒ½é¢„æµ‹çš„ç›¸å¯¹è¯¯å·®å°äº10%ï¼Œå¹¶ä¸”æ¯ä¸ªå®ä¾‹çš„å¸ƒå±€æ„ŸçŸ¥è®¾è®¡åœ¨1ç§’å†…å®Œæˆã€‚è¿™äº›ç»“æœä½¿FALCONæˆä¸ºç«¯åˆ°ç«¯æ¨¡æ‹Ÿç”µè·¯è®¾è®¡è‡ªåŠ¨åŒ–çš„å®ç”¨ä¸”å¯æ‰©å±•çš„åŸºç¡€æ¨¡å‹ã€‚

## ğŸ”¬ æ–¹æ³•è¯¦è§£

**é—®é¢˜å®šä¹‰**ï¼šæœ¬æ–‡æ—¨åœ¨è§£å†³æ¨¡æ‹Ÿç”µè·¯è®¾è®¡ä¸­çš„è‡ªåŠ¨åŒ–é—®é¢˜ï¼Œç°æœ‰æ–¹æ³•åœ¨æ‹“æ‰‘é€‰æ‹©å’Œå¸ƒå±€ä¼˜åŒ–ä¸Šå­˜åœ¨å¤æ‚æ€§å’Œæ•ˆç‡ä½ä¸‹çš„ç—›ç‚¹ã€‚

**æ ¸å¿ƒæ€è·¯**ï¼šFALCONé€šè¿‡ç»“åˆæ€§èƒ½é©±åŠ¨çš„åˆ†ç±»å™¨å’Œå›¾ç¥ç»ç½‘ç»œï¼Œè‡ªåŠ¨é€‰æ‹©ç”µè·¯æ‹“æ‰‘å¹¶è¿›è¡Œå‚æ•°æ¨æ–­ï¼Œä»è€Œå®ç°é«˜æ•ˆçš„ç”µè·¯è®¾è®¡ã€‚

**æŠ€æœ¯æ¡†æ¶**ï¼šFALCONçš„æ•´ä½“æ¶æ„åŒ…æ‹¬ä¸¤ä¸ªä¸»è¦æ¨¡å—ï¼šé¦–å…ˆæ˜¯æ‹“æ‰‘é€‰æ‹©æ¨¡å—ï¼Œä½¿ç”¨åˆ†ç±»å™¨æ ¹æ®æ€§èƒ½è§„æ ¼é€‰æ‹©ç”µè·¯æ‹“æ‰‘ï¼›å…¶æ¬¡æ˜¯å‚æ•°æ¨æ–­æ¨¡å—ï¼Œåˆ©ç”¨å›¾ç¥ç»ç½‘ç»œè¿›è¡Œæ€§èƒ½æ˜ å°„å’Œä¼˜åŒ–ã€‚

**å…³é”®åˆ›æ–°**ï¼šFALCONçš„æ ¸å¿ƒåˆ›æ–°åœ¨äºç»“åˆäº†å¯å¾®åˆ†å¸ƒå±€æˆæœ¬ä¸å›¾ç¥ç»ç½‘ç»œï¼Œä½¿å¾—ç”µè·¯è®¾è®¡ä¸ä»…è€ƒè™‘æ€§èƒ½ï¼Œè¿˜è€ƒè™‘å¸ƒå±€çš„å¯è¡Œæ€§ï¼Œè¿™åœ¨ç°æœ‰æ–¹æ³•ä¸­æ˜¯è¾ƒä¸ºå°‘è§çš„ã€‚

**å…³é”®è®¾è®¡**ï¼šåœ¨è®¾è®¡ä¸­ï¼ŒFALCONä½¿ç”¨äº†è¾¹ç¼˜ä¸­å¿ƒçš„å›¾ç¥ç»ç½‘ç»œç»“æ„ï¼Œè®­ç»ƒè¿‡ç¨‹ä¸­é‡‡ç”¨äº†ç‰¹å®šçš„æŸå¤±å‡½æ•°æ¥ä¼˜åŒ–æ€§èƒ½é¢„æµ‹ï¼ŒåŒæ—¶å¸ƒå±€çº¦æŸé€šè¿‡è§£ææ–¹ç¨‹è¿›è¡Œå»ºæ¨¡ã€‚

## ğŸ“Š å®éªŒäº®ç‚¹

FALCONåœ¨å®éªŒä¸­å±•ç°å‡ºè¶…è¿‡99%çš„æ‹“æ‰‘æ¨æ–­å‡†ç¡®ç‡å’Œå°äº10%çš„æ€§èƒ½é¢„æµ‹è¯¯å·®ï¼Œä¸”æ¯ä¸ªå®ä¾‹çš„è®¾è®¡æ—¶é—´ä¸è¶…è¿‡1ç§’ã€‚è¿™äº›ç»“æœè¡¨æ˜FALCONåœ¨ç”µè·¯è®¾è®¡è‡ªåŠ¨åŒ–æ–¹é¢çš„æ˜¾è‘—æå‡ï¼Œå…·æœ‰è¾ƒå¼ºçš„å®ç”¨æ€§å’Œæ•ˆç‡ã€‚

## ğŸ¯ åº”ç”¨åœºæ™¯

FALCONæ¡†æ¶åœ¨æ¨¡æ‹Ÿç”µè·¯è®¾è®¡é¢†åŸŸå…·æœ‰å¹¿æ³›çš„åº”ç”¨æ½œåŠ›ï¼Œèƒ½å¤Ÿæ˜¾è‘—æé«˜ç”µè·¯è®¾è®¡çš„è‡ªåŠ¨åŒ–ç¨‹åº¦å’Œæ•ˆç‡ã€‚å…¶å®é™…ä»·å€¼ä½“ç°åœ¨èƒ½å¤Ÿå¿«é€Ÿç”Ÿæˆç¬¦åˆæ€§èƒ½è¦æ±‚çš„ç”µè·¯å¸ƒå±€ï¼Œé€‚ç”¨äºé€šä¿¡ã€æ¶ˆè´¹ç”µå­ç­‰å¤šä¸ªè¡Œä¸šã€‚æœªæ¥ï¼ŒFALCONæœ‰æœ›æ‰©å±•åˆ°æ›´å¤æ‚çš„ç”µè·¯è®¾è®¡ä»»åŠ¡ï¼Œæ¨åŠ¨ç”µè·¯è®¾è®¡çš„æ™ºèƒ½åŒ–è¿›ç¨‹ã€‚

## ğŸ“„ æ‘˜è¦ï¼ˆåŸæ–‡ï¼‰

> Designing analog circuits from performance specifications is a complex, multi-stage process encompassing topology selection, parameter inference, and layout feasibility. We introduce FALCON, a unified machine learning framework that enables fully automated, specification-driven analog circuit synthesis through topology selection and layout-constrained optimization. Given a target performance, FALCON first selects an appropriate circuit topology using a performance-driven classifier guided by human design heuristics. Next, it employs a custom, edge-centric graph neural network trained to map circuit topology and parameters to performance, enabling gradient-based parameter inference through the learned forward model. This inference is guided by a differentiable layout cost, derived from analytical equations capturing parasitic and frequency-dependent effects, and constrained by design rules. We train and evaluate FALCON on a large-scale custom dataset of 1M analog mm-wave circuits, generated and simulated using Cadence Spectre across 20 expert-designed topologies. Through this evaluation, FALCON demonstrates >99% accuracy in topology inference, <10% relative error in performance prediction, and efficient layout-aware design that completes in under 1 second per instance. Together, these results position FALCON as a practical and extensible foundation model for end-to-end analog circuit design automation.

