// Seed: 1312335059
module module_0 (
    input tri id_0,
    input wor id_1,
    input tri1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    input supply1 id_6,
    output supply0 id_7,
    output supply1 id_8,
    output tri id_9,
    input wand id_10
);
  wire [1 'b0 : 1] id_12, id_13;
  assign module_1._id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd55,
    parameter id_1 = 32'd19
) (
    input tri _id_0,
    input tri0 _id_1,
    output wire id_2,
    input supply0 id_3
);
  static logic [id_1  **  1 : id_0  ^  id_1] id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_2,
      id_2,
      id_3
  );
endmodule
