// Seed: 3937406661
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  logic id_2;
  logic id_3 = 1'b0 && id_3 == 1;
  assign id_1 = id_2;
  type_7(
      id_2, 1, 1
  );
  logic id_4;
  assign id_1 = 1;
endmodule
