Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Sep  6 09:59:34 2020
| Host         : DESKTOP-VO2BSI1 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 312 register/latch pins with no clock driven by root clock pin: bse2_inst/TCK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 922 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 38 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.936        0.000                      0                36073        0.024        0.000                      0                36073        3.000        0.000                       0                 20840  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
sys_clk                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_divider  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_divider  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_divider        0.936        0.000                      0                35293        0.024        0.000                      0                35293        8.750        0.000                       0                 20836  
  clkfbout_clk_divider                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_divider  clk_out1_clk_divider       13.384        0.000                      0                  780        0.233        0.000                      0                  780  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_divider
  To Clock:  clk_out1_clk_divider

Setup :            0  Failing Endpoints,  Worst Slack        0.936ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        18.461ns  (logic 6.438ns (34.874%)  route 12.023ns (65.126%))
  Logic Levels:           28  (CARRY4=13 LUT4=5 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.615    -0.852    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/clk_out1
    SLICE_X60Y83         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.518    -0.334 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/Q
                         net (fo=134, routed)         1.210     0.876    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27_1
    SLICE_X59Y77         LUT5 (Prop_lut5_I0_O)        0.124     1.000 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13/O
                         net (fo=1, routed)           0.338     1.337    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.917 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.917    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.031 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.031    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.145 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.145    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.259 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.259    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.373 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.373    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.487 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.487    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.601 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.601    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.715 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38/CO[3]
                         net (fo=1, routed)           0.000     2.715    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.028 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_5/O[3]
                         net (fo=1, routed)           0.877     3.905    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/reslt___1__h1578[36]
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.306     4.211 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_4__4/O
                         net (fo=2, routed)           0.651     4.862    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/mul_div_reg[3]
    SLICE_X51Y82         LUT4 (Prop_lut4_I3_O)        0.124     4.986 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_31/O
                         net (fo=2, routed)           0.452     5.438    core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry__0_i_4
    SLICE_X49Y84         LUT6 (Prop_lut6_I3_O)        0.124     5.562 r  core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry__0_i_9/O
                         net (fo=1, routed)           0.611     6.173    core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry__0
    SLICE_X52Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.297 r  core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.297    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/D_OUT_reg[50][0]
    SLICE_X52Y85         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.905 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0/O[3]
                         net (fo=7, routed)           1.211     8.116    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_6_0[3]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.336     8.452 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry_i_13/O
                         net (fo=2, routed)           0.884     9.336    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry_i_13_n_0
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.327     9.663 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_6/O
                         net (fo=1, routed)           0.569    10.233    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_6_n_0
    SLICE_X50Y90         LUT5 (Prop_lut5_I0_O)        0.124    10.357 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_2/O
                         net (fo=1, routed)           0.000    10.357    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__0_0[2]
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.737 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.737    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.854 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.854    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__0_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.083 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__1/CO[2]
                         net (fo=2, routed)           0.588    11.671    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_0[0]
    SLICE_X49Y92         LUT4 (Prop_lut4_I2_O)        0.336    12.007 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29/O
                         net (fo=1, routed)           0.436    12.443    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29_n_0
    SLICE_X49Y92         LUT4 (Prop_lut4_I1_O)        0.326    12.769 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27/O
                         net (fo=2, routed)           0.585    13.354    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_n_0
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124    13.478 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_18/O
                         net (fo=1, routed)           0.522    14.000    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[32]_i_2__0_0
    SLICE_X50Y93         LUT5 (Prop_lut5_I4_O)        0.124    14.124 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11/O
                         net (fo=5, routed)           0.364    14.488    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I0_O)        0.124    14.612 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0/O
                         net (fo=2, routed)           0.609    15.221    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.124    15.345 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_1__0/O
                         net (fo=79, routed)          1.254    16.599    core/eclass/_unnamed_/riscv/fifof_2/misa_c_reg
    SLICE_X52Y81         LUT5 (Prop_lut5_I0_O)        0.148    16.747 r  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[74]_i_1/O
                         net (fo=75, routed)          0.861    17.609    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[0]_0[0]
    SLICE_X55Y77         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.425    18.473    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/clk_out1
    SLICE_X55Y77         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[2]/C
                         clock pessimism              0.564    19.037    
                         clock uncertainty           -0.084    18.953    
    SLICE_X55Y77         FDCE (Setup_fdce_C_CE)      -0.409    18.544    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         18.544    
                         arrival time                         -17.609    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        18.344ns  (logic 6.438ns (35.096%)  route 11.906ns (64.904%))
  Logic Levels:           28  (CARRY4=13 LUT4=5 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.615    -0.852    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/clk_out1
    SLICE_X60Y83         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.518    -0.334 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/Q
                         net (fo=134, routed)         1.210     0.876    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27_1
    SLICE_X59Y77         LUT5 (Prop_lut5_I0_O)        0.124     1.000 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13/O
                         net (fo=1, routed)           0.338     1.337    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.917 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.917    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.031 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.031    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.145 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.145    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.259 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.259    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.373 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.373    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.487 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.487    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.601 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.601    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.715 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38/CO[3]
                         net (fo=1, routed)           0.000     2.715    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.028 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_5/O[3]
                         net (fo=1, routed)           0.877     3.905    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/reslt___1__h1578[36]
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.306     4.211 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_4__4/O
                         net (fo=2, routed)           0.651     4.862    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/mul_div_reg[3]
    SLICE_X51Y82         LUT4 (Prop_lut4_I3_O)        0.124     4.986 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_31/O
                         net (fo=2, routed)           0.452     5.438    core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry__0_i_4
    SLICE_X49Y84         LUT6 (Prop_lut6_I3_O)        0.124     5.562 r  core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry__0_i_9/O
                         net (fo=1, routed)           0.611     6.173    core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry__0
    SLICE_X52Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.297 r  core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.297    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/D_OUT_reg[50][0]
    SLICE_X52Y85         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.905 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0/O[3]
                         net (fo=7, routed)           1.211     8.116    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_6_0[3]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.336     8.452 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry_i_13/O
                         net (fo=2, routed)           0.884     9.336    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry_i_13_n_0
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.327     9.663 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_6/O
                         net (fo=1, routed)           0.569    10.233    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_6_n_0
    SLICE_X50Y90         LUT5 (Prop_lut5_I0_O)        0.124    10.357 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_2/O
                         net (fo=1, routed)           0.000    10.357    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__0_0[2]
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.737 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.737    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.854 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.854    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__0_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.083 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__1/CO[2]
                         net (fo=2, routed)           0.588    11.671    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_0[0]
    SLICE_X49Y92         LUT4 (Prop_lut4_I2_O)        0.336    12.007 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29/O
                         net (fo=1, routed)           0.436    12.443    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29_n_0
    SLICE_X49Y92         LUT4 (Prop_lut4_I1_O)        0.326    12.769 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27/O
                         net (fo=2, routed)           0.585    13.354    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_n_0
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124    13.478 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_18/O
                         net (fo=1, routed)           0.522    14.000    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[32]_i_2__0_0
    SLICE_X50Y93         LUT5 (Prop_lut5_I4_O)        0.124    14.124 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11/O
                         net (fo=5, routed)           0.364    14.488    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I0_O)        0.124    14.612 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0/O
                         net (fo=2, routed)           0.609    15.221    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.124    15.345 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_1__0/O
                         net (fo=79, routed)          1.254    16.599    core/eclass/_unnamed_/riscv/fifof_2/misa_c_reg
    SLICE_X52Y81         LUT5 (Prop_lut5_I0_O)        0.148    16.747 r  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[74]_i_1/O
                         net (fo=75, routed)          0.745    17.492    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[0]_0[0]
    SLICE_X53Y78         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.427    18.475    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/clk_out1
    SLICE_X53Y78         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[21]/C
                         clock pessimism              0.564    19.039    
                         clock uncertainty           -0.084    18.955    
    SLICE_X53Y78         FDCE (Setup_fdce_C_CE)      -0.409    18.546    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[21]
  -------------------------------------------------------------------
                         required time                         18.546    
                         arrival time                         -17.492    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[37]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        18.344ns  (logic 6.438ns (35.096%)  route 11.906ns (64.904%))
  Logic Levels:           28  (CARRY4=13 LUT4=5 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.615    -0.852    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/clk_out1
    SLICE_X60Y83         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.518    -0.334 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/Q
                         net (fo=134, routed)         1.210     0.876    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27_1
    SLICE_X59Y77         LUT5 (Prop_lut5_I0_O)        0.124     1.000 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13/O
                         net (fo=1, routed)           0.338     1.337    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.917 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.917    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.031 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.031    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.145 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.145    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.259 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.259    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.373 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.373    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.487 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.487    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.601 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.601    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.715 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38/CO[3]
                         net (fo=1, routed)           0.000     2.715    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.028 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_5/O[3]
                         net (fo=1, routed)           0.877     3.905    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/reslt___1__h1578[36]
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.306     4.211 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_4__4/O
                         net (fo=2, routed)           0.651     4.862    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/mul_div_reg[3]
    SLICE_X51Y82         LUT4 (Prop_lut4_I3_O)        0.124     4.986 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_31/O
                         net (fo=2, routed)           0.452     5.438    core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry__0_i_4
    SLICE_X49Y84         LUT6 (Prop_lut6_I3_O)        0.124     5.562 r  core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry__0_i_9/O
                         net (fo=1, routed)           0.611     6.173    core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry__0
    SLICE_X52Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.297 r  core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.297    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/D_OUT_reg[50][0]
    SLICE_X52Y85         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.905 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0/O[3]
                         net (fo=7, routed)           1.211     8.116    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_6_0[3]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.336     8.452 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry_i_13/O
                         net (fo=2, routed)           0.884     9.336    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry_i_13_n_0
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.327     9.663 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_6/O
                         net (fo=1, routed)           0.569    10.233    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_6_n_0
    SLICE_X50Y90         LUT5 (Prop_lut5_I0_O)        0.124    10.357 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_2/O
                         net (fo=1, routed)           0.000    10.357    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__0_0[2]
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.737 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.737    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.854 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.854    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__0_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.083 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__1/CO[2]
                         net (fo=2, routed)           0.588    11.671    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_0[0]
    SLICE_X49Y92         LUT4 (Prop_lut4_I2_O)        0.336    12.007 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29/O
                         net (fo=1, routed)           0.436    12.443    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29_n_0
    SLICE_X49Y92         LUT4 (Prop_lut4_I1_O)        0.326    12.769 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27/O
                         net (fo=2, routed)           0.585    13.354    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_n_0
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124    13.478 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_18/O
                         net (fo=1, routed)           0.522    14.000    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[32]_i_2__0_0
    SLICE_X50Y93         LUT5 (Prop_lut5_I4_O)        0.124    14.124 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11/O
                         net (fo=5, routed)           0.364    14.488    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I0_O)        0.124    14.612 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0/O
                         net (fo=2, routed)           0.609    15.221    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.124    15.345 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_1__0/O
                         net (fo=79, routed)          1.254    16.599    core/eclass/_unnamed_/riscv/fifof_2/misa_c_reg
    SLICE_X52Y81         LUT5 (Prop_lut5_I0_O)        0.148    16.747 r  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[74]_i_1/O
                         net (fo=75, routed)          0.745    17.492    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[0]_0[0]
    SLICE_X53Y78         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.427    18.475    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/clk_out1
    SLICE_X53Y78         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[37]/C
                         clock pessimism              0.564    19.039    
                         clock uncertainty           -0.084    18.955    
    SLICE_X53Y78         FDCE (Setup_fdce_C_CE)      -0.409    18.546    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[37]
  -------------------------------------------------------------------
                         required time                         18.546    
                         arrival time                         -17.492    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[40]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        18.344ns  (logic 6.438ns (35.096%)  route 11.906ns (64.904%))
  Logic Levels:           28  (CARRY4=13 LUT4=5 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.615    -0.852    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/clk_out1
    SLICE_X60Y83         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.518    -0.334 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/Q
                         net (fo=134, routed)         1.210     0.876    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27_1
    SLICE_X59Y77         LUT5 (Prop_lut5_I0_O)        0.124     1.000 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13/O
                         net (fo=1, routed)           0.338     1.337    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.917 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.917    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.031 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.031    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.145 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.145    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.259 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.259    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.373 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.373    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.487 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.487    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.601 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.601    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.715 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38/CO[3]
                         net (fo=1, routed)           0.000     2.715    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.028 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_5/O[3]
                         net (fo=1, routed)           0.877     3.905    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/reslt___1__h1578[36]
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.306     4.211 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_4__4/O
                         net (fo=2, routed)           0.651     4.862    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/mul_div_reg[3]
    SLICE_X51Y82         LUT4 (Prop_lut4_I3_O)        0.124     4.986 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_31/O
                         net (fo=2, routed)           0.452     5.438    core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry__0_i_4
    SLICE_X49Y84         LUT6 (Prop_lut6_I3_O)        0.124     5.562 r  core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry__0_i_9/O
                         net (fo=1, routed)           0.611     6.173    core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry__0
    SLICE_X52Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.297 r  core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.297    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/D_OUT_reg[50][0]
    SLICE_X52Y85         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.905 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0/O[3]
                         net (fo=7, routed)           1.211     8.116    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_6_0[3]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.336     8.452 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry_i_13/O
                         net (fo=2, routed)           0.884     9.336    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry_i_13_n_0
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.327     9.663 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_6/O
                         net (fo=1, routed)           0.569    10.233    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_6_n_0
    SLICE_X50Y90         LUT5 (Prop_lut5_I0_O)        0.124    10.357 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_2/O
                         net (fo=1, routed)           0.000    10.357    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__0_0[2]
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.737 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.737    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.854 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.854    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__0_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.083 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__1/CO[2]
                         net (fo=2, routed)           0.588    11.671    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_0[0]
    SLICE_X49Y92         LUT4 (Prop_lut4_I2_O)        0.336    12.007 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29/O
                         net (fo=1, routed)           0.436    12.443    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29_n_0
    SLICE_X49Y92         LUT4 (Prop_lut4_I1_O)        0.326    12.769 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27/O
                         net (fo=2, routed)           0.585    13.354    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_n_0
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124    13.478 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_18/O
                         net (fo=1, routed)           0.522    14.000    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[32]_i_2__0_0
    SLICE_X50Y93         LUT5 (Prop_lut5_I4_O)        0.124    14.124 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11/O
                         net (fo=5, routed)           0.364    14.488    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I0_O)        0.124    14.612 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0/O
                         net (fo=2, routed)           0.609    15.221    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.124    15.345 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_1__0/O
                         net (fo=79, routed)          1.254    16.599    core/eclass/_unnamed_/riscv/fifof_2/misa_c_reg
    SLICE_X52Y81         LUT5 (Prop_lut5_I0_O)        0.148    16.747 r  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[74]_i_1/O
                         net (fo=75, routed)          0.745    17.492    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[0]_0[0]
    SLICE_X53Y78         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[40]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.427    18.475    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/clk_out1
    SLICE_X53Y78         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[40]/C
                         clock pessimism              0.564    19.039    
                         clock uncertainty           -0.084    18.955    
    SLICE_X53Y78         FDCE (Setup_fdce_C_CE)      -0.409    18.546    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[40]
  -------------------------------------------------------------------
                         required time                         18.546    
                         arrival time                         -17.492    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[41]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        18.344ns  (logic 6.438ns (35.096%)  route 11.906ns (64.904%))
  Logic Levels:           28  (CARRY4=13 LUT4=5 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.615    -0.852    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/clk_out1
    SLICE_X60Y83         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.518    -0.334 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/Q
                         net (fo=134, routed)         1.210     0.876    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27_1
    SLICE_X59Y77         LUT5 (Prop_lut5_I0_O)        0.124     1.000 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13/O
                         net (fo=1, routed)           0.338     1.337    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.917 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.917    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.031 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.031    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.145 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.145    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.259 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.259    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.373 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.373    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.487 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.487    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.601 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.601    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.715 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38/CO[3]
                         net (fo=1, routed)           0.000     2.715    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.028 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_5/O[3]
                         net (fo=1, routed)           0.877     3.905    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/reslt___1__h1578[36]
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.306     4.211 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_4__4/O
                         net (fo=2, routed)           0.651     4.862    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/mul_div_reg[3]
    SLICE_X51Y82         LUT4 (Prop_lut4_I3_O)        0.124     4.986 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_31/O
                         net (fo=2, routed)           0.452     5.438    core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry__0_i_4
    SLICE_X49Y84         LUT6 (Prop_lut6_I3_O)        0.124     5.562 r  core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry__0_i_9/O
                         net (fo=1, routed)           0.611     6.173    core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry__0
    SLICE_X52Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.297 r  core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.297    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/D_OUT_reg[50][0]
    SLICE_X52Y85         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.905 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0/O[3]
                         net (fo=7, routed)           1.211     8.116    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_6_0[3]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.336     8.452 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry_i_13/O
                         net (fo=2, routed)           0.884     9.336    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry_i_13_n_0
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.327     9.663 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_6/O
                         net (fo=1, routed)           0.569    10.233    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_6_n_0
    SLICE_X50Y90         LUT5 (Prop_lut5_I0_O)        0.124    10.357 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_2/O
                         net (fo=1, routed)           0.000    10.357    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__0_0[2]
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.737 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.737    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.854 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.854    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__0_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.083 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__1/CO[2]
                         net (fo=2, routed)           0.588    11.671    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_0[0]
    SLICE_X49Y92         LUT4 (Prop_lut4_I2_O)        0.336    12.007 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29/O
                         net (fo=1, routed)           0.436    12.443    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29_n_0
    SLICE_X49Y92         LUT4 (Prop_lut4_I1_O)        0.326    12.769 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27/O
                         net (fo=2, routed)           0.585    13.354    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_n_0
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124    13.478 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_18/O
                         net (fo=1, routed)           0.522    14.000    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[32]_i_2__0_0
    SLICE_X50Y93         LUT5 (Prop_lut5_I4_O)        0.124    14.124 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11/O
                         net (fo=5, routed)           0.364    14.488    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I0_O)        0.124    14.612 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0/O
                         net (fo=2, routed)           0.609    15.221    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.124    15.345 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_1__0/O
                         net (fo=79, routed)          1.254    16.599    core/eclass/_unnamed_/riscv/fifof_2/misa_c_reg
    SLICE_X52Y81         LUT5 (Prop_lut5_I0_O)        0.148    16.747 r  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[74]_i_1/O
                         net (fo=75, routed)          0.745    17.492    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[0]_0[0]
    SLICE_X53Y78         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.427    18.475    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/clk_out1
    SLICE_X53Y78         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[41]/C
                         clock pessimism              0.564    19.039    
                         clock uncertainty           -0.084    18.955    
    SLICE_X53Y78         FDCE (Setup_fdce_C_CE)      -0.409    18.546    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[41]
  -------------------------------------------------------------------
                         required time                         18.546    
                         arrival time                         -17.492    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[45]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        18.344ns  (logic 6.438ns (35.096%)  route 11.906ns (64.904%))
  Logic Levels:           28  (CARRY4=13 LUT4=5 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.615    -0.852    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/clk_out1
    SLICE_X60Y83         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.518    -0.334 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/Q
                         net (fo=134, routed)         1.210     0.876    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27_1
    SLICE_X59Y77         LUT5 (Prop_lut5_I0_O)        0.124     1.000 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13/O
                         net (fo=1, routed)           0.338     1.337    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.917 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.917    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.031 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.031    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.145 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.145    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.259 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.259    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.373 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.373    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.487 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.487    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.601 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.601    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.715 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38/CO[3]
                         net (fo=1, routed)           0.000     2.715    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.028 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_5/O[3]
                         net (fo=1, routed)           0.877     3.905    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/reslt___1__h1578[36]
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.306     4.211 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_4__4/O
                         net (fo=2, routed)           0.651     4.862    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/mul_div_reg[3]
    SLICE_X51Y82         LUT4 (Prop_lut4_I3_O)        0.124     4.986 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_31/O
                         net (fo=2, routed)           0.452     5.438    core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry__0_i_4
    SLICE_X49Y84         LUT6 (Prop_lut6_I3_O)        0.124     5.562 r  core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry__0_i_9/O
                         net (fo=1, routed)           0.611     6.173    core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry__0
    SLICE_X52Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.297 r  core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.297    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/D_OUT_reg[50][0]
    SLICE_X52Y85         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.905 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0/O[3]
                         net (fo=7, routed)           1.211     8.116    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_6_0[3]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.336     8.452 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry_i_13/O
                         net (fo=2, routed)           0.884     9.336    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry_i_13_n_0
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.327     9.663 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_6/O
                         net (fo=1, routed)           0.569    10.233    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_6_n_0
    SLICE_X50Y90         LUT5 (Prop_lut5_I0_O)        0.124    10.357 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_2/O
                         net (fo=1, routed)           0.000    10.357    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__0_0[2]
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.737 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.737    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.854 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.854    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__0_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.083 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__1/CO[2]
                         net (fo=2, routed)           0.588    11.671    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_0[0]
    SLICE_X49Y92         LUT4 (Prop_lut4_I2_O)        0.336    12.007 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29/O
                         net (fo=1, routed)           0.436    12.443    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29_n_0
    SLICE_X49Y92         LUT4 (Prop_lut4_I1_O)        0.326    12.769 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27/O
                         net (fo=2, routed)           0.585    13.354    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_n_0
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124    13.478 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_18/O
                         net (fo=1, routed)           0.522    14.000    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[32]_i_2__0_0
    SLICE_X50Y93         LUT5 (Prop_lut5_I4_O)        0.124    14.124 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11/O
                         net (fo=5, routed)           0.364    14.488    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I0_O)        0.124    14.612 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0/O
                         net (fo=2, routed)           0.609    15.221    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.124    15.345 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_1__0/O
                         net (fo=79, routed)          1.254    16.599    core/eclass/_unnamed_/riscv/fifof_2/misa_c_reg
    SLICE_X52Y81         LUT5 (Prop_lut5_I0_O)        0.148    16.747 r  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[74]_i_1/O
                         net (fo=75, routed)          0.745    17.492    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[0]_0[0]
    SLICE_X53Y78         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.427    18.475    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/clk_out1
    SLICE_X53Y78         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[45]/C
                         clock pessimism              0.564    19.039    
                         clock uncertainty           -0.084    18.955    
    SLICE_X53Y78         FDCE (Setup_fdce_C_CE)      -0.409    18.546    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[45]
  -------------------------------------------------------------------
                         required time                         18.546    
                         arrival time                         -17.492    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[63]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        18.344ns  (logic 6.438ns (35.096%)  route 11.906ns (64.904%))
  Logic Levels:           28  (CARRY4=13 LUT4=5 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.615    -0.852    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/clk_out1
    SLICE_X60Y83         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.518    -0.334 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/Q
                         net (fo=134, routed)         1.210     0.876    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27_1
    SLICE_X59Y77         LUT5 (Prop_lut5_I0_O)        0.124     1.000 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13/O
                         net (fo=1, routed)           0.338     1.337    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.917 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.917    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.031 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.031    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.145 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.145    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.259 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.259    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.373 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.373    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.487 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.487    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.601 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.601    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.715 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38/CO[3]
                         net (fo=1, routed)           0.000     2.715    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.028 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_5/O[3]
                         net (fo=1, routed)           0.877     3.905    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/reslt___1__h1578[36]
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.306     4.211 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_4__4/O
                         net (fo=2, routed)           0.651     4.862    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/mul_div_reg[3]
    SLICE_X51Y82         LUT4 (Prop_lut4_I3_O)        0.124     4.986 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_31/O
                         net (fo=2, routed)           0.452     5.438    core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry__0_i_4
    SLICE_X49Y84         LUT6 (Prop_lut6_I3_O)        0.124     5.562 r  core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry__0_i_9/O
                         net (fo=1, routed)           0.611     6.173    core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry__0
    SLICE_X52Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.297 r  core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.297    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/D_OUT_reg[50][0]
    SLICE_X52Y85         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.905 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0/O[3]
                         net (fo=7, routed)           1.211     8.116    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_6_0[3]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.336     8.452 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry_i_13/O
                         net (fo=2, routed)           0.884     9.336    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry_i_13_n_0
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.327     9.663 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_6/O
                         net (fo=1, routed)           0.569    10.233    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_6_n_0
    SLICE_X50Y90         LUT5 (Prop_lut5_I0_O)        0.124    10.357 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_2/O
                         net (fo=1, routed)           0.000    10.357    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__0_0[2]
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.737 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.737    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.854 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.854    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__0_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.083 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__1/CO[2]
                         net (fo=2, routed)           0.588    11.671    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_0[0]
    SLICE_X49Y92         LUT4 (Prop_lut4_I2_O)        0.336    12.007 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29/O
                         net (fo=1, routed)           0.436    12.443    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29_n_0
    SLICE_X49Y92         LUT4 (Prop_lut4_I1_O)        0.326    12.769 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27/O
                         net (fo=2, routed)           0.585    13.354    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_n_0
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124    13.478 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_18/O
                         net (fo=1, routed)           0.522    14.000    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[32]_i_2__0_0
    SLICE_X50Y93         LUT5 (Prop_lut5_I4_O)        0.124    14.124 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11/O
                         net (fo=5, routed)           0.364    14.488    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I0_O)        0.124    14.612 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0/O
                         net (fo=2, routed)           0.609    15.221    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.124    15.345 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_1__0/O
                         net (fo=79, routed)          1.254    16.599    core/eclass/_unnamed_/riscv/fifof_2/misa_c_reg
    SLICE_X52Y81         LUT5 (Prop_lut5_I0_O)        0.148    16.747 r  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[74]_i_1/O
                         net (fo=75, routed)          0.745    17.492    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[0]_0[0]
    SLICE_X53Y78         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.427    18.475    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/clk_out1
    SLICE_X53Y78         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[63]/C
                         clock pessimism              0.564    19.039    
                         clock uncertainty           -0.084    18.955    
    SLICE_X53Y78         FDCE (Setup_fdce_C_CE)      -0.409    18.546    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[63]
  -------------------------------------------------------------------
                         required time                         18.546    
                         arrival time                         -17.492    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[65]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        18.344ns  (logic 6.438ns (35.096%)  route 11.906ns (64.904%))
  Logic Levels:           28  (CARRY4=13 LUT4=5 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.615    -0.852    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/clk_out1
    SLICE_X60Y83         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.518    -0.334 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/Q
                         net (fo=134, routed)         1.210     0.876    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27_1
    SLICE_X59Y77         LUT5 (Prop_lut5_I0_O)        0.124     1.000 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13/O
                         net (fo=1, routed)           0.338     1.337    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.917 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.917    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.031 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.031    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.145 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.145    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.259 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.259    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.373 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.373    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.487 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.487    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.601 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.601    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.715 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38/CO[3]
                         net (fo=1, routed)           0.000     2.715    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.028 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_5/O[3]
                         net (fo=1, routed)           0.877     3.905    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/reslt___1__h1578[36]
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.306     4.211 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_4__4/O
                         net (fo=2, routed)           0.651     4.862    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/mul_div_reg[3]
    SLICE_X51Y82         LUT4 (Prop_lut4_I3_O)        0.124     4.986 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_31/O
                         net (fo=2, routed)           0.452     5.438    core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry__0_i_4
    SLICE_X49Y84         LUT6 (Prop_lut6_I3_O)        0.124     5.562 r  core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry__0_i_9/O
                         net (fo=1, routed)           0.611     6.173    core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry__0
    SLICE_X52Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.297 r  core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.297    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/D_OUT_reg[50][0]
    SLICE_X52Y85         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.905 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0/O[3]
                         net (fo=7, routed)           1.211     8.116    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_6_0[3]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.336     8.452 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry_i_13/O
                         net (fo=2, routed)           0.884     9.336    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry_i_13_n_0
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.327     9.663 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_6/O
                         net (fo=1, routed)           0.569    10.233    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_6_n_0
    SLICE_X50Y90         LUT5 (Prop_lut5_I0_O)        0.124    10.357 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_2/O
                         net (fo=1, routed)           0.000    10.357    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__0_0[2]
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.737 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.737    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.854 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.854    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__0_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.083 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__1/CO[2]
                         net (fo=2, routed)           0.588    11.671    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_0[0]
    SLICE_X49Y92         LUT4 (Prop_lut4_I2_O)        0.336    12.007 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29/O
                         net (fo=1, routed)           0.436    12.443    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29_n_0
    SLICE_X49Y92         LUT4 (Prop_lut4_I1_O)        0.326    12.769 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27/O
                         net (fo=2, routed)           0.585    13.354    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_n_0
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124    13.478 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_18/O
                         net (fo=1, routed)           0.522    14.000    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[32]_i_2__0_0
    SLICE_X50Y93         LUT5 (Prop_lut5_I4_O)        0.124    14.124 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11/O
                         net (fo=5, routed)           0.364    14.488    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I0_O)        0.124    14.612 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0/O
                         net (fo=2, routed)           0.609    15.221    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.124    15.345 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_1__0/O
                         net (fo=79, routed)          1.254    16.599    core/eclass/_unnamed_/riscv/fifof_2/misa_c_reg
    SLICE_X52Y81         LUT5 (Prop_lut5_I0_O)        0.148    16.747 r  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[74]_i_1/O
                         net (fo=75, routed)          0.745    17.492    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[0]_0[0]
    SLICE_X53Y78         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[65]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.427    18.475    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/clk_out1
    SLICE_X53Y78         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[65]/C
                         clock pessimism              0.564    19.039    
                         clock uncertainty           -0.084    18.955    
    SLICE_X53Y78         FDCE (Setup_fdce_C_CE)      -0.409    18.546    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[65]
  -------------------------------------------------------------------
                         required time                         18.546    
                         arrival time                         -17.492    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[72]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        18.344ns  (logic 6.438ns (35.096%)  route 11.906ns (64.904%))
  Logic Levels:           28  (CARRY4=13 LUT4=5 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 18.475 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.615    -0.852    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/clk_out1
    SLICE_X60Y83         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.518    -0.334 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/Q
                         net (fo=134, routed)         1.210     0.876    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27_1
    SLICE_X59Y77         LUT5 (Prop_lut5_I0_O)        0.124     1.000 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13/O
                         net (fo=1, routed)           0.338     1.337    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.917 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.917    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.031 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.031    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.145 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.145    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.259 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.259    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.373 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.373    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.487 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.487    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.601 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.601    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.715 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38/CO[3]
                         net (fo=1, routed)           0.000     2.715    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.028 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_5/O[3]
                         net (fo=1, routed)           0.877     3.905    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/reslt___1__h1578[36]
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.306     4.211 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_4__4/O
                         net (fo=2, routed)           0.651     4.862    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/mul_div_reg[3]
    SLICE_X51Y82         LUT4 (Prop_lut4_I3_O)        0.124     4.986 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_31/O
                         net (fo=2, routed)           0.452     5.438    core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry__0_i_4
    SLICE_X49Y84         LUT6 (Prop_lut6_I3_O)        0.124     5.562 r  core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry__0_i_9/O
                         net (fo=1, routed)           0.611     6.173    core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry__0
    SLICE_X52Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.297 r  core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.297    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/D_OUT_reg[50][0]
    SLICE_X52Y85         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.905 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0/O[3]
                         net (fo=7, routed)           1.211     8.116    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_6_0[3]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.336     8.452 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry_i_13/O
                         net (fo=2, routed)           0.884     9.336    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry_i_13_n_0
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.327     9.663 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_6/O
                         net (fo=1, routed)           0.569    10.233    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_6_n_0
    SLICE_X50Y90         LUT5 (Prop_lut5_I0_O)        0.124    10.357 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_2/O
                         net (fo=1, routed)           0.000    10.357    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__0_0[2]
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.737 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.737    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.854 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.854    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__0_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.083 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__1/CO[2]
                         net (fo=2, routed)           0.588    11.671    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_0[0]
    SLICE_X49Y92         LUT4 (Prop_lut4_I2_O)        0.336    12.007 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29/O
                         net (fo=1, routed)           0.436    12.443    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29_n_0
    SLICE_X49Y92         LUT4 (Prop_lut4_I1_O)        0.326    12.769 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27/O
                         net (fo=2, routed)           0.585    13.354    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_n_0
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124    13.478 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_18/O
                         net (fo=1, routed)           0.522    14.000    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[32]_i_2__0_0
    SLICE_X50Y93         LUT5 (Prop_lut5_I4_O)        0.124    14.124 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11/O
                         net (fo=5, routed)           0.364    14.488    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I0_O)        0.124    14.612 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0/O
                         net (fo=2, routed)           0.609    15.221    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.124    15.345 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_1__0/O
                         net (fo=79, routed)          1.254    16.599    core/eclass/_unnamed_/riscv/fifof_2/misa_c_reg
    SLICE_X52Y81         LUT5 (Prop_lut5_I0_O)        0.148    16.747 r  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[74]_i_1/O
                         net (fo=75, routed)          0.745    17.492    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[0]_0[0]
    SLICE_X53Y78         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[72]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.427    18.475    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/clk_out1
    SLICE_X53Y78         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[72]/C
                         clock pessimism              0.564    19.039    
                         clock uncertainty           -0.084    18.955    
    SLICE_X53Y78         FDCE (Setup_fdce_C_CE)      -0.409    18.546    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[72]
  -------------------------------------------------------------------
                         required time                         18.546    
                         arrival time                         -17.492    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[55]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        18.336ns  (logic 6.438ns (35.110%)  route 11.898ns (64.890%))
  Logic Levels:           28  (CARRY4=13 LUT4=5 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.615    -0.852    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/clk_out1
    SLICE_X60Y83         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.518    -0.334 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/mul_div_reg/Q
                         net (fo=134, routed)         1.210     0.876    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_27_1
    SLICE_X59Y77         LUT5 (Prop_lut5_I0_O)        0.124     1.000 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13/O
                         net (fo=1, routed)           0.338     1.337    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_13_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.917 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.917    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_7_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.031 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.031    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__0_i_17_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.145 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.145    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__1_i_14_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.259 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.259    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/effective_address__h55_carry__2_i_13_n_0
    SLICE_X58Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.373 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.373    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/x__h1926_carry__4_i_14_n_0
    SLICE_X58Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.487 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30/CO[3]
                         net (fo=1, routed)           0.000     2.487    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_18_23_i_30_n_0
    SLICE_X58Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.601 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17/CO[3]
                         net (fo=1, routed)           0.000     2.601    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[36]_i_17_n_0
    SLICE_X58Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.715 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38/CO[3]
                         net (fo=1, routed)           0.000     2.715    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_38_n_0
    SLICE_X58Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.028 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT_reg[15]_i_5/O[3]
                         net (fo=1, routed)           0.877     3.905    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/reslt___1__h1578[36]
    SLICE_X57Y82         LUT6 (Prop_lut6_I0_O)        0.306     4.211 f  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/D_OUT[15]_i_4__4/O
                         net (fo=2, routed)           0.651     4.862    core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/mul_div_reg[3]
    SLICE_X51Y82         LUT4 (Prop_lut4_I3_O)        0.124     4.986 r  core/eclass/_unnamed_/riscv/stage2/alu/muldiv/divider/arr_reg_r1_0_31_0_5_i_31/O
                         net (fo=2, routed)           0.452     5.438    core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry__0_i_4
    SLICE_X49Y84         LUT6 (Prop_lut6_I3_O)        0.124     5.562 r  core/eclass/_unnamed_/riscv/stage3/effective_address__h55_carry__0_i_9/O
                         net (fo=1, routed)           0.611     6.173    core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry__0
    SLICE_X52Y85         LUT4 (Prop_lut4_I0_O)        0.124     6.297 r  core/eclass/_unnamed_/riscv/fifof_2/effective_address__h55_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.297    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/D_OUT_reg[50][0]
    SLICE_X52Y85         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     6.905 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/effective_address__h55_carry__0/O[3]
                         net (fo=7, routed)           1.211     8.116    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_6_0[3]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.336     8.452 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry_i_13/O
                         net (fo=2, routed)           0.884     9.336    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/IF_fn_alu_tdata1_BIT_1_3_THEN_fn_alu_op2_ELSE__ETC___d55_carry_i_13_n_0
    SLICE_X53Y89         LUT5 (Prop_lut5_I0_O)        0.327     9.663 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_6/O
                         net (fo=1, routed)           0.569    10.233    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_6_n_0
    SLICE_X50Y90         LUT5 (Prop_lut5_I0_O)        0.124    10.357 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_i_2/O
                         net (fo=1, routed)           0.000    10.357    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__0_0[2]
    SLICE_X50Y90         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.737 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.737    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.854 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.854    core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__0_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    11.083 r  core/eclass/_unnamed_/riscv/stage2/alu/instance_fn_alu_0/fn_alu_tdata2_BITS_31_TO_0_4_EQ_IF_fn_alu_tdat_ETC___d60_carry__1/CO[2]
                         net (fo=2, routed)           0.588    11.671    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_0[0]
    SLICE_X49Y92         LUT4 (Prop_lut4_I2_O)        0.336    12.007 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29/O
                         net (fo=1, routed)           0.436    12.443    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_29_n_0
    SLICE_X49Y92         LUT4 (Prop_lut4_I1_O)        0.326    12.769 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27/O
                         net (fo=2, routed)           0.585    13.354    core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_27_n_0
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.124    13.478 r  core/eclass/_unnamed_/riscv/stage3/csr/csrfile/D_OUT[49]_i_18/O
                         net (fo=1, routed)           0.522    14.000    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[32]_i_2__0_0
    SLICE_X50Y93         LUT5 (Prop_lut5_I4_O)        0.124    14.124 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11/O
                         net (fo=5, routed)           0.364    14.488    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_11_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I0_O)        0.124    14.612 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0/O
                         net (fo=2, routed)           0.609    15.221    core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_5__0_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I5_O)        0.124    15.345 f  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[49]_i_1__0/O
                         net (fo=79, routed)          1.254    16.599    core/eclass/_unnamed_/riscv/fifof_2/misa_c_reg
    SLICE_X52Y81         LUT5 (Prop_lut5_I0_O)        0.148    16.747 r  core/eclass/_unnamed_/riscv/fifof_2/D_OUT[74]_i_1/O
                         net (fo=75, routed)          0.737    17.484    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[0]_0[0]
    SLICE_X53Y76         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[55]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.424    18.472    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/clk_out1
    SLICE_X53Y76         FDCE                                         r  core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[55]/C
                         clock pessimism              0.564    19.036    
                         clock uncertainty           -0.084    18.952    
    SLICE_X53Y76         FDCE (Setup_fdce_C_CE)      -0.409    18.543    core/eclass/_unnamed_/riscv/stage2/ff_memory_request/D_OUT_reg[55]
  -------------------------------------------------------------------
                         required time                         18.543    
                         arrival time                         -17.484    
  -------------------------------------------------------------------
                         slack                                  1.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 core/spi_cluster/spi0/s_xactor_spi_f_wr_data/data0_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/spi_cluster/spi0/ff_wr_req/syncFIFO1Data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.019%)  route 0.211ns (59.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       0.560    -0.587    core/spi_cluster/spi0/s_xactor_spi_f_wr_data/clk_out1
    SLICE_X35Y15         FDCE                                         r  core/spi_cluster/spi0/s_xactor_spi_f_wr_data/data0_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  core/spi_cluster/spi0/s_xactor_spi_f_wr_data/data0_reg_reg[11]/Q
                         net (fo=2, routed)           0.211    -0.235    core/spi_cluster/spi0/ff_wr_req/syncFIFO1Data_reg[42]_0[7]
    SLICE_X38Y14         FDCE                                         r  core/spi_cluster/spi0/ff_wr_req/syncFIFO1Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       0.829    -0.826    core/spi_cluster/spi0/ff_wr_req/clk_out1
    SLICE_X38Y14         FDCE                                         r  core/spi_cluster/spi0/ff_wr_req/syncFIFO1Data_reg[7]/C
                         clock pessimism              0.503    -0.323    
    SLICE_X38Y14         FDCE (Hold_fdce_C_D)         0.064    -0.259    core/spi_cluster/spi0/ff_wr_req/syncFIFO1Data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm0/s_xactor_f_wr_data/data1_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm0/s_xactor_f_wr_data/data0_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.227ns (60.017%)  route 0.151ns (39.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       0.552    -0.595    core/pwm_cluster/pwm0/s_xactor_f_wr_data/clk_out1
    SLICE_X37Y25         FDCE                                         r  core/pwm_cluster/pwm0/s_xactor_f_wr_data/data1_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDCE (Prop_fdce_C_Q)         0.128    -0.467 r  core/pwm_cluster/pwm0/s_xactor_f_wr_data/data1_reg_reg[17]/Q
                         net (fo=1, routed)           0.151    -0.316    core/pwm_cluster/pwm0/s_xactor_f_wr_data/data1_reg[17]
    SLICE_X35Y25         LUT6 (Prop_lut6_I4_O)        0.099    -0.217 r  core/pwm_cluster/pwm0/s_xactor_f_wr_data/data0_reg[17]_i_1__18/O
                         net (fo=1, routed)           0.000    -0.217    core/pwm_cluster/pwm0/s_xactor_f_wr_data/data0_reg[17]_i_1__18_n_0
    SLICE_X35Y25         FDCE                                         r  core/pwm_cluster/pwm0/s_xactor_f_wr_data/data0_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       0.817    -0.838    core/pwm_cluster/pwm0/s_xactor_f_wr_data/clk_out1
    SLICE_X35Y25         FDCE                                         r  core/pwm_cluster/pwm0/s_xactor_f_wr_data/data0_reg_reg[17]/C
                         clock pessimism              0.503    -0.335    
    SLICE_X35Y25         FDCE (Hold_fdce_C_D)         0.092    -0.243    core/pwm_cluster/pwm0/s_xactor_f_wr_data/data0_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm0/s_xactor_f_wr_data/data1_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm0/s_xactor_f_wr_data/data0_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.226ns (59.474%)  route 0.154ns (40.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       0.553    -0.594    core/pwm_cluster/pwm0/s_xactor_f_wr_data/clk_out1
    SLICE_X37Y26         FDCE                                         r  core/pwm_cluster/pwm0/s_xactor_f_wr_data/data1_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.128    -0.466 r  core/pwm_cluster/pwm0/s_xactor_f_wr_data/data1_reg_reg[6]/Q
                         net (fo=1, routed)           0.154    -0.312    core/pwm_cluster/pwm0/s_xactor_f_wr_data/data1_reg[6]
    SLICE_X35Y26         LUT6 (Prop_lut6_I4_O)        0.098    -0.214 r  core/pwm_cluster/pwm0/s_xactor_f_wr_data/data0_reg[6]_i_1__38/O
                         net (fo=1, routed)           0.000    -0.214    core/pwm_cluster/pwm0/s_xactor_f_wr_data/data0_reg[6]_i_1__38_n_0
    SLICE_X35Y26         FDCE                                         r  core/pwm_cluster/pwm0/s_xactor_f_wr_data/data0_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       0.818    -0.837    core/pwm_cluster/pwm0/s_xactor_f_wr_data/clk_out1
    SLICE_X35Y26         FDCE                                         r  core/pwm_cluster/pwm0/s_xactor_f_wr_data/data0_reg_reg[6]/C
                         clock pessimism              0.503    -0.334    
    SLICE_X35Y26         FDCE (Hold_fdce_C_D)         0.091    -0.243    core/pwm_cluster/pwm0/s_xactor_f_wr_data/data0_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 core/err_slave_s_xactor_f_wr_addr/full_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/fabric_xactors_to_slaves_8_f_wr_addr/full_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.273%)  route 0.176ns (45.727%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       0.569    -0.578    core/err_slave_s_xactor_f_wr_addr/clk_out1
    SLICE_X14Y49         FDPE                                         r  core/err_slave_s_xactor_f_wr_addr/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDPE (Prop_fdpe_C_Q)         0.164    -0.414 r  core/err_slave_s_xactor_f_wr_addr/full_reg_reg/Q
                         net (fo=4, routed)           0.176    -0.238    core/fabric_xactors_to_slaves_8_f_wr_addr/err_slave_s_xactor_f_wr_addr_FULL_N
    SLICE_X15Y51         LUT4 (Prop_lut4_I2_O)        0.045    -0.193 r  core/fabric_xactors_to_slaves_8_f_wr_addr/full_reg_i_1__170/O
                         net (fo=1, routed)           0.000    -0.193    core/fabric_xactors_to_slaves_8_f_wr_addr/full_reg_i_1__170_n_0
    SLICE_X15Y51         FDPE                                         r  core/fabric_xactors_to_slaves_8_f_wr_addr/full_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       0.833    -0.822    core/fabric_xactors_to_slaves_8_f_wr_addr/clk_out1
    SLICE_X15Y51         FDPE                                         r  core/fabric_xactors_to_slaves_8_f_wr_addr/full_reg_reg/C
                         clock pessimism              0.508    -0.314    
    SLICE_X15Y51         FDPE (Hold_fdpe_C_D)         0.092    -0.222    core/fabric_xactors_to_slaves_8_f_wr_addr/full_reg_reg
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 core/clint_s_xactor_f_wr_resp/data0_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/fabric_xactors_to_slaves_1_f_wr_resp/data1_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.658%)  route 0.204ns (52.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       0.559    -0.588    core/clint_s_xactor_f_wr_resp/clk_out1
    SLICE_X36Y56         FDCE                                         r  core/clint_s_xactor_f_wr_resp/data0_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  core/clint_s_xactor_f_wr_resp/data0_reg_reg[1]/Q
                         net (fo=3, routed)           0.204    -0.243    core/fabric_xactors_to_slaves_1_f_wr_resp/D_OUT[0]
    SLICE_X35Y54         LUT5 (Prop_lut5_I0_O)        0.045    -0.198 r  core/fabric_xactors_to_slaves_1_f_wr_resp/data1_reg[1]_i_1__33/O
                         net (fo=1, routed)           0.000    -0.198    core/fabric_xactors_to_slaves_1_f_wr_resp/data1_reg[1]_i_1__33_n_0
    SLICE_X35Y54         FDCE                                         r  core/fabric_xactors_to_slaves_1_f_wr_resp/data1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       0.826    -0.828    core/fabric_xactors_to_slaves_1_f_wr_resp/clk_out1
    SLICE_X35Y54         FDCE                                         r  core/fabric_xactors_to_slaves_1_f_wr_resp/data1_reg_reg[1]/C
                         clock pessimism              0.503    -0.325    
    SLICE_X35Y54         FDCE (Hold_fdce_C_D)         0.092    -0.233    core/fabric_xactors_to_slaves_1_f_wr_resp/data1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm0/pwm_period_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm0/pwm_sync_period/sDataSyncIn_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.658%)  route 0.224ns (61.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       0.555    -0.592    core/pwm_cluster/pwm0/clk_out1
    SLICE_X37Y27         FDCE                                         r  core/pwm_cluster/pwm0/pwm_period_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  core/pwm_cluster/pwm0/pwm_period_reg[0]/Q
                         net (fo=2, routed)           0.224    -0.227    core/pwm_cluster/pwm0/pwm_sync_period/Q[0]
    SLICE_X32Y26         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_period/sDataSyncIn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       0.819    -0.836    core/pwm_cluster/pwm0/pwm_sync_period/clk_out1
    SLICE_X32Y26         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_period/sDataSyncIn_reg[0]/C
                         clock pessimism              0.503    -0.333    
    SLICE_X32Y26         FDCE (Hold_fdce_C_D)         0.070    -0.263    core/pwm_cluster/pwm0/pwm_sync_period/sDataSyncIn_reg[0]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm5/pwm_clock_divisor_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm5/pwm_clock_divisor_sync/sDataSyncIn_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.166%)  route 0.228ns (61.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       0.555    -0.592    core/pwm_cluster/pwm5/clk_out1
    SLICE_X37Y21         FDCE                                         r  core/pwm_cluster/pwm5/pwm_clock_divisor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  core/pwm_cluster/pwm5/pwm_clock_divisor_reg[1]/Q
                         net (fo=2, routed)           0.228    -0.223    core/pwm_cluster/pwm5/pwm_clock_divisor_sync/Q[1]
    SLICE_X31Y21         FDCE                                         r  core/pwm_cluster/pwm5/pwm_clock_divisor_sync/sDataSyncIn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       0.822    -0.833    core/pwm_cluster/pwm5/pwm_clock_divisor_sync/clk_out1
    SLICE_X31Y21         FDCE                                         r  core/pwm_cluster/pwm5/pwm_clock_divisor_sync/sDataSyncIn_reg[1]/C
                         clock pessimism              0.503    -0.330    
    SLICE_X31Y21         FDCE (Hold_fdce_C_D)         0.070    -0.260    core/pwm_cluster/pwm5/pwm_clock_divisor_sync/sDataSyncIn_reg[1]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm0/pwm_period_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm0/pwm_sync_period/sDataSyncIn_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.471%)  route 0.226ns (61.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       0.555    -0.592    core/pwm_cluster/pwm0/clk_out1
    SLICE_X37Y27         FDCE                                         r  core/pwm_cluster/pwm0/pwm_period_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  core/pwm_cluster/pwm0/pwm_period_reg[10]/Q
                         net (fo=2, routed)           0.226    -0.226    core/pwm_cluster/pwm0/pwm_sync_period/Q[10]
    SLICE_X33Y26         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_period/sDataSyncIn_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       0.819    -0.836    core/pwm_cluster/pwm0/pwm_sync_period/clk_out1
    SLICE_X33Y26         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_period/sDataSyncIn_reg[10]/C
                         clock pessimism              0.503    -0.333    
    SLICE_X33Y26         FDCE (Hold_fdce_C_D)         0.070    -0.263    core/pwm_cluster/pwm0/pwm_sync_period/sDataSyncIn_reg[10]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 core/mixed_cluster/c2s_xactor_f_rd_data/data0_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/fabric_xactors_to_slaves_6_f_rd_data/data1_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.966%)  route 0.212ns (60.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       0.557    -0.590    core/mixed_cluster/c2s_xactor_f_rd_data/clk_out1
    SLICE_X35Y57         FDCE                                         r  core/mixed_cluster/c2s_xactor_f_rd_data/data0_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  core/mixed_cluster/c2s_xactor_f_rd_data/data0_reg_reg[15]/Q
                         net (fo=3, routed)           0.212    -0.237    core/fabric_xactors_to_slaves_6_f_rd_data/D[15]
    SLICE_X39Y55         FDCE                                         r  core/fabric_xactors_to_slaves_6_f_rd_data/data1_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       0.827    -0.827    core/fabric_xactors_to_slaves_6_f_rd_data/clk_out1
    SLICE_X39Y55         FDCE                                         r  core/fabric_xactors_to_slaves_6_f_rd_data/data1_reg_reg[15]/C
                         clock pessimism              0.503    -0.324    
    SLICE_X39Y55         FDCE (Hold_fdce_C_D)         0.047    -0.277    core/fabric_xactors_to_slaves_6_f_rd_data/data1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm5/pwm_clock_divisor_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm5/pwm_clock_divisor_sync/sDataSyncIn_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_divider
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.128ns (40.113%)  route 0.191ns (59.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       0.555    -0.592    core/pwm_cluster/pwm5/clk_out1
    SLICE_X37Y21         FDCE                                         r  core/pwm_cluster/pwm5/pwm_clock_divisor_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.128    -0.464 r  core/pwm_cluster/pwm5/pwm_clock_divisor_reg[3]/Q
                         net (fo=2, routed)           0.191    -0.273    core/pwm_cluster/pwm5/pwm_clock_divisor_sync/Q[3]
    SLICE_X33Y21         FDCE                                         r  core/pwm_cluster/pwm5/pwm_clock_divisor_sync/sDataSyncIn_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       0.822    -0.833    core/pwm_cluster/pwm5/pwm_clock_divisor_sync/clk_out1
    SLICE_X33Y21         FDCE                                         r  core/pwm_cluster/pwm5/pwm_clock_divisor_sync/sDataSyncIn_reg[3]/C
                         clock pessimism              0.503    -0.330    
    SLICE_X33Y21         FDCE (Hold_fdce_C_D)         0.017    -0.313    core/pwm_cluster/pwm5/pwm_clock_divisor_sync/sDataSyncIn_reg[3]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_divider
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         20.000      16.000     XADC_X0Y0        xadc_wiz_inst/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y7      core/mem_dut_dmemMSB/portb_we[1].RAM_reg_1_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y7      core/mem_dut_dmemMSB/portb_we[1].RAM_reg_1_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y10     core/boot_dut_dmemMSB/portb_we[1].RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y10     core/boot_dut_dmemMSB/portb_we[1].RAM_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y14     core/mem_dut_dmemMSB/portb_we[1].RAM_reg_2_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y14     core/mem_dut_dmemMSB/portb_we[1].RAM_reg_2_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y9      core/boot_dut_dmemMSB/portb_we[1].RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y1      core/mem_dut_dmemMSB/portb_we[1].RAM_reg_2_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y1      core/mem_dut_dmemMSB/portb_we[1].RAM_reg_2_0_1/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y90     core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r2_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y90     core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r2_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y90     core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r2_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y90     core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r2_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y90     core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r2_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y90     core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r2_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y90     core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r2_0_31_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y90     core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r2_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y88     core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y88     core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y93     core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y93     core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y93     core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y93     core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y93     core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y93     core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y93     core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y93     core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y99     core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y99     core/eclass/_unnamed_/riscv/stage1/integer_rf_rf/arr_reg_r1_0_31_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_divider
  To Clock:  clkfbout_clk_divider

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_divider
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clk_div/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_divider
  To Clock:  clk_out1_clk_divider

Setup :            0  Failing Endpoints,  Worst Slack       13.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.233ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.384ns  (required time - arrival time)
  Source:                 core/debug_module/dm_reset/rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/debug_module/sbData0_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 0.718ns (12.346%)  route 5.098ns (87.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.736    -0.731    core/debug_module/dm_reset/clk_out1
    SLICE_X26Y103        FDPE                                         r  core/debug_module/dm_reset/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y103        FDPE (Prop_fdpe_C_Q)         0.419    -0.312 r  core/debug_module/dm_reset/rst_reg/Q
                         net (fo=5, routed)           1.433     1.122    core/debug_module/dm_reset/dm_reset_OUT_RST
    SLICE_X27Y108        LUT2 (Prop_lut2_I0_O)        0.299     1.421 f  core/debug_module/dm_reset/ackHaveReset_i_2/O
                         net (fo=123, routed)         3.664     5.085    core/debug_module/dm_reset_n_3
    SLICE_X36Y76         FDCE                                         f  core/debug_module/sbData0_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.417    18.465    core/debug_module/clk_out1
    SLICE_X36Y76         FDCE                                         r  core/debug_module/sbData0_reg[11]/C
                         clock pessimism              0.493    18.958    
                         clock uncertainty           -0.084    18.874    
    SLICE_X36Y76         FDCE (Recov_fdce_C_CLR)     -0.405    18.469    core/debug_module/sbData0_reg[11]
  -------------------------------------------------------------------
                         required time                         18.469    
                         arrival time                          -5.085    
  -------------------------------------------------------------------
                         slack                                 13.384    

Slack (MET) :             13.384ns  (required time - arrival time)
  Source:                 core/debug_module/dm_reset/rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/debug_module/sbData0_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 0.718ns (12.346%)  route 5.098ns (87.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.736    -0.731    core/debug_module/dm_reset/clk_out1
    SLICE_X26Y103        FDPE                                         r  core/debug_module/dm_reset/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y103        FDPE (Prop_fdpe_C_Q)         0.419    -0.312 r  core/debug_module/dm_reset/rst_reg/Q
                         net (fo=5, routed)           1.433     1.122    core/debug_module/dm_reset/dm_reset_OUT_RST
    SLICE_X27Y108        LUT2 (Prop_lut2_I0_O)        0.299     1.421 f  core/debug_module/dm_reset/ackHaveReset_i_2/O
                         net (fo=123, routed)         3.664     5.085    core/debug_module/dm_reset_n_3
    SLICE_X36Y76         FDCE                                         f  core/debug_module/sbData0_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.417    18.465    core/debug_module/clk_out1
    SLICE_X36Y76         FDCE                                         r  core/debug_module/sbData0_reg[6]/C
                         clock pessimism              0.493    18.958    
                         clock uncertainty           -0.084    18.874    
    SLICE_X36Y76         FDCE (Recov_fdce_C_CLR)     -0.405    18.469    core/debug_module/sbData0_reg[6]
  -------------------------------------------------------------------
                         required time                         18.469    
                         arrival time                          -5.085    
  -------------------------------------------------------------------
                         slack                                 13.384    

Slack (MET) :             13.388ns  (required time - arrival time)
  Source:                 core/debug_module/dm_reset/rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/debug_module/sbData0_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 0.718ns (12.355%)  route 5.093ns (87.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.736    -0.731    core/debug_module/dm_reset/clk_out1
    SLICE_X26Y103        FDPE                                         r  core/debug_module/dm_reset/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y103        FDPE (Prop_fdpe_C_Q)         0.419    -0.312 r  core/debug_module/dm_reset/rst_reg/Q
                         net (fo=5, routed)           1.433     1.122    core/debug_module/dm_reset/dm_reset_OUT_RST
    SLICE_X27Y108        LUT2 (Prop_lut2_I0_O)        0.299     1.421 f  core/debug_module/dm_reset/ackHaveReset_i_2/O
                         net (fo=123, routed)         3.660     5.081    core/debug_module/dm_reset_n_3
    SLICE_X37Y76         FDCE                                         f  core/debug_module/sbData0_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.417    18.465    core/debug_module/clk_out1
    SLICE_X37Y76         FDCE                                         r  core/debug_module/sbData0_reg[14]/C
                         clock pessimism              0.493    18.958    
                         clock uncertainty           -0.084    18.874    
    SLICE_X37Y76         FDCE (Recov_fdce_C_CLR)     -0.405    18.469    core/debug_module/sbData0_reg[14]
  -------------------------------------------------------------------
                         required time                         18.469    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                 13.388    

Slack (MET) :             13.388ns  (required time - arrival time)
  Source:                 core/debug_module/dm_reset/rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/debug_module/sbData0_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 0.718ns (12.355%)  route 5.093ns (87.645%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 18.465 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.736    -0.731    core/debug_module/dm_reset/clk_out1
    SLICE_X26Y103        FDPE                                         r  core/debug_module/dm_reset/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y103        FDPE (Prop_fdpe_C_Q)         0.419    -0.312 r  core/debug_module/dm_reset/rst_reg/Q
                         net (fo=5, routed)           1.433     1.122    core/debug_module/dm_reset/dm_reset_OUT_RST
    SLICE_X27Y108        LUT2 (Prop_lut2_I0_O)        0.299     1.421 f  core/debug_module/dm_reset/ackHaveReset_i_2/O
                         net (fo=123, routed)         3.660     5.081    core/debug_module/dm_reset_n_3
    SLICE_X37Y76         FDCE                                         f  core/debug_module/sbData0_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.417    18.465    core/debug_module/clk_out1
    SLICE_X37Y76         FDCE                                         r  core/debug_module/sbData0_reg[7]/C
                         clock pessimism              0.493    18.958    
                         clock uncertainty           -0.084    18.874    
    SLICE_X37Y76         FDCE (Recov_fdce_C_CLR)     -0.405    18.469    core/debug_module/sbData0_reg[7]
  -------------------------------------------------------------------
                         required time                         18.469    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                 13.388    

Slack (MET) :             13.436ns  (required time - arrival time)
  Source:                 core/debug_module/dm_reset/rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/debug_module/sbData0_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        5.765ns  (logic 0.718ns (12.455%)  route 5.047ns (87.545%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 18.466 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.736    -0.731    core/debug_module/dm_reset/clk_out1
    SLICE_X26Y103        FDPE                                         r  core/debug_module/dm_reset/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y103        FDPE (Prop_fdpe_C_Q)         0.419    -0.312 r  core/debug_module/dm_reset/rst_reg/Q
                         net (fo=5, routed)           1.433     1.122    core/debug_module/dm_reset/dm_reset_OUT_RST
    SLICE_X27Y108        LUT2 (Prop_lut2_I0_O)        0.299     1.421 f  core/debug_module/dm_reset/ackHaveReset_i_2/O
                         net (fo=123, routed)         3.613     5.034    core/debug_module/dm_reset_n_3
    SLICE_X36Y77         FDCE                                         f  core/debug_module/sbData0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.418    18.466    core/debug_module/clk_out1
    SLICE_X36Y77         FDCE                                         r  core/debug_module/sbData0_reg[1]/C
                         clock pessimism              0.493    18.959    
                         clock uncertainty           -0.084    18.875    
    SLICE_X36Y77         FDCE (Recov_fdce_C_CLR)     -0.405    18.470    core/debug_module/sbData0_reg[1]
  -------------------------------------------------------------------
                         required time                         18.470    
                         arrival time                          -5.034    
  -------------------------------------------------------------------
                         slack                                 13.436    

Slack (MET) :             13.436ns  (required time - arrival time)
  Source:                 core/debug_module/dm_reset/rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/debug_module/sbData0_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        5.765ns  (logic 0.718ns (12.455%)  route 5.047ns (87.545%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 18.466 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.736    -0.731    core/debug_module/dm_reset/clk_out1
    SLICE_X26Y103        FDPE                                         r  core/debug_module/dm_reset/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y103        FDPE (Prop_fdpe_C_Q)         0.419    -0.312 r  core/debug_module/dm_reset/rst_reg/Q
                         net (fo=5, routed)           1.433     1.122    core/debug_module/dm_reset/dm_reset_OUT_RST
    SLICE_X27Y108        LUT2 (Prop_lut2_I0_O)        0.299     1.421 f  core/debug_module/dm_reset/ackHaveReset_i_2/O
                         net (fo=123, routed)         3.613     5.034    core/debug_module/dm_reset_n_3
    SLICE_X36Y77         FDCE                                         f  core/debug_module/sbData0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.418    18.466    core/debug_module/clk_out1
    SLICE_X36Y77         FDCE                                         r  core/debug_module/sbData0_reg[3]/C
                         clock pessimism              0.493    18.959    
                         clock uncertainty           -0.084    18.875    
    SLICE_X36Y77         FDCE (Recov_fdce_C_CLR)     -0.405    18.470    core/debug_module/sbData0_reg[3]
  -------------------------------------------------------------------
                         required time                         18.470    
                         arrival time                          -5.034    
  -------------------------------------------------------------------
                         slack                                 13.436    

Slack (MET) :             13.439ns  (required time - arrival time)
  Source:                 core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm0/pwm_sync_pwm_output/dD_OUT_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 0.580ns (9.605%)  route 5.459ns (90.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.555    -0.912    core/pwm_cluster/pwm0/pwm_control_reset/rstSync/clk_out1
    SLICE_X33Y30         FDCE                                         r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.456 r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, routed)           2.362     1.907    core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_control_reset_OUT_RST
    SLICE_X33Y30         LUT2 (Prop_lut2_I0_O)        0.124     2.031 f  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_pwm_output_i_2/O
                         net (fo=25, routed)          3.097     5.127    core/pwm_cluster/pwm0/pwm_sync_pwm_output/sSyncReg1_reg
    SLICE_X13Y30         FDCE                                         f  core/pwm_cluster/pwm0/pwm_sync_pwm_output/dD_OUT_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.442    18.491    core/pwm_cluster/pwm0/pwm_sync_pwm_output/clk_out1
    SLICE_X13Y30         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_pwm_output/dD_OUT_reg[0]/C
                         clock pessimism              0.564    19.054    
                         clock uncertainty           -0.084    18.971    
    SLICE_X13Y30         FDCE (Recov_fdce_C_CLR)     -0.405    18.566    core/pwm_cluster/pwm0/pwm_sync_pwm_output/dD_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         18.566    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                 13.439    

Slack (MET) :             13.439ns  (required time - arrival time)
  Source:                 core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm0/pwm_sync_pwm_output/sync/dLastState_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 0.580ns (9.605%)  route 5.459ns (90.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.555    -0.912    core/pwm_cluster/pwm0/pwm_control_reset/rstSync/clk_out1
    SLICE_X33Y30         FDCE                                         r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.456 r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, routed)           2.362     1.907    core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_control_reset_OUT_RST
    SLICE_X33Y30         LUT2 (Prop_lut2_I0_O)        0.124     2.031 f  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_pwm_output_i_2/O
                         net (fo=25, routed)          3.097     5.127    core/pwm_cluster/pwm0/pwm_sync_pwm_output/sync/sSyncReg1_reg_0
    SLICE_X13Y30         FDCE                                         f  core/pwm_cluster/pwm0/pwm_sync_pwm_output/sync/dLastState_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.442    18.491    core/pwm_cluster/pwm0/pwm_sync_pwm_output/sync/clk_out1
    SLICE_X13Y30         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_pwm_output/sync/dLastState_reg/C
                         clock pessimism              0.564    19.054    
                         clock uncertainty           -0.084    18.971    
    SLICE_X13Y30         FDCE (Recov_fdce_C_CLR)     -0.405    18.566    core/pwm_cluster/pwm0/pwm_sync_pwm_output/sync/dLastState_reg
  -------------------------------------------------------------------
                         required time                         18.566    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                 13.439    

Slack (MET) :             13.439ns  (required time - arrival time)
  Source:                 core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm0/pwm_sync_pwm_output/sync/dSyncReg1_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 0.580ns (9.605%)  route 5.459ns (90.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.555    -0.912    core/pwm_cluster/pwm0/pwm_control_reset/rstSync/clk_out1
    SLICE_X33Y30         FDCE                                         r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.456 r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, routed)           2.362     1.907    core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_control_reset_OUT_RST
    SLICE_X33Y30         LUT2 (Prop_lut2_I0_O)        0.124     2.031 f  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_pwm_output_i_2/O
                         net (fo=25, routed)          3.097     5.127    core/pwm_cluster/pwm0/pwm_sync_pwm_output/sync/sSyncReg1_reg_0
    SLICE_X13Y30         FDCE                                         f  core/pwm_cluster/pwm0/pwm_sync_pwm_output/sync/dSyncReg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.442    18.491    core/pwm_cluster/pwm0/pwm_sync_pwm_output/sync/clk_out1
    SLICE_X13Y30         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_pwm_output/sync/dSyncReg1_reg/C
                         clock pessimism              0.564    19.054    
                         clock uncertainty           -0.084    18.971    
    SLICE_X13Y30         FDCE (Recov_fdce_C_CLR)     -0.405    18.566    core/pwm_cluster/pwm0/pwm_sync_pwm_output/sync/dSyncReg1_reg
  -------------------------------------------------------------------
                         required time                         18.566    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                 13.439    

Slack (MET) :             13.439ns  (required time - arrival time)
  Source:                 core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm0/pwm_sync_pwm_output/sync/dSyncReg2_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_divider rise@20.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        6.039ns  (logic 0.580ns (9.605%)  route 5.459ns (90.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.912ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.555    -0.912    core/pwm_cluster/pwm0/pwm_control_reset/rstSync/clk_out1
    SLICE_X33Y30         FDCE                                         r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.456    -0.456 r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, routed)           2.362     1.907    core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_control_reset_OUT_RST
    SLICE_X33Y30         LUT2 (Prop_lut2_I0_O)        0.124     2.031 f  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/pwm_pwm_output_i_2/O
                         net (fo=25, routed)          3.097     5.127    core/pwm_cluster/pwm0/pwm_sync_pwm_output/sync/sSyncReg1_reg_0
    SLICE_X13Y30         FDCE                                         f  core/pwm_cluster/pwm0/pwm_sync_pwm_output/sync/dSyncReg2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.580    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.376 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.957    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.048 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.442    18.491    core/pwm_cluster/pwm0/pwm_sync_pwm_output/sync/clk_out1
    SLICE_X13Y30         FDCE                                         r  core/pwm_cluster/pwm0/pwm_sync_pwm_output/sync/dSyncReg2_reg/C
                         clock pessimism              0.564    19.054    
                         clock uncertainty           -0.084    18.971    
    SLICE_X13Y30         FDCE (Recov_fdce_C_CLR)     -0.405    18.566    core/pwm_cluster/pwm0/pwm_sync_pwm_output/sync/dSyncReg2_reg
  -------------------------------------------------------------------
                         required time                         18.566    
                         arrival time                          -5.127    
  -------------------------------------------------------------------
                         slack                                 13.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm0/pwm_control_reset/rst_reg_inv/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.545%)  route 0.222ns (63.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       0.556    -0.591    core/pwm_cluster/pwm0/pwm_control_reset/clk_out1
    SLICE_X36Y29         FDCE                                         r  core/pwm_cluster/pwm0/pwm_control_reset/rst_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDCE (Prop_fdce_C_Q)         0.128    -0.463 f  core/pwm_cluster/pwm0/pwm_control_reset/rst_reg_inv/Q
                         net (fo=2, routed)           0.222    -0.241    core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]_1
    SLICE_X33Y30         FDCE                                         f  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       0.824    -0.831    core/pwm_cluster/pwm0/pwm_control_reset/rstSync/clk_out1
    SLICE_X33Y30         FDCE                                         r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[0]/C
                         clock pessimism              0.503    -0.328    
    SLICE_X33Y30         FDCE (Remov_fdce_C_CLR)     -0.146    -0.474    core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[0]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm0/pwm_control_reset/rst_reg_inv/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.545%)  route 0.222ns (63.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       0.556    -0.591    core/pwm_cluster/pwm0/pwm_control_reset/clk_out1
    SLICE_X36Y29         FDCE                                         r  core/pwm_cluster/pwm0/pwm_control_reset/rst_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y29         FDCE (Prop_fdce_C_Q)         0.128    -0.463 f  core/pwm_cluster/pwm0/pwm_control_reset/rst_reg_inv/Q
                         net (fo=2, routed)           0.222    -0.241    core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]_1
    SLICE_X33Y30         FDCE                                         f  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       0.824    -0.831    core/pwm_cluster/pwm0/pwm_control_reset/rstSync/clk_out1
    SLICE_X33Y30         FDCE                                         r  core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]/C
                         clock pessimism              0.503    -0.328    
    SLICE_X33Y30         FDCE (Remov_fdce_C_CLR)     -0.146    -0.474    core/pwm_cluster/pwm0/pwm_control_reset/rstSync/reset_hold_reg[1]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm5/pwm_control_reset/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm5/pwm_sync_pwm_output/sDataSyncIn_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.186ns (8.866%)  route 1.912ns (91.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.729ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       0.555    -0.592    core/pwm_cluster/pwm5/pwm_control_reset/rstSync/clk_out1
    SLICE_X40Y21         FDCE                                         r  core/pwm_cluster/pwm5/pwm_control_reset/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  core/pwm_cluster/pwm5/pwm_control_reset/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, routed)           0.696     0.245    core/pwm_cluster/pwm5/pwm_control_reset/rstSync/pwm_control_reset_OUT_RST
    SLICE_X40Y21         LUT2 (Prop_lut2_I0_O)        0.045     0.290 f  core/pwm_cluster/pwm5/pwm_control_reset/rstSync/pwm_pwm_output_i_2__4/O
                         net (fo=25, routed)          1.215     1.506    core/pwm_cluster/pwm5/pwm_sync_pwm_output/sSyncReg1_reg
    SLICE_X40Y22         FDCE                                         f  core/pwm_cluster/pwm5/pwm_sync_pwm_output/sDataSyncIn_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.121    -0.534    core/pwm_cluster/pwm5/pwm_clock_divider_new_clock/clk_out1
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.056    -0.478 r  core/pwm_cluster/pwm5/pwm_clock_divider_new_clock/dSyncReg1_i_2__4/O
                         net (fo=1, routed)           0.358    -0.120    core_n_57
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.091 r  dSyncReg1_reg_i_1__3/O
                         net (fo=71, routed)          0.820     0.729    core/pwm_cluster/pwm5/pwm_sync_pwm_output/pwm_clock_divider_clock_selector_CLK_OUT_4
    SLICE_X40Y22         FDCE                                         r  core/pwm_cluster/pwm5/pwm_sync_pwm_output/sDataSyncIn_reg[0]/C
                         clock pessimism              0.508     1.237    
    SLICE_X40Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.145    core/pwm_cluster/pwm5/pwm_sync_pwm_output/sDataSyncIn_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm5/pwm_control_reset/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm5/pwm_sync_pwm_output/sync/sToggleReg_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.186ns (8.866%)  route 1.912ns (91.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.729ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       0.555    -0.592    core/pwm_cluster/pwm5/pwm_control_reset/rstSync/clk_out1
    SLICE_X40Y21         FDCE                                         r  core/pwm_cluster/pwm5/pwm_control_reset/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  core/pwm_cluster/pwm5/pwm_control_reset/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, routed)           0.696     0.245    core/pwm_cluster/pwm5/pwm_control_reset/rstSync/pwm_control_reset_OUT_RST
    SLICE_X40Y21         LUT2 (Prop_lut2_I0_O)        0.045     0.290 f  core/pwm_cluster/pwm5/pwm_control_reset/rstSync/pwm_pwm_output_i_2__4/O
                         net (fo=25, routed)          1.215     1.506    core/pwm_cluster/pwm5/pwm_sync_pwm_output/sync/sSyncReg1_reg_0
    SLICE_X40Y22         FDCE                                         f  core/pwm_cluster/pwm5/pwm_sync_pwm_output/sync/sToggleReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.121    -0.534    core/pwm_cluster/pwm5/pwm_clock_divider_new_clock/clk_out1
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.056    -0.478 r  core/pwm_cluster/pwm5/pwm_clock_divider_new_clock/dSyncReg1_i_2__4/O
                         net (fo=1, routed)           0.358    -0.120    core_n_57
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.091 r  dSyncReg1_reg_i_1__3/O
                         net (fo=71, routed)          0.820     0.729    core/pwm_cluster/pwm5/pwm_sync_pwm_output/sync/pwm_clock_divider_clock_selector_CLK_OUT_4
    SLICE_X40Y22         FDCE                                         r  core/pwm_cluster/pwm5/pwm_sync_pwm_output/sync/sToggleReg_reg/C
                         clock pessimism              0.508     1.237    
    SLICE_X40Y22         FDCE (Remov_fdce_C_CLR)     -0.092     1.145    core/pwm_cluster/pwm5/pwm_sync_pwm_output/sync/sToggleReg_reg
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm5/pwm_control_reset/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm5/pwm_sync_pwm_output/sync/sSyncReg1_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.186ns (8.866%)  route 1.912ns (91.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.729ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       0.555    -0.592    core/pwm_cluster/pwm5/pwm_control_reset/rstSync/clk_out1
    SLICE_X40Y21         FDCE                                         r  core/pwm_cluster/pwm5/pwm_control_reset/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  core/pwm_cluster/pwm5/pwm_control_reset/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, routed)           0.696     0.245    core/pwm_cluster/pwm5/pwm_control_reset/rstSync/pwm_control_reset_OUT_RST
    SLICE_X40Y21         LUT2 (Prop_lut2_I0_O)        0.045     0.290 f  core/pwm_cluster/pwm5/pwm_control_reset/rstSync/pwm_pwm_output_i_2__4/O
                         net (fo=25, routed)          1.215     1.506    core/pwm_cluster/pwm5/pwm_sync_pwm_output/sync/sSyncReg1_reg_0
    SLICE_X40Y22         FDPE                                         f  core/pwm_cluster/pwm5/pwm_sync_pwm_output/sync/sSyncReg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.121    -0.534    core/pwm_cluster/pwm5/pwm_clock_divider_new_clock/clk_out1
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.056    -0.478 r  core/pwm_cluster/pwm5/pwm_clock_divider_new_clock/dSyncReg1_i_2__4/O
                         net (fo=1, routed)           0.358    -0.120    core_n_57
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.091 r  dSyncReg1_reg_i_1__3/O
                         net (fo=71, routed)          0.820     0.729    core/pwm_cluster/pwm5/pwm_sync_pwm_output/sync/pwm_clock_divider_clock_selector_CLK_OUT_4
    SLICE_X40Y22         FDPE                                         r  core/pwm_cluster/pwm5/pwm_sync_pwm_output/sync/sSyncReg1_reg/C
                         clock pessimism              0.508     1.237    
    SLICE_X40Y22         FDPE (Remov_fdpe_C_PRE)     -0.095     1.142    core/pwm_cluster/pwm5/pwm_sync_pwm_output/sync/sSyncReg1_reg
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm5/pwm_control_reset/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm5/pwm_sync_pwm_output/sync/sSyncReg2_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 0.186ns (8.866%)  route 1.912ns (91.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.729ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       0.555    -0.592    core/pwm_cluster/pwm5/pwm_control_reset/rstSync/clk_out1
    SLICE_X40Y21         FDCE                                         r  core/pwm_cluster/pwm5/pwm_control_reset/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  core/pwm_cluster/pwm5/pwm_control_reset/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, routed)           0.696     0.245    core/pwm_cluster/pwm5/pwm_control_reset/rstSync/pwm_control_reset_OUT_RST
    SLICE_X40Y21         LUT2 (Prop_lut2_I0_O)        0.045     0.290 f  core/pwm_cluster/pwm5/pwm_control_reset/rstSync/pwm_pwm_output_i_2__4/O
                         net (fo=25, routed)          1.215     1.506    core/pwm_cluster/pwm5/pwm_sync_pwm_output/sync/sSyncReg1_reg_0
    SLICE_X40Y22         FDPE                                         f  core/pwm_cluster/pwm5/pwm_sync_pwm_output/sync/sSyncReg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.121    -0.534    core/pwm_cluster/pwm5/pwm_clock_divider_new_clock/clk_out1
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.056    -0.478 r  core/pwm_cluster/pwm5/pwm_clock_divider_new_clock/dSyncReg1_i_2__4/O
                         net (fo=1, routed)           0.358    -0.120    core_n_57
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.091 r  dSyncReg1_reg_i_1__3/O
                         net (fo=71, routed)          0.820     0.729    core/pwm_cluster/pwm5/pwm_sync_pwm_output/sync/pwm_clock_divider_clock_selector_CLK_OUT_4
    SLICE_X40Y22         FDPE                                         r  core/pwm_cluster/pwm5/pwm_sync_pwm_output/sync/sSyncReg2_reg/C
                         clock pessimism              0.508     1.237    
    SLICE_X40Y22         FDPE (Remov_fdpe_C_PRE)     -0.095     1.142    core/pwm_cluster/pwm5/pwm_sync_pwm_output/sync/sSyncReg2_reg
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm1/pwm_control_reset/rst_reg_inv/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm1/pwm_control_reset/rstSync/reset_hold_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.353%)  route 0.217ns (60.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       0.585    -0.562    core/pwm_cluster/pwm1/pwm_control_reset/clk_out1
    SLICE_X63Y26         FDCE                                         r  core/pwm_cluster/pwm1/pwm_control_reset/rst_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.421 f  core/pwm_cluster/pwm1/pwm_control_reset/rst_reg_inv/Q
                         net (fo=2, routed)           0.217    -0.204    core/pwm_cluster/pwm1/pwm_control_reset/rstSync/reset_hold_reg[1]_1
    SLICE_X64Y26         FDCE                                         f  core/pwm_cluster/pwm1/pwm_control_reset/rstSync/reset_hold_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       0.853    -0.802    core/pwm_cluster/pwm1/pwm_control_reset/rstSync/clk_out1
    SLICE_X64Y26         FDCE                                         r  core/pwm_cluster/pwm1/pwm_control_reset/rstSync/reset_hold_reg[0]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X64Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.616    core/pwm_cluster/pwm1/pwm_control_reset/rstSync/reset_hold_reg[0]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm1/pwm_control_reset/rst_reg_inv/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm1/pwm_control_reset/rstSync/reset_hold_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.353%)  route 0.217ns (60.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       0.585    -0.562    core/pwm_cluster/pwm1/pwm_control_reset/clk_out1
    SLICE_X63Y26         FDCE                                         r  core/pwm_cluster/pwm1/pwm_control_reset/rst_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.421 f  core/pwm_cluster/pwm1/pwm_control_reset/rst_reg_inv/Q
                         net (fo=2, routed)           0.217    -0.204    core/pwm_cluster/pwm1/pwm_control_reset/rstSync/reset_hold_reg[1]_1
    SLICE_X64Y26         FDCE                                         f  core/pwm_cluster/pwm1/pwm_control_reset/rstSync/reset_hold_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       0.853    -0.802    core/pwm_cluster/pwm1/pwm_control_reset/rstSync/clk_out1
    SLICE_X64Y26         FDCE                                         r  core/pwm_cluster/pwm1/pwm_control_reset/rstSync/reset_hold_reg[1]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X64Y26         FDCE (Remov_fdce_C_CLR)     -0.067    -0.616    core/pwm_cluster/pwm1/pwm_control_reset/rstSync/reset_hold_reg[1]
  -------------------------------------------------------------------
                         required time                          0.616    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm5/pwm_control_reset/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm5/pwm_rg_counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.186ns (8.459%)  route 2.013ns (91.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.732ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       0.555    -0.592    core/pwm_cluster/pwm5/pwm_control_reset/rstSync/clk_out1
    SLICE_X40Y21         FDCE                                         r  core/pwm_cluster/pwm5/pwm_control_reset/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  core/pwm_cluster/pwm5/pwm_control_reset/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, routed)           0.696     0.245    core/pwm_cluster/pwm5/pwm_control_reset/rstSync/pwm_control_reset_OUT_RST
    SLICE_X40Y21         LUT2 (Prop_lut2_I0_O)        0.045     0.290 f  core/pwm_cluster/pwm5/pwm_control_reset/rstSync/pwm_pwm_output_i_2__4/O
                         net (fo=25, routed)          1.316     1.607    core/pwm_cluster/pwm5/pwm_control_reset_n_0
    SLICE_X36Y18         FDCE                                         f  core/pwm_cluster/pwm5/pwm_rg_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.121    -0.534    core/pwm_cluster/pwm5/pwm_clock_divider_new_clock/clk_out1
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.056    -0.478 r  core/pwm_cluster/pwm5/pwm_clock_divider_new_clock/dSyncReg1_i_2__4/O
                         net (fo=1, routed)           0.358    -0.120    core_n_57
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.091 r  dSyncReg1_reg_i_1__3/O
                         net (fo=71, routed)          0.823     0.732    core/pwm_cluster/pwm5/pwm_clock_divider_clock_selector_CLK_OUT_4
    SLICE_X36Y18         FDCE                                         r  core/pwm_cluster/pwm5/pwm_rg_counter_reg[12]/C
                         clock pessimism              0.508     1.240    
    SLICE_X36Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.148    core/pwm_cluster/pwm5/pwm_rg_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.459    

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 core/pwm_cluster/pwm5/pwm_control_reset/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            core/pwm_cluster/pwm5/pwm_rg_counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_divider rise@0.000ns - clk_out1_clk_divider rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 0.186ns (8.459%)  route 2.013ns (91.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.732ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       0.555    -0.592    core/pwm_cluster/pwm5/pwm_control_reset/rstSync/clk_out1
    SLICE_X40Y21         FDCE                                         r  core/pwm_cluster/pwm5/pwm_control_reset/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y21         FDCE (Prop_fdce_C_Q)         0.141    -0.451 r  core/pwm_cluster/pwm5/pwm_control_reset/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, routed)           0.696     0.245    core/pwm_cluster/pwm5/pwm_control_reset/rstSync/pwm_control_reset_OUT_RST
    SLICE_X40Y21         LUT2 (Prop_lut2_I0_O)        0.045     0.290 f  core/pwm_cluster/pwm5/pwm_control_reset/rstSync/pwm_pwm_output_i_2__4/O
                         net (fo=25, routed)          1.316     1.607    core/pwm_cluster/pwm5/pwm_control_reset_n_0
    SLICE_X36Y18         FDCE                                         f  core/pwm_cluster/pwm5/pwm_rg_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_div/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_div/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_div/inst/clk_in1_clk_divider
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_div/inst/clk_out1_clk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_div/inst/clkout1_buf/O
                         net (fo=20408, routed)       1.121    -0.534    core/pwm_cluster/pwm5/pwm_clock_divider_new_clock/clk_out1
    SLICE_X35Y45         LUT3 (Prop_lut3_I2_O)        0.056    -0.478 r  core/pwm_cluster/pwm5/pwm_clock_divider_new_clock/dSyncReg1_i_2__4/O
                         net (fo=1, routed)           0.358    -0.120    core_n_57
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -0.091 r  dSyncReg1_reg_i_1__3/O
                         net (fo=71, routed)          0.823     0.732    core/pwm_cluster/pwm5/pwm_clock_divider_clock_selector_CLK_OUT_4
    SLICE_X36Y18         FDCE                                         r  core/pwm_cluster/pwm5/pwm_rg_counter_reg[13]/C
                         clock pessimism              0.508     1.240    
    SLICE_X36Y18         FDCE (Remov_fdce_C_CLR)     -0.092     1.148    core/pwm_cluster/pwm5/pwm_rg_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.459    





