Warning: Design 'i2c_master_top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : i2c_master_top
Version: W-2024.09-SP4-1
Date   : Tue Apr 29 11:20:44 2025
****************************************

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/dcnt_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed32rvt_ss0p95v25c
  i2c_master_byte_ctrl
                     8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.01       0.01 r
  wb_rst_i (in)                                           0.00       0.01 r
  byte_controller/rst (i2c_master_byte_ctrl)              0.00       0.01 r
  byte_controller/U65/Y (INVX0_RVT)                       3.67       3.68 f
  byte_controller/U64/Y (NAND3X0_RVT)                     0.09       3.77 r
  byte_controller/U11/Y (INVX1_RVT)                       0.13       3.89 f
  byte_controller/U41/Y (AO21X1_RVT)                      4.47       8.36 f
  byte_controller/U37/Y (AO21X1_RVT)                      0.10       8.46 f
  byte_controller/U34/Y (AO221X1_RVT)                     0.11       8.58 f
  byte_controller/dcnt_reg[2]/D (DFFARX1_RVT)             0.01       8.59 f
  data arrival time                                                  8.59

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  byte_controller/dcnt_reg[2]/CLK (DFFARX1_RVT)           0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -8.59
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: byte_controller/dcnt_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed32rvt_ss0p95v25c
  i2c_master_byte_ctrl
                     8000                  saed32rvt_ss0p95v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.01       0.01 r
  wb_rst_i (in)                                           0.00       0.01 r
  byte_controller/rst (i2c_master_byte_ctrl)              0.00       0.01 r
  byte_controller/U65/Y (INVX0_RVT)                       3.67       3.68 f
  byte_controller/U64/Y (NAND3X0_RVT)                     0.09       3.77 r
  byte_controller/U11/Y (INVX1_RVT)                       0.13       3.89 f
  byte_controller/U41/Y (AO21X1_RVT)                      4.47       8.36 f
  byte_controller/U39/Y (AO221X1_RVT)                     0.14       8.50 f
  byte_controller/dcnt_reg[1]/D (DFFARX1_RVT)             0.01       8.52 f
  data arrival time                                                  8.52

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  byte_controller/dcnt_reg[1]/CLK (DFFARX1_RVT)           0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -8.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg[15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  wb_rst_i (in)                            0.00       0.01 r
  U145/Y (NBUFFX2_RVT)                     3.71       3.72 r
  U40/Y (AO221X1_RVT)                      4.77       8.49 r
  prer_reg[15]/D (DFFASX1_RVT)             0.01       8.50 r
  data arrival time                                   8.50

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  prer_reg[15]/CLK (DFFASX1_RVT)           0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -8.50
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  wb_rst_i (in)                            0.00       0.01 r
  U145/Y (NBUFFX2_RVT)                     3.71       3.72 r
  U39/Y (AO221X1_RVT)                      4.77       8.49 r
  prer_reg[14]/D (DFFASX1_RVT)             0.01       8.50 r
  data arrival time                                   8.50

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  prer_reg[14]/CLK (DFFASX1_RVT)           0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -8.50
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  wb_rst_i (in)                            0.00       0.01 r
  U145/Y (NBUFFX2_RVT)                     3.71       3.72 r
  U38/Y (AO221X1_RVT)                      4.77       8.49 r
  prer_reg[13]/D (DFFASX1_RVT)             0.01       8.50 r
  data arrival time                                   8.50

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  prer_reg[13]/CLK (DFFASX1_RVT)           0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -8.50
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  wb_rst_i (in)                            0.00       0.01 r
  U145/Y (NBUFFX2_RVT)                     3.71       3.72 r
  U37/Y (AO221X1_RVT)                      4.77       8.49 r
  prer_reg[12]/D (DFFASX1_RVT)             0.01       8.50 r
  data arrival time                                   8.50

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  prer_reg[12]/CLK (DFFASX1_RVT)           0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -8.50
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  wb_rst_i (in)                            0.00       0.01 r
  U145/Y (NBUFFX2_RVT)                     3.71       3.72 r
  U36/Y (AO221X1_RVT)                      4.77       8.49 r
  prer_reg[11]/D (DFFASX1_RVT)             0.01       8.50 r
  data arrival time                                   8.50

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  prer_reg[11]/CLK (DFFASX1_RVT)           0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -8.50
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  wb_rst_i (in)                            0.00       0.01 r
  U145/Y (NBUFFX2_RVT)                     3.71       3.72 r
  U35/Y (AO221X1_RVT)                      4.77       8.49 r
  prer_reg[10]/D (DFFASX1_RVT)             0.01       8.50 r
  data arrival time                                   8.50

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  prer_reg[10]/CLK (DFFASX1_RVT)           0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -8.50
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  wb_rst_i (in)                            0.00       0.01 r
  U145/Y (NBUFFX2_RVT)                     3.71       3.72 r
  U34/Y (AO221X1_RVT)                      4.77       8.49 r
  prer_reg[9]/D (DFFASX1_RVT)              0.01       8.50 r
  data arrival time                                   8.50

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  prer_reg[9]/CLK (DFFASX1_RVT)            0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -8.50
  -----------------------------------------------------------
  slack (MET)                                         1.23


  Startpoint: wb_rst_i (input port clocked by clk)
  Endpoint: prer_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.01       0.01 r
  wb_rst_i (in)                            0.00       0.01 r
  U145/Y (NBUFFX2_RVT)                     3.71       3.72 r
  U33/Y (AO221X1_RVT)                      4.77       8.49 r
  prer_reg[8]/D (DFFASX1_RVT)              0.01       8.50 r
  data arrival time                                   8.50

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.20       9.80
  prer_reg[8]/CLK (DFFASX1_RVT)            0.00       9.80 r
  library setup time                      -0.07       9.73
  data required time                                  9.73
  -----------------------------------------------------------
  data required time                                  9.73
  data arrival time                                  -8.50
  -----------------------------------------------------------
  slack (MET)                                         1.23


1
