$date
  Sun Dec  8 21:49:15 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_demux4x1 $end
$var reg 1 ! f $end
$var reg 2 " i[1:0] $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$var reg 1 & d $end
$scope module uut $end
$var reg 1 ' f $end
$var reg 2 ( i[1:0] $end
$var reg 1 ) a $end
$var reg 1 * b $end
$var reg 1 + c $end
$var reg 1 , d $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
b00 "
1#
0$
0%
0&
1'
b00 (
1)
0*
0+
0,
#10000000
b01 "
0#
1%
b01 (
0)
1+
#20000000
b10 "
1$
0%
b10 (
1*
0+
#30000000
b11 "
0$
1&
b11 (
0*
1,
#40000000
0!
b00 "
0&
0'
b00 (
0,
#50000000
