// Seed: 2203000440
module module_0;
  logic id_1;
  assign id_1 = id_1 >= 1;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    module_1
);
  inout wire id_12;
  module_0 modCall_1 ();
  inout wire id_11;
  inout logic [7:0] id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout reg id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  integer id_13;
  localparam id_14 = 1;
  wire id_15;
  assign id_10[-1] = -1 == id_3#(.id_10(id_14));
  always @(posedge 1'b0) id_13 = -1;
  always @(posedge (id_6) or id_3(-1,
      1
  ))
  begin : LABEL_0
    id_4 = -1;
  end
endmodule
