#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x127711290 .scope module, "RegFile_tb" "RegFile_tb" 2 3;
 .timescale -9 -12;
v0x1277257d0_0 .net "ReadData1", 31 0, L_0x127725fd0;  1 drivers
v0x1277258a0_0 .net "ReadData2", 31 0, L_0x1277262c0;  1 drivers
v0x127725930_0 .var "ReadReg1", 4 0;
v0x1277259e0_0 .var "ReadReg2", 4 0;
v0x127725a90_0 .var "RegWrite", 0 0;
v0x127725b60_0 .var "WriteData", 31 0;
v0x127725c10_0 .var "WriteReg", 4 0;
v0x127725cc0_0 .var "clock", 0 0;
S_0x127705590 .scope module, "uut" "RegFile" 2 15, 3 1 0, S_0x127711290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "WriteEnable";
    .port_info 2 /INPUT 5 "ReadReg1";
    .port_info 3 /INPUT 5 "ReadReg2";
    .port_info 4 /INPUT 5 "WriteReg";
    .port_info 5 /INPUT 32 "WriteData";
    .port_info 6 /OUTPUT 32 "ReadData1";
    .port_info 7 /OUTPUT 32 "ReadData2";
L_0x127725fd0 .functor BUFZ 32, L_0x127725d70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1277262c0 .functor BUFZ 32, L_0x1277260c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1277057c0_0 .net "ReadData1", 31 0, L_0x127725fd0;  alias, 1 drivers
v0x127724ca0_0 .net "ReadData2", 31 0, L_0x1277262c0;  alias, 1 drivers
v0x127724d40_0 .net "ReadReg1", 4 0, v0x127725930_0;  1 drivers
v0x127724df0_0 .net "ReadReg2", 4 0, v0x1277259e0_0;  1 drivers
v0x127724ea0_0 .net "WriteData", 31 0, v0x127725b60_0;  1 drivers
v0x127724f90_0 .net "WriteEnable", 0 0, v0x127725a90_0;  1 drivers
v0x127725030_0 .net "WriteReg", 4 0, v0x127725c10_0;  1 drivers
v0x1277250e0_0 .net *"_ivl_0", 31 0, L_0x127725d70;  1 drivers
v0x127725190_0 .net *"_ivl_10", 6 0, L_0x127726160;  1 drivers
L_0x128078058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1277252a0_0 .net *"_ivl_13", 1 0, L_0x128078058;  1 drivers
v0x127725350_0 .net *"_ivl_2", 6 0, L_0x127725e50;  1 drivers
L_0x128078010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x127725400_0 .net *"_ivl_5", 1 0, L_0x128078010;  1 drivers
v0x1277254b0_0 .net *"_ivl_8", 31 0, L_0x1277260c0;  1 drivers
v0x127725560_0 .net "clock", 0 0, v0x127725cc0_0;  1 drivers
v0x127725600_0 .var/i "i", 31 0;
v0x1277256b0 .array "reg_mem", 31 0, 31 0;
E_0x127706190 .event posedge, v0x127725560_0;
L_0x127725d70 .array/port v0x1277256b0, L_0x127725e50;
L_0x127725e50 .concat [ 5 2 0 0], v0x127725930_0, L_0x128078010;
L_0x1277260c0 .array/port v0x1277256b0, L_0x127726160;
L_0x127726160 .concat [ 5 2 0 0], v0x1277259e0_0, L_0x128078058;
    .scope S_0x127705590;
T_0 ;
    %vpi_call 3 22 "$display", "[DEBUG] Initializing register file" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127725600_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x127725600_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x127725600_0;
    %store/vec4a v0x1277256b0, 4, 0;
    %load/vec4 v0x127725600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x127725600_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1277256b0, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1277256b0, 4, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1277256b0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127725600_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x127725600_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_0.3, 5;
    %vpi_call 3 33 "$display", "[DEBUG] RegMem[%d] -> HEX:%h BINARY:%b", v0x127725600_0, &A<v0x1277256b0, v0x127725600_0 >, &A<v0x1277256b0, v0x127725600_0 > {0 0 0};
    %load/vec4 v0x127725600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x127725600_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .thread T_0;
    .scope S_0x127705590;
T_1 ;
    %wait E_0x127706190;
    %load/vec4 v0x127724f90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x127724ea0_0;
    %load/vec4 v0x127725030_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x1277256b0, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x127711290;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127725cc0_0, 0, 1;
T_2.0 ;
    %delay 10000, 0;
    %load/vec4 v0x127725cc0_0;
    %inv;
    %store/vec4 v0x127725cc0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x127711290;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127725a90_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x127725930_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1277259e0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x127725c10_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127725b60_0, 0, 32;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x127725a90_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x127725c10_0, 0, 5;
    %pushi/vec4 2779096485, 0, 32;
    %store/vec4 v0x127725b60_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x127725c10_0, 0, 5;
    %pushi/vec4 1515870810, 0, 32;
    %store/vec4 v0x127725b60_0, 0, 32;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x127725a90_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x127725930_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1277259e0_0, 0, 5;
    %delay 20000, 0;
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x127711290;
T_4 ;
    %vpi_call 2 66 "$dumpfile", "tb_RegFile/tb_reg_file.vcd" {0 0 0};
    %vpi_call 2 67 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x127711290 {0 0 0};
    %vpi_call 2 68 "$monitor", "At time %t, clock = %b, RegWrite = %b, ReadReg1 = %d, ReadReg2 = %d, WriteReg = %d, WriteData = %h, ReadData1 = %h, ReadData2 = %h", $time, v0x127725cc0_0, v0x127725a90_0, v0x127725930_0, v0x1277259e0_0, v0x127725c10_0, v0x127725b60_0, v0x1277257d0_0, v0x1277258a0_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_RegFile/tb_RegFile.v";
    "RegFile.v";
