{
	"version": "1.0",
	"modules": {
		"bd_f60c": {
			"proto_instances": {
				"/g_inst/slot_0_axi": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "slot_0_axi_araddr"},
						"ARESETN": { "actual": "aresetn"},
						"ARLEN": { "actual": "slot_0_axi_arlen"},
						"ARREADY": { "actual": "slot_0_axi_arready"},
						"ARSIZE": { "actual": "slot_0_axi_arsize"},
						"ARVALID": { "actual": "slot_0_axi_arvalid"},
						"AWADDR": { "actual": "slot_0_axi_awaddr"},
						"AWLEN": { "actual": "slot_0_axi_awlen"},
						"AWREADY": { "actual": "slot_0_axi_awready"},
						"AWSIZE": { "actual": "slot_0_axi_awsize"},
						"AWVALID": { "actual": "slot_0_axi_awvalid"},
						"BREADY": { "actual": "slot_0_axi_bready"},
						"BRESP": { "actual": "slot_0_axi_bresp"},
						"BVALID": { "actual": "slot_0_axi_bvalid"},
						"RDATA": { "actual": "slot_0_axi_rdata"},
						"RLAST": { "actual": "slot_0_axi_rlast"},
						"RREADY": { "actual": "slot_0_axi_rready"},
						"RVALID": { "actual": "slot_0_axi_rvalid"},
						"WDATA": { "actual": "slot_0_axi_wdata"},
						"WLAST": { "actual": "slot_0_axi_wlast"},
						"WREADY": { "actual": "slot_0_axi_wready"},
						"WSTRB": { "actual": "slot_0_axi_wstrb"},
						"WVALID": { "actual": "slot_0_axi_wvalid"}
					}
				},
				"/g_inst/slot_1_axi": {
					"interface": "xilinx.com:interface:aximm:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARADDR": { "actual": "slot_1_axi_araddr"},
						"ARBURST": { "actual": "slot_1_axi_arburst"},
						"ARCACHE": { "actual": "slot_1_axi_arcache"},
						"ARESETN": { "actual": "aresetn"},
						"ARID": { "actual": "slot_1_axi_arid"},
						"ARLEN": { "actual": "slot_1_axi_arlen"},
						"ARLOCK": { "actual": "slot_1_axi_arlock"},
						"ARPROT": { "actual": "slot_1_axi_arprot"},
						"ARQOS": { "actual": "slot_1_axi_arqos"},
						"ARREADY": { "actual": "slot_1_axi_arready"},
						"ARSIZE": { "actual": "slot_1_axi_arsize"},
						"ARVALID": { "actual": "slot_1_axi_arvalid"},
						"AWADDR": { "actual": "slot_1_axi_awaddr"},
						"AWBURST": { "actual": "slot_1_axi_awburst"},
						"AWCACHE": { "actual": "slot_1_axi_awcache"},
						"AWID": { "actual": "slot_1_axi_awid"},
						"AWLEN": { "actual": "slot_1_axi_awlen"},
						"AWLOCK": { "actual": "slot_1_axi_awlock"},
						"AWPROT": { "actual": "slot_1_axi_awprot"},
						"AWQOS": { "actual": "slot_1_axi_awqos"},
						"AWREADY": { "actual": "slot_1_axi_awready"},
						"AWSIZE": { "actual": "slot_1_axi_awsize"},
						"AWVALID": { "actual": "slot_1_axi_awvalid"},
						"BID": { "actual": "slot_1_axi_bid"},
						"BREADY": { "actual": "slot_1_axi_bready"},
						"BRESP": { "actual": "slot_1_axi_bresp"},
						"BVALID": { "actual": "slot_1_axi_bvalid"},
						"RDATA": { "actual": "slot_1_axi_rdata"},
						"RID": { "actual": "slot_1_axi_rid"},
						"RLAST": { "actual": "slot_1_axi_rlast"},
						"RREADY": { "actual": "slot_1_axi_rready"},
						"RRESP": { "actual": "slot_1_axi_rresp"},
						"RVALID": { "actual": "slot_1_axi_rvalid"},
						"WDATA": { "actual": "slot_1_axi_wdata"},
						"WID": { "actual": "slot_1_axi_wid"},
						"WLAST": { "actual": "slot_1_axi_wlast"},
						"WREADY": { "actual": "slot_1_axi_wready"},
						"WSTRB": { "actual": "slot_1_axi_wstrb"},
						"WVALID": { "actual": "slot_1_axi_wvalid"}
					}
				},
				"/g_inst/slot_2_axis": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "slot_2_axis_tdata"},
						"TLAST": { "actual": "slot_2_axis_tlast"},
						"TREADY": { "actual": "slot_2_axis_tready"},
						"TSTRB": { "actual": "slot_2_axis_tstrb"},
						"TVALID": { "actual": "slot_2_axis_tvalid"}
					}
				},
				"/slot_2_apcs/PC_AXIS": {
					"interface": "xilinx.com:interface:axis:1.0",
					"ports": {
						"ACLK": { "actual": "aclk"},
						"ARESETN": { "actual": "aresetn"},
						"TDATA": { "actual": "pc_axis_tdata"},
						"TLAST": { "actual": "pc_axis_tlast"},
						"TREADY": { "actual": "pc_axis_tready"},
						"TSTRB": { "actual": "pc_axis_tstrb"},
						"TVALID": { "actual": "pc_axis_tvalid"}
					}
				}
			}
		}
	}
}
