set SynModuleInfo {
  {SRCNAME Crypto1_Pipeline_INTT_COL_LOOP MODELNAME Crypto1_Pipeline_INTT_COL_LOOP RTLNAME Crypto1_Crypto1_Pipeline_INTT_COL_LOOP
    SUBMODULES {
      {MODELNAME Crypto1_flow_control_loop_pipe_sequential_init RTLNAME Crypto1_flow_control_loop_pipe_sequential_init BINDTYPE interface TYPE internal_upc_flow_control INSTNAME Crypto1_flow_control_loop_pipe_sequential_init_U}
    }
  }
  {SRCNAME generate_input_index MODELNAME generate_input_index RTLNAME Crypto1_generate_input_index}
  {SRCNAME generate_output_index MODELNAME generate_output_index RTLNAME Crypto1_generate_output_index}
  {SRCNAME Crypto1_Pipeline_VITIS_LOOP_386_7 MODELNAME Crypto1_Pipeline_VITIS_LOOP_386_7 RTLNAME Crypto1_Crypto1_Pipeline_VITIS_LOOP_386_7
    SUBMODULES {
      {MODELNAME Crypto1_sparsemux_9_2_32_1_1 RTLNAME Crypto1_sparsemux_9_2_32_1_1 BINDTYPE op TYPE sparsemux IMPL auto}
    }
  }
  {SRCNAME MUL_MOD MODELNAME MUL_MOD RTLNAME Crypto1_MUL_MOD
    SUBMODULES {
      {MODELNAME Crypto1_mul_16ns_16ns_32_1_0 RTLNAME Crypto1_mul_16ns_16ns_32_1_0 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME Crypto1_sparsemux_7_2_20_1_0 RTLNAME Crypto1_sparsemux_7_2_20_1_0 BINDTYPE op TYPE sparsemux IMPL auto}
      {MODELNAME Crypto1_sparsemux_7_2_31_1_0 RTLNAME Crypto1_sparsemux_7_2_31_1_0 BINDTYPE op TYPE sparsemux IMPL auto}
      {MODELNAME Crypto1_mul_16ns_15ns_31_1_0 RTLNAME Crypto1_mul_16ns_15ns_31_1_0 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME Crypto1_ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0 RTLNAME Crypto1_ama_addmul_sub_16ns_16ns_17ns_33ns_35_4_0 BINDTYPE op TYPE all IMPL dsp_slice LATENCY 3}
    }
  }
  {SRCNAME Configurable_PE.2 MODELNAME Configurable_PE_2 RTLNAME Crypto1_Configurable_PE_2}
  {SRCNAME Crypto1_Pipeline_VITIS_LOOP_421_12 MODELNAME Crypto1_Pipeline_VITIS_LOOP_421_12 RTLNAME Crypto1_Crypto1_Pipeline_VITIS_LOOP_421_12}
  {SRCNAME Crypto1_Pipeline_INTT_COL_LOOP17 MODELNAME Crypto1_Pipeline_INTT_COL_LOOP17 RTLNAME Crypto1_Crypto1_Pipeline_INTT_COL_LOOP17}
  {SRCNAME Crypto1_Pipeline_VITIS_LOOP_386_718 MODELNAME Crypto1_Pipeline_VITIS_LOOP_386_718 RTLNAME Crypto1_Crypto1_Pipeline_VITIS_LOOP_386_718}
  {SRCNAME Crypto1_Pipeline_VITIS_LOOP_421_1219 MODELNAME Crypto1_Pipeline_VITIS_LOOP_421_1219 RTLNAME Crypto1_Crypto1_Pipeline_VITIS_LOOP_421_1219}
  {SRCNAME Crypto1_Pipeline_INTT_COL_LOOP20 MODELNAME Crypto1_Pipeline_INTT_COL_LOOP20 RTLNAME Crypto1_Crypto1_Pipeline_INTT_COL_LOOP20}
  {SRCNAME Crypto1_Pipeline_VITIS_LOOP_386_721 MODELNAME Crypto1_Pipeline_VITIS_LOOP_386_721 RTLNAME Crypto1_Crypto1_Pipeline_VITIS_LOOP_386_721}
  {SRCNAME Crypto1_Pipeline_VITIS_LOOP_421_1222 MODELNAME Crypto1_Pipeline_VITIS_LOOP_421_1222 RTLNAME Crypto1_Crypto1_Pipeline_VITIS_LOOP_421_1222}
  {SRCNAME Crypto1_Pipeline_NTT_COL_LOOP MODELNAME Crypto1_Pipeline_NTT_COL_LOOP RTLNAME Crypto1_Crypto1_Pipeline_NTT_COL_LOOP}
  {SRCNAME Crypto1_Pipeline_VITIS_LOOP_311_1 MODELNAME Crypto1_Pipeline_VITIS_LOOP_311_1 RTLNAME Crypto1_Crypto1_Pipeline_VITIS_LOOP_311_1}
  {SRCNAME Crypto1_Pipeline_VITIS_LOOP_342_6 MODELNAME Crypto1_Pipeline_VITIS_LOOP_342_6 RTLNAME Crypto1_Crypto1_Pipeline_VITIS_LOOP_342_6}
  {SRCNAME Crypto1_Pipeline_NTT_COL_LOOP11 MODELNAME Crypto1_Pipeline_NTT_COL_LOOP11 RTLNAME Crypto1_Crypto1_Pipeline_NTT_COL_LOOP11}
  {SRCNAME Crypto1_Pipeline_VITIS_LOOP_311_112 MODELNAME Crypto1_Pipeline_VITIS_LOOP_311_112 RTLNAME Crypto1_Crypto1_Pipeline_VITIS_LOOP_311_112}
  {SRCNAME Crypto1_Pipeline_VITIS_LOOP_342_613 MODELNAME Crypto1_Pipeline_VITIS_LOOP_342_613 RTLNAME Crypto1_Crypto1_Pipeline_VITIS_LOOP_342_613}
  {SRCNAME Crypto1_Pipeline_NTT_COL_LOOP14 MODELNAME Crypto1_Pipeline_NTT_COL_LOOP14 RTLNAME Crypto1_Crypto1_Pipeline_NTT_COL_LOOP14}
  {SRCNAME Crypto1_Pipeline_VITIS_LOOP_311_115 MODELNAME Crypto1_Pipeline_VITIS_LOOP_311_115 RTLNAME Crypto1_Crypto1_Pipeline_VITIS_LOOP_311_115}
  {SRCNAME Crypto1_Pipeline_VITIS_LOOP_342_616 MODELNAME Crypto1_Pipeline_VITIS_LOOP_342_616 RTLNAME Crypto1_Crypto1_Pipeline_VITIS_LOOP_342_616}
  {SRCNAME MUL_MOD.3 MODELNAME MUL_MOD_3 RTLNAME Crypto1_MUL_MOD_3}
  {SRCNAME Configurable_PE MODELNAME Configurable_PE RTLNAME Crypto1_Configurable_PE}
  {SRCNAME Crypto1_Pipeline_POLY_MUL_ROW_LOOP MODELNAME Crypto1_Pipeline_POLY_MUL_ROW_LOOP RTLNAME Crypto1_Crypto1_Pipeline_POLY_MUL_ROW_LOOP}
  {SRCNAME Crypto1_Pipeline_POLY_MUL_ROW_LOOP9 MODELNAME Crypto1_Pipeline_POLY_MUL_ROW_LOOP9 RTLNAME Crypto1_Crypto1_Pipeline_POLY_MUL_ROW_LOOP9}
  {SRCNAME Crypto1_Pipeline_POLY_MUL_ROW_LOOP10 MODELNAME Crypto1_Pipeline_POLY_MUL_ROW_LOOP10 RTLNAME Crypto1_Crypto1_Pipeline_POLY_MUL_ROW_LOOP10}
  {SRCNAME Crypto1_Pipeline_POLY_SUB_ROW_LOOP MODELNAME Crypto1_Pipeline_POLY_SUB_ROW_LOOP RTLNAME Crypto1_Crypto1_Pipeline_POLY_SUB_ROW_LOOP}
  {SRCNAME Crypto1_Pipeline_POLY_SUB_ROW_LOOP7 MODELNAME Crypto1_Pipeline_POLY_SUB_ROW_LOOP7 RTLNAME Crypto1_Crypto1_Pipeline_POLY_SUB_ROW_LOOP7}
  {SRCNAME Crypto1_Pipeline_POLY_SUB_ROW_LOOP8 MODELNAME Crypto1_Pipeline_POLY_SUB_ROW_LOOP8 RTLNAME Crypto1_Crypto1_Pipeline_POLY_SUB_ROW_LOOP8}
  {SRCNAME Crypto1_Pipeline_POLY_ADD_ROW_LOOP MODELNAME Crypto1_Pipeline_POLY_ADD_ROW_LOOP RTLNAME Crypto1_Crypto1_Pipeline_POLY_ADD_ROW_LOOP}
  {SRCNAME Crypto1_Pipeline_POLY_ADD_ROW_LOOP5 MODELNAME Crypto1_Pipeline_POLY_ADD_ROW_LOOP5 RTLNAME Crypto1_Crypto1_Pipeline_POLY_ADD_ROW_LOOP5}
  {SRCNAME Crypto1_Pipeline_POLY_ADD_ROW_LOOP6 MODELNAME Crypto1_Pipeline_POLY_ADD_ROW_LOOP6 RTLNAME Crypto1_Crypto1_Pipeline_POLY_ADD_ROW_LOOP6}
  {SRCNAME Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOO MODELNAME Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOO RTLNAME Crypto1_Crypto1_Pipeline_WRITE_TWIDDLE_LOOP_WRITE_TWIDDLE_ROW_LOOP_WRITE_TWIDDLE_COL_LOO}
  {SRCNAME Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP MODELNAME Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP RTLNAME Crypto1_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP
    SUBMODULES {
      {MODELNAME Crypto1_sparsemux_17_3_32_1_1 RTLNAME Crypto1_sparsemux_17_3_32_1_1 BINDTYPE op TYPE sparsemux IMPL auto}
    }
  }
  {SRCNAME Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 MODELNAME Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3 RTLNAME Crypto1_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP3}
  {SRCNAME Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 MODELNAME Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4 RTLNAME Crypto1_Crypto1_Pipeline_READ_DATA_ROW_LOOP_READ_DATA_COL_LOOP4}
  {SRCNAME Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP MODELNAME Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP RTLNAME Crypto1_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP}
  {SRCNAME Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 MODELNAME Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1 RTLNAME Crypto1_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP1}
  {SRCNAME Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 MODELNAME Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2 RTLNAME Crypto1_Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP2}
  {SRCNAME Crypto1 MODELNAME Crypto1 RTLNAME Crypto1 IS_TOP 1
    SUBMODULES {
      {MODELNAME Crypto1_mul_12s_12s_12_1_1 RTLNAME Crypto1_mul_12s_12s_12_1_1 BINDTYPE op TYPE mul IMPL auto LATENCY 0 ALLOW_PRAGMA 1}
      {MODELNAME Crypto1_DataRAM_RAM_AUTO_1R1W RTLNAME Crypto1_DataRAM_RAM_AUTO_1R1W BINDTYPE storage TYPE ram IMPL auto LATENCY 2 ALLOW_PRAGMA 1}
      {MODELNAME Crypto1_NTTTWiddleRAM_RAM_AUTO_1R1W RTLNAME Crypto1_NTTTWiddleRAM_RAM_AUTO_1R1W BINDTYPE storage TYPE ram IMPL auto LATENCY 2 ALLOW_PRAGMA 1}
      {MODELNAME Crypto1_ReadData_RAM_AUTO_1R1W RTLNAME Crypto1_ReadData_RAM_AUTO_1R1W BINDTYPE storage TYPE ram IMPL auto LATENCY 2 ALLOW_PRAGMA 1}
      {MODELNAME Crypto1_InputIndex_RAM_1WNR_AUTO_1R1W RTLNAME Crypto1_InputIndex_RAM_1WNR_AUTO_1R1W BINDTYPE storage TYPE ram_1wnr IMPL auto LATENCY 2 ALLOW_PRAGMA 1}
      {MODELNAME Crypto1_OutputIndex_RAM_1WNR_AUTO_1R1W RTLNAME Crypto1_OutputIndex_RAM_1WNR_AUTO_1R1W BINDTYPE storage TYPE ram_1wnr IMPL auto LATENCY 2 ALLOW_PRAGMA 1}
      {MODELNAME Crypto1_PermuteData_RAM_AUTO_1R1W RTLNAME Crypto1_PermuteData_RAM_AUTO_1R1W BINDTYPE storage TYPE ram IMPL auto LATENCY 2 ALLOW_PRAGMA 1}
      {MODELNAME Crypto1_NTTData_RAM_1WNR_AUTO_1R1W RTLNAME Crypto1_NTTData_RAM_1WNR_AUTO_1R1W BINDTYPE storage TYPE ram_1wnr IMPL auto LATENCY 2 ALLOW_PRAGMA 1}
      {MODELNAME Crypto1_control_s_axi RTLNAME Crypto1_control_s_axi BINDTYPE interface TYPE interface_s_axilite}
      {MODELNAME Crypto1_regslice_both RTLNAME Crypto1_regslice_both BINDTYPE interface TYPE adapter IMPL reg_slice}
    }
  }
}
