#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002432f909f50 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000002432fb6e8d0_0 .net "PC", 31 0, L_000002432fbefdc0;  1 drivers
v000002432fb6d570_0 .net "cycles_consumed", 31 0, v000002432fb6d7f0_0;  1 drivers
v000002432fb6ebf0_0 .var "input_clk", 0 0;
v000002432fb6ea10_0 .var "rst", 0 0;
S_000002432faecea0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000002432f909f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000002432fab0c70 .functor NOR 1, v000002432fb6ebf0_0, v000002432fb5bba0_0, C4<0>, C4<0>;
L_000002432fab1990 .functor AND 1, v000002432fb44920_0, v000002432fb44880_0, C4<1>, C4<1>;
L_000002432fab08f0 .functor AND 1, L_000002432fab1990, L_000002432fb6d070, C4<1>, C4<1>;
L_000002432fab1d10 .functor AND 1, v000002432fb34780_0, v000002432fb34d20_0, C4<1>, C4<1>;
L_000002432fab1060 .functor AND 1, L_000002432fab1d10, L_000002432fb6d390, C4<1>, C4<1>;
L_000002432fab1b50 .functor AND 1, v000002432fb5c140_0, v000002432fb5ba60_0, C4<1>, C4<1>;
L_000002432fab1a00 .functor AND 1, L_000002432fab1b50, L_000002432fb6e290, C4<1>, C4<1>;
L_000002432fab1a70 .functor AND 1, v000002432fb44920_0, v000002432fb44880_0, C4<1>, C4<1>;
L_000002432fab0dc0 .functor AND 1, L_000002432fab1a70, L_000002432fb6d610, C4<1>, C4<1>;
L_000002432fab1530 .functor AND 1, v000002432fb34780_0, v000002432fb34d20_0, C4<1>, C4<1>;
L_000002432fab15a0 .functor AND 1, L_000002432fab1530, L_000002432fb6d6b0, C4<1>, C4<1>;
L_000002432fab1bc0 .functor AND 1, v000002432fb5c140_0, v000002432fb5ba60_0, C4<1>, C4<1>;
L_000002432fab1d80 .functor AND 1, L_000002432fab1bc0, L_000002432fb6d750, C4<1>, C4<1>;
L_000002432fb76880 .functor NOT 1, L_000002432fab0c70, C4<0>, C4<0>, C4<0>;
L_000002432fb75620 .functor NOT 1, L_000002432fab0c70, C4<0>, C4<0>, C4<0>;
L_000002432fbdb460 .functor NOT 1, L_000002432fab0c70, C4<0>, C4<0>, C4<0>;
L_000002432fbdbc40 .functor NOT 1, L_000002432fab0c70, C4<0>, C4<0>, C4<0>;
L_000002432fbdbe00 .functor NOT 1, L_000002432fab0c70, C4<0>, C4<0>, C4<0>;
L_000002432fbefdc0 .functor BUFZ 32, v000002432fb61f00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002432fb5d180_0 .net "EX1_ALU_OPER1", 31 0, L_000002432fb76d50;  1 drivers
v000002432fb5ca00_0 .net "EX1_ALU_OPER2", 31 0, L_000002432fbdb7e0;  1 drivers
v000002432fb5cdc0_0 .net "EX1_PC", 31 0, v000002432fb43f20_0;  1 drivers
v000002432fb5d220_0 .net "EX1_PFC", 31 0, v000002432fb41900_0;  1 drivers
v000002432fb5caa0_0 .net "EX1_PFC_to_IF", 31 0, L_000002432fb72250;  1 drivers
v000002432fb5cf00_0 .net "EX1_forward_to_B", 31 0, v000002432fb43c00_0;  1 drivers
v000002432fb5d040_0 .net "EX1_is_beq", 0 0, v000002432fb41b80_0;  1 drivers
v000002432fb5d0e0_0 .net "EX1_is_bne", 0 0, v000002432fb43160_0;  1 drivers
v000002432fb5d4a0_0 .net "EX1_is_jal", 0 0, v000002432fb42080_0;  1 drivers
v000002432fb5f8e0_0 .net "EX1_is_jr", 0 0, v000002432fb42d00_0;  1 drivers
v000002432fb5e6c0_0 .net "EX1_is_oper2_immed", 0 0, v000002432fb41cc0_0;  1 drivers
v000002432fb5dea0_0 .net "EX1_memread", 0 0, v000002432fb437a0_0;  1 drivers
v000002432fb5d540_0 .net "EX1_memwrite", 0 0, v000002432fb43340_0;  1 drivers
v000002432fb5eee0_0 .net "EX1_opcode", 11 0, v000002432fb42940_0;  1 drivers
v000002432fb5f840_0 .net "EX1_predicted", 0 0, v000002432fb43d40_0;  1 drivers
v000002432fb5df40_0 .net "EX1_rd_ind", 4 0, v000002432fb43ac0_0;  1 drivers
v000002432fb5d5e0_0 .net "EX1_rd_indzero", 0 0, v000002432fb43b60_0;  1 drivers
v000002432fb5f340_0 .net "EX1_regwrite", 0 0, v000002432fb42da0_0;  1 drivers
v000002432fb5d900_0 .net "EX1_rs1", 31 0, v000002432fb428a0_0;  1 drivers
v000002432fb5e4e0_0 .net "EX1_rs1_ind", 4 0, v000002432fb41a40_0;  1 drivers
v000002432fb5e1c0_0 .net "EX1_rs2", 31 0, v000002432fb42580_0;  1 drivers
v000002432fb5f980_0 .net "EX1_rs2_ind", 4 0, v000002432fb426c0_0;  1 drivers
v000002432fb5d360_0 .net "EX1_rs2_out", 31 0, L_000002432fbda040;  1 drivers
v000002432fb5d680_0 .net "EX2_ALU_OPER1", 31 0, v000002432fb44c40_0;  1 drivers
v000002432fb5eb20_0 .net "EX2_ALU_OPER2", 31 0, v000002432fb44ce0_0;  1 drivers
v000002432fb5d7c0_0 .net "EX2_ALU_OUT", 31 0, L_000002432fb726b0;  1 drivers
v000002432fb5d720_0 .net "EX2_PC", 31 0, v000002432fb450a0_0;  1 drivers
v000002432fb5d860_0 .net "EX2_PFC_to_IF", 31 0, v000002432fb45780_0;  1 drivers
v000002432fb5f160_0 .net "EX2_forward_to_B", 31 0, v000002432fb45140_0;  1 drivers
v000002432fb5e760_0 .net "EX2_is_beq", 0 0, v000002432fb44420_0;  1 drivers
v000002432fb5f7a0_0 .net "EX2_is_bne", 0 0, v000002432fb44ec0_0;  1 drivers
v000002432fb5f0c0_0 .net "EX2_is_jal", 0 0, v000002432fb44380_0;  1 drivers
v000002432fb5e620_0 .net "EX2_is_jr", 0 0, v000002432fb442e0_0;  1 drivers
v000002432fb5f020_0 .net "EX2_is_oper2_immed", 0 0, v000002432fb44f60_0;  1 drivers
v000002432fb5dfe0_0 .net "EX2_memread", 0 0, v000002432fb44100_0;  1 drivers
v000002432fb5f480_0 .net "EX2_memwrite", 0 0, v000002432fb44240_0;  1 drivers
v000002432fb5e800_0 .net "EX2_opcode", 11 0, v000002432fb449c0_0;  1 drivers
v000002432fb5e260_0 .net "EX2_predicted", 0 0, v000002432fb44600_0;  1 drivers
v000002432fb5e300_0 .net "EX2_rd_ind", 4 0, v000002432fb453c0_0;  1 drivers
v000002432fb5dcc0_0 .net "EX2_rd_indzero", 0 0, v000002432fb44880_0;  1 drivers
v000002432fb5f200_0 .net "EX2_regwrite", 0 0, v000002432fb44920_0;  1 drivers
v000002432fb5d400_0 .net "EX2_rs1", 31 0, v000002432fb44a60_0;  1 drivers
v000002432fb5dae0_0 .net "EX2_rs1_ind", 4 0, v000002432fb44b00_0;  1 drivers
v000002432fb5da40_0 .net "EX2_rs2_ind", 4 0, v000002432fb44ba0_0;  1 drivers
v000002432fb5f3e0_0 .net "EX2_rs2_out", 31 0, v000002432fb45460_0;  1 drivers
v000002432fb5ed00_0 .net "ID_INST", 31 0, v000002432fb4b5f0_0;  1 drivers
v000002432fb5d9a0_0 .net "ID_PC", 31 0, v000002432fb4b870_0;  1 drivers
v000002432fb5f520_0 .net "ID_PFC_to_EX", 31 0, L_000002432fb71d50;  1 drivers
v000002432fb5f2a0_0 .net "ID_PFC_to_IF", 31 0, L_000002432fb70f90;  1 drivers
v000002432fb5fa20_0 .net "ID_forward_to_B", 31 0, L_000002432fb6fa50;  1 drivers
v000002432fb5eda0_0 .net "ID_is_beq", 0 0, L_000002432fb71030;  1 drivers
v000002432fb5de00_0 .net "ID_is_bne", 0 0, L_000002432fb71170;  1 drivers
v000002432fb5e080_0 .net "ID_is_j", 0 0, L_000002432fb72cf0;  1 drivers
v000002432fb5e8a0_0 .net "ID_is_jal", 0 0, L_000002432fb73bf0;  1 drivers
v000002432fb5e940_0 .net "ID_is_jr", 0 0, L_000002432fb71210;  1 drivers
v000002432fb5db80_0 .net "ID_is_oper2_immed", 0 0, L_000002432fb75bd0;  1 drivers
v000002432fb5f5c0_0 .net "ID_memread", 0 0, L_000002432fb72ed0;  1 drivers
v000002432fb5e120_0 .net "ID_memwrite", 0 0, L_000002432fb72c50;  1 drivers
v000002432fb5e3a0_0 .net "ID_opcode", 11 0, v000002432fb61280_0;  1 drivers
v000002432fb5e9e0_0 .net "ID_predicted", 0 0, v000002432fb47590_0;  1 drivers
v000002432fb5dc20_0 .net "ID_rd_ind", 4 0, v000002432fb60240_0;  1 drivers
v000002432fb5f660_0 .net "ID_regwrite", 0 0, L_000002432fb72750;  1 drivers
v000002432fb5d2c0_0 .net "ID_rs1", 31 0, v000002432fb4a650_0;  1 drivers
v000002432fb5dd60_0 .net "ID_rs1_ind", 4 0, v000002432fb60380_0;  1 drivers
v000002432fb5ee40_0 .net "ID_rs2", 31 0, v000002432fb4a6f0_0;  1 drivers
v000002432fb5e440_0 .net "ID_rs2_ind", 4 0, v000002432fb5fd40_0;  1 drivers
v000002432fb5e580_0 .net "IF_INST", 31 0, L_000002432fb75310;  1 drivers
v000002432fb5ef80_0 .net "IF_pc", 31 0, v000002432fb61f00_0;  1 drivers
v000002432fb5ea80_0 .net "MEM_ALU_OUT", 31 0, v000002432fb34e60_0;  1 drivers
v000002432fb5ebc0_0 .net "MEM_Data_mem_out", 31 0, v000002432fb5c8c0_0;  1 drivers
v000002432fb5ec60_0 .net "MEM_memread", 0 0, v000002432fb34be0_0;  1 drivers
v000002432fb5f700_0 .net "MEM_memwrite", 0 0, v000002432fb35860_0;  1 drivers
v000002432fb6e650_0 .net "MEM_opcode", 11 0, v000002432fb354a0_0;  1 drivers
v000002432fb6f550_0 .net "MEM_rd_ind", 4 0, v000002432fb34fa0_0;  1 drivers
v000002432fb6d110_0 .net "MEM_rd_indzero", 0 0, v000002432fb34d20_0;  1 drivers
v000002432fb6d890_0 .net "MEM_regwrite", 0 0, v000002432fb34780_0;  1 drivers
v000002432fb6da70_0 .net "MEM_rs2", 31 0, v000002432fb34aa0_0;  1 drivers
v000002432fb6ec90_0 .net "PC", 31 0, L_000002432fbefdc0;  alias, 1 drivers
v000002432fb6f4b0_0 .net "STALL_ID1_FLUSH", 0 0, v000002432fb47090_0;  1 drivers
v000002432fb6ed30_0 .net "STALL_ID2_FLUSH", 0 0, v000002432fb46870_0;  1 drivers
v000002432fb6efb0_0 .net "STALL_IF_FLUSH", 0 0, v000002432fb473b0_0;  1 drivers
v000002432fb6ee70_0 .net "WB_ALU_OUT", 31 0, v000002432fb5b1a0_0;  1 drivers
v000002432fb6e5b0_0 .net "WB_Data_mem_out", 31 0, v000002432fb5b600_0;  1 drivers
v000002432fb6f410_0 .net "WB_memread", 0 0, v000002432fb5ce60_0;  1 drivers
v000002432fb6eab0_0 .net "WB_rd_ind", 4 0, v000002432fb5c960_0;  1 drivers
v000002432fb6df70_0 .net "WB_rd_indzero", 0 0, v000002432fb5ba60_0;  1 drivers
v000002432fb6dbb0_0 .net "WB_regwrite", 0 0, v000002432fb5c140_0;  1 drivers
v000002432fb6f050_0 .net "Wrong_prediction", 0 0, L_000002432fbdbd20;  1 drivers
v000002432fb6dc50_0 .net *"_ivl_1", 0 0, L_000002432fab1990;  1 drivers
v000002432fb6d930_0 .net *"_ivl_13", 0 0, L_000002432fab1b50;  1 drivers
v000002432fb6e970_0 .net *"_ivl_14", 0 0, L_000002432fb6e290;  1 drivers
v000002432fb6edd0_0 .net *"_ivl_19", 0 0, L_000002432fab1a70;  1 drivers
v000002432fb6d1b0_0 .net *"_ivl_2", 0 0, L_000002432fb6d070;  1 drivers
v000002432fb6d250_0 .net *"_ivl_20", 0 0, L_000002432fb6d610;  1 drivers
v000002432fb6f2d0_0 .net *"_ivl_25", 0 0, L_000002432fab1530;  1 drivers
v000002432fb6e010_0 .net *"_ivl_26", 0 0, L_000002432fb6d6b0;  1 drivers
v000002432fb6ef10_0 .net *"_ivl_31", 0 0, L_000002432fab1bc0;  1 drivers
v000002432fb6f690_0 .net *"_ivl_32", 0 0, L_000002432fb6d750;  1 drivers
v000002432fb6f5f0_0 .net *"_ivl_40", 31 0, L_000002432fb73a10;  1 drivers
L_000002432fb90c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002432fb6e3d0_0 .net *"_ivl_43", 26 0, L_000002432fb90c58;  1 drivers
L_000002432fb90ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002432fb6f230_0 .net/2u *"_ivl_44", 31 0, L_000002432fb90ca0;  1 drivers
v000002432fb6f370_0 .net *"_ivl_52", 31 0, L_000002432fbe3ad0;  1 drivers
L_000002432fb90d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002432fb6e330_0 .net *"_ivl_55", 26 0, L_000002432fb90d30;  1 drivers
L_000002432fb90d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002432fb6e0b0_0 .net/2u *"_ivl_56", 31 0, L_000002432fb90d78;  1 drivers
v000002432fb6db10_0 .net *"_ivl_7", 0 0, L_000002432fab1d10;  1 drivers
v000002432fb6dcf0_0 .net *"_ivl_8", 0 0, L_000002432fb6d390;  1 drivers
v000002432fb6e6f0_0 .net "alu_selA", 1 0, L_000002432fb6d4d0;  1 drivers
v000002432fb6d9d0_0 .net "alu_selB", 1 0, L_000002432fb70450;  1 drivers
v000002432fb6dd90_0 .net "clk", 0 0, L_000002432fab0c70;  1 drivers
v000002432fb6d7f0_0 .var "cycles_consumed", 31 0;
v000002432fb6f0f0_0 .net "exhaz", 0 0, L_000002432fab1060;  1 drivers
v000002432fb6d430_0 .net "exhaz2", 0 0, L_000002432fab15a0;  1 drivers
v000002432fb6e790_0 .net "hlt", 0 0, v000002432fb5bba0_0;  1 drivers
v000002432fb6e830_0 .net "idhaz", 0 0, L_000002432fab08f0;  1 drivers
v000002432fb6de30_0 .net "idhaz2", 0 0, L_000002432fab0dc0;  1 drivers
v000002432fb6f190_0 .net "if_id_write", 0 0, v000002432fb483f0_0;  1 drivers
v000002432fb6d2f0_0 .net "input_clk", 0 0, v000002432fb6ebf0_0;  1 drivers
v000002432fb6ded0_0 .net "is_branch_and_taken", 0 0, L_000002432fb75930;  1 drivers
v000002432fb6eb50_0 .net "memhaz", 0 0, L_000002432fab1a00;  1 drivers
v000002432fb6e150_0 .net "memhaz2", 0 0, L_000002432fab1d80;  1 drivers
v000002432fb6e510_0 .net "pc_src", 2 0, L_000002432fb71f30;  1 drivers
v000002432fb6f730_0 .net "pc_write", 0 0, v000002432fb47450_0;  1 drivers
v000002432fb6e1f0_0 .net "rst", 0 0, v000002432fb6ea10_0;  1 drivers
v000002432fb6f7d0_0 .net "store_rs2_forward", 1 0, L_000002432fb70ef0;  1 drivers
v000002432fb6e470_0 .net "wdata_to_reg_file", 31 0, L_000002432fbdbcb0;  1 drivers
E_000002432fac8d40/0 .event negedge, v000002432fb47c70_0;
E_000002432fac8d40/1 .event posedge, v000002432fb346e0_0;
E_000002432fac8d40 .event/or E_000002432fac8d40/0, E_000002432fac8d40/1;
L_000002432fb6d070 .cmp/eq 5, v000002432fb453c0_0, v000002432fb41a40_0;
L_000002432fb6d390 .cmp/eq 5, v000002432fb34fa0_0, v000002432fb41a40_0;
L_000002432fb6e290 .cmp/eq 5, v000002432fb5c960_0, v000002432fb41a40_0;
L_000002432fb6d610 .cmp/eq 5, v000002432fb453c0_0, v000002432fb426c0_0;
L_000002432fb6d6b0 .cmp/eq 5, v000002432fb34fa0_0, v000002432fb426c0_0;
L_000002432fb6d750 .cmp/eq 5, v000002432fb5c960_0, v000002432fb426c0_0;
L_000002432fb73a10 .concat [ 5 27 0 0], v000002432fb60240_0, L_000002432fb90c58;
L_000002432fb744b0 .cmp/ne 32, L_000002432fb73a10, L_000002432fb90ca0;
L_000002432fbe3ad0 .concat [ 5 27 0 0], v000002432fb453c0_0, L_000002432fb90d30;
L_000002432fbe3a30 .cmp/ne 32, L_000002432fbe3ad0, L_000002432fb90d78;
S_000002432faed030 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000002432faecea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000002432fab0ce0 .functor NOT 1, L_000002432fab1060, C4<0>, C4<0>, C4<0>;
L_000002432fab1370 .functor AND 1, L_000002432fab1a00, L_000002432fab0ce0, C4<1>, C4<1>;
L_000002432fab13e0 .functor OR 1, L_000002432fab08f0, L_000002432fab1370, C4<0>, C4<0>;
L_000002432fab1450 .functor OR 1, L_000002432fab08f0, L_000002432fab1060, C4<0>, C4<0>;
v000002432fad6f10_0 .net *"_ivl_12", 0 0, L_000002432fab1450;  1 drivers
v000002432fad6dd0_0 .net *"_ivl_2", 0 0, L_000002432fab0ce0;  1 drivers
v000002432fad7eb0_0 .net *"_ivl_5", 0 0, L_000002432fab1370;  1 drivers
v000002432fad6fb0_0 .net *"_ivl_7", 0 0, L_000002432fab13e0;  1 drivers
v000002432fad68d0_0 .net "alu_selA", 1 0, L_000002432fb6d4d0;  alias, 1 drivers
v000002432fad70f0_0 .net "exhaz", 0 0, L_000002432fab1060;  alias, 1 drivers
v000002432fad6a10_0 .net "idhaz", 0 0, L_000002432fab08f0;  alias, 1 drivers
v000002432fad7730_0 .net "memhaz", 0 0, L_000002432fab1a00;  alias, 1 drivers
L_000002432fb6d4d0 .concat8 [ 1 1 0 0], L_000002432fab13e0, L_000002432fab1450;
S_000002432f8d6030 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000002432faecea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000002432fab23a0 .functor NOT 1, L_000002432fab15a0, C4<0>, C4<0>, C4<0>;
L_000002432fab2090 .functor AND 1, L_000002432fab1d80, L_000002432fab23a0, C4<1>, C4<1>;
L_000002432fab2100 .functor OR 1, L_000002432fab0dc0, L_000002432fab2090, C4<0>, C4<0>;
L_000002432fab2330 .functor NOT 1, v000002432fb41cc0_0, C4<0>, C4<0>, C4<0>;
L_000002432fab22c0 .functor AND 1, L_000002432fab2100, L_000002432fab2330, C4<1>, C4<1>;
L_000002432fab2410 .functor OR 1, L_000002432fab0dc0, L_000002432fab15a0, C4<0>, C4<0>;
L_000002432fab0960 .functor NOT 1, v000002432fb41cc0_0, C4<0>, C4<0>, C4<0>;
L_000002432fab0880 .functor AND 1, L_000002432fab2410, L_000002432fab0960, C4<1>, C4<1>;
v000002432fad7af0_0 .net "EX1_is_oper2_immed", 0 0, v000002432fb41cc0_0;  alias, 1 drivers
v000002432fad86d0_0 .net *"_ivl_11", 0 0, L_000002432fab22c0;  1 drivers
v000002432fad7870_0 .net *"_ivl_16", 0 0, L_000002432fab2410;  1 drivers
v000002432fad7c30_0 .net *"_ivl_17", 0 0, L_000002432fab0960;  1 drivers
v000002432fad72d0_0 .net *"_ivl_2", 0 0, L_000002432fab23a0;  1 drivers
v000002432fad7190_0 .net *"_ivl_20", 0 0, L_000002432fab0880;  1 drivers
v000002432fad7230_0 .net *"_ivl_5", 0 0, L_000002432fab2090;  1 drivers
v000002432fad7cd0_0 .net *"_ivl_7", 0 0, L_000002432fab2100;  1 drivers
v000002432fad7f50_0 .net *"_ivl_8", 0 0, L_000002432fab2330;  1 drivers
v000002432fad7370_0 .net "alu_selB", 1 0, L_000002432fb70450;  alias, 1 drivers
v000002432fad81d0_0 .net "exhaz", 0 0, L_000002432fab15a0;  alias, 1 drivers
v000002432fad8090_0 .net "idhaz", 0 0, L_000002432fab0dc0;  alias, 1 drivers
v000002432fad7410_0 .net "memhaz", 0 0, L_000002432fab1d80;  alias, 1 drivers
L_000002432fb70450 .concat8 [ 1 1 0 0], L_000002432fab22c0, L_000002432fab0880;
S_000002432f8d61c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000002432faecea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000002432fab25d0 .functor NOT 1, L_000002432fab15a0, C4<0>, C4<0>, C4<0>;
L_000002432fab2480 .functor AND 1, L_000002432fab1d80, L_000002432fab25d0, C4<1>, C4<1>;
L_000002432fab24f0 .functor OR 1, L_000002432fab0dc0, L_000002432fab2480, C4<0>, C4<0>;
L_000002432fab2640 .functor OR 1, L_000002432fab0dc0, L_000002432fab15a0, C4<0>, C4<0>;
v000002432fad7910_0 .net *"_ivl_12", 0 0, L_000002432fab2640;  1 drivers
v000002432fad8270_0 .net *"_ivl_2", 0 0, L_000002432fab25d0;  1 drivers
v000002432fad79b0_0 .net *"_ivl_5", 0 0, L_000002432fab2480;  1 drivers
v000002432fad8310_0 .net *"_ivl_7", 0 0, L_000002432fab24f0;  1 drivers
v000002432fad84f0_0 .net "exhaz", 0 0, L_000002432fab15a0;  alias, 1 drivers
v000002432fad8590_0 .net "idhaz", 0 0, L_000002432fab0dc0;  alias, 1 drivers
v000002432fa55360_0 .net "memhaz", 0 0, L_000002432fab1d80;  alias, 1 drivers
v000002432fa54780_0 .net "store_rs2_forward", 1 0, L_000002432fb70ef0;  alias, 1 drivers
L_000002432fb70ef0 .concat8 [ 1 1 0 0], L_000002432fab24f0, L_000002432fab2640;
S_000002432f8169c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000002432faecea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000002432fa55c20_0 .net "EX_ALU_OUT", 31 0, L_000002432fb726b0;  alias, 1 drivers
v000002432fa55cc0_0 .net "EX_memread", 0 0, v000002432fb44100_0;  alias, 1 drivers
v000002432fa3dee0_0 .net "EX_memwrite", 0 0, v000002432fb44240_0;  alias, 1 drivers
v000002432fa3e2a0_0 .net "EX_opcode", 11 0, v000002432fb449c0_0;  alias, 1 drivers
v000002432fb34500_0 .net "EX_rd_ind", 4 0, v000002432fb453c0_0;  alias, 1 drivers
v000002432fb357c0_0 .net "EX_rd_indzero", 0 0, L_000002432fbe3a30;  1 drivers
v000002432fb345a0_0 .net "EX_regwrite", 0 0, v000002432fb44920_0;  alias, 1 drivers
v000002432fb34dc0_0 .net "EX_rs2_out", 31 0, v000002432fb45460_0;  alias, 1 drivers
v000002432fb34e60_0 .var "MEM_ALU_OUT", 31 0;
v000002432fb34be0_0 .var "MEM_memread", 0 0;
v000002432fb35860_0 .var "MEM_memwrite", 0 0;
v000002432fb354a0_0 .var "MEM_opcode", 11 0;
v000002432fb34fa0_0 .var "MEM_rd_ind", 4 0;
v000002432fb34d20_0 .var "MEM_rd_indzero", 0 0;
v000002432fb34780_0 .var "MEM_regwrite", 0 0;
v000002432fb34aa0_0 .var "MEM_rs2", 31 0;
v000002432fb34640_0 .net "clk", 0 0, L_000002432fbdbc40;  1 drivers
v000002432fb346e0_0 .net "rst", 0 0, v000002432fb6ea10_0;  alias, 1 drivers
E_000002432fac8b00 .event posedge, v000002432fb346e0_0, v000002432fb34640_0;
S_000002432f816b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000002432faecea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000002432f8e1490 .param/l "add" 0 9 6, C4<000000100000>;
P_000002432f8e14c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002432f8e1500 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002432f8e1538 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002432f8e1570 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002432f8e15a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002432f8e15e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002432f8e1618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002432f8e1650 .param/l "j" 0 9 19, C4<000010000000>;
P_000002432f8e1688 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002432f8e16c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002432f8e16f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002432f8e1730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002432f8e1768 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002432f8e17a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002432f8e17d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002432f8e1810 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002432f8e1848 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002432f8e1880 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002432f8e18b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002432f8e18f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002432f8e1928 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002432f8e1960 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002432f8e1998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002432f8e19d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002432fbdb1c0 .functor XOR 1, L_000002432fbdaac0, v000002432fb44600_0, C4<0>, C4<0>;
L_000002432fbdaba0 .functor NOT 1, L_000002432fbdb1c0, C4<0>, C4<0>, C4<0>;
L_000002432fbdbd90 .functor OR 1, v000002432fb6ea10_0, L_000002432fbdaba0, C4<0>, C4<0>;
L_000002432fbdbd20 .functor NOT 1, L_000002432fbdbd90, C4<0>, C4<0>, C4<0>;
v000002432fb35f90_0 .net "ALU_OP", 3 0, v000002432fb372f0_0;  1 drivers
v000002432fb38790_0 .net "BranchDecision", 0 0, L_000002432fbdaac0;  1 drivers
v000002432fb38830_0 .net "CF", 0 0, v000002432fb35b30_0;  1 drivers
v000002432fb395f0_0 .net "EX_opcode", 11 0, v000002432fb449c0_0;  alias, 1 drivers
v000002432fb39230_0 .net "Wrong_prediction", 0 0, L_000002432fbdbd20;  alias, 1 drivers
v000002432fb39050_0 .net "ZF", 0 0, L_000002432fbda9e0;  1 drivers
L_000002432fb90ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002432fb388d0_0 .net/2u *"_ivl_0", 31 0, L_000002432fb90ce8;  1 drivers
v000002432fb38330_0 .net *"_ivl_11", 0 0, L_000002432fbdbd90;  1 drivers
v000002432fb38970_0 .net *"_ivl_2", 31 0, L_000002432fb724d0;  1 drivers
v000002432fb39550_0 .net *"_ivl_6", 0 0, L_000002432fbdb1c0;  1 drivers
v000002432fb390f0_0 .net *"_ivl_8", 0 0, L_000002432fbdaba0;  1 drivers
v000002432fb38ab0_0 .net "alu_out", 31 0, L_000002432fb726b0;  alias, 1 drivers
v000002432fb38a10_0 .net "alu_outw", 31 0, v000002432fb371b0_0;  1 drivers
v000002432fb38b50_0 .net "is_beq", 0 0, v000002432fb44420_0;  alias, 1 drivers
v000002432fb38f10_0 .net "is_bne", 0 0, v000002432fb44ec0_0;  alias, 1 drivers
v000002432fb39910_0 .net "is_jal", 0 0, v000002432fb44380_0;  alias, 1 drivers
v000002432fb38bf0_0 .net "oper1", 31 0, v000002432fb44c40_0;  alias, 1 drivers
v000002432fb38650_0 .net "oper2", 31 0, v000002432fb44ce0_0;  alias, 1 drivers
v000002432fb39690_0 .net "pc", 31 0, v000002432fb450a0_0;  alias, 1 drivers
v000002432fb399b0_0 .net "predicted", 0 0, v000002432fb44600_0;  alias, 1 drivers
v000002432fb38c90_0 .net "rst", 0 0, v000002432fb6ea10_0;  alias, 1 drivers
L_000002432fb724d0 .arith/sum 32, v000002432fb450a0_0, L_000002432fb90ce8;
L_000002432fb726b0 .functor MUXZ 32, v000002432fb371b0_0, L_000002432fb724d0, v000002432fb44380_0, C4<>;
S_000002432f8f9aa0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000002432f816b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000002432fbda190 .functor AND 1, v000002432fb44420_0, L_000002432fbdb150, C4<1>, C4<1>;
L_000002432fbda510 .functor NOT 1, L_000002432fbdb150, C4<0>, C4<0>, C4<0>;
L_000002432fbda6d0 .functor AND 1, v000002432fb44ec0_0, L_000002432fbda510, C4<1>, C4<1>;
L_000002432fbdaac0 .functor OR 1, L_000002432fbda190, L_000002432fbda6d0, C4<0>, C4<0>;
v000002432fb36c10_0 .net "BranchDecision", 0 0, L_000002432fbdaac0;  alias, 1 drivers
v000002432fb37b10_0 .net *"_ivl_2", 0 0, L_000002432fbda510;  1 drivers
v000002432fb36df0_0 .net "is_beq", 0 0, v000002432fb44420_0;  alias, 1 drivers
v000002432fb37930_0 .net "is_beq_taken", 0 0, L_000002432fbda190;  1 drivers
v000002432fb35d10_0 .net "is_bne", 0 0, v000002432fb44ec0_0;  alias, 1 drivers
v000002432fb38150_0 .net "is_bne_taken", 0 0, L_000002432fbda6d0;  1 drivers
v000002432fb38010_0 .net "is_eq", 0 0, L_000002432fbdb150;  1 drivers
v000002432fb37070_0 .net "oper1", 31 0, v000002432fb44c40_0;  alias, 1 drivers
v000002432fb37110_0 .net "oper2", 31 0, v000002432fb44ce0_0;  alias, 1 drivers
S_000002432f8f9c30 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000002432f8f9aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000002432fbdb690 .functor XOR 1, L_000002432fb74cd0, L_000002432fb74eb0, C4<0>, C4<0>;
L_000002432fbdb4d0 .functor XOR 1, L_000002432fb74a50, L_000002432fb74c30, C4<0>, C4<0>;
L_000002432fbdb540 .functor XOR 1, L_000002432fb74af0, L_000002432fb74e10, C4<0>, C4<0>;
L_000002432fbd9fd0 .functor XOR 1, L_000002432fb74b90, L_000002432fb74d70, C4<0>, C4<0>;
L_000002432fbdb5b0 .functor XOR 1, L_000002432fb74f50, L_000002432fb74870, C4<0>, C4<0>;
L_000002432fbdbaf0 .functor XOR 1, L_000002432fb74910, L_000002432fb749b0, C4<0>, C4<0>;
L_000002432fbda820 .functor XOR 1, L_000002432fbe1cd0, L_000002432fbe10f0, C4<0>, C4<0>;
L_000002432fbda0b0 .functor XOR 1, L_000002432fbe2bd0, L_000002432fbe1f50, C4<0>, C4<0>;
L_000002432fbdac80 .functor XOR 1, L_000002432fbe0790, L_000002432fbe19b0, C4<0>, C4<0>;
L_000002432fbda660 .functor XOR 1, L_000002432fbe2590, L_000002432fbe1370, C4<0>, C4<0>;
L_000002432fbda580 .functor XOR 1, L_000002432fbe1910, L_000002432fbe2450, C4<0>, C4<0>;
L_000002432fbda5f0 .functor XOR 1, L_000002432fbe1af0, L_000002432fbe1d70, C4<0>, C4<0>;
L_000002432fbdaa50 .functor XOR 1, L_000002432fbe2810, L_000002432fbe24f0, C4<0>, C4<0>;
L_000002432fbdb0e0 .functor XOR 1, L_000002432fbe1e10, L_000002432fbe1b90, C4<0>, C4<0>;
L_000002432fbdaf20 .functor XOR 1, L_000002432fbe1410, L_000002432fbe0a10, C4<0>, C4<0>;
L_000002432fbdb310 .functor XOR 1, L_000002432fbe2b30, L_000002432fbe0ab0, C4<0>, C4<0>;
L_000002432fbda890 .functor XOR 1, L_000002432fbe1a50, L_000002432fbe0830, C4<0>, C4<0>;
L_000002432fbda430 .functor XOR 1, L_000002432fbe0b50, L_000002432fbe1ff0, C4<0>, C4<0>;
L_000002432fbda4a0 .functor XOR 1, L_000002432fbe08d0, L_000002432fbe2db0, C4<0>, C4<0>;
L_000002432fbdadd0 .functor XOR 1, L_000002432fbe2630, L_000002432fbe14b0, C4<0>, C4<0>;
L_000002432fbdb700 .functor XOR 1, L_000002432fbe1730, L_000002432fbe2c70, C4<0>, C4<0>;
L_000002432fbdb770 .functor XOR 1, L_000002432fbe2270, L_000002432fbe0bf0, C4<0>, C4<0>;
L_000002432fbdb8c0 .functor XOR 1, L_000002432fbe21d0, L_000002432fbe0dd0, C4<0>, C4<0>;
L_000002432fbdb930 .functor XOR 1, L_000002432fbe2d10, L_000002432fbe12d0, C4<0>, C4<0>;
L_000002432fbda970 .functor XOR 1, L_000002432fbe0fb0, L_000002432fbe1550, C4<0>, C4<0>;
L_000002432fbdb9a0 .functor XOR 1, L_000002432fbe0d30, L_000002432fbe28b0, C4<0>, C4<0>;
L_000002432fbdaf90 .functor XOR 1, L_000002432fbe1050, L_000002432fbe0e70, C4<0>, C4<0>;
L_000002432fbdb070 .functor XOR 1, L_000002432fbe1eb0, L_000002432fbe2090, C4<0>, C4<0>;
L_000002432fbdba10 .functor XOR 1, L_000002432fbe0f10, L_000002432fbe26d0, C4<0>, C4<0>;
L_000002432fbdb000 .functor XOR 1, L_000002432fbe15f0, L_000002432fbe2130, C4<0>, C4<0>;
L_000002432fbdba80 .functor XOR 1, L_000002432fbe1c30, L_000002432fbe0970, C4<0>, C4<0>;
L_000002432fbd9f60 .functor XOR 1, L_000002432fbe2310, L_000002432fbe1690, C4<0>, C4<0>;
L_000002432fbdb150/0/0 .functor OR 1, L_000002432fbe2a90, L_000002432fbe23b0, L_000002432fbe2770, L_000002432fbe2950;
L_000002432fbdb150/0/4 .functor OR 1, L_000002432fbe29f0, L_000002432fbe1190, L_000002432fbe2e50, L_000002432fbe1230;
L_000002432fbdb150/0/8 .functor OR 1, L_000002432fbe2ef0, L_000002432fbe0c90, L_000002432fbe1870, L_000002432fbe33f0;
L_000002432fbdb150/0/12 .functor OR 1, L_000002432fbe5510, L_000002432fbe41b0, L_000002432fbe2f90, L_000002432fbe3670;
L_000002432fbdb150/0/16 .functor OR 1, L_000002432fbe5290, L_000002432fbe3030, L_000002432fbe3210, L_000002432fbe47f0;
L_000002432fbdb150/0/20 .functor OR 1, L_000002432fbe3490, L_000002432fbe3350, L_000002432fbe5330, L_000002432fbe30d0;
L_000002432fbdb150/0/24 .functor OR 1, L_000002432fbe55b0, L_000002432fbe4390, L_000002432fbe4d90, L_000002432fbe42f0;
L_000002432fbdb150/0/28 .functor OR 1, L_000002432fbe4cf0, L_000002432fbe3b70, L_000002432fbe5150, L_000002432fbe4250;
L_000002432fbdb150/1/0 .functor OR 1, L_000002432fbdb150/0/0, L_000002432fbdb150/0/4, L_000002432fbdb150/0/8, L_000002432fbdb150/0/12;
L_000002432fbdb150/1/4 .functor OR 1, L_000002432fbdb150/0/16, L_000002432fbdb150/0/20, L_000002432fbdb150/0/24, L_000002432fbdb150/0/28;
L_000002432fbdb150 .functor NOR 1, L_000002432fbdb150/1/0, L_000002432fbdb150/1/4, C4<0>, C4<0>;
v000002432fb34820_0 .net *"_ivl_0", 0 0, L_000002432fbdb690;  1 drivers
v000002432fb35900_0 .net *"_ivl_101", 0 0, L_000002432fbe0830;  1 drivers
v000002432fb348c0_0 .net *"_ivl_102", 0 0, L_000002432fbda430;  1 drivers
v000002432fb34f00_0 .net *"_ivl_105", 0 0, L_000002432fbe0b50;  1 drivers
v000002432fb359a0_0 .net *"_ivl_107", 0 0, L_000002432fbe1ff0;  1 drivers
v000002432fb35540_0 .net *"_ivl_108", 0 0, L_000002432fbda4a0;  1 drivers
v000002432fb35040_0 .net *"_ivl_11", 0 0, L_000002432fb74c30;  1 drivers
v000002432fb34320_0 .net *"_ivl_111", 0 0, L_000002432fbe08d0;  1 drivers
v000002432fb34c80_0 .net *"_ivl_113", 0 0, L_000002432fbe2db0;  1 drivers
v000002432fb355e0_0 .net *"_ivl_114", 0 0, L_000002432fbdadd0;  1 drivers
v000002432fb34960_0 .net *"_ivl_117", 0 0, L_000002432fbe2630;  1 drivers
v000002432fb350e0_0 .net *"_ivl_119", 0 0, L_000002432fbe14b0;  1 drivers
v000002432fb343c0_0 .net *"_ivl_12", 0 0, L_000002432fbdb540;  1 drivers
v000002432fb34460_0 .net *"_ivl_120", 0 0, L_000002432fbdb700;  1 drivers
v000002432fb35180_0 .net *"_ivl_123", 0 0, L_000002432fbe1730;  1 drivers
v000002432fb35360_0 .net *"_ivl_125", 0 0, L_000002432fbe2c70;  1 drivers
v000002432fb35220_0 .net *"_ivl_126", 0 0, L_000002432fbdb770;  1 drivers
v000002432fb34a00_0 .net *"_ivl_129", 0 0, L_000002432fbe2270;  1 drivers
v000002432fb352c0_0 .net *"_ivl_131", 0 0, L_000002432fbe0bf0;  1 drivers
v000002432fb35400_0 .net *"_ivl_132", 0 0, L_000002432fbdb8c0;  1 drivers
v000002432fb34b40_0 .net *"_ivl_135", 0 0, L_000002432fbe21d0;  1 drivers
v000002432fb35680_0 .net *"_ivl_137", 0 0, L_000002432fbe0dd0;  1 drivers
v000002432fb32020_0 .net *"_ivl_138", 0 0, L_000002432fbdb930;  1 drivers
v000002432fb320c0_0 .net *"_ivl_141", 0 0, L_000002432fbe2d10;  1 drivers
v000002432fb31da0_0 .net *"_ivl_143", 0 0, L_000002432fbe12d0;  1 drivers
v000002432fb32f20_0 .net *"_ivl_144", 0 0, L_000002432fbda970;  1 drivers
v000002432fb33ba0_0 .net *"_ivl_147", 0 0, L_000002432fbe0fb0;  1 drivers
v000002432fb33c40_0 .net *"_ivl_149", 0 0, L_000002432fbe1550;  1 drivers
v000002432fb323e0_0 .net *"_ivl_15", 0 0, L_000002432fb74af0;  1 drivers
v000002432fb31bc0_0 .net *"_ivl_150", 0 0, L_000002432fbdb9a0;  1 drivers
v000002432fb31ee0_0 .net *"_ivl_153", 0 0, L_000002432fbe0d30;  1 drivers
v000002432fb33d80_0 .net *"_ivl_155", 0 0, L_000002432fbe28b0;  1 drivers
v000002432fb32ca0_0 .net *"_ivl_156", 0 0, L_000002432fbdaf90;  1 drivers
v000002432fb32480_0 .net *"_ivl_159", 0 0, L_000002432fbe1050;  1 drivers
v000002432fb32840_0 .net *"_ivl_161", 0 0, L_000002432fbe0e70;  1 drivers
v000002432fb33880_0 .net *"_ivl_162", 0 0, L_000002432fbdb070;  1 drivers
v000002432fb32a20_0 .net *"_ivl_165", 0 0, L_000002432fbe1eb0;  1 drivers
v000002432fb33740_0 .net *"_ivl_167", 0 0, L_000002432fbe2090;  1 drivers
v000002432fb33e20_0 .net *"_ivl_168", 0 0, L_000002432fbdba10;  1 drivers
v000002432fb331a0_0 .net *"_ivl_17", 0 0, L_000002432fb74e10;  1 drivers
v000002432fb33560_0 .net *"_ivl_171", 0 0, L_000002432fbe0f10;  1 drivers
v000002432fb32700_0 .net *"_ivl_173", 0 0, L_000002432fbe26d0;  1 drivers
v000002432fb32520_0 .net *"_ivl_174", 0 0, L_000002432fbdb000;  1 drivers
v000002432fb32b60_0 .net *"_ivl_177", 0 0, L_000002432fbe15f0;  1 drivers
v000002432fb327a0_0 .net *"_ivl_179", 0 0, L_000002432fbe2130;  1 drivers
v000002432fb32fc0_0 .net *"_ivl_18", 0 0, L_000002432fbd9fd0;  1 drivers
v000002432fb328e0_0 .net *"_ivl_180", 0 0, L_000002432fbdba80;  1 drivers
v000002432fb340a0_0 .net *"_ivl_183", 0 0, L_000002432fbe1c30;  1 drivers
v000002432fb31e40_0 .net *"_ivl_185", 0 0, L_000002432fbe0970;  1 drivers
v000002432fb325c0_0 .net *"_ivl_186", 0 0, L_000002432fbd9f60;  1 drivers
v000002432fb32c00_0 .net *"_ivl_190", 0 0, L_000002432fbe2310;  1 drivers
v000002432fb32980_0 .net *"_ivl_192", 0 0, L_000002432fbe1690;  1 drivers
v000002432fb33060_0 .net *"_ivl_194", 0 0, L_000002432fbe2a90;  1 drivers
v000002432fb32ac0_0 .net *"_ivl_196", 0 0, L_000002432fbe23b0;  1 drivers
v000002432fb34140_0 .net *"_ivl_198", 0 0, L_000002432fbe2770;  1 drivers
v000002432fb31f80_0 .net *"_ivl_200", 0 0, L_000002432fbe2950;  1 drivers
v000002432fb32200_0 .net *"_ivl_202", 0 0, L_000002432fbe29f0;  1 drivers
v000002432fb32d40_0 .net *"_ivl_204", 0 0, L_000002432fbe1190;  1 drivers
v000002432fb32160_0 .net *"_ivl_206", 0 0, L_000002432fbe2e50;  1 drivers
v000002432fb322a0_0 .net *"_ivl_208", 0 0, L_000002432fbe1230;  1 drivers
v000002432fb32340_0 .net *"_ivl_21", 0 0, L_000002432fb74b90;  1 drivers
v000002432fb32660_0 .net *"_ivl_210", 0 0, L_000002432fbe2ef0;  1 drivers
v000002432fb32de0_0 .net *"_ivl_212", 0 0, L_000002432fbe0c90;  1 drivers
v000002432fb32e80_0 .net *"_ivl_214", 0 0, L_000002432fbe1870;  1 drivers
v000002432fb33100_0 .net *"_ivl_216", 0 0, L_000002432fbe33f0;  1 drivers
v000002432fb33240_0 .net *"_ivl_218", 0 0, L_000002432fbe5510;  1 drivers
v000002432fb332e0_0 .net *"_ivl_220", 0 0, L_000002432fbe41b0;  1 drivers
v000002432fb33380_0 .net *"_ivl_222", 0 0, L_000002432fbe2f90;  1 drivers
v000002432fb33420_0 .net *"_ivl_224", 0 0, L_000002432fbe3670;  1 drivers
v000002432fb334c0_0 .net *"_ivl_226", 0 0, L_000002432fbe5290;  1 drivers
v000002432fb31c60_0 .net *"_ivl_228", 0 0, L_000002432fbe3030;  1 drivers
v000002432fb33600_0 .net *"_ivl_23", 0 0, L_000002432fb74d70;  1 drivers
v000002432fb336a0_0 .net *"_ivl_230", 0 0, L_000002432fbe3210;  1 drivers
v000002432fb33ce0_0 .net *"_ivl_232", 0 0, L_000002432fbe47f0;  1 drivers
v000002432fb337e0_0 .net *"_ivl_234", 0 0, L_000002432fbe3490;  1 drivers
v000002432fb33920_0 .net *"_ivl_236", 0 0, L_000002432fbe3350;  1 drivers
v000002432fb339c0_0 .net *"_ivl_238", 0 0, L_000002432fbe5330;  1 drivers
v000002432fb34000_0 .net *"_ivl_24", 0 0, L_000002432fbdb5b0;  1 drivers
v000002432fb33a60_0 .net *"_ivl_240", 0 0, L_000002432fbe30d0;  1 drivers
v000002432fb33b00_0 .net *"_ivl_242", 0 0, L_000002432fbe55b0;  1 drivers
v000002432fb33ec0_0 .net *"_ivl_244", 0 0, L_000002432fbe4390;  1 drivers
v000002432fb33f60_0 .net *"_ivl_246", 0 0, L_000002432fbe4d90;  1 drivers
v000002432fb341e0_0 .net *"_ivl_248", 0 0, L_000002432fbe42f0;  1 drivers
v000002432fb34280_0 .net *"_ivl_250", 0 0, L_000002432fbe4cf0;  1 drivers
v000002432fb31b20_0 .net *"_ivl_252", 0 0, L_000002432fbe3b70;  1 drivers
v000002432fb31d00_0 .net *"_ivl_254", 0 0, L_000002432fbe5150;  1 drivers
v000002432fa55540_0 .net *"_ivl_256", 0 0, L_000002432fbe4250;  1 drivers
v000002432fb380b0_0 .net *"_ivl_27", 0 0, L_000002432fb74f50;  1 drivers
v000002432fb37cf0_0 .net *"_ivl_29", 0 0, L_000002432fb74870;  1 drivers
v000002432fb37250_0 .net *"_ivl_3", 0 0, L_000002432fb74cd0;  1 drivers
v000002432fb35e50_0 .net *"_ivl_30", 0 0, L_000002432fbdbaf0;  1 drivers
v000002432fb379d0_0 .net *"_ivl_33", 0 0, L_000002432fb74910;  1 drivers
v000002432fb35bd0_0 .net *"_ivl_35", 0 0, L_000002432fb749b0;  1 drivers
v000002432fb36350_0 .net *"_ivl_36", 0 0, L_000002432fbda820;  1 drivers
v000002432fb36e90_0 .net *"_ivl_39", 0 0, L_000002432fbe1cd0;  1 drivers
v000002432fb37ed0_0 .net *"_ivl_41", 0 0, L_000002432fbe10f0;  1 drivers
v000002432fb37a70_0 .net *"_ivl_42", 0 0, L_000002432fbda0b0;  1 drivers
v000002432fb36490_0 .net *"_ivl_45", 0 0, L_000002432fbe2bd0;  1 drivers
v000002432fb365d0_0 .net *"_ivl_47", 0 0, L_000002432fbe1f50;  1 drivers
v000002432fb37570_0 .net *"_ivl_48", 0 0, L_000002432fbdac80;  1 drivers
v000002432fb37430_0 .net *"_ivl_5", 0 0, L_000002432fb74eb0;  1 drivers
v000002432fb36710_0 .net *"_ivl_51", 0 0, L_000002432fbe0790;  1 drivers
v000002432fb363f0_0 .net *"_ivl_53", 0 0, L_000002432fbe19b0;  1 drivers
v000002432fb37750_0 .net *"_ivl_54", 0 0, L_000002432fbda660;  1 drivers
v000002432fb368f0_0 .net *"_ivl_57", 0 0, L_000002432fbe2590;  1 drivers
v000002432fb36ad0_0 .net *"_ivl_59", 0 0, L_000002432fbe1370;  1 drivers
v000002432fb36f30_0 .net *"_ivl_6", 0 0, L_000002432fbdb4d0;  1 drivers
v000002432fb36530_0 .net *"_ivl_60", 0 0, L_000002432fbda580;  1 drivers
v000002432fb37bb0_0 .net *"_ivl_63", 0 0, L_000002432fbe1910;  1 drivers
v000002432fb38290_0 .net *"_ivl_65", 0 0, L_000002432fbe2450;  1 drivers
v000002432fb36670_0 .net *"_ivl_66", 0 0, L_000002432fbda5f0;  1 drivers
v000002432fb367b0_0 .net *"_ivl_69", 0 0, L_000002432fbe1af0;  1 drivers
v000002432fb37390_0 .net *"_ivl_71", 0 0, L_000002432fbe1d70;  1 drivers
v000002432fb374d0_0 .net *"_ivl_72", 0 0, L_000002432fbdaa50;  1 drivers
v000002432fb36030_0 .net *"_ivl_75", 0 0, L_000002432fbe2810;  1 drivers
v000002432fb360d0_0 .net *"_ivl_77", 0 0, L_000002432fbe24f0;  1 drivers
v000002432fb35db0_0 .net *"_ivl_78", 0 0, L_000002432fbdb0e0;  1 drivers
v000002432fb36fd0_0 .net *"_ivl_81", 0 0, L_000002432fbe1e10;  1 drivers
v000002432fb37c50_0 .net *"_ivl_83", 0 0, L_000002432fbe1b90;  1 drivers
v000002432fb37d90_0 .net *"_ivl_84", 0 0, L_000002432fbdaf20;  1 drivers
v000002432fb36850_0 .net *"_ivl_87", 0 0, L_000002432fbe1410;  1 drivers
v000002432fb35c70_0 .net *"_ivl_89", 0 0, L_000002432fbe0a10;  1 drivers
v000002432fb35ef0_0 .net *"_ivl_9", 0 0, L_000002432fb74a50;  1 drivers
v000002432fb37e30_0 .net *"_ivl_90", 0 0, L_000002432fbdb310;  1 drivers
v000002432fb36cb0_0 .net *"_ivl_93", 0 0, L_000002432fbe2b30;  1 drivers
v000002432fb36990_0 .net *"_ivl_95", 0 0, L_000002432fbe0ab0;  1 drivers
v000002432fb36a30_0 .net *"_ivl_96", 0 0, L_000002432fbda890;  1 drivers
v000002432fb37890_0 .net *"_ivl_99", 0 0, L_000002432fbe1a50;  1 drivers
v000002432fb36b70_0 .net "a", 31 0, v000002432fb44c40_0;  alias, 1 drivers
v000002432fb377f0_0 .net "b", 31 0, v000002432fb44ce0_0;  alias, 1 drivers
v000002432fb37f70_0 .net "out", 0 0, L_000002432fbdb150;  alias, 1 drivers
v000002432fb36d50_0 .net "temp", 31 0, L_000002432fbe17d0;  1 drivers
L_000002432fb74cd0 .part v000002432fb44c40_0, 0, 1;
L_000002432fb74eb0 .part v000002432fb44ce0_0, 0, 1;
L_000002432fb74a50 .part v000002432fb44c40_0, 1, 1;
L_000002432fb74c30 .part v000002432fb44ce0_0, 1, 1;
L_000002432fb74af0 .part v000002432fb44c40_0, 2, 1;
L_000002432fb74e10 .part v000002432fb44ce0_0, 2, 1;
L_000002432fb74b90 .part v000002432fb44c40_0, 3, 1;
L_000002432fb74d70 .part v000002432fb44ce0_0, 3, 1;
L_000002432fb74f50 .part v000002432fb44c40_0, 4, 1;
L_000002432fb74870 .part v000002432fb44ce0_0, 4, 1;
L_000002432fb74910 .part v000002432fb44c40_0, 5, 1;
L_000002432fb749b0 .part v000002432fb44ce0_0, 5, 1;
L_000002432fbe1cd0 .part v000002432fb44c40_0, 6, 1;
L_000002432fbe10f0 .part v000002432fb44ce0_0, 6, 1;
L_000002432fbe2bd0 .part v000002432fb44c40_0, 7, 1;
L_000002432fbe1f50 .part v000002432fb44ce0_0, 7, 1;
L_000002432fbe0790 .part v000002432fb44c40_0, 8, 1;
L_000002432fbe19b0 .part v000002432fb44ce0_0, 8, 1;
L_000002432fbe2590 .part v000002432fb44c40_0, 9, 1;
L_000002432fbe1370 .part v000002432fb44ce0_0, 9, 1;
L_000002432fbe1910 .part v000002432fb44c40_0, 10, 1;
L_000002432fbe2450 .part v000002432fb44ce0_0, 10, 1;
L_000002432fbe1af0 .part v000002432fb44c40_0, 11, 1;
L_000002432fbe1d70 .part v000002432fb44ce0_0, 11, 1;
L_000002432fbe2810 .part v000002432fb44c40_0, 12, 1;
L_000002432fbe24f0 .part v000002432fb44ce0_0, 12, 1;
L_000002432fbe1e10 .part v000002432fb44c40_0, 13, 1;
L_000002432fbe1b90 .part v000002432fb44ce0_0, 13, 1;
L_000002432fbe1410 .part v000002432fb44c40_0, 14, 1;
L_000002432fbe0a10 .part v000002432fb44ce0_0, 14, 1;
L_000002432fbe2b30 .part v000002432fb44c40_0, 15, 1;
L_000002432fbe0ab0 .part v000002432fb44ce0_0, 15, 1;
L_000002432fbe1a50 .part v000002432fb44c40_0, 16, 1;
L_000002432fbe0830 .part v000002432fb44ce0_0, 16, 1;
L_000002432fbe0b50 .part v000002432fb44c40_0, 17, 1;
L_000002432fbe1ff0 .part v000002432fb44ce0_0, 17, 1;
L_000002432fbe08d0 .part v000002432fb44c40_0, 18, 1;
L_000002432fbe2db0 .part v000002432fb44ce0_0, 18, 1;
L_000002432fbe2630 .part v000002432fb44c40_0, 19, 1;
L_000002432fbe14b0 .part v000002432fb44ce0_0, 19, 1;
L_000002432fbe1730 .part v000002432fb44c40_0, 20, 1;
L_000002432fbe2c70 .part v000002432fb44ce0_0, 20, 1;
L_000002432fbe2270 .part v000002432fb44c40_0, 21, 1;
L_000002432fbe0bf0 .part v000002432fb44ce0_0, 21, 1;
L_000002432fbe21d0 .part v000002432fb44c40_0, 22, 1;
L_000002432fbe0dd0 .part v000002432fb44ce0_0, 22, 1;
L_000002432fbe2d10 .part v000002432fb44c40_0, 23, 1;
L_000002432fbe12d0 .part v000002432fb44ce0_0, 23, 1;
L_000002432fbe0fb0 .part v000002432fb44c40_0, 24, 1;
L_000002432fbe1550 .part v000002432fb44ce0_0, 24, 1;
L_000002432fbe0d30 .part v000002432fb44c40_0, 25, 1;
L_000002432fbe28b0 .part v000002432fb44ce0_0, 25, 1;
L_000002432fbe1050 .part v000002432fb44c40_0, 26, 1;
L_000002432fbe0e70 .part v000002432fb44ce0_0, 26, 1;
L_000002432fbe1eb0 .part v000002432fb44c40_0, 27, 1;
L_000002432fbe2090 .part v000002432fb44ce0_0, 27, 1;
L_000002432fbe0f10 .part v000002432fb44c40_0, 28, 1;
L_000002432fbe26d0 .part v000002432fb44ce0_0, 28, 1;
L_000002432fbe15f0 .part v000002432fb44c40_0, 29, 1;
L_000002432fbe2130 .part v000002432fb44ce0_0, 29, 1;
L_000002432fbe1c30 .part v000002432fb44c40_0, 30, 1;
L_000002432fbe0970 .part v000002432fb44ce0_0, 30, 1;
LS_000002432fbe17d0_0_0 .concat8 [ 1 1 1 1], L_000002432fbdb690, L_000002432fbdb4d0, L_000002432fbdb540, L_000002432fbd9fd0;
LS_000002432fbe17d0_0_4 .concat8 [ 1 1 1 1], L_000002432fbdb5b0, L_000002432fbdbaf0, L_000002432fbda820, L_000002432fbda0b0;
LS_000002432fbe17d0_0_8 .concat8 [ 1 1 1 1], L_000002432fbdac80, L_000002432fbda660, L_000002432fbda580, L_000002432fbda5f0;
LS_000002432fbe17d0_0_12 .concat8 [ 1 1 1 1], L_000002432fbdaa50, L_000002432fbdb0e0, L_000002432fbdaf20, L_000002432fbdb310;
LS_000002432fbe17d0_0_16 .concat8 [ 1 1 1 1], L_000002432fbda890, L_000002432fbda430, L_000002432fbda4a0, L_000002432fbdadd0;
LS_000002432fbe17d0_0_20 .concat8 [ 1 1 1 1], L_000002432fbdb700, L_000002432fbdb770, L_000002432fbdb8c0, L_000002432fbdb930;
LS_000002432fbe17d0_0_24 .concat8 [ 1 1 1 1], L_000002432fbda970, L_000002432fbdb9a0, L_000002432fbdaf90, L_000002432fbdb070;
LS_000002432fbe17d0_0_28 .concat8 [ 1 1 1 1], L_000002432fbdba10, L_000002432fbdb000, L_000002432fbdba80, L_000002432fbd9f60;
LS_000002432fbe17d0_1_0 .concat8 [ 4 4 4 4], LS_000002432fbe17d0_0_0, LS_000002432fbe17d0_0_4, LS_000002432fbe17d0_0_8, LS_000002432fbe17d0_0_12;
LS_000002432fbe17d0_1_4 .concat8 [ 4 4 4 4], LS_000002432fbe17d0_0_16, LS_000002432fbe17d0_0_20, LS_000002432fbe17d0_0_24, LS_000002432fbe17d0_0_28;
L_000002432fbe17d0 .concat8 [ 16 16 0 0], LS_000002432fbe17d0_1_0, LS_000002432fbe17d0_1_4;
L_000002432fbe2310 .part v000002432fb44c40_0, 31, 1;
L_000002432fbe1690 .part v000002432fb44ce0_0, 31, 1;
L_000002432fbe2a90 .part L_000002432fbe17d0, 0, 1;
L_000002432fbe23b0 .part L_000002432fbe17d0, 1, 1;
L_000002432fbe2770 .part L_000002432fbe17d0, 2, 1;
L_000002432fbe2950 .part L_000002432fbe17d0, 3, 1;
L_000002432fbe29f0 .part L_000002432fbe17d0, 4, 1;
L_000002432fbe1190 .part L_000002432fbe17d0, 5, 1;
L_000002432fbe2e50 .part L_000002432fbe17d0, 6, 1;
L_000002432fbe1230 .part L_000002432fbe17d0, 7, 1;
L_000002432fbe2ef0 .part L_000002432fbe17d0, 8, 1;
L_000002432fbe0c90 .part L_000002432fbe17d0, 9, 1;
L_000002432fbe1870 .part L_000002432fbe17d0, 10, 1;
L_000002432fbe33f0 .part L_000002432fbe17d0, 11, 1;
L_000002432fbe5510 .part L_000002432fbe17d0, 12, 1;
L_000002432fbe41b0 .part L_000002432fbe17d0, 13, 1;
L_000002432fbe2f90 .part L_000002432fbe17d0, 14, 1;
L_000002432fbe3670 .part L_000002432fbe17d0, 15, 1;
L_000002432fbe5290 .part L_000002432fbe17d0, 16, 1;
L_000002432fbe3030 .part L_000002432fbe17d0, 17, 1;
L_000002432fbe3210 .part L_000002432fbe17d0, 18, 1;
L_000002432fbe47f0 .part L_000002432fbe17d0, 19, 1;
L_000002432fbe3490 .part L_000002432fbe17d0, 20, 1;
L_000002432fbe3350 .part L_000002432fbe17d0, 21, 1;
L_000002432fbe5330 .part L_000002432fbe17d0, 22, 1;
L_000002432fbe30d0 .part L_000002432fbe17d0, 23, 1;
L_000002432fbe55b0 .part L_000002432fbe17d0, 24, 1;
L_000002432fbe4390 .part L_000002432fbe17d0, 25, 1;
L_000002432fbe4d90 .part L_000002432fbe17d0, 26, 1;
L_000002432fbe42f0 .part L_000002432fbe17d0, 27, 1;
L_000002432fbe4cf0 .part L_000002432fbe17d0, 28, 1;
L_000002432fbe3b70 .part L_000002432fbe17d0, 29, 1;
L_000002432fbe5150 .part L_000002432fbe17d0, 30, 1;
L_000002432fbe4250 .part L_000002432fbe17d0, 31, 1;
S_000002432f93d8a0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000002432f816b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000002432fac9300 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000002432fbda9e0 .functor NOT 1, L_000002432fb722f0, C4<0>, C4<0>, C4<0>;
v000002432fb36170_0 .net "A", 31 0, v000002432fb44c40_0;  alias, 1 drivers
v000002432fb381f0_0 .net "ALUOP", 3 0, v000002432fb372f0_0;  alias, 1 drivers
v000002432fb36210_0 .net "B", 31 0, v000002432fb44ce0_0;  alias, 1 drivers
v000002432fb35b30_0 .var "CF", 0 0;
v000002432fb37610_0 .net "ZF", 0 0, L_000002432fbda9e0;  alias, 1 drivers
v000002432fb362b0_0 .net *"_ivl_1", 0 0, L_000002432fb722f0;  1 drivers
v000002432fb371b0_0 .var "res", 31 0;
E_000002432fac9380 .event anyedge, v000002432fb381f0_0, v000002432fb36b70_0, v000002432fb377f0_0, v000002432fb35b30_0;
L_000002432fb722f0 .reduce/or v000002432fb371b0_0;
S_000002432f93da30 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000002432f816b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000002432fb3a2f0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002432fb3a328 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002432fb3a360 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002432fb3a398 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002432fb3a3d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002432fb3a408 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002432fb3a440 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002432fb3a478 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002432fb3a4b0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002432fb3a4e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002432fb3a520 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002432fb3a558 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002432fb3a590 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002432fb3a5c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002432fb3a600 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002432fb3a638 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002432fb3a670 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002432fb3a6a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002432fb3a6e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002432fb3a718 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002432fb3a750 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002432fb3a788 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002432fb3a7c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002432fb3a7f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002432fb3a830 .param/l "xori" 0 9 12, C4<001110000000>;
v000002432fb372f0_0 .var "ALU_OP", 3 0;
v000002432fb376b0_0 .net "opcode", 11 0, v000002432fb449c0_0;  alias, 1 drivers
E_000002432fac9340 .event anyedge, v000002432fa3e2a0_0;
S_000002432f940140 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000002432faecea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000002432fb41c20_0 .net "EX1_forward_to_B", 31 0, v000002432fb43c00_0;  alias, 1 drivers
v000002432fb43de0_0 .net "EX_PFC", 31 0, v000002432fb41900_0;  alias, 1 drivers
v000002432fb41f40_0 .net "EX_PFC_to_IF", 31 0, L_000002432fb72250;  alias, 1 drivers
v000002432fb42c60_0 .net "alu_selA", 1 0, L_000002432fb6d4d0;  alias, 1 drivers
v000002432fb43ca0_0 .net "alu_selB", 1 0, L_000002432fb70450;  alias, 1 drivers
v000002432fb43700_0 .net "ex_haz", 31 0, v000002432fb34e60_0;  alias, 1 drivers
v000002432fb42e40_0 .net "id_haz", 31 0, L_000002432fb726b0;  alias, 1 drivers
v000002432fb423a0_0 .net "is_jr", 0 0, v000002432fb42d00_0;  alias, 1 drivers
v000002432fb42760_0 .net "mem_haz", 31 0, L_000002432fbdbcb0;  alias, 1 drivers
v000002432fb42800_0 .net "oper1", 31 0, L_000002432fb76d50;  alias, 1 drivers
v000002432fb43840_0 .net "oper2", 31 0, L_000002432fbdb7e0;  alias, 1 drivers
v000002432fb42120_0 .net "pc", 31 0, v000002432fb43f20_0;  alias, 1 drivers
v000002432fb42b20_0 .net "rs1", 31 0, v000002432fb428a0_0;  alias, 1 drivers
v000002432fb419a0_0 .net "rs2_in", 31 0, v000002432fb42580_0;  alias, 1 drivers
v000002432fb43e80_0 .net "rs2_out", 31 0, L_000002432fbda040;  alias, 1 drivers
v000002432fb41e00_0 .net "store_rs2_forward", 1 0, L_000002432fb70ef0;  alias, 1 drivers
L_000002432fb72250 .functor MUXZ 32, v000002432fb41900_0, L_000002432fb76d50, v000002432fb42d00_0, C4<>;
S_000002432f9402d0 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000002432f940140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002432fac93c0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002432fb76180 .functor NOT 1, L_000002432fb73830, C4<0>, C4<0>, C4<0>;
L_000002432fb76730 .functor NOT 1, L_000002432fb740f0, C4<0>, C4<0>, C4<0>;
L_000002432fb76500 .functor NOT 1, L_000002432fb736f0, C4<0>, C4<0>, C4<0>;
L_000002432fb76b20 .functor NOT 1, L_000002432fb73d30, C4<0>, C4<0>, C4<0>;
L_000002432fb76a40 .functor AND 32, L_000002432fb75fc0, v000002432fb428a0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002432fb75540 .functor AND 32, L_000002432fb76260, L_000002432fbdbcb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002432fb76810 .functor OR 32, L_000002432fb76a40, L_000002432fb75540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002432fb76960 .functor AND 32, L_000002432fb768f0, v000002432fb34e60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002432fb75070 .functor OR 32, L_000002432fb76810, L_000002432fb76960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002432fb76ea0 .functor AND 32, L_000002432fb75460, L_000002432fb726b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002432fb76d50 .functor OR 32, L_000002432fb75070, L_000002432fb76ea0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002432fb397d0_0 .net *"_ivl_1", 0 0, L_000002432fb73830;  1 drivers
v000002432fb385b0_0 .net *"_ivl_13", 0 0, L_000002432fb736f0;  1 drivers
v000002432fb38470_0 .net *"_ivl_14", 0 0, L_000002432fb76500;  1 drivers
v000002432fb39870_0 .net *"_ivl_19", 0 0, L_000002432fb74230;  1 drivers
v000002432fb383d0_0 .net *"_ivl_2", 0 0, L_000002432fb76180;  1 drivers
v000002432fb3c560_0 .net *"_ivl_23", 0 0, L_000002432fb73790;  1 drivers
v000002432fb3d1e0_0 .net *"_ivl_27", 0 0, L_000002432fb73d30;  1 drivers
v000002432fb3c7e0_0 .net *"_ivl_28", 0 0, L_000002432fb76b20;  1 drivers
v000002432fb3b8e0_0 .net *"_ivl_33", 0 0, L_000002432fb74730;  1 drivers
v000002432fb3c600_0 .net *"_ivl_37", 0 0, L_000002432fb727f0;  1 drivers
v000002432fb3c6a0_0 .net *"_ivl_40", 31 0, L_000002432fb76a40;  1 drivers
v000002432fb3c2e0_0 .net *"_ivl_42", 31 0, L_000002432fb75540;  1 drivers
v000002432fb3c740_0 .net *"_ivl_44", 31 0, L_000002432fb76810;  1 drivers
v000002432fb3bca0_0 .net *"_ivl_46", 31 0, L_000002432fb76960;  1 drivers
v000002432fb3bf20_0 .net *"_ivl_48", 31 0, L_000002432fb75070;  1 drivers
v000002432fb3c240_0 .net *"_ivl_50", 31 0, L_000002432fb76ea0;  1 drivers
v000002432fb3b980_0 .net *"_ivl_7", 0 0, L_000002432fb740f0;  1 drivers
v000002432fb3d640_0 .net *"_ivl_8", 0 0, L_000002432fb76730;  1 drivers
v000002432fb3bd40_0 .net "ina", 31 0, v000002432fb428a0_0;  alias, 1 drivers
v000002432fb3cba0_0 .net "inb", 31 0, L_000002432fbdbcb0;  alias, 1 drivers
v000002432fb3c880_0 .net "inc", 31 0, v000002432fb34e60_0;  alias, 1 drivers
v000002432fb3cc40_0 .net "ind", 31 0, L_000002432fb726b0;  alias, 1 drivers
v000002432fb3be80_0 .net "out", 31 0, L_000002432fb76d50;  alias, 1 drivers
v000002432fb3de60_0 .net "s0", 31 0, L_000002432fb75fc0;  1 drivers
v000002432fb3ba20_0 .net "s1", 31 0, L_000002432fb76260;  1 drivers
v000002432fb3c380_0 .net "s2", 31 0, L_000002432fb768f0;  1 drivers
v000002432fb3c100_0 .net "s3", 31 0, L_000002432fb75460;  1 drivers
v000002432fb3c920_0 .net "sel", 1 0, L_000002432fb6d4d0;  alias, 1 drivers
L_000002432fb73830 .part L_000002432fb6d4d0, 1, 1;
LS_000002432fb738d0_0_0 .concat [ 1 1 1 1], L_000002432fb76180, L_000002432fb76180, L_000002432fb76180, L_000002432fb76180;
LS_000002432fb738d0_0_4 .concat [ 1 1 1 1], L_000002432fb76180, L_000002432fb76180, L_000002432fb76180, L_000002432fb76180;
LS_000002432fb738d0_0_8 .concat [ 1 1 1 1], L_000002432fb76180, L_000002432fb76180, L_000002432fb76180, L_000002432fb76180;
LS_000002432fb738d0_0_12 .concat [ 1 1 1 1], L_000002432fb76180, L_000002432fb76180, L_000002432fb76180, L_000002432fb76180;
LS_000002432fb738d0_0_16 .concat [ 1 1 1 1], L_000002432fb76180, L_000002432fb76180, L_000002432fb76180, L_000002432fb76180;
LS_000002432fb738d0_0_20 .concat [ 1 1 1 1], L_000002432fb76180, L_000002432fb76180, L_000002432fb76180, L_000002432fb76180;
LS_000002432fb738d0_0_24 .concat [ 1 1 1 1], L_000002432fb76180, L_000002432fb76180, L_000002432fb76180, L_000002432fb76180;
LS_000002432fb738d0_0_28 .concat [ 1 1 1 1], L_000002432fb76180, L_000002432fb76180, L_000002432fb76180, L_000002432fb76180;
LS_000002432fb738d0_1_0 .concat [ 4 4 4 4], LS_000002432fb738d0_0_0, LS_000002432fb738d0_0_4, LS_000002432fb738d0_0_8, LS_000002432fb738d0_0_12;
LS_000002432fb738d0_1_4 .concat [ 4 4 4 4], LS_000002432fb738d0_0_16, LS_000002432fb738d0_0_20, LS_000002432fb738d0_0_24, LS_000002432fb738d0_0_28;
L_000002432fb738d0 .concat [ 16 16 0 0], LS_000002432fb738d0_1_0, LS_000002432fb738d0_1_4;
L_000002432fb740f0 .part L_000002432fb6d4d0, 0, 1;
LS_000002432fb73470_0_0 .concat [ 1 1 1 1], L_000002432fb76730, L_000002432fb76730, L_000002432fb76730, L_000002432fb76730;
LS_000002432fb73470_0_4 .concat [ 1 1 1 1], L_000002432fb76730, L_000002432fb76730, L_000002432fb76730, L_000002432fb76730;
LS_000002432fb73470_0_8 .concat [ 1 1 1 1], L_000002432fb76730, L_000002432fb76730, L_000002432fb76730, L_000002432fb76730;
LS_000002432fb73470_0_12 .concat [ 1 1 1 1], L_000002432fb76730, L_000002432fb76730, L_000002432fb76730, L_000002432fb76730;
LS_000002432fb73470_0_16 .concat [ 1 1 1 1], L_000002432fb76730, L_000002432fb76730, L_000002432fb76730, L_000002432fb76730;
LS_000002432fb73470_0_20 .concat [ 1 1 1 1], L_000002432fb76730, L_000002432fb76730, L_000002432fb76730, L_000002432fb76730;
LS_000002432fb73470_0_24 .concat [ 1 1 1 1], L_000002432fb76730, L_000002432fb76730, L_000002432fb76730, L_000002432fb76730;
LS_000002432fb73470_0_28 .concat [ 1 1 1 1], L_000002432fb76730, L_000002432fb76730, L_000002432fb76730, L_000002432fb76730;
LS_000002432fb73470_1_0 .concat [ 4 4 4 4], LS_000002432fb73470_0_0, LS_000002432fb73470_0_4, LS_000002432fb73470_0_8, LS_000002432fb73470_0_12;
LS_000002432fb73470_1_4 .concat [ 4 4 4 4], LS_000002432fb73470_0_16, LS_000002432fb73470_0_20, LS_000002432fb73470_0_24, LS_000002432fb73470_0_28;
L_000002432fb73470 .concat [ 16 16 0 0], LS_000002432fb73470_1_0, LS_000002432fb73470_1_4;
L_000002432fb736f0 .part L_000002432fb6d4d0, 1, 1;
LS_000002432fb72d90_0_0 .concat [ 1 1 1 1], L_000002432fb76500, L_000002432fb76500, L_000002432fb76500, L_000002432fb76500;
LS_000002432fb72d90_0_4 .concat [ 1 1 1 1], L_000002432fb76500, L_000002432fb76500, L_000002432fb76500, L_000002432fb76500;
LS_000002432fb72d90_0_8 .concat [ 1 1 1 1], L_000002432fb76500, L_000002432fb76500, L_000002432fb76500, L_000002432fb76500;
LS_000002432fb72d90_0_12 .concat [ 1 1 1 1], L_000002432fb76500, L_000002432fb76500, L_000002432fb76500, L_000002432fb76500;
LS_000002432fb72d90_0_16 .concat [ 1 1 1 1], L_000002432fb76500, L_000002432fb76500, L_000002432fb76500, L_000002432fb76500;
LS_000002432fb72d90_0_20 .concat [ 1 1 1 1], L_000002432fb76500, L_000002432fb76500, L_000002432fb76500, L_000002432fb76500;
LS_000002432fb72d90_0_24 .concat [ 1 1 1 1], L_000002432fb76500, L_000002432fb76500, L_000002432fb76500, L_000002432fb76500;
LS_000002432fb72d90_0_28 .concat [ 1 1 1 1], L_000002432fb76500, L_000002432fb76500, L_000002432fb76500, L_000002432fb76500;
LS_000002432fb72d90_1_0 .concat [ 4 4 4 4], LS_000002432fb72d90_0_0, LS_000002432fb72d90_0_4, LS_000002432fb72d90_0_8, LS_000002432fb72d90_0_12;
LS_000002432fb72d90_1_4 .concat [ 4 4 4 4], LS_000002432fb72d90_0_16, LS_000002432fb72d90_0_20, LS_000002432fb72d90_0_24, LS_000002432fb72d90_0_28;
L_000002432fb72d90 .concat [ 16 16 0 0], LS_000002432fb72d90_1_0, LS_000002432fb72d90_1_4;
L_000002432fb74230 .part L_000002432fb6d4d0, 0, 1;
LS_000002432fb73970_0_0 .concat [ 1 1 1 1], L_000002432fb74230, L_000002432fb74230, L_000002432fb74230, L_000002432fb74230;
LS_000002432fb73970_0_4 .concat [ 1 1 1 1], L_000002432fb74230, L_000002432fb74230, L_000002432fb74230, L_000002432fb74230;
LS_000002432fb73970_0_8 .concat [ 1 1 1 1], L_000002432fb74230, L_000002432fb74230, L_000002432fb74230, L_000002432fb74230;
LS_000002432fb73970_0_12 .concat [ 1 1 1 1], L_000002432fb74230, L_000002432fb74230, L_000002432fb74230, L_000002432fb74230;
LS_000002432fb73970_0_16 .concat [ 1 1 1 1], L_000002432fb74230, L_000002432fb74230, L_000002432fb74230, L_000002432fb74230;
LS_000002432fb73970_0_20 .concat [ 1 1 1 1], L_000002432fb74230, L_000002432fb74230, L_000002432fb74230, L_000002432fb74230;
LS_000002432fb73970_0_24 .concat [ 1 1 1 1], L_000002432fb74230, L_000002432fb74230, L_000002432fb74230, L_000002432fb74230;
LS_000002432fb73970_0_28 .concat [ 1 1 1 1], L_000002432fb74230, L_000002432fb74230, L_000002432fb74230, L_000002432fb74230;
LS_000002432fb73970_1_0 .concat [ 4 4 4 4], LS_000002432fb73970_0_0, LS_000002432fb73970_0_4, LS_000002432fb73970_0_8, LS_000002432fb73970_0_12;
LS_000002432fb73970_1_4 .concat [ 4 4 4 4], LS_000002432fb73970_0_16, LS_000002432fb73970_0_20, LS_000002432fb73970_0_24, LS_000002432fb73970_0_28;
L_000002432fb73970 .concat [ 16 16 0 0], LS_000002432fb73970_1_0, LS_000002432fb73970_1_4;
L_000002432fb73790 .part L_000002432fb6d4d0, 1, 1;
LS_000002432fb73b50_0_0 .concat [ 1 1 1 1], L_000002432fb73790, L_000002432fb73790, L_000002432fb73790, L_000002432fb73790;
LS_000002432fb73b50_0_4 .concat [ 1 1 1 1], L_000002432fb73790, L_000002432fb73790, L_000002432fb73790, L_000002432fb73790;
LS_000002432fb73b50_0_8 .concat [ 1 1 1 1], L_000002432fb73790, L_000002432fb73790, L_000002432fb73790, L_000002432fb73790;
LS_000002432fb73b50_0_12 .concat [ 1 1 1 1], L_000002432fb73790, L_000002432fb73790, L_000002432fb73790, L_000002432fb73790;
LS_000002432fb73b50_0_16 .concat [ 1 1 1 1], L_000002432fb73790, L_000002432fb73790, L_000002432fb73790, L_000002432fb73790;
LS_000002432fb73b50_0_20 .concat [ 1 1 1 1], L_000002432fb73790, L_000002432fb73790, L_000002432fb73790, L_000002432fb73790;
LS_000002432fb73b50_0_24 .concat [ 1 1 1 1], L_000002432fb73790, L_000002432fb73790, L_000002432fb73790, L_000002432fb73790;
LS_000002432fb73b50_0_28 .concat [ 1 1 1 1], L_000002432fb73790, L_000002432fb73790, L_000002432fb73790, L_000002432fb73790;
LS_000002432fb73b50_1_0 .concat [ 4 4 4 4], LS_000002432fb73b50_0_0, LS_000002432fb73b50_0_4, LS_000002432fb73b50_0_8, LS_000002432fb73b50_0_12;
LS_000002432fb73b50_1_4 .concat [ 4 4 4 4], LS_000002432fb73b50_0_16, LS_000002432fb73b50_0_20, LS_000002432fb73b50_0_24, LS_000002432fb73b50_0_28;
L_000002432fb73b50 .concat [ 16 16 0 0], LS_000002432fb73b50_1_0, LS_000002432fb73b50_1_4;
L_000002432fb73d30 .part L_000002432fb6d4d0, 0, 1;
LS_000002432fb72390_0_0 .concat [ 1 1 1 1], L_000002432fb76b20, L_000002432fb76b20, L_000002432fb76b20, L_000002432fb76b20;
LS_000002432fb72390_0_4 .concat [ 1 1 1 1], L_000002432fb76b20, L_000002432fb76b20, L_000002432fb76b20, L_000002432fb76b20;
LS_000002432fb72390_0_8 .concat [ 1 1 1 1], L_000002432fb76b20, L_000002432fb76b20, L_000002432fb76b20, L_000002432fb76b20;
LS_000002432fb72390_0_12 .concat [ 1 1 1 1], L_000002432fb76b20, L_000002432fb76b20, L_000002432fb76b20, L_000002432fb76b20;
LS_000002432fb72390_0_16 .concat [ 1 1 1 1], L_000002432fb76b20, L_000002432fb76b20, L_000002432fb76b20, L_000002432fb76b20;
LS_000002432fb72390_0_20 .concat [ 1 1 1 1], L_000002432fb76b20, L_000002432fb76b20, L_000002432fb76b20, L_000002432fb76b20;
LS_000002432fb72390_0_24 .concat [ 1 1 1 1], L_000002432fb76b20, L_000002432fb76b20, L_000002432fb76b20, L_000002432fb76b20;
LS_000002432fb72390_0_28 .concat [ 1 1 1 1], L_000002432fb76b20, L_000002432fb76b20, L_000002432fb76b20, L_000002432fb76b20;
LS_000002432fb72390_1_0 .concat [ 4 4 4 4], LS_000002432fb72390_0_0, LS_000002432fb72390_0_4, LS_000002432fb72390_0_8, LS_000002432fb72390_0_12;
LS_000002432fb72390_1_4 .concat [ 4 4 4 4], LS_000002432fb72390_0_16, LS_000002432fb72390_0_20, LS_000002432fb72390_0_24, LS_000002432fb72390_0_28;
L_000002432fb72390 .concat [ 16 16 0 0], LS_000002432fb72390_1_0, LS_000002432fb72390_1_4;
L_000002432fb74730 .part L_000002432fb6d4d0, 1, 1;
LS_000002432fb72110_0_0 .concat [ 1 1 1 1], L_000002432fb74730, L_000002432fb74730, L_000002432fb74730, L_000002432fb74730;
LS_000002432fb72110_0_4 .concat [ 1 1 1 1], L_000002432fb74730, L_000002432fb74730, L_000002432fb74730, L_000002432fb74730;
LS_000002432fb72110_0_8 .concat [ 1 1 1 1], L_000002432fb74730, L_000002432fb74730, L_000002432fb74730, L_000002432fb74730;
LS_000002432fb72110_0_12 .concat [ 1 1 1 1], L_000002432fb74730, L_000002432fb74730, L_000002432fb74730, L_000002432fb74730;
LS_000002432fb72110_0_16 .concat [ 1 1 1 1], L_000002432fb74730, L_000002432fb74730, L_000002432fb74730, L_000002432fb74730;
LS_000002432fb72110_0_20 .concat [ 1 1 1 1], L_000002432fb74730, L_000002432fb74730, L_000002432fb74730, L_000002432fb74730;
LS_000002432fb72110_0_24 .concat [ 1 1 1 1], L_000002432fb74730, L_000002432fb74730, L_000002432fb74730, L_000002432fb74730;
LS_000002432fb72110_0_28 .concat [ 1 1 1 1], L_000002432fb74730, L_000002432fb74730, L_000002432fb74730, L_000002432fb74730;
LS_000002432fb72110_1_0 .concat [ 4 4 4 4], LS_000002432fb72110_0_0, LS_000002432fb72110_0_4, LS_000002432fb72110_0_8, LS_000002432fb72110_0_12;
LS_000002432fb72110_1_4 .concat [ 4 4 4 4], LS_000002432fb72110_0_16, LS_000002432fb72110_0_20, LS_000002432fb72110_0_24, LS_000002432fb72110_0_28;
L_000002432fb72110 .concat [ 16 16 0 0], LS_000002432fb72110_1_0, LS_000002432fb72110_1_4;
L_000002432fb727f0 .part L_000002432fb6d4d0, 0, 1;
LS_000002432fb74370_0_0 .concat [ 1 1 1 1], L_000002432fb727f0, L_000002432fb727f0, L_000002432fb727f0, L_000002432fb727f0;
LS_000002432fb74370_0_4 .concat [ 1 1 1 1], L_000002432fb727f0, L_000002432fb727f0, L_000002432fb727f0, L_000002432fb727f0;
LS_000002432fb74370_0_8 .concat [ 1 1 1 1], L_000002432fb727f0, L_000002432fb727f0, L_000002432fb727f0, L_000002432fb727f0;
LS_000002432fb74370_0_12 .concat [ 1 1 1 1], L_000002432fb727f0, L_000002432fb727f0, L_000002432fb727f0, L_000002432fb727f0;
LS_000002432fb74370_0_16 .concat [ 1 1 1 1], L_000002432fb727f0, L_000002432fb727f0, L_000002432fb727f0, L_000002432fb727f0;
LS_000002432fb74370_0_20 .concat [ 1 1 1 1], L_000002432fb727f0, L_000002432fb727f0, L_000002432fb727f0, L_000002432fb727f0;
LS_000002432fb74370_0_24 .concat [ 1 1 1 1], L_000002432fb727f0, L_000002432fb727f0, L_000002432fb727f0, L_000002432fb727f0;
LS_000002432fb74370_0_28 .concat [ 1 1 1 1], L_000002432fb727f0, L_000002432fb727f0, L_000002432fb727f0, L_000002432fb727f0;
LS_000002432fb74370_1_0 .concat [ 4 4 4 4], LS_000002432fb74370_0_0, LS_000002432fb74370_0_4, LS_000002432fb74370_0_8, LS_000002432fb74370_0_12;
LS_000002432fb74370_1_4 .concat [ 4 4 4 4], LS_000002432fb74370_0_16, LS_000002432fb74370_0_20, LS_000002432fb74370_0_24, LS_000002432fb74370_0_28;
L_000002432fb74370 .concat [ 16 16 0 0], LS_000002432fb74370_1_0, LS_000002432fb74370_1_4;
S_000002432f8f8200 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002432f9402d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002432fb75fc0 .functor AND 32, L_000002432fb738d0, L_000002432fb73470, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002432fb38fb0_0 .net "in1", 31 0, L_000002432fb738d0;  1 drivers
v000002432fb38d30_0 .net "in2", 31 0, L_000002432fb73470;  1 drivers
v000002432fb392d0_0 .net "out", 31 0, L_000002432fb75fc0;  alias, 1 drivers
S_000002432f8f8390 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002432f9402d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002432fb76260 .functor AND 32, L_000002432fb72d90, L_000002432fb73970, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002432fb386f0_0 .net "in1", 31 0, L_000002432fb72d90;  1 drivers
v000002432fb38dd0_0 .net "in2", 31 0, L_000002432fb73970;  1 drivers
v000002432fb38e70_0 .net "out", 31 0, L_000002432fb76260;  alias, 1 drivers
S_000002432f930940 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002432f9402d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002432fb768f0 .functor AND 32, L_000002432fb73b50, L_000002432fb72390, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002432fb38510_0 .net "in1", 31 0, L_000002432fb73b50;  1 drivers
v000002432fb39190_0 .net "in2", 31 0, L_000002432fb72390;  1 drivers
v000002432fb39370_0 .net "out", 31 0, L_000002432fb768f0;  alias, 1 drivers
S_000002432fb3a8c0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002432f9402d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002432fb75460 .functor AND 32, L_000002432fb72110, L_000002432fb74370, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002432fb39410_0 .net "in1", 31 0, L_000002432fb72110;  1 drivers
v000002432fb394b0_0 .net "in2", 31 0, L_000002432fb74370;  1 drivers
v000002432fb39730_0 .net "out", 31 0, L_000002432fb75460;  alias, 1 drivers
S_000002432fb3b540 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000002432f940140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002432fac9880 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002432fb76dc0 .functor NOT 1, L_000002432fb721b0, C4<0>, C4<0>, C4<0>;
L_000002432fb76e30 .functor NOT 1, L_000002432fb72890, C4<0>, C4<0>, C4<0>;
L_000002432fb76f80 .functor NOT 1, L_000002432fb72e30, C4<0>, C4<0>, C4<0>;
L_000002432fab2020 .functor NOT 1, L_000002432fb72f70, C4<0>, C4<0>, C4<0>;
L_000002432fbdb620 .functor AND 32, L_000002432fb76ce0, v000002432fb43c00_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002432fbdb380 .functor AND 32, L_000002432fb76f10, L_000002432fbdbcb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002432fbda900 .functor OR 32, L_000002432fbdb620, L_000002432fbdb380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002432fbdaeb0 .functor AND 32, L_000002432fb76c70, v000002432fb34e60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002432fbdad60 .functor OR 32, L_000002432fbda900, L_000002432fbdaeb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002432fbdb3f0 .functor AND 32, L_000002432fbdb2a0, L_000002432fb726b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002432fbdb7e0 .functor OR 32, L_000002432fbdad60, L_000002432fbdb3f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002432fb3dd20_0 .net *"_ivl_1", 0 0, L_000002432fb721b0;  1 drivers
v000002432fb3d780_0 .net *"_ivl_13", 0 0, L_000002432fb72e30;  1 drivers
v000002432fb3bfc0_0 .net *"_ivl_14", 0 0, L_000002432fb76f80;  1 drivers
v000002432fb3d320_0 .net *"_ivl_19", 0 0, L_000002432fb73dd0;  1 drivers
v000002432fb3d280_0 .net *"_ivl_2", 0 0, L_000002432fb76dc0;  1 drivers
v000002432fb3d5a0_0 .net *"_ivl_23", 0 0, L_000002432fb72bb0;  1 drivers
v000002432fb3d3c0_0 .net *"_ivl_27", 0 0, L_000002432fb72f70;  1 drivers
v000002432fb3d820_0 .net *"_ivl_28", 0 0, L_000002432fab2020;  1 drivers
v000002432fb3df00_0 .net *"_ivl_33", 0 0, L_000002432fb729d0;  1 drivers
v000002432fb3bde0_0 .net *"_ivl_37", 0 0, L_000002432fb74410;  1 drivers
v000002432fb3cd80_0 .net *"_ivl_40", 31 0, L_000002432fbdb620;  1 drivers
v000002432fb3ce20_0 .net *"_ivl_42", 31 0, L_000002432fbdb380;  1 drivers
v000002432fb3d000_0 .net *"_ivl_44", 31 0, L_000002432fbda900;  1 drivers
v000002432fb3d8c0_0 .net *"_ivl_46", 31 0, L_000002432fbdaeb0;  1 drivers
v000002432fb3bc00_0 .net *"_ivl_48", 31 0, L_000002432fbdad60;  1 drivers
v000002432fb3cec0_0 .net *"_ivl_50", 31 0, L_000002432fbdb3f0;  1 drivers
v000002432fb3cf60_0 .net *"_ivl_7", 0 0, L_000002432fb72890;  1 drivers
v000002432fb3c060_0 .net *"_ivl_8", 0 0, L_000002432fb76e30;  1 drivers
v000002432fb3d0a0_0 .net "ina", 31 0, v000002432fb43c00_0;  alias, 1 drivers
v000002432fb3bb60_0 .net "inb", 31 0, L_000002432fbdbcb0;  alias, 1 drivers
v000002432fb3d140_0 .net "inc", 31 0, v000002432fb34e60_0;  alias, 1 drivers
v000002432fb3da00_0 .net "ind", 31 0, L_000002432fb726b0;  alias, 1 drivers
v000002432fb3daa0_0 .net "out", 31 0, L_000002432fbdb7e0;  alias, 1 drivers
v000002432fb3db40_0 .net "s0", 31 0, L_000002432fb76ce0;  1 drivers
v000002432fb3dbe0_0 .net "s1", 31 0, L_000002432fb76f10;  1 drivers
v000002432fb3bac0_0 .net "s2", 31 0, L_000002432fb76c70;  1 drivers
v000002432fb3ddc0_0 .net "s3", 31 0, L_000002432fbdb2a0;  1 drivers
v000002432fb3dfa0_0 .net "sel", 1 0, L_000002432fb70450;  alias, 1 drivers
L_000002432fb721b0 .part L_000002432fb70450, 1, 1;
LS_000002432fb73510_0_0 .concat [ 1 1 1 1], L_000002432fb76dc0, L_000002432fb76dc0, L_000002432fb76dc0, L_000002432fb76dc0;
LS_000002432fb73510_0_4 .concat [ 1 1 1 1], L_000002432fb76dc0, L_000002432fb76dc0, L_000002432fb76dc0, L_000002432fb76dc0;
LS_000002432fb73510_0_8 .concat [ 1 1 1 1], L_000002432fb76dc0, L_000002432fb76dc0, L_000002432fb76dc0, L_000002432fb76dc0;
LS_000002432fb73510_0_12 .concat [ 1 1 1 1], L_000002432fb76dc0, L_000002432fb76dc0, L_000002432fb76dc0, L_000002432fb76dc0;
LS_000002432fb73510_0_16 .concat [ 1 1 1 1], L_000002432fb76dc0, L_000002432fb76dc0, L_000002432fb76dc0, L_000002432fb76dc0;
LS_000002432fb73510_0_20 .concat [ 1 1 1 1], L_000002432fb76dc0, L_000002432fb76dc0, L_000002432fb76dc0, L_000002432fb76dc0;
LS_000002432fb73510_0_24 .concat [ 1 1 1 1], L_000002432fb76dc0, L_000002432fb76dc0, L_000002432fb76dc0, L_000002432fb76dc0;
LS_000002432fb73510_0_28 .concat [ 1 1 1 1], L_000002432fb76dc0, L_000002432fb76dc0, L_000002432fb76dc0, L_000002432fb76dc0;
LS_000002432fb73510_1_0 .concat [ 4 4 4 4], LS_000002432fb73510_0_0, LS_000002432fb73510_0_4, LS_000002432fb73510_0_8, LS_000002432fb73510_0_12;
LS_000002432fb73510_1_4 .concat [ 4 4 4 4], LS_000002432fb73510_0_16, LS_000002432fb73510_0_20, LS_000002432fb73510_0_24, LS_000002432fb73510_0_28;
L_000002432fb73510 .concat [ 16 16 0 0], LS_000002432fb73510_1_0, LS_000002432fb73510_1_4;
L_000002432fb72890 .part L_000002432fb70450, 0, 1;
LS_000002432fb735b0_0_0 .concat [ 1 1 1 1], L_000002432fb76e30, L_000002432fb76e30, L_000002432fb76e30, L_000002432fb76e30;
LS_000002432fb735b0_0_4 .concat [ 1 1 1 1], L_000002432fb76e30, L_000002432fb76e30, L_000002432fb76e30, L_000002432fb76e30;
LS_000002432fb735b0_0_8 .concat [ 1 1 1 1], L_000002432fb76e30, L_000002432fb76e30, L_000002432fb76e30, L_000002432fb76e30;
LS_000002432fb735b0_0_12 .concat [ 1 1 1 1], L_000002432fb76e30, L_000002432fb76e30, L_000002432fb76e30, L_000002432fb76e30;
LS_000002432fb735b0_0_16 .concat [ 1 1 1 1], L_000002432fb76e30, L_000002432fb76e30, L_000002432fb76e30, L_000002432fb76e30;
LS_000002432fb735b0_0_20 .concat [ 1 1 1 1], L_000002432fb76e30, L_000002432fb76e30, L_000002432fb76e30, L_000002432fb76e30;
LS_000002432fb735b0_0_24 .concat [ 1 1 1 1], L_000002432fb76e30, L_000002432fb76e30, L_000002432fb76e30, L_000002432fb76e30;
LS_000002432fb735b0_0_28 .concat [ 1 1 1 1], L_000002432fb76e30, L_000002432fb76e30, L_000002432fb76e30, L_000002432fb76e30;
LS_000002432fb735b0_1_0 .concat [ 4 4 4 4], LS_000002432fb735b0_0_0, LS_000002432fb735b0_0_4, LS_000002432fb735b0_0_8, LS_000002432fb735b0_0_12;
LS_000002432fb735b0_1_4 .concat [ 4 4 4 4], LS_000002432fb735b0_0_16, LS_000002432fb735b0_0_20, LS_000002432fb735b0_0_24, LS_000002432fb735b0_0_28;
L_000002432fb735b0 .concat [ 16 16 0 0], LS_000002432fb735b0_1_0, LS_000002432fb735b0_1_4;
L_000002432fb72e30 .part L_000002432fb70450, 1, 1;
LS_000002432fb72430_0_0 .concat [ 1 1 1 1], L_000002432fb76f80, L_000002432fb76f80, L_000002432fb76f80, L_000002432fb76f80;
LS_000002432fb72430_0_4 .concat [ 1 1 1 1], L_000002432fb76f80, L_000002432fb76f80, L_000002432fb76f80, L_000002432fb76f80;
LS_000002432fb72430_0_8 .concat [ 1 1 1 1], L_000002432fb76f80, L_000002432fb76f80, L_000002432fb76f80, L_000002432fb76f80;
LS_000002432fb72430_0_12 .concat [ 1 1 1 1], L_000002432fb76f80, L_000002432fb76f80, L_000002432fb76f80, L_000002432fb76f80;
LS_000002432fb72430_0_16 .concat [ 1 1 1 1], L_000002432fb76f80, L_000002432fb76f80, L_000002432fb76f80, L_000002432fb76f80;
LS_000002432fb72430_0_20 .concat [ 1 1 1 1], L_000002432fb76f80, L_000002432fb76f80, L_000002432fb76f80, L_000002432fb76f80;
LS_000002432fb72430_0_24 .concat [ 1 1 1 1], L_000002432fb76f80, L_000002432fb76f80, L_000002432fb76f80, L_000002432fb76f80;
LS_000002432fb72430_0_28 .concat [ 1 1 1 1], L_000002432fb76f80, L_000002432fb76f80, L_000002432fb76f80, L_000002432fb76f80;
LS_000002432fb72430_1_0 .concat [ 4 4 4 4], LS_000002432fb72430_0_0, LS_000002432fb72430_0_4, LS_000002432fb72430_0_8, LS_000002432fb72430_0_12;
LS_000002432fb72430_1_4 .concat [ 4 4 4 4], LS_000002432fb72430_0_16, LS_000002432fb72430_0_20, LS_000002432fb72430_0_24, LS_000002432fb72430_0_28;
L_000002432fb72430 .concat [ 16 16 0 0], LS_000002432fb72430_1_0, LS_000002432fb72430_1_4;
L_000002432fb73dd0 .part L_000002432fb70450, 0, 1;
LS_000002432fb73e70_0_0 .concat [ 1 1 1 1], L_000002432fb73dd0, L_000002432fb73dd0, L_000002432fb73dd0, L_000002432fb73dd0;
LS_000002432fb73e70_0_4 .concat [ 1 1 1 1], L_000002432fb73dd0, L_000002432fb73dd0, L_000002432fb73dd0, L_000002432fb73dd0;
LS_000002432fb73e70_0_8 .concat [ 1 1 1 1], L_000002432fb73dd0, L_000002432fb73dd0, L_000002432fb73dd0, L_000002432fb73dd0;
LS_000002432fb73e70_0_12 .concat [ 1 1 1 1], L_000002432fb73dd0, L_000002432fb73dd0, L_000002432fb73dd0, L_000002432fb73dd0;
LS_000002432fb73e70_0_16 .concat [ 1 1 1 1], L_000002432fb73dd0, L_000002432fb73dd0, L_000002432fb73dd0, L_000002432fb73dd0;
LS_000002432fb73e70_0_20 .concat [ 1 1 1 1], L_000002432fb73dd0, L_000002432fb73dd0, L_000002432fb73dd0, L_000002432fb73dd0;
LS_000002432fb73e70_0_24 .concat [ 1 1 1 1], L_000002432fb73dd0, L_000002432fb73dd0, L_000002432fb73dd0, L_000002432fb73dd0;
LS_000002432fb73e70_0_28 .concat [ 1 1 1 1], L_000002432fb73dd0, L_000002432fb73dd0, L_000002432fb73dd0, L_000002432fb73dd0;
LS_000002432fb73e70_1_0 .concat [ 4 4 4 4], LS_000002432fb73e70_0_0, LS_000002432fb73e70_0_4, LS_000002432fb73e70_0_8, LS_000002432fb73e70_0_12;
LS_000002432fb73e70_1_4 .concat [ 4 4 4 4], LS_000002432fb73e70_0_16, LS_000002432fb73e70_0_20, LS_000002432fb73e70_0_24, LS_000002432fb73e70_0_28;
L_000002432fb73e70 .concat [ 16 16 0 0], LS_000002432fb73e70_1_0, LS_000002432fb73e70_1_4;
L_000002432fb72bb0 .part L_000002432fb70450, 1, 1;
LS_000002432fb73fb0_0_0 .concat [ 1 1 1 1], L_000002432fb72bb0, L_000002432fb72bb0, L_000002432fb72bb0, L_000002432fb72bb0;
LS_000002432fb73fb0_0_4 .concat [ 1 1 1 1], L_000002432fb72bb0, L_000002432fb72bb0, L_000002432fb72bb0, L_000002432fb72bb0;
LS_000002432fb73fb0_0_8 .concat [ 1 1 1 1], L_000002432fb72bb0, L_000002432fb72bb0, L_000002432fb72bb0, L_000002432fb72bb0;
LS_000002432fb73fb0_0_12 .concat [ 1 1 1 1], L_000002432fb72bb0, L_000002432fb72bb0, L_000002432fb72bb0, L_000002432fb72bb0;
LS_000002432fb73fb0_0_16 .concat [ 1 1 1 1], L_000002432fb72bb0, L_000002432fb72bb0, L_000002432fb72bb0, L_000002432fb72bb0;
LS_000002432fb73fb0_0_20 .concat [ 1 1 1 1], L_000002432fb72bb0, L_000002432fb72bb0, L_000002432fb72bb0, L_000002432fb72bb0;
LS_000002432fb73fb0_0_24 .concat [ 1 1 1 1], L_000002432fb72bb0, L_000002432fb72bb0, L_000002432fb72bb0, L_000002432fb72bb0;
LS_000002432fb73fb0_0_28 .concat [ 1 1 1 1], L_000002432fb72bb0, L_000002432fb72bb0, L_000002432fb72bb0, L_000002432fb72bb0;
LS_000002432fb73fb0_1_0 .concat [ 4 4 4 4], LS_000002432fb73fb0_0_0, LS_000002432fb73fb0_0_4, LS_000002432fb73fb0_0_8, LS_000002432fb73fb0_0_12;
LS_000002432fb73fb0_1_4 .concat [ 4 4 4 4], LS_000002432fb73fb0_0_16, LS_000002432fb73fb0_0_20, LS_000002432fb73fb0_0_24, LS_000002432fb73fb0_0_28;
L_000002432fb73fb0 .concat [ 16 16 0 0], LS_000002432fb73fb0_1_0, LS_000002432fb73fb0_1_4;
L_000002432fb72f70 .part L_000002432fb70450, 0, 1;
LS_000002432fb74050_0_0 .concat [ 1 1 1 1], L_000002432fab2020, L_000002432fab2020, L_000002432fab2020, L_000002432fab2020;
LS_000002432fb74050_0_4 .concat [ 1 1 1 1], L_000002432fab2020, L_000002432fab2020, L_000002432fab2020, L_000002432fab2020;
LS_000002432fb74050_0_8 .concat [ 1 1 1 1], L_000002432fab2020, L_000002432fab2020, L_000002432fab2020, L_000002432fab2020;
LS_000002432fb74050_0_12 .concat [ 1 1 1 1], L_000002432fab2020, L_000002432fab2020, L_000002432fab2020, L_000002432fab2020;
LS_000002432fb74050_0_16 .concat [ 1 1 1 1], L_000002432fab2020, L_000002432fab2020, L_000002432fab2020, L_000002432fab2020;
LS_000002432fb74050_0_20 .concat [ 1 1 1 1], L_000002432fab2020, L_000002432fab2020, L_000002432fab2020, L_000002432fab2020;
LS_000002432fb74050_0_24 .concat [ 1 1 1 1], L_000002432fab2020, L_000002432fab2020, L_000002432fab2020, L_000002432fab2020;
LS_000002432fb74050_0_28 .concat [ 1 1 1 1], L_000002432fab2020, L_000002432fab2020, L_000002432fab2020, L_000002432fab2020;
LS_000002432fb74050_1_0 .concat [ 4 4 4 4], LS_000002432fb74050_0_0, LS_000002432fb74050_0_4, LS_000002432fb74050_0_8, LS_000002432fb74050_0_12;
LS_000002432fb74050_1_4 .concat [ 4 4 4 4], LS_000002432fb74050_0_16, LS_000002432fb74050_0_20, LS_000002432fb74050_0_24, LS_000002432fb74050_0_28;
L_000002432fb74050 .concat [ 16 16 0 0], LS_000002432fb74050_1_0, LS_000002432fb74050_1_4;
L_000002432fb729d0 .part L_000002432fb70450, 1, 1;
LS_000002432fb742d0_0_0 .concat [ 1 1 1 1], L_000002432fb729d0, L_000002432fb729d0, L_000002432fb729d0, L_000002432fb729d0;
LS_000002432fb742d0_0_4 .concat [ 1 1 1 1], L_000002432fb729d0, L_000002432fb729d0, L_000002432fb729d0, L_000002432fb729d0;
LS_000002432fb742d0_0_8 .concat [ 1 1 1 1], L_000002432fb729d0, L_000002432fb729d0, L_000002432fb729d0, L_000002432fb729d0;
LS_000002432fb742d0_0_12 .concat [ 1 1 1 1], L_000002432fb729d0, L_000002432fb729d0, L_000002432fb729d0, L_000002432fb729d0;
LS_000002432fb742d0_0_16 .concat [ 1 1 1 1], L_000002432fb729d0, L_000002432fb729d0, L_000002432fb729d0, L_000002432fb729d0;
LS_000002432fb742d0_0_20 .concat [ 1 1 1 1], L_000002432fb729d0, L_000002432fb729d0, L_000002432fb729d0, L_000002432fb729d0;
LS_000002432fb742d0_0_24 .concat [ 1 1 1 1], L_000002432fb729d0, L_000002432fb729d0, L_000002432fb729d0, L_000002432fb729d0;
LS_000002432fb742d0_0_28 .concat [ 1 1 1 1], L_000002432fb729d0, L_000002432fb729d0, L_000002432fb729d0, L_000002432fb729d0;
LS_000002432fb742d0_1_0 .concat [ 4 4 4 4], LS_000002432fb742d0_0_0, LS_000002432fb742d0_0_4, LS_000002432fb742d0_0_8, LS_000002432fb742d0_0_12;
LS_000002432fb742d0_1_4 .concat [ 4 4 4 4], LS_000002432fb742d0_0_16, LS_000002432fb742d0_0_20, LS_000002432fb742d0_0_24, LS_000002432fb742d0_0_28;
L_000002432fb742d0 .concat [ 16 16 0 0], LS_000002432fb742d0_1_0, LS_000002432fb742d0_1_4;
L_000002432fb74410 .part L_000002432fb70450, 0, 1;
LS_000002432fb73010_0_0 .concat [ 1 1 1 1], L_000002432fb74410, L_000002432fb74410, L_000002432fb74410, L_000002432fb74410;
LS_000002432fb73010_0_4 .concat [ 1 1 1 1], L_000002432fb74410, L_000002432fb74410, L_000002432fb74410, L_000002432fb74410;
LS_000002432fb73010_0_8 .concat [ 1 1 1 1], L_000002432fb74410, L_000002432fb74410, L_000002432fb74410, L_000002432fb74410;
LS_000002432fb73010_0_12 .concat [ 1 1 1 1], L_000002432fb74410, L_000002432fb74410, L_000002432fb74410, L_000002432fb74410;
LS_000002432fb73010_0_16 .concat [ 1 1 1 1], L_000002432fb74410, L_000002432fb74410, L_000002432fb74410, L_000002432fb74410;
LS_000002432fb73010_0_20 .concat [ 1 1 1 1], L_000002432fb74410, L_000002432fb74410, L_000002432fb74410, L_000002432fb74410;
LS_000002432fb73010_0_24 .concat [ 1 1 1 1], L_000002432fb74410, L_000002432fb74410, L_000002432fb74410, L_000002432fb74410;
LS_000002432fb73010_0_28 .concat [ 1 1 1 1], L_000002432fb74410, L_000002432fb74410, L_000002432fb74410, L_000002432fb74410;
LS_000002432fb73010_1_0 .concat [ 4 4 4 4], LS_000002432fb73010_0_0, LS_000002432fb73010_0_4, LS_000002432fb73010_0_8, LS_000002432fb73010_0_12;
LS_000002432fb73010_1_4 .concat [ 4 4 4 4], LS_000002432fb73010_0_16, LS_000002432fb73010_0_20, LS_000002432fb73010_0_24, LS_000002432fb73010_0_28;
L_000002432fb73010 .concat [ 16 16 0 0], LS_000002432fb73010_1_0, LS_000002432fb73010_1_4;
S_000002432fb3b090 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002432fb3b540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002432fb76ce0 .functor AND 32, L_000002432fb73510, L_000002432fb735b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002432fb3d500_0 .net "in1", 31 0, L_000002432fb73510;  1 drivers
v000002432fb3c420_0 .net "in2", 31 0, L_000002432fb735b0;  1 drivers
v000002432fb3dc80_0 .net "out", 31 0, L_000002432fb76ce0;  alias, 1 drivers
S_000002432fb3ad70 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002432fb3b540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002432fb76f10 .functor AND 32, L_000002432fb72430, L_000002432fb73e70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002432fb3cb00_0 .net "in1", 31 0, L_000002432fb72430;  1 drivers
v000002432fb3c9c0_0 .net "in2", 31 0, L_000002432fb73e70;  1 drivers
v000002432fb3d6e0_0 .net "out", 31 0, L_000002432fb76f10;  alias, 1 drivers
S_000002432fb3b6d0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002432fb3b540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002432fb76c70 .functor AND 32, L_000002432fb73fb0, L_000002432fb74050, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002432fb3d460_0 .net "in1", 31 0, L_000002432fb73fb0;  1 drivers
v000002432fb3c1a0_0 .net "in2", 31 0, L_000002432fb74050;  1 drivers
v000002432fb3cce0_0 .net "out", 31 0, L_000002432fb76c70;  alias, 1 drivers
S_000002432fb3abe0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002432fb3b540;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002432fbdb2a0 .functor AND 32, L_000002432fb742d0, L_000002432fb73010, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002432fb3c4c0_0 .net "in1", 31 0, L_000002432fb742d0;  1 drivers
v000002432fb3ca60_0 .net "in2", 31 0, L_000002432fb73010;  1 drivers
v000002432fb3d960_0 .net "out", 31 0, L_000002432fbdb2a0;  alias, 1 drivers
S_000002432fb3aa50 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000002432f940140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002432fac9f40 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002432fbdb230 .functor NOT 1, L_000002432fb72a70, C4<0>, C4<0>, C4<0>;
L_000002432fbda740 .functor NOT 1, L_000002432fb730b0, C4<0>, C4<0>, C4<0>;
L_000002432fbda270 .functor NOT 1, L_000002432fb745f0, C4<0>, C4<0>, C4<0>;
L_000002432fbdacf0 .functor NOT 1, L_000002432fb72610, C4<0>, C4<0>, C4<0>;
L_000002432fbdae40 .functor AND 32, L_000002432fbda200, v000002432fb42580_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002432fbda350 .functor AND 32, L_000002432fbda2e0, L_000002432fbdbcb0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002432fbdac10 .functor OR 32, L_000002432fbdae40, L_000002432fbda350, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002432fbdb850 .functor AND 32, L_000002432fbda7b0, v000002432fb34e60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002432fbda120 .functor OR 32, L_000002432fbdac10, L_000002432fbdb850, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002432fbda3c0 .functor AND 32, L_000002432fbdab30, L_000002432fb726b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002432fbda040 .functor OR 32, L_000002432fbda120, L_000002432fbda3c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002432fb3f3a0_0 .net *"_ivl_1", 0 0, L_000002432fb72a70;  1 drivers
v000002432fb3ee00_0 .net *"_ivl_13", 0 0, L_000002432fb745f0;  1 drivers
v000002432fb3e5e0_0 .net *"_ivl_14", 0 0, L_000002432fbda270;  1 drivers
v000002432fb3f620_0 .net *"_ivl_19", 0 0, L_000002432fb73290;  1 drivers
v000002432fb3f260_0 .net *"_ivl_2", 0 0, L_000002432fbdb230;  1 drivers
v000002432fb3f580_0 .net *"_ivl_23", 0 0, L_000002432fb747d0;  1 drivers
v000002432fb3e180_0 .net *"_ivl_27", 0 0, L_000002432fb72610;  1 drivers
v000002432fb3f760_0 .net *"_ivl_28", 0 0, L_000002432fbdacf0;  1 drivers
v000002432fb3e860_0 .net *"_ivl_33", 0 0, L_000002432fb72070;  1 drivers
v000002432fb3f440_0 .net *"_ivl_37", 0 0, L_000002432fb73150;  1 drivers
v000002432fb3e900_0 .net *"_ivl_40", 31 0, L_000002432fbdae40;  1 drivers
v000002432fb3e360_0 .net *"_ivl_42", 31 0, L_000002432fbda350;  1 drivers
v000002432fb3f300_0 .net *"_ivl_44", 31 0, L_000002432fbdac10;  1 drivers
v000002432fb3eea0_0 .net *"_ivl_46", 31 0, L_000002432fbdb850;  1 drivers
v000002432fb3e9a0_0 .net *"_ivl_48", 31 0, L_000002432fbda120;  1 drivers
v000002432fb3e400_0 .net *"_ivl_50", 31 0, L_000002432fbda3c0;  1 drivers
v000002432fb3e4a0_0 .net *"_ivl_7", 0 0, L_000002432fb730b0;  1 drivers
v000002432fb3e540_0 .net *"_ivl_8", 0 0, L_000002432fbda740;  1 drivers
v000002432fb3eae0_0 .net "ina", 31 0, v000002432fb42580_0;  alias, 1 drivers
v000002432fb3eb80_0 .net "inb", 31 0, L_000002432fbdbcb0;  alias, 1 drivers
v000002432fb3ec20_0 .net "inc", 31 0, v000002432fb34e60_0;  alias, 1 drivers
v000002432fb3ef40_0 .net "ind", 31 0, L_000002432fb726b0;  alias, 1 drivers
v000002432fb3efe0_0 .net "out", 31 0, L_000002432fbda040;  alias, 1 drivers
v000002432fb3f080_0 .net "s0", 31 0, L_000002432fbda200;  1 drivers
v000002432fb3e0e0_0 .net "s1", 31 0, L_000002432fbda2e0;  1 drivers
v000002432fb3e220_0 .net "s2", 31 0, L_000002432fbda7b0;  1 drivers
v000002432fb42620_0 .net "s3", 31 0, L_000002432fbdab30;  1 drivers
v000002432fb43480_0 .net "sel", 1 0, L_000002432fb70ef0;  alias, 1 drivers
L_000002432fb72a70 .part L_000002432fb70ef0, 1, 1;
LS_000002432fb74550_0_0 .concat [ 1 1 1 1], L_000002432fbdb230, L_000002432fbdb230, L_000002432fbdb230, L_000002432fbdb230;
LS_000002432fb74550_0_4 .concat [ 1 1 1 1], L_000002432fbdb230, L_000002432fbdb230, L_000002432fbdb230, L_000002432fbdb230;
LS_000002432fb74550_0_8 .concat [ 1 1 1 1], L_000002432fbdb230, L_000002432fbdb230, L_000002432fbdb230, L_000002432fbdb230;
LS_000002432fb74550_0_12 .concat [ 1 1 1 1], L_000002432fbdb230, L_000002432fbdb230, L_000002432fbdb230, L_000002432fbdb230;
LS_000002432fb74550_0_16 .concat [ 1 1 1 1], L_000002432fbdb230, L_000002432fbdb230, L_000002432fbdb230, L_000002432fbdb230;
LS_000002432fb74550_0_20 .concat [ 1 1 1 1], L_000002432fbdb230, L_000002432fbdb230, L_000002432fbdb230, L_000002432fbdb230;
LS_000002432fb74550_0_24 .concat [ 1 1 1 1], L_000002432fbdb230, L_000002432fbdb230, L_000002432fbdb230, L_000002432fbdb230;
LS_000002432fb74550_0_28 .concat [ 1 1 1 1], L_000002432fbdb230, L_000002432fbdb230, L_000002432fbdb230, L_000002432fbdb230;
LS_000002432fb74550_1_0 .concat [ 4 4 4 4], LS_000002432fb74550_0_0, LS_000002432fb74550_0_4, LS_000002432fb74550_0_8, LS_000002432fb74550_0_12;
LS_000002432fb74550_1_4 .concat [ 4 4 4 4], LS_000002432fb74550_0_16, LS_000002432fb74550_0_20, LS_000002432fb74550_0_24, LS_000002432fb74550_0_28;
L_000002432fb74550 .concat [ 16 16 0 0], LS_000002432fb74550_1_0, LS_000002432fb74550_1_4;
L_000002432fb730b0 .part L_000002432fb70ef0, 0, 1;
LS_000002432fb72930_0_0 .concat [ 1 1 1 1], L_000002432fbda740, L_000002432fbda740, L_000002432fbda740, L_000002432fbda740;
LS_000002432fb72930_0_4 .concat [ 1 1 1 1], L_000002432fbda740, L_000002432fbda740, L_000002432fbda740, L_000002432fbda740;
LS_000002432fb72930_0_8 .concat [ 1 1 1 1], L_000002432fbda740, L_000002432fbda740, L_000002432fbda740, L_000002432fbda740;
LS_000002432fb72930_0_12 .concat [ 1 1 1 1], L_000002432fbda740, L_000002432fbda740, L_000002432fbda740, L_000002432fbda740;
LS_000002432fb72930_0_16 .concat [ 1 1 1 1], L_000002432fbda740, L_000002432fbda740, L_000002432fbda740, L_000002432fbda740;
LS_000002432fb72930_0_20 .concat [ 1 1 1 1], L_000002432fbda740, L_000002432fbda740, L_000002432fbda740, L_000002432fbda740;
LS_000002432fb72930_0_24 .concat [ 1 1 1 1], L_000002432fbda740, L_000002432fbda740, L_000002432fbda740, L_000002432fbda740;
LS_000002432fb72930_0_28 .concat [ 1 1 1 1], L_000002432fbda740, L_000002432fbda740, L_000002432fbda740, L_000002432fbda740;
LS_000002432fb72930_1_0 .concat [ 4 4 4 4], LS_000002432fb72930_0_0, LS_000002432fb72930_0_4, LS_000002432fb72930_0_8, LS_000002432fb72930_0_12;
LS_000002432fb72930_1_4 .concat [ 4 4 4 4], LS_000002432fb72930_0_16, LS_000002432fb72930_0_20, LS_000002432fb72930_0_24, LS_000002432fb72930_0_28;
L_000002432fb72930 .concat [ 16 16 0 0], LS_000002432fb72930_1_0, LS_000002432fb72930_1_4;
L_000002432fb745f0 .part L_000002432fb70ef0, 1, 1;
LS_000002432fb74690_0_0 .concat [ 1 1 1 1], L_000002432fbda270, L_000002432fbda270, L_000002432fbda270, L_000002432fbda270;
LS_000002432fb74690_0_4 .concat [ 1 1 1 1], L_000002432fbda270, L_000002432fbda270, L_000002432fbda270, L_000002432fbda270;
LS_000002432fb74690_0_8 .concat [ 1 1 1 1], L_000002432fbda270, L_000002432fbda270, L_000002432fbda270, L_000002432fbda270;
LS_000002432fb74690_0_12 .concat [ 1 1 1 1], L_000002432fbda270, L_000002432fbda270, L_000002432fbda270, L_000002432fbda270;
LS_000002432fb74690_0_16 .concat [ 1 1 1 1], L_000002432fbda270, L_000002432fbda270, L_000002432fbda270, L_000002432fbda270;
LS_000002432fb74690_0_20 .concat [ 1 1 1 1], L_000002432fbda270, L_000002432fbda270, L_000002432fbda270, L_000002432fbda270;
LS_000002432fb74690_0_24 .concat [ 1 1 1 1], L_000002432fbda270, L_000002432fbda270, L_000002432fbda270, L_000002432fbda270;
LS_000002432fb74690_0_28 .concat [ 1 1 1 1], L_000002432fbda270, L_000002432fbda270, L_000002432fbda270, L_000002432fbda270;
LS_000002432fb74690_1_0 .concat [ 4 4 4 4], LS_000002432fb74690_0_0, LS_000002432fb74690_0_4, LS_000002432fb74690_0_8, LS_000002432fb74690_0_12;
LS_000002432fb74690_1_4 .concat [ 4 4 4 4], LS_000002432fb74690_0_16, LS_000002432fb74690_0_20, LS_000002432fb74690_0_24, LS_000002432fb74690_0_28;
L_000002432fb74690 .concat [ 16 16 0 0], LS_000002432fb74690_1_0, LS_000002432fb74690_1_4;
L_000002432fb73290 .part L_000002432fb70ef0, 0, 1;
LS_000002432fb72b10_0_0 .concat [ 1 1 1 1], L_000002432fb73290, L_000002432fb73290, L_000002432fb73290, L_000002432fb73290;
LS_000002432fb72b10_0_4 .concat [ 1 1 1 1], L_000002432fb73290, L_000002432fb73290, L_000002432fb73290, L_000002432fb73290;
LS_000002432fb72b10_0_8 .concat [ 1 1 1 1], L_000002432fb73290, L_000002432fb73290, L_000002432fb73290, L_000002432fb73290;
LS_000002432fb72b10_0_12 .concat [ 1 1 1 1], L_000002432fb73290, L_000002432fb73290, L_000002432fb73290, L_000002432fb73290;
LS_000002432fb72b10_0_16 .concat [ 1 1 1 1], L_000002432fb73290, L_000002432fb73290, L_000002432fb73290, L_000002432fb73290;
LS_000002432fb72b10_0_20 .concat [ 1 1 1 1], L_000002432fb73290, L_000002432fb73290, L_000002432fb73290, L_000002432fb73290;
LS_000002432fb72b10_0_24 .concat [ 1 1 1 1], L_000002432fb73290, L_000002432fb73290, L_000002432fb73290, L_000002432fb73290;
LS_000002432fb72b10_0_28 .concat [ 1 1 1 1], L_000002432fb73290, L_000002432fb73290, L_000002432fb73290, L_000002432fb73290;
LS_000002432fb72b10_1_0 .concat [ 4 4 4 4], LS_000002432fb72b10_0_0, LS_000002432fb72b10_0_4, LS_000002432fb72b10_0_8, LS_000002432fb72b10_0_12;
LS_000002432fb72b10_1_4 .concat [ 4 4 4 4], LS_000002432fb72b10_0_16, LS_000002432fb72b10_0_20, LS_000002432fb72b10_0_24, LS_000002432fb72b10_0_28;
L_000002432fb72b10 .concat [ 16 16 0 0], LS_000002432fb72b10_1_0, LS_000002432fb72b10_1_4;
L_000002432fb747d0 .part L_000002432fb70ef0, 1, 1;
LS_000002432fb731f0_0_0 .concat [ 1 1 1 1], L_000002432fb747d0, L_000002432fb747d0, L_000002432fb747d0, L_000002432fb747d0;
LS_000002432fb731f0_0_4 .concat [ 1 1 1 1], L_000002432fb747d0, L_000002432fb747d0, L_000002432fb747d0, L_000002432fb747d0;
LS_000002432fb731f0_0_8 .concat [ 1 1 1 1], L_000002432fb747d0, L_000002432fb747d0, L_000002432fb747d0, L_000002432fb747d0;
LS_000002432fb731f0_0_12 .concat [ 1 1 1 1], L_000002432fb747d0, L_000002432fb747d0, L_000002432fb747d0, L_000002432fb747d0;
LS_000002432fb731f0_0_16 .concat [ 1 1 1 1], L_000002432fb747d0, L_000002432fb747d0, L_000002432fb747d0, L_000002432fb747d0;
LS_000002432fb731f0_0_20 .concat [ 1 1 1 1], L_000002432fb747d0, L_000002432fb747d0, L_000002432fb747d0, L_000002432fb747d0;
LS_000002432fb731f0_0_24 .concat [ 1 1 1 1], L_000002432fb747d0, L_000002432fb747d0, L_000002432fb747d0, L_000002432fb747d0;
LS_000002432fb731f0_0_28 .concat [ 1 1 1 1], L_000002432fb747d0, L_000002432fb747d0, L_000002432fb747d0, L_000002432fb747d0;
LS_000002432fb731f0_1_0 .concat [ 4 4 4 4], LS_000002432fb731f0_0_0, LS_000002432fb731f0_0_4, LS_000002432fb731f0_0_8, LS_000002432fb731f0_0_12;
LS_000002432fb731f0_1_4 .concat [ 4 4 4 4], LS_000002432fb731f0_0_16, LS_000002432fb731f0_0_20, LS_000002432fb731f0_0_24, LS_000002432fb731f0_0_28;
L_000002432fb731f0 .concat [ 16 16 0 0], LS_000002432fb731f0_1_0, LS_000002432fb731f0_1_4;
L_000002432fb72610 .part L_000002432fb70ef0, 0, 1;
LS_000002432fb72570_0_0 .concat [ 1 1 1 1], L_000002432fbdacf0, L_000002432fbdacf0, L_000002432fbdacf0, L_000002432fbdacf0;
LS_000002432fb72570_0_4 .concat [ 1 1 1 1], L_000002432fbdacf0, L_000002432fbdacf0, L_000002432fbdacf0, L_000002432fbdacf0;
LS_000002432fb72570_0_8 .concat [ 1 1 1 1], L_000002432fbdacf0, L_000002432fbdacf0, L_000002432fbdacf0, L_000002432fbdacf0;
LS_000002432fb72570_0_12 .concat [ 1 1 1 1], L_000002432fbdacf0, L_000002432fbdacf0, L_000002432fbdacf0, L_000002432fbdacf0;
LS_000002432fb72570_0_16 .concat [ 1 1 1 1], L_000002432fbdacf0, L_000002432fbdacf0, L_000002432fbdacf0, L_000002432fbdacf0;
LS_000002432fb72570_0_20 .concat [ 1 1 1 1], L_000002432fbdacf0, L_000002432fbdacf0, L_000002432fbdacf0, L_000002432fbdacf0;
LS_000002432fb72570_0_24 .concat [ 1 1 1 1], L_000002432fbdacf0, L_000002432fbdacf0, L_000002432fbdacf0, L_000002432fbdacf0;
LS_000002432fb72570_0_28 .concat [ 1 1 1 1], L_000002432fbdacf0, L_000002432fbdacf0, L_000002432fbdacf0, L_000002432fbdacf0;
LS_000002432fb72570_1_0 .concat [ 4 4 4 4], LS_000002432fb72570_0_0, LS_000002432fb72570_0_4, LS_000002432fb72570_0_8, LS_000002432fb72570_0_12;
LS_000002432fb72570_1_4 .concat [ 4 4 4 4], LS_000002432fb72570_0_16, LS_000002432fb72570_0_20, LS_000002432fb72570_0_24, LS_000002432fb72570_0_28;
L_000002432fb72570 .concat [ 16 16 0 0], LS_000002432fb72570_1_0, LS_000002432fb72570_1_4;
L_000002432fb72070 .part L_000002432fb70ef0, 1, 1;
LS_000002432fb73650_0_0 .concat [ 1 1 1 1], L_000002432fb72070, L_000002432fb72070, L_000002432fb72070, L_000002432fb72070;
LS_000002432fb73650_0_4 .concat [ 1 1 1 1], L_000002432fb72070, L_000002432fb72070, L_000002432fb72070, L_000002432fb72070;
LS_000002432fb73650_0_8 .concat [ 1 1 1 1], L_000002432fb72070, L_000002432fb72070, L_000002432fb72070, L_000002432fb72070;
LS_000002432fb73650_0_12 .concat [ 1 1 1 1], L_000002432fb72070, L_000002432fb72070, L_000002432fb72070, L_000002432fb72070;
LS_000002432fb73650_0_16 .concat [ 1 1 1 1], L_000002432fb72070, L_000002432fb72070, L_000002432fb72070, L_000002432fb72070;
LS_000002432fb73650_0_20 .concat [ 1 1 1 1], L_000002432fb72070, L_000002432fb72070, L_000002432fb72070, L_000002432fb72070;
LS_000002432fb73650_0_24 .concat [ 1 1 1 1], L_000002432fb72070, L_000002432fb72070, L_000002432fb72070, L_000002432fb72070;
LS_000002432fb73650_0_28 .concat [ 1 1 1 1], L_000002432fb72070, L_000002432fb72070, L_000002432fb72070, L_000002432fb72070;
LS_000002432fb73650_1_0 .concat [ 4 4 4 4], LS_000002432fb73650_0_0, LS_000002432fb73650_0_4, LS_000002432fb73650_0_8, LS_000002432fb73650_0_12;
LS_000002432fb73650_1_4 .concat [ 4 4 4 4], LS_000002432fb73650_0_16, LS_000002432fb73650_0_20, LS_000002432fb73650_0_24, LS_000002432fb73650_0_28;
L_000002432fb73650 .concat [ 16 16 0 0], LS_000002432fb73650_1_0, LS_000002432fb73650_1_4;
L_000002432fb73150 .part L_000002432fb70ef0, 0, 1;
LS_000002432fb73330_0_0 .concat [ 1 1 1 1], L_000002432fb73150, L_000002432fb73150, L_000002432fb73150, L_000002432fb73150;
LS_000002432fb73330_0_4 .concat [ 1 1 1 1], L_000002432fb73150, L_000002432fb73150, L_000002432fb73150, L_000002432fb73150;
LS_000002432fb73330_0_8 .concat [ 1 1 1 1], L_000002432fb73150, L_000002432fb73150, L_000002432fb73150, L_000002432fb73150;
LS_000002432fb73330_0_12 .concat [ 1 1 1 1], L_000002432fb73150, L_000002432fb73150, L_000002432fb73150, L_000002432fb73150;
LS_000002432fb73330_0_16 .concat [ 1 1 1 1], L_000002432fb73150, L_000002432fb73150, L_000002432fb73150, L_000002432fb73150;
LS_000002432fb73330_0_20 .concat [ 1 1 1 1], L_000002432fb73150, L_000002432fb73150, L_000002432fb73150, L_000002432fb73150;
LS_000002432fb73330_0_24 .concat [ 1 1 1 1], L_000002432fb73150, L_000002432fb73150, L_000002432fb73150, L_000002432fb73150;
LS_000002432fb73330_0_28 .concat [ 1 1 1 1], L_000002432fb73150, L_000002432fb73150, L_000002432fb73150, L_000002432fb73150;
LS_000002432fb73330_1_0 .concat [ 4 4 4 4], LS_000002432fb73330_0_0, LS_000002432fb73330_0_4, LS_000002432fb73330_0_8, LS_000002432fb73330_0_12;
LS_000002432fb73330_1_4 .concat [ 4 4 4 4], LS_000002432fb73330_0_16, LS_000002432fb73330_0_20, LS_000002432fb73330_0_24, LS_000002432fb73330_0_28;
L_000002432fb73330 .concat [ 16 16 0 0], LS_000002432fb73330_1_0, LS_000002432fb73330_1_4;
S_000002432fb3af00 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002432fb3aa50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002432fbda200 .functor AND 32, L_000002432fb74550, L_000002432fb72930, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002432fb3e040_0 .net "in1", 31 0, L_000002432fb74550;  1 drivers
v000002432fb3e7c0_0 .net "in2", 31 0, L_000002432fb72930;  1 drivers
v000002432fb3f120_0 .net "out", 31 0, L_000002432fbda200;  alias, 1 drivers
S_000002432fb3b220 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002432fb3aa50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002432fbda2e0 .functor AND 32, L_000002432fb74690, L_000002432fb72b10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002432fb3ecc0_0 .net "in1", 31 0, L_000002432fb74690;  1 drivers
v000002432fb3e2c0_0 .net "in2", 31 0, L_000002432fb72b10;  1 drivers
v000002432fb3f6c0_0 .net "out", 31 0, L_000002432fbda2e0;  alias, 1 drivers
S_000002432fb3b3b0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002432fb3aa50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002432fbda7b0 .functor AND 32, L_000002432fb731f0, L_000002432fb72570, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002432fb3f4e0_0 .net "in1", 31 0, L_000002432fb731f0;  1 drivers
v000002432fb3e720_0 .net "in2", 31 0, L_000002432fb72570;  1 drivers
v000002432fb3ea40_0 .net "out", 31 0, L_000002432fbda7b0;  alias, 1 drivers
S_000002432fb40240 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002432fb3aa50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002432fbdab30 .functor AND 32, L_000002432fb73650, L_000002432fb73330, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002432fb3f1c0_0 .net "in1", 31 0, L_000002432fb73650;  1 drivers
v000002432fb3e680_0 .net "in2", 31 0, L_000002432fb73330;  1 drivers
v000002432fb3ed60_0 .net "out", 31 0, L_000002432fbdab30;  alias, 1 drivers
S_000002432fb40880 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000002432faecea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000002432fb458b0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002432fb458e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002432fb45920 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002432fb45958 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002432fb45990 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002432fb459c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002432fb45a00 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002432fb45a38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002432fb45a70 .param/l "j" 0 9 19, C4<000010000000>;
P_000002432fb45aa8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002432fb45ae0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002432fb45b18 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002432fb45b50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002432fb45b88 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002432fb45bc0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002432fb45bf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002432fb45c30 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002432fb45c68 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002432fb45ca0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002432fb45cd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002432fb45d10 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002432fb45d48 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002432fb45d80 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002432fb45db8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002432fb45df0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002432fb43f20_0 .var "EX1_PC", 31 0;
v000002432fb41900_0 .var "EX1_PFC", 31 0;
v000002432fb43c00_0 .var "EX1_forward_to_B", 31 0;
v000002432fb41b80_0 .var "EX1_is_beq", 0 0;
v000002432fb43160_0 .var "EX1_is_bne", 0 0;
v000002432fb42080_0 .var "EX1_is_jal", 0 0;
v000002432fb42d00_0 .var "EX1_is_jr", 0 0;
v000002432fb41cc0_0 .var "EX1_is_oper2_immed", 0 0;
v000002432fb437a0_0 .var "EX1_memread", 0 0;
v000002432fb43340_0 .var "EX1_memwrite", 0 0;
v000002432fb42940_0 .var "EX1_opcode", 11 0;
v000002432fb43d40_0 .var "EX1_predicted", 0 0;
v000002432fb43ac0_0 .var "EX1_rd_ind", 4 0;
v000002432fb43b60_0 .var "EX1_rd_indzero", 0 0;
v000002432fb42da0_0 .var "EX1_regwrite", 0 0;
v000002432fb428a0_0 .var "EX1_rs1", 31 0;
v000002432fb41a40_0 .var "EX1_rs1_ind", 4 0;
v000002432fb42580_0 .var "EX1_rs2", 31 0;
v000002432fb426c0_0 .var "EX1_rs2_ind", 4 0;
v000002432fb42300_0 .net "FLUSH", 0 0, v000002432fb47090_0;  alias, 1 drivers
v000002432fb42260_0 .net "ID_PC", 31 0, v000002432fb4b870_0;  alias, 1 drivers
v000002432fb43fc0_0 .net "ID_PFC_to_EX", 31 0, L_000002432fb71d50;  alias, 1 drivers
v000002432fb43020_0 .net "ID_forward_to_B", 31 0, L_000002432fb6fa50;  alias, 1 drivers
v000002432fb44060_0 .net "ID_is_beq", 0 0, L_000002432fb71030;  alias, 1 drivers
v000002432fb429e0_0 .net "ID_is_bne", 0 0, L_000002432fb71170;  alias, 1 drivers
v000002432fb41ae0_0 .net "ID_is_jal", 0 0, L_000002432fb73bf0;  alias, 1 drivers
v000002432fb42440_0 .net "ID_is_jr", 0 0, L_000002432fb71210;  alias, 1 drivers
v000002432fb43660_0 .net "ID_is_oper2_immed", 0 0, L_000002432fb75bd0;  alias, 1 drivers
v000002432fb438e0_0 .net "ID_memread", 0 0, L_000002432fb72ed0;  alias, 1 drivers
v000002432fb41d60_0 .net "ID_memwrite", 0 0, L_000002432fb72c50;  alias, 1 drivers
v000002432fb42a80_0 .net "ID_opcode", 11 0, v000002432fb61280_0;  alias, 1 drivers
v000002432fb43980_0 .net "ID_predicted", 0 0, v000002432fb47590_0;  alias, 1 drivers
v000002432fb43520_0 .net "ID_rd_ind", 4 0, v000002432fb60240_0;  alias, 1 drivers
v000002432fb43200_0 .net "ID_rd_indzero", 0 0, L_000002432fb744b0;  1 drivers
v000002432fb435c0_0 .net "ID_regwrite", 0 0, L_000002432fb72750;  alias, 1 drivers
v000002432fb41ea0_0 .net "ID_rs1", 31 0, v000002432fb4a650_0;  alias, 1 drivers
v000002432fb41fe0_0 .net "ID_rs1_ind", 4 0, v000002432fb60380_0;  alias, 1 drivers
v000002432fb421c0_0 .net "ID_rs2", 31 0, v000002432fb4a6f0_0;  alias, 1 drivers
v000002432fb42bc0_0 .net "ID_rs2_ind", 4 0, v000002432fb5fd40_0;  alias, 1 drivers
v000002432fb424e0_0 .net "clk", 0 0, L_000002432fb75620;  1 drivers
v000002432fb42ee0_0 .net "rst", 0 0, v000002432fb6ea10_0;  alias, 1 drivers
E_000002432fac9c40 .event posedge, v000002432fb346e0_0, v000002432fb424e0_0;
S_000002432fb41370 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000002432faecea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000002432fb45e30 .param/l "add" 0 9 6, C4<000000100000>;
P_000002432fb45e68 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002432fb45ea0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002432fb45ed8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002432fb45f10 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002432fb45f48 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002432fb45f80 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002432fb45fb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002432fb45ff0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002432fb46028 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002432fb46060 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002432fb46098 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002432fb460d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002432fb46108 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002432fb46140 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002432fb46178 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002432fb461b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002432fb461e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002432fb46220 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002432fb46258 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002432fb46290 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002432fb462c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002432fb46300 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002432fb46338 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002432fb46370 .param/l "xori" 0 9 12, C4<001110000000>;
v000002432fb42f80_0 .net "EX1_ALU_OPER1", 31 0, L_000002432fb76d50;  alias, 1 drivers
v000002432fb430c0_0 .net "EX1_ALU_OPER2", 31 0, L_000002432fbdb7e0;  alias, 1 drivers
v000002432fb432a0_0 .net "EX1_PC", 31 0, v000002432fb43f20_0;  alias, 1 drivers
v000002432fb433e0_0 .net "EX1_PFC_to_IF", 31 0, L_000002432fb72250;  alias, 1 drivers
v000002432fb43a20_0 .net "EX1_forward_to_B", 31 0, v000002432fb43c00_0;  alias, 1 drivers
v000002432fb44d80_0 .net "EX1_is_beq", 0 0, v000002432fb41b80_0;  alias, 1 drivers
v000002432fb44560_0 .net "EX1_is_bne", 0 0, v000002432fb43160_0;  alias, 1 drivers
v000002432fb446a0_0 .net "EX1_is_jal", 0 0, v000002432fb42080_0;  alias, 1 drivers
v000002432fb44740_0 .net "EX1_is_jr", 0 0, v000002432fb42d00_0;  alias, 1 drivers
v000002432fb455a0_0 .net "EX1_is_oper2_immed", 0 0, v000002432fb41cc0_0;  alias, 1 drivers
v000002432fb45000_0 .net "EX1_memread", 0 0, v000002432fb437a0_0;  alias, 1 drivers
v000002432fb444c0_0 .net "EX1_memwrite", 0 0, v000002432fb43340_0;  alias, 1 drivers
v000002432fb45500_0 .net "EX1_opcode", 11 0, v000002432fb42940_0;  alias, 1 drivers
v000002432fb451e0_0 .net "EX1_predicted", 0 0, v000002432fb43d40_0;  alias, 1 drivers
v000002432fb45640_0 .net "EX1_rd_ind", 4 0, v000002432fb43ac0_0;  alias, 1 drivers
v000002432fb45280_0 .net "EX1_rd_indzero", 0 0, v000002432fb43b60_0;  alias, 1 drivers
v000002432fb45320_0 .net "EX1_regwrite", 0 0, v000002432fb42da0_0;  alias, 1 drivers
v000002432fb44e20_0 .net "EX1_rs1", 31 0, v000002432fb428a0_0;  alias, 1 drivers
v000002432fb441a0_0 .net "EX1_rs1_ind", 4 0, v000002432fb41a40_0;  alias, 1 drivers
v000002432fb456e0_0 .net "EX1_rs2_ind", 4 0, v000002432fb426c0_0;  alias, 1 drivers
v000002432fb447e0_0 .net "EX1_rs2_out", 31 0, L_000002432fbda040;  alias, 1 drivers
v000002432fb44c40_0 .var "EX2_ALU_OPER1", 31 0;
v000002432fb44ce0_0 .var "EX2_ALU_OPER2", 31 0;
v000002432fb450a0_0 .var "EX2_PC", 31 0;
v000002432fb45780_0 .var "EX2_PFC_to_IF", 31 0;
v000002432fb45140_0 .var "EX2_forward_to_B", 31 0;
v000002432fb44420_0 .var "EX2_is_beq", 0 0;
v000002432fb44ec0_0 .var "EX2_is_bne", 0 0;
v000002432fb44380_0 .var "EX2_is_jal", 0 0;
v000002432fb442e0_0 .var "EX2_is_jr", 0 0;
v000002432fb44f60_0 .var "EX2_is_oper2_immed", 0 0;
v000002432fb44100_0 .var "EX2_memread", 0 0;
v000002432fb44240_0 .var "EX2_memwrite", 0 0;
v000002432fb449c0_0 .var "EX2_opcode", 11 0;
v000002432fb44600_0 .var "EX2_predicted", 0 0;
v000002432fb453c0_0 .var "EX2_rd_ind", 4 0;
v000002432fb44880_0 .var "EX2_rd_indzero", 0 0;
v000002432fb44920_0 .var "EX2_regwrite", 0 0;
v000002432fb44a60_0 .var "EX2_rs1", 31 0;
v000002432fb44b00_0 .var "EX2_rs1_ind", 4 0;
v000002432fb44ba0_0 .var "EX2_rs2_ind", 4 0;
v000002432fb45460_0 .var "EX2_rs2_out", 31 0;
v000002432fb4de90_0 .net "FLUSH", 0 0, v000002432fb46870_0;  alias, 1 drivers
v000002432fb4dfd0_0 .net "clk", 0 0, L_000002432fbdb460;  1 drivers
v000002432fb4ddf0_0 .net "rst", 0 0, v000002432fb6ea10_0;  alias, 1 drivers
E_000002432fac9fc0 .event posedge, v000002432fb346e0_0, v000002432fb4dfd0_0;
S_000002432fb41690 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000002432faecea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000002432fb4e3c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002432fb4e3f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002432fb4e430 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002432fb4e468 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002432fb4e4a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002432fb4e4d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002432fb4e510 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002432fb4e548 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002432fb4e580 .param/l "j" 0 9 19, C4<000010000000>;
P_000002432fb4e5b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002432fb4e5f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002432fb4e628 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002432fb4e660 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002432fb4e698 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002432fb4e6d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002432fb4e708 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002432fb4e740 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002432fb4e778 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002432fb4e7b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002432fb4e7e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002432fb4e820 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002432fb4e858 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002432fb4e890 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002432fb4e8c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002432fb4e900 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002432fb75a10 .functor OR 1, L_000002432fb71030, L_000002432fb71170, C4<0>, C4<0>;
L_000002432fb75930 .functor AND 1, L_000002432fb75a10, L_000002432fb76c00, C4<1>, C4<1>;
L_000002432fb75850 .functor OR 1, L_000002432fb71030, L_000002432fb71170, C4<0>, C4<0>;
L_000002432fb767a0 .functor AND 1, L_000002432fb75850, L_000002432fb76c00, C4<1>, C4<1>;
L_000002432fb76650 .functor OR 1, L_000002432fb71030, L_000002432fb71170, C4<0>, C4<0>;
L_000002432fb76340 .functor AND 1, L_000002432fb76650, v000002432fb47590_0, C4<1>, C4<1>;
v000002432fb4b730_0 .net "EX1_memread", 0 0, v000002432fb437a0_0;  alias, 1 drivers
v000002432fb4d2b0_0 .net "EX1_opcode", 11 0, v000002432fb42940_0;  alias, 1 drivers
v000002432fb4ce50_0 .net "EX1_rd_ind", 4 0, v000002432fb43ac0_0;  alias, 1 drivers
v000002432fb4c810_0 .net "EX1_rd_indzero", 0 0, v000002432fb43b60_0;  alias, 1 drivers
v000002432fb4c8b0_0 .net "EX2_memread", 0 0, v000002432fb44100_0;  alias, 1 drivers
v000002432fb4d170_0 .net "EX2_opcode", 11 0, v000002432fb449c0_0;  alias, 1 drivers
v000002432fb4bff0_0 .net "EX2_rd_ind", 4 0, v000002432fb453c0_0;  alias, 1 drivers
v000002432fb4d5d0_0 .net "EX2_rd_indzero", 0 0, v000002432fb44880_0;  alias, 1 drivers
v000002432fb4c950_0 .net "ID_EX1_flush", 0 0, v000002432fb47090_0;  alias, 1 drivers
v000002432fb4d210_0 .net "ID_EX2_flush", 0 0, v000002432fb46870_0;  alias, 1 drivers
v000002432fb4b410_0 .net "ID_is_beq", 0 0, L_000002432fb71030;  alias, 1 drivers
v000002432fb4be10_0 .net "ID_is_bne", 0 0, L_000002432fb71170;  alias, 1 drivers
v000002432fb4c090_0 .net "ID_is_j", 0 0, L_000002432fb72cf0;  alias, 1 drivers
v000002432fb4ca90_0 .net "ID_is_jal", 0 0, L_000002432fb73bf0;  alias, 1 drivers
v000002432fb4bc30_0 .net "ID_is_jr", 0 0, L_000002432fb71210;  alias, 1 drivers
v000002432fb4beb0_0 .net "ID_opcode", 11 0, v000002432fb61280_0;  alias, 1 drivers
v000002432fb4bd70_0 .net "ID_rs1_ind", 4 0, v000002432fb60380_0;  alias, 1 drivers
v000002432fb4d850_0 .net "ID_rs2_ind", 4 0, v000002432fb5fd40_0;  alias, 1 drivers
v000002432fb4cef0_0 .net "IF_ID_flush", 0 0, v000002432fb473b0_0;  alias, 1 drivers
v000002432fb4ba50_0 .net "IF_ID_write", 0 0, v000002432fb483f0_0;  alias, 1 drivers
v000002432fb4d670_0 .net "PC_src", 2 0, L_000002432fb71f30;  alias, 1 drivers
v000002432fb4d350_0 .net "PFC_to_EX", 31 0, L_000002432fb71d50;  alias, 1 drivers
v000002432fb4bf50_0 .net "PFC_to_IF", 31 0, L_000002432fb70f90;  alias, 1 drivers
v000002432fb4c130_0 .net "WB_rd_ind", 4 0, v000002432fb5c960_0;  alias, 1 drivers
v000002432fb4baf0_0 .net "Wrong_prediction", 0 0, L_000002432fbdbd20;  alias, 1 drivers
v000002432fb4c590_0 .net *"_ivl_11", 0 0, L_000002432fb767a0;  1 drivers
v000002432fb4b9b0_0 .net *"_ivl_13", 9 0, L_000002432fb6ff50;  1 drivers
v000002432fb4d490_0 .net *"_ivl_15", 9 0, L_000002432fb713f0;  1 drivers
v000002432fb4dad0_0 .net *"_ivl_16", 9 0, L_000002432fb6fff0;  1 drivers
v000002432fb4cd10_0 .net *"_ivl_19", 9 0, L_000002432fb706d0;  1 drivers
v000002432fb4d710_0 .net *"_ivl_20", 9 0, L_000002432fb71710;  1 drivers
v000002432fb4c9f0_0 .net *"_ivl_25", 0 0, L_000002432fb76650;  1 drivers
v000002432fb4c770_0 .net *"_ivl_27", 0 0, L_000002432fb76340;  1 drivers
v000002432fb4cb30_0 .net *"_ivl_29", 9 0, L_000002432fb71670;  1 drivers
v000002432fb4cf90_0 .net *"_ivl_3", 0 0, L_000002432fb75a10;  1 drivers
L_000002432fb901f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000002432fb4cbd0_0 .net/2u *"_ivl_30", 9 0, L_000002432fb901f0;  1 drivers
v000002432fb4b690_0 .net *"_ivl_32", 9 0, L_000002432fb701d0;  1 drivers
v000002432fb4c630_0 .net *"_ivl_35", 9 0, L_000002432fb70770;  1 drivers
v000002432fb4bcd0_0 .net *"_ivl_37", 9 0, L_000002432fb717b0;  1 drivers
v000002432fb4c1d0_0 .net *"_ivl_38", 9 0, L_000002432fb703b0;  1 drivers
v000002432fb4b910_0 .net *"_ivl_40", 9 0, L_000002432fb6faf0;  1 drivers
L_000002432fb90238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002432fb4cc70_0 .net/2s *"_ivl_45", 21 0, L_000002432fb90238;  1 drivers
L_000002432fb90280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002432fb4c6d0_0 .net/2s *"_ivl_50", 21 0, L_000002432fb90280;  1 drivers
v000002432fb4c310_0 .net *"_ivl_9", 0 0, L_000002432fb75850;  1 drivers
v000002432fb4db70_0 .net "clk", 0 0, L_000002432fab0c70;  alias, 1 drivers
v000002432fb4d7b0_0 .net "forward_to_B", 31 0, L_000002432fb6fa50;  alias, 1 drivers
v000002432fb4cdb0_0 .net "imm", 31 0, v000002432fb49c50_0;  1 drivers
v000002432fb4d030_0 .net "inst", 31 0, v000002432fb4b5f0_0;  alias, 1 drivers
v000002432fb4bb90_0 .net "is_branch_and_taken", 0 0, L_000002432fb75930;  alias, 1 drivers
v000002432fb4d0d0_0 .net "is_oper2_immed", 0 0, L_000002432fb75bd0;  alias, 1 drivers
v000002432fb4b7d0_0 .net "mem_read", 0 0, L_000002432fb72ed0;  alias, 1 drivers
v000002432fb4d3f0_0 .net "mem_write", 0 0, L_000002432fb72c50;  alias, 1 drivers
v000002432fb4c270_0 .net "pc", 31 0, v000002432fb4b870_0;  alias, 1 drivers
v000002432fb4c450_0 .net "pc_write", 0 0, v000002432fb47450_0;  alias, 1 drivers
v000002432fb4d530_0 .net "predicted", 0 0, L_000002432fb76c00;  1 drivers
v000002432fb4d8f0_0 .net "predicted_to_EX", 0 0, v000002432fb47590_0;  alias, 1 drivers
v000002432fb4d990_0 .net "reg_write", 0 0, L_000002432fb72750;  alias, 1 drivers
v000002432fb4da30_0 .net "reg_write_from_wb", 0 0, v000002432fb5c140_0;  alias, 1 drivers
v000002432fb4c3b0_0 .net "rs1", 31 0, v000002432fb4a650_0;  alias, 1 drivers
v000002432fb4c4f0_0 .net "rs2", 31 0, v000002432fb4a6f0_0;  alias, 1 drivers
v000002432fb4b4b0_0 .net "rst", 0 0, v000002432fb6ea10_0;  alias, 1 drivers
v000002432fb4b550_0 .net "wr_reg_data", 31 0, L_000002432fbdbcb0;  alias, 1 drivers
L_000002432fb6fa50 .functor MUXZ 32, v000002432fb4a6f0_0, v000002432fb49c50_0, L_000002432fb75bd0, C4<>;
L_000002432fb6ff50 .part v000002432fb4b870_0, 0, 10;
L_000002432fb713f0 .part v000002432fb4b5f0_0, 0, 10;
L_000002432fb6fff0 .arith/sum 10, L_000002432fb6ff50, L_000002432fb713f0;
L_000002432fb706d0 .part v000002432fb4b5f0_0, 0, 10;
L_000002432fb71710 .functor MUXZ 10, L_000002432fb706d0, L_000002432fb6fff0, L_000002432fb767a0, C4<>;
L_000002432fb71670 .part v000002432fb4b870_0, 0, 10;
L_000002432fb701d0 .arith/sum 10, L_000002432fb71670, L_000002432fb901f0;
L_000002432fb70770 .part v000002432fb4b870_0, 0, 10;
L_000002432fb717b0 .part v000002432fb4b5f0_0, 0, 10;
L_000002432fb703b0 .arith/sum 10, L_000002432fb70770, L_000002432fb717b0;
L_000002432fb6faf0 .functor MUXZ 10, L_000002432fb703b0, L_000002432fb701d0, L_000002432fb76340, C4<>;
L_000002432fb70f90 .concat8 [ 10 22 0 0], L_000002432fb71710, L_000002432fb90238;
L_000002432fb71d50 .concat8 [ 10 22 0 0], L_000002432fb6faf0, L_000002432fb90280;
S_000002432fb40560 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000002432fb41690;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000002432fb4e940 .param/l "add" 0 9 6, C4<000000100000>;
P_000002432fb4e978 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002432fb4e9b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002432fb4e9e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002432fb4ea20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002432fb4ea58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002432fb4ea90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002432fb4eac8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002432fb4eb00 .param/l "j" 0 9 19, C4<000010000000>;
P_000002432fb4eb38 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002432fb4eb70 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002432fb4eba8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002432fb4ebe0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002432fb4ec18 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002432fb4ec50 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002432fb4ec88 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002432fb4ecc0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002432fb4ecf8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002432fb4ed30 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002432fb4ed68 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002432fb4eda0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002432fb4edd8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002432fb4ee10 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002432fb4ee48 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002432fb4ee80 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002432fb76420 .functor OR 1, L_000002432fb76c00, L_000002432fb70810, C4<0>, C4<0>;
L_000002432fb759a0 .functor OR 1, L_000002432fb76420, L_000002432fb71e90, C4<0>, C4<0>;
v000002432fb48490_0 .net "EX1_opcode", 11 0, v000002432fb42940_0;  alias, 1 drivers
v000002432fb46ff0_0 .net "EX2_opcode", 11 0, v000002432fb449c0_0;  alias, 1 drivers
v000002432fb480d0_0 .net "ID_opcode", 11 0, v000002432fb61280_0;  alias, 1 drivers
v000002432fb48670_0 .net "PC_src", 2 0, L_000002432fb71f30;  alias, 1 drivers
v000002432fb48b70_0 .net "Wrong_prediction", 0 0, L_000002432fbdbd20;  alias, 1 drivers
L_000002432fb903e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000002432fb469b0_0 .net/2u *"_ivl_0", 2 0, L_000002432fb903e8;  1 drivers
v000002432fb48530_0 .net *"_ivl_10", 0 0, L_000002432fb70b30;  1 drivers
L_000002432fb90508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000002432fb485d0_0 .net/2u *"_ivl_12", 2 0, L_000002432fb90508;  1 drivers
L_000002432fb90550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002432fb474f0_0 .net/2u *"_ivl_14", 11 0, L_000002432fb90550;  1 drivers
v000002432fb48710_0 .net *"_ivl_16", 0 0, L_000002432fb70810;  1 drivers
v000002432fb47db0_0 .net *"_ivl_19", 0 0, L_000002432fb76420;  1 drivers
L_000002432fb90430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000002432fb487b0_0 .net/2u *"_ivl_2", 11 0, L_000002432fb90430;  1 drivers
L_000002432fb90598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002432fb47bd0_0 .net/2u *"_ivl_20", 11 0, L_000002432fb90598;  1 drivers
v000002432fb47e50_0 .net *"_ivl_22", 0 0, L_000002432fb71e90;  1 drivers
v000002432fb47810_0 .net *"_ivl_25", 0 0, L_000002432fb759a0;  1 drivers
L_000002432fb905e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000002432fb476d0_0 .net/2u *"_ivl_26", 2 0, L_000002432fb905e0;  1 drivers
L_000002432fb90628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002432fb48030_0 .net/2u *"_ivl_28", 2 0, L_000002432fb90628;  1 drivers
v000002432fb46cd0_0 .net *"_ivl_30", 2 0, L_000002432fb708b0;  1 drivers
v000002432fb47130_0 .net *"_ivl_32", 2 0, L_000002432fb70c70;  1 drivers
v000002432fb46a50_0 .net *"_ivl_34", 2 0, L_000002432fb70950;  1 drivers
v000002432fb47950_0 .net *"_ivl_4", 0 0, L_000002432fb71df0;  1 drivers
L_000002432fb90478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000002432fb464b0_0 .net/2u *"_ivl_6", 2 0, L_000002432fb90478;  1 drivers
L_000002432fb904c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002432fb46550_0 .net/2u *"_ivl_8", 11 0, L_000002432fb904c0;  1 drivers
v000002432fb465f0_0 .net "clk", 0 0, L_000002432fab0c70;  alias, 1 drivers
v000002432fb47270_0 .net "predicted", 0 0, L_000002432fb76c00;  alias, 1 drivers
v000002432fb47770_0 .net "predicted_to_EX", 0 0, v000002432fb47590_0;  alias, 1 drivers
v000002432fb46f50_0 .net "rst", 0 0, v000002432fb6ea10_0;  alias, 1 drivers
v000002432fb47ef0_0 .net "state", 1 0, v000002432fb46910_0;  1 drivers
L_000002432fb71df0 .cmp/eq 12, v000002432fb61280_0, L_000002432fb90430;
L_000002432fb70b30 .cmp/eq 12, v000002432fb42940_0, L_000002432fb904c0;
L_000002432fb70810 .cmp/eq 12, v000002432fb61280_0, L_000002432fb90550;
L_000002432fb71e90 .cmp/eq 12, v000002432fb61280_0, L_000002432fb90598;
L_000002432fb708b0 .functor MUXZ 3, L_000002432fb90628, L_000002432fb905e0, L_000002432fb759a0, C4<>;
L_000002432fb70c70 .functor MUXZ 3, L_000002432fb708b0, L_000002432fb90508, L_000002432fb70b30, C4<>;
L_000002432fb70950 .functor MUXZ 3, L_000002432fb70c70, L_000002432fb90478, L_000002432fb71df0, C4<>;
L_000002432fb71f30 .functor MUXZ 3, L_000002432fb70950, L_000002432fb903e8, L_000002432fbdbd20, C4<>;
S_000002432fb40ec0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000002432fb40560;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000002432fb4eec0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002432fb4eef8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002432fb4ef30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002432fb4ef68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002432fb4efa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002432fb4efd8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002432fb4f010 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002432fb4f048 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002432fb4f080 .param/l "j" 0 9 19, C4<000010000000>;
P_000002432fb4f0b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002432fb4f0f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002432fb4f128 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002432fb4f160 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002432fb4f198 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002432fb4f1d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002432fb4f208 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002432fb4f240 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002432fb4f278 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002432fb4f2b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002432fb4f2e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002432fb4f320 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002432fb4f358 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002432fb4f390 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002432fb4f3c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002432fb4f400 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002432fb755b0 .functor OR 1, L_000002432fb6fcd0, L_000002432fb70a90, C4<0>, C4<0>;
L_000002432fb75e00 .functor OR 1, L_000002432fb70630, L_000002432fb71990, C4<0>, C4<0>;
L_000002432fb76030 .functor AND 1, L_000002432fb755b0, L_000002432fb75e00, C4<1>, C4<1>;
L_000002432fb758c0 .functor NOT 1, L_000002432fb76030, C4<0>, C4<0>, C4<0>;
L_000002432fb75ee0 .functor OR 1, v000002432fb6ea10_0, L_000002432fb758c0, C4<0>, C4<0>;
L_000002432fb76c00 .functor NOT 1, L_000002432fb75ee0, C4<0>, C4<0>, C4<0>;
v000002432fb4dd50_0 .net "EX_opcode", 11 0, v000002432fb449c0_0;  alias, 1 drivers
v000002432fb4e250_0 .net "ID_opcode", 11 0, v000002432fb61280_0;  alias, 1 drivers
v000002432fb4df30_0 .net "Wrong_prediction", 0 0, L_000002432fbdbd20;  alias, 1 drivers
L_000002432fb902c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002432fb4e1b0_0 .net/2u *"_ivl_0", 11 0, L_000002432fb902c8;  1 drivers
L_000002432fb90358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002432fb4e070_0 .net/2u *"_ivl_10", 1 0, L_000002432fb90358;  1 drivers
v000002432fb4e110_0 .net *"_ivl_12", 0 0, L_000002432fb70630;  1 drivers
L_000002432fb903a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000002432fb4dc10_0 .net/2u *"_ivl_14", 1 0, L_000002432fb903a0;  1 drivers
v000002432fb4e2f0_0 .net *"_ivl_16", 0 0, L_000002432fb71990;  1 drivers
v000002432fb48ad0_0 .net *"_ivl_19", 0 0, L_000002432fb75e00;  1 drivers
v000002432fb47b30_0 .net *"_ivl_2", 0 0, L_000002432fb6fcd0;  1 drivers
v000002432fb46e10_0 .net *"_ivl_21", 0 0, L_000002432fb76030;  1 drivers
v000002432fb46eb0_0 .net *"_ivl_22", 0 0, L_000002432fb758c0;  1 drivers
v000002432fb47310_0 .net *"_ivl_25", 0 0, L_000002432fb75ee0;  1 drivers
L_000002432fb90310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002432fb47f90_0 .net/2u *"_ivl_4", 11 0, L_000002432fb90310;  1 drivers
v000002432fb46730_0 .net *"_ivl_6", 0 0, L_000002432fb70a90;  1 drivers
v000002432fb46410_0 .net *"_ivl_9", 0 0, L_000002432fb755b0;  1 drivers
v000002432fb47c70_0 .net "clk", 0 0, L_000002432fab0c70;  alias, 1 drivers
v000002432fb47d10_0 .net "predicted", 0 0, L_000002432fb76c00;  alias, 1 drivers
v000002432fb47590_0 .var "predicted_to_EX", 0 0;
v000002432fb47a90_0 .net "rst", 0 0, v000002432fb6ea10_0;  alias, 1 drivers
v000002432fb46910_0 .var "state", 1 0;
E_000002432faca5c0 .event posedge, v000002432fb47c70_0, v000002432fb346e0_0;
L_000002432fb6fcd0 .cmp/eq 12, v000002432fb61280_0, L_000002432fb902c8;
L_000002432fb70a90 .cmp/eq 12, v000002432fb61280_0, L_000002432fb90310;
L_000002432fb70630 .cmp/eq 2, v000002432fb46910_0, L_000002432fb90358;
L_000002432fb71990 .cmp/eq 2, v000002432fb46910_0, L_000002432fb903a0;
S_000002432fb3fa70 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000002432fb41690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000002432fb51450 .param/l "add" 0 9 6, C4<000000100000>;
P_000002432fb51488 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002432fb514c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002432fb514f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002432fb51530 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002432fb51568 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002432fb515a0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002432fb515d8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002432fb51610 .param/l "j" 0 9 19, C4<000010000000>;
P_000002432fb51648 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002432fb51680 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002432fb516b8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002432fb516f0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002432fb51728 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002432fb51760 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002432fb51798 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002432fb517d0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002432fb51808 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002432fb51840 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002432fb51878 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002432fb518b0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002432fb518e8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002432fb51920 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002432fb51958 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002432fb51990 .param/l "xori" 0 9 12, C4<001110000000>;
v000002432fb46690_0 .net "EX1_memread", 0 0, v000002432fb437a0_0;  alias, 1 drivers
v000002432fb467d0_0 .net "EX1_rd_ind", 4 0, v000002432fb43ac0_0;  alias, 1 drivers
v000002432fb48170_0 .net "EX1_rd_indzero", 0 0, v000002432fb43b60_0;  alias, 1 drivers
v000002432fb46b90_0 .net "EX2_memread", 0 0, v000002432fb44100_0;  alias, 1 drivers
v000002432fb478b0_0 .net "EX2_rd_ind", 4 0, v000002432fb453c0_0;  alias, 1 drivers
v000002432fb482b0_0 .net "EX2_rd_indzero", 0 0, v000002432fb44880_0;  alias, 1 drivers
v000002432fb47090_0 .var "ID_EX1_flush", 0 0;
v000002432fb46870_0 .var "ID_EX2_flush", 0 0;
v000002432fb479f0_0 .net "ID_opcode", 11 0, v000002432fb61280_0;  alias, 1 drivers
v000002432fb48210_0 .net "ID_rs1_ind", 4 0, v000002432fb60380_0;  alias, 1 drivers
v000002432fb48350_0 .net "ID_rs2_ind", 4 0, v000002432fb5fd40_0;  alias, 1 drivers
v000002432fb483f0_0 .var "IF_ID_Write", 0 0;
v000002432fb473b0_0 .var "IF_ID_flush", 0 0;
v000002432fb47450_0 .var "PC_Write", 0 0;
v000002432fb48850_0 .net "Wrong_prediction", 0 0, L_000002432fbdbd20;  alias, 1 drivers
E_000002432fac9940/0 .event anyedge, v000002432fb39230_0, v000002432fb437a0_0, v000002432fb43b60_0, v000002432fb41fe0_0;
E_000002432fac9940/1 .event anyedge, v000002432fb43ac0_0, v000002432fb42bc0_0, v000002432fa55cc0_0, v000002432fb44880_0;
E_000002432fac9940/2 .event anyedge, v000002432fb34500_0, v000002432fb42a80_0;
E_000002432fac9940 .event/or E_000002432fac9940/0, E_000002432fac9940/1, E_000002432fac9940/2;
S_000002432fb40a10 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000002432fb41690;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000002432fb599e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002432fb59a18 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002432fb59a50 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002432fb59a88 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002432fb59ac0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002432fb59af8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002432fb59b30 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002432fb59b68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002432fb59ba0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002432fb59bd8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002432fb59c10 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002432fb59c48 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002432fb59c80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002432fb59cb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002432fb59cf0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002432fb59d28 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002432fb59d60 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002432fb59d98 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002432fb59dd0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002432fb59e08 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002432fb59e40 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002432fb59e78 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002432fb59eb0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002432fb59ee8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002432fb59f20 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002432fb762d0 .functor OR 1, L_000002432fb709f0, L_000002432fb70d10, C4<0>, C4<0>;
L_000002432fb75690 .functor OR 1, L_000002432fb762d0, L_000002432fb715d0, C4<0>, C4<0>;
L_000002432fb750e0 .functor OR 1, L_000002432fb75690, L_000002432fb71a30, C4<0>, C4<0>;
L_000002432fb75380 .functor OR 1, L_000002432fb750e0, L_000002432fb71fd0, C4<0>, C4<0>;
L_000002432fb766c0 .functor OR 1, L_000002432fb75380, L_000002432fb70db0, C4<0>, C4<0>;
L_000002432fb75af0 .functor OR 1, L_000002432fb766c0, L_000002432fb70e50, C4<0>, C4<0>;
L_000002432fb75b60 .functor OR 1, L_000002432fb75af0, L_000002432fb71850, C4<0>, C4<0>;
L_000002432fb75bd0 .functor OR 1, L_000002432fb75b60, L_000002432fb71ad0, C4<0>, C4<0>;
L_000002432fb75150 .functor OR 1, L_000002432fb733d0, L_000002432fb74190, C4<0>, C4<0>;
L_000002432fb75c40 .functor OR 1, L_000002432fb75150, L_000002432fb73ab0, C4<0>, C4<0>;
L_000002432fb751c0 .functor OR 1, L_000002432fb75c40, L_000002432fb73f10, C4<0>, C4<0>;
L_000002432fb76490 .functor OR 1, L_000002432fb751c0, L_000002432fb73c90, C4<0>, C4<0>;
v000002432fb488f0_0 .net "ID_opcode", 11 0, v000002432fb61280_0;  alias, 1 drivers
L_000002432fb90670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000002432fb46c30_0 .net/2u *"_ivl_0", 11 0, L_000002432fb90670;  1 drivers
L_000002432fb90700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000002432fb48990_0 .net/2u *"_ivl_10", 11 0, L_000002432fb90700;  1 drivers
L_000002432fb90bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002432fb48a30_0 .net/2u *"_ivl_102", 11 0, L_000002432fb90bc8;  1 drivers
L_000002432fb90c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002432fb47630_0 .net/2u *"_ivl_106", 11 0, L_000002432fb90c10;  1 drivers
v000002432fb46af0_0 .net *"_ivl_12", 0 0, L_000002432fb715d0;  1 drivers
v000002432fb46d70_0 .net *"_ivl_15", 0 0, L_000002432fb75690;  1 drivers
L_000002432fb90748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000002432fb471d0_0 .net/2u *"_ivl_16", 11 0, L_000002432fb90748;  1 drivers
v000002432fb4a3d0_0 .net *"_ivl_18", 0 0, L_000002432fb71a30;  1 drivers
v000002432fb49e30_0 .net *"_ivl_2", 0 0, L_000002432fb709f0;  1 drivers
v000002432fb494d0_0 .net *"_ivl_21", 0 0, L_000002432fb750e0;  1 drivers
L_000002432fb90790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002432fb49570_0 .net/2u *"_ivl_22", 11 0, L_000002432fb90790;  1 drivers
v000002432fb49610_0 .net *"_ivl_24", 0 0, L_000002432fb71fd0;  1 drivers
v000002432fb48cb0_0 .net *"_ivl_27", 0 0, L_000002432fb75380;  1 drivers
L_000002432fb907d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002432fb49110_0 .net/2u *"_ivl_28", 11 0, L_000002432fb907d8;  1 drivers
v000002432fb491b0_0 .net *"_ivl_30", 0 0, L_000002432fb70db0;  1 drivers
v000002432fb49250_0 .net *"_ivl_33", 0 0, L_000002432fb766c0;  1 drivers
L_000002432fb90820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000002432fb492f0_0 .net/2u *"_ivl_34", 11 0, L_000002432fb90820;  1 drivers
v000002432fb497f0_0 .net *"_ivl_36", 0 0, L_000002432fb70e50;  1 drivers
v000002432fb4a470_0 .net *"_ivl_39", 0 0, L_000002432fb75af0;  1 drivers
L_000002432fb906b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000002432fb4ac90_0 .net/2u *"_ivl_4", 11 0, L_000002432fb906b8;  1 drivers
L_000002432fb90868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000002432fb496b0_0 .net/2u *"_ivl_40", 11 0, L_000002432fb90868;  1 drivers
v000002432fb48d50_0 .net *"_ivl_42", 0 0, L_000002432fb71850;  1 drivers
v000002432fb48df0_0 .net *"_ivl_45", 0 0, L_000002432fb75b60;  1 drivers
L_000002432fb908b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000002432fb4b370_0 .net/2u *"_ivl_46", 11 0, L_000002432fb908b0;  1 drivers
v000002432fb49390_0 .net *"_ivl_48", 0 0, L_000002432fb71ad0;  1 drivers
L_000002432fb908f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002432fb49d90_0 .net/2u *"_ivl_52", 11 0, L_000002432fb908f8;  1 drivers
L_000002432fb90940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002432fb49750_0 .net/2u *"_ivl_56", 11 0, L_000002432fb90940;  1 drivers
v000002432fb49930_0 .net *"_ivl_6", 0 0, L_000002432fb70d10;  1 drivers
L_000002432fb90988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002432fb4b2d0_0 .net/2u *"_ivl_60", 11 0, L_000002432fb90988;  1 drivers
L_000002432fb909d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002432fb4a510_0 .net/2u *"_ivl_64", 11 0, L_000002432fb909d0;  1 drivers
L_000002432fb90a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002432fb4af10_0 .net/2u *"_ivl_68", 11 0, L_000002432fb90a18;  1 drivers
L_000002432fb90a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002432fb4a1f0_0 .net/2u *"_ivl_72", 11 0, L_000002432fb90a60;  1 drivers
v000002432fb49ed0_0 .net *"_ivl_74", 0 0, L_000002432fb733d0;  1 drivers
L_000002432fb90aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002432fb48e90_0 .net/2u *"_ivl_76", 11 0, L_000002432fb90aa8;  1 drivers
v000002432fb4b230_0 .net *"_ivl_78", 0 0, L_000002432fb74190;  1 drivers
v000002432fb49890_0 .net *"_ivl_81", 0 0, L_000002432fb75150;  1 drivers
L_000002432fb90af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002432fb48f30_0 .net/2u *"_ivl_82", 11 0, L_000002432fb90af0;  1 drivers
v000002432fb49f70_0 .net *"_ivl_84", 0 0, L_000002432fb73ab0;  1 drivers
v000002432fb4a790_0 .net *"_ivl_87", 0 0, L_000002432fb75c40;  1 drivers
L_000002432fb90b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002432fb4a290_0 .net/2u *"_ivl_88", 11 0, L_000002432fb90b38;  1 drivers
v000002432fb499d0_0 .net *"_ivl_9", 0 0, L_000002432fb762d0;  1 drivers
v000002432fb4ae70_0 .net *"_ivl_90", 0 0, L_000002432fb73f10;  1 drivers
v000002432fb4a010_0 .net *"_ivl_93", 0 0, L_000002432fb751c0;  1 drivers
L_000002432fb90b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002432fb49a70_0 .net/2u *"_ivl_94", 11 0, L_000002432fb90b80;  1 drivers
v000002432fb4ad30_0 .net *"_ivl_96", 0 0, L_000002432fb73c90;  1 drivers
v000002432fb4a0b0_0 .net *"_ivl_99", 0 0, L_000002432fb76490;  1 drivers
v000002432fb48fd0_0 .net "is_beq", 0 0, L_000002432fb71030;  alias, 1 drivers
v000002432fb49430_0 .net "is_bne", 0 0, L_000002432fb71170;  alias, 1 drivers
v000002432fb4b190_0 .net "is_j", 0 0, L_000002432fb72cf0;  alias, 1 drivers
v000002432fb4a830_0 .net "is_jal", 0 0, L_000002432fb73bf0;  alias, 1 drivers
v000002432fb48c10_0 .net "is_jr", 0 0, L_000002432fb71210;  alias, 1 drivers
v000002432fb49b10_0 .net "is_oper2_immed", 0 0, L_000002432fb75bd0;  alias, 1 drivers
v000002432fb4a5b0_0 .net "memread", 0 0, L_000002432fb72ed0;  alias, 1 drivers
v000002432fb49bb0_0 .net "memwrite", 0 0, L_000002432fb72c50;  alias, 1 drivers
v000002432fb49070_0 .net "regwrite", 0 0, L_000002432fb72750;  alias, 1 drivers
L_000002432fb709f0 .cmp/eq 12, v000002432fb61280_0, L_000002432fb90670;
L_000002432fb70d10 .cmp/eq 12, v000002432fb61280_0, L_000002432fb906b8;
L_000002432fb715d0 .cmp/eq 12, v000002432fb61280_0, L_000002432fb90700;
L_000002432fb71a30 .cmp/eq 12, v000002432fb61280_0, L_000002432fb90748;
L_000002432fb71fd0 .cmp/eq 12, v000002432fb61280_0, L_000002432fb90790;
L_000002432fb70db0 .cmp/eq 12, v000002432fb61280_0, L_000002432fb907d8;
L_000002432fb70e50 .cmp/eq 12, v000002432fb61280_0, L_000002432fb90820;
L_000002432fb71850 .cmp/eq 12, v000002432fb61280_0, L_000002432fb90868;
L_000002432fb71ad0 .cmp/eq 12, v000002432fb61280_0, L_000002432fb908b0;
L_000002432fb71030 .cmp/eq 12, v000002432fb61280_0, L_000002432fb908f8;
L_000002432fb71170 .cmp/eq 12, v000002432fb61280_0, L_000002432fb90940;
L_000002432fb71210 .cmp/eq 12, v000002432fb61280_0, L_000002432fb90988;
L_000002432fb73bf0 .cmp/eq 12, v000002432fb61280_0, L_000002432fb909d0;
L_000002432fb72cf0 .cmp/eq 12, v000002432fb61280_0, L_000002432fb90a18;
L_000002432fb733d0 .cmp/eq 12, v000002432fb61280_0, L_000002432fb90a60;
L_000002432fb74190 .cmp/eq 12, v000002432fb61280_0, L_000002432fb90aa8;
L_000002432fb73ab0 .cmp/eq 12, v000002432fb61280_0, L_000002432fb90af0;
L_000002432fb73f10 .cmp/eq 12, v000002432fb61280_0, L_000002432fb90b38;
L_000002432fb73c90 .cmp/eq 12, v000002432fb61280_0, L_000002432fb90b80;
L_000002432fb72750 .reduce/nor L_000002432fb76490;
L_000002432fb72ed0 .cmp/eq 12, v000002432fb61280_0, L_000002432fb90bc8;
L_000002432fb72c50 .cmp/eq 12, v000002432fb61280_0, L_000002432fb90c10;
S_000002432fb41050 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000002432fb41690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000002432fb59f60 .param/l "add" 0 9 6, C4<000000100000>;
P_000002432fb59f98 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002432fb59fd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002432fb5a008 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002432fb5a040 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002432fb5a078 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002432fb5a0b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002432fb5a0e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002432fb5a120 .param/l "j" 0 9 19, C4<000010000000>;
P_000002432fb5a158 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002432fb5a190 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002432fb5a1c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002432fb5a200 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002432fb5a238 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002432fb5a270 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002432fb5a2a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002432fb5a2e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002432fb5a318 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002432fb5a350 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002432fb5a388 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002432fb5a3c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002432fb5a3f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002432fb5a430 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002432fb5a468 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002432fb5a4a0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002432fb49c50_0 .var "Immed", 31 0;
v000002432fb4afb0_0 .net "Inst", 31 0, v000002432fb4b5f0_0;  alias, 1 drivers
v000002432fb49cf0_0 .net "opcode", 11 0, v000002432fb61280_0;  alias, 1 drivers
E_000002432fac9e40 .event anyedge, v000002432fb42a80_0, v000002432fb4afb0_0;
S_000002432fb3f8e0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000002432fb41690;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000002432fb4a650_0 .var "Read_data1", 31 0;
v000002432fb4a6f0_0 .var "Read_data2", 31 0;
v000002432fb4a8d0_0 .net "Read_reg1", 4 0, v000002432fb60380_0;  alias, 1 drivers
v000002432fb4a970_0 .net "Read_reg2", 4 0, v000002432fb5fd40_0;  alias, 1 drivers
v000002432fb4aa10_0 .net "Write_data", 31 0, L_000002432fbdbcb0;  alias, 1 drivers
v000002432fb4aab0_0 .net "Write_en", 0 0, v000002432fb5c140_0;  alias, 1 drivers
v000002432fb4ab50_0 .net "Write_reg", 4 0, v000002432fb5c960_0;  alias, 1 drivers
v000002432fb4abf0_0 .net "clk", 0 0, L_000002432fab0c70;  alias, 1 drivers
v000002432fb4add0_0 .var/i "i", 31 0;
v000002432fb4b050 .array "reg_file", 0 31, 31 0;
v000002432fb4b0f0_0 .net "rst", 0 0, v000002432fb6ea10_0;  alias, 1 drivers
E_000002432faca540 .event posedge, v000002432fb47c70_0;
S_000002432fb411e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000002432fb3f8e0;
 .timescale 0 0;
v000002432fb4a330_0 .var/i "i", 31 0;
S_000002432fb3ff20 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000002432faecea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000002432fb5a4e0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002432fb5a518 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002432fb5a550 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002432fb5a588 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002432fb5a5c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002432fb5a5f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002432fb5a630 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002432fb5a668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002432fb5a6a0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002432fb5a6d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002432fb5a710 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002432fb5a748 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002432fb5a780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002432fb5a7b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002432fb5a7f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002432fb5a828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002432fb5a860 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002432fb5a898 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002432fb5a8d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002432fb5a908 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002432fb5a940 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002432fb5a978 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002432fb5a9b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002432fb5a9e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002432fb5aa20 .param/l "xori" 0 9 12, C4<001110000000>;
v000002432fb4b5f0_0 .var "ID_INST", 31 0;
v000002432fb4b870_0 .var "ID_PC", 31 0;
v000002432fb61280_0 .var "ID_opcode", 11 0;
v000002432fb60240_0 .var "ID_rd_ind", 4 0;
v000002432fb60380_0 .var "ID_rs1_ind", 4 0;
v000002432fb5fd40_0 .var "ID_rs2_ind", 4 0;
v000002432fb60ec0_0 .net "IF_FLUSH", 0 0, v000002432fb473b0_0;  alias, 1 drivers
v000002432fb606a0_0 .net "IF_INST", 31 0, L_000002432fb75310;  alias, 1 drivers
v000002432fb615a0_0 .net "IF_PC", 31 0, v000002432fb61f00_0;  alias, 1 drivers
v000002432fb60420_0 .net "clk", 0 0, L_000002432fb76880;  1 drivers
v000002432fb60740_0 .net "if_id_Write", 0 0, v000002432fb483f0_0;  alias, 1 drivers
v000002432fb61780_0 .net "rst", 0 0, v000002432fb6ea10_0;  alias, 1 drivers
E_000002432faca080 .event posedge, v000002432fb346e0_0, v000002432fb60420_0;
S_000002432fb3fc00 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000002432faecea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000002432fb5c640_0 .net "EX1_PFC", 31 0, L_000002432fb72250;  alias, 1 drivers
v000002432fb5ade0_0 .net "EX2_PFC", 31 0, v000002432fb45780_0;  alias, 1 drivers
v000002432fb5c320_0 .net "ID_PFC", 31 0, L_000002432fb70f90;  alias, 1 drivers
v000002432fb5b560_0 .net "PC_src", 2 0, L_000002432fb71f30;  alias, 1 drivers
v000002432fb5c000_0 .net "PC_write", 0 0, v000002432fb47450_0;  alias, 1 drivers
L_000002432fb90088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002432fb5b380_0 .net/2u *"_ivl_0", 31 0, L_000002432fb90088;  1 drivers
v000002432fb5afc0_0 .net "clk", 0 0, L_000002432fab0c70;  alias, 1 drivers
v000002432fb5ad40_0 .net "inst", 31 0, L_000002432fb75310;  alias, 1 drivers
v000002432fb5bec0_0 .net "inst_mem_in", 31 0, v000002432fb61f00_0;  alias, 1 drivers
v000002432fb5c3c0_0 .net "pc_reg_in", 31 0, L_000002432fb76b90;  1 drivers
v000002432fb5bc40_0 .net "rst", 0 0, v000002432fb6ea10_0;  alias, 1 drivers
L_000002432fb71530 .arith/sum 32, v000002432fb61f00_0, L_000002432fb90088;
S_000002432fb406f0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000002432fb3fc00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000002432fb75310 .functor BUFZ 32, L_000002432fb6f870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002432fb602e0_0 .net "Data_Out", 31 0, L_000002432fb75310;  alias, 1 drivers
v000002432fb61d20 .array "InstMem", 0 1023, 31 0;
v000002432fb60600_0 .net *"_ivl_0", 31 0, L_000002432fb6f870;  1 drivers
v000002432fb61be0_0 .net *"_ivl_3", 9 0, L_000002432fb70590;  1 drivers
v000002432fb60560_0 .net *"_ivl_4", 11 0, L_000002432fb71350;  1 drivers
L_000002432fb901a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002432fb607e0_0 .net *"_ivl_7", 1 0, L_000002432fb901a8;  1 drivers
v000002432fb616e0_0 .net "addr", 31 0, v000002432fb61f00_0;  alias, 1 drivers
v000002432fb610a0_0 .net "clk", 0 0, L_000002432fab0c70;  alias, 1 drivers
v000002432fb604c0_0 .var/i "i", 31 0;
L_000002432fb6f870 .array/port v000002432fb61d20, L_000002432fb71350;
L_000002432fb70590 .part v000002432fb61f00_0, 0, 10;
L_000002432fb71350 .concat [ 10 2 0 0], L_000002432fb70590, L_000002432fb901a8;
S_000002432fb41500 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000002432fb3fc00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000002432fac9980 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000002432fb60e20_0 .net "DataIn", 31 0, L_000002432fb76b90;  alias, 1 drivers
v000002432fb61f00_0 .var "DataOut", 31 0;
v000002432fb60a60_0 .net "PC_Write", 0 0, v000002432fb47450_0;  alias, 1 drivers
v000002432fb601a0_0 .net "clk", 0 0, L_000002432fab0c70;  alias, 1 drivers
v000002432fb60880_0 .net "rst", 0 0, v000002432fb6ea10_0;  alias, 1 drivers
S_000002432fb3fd90 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000002432fb3fc00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000002432fac9c80 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000002432fab2560 .functor NOT 1, L_000002432fb71490, C4<0>, C4<0>, C4<0>;
L_000002432fab26b0 .functor NOT 1, L_000002432fb6fb90, C4<0>, C4<0>, C4<0>;
L_000002432fab2720 .functor AND 1, L_000002432fab2560, L_000002432fab26b0, C4<1>, C4<1>;
L_000002432fab2790 .functor NOT 1, L_000002432fb71b70, C4<0>, C4<0>, C4<0>;
L_000002432fa4c8d0 .functor AND 1, L_000002432fab2720, L_000002432fab2790, C4<1>, C4<1>;
L_000002432fa4c9b0 .functor AND 32, L_000002432fb6f9b0, L_000002432fb71530, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002432fa4d0b0 .functor NOT 1, L_000002432fb70bd0, C4<0>, C4<0>, C4<0>;
L_000002432fa4c320 .functor NOT 1, L_000002432fb71cb0, C4<0>, C4<0>, C4<0>;
L_000002432fb75230 .functor AND 1, L_000002432fa4d0b0, L_000002432fa4c320, C4<1>, C4<1>;
L_000002432fb754d0 .functor AND 1, L_000002432fb75230, L_000002432fb6fc30, C4<1>, C4<1>;
L_000002432fb763b0 .functor AND 32, L_000002432fb6f910, L_000002432fb70f90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002432fb75a80 .functor OR 32, L_000002432fa4c9b0, L_000002432fb763b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002432fb76ab0 .functor NOT 1, L_000002432fb6fe10, C4<0>, C4<0>, C4<0>;
L_000002432fb75770 .functor AND 1, L_000002432fb76ab0, L_000002432fb6fd70, C4<1>, C4<1>;
L_000002432fb76110 .functor NOT 1, L_000002432fb70270, C4<0>, C4<0>, C4<0>;
L_000002432fb765e0 .functor AND 1, L_000002432fb75770, L_000002432fb76110, C4<1>, C4<1>;
L_000002432fb769d0 .functor AND 32, L_000002432fb70090, v000002432fb61f00_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002432fb75700 .functor OR 32, L_000002432fb75a80, L_000002432fb769d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002432fb761f0 .functor NOT 1, L_000002432fb712b0, C4<0>, C4<0>, C4<0>;
L_000002432fb75d20 .functor AND 1, L_000002432fb761f0, L_000002432fb70130, C4<1>, C4<1>;
L_000002432fb760a0 .functor AND 1, L_000002432fb75d20, L_000002432fb6feb0, C4<1>, C4<1>;
L_000002432fb75d90 .functor AND 32, L_000002432fb71c10, L_000002432fb72250, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002432fb757e0 .functor OR 32, L_000002432fb75700, L_000002432fb75d90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002432fb76570 .functor NOT 1, L_000002432fb718f0, C4<0>, C4<0>, C4<0>;
L_000002432fb753f0 .functor AND 1, L_000002432fb70310, L_000002432fb76570, C4<1>, C4<1>;
L_000002432fb75cb0 .functor NOT 1, L_000002432fb710d0, C4<0>, C4<0>, C4<0>;
L_000002432fb752a0 .functor AND 1, L_000002432fb753f0, L_000002432fb75cb0, C4<1>, C4<1>;
L_000002432fb75e70 .functor AND 32, L_000002432fb704f0, v000002432fb45780_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002432fb76b90 .functor OR 32, L_000002432fb757e0, L_000002432fb75e70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002432fb5fb60_0 .net *"_ivl_1", 0 0, L_000002432fb71490;  1 drivers
v000002432fb61dc0_0 .net *"_ivl_11", 0 0, L_000002432fb71b70;  1 drivers
v000002432fb611e0_0 .net *"_ivl_12", 0 0, L_000002432fab2790;  1 drivers
v000002432fb60060_0 .net *"_ivl_14", 0 0, L_000002432fa4c8d0;  1 drivers
v000002432fb60ce0_0 .net *"_ivl_16", 31 0, L_000002432fb6f9b0;  1 drivers
v000002432fb60920_0 .net *"_ivl_18", 31 0, L_000002432fa4c9b0;  1 drivers
v000002432fb609c0_0 .net *"_ivl_2", 0 0, L_000002432fab2560;  1 drivers
v000002432fb61320_0 .net *"_ivl_21", 0 0, L_000002432fb70bd0;  1 drivers
v000002432fb613c0_0 .net *"_ivl_22", 0 0, L_000002432fa4d0b0;  1 drivers
v000002432fb61b40_0 .net *"_ivl_25", 0 0, L_000002432fb71cb0;  1 drivers
v000002432fb618c0_0 .net *"_ivl_26", 0 0, L_000002432fa4c320;  1 drivers
v000002432fb60b00_0 .net *"_ivl_28", 0 0, L_000002432fb75230;  1 drivers
v000002432fb60ba0_0 .net *"_ivl_31", 0 0, L_000002432fb6fc30;  1 drivers
v000002432fb61460_0 .net *"_ivl_32", 0 0, L_000002432fb754d0;  1 drivers
v000002432fb60c40_0 .net *"_ivl_34", 31 0, L_000002432fb6f910;  1 drivers
v000002432fb60d80_0 .net *"_ivl_36", 31 0, L_000002432fb763b0;  1 drivers
v000002432fb61820_0 .net *"_ivl_38", 31 0, L_000002432fb75a80;  1 drivers
v000002432fb61e60_0 .net *"_ivl_41", 0 0, L_000002432fb6fe10;  1 drivers
v000002432fb60f60_0 .net *"_ivl_42", 0 0, L_000002432fb76ab0;  1 drivers
v000002432fb61000_0 .net *"_ivl_45", 0 0, L_000002432fb6fd70;  1 drivers
v000002432fb61140_0 .net *"_ivl_46", 0 0, L_000002432fb75770;  1 drivers
v000002432fb61960_0 .net *"_ivl_49", 0 0, L_000002432fb70270;  1 drivers
v000002432fb61500_0 .net *"_ivl_5", 0 0, L_000002432fb6fb90;  1 drivers
v000002432fb61a00_0 .net *"_ivl_50", 0 0, L_000002432fb76110;  1 drivers
v000002432fb61fa0_0 .net *"_ivl_52", 0 0, L_000002432fb765e0;  1 drivers
v000002432fb61aa0_0 .net *"_ivl_54", 31 0, L_000002432fb70090;  1 drivers
v000002432fb61c80_0 .net *"_ivl_56", 31 0, L_000002432fb769d0;  1 drivers
v000002432fb62040_0 .net *"_ivl_58", 31 0, L_000002432fb75700;  1 drivers
v000002432fb620e0_0 .net *"_ivl_6", 0 0, L_000002432fab26b0;  1 drivers
v000002432fb62180_0 .net *"_ivl_61", 0 0, L_000002432fb712b0;  1 drivers
v000002432fb62220_0 .net *"_ivl_62", 0 0, L_000002432fb761f0;  1 drivers
v000002432fb5fac0_0 .net *"_ivl_65", 0 0, L_000002432fb70130;  1 drivers
v000002432fb5fc00_0 .net *"_ivl_66", 0 0, L_000002432fb75d20;  1 drivers
v000002432fb5fca0_0 .net *"_ivl_69", 0 0, L_000002432fb6feb0;  1 drivers
v000002432fb5fde0_0 .net *"_ivl_70", 0 0, L_000002432fb760a0;  1 drivers
v000002432fb5fe80_0 .net *"_ivl_72", 31 0, L_000002432fb71c10;  1 drivers
v000002432fb5ff20_0 .net *"_ivl_74", 31 0, L_000002432fb75d90;  1 drivers
v000002432fb5ffc0_0 .net *"_ivl_76", 31 0, L_000002432fb757e0;  1 drivers
v000002432fb60100_0 .net *"_ivl_79", 0 0, L_000002432fb70310;  1 drivers
v000002432fb62360_0 .net *"_ivl_8", 0 0, L_000002432fab2720;  1 drivers
v000002432fb622c0_0 .net *"_ivl_81", 0 0, L_000002432fb718f0;  1 drivers
v000002432fb625e0_0 .net *"_ivl_82", 0 0, L_000002432fb76570;  1 drivers
v000002432fb624a0_0 .net *"_ivl_84", 0 0, L_000002432fb753f0;  1 drivers
v000002432fb627c0_0 .net *"_ivl_87", 0 0, L_000002432fb710d0;  1 drivers
v000002432fb62400_0 .net *"_ivl_88", 0 0, L_000002432fb75cb0;  1 drivers
v000002432fb62540_0 .net *"_ivl_90", 0 0, L_000002432fb752a0;  1 drivers
v000002432fb629a0_0 .net *"_ivl_92", 31 0, L_000002432fb704f0;  1 drivers
v000002432fb62900_0 .net *"_ivl_94", 31 0, L_000002432fb75e70;  1 drivers
v000002432fb62860_0 .net "ina", 31 0, L_000002432fb71530;  1 drivers
v000002432fb62680_0 .net "inb", 31 0, L_000002432fb70f90;  alias, 1 drivers
v000002432fb62720_0 .net "inc", 31 0, v000002432fb61f00_0;  alias, 1 drivers
v000002432fb5b4c0_0 .net "ind", 31 0, L_000002432fb72250;  alias, 1 drivers
v000002432fb5b7e0_0 .net "ine", 31 0, v000002432fb45780_0;  alias, 1 drivers
L_000002432fb900d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002432fb5b6a0_0 .net "inf", 31 0, L_000002432fb900d0;  1 drivers
L_000002432fb90118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002432fb5b2e0_0 .net "ing", 31 0, L_000002432fb90118;  1 drivers
L_000002432fb90160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002432fb5c6e0_0 .net "inh", 31 0, L_000002432fb90160;  1 drivers
v000002432fb5b880_0 .net "out", 31 0, L_000002432fb76b90;  alias, 1 drivers
v000002432fb5cd20_0 .net "sel", 2 0, L_000002432fb71f30;  alias, 1 drivers
L_000002432fb71490 .part L_000002432fb71f30, 2, 1;
L_000002432fb6fb90 .part L_000002432fb71f30, 1, 1;
L_000002432fb71b70 .part L_000002432fb71f30, 0, 1;
LS_000002432fb6f9b0_0_0 .concat [ 1 1 1 1], L_000002432fa4c8d0, L_000002432fa4c8d0, L_000002432fa4c8d0, L_000002432fa4c8d0;
LS_000002432fb6f9b0_0_4 .concat [ 1 1 1 1], L_000002432fa4c8d0, L_000002432fa4c8d0, L_000002432fa4c8d0, L_000002432fa4c8d0;
LS_000002432fb6f9b0_0_8 .concat [ 1 1 1 1], L_000002432fa4c8d0, L_000002432fa4c8d0, L_000002432fa4c8d0, L_000002432fa4c8d0;
LS_000002432fb6f9b0_0_12 .concat [ 1 1 1 1], L_000002432fa4c8d0, L_000002432fa4c8d0, L_000002432fa4c8d0, L_000002432fa4c8d0;
LS_000002432fb6f9b0_0_16 .concat [ 1 1 1 1], L_000002432fa4c8d0, L_000002432fa4c8d0, L_000002432fa4c8d0, L_000002432fa4c8d0;
LS_000002432fb6f9b0_0_20 .concat [ 1 1 1 1], L_000002432fa4c8d0, L_000002432fa4c8d0, L_000002432fa4c8d0, L_000002432fa4c8d0;
LS_000002432fb6f9b0_0_24 .concat [ 1 1 1 1], L_000002432fa4c8d0, L_000002432fa4c8d0, L_000002432fa4c8d0, L_000002432fa4c8d0;
LS_000002432fb6f9b0_0_28 .concat [ 1 1 1 1], L_000002432fa4c8d0, L_000002432fa4c8d0, L_000002432fa4c8d0, L_000002432fa4c8d0;
LS_000002432fb6f9b0_1_0 .concat [ 4 4 4 4], LS_000002432fb6f9b0_0_0, LS_000002432fb6f9b0_0_4, LS_000002432fb6f9b0_0_8, LS_000002432fb6f9b0_0_12;
LS_000002432fb6f9b0_1_4 .concat [ 4 4 4 4], LS_000002432fb6f9b0_0_16, LS_000002432fb6f9b0_0_20, LS_000002432fb6f9b0_0_24, LS_000002432fb6f9b0_0_28;
L_000002432fb6f9b0 .concat [ 16 16 0 0], LS_000002432fb6f9b0_1_0, LS_000002432fb6f9b0_1_4;
L_000002432fb70bd0 .part L_000002432fb71f30, 2, 1;
L_000002432fb71cb0 .part L_000002432fb71f30, 1, 1;
L_000002432fb6fc30 .part L_000002432fb71f30, 0, 1;
LS_000002432fb6f910_0_0 .concat [ 1 1 1 1], L_000002432fb754d0, L_000002432fb754d0, L_000002432fb754d0, L_000002432fb754d0;
LS_000002432fb6f910_0_4 .concat [ 1 1 1 1], L_000002432fb754d0, L_000002432fb754d0, L_000002432fb754d0, L_000002432fb754d0;
LS_000002432fb6f910_0_8 .concat [ 1 1 1 1], L_000002432fb754d0, L_000002432fb754d0, L_000002432fb754d0, L_000002432fb754d0;
LS_000002432fb6f910_0_12 .concat [ 1 1 1 1], L_000002432fb754d0, L_000002432fb754d0, L_000002432fb754d0, L_000002432fb754d0;
LS_000002432fb6f910_0_16 .concat [ 1 1 1 1], L_000002432fb754d0, L_000002432fb754d0, L_000002432fb754d0, L_000002432fb754d0;
LS_000002432fb6f910_0_20 .concat [ 1 1 1 1], L_000002432fb754d0, L_000002432fb754d0, L_000002432fb754d0, L_000002432fb754d0;
LS_000002432fb6f910_0_24 .concat [ 1 1 1 1], L_000002432fb754d0, L_000002432fb754d0, L_000002432fb754d0, L_000002432fb754d0;
LS_000002432fb6f910_0_28 .concat [ 1 1 1 1], L_000002432fb754d0, L_000002432fb754d0, L_000002432fb754d0, L_000002432fb754d0;
LS_000002432fb6f910_1_0 .concat [ 4 4 4 4], LS_000002432fb6f910_0_0, LS_000002432fb6f910_0_4, LS_000002432fb6f910_0_8, LS_000002432fb6f910_0_12;
LS_000002432fb6f910_1_4 .concat [ 4 4 4 4], LS_000002432fb6f910_0_16, LS_000002432fb6f910_0_20, LS_000002432fb6f910_0_24, LS_000002432fb6f910_0_28;
L_000002432fb6f910 .concat [ 16 16 0 0], LS_000002432fb6f910_1_0, LS_000002432fb6f910_1_4;
L_000002432fb6fe10 .part L_000002432fb71f30, 2, 1;
L_000002432fb6fd70 .part L_000002432fb71f30, 1, 1;
L_000002432fb70270 .part L_000002432fb71f30, 0, 1;
LS_000002432fb70090_0_0 .concat [ 1 1 1 1], L_000002432fb765e0, L_000002432fb765e0, L_000002432fb765e0, L_000002432fb765e0;
LS_000002432fb70090_0_4 .concat [ 1 1 1 1], L_000002432fb765e0, L_000002432fb765e0, L_000002432fb765e0, L_000002432fb765e0;
LS_000002432fb70090_0_8 .concat [ 1 1 1 1], L_000002432fb765e0, L_000002432fb765e0, L_000002432fb765e0, L_000002432fb765e0;
LS_000002432fb70090_0_12 .concat [ 1 1 1 1], L_000002432fb765e0, L_000002432fb765e0, L_000002432fb765e0, L_000002432fb765e0;
LS_000002432fb70090_0_16 .concat [ 1 1 1 1], L_000002432fb765e0, L_000002432fb765e0, L_000002432fb765e0, L_000002432fb765e0;
LS_000002432fb70090_0_20 .concat [ 1 1 1 1], L_000002432fb765e0, L_000002432fb765e0, L_000002432fb765e0, L_000002432fb765e0;
LS_000002432fb70090_0_24 .concat [ 1 1 1 1], L_000002432fb765e0, L_000002432fb765e0, L_000002432fb765e0, L_000002432fb765e0;
LS_000002432fb70090_0_28 .concat [ 1 1 1 1], L_000002432fb765e0, L_000002432fb765e0, L_000002432fb765e0, L_000002432fb765e0;
LS_000002432fb70090_1_0 .concat [ 4 4 4 4], LS_000002432fb70090_0_0, LS_000002432fb70090_0_4, LS_000002432fb70090_0_8, LS_000002432fb70090_0_12;
LS_000002432fb70090_1_4 .concat [ 4 4 4 4], LS_000002432fb70090_0_16, LS_000002432fb70090_0_20, LS_000002432fb70090_0_24, LS_000002432fb70090_0_28;
L_000002432fb70090 .concat [ 16 16 0 0], LS_000002432fb70090_1_0, LS_000002432fb70090_1_4;
L_000002432fb712b0 .part L_000002432fb71f30, 2, 1;
L_000002432fb70130 .part L_000002432fb71f30, 1, 1;
L_000002432fb6feb0 .part L_000002432fb71f30, 0, 1;
LS_000002432fb71c10_0_0 .concat [ 1 1 1 1], L_000002432fb760a0, L_000002432fb760a0, L_000002432fb760a0, L_000002432fb760a0;
LS_000002432fb71c10_0_4 .concat [ 1 1 1 1], L_000002432fb760a0, L_000002432fb760a0, L_000002432fb760a0, L_000002432fb760a0;
LS_000002432fb71c10_0_8 .concat [ 1 1 1 1], L_000002432fb760a0, L_000002432fb760a0, L_000002432fb760a0, L_000002432fb760a0;
LS_000002432fb71c10_0_12 .concat [ 1 1 1 1], L_000002432fb760a0, L_000002432fb760a0, L_000002432fb760a0, L_000002432fb760a0;
LS_000002432fb71c10_0_16 .concat [ 1 1 1 1], L_000002432fb760a0, L_000002432fb760a0, L_000002432fb760a0, L_000002432fb760a0;
LS_000002432fb71c10_0_20 .concat [ 1 1 1 1], L_000002432fb760a0, L_000002432fb760a0, L_000002432fb760a0, L_000002432fb760a0;
LS_000002432fb71c10_0_24 .concat [ 1 1 1 1], L_000002432fb760a0, L_000002432fb760a0, L_000002432fb760a0, L_000002432fb760a0;
LS_000002432fb71c10_0_28 .concat [ 1 1 1 1], L_000002432fb760a0, L_000002432fb760a0, L_000002432fb760a0, L_000002432fb760a0;
LS_000002432fb71c10_1_0 .concat [ 4 4 4 4], LS_000002432fb71c10_0_0, LS_000002432fb71c10_0_4, LS_000002432fb71c10_0_8, LS_000002432fb71c10_0_12;
LS_000002432fb71c10_1_4 .concat [ 4 4 4 4], LS_000002432fb71c10_0_16, LS_000002432fb71c10_0_20, LS_000002432fb71c10_0_24, LS_000002432fb71c10_0_28;
L_000002432fb71c10 .concat [ 16 16 0 0], LS_000002432fb71c10_1_0, LS_000002432fb71c10_1_4;
L_000002432fb70310 .part L_000002432fb71f30, 2, 1;
L_000002432fb718f0 .part L_000002432fb71f30, 1, 1;
L_000002432fb710d0 .part L_000002432fb71f30, 0, 1;
LS_000002432fb704f0_0_0 .concat [ 1 1 1 1], L_000002432fb752a0, L_000002432fb752a0, L_000002432fb752a0, L_000002432fb752a0;
LS_000002432fb704f0_0_4 .concat [ 1 1 1 1], L_000002432fb752a0, L_000002432fb752a0, L_000002432fb752a0, L_000002432fb752a0;
LS_000002432fb704f0_0_8 .concat [ 1 1 1 1], L_000002432fb752a0, L_000002432fb752a0, L_000002432fb752a0, L_000002432fb752a0;
LS_000002432fb704f0_0_12 .concat [ 1 1 1 1], L_000002432fb752a0, L_000002432fb752a0, L_000002432fb752a0, L_000002432fb752a0;
LS_000002432fb704f0_0_16 .concat [ 1 1 1 1], L_000002432fb752a0, L_000002432fb752a0, L_000002432fb752a0, L_000002432fb752a0;
LS_000002432fb704f0_0_20 .concat [ 1 1 1 1], L_000002432fb752a0, L_000002432fb752a0, L_000002432fb752a0, L_000002432fb752a0;
LS_000002432fb704f0_0_24 .concat [ 1 1 1 1], L_000002432fb752a0, L_000002432fb752a0, L_000002432fb752a0, L_000002432fb752a0;
LS_000002432fb704f0_0_28 .concat [ 1 1 1 1], L_000002432fb752a0, L_000002432fb752a0, L_000002432fb752a0, L_000002432fb752a0;
LS_000002432fb704f0_1_0 .concat [ 4 4 4 4], LS_000002432fb704f0_0_0, LS_000002432fb704f0_0_4, LS_000002432fb704f0_0_8, LS_000002432fb704f0_0_12;
LS_000002432fb704f0_1_4 .concat [ 4 4 4 4], LS_000002432fb704f0_0_16, LS_000002432fb704f0_0_20, LS_000002432fb704f0_0_24, LS_000002432fb704f0_0_28;
L_000002432fb704f0 .concat [ 16 16 0 0], LS_000002432fb704f0_1_0, LS_000002432fb704f0_1_4;
S_000002432fb400b0 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000002432faecea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000002432fb5bce0_0 .net "Write_Data", 31 0, v000002432fb34aa0_0;  alias, 1 drivers
v000002432fb5b740_0 .net "addr", 31 0, v000002432fb34e60_0;  alias, 1 drivers
v000002432fb5aac0_0 .net "clk", 0 0, L_000002432fab0c70;  alias, 1 drivers
v000002432fb5af20_0 .net "mem_out", 31 0, v000002432fb5c8c0_0;  alias, 1 drivers
v000002432fb5ab60_0 .net "mem_read", 0 0, v000002432fb34be0_0;  alias, 1 drivers
v000002432fb5ac00_0 .net "mem_write", 0 0, v000002432fb35860_0;  alias, 1 drivers
S_000002432fb40ba0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000002432fb400b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000002432fb5b920 .array "DataMem", 1023 0, 31 0;
v000002432fb5c820_0 .net "Data_In", 31 0, v000002432fb34aa0_0;  alias, 1 drivers
v000002432fb5c8c0_0 .var "Data_Out", 31 0;
v000002432fb5c0a0_0 .net "Write_en", 0 0, v000002432fb35860_0;  alias, 1 drivers
v000002432fb5be20_0 .net "addr", 31 0, v000002432fb34e60_0;  alias, 1 drivers
v000002432fb5aca0_0 .net "clk", 0 0, L_000002432fab0c70;  alias, 1 drivers
v000002432fb5c280_0 .var/i "i", 31 0;
S_000002432fb40d30 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000002432faecea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000002432fb64a80 .param/l "add" 0 9 6, C4<000000100000>;
P_000002432fb64ab8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002432fb64af0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002432fb64b28 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002432fb64b60 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002432fb64b98 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002432fb64bd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002432fb64c08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002432fb64c40 .param/l "j" 0 9 19, C4<000010000000>;
P_000002432fb64c78 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002432fb64cb0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002432fb64ce8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002432fb64d20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002432fb64d58 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002432fb64d90 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002432fb64dc8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002432fb64e00 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002432fb64e38 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002432fb64e70 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002432fb64ea8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002432fb64ee0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002432fb64f18 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002432fb64f50 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002432fb64f88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002432fb64fc0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002432fb5b9c0_0 .net "MEM_ALU_OUT", 31 0, v000002432fb34e60_0;  alias, 1 drivers
v000002432fb5c780_0 .net "MEM_Data_mem_out", 31 0, v000002432fb5c8c0_0;  alias, 1 drivers
v000002432fb5b060_0 .net "MEM_memread", 0 0, v000002432fb34be0_0;  alias, 1 drivers
v000002432fb5c1e0_0 .net "MEM_opcode", 11 0, v000002432fb354a0_0;  alias, 1 drivers
v000002432fb5ae80_0 .net "MEM_rd_ind", 4 0, v000002432fb34fa0_0;  alias, 1 drivers
v000002432fb5cfa0_0 .net "MEM_rd_indzero", 0 0, v000002432fb34d20_0;  alias, 1 drivers
v000002432fb5b100_0 .net "MEM_regwrite", 0 0, v000002432fb34780_0;  alias, 1 drivers
v000002432fb5b1a0_0 .var "WB_ALU_OUT", 31 0;
v000002432fb5b600_0 .var "WB_Data_mem_out", 31 0;
v000002432fb5ce60_0 .var "WB_memread", 0 0;
v000002432fb5c960_0 .var "WB_rd_ind", 4 0;
v000002432fb5ba60_0 .var "WB_rd_indzero", 0 0;
v000002432fb5c140_0 .var "WB_regwrite", 0 0;
v000002432fb5bb00_0 .net "clk", 0 0, L_000002432fbdbe00;  1 drivers
v000002432fb5bba0_0 .var "hlt", 0 0;
v000002432fb5bd80_0 .net "rst", 0 0, v000002432fb6ea10_0;  alias, 1 drivers
E_000002432fac99c0 .event posedge, v000002432fb346e0_0, v000002432fb5bb00_0;
S_000002432fb403d0 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000002432faecea0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000002432fbdbe70 .functor AND 32, v000002432fb5b600_0, L_000002432fbe35d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002432fbdbb60 .functor NOT 1, v000002432fb5ce60_0, C4<0>, C4<0>, C4<0>;
L_000002432fbdbbd0 .functor AND 32, v000002432fb5b1a0_0, L_000002432fbe3710, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002432fbdbcb0 .functor OR 32, L_000002432fbdbe70, L_000002432fbdbbd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002432fb5c460_0 .net "Write_Data_RegFile", 31 0, L_000002432fbdbcb0;  alias, 1 drivers
v000002432fb5c500_0 .net *"_ivl_0", 31 0, L_000002432fbe35d0;  1 drivers
v000002432fb5cb40_0 .net *"_ivl_2", 31 0, L_000002432fbdbe70;  1 drivers
v000002432fb5b240_0 .net *"_ivl_4", 0 0, L_000002432fbdbb60;  1 drivers
v000002432fb5b420_0 .net *"_ivl_6", 31 0, L_000002432fbe3710;  1 drivers
v000002432fb5cbe0_0 .net *"_ivl_8", 31 0, L_000002432fbdbbd0;  1 drivers
v000002432fb5cc80_0 .net "alu_out", 31 0, v000002432fb5b1a0_0;  alias, 1 drivers
v000002432fb5bf60_0 .net "mem_out", 31 0, v000002432fb5b600_0;  alias, 1 drivers
v000002432fb5c5a0_0 .net "mem_read", 0 0, v000002432fb5ce60_0;  alias, 1 drivers
LS_000002432fbe35d0_0_0 .concat [ 1 1 1 1], v000002432fb5ce60_0, v000002432fb5ce60_0, v000002432fb5ce60_0, v000002432fb5ce60_0;
LS_000002432fbe35d0_0_4 .concat [ 1 1 1 1], v000002432fb5ce60_0, v000002432fb5ce60_0, v000002432fb5ce60_0, v000002432fb5ce60_0;
LS_000002432fbe35d0_0_8 .concat [ 1 1 1 1], v000002432fb5ce60_0, v000002432fb5ce60_0, v000002432fb5ce60_0, v000002432fb5ce60_0;
LS_000002432fbe35d0_0_12 .concat [ 1 1 1 1], v000002432fb5ce60_0, v000002432fb5ce60_0, v000002432fb5ce60_0, v000002432fb5ce60_0;
LS_000002432fbe35d0_0_16 .concat [ 1 1 1 1], v000002432fb5ce60_0, v000002432fb5ce60_0, v000002432fb5ce60_0, v000002432fb5ce60_0;
LS_000002432fbe35d0_0_20 .concat [ 1 1 1 1], v000002432fb5ce60_0, v000002432fb5ce60_0, v000002432fb5ce60_0, v000002432fb5ce60_0;
LS_000002432fbe35d0_0_24 .concat [ 1 1 1 1], v000002432fb5ce60_0, v000002432fb5ce60_0, v000002432fb5ce60_0, v000002432fb5ce60_0;
LS_000002432fbe35d0_0_28 .concat [ 1 1 1 1], v000002432fb5ce60_0, v000002432fb5ce60_0, v000002432fb5ce60_0, v000002432fb5ce60_0;
LS_000002432fbe35d0_1_0 .concat [ 4 4 4 4], LS_000002432fbe35d0_0_0, LS_000002432fbe35d0_0_4, LS_000002432fbe35d0_0_8, LS_000002432fbe35d0_0_12;
LS_000002432fbe35d0_1_4 .concat [ 4 4 4 4], LS_000002432fbe35d0_0_16, LS_000002432fbe35d0_0_20, LS_000002432fbe35d0_0_24, LS_000002432fbe35d0_0_28;
L_000002432fbe35d0 .concat [ 16 16 0 0], LS_000002432fbe35d0_1_0, LS_000002432fbe35d0_1_4;
LS_000002432fbe3710_0_0 .concat [ 1 1 1 1], L_000002432fbdbb60, L_000002432fbdbb60, L_000002432fbdbb60, L_000002432fbdbb60;
LS_000002432fbe3710_0_4 .concat [ 1 1 1 1], L_000002432fbdbb60, L_000002432fbdbb60, L_000002432fbdbb60, L_000002432fbdbb60;
LS_000002432fbe3710_0_8 .concat [ 1 1 1 1], L_000002432fbdbb60, L_000002432fbdbb60, L_000002432fbdbb60, L_000002432fbdbb60;
LS_000002432fbe3710_0_12 .concat [ 1 1 1 1], L_000002432fbdbb60, L_000002432fbdbb60, L_000002432fbdbb60, L_000002432fbdbb60;
LS_000002432fbe3710_0_16 .concat [ 1 1 1 1], L_000002432fbdbb60, L_000002432fbdbb60, L_000002432fbdbb60, L_000002432fbdbb60;
LS_000002432fbe3710_0_20 .concat [ 1 1 1 1], L_000002432fbdbb60, L_000002432fbdbb60, L_000002432fbdbb60, L_000002432fbdbb60;
LS_000002432fbe3710_0_24 .concat [ 1 1 1 1], L_000002432fbdbb60, L_000002432fbdbb60, L_000002432fbdbb60, L_000002432fbdbb60;
LS_000002432fbe3710_0_28 .concat [ 1 1 1 1], L_000002432fbdbb60, L_000002432fbdbb60, L_000002432fbdbb60, L_000002432fbdbb60;
LS_000002432fbe3710_1_0 .concat [ 4 4 4 4], LS_000002432fbe3710_0_0, LS_000002432fbe3710_0_4, LS_000002432fbe3710_0_8, LS_000002432fbe3710_0_12;
LS_000002432fbe3710_1_4 .concat [ 4 4 4 4], LS_000002432fbe3710_0_16, LS_000002432fbe3710_0_20, LS_000002432fbe3710_0_24, LS_000002432fbe3710_0_28;
L_000002432fbe3710 .concat [ 16 16 0 0], LS_000002432fbe3710_1_0, LS_000002432fbe3710_1_4;
    .scope S_000002432fb41500;
T_0 ;
    %wait E_000002432faca5c0;
    %load/vec4 v000002432fb60880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002432fb61f00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002432fb60a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002432fb60e20_0;
    %assign/vec4 v000002432fb61f00_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002432fb406f0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002432fb604c0_0, 0, 32;
T_1.0 ;
    %load/vec4 v000002432fb604c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002432fb604c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002432fb61d20, 0, 4;
    %load/vec4 v000002432fb604c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002432fb604c0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002432fb61d20, 0, 4;
    %pushi/vec4 537067530, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002432fb61d20, 0, 4;
    %pushi/vec4 807337984, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002432fb61d20, 0, 4;
    %pushi/vec4 260128, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002432fb61d20, 0, 4;
    %pushi/vec4 137248, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002432fb61d20, 0, 4;
    %pushi/vec4 2035744, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002432fb61d20, 0, 4;
    %pushi/vec4 2885812225, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002432fb61d20, 0, 4;
    %pushi/vec4 2885877762, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002432fb61d20, 0, 4;
    %pushi/vec4 537133071, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002432fb61d20, 0, 4;
    %pushi/vec4 537198612, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002432fb61d20, 0, 4;
    %pushi/vec4 8726560, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002432fb61d20, 0, 4;
    %pushi/vec4 10756130, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002432fb61d20, 0, 4;
    %pushi/vec4 10758178, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002432fb61d20, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002432fb61d20, 0, 4;
    %pushi/vec4 2886008836, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002432fb61d20, 0, 4;
    %pushi/vec4 537264153, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002432fb61d20, 0, 4;
    %pushi/vec4 537329694, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002432fb61d20, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002432fb61d20, 0, 4;
    %pushi/vec4 13056038, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002432fb61d20, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002432fb61d20, 0, 4;
    %pushi/vec4 2886074373, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002432fb61d20, 0, 4;
    %pushi/vec4 2886139910, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002432fb61d20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002432fb61d20, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002432fb61d20, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002432fb61d20, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002432fb61d20, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002432fb61d20, 0, 4;
    %end;
    .thread T_1;
    .scope S_000002432fb3ff20;
T_2 ;
    %wait E_000002432faca080;
    %load/vec4 v000002432fb61780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002432fb4b870_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002432fb4b5f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002432fb60240_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002432fb5fd40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002432fb60380_0, 0;
    %assign/vec4 v000002432fb61280_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002432fb60740_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000002432fb60ec0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002432fb4b870_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002432fb4b5f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002432fb60240_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002432fb5fd40_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002432fb60380_0, 0;
    %assign/vec4 v000002432fb61280_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002432fb60740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000002432fb606a0_0;
    %assign/vec4 v000002432fb4b5f0_0, 0;
    %load/vec4 v000002432fb615a0_0;
    %assign/vec4 v000002432fb4b870_0, 0;
    %load/vec4 v000002432fb606a0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002432fb5fd40_0, 0;
    %load/vec4 v000002432fb606a0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002432fb61280_0, 4, 5;
    %load/vec4 v000002432fb606a0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000002432fb606a0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002432fb61280_0, 4, 5;
    %load/vec4 v000002432fb606a0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002432fb606a0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002432fb606a0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002432fb606a0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000002432fb606a0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000002432fb606a0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000002432fb60380_0, 0;
    %load/vec4 v000002432fb606a0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000002432fb606a0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000002432fb60240_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000002432fb606a0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000002432fb60240_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000002432fb606a0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002432fb60240_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002432fb3f8e0;
T_3 ;
    %wait E_000002432faca5c0;
    %load/vec4 v000002432fb4b0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002432fb4add0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000002432fb4add0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002432fb4add0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002432fb4b050, 0, 4;
    %load/vec4 v000002432fb4add0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002432fb4add0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002432fb4ab50_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000002432fb4aab0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000002432fb4aa10_0;
    %load/vec4 v000002432fb4ab50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002432fb4b050, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002432fb4b050, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002432fb3f8e0;
T_4 ;
    %wait E_000002432faca540;
    %load/vec4 v000002432fb4ab50_0;
    %load/vec4 v000002432fb4a8d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000002432fb4ab50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000002432fb4aab0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002432fb4aa10_0;
    %assign/vec4 v000002432fb4a650_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002432fb4a8d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002432fb4b050, 4;
    %assign/vec4 v000002432fb4a650_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002432fb3f8e0;
T_5 ;
    %wait E_000002432faca540;
    %load/vec4 v000002432fb4ab50_0;
    %load/vec4 v000002432fb4a970_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000002432fb4ab50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000002432fb4aab0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002432fb4aa10_0;
    %assign/vec4 v000002432fb4a6f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002432fb4a970_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002432fb4b050, 4;
    %assign/vec4 v000002432fb4a6f0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002432fb3f8e0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000002432fb411e0;
    %jmp t_0;
    .scope S_000002432fb411e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002432fb4a330_0, 0, 32;
T_6.0 ;
    %load/vec4 v000002432fb4a330_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000002432fb4a330_0;
    %ix/getv/s 4, v000002432fb4a330_0;
    %load/vec4a v000002432fb4b050, 4;
    %ix/getv/s 4, v000002432fb4a330_0;
    %load/vec4a v000002432fb4b050, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002432fb4a330_0;
    %addi 1, 0, 32;
    %store/vec4 v000002432fb4a330_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000002432fb3f8e0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000002432fb41050;
T_7 ;
    %wait E_000002432fac9e40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002432fb49c50_0, 0, 32;
    %load/vec4 v000002432fb49cf0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002432fb49cf0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002432fb4afb0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002432fb49c50_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002432fb49cf0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002432fb49cf0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002432fb49cf0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002432fb4afb0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002432fb49c50_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000002432fb4afb0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000002432fb4afb0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002432fb49c50_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002432fb40ec0;
T_8 ;
    %wait E_000002432faca5c0;
    %load/vec4 v000002432fb47a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002432fb46910_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002432fb4dd50_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002432fb4dd50_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000002432fb46910_0;
    %load/vec4 v000002432fb4df30_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002432fb46910_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002432fb46910_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002432fb46910_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002432fb46910_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002432fb46910_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002432fb46910_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002432fb40ec0;
T_9 ;
    %wait E_000002432faca5c0;
    %load/vec4 v000002432fb47a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002432fb47590_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002432fb47d10_0;
    %assign/vec4 v000002432fb47590_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002432fb3fa70;
T_10 ;
    %wait E_000002432fac9940;
    %load/vec4 v000002432fb48850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002432fb47450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002432fb483f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002432fb473b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002432fb47090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002432fb46870_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002432fb46690_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000002432fb48170_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000002432fb48210_0;
    %load/vec4 v000002432fb467d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000002432fb48350_0;
    %load/vec4 v000002432fb467d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000002432fb46b90_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000002432fb482b0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000002432fb48210_0;
    %load/vec4 v000002432fb478b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000002432fb48350_0;
    %load/vec4 v000002432fb478b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002432fb47450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002432fb483f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002432fb473b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002432fb47090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002432fb46870_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000002432fb479f0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002432fb47450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002432fb483f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002432fb473b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002432fb47090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002432fb46870_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002432fb47450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002432fb483f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002432fb473b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002432fb47090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002432fb46870_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002432fb40880;
T_11 ;
    %wait E_000002432fac9c40;
    %load/vec4 v000002432fb42ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002432fb43b60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002432fb43c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb42080_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb42d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb43160_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb41b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb41cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb43d40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002432fb41900_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb43340_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb437a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb42da0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002432fb42580_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002432fb428a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002432fb43f20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002432fb43ac0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002432fb426c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002432fb41a40_0, 0;
    %assign/vec4 v000002432fb42940_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002432fb42300_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000002432fb42a80_0;
    %assign/vec4 v000002432fb42940_0, 0;
    %load/vec4 v000002432fb41fe0_0;
    %assign/vec4 v000002432fb41a40_0, 0;
    %load/vec4 v000002432fb42bc0_0;
    %assign/vec4 v000002432fb426c0_0, 0;
    %load/vec4 v000002432fb43520_0;
    %assign/vec4 v000002432fb43ac0_0, 0;
    %load/vec4 v000002432fb42260_0;
    %assign/vec4 v000002432fb43f20_0, 0;
    %load/vec4 v000002432fb41ea0_0;
    %assign/vec4 v000002432fb428a0_0, 0;
    %load/vec4 v000002432fb421c0_0;
    %assign/vec4 v000002432fb42580_0, 0;
    %load/vec4 v000002432fb435c0_0;
    %assign/vec4 v000002432fb42da0_0, 0;
    %load/vec4 v000002432fb438e0_0;
    %assign/vec4 v000002432fb437a0_0, 0;
    %load/vec4 v000002432fb41d60_0;
    %assign/vec4 v000002432fb43340_0, 0;
    %load/vec4 v000002432fb43fc0_0;
    %assign/vec4 v000002432fb41900_0, 0;
    %load/vec4 v000002432fb43980_0;
    %assign/vec4 v000002432fb43d40_0, 0;
    %load/vec4 v000002432fb43660_0;
    %assign/vec4 v000002432fb41cc0_0, 0;
    %load/vec4 v000002432fb44060_0;
    %assign/vec4 v000002432fb41b80_0, 0;
    %load/vec4 v000002432fb429e0_0;
    %assign/vec4 v000002432fb43160_0, 0;
    %load/vec4 v000002432fb42440_0;
    %assign/vec4 v000002432fb42d00_0, 0;
    %load/vec4 v000002432fb41ae0_0;
    %assign/vec4 v000002432fb42080_0, 0;
    %load/vec4 v000002432fb43020_0;
    %assign/vec4 v000002432fb43c00_0, 0;
    %load/vec4 v000002432fb43200_0;
    %assign/vec4 v000002432fb43b60_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002432fb43b60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002432fb43c00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb42080_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb42d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb43160_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb41b80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb41cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb43d40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002432fb41900_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb43340_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb437a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb42da0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002432fb42580_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002432fb428a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002432fb43f20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002432fb43ac0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002432fb426c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002432fb41a40_0, 0;
    %assign/vec4 v000002432fb42940_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002432fb41370;
T_12 ;
    %wait E_000002432fac9fc0;
    %load/vec4 v000002432fb4ddf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002432fb44880_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002432fb45780_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002432fb45140_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb44380_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb442e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb44ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb44420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb44f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb44600_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb44240_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb44100_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb44920_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002432fb45460_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002432fb44a60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002432fb450a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002432fb453c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002432fb44ba0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002432fb44b00_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002432fb449c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002432fb44ce0_0, 0;
    %assign/vec4 v000002432fb44c40_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002432fb4de90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000002432fb42f80_0;
    %assign/vec4 v000002432fb44c40_0, 0;
    %load/vec4 v000002432fb430c0_0;
    %assign/vec4 v000002432fb44ce0_0, 0;
    %load/vec4 v000002432fb45500_0;
    %assign/vec4 v000002432fb449c0_0, 0;
    %load/vec4 v000002432fb441a0_0;
    %assign/vec4 v000002432fb44b00_0, 0;
    %load/vec4 v000002432fb456e0_0;
    %assign/vec4 v000002432fb44ba0_0, 0;
    %load/vec4 v000002432fb45640_0;
    %assign/vec4 v000002432fb453c0_0, 0;
    %load/vec4 v000002432fb432a0_0;
    %assign/vec4 v000002432fb450a0_0, 0;
    %load/vec4 v000002432fb44e20_0;
    %assign/vec4 v000002432fb44a60_0, 0;
    %load/vec4 v000002432fb447e0_0;
    %assign/vec4 v000002432fb45460_0, 0;
    %load/vec4 v000002432fb45320_0;
    %assign/vec4 v000002432fb44920_0, 0;
    %load/vec4 v000002432fb45000_0;
    %assign/vec4 v000002432fb44100_0, 0;
    %load/vec4 v000002432fb444c0_0;
    %assign/vec4 v000002432fb44240_0, 0;
    %load/vec4 v000002432fb451e0_0;
    %assign/vec4 v000002432fb44600_0, 0;
    %load/vec4 v000002432fb455a0_0;
    %assign/vec4 v000002432fb44f60_0, 0;
    %load/vec4 v000002432fb44d80_0;
    %assign/vec4 v000002432fb44420_0, 0;
    %load/vec4 v000002432fb44560_0;
    %assign/vec4 v000002432fb44ec0_0, 0;
    %load/vec4 v000002432fb44740_0;
    %assign/vec4 v000002432fb442e0_0, 0;
    %load/vec4 v000002432fb446a0_0;
    %assign/vec4 v000002432fb44380_0, 0;
    %load/vec4 v000002432fb43a20_0;
    %assign/vec4 v000002432fb45140_0, 0;
    %load/vec4 v000002432fb433e0_0;
    %assign/vec4 v000002432fb45780_0, 0;
    %load/vec4 v000002432fb45280_0;
    %assign/vec4 v000002432fb44880_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002432fb44880_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002432fb45780_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002432fb45140_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb44380_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb442e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb44ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb44420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb44f60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb44600_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb44240_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb44100_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb44920_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002432fb45460_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002432fb44a60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002432fb450a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002432fb453c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002432fb44ba0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002432fb44b00_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002432fb449c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002432fb44ce0_0, 0;
    %assign/vec4 v000002432fb44c40_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002432f93da30;
T_13 ;
    %wait E_000002432fac9340;
    %load/vec4 v000002432fb376b0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002432fb372f0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002432fb372f0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002432fb372f0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002432fb372f0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002432fb372f0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002432fb372f0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002432fb372f0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002432fb372f0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002432fb372f0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002432fb372f0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002432fb372f0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002432fb372f0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002432fb372f0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002432fb372f0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002432fb372f0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002432fb372f0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002432fb372f0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002432fb372f0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002432fb372f0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002432fb372f0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002432fb372f0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002432fb372f0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002432f93d8a0;
T_14 ;
    %wait E_000002432fac9380;
    %load/vec4 v000002432fb381f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000002432fb36170_0;
    %pad/u 33;
    %load/vec4 v000002432fb36210_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000002432fb371b0_0, 0;
    %assign/vec4 v000002432fb35b30_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000002432fb36170_0;
    %pad/u 33;
    %load/vec4 v000002432fb36210_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000002432fb371b0_0, 0;
    %assign/vec4 v000002432fb35b30_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000002432fb36170_0;
    %pad/u 33;
    %load/vec4 v000002432fb36210_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000002432fb371b0_0, 0;
    %assign/vec4 v000002432fb35b30_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000002432fb36170_0;
    %pad/u 33;
    %load/vec4 v000002432fb36210_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000002432fb371b0_0, 0;
    %assign/vec4 v000002432fb35b30_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000002432fb36170_0;
    %pad/u 33;
    %load/vec4 v000002432fb36210_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000002432fb371b0_0, 0;
    %assign/vec4 v000002432fb35b30_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000002432fb36170_0;
    %pad/u 33;
    %load/vec4 v000002432fb36210_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000002432fb371b0_0, 0;
    %assign/vec4 v000002432fb35b30_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000002432fb36210_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000002432fb35b30_0;
    %load/vec4 v000002432fb36210_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002432fb36170_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000002432fb36210_0;
    %sub;
    %part/u 1;
    %load/vec4 v000002432fb36210_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000002432fb35b30_0, 0;
    %load/vec4 v000002432fb36170_0;
    %ix/getv 4, v000002432fb36210_0;
    %shiftl 4;
    %assign/vec4 v000002432fb371b0_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000002432fb36210_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000002432fb35b30_0;
    %load/vec4 v000002432fb36210_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002432fb36170_0;
    %load/vec4 v000002432fb36210_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000002432fb36210_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000002432fb35b30_0, 0;
    %load/vec4 v000002432fb36170_0;
    %ix/getv 4, v000002432fb36210_0;
    %shiftr 4;
    %assign/vec4 v000002432fb371b0_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002432fb35b30_0, 0;
    %load/vec4 v000002432fb36170_0;
    %load/vec4 v000002432fb36210_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000002432fb371b0_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002432fb35b30_0, 0;
    %load/vec4 v000002432fb36210_0;
    %load/vec4 v000002432fb36170_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000002432fb371b0_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002432f8169c0;
T_15 ;
    %wait E_000002432fac8b00;
    %load/vec4 v000002432fb346e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000002432fb34d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb34780_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb35860_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb34be0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002432fb354a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002432fb34fa0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002432fb34aa0_0, 0;
    %assign/vec4 v000002432fb34e60_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002432fa55c20_0;
    %assign/vec4 v000002432fb34e60_0, 0;
    %load/vec4 v000002432fb34dc0_0;
    %assign/vec4 v000002432fb34aa0_0, 0;
    %load/vec4 v000002432fb34500_0;
    %assign/vec4 v000002432fb34fa0_0, 0;
    %load/vec4 v000002432fa3e2a0_0;
    %assign/vec4 v000002432fb354a0_0, 0;
    %load/vec4 v000002432fa55cc0_0;
    %assign/vec4 v000002432fb34be0_0, 0;
    %load/vec4 v000002432fa3dee0_0;
    %assign/vec4 v000002432fb35860_0, 0;
    %load/vec4 v000002432fb345a0_0;
    %assign/vec4 v000002432fb34780_0, 0;
    %load/vec4 v000002432fb357c0_0;
    %assign/vec4 v000002432fb34d20_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002432fb40ba0;
T_16 ;
    %wait E_000002432faca540;
    %load/vec4 v000002432fb5c0a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000002432fb5c820_0;
    %load/vec4 v000002432fb5be20_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002432fb5b920, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002432fb40ba0;
T_17 ;
    %wait E_000002432faca540;
    %load/vec4 v000002432fb5be20_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002432fb5b920, 4;
    %assign/vec4 v000002432fb5c8c0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000002432fb40ba0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002432fb5c280_0, 0, 32;
T_18.0 ;
    %load/vec4 v000002432fb5c280_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002432fb5c280_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002432fb5b920, 0, 4;
    %load/vec4 v000002432fb5c280_0;
    %addi 1, 0, 32;
    %store/vec4 v000002432fb5c280_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_000002432fb40ba0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002432fb5c280_0, 0, 32;
T_19.0 ;
    %load/vec4 v000002432fb5c280_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000002432fb5c280_0;
    %load/vec4a v000002432fb5b920, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000002432fb5c280_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002432fb5c280_0;
    %addi 1, 0, 32;
    %store/vec4 v000002432fb5c280_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000002432fb40d30;
T_20 ;
    %wait E_000002432fac99c0;
    %load/vec4 v000002432fb5bd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000002432fb5ba60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb5bba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb5c140_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002432fb5ce60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002432fb5c960_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002432fb5b600_0, 0;
    %assign/vec4 v000002432fb5b1a0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002432fb5b9c0_0;
    %assign/vec4 v000002432fb5b1a0_0, 0;
    %load/vec4 v000002432fb5c780_0;
    %assign/vec4 v000002432fb5b600_0, 0;
    %load/vec4 v000002432fb5b060_0;
    %assign/vec4 v000002432fb5ce60_0, 0;
    %load/vec4 v000002432fb5ae80_0;
    %assign/vec4 v000002432fb5c960_0, 0;
    %load/vec4 v000002432fb5b100_0;
    %assign/vec4 v000002432fb5c140_0, 0;
    %load/vec4 v000002432fb5cfa0_0;
    %assign/vec4 v000002432fb5ba60_0, 0;
    %load/vec4 v000002432fb5c1e0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000002432fb5bba0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002432faecea0;
T_21 ;
    %wait E_000002432fac8d40;
    %load/vec4 v000002432fb6e1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002432fb6d7f0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000002432fb6d7f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002432fb6d7f0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002432f909f50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002432fb6ebf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002432fb6ea10_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000002432f909f50;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000002432fb6ebf0_0;
    %inv;
    %assign/vec4 v000002432fb6ebf0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000002432f909f50;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./Swapping/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002432fb6ea10_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002432fb6ea10_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000002432fb6d570_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
