// Seed: 1027327207
module module_0 #(
    parameter id_6 = 32'd64
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output logic [7:0] id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout tri0 id_1;
  assign id_1 = 1;
  parameter id_6 = 1;
  assign id_5[id_6] = -1;
  logic id_7;
endmodule
module module_1 #(
    parameter id_12 = 32'd31,
    parameter id_2  = 32'd17,
    parameter id_4  = 32'd9,
    parameter id_5  = 32'd65,
    parameter id_7  = 32'd56
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    _id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14
);
  inout wire id_14;
  input wire id_13;
  inout wire _id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire _id_7;
  input wire id_6;
  module_0 modCall_1 (
      id_14,
      id_9,
      id_14,
      id_13,
      id_3
  );
  assign modCall_1.id_1 = 0;
  inout wire _id_5;
  inout wire _id_4;
  output logic [7:0] id_3;
  inout wire _id_2;
  input logic [7:0] id_1;
  wire [id_4  - "" : id_12] id_15;
  logic [7:0][id_5 : id_7] id_16;
  uwire id_17, id_18, id_19, id_20, id_21, id_22;
  wire id_23;
  assign id_20 = -1 ? -1'b0 : 1;
  id_24 :
  assert property (@(posedge 1'd0) -1)
  else $clog2(95);
  ;
  logic id_25 [-1];
  wire  id_26;
endmodule
