// Seed: 3510686147
`timescale 1ps / 1ps
module module_0 (
    input  logic id_0,
    input  logic id_1,
    output logic id_2
);
  generate
    assign id_2 = id_1;
  endgenerate
endmodule
