$comment
	File created using the following command:
		vcd file DirRegister.msim.vcd -direction
$end
$date
	Tue Dec 01 10:42:25 2020
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module DirRegister_vlg_vec_tst $end
$var reg 1 ! Clock $end
$var reg 16 " InDir [15:0] $end
$var reg 1 # ResetSystem $end
$var reg 1 $ SaveDir $end
$var wire 1 % DirOut [15] $end
$var wire 1 & DirOut [14] $end
$var wire 1 ' DirOut [13] $end
$var wire 1 ( DirOut [12] $end
$var wire 1 ) DirOut [11] $end
$var wire 1 * DirOut [10] $end
$var wire 1 + DirOut [9] $end
$var wire 1 , DirOut [8] $end
$var wire 1 - DirOut [7] $end
$var wire 1 . DirOut [6] $end
$var wire 1 / DirOut [5] $end
$var wire 1 0 DirOut [4] $end
$var wire 1 1 DirOut [3] $end
$var wire 1 2 DirOut [2] $end
$var wire 1 3 DirOut [1] $end
$var wire 1 4 DirOut [0] $end
$var wire 1 5 sampler $end
$scope module i1 $end
$var wire 1 6 gnd $end
$var wire 1 7 vcc $end
$var wire 1 8 unknown $end
$var tri1 1 9 devclrn $end
$var tri1 1 : devpor $end
$var tri1 1 ; devoe $end
$var wire 1 < DirOut[0]~output_o $end
$var wire 1 = DirOut[1]~output_o $end
$var wire 1 > DirOut[2]~output_o $end
$var wire 1 ? DirOut[3]~output_o $end
$var wire 1 @ DirOut[4]~output_o $end
$var wire 1 A DirOut[5]~output_o $end
$var wire 1 B DirOut[6]~output_o $end
$var wire 1 C DirOut[7]~output_o $end
$var wire 1 D DirOut[8]~output_o $end
$var wire 1 E DirOut[9]~output_o $end
$var wire 1 F DirOut[10]~output_o $end
$var wire 1 G DirOut[11]~output_o $end
$var wire 1 H DirOut[12]~output_o $end
$var wire 1 I DirOut[13]~output_o $end
$var wire 1 J DirOut[14]~output_o $end
$var wire 1 K DirOut[15]~output_o $end
$var wire 1 L Clock~input_o $end
$var wire 1 M Clock~inputclkctrl_outclk $end
$var wire 1 N InDir[0]~input_o $end
$var wire 1 O FF0~feeder_combout $end
$var wire 1 P ResetSystem~input_o $end
$var wire 1 Q ResetSystem~inputclkctrl_outclk $end
$var wire 1 R SaveDir~input_o $end
$var wire 1 S FF0~q $end
$var wire 1 T InDir[1]~input_o $end
$var wire 1 U FF1~feeder_combout $end
$var wire 1 V FF1~q $end
$var wire 1 W InDir[2]~input_o $end
$var wire 1 X FF2~q $end
$var wire 1 Y InDir[3]~input_o $end
$var wire 1 Z FF3~feeder_combout $end
$var wire 1 [ FF3~q $end
$var wire 1 \ InDir[4]~input_o $end
$var wire 1 ] FF4~feeder_combout $end
$var wire 1 ^ FF4~q $end
$var wire 1 _ InDir[5]~input_o $end
$var wire 1 ` FF5~feeder_combout $end
$var wire 1 a FF5~q $end
$var wire 1 b InDir[6]~input_o $end
$var wire 1 c FF6~feeder_combout $end
$var wire 1 d FF6~q $end
$var wire 1 e InDir[7]~input_o $end
$var wire 1 f FF7~q $end
$var wire 1 g InDir[8]~input_o $end
$var wire 1 h FF8~feeder_combout $end
$var wire 1 i FF8~q $end
$var wire 1 j InDir[9]~input_o $end
$var wire 1 k FF9~q $end
$var wire 1 l InDir[10]~input_o $end
$var wire 1 m FF10~feeder_combout $end
$var wire 1 n FF10~q $end
$var wire 1 o InDir[11]~input_o $end
$var wire 1 p FF11~feeder_combout $end
$var wire 1 q FF11~q $end
$var wire 1 r InDir[12]~input_o $end
$var wire 1 s FF12~feeder_combout $end
$var wire 1 t FF12~q $end
$var wire 1 u InDir[13]~input_o $end
$var wire 1 v FF13~q $end
$var wire 1 w InDir[14]~input_o $end
$var wire 1 x FF14~q $end
$var wire 1 y InDir[15]~input_o $end
$var wire 1 z FF15~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b111111000000 "
1#
0$
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
x5
06
17
x8
19
1:
1;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
1P
1Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
1b
1c
0d
1e
0f
1g
1h
0i
1j
0k
1l
1m
0n
1o
1p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
$end
#10000
1!
1L
1M
05
#20000
0!
0L
0M
15
#30000
1!
1L
1M
05
#40000
0!
0L
0M
15
#50000
1!
1L
1M
05
#60000
0!
0L
0M
15
#70000
1!
1L
1M
05
#80000
0!
0L
0M
15
#90000
1!
1L
1M
05
#100000
0!
0L
0M
15
#110000
1!
1L
1M
05
#120000
0!
0L
0M
15
#130000
1!
1L
1M
05
#140000
0!
0L
0M
15
#150000
1!
1L
1M
05
#160000
0!
0L
0M
15
#170000
1!
1L
1M
05
#180000
0!
0L
0M
15
#190000
1!
1L
1M
05
#200000
0!
0L
0M
15
#210000
1!
1L
1M
05
#220000
0!
0L
0M
15
#230000
1!
1L
1M
05
#240000
0!
0L
0M
15
#250000
1!
1L
1M
05
#260000
0!
0L
0M
15
#270000
1!
1L
1M
05
#280000
0!
0L
0M
15
#290000
1!
1L
1M
05
#300000
0!
0L
0M
15
#310000
1!
1L
1M
05
#320000
0!
0L
0M
15
#330000
1!
1L
1M
05
#340000
0!
0L
0M
15
#350000
1!
1L
1M
05
#360000
0!
0L
0M
15
#370000
1!
1L
1M
05
#380000
0!
0L
0M
15
#390000
1!
1L
1M
05
#400000
0!
0L
0M
15
#410000
1!
1L
1M
05
#420000
0!
0L
0M
15
#430000
1!
1L
1M
05
#440000
0!
0L
0M
15
#450000
1$
1!
1R
1L
1M
05
1q
1n
1k
1i
1f
1d
1G
1F
1E
1D
1C
1B
1)
1*
1+
1,
1-
1.
#460000
0!
0L
0M
15
#470000
0$
1!
0R
1L
1M
05
#480000
0!
0L
0M
15
#490000
1!
1L
1M
05
#500000
0!
0L
0M
15
#510000
1!
1L
1M
05
#520000
0!
0L
0M
15
#530000
1!
1L
1M
05
#540000
0!
0L
0M
15
#550000
1!
1L
1M
05
#560000
0!
0L
0M
15
#570000
1!
1L
1M
05
#580000
0!
0L
0M
15
#590000
1!
1L
1M
05
#600000
0!
0L
0M
15
#610000
1!
1L
1M
05
#620000
0!
0L
0M
15
#630000
1!
1L
1M
05
#640000
0!
0L
0M
15
#650000
1!
1L
1M
05
#660000
0!
0L
0M
15
#670000
1!
1L
1M
05
#680000
0!
0L
0M
15
#690000
1!
1L
1M
05
#700000
0!
0L
0M
15
#710000
1!
1L
1M
05
#720000
0!
0L
0M
15
#730000
1!
1L
1M
05
#740000
0!
0L
0M
15
#750000
1!
1L
1M
05
#760000
0!
0L
0M
15
#770000
1!
1L
1M
05
#780000
0!
0L
0M
15
#790000
1!
1L
1M
05
#800000
0!
0L
0M
15
#810000
1!
1L
1M
05
#820000
0!
0L
0M
15
#830000
1!
1L
1M
05
#840000
0!
0L
0M
15
#850000
1!
1L
1M
05
#860000
0!
0L
0M
15
#870000
1!
1L
1M
05
#880000
0!
0L
0M
15
#890000
1!
1L
1M
05
#900000
0!
0L
0M
15
#910000
1!
1L
1M
05
#920000
0!
0L
0M
15
#930000
1!
1L
1M
05
#940000
0!
0L
0M
15
#950000
1!
1L
1M
05
#960000
0!
0L
0M
15
#970000
1!
1L
1M
05
#980000
0!
0L
0M
15
#990000
1!
1L
1M
05
#1000000
