{
  "Top": "myproject",
  "RtlTop": "myproject",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcu250",
    "Package": "-figd2104",
    "Speed": "-2L-e"
  },
  "HlsSolution": {"Config": [
      "config_array_partition -maximum_size=4096",
      "config_compile -name_max_length=80",
      "config_schedule -enable_dsp_full_reg=0"
    ]},
  "Args": {
    "layer1_input": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_fixed",
        "arraySizes": ["120"],
        "interfaceRef": "layer1_input_V"
      }
    },
    "layer6_out": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_fixed",
        "arraySizes": ["1"]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "226",
    "Uncertainty": "0.625"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "myproject",
    "Version": "1.0",
    "DisplayName": "Myproject",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/firmware\/myproject.cpp"],
    "Vhdl": [
      "impl\/vhdl\/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s.vhd",
      "impl\/vhdl\/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s.vhd",
      "impl\/vhdl\/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s.vhd",
      "impl\/vhdl\/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s.vhd",
      "impl\/vhdl\/fifo_w17_d2_A.vhd",
      "impl\/vhdl\/fifo_w18_d2_A.vhd",
      "impl\/vhdl\/gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s.vhd",
      "impl\/vhdl\/gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s.vhd",
      "impl\/vhdl\/myproject_mac_muladd_18s_18s_28s_28_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_6ns_18s_24_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_6s_18s_24_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_7ns_18s_25_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_7s_18s_25_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_8ns_18s_26_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_8s_18s_26_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_9ns_18s_27_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_9s_18s_27_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_10ns_18s_28_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_10s_18s_28_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_11ns_18s_28_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_11s_18s_28_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_12ns_18s_28_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_12s_18s_28_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_13ns_18s_28_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_13s_18s_28_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_14ns_18s_28_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_14s_18s_28_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_15ns_18s_28_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_17ns_8ns_24_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_17ns_9ns_25_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_17ns_10ns_26_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_17ns_10s_27_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_17ns_11ns_27_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_17ns_11s_28_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_17ns_12ns_28_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_17ns_12s_28_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_17ns_13ns_28_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_17ns_13s_28_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_18s_6ns_24_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_18s_6s_24_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_18s_7ns_25_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_18s_7s_25_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_18s_8ns_26_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_18s_8s_26_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_18s_9ns_27_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_18s_9s_27_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_18s_10ns_28_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_18s_10s_28_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_18s_11ns_28_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_18s_11s_28_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_18s_12ns_28_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_18s_12s_28_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_18s_13ns_28_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_18s_13s_28_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_18s_18s_28_1_1.vhd",
      "impl\/vhdl\/myproject_mul_mul_19s_18s_28_1_1.vhd",
      "impl\/vhdl\/relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s.vhd",
      "impl\/vhdl\/sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s.vhd",
      "impl\/vhdl\/sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s_sigmoid_tabbkb.vhd",
      "impl\/vhdl\/sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s.vhd",
      "impl\/vhdl\/sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_sigmoid_table4.vhd",
      "impl\/vhdl\/tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s.vhd",
      "impl\/vhdl\/tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_tanh_table2.vhd",
      "impl\/vhdl\/myproject.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s.v",
      "impl\/verilog\/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s.v",
      "impl\/verilog\/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s.v",
      "impl\/verilog\/dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s.v",
      "impl\/verilog\/fifo_w17_d2_A.v",
      "impl\/verilog\/fifo_w18_d2_A.v",
      "impl\/verilog\/gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s.v",
      "impl\/verilog\/gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s.v",
      "impl\/verilog\/myproject_mac_muladd_18s_18s_28s_28_1_1.v",
      "impl\/verilog\/myproject_mul_mul_6ns_18s_24_1_1.v",
      "impl\/verilog\/myproject_mul_mul_6s_18s_24_1_1.v",
      "impl\/verilog\/myproject_mul_mul_7ns_18s_25_1_1.v",
      "impl\/verilog\/myproject_mul_mul_7s_18s_25_1_1.v",
      "impl\/verilog\/myproject_mul_mul_8ns_18s_26_1_1.v",
      "impl\/verilog\/myproject_mul_mul_8s_18s_26_1_1.v",
      "impl\/verilog\/myproject_mul_mul_9ns_18s_27_1_1.v",
      "impl\/verilog\/myproject_mul_mul_9s_18s_27_1_1.v",
      "impl\/verilog\/myproject_mul_mul_10ns_18s_28_1_1.v",
      "impl\/verilog\/myproject_mul_mul_10s_18s_28_1_1.v",
      "impl\/verilog\/myproject_mul_mul_11ns_18s_28_1_1.v",
      "impl\/verilog\/myproject_mul_mul_11s_18s_28_1_1.v",
      "impl\/verilog\/myproject_mul_mul_12ns_18s_28_1_1.v",
      "impl\/verilog\/myproject_mul_mul_12s_18s_28_1_1.v",
      "impl\/verilog\/myproject_mul_mul_13ns_18s_28_1_1.v",
      "impl\/verilog\/myproject_mul_mul_13s_18s_28_1_1.v",
      "impl\/verilog\/myproject_mul_mul_14ns_18s_28_1_1.v",
      "impl\/verilog\/myproject_mul_mul_14s_18s_28_1_1.v",
      "impl\/verilog\/myproject_mul_mul_15ns_18s_28_1_1.v",
      "impl\/verilog\/myproject_mul_mul_17ns_8ns_24_1_1.v",
      "impl\/verilog\/myproject_mul_mul_17ns_9ns_25_1_1.v",
      "impl\/verilog\/myproject_mul_mul_17ns_10ns_26_1_1.v",
      "impl\/verilog\/myproject_mul_mul_17ns_10s_27_1_1.v",
      "impl\/verilog\/myproject_mul_mul_17ns_11ns_27_1_1.v",
      "impl\/verilog\/myproject_mul_mul_17ns_11s_28_1_1.v",
      "impl\/verilog\/myproject_mul_mul_17ns_12ns_28_1_1.v",
      "impl\/verilog\/myproject_mul_mul_17ns_12s_28_1_1.v",
      "impl\/verilog\/myproject_mul_mul_17ns_13ns_28_1_1.v",
      "impl\/verilog\/myproject_mul_mul_17ns_13s_28_1_1.v",
      "impl\/verilog\/myproject_mul_mul_18s_6ns_24_1_1.v",
      "impl\/verilog\/myproject_mul_mul_18s_6s_24_1_1.v",
      "impl\/verilog\/myproject_mul_mul_18s_7ns_25_1_1.v",
      "impl\/verilog\/myproject_mul_mul_18s_7s_25_1_1.v",
      "impl\/verilog\/myproject_mul_mul_18s_8ns_26_1_1.v",
      "impl\/verilog\/myproject_mul_mul_18s_8s_26_1_1.v",
      "impl\/verilog\/myproject_mul_mul_18s_9ns_27_1_1.v",
      "impl\/verilog\/myproject_mul_mul_18s_9s_27_1_1.v",
      "impl\/verilog\/myproject_mul_mul_18s_10ns_28_1_1.v",
      "impl\/verilog\/myproject_mul_mul_18s_10s_28_1_1.v",
      "impl\/verilog\/myproject_mul_mul_18s_11ns_28_1_1.v",
      "impl\/verilog\/myproject_mul_mul_18s_11s_28_1_1.v",
      "impl\/verilog\/myproject_mul_mul_18s_12ns_28_1_1.v",
      "impl\/verilog\/myproject_mul_mul_18s_12s_28_1_1.v",
      "impl\/verilog\/myproject_mul_mul_18s_13ns_28_1_1.v",
      "impl\/verilog\/myproject_mul_mul_18s_13s_28_1_1.v",
      "impl\/verilog\/myproject_mul_mul_18s_18s_28_1_1.v",
      "impl\/verilog\/myproject_mul_mul_19s_18s_28_1_1.v",
      "impl\/verilog\/relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s.v",
      "impl\/verilog\/sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s.v",
      "impl\/verilog\/sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s_sigmoid_tabbkb.v",
      "impl\/verilog\/sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s_sigmoid_tabbkb_rom.dat",
      "impl\/verilog\/sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s.v",
      "impl\/verilog\/sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_sigmoid_table4.v",
      "impl\/verilog\/sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_sigmoid_table4_rom.dat",
      "impl\/verilog\/tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s.v",
      "impl\/verilog\/tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_tanh_table2.v",
      "impl\/verilog\/tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_tanh_table2_rom.dat",
      "impl\/verilog\/myproject.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/jiuyal2\/HLS4ML_VS_MANUAL\/documents\/Benchmarks\/RNN\/toptagging\/hls\/toptagging_gru_hls4ml_prj\/myproject_prj\/solution1\/.autopilot\/db\/myproject.design.xml",
    "DebugDir": "\/home\/jiuyal2\/HLS4ML_VS_MANUAL\/documents\/Benchmarks\/RNN\/toptagging\/hls\/toptagging_gru_hls4ml_prj\/myproject_prj\/solution1\/.debug",
    "ProtoInst": ["\/home\/jiuyal2\/HLS4ML_VS_MANUAL\/documents\/Benchmarks\/RNN\/toptagging\/hls\/toptagging_gru_hls4ml_prj\/myproject_prj\/solution1\/.debug\/myproject.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_ready ap_idle",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "ready": {"Type": "bool"},
        "idle": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst",
      "bundle_role": "default"
    },
    "layer1_input_V": {
      "type": "data",
      "dir": "in",
      "width": "2160",
      "ctype": {"DATA": {
          "Type": "real fixed signed 10",
          "Width": "18",
          "Bits": "2160"
        }},
      "bundle_name": "layer1_input_V",
      "bundle_role": "default"
    },
    "layer6_out_0_V": {
      "type": "data",
      "dir": "out",
      "width": "18",
      "ctype": {"DATA": {
          "Type": "real fixed signed 10",
          "Width": "18"
        }},
      "bundle_name": "layer6_out_0_V",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "layer1_input_V": {
      "dir": "in",
      "width": "2160"
    },
    "layer1_input_V_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "layer6_out_0_V": {
      "dir": "out",
      "width": "18"
    },
    "layer6_out_0_V_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "myproject",
      "Instances": [
        {
          "ModuleName": "gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s",
          "InstanceName": "gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_U0",
          "Instances": [{
              "ModuleName": "gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s",
              "InstanceName": "grp_gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_159",
              "Instances": [
                {
                  "ModuleName": "dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s",
                  "InstanceName": "grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124"
                },
                {
                  "ModuleName": "dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s",
                  "InstanceName": "grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148"
                },
                {
                  "ModuleName": "sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s",
                  "InstanceName": "grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164"
                },
                {
                  "ModuleName": "tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s",
                  "InstanceName": "grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210"
                }
              ]
            }]
        },
        {
          "ModuleName": "dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s",
          "InstanceName": "dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_U0"
        },
        {
          "ModuleName": "relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s",
          "InstanceName": "relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_U0"
        },
        {
          "ModuleName": "dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s",
          "InstanceName": "dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_U0"
        },
        {
          "ModuleName": "sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s",
          "InstanceName": "sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_U0"
        }
      ]
    },
    "Info": {
      "dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "myproject": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.934"
        },
        "Area": {
          "DSP48E": "155",
          "FF": "963",
          "LUT": "7617",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.823"
        },
        "Area": {
          "DSP48E": "1082",
          "FF": "10708",
          "LUT": "24023",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.146"
        },
        "Area": {
          "BRAM_18K": "20",
          "FF": "2",
          "LUT": "5604",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.055"
        },
        "Area": {
          "BRAM_18K": "10",
          "FF": "2",
          "LUT": "2964",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineII": "8",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.273"
        },
        "Area": {
          "BRAM_18K": "30",
          "DSP48E": "1297",
          "FF": "16567",
          "LUT": "42074",
          "URAM": "0"
        }
      },
      "gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s": {
        "Latency": {
          "LatencyBest": "221",
          "LatencyAvg": "221",
          "LatencyWorst": "221",
          "PipelineII": "221",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.273"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "20",
            "Latency": "220",
            "PipelineII": "",
            "PipelineDepth": "11"
          }],
        "Area": {
          "BRAM_18K": "30",
          "DSP48E": "1297",
          "FF": "17052",
          "LUT": "55295",
          "URAM": "0"
        }
      },
      "dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.823"
        },
        "Area": {
          "DSP48E": "1088",
          "FF": "6467",
          "LUT": "27050",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "0.967"
        },
        "Area": {
          "FF": "1090",
          "LUT": "2955",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "3.823"
        },
        "Area": {
          "DSP48E": "63",
          "FF": "417",
          "LUT": "1203",
          "BRAM_18K": "0",
          "URAM": "0"
        }
      },
      "sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.146"
        },
        "Area": {
          "BRAM_18K": "1",
          "FF": "3",
          "LUT": "155",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "myproject": {
        "Latency": {
          "LatencyBest": "226",
          "LatencyAvg": "226",
          "LatencyWorst": "226",
          "PipelineII": "222",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.273"
        },
        "Area": {
          "BRAM_18K": "31",
          "DSP48E": "2448",
          "FF": "25922",
          "LUT": "93002",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "myproject",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-02-28 00:42:41 PST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
