"C:/Efinity/2023.2/bin/efx_map" --project "Ti60_Demo" --root "example_top" --write-efx-verilog "E:/Desktop/FPGA/work/mt9m001_update(2)/outflow/Ti60_Demo.map.v" --write-premap-module "E:/Desktop/FPGA/work/mt9m001_update(2)/outflow/Ti60_Demo.elab.vdb" --binary-db "E:/Desktop/FPGA/work/mt9m001_update(2)/outflow/Ti60_Demo.vdb" --device "Ti60F225" --family "Titanium" --veri_option "verilog_mode=sv_09,vhdl_mode=vhdl_2008" --work-dir "E:/Desktop/FPGA/work/mt9m001_update(2)/work_syn" --output-dir "E:/Desktop/FPGA/work/mt9m001_update(2)/outflow" --project-xml "E:/Desktop/FPGA/work/mt9m001_update(2)/Ti60_Demo.xml" --I "E:/Desktop/FPGA/work/mt9m001_update(2)" --I "E:/Desktop/FPGA/work/mt9m001_update(2)/ip/W0_FIFO" --I "E:/Desktop/FPGA/work/mt9m001_update(2)/ip/R0_FIFO" --I "E:/Desktop/FPGA/work/mt9m001_update(2)/ip/dsi_tx" --I "E:/Desktop/FPGA/work/mt9m001_update(2)/ip/csi_rx" --I "E:/Desktop/FPGA/work/mt9m001_update(2)/ip/DdrCtrl" --I "E:/Desktop/FPGA/work/mt9m001_update(2)/ip/W0_FIFO_8" --I "E:/Desktop/FPGA/work/mt9m001_update(2)/ip/W0_FIFO_64" --I "E:/Desktop/FPGA/work/mt9m001_update(2)/ip/FIFO_W48R24" --I "E:/Desktop/FPGA/work/mt9m001_update(2)/ip/R0_FIFO_8" --I "E:/Desktop/FPGA/work/mt9m001_update(2)/ip/R0_FIFO_16" --I "E:/Desktop/FPGA/work/mt9m001_update(2)/ip/W0_FIFO_32" --I "E:/Desktop/FPGA/work/mt9m001_update(2)/ip/asyn_fifo_4kx8" --I "E:/Desktop/FPGA/work/mt9m001_update(2)/ip/FIFO_8_2048_FWFT" --I "E:/Desktop/FPGA/work/mt9m001_update(2)/ip/Shift_RAM_1_1024" --I "E:/Desktop/FPGA/work/mt9m001_update(2)/ip/RAM_256_256_2048" --I "E:/Desktop/FPGA/work/mt9m001_update(2)/ip/RAM_32_32_2048"