// Seed: 1006353810
module module_0;
  assign id_1 = id_1;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_2 = id_2;
  assign module_1.id_2 = 0;
endmodule
module module_1;
  parameter id_1 = id_1;
  module_0 modCall_1 ();
  always id_2 <= id_2;
  wire id_3;
  final $display(id_3);
  wire id_4;
endmodule
module module_2;
  assign id_1 = id_1;
  assign id_2 = id_2 !=? id_2 !== 1'h0 & 1;
  assign id_1 = -1;
  assign id_1 = (-1);
  assign module_3.type_1 = 0;
  wire id_3;
  wire id_4;
endmodule
macromodule module_3 (
    output wor   id_0,
    input  tri1  id_1,
    input  logic id_2,
    input  uwire id_3,
    output wor   id_4,
    input  tri0  id_5
);
  if (1) wor id_7 = 1'b0;
  else bit id_8, id_9, id_10;
  module_2 modCall_1 ();
  always begin : LABEL_0
    id_9 <= id_2;
    id_4 = -1'b0;
  end
  assign id_8 = -1 & (-1);
endmodule
