{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572973414157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572973414161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 12:03:34 2019 " "Processing started: Tue Nov 05 12:03:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572973414161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572973414161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6_Part2_VHDL_ROM -c Lab6_Part2_VHDL_ROM " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6_Part2_VHDL_ROM -c Lab6_Part2_VHDL_ROM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572973414161 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572973414613 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572973414613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_part2_vhdl_rom.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab6_part2_vhdl_rom.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Lab6_Part2_VHDL_ROM " "Found entity 1: Lab6_Part2_VHDL_ROM" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572973423678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572973423678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_vhdl_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file board_vhdl_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BOARD_VHDL_ROM-behavior " "Found design unit 1: BOARD_VHDL_ROM-behavior" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/board_vhdl_ROM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572973424083 ""} { "Info" "ISGN_ENTITY_NAME" "1 BOARD_VHDL_ROM " "Found entity 1: BOARD_VHDL_ROM" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/board_vhdl_ROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572973424083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572973424083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "board_rom_vhdl_init.vhd 1 0 " "Found 1 design units, including 0 entities, in source file board_rom_vhdl_init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BOARD_ROM_VHDL_INIT " "Found design unit 1: BOARD_ROM_VHDL_INIT" {  } { { "board_ROM_vhdl_init.vhd" "" { Text "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/board_ROM_vhdl_init.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572973424105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572973424105 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab6_Part2_VHDL_ROM " "Elaborating entity \"Lab6_Part2_VHDL_ROM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572973424206 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "GND inst13 " "Block or symbol \"GND\" of instance \"inst13\" overlaps another block or symbol" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 384 24 56 416 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1572973424207 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab6_part2vhdl.vhd 2 1 " "Using design file lab6_part2vhdl.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab6_Part2VHDL-logic " "Found design unit 1: Lab6_Part2VHDL-logic" {  } { { "lab6_part2vhdl.vhd" "" { Text "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/lab6_part2vhdl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572973424218 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab6_Part2VHDL " "Found entity 1: Lab6_Part2VHDL" {  } { { "lab6_part2vhdl.vhd" "" { Text "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/lab6_part2vhdl.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572973424218 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572973424218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab6_Part2VHDL Lab6_Part2VHDL:inst334 " "Elaborating entity \"Lab6_Part2VHDL\" for hierarchy \"Lab6_Part2VHDL:inst334\"" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "inst334" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 224 1576 1720 464 "inst334" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 21mux:inst " "Elaborating entity \"21mux\" for hierarchy \"21mux:inst\"" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "inst" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 216 624 744 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "21mux:inst " "Elaborated megafunction instantiation \"21mux:inst\"" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 216 624 744 296 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BOARD_VHDL_ROM BOARD_VHDL_ROM:inst11 " "Elaborating entity \"BOARD_VHDL_ROM\" for hierarchy \"BOARD_VHDL_ROM:inst11\"" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "inst11" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 320 112 272 432 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 74161:inst14 " "Elaborating entity \"74161\" for hierarchy \"74161:inst14\"" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "inst14" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 224 1256 1376 408 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74161:inst14 " "Elaborated megafunction instantiation \"74161:inst14\"" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 224 1256 1376 408 "inst14" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 74161:inst14\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"74161:inst14\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424295 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74161:inst14\|f74161:sub 74161:inst14 " "Elaborated megafunction instantiation \"74161:inst14\|f74161:sub\", which is child of megafunction instantiation \"74161:inst14\"" {  } { { "74161.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 224 1256 1376 408 "inst14" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424297 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab4_cpu.bdf 1 1 " "Using design file lab4_cpu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_CPU " "Found entity 1: Lab4_CPU" {  } { { "lab4_cpu.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/lab4_cpu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572973424311 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572973424311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lab4_CPU Lab4_CPU:inst10 " "Elaborating entity \"Lab4_CPU\" for hierarchy \"Lab4_CPU:inst10\"" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "inst10" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 240 2040 2264 400 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74283 Lab4_CPU:inst10\|74283:inst42 " "Elaborating entity \"74283\" for hierarchy \"Lab4_CPU:inst10\|74283:inst42\"" {  } { { "lab4_cpu.bdf" "inst42" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/lab4_cpu.bdf" { { 448 1048 1152 624 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_CPU:inst10\|74283:inst42 " "Elaborated megafunction instantiation \"Lab4_CPU:inst10\|74283:inst42\"" {  } { { "lab4_cpu.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/lab4_cpu.bdf" { { 448 1048 1152 624 "inst42" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74283 Lab4_CPU:inst10\|74283:inst42\|f74283:sub " "Elaborating entity \"f74283\" for hierarchy \"Lab4_CPU:inst10\|74283:inst42\|f74283:sub\"" {  } { { "74283.tdf" "sub" { Text "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424350 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab4_CPU:inst10\|74283:inst42\|f74283:sub Lab4_CPU:inst10\|74283:inst42 " "Elaborated megafunction instantiation \"Lab4_CPU:inst10\|74283:inst42\|f74283:sub\", which is child of megafunction instantiation \"Lab4_CPU:inst10\|74283:inst42\"" {  } { { "74283.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74283.tdf" 24 3 0 } } { "lab4_cpu.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/lab4_cpu.bdf" { { 448 1048 1152 624 "inst42" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74153 Lab4_CPU:inst10\|74153:inst900 " "Elaborating entity \"74153\" for hierarchy \"Lab4_CPU:inst10\|74153:inst900\"" {  } { { "lab4_cpu.bdf" "inst900" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/lab4_cpu.bdf" { { 176 296 416 400 "inst900" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_CPU:inst10\|74153:inst900 " "Elaborated megafunction instantiation \"Lab4_CPU:inst10\|74153:inst900\"" {  } { { "lab4_cpu.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/lab4_cpu.bdf" { { 176 296 416 400 "inst900" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 Lab4_CPU:inst10\|74151:inst47 " "Elaborating entity \"74151\" for hierarchy \"Lab4_CPU:inst10\|74151:inst47\"" {  } { { "lab4_cpu.bdf" "inst47" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/lab4_cpu.bdf" { { 688 1344 1464 912 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424390 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_CPU:inst10\|74151:inst47 " "Elaborated megafunction instantiation \"Lab4_CPU:inst10\|74151:inst47\"" {  } { { "lab4_cpu.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/lab4_cpu.bdf" { { 688 1344 1464 912 "inst47" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74151 Lab4_CPU:inst10\|74151:inst47\|f74151:sub " "Elaborating entity \"f74151\" for hierarchy \"Lab4_CPU:inst10\|74151:inst47\|f74151:sub\"" {  } { { "74151.tdf" "sub" { Text "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424408 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Lab4_CPU:inst10\|74151:inst47\|f74151:sub Lab4_CPU:inst10\|74151:inst47 " "Elaborated megafunction instantiation \"Lab4_CPU:inst10\|74151:inst47\|f74151:sub\", which is child of megafunction instantiation \"Lab4_CPU:inst10\|74151:inst47\"" {  } { { "74151.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74151.tdf" 24 3 0 } } { "lab4_cpu.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/lab4_cpu.bdf" { { 688 1344 1464 912 "inst47" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 Lab4_CPU:inst10\|74151:inst44 " "Elaborating entity \"74151\" for hierarchy \"Lab4_CPU:inst10\|74151:inst44\"" {  } { { "lab4_cpu.bdf" "inst44" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/lab4_cpu.bdf" { { 696 1024 1144 920 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_CPU:inst10\|74151:inst44 " "Elaborated megafunction instantiation \"Lab4_CPU:inst10\|74151:inst44\"" {  } { { "lab4_cpu.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/lab4_cpu.bdf" { { 696 1024 1144 920 "inst44" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74151 Lab4_CPU:inst10\|74151:inst50 " "Elaborating entity \"74151\" for hierarchy \"Lab4_CPU:inst10\|74151:inst50\"" {  } { { "lab4_cpu.bdf" "inst50" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/lab4_cpu.bdf" { { 928 1344 1464 1152 "inst50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Lab4_CPU:inst10\|74151:inst50 " "Elaborated megafunction instantiation \"Lab4_CPU:inst10\|74151:inst50\"" {  } { { "lab4_cpu.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/lab4_cpu.bdf" { { 928 1344 1464 1152 "inst50" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973424423 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "26 " "Ignored 26 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "8 " "Ignored 8 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Design Software" 0 -1 1572973424716 ""} { "Info" "IMLS_MLS_IGNORED_CASCADE" "8 " "Ignored 8 CASCADE buffer(s)" {  } {  } 0 13017 "Ignored %1!d! CASCADE buffer(s)" 0 0 "Design Software" 0 -1 1572973424716 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "10 " "Ignored 10 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1572973424716 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1572973424716 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BOARD_VHDL_ROM:inst11\|D\[2\] Data\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"BOARD_VHDL_ROM:inst11\|D\[2\]\" to the node \"Data\[2\]\" into a wire" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1572973425787 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BOARD_VHDL_ROM:inst11\|D\[1\] Data\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"BOARD_VHDL_ROM:inst11\|D\[1\]\" to the node \"Data\[1\]\" into a wire" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1572973425787 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "BOARD_VHDL_ROM:inst11\|D\[0\] Data\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"BOARD_VHDL_ROM:inst11\|D\[0\]\" to the node \"Data\[0\]\" into a wire" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1572973425787 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1572973425787 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "BOARD_VHDL_ROM:inst11\|D\[3\] Lab4_CPU:inst10\|74153:inst900\|9 " "Converted the fanout from the open-drain buffer \"BOARD_VHDL_ROM:inst11\|D\[3\]\" to the node \"Lab4_CPU:inst10\|74153:inst900\|9\" into a wire" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1572973425787 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 -1 1572973425787 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BOARD_VHDL_ROM:inst11\|D\[2\] inst3 " "Converted the fan-out from the tri-state buffer \"BOARD_VHDL_ROM:inst11\|D\[2\]\" to the node \"inst3\" into an OR gate" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572973425787 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BOARD_VHDL_ROM:inst11\|D\[1\] inst4 " "Converted the fan-out from the tri-state buffer \"BOARD_VHDL_ROM:inst11\|D\[1\]\" to the node \"inst4\" into an OR gate" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572973425787 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "BOARD_VHDL_ROM:inst11\|D\[0\] inst5 " "Converted the fan-out from the tri-state buffer \"BOARD_VHDL_ROM:inst11\|D\[0\]\" to the node \"inst5\" into an OR gate" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1572973425787 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1572973425787 ""}
{ "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND_HDR" "" "Reduced the following open-drain buffers that are fed by GND" { { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "BOARD_VHDL_ROM:inst11\|D\[3\] Data\[3\] " "Reduced fanout from the always-enabled open-drain buffer \"BOARD_VHDL_ROM:inst11\|D\[3\]\" to the output pin \"Data\[3\]\" to GND" {  } { { "board_vhdl_ROM.vhd" "" { Text "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/board_vhdl_ROM.vhd" 8 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1572973425787 ""}  } {  } 0 13030 "Reduced the following open-drain buffers that are fed by GND" 0 0 "Analysis & Synthesis" 0 -1 1572973425787 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Data\[3\] GND " "Pin \"Data\[3\]\" is stuck at GND" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 48 1136 1312 64 "Data\[3..0\]" "" } { 224 504 624 241 "Data\[2\]" "" } { 272 1944 2040 289 "Data\[3..0\]" "" } { 384 504 624 401 "Data\[1\]" "" } { 576 504 624 593 "Data\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572973425817 "|Lab6_Part2_VHDL_ROM|Data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[14\] GND " "Pin \"A\[14\]\" is stuck at GND" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 64 1136 1312 80 "A\[14..0\]" "" } { 280 1376 1456 297 "A\[1\]" "" } { 296 1376 1456 313 "A\[2\]" "" } { 312 1376 1456 329 "A\[3\]" "" } { 472 1128 1145 512 "A\[14\]" "" } { 472 1159 1176 512 "A\[13\]" "" } { 472 1192 1209 512 "A\[12\]" "" } { 472 1224 1241 512 "A\[11\]" "" } { 472 1256 1273 512 "A\[10\]" "" } { 479 1320 1337 512 "A\[8\]" "" } { 472 1384 1401 512 "A\[6\]" "" } { 472 1416 1433 512 "A\[5\]" "" } { 472 1448 1465 512 "A\[4\]" "" } { 479 1352 1369 512 "A\[7\]" "" } { 472 1288 1305 512 "A\[9\]" "" } { 264 1376 1456 281 "A\[0\]" "" } { 336 56 112 353 "A\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572973425817 "|Lab6_Part2_VHDL_ROM|A[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[13\] VCC " "Pin \"A\[13\]\" is stuck at VCC" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 64 1136 1312 80 "A\[14..0\]" "" } { 280 1376 1456 297 "A\[1\]" "" } { 296 1376 1456 313 "A\[2\]" "" } { 312 1376 1456 329 "A\[3\]" "" } { 472 1128 1145 512 "A\[14\]" "" } { 472 1159 1176 512 "A\[13\]" "" } { 472 1192 1209 512 "A\[12\]" "" } { 472 1224 1241 512 "A\[11\]" "" } { 472 1256 1273 512 "A\[10\]" "" } { 479 1320 1337 512 "A\[8\]" "" } { 472 1384 1401 512 "A\[6\]" "" } { 472 1416 1433 512 "A\[5\]" "" } { 472 1448 1465 512 "A\[4\]" "" } { 479 1352 1369 512 "A\[7\]" "" } { 472 1288 1305 512 "A\[9\]" "" } { 264 1376 1456 281 "A\[0\]" "" } { 336 56 112 353 "A\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572973425817 "|Lab6_Part2_VHDL_ROM|A[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[12\] VCC " "Pin \"A\[12\]\" is stuck at VCC" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 64 1136 1312 80 "A\[14..0\]" "" } { 280 1376 1456 297 "A\[1\]" "" } { 296 1376 1456 313 "A\[2\]" "" } { 312 1376 1456 329 "A\[3\]" "" } { 472 1128 1145 512 "A\[14\]" "" } { 472 1159 1176 512 "A\[13\]" "" } { 472 1192 1209 512 "A\[12\]" "" } { 472 1224 1241 512 "A\[11\]" "" } { 472 1256 1273 512 "A\[10\]" "" } { 479 1320 1337 512 "A\[8\]" "" } { 472 1384 1401 512 "A\[6\]" "" } { 472 1416 1433 512 "A\[5\]" "" } { 472 1448 1465 512 "A\[4\]" "" } { 479 1352 1369 512 "A\[7\]" "" } { 472 1288 1305 512 "A\[9\]" "" } { 264 1376 1456 281 "A\[0\]" "" } { 336 56 112 353 "A\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572973425817 "|Lab6_Part2_VHDL_ROM|A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[11\] VCC " "Pin \"A\[11\]\" is stuck at VCC" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 64 1136 1312 80 "A\[14..0\]" "" } { 280 1376 1456 297 "A\[1\]" "" } { 296 1376 1456 313 "A\[2\]" "" } { 312 1376 1456 329 "A\[3\]" "" } { 472 1128 1145 512 "A\[14\]" "" } { 472 1159 1176 512 "A\[13\]" "" } { 472 1192 1209 512 "A\[12\]" "" } { 472 1224 1241 512 "A\[11\]" "" } { 472 1256 1273 512 "A\[10\]" "" } { 479 1320 1337 512 "A\[8\]" "" } { 472 1384 1401 512 "A\[6\]" "" } { 472 1416 1433 512 "A\[5\]" "" } { 472 1448 1465 512 "A\[4\]" "" } { 479 1352 1369 512 "A\[7\]" "" } { 472 1288 1305 512 "A\[9\]" "" } { 264 1376 1456 281 "A\[0\]" "" } { 336 56 112 353 "A\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572973425817 "|Lab6_Part2_VHDL_ROM|A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[10\] VCC " "Pin \"A\[10\]\" is stuck at VCC" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 64 1136 1312 80 "A\[14..0\]" "" } { 280 1376 1456 297 "A\[1\]" "" } { 296 1376 1456 313 "A\[2\]" "" } { 312 1376 1456 329 "A\[3\]" "" } { 472 1128 1145 512 "A\[14\]" "" } { 472 1159 1176 512 "A\[13\]" "" } { 472 1192 1209 512 "A\[12\]" "" } { 472 1224 1241 512 "A\[11\]" "" } { 472 1256 1273 512 "A\[10\]" "" } { 479 1320 1337 512 "A\[8\]" "" } { 472 1384 1401 512 "A\[6\]" "" } { 472 1416 1433 512 "A\[5\]" "" } { 472 1448 1465 512 "A\[4\]" "" } { 479 1352 1369 512 "A\[7\]" "" } { 472 1288 1305 512 "A\[9\]" "" } { 264 1376 1456 281 "A\[0\]" "" } { 336 56 112 353 "A\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572973425817 "|Lab6_Part2_VHDL_ROM|A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[9\] VCC " "Pin \"A\[9\]\" is stuck at VCC" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 64 1136 1312 80 "A\[14..0\]" "" } { 280 1376 1456 297 "A\[1\]" "" } { 296 1376 1456 313 "A\[2\]" "" } { 312 1376 1456 329 "A\[3\]" "" } { 472 1128 1145 512 "A\[14\]" "" } { 472 1159 1176 512 "A\[13\]" "" } { 472 1192 1209 512 "A\[12\]" "" } { 472 1224 1241 512 "A\[11\]" "" } { 472 1256 1273 512 "A\[10\]" "" } { 479 1320 1337 512 "A\[8\]" "" } { 472 1384 1401 512 "A\[6\]" "" } { 472 1416 1433 512 "A\[5\]" "" } { 472 1448 1465 512 "A\[4\]" "" } { 479 1352 1369 512 "A\[7\]" "" } { 472 1288 1305 512 "A\[9\]" "" } { 264 1376 1456 281 "A\[0\]" "" } { 336 56 112 353 "A\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572973425817 "|Lab6_Part2_VHDL_ROM|A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[8\] GND " "Pin \"A\[8\]\" is stuck at GND" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 64 1136 1312 80 "A\[14..0\]" "" } { 280 1376 1456 297 "A\[1\]" "" } { 296 1376 1456 313 "A\[2\]" "" } { 312 1376 1456 329 "A\[3\]" "" } { 472 1128 1145 512 "A\[14\]" "" } { 472 1159 1176 512 "A\[13\]" "" } { 472 1192 1209 512 "A\[12\]" "" } { 472 1224 1241 512 "A\[11\]" "" } { 472 1256 1273 512 "A\[10\]" "" } { 479 1320 1337 512 "A\[8\]" "" } { 472 1384 1401 512 "A\[6\]" "" } { 472 1416 1433 512 "A\[5\]" "" } { 472 1448 1465 512 "A\[4\]" "" } { 479 1352 1369 512 "A\[7\]" "" } { 472 1288 1305 512 "A\[9\]" "" } { 264 1376 1456 281 "A\[0\]" "" } { 336 56 112 353 "A\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572973425817 "|Lab6_Part2_VHDL_ROM|A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[7\] GND " "Pin \"A\[7\]\" is stuck at GND" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 64 1136 1312 80 "A\[14..0\]" "" } { 280 1376 1456 297 "A\[1\]" "" } { 296 1376 1456 313 "A\[2\]" "" } { 312 1376 1456 329 "A\[3\]" "" } { 472 1128 1145 512 "A\[14\]" "" } { 472 1159 1176 512 "A\[13\]" "" } { 472 1192 1209 512 "A\[12\]" "" } { 472 1224 1241 512 "A\[11\]" "" } { 472 1256 1273 512 "A\[10\]" "" } { 479 1320 1337 512 "A\[8\]" "" } { 472 1384 1401 512 "A\[6\]" "" } { 472 1416 1433 512 "A\[5\]" "" } { 472 1448 1465 512 "A\[4\]" "" } { 479 1352 1369 512 "A\[7\]" "" } { 472 1288 1305 512 "A\[9\]" "" } { 264 1376 1456 281 "A\[0\]" "" } { 336 56 112 353 "A\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572973425817 "|Lab6_Part2_VHDL_ROM|A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[6\] VCC " "Pin \"A\[6\]\" is stuck at VCC" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 64 1136 1312 80 "A\[14..0\]" "" } { 280 1376 1456 297 "A\[1\]" "" } { 296 1376 1456 313 "A\[2\]" "" } { 312 1376 1456 329 "A\[3\]" "" } { 472 1128 1145 512 "A\[14\]" "" } { 472 1159 1176 512 "A\[13\]" "" } { 472 1192 1209 512 "A\[12\]" "" } { 472 1224 1241 512 "A\[11\]" "" } { 472 1256 1273 512 "A\[10\]" "" } { 479 1320 1337 512 "A\[8\]" "" } { 472 1384 1401 512 "A\[6\]" "" } { 472 1416 1433 512 "A\[5\]" "" } { 472 1448 1465 512 "A\[4\]" "" } { 479 1352 1369 512 "A\[7\]" "" } { 472 1288 1305 512 "A\[9\]" "" } { 264 1376 1456 281 "A\[0\]" "" } { 336 56 112 353 "A\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572973425817 "|Lab6_Part2_VHDL_ROM|A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[5\] VCC " "Pin \"A\[5\]\" is stuck at VCC" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 64 1136 1312 80 "A\[14..0\]" "" } { 280 1376 1456 297 "A\[1\]" "" } { 296 1376 1456 313 "A\[2\]" "" } { 312 1376 1456 329 "A\[3\]" "" } { 472 1128 1145 512 "A\[14\]" "" } { 472 1159 1176 512 "A\[13\]" "" } { 472 1192 1209 512 "A\[12\]" "" } { 472 1224 1241 512 "A\[11\]" "" } { 472 1256 1273 512 "A\[10\]" "" } { 479 1320 1337 512 "A\[8\]" "" } { 472 1384 1401 512 "A\[6\]" "" } { 472 1416 1433 512 "A\[5\]" "" } { 472 1448 1465 512 "A\[4\]" "" } { 479 1352 1369 512 "A\[7\]" "" } { 472 1288 1305 512 "A\[9\]" "" } { 264 1376 1456 281 "A\[0\]" "" } { 336 56 112 353 "A\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572973425817 "|Lab6_Part2_VHDL_ROM|A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "A\[4\] VCC " "Pin \"A\[4\]\" is stuck at VCC" {  } { { "Lab6_Part2_VHDL_ROM.bdf" "" { Schematic "C:/Users/conno/Desktop/Lab6_Part2_VHDL_ROM/Lab6_Part2_VHDL_ROM.bdf" { { 64 1136 1312 80 "A\[14..0\]" "" } { 280 1376 1456 297 "A\[1\]" "" } { 296 1376 1456 313 "A\[2\]" "" } { 312 1376 1456 329 "A\[3\]" "" } { 472 1128 1145 512 "A\[14\]" "" } { 472 1159 1176 512 "A\[13\]" "" } { 472 1192 1209 512 "A\[12\]" "" } { 472 1224 1241 512 "A\[11\]" "" } { 472 1256 1273 512 "A\[10\]" "" } { 479 1320 1337 512 "A\[8\]" "" } { 472 1384 1401 512 "A\[6\]" "" } { 472 1416 1433 512 "A\[5\]" "" } { 472 1448 1465 512 "A\[4\]" "" } { 479 1352 1369 512 "A\[7\]" "" } { 472 1288 1305 512 "A\[9\]" "" } { 264 1376 1456 281 "A\[0\]" "" } { 336 56 112 353 "A\[14..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572973425817 "|Lab6_Part2_VHDL_ROM|A[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572973425817 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572973425862 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572973426326 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572973426326 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115 " "Implemented 115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572973426403 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572973426403 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572973426403 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572973426403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572973426436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 05 12:03:46 2019 " "Processing ended: Tue Nov 05 12:03:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572973426436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572973426436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572973426436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572973426436 ""}
