# High-Speed Convolution Accelerator on FPGA

## Objective
Designed a 1D convolution accelerator on the ZedBoard FPGA to significantly speed up signal processing tasks compared to software implementations.

## Tools Used
- VHDL
- Xilinx Vivado
- ModelSim

## Key Learnings
- RTL design
- FPGA parallelism
- Hardware acceleration principles
