#// Customer ID=13943; Build=0x75f5e; Copyright (c) 2007-2010 by Tensilica Inc.  ALL RIGHTS RESERVED.
#// These coded instructions, statements, and computer programs are the
#// copyrighted works and confidential proprietary information of
#// Tensilica Inc.  They may be adapted and modified by bona fide
#// purchasers for internal use, but neither the original nor any adapted
#// or modified version may be disclosed or distributed to third parties
#// in any manner, medium, or form, in whole or in part, without the prior
#// written consent of Tensilica Inc.


system "sys"
(
  properties
  (
    type = "System";
    version = "1.0";
    variant = "";
    loadfile_extension = "";
    description = "";
    onecyclevalue = "10.0";
    onecycletime = "ns";
    simulationresolution = "1 ps";
    simulationdefaulttime = "1 ns";
  )
  parameters ()
  components
  (

    instance "core0"
    (
      model   = "xtsc_core_sd";
      version = "";
      variant = "";

      parameters
      (
        "SimTargetOutput" = "core0_output.log";
      )

    )

    instance "router"
    (
      model   = "xtsc_router_sd_2";
      version = "";
      variant = "";

      parameters
      (
        "default_port_num" = "0";
        "routing_table" = "../../xtsc_mmio/routing.tab";
      )

    )

    instance "core0_pif"
    (
      model   = "xtsc_memory_sd_1";
      version = "";
      variant = "";

      parameters
      (
        "block_read_delay" = "1";
        "block_write_delay" = "1";
        "block_write_repeat" = "1";
        "block_write_response" = "1";
        "byte_width" = "8";
        "rcw_response" = "1";
        "read_delay" = "1";
        "write_delay" = "1";
      )

    )

    instance "mmio"
    (
      model   = "xtsc_mmio_sd";
      version = "";
      variant = "";

      parameters
      (
        "byte_width" = "8";
        "swizzle_bytes" = "false";
      )

    )

    instance "core1"
    (
      model   = "xtsc_core_sd";
      version = "";
      variant = "";

      parameters
      (
        "SimTargetOutput" = "core1_output.log";
      )

    )

    instance "core1_pif"
    (
      model   = "xtsc_memory_sd_1";
      version = "";
      variant = "";

      parameters
      (
        "block_read_delay" = "1";
        "block_write_delay" = "1";
        "block_write_repeat" = "1";
        "block_write_response" = "1";
        "byte_width" = "8";
        "rcw_response" = "1";
        "read_delay" = "1";
        "write_delay" = "1";
      )

    )

  )
  connections
  (
    "core0::m_pif_request_port<-->router::m_request_export" = "core0":"m_pif_request_port" to "router":"m_request_export";
    "core0_pif::m_respond_ports[0]<-->router::m_respond_exports[0]" = "core0_pif":"m_respond_ports[0]" to "router":"m_respond_exports[0]";
    "core1::m_wire_write_EXPSTATE<-->mmio::m_EXPSTATE" = "core1":"m_wire_write_EXPSTATE" to "mmio":"m_EXPSTATE";
    "mmio::m_BInterrupt06<-->core1::m_BInterrupt06" = "mmio":"m_BInterrupt06" to "core1":"m_BInterrupt06";
    "mmio::m_respond_port<-->router::m_respond_exports[1]" = "mmio":"m_respond_port" to "router":"m_respond_exports[1]";
    "router::m_request_ports[0]<-->core0_pif::m_request_exports[0]" = "router":"m_request_ports[0]" to "core0_pif":"m_request_exports[0]";
    "router::m_request_ports[1]<-->mmio::m_request_export" = "router":"m_request_ports[1]" to "mmio":"m_request_export";
    "router::m_respond_port<-->core0::m_pif_respond_export" = "router":"m_respond_port" to "core0":"m_pif_respond_export";
    "core1::m_pif_request_port<-->core1_pif::m_request_exports[0]" = "core1":"m_pif_request_port" to "core1_pif":"m_request_exports[0]";
    "core1_pif::m_respond_ports[0]<-->core1::m_pif_respond_export" = "core1_pif":"m_respond_ports[0]" to "core1":"m_pif_respond_export";
  )
  portmaps ()
)

