// Seed: 2990665746
module module_0 (
    input tri0 id_0,
    input wand id_1,
    output tri0 id_2,
    input supply0 id_3,
    input supply1 id_4
);
  always @(*) release id_2;
  logic id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  logic [-1 : -1 'b0] id_15 = -1;
  wire id_16;
  wire id_17;
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    output wire id_2,
    output wire id_3,
    input uwire id_4,
    input wand id_5,
    input supply0 id_6,
    input wand id_7,
    output logic id_8,
    output tri0 id_9,
    output wire id_10,
    input wor id_11,
    input uwire id_12
);
  always @(*) id_8 = -1;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_1,
      id_5,
      id_11
  );
  assign modCall_1.id_1 = 0;
  assign id_8 = -1;
  assign id_2 = 1;
endmodule
