# AXI Master-Slave Implementation in Verilog

This project contains Verilog implementations of an **AXI Master** and an **AXI Slave**, along with their individual testbenches and a combined testbench to verify proper communication between them.

---

## ðŸ“‚ Project Structure


