QuestaSim qverilog 10.1d Compiler 2012.11 Nov  1 2012
C:\questasim_10.1d\win32\qverilog.exe .\phases_uvm.sv 
-- Compiling package phases_uvm_sv_unit
-- Compiling module test

Top level modules:
	test
+ C:\questasim_10.1d\win32/vsim -lib work test -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt
# vsim -appendlog -do {run -all; quit -f} -l qverilog.log -lib work -c -vopt test 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# //  Questa Sim
# //  Version 10.1d win32 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.phases_uvm_sv_unit(fast)
# Loading work.test(fast)
# run -all 
# this is build phases_uvm
# this is connect phases_uvm
# this is end of elaboration phases_uvm
# this is start_of_simulation phases_uvm
# this is run phases_uvm
# this is extract phases_uvm
# this is check phases_uvm
# this is report phases_uvm
#  quit -f 
