
---------- Begin Simulation Statistics ----------
simSeconds                                   0.007102                       # Number of seconds simulated (Second)
simTicks                                   7101520000                       # Number of ticks simulated (Tick)
finalTick                                  7101520000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1834.32                       # Real time elapsed on the host (Second)
hostTickRate                                  3871468                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9101724                       # Number of bytes of host memory used (Byte)
simInsts                                     52374362                       # Number of instructions simulated (Count)
simOps                                       99952795                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    28552                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      54490                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                        14126700                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       29648083                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                   70239                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      28111432                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                108161                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined             4730117                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined          6589373                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved              41079                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples           13821110                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              2.033949                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.563343                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                  7225160     52.28%     52.28% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                   844961      6.11%     58.39% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                   738833      5.35%     63.74% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  1045979      7.57%     71.30% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                   766354      5.54%     76.85% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                   899674      6.51%     83.36% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  1263219      9.14%     92.50% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   787672      5.70%     98.20% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   249258      1.80%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total             13821110                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                1234266     96.96%     96.96% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     1      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   133      0.01%     96.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     96.97% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                  1013      0.08%     97.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   15      0.00%     97.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     97.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     97.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  22      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                 27546      2.16%     99.22% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 8935      0.70%     99.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead              759      0.06%     99.98% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite             246      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass       105780      0.38%      0.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     23785939     84.61%     84.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult       121622      0.43%     85.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv        40546      0.14%     85.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd         8619      0.03%     85.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     85.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt         2516      0.01%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         7807      0.03%     85.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        16063      0.06%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            8      0.00%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt        16989      0.06%     85.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc        14913      0.05%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         2335      0.01%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            4      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt           10      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            2      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead      2842691     10.11%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      1102386      3.92%     99.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead        25481      0.09%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite        17721      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      28111432                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        1.989950                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            1272936                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.045282                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads                71190046                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               34287604                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       27726807                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                   235025                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                  161074                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses          112912                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   29160072                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                      118516                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         27973335                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                      2831342                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                   138097                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                           3941345                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       3380585                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     1110003                       # Number of stores executed (Count)
system.cpu0.numRate                          1.980175                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           2426                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         305590                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   13093594                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     24988205                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              1.078902                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         1.078902                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.926869                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.926869                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  39812840                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 23375155                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                     153084                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                     85211                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   19093227                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  12131604                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 11011129                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                    1296                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads       3050645                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      1207718                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       230163                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores        73582                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                3986110                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          3709063                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect            83101                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             2394173                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                2389404                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.998008                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  49571                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                23                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups          47916                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits             38713                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            9203                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted         1665                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts        4727092                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls          29160                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts            83000                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples     13158690                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     1.898989                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.930330                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0        7942689     60.36%     60.36% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1         975265      7.41%     67.77% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2         339857      2.58%     70.36% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1043327      7.93%     78.28% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         282760      2.15%     80.43% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         313942      2.39%     82.82% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         208332      1.58%     84.40% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         167641      1.27%     85.68% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        1884877     14.32%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total     13158690                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            13093594                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              24988205                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                    3436575                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      2425880                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                      18576                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   3174462                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                     96484                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   24823006                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                44857                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass        87208      0.35%      0.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     21248426     85.03%     85.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult       120804      0.48%     85.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv        37798      0.15%     86.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd         6363      0.03%     86.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     86.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt         2304      0.01%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         7130      0.03%     86.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        13046      0.05%     86.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            6      0.00%     86.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt        14648      0.06%     86.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc        12815      0.05%     86.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift         1070      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            4      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            6      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            2      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead      2405793      9.63%     95.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       994704      3.98%     99.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead        20087      0.08%     99.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite        15991      0.06%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     24988205                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      1884877                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data      3289983                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          3289983                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data      3289983                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         3289983                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data       416767                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total         416767                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data       416767                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total        416767                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data  18448874426                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total  18448874426                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data  18448874426                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total  18448874426                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data      3706750                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total      3706750                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data      3706750                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total      3706750                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.112435                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.112435                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.112435                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.112435                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 44266.639216                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.demandAvgMissLatency::total 44266.639216                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 44266.639216                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMissLatency::total 44266.639216                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.blockedCycles::no_mshrs       180860                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets         2621                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs        11773                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets           81                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     15.362270                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets    32.358025                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks        71080                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total            71080                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data       282655                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total       282655                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data       282655                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total       282655                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data       134112                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total       134112                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data       134112                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total       134112                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data   6022428426                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total   6022428426                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data   6022428426                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total   6022428426                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.036180                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.036180                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.036180                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.036180                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 44905.962375                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 44905.962375                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 44905.962375                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 44905.962375                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.replacements                125145                       # number of replacements (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data      2313662                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        2313662                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data       382380                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total       382380                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data  16308013000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total  16308013000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data      2696042                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      2696042                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.141830                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.141830                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 42648.708091                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 42648.708091                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data       282635                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total       282635                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data        99745                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total        99745                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data   3916511500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total   3916511500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.036997                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.036997                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 39265.241365                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 39265.241365                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data       976321                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total        976321                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data        34387                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total        34387                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data   2140861426                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total   2140861426                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      1010708                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      1010708                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.034023                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.034023                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 62257.871463                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 62257.871463                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data           20                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total           20                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data        34367                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total        34367                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data   2105916926                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total   2105916926                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.034003                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.034003                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 61277.298746                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 61277.298746                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          506.549513                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs             3425937                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs            125657                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             27.264195                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             198000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   506.549513                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.989355                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.989355                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          349                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2          127                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3           36                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses           7539157                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses          7539157                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 1363866                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles              7698657                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  4136269                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles               538476                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 83842                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             2288764                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1555                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              30908251                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 7323                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           1371354                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      17189272                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    3986110                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           2477688                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                     12352783                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                 170726                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                1496                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         9832                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.pendingQuiesceStallCycles           36                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles          246                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  1235720                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                12624                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples          13821110                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             2.341714                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            3.273157                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                 8383275     60.66%     60.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  268406      1.94%     62.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  510574      3.69%     66.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                  531149      3.84%     70.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  230498      1.67%     71.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  239160      1.73%     73.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                  745645      5.39%     78.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  408801      2.96%     81.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 2503602     18.11%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total            13821110                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.282169                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       1.216793                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst      1231183                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          1231183                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      1231183                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         1231183                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         4537                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           4537                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         4537                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          4537                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    370462498                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    370462498                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    370462498                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    370462498                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      1235720                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      1235720                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      1235720                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      1235720                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.003672                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.003672                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.003672                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.003672                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 81653.625303                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.demandAvgMissLatency::total 81653.625303                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 81653.625303                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMissLatency::total 81653.625303                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.blockedCycles::no_mshrs         1662                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           25                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     66.480000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         3130                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             3130                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          895                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          895                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          895                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          895                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         3642                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         3642                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         3642                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         3642                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    300436498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    300436498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    300436498                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    300436498                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.002947                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.002947                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.002947                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.002947                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 82492.174080                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 82492.174080                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 82492.174080                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 82492.174080                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.replacements                  3130                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      1231183                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        1231183                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         4537                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         4537                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    370462498                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    370462498                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      1235720                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      1235720                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.003672                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.003672                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 81653.625303                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 81653.625303                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          895                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          895                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         3642                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         3642                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    300436498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    300436498                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.002947                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.002947                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 82492.174080                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 82492.174080                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          505.412871                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             1234825                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              3642                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs            339.051345                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              95000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   505.412871                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.987135                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.987135                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::1          348                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::2           60                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3          104                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses           2475082                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses          2475082                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    83842                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                   3257303                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                  190728                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              29718322                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                1959                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 3050645                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                1207718                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                24418                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                    38268                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                  129066                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           242                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect         53067                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect        58861                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts              111928                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                27877965                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               27839719                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 21589158                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 35510830                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       1.970716                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.607960                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                     102368                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                 624765                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                 167                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                242                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                197023                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  14                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                  9310                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           2425880                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            13.921997                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           34.065993                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               2117787     87.30%     87.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19               10951      0.45%     87.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29               35222      1.45%     89.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                8983      0.37%     89.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                5701      0.24%     89.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59               12488      0.51%     90.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               24599      1.01%     91.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               50516      2.08%     93.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               97461      4.02%     97.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                 997      0.04%     97.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109               688      0.03%     97.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119               441      0.02%     97.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129               110      0.00%     97.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139               313      0.01%     97.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149               453      0.02%     97.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159              1650      0.07%     97.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169              3924      0.16%     97.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179              5594      0.23%     98.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189             14282      0.59%     98.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199             30239      1.25%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209              3108      0.13%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219               268      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229                39      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239                 7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269                12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows              34      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value             618                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             2425880                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                2802183                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                1110019                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     3907                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     2498                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                1237234                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1994                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 83842                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 1598064                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                4356695                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles         26273                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  4374549                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles              3381687                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              30443988                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                58145                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                622010                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                396734                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents               2188375                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents            205                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands           38987555                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                   78210995                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                44315126                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                   188413                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             31841920                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 7145635                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                   1347                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing               1317                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                  2686367                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                        40980907                       # The number of ROB reads (Count)
system.cpu0.rob.writes                       60094042                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                13093594                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  24988205                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   79                       # Number of system calls (Count)
system.cpu1.numCycles                        14172416                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       29660075                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                   70145                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      28118734                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                108491                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined             4742036                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined          6609519                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved              40985                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples           13857870                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              2.029081                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             2.561354                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                  7254791     52.35%     52.35% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                   847717      6.12%     58.47% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                   741489      5.35%     63.82% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                  1049656      7.57%     71.39% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   767618      5.54%     76.93% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                   897297      6.47%     83.41% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                  1262265      9.11%     92.52% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   787772      5.68%     98.20% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                   249265      1.80%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total             13857870                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                1234539     96.96%     96.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     1      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                   131      0.01%     96.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     96.97% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                  1017      0.08%     97.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                   15      0.00%     97.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     97.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     97.05% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                  15      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                 27549      2.16%     99.22% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                 8955      0.70%     99.92% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead              750      0.06%     99.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite             240      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass       106241      0.38%      0.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     23790162     84.61%     84.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult       121622      0.43%     85.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv        40566      0.14%     85.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd         8586      0.03%     85.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     85.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt         2525      0.01%     85.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     85.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     85.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     85.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     85.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd         7813      0.03%     85.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu        16025      0.06%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            8      0.00%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt        16990      0.06%     85.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc        14872      0.05%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift         2317      0.01%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            4      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt           10      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            2      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead      2844777     10.12%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite      1103101      3.92%     99.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead        25453      0.09%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite        17660      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      28118734                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        1.984047                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                            1273212                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.045280                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                71242459                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               34311685                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       27733069                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                   234582                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                  160806                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses          112727                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   29167426                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                      118279                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         27980697                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      2833288                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                   138037                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                           3943974                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       3380487                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     1110686                       # Number of stores executed (Count)
system.cpu1.numRate                          1.974307                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                           2538                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                         314546                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.committedInsts                   13093582                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     24988184                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              1.082394                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         1.082394                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.923878                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.923878                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  39821724                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 23380426                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                     152860                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                     85050                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   19092941                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                  12133085                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 11014547                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                    1296                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       3052648                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      1208701                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       230655                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores        71252                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                3986736                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          3709517                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect            83096                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             2394481                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                2389754                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.998026                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                  49539                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                24                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups          48064                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits             38728                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses            9336                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted         1665                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts        4738842                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls          29160                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts            82987                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples     13193875                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     1.893923                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     2.927993                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0        7976458     60.46%     60.46% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1         977304      7.41%     67.86% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         340282      2.58%     70.44% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3        1042467      7.90%     78.34% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         282142      2.14%     80.48% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         313723      2.38%     82.86% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6         209331      1.59%     84.45% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         167598      1.27%     85.72% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        1884570     14.28%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total     13193875                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            13093582                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              24988184                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    3436572                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      2425878                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                      18576                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   3174458                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                     96484                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   24822985                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                44857                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass        87208      0.35%      0.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     21248408     85.03%     85.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult       120804      0.48%     85.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv        37798      0.15%     86.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd         6363      0.03%     86.04% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     86.04% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt         2304      0.01%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd         7130      0.03%     86.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu        13046      0.05%     86.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            6      0.00%     86.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt        14648      0.06%     86.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc        12815      0.05%     86.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift         1070      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            4      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            6      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            2      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead      2405791      9.63%     95.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       994703      3.98%     99.86% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead        20087      0.08%     99.94% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite        15991      0.06%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     24988184                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      1884570                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data      3289600                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          3289600                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data      3289600                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         3289600                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data       418753                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total         418753                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data       418753                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total        418753                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data  18518445934                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total  18518445934                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data  18518445934                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total  18518445934                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data      3708353                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      3708353                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data      3708353                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      3708353                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.112922                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.112922                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.112922                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.112922                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 44222.837649                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.demandAvgMissLatency::total 44222.837649                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 44222.837649                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMissLatency::total 44222.837649                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.blockedCycles::no_mshrs       181302                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets         1900                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs        11792                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets           62                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     15.375000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets    30.645161                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks        71083                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total            71083                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data       283918                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total       283918                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data       283918                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total       283918                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data       134835                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       134835                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data       134835                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       134835                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data   6050777434                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total   6050777434                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data   6050777434                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total   6050777434                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.036360                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.036360                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.036360                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.036360                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 44875.421322                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 44875.421322                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 44875.421322                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 44875.421322                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.replacements                125825                       # number of replacements (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data      2313258                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total        2313258                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data       384388                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total       384388                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data  16376077500                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total  16376077500                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data      2697646                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      2697646                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.142490                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.142490                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 42602.988387                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 42602.988387                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data       283899                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total       283899                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data       100489                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       100489                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data   3943229500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total   3943229500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.037251                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.037251                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 39240.409398                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 39240.409398                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data       976342                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total        976342                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data        34365                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total        34365                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data   2142368434                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total   2142368434                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      1010707                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      1010707                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.034001                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.034001                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 62341.581085                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 62341.581085                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data           19                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total           19                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data        34346                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total        34346                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data   2107547934                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total   2107547934                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.033982                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.033982                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 61362.252781                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 61362.252781                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          507.125270                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             3426312                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            126337                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             27.120416                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick             208000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   507.125270                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.990479                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.990479                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1          335                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2          156                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3           21                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses           7543043                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses          7543043                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 1368104                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles              7730708                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  4133766                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles               541464                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                 83828                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             2289286                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                 1556                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              30919690                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                 7269                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles           1377479                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      17195852                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    3986736                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           2478021                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                     12383633                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                 170692                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                1532                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles         9715                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.pendingQuiesceStallCycles           36                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu1.fetch.icacheWaitRetryStallCycles          129                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu1.fetch.cacheLines                  1235918                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                12610                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples          13857870                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             2.336253                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            3.271298                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                 8418051     60.75%     60.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  268822      1.94%     62.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  510459      3.68%     66.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  531324      3.83%     70.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  231422      1.67%     71.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  239347      1.73%     73.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                  744693      5.37%     78.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  408816      2.95%     81.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 2504936     18.08%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total            13857870                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.281302                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       1.213332                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst      1231129                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          1231129                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst      1231129                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         1231129                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst         4788                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total           4788                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst         4788                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total          4788                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst    382393999                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total    382393999                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst    382393999                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total    382393999                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst      1235917                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      1235917                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst      1235917                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      1235917                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.003874                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.003874                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.003874                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.003874                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 79865.079156                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.demandAvgMissLatency::total 79865.079156                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 79865.079156                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMissLatency::total 79865.079156                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.blockedCycles::no_mshrs         1967                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs           29                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs     67.827586                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks         3328                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total             3328                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst          947                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total          947                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst          947                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total          947                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst         3841                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total         3841                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst         3841                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total         3841                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst    309467499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total    309467499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst    309467499                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total    309467499                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.003108                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.003108                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.003108                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.003108                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 80569.512887                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 80569.512887                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 80569.512887                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 80569.512887                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.replacements                  3328                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst      1231129                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        1231129                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst         4788                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total         4788                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst    382393999                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total    382393999                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst      1235917                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      1235917                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.003874                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.003874                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 79865.079156                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 79865.079156                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst          947                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total          947                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst         3841                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total         3841                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst    309467499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total    309467499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.003108                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.003108                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 80569.512887                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 80569.512887                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          505.967797                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             1234970                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs              3841                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs            321.523041                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick             100000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   505.967797                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.988218                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.988218                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::1          377                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::2           12                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3          123                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           2475675                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          2475675                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                    83828                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                   3283678                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                  192079                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              29730220                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                2007                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 3052648                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                1208701                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                24385                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                    38602                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                  129777                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents           239                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect         53060                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect        58838                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts              111898                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                27884186                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               27845796                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 21592643                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 35514998                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       1.964788                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.607987                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                     102105                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                 626770                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                 182                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                239                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                198007                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                  14                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                  9350                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           2425878                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            13.958041                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           34.122307                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               2116642     87.25%     87.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               10966      0.45%     87.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29               35688      1.47%     89.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                8984      0.37%     89.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                5844      0.24%     89.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59               12528      0.52%     90.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               24640      1.02%     91.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               50254      2.07%     93.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               97697      4.03%     97.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                1129      0.05%     97.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109               830      0.03%     97.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119               304      0.01%     97.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129               111      0.00%     97.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139               337      0.01%     97.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149               478      0.02%     97.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159              1674      0.07%     97.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169              4001      0.16%     97.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179              5652      0.23%     98.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189             14239      0.59%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199             30634      1.26%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209              2950      0.12%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219               223      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229                32      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows              32      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value             771                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             2425878                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                2803623                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                1110703                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     3914                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     2488                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                1237423                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                     1980                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                 83828                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 1603544                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                4383905                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles         26675                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  4373688                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles              3386230                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              30455753                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                58289                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                629001                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                396996                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents               2185299                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.fullRegistersEvents            208                       # Number of times there has been no free registers (Count)
system.cpu1.rename.renamedOperands           39003148                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   78238824                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                44333586                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                   188363                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             31841892                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                 7161256                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                   1346                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing               1317                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  2703494                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                        41028128                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       60119058                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                13093582                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  24988184                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.workload.numSyscalls                   79                       # Number of system calls (Count)
system.cpu2.numCycles                        14119548                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       29652752                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                   70215                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      28114670                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                108223                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined             4734762                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined          6596400                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved              41055                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples           13813695                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              2.035275                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             2.562475                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                  7211555     52.21%     52.21% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                   846243      6.13%     58.33% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                   741379      5.37%     63.70% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                  1051391      7.61%     71.31% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                   767274      5.55%     76.86% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                   896648      6.49%     83.36% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                  1263419      9.15%     92.50% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                   787642      5.70%     98.20% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                   248144      1.80%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total             13813695                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                1233258     96.96%     96.96% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    1      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     1      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%     96.96% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                   134      0.01%     96.97% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%     96.97% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                  1017      0.08%     97.05% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                   15      0.00%     97.05% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%     97.05% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%     97.05% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                  27      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     97.06% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                 27560      2.17%     99.22% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                 8878      0.70%     99.92% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead              757      0.06%     99.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite             245      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass       105301      0.37%      0.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     23788618     84.61%     84.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult       121623      0.43%     85.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv        40534      0.14%     85.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd         8601      0.03%     85.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     85.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt         2434      0.01%     85.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     85.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     85.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     85.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     85.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd         7818      0.03%     85.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu        16042      0.06%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            8      0.00%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt        16990      0.06%     85.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc        14904      0.05%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift         2329      0.01%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd            4      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt           10      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            2      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead      2843615     10.11%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite      1102646      3.92%     99.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead        25483      0.09%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite        17708      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      28114670                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        1.991188                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                            1271893                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.045239                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                71188366                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               34297365                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       27729571                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                   234785                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                  160596                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses          112756                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   29162869                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                      118393                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                         27976326                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                      2832126                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                   138344                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                           3942375                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                       3380569                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                     1110249                       # Number of stores executed (Count)
system.cpu2.numRate                          1.981390                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                           2377                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                         305853                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.committedInsts                   13093594                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                     24988205                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                              1.078355                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                         1.078355                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.927338                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.927338                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  39818279                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                 23378007                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                     152978                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                     85131                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                   19093768                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                  12133721                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                 11012121                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                    1296                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads       3051359                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores      1208198                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads       230202                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores        70897                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                3986186                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted          3709538                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect            83083                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups             2394678                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                2389855                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.997986                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                  49515                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                23                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups          47604                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits             38773                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses            8831                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted         1654                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts        4731828                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls          29160                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts            82968                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples     13150793                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     1.900129                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     2.930113                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0        7929426     60.30%     60.30% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1         980446      7.46%     67.75% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2         341917      2.60%     70.35% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3        1042084      7.92%     78.28% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         281338      2.14%     80.42% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         314624      2.39%     82.81% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6         209760      1.60%     84.40% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7         168943      1.28%     85.69% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8        1882255     14.31%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total     13150793                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted            13093594                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted              24988205                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                    3436575                       # Number of memory references committed (Count)
system.cpu2.commit.loads                      2425880                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                      18576                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                   3174462                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                     96484                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                   24823006                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                44857                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass        87208      0.35%      0.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     21248426     85.03%     85.38% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult       120804      0.48%     85.87% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv        37798      0.15%     86.02% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd         6363      0.03%     86.04% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     86.04% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt         2304      0.01%     86.05% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd         7130      0.03%     86.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu        13046      0.05%     86.13% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            6      0.00%     86.13% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt        14648      0.06%     86.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc        12815      0.05%     86.24% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift         1070      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd            4      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            6      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            2      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead      2405793      9.63%     95.87% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite       994704      3.98%     99.86% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead        20087      0.08%     99.94% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite        15991      0.06%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     24988205                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples      1882255                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu2.data      3290279                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total          3290279                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data      3290279                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total         3290279                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data       417119                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total         417119                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data       417119                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total        417119                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data  18505747431                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total  18505747431                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data  18505747431                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total  18505747431                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data      3707398                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total      3707398                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data      3707398                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total      3707398                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.112510                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.112510                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.112510                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.112510                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 44365.630506                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.demandAvgMissLatency::total 44365.630506                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 44365.630506                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMissLatency::total 44365.630506                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.blockedCycles::no_mshrs       181056                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets         2613                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs        11814                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets           75                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     15.325546                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets    34.840000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks        70571                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total            70571                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu2.data       282920                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total       282920                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu2.data       282920                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total       282920                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data       134199                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total       134199                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data       134199                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total       134199                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data   6030674431                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total   6030674431                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data   6030674431                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total   6030674431                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.036198                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.036198                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.036198                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.036198                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 44938.296343                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 44938.296343                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 44938.296343                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 44938.296343                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.replacements                125191                       # number of replacements (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data      2313755                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total        2313755                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data       382935                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total       382935                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data  16368583000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total  16368583000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data      2696690                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total      2696690                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.142002                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.142002                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 42745.069006                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 42745.069006                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu2.data       282899                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total       282899                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data       100036                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total       100036                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data   3928243500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total   3928243500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.037096                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.037096                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data 39268.298413                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 39268.298413                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data       976524                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total        976524                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data        34184                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total        34184                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data   2137164431                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total   2137164431                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data      1010708                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      1010708                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.033822                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.033822                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 62519.436900                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 62519.436900                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrHits::cpu2.data           21                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrHits::total           21                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data        34163                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total        34163                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data   2102430931                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total   2102430931                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.033801                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.033801                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 61541.168252                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 61541.168252                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse          507.182068                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs             3426332                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            125703                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs             27.257361                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick             218000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data   507.182068                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.990590                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.990590                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::1          317                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::2           93                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::3          102                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses           7540499                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses          7540499                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                 1364981                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles              7692194                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  4129936                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles               542781                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                 83803                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved             2289344                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                 1566                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              30914005                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                 7353                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles           1370990                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                      17191928                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                    3986186                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches           2478143                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                     12346073                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                 170644                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                1524                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles         9674                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.pendingQuiesceStallCycles           36                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu2.fetch.icacheWaitRetryStallCycles           76                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu2.fetch.cacheLines                  1235486                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                12635                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples          13813695                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             2.343238                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            3.273593                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                 8373753     60.62%     60.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  269753      1.95%     62.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                  511840      3.71%     66.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                  530504      3.84%     70.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  230275      1.67%     71.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                  239509      1.73%     73.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                  745412      5.40%     78.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                  408479      2.96%     81.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                 2504170     18.13%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total            13813695                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.282317                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       1.217598                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu2.inst      1230963                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total          1230963                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst      1230963                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total         1230963                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst         4522                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total           4522                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst         4522                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total          4522                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst    371938500                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total    371938500                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst    371938500                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total    371938500                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst      1235485                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total      1235485                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst      1235485                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total      1235485                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.003660                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.003660                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.003660                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.003660                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst 82250.884564                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.demandAvgMissLatency::total 82250.884564                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst 82250.884564                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMissLatency::total 82250.884564                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.blockedCycles::no_mshrs         1376                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs           18                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs     76.444444                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks         3103                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total             3103                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::cpu2.inst          907                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total          907                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu2.inst          907                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total          907                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu2.inst         3615                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total         3615                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst         3615                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total         3615                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst    300928000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total    300928000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst    300928000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total    300928000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.002926                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.002926                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.002926                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.002926                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 83244.260028                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 83244.260028                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 83244.260028                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 83244.260028                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.replacements                  3103                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst      1230963                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total        1230963                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst         4522                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total         4522                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst    371938500                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total    371938500                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst      1235485                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total      1235485                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.003660                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.003660                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst 82250.884564                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 82250.884564                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu2.inst          907                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total          907                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst         3615                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total         3615                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst    300928000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total    300928000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.002926                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.002926                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 83244.260028                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 83244.260028                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          506.128256                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             1234578                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs              3615                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs            341.515353                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick             105000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst   506.128256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.988532                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.988532                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::1          332                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::2           79                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::3          101                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses           2474585                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses          2474585                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                    83803                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                   3241803                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                  190405                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              29722967                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                2051                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                 3051359                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                1208198                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                24409                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                    38504                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                  128198                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents           234                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect         53111                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect        58800                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts              111911                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                27880544                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               27842327                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 21589916                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 35507773                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       1.971899                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.608034                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                     102234                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                 625479                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                 164                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                234                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                197503                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                  13                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                  9379                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           2425880                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean            13.952616                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev           34.098137                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9               2117446     87.29%     87.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19               10646      0.44%     87.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29               34743      1.43%     89.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39                8973      0.37%     89.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49                5778      0.24%     89.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59               12611      0.52%     90.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69               24801      1.02%     91.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79               50790      2.09%     93.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89               97776      4.03%     97.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                 847      0.03%     97.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109               696      0.03%     97.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119               493      0.02%     97.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129               189      0.01%     97.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139               337      0.01%     97.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149               464      0.02%     97.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159              1620      0.07%     97.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169              3913      0.16%     97.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179              5692      0.23%     98.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189             14440      0.60%     98.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199             30632      1.26%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209              2650      0.11%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219               255      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229                47      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows              29      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value             598                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             2425880                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                2802666                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                1110266                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     3885                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     2493                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                1236985                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                     1962                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                 83803                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                 1600914                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles                4343582                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles         26586                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  4370668                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles              3388142                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              30449412                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                57859                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                626874                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                398603                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents               2186744                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.fullRegistersEvents            210                       # Number of times there has been no free registers (Count)
system.cpu2.rename.renamedOperands           38997542                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                   78225522                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                44325182                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                   188233                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             31841920                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                 7155622                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                   1346                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing               1317                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                  2707565                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                        40980368                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       60103993                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                13093594                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  24988205                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.workload.numSyscalls                   79                       # Number of system calls (Count)
system.cpu3.numCycles                        14203041                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       29635552                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                   70144                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      28102683                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                107876                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined             4717480                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined          6577822                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved              40983                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples           13894230                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              2.022615                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             2.560635                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                  7299367     52.54%     52.54% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                   844988      6.08%     58.62% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                   738689      5.32%     63.93% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                  1047251      7.54%     71.47% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                   768435      5.53%     77.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                   895889      6.45%     83.45% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                  1261818      9.08%     92.53% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                   787873      5.67%     98.20% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                   249920      1.80%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total             13894230                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                1234462     96.92%     96.92% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%     96.92% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%     96.92% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%     96.92% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%     96.92% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%     96.92% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%     96.92% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%     96.92% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%     96.92% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%     96.92% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%     96.92% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     1      0.00%     96.92% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%     96.92% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                   129      0.01%     96.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%     96.93% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                  1019      0.08%     97.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                   15      0.00%     97.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%     97.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%     97.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                  17      0.00%     97.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%     97.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%     97.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%     97.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0      0.00%     97.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     97.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     97.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     97.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     97.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     97.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     97.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     97.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     97.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     97.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     97.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     97.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     97.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     97.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     97.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     97.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     97.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     97.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     97.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     97.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     97.01% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                 27641      2.17%     99.18% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                 9422      0.74%     99.92% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead              752      0.06%     99.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite             250      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass       104970      0.37%      0.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     23779756     84.62%     84.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult       121625      0.43%     85.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv        40480      0.14%     85.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd         8620      0.03%     85.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     85.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt         2471      0.01%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd         7844      0.03%     85.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu        16023      0.06%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            8      0.00%     85.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt        17063      0.06%     85.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc        14947      0.05%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift         2318      0.01%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd            4      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt           10      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            2      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead      2841600     10.11%     95.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite      1101702      3.92%     99.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead        25521      0.09%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite        17719      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      28102683                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        1.978638                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                            1273708                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.045323                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                71245990                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               34262190                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       27717972                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                   235190                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                  161220                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses          113035                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   29152830                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                      118591                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                         27964733                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                      2830278                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                   137950                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                           3939607                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                       3379945                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                     1109329                       # Number of stores executed (Count)
system.cpu3.numRate                          1.968926                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                           2460                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                         308811                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.committedInsts                   13093592                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                     24988201                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                              1.084732                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                         1.084732                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.921887                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.921887                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  39802422                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                 23368076                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                     153324                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                     85356                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                   19091199                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                  12128708                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                 11007394                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                    1296                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads       3048706                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores      1206713                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads       226193                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores        69236                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                3984638                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted          3708357                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect            83075                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups             2393624                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits                2388871                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.998014                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                  49519                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                22                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups          47391                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits             38697                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses            8694                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted         1660                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts        4714463                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls          29160                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts            82896                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples     13233655                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     1.888231                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     2.925935                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0        8019189     60.60%     60.60% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1         975682      7.37%     67.97% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         339416      2.56%     70.53% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3        1039967      7.86%     78.39% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         283624      2.14%     80.54% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         314001      2.37%     82.91% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6         208620      1.58%     84.49% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7         167683      1.27%     85.75% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8        1885473     14.25%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total     13233655                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted            13093592                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted              24988201                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                    3436575                       # Number of memory references committed (Count)
system.cpu3.commit.loads                      2425880                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                      18576                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                   3174461                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                     96484                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                   24823002                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                44857                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass        87208      0.35%      0.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     21248422     85.03%     85.38% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult       120804      0.48%     85.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv        37798      0.15%     86.02% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd         6363      0.03%     86.04% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     86.04% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt         2304      0.01%     86.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd         7130      0.03%     86.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu        13046      0.05%     86.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            6      0.00%     86.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt        14648      0.06%     86.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc        12815      0.05%     86.24% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift         1070      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd            4      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            6      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            2      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead      2405793      9.63%     95.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite       994704      3.98%     99.86% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead        20087      0.08%     99.94% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite        15991      0.06%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     24988201                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples      1885473                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu3.data      3285156                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total          3285156                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data      3285156                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total         3285156                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data       420071                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total         420071                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data       420071                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total        420071                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data  18599847925                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total  18599847925                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data  18599847925                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total  18599847925                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data      3705227                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total      3705227                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data      3705227                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total      3705227                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.113373                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.113373                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.113373                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.113373                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 44277.867134                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.demandAvgMissLatency::total 44277.867134                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 44277.867134                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMissLatency::total 44277.867134                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.blockedCycles::no_mshrs       182003                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets         2567                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs        11816                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets           70                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs     15.403097                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets    36.671429                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks        71192                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total            71192                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu3.data       285798                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total       285798                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu3.data       285798                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total       285798                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data       134273                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       134273                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data       134273                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total       134273                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data   6063224425                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total   6063224425                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data   6063224425                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total   6063224425                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.036239                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.036239                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.036239                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.036239                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 45155.946653                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 45155.946653                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 45155.946653                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 45155.946653                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.replacements                125289                       # number of replacements (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data      2309005                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total        2309005                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data       385514                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total       385514                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data  16447054500                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total  16447054500                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data      2694519                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total      2694519                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.143073                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.143073                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data 42662.664650                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 42662.664650                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu3.data       285779                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total       285779                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data        99735                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total        99735                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data   3945444500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total   3945444500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.037014                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.037014                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data 39559.277084                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 39559.277084                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data       976151                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total        976151                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data        34557                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total        34557                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data   2152793425                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total   2152793425                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data      1010708                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      1010708                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.034191                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.034191                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 62296.884133                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 62296.884133                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrHits::cpu3.data           19                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrHits::total           19                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data        34538                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total        34538                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data   2117779925                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total   2117779925                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.034172                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.034172                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 61317.387370                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 61317.387370                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse          507.605300                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs             3421254                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            125801                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs             27.195762                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick             228000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data   507.605300                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.991417                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.991417                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::0           80                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::1          341                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::2           57                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::3           34                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses           7536255                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses          7536255                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                 1366165                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles              7772310                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  4133703                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles               538319                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                 83733                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             2288081                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                 1545                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              30894056                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                 7256                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles           1374626                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                      17182253                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                    3984638                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches           2477087                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                     12423715                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                 170480                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                1398                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles         9189                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.pendingQuiesceStallCycles           22                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu3.fetch.icacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu3.fetch.cacheLines                  1235184                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                12674                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples          13894230                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             2.328466                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            3.268642                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                 8458508     60.88%     60.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  268516      1.93%     62.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                  510410      3.67%     66.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                  530590      3.82%     70.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  230792      1.66%     71.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                  238714      1.72%     73.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                  745289      5.36%     79.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                  408627      2.94%     81.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                 2502784     18.01%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total            13894230                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.280548                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       1.209759                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu3.inst      1230458                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total          1230458                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst      1230458                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total         1230458                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst         4726                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total           4726                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst         4726                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total          4726                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst    376024000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total    376024000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst    376024000                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total    376024000                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst      1235184                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total      1235184                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst      1235184                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total      1235184                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.003826                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.003826                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.003826                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.003826                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 79564.959797                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.demandAvgMissLatency::total 79564.959797                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 79564.959797                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMissLatency::total 79564.959797                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.blockedCycles::no_mshrs         1587                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs           22                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs     72.136364                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks         3291                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total             3291                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::cpu3.inst          921                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total          921                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu3.inst          921                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total          921                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu3.inst         3805                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total         3805                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst         3805                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total         3805                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst    304704000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total    304704000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst    304704000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total    304704000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.003081                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.003081                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.003081                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.003081                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst 80079.894875                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 80079.894875                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst 80079.894875                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 80079.894875                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.replacements                  3291                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst      1230458                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total        1230458                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst         4726                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total         4726                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst    376024000                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total    376024000                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst      1235184                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total      1235184                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.003826                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.003826                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 79564.959797                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 79564.959797                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu3.inst          921                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total          921                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst         3805                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total         3805                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst    304704000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total    304704000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.003081                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.003081                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst 80079.894875                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 80079.894875                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          505.851522                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             1234262                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs              3804                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs            324.464248                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick             110000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst   505.851522                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.987991                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.987991                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::0           92                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::1          302                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::3          116                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses           2474172                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses          2474172                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                    83733                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                   3310857                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                  195389                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              29705696                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                2032                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                 3048706                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                1206713                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                24385                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                    37970                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                  133939                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents           239                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect         53073                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect        58739                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts              111812                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                27869085                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               27831007                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 21583136                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 35495967                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       1.959510                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.608045                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                     102341                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                 622826                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                 181                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                239                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                196018                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                  13                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                  9324                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           2425880                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean            14.054401                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev           34.228694                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9               2113804     87.14%     87.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19               10942      0.45%     87.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29               35299      1.46%     89.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39                8897      0.37%     89.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49                5908      0.24%     89.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59               12889      0.53%     90.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69               25508      1.05%     91.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79               52642      2.17%     93.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89               97457      4.02%     97.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99                 938      0.04%     97.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109               761      0.03%     97.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119               251      0.01%     97.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129               123      0.01%     97.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139               313      0.01%     97.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149               495      0.02%     97.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159              1630      0.07%     97.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169              3967      0.16%     97.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179              5546      0.23%     98.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189             14277      0.59%     98.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199             30740      1.27%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209              3114      0.13%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219               262      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229                58      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239                 7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249                 9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows              33      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value             769                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             2425880                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                2800710                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                1109345                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     3937                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                     2484                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                1236603                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                     1896                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                 83733                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                 1600179                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles                4407546                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles         26379                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  4372114                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles              3404279                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              30429783                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents                58051                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                622511                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                398997                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents               2209028                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.fullRegistersEvents            208                       # Number of times there has been no free registers (Count)
system.cpu3.rename.renamedOperands           38971267                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                   78179314                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                44295328                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                   188707                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             31841915                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                 7129338                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                   1344                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing               1317                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                  2685924                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                        41042656                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       60066955                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                13093592                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  24988201                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.workload.numSyscalls                   79                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu0.inst                   416                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                 36277                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                   508                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                 36622                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.inst                   385                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.data                 36198                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.inst                   517                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.data                 36003                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    146926                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.inst                  416                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data                36277                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                  508                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                36622                       # number of overall hits (Count)
system.l2.overallHits::cpu2.inst                  385                       # number of overall hits (Count)
system.l2.overallHits::cpu2.data                36198                       # number of overall hits (Count)
system.l2.overallHits::cpu3.inst                  517                       # number of overall hits (Count)
system.l2.overallHits::cpu3.data                36003                       # number of overall hits (Count)
system.l2.overallHits::total                   146926                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.inst                3225                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data               89380                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst                3332                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data               89715                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.inst                3227                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.data               89505                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.inst                3287                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.data               89798                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  371469                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.inst               3225                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data              89380                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst               3332                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data              89715                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.inst               3227                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.data              89505                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.inst               3287                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.data              89798                       # number of overall misses (Count)
system.l2.overallMisses::total                 371469                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu0.inst      290299500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu0.data     5307665997                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.inst      298014000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.data     5330116999                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.inst      291152000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.data     5316523499                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.inst      293231498                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.data     5351236996                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        22478240489                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu0.inst     290299500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu0.data    5307665997                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.inst     298014000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.data    5330116999                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.inst     291152000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.data    5316523499                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.inst     293231498                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.data    5351236996                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       22478240489                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu0.inst              3641                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data            125657                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst              3840                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data            126337                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.inst              3612                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.data            125703                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.inst              3804                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.data            125801                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                518395                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst             3641                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data           125657                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst             3840                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data           126337                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.inst             3612                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.data           125703                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.inst             3804                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.data           125801                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               518395                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.inst          0.885746                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.711301                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.867708                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.710125                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.inst          0.893411                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.data          0.712036                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.inst          0.864090                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.data          0.713810                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.716575                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.885746                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.711301                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.867708                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.710125                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.inst         0.893411                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.data         0.712036                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.inst         0.864090                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.data         0.713810                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.716575                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu0.inst 90015.348837                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu0.data 59383.150559                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu1.inst 89439.975990                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu1.data 59411.659132                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu2.inst 90223.737217                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu2.data 59399.178806                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu3.inst 89209.460907                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu3.data 59591.939642                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    60511.753306                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu0.inst 90015.348837                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu0.data 59383.150559                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu1.inst 89439.975990                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu1.data 59411.659132                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu2.inst 90223.737217                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu2.data 59399.178806                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu3.inst 89209.460907                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu3.data 59591.939642                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   60511.753306                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                 198                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                  22                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                      9                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               281262                       # number of writebacks (Count)
system.l2.writebacks::total                    281262                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu0.inst            3225                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu0.data           89380                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.inst            3332                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.data           89715                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu2.inst            3227                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu2.data           89505                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.inst            3287                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.data           89798                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              371469                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.inst           3225                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.data          89380                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.inst           3332                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.data          89715                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu2.inst           3227                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu2.data          89505                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.inst           3287                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.data          89798                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             371469                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu0.inst    258049500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu0.data   4413865997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.inst    264694000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.data   4432966999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu2.inst    258882000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu2.data   4421473499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.inst    260371498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.data   4453256996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    18763560489                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.inst    258049500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.data   4413865997                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.inst    264694000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.data   4432966999                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu2.inst    258882000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu2.data   4421473499                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.inst    260371498                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.data   4453256996                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   18763560489                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu0.inst      0.885746                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu0.data      0.711301                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.inst      0.867708                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.data      0.710125                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu2.inst      0.893411                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu2.data      0.712036                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.inst      0.864090                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.data      0.713810                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.716575                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.inst     0.885746                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.data     0.711301                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.inst     0.867708                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.data     0.710125                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu2.inst     0.893411                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu2.data     0.712036                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.inst     0.864090                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.data     0.713810                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.716575                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu0.inst 80015.348837                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu0.data 49383.150559                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu1.inst 79439.975990                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu1.data 49411.659132                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu2.inst 80223.737217                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu2.data 49399.178806                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu3.inst 79212.503194                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu3.data 49591.939642                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 50511.780227                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu0.inst 80015.348837                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu0.data 49383.150559                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu1.inst 79439.975990                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu1.data 49411.659132                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu2.inst 80223.737217                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu2.data 49399.178806                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu3.inst 79212.503194                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu3.data 49591.939642                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 50511.780227                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                         412316                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        63981                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          63981                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu0.inst            416                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst            508                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu2.inst            385                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu3.inst            517                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               1826                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst         3225                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst         3332                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu2.inst         3227                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu3.inst         3287                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total            13071                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu0.inst    290299500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu1.inst    298014000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu2.inst    291152000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu3.inst    293231498                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total   1172696998                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu0.inst         3641                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst         3840                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu2.inst         3612                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu3.inst         3804                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          14897                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.885746                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.867708                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu2.inst     0.893411                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu3.inst     0.864090                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.877425                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu0.inst 90015.348837                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu1.inst 89439.975990                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu2.inst 90223.737217                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu3.inst 89209.460907                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 89717.465993                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu0.inst         3225                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu1.inst         3332                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu2.inst         3227                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu3.inst         3287                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total        13071                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu0.inst    258049500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu1.inst    264694000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu2.inst    258882000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu3.inst    260371498                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total   1041996998                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.885746                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu1.inst     0.867708                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu2.inst     0.893411                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu3.inst     0.864090                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.877425                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 80015.348837                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu1.inst 79439.975990                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu2.inst 80223.737217                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu3.inst 79212.503194                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 79718.231046                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu0.data              1221                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data              1141                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu2.data              1180                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu3.data              1128                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  4670                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data           24693                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data           24709                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu2.data           24487                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu3.data           24938                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               98827                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu0.data   1946744000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu1.data   1947969500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu2.data   1943381000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu3.data   1958693000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     7796787500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu0.data         25914                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data         25850                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu2.data         25667                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu3.data         26066                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            103497                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.952883                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.955861                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu2.data      0.954027                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu3.data      0.956725                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.954878                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu0.data 78837.889280                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu1.data 78836.436116                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu2.data 79363.784865                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu3.data 78542.505413                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 78893.293331                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu0.data        24693                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu1.data        24709                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu2.data        24487                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu3.data        24938                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           98827                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu0.data   1699814000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu1.data   1700879500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu2.data   1698511000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu3.data   1709313000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   6808517500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu0.data     0.952883                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu1.data     0.955861                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu2.data     0.954027                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu3.data     0.956725                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.954878                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu0.data 68837.889280                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu1.data 68836.436116                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu2.data 69363.784865                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu3.data 68542.505413                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 68893.293331                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu0.data         35056                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data         35481                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.data         35018                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.data         34875                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            140430                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data        64687                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data        65006                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.data        65018                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu3.data        64860                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          259571                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu0.data   3360921997                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu1.data   3382147499                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu2.data   3373142499                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu3.data   3392543996                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  13508755991                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu0.data        99743                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data       100487                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.data       100036                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.data        99735                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        400001                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.648537                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.646910                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.data     0.649946                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu3.data     0.650323                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.648926                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu0.data 51956.683677                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu1.data 52028.235840                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu2.data 51880.133179                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu3.data 52305.642862                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 52042.624141                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu0.data        64687                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu1.data        65006                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu2.data        65018                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu3.data        64860                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       259571                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu0.data   2714051997                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu1.data   2732087499                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu2.data   2722962499                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu3.data   2743943996                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  10913045991                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.648537                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu1.data     0.646910                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu2.data     0.649946                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu3.data     0.650323                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.648926                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 41956.683677                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu1.data 42028.235840                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu2.data 41880.133179                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu3.data 42305.642862                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 42042.624141                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu0.data             8446                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu1.data             8470                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu2.data             8488                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu3.data             8458                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                33862                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu0.data             14                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu1.data             33                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu2.data             14                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu3.data             19                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                 80                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu0.data        37500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::cpu1.data        38500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::cpu2.data        37500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::cpu3.data        38500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total        152000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu0.data         8460                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data         8503                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu2.data         8502                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu3.data         8477                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total            33942                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu0.data     0.001655                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu1.data     0.003881                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu2.data     0.001647                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu3.data     0.002241                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.002357                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu0.data  2678.571429                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::cpu1.data  1166.666667                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::cpu2.data  2678.571429                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::cpu3.data  2026.315789                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total         1900                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu0.data           14                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::cpu1.data           33                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::cpu2.data           14                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::cpu3.data           19                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total             80                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu0.data       413000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::cpu1.data      1330500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::cpu2.data       387500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::cpu3.data       573500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total      2704500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu0.data     0.001655                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::cpu1.data     0.003881                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::cpu2.data     0.001647                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::cpu3.data     0.002241                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.002357                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu0.data        29500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::cpu1.data 40318.181818                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::cpu2.data 27678.571429                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::cpu3.data 30184.210526                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 33806.250000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks        12843                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            12843                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        12843                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        12843                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       283926                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           283926                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       283926                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       283926                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  2043.873756                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1002482                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     414364                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.419327                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       84500                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     218.126948                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst       10.528035                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data      435.429046                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst       12.147539                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data      440.404238                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.inst       11.037222                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.data      461.498887                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.inst       10.684496                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.data      444.017347                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.106507                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.005141                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.212612                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.005931                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.215041                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.inst            0.005389                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.data            0.225341                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.inst            0.005217                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.data            0.216805                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.997985                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           2048                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  262                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1786                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    4680828                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   4680828                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.demandHits::cpu0.inst                   264                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.data                 55054                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.inst                   307                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.data                 55206                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.inst                   256                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.data                 55103                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.inst                   318                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.data                 54979                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                    221487                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu0.inst                  264                       # number of overall hits (Count)
system.l3.overallHits::cpu0.data                55054                       # number of overall hits (Count)
system.l3.overallHits::cpu1.inst                  307                       # number of overall hits (Count)
system.l3.overallHits::cpu1.data                55206                       # number of overall hits (Count)
system.l3.overallHits::cpu2.inst                  256                       # number of overall hits (Count)
system.l3.overallHits::cpu2.data                55103                       # number of overall hits (Count)
system.l3.overallHits::cpu3.inst                  318                       # number of overall hits (Count)
system.l3.overallHits::cpu3.data                54979                       # number of overall hits (Count)
system.l3.overallHits::total                   221487                       # number of overall hits (Count)
system.l3.demandMisses::cpu0.inst                2961                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.data               34326                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.inst                3025                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.data               34509                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.inst                2971                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.data               34402                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.inst                2969                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.data               34819                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                  149982                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu0.inst               2961                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.data              34326                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.inst               3025                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.data              34509                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.inst               2971                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.data              34402                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.inst               2969                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.data              34819                       # number of overall misses (Count)
system.l3.overallMisses::total                 149982                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu0.inst      218034500                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.data     2512466002                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.inst      222776000                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.data     2525608501                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.inst      218982000                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.data     2518278000                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.inst      218807502                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.data     2548921004                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total        10983873509                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu0.inst     218034500                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.data    2512466002                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.inst     222776000                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.data    2525608501                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.inst     218982000                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.data    2518278000                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.inst     218807502                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.data    2548921004                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total       10983873509                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu0.inst              3225                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.data             89380                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.inst              3332                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.data             89715                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.inst              3227                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.data             89505                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.inst              3287                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.data             89798                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                371469                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.inst             3225                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.data            89380                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.inst             3332                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.data            89715                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.inst             3227                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.data            89505                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.inst             3287                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.data            89798                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total               371469                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu0.inst          0.918140                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.data          0.384046                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.inst          0.907863                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.data          0.384651                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.inst          0.920669                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.data          0.384358                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.inst          0.903255                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.data          0.387748                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.403754                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu0.inst         0.918140                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.data         0.384046                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.inst         0.907863                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.data         0.384651                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.inst         0.920669                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.data         0.384358                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.inst         0.903255                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.data         0.387748                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.403754                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu0.inst 73635.427221                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu0.data 73194.255142                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.inst 73644.958678                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.data 73186.951259                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu2.inst 73706.496129                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu2.data 73201.499913                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu3.inst 73697.373526                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu3.data 73204.888251                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::total    73234.611547                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.inst 73635.427221                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.data 73194.255142                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.inst 73644.958678                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.data 73186.951259                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu2.inst 73706.496129                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu2.data 73201.499913                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu3.inst 73697.373526                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu3.data 73204.888251                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::total   73234.611547                       # average overall miss latency ((Cycle/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks                59791                       # number of writebacks (Count)
system.l3.writebacks::total                     59791                       # number of writebacks (Count)
system.l3.demandMshrMisses::cpu0.inst            2961                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.data           34326                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.inst            3025                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.data           34509                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.inst            2971                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.data           34402                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.inst            2969                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.data           34819                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total              149982                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.inst           2961                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.data          34326                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.inst           3025                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.data          34509                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.inst           2971                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.data          34402                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.inst           2969                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.data          34819                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total             149982                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency::cpu0.inst    170658500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.data   1963250002                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.inst    174376000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.data   1973464501                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.inst    171446000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.data   1967846000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.inst    171319502                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.data   1991817004                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total     8584177509                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.inst    170658500                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.data   1963250002                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.inst    174376000                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.data   1973464501                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.inst    171446000                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.data   1967846000                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.inst    171319502                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.data   1991817004                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total    8584177509                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu0.inst      0.918140                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.data      0.384046                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.inst      0.907863                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.data      0.384651                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.inst      0.920669                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.data      0.384358                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.inst      0.903255                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.data      0.387748                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.403754                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.inst     0.918140                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.data     0.384046                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.inst     0.907863                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.data     0.384651                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.inst     0.920669                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.data     0.384358                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.inst     0.903255                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.data     0.387748                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.403754                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu0.inst 57635.427221                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu0.data 57194.255142                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.inst 57644.958678                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.data 57186.951259                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu2.inst 57706.496129                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu2.data 57201.499913                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu3.inst 57702.762546                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu3.data 57204.888251                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::total 57234.718226                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.inst 57635.427221                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.data 57194.255142                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.inst 57644.958678                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.data 57186.951259                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu2.inst 57706.496129                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu2.data 57201.499913                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu3.inst 57702.762546                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu3.data 57204.888251                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::total 57234.718226                       # average overall mshr miss latency ((Cycle/Count))
system.l3.replacements                         118153                       # number of replacements (Count)
system.l3.CleanEvict.mshrMisses::writebacks         3860                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMisses::total           3860                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.ReadExReq.hits::cpu0.data              6644                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu1.data              6652                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu2.data              6372                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu3.data              6842                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                 26510                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu0.data           18049                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu1.data           18057                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu2.data           18115                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu3.data           18096                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total               72317                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu0.data   1316460000                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu1.data   1317171500                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu2.data   1322009500                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu3.data   1320182500                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total     5275823500                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu0.data         24693                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu1.data         24709                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu2.data         24487                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu3.data         24938                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total             98827                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu0.data      0.730936                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu1.data      0.730786                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu2.data      0.739780                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu3.data      0.725640                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.731753                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu0.data 72938.112915                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu1.data 72945.201307                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu2.data 72978.719293                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu3.data 72954.382184                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 72954.125586                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu0.data        18049                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu1.data        18057                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu2.data        18115                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu3.data        18096                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total           72317                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu0.data   1027676000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu1.data   1028259500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu2.data   1032169500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu3.data   1030646500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total   4118751500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu0.data     0.730936                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu1.data     0.730786                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu2.data     0.739780                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu3.data     0.725640                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.731753                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu0.data 56938.112915                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu1.data 56945.201307                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu2.data 56978.719293                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu3.data 56954.382184                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 56954.125586                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu0.inst           264                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.data         48410                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.inst           307                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.data         48554                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.inst           256                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.data         48731                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.inst           318                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.data         48137                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total            194977                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu0.inst         2961                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.data        16277                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.inst         3025                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.data        16452                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.inst         2971                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.data        16287                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.inst         2969                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.data        16723                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total           77665                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu0.inst    218034500                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.data   1196006002                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.inst    222776000                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.data   1208437001                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.inst    218982000                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.data   1196268500                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.inst    218807502                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.data   1228738504                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total   5708050009                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu0.inst         3225                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.data        64687                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.inst         3332                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.data        65006                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.inst         3227                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.data        65018                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.inst         3287                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.data        64860                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total        272642                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu0.inst     0.918140                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.data     0.251627                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.inst     0.907863                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.data     0.253084                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.inst     0.920669                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.data     0.250500                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.inst     0.903255                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.data     0.257832                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.284861                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu0.inst 73635.427221                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.data 73478.282362                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.inst 73644.958678                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.data 73452.285497                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.inst 73706.496129                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.data 73449.284706                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.inst 73697.373526                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.data 73475.961490                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 73495.783287                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrMisses::cpu0.inst         2961                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.data        16277                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.inst         3025                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.data        16452                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.inst         2971                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.data        16287                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.inst         2969                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.data        16723                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total        77665                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.inst    170658500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.data    935574002                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.inst    174376000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.data    945205001                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.inst    171446000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.data    935676500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.inst    171319502                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.data    961170504                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total   4465426009                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu0.inst     0.918140                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.data     0.251627                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.inst     0.907863                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.data     0.253084                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.inst     0.920669                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.data     0.250500                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.inst     0.903255                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.data     0.257832                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.284861                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.inst 57635.427221                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.data 57478.282362                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.inst 57644.958678                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.data 57452.285497                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.inst 57706.496129                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.data 57449.284706                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.inst 57702.762546                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.data 57475.961490                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 57495.989300                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::cpu0.data               13                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu1.data               16                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu2.data               14                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu3.data               17                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                   60                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.misses::cpu0.data              1                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::cpu1.data             17                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::cpu3.data              2                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::total                 20                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.accesses::cpu0.data           14                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu1.data           33                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu2.data           14                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu3.data           19                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total               80                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.missRate::cpu0.data     0.071429                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::cpu1.data     0.515152                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::cpu3.data     0.105263                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::total         0.250000                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMisses::cpu0.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::cpu1.data           17                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::cpu3.data            2                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::total             20                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMissLatency::cpu0.data        26500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::cpu1.data       426500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::cpu3.data        49000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::total       502000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissRate::cpu0.data     0.071429                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::cpu1.data     0.515152                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::cpu3.data     0.105263                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::total     0.250000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.avgMshrMissLatency::cpu0.data        26500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::cpu1.data 25088.235294                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::cpu3.data        24500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::total        25100                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.WritebackDirty.hits::writebacks       281262                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total           281262                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks       281262                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total       281262                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 30840.133060                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                       759632                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                     150921                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       5.033309                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       68000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks     215.306657                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.inst      401.531109                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.data     7307.454418                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.inst      407.623991                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.data     7210.939869                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.inst      403.519794                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.data     7308.760038                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.inst      403.071538                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.data     7181.925647                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.006571                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.inst            0.012254                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.data            0.223006                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.inst            0.012440                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.data            0.220060                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.inst            0.012314                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.data            0.223046                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.inst            0.012301                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.data            0.219175                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.941166                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                  170                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                 3674                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                 1236                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                27688                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                   12367129                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                  12367129                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu0.inst          189504                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu0.data         2196864                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu1.inst          193600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu1.data         2208576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu2.inst          190144                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu2.data         2201728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu3.inst          190016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu3.data         2228416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total             9598848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu0.inst       189504                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu1.inst       193600                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu2.inst       190144                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu3.inst       190016                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          763264                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks      3826624                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total          3826624                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu0.inst             2961                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu0.data            34326                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu1.inst             3025                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu1.data            34509                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu2.inst             2971                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu2.data            34402                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu3.inst             2969                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu3.data            34819                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total               149982                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks          59791                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total               59791                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu0.inst           26684991                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu0.data          309351237                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu1.inst           27261769                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu1.data          311000462                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu2.inst           26775113                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu2.data          310036161                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu3.inst           26757089                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu3.data          313794230                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total             1351661053                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu0.inst       26684991                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu1.inst       27261769                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu2.inst       26775113                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu3.inst       26757089                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total          107478962                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks        538845768                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total             538845768                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks        538845768                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu0.inst          26684991                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu0.data         309351237                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu1.inst          27261769                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu1.data         311000462                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu2.inst          26775113                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu2.data         310036161                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu3.inst          26757089                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu3.data         313794230                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total            1890506821                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               77664                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         59791                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             57160                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                20                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              72317                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             72317                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          77665                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port       416934                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total       416934                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  416934                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port     13425408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total     13425408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 13425408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             168790                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   168790    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               168790                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer8.occupancy           572556652                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer8.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          749905000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         290719                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       121949                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             414903                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       565605                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        12852                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           353640                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq            33942                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp           33942                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            103497                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           103497                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          14903                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        400001                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port        10413                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port       393379                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port        11009                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port       395505                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port        10330                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port       393601                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port        10899                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port       393845                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1618981                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port       433344                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port     12591168                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port       458752                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port     12634880                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port       429760                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port     12561536                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port       454016                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port     12607552                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                52171008                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          417801                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  18027840                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            970149                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.119105                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.323983                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  854621     88.09%     88.09% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                  115506     11.91%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                      22      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              970149                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          830113988                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           5470984                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         194141034                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer12.occupancy          5711489                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer13.occupancy        194258263                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer4.occupancy           5768985                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer5.occupancy         195107208                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer8.occupancy           5432479                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer9.occupancy         194229049                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1066660                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       548249                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           33                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops          115492                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops       115470                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops           22                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.transDist::ReadResp             272641                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty       341053                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict           169064                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq               80                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeResp              80                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq             98827                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp            98827                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq        272642                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.l2.mem_side_port::system.l3.cpu_side_port      1135061                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.l2.mem_side_port::system.l3.cpu_side_port     41774720                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                          118153                       # Total snoops (Count)
system.tol3bus.snoopTraffic                   3826624                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples            489702                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean             0.011188                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev            0.105182                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                  484223     98.88%     98.88% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                    5479      1.12%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total              489702                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED   7101520000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy          663018510                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy         557242000                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests        763513                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests       392063                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops            5479                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops         5479                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
