-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Fri Jun 13 21:14:50 2025
-- Host        : Hi running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_imageProcessTop_0_0_sim_netlist.vhdl
-- Design      : design_1_imageProcessTop_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_double_threshold is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[7]_0\ : in STD_LOGIC;
    data_from_nms : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_clk : in STD_LOGIC;
    \data_out_reg[6]_0\ : in STD_LOGIC;
    \data_out_reg[5]_0\ : in STD_LOGIC;
    \data_out_reg[4]_0\ : in STD_LOGIC;
    \data_out_reg[3]_0\ : in STD_LOGIC;
    \data_out_reg[2]_0\ : in STD_LOGIC;
    \data_out_reg[1]_0\ : in STD_LOGIC;
    \data_out_reg[0]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_double_threshold;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_double_threshold is
begin
\data_out_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => axi_clk,
      CE => \data_out_reg[7]_0\,
      D => \data_out_reg[0]_0\,
      Q => Q(0),
      S => SS(0)
    );
\data_out_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => axi_clk,
      CE => \data_out_reg[7]_0\,
      D => \data_out_reg[1]_0\,
      Q => Q(1),
      S => SS(0)
    );
\data_out_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => axi_clk,
      CE => \data_out_reg[7]_0\,
      D => \data_out_reg[2]_0\,
      Q => Q(2),
      S => SS(0)
    );
\data_out_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => axi_clk,
      CE => \data_out_reg[7]_0\,
      D => \data_out_reg[3]_0\,
      Q => Q(3),
      S => SS(0)
    );
\data_out_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => axi_clk,
      CE => \data_out_reg[7]_0\,
      D => \data_out_reg[4]_0\,
      Q => Q(4),
      S => SS(0)
    );
\data_out_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => axi_clk,
      CE => \data_out_reg[7]_0\,
      D => \data_out_reg[5]_0\,
      Q => Q(5),
      S => SS(0)
    );
\data_out_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => axi_clk,
      CE => \data_out_reg[7]_0\,
      D => \data_out_reg[6]_0\,
      Q => Q(6),
      S => SS(0)
    );
\data_out_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => axi_clk,
      CE => \data_out_reg[7]_0\,
      D => data_from_nms(0),
      Q => Q(7),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_track is
  port (
    data_from_et : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[7]_0\ : in STD_LOGIC;
    axi_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_track;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_track is
begin
\data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => \data_out_reg[7]_0\,
      Q => data_from_et(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gaussian_blur is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    convolved_data_valid_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    data_to_gaussian_valid : in STD_LOGIC;
    axi_clk : in STD_LOGIC;
    \totalPixelCounter_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_to_gaussian : in STD_LOGIC_VECTOR ( 71 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gaussian_blur;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gaussian_blur is
  signal C : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \i___0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_10_n_3\ : STD_LOGIC;
  signal \i___0_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_11_n_1\ : STD_LOGIC;
  signal \i___0_carry__1_i_11_n_2\ : STD_LOGIC;
  signal \i___0_carry__1_i_11_n_3\ : STD_LOGIC;
  signal \i___0_carry__1_i_11_n_4\ : STD_LOGIC;
  signal \i___0_carry__1_i_11_n_5\ : STD_LOGIC;
  signal \i___0_carry__1_i_11_n_6\ : STD_LOGIC;
  signal \i___0_carry__1_i_11_n_7\ : STD_LOGIC;
  signal \i___0_carry__1_i_12_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_13_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_14_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_15_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_16_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_16_n_1\ : STD_LOGIC;
  signal \i___0_carry__1_i_16_n_2\ : STD_LOGIC;
  signal \i___0_carry__1_i_16_n_3\ : STD_LOGIC;
  signal \i___0_carry__1_i_16_n_4\ : STD_LOGIC;
  signal \i___0_carry__1_i_16_n_5\ : STD_LOGIC;
  signal \i___0_carry__1_i_16_n_6\ : STD_LOGIC;
  signal \i___0_carry__1_i_17_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_18_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_19_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_1_n_1\ : STD_LOGIC;
  signal \i___0_carry__1_i_1_n_2\ : STD_LOGIC;
  signal \i___0_carry__1_i_1_n_3\ : STD_LOGIC;
  signal \i___0_carry__1_i_1_n_4\ : STD_LOGIC;
  signal \i___0_carry__1_i_1_n_5\ : STD_LOGIC;
  signal \i___0_carry__1_i_1_n_6\ : STD_LOGIC;
  signal \i___0_carry__1_i_1_n_7\ : STD_LOGIC;
  signal \i___0_carry__1_i_20_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_21_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_22_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_23_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_24_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_25_n_3\ : STD_LOGIC;
  signal \i___0_carry__1_i_26_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_26_n_1\ : STD_LOGIC;
  signal \i___0_carry__1_i_26_n_2\ : STD_LOGIC;
  signal \i___0_carry__1_i_26_n_3\ : STD_LOGIC;
  signal \i___0_carry__1_i_26_n_4\ : STD_LOGIC;
  signal \i___0_carry__1_i_26_n_5\ : STD_LOGIC;
  signal \i___0_carry__1_i_26_n_6\ : STD_LOGIC;
  signal \i___0_carry__1_i_26_n_7\ : STD_LOGIC;
  signal \i___0_carry__1_i_27_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_28_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_29_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_2_n_2\ : STD_LOGIC;
  signal \i___0_carry__1_i_2_n_3\ : STD_LOGIC;
  signal \i___0_carry__1_i_2_n_5\ : STD_LOGIC;
  signal \i___0_carry__1_i_2_n_6\ : STD_LOGIC;
  signal \i___0_carry__1_i_2_n_7\ : STD_LOGIC;
  signal \i___0_carry__1_i_30_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_8_n_1\ : STD_LOGIC;
  signal \i___0_carry__1_i_8_n_3\ : STD_LOGIC;
  signal \i___0_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_9_n_1\ : STD_LOGIC;
  signal \i___0_carry__1_i_9_n_2\ : STD_LOGIC;
  signal \i___0_carry__1_i_9_n_3\ : STD_LOGIC;
  signal \i___0_carry_i_10_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_11_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_12_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_13_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_14_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_14_n_1\ : STD_LOGIC;
  signal \i___0_carry_i_14_n_2\ : STD_LOGIC;
  signal \i___0_carry_i_14_n_3\ : STD_LOGIC;
  signal \i___0_carry_i_15_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_16_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_17_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_18_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_19_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_19_n_1\ : STD_LOGIC;
  signal \i___0_carry_i_19_n_2\ : STD_LOGIC;
  signal \i___0_carry_i_19_n_3\ : STD_LOGIC;
  signal \i___0_carry_i_19_n_4\ : STD_LOGIC;
  signal \i___0_carry_i_19_n_5\ : STD_LOGIC;
  signal \i___0_carry_i_19_n_6\ : STD_LOGIC;
  signal \i___0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_1_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_20_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_21_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_22_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_23_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_2_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_3_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_4_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_5_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_6_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_7_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_8_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_8_n_1\ : STD_LOGIC;
  signal \i___0_carry_i_8_n_2\ : STD_LOGIC;
  signal \i___0_carry_i_8_n_3\ : STD_LOGIC;
  signal \i___0_carry_i_8_n_4\ : STD_LOGIC;
  signal \i___0_carry_i_8_n_5\ : STD_LOGIC;
  signal \i___0_carry_i_8_n_6\ : STD_LOGIC;
  signal \i___0_carry_i_9_n_0\ : STD_LOGIC;
  signal \multData_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \multData_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \multData_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \multData_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \multData_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \multData_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \multData_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \multData_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \multData_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \multData_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \multData_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \multData_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \multData_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \multData_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \multData_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \multData_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \multData_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \multData_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \multData_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \multData_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \multData_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \multData_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \multData_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \multData_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \multData_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \multData_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \multData_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \multData_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \multData_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \multData_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \multData_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \multData_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \multData_reg_n_0_[4][2]\ : STD_LOGIC;
  signal \multData_reg_n_0_[4][3]\ : STD_LOGIC;
  signal \multData_reg_n_0_[4][4]\ : STD_LOGIC;
  signal \multData_reg_n_0_[4][5]\ : STD_LOGIC;
  signal \multData_reg_n_0_[4][6]\ : STD_LOGIC;
  signal \multData_reg_n_0_[4][7]\ : STD_LOGIC;
  signal \multData_reg_n_0_[4][8]\ : STD_LOGIC;
  signal \multData_reg_n_0_[4][9]\ : STD_LOGIC;
  signal \multData_reg_n_0_[5][1]\ : STD_LOGIC;
  signal \multData_reg_n_0_[5][2]\ : STD_LOGIC;
  signal \multData_reg_n_0_[5][3]\ : STD_LOGIC;
  signal \multData_reg_n_0_[5][4]\ : STD_LOGIC;
  signal \multData_reg_n_0_[5][5]\ : STD_LOGIC;
  signal \multData_reg_n_0_[5][6]\ : STD_LOGIC;
  signal \multData_reg_n_0_[5][7]\ : STD_LOGIC;
  signal \multData_reg_n_0_[5][8]\ : STD_LOGIC;
  signal \multData_reg_n_0_[6][0]\ : STD_LOGIC;
  signal \multData_reg_n_0_[6][1]\ : STD_LOGIC;
  signal \multData_reg_n_0_[6][2]\ : STD_LOGIC;
  signal \multData_reg_n_0_[6][3]\ : STD_LOGIC;
  signal \multData_reg_n_0_[6][4]\ : STD_LOGIC;
  signal \multData_reg_n_0_[6][5]\ : STD_LOGIC;
  signal \multData_reg_n_0_[6][6]\ : STD_LOGIC;
  signal \multData_reg_n_0_[6][7]\ : STD_LOGIC;
  signal \multData_reg_n_0_[7][1]\ : STD_LOGIC;
  signal \multData_reg_n_0_[7][2]\ : STD_LOGIC;
  signal \multData_reg_n_0_[7][3]\ : STD_LOGIC;
  signal \multData_reg_n_0_[7][4]\ : STD_LOGIC;
  signal \multData_reg_n_0_[7][5]\ : STD_LOGIC;
  signal \multData_reg_n_0_[7][6]\ : STD_LOGIC;
  signal \multData_reg_n_0_[7][7]\ : STD_LOGIC;
  signal \multData_reg_n_0_[7][8]\ : STD_LOGIC;
  signal \multData_reg_n_0_[8][0]\ : STD_LOGIC;
  signal \multData_reg_n_0_[8][1]\ : STD_LOGIC;
  signal \multData_reg_n_0_[8][2]\ : STD_LOGIC;
  signal \multData_reg_n_0_[8][3]\ : STD_LOGIC;
  signal \multData_reg_n_0_[8][4]\ : STD_LOGIC;
  signal \multData_reg_n_0_[8][5]\ : STD_LOGIC;
  signal \multData_reg_n_0_[8][6]\ : STD_LOGIC;
  signal \multData_reg_n_0_[8][7]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sumData_20 : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal \sumData_20_inferred__0/i___0_carry__0_n_0\ : STD_LOGIC;
  signal \sumData_20_inferred__0/i___0_carry__0_n_1\ : STD_LOGIC;
  signal \sumData_20_inferred__0/i___0_carry__0_n_2\ : STD_LOGIC;
  signal \sumData_20_inferred__0/i___0_carry__0_n_3\ : STD_LOGIC;
  signal \sumData_20_inferred__0/i___0_carry__0_n_4\ : STD_LOGIC;
  signal \sumData_20_inferred__0/i___0_carry__0_n_5\ : STD_LOGIC;
  signal \sumData_20_inferred__0/i___0_carry__0_n_6\ : STD_LOGIC;
  signal \sumData_20_inferred__0/i___0_carry__0_n_7\ : STD_LOGIC;
  signal \sumData_20_inferred__0/i___0_carry__1_n_1\ : STD_LOGIC;
  signal \sumData_20_inferred__0/i___0_carry__1_n_2\ : STD_LOGIC;
  signal \sumData_20_inferred__0/i___0_carry__1_n_3\ : STD_LOGIC;
  signal \sumData_20_inferred__0/i___0_carry__1_n_4\ : STD_LOGIC;
  signal \sumData_20_inferred__0/i___0_carry__1_n_5\ : STD_LOGIC;
  signal \sumData_20_inferred__0/i___0_carry__1_n_6\ : STD_LOGIC;
  signal \sumData_20_inferred__0/i___0_carry__1_n_7\ : STD_LOGIC;
  signal \sumData_20_inferred__0/i___0_carry_n_0\ : STD_LOGIC;
  signal \sumData_20_inferred__0/i___0_carry_n_1\ : STD_LOGIC;
  signal \sumData_20_inferred__0/i___0_carry_n_2\ : STD_LOGIC;
  signal \sumData_20_inferred__0/i___0_carry_n_3\ : STD_LOGIC;
  signal \sumData_20_inferred__0/i___0_carry_n_4\ : STD_LOGIC;
  signal \sumData_20_inferred__0/i___0_carry_n_5\ : STD_LOGIC;
  signal \sumData_20_inferred__0/i___0_carry_n_6\ : STD_LOGIC;
  signal \sumData_20_inferred__0/i___0_carry_n_7\ : STD_LOGIC;
  signal \sumData_20_inferred__1/i___0_carry__0_n_0\ : STD_LOGIC;
  signal \sumData_20_inferred__1/i___0_carry__0_n_1\ : STD_LOGIC;
  signal \sumData_20_inferred__1/i___0_carry__0_n_2\ : STD_LOGIC;
  signal \sumData_20_inferred__1/i___0_carry__0_n_3\ : STD_LOGIC;
  signal \sumData_20_inferred__1/i___0_carry__1_n_1\ : STD_LOGIC;
  signal \sumData_20_inferred__1/i___0_carry__1_n_2\ : STD_LOGIC;
  signal \sumData_20_inferred__1/i___0_carry__1_n_3\ : STD_LOGIC;
  signal \sumData_20_inferred__1/i___0_carry_n_0\ : STD_LOGIC;
  signal \sumData_20_inferred__1/i___0_carry_n_1\ : STD_LOGIC;
  signal \sumData_20_inferred__1/i___0_carry_n_2\ : STD_LOGIC;
  signal \sumData_20_inferred__1/i___0_carry_n_3\ : STD_LOGIC;
  signal sumData_valid_reg_srl2_n_0 : STD_LOGIC;
  signal \NLW_i___0_carry__1_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i___0_carry__1_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i___0_carry__1_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_i___0_carry__1_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i___0_carry__1_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i___0_carry__1_i_25_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i___0_carry__1_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i___0_carry__1_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i___0_carry__1_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i___0_carry_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_i___0_carry_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_i___0_carry_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sumData_20_inferred__0/i___0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sumData_20_inferred__1/i___0_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sumData_20_inferred__1/i___0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute HLUTNM : string;
  attribute HLUTNM of \i___0_carry__0_i_1\ : label is "lutpair5";
  attribute HLUTNM of \i___0_carry__0_i_1__0\ : label is "lutpair12";
  attribute HLUTNM of \i___0_carry__0_i_2\ : label is "lutpair4";
  attribute HLUTNM of \i___0_carry__0_i_2__0\ : label is "lutpair11";
  attribute HLUTNM of \i___0_carry__0_i_3\ : label is "lutpair3";
  attribute HLUTNM of \i___0_carry__0_i_3__0\ : label is "lutpair10";
  attribute HLUTNM of \i___0_carry__0_i_4\ : label is "lutpair2";
  attribute HLUTNM of \i___0_carry__0_i_4__0\ : label is "lutpair9";
  attribute HLUTNM of \i___0_carry__0_i_6\ : label is "lutpair5";
  attribute HLUTNM of \i___0_carry__0_i_6__0\ : label is "lutpair12";
  attribute HLUTNM of \i___0_carry__0_i_7\ : label is "lutpair4";
  attribute HLUTNM of \i___0_carry__0_i_7__0\ : label is "lutpair11";
  attribute HLUTNM of \i___0_carry__0_i_8\ : label is "lutpair3";
  attribute HLUTNM of \i___0_carry__0_i_8__0\ : label is "lutpair10";
  attribute HLUTNM of \i___0_carry_i_1\ : label is "lutpair1";
  attribute HLUTNM of \i___0_carry_i_1__0\ : label is "lutpair8";
  attribute HLUTNM of \i___0_carry_i_2__0\ : label is "lutpair7";
  attribute HLUTNM of \i___0_carry_i_3\ : label is "lutpair0";
  attribute HLUTNM of \i___0_carry_i_3__0\ : label is "lutpair6";
  attribute HLUTNM of \i___0_carry_i_4\ : label is "lutpair2";
  attribute HLUTNM of \i___0_carry_i_4__0\ : label is "lutpair9";
  attribute HLUTNM of \i___0_carry_i_5\ : label is "lutpair1";
  attribute HLUTNM of \i___0_carry_i_5__0\ : label is "lutpair8";
  attribute HLUTNM of \i___0_carry_i_6__0\ : label is "lutpair7";
  attribute HLUTNM of \i___0_carry_i_7\ : label is "lutpair0";
  attribute HLUTNM of \i___0_carry_i_7__0\ : label is "lutpair6";
  attribute srl_name : string;
  attribute srl_name of sumData_valid_reg_srl2 : label is "\inst/gb/sumData_valid_reg_srl2 ";
begin
  E(0) <= \^e\(0);
\convolved_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => p_0_in(0),
      Q => Q(0),
      R => '0'
    );
\convolved_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => p_0_in(1),
      Q => Q(1),
      R => '0'
    );
\convolved_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => p_0_in(2),
      Q => Q(2),
      R => '0'
    );
\convolved_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => p_0_in(3),
      Q => Q(3),
      R => '0'
    );
\convolved_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => p_0_in(4),
      Q => Q(4),
      R => '0'
    );
\convolved_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => p_0_in(5),
      Q => Q(5),
      R => '0'
    );
\convolved_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => p_0_in(6),
      Q => Q(6),
      R => '0'
    );
\convolved_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => p_0_in(7),
      Q => Q(7),
      R => '0'
    );
convolved_data_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => sumData_valid_reg_srl2_n_0,
      Q => \^e\(0),
      R => '0'
    );
\i___0_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \multData_reg_n_0_[8][6]\,
      I1 => \i___0_carry__1_i_1_n_6\,
      I2 => \multData_reg_n_0_[0][6]\,
      O => \i___0_carry__0_i_1_n_0\
    );
\i___0_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \multData_reg_n_0_[2][6]\,
      I1 => \sumData_20_inferred__0/i___0_carry__0_n_5\,
      I2 => \multData_reg_n_0_[6][6]\,
      O => \i___0_carry__0_i_1__0_n_0\
    );
\i___0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \multData_reg_n_0_[8][5]\,
      I1 => \i___0_carry__1_i_1_n_7\,
      I2 => \multData_reg_n_0_[0][5]\,
      O => \i___0_carry__0_i_2_n_0\
    );
\i___0_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \multData_reg_n_0_[2][5]\,
      I1 => \sumData_20_inferred__0/i___0_carry__0_n_6\,
      I2 => \multData_reg_n_0_[6][5]\,
      O => \i___0_carry__0_i_2__0_n_0\
    );
\i___0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \multData_reg_n_0_[8][4]\,
      I1 => \i___0_carry_i_8_n_4\,
      I2 => \multData_reg_n_0_[0][4]\,
      O => \i___0_carry__0_i_3_n_0\
    );
\i___0_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \multData_reg_n_0_[2][4]\,
      I1 => \sumData_20_inferred__0/i___0_carry__0_n_7\,
      I2 => \multData_reg_n_0_[6][4]\,
      O => \i___0_carry__0_i_3__0_n_0\
    );
\i___0_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \multData_reg_n_0_[8][3]\,
      I1 => \i___0_carry_i_8_n_5\,
      I2 => \multData_reg_n_0_[0][3]\,
      O => \i___0_carry__0_i_4_n_0\
    );
\i___0_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \multData_reg_n_0_[2][3]\,
      I1 => \sumData_20_inferred__0/i___0_carry_n_4\,
      I2 => \multData_reg_n_0_[6][3]\,
      O => \i___0_carry__0_i_4__0_n_0\
    );
\i___0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \i___0_carry__0_i_1_n_0\,
      I1 => \i___0_carry__1_i_1_n_5\,
      I2 => \multData_reg_n_0_[8][7]\,
      I3 => \multData_reg_n_0_[0][7]\,
      O => \i___0_carry__0_i_5_n_0\
    );
\i___0_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \i___0_carry__0_i_1__0_n_0\,
      I1 => \sumData_20_inferred__0/i___0_carry__0_n_4\,
      I2 => \multData_reg_n_0_[2][7]\,
      I3 => \multData_reg_n_0_[6][7]\,
      O => \i___0_carry__0_i_5__0_n_0\
    );
\i___0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \multData_reg_n_0_[8][6]\,
      I1 => \i___0_carry__1_i_1_n_6\,
      I2 => \multData_reg_n_0_[0][6]\,
      I3 => \i___0_carry__0_i_2_n_0\,
      O => \i___0_carry__0_i_6_n_0\
    );
\i___0_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \multData_reg_n_0_[2][6]\,
      I1 => \sumData_20_inferred__0/i___0_carry__0_n_5\,
      I2 => \multData_reg_n_0_[6][6]\,
      I3 => \i___0_carry__0_i_2__0_n_0\,
      O => \i___0_carry__0_i_6__0_n_0\
    );
\i___0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \multData_reg_n_0_[8][5]\,
      I1 => \i___0_carry__1_i_1_n_7\,
      I2 => \multData_reg_n_0_[0][5]\,
      I3 => \i___0_carry__0_i_3_n_0\,
      O => \i___0_carry__0_i_7_n_0\
    );
\i___0_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \multData_reg_n_0_[2][5]\,
      I1 => \sumData_20_inferred__0/i___0_carry__0_n_6\,
      I2 => \multData_reg_n_0_[6][5]\,
      I3 => \i___0_carry__0_i_3__0_n_0\,
      O => \i___0_carry__0_i_7__0_n_0\
    );
\i___0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \multData_reg_n_0_[8][4]\,
      I1 => \i___0_carry_i_8_n_4\,
      I2 => \multData_reg_n_0_[0][4]\,
      I3 => \i___0_carry__0_i_4_n_0\,
      O => \i___0_carry__0_i_8_n_0\
    );
\i___0_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \multData_reg_n_0_[2][4]\,
      I1 => \sumData_20_inferred__0/i___0_carry__0_n_7\,
      I2 => \multData_reg_n_0_[6][4]\,
      I3 => \i___0_carry__0_i_4__0_n_0\,
      O => \i___0_carry__0_i_8__0_n_0\
    );
\i___0_carry__1_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___0_carry_i_8_n_0\,
      CO(3) => \i___0_carry__1_i_1_n_0\,
      CO(2) => \i___0_carry__1_i_1_n_1\,
      CO(1) => \i___0_carry__1_i_1_n_2\,
      CO(0) => \i___0_carry__1_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \multData_reg_n_0_[1][8]\,
      DI(2) => \multData_reg_n_0_[1][7]\,
      DI(1) => \multData_reg_n_0_[1][6]\,
      DI(0) => \multData_reg_n_0_[1][5]\,
      O(3) => \i___0_carry__1_i_1_n_4\,
      O(2) => \i___0_carry__1_i_1_n_5\,
      O(1) => \i___0_carry__1_i_1_n_6\,
      O(0) => \i___0_carry__1_i_1_n_7\,
      S(3) => \i___0_carry__1_i_4_n_0\,
      S(2) => \i___0_carry__1_i_5_n_0\,
      S(1) => \i___0_carry__1_i_6_n_0\,
      S(0) => \i___0_carry__1_i_7_n_0\
    );
\i___0_carry__1_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___0_carry__1_i_11_n_0\,
      CO(3 downto 1) => \NLW_i___0_carry__1_i_10_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \i___0_carry__1_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i___0_carry__1_i_10_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i___0_carry__1_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___0_carry__1_i_16_n_0\,
      CO(3) => \i___0_carry__1_i_11_n_0\,
      CO(2) => \i___0_carry__1_i_11_n_1\,
      CO(1) => \i___0_carry__1_i_11_n_2\,
      CO(0) => \i___0_carry__1_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \multData_reg_n_0_[4][9]\,
      DI(2) => \multData_reg_n_0_[4][8]\,
      DI(1) => \multData_reg_n_0_[4][7]\,
      DI(0) => \multData_reg_n_0_[4][6]\,
      O(3) => \i___0_carry__1_i_11_n_4\,
      O(2) => \i___0_carry__1_i_11_n_5\,
      O(1) => \i___0_carry__1_i_11_n_6\,
      O(0) => \i___0_carry__1_i_11_n_7\,
      S(3) => \i___0_carry__1_i_17_n_0\,
      S(2) => \i___0_carry__1_i_18_n_0\,
      S(1) => \i___0_carry__1_i_19_n_0\,
      S(0) => \i___0_carry__1_i_20_n_0\
    );
\i___0_carry__1_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multData_reg_n_0_[3][8]\,
      I1 => \i___0_carry__1_i_11_n_5\,
      O => \i___0_carry__1_i_12_n_0\
    );
\i___0_carry__1_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multData_reg_n_0_[3][7]\,
      I1 => \i___0_carry__1_i_11_n_6\,
      O => \i___0_carry__1_i_13_n_0\
    );
\i___0_carry__1_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multData_reg_n_0_[3][6]\,
      I1 => \i___0_carry__1_i_11_n_7\,
      O => \i___0_carry__1_i_14_n_0\
    );
\i___0_carry__1_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multData_reg_n_0_[3][5]\,
      I1 => \i___0_carry__1_i_16_n_4\,
      O => \i___0_carry__1_i_15_n_0\
    );
\i___0_carry__1_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i___0_carry__1_i_16_n_0\,
      CO(2) => \i___0_carry__1_i_16_n_1\,
      CO(1) => \i___0_carry__1_i_16_n_2\,
      CO(0) => \i___0_carry__1_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \multData_reg_n_0_[4][5]\,
      DI(2) => \multData_reg_n_0_[4][4]\,
      DI(1) => \multData_reg_n_0_[4][3]\,
      DI(0) => \multData_reg_n_0_[4][2]\,
      O(3) => \i___0_carry__1_i_16_n_4\,
      O(2) => \i___0_carry__1_i_16_n_5\,
      O(1) => \i___0_carry__1_i_16_n_6\,
      O(0) => \NLW_i___0_carry__1_i_16_O_UNCONNECTED\(0),
      S(3) => \i___0_carry__1_i_21_n_0\,
      S(2) => \i___0_carry__1_i_22_n_0\,
      S(1) => \i___0_carry__1_i_23_n_0\,
      S(0) => \i___0_carry__1_i_24_n_0\
    );
\i___0_carry__1_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multData_reg_n_0_[4][9]\,
      I1 => \i___0_carry__1_i_25_n_3\,
      O => \i___0_carry__1_i_17_n_0\
    );
\i___0_carry__1_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multData_reg_n_0_[4][8]\,
      I1 => \i___0_carry__1_i_26_n_4\,
      O => \i___0_carry__1_i_18_n_0\
    );
\i___0_carry__1_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multData_reg_n_0_[4][7]\,
      I1 => \i___0_carry__1_i_26_n_5\,
      O => \i___0_carry__1_i_19_n_0\
    );
\i___0_carry__1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \multData_reg_n_0_[6][7]\,
      I1 => \sumData_20_inferred__0/i___0_carry__0_n_4\,
      I2 => \multData_reg_n_0_[2][7]\,
      I3 => \sumData_20_inferred__0/i___0_carry__1_n_7\,
      O => \i___0_carry__1_i_1__0_n_0\
    );
\i___0_carry__1_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___0_carry__1_i_1_n_0\,
      CO(3 downto 2) => \NLW_i___0_carry__1_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i___0_carry__1_i_2_n_2\,
      CO(0) => \i___0_carry__1_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i___0_carry__1_i_2_O_UNCONNECTED\(3),
      O(2) => \i___0_carry__1_i_2_n_5\,
      O(1) => \i___0_carry__1_i_2_n_6\,
      O(0) => \i___0_carry__1_i_2_n_7\,
      S(3) => '0',
      S(2) => \i___0_carry__1_i_8_n_1\,
      S(1 downto 0) => C(10 downto 9)
    );
\i___0_carry__1_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multData_reg_n_0_[4][6]\,
      I1 => \i___0_carry__1_i_26_n_6\,
      O => \i___0_carry__1_i_20_n_0\
    );
\i___0_carry__1_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multData_reg_n_0_[4][5]\,
      I1 => \i___0_carry__1_i_26_n_7\,
      O => \i___0_carry__1_i_21_n_0\
    );
\i___0_carry__1_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multData_reg_n_0_[4][4]\,
      I1 => \i___0_carry_i_19_n_4\,
      O => \i___0_carry__1_i_22_n_0\
    );
\i___0_carry__1_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multData_reg_n_0_[4][3]\,
      I1 => \i___0_carry_i_19_n_5\,
      O => \i___0_carry__1_i_23_n_0\
    );
\i___0_carry__1_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multData_reg_n_0_[4][2]\,
      I1 => \i___0_carry_i_19_n_6\,
      O => \i___0_carry__1_i_24_n_0\
    );
\i___0_carry__1_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___0_carry__1_i_26_n_0\,
      CO(3 downto 1) => \NLW_i___0_carry__1_i_25_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \i___0_carry__1_i_25_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i___0_carry__1_i_25_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i___0_carry__1_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___0_carry_i_19_n_0\,
      CO(3) => \i___0_carry__1_i_26_n_0\,
      CO(2) => \i___0_carry__1_i_26_n_1\,
      CO(1) => \i___0_carry__1_i_26_n_2\,
      CO(0) => \i___0_carry__1_i_26_n_3\,
      CYINIT => '0',
      DI(3) => \multData_reg_n_0_[5][8]\,
      DI(2) => \multData_reg_n_0_[5][7]\,
      DI(1) => \multData_reg_n_0_[5][6]\,
      DI(0) => \multData_reg_n_0_[5][5]\,
      O(3) => \i___0_carry__1_i_26_n_4\,
      O(2) => \i___0_carry__1_i_26_n_5\,
      O(1) => \i___0_carry__1_i_26_n_6\,
      O(0) => \i___0_carry__1_i_26_n_7\,
      S(3) => \i___0_carry__1_i_27_n_0\,
      S(2) => \i___0_carry__1_i_28_n_0\,
      S(1) => \i___0_carry__1_i_29_n_0\,
      S(0) => \i___0_carry__1_i_30_n_0\
    );
\i___0_carry__1_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multData_reg_n_0_[5][8]\,
      I1 => \multData_reg_n_0_[7][8]\,
      O => \i___0_carry__1_i_27_n_0\
    );
\i___0_carry__1_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multData_reg_n_0_[5][7]\,
      I1 => \multData_reg_n_0_[7][7]\,
      O => \i___0_carry__1_i_28_n_0\
    );
\i___0_carry__1_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multData_reg_n_0_[5][6]\,
      I1 => \multData_reg_n_0_[7][6]\,
      O => \i___0_carry__1_i_29_n_0\
    );
\i___0_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \multData_reg_n_0_[0][7]\,
      I1 => \i___0_carry__1_i_1_n_5\,
      I2 => \multData_reg_n_0_[8][7]\,
      I3 => \i___0_carry__1_i_1_n_4\,
      O => \i___0_carry__1_i_3_n_0\
    );
\i___0_carry__1_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multData_reg_n_0_[5][5]\,
      I1 => \multData_reg_n_0_[7][5]\,
      O => \i___0_carry__1_i_30_n_0\
    );
\i___0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multData_reg_n_0_[1][8]\,
      I1 => C(8),
      O => \i___0_carry__1_i_4_n_0\
    );
\i___0_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multData_reg_n_0_[1][7]\,
      I1 => C(7),
      O => \i___0_carry__1_i_5_n_0\
    );
\i___0_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multData_reg_n_0_[1][6]\,
      I1 => C(6),
      O => \i___0_carry__1_i_6_n_0\
    );
\i___0_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multData_reg_n_0_[1][5]\,
      I1 => C(5),
      O => \i___0_carry__1_i_7_n_0\
    );
\i___0_carry__1_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___0_carry__1_i_9_n_0\,
      CO(3) => \NLW_i___0_carry__1_i_8_CO_UNCONNECTED\(3),
      CO(2) => \i___0_carry__1_i_8_n_1\,
      CO(1) => \NLW_i___0_carry__1_i_8_CO_UNCONNECTED\(1),
      CO(0) => \i___0_carry__1_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_i___0_carry__1_i_8_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => C(10 downto 9),
      S(3 downto 2) => B"01",
      S(1) => \i___0_carry__1_i_10_n_3\,
      S(0) => \i___0_carry__1_i_11_n_4\
    );
\i___0_carry__1_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___0_carry_i_14_n_0\,
      CO(3) => \i___0_carry__1_i_9_n_0\,
      CO(2) => \i___0_carry__1_i_9_n_1\,
      CO(1) => \i___0_carry__1_i_9_n_2\,
      CO(0) => \i___0_carry__1_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \multData_reg_n_0_[3][8]\,
      DI(2) => \multData_reg_n_0_[3][7]\,
      DI(1) => \multData_reg_n_0_[3][6]\,
      DI(0) => \multData_reg_n_0_[3][5]\,
      O(3 downto 0) => C(8 downto 5),
      S(3) => \i___0_carry__1_i_12_n_0\,
      S(2) => \i___0_carry__1_i_13_n_0\,
      S(1) => \i___0_carry__1_i_14_n_0\,
      S(0) => \i___0_carry__1_i_15_n_0\
    );
\i___0_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \multData_reg_n_0_[8][2]\,
      I1 => \i___0_carry_i_8_n_6\,
      I2 => \multData_reg_n_0_[0][2]\,
      O => \i___0_carry_i_1_n_0\
    );
\i___0_carry_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multData_reg_n_0_[1][4]\,
      I1 => C(4),
      O => \i___0_carry_i_10_n_0\
    );
\i___0_carry_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multData_reg_n_0_[1][3]\,
      I1 => C(3),
      O => \i___0_carry_i_11_n_0\
    );
\i___0_carry_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multData_reg_n_0_[1][2]\,
      I1 => C(2),
      O => \i___0_carry_i_12_n_0\
    );
\i___0_carry_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \multData_reg_n_0_[1][1]\,
      I1 => \multData_reg_n_0_[5][1]\,
      I2 => \multData_reg_n_0_[7][1]\,
      I3 => \multData_reg_n_0_[3][1]\,
      O => \i___0_carry_i_13_n_0\
    );
\i___0_carry_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i___0_carry_i_14_n_0\,
      CO(2) => \i___0_carry_i_14_n_1\,
      CO(1) => \i___0_carry_i_14_n_2\,
      CO(0) => \i___0_carry_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \multData_reg_n_0_[3][4]\,
      DI(2) => \multData_reg_n_0_[3][3]\,
      DI(1) => \multData_reg_n_0_[3][2]\,
      DI(0) => \multData_reg_n_0_[3][1]\,
      O(3 downto 1) => C(4 downto 2),
      O(0) => \NLW_i___0_carry_i_14_O_UNCONNECTED\(0),
      S(3) => \i___0_carry_i_15_n_0\,
      S(2) => \i___0_carry_i_16_n_0\,
      S(1) => \i___0_carry_i_17_n_0\,
      S(0) => \i___0_carry_i_18_n_0\
    );
\i___0_carry_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multData_reg_n_0_[3][4]\,
      I1 => \i___0_carry__1_i_16_n_5\,
      O => \i___0_carry_i_15_n_0\
    );
\i___0_carry_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multData_reg_n_0_[3][3]\,
      I1 => \i___0_carry__1_i_16_n_6\,
      O => \i___0_carry_i_16_n_0\
    );
\i___0_carry_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \multData_reg_n_0_[3][2]\,
      I1 => \i___0_carry_i_19_n_6\,
      I2 => \multData_reg_n_0_[4][2]\,
      O => \i___0_carry_i_17_n_0\
    );
\i___0_carry_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \multData_reg_n_0_[3][1]\,
      I1 => \multData_reg_n_0_[7][1]\,
      I2 => \multData_reg_n_0_[5][1]\,
      O => \i___0_carry_i_18_n_0\
    );
\i___0_carry_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i___0_carry_i_19_n_0\,
      CO(2) => \i___0_carry_i_19_n_1\,
      CO(1) => \i___0_carry_i_19_n_2\,
      CO(0) => \i___0_carry_i_19_n_3\,
      CYINIT => '0',
      DI(3) => \multData_reg_n_0_[5][4]\,
      DI(2) => \multData_reg_n_0_[5][3]\,
      DI(1) => \multData_reg_n_0_[5][2]\,
      DI(0) => \multData_reg_n_0_[5][1]\,
      O(3) => \i___0_carry_i_19_n_4\,
      O(2) => \i___0_carry_i_19_n_5\,
      O(1) => \i___0_carry_i_19_n_6\,
      O(0) => \NLW_i___0_carry_i_19_O_UNCONNECTED\(0),
      S(3) => \i___0_carry_i_20_n_0\,
      S(2) => \i___0_carry_i_21_n_0\,
      S(1) => \i___0_carry_i_22_n_0\,
      S(0) => \i___0_carry_i_23_n_0\
    );
\i___0_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \multData_reg_n_0_[2][2]\,
      I1 => \sumData_20_inferred__0/i___0_carry_n_5\,
      I2 => \multData_reg_n_0_[6][2]\,
      O => \i___0_carry_i_1__0_n_0\
    );
\i___0_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEBEBBE28828228"
    )
        port map (
      I0 => \multData_reg_n_0_[8][1]\,
      I1 => \multData_reg_n_0_[3][1]\,
      I2 => \multData_reg_n_0_[7][1]\,
      I3 => \multData_reg_n_0_[5][1]\,
      I4 => \multData_reg_n_0_[1][1]\,
      I5 => \multData_reg_n_0_[0][1]\,
      O => \i___0_carry_i_2_n_0\
    );
\i___0_carry_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multData_reg_n_0_[5][4]\,
      I1 => \multData_reg_n_0_[7][4]\,
      O => \i___0_carry_i_20_n_0\
    );
\i___0_carry_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multData_reg_n_0_[5][3]\,
      I1 => \multData_reg_n_0_[7][3]\,
      O => \i___0_carry_i_21_n_0\
    );
\i___0_carry_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multData_reg_n_0_[5][2]\,
      I1 => \multData_reg_n_0_[7][2]\,
      O => \i___0_carry_i_22_n_0\
    );
\i___0_carry_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multData_reg_n_0_[5][1]\,
      I1 => \multData_reg_n_0_[7][1]\,
      O => \i___0_carry_i_23_n_0\
    );
\i___0_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \multData_reg_n_0_[2][1]\,
      I1 => \sumData_20_inferred__0/i___0_carry_n_6\,
      I2 => \multData_reg_n_0_[6][1]\,
      O => \i___0_carry_i_2__0_n_0\
    );
\i___0_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \multData_reg_n_0_[8][0]\,
      I1 => \multData_reg_n_0_[0][0]\,
      O => \i___0_carry_i_3_n_0\
    );
\i___0_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \multData_reg_n_0_[2][0]\,
      I1 => \sumData_20_inferred__0/i___0_carry_n_7\,
      I2 => \multData_reg_n_0_[6][0]\,
      O => \i___0_carry_i_3__0_n_0\
    );
\i___0_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \multData_reg_n_0_[8][3]\,
      I1 => \i___0_carry_i_8_n_5\,
      I2 => \multData_reg_n_0_[0][3]\,
      I3 => \i___0_carry_i_1_n_0\,
      O => \i___0_carry_i_4_n_0\
    );
\i___0_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \multData_reg_n_0_[2][3]\,
      I1 => \sumData_20_inferred__0/i___0_carry_n_4\,
      I2 => \multData_reg_n_0_[6][3]\,
      I3 => \i___0_carry_i_1__0_n_0\,
      O => \i___0_carry_i_4__0_n_0\
    );
\i___0_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \multData_reg_n_0_[8][2]\,
      I1 => \i___0_carry_i_8_n_6\,
      I2 => \multData_reg_n_0_[0][2]\,
      I3 => \i___0_carry_i_2_n_0\,
      O => \i___0_carry_i_5_n_0\
    );
\i___0_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \multData_reg_n_0_[2][2]\,
      I1 => \sumData_20_inferred__0/i___0_carry_n_5\,
      I2 => \multData_reg_n_0_[6][2]\,
      I3 => \i___0_carry_i_2__0_n_0\,
      O => \i___0_carry_i_5__0_n_0\
    );
\i___0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \i___0_carry_i_3_n_0\,
      I1 => \i___0_carry_i_9_n_0\,
      I2 => \multData_reg_n_0_[8][1]\,
      I3 => \multData_reg_n_0_[0][1]\,
      O => \i___0_carry_i_6_n_0\
    );
\i___0_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \multData_reg_n_0_[2][1]\,
      I1 => \sumData_20_inferred__0/i___0_carry_n_6\,
      I2 => \multData_reg_n_0_[6][1]\,
      I3 => \i___0_carry_i_3__0_n_0\,
      O => \i___0_carry_i_6__0_n_0\
    );
\i___0_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \multData_reg_n_0_[8][0]\,
      I1 => \multData_reg_n_0_[0][0]\,
      O => \i___0_carry_i_7_n_0\
    );
\i___0_carry_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \multData_reg_n_0_[2][0]\,
      I1 => \sumData_20_inferred__0/i___0_carry_n_7\,
      I2 => \multData_reg_n_0_[6][0]\,
      O => \i___0_carry_i_7__0_n_0\
    );
\i___0_carry_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i___0_carry_i_8_n_0\,
      CO(2) => \i___0_carry_i_8_n_1\,
      CO(1) => \i___0_carry_i_8_n_2\,
      CO(0) => \i___0_carry_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \multData_reg_n_0_[1][4]\,
      DI(2) => \multData_reg_n_0_[1][3]\,
      DI(1) => \multData_reg_n_0_[1][2]\,
      DI(0) => \multData_reg_n_0_[1][1]\,
      O(3) => \i___0_carry_i_8_n_4\,
      O(2) => \i___0_carry_i_8_n_5\,
      O(1) => \i___0_carry_i_8_n_6\,
      O(0) => \NLW_i___0_carry_i_8_O_UNCONNECTED\(0),
      S(3) => \i___0_carry_i_10_n_0\,
      S(2) => \i___0_carry_i_11_n_0\,
      S(1) => \i___0_carry_i_12_n_0\,
      S(0) => \i___0_carry_i_13_n_0\
    );
\i___0_carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \multData_reg_n_0_[1][1]\,
      I1 => \multData_reg_n_0_[5][1]\,
      I2 => \multData_reg_n_0_[7][1]\,
      I3 => \multData_reg_n_0_[3][1]\,
      O => \i___0_carry_i_9_n_0\
    );
\multData_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(0),
      Q => \multData_reg_n_0_[0][0]\,
      R => '0'
    );
\multData_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(1),
      Q => \multData_reg_n_0_[0][1]\,
      R => '0'
    );
\multData_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(2),
      Q => \multData_reg_n_0_[0][2]\,
      R => '0'
    );
\multData_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(3),
      Q => \multData_reg_n_0_[0][3]\,
      R => '0'
    );
\multData_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(4),
      Q => \multData_reg_n_0_[0][4]\,
      R => '0'
    );
\multData_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(5),
      Q => \multData_reg_n_0_[0][5]\,
      R => '0'
    );
\multData_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(6),
      Q => \multData_reg_n_0_[0][6]\,
      R => '0'
    );
\multData_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(7),
      Q => \multData_reg_n_0_[0][7]\,
      R => '0'
    );
\multData_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(8),
      Q => \multData_reg_n_0_[1][1]\,
      R => '0'
    );
\multData_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(9),
      Q => \multData_reg_n_0_[1][2]\,
      R => '0'
    );
\multData_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(10),
      Q => \multData_reg_n_0_[1][3]\,
      R => '0'
    );
\multData_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(11),
      Q => \multData_reg_n_0_[1][4]\,
      R => '0'
    );
\multData_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(12),
      Q => \multData_reg_n_0_[1][5]\,
      R => '0'
    );
\multData_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(13),
      Q => \multData_reg_n_0_[1][6]\,
      R => '0'
    );
\multData_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(14),
      Q => \multData_reg_n_0_[1][7]\,
      R => '0'
    );
\multData_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(15),
      Q => \multData_reg_n_0_[1][8]\,
      R => '0'
    );
\multData_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(16),
      Q => \multData_reg_n_0_[2][0]\,
      R => '0'
    );
\multData_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(17),
      Q => \multData_reg_n_0_[2][1]\,
      R => '0'
    );
\multData_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(18),
      Q => \multData_reg_n_0_[2][2]\,
      R => '0'
    );
\multData_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(19),
      Q => \multData_reg_n_0_[2][3]\,
      R => '0'
    );
\multData_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(20),
      Q => \multData_reg_n_0_[2][4]\,
      R => '0'
    );
\multData_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(21),
      Q => \multData_reg_n_0_[2][5]\,
      R => '0'
    );
\multData_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(22),
      Q => \multData_reg_n_0_[2][6]\,
      R => '0'
    );
\multData_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(23),
      Q => \multData_reg_n_0_[2][7]\,
      R => '0'
    );
\multData_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(24),
      Q => \multData_reg_n_0_[3][1]\,
      R => '0'
    );
\multData_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(25),
      Q => \multData_reg_n_0_[3][2]\,
      R => '0'
    );
\multData_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(26),
      Q => \multData_reg_n_0_[3][3]\,
      R => '0'
    );
\multData_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(27),
      Q => \multData_reg_n_0_[3][4]\,
      R => '0'
    );
\multData_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(28),
      Q => \multData_reg_n_0_[3][5]\,
      R => '0'
    );
\multData_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(29),
      Q => \multData_reg_n_0_[3][6]\,
      R => '0'
    );
\multData_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(30),
      Q => \multData_reg_n_0_[3][7]\,
      R => '0'
    );
\multData_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(31),
      Q => \multData_reg_n_0_[3][8]\,
      R => '0'
    );
\multData_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(32),
      Q => \multData_reg_n_0_[4][2]\,
      R => '0'
    );
\multData_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(33),
      Q => \multData_reg_n_0_[4][3]\,
      R => '0'
    );
\multData_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(34),
      Q => \multData_reg_n_0_[4][4]\,
      R => '0'
    );
\multData_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(35),
      Q => \multData_reg_n_0_[4][5]\,
      R => '0'
    );
\multData_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(36),
      Q => \multData_reg_n_0_[4][6]\,
      R => '0'
    );
\multData_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(37),
      Q => \multData_reg_n_0_[4][7]\,
      R => '0'
    );
\multData_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(38),
      Q => \multData_reg_n_0_[4][8]\,
      R => '0'
    );
\multData_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(39),
      Q => \multData_reg_n_0_[4][9]\,
      R => '0'
    );
\multData_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(40),
      Q => \multData_reg_n_0_[5][1]\,
      R => '0'
    );
\multData_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(41),
      Q => \multData_reg_n_0_[5][2]\,
      R => '0'
    );
\multData_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(42),
      Q => \multData_reg_n_0_[5][3]\,
      R => '0'
    );
\multData_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(43),
      Q => \multData_reg_n_0_[5][4]\,
      R => '0'
    );
\multData_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(44),
      Q => \multData_reg_n_0_[5][5]\,
      R => '0'
    );
\multData_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(45),
      Q => \multData_reg_n_0_[5][6]\,
      R => '0'
    );
\multData_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(46),
      Q => \multData_reg_n_0_[5][7]\,
      R => '0'
    );
\multData_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(47),
      Q => \multData_reg_n_0_[5][8]\,
      R => '0'
    );
\multData_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(48),
      Q => \multData_reg_n_0_[6][0]\,
      R => '0'
    );
\multData_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(49),
      Q => \multData_reg_n_0_[6][1]\,
      R => '0'
    );
\multData_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(50),
      Q => \multData_reg_n_0_[6][2]\,
      R => '0'
    );
\multData_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(51),
      Q => \multData_reg_n_0_[6][3]\,
      R => '0'
    );
\multData_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(52),
      Q => \multData_reg_n_0_[6][4]\,
      R => '0'
    );
\multData_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(53),
      Q => \multData_reg_n_0_[6][5]\,
      R => '0'
    );
\multData_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(54),
      Q => \multData_reg_n_0_[6][6]\,
      R => '0'
    );
\multData_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(55),
      Q => \multData_reg_n_0_[6][7]\,
      R => '0'
    );
\multData_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(56),
      Q => \multData_reg_n_0_[7][1]\,
      R => '0'
    );
\multData_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(57),
      Q => \multData_reg_n_0_[7][2]\,
      R => '0'
    );
\multData_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(58),
      Q => \multData_reg_n_0_[7][3]\,
      R => '0'
    );
\multData_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(59),
      Q => \multData_reg_n_0_[7][4]\,
      R => '0'
    );
\multData_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(60),
      Q => \multData_reg_n_0_[7][5]\,
      R => '0'
    );
\multData_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(61),
      Q => \multData_reg_n_0_[7][6]\,
      R => '0'
    );
\multData_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(62),
      Q => \multData_reg_n_0_[7][7]\,
      R => '0'
    );
\multData_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(63),
      Q => \multData_reg_n_0_[7][8]\,
      R => '0'
    );
\multData_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(64),
      Q => \multData_reg_n_0_[8][0]\,
      R => '0'
    );
\multData_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(65),
      Q => \multData_reg_n_0_[8][1]\,
      R => '0'
    );
\multData_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(66),
      Q => \multData_reg_n_0_[8][2]\,
      R => '0'
    );
\multData_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(67),
      Q => \multData_reg_n_0_[8][3]\,
      R => '0'
    );
\multData_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(68),
      Q => \multData_reg_n_0_[8][4]\,
      R => '0'
    );
\multData_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(69),
      Q => \multData_reg_n_0_[8][5]\,
      R => '0'
    );
\multData_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(70),
      Q => \multData_reg_n_0_[8][6]\,
      R => '0'
    );
\multData_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => data_to_gaussian(71),
      Q => \multData_reg_n_0_[8][7]\,
      R => '0'
    );
\sumData_20_inferred__0/i___0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sumData_20_inferred__0/i___0_carry_n_0\,
      CO(2) => \sumData_20_inferred__0/i___0_carry_n_1\,
      CO(1) => \sumData_20_inferred__0/i___0_carry_n_2\,
      CO(0) => \sumData_20_inferred__0/i___0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___0_carry_i_1_n_0\,
      DI(2) => \i___0_carry_i_2_n_0\,
      DI(1) => \i___0_carry_i_3_n_0\,
      DI(0) => '0',
      O(3) => \sumData_20_inferred__0/i___0_carry_n_4\,
      O(2) => \sumData_20_inferred__0/i___0_carry_n_5\,
      O(1) => \sumData_20_inferred__0/i___0_carry_n_6\,
      O(0) => \sumData_20_inferred__0/i___0_carry_n_7\,
      S(3) => \i___0_carry_i_4_n_0\,
      S(2) => \i___0_carry_i_5_n_0\,
      S(1) => \i___0_carry_i_6_n_0\,
      S(0) => \i___0_carry_i_7_n_0\
    );
\sumData_20_inferred__0/i___0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumData_20_inferred__0/i___0_carry_n_0\,
      CO(3) => \sumData_20_inferred__0/i___0_carry__0_n_0\,
      CO(2) => \sumData_20_inferred__0/i___0_carry__0_n_1\,
      CO(1) => \sumData_20_inferred__0/i___0_carry__0_n_2\,
      CO(0) => \sumData_20_inferred__0/i___0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___0_carry__0_i_1_n_0\,
      DI(2) => \i___0_carry__0_i_2_n_0\,
      DI(1) => \i___0_carry__0_i_3_n_0\,
      DI(0) => \i___0_carry__0_i_4_n_0\,
      O(3) => \sumData_20_inferred__0/i___0_carry__0_n_4\,
      O(2) => \sumData_20_inferred__0/i___0_carry__0_n_5\,
      O(1) => \sumData_20_inferred__0/i___0_carry__0_n_6\,
      O(0) => \sumData_20_inferred__0/i___0_carry__0_n_7\,
      S(3) => \i___0_carry__0_i_5_n_0\,
      S(2) => \i___0_carry__0_i_6_n_0\,
      S(1) => \i___0_carry__0_i_7_n_0\,
      S(0) => \i___0_carry__0_i_8_n_0\
    );
\sumData_20_inferred__0/i___0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumData_20_inferred__0/i___0_carry__0_n_0\,
      CO(3) => \NLW_sumData_20_inferred__0/i___0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \sumData_20_inferred__0/i___0_carry__1_n_1\,
      CO(1) => \sumData_20_inferred__0/i___0_carry__1_n_2\,
      CO(0) => \sumData_20_inferred__0/i___0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \i___0_carry__1_i_1_n_4\,
      O(3) => \sumData_20_inferred__0/i___0_carry__1_n_4\,
      O(2) => \sumData_20_inferred__0/i___0_carry__1_n_5\,
      O(1) => \sumData_20_inferred__0/i___0_carry__1_n_6\,
      O(0) => \sumData_20_inferred__0/i___0_carry__1_n_7\,
      S(3) => \i___0_carry__1_i_2_n_5\,
      S(2) => \i___0_carry__1_i_2_n_6\,
      S(1) => \i___0_carry__1_i_2_n_7\,
      S(0) => \i___0_carry__1_i_3_n_0\
    );
\sumData_20_inferred__1/i___0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sumData_20_inferred__1/i___0_carry_n_0\,
      CO(2) => \sumData_20_inferred__1/i___0_carry_n_1\,
      CO(1) => \sumData_20_inferred__1/i___0_carry_n_2\,
      CO(0) => \sumData_20_inferred__1/i___0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___0_carry_i_1__0_n_0\,
      DI(2) => \i___0_carry_i_2__0_n_0\,
      DI(1) => \i___0_carry_i_3__0_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_sumData_20_inferred__1/i___0_carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i___0_carry_i_4__0_n_0\,
      S(2) => \i___0_carry_i_5__0_n_0\,
      S(1) => \i___0_carry_i_6__0_n_0\,
      S(0) => \i___0_carry_i_7__0_n_0\
    );
\sumData_20_inferred__1/i___0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumData_20_inferred__1/i___0_carry_n_0\,
      CO(3) => \sumData_20_inferred__1/i___0_carry__0_n_0\,
      CO(2) => \sumData_20_inferred__1/i___0_carry__0_n_1\,
      CO(1) => \sumData_20_inferred__1/i___0_carry__0_n_2\,
      CO(0) => \sumData_20_inferred__1/i___0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___0_carry__0_i_1__0_n_0\,
      DI(2) => \i___0_carry__0_i_2__0_n_0\,
      DI(1) => \i___0_carry__0_i_3__0_n_0\,
      DI(0) => \i___0_carry__0_i_4__0_n_0\,
      O(3 downto 0) => sumData_20(7 downto 4),
      S(3) => \i___0_carry__0_i_5__0_n_0\,
      S(2) => \i___0_carry__0_i_6__0_n_0\,
      S(1) => \i___0_carry__0_i_7__0_n_0\,
      S(0) => \i___0_carry__0_i_8__0_n_0\
    );
\sumData_20_inferred__1/i___0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sumData_20_inferred__1/i___0_carry__0_n_0\,
      CO(3) => \NLW_sumData_20_inferred__1/i___0_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \sumData_20_inferred__1/i___0_carry__1_n_1\,
      CO(1) => \sumData_20_inferred__1/i___0_carry__1_n_2\,
      CO(0) => \sumData_20_inferred__1/i___0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sumData_20_inferred__0/i___0_carry__1_n_7\,
      O(3 downto 0) => sumData_20(11 downto 8),
      S(3) => \sumData_20_inferred__0/i___0_carry__1_n_4\,
      S(2) => \sumData_20_inferred__0/i___0_carry__1_n_5\,
      S(1) => \sumData_20_inferred__0/i___0_carry__1_n_6\,
      S(0) => \i___0_carry__1_i_1__0_n_0\
    );
\sumData_2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => sumData_20(10),
      Q => p_0_in(6),
      R => '0'
    );
\sumData_2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => sumData_20(11),
      Q => p_0_in(7),
      R => '0'
    );
\sumData_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => sumData_20(4),
      Q => p_0_in(0),
      R => '0'
    );
\sumData_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => sumData_20(5),
      Q => p_0_in(1),
      R => '0'
    );
\sumData_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => sumData_20(6),
      Q => p_0_in(2),
      R => '0'
    );
\sumData_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => sumData_20(7),
      Q => p_0_in(3),
      R => '0'
    );
\sumData_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => sumData_20(8),
      Q => p_0_in(4),
      R => '0'
    );
\sumData_2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => sumData_20(9),
      Q => p_0_in(5),
      R => '0'
    );
sumData_valid_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => axi_clk,
      D => data_to_gaussian_valid,
      Q => sumData_valid_reg_srl2_n_0
    );
\totalPixelCounter[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^e\(0),
      I1 => \totalPixelCounter_reg[11]\(0),
      O => convolved_data_valid_reg_0
    );
\totalPixelCounter[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^e\(0),
      I1 => \totalPixelCounter_reg[11]\(0),
      O => DI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer is
  port (
    \currentRdLineBuffer_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \readPointer_reg[8]_0\ : out STD_LOGIC;
    \readPointer_reg[8]_1\ : out STD_LOGIC;
    \readPointer_reg[8]_2\ : out STD_LOGIC;
    \readPointer_reg[8]_3\ : out STD_LOGIC;
    \readPointer_reg[8]_4\ : out STD_LOGIC;
    \readPointer_reg[8]_5\ : out STD_LOGIC;
    \readPointer_reg[8]_6\ : out STD_LOGIC;
    \readPointer_reg[6]_0\ : out STD_LOGIC;
    \readPointer_reg[6]_1\ : out STD_LOGIC;
    \readPointer_reg[6]_2\ : out STD_LOGIC;
    \readPointer_reg[6]_3\ : out STD_LOGIC;
    \readPointer_reg[6]_4\ : out STD_LOGIC;
    \readPointer_reg[6]_5\ : out STD_LOGIC;
    \readPointer_reg[6]_6\ : out STD_LOGIC;
    \readPointer_reg[8]_7\ : out STD_LOGIC;
    \readPointer_reg[8]_8\ : out STD_LOGIC;
    \readPointer_reg[8]_9\ : out STD_LOGIC;
    \readPointer_reg[8]_10\ : out STD_LOGIC;
    \readPointer_reg[8]_11\ : out STD_LOGIC;
    \readPointer_reg[8]_12\ : out STD_LOGIC;
    \readPointer_reg[8]_13\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_0\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_1\ : out STD_LOGIC;
    \readPointer_reg[8]_14\ : out STD_LOGIC;
    \readPointer_reg[8]_15\ : out STD_LOGIC;
    \readPointer_reg[8]_16\ : out STD_LOGIC;
    axi_reset_n : in STD_LOGIC;
    axi_clk : in STD_LOGIC;
    \data_out[7]_i_2__0\ : in STD_LOGIC;
    \data_out[7]_i_2__0_0\ : in STD_LOGIC;
    currentRdLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \data_out_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out[7]_i_6_0\ : in STD_LOGIC;
    \data_out[7]_i_6_1\ : in STD_LOGIC;
    \data_out[7]_i_6_2\ : in STD_LOGIC;
    \data_out[7]_i_6_3\ : in STD_LOGIC;
    \data_out[7]_i_6_4\ : in STD_LOGIC;
    \data_out[7]_i_6_5\ : in STD_LOGIC;
    \data_out[7]_i_6_6\ : in STD_LOGIC;
    \data_out[7]_i_6_7\ : in STD_LOGIC;
    \data_out[7]_i_6_8\ : in STD_LOGIC;
    \data_out[7]_i_6_9\ : in STD_LOGIC;
    \data_out[7]_i_6_10\ : in STD_LOGIC;
    \data_out[7]_i_6_11\ : in STD_LOGIC;
    \data_out[7]_i_3__1_0\ : in STD_LOGIC;
    \data_out[7]_i_3__1_1\ : in STD_LOGIC;
    data_out01_out : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \data_out[7]_i_15__0_0\ : in STD_LOGIC;
    \data_out[7]_i_15__0_1\ : in STD_LOGIC;
    \data_out[7]_i_15__0_2\ : in STD_LOGIC;
    \data_out[7]_i_15__0_3\ : in STD_LOGIC;
    \data_out[7]_i_15__0_4\ : in STD_LOGIC;
    \data_out[7]_i_15__0_5\ : in STD_LOGIC;
    \data_out[7]_i_15__0_6\ : in STD_LOGIC;
    \data_out[7]_i_15__0_7\ : in STD_LOGIC;
    \data_out[7]_i_15__0_8\ : in STD_LOGIC;
    \data_out[7]_i_15__0_9\ : in STD_LOGIC;
    \data_out[7]_i_15__0_10\ : in STD_LOGIC;
    \data_out[7]_i_15__0_11\ : in STD_LOGIC;
    \data_out[7]_i_3__1_2\ : in STD_LOGIC;
    \data_out[7]_i_3__1_3\ : in STD_LOGIC;
    data_out03_out : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \data_out[7]_i_12__0_0\ : in STD_LOGIC;
    \data_out[7]_i_12__0_1\ : in STD_LOGIC;
    \data_out[7]_i_12__0_2\ : in STD_LOGIC;
    \data_out[7]_i_12__0_3\ : in STD_LOGIC;
    \data_out[7]_i_12__0_4\ : in STD_LOGIC;
    \data_out[7]_i_12__0_5\ : in STD_LOGIC;
    \data_out[7]_i_12__0_6\ : in STD_LOGIC;
    \data_out[7]_i_12__0_7\ : in STD_LOGIC;
    \data_out[7]_i_12__0_8\ : in STD_LOGIC;
    \data_out[7]_i_12__0_9\ : in STD_LOGIC;
    \data_out[7]_i_12__0_10\ : in STD_LOGIC;
    \data_out[7]_i_12__0_11\ : in STD_LOGIC;
    \readPointer_reg[5]_0\ : in STD_LOGIC;
    \writePointer_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dir_to_nms_valid : in STD_LOGIC;
    mag_to_nms_valid : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer is
  signal \data_out[7]_i_100_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_101_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_102_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_103__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_104__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_111__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_112__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_113__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_114__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_115__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_116__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_117__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_118__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_119__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_120__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_121__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_122__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_123__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_124__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_125__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_126__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_127__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_128__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_129__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_12__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_130__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_131__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_132__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_133__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_134__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_135__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_136__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_137__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_138__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_139__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_140__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_141__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_142__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_143__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_144__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_145__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_146__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_147__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_148__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_149__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_150__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_151__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_152__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_153__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_154__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_155__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_156__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_157__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_158__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_159__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_15__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_160__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_161__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_162__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_163__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_164__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_165__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_166__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_167__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_168__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_169__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_170__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_171__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_172__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_173__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_174__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_175__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_176__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_177__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_178__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_90__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_91__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_92__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_93__0_n_0\ : STD_LOGIC;
  signal data_to_et : STD_LOGIC_VECTOR ( 23 downto 1 );
  signal lineBuffRdData : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \line_reg_r1_0_63_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal line_reg_r1_0_63_0_2_n_0 : STD_LOGIC;
  signal line_reg_r1_0_63_0_2_n_1 : STD_LOGIC;
  signal line_reg_r1_0_63_0_2_n_2 : STD_LOGIC;
  signal line_reg_r1_0_63_3_5_n_0 : STD_LOGIC;
  signal line_reg_r1_0_63_3_5_n_1 : STD_LOGIC;
  signal line_reg_r1_0_63_3_5_n_2 : STD_LOGIC;
  signal line_reg_r1_0_63_6_6_n_0 : STD_LOGIC;
  signal line_reg_r1_0_63_7_7_n_0 : STD_LOGIC;
  signal \line_reg_r1_128_191_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal line_reg_r1_128_191_0_2_n_0 : STD_LOGIC;
  signal line_reg_r1_128_191_0_2_n_1 : STD_LOGIC;
  signal line_reg_r1_128_191_0_2_n_2 : STD_LOGIC;
  signal line_reg_r1_128_191_3_5_n_0 : STD_LOGIC;
  signal line_reg_r1_128_191_3_5_n_1 : STD_LOGIC;
  signal line_reg_r1_128_191_3_5_n_2 : STD_LOGIC;
  signal line_reg_r1_128_191_6_6_n_0 : STD_LOGIC;
  signal line_reg_r1_128_191_7_7_n_0 : STD_LOGIC;
  signal \line_reg_r1_192_255_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal line_reg_r1_192_255_0_2_n_0 : STD_LOGIC;
  signal line_reg_r1_192_255_0_2_n_1 : STD_LOGIC;
  signal line_reg_r1_192_255_0_2_n_2 : STD_LOGIC;
  signal line_reg_r1_192_255_3_5_n_0 : STD_LOGIC;
  signal line_reg_r1_192_255_3_5_n_1 : STD_LOGIC;
  signal line_reg_r1_192_255_3_5_n_2 : STD_LOGIC;
  signal line_reg_r1_192_255_6_6_n_0 : STD_LOGIC;
  signal line_reg_r1_192_255_7_7_n_0 : STD_LOGIC;
  signal \line_reg_r1_256_319_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal line_reg_r1_256_319_0_2_n_0 : STD_LOGIC;
  signal line_reg_r1_256_319_0_2_n_1 : STD_LOGIC;
  signal line_reg_r1_256_319_0_2_n_2 : STD_LOGIC;
  signal line_reg_r1_256_319_3_5_n_0 : STD_LOGIC;
  signal line_reg_r1_256_319_3_5_n_1 : STD_LOGIC;
  signal line_reg_r1_256_319_3_5_n_2 : STD_LOGIC;
  signal line_reg_r1_256_319_6_6_n_0 : STD_LOGIC;
  signal line_reg_r1_256_319_7_7_n_0 : STD_LOGIC;
  signal \line_reg_r1_320_383_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal line_reg_r1_320_383_0_2_n_0 : STD_LOGIC;
  signal line_reg_r1_320_383_0_2_n_1 : STD_LOGIC;
  signal line_reg_r1_320_383_0_2_n_2 : STD_LOGIC;
  signal line_reg_r1_320_383_3_5_n_0 : STD_LOGIC;
  signal line_reg_r1_320_383_3_5_n_1 : STD_LOGIC;
  signal line_reg_r1_320_383_3_5_n_2 : STD_LOGIC;
  signal line_reg_r1_320_383_6_6_n_0 : STD_LOGIC;
  signal line_reg_r1_320_383_7_7_n_0 : STD_LOGIC;
  signal \line_reg_r1_384_447_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal line_reg_r1_384_447_0_2_n_0 : STD_LOGIC;
  signal line_reg_r1_384_447_0_2_n_1 : STD_LOGIC;
  signal line_reg_r1_384_447_0_2_n_2 : STD_LOGIC;
  signal line_reg_r1_384_447_3_5_n_0 : STD_LOGIC;
  signal line_reg_r1_384_447_3_5_n_1 : STD_LOGIC;
  signal line_reg_r1_384_447_3_5_n_2 : STD_LOGIC;
  signal line_reg_r1_384_447_6_6_n_0 : STD_LOGIC;
  signal line_reg_r1_384_447_7_7_n_0 : STD_LOGIC;
  signal \line_reg_r1_448_511_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal line_reg_r1_448_511_0_2_n_0 : STD_LOGIC;
  signal line_reg_r1_448_511_0_2_n_1 : STD_LOGIC;
  signal line_reg_r1_448_511_0_2_n_2 : STD_LOGIC;
  signal line_reg_r1_448_511_3_5_n_0 : STD_LOGIC;
  signal line_reg_r1_448_511_3_5_n_1 : STD_LOGIC;
  signal line_reg_r1_448_511_3_5_n_2 : STD_LOGIC;
  signal line_reg_r1_448_511_6_6_n_0 : STD_LOGIC;
  signal line_reg_r1_448_511_7_7_n_0 : STD_LOGIC;
  signal \line_reg_r1_64_127_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal line_reg_r1_64_127_0_2_n_0 : STD_LOGIC;
  signal line_reg_r1_64_127_0_2_n_1 : STD_LOGIC;
  signal line_reg_r1_64_127_0_2_n_2 : STD_LOGIC;
  signal line_reg_r1_64_127_3_5_n_0 : STD_LOGIC;
  signal line_reg_r1_64_127_3_5_n_1 : STD_LOGIC;
  signal line_reg_r1_64_127_3_5_n_2 : STD_LOGIC;
  signal line_reg_r1_64_127_6_6_n_0 : STD_LOGIC;
  signal line_reg_r1_64_127_7_7_n_0 : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_1__15_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_2__15_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_3__15_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_4__15_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_5__15_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_6__15_n_0\ : STD_LOGIC;
  signal line_reg_r2_0_63_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_0_63_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_0_63_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_0_63_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_0_63_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_0_63_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_0_63_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_0_63_7_7_n_0 : STD_LOGIC;
  signal line_reg_r2_128_191_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_128_191_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_128_191_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_128_191_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_128_191_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_128_191_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_128_191_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_128_191_7_7_n_0 : STD_LOGIC;
  signal line_reg_r2_192_255_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_192_255_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_192_255_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_192_255_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_192_255_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_192_255_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_192_255_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_192_255_7_7_n_0 : STD_LOGIC;
  signal line_reg_r2_256_319_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_256_319_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_256_319_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_256_319_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_256_319_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_256_319_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_256_319_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_256_319_7_7_n_0 : STD_LOGIC;
  signal line_reg_r2_320_383_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_320_383_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_320_383_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_320_383_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_320_383_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_320_383_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_320_383_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_320_383_7_7_n_0 : STD_LOGIC;
  signal line_reg_r2_384_447_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_384_447_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_384_447_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_384_447_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_384_447_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_384_447_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_384_447_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_384_447_7_7_n_0 : STD_LOGIC;
  signal line_reg_r2_448_511_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_448_511_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_448_511_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_448_511_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_448_511_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_448_511_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_448_511_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_448_511_7_7_n_0 : STD_LOGIC;
  signal line_reg_r2_64_127_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_64_127_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_64_127_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_64_127_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_64_127_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_64_127_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_64_127_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_64_127_7_7_n_0 : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_1__14_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_2__11_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_3__11_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_4__12_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_5__12_n_0\ : STD_LOGIC;
  signal line_reg_r3_0_63_0_2_n_0 : STD_LOGIC;
  signal line_reg_r3_0_63_0_2_n_1 : STD_LOGIC;
  signal line_reg_r3_0_63_0_2_n_2 : STD_LOGIC;
  signal line_reg_r3_0_63_3_5_n_0 : STD_LOGIC;
  signal line_reg_r3_0_63_3_5_n_1 : STD_LOGIC;
  signal line_reg_r3_0_63_3_5_n_2 : STD_LOGIC;
  signal line_reg_r3_0_63_6_6_n_0 : STD_LOGIC;
  signal line_reg_r3_0_63_7_7_n_0 : STD_LOGIC;
  signal line_reg_r3_128_191_0_2_n_0 : STD_LOGIC;
  signal line_reg_r3_128_191_0_2_n_1 : STD_LOGIC;
  signal line_reg_r3_128_191_0_2_n_2 : STD_LOGIC;
  signal line_reg_r3_128_191_3_5_n_0 : STD_LOGIC;
  signal line_reg_r3_128_191_3_5_n_1 : STD_LOGIC;
  signal line_reg_r3_128_191_3_5_n_2 : STD_LOGIC;
  signal line_reg_r3_128_191_6_6_n_0 : STD_LOGIC;
  signal line_reg_r3_128_191_7_7_n_0 : STD_LOGIC;
  signal line_reg_r3_192_255_0_2_n_0 : STD_LOGIC;
  signal line_reg_r3_192_255_0_2_n_1 : STD_LOGIC;
  signal line_reg_r3_192_255_0_2_n_2 : STD_LOGIC;
  signal line_reg_r3_192_255_3_5_n_0 : STD_LOGIC;
  signal line_reg_r3_192_255_3_5_n_1 : STD_LOGIC;
  signal line_reg_r3_192_255_3_5_n_2 : STD_LOGIC;
  signal line_reg_r3_192_255_6_6_n_0 : STD_LOGIC;
  signal line_reg_r3_192_255_7_7_n_0 : STD_LOGIC;
  signal line_reg_r3_256_319_0_2_n_0 : STD_LOGIC;
  signal line_reg_r3_256_319_0_2_n_1 : STD_LOGIC;
  signal line_reg_r3_256_319_0_2_n_2 : STD_LOGIC;
  signal line_reg_r3_256_319_3_5_n_0 : STD_LOGIC;
  signal line_reg_r3_256_319_3_5_n_1 : STD_LOGIC;
  signal line_reg_r3_256_319_3_5_n_2 : STD_LOGIC;
  signal line_reg_r3_256_319_6_6_n_0 : STD_LOGIC;
  signal line_reg_r3_256_319_7_7_n_0 : STD_LOGIC;
  signal line_reg_r3_320_383_0_2_n_0 : STD_LOGIC;
  signal line_reg_r3_320_383_0_2_n_1 : STD_LOGIC;
  signal line_reg_r3_320_383_0_2_n_2 : STD_LOGIC;
  signal line_reg_r3_320_383_3_5_n_0 : STD_LOGIC;
  signal line_reg_r3_320_383_3_5_n_1 : STD_LOGIC;
  signal line_reg_r3_320_383_3_5_n_2 : STD_LOGIC;
  signal line_reg_r3_320_383_6_6_n_0 : STD_LOGIC;
  signal line_reg_r3_320_383_7_7_n_0 : STD_LOGIC;
  signal line_reg_r3_384_447_0_2_n_0 : STD_LOGIC;
  signal line_reg_r3_384_447_0_2_n_1 : STD_LOGIC;
  signal line_reg_r3_384_447_0_2_n_2 : STD_LOGIC;
  signal line_reg_r3_384_447_3_5_n_0 : STD_LOGIC;
  signal line_reg_r3_384_447_3_5_n_1 : STD_LOGIC;
  signal line_reg_r3_384_447_3_5_n_2 : STD_LOGIC;
  signal line_reg_r3_384_447_6_6_n_0 : STD_LOGIC;
  signal line_reg_r3_384_447_7_7_n_0 : STD_LOGIC;
  signal line_reg_r3_448_511_0_2_n_0 : STD_LOGIC;
  signal line_reg_r3_448_511_0_2_n_1 : STD_LOGIC;
  signal line_reg_r3_448_511_0_2_n_2 : STD_LOGIC;
  signal line_reg_r3_448_511_3_5_n_0 : STD_LOGIC;
  signal line_reg_r3_448_511_3_5_n_1 : STD_LOGIC;
  signal line_reg_r3_448_511_3_5_n_2 : STD_LOGIC;
  signal line_reg_r3_448_511_6_6_n_0 : STD_LOGIC;
  signal line_reg_r3_448_511_7_7_n_0 : STD_LOGIC;
  signal line_reg_r3_64_127_0_2_n_0 : STD_LOGIC;
  signal line_reg_r3_64_127_0_2_n_1 : STD_LOGIC;
  signal line_reg_r3_64_127_0_2_n_2 : STD_LOGIC;
  signal line_reg_r3_64_127_3_5_n_0 : STD_LOGIC;
  signal line_reg_r3_64_127_3_5_n_1 : STD_LOGIC;
  signal line_reg_r3_64_127_3_5_n_2 : STD_LOGIC;
  signal line_reg_r3_64_127_6_6_n_0 : STD_LOGIC;
  signal line_reg_r3_64_127_7_7_n_0 : STD_LOGIC;
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal readPointer : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal \readPointer[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \readPointer[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \readPointer[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \readPointer[8]_i_2__1_n_0\ : STD_LOGIC;
  signal readPointer_reg : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \^readpointer_reg[6]_0\ : STD_LOGIC;
  signal \^readpointer_reg[6]_1\ : STD_LOGIC;
  signal \^readpointer_reg[6]_2\ : STD_LOGIC;
  signal \^readpointer_reg[6]_3\ : STD_LOGIC;
  signal \^readpointer_reg[6]_4\ : STD_LOGIC;
  signal \^readpointer_reg[6]_5\ : STD_LOGIC;
  signal \^readpointer_reg[6]_6\ : STD_LOGIC;
  signal \^readpointer_reg[8]_0\ : STD_LOGIC;
  signal \^readpointer_reg[8]_1\ : STD_LOGIC;
  signal \^readpointer_reg[8]_10\ : STD_LOGIC;
  signal \^readpointer_reg[8]_11\ : STD_LOGIC;
  signal \^readpointer_reg[8]_12\ : STD_LOGIC;
  signal \^readpointer_reg[8]_13\ : STD_LOGIC;
  signal \^readpointer_reg[8]_2\ : STD_LOGIC;
  signal \^readpointer_reg[8]_3\ : STD_LOGIC;
  signal \^readpointer_reg[8]_4\ : STD_LOGIC;
  signal \^readpointer_reg[8]_5\ : STD_LOGIC;
  signal \^readpointer_reg[8]_6\ : STD_LOGIC;
  signal \^readpointer_reg[8]_7\ : STD_LOGIC;
  signal \^readpointer_reg[8]_8\ : STD_LOGIC;
  signal \^readpointer_reg[8]_9\ : STD_LOGIC;
  signal \readPointer_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \writePointer[8]_i_3_n_0\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[0]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[1]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[2]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[3]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[4]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[5]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[6]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[7]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[8]\ : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_out[7]_i_129__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \data_out[7]_i_130__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \data_out[7]_i_131__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \data_out[7]_i_132__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \data_out[7]_i_133__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \data_out[7]_i_134__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \data_out[7]_i_135__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \data_out[7]_i_136__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \data_out[7]_i_137__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \data_out[7]_i_138__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \data_out[7]_i_139__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \data_out[7]_i_140__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \data_out[7]_i_141__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \data_out[7]_i_142__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \data_out[7]_i_143__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \data_out[7]_i_144__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \data_out[7]_i_145__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \data_out[7]_i_146__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \data_out[7]_i_147__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \data_out[7]_i_148__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \data_out[7]_i_149__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \data_out[7]_i_150__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \data_out[7]_i_151__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \data_out[7]_i_152__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \data_out[7]_i_153__0\ : label is "soft_lutpair66";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of line_reg_r1_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of line_reg_r1_0_63_0_2 : label is "lB0/line";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of line_reg_r1_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of line_reg_r1_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_0_63_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_128_191_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_128_191_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_128_191_0_2 : label is 128;
  attribute ram_addr_end of line_reg_r1_128_191_0_2 : label is 191;
  attribute ram_offset of line_reg_r1_128_191_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r1_128_191_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r1_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_128_191_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_128_191_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_128_191_3_5 : label is 128;
  attribute ram_addr_end of line_reg_r1_128_191_3_5 : label is 191;
  attribute ram_offset of line_reg_r1_128_191_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_128_191_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_128_191_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_128_191_6_6 : label is 128;
  attribute ram_addr_end of line_reg_r1_128_191_6_6 : label is 191;
  attribute ram_offset of line_reg_r1_128_191_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_128_191_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_128_191_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_128_191_7_7 : label is 128;
  attribute ram_addr_end of line_reg_r1_128_191_7_7 : label is 191;
  attribute ram_offset of line_reg_r1_128_191_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_128_191_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_192_255_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_192_255_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_192_255_0_2 : label is 192;
  attribute ram_addr_end of line_reg_r1_192_255_0_2 : label is 255;
  attribute ram_offset of line_reg_r1_192_255_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r1_192_255_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r1_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_192_255_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_192_255_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_192_255_3_5 : label is 192;
  attribute ram_addr_end of line_reg_r1_192_255_3_5 : label is 255;
  attribute ram_offset of line_reg_r1_192_255_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_192_255_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_192_255_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_192_255_6_6 : label is 192;
  attribute ram_addr_end of line_reg_r1_192_255_6_6 : label is 255;
  attribute ram_offset of line_reg_r1_192_255_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_192_255_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_192_255_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_192_255_7_7 : label is 192;
  attribute ram_addr_end of line_reg_r1_192_255_7_7 : label is 255;
  attribute ram_offset of line_reg_r1_192_255_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_192_255_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_256_319_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_256_319_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_256_319_0_2 : label is 256;
  attribute ram_addr_end of line_reg_r1_256_319_0_2 : label is 319;
  attribute ram_offset of line_reg_r1_256_319_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r1_256_319_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r1_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_256_319_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_256_319_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_256_319_3_5 : label is 256;
  attribute ram_addr_end of line_reg_r1_256_319_3_5 : label is 319;
  attribute ram_offset of line_reg_r1_256_319_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_256_319_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_256_319_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_256_319_6_6 : label is 256;
  attribute ram_addr_end of line_reg_r1_256_319_6_6 : label is 319;
  attribute ram_offset of line_reg_r1_256_319_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_256_319_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_256_319_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_256_319_7_7 : label is 256;
  attribute ram_addr_end of line_reg_r1_256_319_7_7 : label is 319;
  attribute ram_offset of line_reg_r1_256_319_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_256_319_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_320_383_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_320_383_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_320_383_0_2 : label is 320;
  attribute ram_addr_end of line_reg_r1_320_383_0_2 : label is 383;
  attribute ram_offset of line_reg_r1_320_383_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r1_320_383_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r1_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_320_383_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_320_383_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_320_383_3_5 : label is 320;
  attribute ram_addr_end of line_reg_r1_320_383_3_5 : label is 383;
  attribute ram_offset of line_reg_r1_320_383_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_320_383_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_320_383_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_320_383_6_6 : label is 320;
  attribute ram_addr_end of line_reg_r1_320_383_6_6 : label is 383;
  attribute ram_offset of line_reg_r1_320_383_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_320_383_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_320_383_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_320_383_7_7 : label is 320;
  attribute ram_addr_end of line_reg_r1_320_383_7_7 : label is 383;
  attribute ram_offset of line_reg_r1_320_383_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_320_383_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_384_447_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_384_447_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_384_447_0_2 : label is 384;
  attribute ram_addr_end of line_reg_r1_384_447_0_2 : label is 447;
  attribute ram_offset of line_reg_r1_384_447_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r1_384_447_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r1_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_384_447_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_384_447_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_384_447_3_5 : label is 384;
  attribute ram_addr_end of line_reg_r1_384_447_3_5 : label is 447;
  attribute ram_offset of line_reg_r1_384_447_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_384_447_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_384_447_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_384_447_6_6 : label is 384;
  attribute ram_addr_end of line_reg_r1_384_447_6_6 : label is 447;
  attribute ram_offset of line_reg_r1_384_447_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_384_447_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_384_447_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_384_447_7_7 : label is 384;
  attribute ram_addr_end of line_reg_r1_384_447_7_7 : label is 447;
  attribute ram_offset of line_reg_r1_384_447_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_384_447_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_448_511_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_448_511_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_448_511_0_2 : label is 448;
  attribute ram_addr_end of line_reg_r1_448_511_0_2 : label is 1279;
  attribute ram_offset of line_reg_r1_448_511_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r1_448_511_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r1_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_448_511_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_448_511_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_448_511_3_5 : label is 448;
  attribute ram_addr_end of line_reg_r1_448_511_3_5 : label is 1279;
  attribute ram_offset of line_reg_r1_448_511_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_448_511_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_448_511_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_448_511_6_6 : label is 448;
  attribute ram_addr_end of line_reg_r1_448_511_6_6 : label is 1279;
  attribute ram_offset of line_reg_r1_448_511_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_448_511_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_448_511_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_448_511_7_7 : label is 448;
  attribute ram_addr_end of line_reg_r1_448_511_7_7 : label is 1279;
  attribute ram_offset of line_reg_r1_448_511_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_448_511_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_64_127_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_64_127_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_64_127_0_2 : label is 64;
  attribute ram_addr_end of line_reg_r1_64_127_0_2 : label is 127;
  attribute ram_offset of line_reg_r1_64_127_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r1_64_127_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r1_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_64_127_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_64_127_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_64_127_3_5 : label is 64;
  attribute ram_addr_end of line_reg_r1_64_127_3_5 : label is 127;
  attribute ram_offset of line_reg_r1_64_127_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_64_127_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_64_127_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_64_127_6_6 : label is 64;
  attribute ram_addr_end of line_reg_r1_64_127_6_6 : label is 127;
  attribute ram_offset of line_reg_r1_64_127_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_64_127_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_64_127_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_64_127_7_7 : label is 64;
  attribute ram_addr_end of line_reg_r1_64_127_7_7 : label is 127;
  attribute ram_offset of line_reg_r1_64_127_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_64_127_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_64_127_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_0_2 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_128_191_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_128_191_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_128_191_0_2 : label is 128;
  attribute ram_addr_end of line_reg_r2_128_191_0_2 : label is 191;
  attribute ram_offset of line_reg_r2_128_191_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_128_191_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_128_191_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_128_191_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_128_191_3_5 : label is 128;
  attribute ram_addr_end of line_reg_r2_128_191_3_5 : label is 191;
  attribute ram_offset of line_reg_r2_128_191_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_128_191_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_128_191_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_128_191_6_6 : label is 128;
  attribute ram_addr_end of line_reg_r2_128_191_6_6 : label is 191;
  attribute ram_offset of line_reg_r2_128_191_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_128_191_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_128_191_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_128_191_7_7 : label is 128;
  attribute ram_addr_end of line_reg_r2_128_191_7_7 : label is 191;
  attribute ram_offset of line_reg_r2_128_191_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_128_191_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_192_255_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_192_255_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_192_255_0_2 : label is 192;
  attribute ram_addr_end of line_reg_r2_192_255_0_2 : label is 255;
  attribute ram_offset of line_reg_r2_192_255_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_192_255_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_192_255_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_192_255_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_192_255_3_5 : label is 192;
  attribute ram_addr_end of line_reg_r2_192_255_3_5 : label is 255;
  attribute ram_offset of line_reg_r2_192_255_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_192_255_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_192_255_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_192_255_6_6 : label is 192;
  attribute ram_addr_end of line_reg_r2_192_255_6_6 : label is 255;
  attribute ram_offset of line_reg_r2_192_255_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_192_255_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_192_255_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_192_255_7_7 : label is 192;
  attribute ram_addr_end of line_reg_r2_192_255_7_7 : label is 255;
  attribute ram_offset of line_reg_r2_192_255_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_192_255_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_256_319_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_256_319_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_256_319_0_2 : label is 256;
  attribute ram_addr_end of line_reg_r2_256_319_0_2 : label is 319;
  attribute ram_offset of line_reg_r2_256_319_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_256_319_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_256_319_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_256_319_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_256_319_3_5 : label is 256;
  attribute ram_addr_end of line_reg_r2_256_319_3_5 : label is 319;
  attribute ram_offset of line_reg_r2_256_319_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_256_319_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_256_319_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_256_319_6_6 : label is 256;
  attribute ram_addr_end of line_reg_r2_256_319_6_6 : label is 319;
  attribute ram_offset of line_reg_r2_256_319_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_256_319_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_256_319_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_256_319_7_7 : label is 256;
  attribute ram_addr_end of line_reg_r2_256_319_7_7 : label is 319;
  attribute ram_offset of line_reg_r2_256_319_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_256_319_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_320_383_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_320_383_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_320_383_0_2 : label is 320;
  attribute ram_addr_end of line_reg_r2_320_383_0_2 : label is 383;
  attribute ram_offset of line_reg_r2_320_383_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_320_383_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_320_383_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_320_383_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_320_383_3_5 : label is 320;
  attribute ram_addr_end of line_reg_r2_320_383_3_5 : label is 383;
  attribute ram_offset of line_reg_r2_320_383_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_320_383_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_320_383_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_320_383_6_6 : label is 320;
  attribute ram_addr_end of line_reg_r2_320_383_6_6 : label is 383;
  attribute ram_offset of line_reg_r2_320_383_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_320_383_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_320_383_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_320_383_7_7 : label is 320;
  attribute ram_addr_end of line_reg_r2_320_383_7_7 : label is 383;
  attribute ram_offset of line_reg_r2_320_383_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_320_383_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_384_447_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_384_447_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_384_447_0_2 : label is 384;
  attribute ram_addr_end of line_reg_r2_384_447_0_2 : label is 447;
  attribute ram_offset of line_reg_r2_384_447_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_384_447_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_384_447_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_384_447_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_384_447_3_5 : label is 384;
  attribute ram_addr_end of line_reg_r2_384_447_3_5 : label is 447;
  attribute ram_offset of line_reg_r2_384_447_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_384_447_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_384_447_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_384_447_6_6 : label is 384;
  attribute ram_addr_end of line_reg_r2_384_447_6_6 : label is 447;
  attribute ram_offset of line_reg_r2_384_447_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_384_447_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_384_447_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_384_447_7_7 : label is 384;
  attribute ram_addr_end of line_reg_r2_384_447_7_7 : label is 447;
  attribute ram_offset of line_reg_r2_384_447_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_384_447_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_448_511_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_448_511_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_448_511_0_2 : label is 448;
  attribute ram_addr_end of line_reg_r2_448_511_0_2 : label is 511;
  attribute ram_offset of line_reg_r2_448_511_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_448_511_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_448_511_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_448_511_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_448_511_3_5 : label is 448;
  attribute ram_addr_end of line_reg_r2_448_511_3_5 : label is 511;
  attribute ram_offset of line_reg_r2_448_511_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_448_511_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_448_511_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_448_511_6_6 : label is 448;
  attribute ram_addr_end of line_reg_r2_448_511_6_6 : label is 511;
  attribute ram_offset of line_reg_r2_448_511_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_448_511_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_448_511_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_448_511_7_7 : label is 448;
  attribute ram_addr_end of line_reg_r2_448_511_7_7 : label is 511;
  attribute ram_offset of line_reg_r2_448_511_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_448_511_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_64_127_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_64_127_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_64_127_0_2 : label is 64;
  attribute ram_addr_end of line_reg_r2_64_127_0_2 : label is 127;
  attribute ram_offset of line_reg_r2_64_127_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_64_127_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_64_127_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_64_127_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_64_127_3_5 : label is 64;
  attribute ram_addr_end of line_reg_r2_64_127_3_5 : label is 127;
  attribute ram_offset of line_reg_r2_64_127_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_64_127_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_64_127_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_64_127_6_6 : label is 64;
  attribute ram_addr_end of line_reg_r2_64_127_6_6 : label is 127;
  attribute ram_offset of line_reg_r2_64_127_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_64_127_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_64_127_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_64_127_7_7 : label is 64;
  attribute ram_addr_end of line_reg_r2_64_127_7_7 : label is 127;
  attribute ram_offset of line_reg_r2_64_127_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_64_127_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_64_127_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_0_63_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_0_2 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_0_63_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_128_191_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_128_191_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_128_191_0_2 : label is 128;
  attribute ram_addr_end of line_reg_r3_128_191_0_2 : label is 191;
  attribute ram_offset of line_reg_r3_128_191_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_128_191_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_128_191_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_128_191_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_128_191_3_5 : label is 128;
  attribute ram_addr_end of line_reg_r3_128_191_3_5 : label is 191;
  attribute ram_offset of line_reg_r3_128_191_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_128_191_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_128_191_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_128_191_6_6 : label is 128;
  attribute ram_addr_end of line_reg_r3_128_191_6_6 : label is 191;
  attribute ram_offset of line_reg_r3_128_191_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_128_191_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_128_191_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_128_191_7_7 : label is 128;
  attribute ram_addr_end of line_reg_r3_128_191_7_7 : label is 191;
  attribute ram_offset of line_reg_r3_128_191_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_128_191_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_192_255_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_192_255_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_192_255_0_2 : label is 192;
  attribute ram_addr_end of line_reg_r3_192_255_0_2 : label is 255;
  attribute ram_offset of line_reg_r3_192_255_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_192_255_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_192_255_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_192_255_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_192_255_3_5 : label is 192;
  attribute ram_addr_end of line_reg_r3_192_255_3_5 : label is 255;
  attribute ram_offset of line_reg_r3_192_255_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_192_255_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_192_255_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_192_255_6_6 : label is 192;
  attribute ram_addr_end of line_reg_r3_192_255_6_6 : label is 255;
  attribute ram_offset of line_reg_r3_192_255_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_192_255_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_192_255_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_192_255_7_7 : label is 192;
  attribute ram_addr_end of line_reg_r3_192_255_7_7 : label is 255;
  attribute ram_offset of line_reg_r3_192_255_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_192_255_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_256_319_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_256_319_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_256_319_0_2 : label is 256;
  attribute ram_addr_end of line_reg_r3_256_319_0_2 : label is 319;
  attribute ram_offset of line_reg_r3_256_319_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_256_319_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_256_319_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_256_319_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_256_319_3_5 : label is 256;
  attribute ram_addr_end of line_reg_r3_256_319_3_5 : label is 319;
  attribute ram_offset of line_reg_r3_256_319_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_256_319_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_256_319_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_256_319_6_6 : label is 256;
  attribute ram_addr_end of line_reg_r3_256_319_6_6 : label is 319;
  attribute ram_offset of line_reg_r3_256_319_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_256_319_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_256_319_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_256_319_7_7 : label is 256;
  attribute ram_addr_end of line_reg_r3_256_319_7_7 : label is 319;
  attribute ram_offset of line_reg_r3_256_319_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_256_319_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_320_383_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_320_383_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_320_383_0_2 : label is 320;
  attribute ram_addr_end of line_reg_r3_320_383_0_2 : label is 383;
  attribute ram_offset of line_reg_r3_320_383_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_320_383_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_320_383_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_320_383_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_320_383_3_5 : label is 320;
  attribute ram_addr_end of line_reg_r3_320_383_3_5 : label is 383;
  attribute ram_offset of line_reg_r3_320_383_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_320_383_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_320_383_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_320_383_6_6 : label is 320;
  attribute ram_addr_end of line_reg_r3_320_383_6_6 : label is 383;
  attribute ram_offset of line_reg_r3_320_383_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_320_383_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_320_383_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_320_383_7_7 : label is 320;
  attribute ram_addr_end of line_reg_r3_320_383_7_7 : label is 383;
  attribute ram_offset of line_reg_r3_320_383_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_320_383_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_384_447_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_384_447_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_384_447_0_2 : label is 384;
  attribute ram_addr_end of line_reg_r3_384_447_0_2 : label is 447;
  attribute ram_offset of line_reg_r3_384_447_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_384_447_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_384_447_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_384_447_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_384_447_3_5 : label is 384;
  attribute ram_addr_end of line_reg_r3_384_447_3_5 : label is 447;
  attribute ram_offset of line_reg_r3_384_447_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_384_447_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_384_447_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_384_447_6_6 : label is 384;
  attribute ram_addr_end of line_reg_r3_384_447_6_6 : label is 447;
  attribute ram_offset of line_reg_r3_384_447_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_384_447_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_384_447_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_384_447_7_7 : label is 384;
  attribute ram_addr_end of line_reg_r3_384_447_7_7 : label is 447;
  attribute ram_offset of line_reg_r3_384_447_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_384_447_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_448_511_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_448_511_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_448_511_0_2 : label is 448;
  attribute ram_addr_end of line_reg_r3_448_511_0_2 : label is 511;
  attribute ram_offset of line_reg_r3_448_511_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_448_511_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_448_511_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_448_511_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_448_511_3_5 : label is 448;
  attribute ram_addr_end of line_reg_r3_448_511_3_5 : label is 511;
  attribute ram_offset of line_reg_r3_448_511_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_448_511_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_448_511_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_448_511_6_6 : label is 448;
  attribute ram_addr_end of line_reg_r3_448_511_6_6 : label is 511;
  attribute ram_offset of line_reg_r3_448_511_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_448_511_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_448_511_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_448_511_7_7 : label is 448;
  attribute ram_addr_end of line_reg_r3_448_511_7_7 : label is 511;
  attribute ram_offset of line_reg_r3_448_511_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_448_511_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_64_127_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_64_127_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_64_127_0_2 : label is 64;
  attribute ram_addr_end of line_reg_r3_64_127_0_2 : label is 127;
  attribute ram_offset of line_reg_r3_64_127_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_64_127_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_64_127_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_64_127_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_64_127_3_5 : label is 64;
  attribute ram_addr_end of line_reg_r3_64_127_3_5 : label is 127;
  attribute ram_offset of line_reg_r3_64_127_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_64_127_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_64_127_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_64_127_6_6 : label is 64;
  attribute ram_addr_end of line_reg_r3_64_127_6_6 : label is 127;
  attribute ram_offset of line_reg_r3_64_127_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_64_127_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_64_127_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_64_127_7_7 : label is 64;
  attribute ram_addr_end of line_reg_r3_64_127_7_7 : label is 127;
  attribute ram_offset of line_reg_r3_64_127_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_64_127_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_64_127_7_7 : label is 7;
  attribute SOFT_HLUTNM of \readPointer[7]_i_1__3\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \writePointer[0]_i_1__3\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \writePointer[1]_i_1__3\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \writePointer[2]_i_1__3\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \writePointer[3]_i_1__3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \writePointer[4]_i_1__3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \writePointer[6]_i_1__3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \writePointer[7]_i_1__3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \writePointer[8]_i_3\ : label is "soft_lutpair57";
begin
  \readPointer_reg[6]_0\ <= \^readpointer_reg[6]_0\;
  \readPointer_reg[6]_1\ <= \^readpointer_reg[6]_1\;
  \readPointer_reg[6]_2\ <= \^readpointer_reg[6]_2\;
  \readPointer_reg[6]_3\ <= \^readpointer_reg[6]_3\;
  \readPointer_reg[6]_4\ <= \^readpointer_reg[6]_4\;
  \readPointer_reg[6]_5\ <= \^readpointer_reg[6]_5\;
  \readPointer_reg[6]_6\ <= \^readpointer_reg[6]_6\;
  \readPointer_reg[8]_0\ <= \^readpointer_reg[8]_0\;
  \readPointer_reg[8]_1\ <= \^readpointer_reg[8]_1\;
  \readPointer_reg[8]_10\ <= \^readpointer_reg[8]_10\;
  \readPointer_reg[8]_11\ <= \^readpointer_reg[8]_11\;
  \readPointer_reg[8]_12\ <= \^readpointer_reg[8]_12\;
  \readPointer_reg[8]_13\ <= \^readpointer_reg[8]_13\;
  \readPointer_reg[8]_2\ <= \^readpointer_reg[8]_2\;
  \readPointer_reg[8]_3\ <= \^readpointer_reg[8]_3\;
  \readPointer_reg[8]_4\ <= \^readpointer_reg[8]_4\;
  \readPointer_reg[8]_5\ <= \^readpointer_reg[8]_5\;
  \readPointer_reg[8]_6\ <= \^readpointer_reg[8]_6\;
  \readPointer_reg[8]_7\ <= \^readpointer_reg[8]_7\;
  \readPointer_reg[8]_8\ <= \^readpointer_reg[8]_8\;
  \readPointer_reg[8]_9\ <= \^readpointer_reg[8]_9\;
\data_out[7]_i_100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => readPointer(8),
      I1 => readPointer(6),
      I2 => \readPointer[8]_i_2__1_n_0\,
      I3 => readPointer_reg(5),
      I4 => readPointer(7),
      O => \data_out[7]_i_100_n_0\
    );
\data_out[7]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_192_255_0_2_n_0,
      I1 => line_reg_r3_128_191_0_2_n_0,
      I2 => \data_out[7]_i_132__0_n_0\,
      I3 => line_reg_r3_64_127_0_2_n_0,
      I4 => \data_out[7]_i_154__0_n_0\,
      I5 => line_reg_r3_0_63_0_2_n_0,
      O => \data_out[7]_i_101_n_0\
    );
\data_out[7]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_448_511_0_2_n_0,
      I1 => line_reg_r3_384_447_0_2_n_0,
      I2 => \data_out[7]_i_132__0_n_0\,
      I3 => line_reg_r3_320_383_0_2_n_0,
      I4 => \data_out[7]_i_154__0_n_0\,
      I5 => line_reg_r3_256_319_0_2_n_0,
      O => \data_out[7]_i_102_n_0\
    );
\data_out[7]_i_103__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_192_255_0_2_n_1,
      I1 => line_reg_r3_128_191_0_2_n_1,
      I2 => \data_out[7]_i_132__0_n_0\,
      I3 => line_reg_r3_64_127_0_2_n_1,
      I4 => \data_out[7]_i_154__0_n_0\,
      I5 => line_reg_r3_0_63_0_2_n_1,
      O => \data_out[7]_i_103__0_n_0\
    );
\data_out[7]_i_104__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_448_511_0_2_n_1,
      I1 => line_reg_r3_384_447_0_2_n_1,
      I2 => \data_out[7]_i_132__0_n_0\,
      I3 => line_reg_r3_320_383_0_2_n_1,
      I4 => \data_out[7]_i_154__0_n_0\,
      I5 => line_reg_r3_256_319_0_2_n_1,
      O => \data_out[7]_i_104__0_n_0\
    );
\data_out[7]_i_105__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_out[7]_i_155__0_n_0\,
      I1 => \data_out[7]_i_156__0_n_0\,
      I2 => \readPointer[8]_i_1__3_n_0\,
      I3 => \data_out[7]_i_157__0_n_0\,
      I4 => \readPointer[7]_i_1__3_n_0\,
      I5 => \data_out[7]_i_158__0_n_0\,
      O => \^readpointer_reg[6]_3\
    );
\data_out[7]_i_106__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_out[7]_i_159__0_n_0\,
      I1 => \data_out[7]_i_160__0_n_0\,
      I2 => \readPointer[8]_i_1__3_n_0\,
      I3 => \data_out[7]_i_161__0_n_0\,
      I4 => \readPointer[7]_i_1__3_n_0\,
      I5 => \data_out[7]_i_162__0_n_0\,
      O => \^readpointer_reg[6]_4\
    );
\data_out[7]_i_107__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_out[7]_i_163__0_n_0\,
      I1 => \data_out[7]_i_164__0_n_0\,
      I2 => \readPointer[8]_i_1__3_n_0\,
      I3 => \data_out[7]_i_165__0_n_0\,
      I4 => \readPointer[7]_i_1__3_n_0\,
      I5 => \data_out[7]_i_166__0_n_0\,
      O => \^readpointer_reg[6]_1\
    );
\data_out[7]_i_108__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_out[7]_i_167__0_n_0\,
      I1 => \data_out[7]_i_168__0_n_0\,
      I2 => \readPointer[8]_i_1__3_n_0\,
      I3 => \data_out[7]_i_169__0_n_0\,
      I4 => \readPointer[7]_i_1__3_n_0\,
      I5 => \data_out[7]_i_170__0_n_0\,
      O => \^readpointer_reg[6]_2\
    );
\data_out[7]_i_109__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_out[7]_i_171__0_n_0\,
      I1 => \data_out[7]_i_172__0_n_0\,
      I2 => \readPointer[8]_i_1__3_n_0\,
      I3 => \data_out[7]_i_173__0_n_0\,
      I4 => \readPointer[7]_i_1__3_n_0\,
      I5 => \data_out[7]_i_174__0_n_0\,
      O => \^readpointer_reg[6]_6\
    );
\data_out[7]_i_110__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_out[7]_i_175__0_n_0\,
      I1 => \data_out[7]_i_176__0_n_0\,
      I2 => \readPointer[8]_i_1__3_n_0\,
      I3 => \data_out[7]_i_177__0_n_0\,
      I4 => \readPointer[7]_i_1__3_n_0\,
      I5 => \data_out[7]_i_178__0_n_0\,
      O => \^readpointer_reg[6]_5\
    );
\data_out[7]_i_111__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_192_255_0_2_n_0,
      I1 => line_reg_r2_128_191_0_2_n_0,
      I2 => \readPointer[7]_i_1__3_n_0\,
      I3 => line_reg_r2_64_127_0_2_n_0,
      I4 => \readPointer[6]_i_1__3_n_0\,
      I5 => line_reg_r2_0_63_0_2_n_0,
      O => \data_out[7]_i_111__0_n_0\
    );
\data_out[7]_i_112__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_448_511_0_2_n_0,
      I1 => line_reg_r2_384_447_0_2_n_0,
      I2 => \readPointer[7]_i_1__3_n_0\,
      I3 => line_reg_r2_320_383_0_2_n_0,
      I4 => \readPointer[6]_i_1__3_n_0\,
      I5 => line_reg_r2_256_319_0_2_n_0,
      O => \data_out[7]_i_112__0_n_0\
    );
\data_out[7]_i_113__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBEBBBBB88288888"
    )
        port map (
      I0 => line_reg_r2_448_511_0_2_n_1,
      I1 => readPointer(6),
      I2 => \readPointer_reg__0\(0),
      I3 => \readPointer[8]_i_2__1_n_0\,
      I4 => readPointer_reg(5),
      I5 => line_reg_r2_384_447_0_2_n_1,
      O => \data_out[7]_i_113__0_n_0\
    );
\data_out[7]_i_114__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBEBBBBB88288888"
    )
        port map (
      I0 => line_reg_r2_320_383_0_2_n_1,
      I1 => readPointer(6),
      I2 => \readPointer_reg__0\(0),
      I3 => \readPointer[8]_i_2__1_n_0\,
      I4 => readPointer_reg(5),
      I5 => line_reg_r2_256_319_0_2_n_1,
      O => \data_out[7]_i_114__0_n_0\
    );
\data_out[7]_i_115__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBEBBBBB88288888"
    )
        port map (
      I0 => line_reg_r2_192_255_0_2_n_1,
      I1 => readPointer(6),
      I2 => \readPointer_reg__0\(0),
      I3 => \readPointer[8]_i_2__1_n_0\,
      I4 => readPointer_reg(5),
      I5 => line_reg_r2_128_191_0_2_n_1,
      O => \data_out[7]_i_115__0_n_0\
    );
\data_out[7]_i_116__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBEBBBBB88288888"
    )
        port map (
      I0 => line_reg_r2_64_127_0_2_n_1,
      I1 => readPointer(6),
      I2 => \readPointer_reg__0\(0),
      I3 => \readPointer[8]_i_2__1_n_0\,
      I4 => readPointer_reg(5),
      I5 => line_reg_r2_0_63_0_2_n_1,
      O => \data_out[7]_i_116__0_n_0\
    );
\data_out[7]_i_117__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_192_255_3_5_n_1,
      I1 => line_reg_r1_128_191_3_5_n_1,
      I2 => readPointer(7),
      I3 => line_reg_r1_64_127_3_5_n_1,
      I4 => readPointer(6),
      I5 => line_reg_r1_0_63_3_5_n_1,
      O => \data_out[7]_i_117__0_n_0\
    );
\data_out[7]_i_118__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_448_511_3_5_n_1,
      I1 => line_reg_r1_384_447_3_5_n_1,
      I2 => readPointer(7),
      I3 => line_reg_r1_320_383_3_5_n_1,
      I4 => readPointer(6),
      I5 => line_reg_r1_256_319_3_5_n_1,
      O => \data_out[7]_i_118__0_n_0\
    );
\data_out[7]_i_119__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_192_255_3_5_n_2,
      I1 => line_reg_r1_128_191_3_5_n_2,
      I2 => readPointer(7),
      I3 => line_reg_r1_64_127_3_5_n_2,
      I4 => readPointer(6),
      I5 => line_reg_r1_0_63_3_5_n_2,
      O => \data_out[7]_i_119__0_n_0\
    );
\data_out[7]_i_120__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_448_511_3_5_n_2,
      I1 => line_reg_r1_384_447_3_5_n_2,
      I2 => readPointer(7),
      I3 => line_reg_r1_320_383_3_5_n_2,
      I4 => readPointer(6),
      I5 => line_reg_r1_256_319_3_5_n_2,
      O => \data_out[7]_i_120__0_n_0\
    );
\data_out[7]_i_121__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_192_255_0_2_n_2,
      I1 => line_reg_r1_128_191_0_2_n_2,
      I2 => readPointer(7),
      I3 => line_reg_r1_64_127_0_2_n_2,
      I4 => readPointer(6),
      I5 => line_reg_r1_0_63_0_2_n_2,
      O => \data_out[7]_i_121__0_n_0\
    );
\data_out[7]_i_122__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_448_511_0_2_n_2,
      I1 => line_reg_r1_384_447_0_2_n_2,
      I2 => readPointer(7),
      I3 => line_reg_r1_320_383_0_2_n_2,
      I4 => readPointer(6),
      I5 => line_reg_r1_256_319_0_2_n_2,
      O => \data_out[7]_i_122__0_n_0\
    );
\data_out[7]_i_123__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_192_255_3_5_n_0,
      I1 => line_reg_r1_128_191_3_5_n_0,
      I2 => readPointer(7),
      I3 => line_reg_r1_64_127_3_5_n_0,
      I4 => readPointer(6),
      I5 => line_reg_r1_0_63_3_5_n_0,
      O => \data_out[7]_i_123__0_n_0\
    );
\data_out[7]_i_124__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_448_511_3_5_n_0,
      I1 => line_reg_r1_384_447_3_5_n_0,
      I2 => readPointer(7),
      I3 => line_reg_r1_320_383_3_5_n_0,
      I4 => readPointer(6),
      I5 => line_reg_r1_256_319_3_5_n_0,
      O => \data_out[7]_i_124__0_n_0\
    );
\data_out[7]_i_125__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_192_255_7_7_n_0,
      I1 => line_reg_r1_128_191_7_7_n_0,
      I2 => readPointer(7),
      I3 => line_reg_r1_64_127_7_7_n_0,
      I4 => readPointer(6),
      I5 => line_reg_r1_0_63_7_7_n_0,
      O => \data_out[7]_i_125__0_n_0\
    );
\data_out[7]_i_126__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_448_511_7_7_n_0,
      I1 => line_reg_r1_384_447_7_7_n_0,
      I2 => readPointer(7),
      I3 => line_reg_r1_320_383_7_7_n_0,
      I4 => readPointer(6),
      I5 => line_reg_r1_256_319_7_7_n_0,
      O => \data_out[7]_i_126__0_n_0\
    );
\data_out[7]_i_127__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_192_255_6_6_n_0,
      I1 => line_reg_r1_128_191_6_6_n_0,
      I2 => readPointer(7),
      I3 => line_reg_r1_64_127_6_6_n_0,
      I4 => readPointer(6),
      I5 => line_reg_r1_0_63_6_6_n_0,
      O => \data_out[7]_i_127__0_n_0\
    );
\data_out[7]_i_128__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_448_511_6_6_n_0,
      I1 => line_reg_r1_384_447_6_6_n_0,
      I2 => readPointer(7),
      I3 => line_reg_r1_320_383_6_6_n_0,
      I4 => readPointer(6),
      I5 => line_reg_r1_256_319_6_6_n_0,
      O => \data_out[7]_i_128__0_n_0\
    );
\data_out[7]_i_129__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => line_reg_r3_448_511_3_5_n_1,
      I1 => \data_out[7]_i_154__0_n_0\,
      I2 => line_reg_r3_384_447_3_5_n_1,
      O => \data_out[7]_i_129__0_n_0\
    );
\data_out[7]_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => data_to_et(4),
      I1 => data_to_et(5),
      I2 => data_to_et(2),
      I3 => data_to_et(3),
      I4 => data_to_et(7),
      I5 => data_to_et(6),
      O => \data_out[7]_i_12__0_n_0\
    );
\data_out[7]_i_130__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => line_reg_r3_320_383_3_5_n_1,
      I1 => \data_out[7]_i_154__0_n_0\,
      I2 => line_reg_r3_256_319_3_5_n_1,
      O => \data_out[7]_i_130__0_n_0\
    );
\data_out[7]_i_131__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => line_reg_r3_192_255_3_5_n_1,
      I1 => \data_out[7]_i_154__0_n_0\,
      I2 => line_reg_r3_128_191_3_5_n_1,
      O => \data_out[7]_i_131__0_n_0\
    );
\data_out[7]_i_132__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => readPointer(7),
      I1 => readPointer(6),
      I2 => \readPointer[8]_i_2__1_n_0\,
      I3 => readPointer_reg(5),
      O => \data_out[7]_i_132__0_n_0\
    );
\data_out[7]_i_133__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => line_reg_r3_64_127_3_5_n_1,
      I1 => \data_out[7]_i_154__0_n_0\,
      I2 => line_reg_r3_0_63_3_5_n_1,
      O => \data_out[7]_i_133__0_n_0\
    );
\data_out[7]_i_134__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => line_reg_r3_448_511_3_5_n_2,
      I1 => \data_out[7]_i_154__0_n_0\,
      I2 => line_reg_r3_384_447_3_5_n_2,
      O => \data_out[7]_i_134__0_n_0\
    );
\data_out[7]_i_135__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => line_reg_r3_320_383_3_5_n_2,
      I1 => \data_out[7]_i_154__0_n_0\,
      I2 => line_reg_r3_256_319_3_5_n_2,
      O => \data_out[7]_i_135__0_n_0\
    );
\data_out[7]_i_136__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => line_reg_r3_192_255_3_5_n_2,
      I1 => \data_out[7]_i_154__0_n_0\,
      I2 => line_reg_r3_128_191_3_5_n_2,
      O => \data_out[7]_i_136__0_n_0\
    );
\data_out[7]_i_137__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => line_reg_r3_64_127_3_5_n_2,
      I1 => \data_out[7]_i_154__0_n_0\,
      I2 => line_reg_r3_0_63_3_5_n_2,
      O => \data_out[7]_i_137__0_n_0\
    );
\data_out[7]_i_138__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => line_reg_r3_448_511_0_2_n_2,
      I1 => \data_out[7]_i_154__0_n_0\,
      I2 => line_reg_r3_384_447_0_2_n_2,
      O => \data_out[7]_i_138__0_n_0\
    );
\data_out[7]_i_139__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => line_reg_r3_320_383_0_2_n_2,
      I1 => \data_out[7]_i_154__0_n_0\,
      I2 => line_reg_r3_256_319_0_2_n_2,
      O => \data_out[7]_i_139__0_n_0\
    );
\data_out[7]_i_140__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => line_reg_r3_192_255_0_2_n_2,
      I1 => \data_out[7]_i_154__0_n_0\,
      I2 => line_reg_r3_128_191_0_2_n_2,
      O => \data_out[7]_i_140__0_n_0\
    );
\data_out[7]_i_141__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => line_reg_r3_64_127_0_2_n_2,
      I1 => \data_out[7]_i_154__0_n_0\,
      I2 => line_reg_r3_0_63_0_2_n_2,
      O => \data_out[7]_i_141__0_n_0\
    );
\data_out[7]_i_142__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => line_reg_r3_448_511_3_5_n_0,
      I1 => \data_out[7]_i_154__0_n_0\,
      I2 => line_reg_r3_384_447_3_5_n_0,
      O => \data_out[7]_i_142__0_n_0\
    );
\data_out[7]_i_143__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => line_reg_r3_320_383_3_5_n_0,
      I1 => \data_out[7]_i_154__0_n_0\,
      I2 => line_reg_r3_256_319_3_5_n_0,
      O => \data_out[7]_i_143__0_n_0\
    );
\data_out[7]_i_144__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => line_reg_r3_192_255_3_5_n_0,
      I1 => \data_out[7]_i_154__0_n_0\,
      I2 => line_reg_r3_128_191_3_5_n_0,
      O => \data_out[7]_i_144__0_n_0\
    );
\data_out[7]_i_145__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => line_reg_r3_64_127_3_5_n_0,
      I1 => \data_out[7]_i_154__0_n_0\,
      I2 => line_reg_r3_0_63_3_5_n_0,
      O => \data_out[7]_i_145__0_n_0\
    );
\data_out[7]_i_146__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => line_reg_r3_448_511_7_7_n_0,
      I1 => \data_out[7]_i_154__0_n_0\,
      I2 => line_reg_r3_384_447_7_7_n_0,
      O => \data_out[7]_i_146__0_n_0\
    );
\data_out[7]_i_147__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => line_reg_r3_320_383_7_7_n_0,
      I1 => \data_out[7]_i_154__0_n_0\,
      I2 => line_reg_r3_256_319_7_7_n_0,
      O => \data_out[7]_i_147__0_n_0\
    );
\data_out[7]_i_148__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => line_reg_r3_192_255_7_7_n_0,
      I1 => \data_out[7]_i_154__0_n_0\,
      I2 => line_reg_r3_128_191_7_7_n_0,
      O => \data_out[7]_i_148__0_n_0\
    );
\data_out[7]_i_149__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => line_reg_r3_64_127_7_7_n_0,
      I1 => \data_out[7]_i_154__0_n_0\,
      I2 => line_reg_r3_0_63_7_7_n_0,
      O => \data_out[7]_i_149__0_n_0\
    );
\data_out[7]_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_7\,
      I1 => \data_out[7]_i_3__1_2\,
      I2 => \data_out[7]_i_3__1_3\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out03_out(0),
      O => data_to_et(1)
    );
\data_out[7]_i_150__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => line_reg_r3_448_511_6_6_n_0,
      I1 => \data_out[7]_i_154__0_n_0\,
      I2 => line_reg_r3_384_447_6_6_n_0,
      O => \data_out[7]_i_150__0_n_0\
    );
\data_out[7]_i_151__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => line_reg_r3_320_383_6_6_n_0,
      I1 => \data_out[7]_i_154__0_n_0\,
      I2 => line_reg_r3_256_319_6_6_n_0,
      O => \data_out[7]_i_151__0_n_0\
    );
\data_out[7]_i_152__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => line_reg_r3_192_255_6_6_n_0,
      I1 => \data_out[7]_i_154__0_n_0\,
      I2 => line_reg_r3_128_191_6_6_n_0,
      O => \data_out[7]_i_152__0_n_0\
    );
\data_out[7]_i_153__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => line_reg_r3_64_127_6_6_n_0,
      I1 => \data_out[7]_i_154__0_n_0\,
      I2 => line_reg_r3_0_63_6_6_n_0,
      O => \data_out[7]_i_153__0_n_0\
    );
\data_out[7]_i_154__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => readPointer(6),
      I1 => readPointer_reg(3),
      I2 => readPointer_reg(1),
      I3 => readPointer_reg(2),
      I4 => readPointer_reg(4),
      I5 => readPointer_reg(5),
      O => \data_out[7]_i_154__0_n_0\
    );
\data_out[7]_i_155__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBEBBBBB88288888"
    )
        port map (
      I0 => line_reg_r2_448_511_3_5_n_1,
      I1 => readPointer(6),
      I2 => \readPointer_reg__0\(0),
      I3 => \readPointer[8]_i_2__1_n_0\,
      I4 => readPointer_reg(5),
      I5 => line_reg_r2_384_447_3_5_n_1,
      O => \data_out[7]_i_155__0_n_0\
    );
\data_out[7]_i_156__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBEBBBBB88288888"
    )
        port map (
      I0 => line_reg_r2_320_383_3_5_n_1,
      I1 => readPointer(6),
      I2 => \readPointer_reg__0\(0),
      I3 => \readPointer[8]_i_2__1_n_0\,
      I4 => readPointer_reg(5),
      I5 => line_reg_r2_256_319_3_5_n_1,
      O => \data_out[7]_i_156__0_n_0\
    );
\data_out[7]_i_157__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBEBBBBB88288888"
    )
        port map (
      I0 => line_reg_r2_192_255_3_5_n_1,
      I1 => readPointer(6),
      I2 => \readPointer_reg__0\(0),
      I3 => \readPointer[8]_i_2__1_n_0\,
      I4 => readPointer_reg(5),
      I5 => line_reg_r2_128_191_3_5_n_1,
      O => \data_out[7]_i_157__0_n_0\
    );
\data_out[7]_i_158__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBEBBBBB88288888"
    )
        port map (
      I0 => line_reg_r2_64_127_3_5_n_1,
      I1 => readPointer(6),
      I2 => \readPointer_reg__0\(0),
      I3 => \readPointer[8]_i_2__1_n_0\,
      I4 => readPointer_reg(5),
      I5 => line_reg_r2_0_63_3_5_n_1,
      O => \data_out[7]_i_158__0_n_0\
    );
\data_out[7]_i_159__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBEBBBBB88288888"
    )
        port map (
      I0 => line_reg_r2_448_511_3_5_n_2,
      I1 => readPointer(6),
      I2 => \readPointer_reg__0\(0),
      I3 => \readPointer[8]_i_2__1_n_0\,
      I4 => readPointer_reg(5),
      I5 => line_reg_r2_384_447_3_5_n_2,
      O => \data_out[7]_i_159__0_n_0\
    );
\data_out[7]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => data_to_et(12),
      I1 => data_to_et(13),
      I2 => data_to_et(10),
      I3 => data_to_et(11),
      I4 => data_to_et(15),
      I5 => data_to_et(14),
      O => \data_out[7]_i_15__0_n_0\
    );
\data_out[7]_i_160__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBEBBBBB88288888"
    )
        port map (
      I0 => line_reg_r2_320_383_3_5_n_2,
      I1 => readPointer(6),
      I2 => \readPointer_reg__0\(0),
      I3 => \readPointer[8]_i_2__1_n_0\,
      I4 => readPointer_reg(5),
      I5 => line_reg_r2_256_319_3_5_n_2,
      O => \data_out[7]_i_160__0_n_0\
    );
\data_out[7]_i_161__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBEBBBBB88288888"
    )
        port map (
      I0 => line_reg_r2_192_255_3_5_n_2,
      I1 => readPointer(6),
      I2 => \readPointer_reg__0\(0),
      I3 => \readPointer[8]_i_2__1_n_0\,
      I4 => readPointer_reg(5),
      I5 => line_reg_r2_128_191_3_5_n_2,
      O => \data_out[7]_i_161__0_n_0\
    );
\data_out[7]_i_162__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBEBBBBB88288888"
    )
        port map (
      I0 => line_reg_r2_64_127_3_5_n_2,
      I1 => readPointer(6),
      I2 => \readPointer_reg__0\(0),
      I3 => \readPointer[8]_i_2__1_n_0\,
      I4 => readPointer_reg(5),
      I5 => line_reg_r2_0_63_3_5_n_2,
      O => \data_out[7]_i_162__0_n_0\
    );
\data_out[7]_i_163__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBEBBBBB88288888"
    )
        port map (
      I0 => line_reg_r2_448_511_0_2_n_2,
      I1 => readPointer(6),
      I2 => \readPointer_reg__0\(0),
      I3 => \readPointer[8]_i_2__1_n_0\,
      I4 => readPointer_reg(5),
      I5 => line_reg_r2_384_447_0_2_n_2,
      O => \data_out[7]_i_163__0_n_0\
    );
\data_out[7]_i_164__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBEBBBBB88288888"
    )
        port map (
      I0 => line_reg_r2_320_383_0_2_n_2,
      I1 => readPointer(6),
      I2 => \readPointer_reg__0\(0),
      I3 => \readPointer[8]_i_2__1_n_0\,
      I4 => readPointer_reg(5),
      I5 => line_reg_r2_256_319_0_2_n_2,
      O => \data_out[7]_i_164__0_n_0\
    );
\data_out[7]_i_165__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBEBBBBB88288888"
    )
        port map (
      I0 => line_reg_r2_192_255_0_2_n_2,
      I1 => readPointer(6),
      I2 => \readPointer_reg__0\(0),
      I3 => \readPointer[8]_i_2__1_n_0\,
      I4 => readPointer_reg(5),
      I5 => line_reg_r2_128_191_0_2_n_2,
      O => \data_out[7]_i_165__0_n_0\
    );
\data_out[7]_i_166__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBEBBBBB88288888"
    )
        port map (
      I0 => line_reg_r2_64_127_0_2_n_2,
      I1 => readPointer(6),
      I2 => \readPointer_reg__0\(0),
      I3 => \readPointer[8]_i_2__1_n_0\,
      I4 => readPointer_reg(5),
      I5 => line_reg_r2_0_63_0_2_n_2,
      O => \data_out[7]_i_166__0_n_0\
    );
\data_out[7]_i_167__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBEBBBBB88288888"
    )
        port map (
      I0 => line_reg_r2_448_511_3_5_n_0,
      I1 => readPointer(6),
      I2 => \readPointer_reg__0\(0),
      I3 => \readPointer[8]_i_2__1_n_0\,
      I4 => readPointer_reg(5),
      I5 => line_reg_r2_384_447_3_5_n_0,
      O => \data_out[7]_i_167__0_n_0\
    );
\data_out[7]_i_168__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBEBBBBB88288888"
    )
        port map (
      I0 => line_reg_r2_320_383_3_5_n_0,
      I1 => readPointer(6),
      I2 => \readPointer_reg__0\(0),
      I3 => \readPointer[8]_i_2__1_n_0\,
      I4 => readPointer_reg(5),
      I5 => line_reg_r2_256_319_3_5_n_0,
      O => \data_out[7]_i_168__0_n_0\
    );
\data_out[7]_i_169__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBEBBBBB88288888"
    )
        port map (
      I0 => line_reg_r2_192_255_3_5_n_0,
      I1 => readPointer(6),
      I2 => \readPointer_reg__0\(0),
      I3 => \readPointer[8]_i_2__1_n_0\,
      I4 => readPointer_reg(5),
      I5 => line_reg_r2_128_191_3_5_n_0,
      O => \data_out[7]_i_169__0_n_0\
    );
\data_out[7]_i_170__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBEBBBBB88288888"
    )
        port map (
      I0 => line_reg_r2_64_127_3_5_n_0,
      I1 => readPointer(6),
      I2 => \readPointer_reg__0\(0),
      I3 => \readPointer[8]_i_2__1_n_0\,
      I4 => readPointer_reg(5),
      I5 => line_reg_r2_0_63_3_5_n_0,
      O => \data_out[7]_i_170__0_n_0\
    );
\data_out[7]_i_171__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBEBBBBB88288888"
    )
        port map (
      I0 => line_reg_r2_448_511_7_7_n_0,
      I1 => readPointer(6),
      I2 => \readPointer_reg__0\(0),
      I3 => \readPointer[8]_i_2__1_n_0\,
      I4 => readPointer_reg(5),
      I5 => line_reg_r2_384_447_7_7_n_0,
      O => \data_out[7]_i_171__0_n_0\
    );
\data_out[7]_i_172__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBEBBBBB88288888"
    )
        port map (
      I0 => line_reg_r2_320_383_7_7_n_0,
      I1 => readPointer(6),
      I2 => \readPointer_reg__0\(0),
      I3 => \readPointer[8]_i_2__1_n_0\,
      I4 => readPointer_reg(5),
      I5 => line_reg_r2_256_319_7_7_n_0,
      O => \data_out[7]_i_172__0_n_0\
    );
\data_out[7]_i_173__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBEBBBBB88288888"
    )
        port map (
      I0 => line_reg_r2_192_255_7_7_n_0,
      I1 => readPointer(6),
      I2 => \readPointer_reg__0\(0),
      I3 => \readPointer[8]_i_2__1_n_0\,
      I4 => readPointer_reg(5),
      I5 => line_reg_r2_128_191_7_7_n_0,
      O => \data_out[7]_i_173__0_n_0\
    );
\data_out[7]_i_174__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBEBBBBB88288888"
    )
        port map (
      I0 => line_reg_r2_64_127_7_7_n_0,
      I1 => readPointer(6),
      I2 => \readPointer_reg__0\(0),
      I3 => \readPointer[8]_i_2__1_n_0\,
      I4 => readPointer_reg(5),
      I5 => line_reg_r2_0_63_7_7_n_0,
      O => \data_out[7]_i_174__0_n_0\
    );
\data_out[7]_i_175__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBEBBBBB88288888"
    )
        port map (
      I0 => line_reg_r2_448_511_6_6_n_0,
      I1 => readPointer(6),
      I2 => \readPointer_reg__0\(0),
      I3 => \readPointer[8]_i_2__1_n_0\,
      I4 => readPointer_reg(5),
      I5 => line_reg_r2_384_447_6_6_n_0,
      O => \data_out[7]_i_175__0_n_0\
    );
\data_out[7]_i_176__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBEBBBBB88288888"
    )
        port map (
      I0 => line_reg_r2_320_383_6_6_n_0,
      I1 => readPointer(6),
      I2 => \readPointer_reg__0\(0),
      I3 => \readPointer[8]_i_2__1_n_0\,
      I4 => readPointer_reg(5),
      I5 => line_reg_r2_256_319_6_6_n_0,
      O => \data_out[7]_i_176__0_n_0\
    );
\data_out[7]_i_177__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBEBBBBB88288888"
    )
        port map (
      I0 => line_reg_r2_192_255_6_6_n_0,
      I1 => readPointer(6),
      I2 => \readPointer_reg__0\(0),
      I3 => \readPointer[8]_i_2__1_n_0\,
      I4 => readPointer_reg(5),
      I5 => line_reg_r2_128_191_6_6_n_0,
      O => \data_out[7]_i_177__0_n_0\
    );
\data_out[7]_i_178__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBEBBBBB88288888"
    )
        port map (
      I0 => line_reg_r2_64_127_6_6_n_0,
      I1 => readPointer(6),
      I2 => \readPointer_reg__0\(0),
      I3 => \readPointer[8]_i_2__1_n_0\,
      I4 => readPointer_reg(5),
      I5 => line_reg_r2_0_63_6_6_n_0,
      O => \data_out[7]_i_178__0_n_0\
    );
\data_out[7]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[6]_0\,
      I1 => \data_out[7]_i_3__1_0\,
      I2 => \data_out[7]_i_3__1_1\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out01_out(0),
      O => data_to_et(9)
    );
\data_out[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_3\,
      I1 => \data_out[7]_i_6_4\,
      I2 => \data_out[7]_i_6_5\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out0(3),
      O => data_to_et(20)
    );
\data_out[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_4\,
      I1 => \data_out[7]_i_6_6\,
      I2 => \data_out[7]_i_6_7\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out0(4),
      O => data_to_et(21)
    );
\data_out[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_1\,
      I1 => \data_out[7]_i_6_0\,
      I2 => data_out0(1),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_6_1\,
      O => data_to_et(18)
    );
\data_out[7]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_2\,
      I1 => \data_out[7]_i_6_2\,
      I2 => data_out0(2),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_6_3\,
      O => data_to_et(19)
    );
\data_out[7]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_6\,
      I1 => \data_out[7]_i_6_10\,
      I2 => data_out0(6),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_6_11\,
      O => data_to_et(23)
    );
\data_out[7]_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_5\,
      I1 => \data_out[7]_i_6_8\,
      I2 => \data_out[7]_i_6_9\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out0(5),
      O => data_to_et(22)
    );
\data_out[7]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \data_out[7]_i_12__0_n_0\,
      I1 => \data_out_reg[7]\(0),
      I2 => data_to_et(1),
      I3 => \data_out[7]_i_15__0_n_0\,
      I4 => \data_out_reg[7]\(1),
      I5 => data_to_et(9),
      O => \currentRdLineBuffer_reg[1]_1\
    );
\data_out[7]_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_10\,
      I1 => \data_out[7]_i_12__0_4\,
      I2 => \data_out[7]_i_12__0_5\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out03_out(3),
      O => data_to_et(4)
    );
\data_out[7]_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_11\,
      I1 => \data_out[7]_i_12__0_6\,
      I2 => \data_out[7]_i_12__0_7\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out03_out(4),
      O => data_to_et(5)
    );
\data_out[7]_i_48__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_8\,
      I1 => \data_out[7]_i_12__0_0\,
      I2 => data_out03_out(1),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_12__0_1\,
      O => data_to_et(2)
    );
\data_out[7]_i_49__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_9\,
      I1 => \data_out[7]_i_12__0_2\,
      I2 => data_out03_out(2),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_12__0_3\,
      O => data_to_et(3)
    );
\data_out[7]_i_50__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_13\,
      I1 => \data_out[7]_i_12__0_10\,
      I2 => data_out03_out(6),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_12__0_11\,
      O => data_to_et(7)
    );
\data_out[7]_i_51__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_12\,
      I1 => \data_out[7]_i_12__0_8\,
      I2 => \data_out[7]_i_12__0_9\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out03_out(5),
      O => data_to_et(6)
    );
\data_out[7]_i_52__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[6]_3\,
      I1 => \data_out[7]_i_15__0_4\,
      I2 => \data_out[7]_i_15__0_5\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out01_out(3),
      O => data_to_et(12)
    );
\data_out[7]_i_53__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[6]_4\,
      I1 => \data_out[7]_i_15__0_6\,
      I2 => \data_out[7]_i_15__0_7\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out01_out(4),
      O => data_to_et(13)
    );
\data_out[7]_i_54__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[6]_1\,
      I1 => \data_out[7]_i_15__0_0\,
      I2 => data_out01_out(1),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_15__0_1\,
      O => data_to_et(10)
    );
\data_out[7]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[6]_2\,
      I1 => \data_out[7]_i_15__0_2\,
      I2 => data_out01_out(2),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_15__0_3\,
      O => data_to_et(11)
    );
\data_out[7]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[6]_6\,
      I1 => \data_out[7]_i_15__0_10\,
      I2 => data_out01_out(6),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_15__0_11\,
      O => data_to_et(15)
    );
\data_out[7]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[6]_5\,
      I1 => \data_out[7]_i_15__0_8\,
      I2 => \data_out[7]_i_15__0_9\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out01_out(5),
      O => data_to_et(14)
    );
\data_out[7]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_out[7]_i_113__0_n_0\,
      I1 => \data_out[7]_i_114__0_n_0\,
      I2 => \readPointer[8]_i_1__3_n_0\,
      I3 => \data_out[7]_i_115__0_n_0\,
      I4 => \readPointer[7]_i_1__3_n_0\,
      I5 => \data_out[7]_i_116__0_n_0\,
      O => \^readpointer_reg[6]_0\
    );
\data_out[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => data_to_et(20),
      I1 => data_to_et(21),
      I2 => data_to_et(18),
      I3 => data_to_et(19),
      I4 => data_to_et(23),
      I5 => data_to_et(22),
      O => \currentRdLineBuffer_reg[1]_0\
    );
\data_out[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_0\,
      I1 => \data_out[7]_i_2__0\,
      I2 => \data_out[7]_i_2__0_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out0(0),
      O => \currentRdLineBuffer_reg[1]\(0)
    );
\data_out[7]_i_90__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_192_255_0_2_n_0,
      I1 => line_reg_r1_128_191_0_2_n_0,
      I2 => readPointer(7),
      I3 => line_reg_r1_64_127_0_2_n_0,
      I4 => readPointer(6),
      I5 => line_reg_r1_0_63_0_2_n_0,
      O => \data_out[7]_i_90__0_n_0\
    );
\data_out[7]_i_91__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_448_511_0_2_n_0,
      I1 => line_reg_r1_384_447_0_2_n_0,
      I2 => readPointer(7),
      I3 => line_reg_r1_320_383_0_2_n_0,
      I4 => readPointer(6),
      I5 => line_reg_r1_256_319_0_2_n_0,
      O => \data_out[7]_i_91__0_n_0\
    );
\data_out[7]_i_92__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_192_255_0_2_n_1,
      I1 => line_reg_r1_128_191_0_2_n_1,
      I2 => readPointer(7),
      I3 => line_reg_r1_64_127_0_2_n_1,
      I4 => readPointer(6),
      I5 => line_reg_r1_0_63_0_2_n_1,
      O => \data_out[7]_i_92__0_n_0\
    );
\data_out[7]_i_93__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_448_511_0_2_n_1,
      I1 => line_reg_r1_384_447_0_2_n_1,
      I2 => readPointer(7),
      I3 => line_reg_r1_320_383_0_2_n_1,
      I4 => readPointer(6),
      I5 => line_reg_r1_256_319_0_2_n_1,
      O => \data_out[7]_i_93__0_n_0\
    );
\data_out[7]_i_94__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_out[7]_i_129__0_n_0\,
      I1 => \data_out[7]_i_130__0_n_0\,
      I2 => \data_out[7]_i_100_n_0\,
      I3 => \data_out[7]_i_131__0_n_0\,
      I4 => \data_out[7]_i_132__0_n_0\,
      I5 => \data_out[7]_i_133__0_n_0\,
      O => \^readpointer_reg[8]_10\
    );
\data_out[7]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_out[7]_i_134__0_n_0\,
      I1 => \data_out[7]_i_135__0_n_0\,
      I2 => \data_out[7]_i_100_n_0\,
      I3 => \data_out[7]_i_136__0_n_0\,
      I4 => \data_out[7]_i_132__0_n_0\,
      I5 => \data_out[7]_i_137__0_n_0\,
      O => \^readpointer_reg[8]_11\
    );
\data_out[7]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_out[7]_i_138__0_n_0\,
      I1 => \data_out[7]_i_139__0_n_0\,
      I2 => \data_out[7]_i_100_n_0\,
      I3 => \data_out[7]_i_140__0_n_0\,
      I4 => \data_out[7]_i_132__0_n_0\,
      I5 => \data_out[7]_i_141__0_n_0\,
      O => \^readpointer_reg[8]_8\
    );
\data_out[7]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_out[7]_i_142__0_n_0\,
      I1 => \data_out[7]_i_143__0_n_0\,
      I2 => \data_out[7]_i_100_n_0\,
      I3 => \data_out[7]_i_144__0_n_0\,
      I4 => \data_out[7]_i_132__0_n_0\,
      I5 => \data_out[7]_i_145__0_n_0\,
      O => \^readpointer_reg[8]_9\
    );
\data_out[7]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_out[7]_i_146__0_n_0\,
      I1 => \data_out[7]_i_147__0_n_0\,
      I2 => \data_out[7]_i_100_n_0\,
      I3 => \data_out[7]_i_148__0_n_0\,
      I4 => \data_out[7]_i_132__0_n_0\,
      I5 => \data_out[7]_i_149__0_n_0\,
      O => \^readpointer_reg[8]_13\
    );
\data_out[7]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data_out[7]_i_150__0_n_0\,
      I1 => \data_out[7]_i_151__0_n_0\,
      I2 => \data_out[7]_i_100_n_0\,
      I3 => \data_out[7]_i_152__0_n_0\,
      I4 => \data_out[7]_i_132__0_n_0\,
      I5 => \data_out[7]_i_153__0_n_0\,
      O => \^readpointer_reg[8]_12\
    );
\data_out_reg[7]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_90__0_n_0\,
      I1 => \data_out[7]_i_91__0_n_0\,
      O => \readPointer_reg[8]_14\,
      S => readPointer(8)
    );
\data_out_reg[7]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_92__0_n_0\,
      I1 => \data_out[7]_i_93__0_n_0\,
      O => \^readpointer_reg[8]_0\,
      S => readPointer(8)
    );
\data_out_reg[7]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_101_n_0\,
      I1 => \data_out[7]_i_102_n_0\,
      O => \readPointer_reg[8]_16\,
      S => \data_out[7]_i_100_n_0\
    );
\data_out_reg[7]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_103__0_n_0\,
      I1 => \data_out[7]_i_104__0_n_0\,
      O => \^readpointer_reg[8]_7\,
      S => \data_out[7]_i_100_n_0\
    );
\data_out_reg[7]_i_58\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_111__0_n_0\,
      I1 => \data_out[7]_i_112__0_n_0\,
      O => \readPointer_reg[8]_15\,
      S => \readPointer[8]_i_1__3_n_0\
    );
\data_out_reg[7]_i_84\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_117__0_n_0\,
      I1 => \data_out[7]_i_118__0_n_0\,
      O => \^readpointer_reg[8]_3\,
      S => readPointer(8)
    );
\data_out_reg[7]_i_85\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_119__0_n_0\,
      I1 => \data_out[7]_i_120__0_n_0\,
      O => \^readpointer_reg[8]_4\,
      S => readPointer(8)
    );
\data_out_reg[7]_i_86\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_121__0_n_0\,
      I1 => \data_out[7]_i_122__0_n_0\,
      O => \^readpointer_reg[8]_1\,
      S => readPointer(8)
    );
\data_out_reg[7]_i_87\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_123__0_n_0\,
      I1 => \data_out[7]_i_124__0_n_0\,
      O => \^readpointer_reg[8]_2\,
      S => readPointer(8)
    );
\data_out_reg[7]_i_88\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_125__0_n_0\,
      I1 => \data_out[7]_i_126__0_n_0\,
      O => \^readpointer_reg[8]_6\,
      S => readPointer(8)
    );
\data_out_reg[7]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_127__0_n_0\,
      I1 => \data_out[7]_i_128__0_n_0\,
      O => \^readpointer_reg[8]_5\,
      S => readPointer(8)
    );
line_reg_r1_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(0),
      DIB => data_out(1),
      DIC => data_out(2),
      DID => '0',
      DOA => line_reg_r1_0_63_0_2_n_0,
      DOB => line_reg_r1_0_63_0_2_n_1,
      DOC => line_reg_r1_0_63_0_2_n_2,
      DOD => NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__2_n_0\
    );
\line_reg_r1_0_63_0_2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => dir_to_nms_valid,
      I1 => mag_to_nms_valid,
      I2 => axi_reset_n,
      I3 => \writePointer_reg_n_0_[8]\,
      I4 => \writePointer_reg_n_0_[6]\,
      I5 => \writePointer_reg_n_0_[7]\,
      O => \line_reg_r1_0_63_0_2_i_1__2_n_0\
    );
line_reg_r1_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(3),
      DIB => data_out(4),
      DIC => data_out(5),
      DID => '0',
      DOA => line_reg_r1_0_63_3_5_n_0,
      DOB => line_reg_r1_0_63_3_5_n_1,
      DOC => line_reg_r1_0_63_3_5_n_2,
      DOD => NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__2_n_0\
    );
line_reg_r1_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(6),
      DPO => line_reg_r1_0_63_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__2_n_0\
    );
line_reg_r1_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(7),
      DPO => line_reg_r1_0_63_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__2_n_0\
    );
line_reg_r1_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(0),
      DIB => data_out(1),
      DIC => data_out(2),
      DID => '0',
      DOA => line_reg_r1_128_191_0_2_n_0,
      DOB => line_reg_r1_128_191_0_2_n_1,
      DOC => line_reg_r1_128_191_0_2_n_2,
      DOD => NLW_line_reg_r1_128_191_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__2_n_0\
    );
\line_reg_r1_128_191_0_2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \writePointer_reg_n_0_[6]\,
      I1 => \writePointer_reg_n_0_[8]\,
      I2 => \writePointer_reg_n_0_[7]\,
      I3 => dir_to_nms_valid,
      I4 => mag_to_nms_valid,
      I5 => axi_reset_n,
      O => \line_reg_r1_128_191_0_2_i_1__2_n_0\
    );
line_reg_r1_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(3),
      DIB => data_out(4),
      DIC => data_out(5),
      DID => '0',
      DOA => line_reg_r1_128_191_3_5_n_0,
      DOB => line_reg_r1_128_191_3_5_n_1,
      DOC => line_reg_r1_128_191_3_5_n_2,
      DOD => NLW_line_reg_r1_128_191_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__2_n_0\
    );
line_reg_r1_128_191_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(6),
      DPO => line_reg_r1_128_191_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_128_191_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__2_n_0\
    );
line_reg_r1_128_191_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(7),
      DPO => line_reg_r1_128_191_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_128_191_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__2_n_0\
    );
line_reg_r1_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(0),
      DIB => data_out(1),
      DIC => data_out(2),
      DID => '0',
      DOA => line_reg_r1_192_255_0_2_n_0,
      DOB => line_reg_r1_192_255_0_2_n_1,
      DOC => line_reg_r1_192_255_0_2_n_2,
      DOD => NLW_line_reg_r1_192_255_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__2_n_0\
    );
\line_reg_r1_192_255_0_2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => dir_to_nms_valid,
      I1 => mag_to_nms_valid,
      I2 => axi_reset_n,
      I3 => \writePointer_reg_n_0_[8]\,
      I4 => \writePointer_reg_n_0_[6]\,
      I5 => \writePointer_reg_n_0_[7]\,
      O => \line_reg_r1_192_255_0_2_i_1__2_n_0\
    );
line_reg_r1_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(3),
      DIB => data_out(4),
      DIC => data_out(5),
      DID => '0',
      DOA => line_reg_r1_192_255_3_5_n_0,
      DOB => line_reg_r1_192_255_3_5_n_1,
      DOC => line_reg_r1_192_255_3_5_n_2,
      DOD => NLW_line_reg_r1_192_255_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__2_n_0\
    );
line_reg_r1_192_255_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(6),
      DPO => line_reg_r1_192_255_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_192_255_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__2_n_0\
    );
line_reg_r1_192_255_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(7),
      DPO => line_reg_r1_192_255_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_192_255_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__2_n_0\
    );
line_reg_r1_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(0),
      DIB => data_out(1),
      DIC => data_out(2),
      DID => '0',
      DOA => line_reg_r1_256_319_0_2_n_0,
      DOB => line_reg_r1_256_319_0_2_n_1,
      DOC => line_reg_r1_256_319_0_2_n_2,
      DOD => NLW_line_reg_r1_256_319_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__2_n_0\
    );
\line_reg_r1_256_319_0_2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \writePointer_reg_n_0_[6]\,
      I1 => \writePointer_reg_n_0_[7]\,
      I2 => \writePointer_reg_n_0_[8]\,
      I3 => dir_to_nms_valid,
      I4 => mag_to_nms_valid,
      I5 => axi_reset_n,
      O => \line_reg_r1_256_319_0_2_i_1__2_n_0\
    );
line_reg_r1_256_319_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(3),
      DIB => data_out(4),
      DIC => data_out(5),
      DID => '0',
      DOA => line_reg_r1_256_319_3_5_n_0,
      DOB => line_reg_r1_256_319_3_5_n_1,
      DOC => line_reg_r1_256_319_3_5_n_2,
      DOD => NLW_line_reg_r1_256_319_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__2_n_0\
    );
line_reg_r1_256_319_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(6),
      DPO => line_reg_r1_256_319_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_256_319_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__2_n_0\
    );
line_reg_r1_256_319_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(7),
      DPO => line_reg_r1_256_319_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_256_319_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__2_n_0\
    );
line_reg_r1_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(0),
      DIB => data_out(1),
      DIC => data_out(2),
      DID => '0',
      DOA => line_reg_r1_320_383_0_2_n_0,
      DOB => line_reg_r1_320_383_0_2_n_1,
      DOC => line_reg_r1_320_383_0_2_n_2,
      DOD => NLW_line_reg_r1_320_383_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__2_n_0\
    );
\line_reg_r1_320_383_0_2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => dir_to_nms_valid,
      I1 => mag_to_nms_valid,
      I2 => axi_reset_n,
      I3 => \writePointer_reg_n_0_[7]\,
      I4 => \writePointer_reg_n_0_[6]\,
      I5 => \writePointer_reg_n_0_[8]\,
      O => \line_reg_r1_320_383_0_2_i_1__2_n_0\
    );
line_reg_r1_320_383_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(3),
      DIB => data_out(4),
      DIC => data_out(5),
      DID => '0',
      DOA => line_reg_r1_320_383_3_5_n_0,
      DOB => line_reg_r1_320_383_3_5_n_1,
      DOC => line_reg_r1_320_383_3_5_n_2,
      DOD => NLW_line_reg_r1_320_383_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__2_n_0\
    );
line_reg_r1_320_383_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(6),
      DPO => line_reg_r1_320_383_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_320_383_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__2_n_0\
    );
line_reg_r1_320_383_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(7),
      DPO => line_reg_r1_320_383_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_320_383_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__2_n_0\
    );
line_reg_r1_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(0),
      DIB => data_out(1),
      DIC => data_out(2),
      DID => '0',
      DOA => line_reg_r1_384_447_0_2_n_0,
      DOB => line_reg_r1_384_447_0_2_n_1,
      DOC => line_reg_r1_384_447_0_2_n_2,
      DOD => NLW_line_reg_r1_384_447_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__2_n_0\
    );
\line_reg_r1_384_447_0_2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => dir_to_nms_valid,
      I1 => mag_to_nms_valid,
      I2 => axi_reset_n,
      I3 => \writePointer_reg_n_0_[6]\,
      I4 => \writePointer_reg_n_0_[7]\,
      I5 => \writePointer_reg_n_0_[8]\,
      O => \line_reg_r1_384_447_0_2_i_1__2_n_0\
    );
line_reg_r1_384_447_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(3),
      DIB => data_out(4),
      DIC => data_out(5),
      DID => '0',
      DOA => line_reg_r1_384_447_3_5_n_0,
      DOB => line_reg_r1_384_447_3_5_n_1,
      DOC => line_reg_r1_384_447_3_5_n_2,
      DOD => NLW_line_reg_r1_384_447_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__2_n_0\
    );
line_reg_r1_384_447_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(6),
      DPO => line_reg_r1_384_447_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_384_447_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__2_n_0\
    );
line_reg_r1_384_447_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(7),
      DPO => line_reg_r1_384_447_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_384_447_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__2_n_0\
    );
line_reg_r1_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(0),
      DIB => data_out(1),
      DIC => data_out(2),
      DID => '0',
      DOA => line_reg_r1_448_511_0_2_n_0,
      DOB => line_reg_r1_448_511_0_2_n_1,
      DOC => line_reg_r1_448_511_0_2_n_2,
      DOD => NLW_line_reg_r1_448_511_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__2_n_0\
    );
\line_reg_r1_448_511_0_2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \writePointer_reg_n_0_[8]\,
      I1 => dir_to_nms_valid,
      I2 => mag_to_nms_valid,
      I3 => axi_reset_n,
      I4 => \writePointer_reg_n_0_[6]\,
      I5 => \writePointer_reg_n_0_[7]\,
      O => \line_reg_r1_448_511_0_2_i_1__2_n_0\
    );
line_reg_r1_448_511_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(3),
      DIB => data_out(4),
      DIC => data_out(5),
      DID => '0',
      DOA => line_reg_r1_448_511_3_5_n_0,
      DOB => line_reg_r1_448_511_3_5_n_1,
      DOC => line_reg_r1_448_511_3_5_n_2,
      DOD => NLW_line_reg_r1_448_511_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__2_n_0\
    );
line_reg_r1_448_511_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(6),
      DPO => line_reg_r1_448_511_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_448_511_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__2_n_0\
    );
line_reg_r1_448_511_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(7),
      DPO => line_reg_r1_448_511_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_448_511_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__2_n_0\
    );
line_reg_r1_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(0),
      DIB => data_out(1),
      DIC => data_out(2),
      DID => '0',
      DOA => line_reg_r1_64_127_0_2_n_0,
      DOB => line_reg_r1_64_127_0_2_n_1,
      DOC => line_reg_r1_64_127_0_2_n_2,
      DOD => NLW_line_reg_r1_64_127_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__2_n_0\
    );
\line_reg_r1_64_127_0_2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \writePointer_reg_n_0_[7]\,
      I1 => \writePointer_reg_n_0_[8]\,
      I2 => \writePointer_reg_n_0_[6]\,
      I3 => dir_to_nms_valid,
      I4 => mag_to_nms_valid,
      I5 => axi_reset_n,
      O => \line_reg_r1_64_127_0_2_i_1__2_n_0\
    );
line_reg_r1_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(3),
      DIB => data_out(4),
      DIC => data_out(5),
      DID => '0',
      DOA => line_reg_r1_64_127_3_5_n_0,
      DOB => line_reg_r1_64_127_3_5_n_1,
      DOC => line_reg_r1_64_127_3_5_n_2,
      DOD => NLW_line_reg_r1_64_127_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__2_n_0\
    );
line_reg_r1_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(6),
      DPO => line_reg_r1_64_127_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_64_127_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__2_n_0\
    );
line_reg_r1_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(7),
      DPO => line_reg_r1_64_127_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_64_127_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__2_n_0\
    );
line_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(0),
      DIB => data_out(1),
      DIC => data_out(2),
      DID => '0',
      DOA => line_reg_r2_0_63_0_2_n_0,
      DOB => line_reg_r2_0_63_0_2_n_1,
      DOC => line_reg_r2_0_63_0_2_n_2,
      DOD => NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__2_n_0\
    );
\line_reg_r2_0_63_0_2_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => readPointer_reg(5),
      I1 => readPointer_reg(3),
      I2 => readPointer_reg(1),
      I3 => readPointer_reg(2),
      I4 => readPointer_reg(4),
      I5 => \readPointer_reg__0\(0),
      O => \line_reg_r2_0_63_0_2_i_1__15_n_0\
    );
\line_reg_r2_0_63_0_2_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => readPointer_reg(4),
      I1 => readPointer_reg(2),
      I2 => readPointer_reg(1),
      I3 => readPointer_reg(3),
      I4 => \readPointer_reg__0\(0),
      O => \line_reg_r2_0_63_0_2_i_2__15_n_0\
    );
\line_reg_r2_0_63_0_2_i_3__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => readPointer_reg(3),
      I1 => readPointer_reg(1),
      I2 => readPointer_reg(2),
      I3 => \readPointer_reg__0\(0),
      O => \line_reg_r2_0_63_0_2_i_3__15_n_0\
    );
\line_reg_r2_0_63_0_2_i_4__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => readPointer_reg(2),
      I1 => readPointer_reg(1),
      I2 => \readPointer_reg__0\(0),
      O => \line_reg_r2_0_63_0_2_i_4__15_n_0\
    );
\line_reg_r2_0_63_0_2_i_5__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \readPointer_reg__0\(0),
      I1 => readPointer_reg(1),
      O => \line_reg_r2_0_63_0_2_i_5__15_n_0\
    );
\line_reg_r2_0_63_0_2_i_6__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \readPointer_reg__0\(0),
      O => \line_reg_r2_0_63_0_2_i_6__15_n_0\
    );
line_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(3),
      DIB => data_out(4),
      DIC => data_out(5),
      DID => '0',
      DOA => line_reg_r2_0_63_3_5_n_0,
      DOB => line_reg_r2_0_63_3_5_n_1,
      DOC => line_reg_r2_0_63_3_5_n_2,
      DOD => NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__2_n_0\
    );
line_reg_r2_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(6),
      DPO => line_reg_r2_0_63_6_6_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      SPO => NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__2_n_0\
    );
line_reg_r2_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(7),
      DPO => line_reg_r2_0_63_7_7_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      SPO => NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__2_n_0\
    );
line_reg_r2_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(0),
      DIB => data_out(1),
      DIC => data_out(2),
      DID => '0',
      DOA => line_reg_r2_128_191_0_2_n_0,
      DOB => line_reg_r2_128_191_0_2_n_1,
      DOC => line_reg_r2_128_191_0_2_n_2,
      DOD => NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__2_n_0\
    );
line_reg_r2_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(3),
      DIB => data_out(4),
      DIC => data_out(5),
      DID => '0',
      DOA => line_reg_r2_128_191_3_5_n_0,
      DOB => line_reg_r2_128_191_3_5_n_1,
      DOC => line_reg_r2_128_191_3_5_n_2,
      DOD => NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__2_n_0\
    );
line_reg_r2_128_191_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(6),
      DPO => line_reg_r2_128_191_6_6_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      SPO => NLW_line_reg_r2_128_191_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__2_n_0\
    );
line_reg_r2_128_191_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(7),
      DPO => line_reg_r2_128_191_7_7_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      SPO => NLW_line_reg_r2_128_191_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__2_n_0\
    );
line_reg_r2_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(0),
      DIB => data_out(1),
      DIC => data_out(2),
      DID => '0',
      DOA => line_reg_r2_192_255_0_2_n_0,
      DOB => line_reg_r2_192_255_0_2_n_1,
      DOC => line_reg_r2_192_255_0_2_n_2,
      DOD => NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__2_n_0\
    );
line_reg_r2_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(3),
      DIB => data_out(4),
      DIC => data_out(5),
      DID => '0',
      DOA => line_reg_r2_192_255_3_5_n_0,
      DOB => line_reg_r2_192_255_3_5_n_1,
      DOC => line_reg_r2_192_255_3_5_n_2,
      DOD => NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__2_n_0\
    );
line_reg_r2_192_255_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(6),
      DPO => line_reg_r2_192_255_6_6_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      SPO => NLW_line_reg_r2_192_255_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__2_n_0\
    );
line_reg_r2_192_255_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(7),
      DPO => line_reg_r2_192_255_7_7_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      SPO => NLW_line_reg_r2_192_255_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__2_n_0\
    );
line_reg_r2_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(0),
      DIB => data_out(1),
      DIC => data_out(2),
      DID => '0',
      DOA => line_reg_r2_256_319_0_2_n_0,
      DOB => line_reg_r2_256_319_0_2_n_1,
      DOC => line_reg_r2_256_319_0_2_n_2,
      DOD => NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__2_n_0\
    );
line_reg_r2_256_319_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(3),
      DIB => data_out(4),
      DIC => data_out(5),
      DID => '0',
      DOA => line_reg_r2_256_319_3_5_n_0,
      DOB => line_reg_r2_256_319_3_5_n_1,
      DOC => line_reg_r2_256_319_3_5_n_2,
      DOD => NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__2_n_0\
    );
line_reg_r2_256_319_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(6),
      DPO => line_reg_r2_256_319_6_6_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      SPO => NLW_line_reg_r2_256_319_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__2_n_0\
    );
line_reg_r2_256_319_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(7),
      DPO => line_reg_r2_256_319_7_7_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      SPO => NLW_line_reg_r2_256_319_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__2_n_0\
    );
line_reg_r2_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(0),
      DIB => data_out(1),
      DIC => data_out(2),
      DID => '0',
      DOA => line_reg_r2_320_383_0_2_n_0,
      DOB => line_reg_r2_320_383_0_2_n_1,
      DOC => line_reg_r2_320_383_0_2_n_2,
      DOD => NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__2_n_0\
    );
line_reg_r2_320_383_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(3),
      DIB => data_out(4),
      DIC => data_out(5),
      DID => '0',
      DOA => line_reg_r2_320_383_3_5_n_0,
      DOB => line_reg_r2_320_383_3_5_n_1,
      DOC => line_reg_r2_320_383_3_5_n_2,
      DOD => NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__2_n_0\
    );
line_reg_r2_320_383_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(6),
      DPO => line_reg_r2_320_383_6_6_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      SPO => NLW_line_reg_r2_320_383_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__2_n_0\
    );
line_reg_r2_320_383_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(7),
      DPO => line_reg_r2_320_383_7_7_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      SPO => NLW_line_reg_r2_320_383_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__2_n_0\
    );
line_reg_r2_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(0),
      DIB => data_out(1),
      DIC => data_out(2),
      DID => '0',
      DOA => line_reg_r2_384_447_0_2_n_0,
      DOB => line_reg_r2_384_447_0_2_n_1,
      DOC => line_reg_r2_384_447_0_2_n_2,
      DOD => NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__2_n_0\
    );
line_reg_r2_384_447_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(3),
      DIB => data_out(4),
      DIC => data_out(5),
      DID => '0',
      DOA => line_reg_r2_384_447_3_5_n_0,
      DOB => line_reg_r2_384_447_3_5_n_1,
      DOC => line_reg_r2_384_447_3_5_n_2,
      DOD => NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__2_n_0\
    );
line_reg_r2_384_447_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(6),
      DPO => line_reg_r2_384_447_6_6_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      SPO => NLW_line_reg_r2_384_447_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__2_n_0\
    );
line_reg_r2_384_447_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(7),
      DPO => line_reg_r2_384_447_7_7_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      SPO => NLW_line_reg_r2_384_447_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__2_n_0\
    );
line_reg_r2_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(0),
      DIB => data_out(1),
      DIC => data_out(2),
      DID => '0',
      DOA => line_reg_r2_448_511_0_2_n_0,
      DOB => line_reg_r2_448_511_0_2_n_1,
      DOC => line_reg_r2_448_511_0_2_n_2,
      DOD => NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__2_n_0\
    );
line_reg_r2_448_511_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(3),
      DIB => data_out(4),
      DIC => data_out(5),
      DID => '0',
      DOA => line_reg_r2_448_511_3_5_n_0,
      DOB => line_reg_r2_448_511_3_5_n_1,
      DOC => line_reg_r2_448_511_3_5_n_2,
      DOD => NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__2_n_0\
    );
line_reg_r2_448_511_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(6),
      DPO => line_reg_r2_448_511_6_6_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      SPO => NLW_line_reg_r2_448_511_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__2_n_0\
    );
line_reg_r2_448_511_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(7),
      DPO => line_reg_r2_448_511_7_7_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      SPO => NLW_line_reg_r2_448_511_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__2_n_0\
    );
line_reg_r2_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(0),
      DIB => data_out(1),
      DIC => data_out(2),
      DID => '0',
      DOA => line_reg_r2_64_127_0_2_n_0,
      DOB => line_reg_r2_64_127_0_2_n_1,
      DOC => line_reg_r2_64_127_0_2_n_2,
      DOD => NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__2_n_0\
    );
line_reg_r2_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(3),
      DIB => data_out(4),
      DIC => data_out(5),
      DID => '0',
      DOA => line_reg_r2_64_127_3_5_n_0,
      DOB => line_reg_r2_64_127_3_5_n_1,
      DOC => line_reg_r2_64_127_3_5_n_2,
      DOD => NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__2_n_0\
    );
line_reg_r2_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(6),
      DPO => line_reg_r2_64_127_6_6_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      SPO => NLW_line_reg_r2_64_127_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__2_n_0\
    );
line_reg_r2_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(7),
      DPO => line_reg_r2_64_127_7_7_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      SPO => NLW_line_reg_r2_64_127_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__2_n_0\
    );
line_reg_r3_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(0),
      DIB => data_out(1),
      DIC => data_out(2),
      DID => '0',
      DOA => line_reg_r3_0_63_0_2_n_0,
      DOB => line_reg_r3_0_63_0_2_n_1,
      DOC => line_reg_r3_0_63_0_2_n_2,
      DOD => NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__2_n_0\
    );
\line_reg_r3_0_63_0_2_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => readPointer_reg(5),
      I1 => readPointer_reg(4),
      I2 => readPointer_reg(2),
      I3 => readPointer_reg(1),
      I4 => readPointer_reg(3),
      O => \line_reg_r3_0_63_0_2_i_1__14_n_0\
    );
\line_reg_r3_0_63_0_2_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => readPointer_reg(4),
      I1 => readPointer_reg(2),
      I2 => readPointer_reg(1),
      I3 => readPointer_reg(3),
      O => \line_reg_r3_0_63_0_2_i_2__11_n_0\
    );
\line_reg_r3_0_63_0_2_i_3__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => readPointer_reg(3),
      I1 => readPointer_reg(1),
      I2 => readPointer_reg(2),
      O => \line_reg_r3_0_63_0_2_i_3__11_n_0\
    );
\line_reg_r3_0_63_0_2_i_4__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => readPointer_reg(1),
      I1 => readPointer_reg(2),
      O => \line_reg_r3_0_63_0_2_i_4__12_n_0\
    );
\line_reg_r3_0_63_0_2_i_5__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => readPointer_reg(1),
      O => \line_reg_r3_0_63_0_2_i_5__12_n_0\
    );
line_reg_r3_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(3),
      DIB => data_out(4),
      DIC => data_out(5),
      DID => '0',
      DOA => line_reg_r3_0_63_3_5_n_0,
      DOB => line_reg_r3_0_63_3_5_n_1,
      DOC => line_reg_r3_0_63_3_5_n_2,
      DOD => NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__2_n_0\
    );
line_reg_r3_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(6),
      DPO => line_reg_r3_0_63_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      SPO => NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__2_n_0\
    );
line_reg_r3_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(7),
      DPO => line_reg_r3_0_63_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      SPO => NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__2_n_0\
    );
line_reg_r3_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(0),
      DIB => data_out(1),
      DIC => data_out(2),
      DID => '0',
      DOA => line_reg_r3_128_191_0_2_n_0,
      DOB => line_reg_r3_128_191_0_2_n_1,
      DOC => line_reg_r3_128_191_0_2_n_2,
      DOD => NLW_line_reg_r3_128_191_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__2_n_0\
    );
line_reg_r3_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(3),
      DIB => data_out(4),
      DIC => data_out(5),
      DID => '0',
      DOA => line_reg_r3_128_191_3_5_n_0,
      DOB => line_reg_r3_128_191_3_5_n_1,
      DOC => line_reg_r3_128_191_3_5_n_2,
      DOD => NLW_line_reg_r3_128_191_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__2_n_0\
    );
line_reg_r3_128_191_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(6),
      DPO => line_reg_r3_128_191_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      SPO => NLW_line_reg_r3_128_191_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__2_n_0\
    );
line_reg_r3_128_191_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(7),
      DPO => line_reg_r3_128_191_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      SPO => NLW_line_reg_r3_128_191_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__2_n_0\
    );
line_reg_r3_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(0),
      DIB => data_out(1),
      DIC => data_out(2),
      DID => '0',
      DOA => line_reg_r3_192_255_0_2_n_0,
      DOB => line_reg_r3_192_255_0_2_n_1,
      DOC => line_reg_r3_192_255_0_2_n_2,
      DOD => NLW_line_reg_r3_192_255_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__2_n_0\
    );
line_reg_r3_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(3),
      DIB => data_out(4),
      DIC => data_out(5),
      DID => '0',
      DOA => line_reg_r3_192_255_3_5_n_0,
      DOB => line_reg_r3_192_255_3_5_n_1,
      DOC => line_reg_r3_192_255_3_5_n_2,
      DOD => NLW_line_reg_r3_192_255_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__2_n_0\
    );
line_reg_r3_192_255_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(6),
      DPO => line_reg_r3_192_255_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      SPO => NLW_line_reg_r3_192_255_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__2_n_0\
    );
line_reg_r3_192_255_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(7),
      DPO => line_reg_r3_192_255_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      SPO => NLW_line_reg_r3_192_255_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__2_n_0\
    );
line_reg_r3_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(0),
      DIB => data_out(1),
      DIC => data_out(2),
      DID => '0',
      DOA => line_reg_r3_256_319_0_2_n_0,
      DOB => line_reg_r3_256_319_0_2_n_1,
      DOC => line_reg_r3_256_319_0_2_n_2,
      DOD => NLW_line_reg_r3_256_319_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__2_n_0\
    );
line_reg_r3_256_319_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(3),
      DIB => data_out(4),
      DIC => data_out(5),
      DID => '0',
      DOA => line_reg_r3_256_319_3_5_n_0,
      DOB => line_reg_r3_256_319_3_5_n_1,
      DOC => line_reg_r3_256_319_3_5_n_2,
      DOD => NLW_line_reg_r3_256_319_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__2_n_0\
    );
line_reg_r3_256_319_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(6),
      DPO => line_reg_r3_256_319_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      SPO => NLW_line_reg_r3_256_319_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__2_n_0\
    );
line_reg_r3_256_319_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(7),
      DPO => line_reg_r3_256_319_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      SPO => NLW_line_reg_r3_256_319_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__2_n_0\
    );
line_reg_r3_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(0),
      DIB => data_out(1),
      DIC => data_out(2),
      DID => '0',
      DOA => line_reg_r3_320_383_0_2_n_0,
      DOB => line_reg_r3_320_383_0_2_n_1,
      DOC => line_reg_r3_320_383_0_2_n_2,
      DOD => NLW_line_reg_r3_320_383_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__2_n_0\
    );
line_reg_r3_320_383_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(3),
      DIB => data_out(4),
      DIC => data_out(5),
      DID => '0',
      DOA => line_reg_r3_320_383_3_5_n_0,
      DOB => line_reg_r3_320_383_3_5_n_1,
      DOC => line_reg_r3_320_383_3_5_n_2,
      DOD => NLW_line_reg_r3_320_383_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__2_n_0\
    );
line_reg_r3_320_383_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(6),
      DPO => line_reg_r3_320_383_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      SPO => NLW_line_reg_r3_320_383_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__2_n_0\
    );
line_reg_r3_320_383_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(7),
      DPO => line_reg_r3_320_383_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      SPO => NLW_line_reg_r3_320_383_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__2_n_0\
    );
line_reg_r3_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(0),
      DIB => data_out(1),
      DIC => data_out(2),
      DID => '0',
      DOA => line_reg_r3_384_447_0_2_n_0,
      DOB => line_reg_r3_384_447_0_2_n_1,
      DOC => line_reg_r3_384_447_0_2_n_2,
      DOD => NLW_line_reg_r3_384_447_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__2_n_0\
    );
line_reg_r3_384_447_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(3),
      DIB => data_out(4),
      DIC => data_out(5),
      DID => '0',
      DOA => line_reg_r3_384_447_3_5_n_0,
      DOB => line_reg_r3_384_447_3_5_n_1,
      DOC => line_reg_r3_384_447_3_5_n_2,
      DOD => NLW_line_reg_r3_384_447_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__2_n_0\
    );
line_reg_r3_384_447_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(6),
      DPO => line_reg_r3_384_447_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      SPO => NLW_line_reg_r3_384_447_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__2_n_0\
    );
line_reg_r3_384_447_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(7),
      DPO => line_reg_r3_384_447_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      SPO => NLW_line_reg_r3_384_447_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__2_n_0\
    );
line_reg_r3_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(0),
      DIB => data_out(1),
      DIC => data_out(2),
      DID => '0',
      DOA => line_reg_r3_448_511_0_2_n_0,
      DOB => line_reg_r3_448_511_0_2_n_1,
      DOC => line_reg_r3_448_511_0_2_n_2,
      DOD => NLW_line_reg_r3_448_511_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__2_n_0\
    );
line_reg_r3_448_511_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(3),
      DIB => data_out(4),
      DIC => data_out(5),
      DID => '0',
      DOA => line_reg_r3_448_511_3_5_n_0,
      DOB => line_reg_r3_448_511_3_5_n_1,
      DOC => line_reg_r3_448_511_3_5_n_2,
      DOD => NLW_line_reg_r3_448_511_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__2_n_0\
    );
line_reg_r3_448_511_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(6),
      DPO => line_reg_r3_448_511_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      SPO => NLW_line_reg_r3_448_511_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__2_n_0\
    );
line_reg_r3_448_511_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(7),
      DPO => line_reg_r3_448_511_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      SPO => NLW_line_reg_r3_448_511_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__2_n_0\
    );
line_reg_r3_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(0),
      DIB => data_out(1),
      DIC => data_out(2),
      DID => '0',
      DOA => line_reg_r3_64_127_0_2_n_0,
      DOB => line_reg_r3_64_127_0_2_n_1,
      DOC => line_reg_r3_64_127_0_2_n_2,
      DOD => NLW_line_reg_r3_64_127_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__2_n_0\
    );
line_reg_r3_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => data_out(3),
      DIB => data_out(4),
      DIC => data_out(5),
      DID => '0',
      DOA => line_reg_r3_64_127_3_5_n_0,
      DOB => line_reg_r3_64_127_3_5_n_1,
      DOC => line_reg_r3_64_127_3_5_n_2,
      DOD => NLW_line_reg_r3_64_127_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__2_n_0\
    );
line_reg_r3_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(6),
      DPO => line_reg_r3_64_127_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      SPO => NLW_line_reg_r3_64_127_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__2_n_0\
    );
line_reg_r3_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => data_out(7),
      DPO => line_reg_r3_64_127_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__12_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__12_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__11_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__11_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__14_n_0\,
      SPO => NLW_line_reg_r3_64_127_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__2_n_0\
    );
\readPointer[5]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \readPointer_reg[5]_0\,
      I1 => currentRdLineBuffer(0),
      I2 => currentRdLineBuffer(1),
      O => lineBuffRdData(0)
    );
\readPointer[6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => readPointer(6),
      I1 => \readPointer_reg__0\(0),
      I2 => \readPointer[8]_i_2__1_n_0\,
      I3 => readPointer_reg(5),
      O => \readPointer[6]_i_1__3_n_0\
    );
\readPointer[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => readPointer(7),
      I1 => readPointer(6),
      I2 => \readPointer[8]_i_2__1_n_0\,
      I3 => readPointer_reg(5),
      I4 => \readPointer_reg__0\(0),
      O => \readPointer[7]_i_1__3_n_0\
    );
\readPointer[8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => readPointer(8),
      I1 => \readPointer_reg__0\(0),
      I2 => readPointer_reg(5),
      I3 => \readPointer[8]_i_2__1_n_0\,
      I4 => readPointer(6),
      I5 => readPointer(7),
      O => \readPointer[8]_i_1__3_n_0\
    );
\readPointer[8]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => readPointer_reg(3),
      I1 => readPointer_reg(1),
      I2 => readPointer_reg(2),
      I3 => readPointer_reg(4),
      O => \readPointer[8]_i_2__1_n_0\
    );
\readPointer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => \line_reg_r2_0_63_0_2_i_6__15_n_0\,
      Q => \readPointer_reg__0\(0),
      R => axi_reset_n
    );
\readPointer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => \line_reg_r2_0_63_0_2_i_5__15_n_0\,
      Q => readPointer_reg(1),
      R => axi_reset_n
    );
\readPointer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => \line_reg_r2_0_63_0_2_i_4__15_n_0\,
      Q => readPointer_reg(2),
      R => axi_reset_n
    );
\readPointer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => \line_reg_r2_0_63_0_2_i_3__15_n_0\,
      Q => readPointer_reg(3),
      R => axi_reset_n
    );
\readPointer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => \line_reg_r2_0_63_0_2_i_2__15_n_0\,
      Q => readPointer_reg(4),
      R => axi_reset_n
    );
\readPointer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => \line_reg_r2_0_63_0_2_i_1__15_n_0\,
      Q => readPointer_reg(5),
      R => axi_reset_n
    );
\readPointer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => \readPointer[6]_i_1__3_n_0\,
      Q => readPointer(6),
      R => axi_reset_n
    );
\readPointer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => \readPointer[7]_i_1__3_n_0\,
      Q => readPointer(7),
      R => axi_reset_n
    );
\readPointer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => \readPointer[8]_i_1__3_n_0\,
      Q => readPointer(8),
      R => axi_reset_n
    );
\writePointer[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \writePointer_reg_n_0_[0]\,
      O => \p_0_in__4\(0)
    );
\writePointer[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \writePointer_reg_n_0_[0]\,
      I1 => \writePointer_reg_n_0_[1]\,
      O => \p_0_in__4\(1)
    );
\writePointer[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \writePointer_reg_n_0_[2]\,
      I1 => \writePointer_reg_n_0_[0]\,
      I2 => \writePointer_reg_n_0_[1]\,
      O => \p_0_in__4\(2)
    );
\writePointer[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \writePointer_reg_n_0_[1]\,
      I1 => \writePointer_reg_n_0_[0]\,
      I2 => \writePointer_reg_n_0_[2]\,
      I3 => \writePointer_reg_n_0_[3]\,
      O => \p_0_in__4\(3)
    );
\writePointer[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \writePointer_reg_n_0_[4]\,
      I1 => \writePointer_reg_n_0_[1]\,
      I2 => \writePointer_reg_n_0_[0]\,
      I3 => \writePointer_reg_n_0_[2]\,
      I4 => \writePointer_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\writePointer[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \writePointer_reg_n_0_[5]\,
      I1 => \writePointer_reg_n_0_[3]\,
      I2 => \writePointer_reg_n_0_[2]\,
      I3 => \writePointer_reg_n_0_[0]\,
      I4 => \writePointer_reg_n_0_[1]\,
      I5 => \writePointer_reg_n_0_[4]\,
      O => \p_0_in__4\(5)
    );
\writePointer[6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \writePointer_reg_n_0_[6]\,
      I1 => \writePointer_reg_n_0_[4]\,
      I2 => \writePointer[8]_i_3_n_0\,
      I3 => \writePointer_reg_n_0_[5]\,
      O => \p_0_in__4\(6)
    );
\writePointer[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \writePointer_reg_n_0_[7]\,
      I1 => \writePointer_reg_n_0_[5]\,
      I2 => \writePointer[8]_i_3_n_0\,
      I3 => \writePointer_reg_n_0_[4]\,
      I4 => \writePointer_reg_n_0_[6]\,
      O => \p_0_in__4\(7)
    );
\writePointer[8]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \writePointer_reg_n_0_[8]\,
      I1 => \writePointer_reg_n_0_[6]\,
      I2 => \writePointer_reg_n_0_[4]\,
      I3 => \writePointer[8]_i_3_n_0\,
      I4 => \writePointer_reg_n_0_[5]\,
      I5 => \writePointer_reg_n_0_[7]\,
      O => \p_0_in__4\(8)
    );
\writePointer[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \writePointer_reg_n_0_[3]\,
      I1 => \writePointer_reg_n_0_[2]\,
      I2 => \writePointer_reg_n_0_[0]\,
      I3 => \writePointer_reg_n_0_[1]\,
      O => \writePointer[8]_i_3_n_0\
    );
\writePointer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \writePointer_reg[0]_0\(0),
      D => \p_0_in__4\(0),
      Q => \writePointer_reg_n_0_[0]\,
      R => axi_reset_n
    );
\writePointer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \writePointer_reg[0]_0\(0),
      D => \p_0_in__4\(1),
      Q => \writePointer_reg_n_0_[1]\,
      R => axi_reset_n
    );
\writePointer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \writePointer_reg[0]_0\(0),
      D => \p_0_in__4\(2),
      Q => \writePointer_reg_n_0_[2]\,
      R => axi_reset_n
    );
\writePointer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \writePointer_reg[0]_0\(0),
      D => \p_0_in__4\(3),
      Q => \writePointer_reg_n_0_[3]\,
      R => axi_reset_n
    );
\writePointer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \writePointer_reg[0]_0\(0),
      D => \p_0_in__4\(4),
      Q => \writePointer_reg_n_0_[4]\,
      R => axi_reset_n
    );
\writePointer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \writePointer_reg[0]_0\(0),
      D => \p_0_in__4\(5),
      Q => \writePointer_reg_n_0_[5]\,
      R => axi_reset_n
    );
\writePointer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \writePointer_reg[0]_0\(0),
      D => \p_0_in__4\(6),
      Q => \writePointer_reg_n_0_[6]\,
      R => axi_reset_n
    );
\writePointer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \writePointer_reg[0]_0\(0),
      D => \p_0_in__4\(7),
      Q => \writePointer_reg_n_0_[7]\,
      R => axi_reset_n
    );
\writePointer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \writePointer_reg[0]_0\(0),
      D => \p_0_in__4\(8),
      Q => \writePointer_reg_n_0_[8]\,
      R => axi_reset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_10 is
  port (
    data_out01_out : out STD_LOGIC_VECTOR ( 6 downto 0 );
    currentRdLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_clk : in STD_LOGIC;
    dir_from_sobel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_reset_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_10 : entity is "lineBuffer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_10 is
  signal \line_reg_r2_0_63_0_2_i_1__12_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_2__12_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_3__12_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_4__12_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_5__12_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_6__12_n_0\ : STD_LOGIC;
  signal \readPointer[5]_i_1__12_n_0\ : STD_LOGIC;
  signal readPointer_reg : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \readPointer_reg_n_0_[0]\ : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of line_reg_r2_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_0_2 : label is "lB3/line";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of line_reg_r2_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of line_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_3_5 : label is "lB3/line";
  attribute ram_addr_begin of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_0_63_6_6 : label is 6;
begin
line_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__12_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__12_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__12_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__12_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__12_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__12_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__12_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__12_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__12_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__12_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__12_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__12_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__12_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__12_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__12_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__12_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__12_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__12_n_0\,
      ADDRD(5 downto 0) => B"000000",
      DIA => dir_from_sobel(0),
      DIB => dir_from_sobel(1),
      DIC => '0',
      DID => '0',
      DOA => data_out01_out(0),
      DOB => data_out01_out(1),
      DOC => data_out01_out(2),
      DOD => NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\line_reg_r2_0_63_0_2_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => readPointer_reg(4),
      I1 => readPointer_reg(2),
      I2 => \readPointer_reg_n_0_[0]\,
      I3 => readPointer_reg(1),
      I4 => readPointer_reg(3),
      I5 => readPointer_reg(5),
      O => \line_reg_r2_0_63_0_2_i_1__12_n_0\
    );
\line_reg_r2_0_63_0_2_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => readPointer_reg(3),
      I1 => readPointer_reg(1),
      I2 => \readPointer_reg_n_0_[0]\,
      I3 => readPointer_reg(2),
      I4 => readPointer_reg(4),
      O => \line_reg_r2_0_63_0_2_i_2__12_n_0\
    );
\line_reg_r2_0_63_0_2_i_3__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => readPointer_reg(2),
      I1 => \readPointer_reg_n_0_[0]\,
      I2 => readPointer_reg(1),
      I3 => readPointer_reg(3),
      O => \line_reg_r2_0_63_0_2_i_3__12_n_0\
    );
\line_reg_r2_0_63_0_2_i_4__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => readPointer_reg(1),
      I1 => \readPointer_reg_n_0_[0]\,
      I2 => readPointer_reg(2),
      O => \line_reg_r2_0_63_0_2_i_4__12_n_0\
    );
\line_reg_r2_0_63_0_2_i_5__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \readPointer_reg_n_0_[0]\,
      I1 => readPointer_reg(1),
      O => \line_reg_r2_0_63_0_2_i_5__12_n_0\
    );
\line_reg_r2_0_63_0_2_i_6__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \readPointer_reg_n_0_[0]\,
      O => \line_reg_r2_0_63_0_2_i_6__12_n_0\
    );
line_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__12_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__12_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__12_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__12_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__12_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__12_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__12_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__12_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__12_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__12_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__12_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__12_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__12_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__12_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__12_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__12_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__12_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__12_n_0\,
      ADDRD(5 downto 0) => B"000000",
      DIA => '0',
      DIB => '0',
      DIC => '0',
      DID => '0',
      DOA => data_out01_out(3),
      DOB => data_out01_out(4),
      DOC => data_out01_out(5),
      DOD => NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => '0',
      DPO => data_out01_out(6),
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__12_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__12_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__12_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__12_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__12_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__12_n_0\,
      SPO => NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\readPointer[5]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => currentRdLineBuffer(1),
      I1 => currentRdLineBuffer(0),
      I2 => E(0),
      O => \readPointer[5]_i_1__12_n_0\
    );
\readPointer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \readPointer[5]_i_1__12_n_0\,
      D => \line_reg_r2_0_63_0_2_i_6__12_n_0\,
      Q => \readPointer_reg_n_0_[0]\,
      R => axi_reset_n
    );
\readPointer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \readPointer[5]_i_1__12_n_0\,
      D => \line_reg_r2_0_63_0_2_i_5__12_n_0\,
      Q => readPointer_reg(1),
      R => axi_reset_n
    );
\readPointer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \readPointer[5]_i_1__12_n_0\,
      D => \line_reg_r2_0_63_0_2_i_4__12_n_0\,
      Q => readPointer_reg(2),
      R => axi_reset_n
    );
\readPointer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \readPointer[5]_i_1__12_n_0\,
      D => \line_reg_r2_0_63_0_2_i_3__12_n_0\,
      Q => readPointer_reg(3),
      R => axi_reset_n
    );
\readPointer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \readPointer[5]_i_1__12_n_0\,
      D => \line_reg_r2_0_63_0_2_i_2__12_n_0\,
      Q => readPointer_reg(4),
      R => axi_reset_n
    );
\readPointer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \readPointer[5]_i_1__12_n_0\,
      D => \line_reg_r2_0_63_0_2_i_1__12_n_0\,
      Q => readPointer_reg(5),
      R => axi_reset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_11 is
  port (
    \currentRdLineBuffer_reg[1]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \readPointer_reg[8]_0\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[0]\ : out STD_LOGIC;
    \readPointer_reg[8]_1\ : out STD_LOGIC;
    \readPointer_reg[8]_2\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[0]_0\ : out STD_LOGIC;
    \readPointer_reg[8]_3\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[0]_1\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out[7]_i_62__0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \readPointer_reg[8]_4\ : out STD_LOGIC;
    \readPointer_reg[8]_5\ : out STD_LOGIC;
    \readPointer_reg[8]_6\ : out STD_LOGIC;
    \readPointer_reg[8]_7\ : out STD_LOGIC;
    \readPointer_reg[8]_8\ : out STD_LOGIC;
    \readPointer_reg[8]_9\ : out STD_LOGIC;
    \readPointer_reg[8]_10\ : out STD_LOGIC;
    \readPointer_reg[8]_11\ : out STD_LOGIC;
    \readPointer_reg[8]_12\ : out STD_LOGIC;
    \readPointer_reg[8]_13\ : out STD_LOGIC;
    \readPointer_reg[8]_14\ : out STD_LOGIC;
    \readPointer_reg[8]_15\ : out STD_LOGIC;
    \readPointer_reg[8]_16\ : out STD_LOGIC;
    \readPointer_reg[8]_17\ : out STD_LOGIC;
    \readPointer_reg[8]_18\ : out STD_LOGIC;
    \readPointer_reg[8]_19\ : out STD_LOGIC;
    \readPointer_reg[8]_20\ : out STD_LOGIC;
    \readPointer_reg[8]_21\ : out STD_LOGIC;
    \readPointer_reg[8]_22\ : out STD_LOGIC;
    \readPointer_reg[8]_23\ : out STD_LOGIC;
    axi_reset_n : in STD_LOGIC;
    axi_clk : in STD_LOGIC;
    \data_out_reg[7]_i_28_0\ : in STD_LOGIC;
    \data_out_reg[7]_i_32_0\ : in STD_LOGIC;
    \data_out_reg[7]_i_30\ : in STD_LOGIC;
    \data_out_reg[7]_i_30_0\ : in STD_LOGIC;
    \data_out_reg[7]_i_28_1\ : in STD_LOGIC;
    \data_out_reg[7]_i_32_1\ : in STD_LOGIC;
    \data_out_reg[7]_i_32_2\ : in STD_LOGIC;
    currentRdLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out[7]_i_82\ : in STD_LOGIC;
    data_out01_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_out[7]_i_82_0\ : in STD_LOGIC;
    \data_out[7]_i_93_0\ : in STD_LOGIC;
    \data_out[7]_i_93_1\ : in STD_LOGIC;
    \data_out[7]_i_80\ : in STD_LOGIC;
    \data_out[7]_i_80_0\ : in STD_LOGIC;
    \data_out[7]_i_79\ : in STD_LOGIC;
    \data_out[7]_i_79_0\ : in STD_LOGIC;
    \data_out[7]_i_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out[7]_i_16_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out[7]_i_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out[7]_i_15_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out[7]_i_78\ : in STD_LOGIC;
    \data_out[7]_i_78_0\ : in STD_LOGIC;
    data_out0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \data_out[7]_i_77\ : in STD_LOGIC;
    \data_out[7]_i_77_0\ : in STD_LOGIC;
    \data_out[7]_i_77_1\ : in STD_LOGIC;
    \data_out[7]_i_77_2\ : in STD_LOGIC;
    \data_out[7]_i_72_0\ : in STD_LOGIC;
    \data_out[7]_i_72_1\ : in STD_LOGIC;
    \data_out[7]_i_72_2\ : in STD_LOGIC;
    \data_out[7]_i_72_3\ : in STD_LOGIC;
    \data_out[7]_i_75\ : in STD_LOGIC;
    \data_out[7]_i_75_0\ : in STD_LOGIC;
    \data_out[7]_i_75_1\ : in STD_LOGIC;
    \data_out[7]_i_75_2\ : in STD_LOGIC;
    \data_out[7]_i_94\ : in STD_LOGIC;
    \data_out[7]_i_94_0\ : in STD_LOGIC;
    \data_out[7]_i_89\ : in STD_LOGIC;
    \data_out[7]_i_89_0\ : in STD_LOGIC;
    \data_out[7]_i_88_0\ : in STD_LOGIC;
    \data_out[7]_i_88_1\ : in STD_LOGIC;
    \data_out[7]_i_87_0\ : in STD_LOGIC;
    \data_out[7]_i_87_1\ : in STD_LOGIC;
    \data_out[7]_i_58\ : in STD_LOGIC;
    \data_out[7]_i_58_0\ : in STD_LOGIC;
    data_out03_out : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \data_out[7]_i_61__0\ : in STD_LOGIC;
    \data_out[7]_i_61__0_0\ : in STD_LOGIC;
    \data_out[7]_i_61__0_1\ : in STD_LOGIC;
    \data_out[7]_i_61__0_2\ : in STD_LOGIC;
    \data_out[7]_i_60__0_0\ : in STD_LOGIC;
    \data_out[7]_i_60__0_1\ : in STD_LOGIC;
    \data_out[7]_i_60__0_2\ : in STD_LOGIC;
    \data_out[7]_i_60__0_3\ : in STD_LOGIC;
    \data_out[7]_i_59__0\ : in STD_LOGIC;
    \data_out[7]_i_59__0_0\ : in STD_LOGIC;
    \data_out[7]_i_59__0_1\ : in STD_LOGIC;
    \data_out[7]_i_59__0_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_from_sobel_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_11 : entity is "lineBuffer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_11 is
  signal \^currentrdlinebuffer_reg[1]\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \data_out[0]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[0]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_3_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_4_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_155_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_157_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_161_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_163_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_164_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_165_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_17_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_18_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_199_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_200_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_201_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_202_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_203_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_204_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_205_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_206_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_207_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_208_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_209_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_210_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_211_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_212_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_213_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_214_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_215_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_216_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_217_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_218_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_219_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_220_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_221_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_222_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_223_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_224_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_225_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_226_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_227_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_228_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_229_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_230_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_231_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_232_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_233_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_55__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_56__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_57__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_60__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_87_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_88_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_90_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_91_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_92_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_93_n_0\ : STD_LOGIC;
  signal \data_out_reg[7]_i_28_n_1\ : STD_LOGIC;
  signal \data_out_reg[7]_i_28_n_2\ : STD_LOGIC;
  signal \data_out_reg[7]_i_28_n_3\ : STD_LOGIC;
  signal \data_out_reg[7]_i_32_n_1\ : STD_LOGIC;
  signal \data_out_reg[7]_i_32_n_2\ : STD_LOGIC;
  signal \data_out_reg[7]_i_32_n_3\ : STD_LOGIC;
  signal lineBuffRdData : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \line_reg_r1_0_63_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal line_reg_r1_0_63_0_2_n_0 : STD_LOGIC;
  signal line_reg_r1_0_63_0_2_n_1 : STD_LOGIC;
  signal line_reg_r1_0_63_0_2_n_2 : STD_LOGIC;
  signal line_reg_r1_0_63_3_5_n_0 : STD_LOGIC;
  signal line_reg_r1_0_63_3_5_n_1 : STD_LOGIC;
  signal line_reg_r1_0_63_3_5_n_2 : STD_LOGIC;
  signal line_reg_r1_0_63_6_6_n_0 : STD_LOGIC;
  signal line_reg_r1_0_63_7_7_n_0 : STD_LOGIC;
  signal \line_reg_r1_128_191_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal line_reg_r1_128_191_0_2_n_0 : STD_LOGIC;
  signal line_reg_r1_128_191_0_2_n_1 : STD_LOGIC;
  signal line_reg_r1_128_191_0_2_n_2 : STD_LOGIC;
  signal line_reg_r1_128_191_3_5_n_0 : STD_LOGIC;
  signal line_reg_r1_128_191_3_5_n_1 : STD_LOGIC;
  signal line_reg_r1_128_191_3_5_n_2 : STD_LOGIC;
  signal line_reg_r1_128_191_6_6_n_0 : STD_LOGIC;
  signal line_reg_r1_128_191_7_7_n_0 : STD_LOGIC;
  signal \line_reg_r1_192_255_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal line_reg_r1_192_255_0_2_n_0 : STD_LOGIC;
  signal line_reg_r1_192_255_0_2_n_1 : STD_LOGIC;
  signal line_reg_r1_192_255_0_2_n_2 : STD_LOGIC;
  signal line_reg_r1_192_255_3_5_n_0 : STD_LOGIC;
  signal line_reg_r1_192_255_3_5_n_1 : STD_LOGIC;
  signal line_reg_r1_192_255_3_5_n_2 : STD_LOGIC;
  signal line_reg_r1_192_255_6_6_n_0 : STD_LOGIC;
  signal line_reg_r1_192_255_7_7_n_0 : STD_LOGIC;
  signal \line_reg_r1_256_319_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal line_reg_r1_256_319_0_2_n_0 : STD_LOGIC;
  signal line_reg_r1_256_319_0_2_n_1 : STD_LOGIC;
  signal line_reg_r1_256_319_0_2_n_2 : STD_LOGIC;
  signal line_reg_r1_256_319_3_5_n_0 : STD_LOGIC;
  signal line_reg_r1_256_319_3_5_n_1 : STD_LOGIC;
  signal line_reg_r1_256_319_3_5_n_2 : STD_LOGIC;
  signal line_reg_r1_256_319_6_6_n_0 : STD_LOGIC;
  signal line_reg_r1_256_319_7_7_n_0 : STD_LOGIC;
  signal \line_reg_r1_320_383_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal line_reg_r1_320_383_0_2_n_0 : STD_LOGIC;
  signal line_reg_r1_320_383_0_2_n_1 : STD_LOGIC;
  signal line_reg_r1_320_383_0_2_n_2 : STD_LOGIC;
  signal line_reg_r1_320_383_3_5_n_0 : STD_LOGIC;
  signal line_reg_r1_320_383_3_5_n_1 : STD_LOGIC;
  signal line_reg_r1_320_383_3_5_n_2 : STD_LOGIC;
  signal line_reg_r1_320_383_6_6_n_0 : STD_LOGIC;
  signal line_reg_r1_320_383_7_7_n_0 : STD_LOGIC;
  signal \line_reg_r1_384_447_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal line_reg_r1_384_447_0_2_n_0 : STD_LOGIC;
  signal line_reg_r1_384_447_0_2_n_1 : STD_LOGIC;
  signal line_reg_r1_384_447_0_2_n_2 : STD_LOGIC;
  signal line_reg_r1_384_447_3_5_n_0 : STD_LOGIC;
  signal line_reg_r1_384_447_3_5_n_1 : STD_LOGIC;
  signal line_reg_r1_384_447_3_5_n_2 : STD_LOGIC;
  signal line_reg_r1_384_447_6_6_n_0 : STD_LOGIC;
  signal line_reg_r1_384_447_7_7_n_0 : STD_LOGIC;
  signal \line_reg_r1_448_511_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal line_reg_r1_448_511_0_2_n_0 : STD_LOGIC;
  signal line_reg_r1_448_511_0_2_n_1 : STD_LOGIC;
  signal line_reg_r1_448_511_0_2_n_2 : STD_LOGIC;
  signal line_reg_r1_448_511_3_5_n_0 : STD_LOGIC;
  signal line_reg_r1_448_511_3_5_n_1 : STD_LOGIC;
  signal line_reg_r1_448_511_3_5_n_2 : STD_LOGIC;
  signal line_reg_r1_448_511_6_6_n_0 : STD_LOGIC;
  signal line_reg_r1_448_511_7_7_n_0 : STD_LOGIC;
  signal \line_reg_r1_64_127_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal line_reg_r1_64_127_0_2_n_0 : STD_LOGIC;
  signal line_reg_r1_64_127_0_2_n_1 : STD_LOGIC;
  signal line_reg_r1_64_127_0_2_n_2 : STD_LOGIC;
  signal line_reg_r1_64_127_3_5_n_0 : STD_LOGIC;
  signal line_reg_r1_64_127_3_5_n_1 : STD_LOGIC;
  signal line_reg_r1_64_127_3_5_n_2 : STD_LOGIC;
  signal line_reg_r1_64_127_6_6_n_0 : STD_LOGIC;
  signal line_reg_r1_64_127_7_7_n_0 : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_1__7_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_2__7_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_3__7_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_4__7_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_5__7_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_6__7_n_0\ : STD_LOGIC;
  signal line_reg_r2_0_63_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_0_63_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_0_63_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_0_63_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_0_63_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_0_63_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_0_63_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_0_63_7_7_n_0 : STD_LOGIC;
  signal line_reg_r2_128_191_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_128_191_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_128_191_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_128_191_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_128_191_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_128_191_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_128_191_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_128_191_7_7_n_0 : STD_LOGIC;
  signal line_reg_r2_192_255_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_192_255_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_192_255_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_192_255_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_192_255_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_192_255_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_192_255_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_192_255_7_7_n_0 : STD_LOGIC;
  signal line_reg_r2_256_319_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_256_319_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_256_319_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_256_319_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_256_319_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_256_319_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_256_319_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_256_319_7_7_n_0 : STD_LOGIC;
  signal line_reg_r2_320_383_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_320_383_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_320_383_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_320_383_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_320_383_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_320_383_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_320_383_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_320_383_7_7_n_0 : STD_LOGIC;
  signal line_reg_r2_384_447_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_384_447_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_384_447_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_384_447_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_384_447_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_384_447_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_384_447_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_384_447_7_7_n_0 : STD_LOGIC;
  signal line_reg_r2_448_511_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_448_511_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_448_511_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_448_511_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_448_511_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_448_511_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_448_511_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_448_511_7_7_n_0 : STD_LOGIC;
  signal line_reg_r2_64_127_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_64_127_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_64_127_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_64_127_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_64_127_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_64_127_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_64_127_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_64_127_7_7_n_0 : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_1__13_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_2__7_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_3__7_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_4__8_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_5__8_n_0\ : STD_LOGIC;
  signal line_reg_r3_0_63_0_2_n_0 : STD_LOGIC;
  signal line_reg_r3_0_63_0_2_n_1 : STD_LOGIC;
  signal line_reg_r3_0_63_0_2_n_2 : STD_LOGIC;
  signal line_reg_r3_0_63_3_5_n_0 : STD_LOGIC;
  signal line_reg_r3_0_63_3_5_n_1 : STD_LOGIC;
  signal line_reg_r3_0_63_3_5_n_2 : STD_LOGIC;
  signal line_reg_r3_0_63_6_6_n_0 : STD_LOGIC;
  signal line_reg_r3_0_63_7_7_n_0 : STD_LOGIC;
  signal line_reg_r3_128_191_0_2_n_0 : STD_LOGIC;
  signal line_reg_r3_128_191_0_2_n_1 : STD_LOGIC;
  signal line_reg_r3_128_191_0_2_n_2 : STD_LOGIC;
  signal line_reg_r3_128_191_3_5_n_0 : STD_LOGIC;
  signal line_reg_r3_128_191_3_5_n_1 : STD_LOGIC;
  signal line_reg_r3_128_191_3_5_n_2 : STD_LOGIC;
  signal line_reg_r3_128_191_6_6_n_0 : STD_LOGIC;
  signal line_reg_r3_128_191_7_7_n_0 : STD_LOGIC;
  signal line_reg_r3_192_255_0_2_n_0 : STD_LOGIC;
  signal line_reg_r3_192_255_0_2_n_1 : STD_LOGIC;
  signal line_reg_r3_192_255_0_2_n_2 : STD_LOGIC;
  signal line_reg_r3_192_255_3_5_n_0 : STD_LOGIC;
  signal line_reg_r3_192_255_3_5_n_1 : STD_LOGIC;
  signal line_reg_r3_192_255_3_5_n_2 : STD_LOGIC;
  signal line_reg_r3_192_255_6_6_n_0 : STD_LOGIC;
  signal line_reg_r3_192_255_7_7_n_0 : STD_LOGIC;
  signal line_reg_r3_256_319_0_2_n_0 : STD_LOGIC;
  signal line_reg_r3_256_319_0_2_n_1 : STD_LOGIC;
  signal line_reg_r3_256_319_0_2_n_2 : STD_LOGIC;
  signal line_reg_r3_256_319_3_5_n_0 : STD_LOGIC;
  signal line_reg_r3_256_319_3_5_n_1 : STD_LOGIC;
  signal line_reg_r3_256_319_3_5_n_2 : STD_LOGIC;
  signal line_reg_r3_256_319_6_6_n_0 : STD_LOGIC;
  signal line_reg_r3_256_319_7_7_n_0 : STD_LOGIC;
  signal line_reg_r3_320_383_0_2_n_0 : STD_LOGIC;
  signal line_reg_r3_320_383_0_2_n_1 : STD_LOGIC;
  signal line_reg_r3_320_383_0_2_n_2 : STD_LOGIC;
  signal line_reg_r3_320_383_3_5_n_0 : STD_LOGIC;
  signal line_reg_r3_320_383_3_5_n_1 : STD_LOGIC;
  signal line_reg_r3_320_383_3_5_n_2 : STD_LOGIC;
  signal line_reg_r3_320_383_6_6_n_0 : STD_LOGIC;
  signal line_reg_r3_320_383_7_7_n_0 : STD_LOGIC;
  signal line_reg_r3_384_447_0_2_n_0 : STD_LOGIC;
  signal line_reg_r3_384_447_0_2_n_1 : STD_LOGIC;
  signal line_reg_r3_384_447_0_2_n_2 : STD_LOGIC;
  signal line_reg_r3_384_447_3_5_n_0 : STD_LOGIC;
  signal line_reg_r3_384_447_3_5_n_1 : STD_LOGIC;
  signal line_reg_r3_384_447_3_5_n_2 : STD_LOGIC;
  signal line_reg_r3_384_447_6_6_n_0 : STD_LOGIC;
  signal line_reg_r3_384_447_7_7_n_0 : STD_LOGIC;
  signal line_reg_r3_448_511_0_2_n_0 : STD_LOGIC;
  signal line_reg_r3_448_511_0_2_n_1 : STD_LOGIC;
  signal line_reg_r3_448_511_0_2_n_2 : STD_LOGIC;
  signal line_reg_r3_448_511_3_5_n_0 : STD_LOGIC;
  signal line_reg_r3_448_511_3_5_n_1 : STD_LOGIC;
  signal line_reg_r3_448_511_3_5_n_2 : STD_LOGIC;
  signal line_reg_r3_448_511_6_6_n_0 : STD_LOGIC;
  signal line_reg_r3_448_511_7_7_n_0 : STD_LOGIC;
  signal line_reg_r3_64_127_0_2_n_0 : STD_LOGIC;
  signal line_reg_r3_64_127_0_2_n_1 : STD_LOGIC;
  signal line_reg_r3_64_127_0_2_n_2 : STD_LOGIC;
  signal line_reg_r3_64_127_3_5_n_0 : STD_LOGIC;
  signal line_reg_r3_64_127_3_5_n_1 : STD_LOGIC;
  signal line_reg_r3_64_127_3_5_n_2 : STD_LOGIC;
  signal line_reg_r3_64_127_6_6_n_0 : STD_LOGIC;
  signal line_reg_r3_64_127_7_7_n_0 : STD_LOGIC;
  signal mag_to_nms : STD_LOGIC_VECTOR ( 21 downto 4 );
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \readPointer[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \readPointer[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \readPointer[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \readPointer[8]_i_1__1_n_0\ : STD_LOGIC;
  signal readPointer_reg : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \^readpointer_reg[8]_0\ : STD_LOGIC;
  signal \^readpointer_reg[8]_1\ : STD_LOGIC;
  signal \^readpointer_reg[8]_10\ : STD_LOGIC;
  signal \^readpointer_reg[8]_11\ : STD_LOGIC;
  signal \^readpointer_reg[8]_12\ : STD_LOGIC;
  signal \^readpointer_reg[8]_13\ : STD_LOGIC;
  signal \^readpointer_reg[8]_14\ : STD_LOGIC;
  signal \^readpointer_reg[8]_15\ : STD_LOGIC;
  signal \^readpointer_reg[8]_16\ : STD_LOGIC;
  signal \^readpointer_reg[8]_17\ : STD_LOGIC;
  signal \^readpointer_reg[8]_18\ : STD_LOGIC;
  signal \^readpointer_reg[8]_19\ : STD_LOGIC;
  signal \^readpointer_reg[8]_2\ : STD_LOGIC;
  signal \^readpointer_reg[8]_20\ : STD_LOGIC;
  signal \^readpointer_reg[8]_21\ : STD_LOGIC;
  signal \^readpointer_reg[8]_3\ : STD_LOGIC;
  signal \^readpointer_reg[8]_4\ : STD_LOGIC;
  signal \^readpointer_reg[8]_5\ : STD_LOGIC;
  signal \^readpointer_reg[8]_6\ : STD_LOGIC;
  signal \^readpointer_reg[8]_7\ : STD_LOGIC;
  signal \^readpointer_reg[8]_8\ : STD_LOGIC;
  signal \^readpointer_reg[8]_9\ : STD_LOGIC;
  signal \readPointer_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \writePointer[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[0]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[1]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[2]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[3]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[4]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[5]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[6]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[7]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[8]\ : STD_LOGIC;
  signal \NLW_data_out_reg[7]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_out_reg[7]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_out[7]_i_232\ : label is "soft_lutpair36";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of line_reg_r1_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of line_reg_r1_0_63_0_2 : label is "lB0/line";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of line_reg_r1_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of line_reg_r1_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_0_63_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_128_191_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_128_191_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_128_191_0_2 : label is 128;
  attribute ram_addr_end of line_reg_r1_128_191_0_2 : label is 191;
  attribute ram_offset of line_reg_r1_128_191_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r1_128_191_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r1_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_128_191_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_128_191_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_128_191_3_5 : label is 128;
  attribute ram_addr_end of line_reg_r1_128_191_3_5 : label is 191;
  attribute ram_offset of line_reg_r1_128_191_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_128_191_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_128_191_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_128_191_6_6 : label is 128;
  attribute ram_addr_end of line_reg_r1_128_191_6_6 : label is 191;
  attribute ram_offset of line_reg_r1_128_191_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_128_191_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_128_191_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_128_191_7_7 : label is 128;
  attribute ram_addr_end of line_reg_r1_128_191_7_7 : label is 191;
  attribute ram_offset of line_reg_r1_128_191_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_128_191_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_192_255_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_192_255_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_192_255_0_2 : label is 192;
  attribute ram_addr_end of line_reg_r1_192_255_0_2 : label is 255;
  attribute ram_offset of line_reg_r1_192_255_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r1_192_255_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r1_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_192_255_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_192_255_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_192_255_3_5 : label is 192;
  attribute ram_addr_end of line_reg_r1_192_255_3_5 : label is 255;
  attribute ram_offset of line_reg_r1_192_255_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_192_255_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_192_255_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_192_255_6_6 : label is 192;
  attribute ram_addr_end of line_reg_r1_192_255_6_6 : label is 255;
  attribute ram_offset of line_reg_r1_192_255_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_192_255_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_192_255_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_192_255_7_7 : label is 192;
  attribute ram_addr_end of line_reg_r1_192_255_7_7 : label is 255;
  attribute ram_offset of line_reg_r1_192_255_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_192_255_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_256_319_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_256_319_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_256_319_0_2 : label is 256;
  attribute ram_addr_end of line_reg_r1_256_319_0_2 : label is 319;
  attribute ram_offset of line_reg_r1_256_319_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r1_256_319_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r1_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_256_319_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_256_319_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_256_319_3_5 : label is 256;
  attribute ram_addr_end of line_reg_r1_256_319_3_5 : label is 319;
  attribute ram_offset of line_reg_r1_256_319_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_256_319_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_256_319_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_256_319_6_6 : label is 256;
  attribute ram_addr_end of line_reg_r1_256_319_6_6 : label is 319;
  attribute ram_offset of line_reg_r1_256_319_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_256_319_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_256_319_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_256_319_7_7 : label is 256;
  attribute ram_addr_end of line_reg_r1_256_319_7_7 : label is 319;
  attribute ram_offset of line_reg_r1_256_319_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_256_319_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_320_383_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_320_383_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_320_383_0_2 : label is 320;
  attribute ram_addr_end of line_reg_r1_320_383_0_2 : label is 383;
  attribute ram_offset of line_reg_r1_320_383_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r1_320_383_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r1_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_320_383_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_320_383_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_320_383_3_5 : label is 320;
  attribute ram_addr_end of line_reg_r1_320_383_3_5 : label is 383;
  attribute ram_offset of line_reg_r1_320_383_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_320_383_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_320_383_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_320_383_6_6 : label is 320;
  attribute ram_addr_end of line_reg_r1_320_383_6_6 : label is 383;
  attribute ram_offset of line_reg_r1_320_383_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_320_383_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_320_383_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_320_383_7_7 : label is 320;
  attribute ram_addr_end of line_reg_r1_320_383_7_7 : label is 383;
  attribute ram_offset of line_reg_r1_320_383_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_320_383_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_384_447_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_384_447_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_384_447_0_2 : label is 384;
  attribute ram_addr_end of line_reg_r1_384_447_0_2 : label is 447;
  attribute ram_offset of line_reg_r1_384_447_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r1_384_447_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r1_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_384_447_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_384_447_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_384_447_3_5 : label is 384;
  attribute ram_addr_end of line_reg_r1_384_447_3_5 : label is 447;
  attribute ram_offset of line_reg_r1_384_447_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_384_447_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_384_447_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_384_447_6_6 : label is 384;
  attribute ram_addr_end of line_reg_r1_384_447_6_6 : label is 447;
  attribute ram_offset of line_reg_r1_384_447_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_384_447_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_384_447_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_384_447_7_7 : label is 384;
  attribute ram_addr_end of line_reg_r1_384_447_7_7 : label is 447;
  attribute ram_offset of line_reg_r1_384_447_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_384_447_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_448_511_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_448_511_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_448_511_0_2 : label is 448;
  attribute ram_addr_end of line_reg_r1_448_511_0_2 : label is 1279;
  attribute ram_offset of line_reg_r1_448_511_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r1_448_511_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r1_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_448_511_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_448_511_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_448_511_3_5 : label is 448;
  attribute ram_addr_end of line_reg_r1_448_511_3_5 : label is 1279;
  attribute ram_offset of line_reg_r1_448_511_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_448_511_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_448_511_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_448_511_6_6 : label is 448;
  attribute ram_addr_end of line_reg_r1_448_511_6_6 : label is 1279;
  attribute ram_offset of line_reg_r1_448_511_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_448_511_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_448_511_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_448_511_7_7 : label is 448;
  attribute ram_addr_end of line_reg_r1_448_511_7_7 : label is 1279;
  attribute ram_offset of line_reg_r1_448_511_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_448_511_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_64_127_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_64_127_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_64_127_0_2 : label is 64;
  attribute ram_addr_end of line_reg_r1_64_127_0_2 : label is 127;
  attribute ram_offset of line_reg_r1_64_127_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r1_64_127_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r1_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_64_127_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_64_127_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_64_127_3_5 : label is 64;
  attribute ram_addr_end of line_reg_r1_64_127_3_5 : label is 127;
  attribute ram_offset of line_reg_r1_64_127_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_64_127_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_64_127_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_64_127_6_6 : label is 64;
  attribute ram_addr_end of line_reg_r1_64_127_6_6 : label is 127;
  attribute ram_offset of line_reg_r1_64_127_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_64_127_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_64_127_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_64_127_7_7 : label is 64;
  attribute ram_addr_end of line_reg_r1_64_127_7_7 : label is 127;
  attribute ram_offset of line_reg_r1_64_127_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_64_127_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_64_127_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_0_2 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_128_191_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_128_191_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_128_191_0_2 : label is 128;
  attribute ram_addr_end of line_reg_r2_128_191_0_2 : label is 191;
  attribute ram_offset of line_reg_r2_128_191_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_128_191_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_128_191_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_128_191_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_128_191_3_5 : label is 128;
  attribute ram_addr_end of line_reg_r2_128_191_3_5 : label is 191;
  attribute ram_offset of line_reg_r2_128_191_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_128_191_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_128_191_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_128_191_6_6 : label is 128;
  attribute ram_addr_end of line_reg_r2_128_191_6_6 : label is 191;
  attribute ram_offset of line_reg_r2_128_191_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_128_191_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_128_191_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_128_191_7_7 : label is 128;
  attribute ram_addr_end of line_reg_r2_128_191_7_7 : label is 191;
  attribute ram_offset of line_reg_r2_128_191_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_128_191_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_192_255_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_192_255_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_192_255_0_2 : label is 192;
  attribute ram_addr_end of line_reg_r2_192_255_0_2 : label is 255;
  attribute ram_offset of line_reg_r2_192_255_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_192_255_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_192_255_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_192_255_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_192_255_3_5 : label is 192;
  attribute ram_addr_end of line_reg_r2_192_255_3_5 : label is 255;
  attribute ram_offset of line_reg_r2_192_255_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_192_255_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_192_255_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_192_255_6_6 : label is 192;
  attribute ram_addr_end of line_reg_r2_192_255_6_6 : label is 255;
  attribute ram_offset of line_reg_r2_192_255_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_192_255_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_192_255_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_192_255_7_7 : label is 192;
  attribute ram_addr_end of line_reg_r2_192_255_7_7 : label is 255;
  attribute ram_offset of line_reg_r2_192_255_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_192_255_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_256_319_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_256_319_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_256_319_0_2 : label is 256;
  attribute ram_addr_end of line_reg_r2_256_319_0_2 : label is 319;
  attribute ram_offset of line_reg_r2_256_319_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_256_319_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_256_319_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_256_319_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_256_319_3_5 : label is 256;
  attribute ram_addr_end of line_reg_r2_256_319_3_5 : label is 319;
  attribute ram_offset of line_reg_r2_256_319_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_256_319_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_256_319_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_256_319_6_6 : label is 256;
  attribute ram_addr_end of line_reg_r2_256_319_6_6 : label is 319;
  attribute ram_offset of line_reg_r2_256_319_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_256_319_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_256_319_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_256_319_7_7 : label is 256;
  attribute ram_addr_end of line_reg_r2_256_319_7_7 : label is 319;
  attribute ram_offset of line_reg_r2_256_319_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_256_319_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_320_383_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_320_383_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_320_383_0_2 : label is 320;
  attribute ram_addr_end of line_reg_r2_320_383_0_2 : label is 383;
  attribute ram_offset of line_reg_r2_320_383_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_320_383_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_320_383_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_320_383_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_320_383_3_5 : label is 320;
  attribute ram_addr_end of line_reg_r2_320_383_3_5 : label is 383;
  attribute ram_offset of line_reg_r2_320_383_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_320_383_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_320_383_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_320_383_6_6 : label is 320;
  attribute ram_addr_end of line_reg_r2_320_383_6_6 : label is 383;
  attribute ram_offset of line_reg_r2_320_383_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_320_383_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_320_383_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_320_383_7_7 : label is 320;
  attribute ram_addr_end of line_reg_r2_320_383_7_7 : label is 383;
  attribute ram_offset of line_reg_r2_320_383_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_320_383_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_384_447_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_384_447_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_384_447_0_2 : label is 384;
  attribute ram_addr_end of line_reg_r2_384_447_0_2 : label is 447;
  attribute ram_offset of line_reg_r2_384_447_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_384_447_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_384_447_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_384_447_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_384_447_3_5 : label is 384;
  attribute ram_addr_end of line_reg_r2_384_447_3_5 : label is 447;
  attribute ram_offset of line_reg_r2_384_447_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_384_447_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_384_447_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_384_447_6_6 : label is 384;
  attribute ram_addr_end of line_reg_r2_384_447_6_6 : label is 447;
  attribute ram_offset of line_reg_r2_384_447_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_384_447_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_384_447_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_384_447_7_7 : label is 384;
  attribute ram_addr_end of line_reg_r2_384_447_7_7 : label is 447;
  attribute ram_offset of line_reg_r2_384_447_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_384_447_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_448_511_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_448_511_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_448_511_0_2 : label is 448;
  attribute ram_addr_end of line_reg_r2_448_511_0_2 : label is 511;
  attribute ram_offset of line_reg_r2_448_511_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_448_511_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_448_511_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_448_511_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_448_511_3_5 : label is 448;
  attribute ram_addr_end of line_reg_r2_448_511_3_5 : label is 511;
  attribute ram_offset of line_reg_r2_448_511_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_448_511_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_448_511_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_448_511_6_6 : label is 448;
  attribute ram_addr_end of line_reg_r2_448_511_6_6 : label is 511;
  attribute ram_offset of line_reg_r2_448_511_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_448_511_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_448_511_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_448_511_7_7 : label is 448;
  attribute ram_addr_end of line_reg_r2_448_511_7_7 : label is 511;
  attribute ram_offset of line_reg_r2_448_511_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_448_511_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_64_127_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_64_127_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_64_127_0_2 : label is 64;
  attribute ram_addr_end of line_reg_r2_64_127_0_2 : label is 127;
  attribute ram_offset of line_reg_r2_64_127_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_64_127_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_64_127_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_64_127_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_64_127_3_5 : label is 64;
  attribute ram_addr_end of line_reg_r2_64_127_3_5 : label is 127;
  attribute ram_offset of line_reg_r2_64_127_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_64_127_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_64_127_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_64_127_6_6 : label is 64;
  attribute ram_addr_end of line_reg_r2_64_127_6_6 : label is 127;
  attribute ram_offset of line_reg_r2_64_127_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_64_127_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_64_127_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_64_127_7_7 : label is 64;
  attribute ram_addr_end of line_reg_r2_64_127_7_7 : label is 127;
  attribute ram_offset of line_reg_r2_64_127_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_64_127_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_64_127_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_0_63_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_0_2 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_0_63_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_128_191_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_128_191_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_128_191_0_2 : label is 128;
  attribute ram_addr_end of line_reg_r3_128_191_0_2 : label is 191;
  attribute ram_offset of line_reg_r3_128_191_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_128_191_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_128_191_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_128_191_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_128_191_3_5 : label is 128;
  attribute ram_addr_end of line_reg_r3_128_191_3_5 : label is 191;
  attribute ram_offset of line_reg_r3_128_191_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_128_191_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_128_191_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_128_191_6_6 : label is 128;
  attribute ram_addr_end of line_reg_r3_128_191_6_6 : label is 191;
  attribute ram_offset of line_reg_r3_128_191_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_128_191_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_128_191_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_128_191_7_7 : label is 128;
  attribute ram_addr_end of line_reg_r3_128_191_7_7 : label is 191;
  attribute ram_offset of line_reg_r3_128_191_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_128_191_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_192_255_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_192_255_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_192_255_0_2 : label is 192;
  attribute ram_addr_end of line_reg_r3_192_255_0_2 : label is 255;
  attribute ram_offset of line_reg_r3_192_255_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_192_255_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_192_255_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_192_255_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_192_255_3_5 : label is 192;
  attribute ram_addr_end of line_reg_r3_192_255_3_5 : label is 255;
  attribute ram_offset of line_reg_r3_192_255_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_192_255_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_192_255_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_192_255_6_6 : label is 192;
  attribute ram_addr_end of line_reg_r3_192_255_6_6 : label is 255;
  attribute ram_offset of line_reg_r3_192_255_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_192_255_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_192_255_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_192_255_7_7 : label is 192;
  attribute ram_addr_end of line_reg_r3_192_255_7_7 : label is 255;
  attribute ram_offset of line_reg_r3_192_255_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_192_255_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_256_319_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_256_319_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_256_319_0_2 : label is 256;
  attribute ram_addr_end of line_reg_r3_256_319_0_2 : label is 319;
  attribute ram_offset of line_reg_r3_256_319_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_256_319_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_256_319_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_256_319_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_256_319_3_5 : label is 256;
  attribute ram_addr_end of line_reg_r3_256_319_3_5 : label is 319;
  attribute ram_offset of line_reg_r3_256_319_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_256_319_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_256_319_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_256_319_6_6 : label is 256;
  attribute ram_addr_end of line_reg_r3_256_319_6_6 : label is 319;
  attribute ram_offset of line_reg_r3_256_319_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_256_319_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_256_319_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_256_319_7_7 : label is 256;
  attribute ram_addr_end of line_reg_r3_256_319_7_7 : label is 319;
  attribute ram_offset of line_reg_r3_256_319_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_256_319_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_320_383_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_320_383_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_320_383_0_2 : label is 320;
  attribute ram_addr_end of line_reg_r3_320_383_0_2 : label is 383;
  attribute ram_offset of line_reg_r3_320_383_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_320_383_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_320_383_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_320_383_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_320_383_3_5 : label is 320;
  attribute ram_addr_end of line_reg_r3_320_383_3_5 : label is 383;
  attribute ram_offset of line_reg_r3_320_383_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_320_383_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_320_383_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_320_383_6_6 : label is 320;
  attribute ram_addr_end of line_reg_r3_320_383_6_6 : label is 383;
  attribute ram_offset of line_reg_r3_320_383_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_320_383_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_320_383_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_320_383_7_7 : label is 320;
  attribute ram_addr_end of line_reg_r3_320_383_7_7 : label is 383;
  attribute ram_offset of line_reg_r3_320_383_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_320_383_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_384_447_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_384_447_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_384_447_0_2 : label is 384;
  attribute ram_addr_end of line_reg_r3_384_447_0_2 : label is 447;
  attribute ram_offset of line_reg_r3_384_447_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_384_447_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_384_447_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_384_447_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_384_447_3_5 : label is 384;
  attribute ram_addr_end of line_reg_r3_384_447_3_5 : label is 447;
  attribute ram_offset of line_reg_r3_384_447_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_384_447_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_384_447_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_384_447_6_6 : label is 384;
  attribute ram_addr_end of line_reg_r3_384_447_6_6 : label is 447;
  attribute ram_offset of line_reg_r3_384_447_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_384_447_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_384_447_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_384_447_7_7 : label is 384;
  attribute ram_addr_end of line_reg_r3_384_447_7_7 : label is 447;
  attribute ram_offset of line_reg_r3_384_447_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_384_447_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_448_511_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_448_511_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_448_511_0_2 : label is 448;
  attribute ram_addr_end of line_reg_r3_448_511_0_2 : label is 511;
  attribute ram_offset of line_reg_r3_448_511_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_448_511_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_448_511_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_448_511_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_448_511_3_5 : label is 448;
  attribute ram_addr_end of line_reg_r3_448_511_3_5 : label is 511;
  attribute ram_offset of line_reg_r3_448_511_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_448_511_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_448_511_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_448_511_6_6 : label is 448;
  attribute ram_addr_end of line_reg_r3_448_511_6_6 : label is 511;
  attribute ram_offset of line_reg_r3_448_511_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_448_511_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_448_511_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_448_511_7_7 : label is 448;
  attribute ram_addr_end of line_reg_r3_448_511_7_7 : label is 511;
  attribute ram_offset of line_reg_r3_448_511_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_448_511_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_64_127_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_64_127_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_64_127_0_2 : label is 64;
  attribute ram_addr_end of line_reg_r3_64_127_0_2 : label is 127;
  attribute ram_offset of line_reg_r3_64_127_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_64_127_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_64_127_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_64_127_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_64_127_3_5 : label is 64;
  attribute ram_addr_end of line_reg_r3_64_127_3_5 : label is 127;
  attribute ram_offset of line_reg_r3_64_127_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_64_127_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_64_127_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_64_127_6_6 : label is 64;
  attribute ram_addr_end of line_reg_r3_64_127_6_6 : label is 127;
  attribute ram_offset of line_reg_r3_64_127_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_64_127_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_64_127_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_64_127_7_7 : label is 64;
  attribute ram_addr_end of line_reg_r3_64_127_7_7 : label is 127;
  attribute ram_offset of line_reg_r3_64_127_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_64_127_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_64_127_7_7 : label is 7;
  attribute SOFT_HLUTNM of \readPointer[7]_i_1__1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \writePointer[0]_i_1__1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \writePointer[1]_i_1__1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \writePointer[2]_i_1__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \writePointer[3]_i_1__1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \writePointer[4]_i_1__1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \writePointer[6]_i_1__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \writePointer[7]_i_1__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \writePointer[8]_i_2__1\ : label is "soft_lutpair37";
begin
  \currentRdLineBuffer_reg[1]\(11 downto 0) <= \^currentrdlinebuffer_reg[1]\(11 downto 0);
  \readPointer_reg[8]_0\ <= \^readpointer_reg[8]_0\;
  \readPointer_reg[8]_1\ <= \^readpointer_reg[8]_1\;
  \readPointer_reg[8]_10\ <= \^readpointer_reg[8]_10\;
  \readPointer_reg[8]_11\ <= \^readpointer_reg[8]_11\;
  \readPointer_reg[8]_12\ <= \^readpointer_reg[8]_12\;
  \readPointer_reg[8]_13\ <= \^readpointer_reg[8]_13\;
  \readPointer_reg[8]_14\ <= \^readpointer_reg[8]_14\;
  \readPointer_reg[8]_15\ <= \^readpointer_reg[8]_15\;
  \readPointer_reg[8]_16\ <= \^readpointer_reg[8]_16\;
  \readPointer_reg[8]_17\ <= \^readpointer_reg[8]_17\;
  \readPointer_reg[8]_18\ <= \^readpointer_reg[8]_18\;
  \readPointer_reg[8]_19\ <= \^readpointer_reg[8]_19\;
  \readPointer_reg[8]_2\ <= \^readpointer_reg[8]_2\;
  \readPointer_reg[8]_20\ <= \^readpointer_reg[8]_20\;
  \readPointer_reg[8]_21\ <= \^readpointer_reg[8]_21\;
  \readPointer_reg[8]_3\ <= \^readpointer_reg[8]_3\;
  \readPointer_reg[8]_4\ <= \^readpointer_reg[8]_4\;
  \readPointer_reg[8]_5\ <= \^readpointer_reg[8]_5\;
  \readPointer_reg[8]_6\ <= \^readpointer_reg[8]_6\;
  \readPointer_reg[8]_7\ <= \^readpointer_reg[8]_7\;
  \readPointer_reg[8]_8\ <= \^readpointer_reg[8]_8\;
  \readPointer_reg[8]_9\ <= \^readpointer_reg[8]_9\;
\data_out[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_192_255_0_2_n_0,
      I1 => line_reg_r2_128_191_0_2_n_0,
      I2 => \readPointer[7]_i_1__1_n_0\,
      I3 => line_reg_r2_64_127_0_2_n_0,
      I4 => \readPointer[6]_i_1__1_n_0\,
      I5 => line_reg_r2_0_63_0_2_n_0,
      O => \data_out[0]_i_3_n_0\
    );
\data_out[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_448_511_0_2_n_0,
      I1 => line_reg_r2_384_447_0_2_n_0,
      I2 => \readPointer[7]_i_1__1_n_0\,
      I3 => line_reg_r2_320_383_0_2_n_0,
      I4 => \readPointer[6]_i_1__1_n_0\,
      I5 => line_reg_r2_256_319_0_2_n_0,
      O => \data_out[0]_i_4_n_0\
    );
\data_out[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_192_255_0_2_n_1,
      I1 => line_reg_r2_128_191_0_2_n_1,
      I2 => \readPointer[7]_i_1__1_n_0\,
      I3 => line_reg_r2_64_127_0_2_n_1,
      I4 => \readPointer[6]_i_1__1_n_0\,
      I5 => line_reg_r2_0_63_0_2_n_1,
      O => \data_out[1]_i_3_n_0\
    );
\data_out[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_448_511_0_2_n_1,
      I1 => line_reg_r2_384_447_0_2_n_1,
      I2 => \readPointer[7]_i_1__1_n_0\,
      I3 => line_reg_r2_320_383_0_2_n_1,
      I4 => \readPointer[6]_i_1__1_n_0\,
      I5 => line_reg_r2_256_319_0_2_n_1,
      O => \data_out[1]_i_4_n_0\
    );
\data_out[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_192_255_0_2_n_2,
      I1 => line_reg_r2_128_191_0_2_n_2,
      I2 => \readPointer[7]_i_1__1_n_0\,
      I3 => line_reg_r2_64_127_0_2_n_2,
      I4 => \readPointer[6]_i_1__1_n_0\,
      I5 => line_reg_r2_0_63_0_2_n_2,
      O => \data_out[2]_i_3_n_0\
    );
\data_out[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_448_511_0_2_n_2,
      I1 => line_reg_r2_384_447_0_2_n_2,
      I2 => \readPointer[7]_i_1__1_n_0\,
      I3 => line_reg_r2_320_383_0_2_n_2,
      I4 => \readPointer[6]_i_1__1_n_0\,
      I5 => line_reg_r2_256_319_0_2_n_2,
      O => \data_out[2]_i_4_n_0\
    );
\data_out[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_192_255_3_5_n_0,
      I1 => line_reg_r2_128_191_3_5_n_0,
      I2 => \readPointer[7]_i_1__1_n_0\,
      I3 => line_reg_r2_64_127_3_5_n_0,
      I4 => \readPointer[6]_i_1__1_n_0\,
      I5 => line_reg_r2_0_63_3_5_n_0,
      O => \data_out[3]_i_3_n_0\
    );
\data_out[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_448_511_3_5_n_0,
      I1 => line_reg_r2_384_447_3_5_n_0,
      I2 => \readPointer[7]_i_1__1_n_0\,
      I3 => line_reg_r2_320_383_3_5_n_0,
      I4 => \readPointer[6]_i_1__1_n_0\,
      I5 => line_reg_r2_256_319_3_5_n_0,
      O => \data_out[3]_i_4_n_0\
    );
\data_out[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_192_255_3_5_n_1,
      I1 => line_reg_r2_128_191_3_5_n_1,
      I2 => \readPointer[7]_i_1__1_n_0\,
      I3 => line_reg_r2_64_127_3_5_n_1,
      I4 => \readPointer[6]_i_1__1_n_0\,
      I5 => line_reg_r2_0_63_3_5_n_1,
      O => \data_out[4]_i_3_n_0\
    );
\data_out[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_448_511_3_5_n_1,
      I1 => line_reg_r2_384_447_3_5_n_1,
      I2 => \readPointer[7]_i_1__1_n_0\,
      I3 => line_reg_r2_320_383_3_5_n_1,
      I4 => \readPointer[6]_i_1__1_n_0\,
      I5 => line_reg_r2_256_319_3_5_n_1,
      O => \data_out[4]_i_4_n_0\
    );
\data_out[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_192_255_3_5_n_2,
      I1 => line_reg_r2_128_191_3_5_n_2,
      I2 => \readPointer[7]_i_1__1_n_0\,
      I3 => line_reg_r2_64_127_3_5_n_2,
      I4 => \readPointer[6]_i_1__1_n_0\,
      I5 => line_reg_r2_0_63_3_5_n_2,
      O => \data_out[5]_i_3_n_0\
    );
\data_out[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_448_511_3_5_n_2,
      I1 => line_reg_r2_384_447_3_5_n_2,
      I2 => \readPointer[7]_i_1__1_n_0\,
      I3 => line_reg_r2_320_383_3_5_n_2,
      I4 => \readPointer[6]_i_1__1_n_0\,
      I5 => line_reg_r2_256_319_3_5_n_2,
      O => \data_out[5]_i_4_n_0\
    );
\data_out[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_192_255_6_6_n_0,
      I1 => line_reg_r2_128_191_6_6_n_0,
      I2 => \readPointer[7]_i_1__1_n_0\,
      I3 => line_reg_r2_64_127_6_6_n_0,
      I4 => \readPointer[6]_i_1__1_n_0\,
      I5 => line_reg_r2_0_63_6_6_n_0,
      O => \data_out[6]_i_3_n_0\
    );
\data_out[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_448_511_6_6_n_0,
      I1 => line_reg_r2_384_447_6_6_n_0,
      I2 => \readPointer[7]_i_1__1_n_0\,
      I3 => line_reg_r2_320_383_6_6_n_0,
      I4 => \readPointer[6]_i_1__1_n_0\,
      I5 => line_reg_r2_256_319_6_6_n_0,
      O => \data_out[6]_i_4_n_0\
    );
\data_out[7]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_20\,
      I1 => \data_out[7]_i_59__0\,
      I2 => \data_out[7]_i_59__0_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out03_out(5),
      O => \^currentrdlinebuffer_reg[1]\(3)
    );
\data_out[7]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_21\,
      I1 => \data_out[7]_i_59__0_1\,
      I2 => data_out03_out(6),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_59__0_2\,
      O => \^currentrdlinebuffer_reg[1]\(4)
    );
\data_out[7]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_18\,
      I1 => \data_out[7]_i_60__0_0\,
      I2 => \data_out[7]_i_60__0_1\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out03_out(3),
      O => mag_to_nms(4)
    );
\data_out[7]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_19\,
      I1 => \data_out[7]_i_60__0_2\,
      I2 => \data_out[7]_i_60__0_3\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out03_out(4),
      O => mag_to_nms(5)
    );
\data_out[7]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_16\,
      I1 => \data_out[7]_i_61__0\,
      I2 => data_out03_out(1),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_61__0_0\,
      O => \^currentrdlinebuffer_reg[1]\(1)
    );
\data_out[7]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_17\,
      I1 => \data_out[7]_i_61__0_1\,
      I2 => data_out03_out(2),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_61__0_2\,
      O => \^currentrdlinebuffer_reg[1]\(2)
    );
\data_out[7]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_15\,
      I1 => \data_out[7]_i_58\,
      I2 => \data_out[7]_i_58_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out03_out(0),
      O => \^currentrdlinebuffer_reg[1]\(0)
    );
\data_out[7]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_9\,
      I1 => \data_out[7]_i_75\,
      I2 => \data_out[7]_i_75_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out0(5),
      O => \^currentrdlinebuffer_reg[1]\(10)
    );
\data_out[7]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_10\,
      I1 => \data_out[7]_i_75_1\,
      I2 => data_out0(6),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_75_2\,
      O => \^currentrdlinebuffer_reg[1]\(11)
    );
\data_out[7]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_7\,
      I1 => \data_out[7]_i_72_0\,
      I2 => \data_out[7]_i_72_1\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out0(3),
      O => mag_to_nms(20)
    );
\data_out[7]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_8\,
      I1 => \data_out[7]_i_72_2\,
      I2 => \data_out[7]_i_72_3\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out0(4),
      O => mag_to_nms(21)
    );
\data_out[7]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_5\,
      I1 => \data_out[7]_i_77\,
      I2 => data_out0(1),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_77_0\,
      O => \^currentrdlinebuffer_reg[1]\(8)
    );
\data_out[7]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_6\,
      I1 => \data_out[7]_i_77_1\,
      I2 => data_out0(2),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_77_2\,
      O => \^currentrdlinebuffer_reg[1]\(9)
    );
\data_out[7]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_4\,
      I1 => \data_out[7]_i_78\,
      I2 => \data_out[7]_i_78_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out0(0),
      O => \^currentrdlinebuffer_reg[1]\(7)
    );
\data_out[7]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40604C6003230C20"
    )
        port map (
      I0 => \^readpointer_reg[8]_3\,
      I1 => currentRdLineBuffer(0),
      I2 => currentRdLineBuffer(1),
      I3 => data_out01_out(6),
      I4 => \data_out[7]_i_79\,
      I5 => \data_out[7]_i_79_0\,
      O => \currentRdLineBuffer_reg[0]_1\
    );
\data_out[7]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40604C6003230C20"
    )
        port map (
      I0 => \^readpointer_reg[8]_2\,
      I1 => currentRdLineBuffer(0),
      I2 => currentRdLineBuffer(1),
      I3 => data_out01_out(4),
      I4 => \data_out[7]_i_80\,
      I5 => \data_out[7]_i_80_0\,
      O => \currentRdLineBuffer_reg[0]_0\
    );
\data_out[7]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"400360234C0C6020"
    )
        port map (
      I0 => \^readpointer_reg[8]_0\,
      I1 => currentRdLineBuffer(0),
      I2 => currentRdLineBuffer(1),
      I3 => \data_out[7]_i_82\,
      I4 => data_out01_out(0),
      I5 => \data_out[7]_i_82_0\,
      O => \currentRdLineBuffer_reg[0]\
    );
\data_out[7]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40304C0C42324202"
    )
        port map (
      I0 => \^readpointer_reg[8]_3\,
      I1 => currentRdLineBuffer(0),
      I2 => currentRdLineBuffer(1),
      I3 => data_out01_out(6),
      I4 => \data_out[7]_i_79\,
      I5 => \data_out[7]_i_79_0\,
      O => \data_out[7]_i_155_n_0\
    );
\data_out[7]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_14\,
      I1 => \data_out[7]_i_87_0\,
      I2 => data_out01_out(7),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_87_1\,
      O => mag_to_nms(15)
    );
\data_out[7]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40304C0C42324202"
    )
        port map (
      I0 => \^readpointer_reg[8]_2\,
      I1 => currentRdLineBuffer(0),
      I2 => currentRdLineBuffer(1),
      I3 => data_out01_out(4),
      I4 => \data_out[7]_i_80\,
      I5 => \data_out[7]_i_80_0\,
      O => \data_out[7]_i_157_n_0\
    );
\data_out[7]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_13\,
      I1 => \data_out[7]_i_88_0\,
      I2 => \data_out[7]_i_88_1\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out01_out(5),
      O => mag_to_nms(13)
    );
\data_out[7]_i_160\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_12\,
      I1 => \data_out[7]_i_89\,
      I2 => data_out01_out(3),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_89_0\,
      O => \^currentrdlinebuffer_reg[1]\(6)
    );
\data_out[7]_i_161\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404230324C420C02"
    )
        port map (
      I0 => \^readpointer_reg[8]_0\,
      I1 => currentRdLineBuffer(0),
      I2 => currentRdLineBuffer(1),
      I3 => \data_out[7]_i_82\,
      I4 => data_out01_out(0),
      I5 => \data_out[7]_i_82_0\,
      O => \data_out[7]_i_161_n_0\
    );
\data_out[7]_i_162\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_11\,
      I1 => \data_out[7]_i_94\,
      I2 => \data_out[7]_i_94_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out01_out(1),
      O => \^currentrdlinebuffer_reg[1]\(5)
    );
\data_out[7]_i_163\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC3F09955C30F99"
    )
        port map (
      I0 => \^readpointer_reg[8]_3\,
      I1 => \data_out[7]_i_79_0\,
      I2 => \data_out[7]_i_79\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out01_out(6),
      O => \data_out[7]_i_163_n_0\
    );
\data_out[7]_i_164\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC3F09955C30F99"
    )
        port map (
      I0 => \^readpointer_reg[8]_2\,
      I1 => \data_out[7]_i_80_0\,
      I2 => \data_out[7]_i_80\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out01_out(4),
      O => \data_out[7]_i_164_n_0\
    );
\data_out[7]_i_165\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5CCF099A5330F99"
    )
        port map (
      I0 => \^readpointer_reg[8]_1\,
      I1 => \data_out[7]_i_93_0\,
      I2 => data_out01_out(2),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_93_1\,
      O => \data_out[7]_i_165_n_0\
    );
\data_out[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_192_255_7_7_n_0,
      I1 => line_reg_r2_128_191_7_7_n_0,
      I2 => \readPointer[7]_i_1__1_n_0\,
      I3 => line_reg_r2_64_127_7_7_n_0,
      I4 => \readPointer[6]_i_1__1_n_0\,
      I5 => line_reg_r2_0_63_7_7_n_0,
      O => \data_out[7]_i_17_n_0\
    );
\data_out[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_448_511_7_7_n_0,
      I1 => line_reg_r2_384_447_7_7_n_0,
      I2 => \readPointer[7]_i_1__1_n_0\,
      I3 => line_reg_r2_320_383_7_7_n_0,
      I4 => \readPointer[6]_i_1__1_n_0\,
      I5 => line_reg_r2_256_319_7_7_n_0,
      O => \data_out[7]_i_18_n_0\
    );
\data_out[7]_i_199\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_192_255_6_6_n_0,
      I1 => line_reg_r1_128_191_6_6_n_0,
      I2 => readPointer_reg(7),
      I3 => line_reg_r1_64_127_6_6_n_0,
      I4 => readPointer_reg(6),
      I5 => line_reg_r1_0_63_6_6_n_0,
      O => \data_out[7]_i_199_n_0\
    );
\data_out[7]_i_200\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_448_511_6_6_n_0,
      I1 => line_reg_r1_384_447_6_6_n_0,
      I2 => readPointer_reg(7),
      I3 => line_reg_r1_320_383_6_6_n_0,
      I4 => readPointer_reg(6),
      I5 => line_reg_r1_256_319_6_6_n_0,
      O => \data_out[7]_i_200_n_0\
    );
\data_out[7]_i_201\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_192_255_7_7_n_0,
      I1 => line_reg_r1_128_191_7_7_n_0,
      I2 => readPointer_reg(7),
      I3 => line_reg_r1_64_127_7_7_n_0,
      I4 => readPointer_reg(6),
      I5 => line_reg_r1_0_63_7_7_n_0,
      O => \data_out[7]_i_201_n_0\
    );
\data_out[7]_i_202\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_448_511_7_7_n_0,
      I1 => line_reg_r1_384_447_7_7_n_0,
      I2 => readPointer_reg(7),
      I3 => line_reg_r1_320_383_7_7_n_0,
      I4 => readPointer_reg(6),
      I5 => line_reg_r1_256_319_7_7_n_0,
      O => \data_out[7]_i_202_n_0\
    );
\data_out[7]_i_203\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_192_255_3_5_n_1,
      I1 => line_reg_r1_128_191_3_5_n_1,
      I2 => readPointer_reg(7),
      I3 => line_reg_r1_64_127_3_5_n_1,
      I4 => readPointer_reg(6),
      I5 => line_reg_r1_0_63_3_5_n_1,
      O => \data_out[7]_i_203_n_0\
    );
\data_out[7]_i_204\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_448_511_3_5_n_1,
      I1 => line_reg_r1_384_447_3_5_n_1,
      I2 => readPointer_reg(7),
      I3 => line_reg_r1_320_383_3_5_n_1,
      I4 => readPointer_reg(6),
      I5 => line_reg_r1_256_319_3_5_n_1,
      O => \data_out[7]_i_204_n_0\
    );
\data_out[7]_i_205\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_192_255_3_5_n_2,
      I1 => line_reg_r1_128_191_3_5_n_2,
      I2 => readPointer_reg(7),
      I3 => line_reg_r1_64_127_3_5_n_2,
      I4 => readPointer_reg(6),
      I5 => line_reg_r1_0_63_3_5_n_2,
      O => \data_out[7]_i_205_n_0\
    );
\data_out[7]_i_206\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_448_511_3_5_n_2,
      I1 => line_reg_r1_384_447_3_5_n_2,
      I2 => readPointer_reg(7),
      I3 => line_reg_r1_320_383_3_5_n_2,
      I4 => readPointer_reg(6),
      I5 => line_reg_r1_256_319_3_5_n_2,
      O => \data_out[7]_i_206_n_0\
    );
\data_out[7]_i_207\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_192_255_0_2_n_2,
      I1 => line_reg_r1_128_191_0_2_n_2,
      I2 => readPointer_reg(7),
      I3 => line_reg_r1_64_127_0_2_n_2,
      I4 => readPointer_reg(6),
      I5 => line_reg_r1_0_63_0_2_n_2,
      O => \data_out[7]_i_207_n_0\
    );
\data_out[7]_i_208\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_448_511_0_2_n_2,
      I1 => line_reg_r1_384_447_0_2_n_2,
      I2 => readPointer_reg(7),
      I3 => line_reg_r1_320_383_0_2_n_2,
      I4 => readPointer_reg(6),
      I5 => line_reg_r1_256_319_0_2_n_2,
      O => \data_out[7]_i_208_n_0\
    );
\data_out[7]_i_209\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_192_255_3_5_n_0,
      I1 => line_reg_r1_128_191_3_5_n_0,
      I2 => readPointer_reg(7),
      I3 => line_reg_r1_64_127_3_5_n_0,
      I4 => readPointer_reg(6),
      I5 => line_reg_r1_0_63_3_5_n_0,
      O => \data_out[7]_i_209_n_0\
    );
\data_out[7]_i_210\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_448_511_3_5_n_0,
      I1 => line_reg_r1_384_447_3_5_n_0,
      I2 => readPointer_reg(7),
      I3 => line_reg_r1_320_383_3_5_n_0,
      I4 => readPointer_reg(6),
      I5 => line_reg_r1_256_319_3_5_n_0,
      O => \data_out[7]_i_210_n_0\
    );
\data_out[7]_i_211\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_192_255_0_2_n_0,
      I1 => line_reg_r1_128_191_0_2_n_0,
      I2 => readPointer_reg(7),
      I3 => line_reg_r1_64_127_0_2_n_0,
      I4 => readPointer_reg(6),
      I5 => line_reg_r1_0_63_0_2_n_0,
      O => \data_out[7]_i_211_n_0\
    );
\data_out[7]_i_212\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_448_511_0_2_n_0,
      I1 => line_reg_r1_384_447_0_2_n_0,
      I2 => readPointer_reg(7),
      I3 => line_reg_r1_320_383_0_2_n_0,
      I4 => readPointer_reg(6),
      I5 => line_reg_r1_256_319_0_2_n_0,
      O => \data_out[7]_i_212_n_0\
    );
\data_out[7]_i_213\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_192_255_0_2_n_1,
      I1 => line_reg_r1_128_191_0_2_n_1,
      I2 => readPointer_reg(7),
      I3 => line_reg_r1_64_127_0_2_n_1,
      I4 => readPointer_reg(6),
      I5 => line_reg_r1_0_63_0_2_n_1,
      O => \data_out[7]_i_213_n_0\
    );
\data_out[7]_i_214\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_448_511_0_2_n_1,
      I1 => line_reg_r1_384_447_0_2_n_1,
      I2 => readPointer_reg(7),
      I3 => line_reg_r1_320_383_0_2_n_1,
      I4 => readPointer_reg(6),
      I5 => line_reg_r1_256_319_0_2_n_1,
      O => \data_out[7]_i_214_n_0\
    );
\data_out[7]_i_215\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => readPointer_reg(8),
      I1 => readPointer_reg(6),
      I2 => \readPointer[6]_i_2__0_n_0\,
      I3 => readPointer_reg(5),
      I4 => readPointer_reg(7),
      O => \data_out[7]_i_215_n_0\
    );
\data_out[7]_i_216\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_192_255_6_6_n_0,
      I1 => line_reg_r3_128_191_6_6_n_0,
      I2 => \data_out[7]_i_232_n_0\,
      I3 => line_reg_r3_64_127_6_6_n_0,
      I4 => \data_out[7]_i_233_n_0\,
      I5 => line_reg_r3_0_63_6_6_n_0,
      O => \data_out[7]_i_216_n_0\
    );
\data_out[7]_i_217\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_448_511_6_6_n_0,
      I1 => line_reg_r3_384_447_6_6_n_0,
      I2 => \data_out[7]_i_232_n_0\,
      I3 => line_reg_r3_320_383_6_6_n_0,
      I4 => \data_out[7]_i_233_n_0\,
      I5 => line_reg_r3_256_319_6_6_n_0,
      O => \data_out[7]_i_217_n_0\
    );
\data_out[7]_i_218\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_192_255_7_7_n_0,
      I1 => line_reg_r3_128_191_7_7_n_0,
      I2 => \data_out[7]_i_232_n_0\,
      I3 => line_reg_r3_64_127_7_7_n_0,
      I4 => \data_out[7]_i_233_n_0\,
      I5 => line_reg_r3_0_63_7_7_n_0,
      O => \data_out[7]_i_218_n_0\
    );
\data_out[7]_i_219\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_448_511_7_7_n_0,
      I1 => line_reg_r3_384_447_7_7_n_0,
      I2 => \data_out[7]_i_232_n_0\,
      I3 => line_reg_r3_320_383_7_7_n_0,
      I4 => \data_out[7]_i_233_n_0\,
      I5 => line_reg_r3_256_319_7_7_n_0,
      O => \data_out[7]_i_219_n_0\
    );
\data_out[7]_i_220\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_192_255_3_5_n_1,
      I1 => line_reg_r3_128_191_3_5_n_1,
      I2 => \data_out[7]_i_232_n_0\,
      I3 => line_reg_r3_64_127_3_5_n_1,
      I4 => \data_out[7]_i_233_n_0\,
      I5 => line_reg_r3_0_63_3_5_n_1,
      O => \data_out[7]_i_220_n_0\
    );
\data_out[7]_i_221\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_448_511_3_5_n_1,
      I1 => line_reg_r3_384_447_3_5_n_1,
      I2 => \data_out[7]_i_232_n_0\,
      I3 => line_reg_r3_320_383_3_5_n_1,
      I4 => \data_out[7]_i_233_n_0\,
      I5 => line_reg_r3_256_319_3_5_n_1,
      O => \data_out[7]_i_221_n_0\
    );
\data_out[7]_i_222\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_192_255_3_5_n_2,
      I1 => line_reg_r3_128_191_3_5_n_2,
      I2 => \data_out[7]_i_232_n_0\,
      I3 => line_reg_r3_64_127_3_5_n_2,
      I4 => \data_out[7]_i_233_n_0\,
      I5 => line_reg_r3_0_63_3_5_n_2,
      O => \data_out[7]_i_222_n_0\
    );
\data_out[7]_i_223\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_448_511_3_5_n_2,
      I1 => line_reg_r3_384_447_3_5_n_2,
      I2 => \data_out[7]_i_232_n_0\,
      I3 => line_reg_r3_320_383_3_5_n_2,
      I4 => \data_out[7]_i_233_n_0\,
      I5 => line_reg_r3_256_319_3_5_n_2,
      O => \data_out[7]_i_223_n_0\
    );
\data_out[7]_i_224\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_192_255_0_2_n_2,
      I1 => line_reg_r3_128_191_0_2_n_2,
      I2 => \data_out[7]_i_232_n_0\,
      I3 => line_reg_r3_64_127_0_2_n_2,
      I4 => \data_out[7]_i_233_n_0\,
      I5 => line_reg_r3_0_63_0_2_n_2,
      O => \data_out[7]_i_224_n_0\
    );
\data_out[7]_i_225\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_448_511_0_2_n_2,
      I1 => line_reg_r3_384_447_0_2_n_2,
      I2 => \data_out[7]_i_232_n_0\,
      I3 => line_reg_r3_320_383_0_2_n_2,
      I4 => \data_out[7]_i_233_n_0\,
      I5 => line_reg_r3_256_319_0_2_n_2,
      O => \data_out[7]_i_225_n_0\
    );
\data_out[7]_i_226\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_192_255_3_5_n_0,
      I1 => line_reg_r3_128_191_3_5_n_0,
      I2 => \data_out[7]_i_232_n_0\,
      I3 => line_reg_r3_64_127_3_5_n_0,
      I4 => \data_out[7]_i_233_n_0\,
      I5 => line_reg_r3_0_63_3_5_n_0,
      O => \data_out[7]_i_226_n_0\
    );
\data_out[7]_i_227\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_448_511_3_5_n_0,
      I1 => line_reg_r3_384_447_3_5_n_0,
      I2 => \data_out[7]_i_232_n_0\,
      I3 => line_reg_r3_320_383_3_5_n_0,
      I4 => \data_out[7]_i_233_n_0\,
      I5 => line_reg_r3_256_319_3_5_n_0,
      O => \data_out[7]_i_227_n_0\
    );
\data_out[7]_i_228\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_192_255_0_2_n_0,
      I1 => line_reg_r3_128_191_0_2_n_0,
      I2 => \data_out[7]_i_232_n_0\,
      I3 => line_reg_r3_64_127_0_2_n_0,
      I4 => \data_out[7]_i_233_n_0\,
      I5 => line_reg_r3_0_63_0_2_n_0,
      O => \data_out[7]_i_228_n_0\
    );
\data_out[7]_i_229\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_448_511_0_2_n_0,
      I1 => line_reg_r3_384_447_0_2_n_0,
      I2 => \data_out[7]_i_232_n_0\,
      I3 => line_reg_r3_320_383_0_2_n_0,
      I4 => \data_out[7]_i_233_n_0\,
      I5 => line_reg_r3_256_319_0_2_n_0,
      O => \data_out[7]_i_229_n_0\
    );
\data_out[7]_i_230\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_192_255_0_2_n_1,
      I1 => line_reg_r3_128_191_0_2_n_1,
      I2 => \data_out[7]_i_232_n_0\,
      I3 => line_reg_r3_64_127_0_2_n_1,
      I4 => \data_out[7]_i_233_n_0\,
      I5 => line_reg_r3_0_63_0_2_n_1,
      O => \data_out[7]_i_230_n_0\
    );
\data_out[7]_i_231\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_448_511_0_2_n_1,
      I1 => line_reg_r3_384_447_0_2_n_1,
      I2 => \data_out[7]_i_232_n_0\,
      I3 => line_reg_r3_320_383_0_2_n_1,
      I4 => \data_out[7]_i_233_n_0\,
      I5 => line_reg_r3_256_319_0_2_n_1,
      O => \data_out[7]_i_231_n_0\
    );
\data_out[7]_i_232\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => readPointer_reg(7),
      I1 => readPointer_reg(6),
      I2 => \readPointer[6]_i_2__0_n_0\,
      I3 => readPointer_reg(5),
      O => \data_out[7]_i_232_n_0\
    );
\data_out[7]_i_233\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => readPointer_reg(6),
      I1 => readPointer_reg(3),
      I2 => readPointer_reg(1),
      I3 => readPointer_reg(2),
      I4 => readPointer_reg(4),
      I5 => readPointer_reg(5),
      O => \data_out[7]_i_233_n_0\
    );
\data_out[7]_i_55__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]\(3),
      I1 => \data_out_reg[7]_i_28_1\,
      I2 => \data_out_reg[7]_i_32_1\,
      I3 => \^currentrdlinebuffer_reg[1]\(4),
      O => \data_out[7]_i_55__0_n_0\
    );
\data_out[7]_i_56__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mag_to_nms(4),
      I1 => \data_out_reg[7]_i_30\,
      I2 => \data_out_reg[7]_i_30_0\,
      I3 => mag_to_nms(5),
      O => \data_out[7]_i_56__0_n_0\
    );
\data_out[7]_i_57__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]\(1),
      I1 => \data_out_reg[7]_i_28_0\,
      I2 => \data_out_reg[7]_i_32_0\,
      I3 => \^currentrdlinebuffer_reg[1]\(2),
      O => \data_out[7]_i_57__0_n_0\
    );
\data_out[7]_i_60__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_out_reg[7]_i_30\,
      I1 => mag_to_nms(4),
      I2 => \data_out_reg[7]_i_30_0\,
      I3 => mag_to_nms(5),
      O => \data_out[7]_i_60__0_n_0\
    );
\data_out[7]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \data_out_reg[7]_i_30_0\,
      I1 => \data_out_reg[7]_i_30\,
      I2 => mag_to_nms(20),
      I3 => mag_to_nms(21),
      O => DI(0)
    );
\data_out[7]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \data_out_reg[7]_i_30_0\,
      I1 => mag_to_nms(20),
      I2 => \data_out_reg[7]_i_30\,
      I3 => mag_to_nms(21),
      O => S(0)
    );
\data_out[7]_i_87\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \data_out_reg[7]_i_32_1\,
      I1 => \data_out[7]_i_155_n_0\,
      I2 => mag_to_nms(15),
      O => \data_out[7]_i_87_n_0\
    );
\data_out[7]_i_88\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \data_out_reg[7]_i_30_0\,
      I1 => \data_out[7]_i_157_n_0\,
      I2 => mag_to_nms(13),
      O => \data_out[7]_i_88_n_0\
    );
\data_out[7]_i_90\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \data_out_reg[7]_i_32_2\,
      I1 => \data_out[7]_i_161_n_0\,
      I2 => \^currentrdlinebuffer_reg[1]\(5),
      O => \data_out[7]_i_90_n_0\
    );
\data_out[7]_i_91\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \data_out_reg[7]_i_32_1\,
      I1 => \data_out[7]_i_163_n_0\,
      I2 => mag_to_nms(15),
      O => \data_out[7]_i_91_n_0\
    );
\data_out[7]_i_92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \data_out_reg[7]_i_30_0\,
      I1 => \data_out[7]_i_164_n_0\,
      I2 => mag_to_nms(13),
      O => \data_out[7]_i_92_n_0\
    );
\data_out[7]_i_93\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \data_out_reg[7]_i_32_0\,
      I1 => \data_out[7]_i_165_n_0\,
      I2 => \^currentrdlinebuffer_reg[1]\(6),
      O => \data_out[7]_i_93_n_0\
    );
\data_out_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[0]_i_3_n_0\,
      I1 => \data_out[0]_i_4_n_0\,
      O => \^readpointer_reg[8]_0\,
      S => \readPointer[8]_i_1__1_n_0\
    );
\data_out_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[1]_i_3_n_0\,
      I1 => \data_out[1]_i_4_n_0\,
      O => \^readpointer_reg[8]_11\,
      S => \readPointer[8]_i_1__1_n_0\
    );
\data_out_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[2]_i_3_n_0\,
      I1 => \data_out[2]_i_4_n_0\,
      O => \^readpointer_reg[8]_1\,
      S => \readPointer[8]_i_1__1_n_0\
    );
\data_out_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[3]_i_3_n_0\,
      I1 => \data_out[3]_i_4_n_0\,
      O => \^readpointer_reg[8]_12\,
      S => \readPointer[8]_i_1__1_n_0\
    );
\data_out_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[4]_i_3_n_0\,
      I1 => \data_out[4]_i_4_n_0\,
      O => \^readpointer_reg[8]_2\,
      S => \readPointer[8]_i_1__1_n_0\
    );
\data_out_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[5]_i_3_n_0\,
      I1 => \data_out[5]_i_4_n_0\,
      O => \^readpointer_reg[8]_13\,
      S => \readPointer[8]_i_1__1_n_0\
    );
\data_out_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[6]_i_3_n_0\,
      I1 => \data_out[6]_i_4_n_0\,
      O => \^readpointer_reg[8]_3\,
      S => \readPointer[8]_i_1__1_n_0\
    );
\data_out_reg[7]_i_183\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_199_n_0\,
      I1 => \data_out[7]_i_200_n_0\,
      O => \^readpointer_reg[8]_9\,
      S => readPointer_reg(8)
    );
\data_out_reg[7]_i_184\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_201_n_0\,
      I1 => \data_out[7]_i_202_n_0\,
      O => \^readpointer_reg[8]_10\,
      S => readPointer_reg(8)
    );
\data_out_reg[7]_i_185\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_203_n_0\,
      I1 => \data_out[7]_i_204_n_0\,
      O => \^readpointer_reg[8]_7\,
      S => readPointer_reg(8)
    );
\data_out_reg[7]_i_186\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_205_n_0\,
      I1 => \data_out[7]_i_206_n_0\,
      O => \^readpointer_reg[8]_8\,
      S => readPointer_reg(8)
    );
\data_out_reg[7]_i_187\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_207_n_0\,
      I1 => \data_out[7]_i_208_n_0\,
      O => \^readpointer_reg[8]_5\,
      S => readPointer_reg(8)
    );
\data_out_reg[7]_i_188\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_209_n_0\,
      I1 => \data_out[7]_i_210_n_0\,
      O => \^readpointer_reg[8]_6\,
      S => readPointer_reg(8)
    );
\data_out_reg[7]_i_189\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_211_n_0\,
      I1 => \data_out[7]_i_212_n_0\,
      O => \readPointer_reg[8]_22\,
      S => readPointer_reg(8)
    );
\data_out_reg[7]_i_190\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_213_n_0\,
      I1 => \data_out[7]_i_214_n_0\,
      O => \^readpointer_reg[8]_4\,
      S => readPointer_reg(8)
    );
\data_out_reg[7]_i_191\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_216_n_0\,
      I1 => \data_out[7]_i_217_n_0\,
      O => \^readpointer_reg[8]_20\,
      S => \data_out[7]_i_215_n_0\
    );
\data_out_reg[7]_i_192\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_218_n_0\,
      I1 => \data_out[7]_i_219_n_0\,
      O => \^readpointer_reg[8]_21\,
      S => \data_out[7]_i_215_n_0\
    );
\data_out_reg[7]_i_193\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_220_n_0\,
      I1 => \data_out[7]_i_221_n_0\,
      O => \^readpointer_reg[8]_18\,
      S => \data_out[7]_i_215_n_0\
    );
\data_out_reg[7]_i_194\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_222_n_0\,
      I1 => \data_out[7]_i_223_n_0\,
      O => \^readpointer_reg[8]_19\,
      S => \data_out[7]_i_215_n_0\
    );
\data_out_reg[7]_i_195\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_224_n_0\,
      I1 => \data_out[7]_i_225_n_0\,
      O => \^readpointer_reg[8]_16\,
      S => \data_out[7]_i_215_n_0\
    );
\data_out_reg[7]_i_196\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_226_n_0\,
      I1 => \data_out[7]_i_227_n_0\,
      O => \^readpointer_reg[8]_17\,
      S => \data_out[7]_i_215_n_0\
    );
\data_out_reg[7]_i_197\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_228_n_0\,
      I1 => \data_out[7]_i_229_n_0\,
      O => \readPointer_reg[8]_23\,
      S => \data_out[7]_i_215_n_0\
    );
\data_out_reg[7]_i_198\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_230_n_0\,
      I1 => \data_out[7]_i_231_n_0\,
      O => \^readpointer_reg[8]_15\,
      S => \data_out[7]_i_215_n_0\
    );
\data_out_reg[7]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_out[7]_i_62__0\(0),
      CO(2) => \data_out_reg[7]_i_28_n_1\,
      CO(1) => \data_out_reg[7]_i_28_n_2\,
      CO(0) => \data_out_reg[7]_i_28_n_3\,
      CYINIT => '0',
      DI(3) => \data_out[7]_i_55__0_n_0\,
      DI(2) => \data_out[7]_i_56__0_n_0\,
      DI(1) => \data_out[7]_i_57__0_n_0\,
      DI(0) => \data_out[7]_i_15\(0),
      O(3 downto 0) => \NLW_data_out_reg[7]_i_28_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_out[7]_i_15_0\(2),
      S(2) => \data_out[7]_i_60__0_n_0\,
      S(1 downto 0) => \data_out[7]_i_15_0\(1 downto 0)
    );
\data_out_reg[7]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => CO(0),
      CO(2) => \data_out_reg[7]_i_32_n_1\,
      CO(1) => \data_out_reg[7]_i_32_n_2\,
      CO(0) => \data_out_reg[7]_i_32_n_3\,
      CYINIT => '0',
      DI(3) => \data_out[7]_i_87_n_0\,
      DI(2) => \data_out[7]_i_88_n_0\,
      DI(1) => \data_out[7]_i_16\(0),
      DI(0) => \data_out[7]_i_90_n_0\,
      O(3 downto 0) => \NLW_data_out_reg[7]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_out[7]_i_91_n_0\,
      S(2) => \data_out[7]_i_92_n_0\,
      S(1) => \data_out[7]_i_93_n_0\,
      S(0) => \data_out[7]_i_16_0\(0)
    );
\data_out_reg[7]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_17_n_0\,
      I1 => \data_out[7]_i_18_n_0\,
      O => \^readpointer_reg[8]_14\,
      S => \readPointer[8]_i_1__1_n_0\
    );
line_reg_r1_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r1_0_63_0_2_n_0,
      DOB => line_reg_r1_0_63_0_2_n_1,
      DOC => line_reg_r1_0_63_0_2_n_2,
      DOD => NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__1_n_0\
    );
\line_reg_r1_0_63_0_2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => data_from_sobel_valid,
      I1 => axi_reset_n,
      I2 => \writePointer_reg_n_0_[8]\,
      I3 => \writePointer_reg_n_0_[6]\,
      I4 => \writePointer_reg_n_0_[7]\,
      O => \line_reg_r1_0_63_0_2_i_1__1_n_0\
    );
line_reg_r1_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r1_0_63_3_5_n_0,
      DOB => line_reg_r1_0_63_3_5_n_1,
      DOC => line_reg_r1_0_63_3_5_n_2,
      DOD => NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__1_n_0\
    );
line_reg_r1_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r1_0_63_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__1_n_0\
    );
line_reg_r1_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r1_0_63_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__1_n_0\
    );
line_reg_r1_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r1_128_191_0_2_n_0,
      DOB => line_reg_r1_128_191_0_2_n_1,
      DOC => line_reg_r1_128_191_0_2_n_2,
      DOD => NLW_line_reg_r1_128_191_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__1_n_0\
    );
\line_reg_r1_128_191_0_2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \writePointer_reg_n_0_[6]\,
      I1 => \writePointer_reg_n_0_[8]\,
      I2 => \writePointer_reg_n_0_[7]\,
      I3 => data_from_sobel_valid,
      I4 => axi_reset_n,
      O => \line_reg_r1_128_191_0_2_i_1__1_n_0\
    );
line_reg_r1_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r1_128_191_3_5_n_0,
      DOB => line_reg_r1_128_191_3_5_n_1,
      DOC => line_reg_r1_128_191_3_5_n_2,
      DOD => NLW_line_reg_r1_128_191_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__1_n_0\
    );
line_reg_r1_128_191_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r1_128_191_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_128_191_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__1_n_0\
    );
line_reg_r1_128_191_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r1_128_191_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_128_191_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__1_n_0\
    );
line_reg_r1_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r1_192_255_0_2_n_0,
      DOB => line_reg_r1_192_255_0_2_n_1,
      DOC => line_reg_r1_192_255_0_2_n_2,
      DOD => NLW_line_reg_r1_192_255_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__1_n_0\
    );
\line_reg_r1_192_255_0_2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => data_from_sobel_valid,
      I1 => axi_reset_n,
      I2 => \writePointer_reg_n_0_[8]\,
      I3 => \writePointer_reg_n_0_[6]\,
      I4 => \writePointer_reg_n_0_[7]\,
      O => \line_reg_r1_192_255_0_2_i_1__1_n_0\
    );
line_reg_r1_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r1_192_255_3_5_n_0,
      DOB => line_reg_r1_192_255_3_5_n_1,
      DOC => line_reg_r1_192_255_3_5_n_2,
      DOD => NLW_line_reg_r1_192_255_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__1_n_0\
    );
line_reg_r1_192_255_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r1_192_255_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_192_255_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__1_n_0\
    );
line_reg_r1_192_255_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r1_192_255_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_192_255_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__1_n_0\
    );
line_reg_r1_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r1_256_319_0_2_n_0,
      DOB => line_reg_r1_256_319_0_2_n_1,
      DOC => line_reg_r1_256_319_0_2_n_2,
      DOD => NLW_line_reg_r1_256_319_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__1_n_0\
    );
\line_reg_r1_256_319_0_2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \writePointer_reg_n_0_[6]\,
      I1 => \writePointer_reg_n_0_[7]\,
      I2 => \writePointer_reg_n_0_[8]\,
      I3 => data_from_sobel_valid,
      I4 => axi_reset_n,
      O => \line_reg_r1_256_319_0_2_i_1__1_n_0\
    );
line_reg_r1_256_319_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r1_256_319_3_5_n_0,
      DOB => line_reg_r1_256_319_3_5_n_1,
      DOC => line_reg_r1_256_319_3_5_n_2,
      DOD => NLW_line_reg_r1_256_319_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__1_n_0\
    );
line_reg_r1_256_319_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r1_256_319_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_256_319_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__1_n_0\
    );
line_reg_r1_256_319_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r1_256_319_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_256_319_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__1_n_0\
    );
line_reg_r1_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r1_320_383_0_2_n_0,
      DOB => line_reg_r1_320_383_0_2_n_1,
      DOC => line_reg_r1_320_383_0_2_n_2,
      DOD => NLW_line_reg_r1_320_383_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__1_n_0\
    );
\line_reg_r1_320_383_0_2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => data_from_sobel_valid,
      I1 => axi_reset_n,
      I2 => \writePointer_reg_n_0_[7]\,
      I3 => \writePointer_reg_n_0_[6]\,
      I4 => \writePointer_reg_n_0_[8]\,
      O => \line_reg_r1_320_383_0_2_i_1__1_n_0\
    );
line_reg_r1_320_383_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r1_320_383_3_5_n_0,
      DOB => line_reg_r1_320_383_3_5_n_1,
      DOC => line_reg_r1_320_383_3_5_n_2,
      DOD => NLW_line_reg_r1_320_383_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__1_n_0\
    );
line_reg_r1_320_383_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r1_320_383_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_320_383_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__1_n_0\
    );
line_reg_r1_320_383_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r1_320_383_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_320_383_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__1_n_0\
    );
line_reg_r1_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r1_384_447_0_2_n_0,
      DOB => line_reg_r1_384_447_0_2_n_1,
      DOC => line_reg_r1_384_447_0_2_n_2,
      DOD => NLW_line_reg_r1_384_447_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__1_n_0\
    );
\line_reg_r1_384_447_0_2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => data_from_sobel_valid,
      I1 => axi_reset_n,
      I2 => \writePointer_reg_n_0_[6]\,
      I3 => \writePointer_reg_n_0_[7]\,
      I4 => \writePointer_reg_n_0_[8]\,
      O => \line_reg_r1_384_447_0_2_i_1__1_n_0\
    );
line_reg_r1_384_447_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r1_384_447_3_5_n_0,
      DOB => line_reg_r1_384_447_3_5_n_1,
      DOC => line_reg_r1_384_447_3_5_n_2,
      DOD => NLW_line_reg_r1_384_447_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__1_n_0\
    );
line_reg_r1_384_447_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r1_384_447_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_384_447_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__1_n_0\
    );
line_reg_r1_384_447_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r1_384_447_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_384_447_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__1_n_0\
    );
line_reg_r1_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r1_448_511_0_2_n_0,
      DOB => line_reg_r1_448_511_0_2_n_1,
      DOC => line_reg_r1_448_511_0_2_n_2,
      DOD => NLW_line_reg_r1_448_511_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__1_n_0\
    );
\line_reg_r1_448_511_0_2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \writePointer_reg_n_0_[8]\,
      I1 => data_from_sobel_valid,
      I2 => axi_reset_n,
      I3 => \writePointer_reg_n_0_[6]\,
      I4 => \writePointer_reg_n_0_[7]\,
      O => \line_reg_r1_448_511_0_2_i_1__1_n_0\
    );
line_reg_r1_448_511_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r1_448_511_3_5_n_0,
      DOB => line_reg_r1_448_511_3_5_n_1,
      DOC => line_reg_r1_448_511_3_5_n_2,
      DOD => NLW_line_reg_r1_448_511_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__1_n_0\
    );
line_reg_r1_448_511_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r1_448_511_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_448_511_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__1_n_0\
    );
line_reg_r1_448_511_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r1_448_511_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_448_511_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__1_n_0\
    );
line_reg_r1_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r1_64_127_0_2_n_0,
      DOB => line_reg_r1_64_127_0_2_n_1,
      DOC => line_reg_r1_64_127_0_2_n_2,
      DOD => NLW_line_reg_r1_64_127_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__1_n_0\
    );
\line_reg_r1_64_127_0_2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \writePointer_reg_n_0_[7]\,
      I1 => \writePointer_reg_n_0_[8]\,
      I2 => \writePointer_reg_n_0_[6]\,
      I3 => data_from_sobel_valid,
      I4 => axi_reset_n,
      O => \line_reg_r1_64_127_0_2_i_1__1_n_0\
    );
line_reg_r1_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r1_64_127_3_5_n_0,
      DOB => line_reg_r1_64_127_3_5_n_1,
      DOC => line_reg_r1_64_127_3_5_n_2,
      DOD => NLW_line_reg_r1_64_127_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__1_n_0\
    );
line_reg_r1_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r1_64_127_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_64_127_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__1_n_0\
    );
line_reg_r1_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r1_64_127_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_64_127_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__1_n_0\
    );
line_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r2_0_63_0_2_n_0,
      DOB => line_reg_r2_0_63_0_2_n_1,
      DOC => line_reg_r2_0_63_0_2_n_2,
      DOD => NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__1_n_0\
    );
\line_reg_r2_0_63_0_2_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => readPointer_reg(5),
      I1 => readPointer_reg(3),
      I2 => readPointer_reg(1),
      I3 => readPointer_reg(2),
      I4 => readPointer_reg(4),
      I5 => \readPointer_reg__0\(0),
      O => \line_reg_r2_0_63_0_2_i_1__7_n_0\
    );
\line_reg_r2_0_63_0_2_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => readPointer_reg(4),
      I1 => readPointer_reg(2),
      I2 => readPointer_reg(1),
      I3 => readPointer_reg(3),
      I4 => \readPointer_reg__0\(0),
      O => \line_reg_r2_0_63_0_2_i_2__7_n_0\
    );
\line_reg_r2_0_63_0_2_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => readPointer_reg(3),
      I1 => readPointer_reg(1),
      I2 => readPointer_reg(2),
      I3 => \readPointer_reg__0\(0),
      O => \line_reg_r2_0_63_0_2_i_3__7_n_0\
    );
\line_reg_r2_0_63_0_2_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => readPointer_reg(2),
      I1 => readPointer_reg(1),
      I2 => \readPointer_reg__0\(0),
      O => \line_reg_r2_0_63_0_2_i_4__7_n_0\
    );
\line_reg_r2_0_63_0_2_i_5__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \readPointer_reg__0\(0),
      I1 => readPointer_reg(1),
      O => \line_reg_r2_0_63_0_2_i_5__7_n_0\
    );
\line_reg_r2_0_63_0_2_i_6__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \readPointer_reg__0\(0),
      O => \line_reg_r2_0_63_0_2_i_6__7_n_0\
    );
line_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r2_0_63_3_5_n_0,
      DOB => line_reg_r2_0_63_3_5_n_1,
      DOC => line_reg_r2_0_63_3_5_n_2,
      DOD => NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__1_n_0\
    );
line_reg_r2_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r2_0_63_6_6_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      SPO => NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__1_n_0\
    );
line_reg_r2_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r2_0_63_7_7_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      SPO => NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__1_n_0\
    );
line_reg_r2_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r2_128_191_0_2_n_0,
      DOB => line_reg_r2_128_191_0_2_n_1,
      DOC => line_reg_r2_128_191_0_2_n_2,
      DOD => NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__1_n_0\
    );
line_reg_r2_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r2_128_191_3_5_n_0,
      DOB => line_reg_r2_128_191_3_5_n_1,
      DOC => line_reg_r2_128_191_3_5_n_2,
      DOD => NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__1_n_0\
    );
line_reg_r2_128_191_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r2_128_191_6_6_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      SPO => NLW_line_reg_r2_128_191_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__1_n_0\
    );
line_reg_r2_128_191_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r2_128_191_7_7_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      SPO => NLW_line_reg_r2_128_191_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__1_n_0\
    );
line_reg_r2_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r2_192_255_0_2_n_0,
      DOB => line_reg_r2_192_255_0_2_n_1,
      DOC => line_reg_r2_192_255_0_2_n_2,
      DOD => NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__1_n_0\
    );
line_reg_r2_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r2_192_255_3_5_n_0,
      DOB => line_reg_r2_192_255_3_5_n_1,
      DOC => line_reg_r2_192_255_3_5_n_2,
      DOD => NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__1_n_0\
    );
line_reg_r2_192_255_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r2_192_255_6_6_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      SPO => NLW_line_reg_r2_192_255_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__1_n_0\
    );
line_reg_r2_192_255_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r2_192_255_7_7_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      SPO => NLW_line_reg_r2_192_255_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__1_n_0\
    );
line_reg_r2_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r2_256_319_0_2_n_0,
      DOB => line_reg_r2_256_319_0_2_n_1,
      DOC => line_reg_r2_256_319_0_2_n_2,
      DOD => NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__1_n_0\
    );
line_reg_r2_256_319_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r2_256_319_3_5_n_0,
      DOB => line_reg_r2_256_319_3_5_n_1,
      DOC => line_reg_r2_256_319_3_5_n_2,
      DOD => NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__1_n_0\
    );
line_reg_r2_256_319_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r2_256_319_6_6_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      SPO => NLW_line_reg_r2_256_319_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__1_n_0\
    );
line_reg_r2_256_319_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r2_256_319_7_7_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      SPO => NLW_line_reg_r2_256_319_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__1_n_0\
    );
line_reg_r2_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r2_320_383_0_2_n_0,
      DOB => line_reg_r2_320_383_0_2_n_1,
      DOC => line_reg_r2_320_383_0_2_n_2,
      DOD => NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__1_n_0\
    );
line_reg_r2_320_383_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r2_320_383_3_5_n_0,
      DOB => line_reg_r2_320_383_3_5_n_1,
      DOC => line_reg_r2_320_383_3_5_n_2,
      DOD => NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__1_n_0\
    );
line_reg_r2_320_383_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r2_320_383_6_6_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      SPO => NLW_line_reg_r2_320_383_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__1_n_0\
    );
line_reg_r2_320_383_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r2_320_383_7_7_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      SPO => NLW_line_reg_r2_320_383_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__1_n_0\
    );
line_reg_r2_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r2_384_447_0_2_n_0,
      DOB => line_reg_r2_384_447_0_2_n_1,
      DOC => line_reg_r2_384_447_0_2_n_2,
      DOD => NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__1_n_0\
    );
line_reg_r2_384_447_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r2_384_447_3_5_n_0,
      DOB => line_reg_r2_384_447_3_5_n_1,
      DOC => line_reg_r2_384_447_3_5_n_2,
      DOD => NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__1_n_0\
    );
line_reg_r2_384_447_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r2_384_447_6_6_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      SPO => NLW_line_reg_r2_384_447_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__1_n_0\
    );
line_reg_r2_384_447_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r2_384_447_7_7_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      SPO => NLW_line_reg_r2_384_447_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__1_n_0\
    );
line_reg_r2_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r2_448_511_0_2_n_0,
      DOB => line_reg_r2_448_511_0_2_n_1,
      DOC => line_reg_r2_448_511_0_2_n_2,
      DOD => NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__1_n_0\
    );
line_reg_r2_448_511_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r2_448_511_3_5_n_0,
      DOB => line_reg_r2_448_511_3_5_n_1,
      DOC => line_reg_r2_448_511_3_5_n_2,
      DOD => NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__1_n_0\
    );
line_reg_r2_448_511_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r2_448_511_6_6_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      SPO => NLW_line_reg_r2_448_511_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__1_n_0\
    );
line_reg_r2_448_511_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r2_448_511_7_7_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      SPO => NLW_line_reg_r2_448_511_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__1_n_0\
    );
line_reg_r2_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r2_64_127_0_2_n_0,
      DOB => line_reg_r2_64_127_0_2_n_1,
      DOC => line_reg_r2_64_127_0_2_n_2,
      DOD => NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__1_n_0\
    );
line_reg_r2_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r2_64_127_3_5_n_0,
      DOB => line_reg_r2_64_127_3_5_n_1,
      DOC => line_reg_r2_64_127_3_5_n_2,
      DOD => NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__1_n_0\
    );
line_reg_r2_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r2_64_127_6_6_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      SPO => NLW_line_reg_r2_64_127_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__1_n_0\
    );
line_reg_r2_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r2_64_127_7_7_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      SPO => NLW_line_reg_r2_64_127_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__1_n_0\
    );
line_reg_r3_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r3_0_63_0_2_n_0,
      DOB => line_reg_r3_0_63_0_2_n_1,
      DOC => line_reg_r3_0_63_0_2_n_2,
      DOD => NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__1_n_0\
    );
\line_reg_r3_0_63_0_2_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => readPointer_reg(5),
      I1 => readPointer_reg(4),
      I2 => readPointer_reg(2),
      I3 => readPointer_reg(1),
      I4 => readPointer_reg(3),
      O => \line_reg_r3_0_63_0_2_i_1__13_n_0\
    );
\line_reg_r3_0_63_0_2_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => readPointer_reg(4),
      I1 => readPointer_reg(2),
      I2 => readPointer_reg(1),
      I3 => readPointer_reg(3),
      O => \line_reg_r3_0_63_0_2_i_2__7_n_0\
    );
\line_reg_r3_0_63_0_2_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => readPointer_reg(3),
      I1 => readPointer_reg(1),
      I2 => readPointer_reg(2),
      O => \line_reg_r3_0_63_0_2_i_3__7_n_0\
    );
\line_reg_r3_0_63_0_2_i_4__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => readPointer_reg(1),
      I1 => readPointer_reg(2),
      O => \line_reg_r3_0_63_0_2_i_4__8_n_0\
    );
\line_reg_r3_0_63_0_2_i_5__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => readPointer_reg(1),
      O => \line_reg_r3_0_63_0_2_i_5__8_n_0\
    );
line_reg_r3_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r3_0_63_3_5_n_0,
      DOB => line_reg_r3_0_63_3_5_n_1,
      DOC => line_reg_r3_0_63_3_5_n_2,
      DOD => NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__1_n_0\
    );
line_reg_r3_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r3_0_63_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      SPO => NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__1_n_0\
    );
line_reg_r3_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r3_0_63_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      SPO => NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__1_n_0\
    );
line_reg_r3_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r3_128_191_0_2_n_0,
      DOB => line_reg_r3_128_191_0_2_n_1,
      DOC => line_reg_r3_128_191_0_2_n_2,
      DOD => NLW_line_reg_r3_128_191_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__1_n_0\
    );
line_reg_r3_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r3_128_191_3_5_n_0,
      DOB => line_reg_r3_128_191_3_5_n_1,
      DOC => line_reg_r3_128_191_3_5_n_2,
      DOD => NLW_line_reg_r3_128_191_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__1_n_0\
    );
line_reg_r3_128_191_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r3_128_191_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      SPO => NLW_line_reg_r3_128_191_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__1_n_0\
    );
line_reg_r3_128_191_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r3_128_191_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      SPO => NLW_line_reg_r3_128_191_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__1_n_0\
    );
line_reg_r3_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r3_192_255_0_2_n_0,
      DOB => line_reg_r3_192_255_0_2_n_1,
      DOC => line_reg_r3_192_255_0_2_n_2,
      DOD => NLW_line_reg_r3_192_255_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__1_n_0\
    );
line_reg_r3_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r3_192_255_3_5_n_0,
      DOB => line_reg_r3_192_255_3_5_n_1,
      DOC => line_reg_r3_192_255_3_5_n_2,
      DOD => NLW_line_reg_r3_192_255_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__1_n_0\
    );
line_reg_r3_192_255_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r3_192_255_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      SPO => NLW_line_reg_r3_192_255_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__1_n_0\
    );
line_reg_r3_192_255_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r3_192_255_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      SPO => NLW_line_reg_r3_192_255_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__1_n_0\
    );
line_reg_r3_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r3_256_319_0_2_n_0,
      DOB => line_reg_r3_256_319_0_2_n_1,
      DOC => line_reg_r3_256_319_0_2_n_2,
      DOD => NLW_line_reg_r3_256_319_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__1_n_0\
    );
line_reg_r3_256_319_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r3_256_319_3_5_n_0,
      DOB => line_reg_r3_256_319_3_5_n_1,
      DOC => line_reg_r3_256_319_3_5_n_2,
      DOD => NLW_line_reg_r3_256_319_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__1_n_0\
    );
line_reg_r3_256_319_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r3_256_319_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      SPO => NLW_line_reg_r3_256_319_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__1_n_0\
    );
line_reg_r3_256_319_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r3_256_319_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      SPO => NLW_line_reg_r3_256_319_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__1_n_0\
    );
line_reg_r3_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r3_320_383_0_2_n_0,
      DOB => line_reg_r3_320_383_0_2_n_1,
      DOC => line_reg_r3_320_383_0_2_n_2,
      DOD => NLW_line_reg_r3_320_383_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__1_n_0\
    );
line_reg_r3_320_383_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r3_320_383_3_5_n_0,
      DOB => line_reg_r3_320_383_3_5_n_1,
      DOC => line_reg_r3_320_383_3_5_n_2,
      DOD => NLW_line_reg_r3_320_383_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__1_n_0\
    );
line_reg_r3_320_383_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r3_320_383_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      SPO => NLW_line_reg_r3_320_383_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__1_n_0\
    );
line_reg_r3_320_383_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r3_320_383_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      SPO => NLW_line_reg_r3_320_383_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__1_n_0\
    );
line_reg_r3_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r3_384_447_0_2_n_0,
      DOB => line_reg_r3_384_447_0_2_n_1,
      DOC => line_reg_r3_384_447_0_2_n_2,
      DOD => NLW_line_reg_r3_384_447_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__1_n_0\
    );
line_reg_r3_384_447_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r3_384_447_3_5_n_0,
      DOB => line_reg_r3_384_447_3_5_n_1,
      DOC => line_reg_r3_384_447_3_5_n_2,
      DOD => NLW_line_reg_r3_384_447_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__1_n_0\
    );
line_reg_r3_384_447_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r3_384_447_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      SPO => NLW_line_reg_r3_384_447_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__1_n_0\
    );
line_reg_r3_384_447_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r3_384_447_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      SPO => NLW_line_reg_r3_384_447_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__1_n_0\
    );
line_reg_r3_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r3_448_511_0_2_n_0,
      DOB => line_reg_r3_448_511_0_2_n_1,
      DOC => line_reg_r3_448_511_0_2_n_2,
      DOD => NLW_line_reg_r3_448_511_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__1_n_0\
    );
line_reg_r3_448_511_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r3_448_511_3_5_n_0,
      DOB => line_reg_r3_448_511_3_5_n_1,
      DOC => line_reg_r3_448_511_3_5_n_2,
      DOD => NLW_line_reg_r3_448_511_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__1_n_0\
    );
line_reg_r3_448_511_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r3_448_511_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      SPO => NLW_line_reg_r3_448_511_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__1_n_0\
    );
line_reg_r3_448_511_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r3_448_511_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      SPO => NLW_line_reg_r3_448_511_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__1_n_0\
    );
line_reg_r3_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r3_64_127_0_2_n_0,
      DOB => line_reg_r3_64_127_0_2_n_1,
      DOC => line_reg_r3_64_127_0_2_n_2,
      DOD => NLW_line_reg_r3_64_127_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__1_n_0\
    );
line_reg_r3_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r3_64_127_3_5_n_0,
      DOB => line_reg_r3_64_127_3_5_n_1,
      DOC => line_reg_r3_64_127_3_5_n_2,
      DOD => NLW_line_reg_r3_64_127_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__1_n_0\
    );
line_reg_r3_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r3_64_127_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      SPO => NLW_line_reg_r3_64_127_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__1_n_0\
    );
line_reg_r3_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r3_64_127_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__8_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__8_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__7_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__7_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__13_n_0\,
      SPO => NLW_line_reg_r3_64_127_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__1_n_0\
    );
\readPointer[5]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => E(0),
      I1 => currentRdLineBuffer(0),
      I2 => currentRdLineBuffer(1),
      O => lineBuffRdData(0)
    );
\readPointer[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => readPointer_reg(6),
      I1 => \readPointer_reg__0\(0),
      I2 => \readPointer[6]_i_2__0_n_0\,
      I3 => readPointer_reg(5),
      O => \readPointer[6]_i_1__1_n_0\
    );
\readPointer[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => readPointer_reg(3),
      I1 => readPointer_reg(1),
      I2 => readPointer_reg(2),
      I3 => readPointer_reg(4),
      O => \readPointer[6]_i_2__0_n_0\
    );
\readPointer[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => readPointer_reg(7),
      I1 => readPointer_reg(6),
      I2 => \readPointer[6]_i_2__0_n_0\,
      I3 => readPointer_reg(5),
      I4 => \readPointer_reg__0\(0),
      O => \readPointer[7]_i_1__1_n_0\
    );
\readPointer[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => readPointer_reg(8),
      I1 => \readPointer_reg__0\(0),
      I2 => readPointer_reg(5),
      I3 => \readPointer[6]_i_2__0_n_0\,
      I4 => readPointer_reg(6),
      I5 => readPointer_reg(7),
      O => \readPointer[8]_i_1__1_n_0\
    );
\readPointer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => \line_reg_r2_0_63_0_2_i_6__7_n_0\,
      Q => \readPointer_reg__0\(0),
      R => axi_reset_n
    );
\readPointer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => \line_reg_r2_0_63_0_2_i_5__7_n_0\,
      Q => readPointer_reg(1),
      R => axi_reset_n
    );
\readPointer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => \line_reg_r2_0_63_0_2_i_4__7_n_0\,
      Q => readPointer_reg(2),
      R => axi_reset_n
    );
\readPointer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => \line_reg_r2_0_63_0_2_i_3__7_n_0\,
      Q => readPointer_reg(3),
      R => axi_reset_n
    );
\readPointer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => \line_reg_r2_0_63_0_2_i_2__7_n_0\,
      Q => readPointer_reg(4),
      R => axi_reset_n
    );
\readPointer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => \line_reg_r2_0_63_0_2_i_1__7_n_0\,
      Q => readPointer_reg(5),
      R => axi_reset_n
    );
\readPointer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => \readPointer[6]_i_1__1_n_0\,
      Q => readPointer_reg(6),
      R => axi_reset_n
    );
\readPointer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => \readPointer[7]_i_1__1_n_0\,
      Q => readPointer_reg(7),
      R => axi_reset_n
    );
\readPointer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => \readPointer[8]_i_1__1_n_0\,
      Q => readPointer_reg(8),
      R => axi_reset_n
    );
\writePointer[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \writePointer_reg_n_0_[0]\,
      O => \p_0_in__4\(0)
    );
\writePointer[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \writePointer_reg_n_0_[0]\,
      I1 => \writePointer_reg_n_0_[1]\,
      O => \p_0_in__4\(1)
    );
\writePointer[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \writePointer_reg_n_0_[2]\,
      I1 => \writePointer_reg_n_0_[0]\,
      I2 => \writePointer_reg_n_0_[1]\,
      O => \p_0_in__4\(2)
    );
\writePointer[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \writePointer_reg_n_0_[1]\,
      I1 => \writePointer_reg_n_0_[0]\,
      I2 => \writePointer_reg_n_0_[2]\,
      I3 => \writePointer_reg_n_0_[3]\,
      O => \p_0_in__4\(3)
    );
\writePointer[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \writePointer_reg_n_0_[4]\,
      I1 => \writePointer_reg_n_0_[1]\,
      I2 => \writePointer_reg_n_0_[0]\,
      I3 => \writePointer_reg_n_0_[2]\,
      I4 => \writePointer_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\writePointer[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \writePointer_reg_n_0_[5]\,
      I1 => \writePointer_reg_n_0_[3]\,
      I2 => \writePointer_reg_n_0_[2]\,
      I3 => \writePointer_reg_n_0_[0]\,
      I4 => \writePointer_reg_n_0_[1]\,
      I5 => \writePointer_reg_n_0_[4]\,
      O => \p_0_in__4\(5)
    );
\writePointer[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \writePointer_reg_n_0_[6]\,
      I1 => \writePointer_reg_n_0_[4]\,
      I2 => \writePointer[8]_i_2__1_n_0\,
      I3 => \writePointer_reg_n_0_[5]\,
      O => \p_0_in__4\(6)
    );
\writePointer[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \writePointer_reg_n_0_[7]\,
      I1 => \writePointer_reg_n_0_[5]\,
      I2 => \writePointer[8]_i_2__1_n_0\,
      I3 => \writePointer_reg_n_0_[4]\,
      I4 => \writePointer_reg_n_0_[6]\,
      O => \p_0_in__4\(7)
    );
\writePointer[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \writePointer_reg_n_0_[8]\,
      I1 => \writePointer_reg_n_0_[6]\,
      I2 => \writePointer_reg_n_0_[4]\,
      I3 => \writePointer[8]_i_2__1_n_0\,
      I4 => \writePointer_reg_n_0_[5]\,
      I5 => \writePointer_reg_n_0_[7]\,
      O => \p_0_in__4\(8)
    );
\writePointer[8]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \writePointer_reg_n_0_[3]\,
      I1 => \writePointer_reg_n_0_[2]\,
      I2 => \writePointer_reg_n_0_[0]\,
      I3 => \writePointer_reg_n_0_[1]\,
      O => \writePointer[8]_i_2__1_n_0\
    );
\writePointer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => data_from_sobel_valid,
      D => \p_0_in__4\(0),
      Q => \writePointer_reg_n_0_[0]\,
      R => axi_reset_n
    );
\writePointer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => data_from_sobel_valid,
      D => \p_0_in__4\(1),
      Q => \writePointer_reg_n_0_[1]\,
      R => axi_reset_n
    );
\writePointer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => data_from_sobel_valid,
      D => \p_0_in__4\(2),
      Q => \writePointer_reg_n_0_[2]\,
      R => axi_reset_n
    );
\writePointer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => data_from_sobel_valid,
      D => \p_0_in__4\(3),
      Q => \writePointer_reg_n_0_[3]\,
      R => axi_reset_n
    );
\writePointer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => data_from_sobel_valid,
      D => \p_0_in__4\(4),
      Q => \writePointer_reg_n_0_[4]\,
      R => axi_reset_n
    );
\writePointer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => data_from_sobel_valid,
      D => \p_0_in__4\(5),
      Q => \writePointer_reg_n_0_[5]\,
      R => axi_reset_n
    );
\writePointer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => data_from_sobel_valid,
      D => \p_0_in__4\(6),
      Q => \writePointer_reg_n_0_[6]\,
      R => axi_reset_n
    );
\writePointer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => data_from_sobel_valid,
      D => \p_0_in__4\(7),
      Q => \writePointer_reg_n_0_[7]\,
      R => axi_reset_n
    );
\writePointer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => data_from_sobel_valid,
      D => \p_0_in__4\(8),
      Q => \writePointer_reg_n_0_[8]\,
      R => axi_reset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_12 is
  port (
    \currentRdLineBuffer_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \currentRdLineBuffer_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \currentRdLineBuffer_reg[1]_1\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \currentRdLineBuffer_reg[1]_3\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_4\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \currentRdLineBuffer_reg[1]_5\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_6\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_7\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_clk_0 : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \currentRdLineBuffer_reg[1]_10\ : out STD_LOGIC;
    axi_clk_1 : out STD_LOGIC;
    axi_clk_2 : out STD_LOGIC;
    axi_clk_3 : out STD_LOGIC;
    axi_clk_4 : out STD_LOGIC;
    axi_clk_5 : out STD_LOGIC;
    axi_clk_6 : out STD_LOGIC;
    axi_clk_7 : out STD_LOGIC;
    axi_clk_8 : out STD_LOGIC;
    axi_clk_9 : out STD_LOGIC;
    axi_clk_10 : out STD_LOGIC;
    axi_clk_11 : out STD_LOGIC;
    axi_clk_12 : out STD_LOGIC;
    axi_clk_13 : out STD_LOGIC;
    axi_clk_14 : out STD_LOGIC;
    axi_clk_15 : out STD_LOGIC;
    axi_clk_16 : out STD_LOGIC;
    axi_clk_17 : out STD_LOGIC;
    axi_clk_18 : out STD_LOGIC;
    axi_clk_19 : out STD_LOGIC;
    axi_clk_20 : out STD_LOGIC;
    axi_clk_21 : out STD_LOGIC;
    axi_clk_22 : out STD_LOGIC;
    axi_clk_23 : out STD_LOGIC;
    axi_reset_n : in STD_LOGIC;
    axi_clk : in STD_LOGIC;
    \data_out_reg[7]_i_30_0\ : in STD_LOGIC;
    \data_out_reg[7]_i_27_0\ : in STD_LOGIC_VECTOR ( 24 downto 0 );
    \data_out_reg[7]_i_33_0\ : in STD_LOGIC;
    \data_out[7]_i_94_0\ : in STD_LOGIC;
    \data_out[7]_i_94_1\ : in STD_LOGIC;
    currentRdLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out01_out : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \data_out_reg[7]_i_31_0\ : in STD_LOGIC;
    \data_out_reg[7]_i_31_1\ : in STD_LOGIC;
    \data_out_reg[7]_i_32\ : in STD_LOGIC;
    \data_out_reg[7]_i_31_2\ : in STD_LOGIC;
    \data_out_reg[7]_i_31_3\ : in STD_LOGIC;
    dir_to_nms : in STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[7]_i_6_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_reg[7]_i_6_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out[7]_i_16_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out[7]_i_16_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out[7]_i_16_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out[7]_i_15_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out[7]_i_15_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out[7]_i_16_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out[7]_i_16_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out[7]_i_15_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out[7]_i_15_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out[7]_i_74_0\ : in STD_LOGIC;
    \data_out[7]_i_74_1\ : in STD_LOGIC;
    data_out0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \data_out[7]_i_106_0\ : in STD_LOGIC;
    \data_out[7]_i_106_1\ : in STD_LOGIC;
    \data_out[7]_i_105_0\ : in STD_LOGIC;
    \data_out[7]_i_105_1\ : in STD_LOGIC;
    \data_out[7]_i_105_2\ : in STD_LOGIC;
    \data_out[7]_i_105_3\ : in STD_LOGIC;
    \data_out[7]_i_108\ : in STD_LOGIC;
    \data_out[7]_i_108_0\ : in STD_LOGIC;
    \data_out[7]_i_103_0\ : in STD_LOGIC;
    \data_out[7]_i_103_1\ : in STD_LOGIC;
    \data_out[7]_i_103_2\ : in STD_LOGIC;
    \data_out[7]_i_103_3\ : in STD_LOGIC;
    \data_out_reg[1]\ : in STD_LOGIC;
    \data_out_reg[1]_0\ : in STD_LOGIC;
    \data_out_reg[2]\ : in STD_LOGIC;
    \data_out_reg[2]_0\ : in STD_LOGIC;
    \data_out_reg[3]\ : in STD_LOGIC;
    \data_out_reg[3]_0\ : in STD_LOGIC;
    \data_out_reg[4]\ : in STD_LOGIC;
    \data_out_reg[4]_0\ : in STD_LOGIC;
    \data_out_reg[6]\ : in STD_LOGIC;
    \data_out_reg[6]_0\ : in STD_LOGIC;
    \data_out_reg[7]\ : in STD_LOGIC;
    \data_out_reg[7]_0\ : in STD_LOGIC;
    \data_out[7]_i_62__0_0\ : in STD_LOGIC;
    \data_out[7]_i_62__0_1\ : in STD_LOGIC;
    data_out03_out : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \data_out[7]_i_98__0\ : in STD_LOGIC;
    \data_out[7]_i_98__0_0\ : in STD_LOGIC;
    \data_out[7]_i_101__0_0\ : in STD_LOGIC;
    \data_out[7]_i_101__0_1\ : in STD_LOGIC;
    \data_out[7]_i_101__0_2\ : in STD_LOGIC;
    \data_out[7]_i_101__0_3\ : in STD_LOGIC;
    \data_out[7]_i_100__0_0\ : in STD_LOGIC;
    \data_out[7]_i_100__0_1\ : in STD_LOGIC;
    \data_out[7]_i_99__0_0\ : in STD_LOGIC;
    \data_out[7]_i_99__0_1\ : in STD_LOGIC;
    \data_out[7]_i_99__0_2\ : in STD_LOGIC;
    \data_out[7]_i_99__0_3\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_12 : entity is "lineBuffer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_12 is
  signal \^axi_clk_0\ : STD_LOGIC;
  signal \^axi_clk_1\ : STD_LOGIC;
  signal \^axi_clk_10\ : STD_LOGIC;
  signal \^axi_clk_11\ : STD_LOGIC;
  signal \^axi_clk_12\ : STD_LOGIC;
  signal \^axi_clk_13\ : STD_LOGIC;
  signal \^axi_clk_14\ : STD_LOGIC;
  signal \^axi_clk_15\ : STD_LOGIC;
  signal \^axi_clk_16\ : STD_LOGIC;
  signal \^axi_clk_17\ : STD_LOGIC;
  signal \^axi_clk_18\ : STD_LOGIC;
  signal \^axi_clk_19\ : STD_LOGIC;
  signal \^axi_clk_2\ : STD_LOGIC;
  signal \^axi_clk_20\ : STD_LOGIC;
  signal \^axi_clk_3\ : STD_LOGIC;
  signal \^axi_clk_4\ : STD_LOGIC;
  signal \^axi_clk_5\ : STD_LOGIC;
  signal \^axi_clk_6\ : STD_LOGIC;
  signal \^axi_clk_7\ : STD_LOGIC;
  signal \^axi_clk_8\ : STD_LOGIC;
  signal \^axi_clk_9\ : STD_LOGIC;
  signal \^currentrdlinebuffer_reg[1]_1\ : STD_LOGIC;
  signal \^currentrdlinebuffer_reg[1]_3\ : STD_LOGIC;
  signal \^currentrdlinebuffer_reg[1]_4\ : STD_LOGIC;
  signal \^currentrdlinebuffer_reg[1]_5\ : STD_LOGIC;
  signal \^currentrdlinebuffer_reg[1]_6\ : STD_LOGIC;
  signal \^currentrdlinebuffer_reg[1]_7\ : STD_LOGIC;
  signal \data_out[7]_i_100__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_101__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_103_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_105_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_106_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_107_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_109_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_110_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_15_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_166_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_16_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_47_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_49_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_51_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_53_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_71_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_73_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_74_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_75_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_77_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_78_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_79_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_81_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_82_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_86_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_95__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_96__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_97__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_99__0_n_0\ : STD_LOGIC;
  signal \data_out_reg[7]_i_27_n_1\ : STD_LOGIC;
  signal \data_out_reg[7]_i_27_n_2\ : STD_LOGIC;
  signal \data_out_reg[7]_i_27_n_3\ : STD_LOGIC;
  signal \data_out_reg[7]_i_30_n_1\ : STD_LOGIC;
  signal \data_out_reg[7]_i_30_n_2\ : STD_LOGIC;
  signal \data_out_reg[7]_i_30_n_3\ : STD_LOGIC;
  signal \data_out_reg[7]_i_31_n_1\ : STD_LOGIC;
  signal \data_out_reg[7]_i_31_n_2\ : STD_LOGIC;
  signal \data_out_reg[7]_i_31_n_3\ : STD_LOGIC;
  signal \data_out_reg[7]_i_33_n_1\ : STD_LOGIC;
  signal \data_out_reg[7]_i_33_n_2\ : STD_LOGIC;
  signal \data_out_reg[7]_i_33_n_3\ : STD_LOGIC;
  signal \data_out_reg[7]_i_34_n_1\ : STD_LOGIC;
  signal \data_out_reg[7]_i_34_n_2\ : STD_LOGIC;
  signal \data_out_reg[7]_i_34_n_3\ : STD_LOGIC;
  signal lineBuffRdData : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \line_reg_r2_0_63_0_2_i_1__10_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_2__10_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_3__10_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_4__10_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_5__10_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_6__10_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_1__7_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_2__10_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_3__10_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_4__9_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_5__9_n_0\ : STD_LOGIC;
  signal mag_to_nms : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \n1/data_out20_in\ : STD_LOGIC;
  signal \n1/data_out22_in\ : STD_LOGIC;
  signal \n1/data_out24_in\ : STD_LOGIC;
  signal \n1/data_out27_in\ : STD_LOGIC;
  signal \n1/data_out28_in\ : STD_LOGIC;
  signal readPointer_reg : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \readPointer_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_data_out_reg[7]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_out_reg[7]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_out_reg[7]_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_out_reg[7]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_out_reg[7]_i_34_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of line_reg_r1_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of line_reg_r1_0_63_0_2 : label is "lB1/line";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of line_reg_r1_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of line_reg_r1_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_0_63_3_5 : label is "lB1/line";
  attribute ram_addr_begin of line_reg_r1_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_0_2 : label is "lB1/line";
  attribute ram_addr_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_0_2 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_3_5 : label is "lB1/line";
  attribute ram_addr_begin of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_0_63_0_2 : label is "lB1/line";
  attribute ram_addr_begin of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_0_2 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_0_63_3_5 : label is "lB1/line";
  attribute ram_addr_begin of line_reg_r3_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_0_63_7_7 : label is 7;
begin
  axi_clk_0 <= \^axi_clk_0\;
  axi_clk_1 <= \^axi_clk_1\;
  axi_clk_10 <= \^axi_clk_10\;
  axi_clk_11 <= \^axi_clk_11\;
  axi_clk_12 <= \^axi_clk_12\;
  axi_clk_13 <= \^axi_clk_13\;
  axi_clk_14 <= \^axi_clk_14\;
  axi_clk_15 <= \^axi_clk_15\;
  axi_clk_16 <= \^axi_clk_16\;
  axi_clk_17 <= \^axi_clk_17\;
  axi_clk_18 <= \^axi_clk_18\;
  axi_clk_19 <= \^axi_clk_19\;
  axi_clk_2 <= \^axi_clk_2\;
  axi_clk_20 <= \^axi_clk_20\;
  axi_clk_3 <= \^axi_clk_3\;
  axi_clk_4 <= \^axi_clk_4\;
  axi_clk_5 <= \^axi_clk_5\;
  axi_clk_6 <= \^axi_clk_6\;
  axi_clk_7 <= \^axi_clk_7\;
  axi_clk_8 <= \^axi_clk_8\;
  axi_clk_9 <= \^axi_clk_9\;
  \currentRdLineBuffer_reg[1]_1\ <= \^currentrdlinebuffer_reg[1]_1\;
  \currentRdLineBuffer_reg[1]_3\ <= \^currentrdlinebuffer_reg[1]_3\;
  \currentRdLineBuffer_reg[1]_4\ <= \^currentrdlinebuffer_reg[1]_4\;
  \currentRdLineBuffer_reg[1]_5\ <= \^currentrdlinebuffer_reg[1]_5\;
  \currentRdLineBuffer_reg[1]_6\ <= \^currentrdlinebuffer_reg[1]_6\;
  \currentRdLineBuffer_reg[1]_7\ <= \^currentrdlinebuffer_reg[1]_7\;
\data_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_8\,
      I1 => \data_out_reg[1]\,
      I2 => data_out01_out(1),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out_reg[1]_0\,
      O => \^currentrdlinebuffer_reg[1]_1\
    );
\data_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_9\,
      I1 => \data_out_reg[2]\,
      I2 => \data_out_reg[2]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out01_out(2),
      O => \^currentrdlinebuffer_reg[1]_3\
    );
\data_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_10\,
      I1 => \data_out_reg[3]\,
      I2 => \data_out_reg[3]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out01_out(3),
      O => \^currentrdlinebuffer_reg[1]_4\
    );
\data_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_11\,
      I1 => \data_out_reg[4]\,
      I2 => data_out01_out(4),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out_reg[4]_0\,
      O => \^currentrdlinebuffer_reg[1]_5\
    );
\data_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_12\,
      I1 => \data_out_reg[6]\,
      I2 => data_out01_out(5),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out_reg[6]_0\,
      O => \^currentrdlinebuffer_reg[1]_6\
    );
\data_out[7]_i_100__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_5\,
      I1 => mag_to_nms(28),
      I2 => \data_out_reg[7]_i_33_0\,
      I3 => \data_out_reg[7]_i_27_0\(12),
      O => \data_out[7]_i_100__0_n_0\
    );
\data_out[7]_i_101__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_3\,
      I1 => mag_to_nms(26),
      I2 => \^currentrdlinebuffer_reg[1]_4\,
      I3 => mag_to_nms(27),
      O => \data_out[7]_i_101__0_n_0\
    );
\data_out[7]_i_103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_7\,
      I1 => \^currentrdlinebuffer_reg[1]_6\,
      I2 => mag_to_nms(46),
      I3 => mag_to_nms(47),
      O => \data_out[7]_i_103_n_0\
    );
\data_out[7]_i_105\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_4\,
      I1 => \^currentrdlinebuffer_reg[1]_3\,
      I2 => mag_to_nms(42),
      I3 => mag_to_nms(43),
      O => \data_out[7]_i_105_n_0\
    );
\data_out[7]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_1\,
      I1 => \data_out_reg[7]_i_30_0\,
      I2 => \data_out_reg[7]_i_27_0\(13),
      I3 => mag_to_nms(41),
      O => \data_out[7]_i_106_n_0\
    );
\data_out[7]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_7\,
      I1 => mag_to_nms(46),
      I2 => \^currentrdlinebuffer_reg[1]_6\,
      I3 => mag_to_nms(47),
      O => \data_out[7]_i_107_n_0\
    );
\data_out[7]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_4\,
      I1 => mag_to_nms(42),
      I2 => \^currentrdlinebuffer_reg[1]_3\,
      I3 => mag_to_nms(43),
      O => \data_out[7]_i_109_n_0\
    );
\data_out[7]_i_110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_1\,
      I1 => \data_out_reg[7]_i_27_0\(13),
      I2 => \data_out_reg[7]_i_30_0\,
      I3 => mag_to_nms(41),
      O => \data_out[7]_i_110_n_0\
    );
\data_out[7]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^axi_clk_14\,
      I1 => \data_out[7]_i_62__0_0\,
      I2 => \data_out[7]_i_62__0_1\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out03_out(0),
      O => mag_to_nms(0)
    );
\data_out[7]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^axi_clk_1\,
      I1 => \data_out[7]_i_74_0\,
      I2 => \data_out[7]_i_74_1\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out0(0),
      O => mag_to_nms(16)
    );
\data_out[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => \n1/data_out20_in\,
      I1 => \data_out_reg[7]_i_6_0\(0),
      I2 => dir_to_nms(2),
      I3 => \data_out_reg[7]_i_6_1\(0),
      I4 => \n1/data_out24_in\,
      O => \data_out[7]_i_15_n_0\
    );
\data_out[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0302030203020357"
    )
        port map (
      I0 => dir_to_nms(2),
      I1 => \n1/data_out22_in\,
      I2 => CO(0),
      I3 => dir_to_nms(1),
      I4 => \n1/data_out28_in\,
      I5 => \n1/data_out27_in\,
      O => \data_out[7]_i_16_n_0\
    );
\data_out[7]_i_166\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F099CCA50F9933A5"
    )
        port map (
      I0 => \^axi_clk_0\,
      I1 => \data_out[7]_i_94_0\,
      I2 => \data_out[7]_i_94_1\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out01_out(0),
      O => \data_out[7]_i_166_n_0\
    );
\data_out[7]_i_167\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_19\,
      I1 => \data_out[7]_i_99__0_0\,
      I2 => data_out03_out(5),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_99__0_1\,
      O => mag_to_nms(30)
    );
\data_out[7]_i_168\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_20\,
      I1 => \data_out[7]_i_99__0_2\,
      I2 => \data_out[7]_i_99__0_3\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out03_out(6),
      O => mag_to_nms(31)
    );
\data_out[7]_i_169\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_18\,
      I1 => \data_out[7]_i_100__0_0\,
      I2 => data_out03_out(4),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_100__0_1\,
      O => mag_to_nms(28)
    );
\data_out[7]_i_171\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_16\,
      I1 => \data_out[7]_i_101__0_0\,
      I2 => \data_out[7]_i_101__0_1\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out03_out(2),
      O => mag_to_nms(26)
    );
\data_out[7]_i_172\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_17\,
      I1 => \data_out[7]_i_101__0_2\,
      I2 => \data_out[7]_i_101__0_3\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out03_out(3),
      O => mag_to_nms(27)
    );
\data_out[7]_i_174\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_15\,
      I1 => \data_out[7]_i_98__0\,
      I2 => data_out03_out(1),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_98__0_0\,
      O => \currentRdLineBuffer_reg[1]_0\(0)
    );
\data_out[7]_i_175\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_6\,
      I1 => \data_out[7]_i_103_0\,
      I2 => data_out0(5),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_103_1\,
      O => mag_to_nms(46)
    );
\data_out[7]_i_176\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_7\,
      I1 => \data_out[7]_i_103_2\,
      I2 => \data_out[7]_i_103_3\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out0(6),
      O => mag_to_nms(47)
    );
\data_out[7]_i_177\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_5\,
      I1 => \data_out[7]_i_108\,
      I2 => data_out0(4),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_108_0\,
      O => \currentRdLineBuffer_reg[1]_0\(1)
    );
\data_out[7]_i_179\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_3\,
      I1 => \data_out[7]_i_105_0\,
      I2 => \data_out[7]_i_105_1\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out0(2),
      O => mag_to_nms(42)
    );
\data_out[7]_i_180\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_4\,
      I1 => \data_out[7]_i_105_2\,
      I2 => \data_out[7]_i_105_3\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out0(3),
      O => mag_to_nms(43)
    );
\data_out[7]_i_182\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_2\,
      I1 => \data_out[7]_i_106_0\,
      I2 => data_out0(1),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_106_1\,
      O => mag_to_nms(41)
    );
\data_out[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_13\,
      I1 => \data_out_reg[7]\,
      I2 => \data_out_reg[7]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out01_out(6),
      O => \^currentrdlinebuffer_reg[1]_7\
    );
\data_out[7]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_7\,
      I1 => \^currentrdlinebuffer_reg[1]_6\,
      I2 => \data_out_reg[7]_i_27_0\(23),
      I3 => \data_out_reg[7]_i_27_0\(24),
      O => \data_out[7]_i_47_n_0\
    );
\data_out[7]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_4\,
      I1 => \^currentrdlinebuffer_reg[1]_3\,
      I2 => \data_out_reg[7]_i_27_0\(21),
      I3 => \data_out_reg[7]_i_27_0\(22),
      O => \data_out[7]_i_49_n_0\
    );
\data_out[7]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_7\,
      I1 => \data_out_reg[7]_i_27_0\(23),
      I2 => \^currentrdlinebuffer_reg[1]_6\,
      I3 => \data_out_reg[7]_i_27_0\(24),
      O => \data_out[7]_i_51_n_0\
    );
\data_out[7]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_4\,
      I1 => \data_out_reg[7]_i_27_0\(21),
      I2 => \^currentrdlinebuffer_reg[1]_3\,
      I3 => \data_out_reg[7]_i_27_0\(22),
      O => \data_out[7]_i_53_n_0\
    );
\data_out[7]_i_58\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mag_to_nms(0),
      I1 => \data_out_reg[7]_i_30_0\,
      I2 => \^currentrdlinebuffer_reg[1]_1\,
      I3 => \data_out_reg[7]_i_27_0\(0),
      O => \currentRdLineBuffer_reg[1]_2\(0)
    );
\data_out[7]_i_59__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_6\,
      I1 => \data_out_reg[7]_i_27_0\(3),
      I2 => \^currentrdlinebuffer_reg[1]_7\,
      I3 => \data_out_reg[7]_i_27_0\(4),
      O => \currentRdLineBuffer_reg[1]\(2)
    );
\data_out[7]_i_61__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_3\,
      I1 => \data_out_reg[7]_i_27_0\(1),
      I2 => \^currentrdlinebuffer_reg[1]_4\,
      I3 => \data_out_reg[7]_i_27_0\(2),
      O => \currentRdLineBuffer_reg[1]\(1)
    );
\data_out[7]_i_62__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_out_reg[7]_i_30_0\,
      I1 => mag_to_nms(0),
      I2 => \^currentrdlinebuffer_reg[1]_1\,
      I3 => \data_out_reg[7]_i_27_0\(0),
      O => \currentRdLineBuffer_reg[1]\(0)
    );
\data_out[7]_i_67__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_6\,
      I1 => \data_out_reg[7]_i_27_0\(16),
      I2 => \^currentrdlinebuffer_reg[1]_7\,
      I3 => \data_out_reg[7]_i_27_0\(17),
      O => S(1)
    );
\data_out[7]_i_69__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_3\,
      I1 => \data_out_reg[7]_i_27_0\(14),
      I2 => \^currentrdlinebuffer_reg[1]_4\,
      I3 => \data_out_reg[7]_i_27_0\(15),
      O => S(0)
    );
\data_out[7]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_7\,
      I1 => \^currentrdlinebuffer_reg[1]_6\,
      I2 => \data_out_reg[7]_i_27_0\(10),
      I3 => \data_out_reg[7]_i_27_0\(11),
      O => \data_out[7]_i_71_n_0\
    );
\data_out[7]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_4\,
      I1 => \^currentrdlinebuffer_reg[1]_3\,
      I2 => \data_out_reg[7]_i_27_0\(8),
      I3 => \data_out_reg[7]_i_27_0\(9),
      O => \data_out[7]_i_73_n_0\
    );
\data_out[7]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_1\,
      I1 => \data_out_reg[7]_i_30_0\,
      I2 => mag_to_nms(16),
      I3 => \data_out_reg[7]_i_27_0\(7),
      O => \data_out[7]_i_74_n_0\
    );
\data_out[7]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_7\,
      I1 => \data_out_reg[7]_i_27_0\(10),
      I2 => \^currentrdlinebuffer_reg[1]_6\,
      I3 => \data_out_reg[7]_i_27_0\(11),
      O => \data_out[7]_i_75_n_0\
    );
\data_out[7]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_4\,
      I1 => \data_out_reg[7]_i_27_0\(8),
      I2 => \^currentrdlinebuffer_reg[1]_3\,
      I3 => \data_out_reg[7]_i_27_0\(9),
      O => \data_out[7]_i_77_n_0\
    );
\data_out[7]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_1\,
      I1 => mag_to_nms(16),
      I2 => \data_out_reg[7]_i_30_0\,
      I3 => \data_out_reg[7]_i_27_0\(7),
      O => \data_out[7]_i_78_n_0\
    );
\data_out[7]_i_79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_7\,
      I1 => \data_out_reg[7]_i_31_3\,
      I2 => \data_out_reg[7]_i_27_0\(20),
      O => \data_out[7]_i_79_n_0\
    );
\data_out[7]_i_81\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_4\,
      I1 => \data_out_reg[7]_i_31_2\,
      I2 => \data_out_reg[7]_i_27_0\(19),
      O => \data_out[7]_i_81_n_0\
    );
\data_out[7]_i_82\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_1\,
      I1 => \data_out_reg[7]_i_31_1\,
      I2 => \data_out_reg[7]_i_27_0\(18),
      O => \data_out[7]_i_82_n_0\
    );
\data_out[7]_i_86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_1\,
      I1 => \data_out_reg[7]_i_31_0\,
      I2 => \data_out_reg[7]_i_27_0\(18),
      O => \data_out[7]_i_86_n_0\
    );
\data_out[7]_i_89\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_4\,
      I1 => \data_out_reg[7]_i_32\,
      I2 => \data_out_reg[7]_i_27_0\(6),
      O => \currentRdLineBuffer_reg[1]_9\(0)
    );
\data_out[7]_i_94\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_1\,
      I1 => \data_out[7]_i_166_n_0\,
      I2 => \data_out_reg[7]_i_27_0\(5),
      O => \currentRdLineBuffer_reg[1]_8\(0)
    );
\data_out[7]_i_95__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mag_to_nms(30),
      I1 => \^currentrdlinebuffer_reg[1]_6\,
      I2 => \^currentrdlinebuffer_reg[1]_7\,
      I3 => mag_to_nms(31),
      O => \data_out[7]_i_95__0_n_0\
    );
\data_out[7]_i_96__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mag_to_nms(28),
      I1 => \^currentrdlinebuffer_reg[1]_5\,
      I2 => \data_out_reg[7]_i_33_0\,
      I3 => \data_out_reg[7]_i_27_0\(12),
      O => \data_out[7]_i_96__0_n_0\
    );
\data_out[7]_i_97__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mag_to_nms(26),
      I1 => \^currentrdlinebuffer_reg[1]_3\,
      I2 => \^currentrdlinebuffer_reg[1]_4\,
      I3 => mag_to_nms(27),
      O => \data_out[7]_i_97__0_n_0\
    );
\data_out[7]_i_99__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_6\,
      I1 => mag_to_nms(30),
      I2 => \^currentrdlinebuffer_reg[1]_7\,
      I3 => mag_to_nms(31),
      O => \data_out[7]_i_99__0_n_0\
    );
\data_out_reg[7]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \n1/data_out20_in\,
      CO(2) => \data_out_reg[7]_i_27_n_1\,
      CO(1) => \data_out_reg[7]_i_27_n_2\,
      CO(0) => \data_out_reg[7]_i_27_n_3\,
      CYINIT => '0',
      DI(3) => \data_out[7]_i_47_n_0\,
      DI(2) => \data_out[7]_i_15_2\(1),
      DI(1) => \data_out[7]_i_49_n_0\,
      DI(0) => \data_out[7]_i_15_2\(0),
      O(3 downto 0) => \NLW_data_out_reg[7]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_out[7]_i_51_n_0\,
      S(2) => \data_out[7]_i_15_3\(1),
      S(1) => \data_out[7]_i_53_n_0\,
      S(0) => \data_out[7]_i_15_3\(0)
    );
\data_out_reg[7]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \n1/data_out24_in\,
      CO(2) => \data_out_reg[7]_i_30_n_1\,
      CO(1) => \data_out_reg[7]_i_30_n_2\,
      CO(0) => \data_out_reg[7]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \data_out[7]_i_71_n_0\,
      DI(2) => \data_out[7]_i_15_0\(0),
      DI(1) => \data_out[7]_i_73_n_0\,
      DI(0) => \data_out[7]_i_74_n_0\,
      O(3 downto 0) => \NLW_data_out_reg[7]_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_out[7]_i_75_n_0\,
      S(2) => \data_out[7]_i_15_1\(0),
      S(1) => \data_out[7]_i_77_n_0\,
      S(0) => \data_out[7]_i_78_n_0\
    );
\data_out_reg[7]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \n1/data_out22_in\,
      CO(2) => \data_out_reg[7]_i_31_n_1\,
      CO(1) => \data_out_reg[7]_i_31_n_2\,
      CO(0) => \data_out_reg[7]_i_31_n_3\,
      CYINIT => '0',
      DI(3) => \data_out[7]_i_79_n_0\,
      DI(2) => \data_out[7]_i_16_3\(0),
      DI(1) => \data_out[7]_i_81_n_0\,
      DI(0) => \data_out[7]_i_82_n_0\,
      O(3 downto 0) => \NLW_data_out_reg[7]_i_31_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \data_out[7]_i_16_4\(2 downto 0),
      S(0) => \data_out[7]_i_86_n_0\
    );
\data_out_reg[7]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \n1/data_out28_in\,
      CO(2) => \data_out_reg[7]_i_33_n_1\,
      CO(1) => \data_out_reg[7]_i_33_n_2\,
      CO(0) => \data_out_reg[7]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \data_out[7]_i_95__0_n_0\,
      DI(2) => \data_out[7]_i_96__0_n_0\,
      DI(1) => \data_out[7]_i_97__0_n_0\,
      DI(0) => \data_out[7]_i_16_1\(0),
      O(3 downto 0) => \NLW_data_out_reg[7]_i_33_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_out[7]_i_99__0_n_0\,
      S(2) => \data_out[7]_i_100__0_n_0\,
      S(1) => \data_out[7]_i_101__0_n_0\,
      S(0) => \data_out[7]_i_16_2\(0)
    );
\data_out_reg[7]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \n1/data_out27_in\,
      CO(2) => \data_out_reg[7]_i_34_n_1\,
      CO(1) => \data_out_reg[7]_i_34_n_2\,
      CO(0) => \data_out_reg[7]_i_34_n_3\,
      CYINIT => '0',
      DI(3) => \data_out[7]_i_103_n_0\,
      DI(2) => DI(0),
      DI(1) => \data_out[7]_i_105_n_0\,
      DI(0) => \data_out[7]_i_106_n_0\,
      O(3 downto 0) => \NLW_data_out_reg[7]_i_34_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_out[7]_i_107_n_0\,
      S(2) => \data_out[7]_i_16_0\(0),
      S(1) => \data_out[7]_i_109_n_0\,
      S(0) => \data_out[7]_i_110_n_0\
    );
\data_out_reg[7]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_15_n_0\,
      I1 => \data_out[7]_i_16_n_0\,
      O => \currentRdLineBuffer_reg[1]_10\,
      S => dir_to_nms(0)
    );
line_reg_r1_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => \^axi_clk_1\,
      DOB => \^axi_clk_2\,
      DOC => \^axi_clk_3\,
      DOD => NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => \^axi_clk_4\,
      DOB => \^axi_clk_5\,
      DOC => axi_clk_21,
      DOD => NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(6),
      DPO => \^axi_clk_6\,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(7),
      DPO => \^axi_clk_7\,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__10_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__10_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__10_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__10_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__10_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__10_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__10_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__10_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__10_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__10_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__10_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__10_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__10_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__10_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__10_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__10_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__10_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__10_n_0\,
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => \^axi_clk_0\,
      DOB => \^axi_clk_8\,
      DOC => \^axi_clk_9\,
      DOD => NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\line_reg_r2_0_63_0_2_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => readPointer_reg(5),
      I1 => \readPointer_reg__0\(0),
      I2 => readPointer_reg(3),
      I3 => readPointer_reg(1),
      I4 => readPointer_reg(2),
      I5 => readPointer_reg(4),
      O => \line_reg_r2_0_63_0_2_i_1__10_n_0\
    );
\line_reg_r2_0_63_0_2_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => readPointer_reg(4),
      I1 => readPointer_reg(2),
      I2 => readPointer_reg(1),
      I3 => readPointer_reg(3),
      I4 => \readPointer_reg__0\(0),
      O => \line_reg_r2_0_63_0_2_i_2__10_n_0\
    );
\line_reg_r2_0_63_0_2_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => readPointer_reg(3),
      I1 => readPointer_reg(1),
      I2 => readPointer_reg(2),
      I3 => \readPointer_reg__0\(0),
      O => \line_reg_r2_0_63_0_2_i_3__10_n_0\
    );
\line_reg_r2_0_63_0_2_i_4__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => readPointer_reg(2),
      I1 => readPointer_reg(1),
      I2 => \readPointer_reg__0\(0),
      O => \line_reg_r2_0_63_0_2_i_4__10_n_0\
    );
\line_reg_r2_0_63_0_2_i_5__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \readPointer_reg__0\(0),
      I1 => readPointer_reg(1),
      O => \line_reg_r2_0_63_0_2_i_5__10_n_0\
    );
\line_reg_r2_0_63_0_2_i_6__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \readPointer_reg__0\(0),
      O => \line_reg_r2_0_63_0_2_i_6__10_n_0\
    );
line_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__10_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__10_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__10_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__10_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__10_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__10_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__10_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__10_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__10_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__10_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__10_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__10_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__10_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__10_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__10_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__10_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__10_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__10_n_0\,
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => \^axi_clk_10\,
      DOB => \^axi_clk_11\,
      DOC => axi_clk_22,
      DOD => NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(6),
      DPO => \^axi_clk_12\,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__10_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__10_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__10_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__10_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__10_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__10_n_0\,
      SPO => NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(7),
      DPO => \^axi_clk_13\,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__10_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__10_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__10_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__10_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__10_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__10_n_0\,
      SPO => NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__7_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__10_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__10_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__9_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__9_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__7_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__10_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__10_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__9_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__9_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__7_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__10_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__10_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__9_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__9_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => \^axi_clk_14\,
      DOB => \^axi_clk_15\,
      DOC => \^axi_clk_16\,
      DOD => NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\line_reg_r3_0_63_0_2_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => readPointer_reg(5),
      I1 => readPointer_reg(2),
      I2 => readPointer_reg(1),
      I3 => readPointer_reg(3),
      I4 => readPointer_reg(4),
      O => \line_reg_r3_0_63_0_2_i_1__7_n_0\
    );
\line_reg_r3_0_63_0_2_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => readPointer_reg(2),
      I1 => readPointer_reg(1),
      I2 => readPointer_reg(3),
      I3 => readPointer_reg(4),
      O => \line_reg_r3_0_63_0_2_i_2__10_n_0\
    );
\line_reg_r3_0_63_0_2_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => readPointer_reg(3),
      I1 => readPointer_reg(1),
      I2 => readPointer_reg(2),
      O => \line_reg_r3_0_63_0_2_i_3__10_n_0\
    );
\line_reg_r3_0_63_0_2_i_4__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => readPointer_reg(1),
      I1 => readPointer_reg(2),
      O => \line_reg_r3_0_63_0_2_i_4__9_n_0\
    );
\line_reg_r3_0_63_0_2_i_5__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => readPointer_reg(1),
      O => \line_reg_r3_0_63_0_2_i_5__9_n_0\
    );
line_reg_r3_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__7_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__10_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__10_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__9_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__9_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__7_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__10_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__10_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__9_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__9_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__7_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__10_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__10_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__9_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__9_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => \^axi_clk_17\,
      DOB => \^axi_clk_18\,
      DOC => axi_clk_23,
      DOD => NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(6),
      DPO => \^axi_clk_19\,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__9_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__9_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__10_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__10_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__7_n_0\,
      SPO => NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(7),
      DPO => \^axi_clk_20\,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__9_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__9_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__10_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__10_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__7_n_0\,
      SPO => NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\readPointer[5]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => E(0),
      I1 => currentRdLineBuffer(1),
      I2 => currentRdLineBuffer(0),
      O => lineBuffRdData(1)
    );
\readPointer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(1),
      D => \line_reg_r2_0_63_0_2_i_6__10_n_0\,
      Q => \readPointer_reg__0\(0),
      R => axi_reset_n
    );
\readPointer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(1),
      D => \line_reg_r2_0_63_0_2_i_5__10_n_0\,
      Q => readPointer_reg(1),
      R => axi_reset_n
    );
\readPointer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(1),
      D => \line_reg_r2_0_63_0_2_i_4__10_n_0\,
      Q => readPointer_reg(2),
      R => axi_reset_n
    );
\readPointer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(1),
      D => \line_reg_r2_0_63_0_2_i_3__10_n_0\,
      Q => readPointer_reg(3),
      R => axi_reset_n
    );
\readPointer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(1),
      D => \line_reg_r2_0_63_0_2_i_2__10_n_0\,
      Q => readPointer_reg(4),
      R => axi_reset_n
    );
\readPointer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(1),
      D => \line_reg_r2_0_63_0_2_i_1__10_n_0\,
      Q => readPointer_reg(5),
      R => axi_reset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_13 is
  port (
    \currentRdLineBuffer_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \currentRdLineBuffer_reg[1]_0\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_1\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \currentRdLineBuffer_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \currentRdLineBuffer_reg[1]_3\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \currentRdLineBuffer_reg[1]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \currentRdLineBuffer_reg[1]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \currentRdLineBuffer_reg[1]_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_clk_0 : out STD_LOGIC;
    axi_clk_1 : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_clk_2 : out STD_LOGIC;
    \data_out[7]_i_70__0_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_clk_3 : out STD_LOGIC;
    axi_clk_4 : out STD_LOGIC;
    axi_clk_5 : out STD_LOGIC;
    axi_clk_6 : out STD_LOGIC;
    axi_clk_7 : out STD_LOGIC;
    axi_clk_8 : out STD_LOGIC;
    axi_clk_9 : out STD_LOGIC;
    axi_clk_10 : out STD_LOGIC;
    axi_clk_11 : out STD_LOGIC;
    axi_clk_12 : out STD_LOGIC;
    axi_clk_13 : out STD_LOGIC;
    axi_clk_14 : out STD_LOGIC;
    axi_clk_15 : out STD_LOGIC;
    axi_clk_16 : out STD_LOGIC;
    axi_clk_17 : out STD_LOGIC;
    axi_clk_18 : out STD_LOGIC;
    axi_clk_19 : out STD_LOGIC;
    axi_clk_20 : out STD_LOGIC;
    axi_clk_21 : out STD_LOGIC;
    axi_clk_22 : out STD_LOGIC;
    axi_clk_23 : out STD_LOGIC;
    axi_reset_n : in STD_LOGIC;
    axi_clk : in STD_LOGIC;
    \data_out_reg[7]_i_27\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \data_out_reg[7]_i_27_0\ : in STD_LOGIC;
    \data_out_reg[7]_i_31\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    data_out01_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_out[7]_i_85_0\ : in STD_LOGIC;
    currentRdLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out[7]_i_85_1\ : in STD_LOGIC;
    \data_out[7]_i_84_0\ : in STD_LOGIC;
    \data_out[7]_i_84_1\ : in STD_LOGIC;
    \data_out_reg[7]_i_31_0\ : in STD_LOGIC;
    \data_out[7]_i_83_0\ : in STD_LOGIC;
    \data_out[7]_i_83_1\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_out[7]_i_110\ : in STD_LOGIC;
    \data_out[7]_i_110_0\ : in STD_LOGIC;
    \data_out[7]_i_50_0\ : in STD_LOGIC;
    \data_out[7]_i_50_1\ : in STD_LOGIC;
    \data_out[7]_i_53\ : in STD_LOGIC;
    \data_out[7]_i_53_0\ : in STD_LOGIC;
    \data_out[7]_i_53_1\ : in STD_LOGIC;
    \data_out[7]_i_53_2\ : in STD_LOGIC;
    \data_out[7]_i_48_0\ : in STD_LOGIC;
    \data_out[7]_i_48_1\ : in STD_LOGIC;
    \data_out[7]_i_104_0\ : in STD_LOGIC;
    \data_out[7]_i_104_1\ : in STD_LOGIC;
    \data_out[7]_i_51\ : in STD_LOGIC;
    \data_out[7]_i_51_0\ : in STD_LOGIC;
    \data_out[7]_i_51_1\ : in STD_LOGIC;
    \data_out[7]_i_51_2\ : in STD_LOGIC;
    \data_out_reg[0]\ : in STD_LOGIC;
    \data_out_reg[0]_0\ : in STD_LOGIC;
    \data_out[7]_i_82\ : in STD_LOGIC;
    \data_out[7]_i_82_0\ : in STD_LOGIC;
    \data_out[7]_i_81\ : in STD_LOGIC;
    \data_out[7]_i_81_0\ : in STD_LOGIC;
    \data_out_reg[5]\ : in STD_LOGIC;
    \data_out_reg[5]_0\ : in STD_LOGIC;
    \data_out[7]_i_79\ : in STD_LOGIC;
    \data_out[7]_i_79_0\ : in STD_LOGIC;
    data_out03_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_out[7]_i_102__0_0\ : in STD_LOGIC;
    \data_out[7]_i_102__0_1\ : in STD_LOGIC;
    \data_out[7]_i_70__0_1\ : in STD_LOGIC;
    \data_out[7]_i_70__0_2\ : in STD_LOGIC;
    \data_out[7]_i_69__0\ : in STD_LOGIC;
    \data_out[7]_i_69__0_0\ : in STD_LOGIC;
    \data_out[7]_i_69__0_1\ : in STD_LOGIC;
    \data_out[7]_i_69__0_2\ : in STD_LOGIC;
    \data_out[7]_i_68__0_0\ : in STD_LOGIC;
    \data_out[7]_i_68__0_1\ : in STD_LOGIC;
    \data_out[7]_i_96__0\ : in STD_LOGIC;
    \data_out[7]_i_96__0_0\ : in STD_LOGIC;
    \data_out[7]_i_67__0\ : in STD_LOGIC;
    \data_out[7]_i_67__0_0\ : in STD_LOGIC;
    \data_out[7]_i_67__0_1\ : in STD_LOGIC;
    \data_out[7]_i_67__0_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_13 : entity is "lineBuffer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_13 is
  signal \^axi_clk_0\ : STD_LOGIC;
  signal \^axi_clk_1\ : STD_LOGIC;
  signal \^axi_clk_10\ : STD_LOGIC;
  signal \^axi_clk_11\ : STD_LOGIC;
  signal \^axi_clk_12\ : STD_LOGIC;
  signal \^axi_clk_13\ : STD_LOGIC;
  signal \^axi_clk_14\ : STD_LOGIC;
  signal \^axi_clk_15\ : STD_LOGIC;
  signal \^axi_clk_16\ : STD_LOGIC;
  signal \^axi_clk_17\ : STD_LOGIC;
  signal \^axi_clk_18\ : STD_LOGIC;
  signal \^axi_clk_19\ : STD_LOGIC;
  signal \^axi_clk_2\ : STD_LOGIC;
  signal \^axi_clk_20\ : STD_LOGIC;
  signal \^axi_clk_21\ : STD_LOGIC;
  signal \^axi_clk_22\ : STD_LOGIC;
  signal \^axi_clk_23\ : STD_LOGIC;
  signal \^axi_clk_3\ : STD_LOGIC;
  signal \^axi_clk_4\ : STD_LOGIC;
  signal \^axi_clk_5\ : STD_LOGIC;
  signal \^axi_clk_6\ : STD_LOGIC;
  signal \^axi_clk_7\ : STD_LOGIC;
  signal \^axi_clk_8\ : STD_LOGIC;
  signal \^axi_clk_9\ : STD_LOGIC;
  signal \^currentrdlinebuffer_reg[1]_0\ : STD_LOGIC;
  signal \^currentrdlinebuffer_reg[1]_1\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^currentrdlinebuffer_reg[1]_3\ : STD_LOGIC;
  signal \data_out[7]_i_151_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_152_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_153_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_63__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_64__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_65__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_66__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_68__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_70__0_n_0\ : STD_LOGIC;
  signal \data_out_reg[7]_i_29_n_1\ : STD_LOGIC;
  signal \data_out_reg[7]_i_29_n_2\ : STD_LOGIC;
  signal \data_out_reg[7]_i_29_n_3\ : STD_LOGIC;
  signal lineBuffRdData : STD_LOGIC_VECTOR ( 2 to 2 );
  signal mag_to_nms : STD_LOGIC_VECTOR ( 68 downto 24 );
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal readPointer_reg : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \readPointer_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_data_out_reg[7]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of line_reg_r1_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of line_reg_r1_0_63_0_2 : label is "lB2/line";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of line_reg_r1_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of line_reg_r1_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_0_63_3_5 : label is "lB2/line";
  attribute ram_addr_begin of line_reg_r1_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_0_2 : label is "lB2/line";
  attribute ram_addr_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_0_2 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_3_5 : label is "lB2/line";
  attribute ram_addr_begin of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_0_63_0_2 : label is "lB2/line";
  attribute ram_addr_begin of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_0_2 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_0_63_3_5 : label is "lB2/line";
  attribute ram_addr_begin of line_reg_r3_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_0_63_7_7 : label is 7;
begin
  axi_clk_0 <= \^axi_clk_0\;
  axi_clk_1 <= \^axi_clk_1\;
  axi_clk_10 <= \^axi_clk_10\;
  axi_clk_11 <= \^axi_clk_11\;
  axi_clk_12 <= \^axi_clk_12\;
  axi_clk_13 <= \^axi_clk_13\;
  axi_clk_14 <= \^axi_clk_14\;
  axi_clk_15 <= \^axi_clk_15\;
  axi_clk_16 <= \^axi_clk_16\;
  axi_clk_17 <= \^axi_clk_17\;
  axi_clk_18 <= \^axi_clk_18\;
  axi_clk_19 <= \^axi_clk_19\;
  axi_clk_2 <= \^axi_clk_2\;
  axi_clk_20 <= \^axi_clk_20\;
  axi_clk_21 <= \^axi_clk_21\;
  axi_clk_22 <= \^axi_clk_22\;
  axi_clk_23 <= \^axi_clk_23\;
  axi_clk_3 <= \^axi_clk_3\;
  axi_clk_4 <= \^axi_clk_4\;
  axi_clk_5 <= \^axi_clk_5\;
  axi_clk_6 <= \^axi_clk_6\;
  axi_clk_7 <= \^axi_clk_7\;
  axi_clk_8 <= \^axi_clk_8\;
  axi_clk_9 <= \^axi_clk_9\;
  \currentRdLineBuffer_reg[1]_0\ <= \^currentrdlinebuffer_reg[1]_0\;
  \currentRdLineBuffer_reg[1]_1\(12 downto 0) <= \^currentrdlinebuffer_reg[1]_1\(12 downto 0);
  \currentRdLineBuffer_reg[1]_3\ <= \^currentrdlinebuffer_reg[1]_3\;
\data_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^axi_clk_11\,
      I1 => data_out01_out(0),
      I2 => \data_out_reg[0]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out_reg[0]_0\,
      O => \^currentrdlinebuffer_reg[1]_0\
    );
\data_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \^axi_clk_14\,
      I1 => \data_out_reg[5]\,
      I2 => \data_out_reg[5]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out01_out(5),
      O => \^currentrdlinebuffer_reg[1]_3\
    );
\data_out[7]_i_102__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_0\,
      I1 => mag_to_nms(24),
      I2 => \data_out_reg[7]_i_27_0\,
      I3 => \data_out_reg[7]_i_27\(0),
      O => \currentRdLineBuffer_reg[1]\(0)
    );
\data_out[7]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_3\,
      I1 => \data_out_reg[7]_i_31\(2),
      I2 => \data_out_reg[7]_i_27\(1),
      I3 => mag_to_nms(45),
      O => DI(0)
    );
\data_out[7]_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_3\,
      I1 => \data_out_reg[7]_i_27\(1),
      I2 => \data_out_reg[7]_i_31\(2),
      I3 => mag_to_nms(45),
      O => \currentRdLineBuffer_reg[1]_6\(0)
    );
\data_out[7]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_9\,
      I1 => data_out0(6),
      I2 => \data_out[7]_i_51\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_51_0\,
      O => \^currentrdlinebuffer_reg[1]_1\(11)
    );
\data_out[7]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_10\,
      I1 => data_out0(7),
      I2 => \data_out[7]_i_51_1\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_51_2\,
      O => \^currentrdlinebuffer_reg[1]_1\(12)
    );
\data_out[7]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_7\,
      I1 => data_out0(4),
      I2 => \data_out[7]_i_48_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_48_1\,
      O => mag_to_nms(68)
    );
\data_out[7]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_5\,
      I1 => data_out0(2),
      I2 => \data_out[7]_i_53\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_53_0\,
      O => \^currentrdlinebuffer_reg[1]_1\(9)
    );
\data_out[7]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_6\,
      I1 => data_out0(3),
      I2 => \data_out[7]_i_53_1\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_53_2\,
      O => \^currentrdlinebuffer_reg[1]_1\(10)
    );
\data_out[7]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_4\,
      I1 => data_out0(1),
      I2 => \data_out[7]_i_50_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_50_1\,
      O => mag_to_nms(65)
    );
\data_out[7]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_22\,
      I1 => data_out03_out(6),
      I2 => \data_out[7]_i_67__0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_67__0_0\,
      O => \^currentrdlinebuffer_reg[1]_1\(4)
    );
\data_out[7]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_23\,
      I1 => data_out03_out(7),
      I2 => \data_out[7]_i_67__0_1\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_67__0_2\,
      O => \^currentrdlinebuffer_reg[1]_1\(5)
    );
\data_out[7]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_20\,
      I1 => data_out03_out(4),
      I2 => \data_out[7]_i_68__0_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_68__0_1\,
      O => mag_to_nms(52)
    );
\data_out[7]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_18\,
      I1 => data_out03_out(2),
      I2 => \data_out[7]_i_69__0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_69__0_0\,
      O => \^currentrdlinebuffer_reg[1]_1\(2)
    );
\data_out[7]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_19\,
      I1 => data_out03_out(3),
      I2 => \data_out[7]_i_69__0_1\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_69__0_2\,
      O => \^currentrdlinebuffer_reg[1]_1\(3)
    );
\data_out[7]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_17\,
      I1 => data_out03_out(1),
      I2 => \data_out[7]_i_70__0_1\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_70__0_2\,
      O => mag_to_nms(49)
    );
\data_out[7]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_15\,
      I1 => data_out01_out(7),
      I2 => \data_out[7]_i_79\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_79_0\,
      O => \^currentrdlinebuffer_reg[1]_1\(8)
    );
\data_out[7]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_13\,
      I1 => data_out01_out(3),
      I2 => \data_out[7]_i_81\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_81_0\,
      O => \^currentrdlinebuffer_reg[1]_1\(7)
    );
\data_out[7]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_12\,
      I1 => data_out01_out(1),
      I2 => \data_out[7]_i_82\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_82_0\,
      O => \^currentrdlinebuffer_reg[1]_1\(6)
    );
\data_out[7]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F099C3AA0F99C355"
    )
        port map (
      I0 => \^axi_clk_2\,
      I1 => data_out01_out(6),
      I2 => \data_out[7]_i_83_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_83_1\,
      O => \data_out[7]_i_151_n_0\
    );
\data_out[7]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F099C3AA0F99C355"
    )
        port map (
      I0 => \^axi_clk_1\,
      I1 => data_out01_out(4),
      I2 => \data_out[7]_i_84_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_84_1\,
      O => \data_out[7]_i_152_n_0\
    );
\data_out[7]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F099C3AA0F99C355"
    )
        port map (
      I0 => \^axi_clk_0\,
      I1 => data_out01_out(2),
      I2 => \data_out[7]_i_85_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_85_1\,
      O => \data_out[7]_i_153_n_0\
    );
\data_out[7]_i_170\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \^axi_clk_21\,
      I1 => \data_out[7]_i_96__0\,
      I2 => \data_out[7]_i_96__0_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out03_out(5),
      O => \^currentrdlinebuffer_reg[1]_1\(0)
    );
\data_out[7]_i_173\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^axi_clk_16\,
      I1 => data_out03_out(0),
      I2 => \data_out[7]_i_102__0_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_102__0_1\,
      O => mag_to_nms(24)
    );
\data_out[7]_i_178\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \^axi_clk_8\,
      I1 => \data_out[7]_i_104_0\,
      I2 => \data_out[7]_i_104_1\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out0(5),
      O => mag_to_nms(45)
    );
\data_out[7]_i_181\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^axi_clk_3\,
      I1 => data_out0(0),
      I2 => \data_out[7]_i_110\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_110_0\,
      O => \^currentrdlinebuffer_reg[1]_1\(1)
    );
\data_out[7]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_3\,
      I1 => \data_out_reg[7]_i_31\(2),
      I2 => mag_to_nms(68),
      I3 => \data_out_reg[7]_i_27\(6),
      O => \currentRdLineBuffer_reg[1]_4\(1)
    );
\data_out[7]_i_50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7510"
    )
        port map (
      I0 => \data_out_reg[7]_i_27_0\,
      I1 => \^currentrdlinebuffer_reg[1]_0\,
      I2 => \data_out_reg[7]_i_27\(5),
      I3 => mag_to_nms(65),
      O => \currentRdLineBuffer_reg[1]_4\(0)
    );
\data_out[7]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_3\,
      I1 => mag_to_nms(68),
      I2 => \data_out_reg[7]_i_31\(2),
      I3 => \data_out_reg[7]_i_27\(6),
      O => \currentRdLineBuffer_reg[1]_5\(1)
    );
\data_out[7]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8241"
    )
        port map (
      I0 => \data_out_reg[7]_i_27_0\,
      I1 => \data_out_reg[7]_i_27\(5),
      I2 => \^currentrdlinebuffer_reg[1]_0\,
      I3 => mag_to_nms(65),
      O => \currentRdLineBuffer_reg[1]_5\(0)
    );
\data_out[7]_i_63__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_1\(4),
      I1 => \data_out_reg[7]_i_31\(3),
      I2 => \data_out_reg[7]_i_31\(4),
      I3 => \^currentrdlinebuffer_reg[1]_1\(5),
      O => \data_out[7]_i_63__0_n_0\
    );
\data_out[7]_i_64__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mag_to_nms(52),
      I1 => \data_out_reg[7]_i_31\(2),
      I2 => \^currentrdlinebuffer_reg[1]_3\,
      I3 => \data_out_reg[7]_i_27\(3),
      O => \data_out[7]_i_64__0_n_0\
    );
\data_out[7]_i_65__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_1\(2),
      I1 => \data_out_reg[7]_i_31\(0),
      I2 => \data_out_reg[7]_i_31\(1),
      I3 => \^currentrdlinebuffer_reg[1]_1\(3),
      O => \data_out[7]_i_65__0_n_0\
    );
\data_out[7]_i_66__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \data_out_reg[7]_i_27\(2),
      I1 => \^currentrdlinebuffer_reg[1]_0\,
      I2 => \data_out_reg[7]_i_27_0\,
      I3 => mag_to_nms(49),
      O => \data_out[7]_i_66__0_n_0\
    );
\data_out[7]_i_68__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \data_out_reg[7]_i_31\(2),
      I1 => mag_to_nms(52),
      I2 => \^currentrdlinebuffer_reg[1]_3\,
      I3 => \data_out_reg[7]_i_27\(3),
      O => \data_out[7]_i_68__0_n_0\
    );
\data_out[7]_i_70__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_0\,
      I1 => \data_out_reg[7]_i_27\(2),
      I2 => \data_out_reg[7]_i_27_0\,
      I3 => mag_to_nms(49),
      O => \data_out[7]_i_70__0_n_0\
    );
\data_out[7]_i_80\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_3\,
      I1 => \data_out_reg[7]_i_31_0\,
      I2 => \data_out_reg[7]_i_27\(4),
      O => \currentRdLineBuffer_reg[1]_8\(0)
    );
\data_out[7]_i_83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \data_out_reg[7]_i_31\(4),
      I1 => \data_out[7]_i_151_n_0\,
      I2 => \^currentrdlinebuffer_reg[1]_1\(8),
      O => \currentRdLineBuffer_reg[1]_7\(2)
    );
\data_out[7]_i_84\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_3\,
      I1 => \data_out[7]_i_152_n_0\,
      I2 => \data_out_reg[7]_i_27\(4),
      O => \currentRdLineBuffer_reg[1]_7\(1)
    );
\data_out[7]_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \data_out_reg[7]_i_31\(1),
      I1 => \data_out[7]_i_153_n_0\,
      I2 => \^currentrdlinebuffer_reg[1]_1\(7),
      O => \currentRdLineBuffer_reg[1]_7\(0)
    );
\data_out[7]_i_98__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => mag_to_nms(24),
      I1 => \^currentrdlinebuffer_reg[1]_0\,
      I2 => \data_out_reg[7]_i_27_0\,
      I3 => \data_out_reg[7]_i_27\(0),
      O => \currentRdLineBuffer_reg[1]_2\(0)
    );
\data_out_reg[7]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_out[7]_i_70__0_0\(0),
      CO(2) => \data_out_reg[7]_i_29_n_1\,
      CO(1) => \data_out_reg[7]_i_29_n_2\,
      CO(0) => \data_out_reg[7]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \data_out[7]_i_63__0_n_0\,
      DI(2) => \data_out[7]_i_64__0_n_0\,
      DI(1) => \data_out[7]_i_65__0_n_0\,
      DI(0) => \data_out[7]_i_66__0_n_0\,
      O(3 downto 0) => \NLW_data_out_reg[7]_i_29_O_UNCONNECTED\(3 downto 0),
      S(3) => S(1),
      S(2) => \data_out[7]_i_68__0_n_0\,
      S(1) => S(0),
      S(0) => \data_out[7]_i_70__0_n_0\
    );
line_reg_r1_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => \^axi_clk_3\,
      DOB => \^axi_clk_4\,
      DOC => \^axi_clk_5\,
      DOD => NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => \^axi_clk_6\,
      DOB => \^axi_clk_7\,
      DOC => \^axi_clk_8\,
      DOD => NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(6),
      DPO => \^axi_clk_9\,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(7),
      DPO => \^axi_clk_10\,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_in(5 downto 0),
      ADDRB(5 downto 0) => p_0_in(5 downto 0),
      ADDRC(5 downto 0) => p_0_in(5 downto 0),
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => \^axi_clk_11\,
      DOB => \^axi_clk_12\,
      DOC => \^axi_clk_0\,
      DOD => NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\line_reg_r2_0_63_0_2_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => readPointer_reg(5),
      I1 => \readPointer_reg__0\(0),
      I2 => readPointer_reg(3),
      I3 => readPointer_reg(1),
      I4 => readPointer_reg(2),
      I5 => readPointer_reg(4),
      O => p_0_in(5)
    );
\line_reg_r2_0_63_0_2_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => readPointer_reg(4),
      I1 => readPointer_reg(2),
      I2 => readPointer_reg(1),
      I3 => readPointer_reg(3),
      I4 => \readPointer_reg__0\(0),
      O => p_0_in(4)
    );
\line_reg_r2_0_63_0_2_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => readPointer_reg(3),
      I1 => readPointer_reg(1),
      I2 => readPointer_reg(2),
      I3 => \readPointer_reg__0\(0),
      O => p_0_in(3)
    );
\line_reg_r2_0_63_0_2_i_4__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => readPointer_reg(2),
      I1 => readPointer_reg(1),
      I2 => \readPointer_reg__0\(0),
      O => p_0_in(2)
    );
\line_reg_r2_0_63_0_2_i_5__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \readPointer_reg__0\(0),
      I1 => readPointer_reg(1),
      O => p_0_in(1)
    );
\line_reg_r2_0_63_0_2_i_6__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \readPointer_reg__0\(0),
      O => p_0_in(0)
    );
line_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_in(5 downto 0),
      ADDRB(5 downto 0) => p_0_in(5 downto 0),
      ADDRC(5 downto 0) => p_0_in(5 downto 0),
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => \^axi_clk_13\,
      DOB => \^axi_clk_1\,
      DOC => \^axi_clk_14\,
      DOD => NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(6),
      DPO => \^axi_clk_2\,
      DPRA0 => p_0_in(0),
      DPRA1 => p_0_in(1),
      DPRA2 => p_0_in(2),
      DPRA3 => p_0_in(3),
      DPRA4 => p_0_in(4),
      DPRA5 => p_0_in(5),
      SPO => NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(7),
      DPO => \^axi_clk_15\,
      DPRA0 => p_0_in(0),
      DPRA1 => p_0_in(1),
      DPRA2 => p_0_in(2),
      DPRA3 => p_0_in(3),
      DPRA4 => p_0_in(4),
      DPRA5 => p_0_in(5),
      SPO => NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => p_2_in(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => p_2_in(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => p_2_in(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => \^axi_clk_16\,
      DOB => \^axi_clk_17\,
      DOC => \^axi_clk_18\,
      DOD => NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\line_reg_r3_0_63_0_2_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => readPointer_reg(5),
      I1 => readPointer_reg(2),
      I2 => readPointer_reg(1),
      I3 => readPointer_reg(3),
      I4 => readPointer_reg(4),
      O => p_2_in(5)
    );
\line_reg_r3_0_63_0_2_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => readPointer_reg(2),
      I1 => readPointer_reg(1),
      I2 => readPointer_reg(3),
      I3 => readPointer_reg(4),
      O => p_2_in(4)
    );
\line_reg_r3_0_63_0_2_i_3__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => readPointer_reg(3),
      I1 => readPointer_reg(1),
      I2 => readPointer_reg(2),
      O => p_2_in(3)
    );
\line_reg_r3_0_63_0_2_i_4__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => readPointer_reg(1),
      I1 => readPointer_reg(2),
      O => p_2_in(2)
    );
\line_reg_r3_0_63_0_2_i_5__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => readPointer_reg(1),
      O => p_2_in(1)
    );
line_reg_r3_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => p_2_in(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => p_2_in(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => p_2_in(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => \^axi_clk_19\,
      DOB => \^axi_clk_20\,
      DOC => \^axi_clk_21\,
      DOD => NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(6),
      DPO => \^axi_clk_22\,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => p_2_in(1),
      DPRA2 => p_2_in(2),
      DPRA3 => p_2_in(3),
      DPRA4 => p_2_in(4),
      DPRA5 => p_2_in(5),
      SPO => NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(7),
      DPO => \^axi_clk_23\,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => p_2_in(1),
      DPRA2 => p_2_in(2),
      DPRA3 => p_2_in(3),
      DPRA4 => p_2_in(4),
      DPRA5 => p_2_in(5),
      SPO => NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\readPointer[5]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => E(0),
      I1 => currentRdLineBuffer(1),
      I2 => currentRdLineBuffer(0),
      O => lineBuffRdData(2)
    );
\readPointer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(2),
      D => p_0_in(0),
      Q => \readPointer_reg__0\(0),
      R => axi_reset_n
    );
\readPointer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(2),
      D => p_0_in(1),
      Q => readPointer_reg(1),
      R => axi_reset_n
    );
\readPointer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(2),
      D => p_0_in(2),
      Q => readPointer_reg(2),
      R => axi_reset_n
    );
\readPointer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(2),
      D => p_0_in(3),
      Q => readPointer_reg(3),
      R => axi_reset_n
    );
\readPointer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(2),
      D => p_0_in(4),
      Q => readPointer_reg(4),
      R => axi_reset_n
    );
\readPointer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(2),
      D => p_0_in(5),
      Q => readPointer_reg(5),
      R => axi_reset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_14 is
  port (
    \currentRdLineBuffer_reg[1]\ : out STD_LOGIC;
    data_out01_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \currentRdLineBuffer_reg[0]\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[0]_0\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    data_out0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    data_out03_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_reset_n : in STD_LOGIC;
    axi_clk : in STD_LOGIC;
    \data_out[7]_i_86\ : in STD_LOGIC;
    \data_out[7]_i_86_0\ : in STD_LOGIC;
    currentRdLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out[7]_i_86_1\ : in STD_LOGIC;
    \data_out[7]_i_81\ : in STD_LOGIC;
    \data_out[7]_i_81_0\ : in STD_LOGIC;
    \data_out[7]_i_81_1\ : in STD_LOGIC;
    \data_out[7]_i_54\ : in STD_LOGIC;
    \data_out[7]_i_54_0\ : in STD_LOGIC;
    \data_out[7]_i_54_1\ : in STD_LOGIC;
    \data_out[7]_i_52\ : in STD_LOGIC;
    \data_out[7]_i_52_0\ : in STD_LOGIC;
    \data_out[7]_i_52_1\ : in STD_LOGIC;
    \data_out[7]_i_80\ : in STD_LOGIC;
    \data_out[7]_i_80_0\ : in STD_LOGIC;
    \data_out[7]_i_80_1\ : in STD_LOGIC;
    \data_out[7]_i_66__0\ : in STD_LOGIC;
    \data_out[7]_i_66__0_0\ : in STD_LOGIC;
    \data_out[7]_i_66__0_1\ : in STD_LOGIC;
    \data_out[7]_i_64__0\ : in STD_LOGIC;
    \data_out[7]_i_64__0_0\ : in STD_LOGIC;
    \data_out[7]_i_64__0_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_14 : entity is "lineBuffer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_14 is
  signal \^data_out0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_out01_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_out03_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lineBuffRdData : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \line_reg_r2_0_63_0_2_i_1__8_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_2__8_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_3__8_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_4__8_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_5__8_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_6__8_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_1__5_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_2__8_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_3__8_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_4__7_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_5__7_n_0\ : STD_LOGIC;
  signal readPointer_reg : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \readPointer_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of line_reg_r1_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of line_reg_r1_0_63_0_2 : label is "lB3/line";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of line_reg_r1_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of line_reg_r1_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_0_63_3_5 : label is "lB3/line";
  attribute ram_addr_begin of line_reg_r1_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_0_2 : label is "lB3/line";
  attribute ram_addr_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_0_2 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_3_5 : label is "lB3/line";
  attribute ram_addr_begin of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_0_63_0_2 : label is "lB3/line";
  attribute ram_addr_begin of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_0_2 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_0_63_3_5 : label is "lB3/line";
  attribute ram_addr_begin of line_reg_r3_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_0_63_7_7 : label is 7;
begin
  data_out0(7 downto 0) <= \^data_out0\(7 downto 0);
  data_out01_out(7 downto 0) <= \^data_out01_out\(7 downto 0);
  data_out03_out(7 downto 0) <= \^data_out03_out\(7 downto 0);
\data_out[7]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^data_out0\(5),
      I1 => \data_out[7]_i_52\,
      I2 => \data_out[7]_i_52_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_52_1\,
      O => \currentRdLineBuffer_reg[1]_0\(4)
    );
\data_out[7]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^data_out0\(0),
      I1 => \data_out[7]_i_54\,
      I2 => \data_out[7]_i_54_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_54_1\,
      O => \currentRdLineBuffer_reg[1]_0\(3)
    );
\data_out[7]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^data_out03_out\(5),
      I1 => \data_out[7]_i_64__0\,
      I2 => \data_out[7]_i_64__0_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_64__0_1\,
      O => \currentRdLineBuffer_reg[1]_0\(1)
    );
\data_out[7]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^data_out03_out\(0),
      I1 => \data_out[7]_i_66__0\,
      I2 => \data_out[7]_i_66__0_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_66__0_1\,
      O => \currentRdLineBuffer_reg[1]_0\(0)
    );
\data_out[7]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^data_out01_out\(5),
      I1 => \data_out[7]_i_80\,
      I2 => \data_out[7]_i_80_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_80_1\,
      O => \currentRdLineBuffer_reg[1]_0\(2)
    );
\data_out[7]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10C018C813031808"
    )
        port map (
      I0 => \^data_out01_out\(2),
      I1 => currentRdLineBuffer(0),
      I2 => currentRdLineBuffer(1),
      I3 => \data_out[7]_i_81\,
      I4 => \data_out[7]_i_81_0\,
      I5 => \data_out[7]_i_81_1\,
      O => \currentRdLineBuffer_reg[0]_0\
    );
\data_out[7]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCA599F033A5990F"
    )
        port map (
      I0 => \^data_out01_out\(0),
      I1 => \data_out[7]_i_86\,
      I2 => \data_out[7]_i_86_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_86_1\,
      O => \currentRdLineBuffer_reg[1]\
    );
\data_out[7]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10900C8C13900380"
    )
        port map (
      I0 => \^data_out01_out\(2),
      I1 => currentRdLineBuffer(0),
      I2 => currentRdLineBuffer(1),
      I3 => \data_out[7]_i_81\,
      I4 => \data_out[7]_i_81_0\,
      I5 => \data_out[7]_i_81_1\,
      O => \currentRdLineBuffer_reg[0]\
    );
line_reg_r1_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => \^data_out0\(0),
      DOB => \^data_out0\(1),
      DOC => \^data_out0\(2),
      DOD => NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => \^data_out0\(3),
      DOB => \^data_out0\(4),
      DOC => \^data_out0\(5),
      DOD => NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(6),
      DPO => \^data_out0\(6),
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(7),
      DPO => \^data_out0\(7),
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__8_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__8_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__8_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__8_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__8_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__8_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__8_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__8_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__8_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__8_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__8_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__8_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__8_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__8_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__8_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__8_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__8_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__8_n_0\,
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => \^data_out01_out\(0),
      DOB => \^data_out01_out\(1),
      DOC => \^data_out01_out\(2),
      DOD => NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\line_reg_r2_0_63_0_2_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => readPointer_reg(5),
      I1 => \readPointer_reg__0\(0),
      I2 => readPointer_reg(3),
      I3 => readPointer_reg(1),
      I4 => readPointer_reg(2),
      I5 => readPointer_reg(4),
      O => \line_reg_r2_0_63_0_2_i_1__8_n_0\
    );
\line_reg_r2_0_63_0_2_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => readPointer_reg(4),
      I1 => readPointer_reg(2),
      I2 => readPointer_reg(1),
      I3 => readPointer_reg(3),
      I4 => \readPointer_reg__0\(0),
      O => \line_reg_r2_0_63_0_2_i_2__8_n_0\
    );
\line_reg_r2_0_63_0_2_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => readPointer_reg(3),
      I1 => readPointer_reg(1),
      I2 => readPointer_reg(2),
      I3 => \readPointer_reg__0\(0),
      O => \line_reg_r2_0_63_0_2_i_3__8_n_0\
    );
\line_reg_r2_0_63_0_2_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => readPointer_reg(2),
      I1 => readPointer_reg(1),
      I2 => \readPointer_reg__0\(0),
      O => \line_reg_r2_0_63_0_2_i_4__8_n_0\
    );
\line_reg_r2_0_63_0_2_i_5__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \readPointer_reg__0\(0),
      I1 => readPointer_reg(1),
      O => \line_reg_r2_0_63_0_2_i_5__8_n_0\
    );
\line_reg_r2_0_63_0_2_i_6__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \readPointer_reg__0\(0),
      O => \line_reg_r2_0_63_0_2_i_6__8_n_0\
    );
line_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__8_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__8_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__8_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__8_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__8_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__8_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__8_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__8_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__8_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__8_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__8_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__8_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__8_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__8_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__8_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__8_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__8_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__8_n_0\,
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => \^data_out01_out\(3),
      DOB => \^data_out01_out\(4),
      DOC => \^data_out01_out\(5),
      DOD => NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(6),
      DPO => \^data_out01_out\(6),
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__8_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__8_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__8_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__8_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__8_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__8_n_0\,
      SPO => NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(7),
      DPO => \^data_out01_out\(7),
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__8_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__8_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__8_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__8_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__8_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__8_n_0\,
      SPO => NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__5_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__8_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__8_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__7_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__7_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__5_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__8_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__8_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__7_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__7_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__5_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__8_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__8_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__7_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__7_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => \^data_out03_out\(0),
      DOB => \^data_out03_out\(1),
      DOC => \^data_out03_out\(2),
      DOD => NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\line_reg_r3_0_63_0_2_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => readPointer_reg(5),
      I1 => readPointer_reg(2),
      I2 => readPointer_reg(1),
      I3 => readPointer_reg(3),
      I4 => readPointer_reg(4),
      O => \line_reg_r3_0_63_0_2_i_1__5_n_0\
    );
\line_reg_r3_0_63_0_2_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => readPointer_reg(2),
      I1 => readPointer_reg(1),
      I2 => readPointer_reg(3),
      I3 => readPointer_reg(4),
      O => \line_reg_r3_0_63_0_2_i_2__8_n_0\
    );
\line_reg_r3_0_63_0_2_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => readPointer_reg(3),
      I1 => readPointer_reg(1),
      I2 => readPointer_reg(2),
      O => \line_reg_r3_0_63_0_2_i_3__8_n_0\
    );
\line_reg_r3_0_63_0_2_i_4__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => readPointer_reg(1),
      I1 => readPointer_reg(2),
      O => \line_reg_r3_0_63_0_2_i_4__7_n_0\
    );
\line_reg_r3_0_63_0_2_i_5__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => readPointer_reg(1),
      O => \line_reg_r3_0_63_0_2_i_5__7_n_0\
    );
line_reg_r3_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__5_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__8_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__8_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__7_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__7_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__5_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__8_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__8_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__7_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__7_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__5_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__8_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__8_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__7_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__7_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => \^data_out03_out\(3),
      DOB => \^data_out03_out\(4),
      DOC => \^data_out03_out\(5),
      DOD => NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(6),
      DPO => \^data_out03_out\(6),
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__7_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__7_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__8_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__8_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__5_n_0\,
      SPO => NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(7),
      DPO => \^data_out03_out\(7),
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__7_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__7_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__8_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__8_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__5_n_0\,
      SPO => NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\readPointer[5]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => E(0),
      I1 => currentRdLineBuffer(1),
      I2 => currentRdLineBuffer(0),
      O => lineBuffRdData(3)
    );
\readPointer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(3),
      D => \line_reg_r2_0_63_0_2_i_6__8_n_0\,
      Q => \readPointer_reg__0\(0),
      R => axi_reset_n
    );
\readPointer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(3),
      D => \line_reg_r2_0_63_0_2_i_5__8_n_0\,
      Q => readPointer_reg(1),
      R => axi_reset_n
    );
\readPointer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(3),
      D => \line_reg_r2_0_63_0_2_i_4__8_n_0\,
      Q => readPointer_reg(2),
      R => axi_reset_n
    );
\readPointer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(3),
      D => \line_reg_r2_0_63_0_2_i_3__8_n_0\,
      Q => readPointer_reg(3),
      R => axi_reset_n
    );
\readPointer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(3),
      D => \line_reg_r2_0_63_0_2_i_2__8_n_0\,
      Q => readPointer_reg(4),
      R => axi_reset_n
    );
\readPointer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(3),
      D => \line_reg_r2_0_63_0_2_i_1__8_n_0\,
      Q => readPointer_reg(5),
      R => axi_reset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_15 is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \currentRdLineBuffer_reg[1]\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_0\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_1\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \readPointer_reg[8]_0\ : out STD_LOGIC;
    \readPointer_reg[8]_1\ : out STD_LOGIC;
    \readPointer_reg[8]_2\ : out STD_LOGIC;
    \readPointer_reg[8]_3\ : out STD_LOGIC;
    \readPointer_reg[8]_4\ : out STD_LOGIC;
    \readPointer_reg[8]_5\ : out STD_LOGIC;
    \readPointer_reg[8]_6\ : out STD_LOGIC;
    \readPointer_reg[8]_7\ : out STD_LOGIC;
    \readPointer_reg[8]_8\ : out STD_LOGIC;
    \readPointer_reg[8]_9\ : out STD_LOGIC;
    \readPointer_reg[8]_10\ : out STD_LOGIC;
    \readPointer_reg[8]_11\ : out STD_LOGIC;
    \readPointer_reg[8]_12\ : out STD_LOGIC;
    \readPointer_reg[8]_13\ : out STD_LOGIC;
    \readPointer_reg[8]_14\ : out STD_LOGIC;
    \readPointer_reg[8]_15\ : out STD_LOGIC;
    \readPointer_reg[8]_16\ : out STD_LOGIC;
    \readPointer_reg[8]_17\ : out STD_LOGIC;
    \readPointer_reg[8]_18\ : out STD_LOGIC;
    \readPointer_reg[8]_19\ : out STD_LOGIC;
    \readPointer_reg[8]_20\ : out STD_LOGIC;
    \readPointer_reg[8]_21\ : out STD_LOGIC;
    \readPointer_reg[8]_22\ : out STD_LOGIC;
    \readPointer_reg[8]_23\ : out STD_LOGIC;
    axi_reset_n : in STD_LOGIC;
    axi_clk : in STD_LOGIC;
    \mult_x_reg[2][2]\ : in STD_LOGIC;
    \mult_y_reg[2][1]\ : in STD_LOGIC;
    \mult_y_reg[2][1]_0\ : in STD_LOGIC;
    currentRdLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \mult_y_reg[2][2]\ : in STD_LOGIC;
    \mult_y_reg[2][2]_0\ : in STD_LOGIC;
    \mult_y_reg[2][3]\ : in STD_LOGIC;
    \mult_y_reg[2][3]_0\ : in STD_LOGIC;
    \mult_y_reg[2][4]\ : in STD_LOGIC;
    \mult_y_reg[2][4]_0\ : in STD_LOGIC;
    \mult_y_reg[2][5]\ : in STD_LOGIC;
    \mult_y_reg[2][5]_0\ : in STD_LOGIC;
    \mult_y_reg[2][6]\ : in STD_LOGIC;
    \mult_y_reg[2][6]_0\ : in STD_LOGIC;
    \mult_y_reg[2][7]\ : in STD_LOGIC;
    \mult_y_reg[2][7]_0\ : in STD_LOGIC;
    \mult_y_reg[1][2]\ : in STD_LOGIC;
    \mult_y_reg[1][2]_0\ : in STD_LOGIC;
    data_out01_out : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \mult_y_reg[1][3]\ : in STD_LOGIC;
    \mult_y_reg[1][3]_0\ : in STD_LOGIC;
    \mult_y_reg[1][4]\ : in STD_LOGIC;
    \mult_y_reg[1][4]_0\ : in STD_LOGIC;
    \mult_y_reg[1][5]\ : in STD_LOGIC;
    \mult_y_reg[1][5]_0\ : in STD_LOGIC;
    \mult_y_reg[1][6]\ : in STD_LOGIC;
    \mult_y_reg[1][6]_0\ : in STD_LOGIC;
    \mult_y_reg[1][7]\ : in STD_LOGIC;
    \mult_y_reg[1][7]_0\ : in STD_LOGIC;
    \mult_y_reg[1][8]\ : in STD_LOGIC;
    \mult_y_reg[1][8]_0\ : in STD_LOGIC;
    \mult_y_reg[0][1]\ : in STD_LOGIC;
    \mult_y_reg[0][1]_0\ : in STD_LOGIC;
    data_out03_out : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \mult_y_reg[0][2]\ : in STD_LOGIC;
    \mult_y_reg[0][2]_0\ : in STD_LOGIC;
    \mult_y_reg[0][3]\ : in STD_LOGIC;
    \mult_y_reg[0][3]_0\ : in STD_LOGIC;
    \mult_y_reg[0][4]\ : in STD_LOGIC;
    \mult_y_reg[0][4]_0\ : in STD_LOGIC;
    \mult_y_reg[0][5]\ : in STD_LOGIC;
    \mult_y_reg[0][5]_0\ : in STD_LOGIC;
    \mult_y_reg[0][6]\ : in STD_LOGIC;
    \mult_y_reg[0][6]_0\ : in STD_LOGIC;
    \mult_y_reg[0][7]\ : in STD_LOGIC;
    \mult_y_reg[0][7]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \writePointer_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_15 : entity is "lineBuffer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_15 is
  signal \^currentrdlinebuffer_reg[1]\ : STD_LOGIC;
  signal \^currentrdlinebuffer_reg[1]_0\ : STD_LOGIC;
  signal \^currentrdlinebuffer_reg[1]_1\ : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal lineBuffRdData : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \line_reg_r1_0_63_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal line_reg_r1_0_63_0_2_n_0 : STD_LOGIC;
  signal line_reg_r1_0_63_0_2_n_1 : STD_LOGIC;
  signal line_reg_r1_0_63_0_2_n_2 : STD_LOGIC;
  signal line_reg_r1_0_63_3_5_n_0 : STD_LOGIC;
  signal line_reg_r1_0_63_3_5_n_1 : STD_LOGIC;
  signal line_reg_r1_0_63_3_5_n_2 : STD_LOGIC;
  signal line_reg_r1_0_63_6_6_n_0 : STD_LOGIC;
  signal line_reg_r1_0_63_7_7_n_0 : STD_LOGIC;
  signal \line_reg_r1_128_191_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal line_reg_r1_128_191_0_2_n_0 : STD_LOGIC;
  signal line_reg_r1_128_191_0_2_n_1 : STD_LOGIC;
  signal line_reg_r1_128_191_0_2_n_2 : STD_LOGIC;
  signal line_reg_r1_128_191_3_5_n_0 : STD_LOGIC;
  signal line_reg_r1_128_191_3_5_n_1 : STD_LOGIC;
  signal line_reg_r1_128_191_3_5_n_2 : STD_LOGIC;
  signal line_reg_r1_128_191_6_6_n_0 : STD_LOGIC;
  signal line_reg_r1_128_191_7_7_n_0 : STD_LOGIC;
  signal \line_reg_r1_192_255_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal line_reg_r1_192_255_0_2_n_0 : STD_LOGIC;
  signal line_reg_r1_192_255_0_2_n_1 : STD_LOGIC;
  signal line_reg_r1_192_255_0_2_n_2 : STD_LOGIC;
  signal line_reg_r1_192_255_3_5_n_0 : STD_LOGIC;
  signal line_reg_r1_192_255_3_5_n_1 : STD_LOGIC;
  signal line_reg_r1_192_255_3_5_n_2 : STD_LOGIC;
  signal line_reg_r1_192_255_6_6_n_0 : STD_LOGIC;
  signal line_reg_r1_192_255_7_7_n_0 : STD_LOGIC;
  signal \line_reg_r1_256_319_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal line_reg_r1_256_319_0_2_n_0 : STD_LOGIC;
  signal line_reg_r1_256_319_0_2_n_1 : STD_LOGIC;
  signal line_reg_r1_256_319_0_2_n_2 : STD_LOGIC;
  signal line_reg_r1_256_319_3_5_n_0 : STD_LOGIC;
  signal line_reg_r1_256_319_3_5_n_1 : STD_LOGIC;
  signal line_reg_r1_256_319_3_5_n_2 : STD_LOGIC;
  signal line_reg_r1_256_319_6_6_n_0 : STD_LOGIC;
  signal line_reg_r1_256_319_7_7_n_0 : STD_LOGIC;
  signal \line_reg_r1_320_383_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal line_reg_r1_320_383_0_2_n_0 : STD_LOGIC;
  signal line_reg_r1_320_383_0_2_n_1 : STD_LOGIC;
  signal line_reg_r1_320_383_0_2_n_2 : STD_LOGIC;
  signal line_reg_r1_320_383_3_5_n_0 : STD_LOGIC;
  signal line_reg_r1_320_383_3_5_n_1 : STD_LOGIC;
  signal line_reg_r1_320_383_3_5_n_2 : STD_LOGIC;
  signal line_reg_r1_320_383_6_6_n_0 : STD_LOGIC;
  signal line_reg_r1_320_383_7_7_n_0 : STD_LOGIC;
  signal \line_reg_r1_384_447_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal line_reg_r1_384_447_0_2_n_0 : STD_LOGIC;
  signal line_reg_r1_384_447_0_2_n_1 : STD_LOGIC;
  signal line_reg_r1_384_447_0_2_n_2 : STD_LOGIC;
  signal line_reg_r1_384_447_3_5_n_0 : STD_LOGIC;
  signal line_reg_r1_384_447_3_5_n_1 : STD_LOGIC;
  signal line_reg_r1_384_447_3_5_n_2 : STD_LOGIC;
  signal line_reg_r1_384_447_6_6_n_0 : STD_LOGIC;
  signal line_reg_r1_384_447_7_7_n_0 : STD_LOGIC;
  signal \line_reg_r1_448_511_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal line_reg_r1_448_511_0_2_n_0 : STD_LOGIC;
  signal line_reg_r1_448_511_0_2_n_1 : STD_LOGIC;
  signal line_reg_r1_448_511_0_2_n_2 : STD_LOGIC;
  signal line_reg_r1_448_511_3_5_n_0 : STD_LOGIC;
  signal line_reg_r1_448_511_3_5_n_1 : STD_LOGIC;
  signal line_reg_r1_448_511_3_5_n_2 : STD_LOGIC;
  signal line_reg_r1_448_511_6_6_n_0 : STD_LOGIC;
  signal line_reg_r1_448_511_7_7_n_0 : STD_LOGIC;
  signal \line_reg_r1_64_127_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal line_reg_r1_64_127_0_2_n_0 : STD_LOGIC;
  signal line_reg_r1_64_127_0_2_n_1 : STD_LOGIC;
  signal line_reg_r1_64_127_0_2_n_2 : STD_LOGIC;
  signal line_reg_r1_64_127_3_5_n_0 : STD_LOGIC;
  signal line_reg_r1_64_127_3_5_n_1 : STD_LOGIC;
  signal line_reg_r1_64_127_3_5_n_2 : STD_LOGIC;
  signal line_reg_r1_64_127_6_6_n_0 : STD_LOGIC;
  signal line_reg_r1_64_127_7_7_n_0 : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_1__3_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_2__3_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_3__3_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_4__3_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_5__3_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_6__3_n_0\ : STD_LOGIC;
  signal line_reg_r2_0_63_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_0_63_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_0_63_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_0_63_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_0_63_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_0_63_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_0_63_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_0_63_7_7_n_0 : STD_LOGIC;
  signal line_reg_r2_128_191_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_128_191_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_128_191_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_128_191_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_128_191_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_128_191_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_128_191_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_128_191_7_7_n_0 : STD_LOGIC;
  signal line_reg_r2_192_255_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_192_255_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_192_255_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_192_255_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_192_255_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_192_255_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_192_255_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_192_255_7_7_n_0 : STD_LOGIC;
  signal line_reg_r2_256_319_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_256_319_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_256_319_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_256_319_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_256_319_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_256_319_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_256_319_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_256_319_7_7_n_0 : STD_LOGIC;
  signal line_reg_r2_320_383_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_320_383_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_320_383_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_320_383_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_320_383_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_320_383_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_320_383_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_320_383_7_7_n_0 : STD_LOGIC;
  signal line_reg_r2_384_447_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_384_447_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_384_447_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_384_447_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_384_447_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_384_447_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_384_447_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_384_447_7_7_n_0 : STD_LOGIC;
  signal line_reg_r2_448_511_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_448_511_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_448_511_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_448_511_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_448_511_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_448_511_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_448_511_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_448_511_7_7_n_0 : STD_LOGIC;
  signal line_reg_r2_64_127_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_64_127_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_64_127_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_64_127_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_64_127_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_64_127_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_64_127_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_64_127_7_7_n_0 : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_1__12_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_2__3_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_3__3_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_4__4_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_5__4_n_0\ : STD_LOGIC;
  signal line_reg_r3_0_63_0_2_n_0 : STD_LOGIC;
  signal line_reg_r3_0_63_0_2_n_1 : STD_LOGIC;
  signal line_reg_r3_0_63_0_2_n_2 : STD_LOGIC;
  signal line_reg_r3_0_63_3_5_n_0 : STD_LOGIC;
  signal line_reg_r3_0_63_3_5_n_1 : STD_LOGIC;
  signal line_reg_r3_0_63_3_5_n_2 : STD_LOGIC;
  signal line_reg_r3_0_63_6_6_n_0 : STD_LOGIC;
  signal line_reg_r3_0_63_7_7_n_0 : STD_LOGIC;
  signal line_reg_r3_128_191_0_2_n_0 : STD_LOGIC;
  signal line_reg_r3_128_191_0_2_n_1 : STD_LOGIC;
  signal line_reg_r3_128_191_0_2_n_2 : STD_LOGIC;
  signal line_reg_r3_128_191_3_5_n_0 : STD_LOGIC;
  signal line_reg_r3_128_191_3_5_n_1 : STD_LOGIC;
  signal line_reg_r3_128_191_3_5_n_2 : STD_LOGIC;
  signal line_reg_r3_128_191_6_6_n_0 : STD_LOGIC;
  signal line_reg_r3_128_191_7_7_n_0 : STD_LOGIC;
  signal line_reg_r3_192_255_0_2_n_0 : STD_LOGIC;
  signal line_reg_r3_192_255_0_2_n_1 : STD_LOGIC;
  signal line_reg_r3_192_255_0_2_n_2 : STD_LOGIC;
  signal line_reg_r3_192_255_3_5_n_0 : STD_LOGIC;
  signal line_reg_r3_192_255_3_5_n_1 : STD_LOGIC;
  signal line_reg_r3_192_255_3_5_n_2 : STD_LOGIC;
  signal line_reg_r3_192_255_6_6_n_0 : STD_LOGIC;
  signal line_reg_r3_192_255_7_7_n_0 : STD_LOGIC;
  signal line_reg_r3_256_319_0_2_n_0 : STD_LOGIC;
  signal line_reg_r3_256_319_0_2_n_1 : STD_LOGIC;
  signal line_reg_r3_256_319_0_2_n_2 : STD_LOGIC;
  signal line_reg_r3_256_319_3_5_n_0 : STD_LOGIC;
  signal line_reg_r3_256_319_3_5_n_1 : STD_LOGIC;
  signal line_reg_r3_256_319_3_5_n_2 : STD_LOGIC;
  signal line_reg_r3_256_319_6_6_n_0 : STD_LOGIC;
  signal line_reg_r3_256_319_7_7_n_0 : STD_LOGIC;
  signal line_reg_r3_320_383_0_2_n_0 : STD_LOGIC;
  signal line_reg_r3_320_383_0_2_n_1 : STD_LOGIC;
  signal line_reg_r3_320_383_0_2_n_2 : STD_LOGIC;
  signal line_reg_r3_320_383_3_5_n_0 : STD_LOGIC;
  signal line_reg_r3_320_383_3_5_n_1 : STD_LOGIC;
  signal line_reg_r3_320_383_3_5_n_2 : STD_LOGIC;
  signal line_reg_r3_320_383_6_6_n_0 : STD_LOGIC;
  signal line_reg_r3_320_383_7_7_n_0 : STD_LOGIC;
  signal line_reg_r3_384_447_0_2_n_0 : STD_LOGIC;
  signal line_reg_r3_384_447_0_2_n_1 : STD_LOGIC;
  signal line_reg_r3_384_447_0_2_n_2 : STD_LOGIC;
  signal line_reg_r3_384_447_3_5_n_0 : STD_LOGIC;
  signal line_reg_r3_384_447_3_5_n_1 : STD_LOGIC;
  signal line_reg_r3_384_447_3_5_n_2 : STD_LOGIC;
  signal line_reg_r3_384_447_6_6_n_0 : STD_LOGIC;
  signal line_reg_r3_384_447_7_7_n_0 : STD_LOGIC;
  signal line_reg_r3_448_511_0_2_n_0 : STD_LOGIC;
  signal line_reg_r3_448_511_0_2_n_1 : STD_LOGIC;
  signal line_reg_r3_448_511_0_2_n_2 : STD_LOGIC;
  signal line_reg_r3_448_511_3_5_n_0 : STD_LOGIC;
  signal line_reg_r3_448_511_3_5_n_1 : STD_LOGIC;
  signal line_reg_r3_448_511_3_5_n_2 : STD_LOGIC;
  signal line_reg_r3_448_511_6_6_n_0 : STD_LOGIC;
  signal line_reg_r3_448_511_7_7_n_0 : STD_LOGIC;
  signal line_reg_r3_64_127_0_2_n_0 : STD_LOGIC;
  signal line_reg_r3_64_127_0_2_n_1 : STD_LOGIC;
  signal line_reg_r3_64_127_0_2_n_2 : STD_LOGIC;
  signal line_reg_r3_64_127_3_5_n_0 : STD_LOGIC;
  signal line_reg_r3_64_127_3_5_n_1 : STD_LOGIC;
  signal line_reg_r3_64_127_3_5_n_2 : STD_LOGIC;
  signal line_reg_r3_64_127_6_6_n_0 : STD_LOGIC;
  signal line_reg_r3_64_127_7_7_n_0 : STD_LOGIC;
  signal \mult_x[2][9]_i_2_n_0\ : STD_LOGIC;
  signal \mult_y[0][0]_i_3_n_0\ : STD_LOGIC;
  signal \mult_y[0][0]_i_4_n_0\ : STD_LOGIC;
  signal \mult_y[0][1]_i_3_n_0\ : STD_LOGIC;
  signal \mult_y[0][1]_i_4_n_0\ : STD_LOGIC;
  signal \mult_y[0][2]_i_3_n_0\ : STD_LOGIC;
  signal \mult_y[0][2]_i_4_n_0\ : STD_LOGIC;
  signal \mult_y[0][3]_i_3_n_0\ : STD_LOGIC;
  signal \mult_y[0][3]_i_4_n_0\ : STD_LOGIC;
  signal \mult_y[0][4]_i_3_n_0\ : STD_LOGIC;
  signal \mult_y[0][4]_i_4_n_0\ : STD_LOGIC;
  signal \mult_y[0][5]_i_3_n_0\ : STD_LOGIC;
  signal \mult_y[0][5]_i_4_n_0\ : STD_LOGIC;
  signal \mult_y[0][6]_i_3_n_0\ : STD_LOGIC;
  signal \mult_y[0][6]_i_4_n_0\ : STD_LOGIC;
  signal \mult_y[0][7]_i_3_n_0\ : STD_LOGIC;
  signal \mult_y[0][7]_i_4_n_0\ : STD_LOGIC;
  signal \mult_y[0][7]_i_5_n_0\ : STD_LOGIC;
  signal \mult_y[0][7]_i_6_n_0\ : STD_LOGIC;
  signal \mult_y[0][7]_i_7_n_0\ : STD_LOGIC;
  signal \mult_y[1][2]_i_3_n_0\ : STD_LOGIC;
  signal \mult_y[1][2]_i_4_n_0\ : STD_LOGIC;
  signal \mult_y[1][3]_i_3_n_0\ : STD_LOGIC;
  signal \mult_y[1][3]_i_4_n_0\ : STD_LOGIC;
  signal \mult_y[1][4]_i_3_n_0\ : STD_LOGIC;
  signal \mult_y[1][4]_i_4_n_0\ : STD_LOGIC;
  signal \mult_y[1][5]_i_3_n_0\ : STD_LOGIC;
  signal \mult_y[1][5]_i_4_n_0\ : STD_LOGIC;
  signal \mult_y[1][6]_i_3_n_0\ : STD_LOGIC;
  signal \mult_y[1][6]_i_4_n_0\ : STD_LOGIC;
  signal \mult_y[1][7]_i_3_n_0\ : STD_LOGIC;
  signal \mult_y[1][7]_i_4_n_0\ : STD_LOGIC;
  signal \mult_y[1][8]_i_3_n_0\ : STD_LOGIC;
  signal \mult_y[1][8]_i_4_n_0\ : STD_LOGIC;
  signal \mult_y[2][1]_i_3_n_0\ : STD_LOGIC;
  signal \mult_y[2][1]_i_4_n_0\ : STD_LOGIC;
  signal \mult_y[2][2]_i_3_n_0\ : STD_LOGIC;
  signal \mult_y[2][2]_i_4_n_0\ : STD_LOGIC;
  signal \mult_y[2][3]_i_3_n_0\ : STD_LOGIC;
  signal \mult_y[2][3]_i_4_n_0\ : STD_LOGIC;
  signal \mult_y[2][4]_i_3_n_0\ : STD_LOGIC;
  signal \mult_y[2][4]_i_4_n_0\ : STD_LOGIC;
  signal \mult_y[2][5]_i_3_n_0\ : STD_LOGIC;
  signal \mult_y[2][5]_i_4_n_0\ : STD_LOGIC;
  signal \mult_y[2][6]_i_3_n_0\ : STD_LOGIC;
  signal \mult_y[2][6]_i_4_n_0\ : STD_LOGIC;
  signal \mult_y[2][7]_i_3_n_0\ : STD_LOGIC;
  signal \mult_y[2][7]_i_4_n_0\ : STD_LOGIC;
  signal \mult_y[7][1]_i_3_n_0\ : STD_LOGIC;
  signal \mult_y[7][1]_i_4_n_0\ : STD_LOGIC;
  signal \mult_y[8][0]_i_3_n_0\ : STD_LOGIC;
  signal \mult_y[8][0]_i_4_n_0\ : STD_LOGIC;
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \readPointer[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \readPointer[6]_i_2_n_0\ : STD_LOGIC;
  signal \readPointer[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \readPointer[8]_i_1__0_n_0\ : STD_LOGIC;
  signal readPointer_reg : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \^readpointer_reg[8]_0\ : STD_LOGIC;
  signal \^readpointer_reg[8]_1\ : STD_LOGIC;
  signal \^readpointer_reg[8]_10\ : STD_LOGIC;
  signal \^readpointer_reg[8]_11\ : STD_LOGIC;
  signal \^readpointer_reg[8]_12\ : STD_LOGIC;
  signal \^readpointer_reg[8]_13\ : STD_LOGIC;
  signal \^readpointer_reg[8]_14\ : STD_LOGIC;
  signal \^readpointer_reg[8]_15\ : STD_LOGIC;
  signal \^readpointer_reg[8]_16\ : STD_LOGIC;
  signal \^readpointer_reg[8]_17\ : STD_LOGIC;
  signal \^readpointer_reg[8]_18\ : STD_LOGIC;
  signal \^readpointer_reg[8]_19\ : STD_LOGIC;
  signal \^readpointer_reg[8]_2\ : STD_LOGIC;
  signal \^readpointer_reg[8]_20\ : STD_LOGIC;
  signal \^readpointer_reg[8]_3\ : STD_LOGIC;
  signal \^readpointer_reg[8]_4\ : STD_LOGIC;
  signal \^readpointer_reg[8]_5\ : STD_LOGIC;
  signal \^readpointer_reg[8]_6\ : STD_LOGIC;
  signal \^readpointer_reg[8]_7\ : STD_LOGIC;
  signal \^readpointer_reg[8]_8\ : STD_LOGIC;
  signal \^readpointer_reg[8]_9\ : STD_LOGIC;
  signal \readPointer_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \writePointer[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[0]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[1]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[2]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[3]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[4]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[5]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[6]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[7]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[8]\ : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of line_reg_r1_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of line_reg_r1_0_63_0_2 : label is "lB0/line";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of line_reg_r1_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of line_reg_r1_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_0_63_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_128_191_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_128_191_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_128_191_0_2 : label is 128;
  attribute ram_addr_end of line_reg_r1_128_191_0_2 : label is 191;
  attribute ram_offset of line_reg_r1_128_191_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r1_128_191_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r1_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_128_191_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_128_191_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_128_191_3_5 : label is 128;
  attribute ram_addr_end of line_reg_r1_128_191_3_5 : label is 191;
  attribute ram_offset of line_reg_r1_128_191_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_128_191_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_128_191_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_128_191_6_6 : label is 128;
  attribute ram_addr_end of line_reg_r1_128_191_6_6 : label is 191;
  attribute ram_offset of line_reg_r1_128_191_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_128_191_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_128_191_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_128_191_7_7 : label is 128;
  attribute ram_addr_end of line_reg_r1_128_191_7_7 : label is 191;
  attribute ram_offset of line_reg_r1_128_191_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_128_191_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_192_255_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_192_255_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_192_255_0_2 : label is 192;
  attribute ram_addr_end of line_reg_r1_192_255_0_2 : label is 255;
  attribute ram_offset of line_reg_r1_192_255_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r1_192_255_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r1_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_192_255_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_192_255_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_192_255_3_5 : label is 192;
  attribute ram_addr_end of line_reg_r1_192_255_3_5 : label is 255;
  attribute ram_offset of line_reg_r1_192_255_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_192_255_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_192_255_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_192_255_6_6 : label is 192;
  attribute ram_addr_end of line_reg_r1_192_255_6_6 : label is 255;
  attribute ram_offset of line_reg_r1_192_255_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_192_255_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_192_255_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_192_255_7_7 : label is 192;
  attribute ram_addr_end of line_reg_r1_192_255_7_7 : label is 255;
  attribute ram_offset of line_reg_r1_192_255_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_192_255_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_256_319_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_256_319_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_256_319_0_2 : label is 256;
  attribute ram_addr_end of line_reg_r1_256_319_0_2 : label is 319;
  attribute ram_offset of line_reg_r1_256_319_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r1_256_319_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r1_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_256_319_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_256_319_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_256_319_3_5 : label is 256;
  attribute ram_addr_end of line_reg_r1_256_319_3_5 : label is 319;
  attribute ram_offset of line_reg_r1_256_319_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_256_319_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_256_319_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_256_319_6_6 : label is 256;
  attribute ram_addr_end of line_reg_r1_256_319_6_6 : label is 319;
  attribute ram_offset of line_reg_r1_256_319_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_256_319_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_256_319_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_256_319_7_7 : label is 256;
  attribute ram_addr_end of line_reg_r1_256_319_7_7 : label is 319;
  attribute ram_offset of line_reg_r1_256_319_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_256_319_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_320_383_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_320_383_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_320_383_0_2 : label is 320;
  attribute ram_addr_end of line_reg_r1_320_383_0_2 : label is 383;
  attribute ram_offset of line_reg_r1_320_383_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r1_320_383_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r1_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_320_383_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_320_383_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_320_383_3_5 : label is 320;
  attribute ram_addr_end of line_reg_r1_320_383_3_5 : label is 383;
  attribute ram_offset of line_reg_r1_320_383_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_320_383_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_320_383_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_320_383_6_6 : label is 320;
  attribute ram_addr_end of line_reg_r1_320_383_6_6 : label is 383;
  attribute ram_offset of line_reg_r1_320_383_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_320_383_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_320_383_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_320_383_7_7 : label is 320;
  attribute ram_addr_end of line_reg_r1_320_383_7_7 : label is 383;
  attribute ram_offset of line_reg_r1_320_383_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_320_383_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_384_447_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_384_447_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_384_447_0_2 : label is 384;
  attribute ram_addr_end of line_reg_r1_384_447_0_2 : label is 447;
  attribute ram_offset of line_reg_r1_384_447_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r1_384_447_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r1_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_384_447_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_384_447_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_384_447_3_5 : label is 384;
  attribute ram_addr_end of line_reg_r1_384_447_3_5 : label is 447;
  attribute ram_offset of line_reg_r1_384_447_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_384_447_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_384_447_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_384_447_6_6 : label is 384;
  attribute ram_addr_end of line_reg_r1_384_447_6_6 : label is 447;
  attribute ram_offset of line_reg_r1_384_447_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_384_447_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_384_447_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_384_447_7_7 : label is 384;
  attribute ram_addr_end of line_reg_r1_384_447_7_7 : label is 447;
  attribute ram_offset of line_reg_r1_384_447_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_384_447_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_448_511_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_448_511_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_448_511_0_2 : label is 448;
  attribute ram_addr_end of line_reg_r1_448_511_0_2 : label is 1279;
  attribute ram_offset of line_reg_r1_448_511_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r1_448_511_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r1_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_448_511_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_448_511_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_448_511_3_5 : label is 448;
  attribute ram_addr_end of line_reg_r1_448_511_3_5 : label is 1279;
  attribute ram_offset of line_reg_r1_448_511_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_448_511_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_448_511_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_448_511_6_6 : label is 448;
  attribute ram_addr_end of line_reg_r1_448_511_6_6 : label is 1279;
  attribute ram_offset of line_reg_r1_448_511_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_448_511_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_448_511_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_448_511_7_7 : label is 448;
  attribute ram_addr_end of line_reg_r1_448_511_7_7 : label is 1279;
  attribute ram_offset of line_reg_r1_448_511_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_448_511_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_64_127_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_64_127_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_64_127_0_2 : label is 64;
  attribute ram_addr_end of line_reg_r1_64_127_0_2 : label is 127;
  attribute ram_offset of line_reg_r1_64_127_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r1_64_127_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r1_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_64_127_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_64_127_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_64_127_3_5 : label is 64;
  attribute ram_addr_end of line_reg_r1_64_127_3_5 : label is 127;
  attribute ram_offset of line_reg_r1_64_127_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_64_127_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_64_127_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_64_127_6_6 : label is 64;
  attribute ram_addr_end of line_reg_r1_64_127_6_6 : label is 127;
  attribute ram_offset of line_reg_r1_64_127_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_64_127_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_64_127_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_64_127_7_7 : label is 64;
  attribute ram_addr_end of line_reg_r1_64_127_7_7 : label is 127;
  attribute ram_offset of line_reg_r1_64_127_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_64_127_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_64_127_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_0_2 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_128_191_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_128_191_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_128_191_0_2 : label is 128;
  attribute ram_addr_end of line_reg_r2_128_191_0_2 : label is 191;
  attribute ram_offset of line_reg_r2_128_191_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_128_191_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_128_191_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_128_191_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_128_191_3_5 : label is 128;
  attribute ram_addr_end of line_reg_r2_128_191_3_5 : label is 191;
  attribute ram_offset of line_reg_r2_128_191_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_128_191_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_128_191_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_128_191_6_6 : label is 128;
  attribute ram_addr_end of line_reg_r2_128_191_6_6 : label is 191;
  attribute ram_offset of line_reg_r2_128_191_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_128_191_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_128_191_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_128_191_7_7 : label is 128;
  attribute ram_addr_end of line_reg_r2_128_191_7_7 : label is 191;
  attribute ram_offset of line_reg_r2_128_191_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_128_191_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_192_255_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_192_255_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_192_255_0_2 : label is 192;
  attribute ram_addr_end of line_reg_r2_192_255_0_2 : label is 255;
  attribute ram_offset of line_reg_r2_192_255_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_192_255_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_192_255_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_192_255_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_192_255_3_5 : label is 192;
  attribute ram_addr_end of line_reg_r2_192_255_3_5 : label is 255;
  attribute ram_offset of line_reg_r2_192_255_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_192_255_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_192_255_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_192_255_6_6 : label is 192;
  attribute ram_addr_end of line_reg_r2_192_255_6_6 : label is 255;
  attribute ram_offset of line_reg_r2_192_255_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_192_255_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_192_255_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_192_255_7_7 : label is 192;
  attribute ram_addr_end of line_reg_r2_192_255_7_7 : label is 255;
  attribute ram_offset of line_reg_r2_192_255_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_192_255_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_256_319_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_256_319_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_256_319_0_2 : label is 256;
  attribute ram_addr_end of line_reg_r2_256_319_0_2 : label is 319;
  attribute ram_offset of line_reg_r2_256_319_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_256_319_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_256_319_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_256_319_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_256_319_3_5 : label is 256;
  attribute ram_addr_end of line_reg_r2_256_319_3_5 : label is 319;
  attribute ram_offset of line_reg_r2_256_319_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_256_319_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_256_319_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_256_319_6_6 : label is 256;
  attribute ram_addr_end of line_reg_r2_256_319_6_6 : label is 319;
  attribute ram_offset of line_reg_r2_256_319_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_256_319_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_256_319_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_256_319_7_7 : label is 256;
  attribute ram_addr_end of line_reg_r2_256_319_7_7 : label is 319;
  attribute ram_offset of line_reg_r2_256_319_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_256_319_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_320_383_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_320_383_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_320_383_0_2 : label is 320;
  attribute ram_addr_end of line_reg_r2_320_383_0_2 : label is 383;
  attribute ram_offset of line_reg_r2_320_383_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_320_383_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_320_383_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_320_383_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_320_383_3_5 : label is 320;
  attribute ram_addr_end of line_reg_r2_320_383_3_5 : label is 383;
  attribute ram_offset of line_reg_r2_320_383_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_320_383_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_320_383_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_320_383_6_6 : label is 320;
  attribute ram_addr_end of line_reg_r2_320_383_6_6 : label is 383;
  attribute ram_offset of line_reg_r2_320_383_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_320_383_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_320_383_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_320_383_7_7 : label is 320;
  attribute ram_addr_end of line_reg_r2_320_383_7_7 : label is 383;
  attribute ram_offset of line_reg_r2_320_383_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_320_383_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_384_447_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_384_447_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_384_447_0_2 : label is 384;
  attribute ram_addr_end of line_reg_r2_384_447_0_2 : label is 447;
  attribute ram_offset of line_reg_r2_384_447_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_384_447_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_384_447_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_384_447_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_384_447_3_5 : label is 384;
  attribute ram_addr_end of line_reg_r2_384_447_3_5 : label is 447;
  attribute ram_offset of line_reg_r2_384_447_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_384_447_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_384_447_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_384_447_6_6 : label is 384;
  attribute ram_addr_end of line_reg_r2_384_447_6_6 : label is 447;
  attribute ram_offset of line_reg_r2_384_447_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_384_447_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_384_447_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_384_447_7_7 : label is 384;
  attribute ram_addr_end of line_reg_r2_384_447_7_7 : label is 447;
  attribute ram_offset of line_reg_r2_384_447_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_384_447_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_448_511_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_448_511_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_448_511_0_2 : label is 448;
  attribute ram_addr_end of line_reg_r2_448_511_0_2 : label is 511;
  attribute ram_offset of line_reg_r2_448_511_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_448_511_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_448_511_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_448_511_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_448_511_3_5 : label is 448;
  attribute ram_addr_end of line_reg_r2_448_511_3_5 : label is 511;
  attribute ram_offset of line_reg_r2_448_511_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_448_511_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_448_511_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_448_511_6_6 : label is 448;
  attribute ram_addr_end of line_reg_r2_448_511_6_6 : label is 511;
  attribute ram_offset of line_reg_r2_448_511_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_448_511_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_448_511_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_448_511_7_7 : label is 448;
  attribute ram_addr_end of line_reg_r2_448_511_7_7 : label is 511;
  attribute ram_offset of line_reg_r2_448_511_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_448_511_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_64_127_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_64_127_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_64_127_0_2 : label is 64;
  attribute ram_addr_end of line_reg_r2_64_127_0_2 : label is 127;
  attribute ram_offset of line_reg_r2_64_127_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_64_127_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_64_127_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_64_127_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_64_127_3_5 : label is 64;
  attribute ram_addr_end of line_reg_r2_64_127_3_5 : label is 127;
  attribute ram_offset of line_reg_r2_64_127_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_64_127_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_64_127_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_64_127_6_6 : label is 64;
  attribute ram_addr_end of line_reg_r2_64_127_6_6 : label is 127;
  attribute ram_offset of line_reg_r2_64_127_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_64_127_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_64_127_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_64_127_7_7 : label is 64;
  attribute ram_addr_end of line_reg_r2_64_127_7_7 : label is 127;
  attribute ram_offset of line_reg_r2_64_127_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_64_127_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_64_127_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_0_63_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_0_2 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_0_63_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_128_191_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_128_191_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_128_191_0_2 : label is 128;
  attribute ram_addr_end of line_reg_r3_128_191_0_2 : label is 191;
  attribute ram_offset of line_reg_r3_128_191_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_128_191_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_128_191_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_128_191_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_128_191_3_5 : label is 128;
  attribute ram_addr_end of line_reg_r3_128_191_3_5 : label is 191;
  attribute ram_offset of line_reg_r3_128_191_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_128_191_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_128_191_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_128_191_6_6 : label is 128;
  attribute ram_addr_end of line_reg_r3_128_191_6_6 : label is 191;
  attribute ram_offset of line_reg_r3_128_191_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_128_191_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_128_191_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_128_191_7_7 : label is 128;
  attribute ram_addr_end of line_reg_r3_128_191_7_7 : label is 191;
  attribute ram_offset of line_reg_r3_128_191_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_128_191_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_192_255_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_192_255_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_192_255_0_2 : label is 192;
  attribute ram_addr_end of line_reg_r3_192_255_0_2 : label is 255;
  attribute ram_offset of line_reg_r3_192_255_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_192_255_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_192_255_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_192_255_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_192_255_3_5 : label is 192;
  attribute ram_addr_end of line_reg_r3_192_255_3_5 : label is 255;
  attribute ram_offset of line_reg_r3_192_255_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_192_255_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_192_255_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_192_255_6_6 : label is 192;
  attribute ram_addr_end of line_reg_r3_192_255_6_6 : label is 255;
  attribute ram_offset of line_reg_r3_192_255_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_192_255_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_192_255_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_192_255_7_7 : label is 192;
  attribute ram_addr_end of line_reg_r3_192_255_7_7 : label is 255;
  attribute ram_offset of line_reg_r3_192_255_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_192_255_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_256_319_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_256_319_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_256_319_0_2 : label is 256;
  attribute ram_addr_end of line_reg_r3_256_319_0_2 : label is 319;
  attribute ram_offset of line_reg_r3_256_319_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_256_319_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_256_319_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_256_319_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_256_319_3_5 : label is 256;
  attribute ram_addr_end of line_reg_r3_256_319_3_5 : label is 319;
  attribute ram_offset of line_reg_r3_256_319_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_256_319_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_256_319_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_256_319_6_6 : label is 256;
  attribute ram_addr_end of line_reg_r3_256_319_6_6 : label is 319;
  attribute ram_offset of line_reg_r3_256_319_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_256_319_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_256_319_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_256_319_7_7 : label is 256;
  attribute ram_addr_end of line_reg_r3_256_319_7_7 : label is 319;
  attribute ram_offset of line_reg_r3_256_319_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_256_319_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_320_383_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_320_383_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_320_383_0_2 : label is 320;
  attribute ram_addr_end of line_reg_r3_320_383_0_2 : label is 383;
  attribute ram_offset of line_reg_r3_320_383_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_320_383_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_320_383_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_320_383_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_320_383_3_5 : label is 320;
  attribute ram_addr_end of line_reg_r3_320_383_3_5 : label is 383;
  attribute ram_offset of line_reg_r3_320_383_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_320_383_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_320_383_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_320_383_6_6 : label is 320;
  attribute ram_addr_end of line_reg_r3_320_383_6_6 : label is 383;
  attribute ram_offset of line_reg_r3_320_383_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_320_383_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_320_383_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_320_383_7_7 : label is 320;
  attribute ram_addr_end of line_reg_r3_320_383_7_7 : label is 383;
  attribute ram_offset of line_reg_r3_320_383_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_320_383_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_384_447_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_384_447_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_384_447_0_2 : label is 384;
  attribute ram_addr_end of line_reg_r3_384_447_0_2 : label is 447;
  attribute ram_offset of line_reg_r3_384_447_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_384_447_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_384_447_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_384_447_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_384_447_3_5 : label is 384;
  attribute ram_addr_end of line_reg_r3_384_447_3_5 : label is 447;
  attribute ram_offset of line_reg_r3_384_447_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_384_447_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_384_447_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_384_447_6_6 : label is 384;
  attribute ram_addr_end of line_reg_r3_384_447_6_6 : label is 447;
  attribute ram_offset of line_reg_r3_384_447_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_384_447_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_384_447_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_384_447_7_7 : label is 384;
  attribute ram_addr_end of line_reg_r3_384_447_7_7 : label is 447;
  attribute ram_offset of line_reg_r3_384_447_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_384_447_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_448_511_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_448_511_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_448_511_0_2 : label is 448;
  attribute ram_addr_end of line_reg_r3_448_511_0_2 : label is 511;
  attribute ram_offset of line_reg_r3_448_511_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_448_511_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_448_511_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_448_511_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_448_511_3_5 : label is 448;
  attribute ram_addr_end of line_reg_r3_448_511_3_5 : label is 511;
  attribute ram_offset of line_reg_r3_448_511_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_448_511_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_448_511_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_448_511_6_6 : label is 448;
  attribute ram_addr_end of line_reg_r3_448_511_6_6 : label is 511;
  attribute ram_offset of line_reg_r3_448_511_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_448_511_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_448_511_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_448_511_7_7 : label is 448;
  attribute ram_addr_end of line_reg_r3_448_511_7_7 : label is 511;
  attribute ram_offset of line_reg_r3_448_511_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_448_511_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_64_127_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_64_127_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_64_127_0_2 : label is 64;
  attribute ram_addr_end of line_reg_r3_64_127_0_2 : label is 127;
  attribute ram_offset of line_reg_r3_64_127_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_64_127_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_64_127_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_64_127_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_64_127_3_5 : label is 64;
  attribute ram_addr_end of line_reg_r3_64_127_3_5 : label is 127;
  attribute ram_offset of line_reg_r3_64_127_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_64_127_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_64_127_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_64_127_6_6 : label is 64;
  attribute ram_addr_end of line_reg_r3_64_127_6_6 : label is 127;
  attribute ram_offset of line_reg_r3_64_127_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_64_127_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_64_127_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_64_127_7_7 : label is 64;
  attribute ram_addr_end of line_reg_r3_64_127_7_7 : label is 127;
  attribute ram_offset of line_reg_r3_64_127_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_64_127_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_64_127_7_7 : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mult_x[2][2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \mult_x[2][3]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \mult_x[2][4]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \mult_x[2][5]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \mult_x[2][6]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \mult_x[2][9]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \mult_y[0][7]_i_6\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \readPointer[7]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \writePointer[0]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \writePointer[1]_i_1__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \writePointer[2]_i_1__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \writePointer[3]_i_1__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \writePointer[4]_i_1__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \writePointer[6]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \writePointer[7]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \writePointer[8]_i_2__0\ : label is "soft_lutpair15";
begin
  \currentRdLineBuffer_reg[1]\ <= \^currentrdlinebuffer_reg[1]\;
  \currentRdLineBuffer_reg[1]_0\ <= \^currentrdlinebuffer_reg[1]_0\;
  \currentRdLineBuffer_reg[1]_1\(18 downto 0) <= \^currentrdlinebuffer_reg[1]_1\(18 downto 0);
  \readPointer_reg[8]_0\ <= \^readpointer_reg[8]_0\;
  \readPointer_reg[8]_1\ <= \^readpointer_reg[8]_1\;
  \readPointer_reg[8]_10\ <= \^readpointer_reg[8]_10\;
  \readPointer_reg[8]_11\ <= \^readpointer_reg[8]_11\;
  \readPointer_reg[8]_12\ <= \^readpointer_reg[8]_12\;
  \readPointer_reg[8]_13\ <= \^readpointer_reg[8]_13\;
  \readPointer_reg[8]_14\ <= \^readpointer_reg[8]_14\;
  \readPointer_reg[8]_15\ <= \^readpointer_reg[8]_15\;
  \readPointer_reg[8]_16\ <= \^readpointer_reg[8]_16\;
  \readPointer_reg[8]_17\ <= \^readpointer_reg[8]_17\;
  \readPointer_reg[8]_18\ <= \^readpointer_reg[8]_18\;
  \readPointer_reg[8]_19\ <= \^readpointer_reg[8]_19\;
  \readPointer_reg[8]_2\ <= \^readpointer_reg[8]_2\;
  \readPointer_reg[8]_20\ <= \^readpointer_reg[8]_20\;
  \readPointer_reg[8]_3\ <= \^readpointer_reg[8]_3\;
  \readPointer_reg[8]_4\ <= \^readpointer_reg[8]_4\;
  \readPointer_reg[8]_5\ <= \^readpointer_reg[8]_5\;
  \readPointer_reg[8]_6\ <= \^readpointer_reg[8]_6\;
  \readPointer_reg[8]_7\ <= \^readpointer_reg[8]_7\;
  \readPointer_reg[8]_8\ <= \^readpointer_reg[8]_8\;
  \readPointer_reg[8]_9\ <= \^readpointer_reg[8]_9\;
line_reg_r1_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r1_0_63_0_2_n_0,
      DOB => line_reg_r1_0_63_0_2_n_1,
      DOC => line_reg_r1_0_63_0_2_n_2,
      DOD => NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__0_n_0\
    );
\line_reg_r1_0_63_0_2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \writePointer_reg[8]_0\(0),
      I1 => axi_reset_n,
      I2 => \writePointer_reg_n_0_[8]\,
      I3 => \writePointer_reg_n_0_[6]\,
      I4 => \writePointer_reg_n_0_[7]\,
      O => \line_reg_r1_0_63_0_2_i_1__0_n_0\
    );
line_reg_r1_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r1_0_63_3_5_n_0,
      DOB => line_reg_r1_0_63_3_5_n_1,
      DOC => line_reg_r1_0_63_3_5_n_2,
      DOD => NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__0_n_0\
    );
line_reg_r1_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r1_0_63_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__0_n_0\
    );
line_reg_r1_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r1_0_63_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__0_n_0\
    );
line_reg_r1_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r1_128_191_0_2_n_0,
      DOB => line_reg_r1_128_191_0_2_n_1,
      DOC => line_reg_r1_128_191_0_2_n_2,
      DOD => NLW_line_reg_r1_128_191_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__0_n_0\
    );
\line_reg_r1_128_191_0_2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \writePointer_reg_n_0_[6]\,
      I1 => \writePointer_reg_n_0_[8]\,
      I2 => \writePointer_reg_n_0_[7]\,
      I3 => \writePointer_reg[8]_0\(0),
      I4 => axi_reset_n,
      O => \line_reg_r1_128_191_0_2_i_1__0_n_0\
    );
line_reg_r1_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r1_128_191_3_5_n_0,
      DOB => line_reg_r1_128_191_3_5_n_1,
      DOC => line_reg_r1_128_191_3_5_n_2,
      DOD => NLW_line_reg_r1_128_191_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__0_n_0\
    );
line_reg_r1_128_191_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r1_128_191_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_128_191_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__0_n_0\
    );
line_reg_r1_128_191_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r1_128_191_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_128_191_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__0_n_0\
    );
line_reg_r1_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r1_192_255_0_2_n_0,
      DOB => line_reg_r1_192_255_0_2_n_1,
      DOC => line_reg_r1_192_255_0_2_n_2,
      DOD => NLW_line_reg_r1_192_255_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__0_n_0\
    );
\line_reg_r1_192_255_0_2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \writePointer_reg[8]_0\(0),
      I1 => axi_reset_n,
      I2 => \writePointer_reg_n_0_[8]\,
      I3 => \writePointer_reg_n_0_[6]\,
      I4 => \writePointer_reg_n_0_[7]\,
      O => \line_reg_r1_192_255_0_2_i_1__0_n_0\
    );
line_reg_r1_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r1_192_255_3_5_n_0,
      DOB => line_reg_r1_192_255_3_5_n_1,
      DOC => line_reg_r1_192_255_3_5_n_2,
      DOD => NLW_line_reg_r1_192_255_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__0_n_0\
    );
line_reg_r1_192_255_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r1_192_255_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_192_255_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__0_n_0\
    );
line_reg_r1_192_255_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r1_192_255_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_192_255_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__0_n_0\
    );
line_reg_r1_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r1_256_319_0_2_n_0,
      DOB => line_reg_r1_256_319_0_2_n_1,
      DOC => line_reg_r1_256_319_0_2_n_2,
      DOD => NLW_line_reg_r1_256_319_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__0_n_0\
    );
\line_reg_r1_256_319_0_2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \writePointer_reg_n_0_[6]\,
      I1 => \writePointer_reg_n_0_[7]\,
      I2 => \writePointer_reg_n_0_[8]\,
      I3 => \writePointer_reg[8]_0\(0),
      I4 => axi_reset_n,
      O => \line_reg_r1_256_319_0_2_i_1__0_n_0\
    );
line_reg_r1_256_319_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r1_256_319_3_5_n_0,
      DOB => line_reg_r1_256_319_3_5_n_1,
      DOC => line_reg_r1_256_319_3_5_n_2,
      DOD => NLW_line_reg_r1_256_319_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__0_n_0\
    );
line_reg_r1_256_319_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r1_256_319_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_256_319_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__0_n_0\
    );
line_reg_r1_256_319_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r1_256_319_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_256_319_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__0_n_0\
    );
line_reg_r1_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r1_320_383_0_2_n_0,
      DOB => line_reg_r1_320_383_0_2_n_1,
      DOC => line_reg_r1_320_383_0_2_n_2,
      DOD => NLW_line_reg_r1_320_383_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__0_n_0\
    );
\line_reg_r1_320_383_0_2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \writePointer_reg[8]_0\(0),
      I1 => axi_reset_n,
      I2 => \writePointer_reg_n_0_[7]\,
      I3 => \writePointer_reg_n_0_[6]\,
      I4 => \writePointer_reg_n_0_[8]\,
      O => \line_reg_r1_320_383_0_2_i_1__0_n_0\
    );
line_reg_r1_320_383_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r1_320_383_3_5_n_0,
      DOB => line_reg_r1_320_383_3_5_n_1,
      DOC => line_reg_r1_320_383_3_5_n_2,
      DOD => NLW_line_reg_r1_320_383_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__0_n_0\
    );
line_reg_r1_320_383_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r1_320_383_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_320_383_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__0_n_0\
    );
line_reg_r1_320_383_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r1_320_383_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_320_383_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__0_n_0\
    );
line_reg_r1_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r1_384_447_0_2_n_0,
      DOB => line_reg_r1_384_447_0_2_n_1,
      DOC => line_reg_r1_384_447_0_2_n_2,
      DOD => NLW_line_reg_r1_384_447_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__0_n_0\
    );
\line_reg_r1_384_447_0_2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \writePointer_reg[8]_0\(0),
      I1 => axi_reset_n,
      I2 => \writePointer_reg_n_0_[6]\,
      I3 => \writePointer_reg_n_0_[7]\,
      I4 => \writePointer_reg_n_0_[8]\,
      O => \line_reg_r1_384_447_0_2_i_1__0_n_0\
    );
line_reg_r1_384_447_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r1_384_447_3_5_n_0,
      DOB => line_reg_r1_384_447_3_5_n_1,
      DOC => line_reg_r1_384_447_3_5_n_2,
      DOD => NLW_line_reg_r1_384_447_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__0_n_0\
    );
line_reg_r1_384_447_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r1_384_447_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_384_447_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__0_n_0\
    );
line_reg_r1_384_447_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r1_384_447_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_384_447_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__0_n_0\
    );
line_reg_r1_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r1_448_511_0_2_n_0,
      DOB => line_reg_r1_448_511_0_2_n_1,
      DOC => line_reg_r1_448_511_0_2_n_2,
      DOD => NLW_line_reg_r1_448_511_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__0_n_0\
    );
\line_reg_r1_448_511_0_2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \writePointer_reg_n_0_[8]\,
      I1 => \writePointer_reg[8]_0\(0),
      I2 => axi_reset_n,
      I3 => \writePointer_reg_n_0_[6]\,
      I4 => \writePointer_reg_n_0_[7]\,
      O => \line_reg_r1_448_511_0_2_i_1__0_n_0\
    );
line_reg_r1_448_511_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r1_448_511_3_5_n_0,
      DOB => line_reg_r1_448_511_3_5_n_1,
      DOC => line_reg_r1_448_511_3_5_n_2,
      DOD => NLW_line_reg_r1_448_511_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__0_n_0\
    );
line_reg_r1_448_511_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r1_448_511_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_448_511_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__0_n_0\
    );
line_reg_r1_448_511_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r1_448_511_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_448_511_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__0_n_0\
    );
line_reg_r1_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r1_64_127_0_2_n_0,
      DOB => line_reg_r1_64_127_0_2_n_1,
      DOC => line_reg_r1_64_127_0_2_n_2,
      DOD => NLW_line_reg_r1_64_127_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__0_n_0\
    );
\line_reg_r1_64_127_0_2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \writePointer_reg_n_0_[7]\,
      I1 => \writePointer_reg_n_0_[8]\,
      I2 => \writePointer_reg_n_0_[6]\,
      I3 => \writePointer_reg[8]_0\(0),
      I4 => axi_reset_n,
      O => \line_reg_r1_64_127_0_2_i_1__0_n_0\
    );
line_reg_r1_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r1_64_127_3_5_n_0,
      DOB => line_reg_r1_64_127_3_5_n_1,
      DOC => line_reg_r1_64_127_3_5_n_2,
      DOD => NLW_line_reg_r1_64_127_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__0_n_0\
    );
line_reg_r1_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r1_64_127_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_64_127_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__0_n_0\
    );
line_reg_r1_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r1_64_127_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_64_127_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__0_n_0\
    );
line_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r2_0_63_0_2_n_0,
      DOB => line_reg_r2_0_63_0_2_n_1,
      DOC => line_reg_r2_0_63_0_2_n_2,
      DOD => NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__0_n_0\
    );
\line_reg_r2_0_63_0_2_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => readPointer_reg(5),
      I1 => readPointer_reg(3),
      I2 => readPointer_reg(1),
      I3 => readPointer_reg(2),
      I4 => readPointer_reg(4),
      I5 => \readPointer_reg__0\(0),
      O => \line_reg_r2_0_63_0_2_i_1__3_n_0\
    );
\line_reg_r2_0_63_0_2_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => readPointer_reg(4),
      I1 => readPointer_reg(2),
      I2 => readPointer_reg(1),
      I3 => readPointer_reg(3),
      I4 => \readPointer_reg__0\(0),
      O => \line_reg_r2_0_63_0_2_i_2__3_n_0\
    );
\line_reg_r2_0_63_0_2_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => readPointer_reg(3),
      I1 => readPointer_reg(1),
      I2 => readPointer_reg(2),
      I3 => \readPointer_reg__0\(0),
      O => \line_reg_r2_0_63_0_2_i_3__3_n_0\
    );
\line_reg_r2_0_63_0_2_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => readPointer_reg(2),
      I1 => readPointer_reg(1),
      I2 => \readPointer_reg__0\(0),
      O => \line_reg_r2_0_63_0_2_i_4__3_n_0\
    );
\line_reg_r2_0_63_0_2_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \readPointer_reg__0\(0),
      I1 => readPointer_reg(1),
      O => \line_reg_r2_0_63_0_2_i_5__3_n_0\
    );
\line_reg_r2_0_63_0_2_i_6__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \readPointer_reg__0\(0),
      O => \line_reg_r2_0_63_0_2_i_6__3_n_0\
    );
line_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r2_0_63_3_5_n_0,
      DOB => line_reg_r2_0_63_3_5_n_1,
      DOC => line_reg_r2_0_63_3_5_n_2,
      DOD => NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__0_n_0\
    );
line_reg_r2_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r2_0_63_6_6_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      SPO => NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__0_n_0\
    );
line_reg_r2_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r2_0_63_7_7_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      SPO => NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__0_n_0\
    );
line_reg_r2_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r2_128_191_0_2_n_0,
      DOB => line_reg_r2_128_191_0_2_n_1,
      DOC => line_reg_r2_128_191_0_2_n_2,
      DOD => NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__0_n_0\
    );
line_reg_r2_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r2_128_191_3_5_n_0,
      DOB => line_reg_r2_128_191_3_5_n_1,
      DOC => line_reg_r2_128_191_3_5_n_2,
      DOD => NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__0_n_0\
    );
line_reg_r2_128_191_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r2_128_191_6_6_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      SPO => NLW_line_reg_r2_128_191_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__0_n_0\
    );
line_reg_r2_128_191_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r2_128_191_7_7_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      SPO => NLW_line_reg_r2_128_191_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__0_n_0\
    );
line_reg_r2_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r2_192_255_0_2_n_0,
      DOB => line_reg_r2_192_255_0_2_n_1,
      DOC => line_reg_r2_192_255_0_2_n_2,
      DOD => NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__0_n_0\
    );
line_reg_r2_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r2_192_255_3_5_n_0,
      DOB => line_reg_r2_192_255_3_5_n_1,
      DOC => line_reg_r2_192_255_3_5_n_2,
      DOD => NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__0_n_0\
    );
line_reg_r2_192_255_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r2_192_255_6_6_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      SPO => NLW_line_reg_r2_192_255_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__0_n_0\
    );
line_reg_r2_192_255_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r2_192_255_7_7_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      SPO => NLW_line_reg_r2_192_255_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__0_n_0\
    );
line_reg_r2_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r2_256_319_0_2_n_0,
      DOB => line_reg_r2_256_319_0_2_n_1,
      DOC => line_reg_r2_256_319_0_2_n_2,
      DOD => NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__0_n_0\
    );
line_reg_r2_256_319_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r2_256_319_3_5_n_0,
      DOB => line_reg_r2_256_319_3_5_n_1,
      DOC => line_reg_r2_256_319_3_5_n_2,
      DOD => NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__0_n_0\
    );
line_reg_r2_256_319_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r2_256_319_6_6_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      SPO => NLW_line_reg_r2_256_319_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__0_n_0\
    );
line_reg_r2_256_319_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r2_256_319_7_7_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      SPO => NLW_line_reg_r2_256_319_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__0_n_0\
    );
line_reg_r2_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r2_320_383_0_2_n_0,
      DOB => line_reg_r2_320_383_0_2_n_1,
      DOC => line_reg_r2_320_383_0_2_n_2,
      DOD => NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__0_n_0\
    );
line_reg_r2_320_383_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r2_320_383_3_5_n_0,
      DOB => line_reg_r2_320_383_3_5_n_1,
      DOC => line_reg_r2_320_383_3_5_n_2,
      DOD => NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__0_n_0\
    );
line_reg_r2_320_383_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r2_320_383_6_6_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      SPO => NLW_line_reg_r2_320_383_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__0_n_0\
    );
line_reg_r2_320_383_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r2_320_383_7_7_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      SPO => NLW_line_reg_r2_320_383_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__0_n_0\
    );
line_reg_r2_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r2_384_447_0_2_n_0,
      DOB => line_reg_r2_384_447_0_2_n_1,
      DOC => line_reg_r2_384_447_0_2_n_2,
      DOD => NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__0_n_0\
    );
line_reg_r2_384_447_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r2_384_447_3_5_n_0,
      DOB => line_reg_r2_384_447_3_5_n_1,
      DOC => line_reg_r2_384_447_3_5_n_2,
      DOD => NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__0_n_0\
    );
line_reg_r2_384_447_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r2_384_447_6_6_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      SPO => NLW_line_reg_r2_384_447_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__0_n_0\
    );
line_reg_r2_384_447_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r2_384_447_7_7_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      SPO => NLW_line_reg_r2_384_447_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__0_n_0\
    );
line_reg_r2_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r2_448_511_0_2_n_0,
      DOB => line_reg_r2_448_511_0_2_n_1,
      DOC => line_reg_r2_448_511_0_2_n_2,
      DOD => NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__0_n_0\
    );
line_reg_r2_448_511_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r2_448_511_3_5_n_0,
      DOB => line_reg_r2_448_511_3_5_n_1,
      DOC => line_reg_r2_448_511_3_5_n_2,
      DOD => NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__0_n_0\
    );
line_reg_r2_448_511_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r2_448_511_6_6_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      SPO => NLW_line_reg_r2_448_511_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__0_n_0\
    );
line_reg_r2_448_511_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r2_448_511_7_7_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      SPO => NLW_line_reg_r2_448_511_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__0_n_0\
    );
line_reg_r2_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r2_64_127_0_2_n_0,
      DOB => line_reg_r2_64_127_0_2_n_1,
      DOC => line_reg_r2_64_127_0_2_n_2,
      DOD => NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__0_n_0\
    );
line_reg_r2_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r2_64_127_3_5_n_0,
      DOB => line_reg_r2_64_127_3_5_n_1,
      DOC => line_reg_r2_64_127_3_5_n_2,
      DOD => NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__0_n_0\
    );
line_reg_r2_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r2_64_127_6_6_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      SPO => NLW_line_reg_r2_64_127_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__0_n_0\
    );
line_reg_r2_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r2_64_127_7_7_n_0,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      SPO => NLW_line_reg_r2_64_127_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__0_n_0\
    );
line_reg_r3_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r3_0_63_0_2_n_0,
      DOB => line_reg_r3_0_63_0_2_n_1,
      DOC => line_reg_r3_0_63_0_2_n_2,
      DOD => NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__0_n_0\
    );
\line_reg_r3_0_63_0_2_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => readPointer_reg(5),
      I1 => readPointer_reg(4),
      I2 => readPointer_reg(2),
      I3 => readPointer_reg(1),
      I4 => readPointer_reg(3),
      O => \line_reg_r3_0_63_0_2_i_1__12_n_0\
    );
\line_reg_r3_0_63_0_2_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => readPointer_reg(4),
      I1 => readPointer_reg(2),
      I2 => readPointer_reg(1),
      I3 => readPointer_reg(3),
      O => \line_reg_r3_0_63_0_2_i_2__3_n_0\
    );
\line_reg_r3_0_63_0_2_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => readPointer_reg(3),
      I1 => readPointer_reg(1),
      I2 => readPointer_reg(2),
      O => \line_reg_r3_0_63_0_2_i_3__3_n_0\
    );
\line_reg_r3_0_63_0_2_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => readPointer_reg(1),
      I1 => readPointer_reg(2),
      O => \line_reg_r3_0_63_0_2_i_4__4_n_0\
    );
\line_reg_r3_0_63_0_2_i_5__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => readPointer_reg(1),
      O => \line_reg_r3_0_63_0_2_i_5__4_n_0\
    );
line_reg_r3_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r3_0_63_3_5_n_0,
      DOB => line_reg_r3_0_63_3_5_n_1,
      DOC => line_reg_r3_0_63_3_5_n_2,
      DOD => NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__0_n_0\
    );
line_reg_r3_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r3_0_63_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      SPO => NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__0_n_0\
    );
line_reg_r3_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r3_0_63_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      SPO => NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_0_63_0_2_i_1__0_n_0\
    );
line_reg_r3_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r3_128_191_0_2_n_0,
      DOB => line_reg_r3_128_191_0_2_n_1,
      DOC => line_reg_r3_128_191_0_2_n_2,
      DOD => NLW_line_reg_r3_128_191_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__0_n_0\
    );
line_reg_r3_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r3_128_191_3_5_n_0,
      DOB => line_reg_r3_128_191_3_5_n_1,
      DOC => line_reg_r3_128_191_3_5_n_2,
      DOD => NLW_line_reg_r3_128_191_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__0_n_0\
    );
line_reg_r3_128_191_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r3_128_191_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      SPO => NLW_line_reg_r3_128_191_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__0_n_0\
    );
line_reg_r3_128_191_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r3_128_191_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      SPO => NLW_line_reg_r3_128_191_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_128_191_0_2_i_1__0_n_0\
    );
line_reg_r3_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r3_192_255_0_2_n_0,
      DOB => line_reg_r3_192_255_0_2_n_1,
      DOC => line_reg_r3_192_255_0_2_n_2,
      DOD => NLW_line_reg_r3_192_255_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__0_n_0\
    );
line_reg_r3_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r3_192_255_3_5_n_0,
      DOB => line_reg_r3_192_255_3_5_n_1,
      DOC => line_reg_r3_192_255_3_5_n_2,
      DOD => NLW_line_reg_r3_192_255_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__0_n_0\
    );
line_reg_r3_192_255_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r3_192_255_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      SPO => NLW_line_reg_r3_192_255_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__0_n_0\
    );
line_reg_r3_192_255_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r3_192_255_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      SPO => NLW_line_reg_r3_192_255_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_192_255_0_2_i_1__0_n_0\
    );
line_reg_r3_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r3_256_319_0_2_n_0,
      DOB => line_reg_r3_256_319_0_2_n_1,
      DOC => line_reg_r3_256_319_0_2_n_2,
      DOD => NLW_line_reg_r3_256_319_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__0_n_0\
    );
line_reg_r3_256_319_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r3_256_319_3_5_n_0,
      DOB => line_reg_r3_256_319_3_5_n_1,
      DOC => line_reg_r3_256_319_3_5_n_2,
      DOD => NLW_line_reg_r3_256_319_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__0_n_0\
    );
line_reg_r3_256_319_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r3_256_319_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      SPO => NLW_line_reg_r3_256_319_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__0_n_0\
    );
line_reg_r3_256_319_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r3_256_319_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      SPO => NLW_line_reg_r3_256_319_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_256_319_0_2_i_1__0_n_0\
    );
line_reg_r3_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r3_320_383_0_2_n_0,
      DOB => line_reg_r3_320_383_0_2_n_1,
      DOC => line_reg_r3_320_383_0_2_n_2,
      DOD => NLW_line_reg_r3_320_383_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__0_n_0\
    );
line_reg_r3_320_383_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r3_320_383_3_5_n_0,
      DOB => line_reg_r3_320_383_3_5_n_1,
      DOC => line_reg_r3_320_383_3_5_n_2,
      DOD => NLW_line_reg_r3_320_383_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__0_n_0\
    );
line_reg_r3_320_383_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r3_320_383_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      SPO => NLW_line_reg_r3_320_383_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__0_n_0\
    );
line_reg_r3_320_383_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r3_320_383_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      SPO => NLW_line_reg_r3_320_383_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_320_383_0_2_i_1__0_n_0\
    );
line_reg_r3_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r3_384_447_0_2_n_0,
      DOB => line_reg_r3_384_447_0_2_n_1,
      DOC => line_reg_r3_384_447_0_2_n_2,
      DOD => NLW_line_reg_r3_384_447_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__0_n_0\
    );
line_reg_r3_384_447_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r3_384_447_3_5_n_0,
      DOB => line_reg_r3_384_447_3_5_n_1,
      DOC => line_reg_r3_384_447_3_5_n_2,
      DOD => NLW_line_reg_r3_384_447_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__0_n_0\
    );
line_reg_r3_384_447_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r3_384_447_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      SPO => NLW_line_reg_r3_384_447_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__0_n_0\
    );
line_reg_r3_384_447_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r3_384_447_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      SPO => NLW_line_reg_r3_384_447_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_384_447_0_2_i_1__0_n_0\
    );
line_reg_r3_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r3_448_511_0_2_n_0,
      DOB => line_reg_r3_448_511_0_2_n_1,
      DOC => line_reg_r3_448_511_0_2_n_2,
      DOD => NLW_line_reg_r3_448_511_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__0_n_0\
    );
line_reg_r3_448_511_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r3_448_511_3_5_n_0,
      DOB => line_reg_r3_448_511_3_5_n_1,
      DOC => line_reg_r3_448_511_3_5_n_2,
      DOD => NLW_line_reg_r3_448_511_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__0_n_0\
    );
line_reg_r3_448_511_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r3_448_511_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      SPO => NLW_line_reg_r3_448_511_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__0_n_0\
    );
line_reg_r3_448_511_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r3_448_511_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      SPO => NLW_line_reg_r3_448_511_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_448_511_0_2_i_1__0_n_0\
    );
line_reg_r3_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => line_reg_r3_64_127_0_2_n_0,
      DOB => line_reg_r3_64_127_0_2_n_1,
      DOC => line_reg_r3_64_127_0_2_n_2,
      DOD => NLW_line_reg_r3_64_127_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__0_n_0\
    );
line_reg_r3_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => line_reg_r3_64_127_3_5_n_0,
      DOB => line_reg_r3_64_127_3_5_n_1,
      DOC => line_reg_r3_64_127_3_5_n_2,
      DOD => NLW_line_reg_r3_64_127_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__0_n_0\
    );
line_reg_r3_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(6),
      DPO => line_reg_r3_64_127_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      SPO => NLW_line_reg_r3_64_127_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__0_n_0\
    );
line_reg_r3_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => Q(7),
      DPO => line_reg_r3_64_127_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__4_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__4_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__3_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__3_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__12_n_0\,
      SPO => NLW_line_reg_r3_64_127_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r1_64_127_0_2_i_1__0_n_0\
    );
\mult_x[2][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \mult_x_reg[2][2]\,
      I1 => \^currentrdlinebuffer_reg[1]_0\,
      I2 => \^currentrdlinebuffer_reg[1]_1\(14),
      O => D(0)
    );
\mult_x[2][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mult_x[2][9]_i_2_n_0\,
      I1 => \^currentrdlinebuffer_reg[1]\,
      O => D(1)
    );
\mult_x[2][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \mult_x[2][9]_i_2_n_0\,
      I1 => \^currentrdlinebuffer_reg[1]\,
      I2 => \^currentrdlinebuffer_reg[1]_1\(15),
      O => D(2)
    );
\mult_x[2][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]\,
      I1 => \mult_x[2][9]_i_2_n_0\,
      I2 => \^currentrdlinebuffer_reg[1]_1\(15),
      I3 => \^currentrdlinebuffer_reg[1]_1\(16),
      O => D(3)
    );
\mult_x[2][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_1\(15),
      I1 => \mult_x[2][9]_i_2_n_0\,
      I2 => \^currentrdlinebuffer_reg[1]\,
      I3 => \^currentrdlinebuffer_reg[1]_1\(16),
      I4 => \^currentrdlinebuffer_reg[1]_1\(17),
      O => D(4)
    );
\mult_x[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000004FFFFFFFB"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_1\(15),
      I1 => \mult_x[2][9]_i_2_n_0\,
      I2 => \^currentrdlinebuffer_reg[1]\,
      I3 => \^currentrdlinebuffer_reg[1]_1\(16),
      I4 => \^currentrdlinebuffer_reg[1]_1\(17),
      I5 => \^currentrdlinebuffer_reg[1]_1\(18),
      O => D(5)
    );
\mult_x[2][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_1\(15),
      I1 => \mult_x[2][9]_i_2_n_0\,
      I2 => \^currentrdlinebuffer_reg[1]\,
      I3 => \^currentrdlinebuffer_reg[1]_1\(16),
      I4 => \^currentrdlinebuffer_reg[1]_1\(18),
      I5 => \^currentrdlinebuffer_reg[1]_1\(17),
      O => D(6)
    );
\mult_x[2][9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \mult_x_reg[2][2]\,
      I1 => \^currentrdlinebuffer_reg[1]_0\,
      I2 => \^currentrdlinebuffer_reg[1]_1\(14),
      O => \mult_x[2][9]_i_2_n_0\
    );
\mult_y[0][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_192_255_0_2_n_0,
      I1 => line_reg_r3_128_191_0_2_n_0,
      I2 => \mult_y[0][7]_i_6_n_0\,
      I3 => line_reg_r3_64_127_0_2_n_0,
      I4 => \mult_y[0][7]_i_7_n_0\,
      I5 => line_reg_r3_0_63_0_2_n_0,
      O => \mult_y[0][0]_i_3_n_0\
    );
\mult_y[0][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_448_511_0_2_n_0,
      I1 => line_reg_r3_384_447_0_2_n_0,
      I2 => \mult_y[0][7]_i_6_n_0\,
      I3 => line_reg_r3_320_383_0_2_n_0,
      I4 => \mult_y[0][7]_i_7_n_0\,
      I5 => line_reg_r3_256_319_0_2_n_0,
      O => \mult_y[0][0]_i_4_n_0\
    );
\mult_y[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_14\,
      I1 => \mult_y_reg[0][1]\,
      I2 => \mult_y_reg[0][1]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out03_out(0),
      O => \^currentrdlinebuffer_reg[1]_1\(0)
    );
\mult_y[0][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_192_255_0_2_n_1,
      I1 => line_reg_r3_128_191_0_2_n_1,
      I2 => \mult_y[0][7]_i_6_n_0\,
      I3 => line_reg_r3_64_127_0_2_n_1,
      I4 => \mult_y[0][7]_i_7_n_0\,
      I5 => line_reg_r3_0_63_0_2_n_1,
      O => \mult_y[0][1]_i_3_n_0\
    );
\mult_y[0][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_448_511_0_2_n_1,
      I1 => line_reg_r3_384_447_0_2_n_1,
      I2 => \mult_y[0][7]_i_6_n_0\,
      I3 => line_reg_r3_320_383_0_2_n_1,
      I4 => \mult_y[0][7]_i_7_n_0\,
      I5 => line_reg_r3_256_319_0_2_n_1,
      O => \mult_y[0][1]_i_4_n_0\
    );
\mult_y[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_15\,
      I1 => \mult_y_reg[0][2]\,
      I2 => data_out03_out(1),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_y_reg[0][2]_0\,
      O => \^currentrdlinebuffer_reg[1]_1\(1)
    );
\mult_y[0][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_192_255_0_2_n_2,
      I1 => line_reg_r3_128_191_0_2_n_2,
      I2 => \mult_y[0][7]_i_6_n_0\,
      I3 => line_reg_r3_64_127_0_2_n_2,
      I4 => \mult_y[0][7]_i_7_n_0\,
      I5 => line_reg_r3_0_63_0_2_n_2,
      O => \mult_y[0][2]_i_3_n_0\
    );
\mult_y[0][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_448_511_0_2_n_2,
      I1 => line_reg_r3_384_447_0_2_n_2,
      I2 => \mult_y[0][7]_i_6_n_0\,
      I3 => line_reg_r3_320_383_0_2_n_2,
      I4 => \mult_y[0][7]_i_7_n_0\,
      I5 => line_reg_r3_256_319_0_2_n_2,
      O => \mult_y[0][2]_i_4_n_0\
    );
\mult_y[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_16\,
      I1 => \mult_y_reg[0][3]\,
      I2 => data_out03_out(2),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_y_reg[0][3]_0\,
      O => \^currentrdlinebuffer_reg[1]_1\(2)
    );
\mult_y[0][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_192_255_3_5_n_0,
      I1 => line_reg_r3_128_191_3_5_n_0,
      I2 => \mult_y[0][7]_i_6_n_0\,
      I3 => line_reg_r3_64_127_3_5_n_0,
      I4 => \mult_y[0][7]_i_7_n_0\,
      I5 => line_reg_r3_0_63_3_5_n_0,
      O => \mult_y[0][3]_i_3_n_0\
    );
\mult_y[0][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_448_511_3_5_n_0,
      I1 => line_reg_r3_384_447_3_5_n_0,
      I2 => \mult_y[0][7]_i_6_n_0\,
      I3 => line_reg_r3_320_383_3_5_n_0,
      I4 => \mult_y[0][7]_i_7_n_0\,
      I5 => line_reg_r3_256_319_3_5_n_0,
      O => \mult_y[0][3]_i_4_n_0\
    );
\mult_y[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_17\,
      I1 => \mult_y_reg[0][4]\,
      I2 => \mult_y_reg[0][4]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out03_out(3),
      O => \^currentrdlinebuffer_reg[1]_1\(3)
    );
\mult_y[0][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_192_255_3_5_n_1,
      I1 => line_reg_r3_128_191_3_5_n_1,
      I2 => \mult_y[0][7]_i_6_n_0\,
      I3 => line_reg_r3_64_127_3_5_n_1,
      I4 => \mult_y[0][7]_i_7_n_0\,
      I5 => line_reg_r3_0_63_3_5_n_1,
      O => \mult_y[0][4]_i_3_n_0\
    );
\mult_y[0][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_448_511_3_5_n_1,
      I1 => line_reg_r3_384_447_3_5_n_1,
      I2 => \mult_y[0][7]_i_6_n_0\,
      I3 => line_reg_r3_320_383_3_5_n_1,
      I4 => \mult_y[0][7]_i_7_n_0\,
      I5 => line_reg_r3_256_319_3_5_n_1,
      O => \mult_y[0][4]_i_4_n_0\
    );
\mult_y[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_18\,
      I1 => \mult_y_reg[0][5]\,
      I2 => \mult_y_reg[0][5]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out03_out(4),
      O => \^currentrdlinebuffer_reg[1]_1\(4)
    );
\mult_y[0][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_192_255_3_5_n_2,
      I1 => line_reg_r3_128_191_3_5_n_2,
      I2 => \mult_y[0][7]_i_6_n_0\,
      I3 => line_reg_r3_64_127_3_5_n_2,
      I4 => \mult_y[0][7]_i_7_n_0\,
      I5 => line_reg_r3_0_63_3_5_n_2,
      O => \mult_y[0][5]_i_3_n_0\
    );
\mult_y[0][5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_448_511_3_5_n_2,
      I1 => line_reg_r3_384_447_3_5_n_2,
      I2 => \mult_y[0][7]_i_6_n_0\,
      I3 => line_reg_r3_320_383_3_5_n_2,
      I4 => \mult_y[0][7]_i_7_n_0\,
      I5 => line_reg_r3_256_319_3_5_n_2,
      O => \mult_y[0][5]_i_4_n_0\
    );
\mult_y[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_19\,
      I1 => \mult_y_reg[0][6]\,
      I2 => \mult_y_reg[0][6]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out03_out(5),
      O => \^currentrdlinebuffer_reg[1]_1\(5)
    );
\mult_y[0][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_192_255_6_6_n_0,
      I1 => line_reg_r3_128_191_6_6_n_0,
      I2 => \mult_y[0][7]_i_6_n_0\,
      I3 => line_reg_r3_64_127_6_6_n_0,
      I4 => \mult_y[0][7]_i_7_n_0\,
      I5 => line_reg_r3_0_63_6_6_n_0,
      O => \mult_y[0][6]_i_3_n_0\
    );
\mult_y[0][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_448_511_6_6_n_0,
      I1 => line_reg_r3_384_447_6_6_n_0,
      I2 => \mult_y[0][7]_i_6_n_0\,
      I3 => line_reg_r3_320_383_6_6_n_0,
      I4 => \mult_y[0][7]_i_7_n_0\,
      I5 => line_reg_r3_256_319_6_6_n_0,
      O => \mult_y[0][6]_i_4_n_0\
    );
\mult_y[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_20\,
      I1 => \mult_y_reg[0][7]\,
      I2 => data_out03_out(6),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_y_reg[0][7]_0\,
      O => \^currentrdlinebuffer_reg[1]_1\(6)
    );
\mult_y[0][7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => readPointer_reg(8),
      I1 => readPointer_reg(6),
      I2 => \readPointer[6]_i_2_n_0\,
      I3 => readPointer_reg(5),
      I4 => readPointer_reg(7),
      O => \mult_y[0][7]_i_3_n_0\
    );
\mult_y[0][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_192_255_7_7_n_0,
      I1 => line_reg_r3_128_191_7_7_n_0,
      I2 => \mult_y[0][7]_i_6_n_0\,
      I3 => line_reg_r3_64_127_7_7_n_0,
      I4 => \mult_y[0][7]_i_7_n_0\,
      I5 => line_reg_r3_0_63_7_7_n_0,
      O => \mult_y[0][7]_i_4_n_0\
    );
\mult_y[0][7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_448_511_7_7_n_0,
      I1 => line_reg_r3_384_447_7_7_n_0,
      I2 => \mult_y[0][7]_i_6_n_0\,
      I3 => line_reg_r3_320_383_7_7_n_0,
      I4 => \mult_y[0][7]_i_7_n_0\,
      I5 => line_reg_r3_256_319_7_7_n_0,
      O => \mult_y[0][7]_i_5_n_0\
    );
\mult_y[0][7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => readPointer_reg(7),
      I1 => readPointer_reg(6),
      I2 => \readPointer[6]_i_2_n_0\,
      I3 => readPointer_reg(5),
      O => \mult_y[0][7]_i_6_n_0\
    );
\mult_y[0][7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => readPointer_reg(6),
      I1 => readPointer_reg(3),
      I2 => readPointer_reg(1),
      I3 => readPointer_reg(2),
      I4 => readPointer_reg(4),
      I5 => readPointer_reg(5),
      O => \mult_y[0][7]_i_7_n_0\
    );
\mult_y[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_7\,
      I1 => \mult_y_reg[1][2]\,
      I2 => \mult_y_reg[1][2]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out01_out(0),
      O => \^currentrdlinebuffer_reg[1]_1\(7)
    );
\mult_y[1][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_192_255_0_2_n_1,
      I1 => line_reg_r2_128_191_0_2_n_1,
      I2 => \readPointer[7]_i_1__0_n_0\,
      I3 => line_reg_r2_64_127_0_2_n_1,
      I4 => \readPointer[6]_i_1__0_n_0\,
      I5 => line_reg_r2_0_63_0_2_n_1,
      O => \mult_y[1][2]_i_3_n_0\
    );
\mult_y[1][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_448_511_0_2_n_1,
      I1 => line_reg_r2_384_447_0_2_n_1,
      I2 => \readPointer[7]_i_1__0_n_0\,
      I3 => line_reg_r2_320_383_0_2_n_1,
      I4 => \readPointer[6]_i_1__0_n_0\,
      I5 => line_reg_r2_256_319_0_2_n_1,
      O => \mult_y[1][2]_i_4_n_0\
    );
\mult_y[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_8\,
      I1 => \mult_y_reg[1][3]\,
      I2 => data_out01_out(1),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_y_reg[1][3]_0\,
      O => \^currentrdlinebuffer_reg[1]_1\(8)
    );
\mult_y[1][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_192_255_0_2_n_2,
      I1 => line_reg_r2_128_191_0_2_n_2,
      I2 => \readPointer[7]_i_1__0_n_0\,
      I3 => line_reg_r2_64_127_0_2_n_2,
      I4 => \readPointer[6]_i_1__0_n_0\,
      I5 => line_reg_r2_0_63_0_2_n_2,
      O => \mult_y[1][3]_i_3_n_0\
    );
\mult_y[1][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_448_511_0_2_n_2,
      I1 => line_reg_r2_384_447_0_2_n_2,
      I2 => \readPointer[7]_i_1__0_n_0\,
      I3 => line_reg_r2_320_383_0_2_n_2,
      I4 => \readPointer[6]_i_1__0_n_0\,
      I5 => line_reg_r2_256_319_0_2_n_2,
      O => \mult_y[1][3]_i_4_n_0\
    );
\mult_y[1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_9\,
      I1 => \mult_y_reg[1][4]\,
      I2 => data_out01_out(2),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_y_reg[1][4]_0\,
      O => \^currentrdlinebuffer_reg[1]_1\(9)
    );
\mult_y[1][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_192_255_3_5_n_0,
      I1 => line_reg_r2_128_191_3_5_n_0,
      I2 => \readPointer[7]_i_1__0_n_0\,
      I3 => line_reg_r2_64_127_3_5_n_0,
      I4 => \readPointer[6]_i_1__0_n_0\,
      I5 => line_reg_r2_0_63_3_5_n_0,
      O => \mult_y[1][4]_i_3_n_0\
    );
\mult_y[1][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_448_511_3_5_n_0,
      I1 => line_reg_r2_384_447_3_5_n_0,
      I2 => \readPointer[7]_i_1__0_n_0\,
      I3 => line_reg_r2_320_383_3_5_n_0,
      I4 => \readPointer[6]_i_1__0_n_0\,
      I5 => line_reg_r2_256_319_3_5_n_0,
      O => \mult_y[1][4]_i_4_n_0\
    );
\mult_y[1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_10\,
      I1 => \mult_y_reg[1][5]\,
      I2 => \mult_y_reg[1][5]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out01_out(3),
      O => \^currentrdlinebuffer_reg[1]_1\(10)
    );
\mult_y[1][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_192_255_3_5_n_1,
      I1 => line_reg_r2_128_191_3_5_n_1,
      I2 => \readPointer[7]_i_1__0_n_0\,
      I3 => line_reg_r2_64_127_3_5_n_1,
      I4 => \readPointer[6]_i_1__0_n_0\,
      I5 => line_reg_r2_0_63_3_5_n_1,
      O => \mult_y[1][5]_i_3_n_0\
    );
\mult_y[1][5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_448_511_3_5_n_1,
      I1 => line_reg_r2_384_447_3_5_n_1,
      I2 => \readPointer[7]_i_1__0_n_0\,
      I3 => line_reg_r2_320_383_3_5_n_1,
      I4 => \readPointer[6]_i_1__0_n_0\,
      I5 => line_reg_r2_256_319_3_5_n_1,
      O => \mult_y[1][5]_i_4_n_0\
    );
\mult_y[1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_11\,
      I1 => \mult_y_reg[1][6]\,
      I2 => \mult_y_reg[1][6]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out01_out(4),
      O => \^currentrdlinebuffer_reg[1]_1\(11)
    );
\mult_y[1][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_192_255_3_5_n_2,
      I1 => line_reg_r2_128_191_3_5_n_2,
      I2 => \readPointer[7]_i_1__0_n_0\,
      I3 => line_reg_r2_64_127_3_5_n_2,
      I4 => \readPointer[6]_i_1__0_n_0\,
      I5 => line_reg_r2_0_63_3_5_n_2,
      O => \mult_y[1][6]_i_3_n_0\
    );
\mult_y[1][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_448_511_3_5_n_2,
      I1 => line_reg_r2_384_447_3_5_n_2,
      I2 => \readPointer[7]_i_1__0_n_0\,
      I3 => line_reg_r2_320_383_3_5_n_2,
      I4 => \readPointer[6]_i_1__0_n_0\,
      I5 => line_reg_r2_256_319_3_5_n_2,
      O => \mult_y[1][6]_i_4_n_0\
    );
\mult_y[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_12\,
      I1 => \mult_y_reg[1][7]\,
      I2 => \mult_y_reg[1][7]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out01_out(5),
      O => \^currentrdlinebuffer_reg[1]_1\(12)
    );
\mult_y[1][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_192_255_6_6_n_0,
      I1 => line_reg_r2_128_191_6_6_n_0,
      I2 => \readPointer[7]_i_1__0_n_0\,
      I3 => line_reg_r2_64_127_6_6_n_0,
      I4 => \readPointer[6]_i_1__0_n_0\,
      I5 => line_reg_r2_0_63_6_6_n_0,
      O => \mult_y[1][7]_i_3_n_0\
    );
\mult_y[1][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_448_511_6_6_n_0,
      I1 => line_reg_r2_384_447_6_6_n_0,
      I2 => \readPointer[7]_i_1__0_n_0\,
      I3 => line_reg_r2_320_383_6_6_n_0,
      I4 => \readPointer[6]_i_1__0_n_0\,
      I5 => line_reg_r2_256_319_6_6_n_0,
      O => \mult_y[1][7]_i_4_n_0\
    );
\mult_y[1][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_13\,
      I1 => \mult_y_reg[1][8]\,
      I2 => data_out01_out(6),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_y_reg[1][8]_0\,
      O => \^currentrdlinebuffer_reg[1]_1\(13)
    );
\mult_y[1][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_192_255_7_7_n_0,
      I1 => line_reg_r2_128_191_7_7_n_0,
      I2 => \readPointer[7]_i_1__0_n_0\,
      I3 => line_reg_r2_64_127_7_7_n_0,
      I4 => \readPointer[6]_i_1__0_n_0\,
      I5 => line_reg_r2_0_63_7_7_n_0,
      O => \mult_y[1][8]_i_3_n_0\
    );
\mult_y[1][8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_448_511_7_7_n_0,
      I1 => line_reg_r2_384_447_7_7_n_0,
      I2 => \readPointer[7]_i_1__0_n_0\,
      I3 => line_reg_r2_320_383_7_7_n_0,
      I4 => \readPointer[6]_i_1__0_n_0\,
      I5 => line_reg_r2_256_319_7_7_n_0,
      O => \mult_y[1][8]_i_4_n_0\
    );
\mult_y[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_0\,
      I1 => \mult_y_reg[2][1]\,
      I2 => \mult_y_reg[2][1]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out0(0),
      O => \^currentrdlinebuffer_reg[1]_0\
    );
\mult_y[2][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_192_255_0_2_n_1,
      I1 => line_reg_r1_128_191_0_2_n_1,
      I2 => readPointer_reg(7),
      I3 => line_reg_r1_64_127_0_2_n_1,
      I4 => readPointer_reg(6),
      I5 => line_reg_r1_0_63_0_2_n_1,
      O => \mult_y[2][1]_i_3_n_0\
    );
\mult_y[2][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_448_511_0_2_n_1,
      I1 => line_reg_r1_384_447_0_2_n_1,
      I2 => readPointer_reg(7),
      I3 => line_reg_r1_320_383_0_2_n_1,
      I4 => readPointer_reg(6),
      I5 => line_reg_r1_256_319_0_2_n_1,
      O => \mult_y[2][1]_i_4_n_0\
    );
\mult_y[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_1\,
      I1 => \mult_y_reg[2][2]\,
      I2 => data_out0(1),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_y_reg[2][2]_0\,
      O => \^currentrdlinebuffer_reg[1]_1\(14)
    );
\mult_y[2][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_192_255_0_2_n_2,
      I1 => line_reg_r1_128_191_0_2_n_2,
      I2 => readPointer_reg(7),
      I3 => line_reg_r1_64_127_0_2_n_2,
      I4 => readPointer_reg(6),
      I5 => line_reg_r1_0_63_0_2_n_2,
      O => \mult_y[2][2]_i_3_n_0\
    );
\mult_y[2][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_448_511_0_2_n_2,
      I1 => line_reg_r1_384_447_0_2_n_2,
      I2 => readPointer_reg(7),
      I3 => line_reg_r1_320_383_0_2_n_2,
      I4 => readPointer_reg(6),
      I5 => line_reg_r1_256_319_0_2_n_2,
      O => \mult_y[2][2]_i_4_n_0\
    );
\mult_y[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_2\,
      I1 => \mult_y_reg[2][3]\,
      I2 => data_out0(2),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_y_reg[2][3]_0\,
      O => \^currentrdlinebuffer_reg[1]\
    );
\mult_y[2][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_192_255_3_5_n_0,
      I1 => line_reg_r1_128_191_3_5_n_0,
      I2 => readPointer_reg(7),
      I3 => line_reg_r1_64_127_3_5_n_0,
      I4 => readPointer_reg(6),
      I5 => line_reg_r1_0_63_3_5_n_0,
      O => \mult_y[2][3]_i_3_n_0\
    );
\mult_y[2][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_448_511_3_5_n_0,
      I1 => line_reg_r1_384_447_3_5_n_0,
      I2 => readPointer_reg(7),
      I3 => line_reg_r1_320_383_3_5_n_0,
      I4 => readPointer_reg(6),
      I5 => line_reg_r1_256_319_3_5_n_0,
      O => \mult_y[2][3]_i_4_n_0\
    );
\mult_y[2][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_3\,
      I1 => \mult_y_reg[2][4]\,
      I2 => \mult_y_reg[2][4]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out0(3),
      O => \^currentrdlinebuffer_reg[1]_1\(15)
    );
\mult_y[2][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_192_255_3_5_n_1,
      I1 => line_reg_r1_128_191_3_5_n_1,
      I2 => readPointer_reg(7),
      I3 => line_reg_r1_64_127_3_5_n_1,
      I4 => readPointer_reg(6),
      I5 => line_reg_r1_0_63_3_5_n_1,
      O => \mult_y[2][4]_i_3_n_0\
    );
\mult_y[2][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_448_511_3_5_n_1,
      I1 => line_reg_r1_384_447_3_5_n_1,
      I2 => readPointer_reg(7),
      I3 => line_reg_r1_320_383_3_5_n_1,
      I4 => readPointer_reg(6),
      I5 => line_reg_r1_256_319_3_5_n_1,
      O => \mult_y[2][4]_i_4_n_0\
    );
\mult_y[2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_4\,
      I1 => \mult_y_reg[2][5]\,
      I2 => \mult_y_reg[2][5]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out0(4),
      O => \^currentrdlinebuffer_reg[1]_1\(16)
    );
\mult_y[2][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_192_255_3_5_n_2,
      I1 => line_reg_r1_128_191_3_5_n_2,
      I2 => readPointer_reg(7),
      I3 => line_reg_r1_64_127_3_5_n_2,
      I4 => readPointer_reg(6),
      I5 => line_reg_r1_0_63_3_5_n_2,
      O => \mult_y[2][5]_i_3_n_0\
    );
\mult_y[2][5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_448_511_3_5_n_2,
      I1 => line_reg_r1_384_447_3_5_n_2,
      I2 => readPointer_reg(7),
      I3 => line_reg_r1_320_383_3_5_n_2,
      I4 => readPointer_reg(6),
      I5 => line_reg_r1_256_319_3_5_n_2,
      O => \mult_y[2][5]_i_4_n_0\
    );
\mult_y[2][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_5\,
      I1 => \mult_y_reg[2][6]\,
      I2 => \mult_y_reg[2][6]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out0(5),
      O => \^currentrdlinebuffer_reg[1]_1\(17)
    );
\mult_y[2][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_192_255_6_6_n_0,
      I1 => line_reg_r1_128_191_6_6_n_0,
      I2 => readPointer_reg(7),
      I3 => line_reg_r1_64_127_6_6_n_0,
      I4 => readPointer_reg(6),
      I5 => line_reg_r1_0_63_6_6_n_0,
      O => \mult_y[2][6]_i_3_n_0\
    );
\mult_y[2][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_448_511_6_6_n_0,
      I1 => line_reg_r1_384_447_6_6_n_0,
      I2 => readPointer_reg(7),
      I3 => line_reg_r1_320_383_6_6_n_0,
      I4 => readPointer_reg(6),
      I5 => line_reg_r1_256_319_6_6_n_0,
      O => \mult_y[2][6]_i_4_n_0\
    );
\mult_y[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_6\,
      I1 => \mult_y_reg[2][7]\,
      I2 => data_out0(6),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_y_reg[2][7]_0\,
      O => \^currentrdlinebuffer_reg[1]_1\(18)
    );
\mult_y[2][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_192_255_7_7_n_0,
      I1 => line_reg_r1_128_191_7_7_n_0,
      I2 => readPointer_reg(7),
      I3 => line_reg_r1_64_127_7_7_n_0,
      I4 => readPointer_reg(6),
      I5 => line_reg_r1_0_63_7_7_n_0,
      O => \mult_y[2][7]_i_3_n_0\
    );
\mult_y[2][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_448_511_7_7_n_0,
      I1 => line_reg_r1_384_447_7_7_n_0,
      I2 => readPointer_reg(7),
      I3 => line_reg_r1_320_383_7_7_n_0,
      I4 => readPointer_reg(6),
      I5 => line_reg_r1_256_319_7_7_n_0,
      O => \mult_y[2][7]_i_4_n_0\
    );
\mult_y[7][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_192_255_0_2_n_0,
      I1 => line_reg_r2_128_191_0_2_n_0,
      I2 => \readPointer[7]_i_1__0_n_0\,
      I3 => line_reg_r2_64_127_0_2_n_0,
      I4 => \readPointer[6]_i_1__0_n_0\,
      I5 => line_reg_r2_0_63_0_2_n_0,
      O => \mult_y[7][1]_i_3_n_0\
    );
\mult_y[7][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_448_511_0_2_n_0,
      I1 => line_reg_r2_384_447_0_2_n_0,
      I2 => \readPointer[7]_i_1__0_n_0\,
      I3 => line_reg_r2_320_383_0_2_n_0,
      I4 => \readPointer[6]_i_1__0_n_0\,
      I5 => line_reg_r2_256_319_0_2_n_0,
      O => \mult_y[7][1]_i_4_n_0\
    );
\mult_y[8][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_192_255_0_2_n_0,
      I1 => line_reg_r1_128_191_0_2_n_0,
      I2 => readPointer_reg(7),
      I3 => line_reg_r1_64_127_0_2_n_0,
      I4 => readPointer_reg(6),
      I5 => line_reg_r1_0_63_0_2_n_0,
      O => \mult_y[8][0]_i_3_n_0\
    );
\mult_y[8][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_448_511_0_2_n_0,
      I1 => line_reg_r1_384_447_0_2_n_0,
      I2 => readPointer_reg(7),
      I3 => line_reg_r1_320_383_0_2_n_0,
      I4 => readPointer_reg(6),
      I5 => line_reg_r1_256_319_0_2_n_0,
      O => \mult_y[8][0]_i_4_n_0\
    );
\mult_y_reg[0][0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mult_y[0][0]_i_3_n_0\,
      I1 => \mult_y[0][0]_i_4_n_0\,
      O => \readPointer_reg[8]_23\,
      S => \mult_y[0][7]_i_3_n_0\
    );
\mult_y_reg[0][1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mult_y[0][1]_i_3_n_0\,
      I1 => \mult_y[0][1]_i_4_n_0\,
      O => \^readpointer_reg[8]_14\,
      S => \mult_y[0][7]_i_3_n_0\
    );
\mult_y_reg[0][2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mult_y[0][2]_i_3_n_0\,
      I1 => \mult_y[0][2]_i_4_n_0\,
      O => \^readpointer_reg[8]_15\,
      S => \mult_y[0][7]_i_3_n_0\
    );
\mult_y_reg[0][3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mult_y[0][3]_i_3_n_0\,
      I1 => \mult_y[0][3]_i_4_n_0\,
      O => \^readpointer_reg[8]_16\,
      S => \mult_y[0][7]_i_3_n_0\
    );
\mult_y_reg[0][4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mult_y[0][4]_i_3_n_0\,
      I1 => \mult_y[0][4]_i_4_n_0\,
      O => \^readpointer_reg[8]_17\,
      S => \mult_y[0][7]_i_3_n_0\
    );
\mult_y_reg[0][5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mult_y[0][5]_i_3_n_0\,
      I1 => \mult_y[0][5]_i_4_n_0\,
      O => \^readpointer_reg[8]_18\,
      S => \mult_y[0][7]_i_3_n_0\
    );
\mult_y_reg[0][6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mult_y[0][6]_i_3_n_0\,
      I1 => \mult_y[0][6]_i_4_n_0\,
      O => \^readpointer_reg[8]_19\,
      S => \mult_y[0][7]_i_3_n_0\
    );
\mult_y_reg[0][7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mult_y[0][7]_i_4_n_0\,
      I1 => \mult_y[0][7]_i_5_n_0\,
      O => \^readpointer_reg[8]_20\,
      S => \mult_y[0][7]_i_3_n_0\
    );
\mult_y_reg[1][2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mult_y[1][2]_i_3_n_0\,
      I1 => \mult_y[1][2]_i_4_n_0\,
      O => \^readpointer_reg[8]_7\,
      S => \readPointer[8]_i_1__0_n_0\
    );
\mult_y_reg[1][3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mult_y[1][3]_i_3_n_0\,
      I1 => \mult_y[1][3]_i_4_n_0\,
      O => \^readpointer_reg[8]_8\,
      S => \readPointer[8]_i_1__0_n_0\
    );
\mult_y_reg[1][4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mult_y[1][4]_i_3_n_0\,
      I1 => \mult_y[1][4]_i_4_n_0\,
      O => \^readpointer_reg[8]_9\,
      S => \readPointer[8]_i_1__0_n_0\
    );
\mult_y_reg[1][5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mult_y[1][5]_i_3_n_0\,
      I1 => \mult_y[1][5]_i_4_n_0\,
      O => \^readpointer_reg[8]_10\,
      S => \readPointer[8]_i_1__0_n_0\
    );
\mult_y_reg[1][6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mult_y[1][6]_i_3_n_0\,
      I1 => \mult_y[1][6]_i_4_n_0\,
      O => \^readpointer_reg[8]_11\,
      S => \readPointer[8]_i_1__0_n_0\
    );
\mult_y_reg[1][7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mult_y[1][7]_i_3_n_0\,
      I1 => \mult_y[1][7]_i_4_n_0\,
      O => \^readpointer_reg[8]_12\,
      S => \readPointer[8]_i_1__0_n_0\
    );
\mult_y_reg[1][8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mult_y[1][8]_i_3_n_0\,
      I1 => \mult_y[1][8]_i_4_n_0\,
      O => \^readpointer_reg[8]_13\,
      S => \readPointer[8]_i_1__0_n_0\
    );
\mult_y_reg[2][1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mult_y[2][1]_i_3_n_0\,
      I1 => \mult_y[2][1]_i_4_n_0\,
      O => \^readpointer_reg[8]_0\,
      S => readPointer_reg(8)
    );
\mult_y_reg[2][2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mult_y[2][2]_i_3_n_0\,
      I1 => \mult_y[2][2]_i_4_n_0\,
      O => \^readpointer_reg[8]_1\,
      S => readPointer_reg(8)
    );
\mult_y_reg[2][3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mult_y[2][3]_i_3_n_0\,
      I1 => \mult_y[2][3]_i_4_n_0\,
      O => \^readpointer_reg[8]_2\,
      S => readPointer_reg(8)
    );
\mult_y_reg[2][4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mult_y[2][4]_i_3_n_0\,
      I1 => \mult_y[2][4]_i_4_n_0\,
      O => \^readpointer_reg[8]_3\,
      S => readPointer_reg(8)
    );
\mult_y_reg[2][5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mult_y[2][5]_i_3_n_0\,
      I1 => \mult_y[2][5]_i_4_n_0\,
      O => \^readpointer_reg[8]_4\,
      S => readPointer_reg(8)
    );
\mult_y_reg[2][6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mult_y[2][6]_i_3_n_0\,
      I1 => \mult_y[2][6]_i_4_n_0\,
      O => \^readpointer_reg[8]_5\,
      S => readPointer_reg(8)
    );
\mult_y_reg[2][7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mult_y[2][7]_i_3_n_0\,
      I1 => \mult_y[2][7]_i_4_n_0\,
      O => \^readpointer_reg[8]_6\,
      S => readPointer_reg(8)
    );
\mult_y_reg[7][1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mult_y[7][1]_i_3_n_0\,
      I1 => \mult_y[7][1]_i_4_n_0\,
      O => \readPointer_reg[8]_22\,
      S => \readPointer[8]_i_1__0_n_0\
    );
\mult_y_reg[8][0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mult_y[8][0]_i_3_n_0\,
      I1 => \mult_y[8][0]_i_4_n_0\,
      O => \readPointer_reg[8]_21\,
      S => readPointer_reg(8)
    );
\readPointer[5]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => E(0),
      I1 => currentRdLineBuffer(0),
      I2 => currentRdLineBuffer(1),
      O => lineBuffRdData(0)
    );
\readPointer[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => readPointer_reg(6),
      I1 => \readPointer_reg__0\(0),
      I2 => \readPointer[6]_i_2_n_0\,
      I3 => readPointer_reg(5),
      O => \readPointer[6]_i_1__0_n_0\
    );
\readPointer[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => readPointer_reg(3),
      I1 => readPointer_reg(1),
      I2 => readPointer_reg(2),
      I3 => readPointer_reg(4),
      O => \readPointer[6]_i_2_n_0\
    );
\readPointer[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => readPointer_reg(7),
      I1 => readPointer_reg(6),
      I2 => \readPointer[6]_i_2_n_0\,
      I3 => readPointer_reg(5),
      I4 => \readPointer_reg__0\(0),
      O => \readPointer[7]_i_1__0_n_0\
    );
\readPointer[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => readPointer_reg(8),
      I1 => \readPointer_reg__0\(0),
      I2 => readPointer_reg(5),
      I3 => \readPointer[6]_i_2_n_0\,
      I4 => readPointer_reg(6),
      I5 => readPointer_reg(7),
      O => \readPointer[8]_i_1__0_n_0\
    );
\readPointer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => \line_reg_r2_0_63_0_2_i_6__3_n_0\,
      Q => \readPointer_reg__0\(0),
      R => axi_reset_n
    );
\readPointer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => \line_reg_r2_0_63_0_2_i_5__3_n_0\,
      Q => readPointer_reg(1),
      R => axi_reset_n
    );
\readPointer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => \line_reg_r2_0_63_0_2_i_4__3_n_0\,
      Q => readPointer_reg(2),
      R => axi_reset_n
    );
\readPointer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => \line_reg_r2_0_63_0_2_i_3__3_n_0\,
      Q => readPointer_reg(3),
      R => axi_reset_n
    );
\readPointer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => \line_reg_r2_0_63_0_2_i_2__3_n_0\,
      Q => readPointer_reg(4),
      R => axi_reset_n
    );
\readPointer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => \line_reg_r2_0_63_0_2_i_1__3_n_0\,
      Q => readPointer_reg(5),
      R => axi_reset_n
    );
\readPointer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => \readPointer[6]_i_1__0_n_0\,
      Q => readPointer_reg(6),
      R => axi_reset_n
    );
\readPointer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => \readPointer[7]_i_1__0_n_0\,
      Q => readPointer_reg(7),
      R => axi_reset_n
    );
\readPointer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => \readPointer[8]_i_1__0_n_0\,
      Q => readPointer_reg(8),
      R => axi_reset_n
    );
\writePointer[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \writePointer_reg_n_0_[0]\,
      O => \p_0_in__4\(0)
    );
\writePointer[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \writePointer_reg_n_0_[0]\,
      I1 => \writePointer_reg_n_0_[1]\,
      O => \p_0_in__4\(1)
    );
\writePointer[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \writePointer_reg_n_0_[2]\,
      I1 => \writePointer_reg_n_0_[0]\,
      I2 => \writePointer_reg_n_0_[1]\,
      O => \p_0_in__4\(2)
    );
\writePointer[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \writePointer_reg_n_0_[1]\,
      I1 => \writePointer_reg_n_0_[0]\,
      I2 => \writePointer_reg_n_0_[2]\,
      I3 => \writePointer_reg_n_0_[3]\,
      O => \p_0_in__4\(3)
    );
\writePointer[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \writePointer_reg_n_0_[4]\,
      I1 => \writePointer_reg_n_0_[1]\,
      I2 => \writePointer_reg_n_0_[0]\,
      I3 => \writePointer_reg_n_0_[2]\,
      I4 => \writePointer_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\writePointer[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \writePointer_reg_n_0_[5]\,
      I1 => \writePointer_reg_n_0_[3]\,
      I2 => \writePointer_reg_n_0_[2]\,
      I3 => \writePointer_reg_n_0_[0]\,
      I4 => \writePointer_reg_n_0_[1]\,
      I5 => \writePointer_reg_n_0_[4]\,
      O => \p_0_in__4\(5)
    );
\writePointer[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \writePointer_reg_n_0_[6]\,
      I1 => \writePointer_reg_n_0_[4]\,
      I2 => \writePointer[8]_i_2__0_n_0\,
      I3 => \writePointer_reg_n_0_[5]\,
      O => \p_0_in__4\(6)
    );
\writePointer[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \writePointer_reg_n_0_[7]\,
      I1 => \writePointer_reg_n_0_[5]\,
      I2 => \writePointer[8]_i_2__0_n_0\,
      I3 => \writePointer_reg_n_0_[4]\,
      I4 => \writePointer_reg_n_0_[6]\,
      O => \p_0_in__4\(7)
    );
\writePointer[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \writePointer_reg_n_0_[8]\,
      I1 => \writePointer_reg_n_0_[6]\,
      I2 => \writePointer_reg_n_0_[4]\,
      I3 => \writePointer[8]_i_2__0_n_0\,
      I4 => \writePointer_reg_n_0_[5]\,
      I5 => \writePointer_reg_n_0_[7]\,
      O => \p_0_in__4\(8)
    );
\writePointer[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \writePointer_reg_n_0_[3]\,
      I1 => \writePointer_reg_n_0_[2]\,
      I2 => \writePointer_reg_n_0_[0]\,
      I3 => \writePointer_reg_n_0_[1]\,
      O => \writePointer[8]_i_2__0_n_0\
    );
\writePointer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \writePointer_reg[8]_0\(0),
      D => \p_0_in__4\(0),
      Q => \writePointer_reg_n_0_[0]\,
      R => axi_reset_n
    );
\writePointer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \writePointer_reg[8]_0\(0),
      D => \p_0_in__4\(1),
      Q => \writePointer_reg_n_0_[1]\,
      R => axi_reset_n
    );
\writePointer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \writePointer_reg[8]_0\(0),
      D => \p_0_in__4\(2),
      Q => \writePointer_reg_n_0_[2]\,
      R => axi_reset_n
    );
\writePointer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \writePointer_reg[8]_0\(0),
      D => \p_0_in__4\(3),
      Q => \writePointer_reg_n_0_[3]\,
      R => axi_reset_n
    );
\writePointer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \writePointer_reg[8]_0\(0),
      D => \p_0_in__4\(4),
      Q => \writePointer_reg_n_0_[4]\,
      R => axi_reset_n
    );
\writePointer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \writePointer_reg[8]_0\(0),
      D => \p_0_in__4\(5),
      Q => \writePointer_reg_n_0_[5]\,
      R => axi_reset_n
    );
\writePointer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \writePointer_reg[8]_0\(0),
      D => \p_0_in__4\(6),
      Q => \writePointer_reg_n_0_[6]\,
      R => axi_reset_n
    );
\writePointer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \writePointer_reg[8]_0\(0),
      D => \p_0_in__4\(7),
      Q => \writePointer_reg_n_0_[7]\,
      R => axi_reset_n
    );
\writePointer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \writePointer_reg[8]_0\(0),
      D => \p_0_in__4\(8),
      Q => \writePointer_reg_n_0_[8]\,
      R => axi_reset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \currentRdLineBuffer_reg[1]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \currentRdLineBuffer_reg[1]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \currentRdLineBuffer_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_clk_0 : out STD_LOGIC;
    axi_clk_1 : out STD_LOGIC;
    axi_clk_2 : out STD_LOGIC;
    axi_clk_3 : out STD_LOGIC;
    axi_clk_4 : out STD_LOGIC;
    axi_clk_5 : out STD_LOGIC;
    axi_clk_6 : out STD_LOGIC;
    axi_clk_7 : out STD_LOGIC;
    axi_clk_8 : out STD_LOGIC;
    axi_clk_9 : out STD_LOGIC;
    axi_clk_10 : out STD_LOGIC;
    axi_clk_11 : out STD_LOGIC;
    axi_clk_12 : out STD_LOGIC;
    axi_clk_13 : out STD_LOGIC;
    axi_clk_14 : out STD_LOGIC;
    axi_clk_15 : out STD_LOGIC;
    axi_clk_16 : out STD_LOGIC;
    axi_clk_17 : out STD_LOGIC;
    axi_clk_18 : out STD_LOGIC;
    axi_clk_19 : out STD_LOGIC;
    axi_clk_20 : out STD_LOGIC;
    axi_clk_21 : out STD_LOGIC;
    axi_clk_22 : out STD_LOGIC;
    axi_clk_23 : out STD_LOGIC;
    axi_reset_n : in STD_LOGIC;
    axi_clk : in STD_LOGIC;
    \mult_x_reg[5][3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mult_x_reg[5][7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mult_x_reg[2][0]\ : in STD_LOGIC;
    \mult_x_reg[2][0]_0\ : in STD_LOGIC;
    currentRdLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \mult_x_reg[5][3]_0\ : in STD_LOGIC;
    \mult_x_reg[5][3]_1\ : in STD_LOGIC;
    \mult_x_reg[5][3]_2\ : in STD_LOGIC;
    \mult_x_reg[5][3]_3\ : in STD_LOGIC;
    \mult_x_reg[5][5]\ : in STD_LOGIC;
    \mult_x_reg[5][5]_0\ : in STD_LOGIC;
    \mult_x_reg[5][5]_1\ : in STD_LOGIC;
    \mult_x_reg[5][5]_2\ : in STD_LOGIC;
    \mult_x_reg[5][10]\ : in STD_LOGIC;
    \mult_x_reg[5][10]_0\ : in STD_LOGIC;
    \mult_x_reg[5][10]_1\ : in STD_LOGIC;
    \mult_x_reg[5][10]_2\ : in STD_LOGIC;
    \mult_y_reg[1][1]\ : in STD_LOGIC;
    \mult_y_reg[1][1]_0\ : in STD_LOGIC;
    data_out01_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mult_y_reg[0][0]\ : in STD_LOGIC;
    \mult_y_reg[0][0]_0\ : in STD_LOGIC;
    data_out03_out : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \mult_x_reg[3][2]\ : in STD_LOGIC;
    \mult_x_reg[3][2]_0\ : in STD_LOGIC;
    \mult_x_reg[3][3]\ : in STD_LOGIC;
    \mult_x_reg[3][3]_0\ : in STD_LOGIC;
    \mult_x_reg[3][4]\ : in STD_LOGIC;
    \mult_x_reg[3][4]_0\ : in STD_LOGIC;
    \mult_x_reg[3][5]\ : in STD_LOGIC;
    \mult_x_reg[3][5]_0\ : in STD_LOGIC;
    \mult_x_reg[3][7]\ : in STD_LOGIC;
    \mult_x_reg[3][7]_0\ : in STD_LOGIC;
    \mult_x_reg[3][8]\ : in STD_LOGIC;
    \mult_x_reg[3][8]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_16 : entity is "lineBuffer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_16 is
  signal \^axi_clk_0\ : STD_LOGIC;
  signal \^axi_clk_1\ : STD_LOGIC;
  signal \^axi_clk_10\ : STD_LOGIC;
  signal \^axi_clk_11\ : STD_LOGIC;
  signal \^axi_clk_12\ : STD_LOGIC;
  signal \^axi_clk_13\ : STD_LOGIC;
  signal \^axi_clk_14\ : STD_LOGIC;
  signal \^axi_clk_2\ : STD_LOGIC;
  signal \^axi_clk_3\ : STD_LOGIC;
  signal \^axi_clk_4\ : STD_LOGIC;
  signal \^axi_clk_5\ : STD_LOGIC;
  signal \^axi_clk_6\ : STD_LOGIC;
  signal \^axi_clk_7\ : STD_LOGIC;
  signal \^axi_clk_8\ : STD_LOGIC;
  signal \^axi_clk_9\ : STD_LOGIC;
  signal \^currentrdlinebuffer_reg[1]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^currentrdlinebuffer_reg[1]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal data_to_sobel : STD_LOGIC_VECTOR ( 47 downto 42 );
  signal lineBuffRdData : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \line_reg_r2_0_63_0_2_i_1__4_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_2__4_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_3__4_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_4__4_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_5__4_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_6__4_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_1__2_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_2__4_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_3__4_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_4__5_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_5__5_n_0\ : STD_LOGIC;
  signal \mult_x[5][10]_i_3_n_0\ : STD_LOGIC;
  signal readPointer_reg : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \readPointer_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of line_reg_r1_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of line_reg_r1_0_63_0_2 : label is "lB1/line";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of line_reg_r1_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of line_reg_r1_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_0_63_3_5 : label is "lB1/line";
  attribute ram_addr_begin of line_reg_r1_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_0_2 : label is "lB1/line";
  attribute ram_addr_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_0_2 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_3_5 : label is "lB1/line";
  attribute ram_addr_begin of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_0_63_0_2 : label is "lB1/line";
  attribute ram_addr_begin of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_0_2 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_0_63_3_5 : label is "lB1/line";
  attribute ram_addr_begin of line_reg_r3_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_0_63_7_7 : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mult_x[5][10]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \mult_x[5][3]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \mult_x[5][4]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \mult_x[5][5]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \mult_x[5][6]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \mult_x[5][7]_i_1\ : label is "soft_lutpair19";
begin
  axi_clk_0 <= \^axi_clk_0\;
  axi_clk_1 <= \^axi_clk_1\;
  axi_clk_10 <= \^axi_clk_10\;
  axi_clk_11 <= \^axi_clk_11\;
  axi_clk_12 <= \^axi_clk_12\;
  axi_clk_13 <= \^axi_clk_13\;
  axi_clk_14 <= \^axi_clk_14\;
  axi_clk_2 <= \^axi_clk_2\;
  axi_clk_3 <= \^axi_clk_3\;
  axi_clk_4 <= \^axi_clk_4\;
  axi_clk_5 <= \^axi_clk_5\;
  axi_clk_6 <= \^axi_clk_6\;
  axi_clk_7 <= \^axi_clk_7\;
  axi_clk_8 <= \^axi_clk_8\;
  axi_clk_9 <= \^axi_clk_9\;
  \currentRdLineBuffer_reg[1]\(8 downto 0) <= \^currentrdlinebuffer_reg[1]\(8 downto 0);
  \currentRdLineBuffer_reg[1]_1\(0) <= \^currentrdlinebuffer_reg[1]_1\(0);
line_reg_r1_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => \^axi_clk_0\,
      DOB => \^axi_clk_1\,
      DOC => \^axi_clk_2\,
      DOD => NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => \^axi_clk_3\,
      DOB => \^axi_clk_4\,
      DOC => axi_clk_15,
      DOD => NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(6),
      DPO => \^axi_clk_5\,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(7),
      DPO => \^axi_clk_6\,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__4_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__4_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__4_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__4_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__4_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__4_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__4_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__4_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__4_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__4_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__4_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__4_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__4_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__4_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__4_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__4_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__4_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__4_n_0\,
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => \^axi_clk_7\,
      DOB => axi_clk_16,
      DOC => axi_clk_17,
      DOD => NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\line_reg_r2_0_63_0_2_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => readPointer_reg(5),
      I1 => \readPointer_reg__0\(0),
      I2 => readPointer_reg(3),
      I3 => readPointer_reg(1),
      I4 => readPointer_reg(2),
      I5 => readPointer_reg(4),
      O => \line_reg_r2_0_63_0_2_i_1__4_n_0\
    );
\line_reg_r2_0_63_0_2_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => readPointer_reg(4),
      I1 => readPointer_reg(2),
      I2 => readPointer_reg(1),
      I3 => readPointer_reg(3),
      I4 => \readPointer_reg__0\(0),
      O => \line_reg_r2_0_63_0_2_i_2__4_n_0\
    );
\line_reg_r2_0_63_0_2_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => readPointer_reg(3),
      I1 => readPointer_reg(1),
      I2 => readPointer_reg(2),
      I3 => \readPointer_reg__0\(0),
      O => \line_reg_r2_0_63_0_2_i_3__4_n_0\
    );
\line_reg_r2_0_63_0_2_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => readPointer_reg(2),
      I1 => readPointer_reg(1),
      I2 => \readPointer_reg__0\(0),
      O => \line_reg_r2_0_63_0_2_i_4__4_n_0\
    );
\line_reg_r2_0_63_0_2_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \readPointer_reg__0\(0),
      I1 => readPointer_reg(1),
      O => \line_reg_r2_0_63_0_2_i_5__4_n_0\
    );
\line_reg_r2_0_63_0_2_i_6__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \readPointer_reg__0\(0),
      O => \line_reg_r2_0_63_0_2_i_6__4_n_0\
    );
line_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__4_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__4_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__4_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__4_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__4_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__4_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__4_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__4_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__4_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__4_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__4_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__4_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__4_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__4_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__4_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__4_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__4_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__4_n_0\,
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => axi_clk_18,
      DOB => axi_clk_19,
      DOC => axi_clk_20,
      DOD => NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(6),
      DPO => axi_clk_21,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__4_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__4_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__4_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__4_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__4_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__4_n_0\,
      SPO => NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(7),
      DPO => axi_clk_22,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__4_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__4_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__4_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__4_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__4_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__4_n_0\,
      SPO => NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__4_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__4_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__5_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__5_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__4_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__4_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__5_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__5_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__4_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__4_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__5_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__5_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => \^axi_clk_8\,
      DOB => \^axi_clk_9\,
      DOC => \^axi_clk_10\,
      DOD => NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\line_reg_r3_0_63_0_2_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => readPointer_reg(5),
      I1 => readPointer_reg(2),
      I2 => readPointer_reg(1),
      I3 => readPointer_reg(3),
      I4 => readPointer_reg(4),
      O => \line_reg_r3_0_63_0_2_i_1__2_n_0\
    );
\line_reg_r3_0_63_0_2_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => readPointer_reg(2),
      I1 => readPointer_reg(1),
      I2 => readPointer_reg(3),
      I3 => readPointer_reg(4),
      O => \line_reg_r3_0_63_0_2_i_2__4_n_0\
    );
\line_reg_r3_0_63_0_2_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => readPointer_reg(3),
      I1 => readPointer_reg(1),
      I2 => readPointer_reg(2),
      O => \line_reg_r3_0_63_0_2_i_3__4_n_0\
    );
\line_reg_r3_0_63_0_2_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => readPointer_reg(1),
      I1 => readPointer_reg(2),
      O => \line_reg_r3_0_63_0_2_i_4__5_n_0\
    );
\line_reg_r3_0_63_0_2_i_5__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => readPointer_reg(1),
      O => \line_reg_r3_0_63_0_2_i_5__5_n_0\
    );
line_reg_r3_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__4_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__4_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__5_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__5_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__4_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__4_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__5_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__5_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__2_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__4_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__4_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__5_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__5_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => \^axi_clk_11\,
      DOB => \^axi_clk_12\,
      DOC => axi_clk_23,
      DOD => NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(6),
      DPO => \^axi_clk_13\,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__5_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__5_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__4_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__4_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(7),
      DPO => \^axi_clk_14\,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__5_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__5_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__4_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__4_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__2_n_0\,
      SPO => NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\mult_x[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^axi_clk_0\,
      I1 => \mult_x_reg[2][0]\,
      I2 => \mult_x_reg[2][0]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out0(0),
      O => \^currentrdlinebuffer_reg[1]\(2)
    );
\mult_x[2][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]\(2),
      I1 => \mult_x_reg[5][3]\(0),
      O => D(0)
    );
\mult_x[3][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_9\,
      I1 => \mult_x_reg[3][2]\,
      I2 => data_out03_out(1),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_x_reg[3][2]_0\,
      O => \^currentrdlinebuffer_reg[1]\(3)
    );
\mult_x[3][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_10\,
      I1 => \mult_x_reg[3][3]\,
      I2 => \mult_x_reg[3][3]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out03_out(2),
      O => \^currentrdlinebuffer_reg[1]\(4)
    );
\mult_x[3][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_11\,
      I1 => \mult_x_reg[3][4]\,
      I2 => \mult_x_reg[3][4]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out03_out(3),
      O => \^currentrdlinebuffer_reg[1]\(5)
    );
\mult_x[3][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_12\,
      I1 => \mult_x_reg[3][5]\,
      I2 => data_out03_out(4),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_x_reg[3][5]_0\,
      O => \^currentrdlinebuffer_reg[1]\(6)
    );
\mult_x[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_13\,
      I1 => \mult_x_reg[3][7]\,
      I2 => data_out03_out(5),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_x_reg[3][7]_0\,
      O => \^currentrdlinebuffer_reg[1]\(7)
    );
\mult_x[3][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_14\,
      I1 => \mult_x_reg[3][8]\,
      I2 => \mult_x_reg[3][8]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out03_out(6),
      O => \^currentrdlinebuffer_reg[1]\(8)
    );
\mult_x[5][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => data_to_sobel(44),
      I1 => \mult_x[5][10]_i_3_n_0\,
      I2 => data_to_sobel(43),
      I3 => \mult_x_reg[5][7]\(0),
      I4 => data_to_sobel(47),
      I5 => data_to_sobel(46),
      O => \currentRdLineBuffer_reg[1]_0\(6)
    );
\mult_x[5][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_4\,
      I1 => \mult_x_reg[5][5]_1\,
      I2 => data_out0(4),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_x_reg[5][5]_2\,
      O => data_to_sobel(44)
    );
\mult_x[5][10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \mult_x_reg[5][3]\(1),
      I1 => \^currentrdlinebuffer_reg[1]_1\(0),
      I2 => data_to_sobel(42),
      O => \mult_x[5][10]_i_3_n_0\
    );
\mult_x[5][10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_3\,
      I1 => \mult_x_reg[5][5]\,
      I2 => \mult_x_reg[5][5]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out0(3),
      O => data_to_sobel(43)
    );
\mult_x[5][10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_6\,
      I1 => \mult_x_reg[5][10]_1\,
      I2 => \mult_x_reg[5][10]_2\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out0(6),
      O => data_to_sobel(47)
    );
\mult_x[5][10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_5\,
      I1 => \mult_x_reg[5][10]\,
      I2 => data_out0(5),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_x_reg[5][10]_0\,
      O => data_to_sobel(46)
    );
\mult_x[5][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \mult_x_reg[5][3]\(1),
      I1 => \^currentrdlinebuffer_reg[1]_1\(0),
      I2 => data_to_sobel(42),
      O => \currentRdLineBuffer_reg[1]_0\(0)
    );
\mult_x[5][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_1\,
      I1 => \mult_x_reg[5][3]_0\,
      I2 => data_out0(1),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_x_reg[5][3]_1\,
      O => \^currentrdlinebuffer_reg[1]_1\(0)
    );
\mult_x[5][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_2\,
      I1 => \mult_x_reg[5][3]_2\,
      I2 => \mult_x_reg[5][3]_3\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out0(2),
      O => data_to_sobel(42)
    );
\mult_x[5][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mult_x[5][10]_i_3_n_0\,
      I1 => data_to_sobel(43),
      O => \currentRdLineBuffer_reg[1]_0\(1)
    );
\mult_x[5][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \mult_x[5][10]_i_3_n_0\,
      I1 => data_to_sobel(43),
      I2 => data_to_sobel(44),
      O => \currentRdLineBuffer_reg[1]_0\(2)
    );
\mult_x[5][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => data_to_sobel(43),
      I1 => \mult_x[5][10]_i_3_n_0\,
      I2 => data_to_sobel(44),
      I3 => \mult_x_reg[5][7]\(0),
      O => \currentRdLineBuffer_reg[1]_0\(3)
    );
\mult_x[5][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => data_to_sobel(44),
      I1 => \mult_x[5][10]_i_3_n_0\,
      I2 => data_to_sobel(43),
      I3 => \mult_x_reg[5][7]\(0),
      I4 => data_to_sobel(46),
      O => \currentRdLineBuffer_reg[1]_0\(4)
    );
\mult_x[5][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000004FFFFFFFB"
    )
        port map (
      I0 => data_to_sobel(44),
      I1 => \mult_x[5][10]_i_3_n_0\,
      I2 => data_to_sobel(43),
      I3 => \mult_x_reg[5][7]\(0),
      I4 => data_to_sobel(46),
      I5 => data_to_sobel(47),
      O => \currentRdLineBuffer_reg[1]_0\(5)
    );
\mult_y[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^axi_clk_8\,
      I1 => \mult_y_reg[0][0]\,
      I2 => \mult_y_reg[0][0]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out03_out(0),
      O => \^currentrdlinebuffer_reg[1]\(0)
    );
\mult_y[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^axi_clk_7\,
      I1 => \mult_y_reg[1][1]\,
      I2 => \mult_y_reg[1][1]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out01_out(0),
      O => \^currentrdlinebuffer_reg[1]\(1)
    );
\readPointer[5]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => E(0),
      I1 => currentRdLineBuffer(1),
      I2 => currentRdLineBuffer(0),
      O => lineBuffRdData(1)
    );
\readPointer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(1),
      D => \line_reg_r2_0_63_0_2_i_6__4_n_0\,
      Q => \readPointer_reg__0\(0),
      R => axi_reset_n
    );
\readPointer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(1),
      D => \line_reg_r2_0_63_0_2_i_5__4_n_0\,
      Q => readPointer_reg(1),
      R => axi_reset_n
    );
\readPointer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(1),
      D => \line_reg_r2_0_63_0_2_i_4__4_n_0\,
      Q => readPointer_reg(2),
      R => axi_reset_n
    );
\readPointer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(1),
      D => \line_reg_r2_0_63_0_2_i_3__4_n_0\,
      Q => readPointer_reg(3),
      R => axi_reset_n
    );
\readPointer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(1),
      D => \line_reg_r2_0_63_0_2_i_2__4_n_0\,
      Q => readPointer_reg(4),
      R => axi_reset_n
    );
\readPointer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(1),
      D => \line_reg_r2_0_63_0_2_i_1__4_n_0\,
      Q => readPointer_reg(5),
      R => axi_reset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_17 is
  port (
    \currentRdLineBuffer_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \currentRdLineBuffer_reg[1]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \currentRdLineBuffer_reg[1]_1\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \currentRdLineBuffer_reg[1]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \currentRdLineBuffer_reg[1]_3\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \currentRdLineBuffer_reg[1]_4\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_clk_0 : out STD_LOGIC;
    axi_clk_1 : out STD_LOGIC;
    axi_clk_2 : out STD_LOGIC;
    axi_clk_3 : out STD_LOGIC;
    axi_clk_4 : out STD_LOGIC;
    axi_clk_5 : out STD_LOGIC;
    axi_clk_6 : out STD_LOGIC;
    axi_clk_7 : out STD_LOGIC;
    axi_clk_8 : out STD_LOGIC;
    axi_clk_9 : out STD_LOGIC;
    axi_clk_10 : out STD_LOGIC;
    axi_clk_11 : out STD_LOGIC;
    axi_clk_12 : out STD_LOGIC;
    axi_clk_13 : out STD_LOGIC;
    axi_clk_14 : out STD_LOGIC;
    axi_clk_15 : out STD_LOGIC;
    axi_clk_16 : out STD_LOGIC;
    axi_clk_17 : out STD_LOGIC;
    axi_clk_18 : out STD_LOGIC;
    axi_clk_19 : out STD_LOGIC;
    axi_clk_20 : out STD_LOGIC;
    axi_clk_21 : out STD_LOGIC;
    axi_clk_22 : out STD_LOGIC;
    axi_clk_23 : out STD_LOGIC;
    axi_reset_n : in STD_LOGIC;
    axi_clk : in STD_LOGIC;
    \mult_y_reg[8][6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \mult_y_reg[7][4]\ : in STD_LOGIC;
    \mult_y_reg[6][3]\ : in STD_LOGIC;
    \mult_y_reg[8][2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mult_x_reg[5][1]\ : in STD_LOGIC;
    currentRdLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mult_x_reg[5][1]_0\ : in STD_LOGIC;
    \mult_y_reg[8][2]_0\ : in STD_LOGIC;
    \mult_y_reg[8][2]_1\ : in STD_LOGIC;
    \mult_y_reg[8][2]_2\ : in STD_LOGIC;
    \mult_y_reg[8][2]_3\ : in STD_LOGIC;
    \mult_y_reg[8][4]\ : in STD_LOGIC;
    \mult_y_reg[8][4]_0\ : in STD_LOGIC;
    \mult_y_reg[8][4]_1\ : in STD_LOGIC;
    \mult_y_reg[8][4]_2\ : in STD_LOGIC;
    \mult_x_reg[5][7]\ : in STD_LOGIC;
    \mult_x_reg[5][7]_0\ : in STD_LOGIC;
    \mult_y_reg[8][9]\ : in STD_LOGIC;
    \mult_y_reg[8][9]_0\ : in STD_LOGIC;
    \mult_y_reg[8][9]_1\ : in STD_LOGIC;
    \mult_y_reg[8][9]_2\ : in STD_LOGIC;
    data_out01_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \mult_y_reg[7][3]\ : in STD_LOGIC;
    \mult_y_reg[7][3]_0\ : in STD_LOGIC;
    \mult_y_reg[7][4]_0\ : in STD_LOGIC;
    \mult_y_reg[7][4]_1\ : in STD_LOGIC;
    \mult_y_reg[7][4]_2\ : in STD_LOGIC;
    \mult_y_reg[7][4]_3\ : in STD_LOGIC;
    \mult_y_reg[7][5]\ : in STD_LOGIC;
    \mult_y_reg[7][5]_0\ : in STD_LOGIC;
    \mult_y_reg[7][7]\ : in STD_LOGIC;
    \mult_y_reg[7][7]_0\ : in STD_LOGIC;
    \mult_y_reg[7][8]\ : in STD_LOGIC;
    \mult_y_reg[7][8]_0\ : in STD_LOGIC;
    data_out03_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mult_x_reg[3][1]\ : in STD_LOGIC;
    \mult_x_reg[3][1]_0\ : in STD_LOGIC;
    \mult_x_reg[6][1]\ : in STD_LOGIC;
    \mult_x_reg[6][1]_0\ : in STD_LOGIC;
    \mult_x_reg[6][2]\ : in STD_LOGIC;
    \mult_x_reg[6][2]_0\ : in STD_LOGIC;
    \mult_x_reg[6][3]\ : in STD_LOGIC;
    \mult_x_reg[6][3]_0\ : in STD_LOGIC;
    \mult_x_reg[6][4]\ : in STD_LOGIC;
    \mult_x_reg[6][4]_0\ : in STD_LOGIC;
    \mult_x_reg[3][6]\ : in STD_LOGIC;
    \mult_x_reg[3][6]_0\ : in STD_LOGIC;
    \mult_x_reg[6][6]\ : in STD_LOGIC;
    \mult_x_reg[6][6]_0\ : in STD_LOGIC;
    \mult_x_reg[6][7]\ : in STD_LOGIC;
    \mult_x_reg[6][7]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_17 : entity is "lineBuffer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_17 is
  signal \^axi_clk_0\ : STD_LOGIC;
  signal \^axi_clk_1\ : STD_LOGIC;
  signal \^axi_clk_10\ : STD_LOGIC;
  signal \^axi_clk_11\ : STD_LOGIC;
  signal \^axi_clk_12\ : STD_LOGIC;
  signal \^axi_clk_13\ : STD_LOGIC;
  signal \^axi_clk_14\ : STD_LOGIC;
  signal \^axi_clk_15\ : STD_LOGIC;
  signal \^axi_clk_16\ : STD_LOGIC;
  signal \^axi_clk_17\ : STD_LOGIC;
  signal \^axi_clk_18\ : STD_LOGIC;
  signal \^axi_clk_19\ : STD_LOGIC;
  signal \^axi_clk_2\ : STD_LOGIC;
  signal \^axi_clk_20\ : STD_LOGIC;
  signal \^axi_clk_21\ : STD_LOGIC;
  signal \^axi_clk_3\ : STD_LOGIC;
  signal \^axi_clk_4\ : STD_LOGIC;
  signal \^axi_clk_5\ : STD_LOGIC;
  signal \^axi_clk_6\ : STD_LOGIC;
  signal \^axi_clk_7\ : STD_LOGIC;
  signal \^axi_clk_8\ : STD_LOGIC;
  signal \^axi_clk_9\ : STD_LOGIC;
  signal \^currentrdlinebuffer_reg[1]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^currentrdlinebuffer_reg[1]_2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal data_to_sobel : STD_LOGIC_VECTOR ( 71 downto 58 );
  signal lineBuffRdData : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \mult_y[6][9]_i_2_n_0\ : STD_LOGIC;
  signal \mult_y[7][10]_i_4_n_0\ : STD_LOGIC;
  signal \mult_y[8][9]_i_3_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal readPointer_reg : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \readPointer_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of line_reg_r1_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of line_reg_r1_0_63_0_2 : label is "lB2/line";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of line_reg_r1_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of line_reg_r1_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_0_63_3_5 : label is "lB2/line";
  attribute ram_addr_begin of line_reg_r1_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_0_2 : label is "lB2/line";
  attribute ram_addr_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_0_2 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_3_5 : label is "lB2/line";
  attribute ram_addr_begin of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_0_63_0_2 : label is "lB2/line";
  attribute ram_addr_begin of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_0_2 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_0_63_3_5 : label is "lB2/line";
  attribute ram_addr_begin of line_reg_r3_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_0_63_7_7 : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mult_y[6][3]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \mult_y[6][4]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \mult_y[6][7]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \mult_y[6][9]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \mult_y[7][10]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \mult_y[7][4]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \mult_y[7][5]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \mult_y[7][8]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \mult_y[8][2]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \mult_y[8][3]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \mult_y[8][4]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \mult_y[8][5]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \mult_y[8][6]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \mult_y[8][9]_i_3\ : label is "soft_lutpair26";
begin
  axi_clk_0 <= \^axi_clk_0\;
  axi_clk_1 <= \^axi_clk_1\;
  axi_clk_10 <= \^axi_clk_10\;
  axi_clk_11 <= \^axi_clk_11\;
  axi_clk_12 <= \^axi_clk_12\;
  axi_clk_13 <= \^axi_clk_13\;
  axi_clk_14 <= \^axi_clk_14\;
  axi_clk_15 <= \^axi_clk_15\;
  axi_clk_16 <= \^axi_clk_16\;
  axi_clk_17 <= \^axi_clk_17\;
  axi_clk_18 <= \^axi_clk_18\;
  axi_clk_19 <= \^axi_clk_19\;
  axi_clk_2 <= \^axi_clk_2\;
  axi_clk_20 <= \^axi_clk_20\;
  axi_clk_21 <= \^axi_clk_21\;
  axi_clk_3 <= \^axi_clk_3\;
  axi_clk_4 <= \^axi_clk_4\;
  axi_clk_5 <= \^axi_clk_5\;
  axi_clk_6 <= \^axi_clk_6\;
  axi_clk_7 <= \^axi_clk_7\;
  axi_clk_8 <= \^axi_clk_8\;
  axi_clk_9 <= \^axi_clk_9\;
  \currentRdLineBuffer_reg[1]_0\(8 downto 0) <= \^currentrdlinebuffer_reg[1]_0\(8 downto 0);
  \currentRdLineBuffer_reg[1]_2\(2 downto 0) <= \^currentrdlinebuffer_reg[1]_2\(2 downto 0);
line_reg_r1_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => \^axi_clk_0\,
      DOB => \^axi_clk_1\,
      DOC => \^axi_clk_2\,
      DOD => NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => \^axi_clk_3\,
      DOB => \^axi_clk_4\,
      DOC => \^axi_clk_5\,
      DOD => NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(6),
      DPO => \^axi_clk_6\,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(7),
      DPO => \^axi_clk_7\,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_in(5 downto 0),
      ADDRB(5 downto 0) => p_0_in(5 downto 0),
      ADDRC(5 downto 0) => p_0_in(5 downto 0),
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => axi_clk_22,
      DOB => \^axi_clk_8\,
      DOC => \^axi_clk_9\,
      DOD => NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\line_reg_r2_0_63_0_2_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => readPointer_reg(5),
      I1 => \readPointer_reg__0\(0),
      I2 => readPointer_reg(3),
      I3 => readPointer_reg(1),
      I4 => readPointer_reg(2),
      I5 => readPointer_reg(4),
      O => p_0_in(5)
    );
\line_reg_r2_0_63_0_2_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => readPointer_reg(4),
      I1 => readPointer_reg(2),
      I2 => readPointer_reg(1),
      I3 => readPointer_reg(3),
      I4 => \readPointer_reg__0\(0),
      O => p_0_in(4)
    );
\line_reg_r2_0_63_0_2_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => readPointer_reg(3),
      I1 => readPointer_reg(1),
      I2 => readPointer_reg(2),
      I3 => \readPointer_reg__0\(0),
      O => p_0_in(3)
    );
\line_reg_r2_0_63_0_2_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => readPointer_reg(2),
      I1 => readPointer_reg(1),
      I2 => \readPointer_reg__0\(0),
      O => p_0_in(2)
    );
\line_reg_r2_0_63_0_2_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \readPointer_reg__0\(0),
      I1 => readPointer_reg(1),
      O => p_0_in(1)
    );
\line_reg_r2_0_63_0_2_i_6__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \readPointer_reg__0\(0),
      O => p_0_in(0)
    );
line_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_in(5 downto 0),
      ADDRB(5 downto 0) => p_0_in(5 downto 0),
      ADDRC(5 downto 0) => p_0_in(5 downto 0),
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => \^axi_clk_10\,
      DOB => \^axi_clk_11\,
      DOC => axi_clk_23,
      DOD => NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(6),
      DPO => \^axi_clk_12\,
      DPRA0 => p_0_in(0),
      DPRA1 => p_0_in(1),
      DPRA2 => p_0_in(2),
      DPRA3 => p_0_in(3),
      DPRA4 => p_0_in(4),
      DPRA5 => p_0_in(5),
      SPO => NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(7),
      DPO => \^axi_clk_13\,
      DPRA0 => p_0_in(0),
      DPRA1 => p_0_in(1),
      DPRA2 => p_0_in(2),
      DPRA3 => p_0_in(3),
      DPRA4 => p_0_in(4),
      DPRA5 => p_0_in(5),
      SPO => NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => p_2_in(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => p_2_in(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => p_2_in(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => \^axi_clk_14\,
      DOB => \^axi_clk_15\,
      DOC => \^axi_clk_16\,
      DOD => NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\line_reg_r3_0_63_0_2_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => readPointer_reg(5),
      I1 => readPointer_reg(2),
      I2 => readPointer_reg(1),
      I3 => readPointer_reg(3),
      I4 => readPointer_reg(4),
      O => p_2_in(5)
    );
\line_reg_r3_0_63_0_2_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => readPointer_reg(2),
      I1 => readPointer_reg(1),
      I2 => readPointer_reg(3),
      I3 => readPointer_reg(4),
      O => p_2_in(4)
    );
\line_reg_r3_0_63_0_2_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => readPointer_reg(3),
      I1 => readPointer_reg(1),
      I2 => readPointer_reg(2),
      O => p_2_in(3)
    );
\line_reg_r3_0_63_0_2_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => readPointer_reg(1),
      I1 => readPointer_reg(2),
      O => p_2_in(2)
    );
\line_reg_r3_0_63_0_2_i_5__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => readPointer_reg(1),
      O => p_2_in(1)
    );
line_reg_r3_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => p_2_in(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => p_2_in(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => p_2_in(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => \^axi_clk_17\,
      DOB => \^axi_clk_18\,
      DOC => \^axi_clk_19\,
      DOD => NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(6),
      DPO => \^axi_clk_20\,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => p_2_in(1),
      DPRA2 => p_2_in(2),
      DPRA3 => p_2_in(3),
      DPRA4 => p_2_in(4),
      DPRA5 => p_2_in(5),
      SPO => NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(7),
      DPO => \^axi_clk_21\,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => p_2_in(1),
      DPRA2 => p_2_in(2),
      DPRA3 => p_2_in(3),
      DPRA4 => p_2_in(4),
      DPRA5 => p_2_in(5),
      SPO => NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\mult_x[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^axi_clk_14\,
      I1 => data_out03_out(0),
      I2 => \mult_x_reg[3][1]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_x_reg[3][1]_0\,
      O => \^currentrdlinebuffer_reg[1]_0\(0)
    );
\mult_x[3][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \^axi_clk_19\,
      I1 => \mult_x_reg[3][6]\,
      I2 => \mult_x_reg[3][6]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out03_out(5),
      O => \^currentrdlinebuffer_reg[1]_0\(1)
    );
\mult_x[5][10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \^axi_clk_5\,
      I1 => \mult_x_reg[5][7]\,
      I2 => \mult_x_reg[5][7]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out0(5),
      O => \^currentrdlinebuffer_reg[1]_2\(0)
    );
\mult_x[5][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^axi_clk_0\,
      I1 => data_out0(0),
      I2 => \mult_x_reg[5][1]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_x_reg[5][1]_0\,
      O => \^currentrdlinebuffer_reg[1]_0\(2)
    );
\mult_x[5][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_0\(2),
      I1 => \mult_y_reg[8][6]\(0),
      O => \currentRdLineBuffer_reg[1]\(0)
    );
\mult_x[6][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_15\,
      I1 => data_out03_out(1),
      I2 => \mult_x_reg[6][1]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_x_reg[6][1]_0\,
      O => \^currentrdlinebuffer_reg[1]_0\(3)
    );
\mult_x[6][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_16\,
      I1 => data_out03_out(2),
      I2 => \mult_x_reg[6][2]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_x_reg[6][2]_0\,
      O => \^currentrdlinebuffer_reg[1]_0\(4)
    );
\mult_x[6][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_17\,
      I1 => data_out03_out(3),
      I2 => \mult_x_reg[6][3]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_x_reg[6][3]_0\,
      O => \^currentrdlinebuffer_reg[1]_0\(5)
    );
\mult_x[6][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_18\,
      I1 => data_out03_out(4),
      I2 => \mult_x_reg[6][4]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_x_reg[6][4]_0\,
      O => \^currentrdlinebuffer_reg[1]_0\(6)
    );
\mult_x[6][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_20\,
      I1 => data_out03_out(6),
      I2 => \mult_x_reg[6][6]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_x_reg[6][6]_0\,
      O => \^currentrdlinebuffer_reg[1]_0\(7)
    );
\mult_x[6][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_21\,
      I1 => data_out03_out(7),
      I2 => \mult_x_reg[6][7]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_x_reg[6][7]_0\,
      O => \^currentrdlinebuffer_reg[1]_0\(8)
    );
\mult_y[6][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \mult_y_reg[6][3]\,
      I1 => \^currentrdlinebuffer_reg[1]_0\(3),
      I2 => \^currentrdlinebuffer_reg[1]_0\(4),
      O => \currentRdLineBuffer_reg[1]_4\(0)
    );
\mult_y[6][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_0\(3),
      I1 => \mult_y_reg[6][3]\,
      I2 => \^currentrdlinebuffer_reg[1]_0\(4),
      I3 => \^currentrdlinebuffer_reg[1]_0\(5),
      O => \currentRdLineBuffer_reg[1]_4\(1)
    );
\mult_y[6][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_0\(4),
      I1 => \mult_y_reg[6][3]\,
      I2 => \^currentrdlinebuffer_reg[1]_0\(3),
      I3 => \^currentrdlinebuffer_reg[1]_0\(5),
      I4 => \^currentrdlinebuffer_reg[1]_0\(6),
      O => \currentRdLineBuffer_reg[1]_4\(2)
    );
\mult_y[6][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_0\(5),
      I1 => \^currentrdlinebuffer_reg[1]_0\(3),
      I2 => \mult_y_reg[6][3]\,
      I3 => \^currentrdlinebuffer_reg[1]_0\(4),
      I4 => \^currentrdlinebuffer_reg[1]_0\(6),
      I5 => \mult_y_reg[8][2]\(0),
      O => \currentRdLineBuffer_reg[1]_4\(3)
    );
\mult_y[6][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mult_y[6][9]_i_2_n_0\,
      I1 => \^currentrdlinebuffer_reg[1]_0\(7),
      O => \currentRdLineBuffer_reg[1]_4\(4)
    );
\mult_y[6][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_0\(7),
      I1 => \mult_y[6][9]_i_2_n_0\,
      I2 => \^currentrdlinebuffer_reg[1]_0\(8),
      O => \currentRdLineBuffer_reg[1]_4\(5)
    );
\mult_y[6][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_0\(8),
      I1 => \^currentrdlinebuffer_reg[1]_0\(7),
      I2 => \mult_y[6][9]_i_2_n_0\,
      O => \currentRdLineBuffer_reg[1]_4\(6)
    );
\mult_y[6][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_0\(6),
      I1 => \^currentrdlinebuffer_reg[1]_0\(4),
      I2 => \mult_y_reg[6][3]\,
      I3 => \^currentrdlinebuffer_reg[1]_0\(3),
      I4 => \^currentrdlinebuffer_reg[1]_0\(5),
      I5 => \mult_y_reg[8][2]\(0),
      O => \mult_y[6][9]_i_2_n_0\
    );
\mult_y[7][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => data_to_sobel(63),
      I1 => data_to_sobel(62),
      I2 => \mult_y[7][10]_i_4_n_0\,
      O => \currentRdLineBuffer_reg[1]_3\(6)
    );
\mult_y[7][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_13\,
      I1 => data_out01_out(5),
      I2 => \mult_y_reg[7][8]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_y_reg[7][8]_0\,
      O => data_to_sobel(63)
    );
\mult_y[7][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_12\,
      I1 => data_out01_out(4),
      I2 => \mult_y_reg[7][7]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_y_reg[7][7]_0\,
      O => data_to_sobel(62)
    );
\mult_y[7][10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => data_to_sobel(60),
      I1 => data_to_sobel(58),
      I2 => \mult_y_reg[7][4]\,
      I3 => \^currentrdlinebuffer_reg[1]_2\(1),
      I4 => data_to_sobel(59),
      I5 => \mult_y_reg[8][6]\(1),
      O => \mult_y[7][10]_i_4_n_0\
    );
\mult_y[7][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \mult_y_reg[7][4]\,
      I1 => \^currentrdlinebuffer_reg[1]_2\(1),
      I2 => data_to_sobel(58),
      O => \currentRdLineBuffer_reg[1]_3\(0)
    );
\mult_y[7][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_2\(1),
      I1 => \mult_y_reg[7][4]\,
      I2 => data_to_sobel(58),
      I3 => data_to_sobel(59),
      O => \currentRdLineBuffer_reg[1]_3\(1)
    );
\mult_y[7][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => data_to_sobel(58),
      I1 => \mult_y_reg[7][4]\,
      I2 => \^currentrdlinebuffer_reg[1]_2\(1),
      I3 => data_to_sobel(59),
      I4 => data_to_sobel(60),
      O => \currentRdLineBuffer_reg[1]_3\(2)
    );
\mult_y[7][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => data_to_sobel(59),
      I1 => \^currentrdlinebuffer_reg[1]_2\(1),
      I2 => \mult_y_reg[7][4]\,
      I3 => data_to_sobel(58),
      I4 => data_to_sobel(60),
      I5 => \mult_y_reg[8][6]\(1),
      O => \currentRdLineBuffer_reg[1]_3\(3)
    );
\mult_y[7][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_10\,
      I1 => data_out01_out(2),
      I2 => \mult_y_reg[7][4]_2\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_y_reg[7][4]_3\,
      O => data_to_sobel(59)
    );
\mult_y[7][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_8\,
      I1 => data_out01_out(0),
      I2 => \mult_y_reg[7][3]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_y_reg[7][3]_0\,
      O => \^currentrdlinebuffer_reg[1]_2\(1)
    );
\mult_y[7][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_9\,
      I1 => data_out01_out(1),
      I2 => \mult_y_reg[7][4]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_y_reg[7][4]_1\,
      O => data_to_sobel(58)
    );
\mult_y[7][6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_11\,
      I1 => data_out01_out(3),
      I2 => \mult_y_reg[7][5]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_y_reg[7][5]_0\,
      O => data_to_sobel(60)
    );
\mult_y[7][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mult_y[7][10]_i_4_n_0\,
      I1 => data_to_sobel(62),
      O => \currentRdLineBuffer_reg[1]_3\(4)
    );
\mult_y[7][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => data_to_sobel(62),
      I1 => \mult_y[7][10]_i_4_n_0\,
      I2 => data_to_sobel(63),
      O => \currentRdLineBuffer_reg[1]_3\(5)
    );
\mult_y[8][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \mult_y_reg[8][2]\(1),
      I1 => \^currentrdlinebuffer_reg[1]_2\(2),
      I2 => data_to_sobel(66),
      O => \currentRdLineBuffer_reg[1]_1\(0)
    );
\mult_y[8][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_1\,
      I1 => data_out0(1),
      I2 => \mult_y_reg[8][2]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_y_reg[8][2]_1\,
      O => \^currentrdlinebuffer_reg[1]_2\(2)
    );
\mult_y[8][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_2\,
      I1 => data_out0(2),
      I2 => \mult_y_reg[8][2]_2\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_y_reg[8][2]_3\,
      O => data_to_sobel(66)
    );
\mult_y[8][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mult_y[8][9]_i_3_n_0\,
      I1 => data_to_sobel(67),
      O => \currentRdLineBuffer_reg[1]_1\(1)
    );
\mult_y[8][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \mult_y[8][9]_i_3_n_0\,
      I1 => data_to_sobel(67),
      I2 => data_to_sobel(68),
      O => \currentRdLineBuffer_reg[1]_1\(2)
    );
\mult_y[8][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => data_to_sobel(67),
      I1 => \mult_y[8][9]_i_3_n_0\,
      I2 => data_to_sobel(68),
      I3 => \mult_y_reg[8][6]\(2),
      O => \currentRdLineBuffer_reg[1]_1\(3)
    );
\mult_y[8][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004FFFB"
    )
        port map (
      I0 => data_to_sobel(68),
      I1 => \mult_y[8][9]_i_3_n_0\,
      I2 => data_to_sobel(67),
      I3 => \mult_y_reg[8][6]\(2),
      I4 => data_to_sobel(70),
      O => \currentRdLineBuffer_reg[1]_1\(4)
    );
\mult_y[8][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000004FFFFFFFB"
    )
        port map (
      I0 => data_to_sobel(68),
      I1 => \mult_y[8][9]_i_3_n_0\,
      I2 => data_to_sobel(67),
      I3 => \mult_y_reg[8][6]\(2),
      I4 => data_to_sobel(70),
      I5 => data_to_sobel(71),
      O => \currentRdLineBuffer_reg[1]_1\(5)
    );
\mult_y[8][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => data_to_sobel(68),
      I1 => \mult_y[8][9]_i_3_n_0\,
      I2 => data_to_sobel(67),
      I3 => \mult_y_reg[8][6]\(2),
      I4 => data_to_sobel(71),
      I5 => data_to_sobel(70),
      O => \currentRdLineBuffer_reg[1]_1\(6)
    );
\mult_y[8][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_4\,
      I1 => data_out0(4),
      I2 => \mult_y_reg[8][4]_1\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_y_reg[8][4]_2\,
      O => data_to_sobel(68)
    );
\mult_y[8][9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \mult_y_reg[8][2]\(1),
      I1 => \^currentrdlinebuffer_reg[1]_2\(2),
      I2 => data_to_sobel(66),
      O => \mult_y[8][9]_i_3_n_0\
    );
\mult_y[8][9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_3\,
      I1 => data_out0(3),
      I2 => \mult_y_reg[8][4]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_y_reg[8][4]_0\,
      O => data_to_sobel(67)
    );
\mult_y[8][9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_7\,
      I1 => data_out0(7),
      I2 => \mult_y_reg[8][9]_1\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_y_reg[8][9]_2\,
      O => data_to_sobel(71)
    );
\mult_y[8][9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_6\,
      I1 => data_out0(6),
      I2 => \mult_y_reg[8][9]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_y_reg[8][9]_0\,
      O => data_to_sobel(70)
    );
\readPointer[5]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => E(0),
      I1 => currentRdLineBuffer(1),
      I2 => currentRdLineBuffer(0),
      O => lineBuffRdData(2)
    );
\readPointer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(2),
      D => p_0_in(0),
      Q => \readPointer_reg__0\(0),
      R => axi_reset_n
    );
\readPointer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(2),
      D => p_0_in(1),
      Q => readPointer_reg(1),
      R => axi_reset_n
    );
\readPointer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(2),
      D => p_0_in(2),
      Q => readPointer_reg(2),
      R => axi_reset_n
    );
\readPointer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(2),
      D => p_0_in(3),
      Q => readPointer_reg(3),
      R => axi_reset_n
    );
\readPointer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(2),
      D => p_0_in(4),
      Q => readPointer_reg(4),
      R => axi_reset_n
    );
\readPointer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(2),
      D => p_0_in(5),
      Q => readPointer_reg(5),
      R => axi_reset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_18 is
  port (
    \currentRdLineBuffer_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \currentRdLineBuffer_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \currentRdLineBuffer_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \currentRdLineBuffer_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \currentRdLineBuffer_reg[1]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out01_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    data_out03_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_reset_n : in STD_LOGIC;
    axi_clk : in STD_LOGIC;
    \mult_y_reg[8][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mult_y_reg[6][1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mult_y_reg[8][0]\ : in STD_LOGIC;
    \mult_y_reg[8][0]_0\ : in STD_LOGIC;
    currentRdLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mult_y_reg[8][0]_1\ : in STD_LOGIC;
    \mult_y_reg[8][6]\ : in STD_LOGIC;
    \mult_y_reg[8][6]_0\ : in STD_LOGIC;
    \mult_y_reg[8][6]_1\ : in STD_LOGIC;
    \mult_y_reg[7][1]\ : in STD_LOGIC;
    \mult_y_reg[7][1]_0\ : in STD_LOGIC;
    \mult_y_reg[7][1]_1\ : in STD_LOGIC;
    \mult_y_reg[7][6]\ : in STD_LOGIC;
    \mult_y_reg[7][6]_0\ : in STD_LOGIC;
    \mult_y_reg[7][6]_1\ : in STD_LOGIC;
    \mult_x_reg[6][0]\ : in STD_LOGIC;
    \mult_x_reg[6][0]_0\ : in STD_LOGIC;
    \mult_x_reg[6][0]_1\ : in STD_LOGIC;
    \mult_x_reg[6][5]\ : in STD_LOGIC;
    \mult_x_reg[6][5]_0\ : in STD_LOGIC;
    \mult_x_reg[6][5]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_18 : entity is "lineBuffer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_18 is
  signal \^currentrdlinebuffer_reg[1]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^data_out0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_out01_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_out03_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lineBuffRdData : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \line_reg_r2_0_63_0_2_i_1__5_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_2__5_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_3__5_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_4__5_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_5__5_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_6__5_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_1__3_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_2__5_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_3__5_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_4__3_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_5__3_n_0\ : STD_LOGIC;
  signal readPointer_reg : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \readPointer_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of line_reg_r1_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of line_reg_r1_0_63_0_2 : label is "lB3/line";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of line_reg_r1_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of line_reg_r1_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_0_63_3_5 : label is "lB3/line";
  attribute ram_addr_begin of line_reg_r1_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_0_2 : label is "lB3/line";
  attribute ram_addr_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_0_2 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_3_5 : label is "lB3/line";
  attribute ram_addr_begin of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_0_63_0_2 : label is "lB3/line";
  attribute ram_addr_begin of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_0_2 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_0_63_3_5 : label is "lB3/line";
  attribute ram_addr_begin of line_reg_r3_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_0_63_7_7 : label is 7;
begin
  \currentRdLineBuffer_reg[1]_0\(3 downto 0) <= \^currentrdlinebuffer_reg[1]_0\(3 downto 0);
  data_out0(7 downto 0) <= \^data_out0\(7 downto 0);
  data_out01_out(7 downto 0) <= \^data_out01_out\(7 downto 0);
  data_out03_out(7 downto 0) <= \^data_out03_out\(7 downto 0);
line_reg_r1_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => \^data_out0\(0),
      DOB => \^data_out0\(1),
      DOC => \^data_out0\(2),
      DOD => NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => \^data_out0\(3),
      DOB => \^data_out0\(4),
      DOC => \^data_out0\(5),
      DOD => NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(6),
      DPO => \^data_out0\(6),
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(7),
      DPO => \^data_out0\(7),
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__5_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__5_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__5_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__5_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__5_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__5_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__5_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__5_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__5_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__5_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__5_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__5_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__5_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__5_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__5_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__5_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__5_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__5_n_0\,
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => \^data_out01_out\(0),
      DOB => \^data_out01_out\(1),
      DOC => \^data_out01_out\(2),
      DOD => NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\line_reg_r2_0_63_0_2_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => readPointer_reg(5),
      I1 => \readPointer_reg__0\(0),
      I2 => readPointer_reg(3),
      I3 => readPointer_reg(1),
      I4 => readPointer_reg(2),
      I5 => readPointer_reg(4),
      O => \line_reg_r2_0_63_0_2_i_1__5_n_0\
    );
\line_reg_r2_0_63_0_2_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => readPointer_reg(4),
      I1 => readPointer_reg(2),
      I2 => readPointer_reg(1),
      I3 => readPointer_reg(3),
      I4 => \readPointer_reg__0\(0),
      O => \line_reg_r2_0_63_0_2_i_2__5_n_0\
    );
\line_reg_r2_0_63_0_2_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => readPointer_reg(3),
      I1 => readPointer_reg(1),
      I2 => readPointer_reg(2),
      I3 => \readPointer_reg__0\(0),
      O => \line_reg_r2_0_63_0_2_i_3__5_n_0\
    );
\line_reg_r2_0_63_0_2_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => readPointer_reg(2),
      I1 => readPointer_reg(1),
      I2 => \readPointer_reg__0\(0),
      O => \line_reg_r2_0_63_0_2_i_4__5_n_0\
    );
\line_reg_r2_0_63_0_2_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \readPointer_reg__0\(0),
      I1 => readPointer_reg(1),
      O => \line_reg_r2_0_63_0_2_i_5__5_n_0\
    );
\line_reg_r2_0_63_0_2_i_6__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \readPointer_reg__0\(0),
      O => \line_reg_r2_0_63_0_2_i_6__5_n_0\
    );
line_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__5_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__5_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__5_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__5_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__5_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__5_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__5_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__5_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__5_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__5_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__5_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__5_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__5_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__5_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__5_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__5_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__5_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__5_n_0\,
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => \^data_out01_out\(3),
      DOB => \^data_out01_out\(4),
      DOC => \^data_out01_out\(5),
      DOD => NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(6),
      DPO => \^data_out01_out\(6),
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__5_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__5_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__5_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__5_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__5_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__5_n_0\,
      SPO => NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(7),
      DPO => \^data_out01_out\(7),
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__5_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__5_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__5_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__5_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__5_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__5_n_0\,
      SPO => NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__3_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__5_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__5_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__3_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__3_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__3_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__5_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__5_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__3_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__3_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__3_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__5_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__5_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__3_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__3_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(0),
      DIB => Q(1),
      DIC => Q(2),
      DID => '0',
      DOA => \^data_out03_out\(0),
      DOB => \^data_out03_out\(1),
      DOC => \^data_out03_out\(2),
      DOD => NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\line_reg_r3_0_63_0_2_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => readPointer_reg(5),
      I1 => readPointer_reg(2),
      I2 => readPointer_reg(1),
      I3 => readPointer_reg(3),
      I4 => readPointer_reg(4),
      O => \line_reg_r3_0_63_0_2_i_1__3_n_0\
    );
\line_reg_r3_0_63_0_2_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => readPointer_reg(2),
      I1 => readPointer_reg(1),
      I2 => readPointer_reg(3),
      I3 => readPointer_reg(4),
      O => \line_reg_r3_0_63_0_2_i_2__5_n_0\
    );
\line_reg_r3_0_63_0_2_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => readPointer_reg(3),
      I1 => readPointer_reg(1),
      I2 => readPointer_reg(2),
      O => \line_reg_r3_0_63_0_2_i_3__5_n_0\
    );
\line_reg_r3_0_63_0_2_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => readPointer_reg(1),
      I1 => readPointer_reg(2),
      O => \line_reg_r3_0_63_0_2_i_4__3_n_0\
    );
\line_reg_r3_0_63_0_2_i_5__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => readPointer_reg(1),
      O => \line_reg_r3_0_63_0_2_i_5__3_n_0\
    );
line_reg_r3_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__3_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__5_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__5_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__3_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__3_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__3_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__5_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__5_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__3_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__3_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__3_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__5_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__5_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__3_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__3_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => Q(3),
      DIB => Q(4),
      DIC => Q(5),
      DID => '0',
      DOA => \^data_out03_out\(3),
      DOB => \^data_out03_out\(4),
      DOC => \^data_out03_out\(5),
      DOD => NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(6),
      DPO => \^data_out03_out\(6),
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__3_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__3_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__5_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__5_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__3_n_0\,
      SPO => NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => Q(7),
      DPO => \^data_out03_out\(7),
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__3_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__3_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__5_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__5_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__3_n_0\,
      SPO => NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\mult_x[6][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^data_out03_out\(0),
      I1 => \mult_x_reg[6][0]\,
      I2 => \mult_x_reg[6][0]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_x_reg[6][0]_1\,
      O => \^currentrdlinebuffer_reg[1]_0\(0)
    );
\mult_x[6][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^data_out03_out\(5),
      I1 => \mult_x_reg[6][5]\,
      I2 => \mult_x_reg[6][5]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_x_reg[6][5]_1\,
      O => \^currentrdlinebuffer_reg[1]_0\(1)
    );
\mult_y[6][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_0\(0),
      I1 => \mult_y_reg[6][1]\(0),
      O => \currentRdLineBuffer_reg[1]_2\(0)
    );
\mult_y[7][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^data_out01_out\(0),
      I1 => \mult_y_reg[7][1]\,
      I2 => \mult_y_reg[7][1]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_y_reg[7][1]_1\,
      O => \^currentrdlinebuffer_reg[1]_0\(2)
    );
\mult_y[7][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_0\(2),
      I1 => \mult_y_reg[8][1]\(0),
      O => \currentRdLineBuffer_reg[1]_1\(0)
    );
\mult_y[7][6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^data_out01_out\(5),
      I1 => \mult_y_reg[7][6]\,
      I2 => \mult_y_reg[7][6]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_y_reg[7][6]_1\,
      O => \currentRdLineBuffer_reg[1]_3\(0)
    );
\mult_y[8][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^data_out0\(0),
      I1 => \mult_y_reg[8][0]\,
      I2 => \mult_y_reg[8][0]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_y_reg[8][0]_1\,
      O => \^currentrdlinebuffer_reg[1]_0\(3)
    );
\mult_y[8][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^currentrdlinebuffer_reg[1]_0\(3),
      I1 => \mult_y_reg[8][1]\(1),
      O => \currentRdLineBuffer_reg[1]\(0)
    );
\mult_y[8][9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^data_out0\(5),
      I1 => \mult_y_reg[8][6]\,
      I2 => \mult_y_reg[8][6]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \mult_y_reg[8][6]_1\,
      O => \currentRdLineBuffer_reg[1]_3\(1)
    );
\readPointer[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => E(0),
      I1 => currentRdLineBuffer(1),
      I2 => currentRdLineBuffer(0),
      O => lineBuffRdData(3)
    );
\readPointer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(3),
      D => \line_reg_r2_0_63_0_2_i_6__5_n_0\,
      Q => \readPointer_reg__0\(0),
      R => axi_reset_n
    );
\readPointer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(3),
      D => \line_reg_r2_0_63_0_2_i_5__5_n_0\,
      Q => readPointer_reg(1),
      R => axi_reset_n
    );
\readPointer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(3),
      D => \line_reg_r2_0_63_0_2_i_4__5_n_0\,
      Q => readPointer_reg(2),
      R => axi_reset_n
    );
\readPointer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(3),
      D => \line_reg_r2_0_63_0_2_i_3__5_n_0\,
      Q => readPointer_reg(3),
      R => axi_reset_n
    );
\readPointer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(3),
      D => \line_reg_r2_0_63_0_2_i_2__5_n_0\,
      Q => readPointer_reg(4),
      R => axi_reset_n
    );
\readPointer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(3),
      D => \line_reg_r2_0_63_0_2_i_1__5_n_0\,
      Q => readPointer_reg(5),
      R => axi_reset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_19 is
  port (
    data_to_gaussian : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \readPointer_reg[8]_0\ : out STD_LOGIC;
    \readPointer_reg[8]_1\ : out STD_LOGIC;
    \readPointer_reg[8]_2\ : out STD_LOGIC;
    \readPointer_reg[8]_3\ : out STD_LOGIC;
    \readPointer_reg[8]_4\ : out STD_LOGIC;
    \readPointer_reg[8]_5\ : out STD_LOGIC;
    \readPointer_reg[8]_6\ : out STD_LOGIC;
    \readPointer_reg[8]_7\ : out STD_LOGIC;
    \readPointer_reg[8]_8\ : out STD_LOGIC;
    \readPointer_reg[8]_9\ : out STD_LOGIC;
    \readPointer_reg[8]_10\ : out STD_LOGIC;
    \readPointer_reg[8]_11\ : out STD_LOGIC;
    \readPointer_reg[8]_12\ : out STD_LOGIC;
    \readPointer_reg[8]_13\ : out STD_LOGIC;
    \readPointer_reg[8]_14\ : out STD_LOGIC;
    \readPointer_reg[8]_15\ : out STD_LOGIC;
    \readPointer_reg[8]_16\ : out STD_LOGIC;
    \readPointer_reg[8]_17\ : out STD_LOGIC;
    \readPointer_reg[8]_18\ : out STD_LOGIC;
    \readPointer_reg[8]_19\ : out STD_LOGIC;
    \readPointer_reg[8]_20\ : out STD_LOGIC;
    \readPointer_reg[8]_21\ : out STD_LOGIC;
    \readPointer_reg[8]_22\ : out STD_LOGIC;
    \readPointer_reg[8]_23\ : out STD_LOGIC;
    axi_reset_n : in STD_LOGIC;
    axi_clk : in STD_LOGIC;
    \multData_reg[2][1]\ : in STD_LOGIC;
    data_out0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    currentRdLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \multData_reg[2][1]_0\ : in STD_LOGIC;
    \multData_reg[2][2]\ : in STD_LOGIC;
    \multData_reg[2][2]_0\ : in STD_LOGIC;
    \multData_reg[2][3]\ : in STD_LOGIC;
    \multData_reg[2][3]_0\ : in STD_LOGIC;
    \multData_reg[2][5]\ : in STD_LOGIC;
    \multData_reg[2][5]_0\ : in STD_LOGIC;
    \multData_reg[2][6]\ : in STD_LOGIC;
    \multData_reg[2][6]_0\ : in STD_LOGIC;
    \multData_reg[2][7]\ : in STD_LOGIC;
    \multData_reg[2][7]_0\ : in STD_LOGIC;
    \multData_reg[1][2]\ : in STD_LOGIC;
    data_out01_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \multData_reg[1][2]_0\ : in STD_LOGIC;
    \multData_reg[1][3]\ : in STD_LOGIC;
    \multData_reg[1][3]_0\ : in STD_LOGIC;
    \multData_reg[1][4]\ : in STD_LOGIC;
    \multData_reg[1][4]_0\ : in STD_LOGIC;
    \multData_reg[1][6]\ : in STD_LOGIC;
    \multData_reg[1][6]_0\ : in STD_LOGIC;
    \multData_reg[1][7]\ : in STD_LOGIC;
    \multData_reg[1][7]_0\ : in STD_LOGIC;
    \multData_reg[1][8]\ : in STD_LOGIC;
    \multData_reg[1][8]_0\ : in STD_LOGIC;
    \multData_reg[0][1]\ : in STD_LOGIC;
    data_out03_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \multData_reg[0][1]_0\ : in STD_LOGIC;
    \multData_reg[0][2]\ : in STD_LOGIC;
    \multData_reg[0][2]_0\ : in STD_LOGIC;
    \multData_reg[0][3]\ : in STD_LOGIC;
    \multData_reg[0][3]_0\ : in STD_LOGIC;
    \multData_reg[0][5]\ : in STD_LOGIC;
    \multData_reg[0][5]_0\ : in STD_LOGIC;
    \multData_reg[0][6]\ : in STD_LOGIC;
    \multData_reg[0][6]_0\ : in STD_LOGIC;
    \multData_reg[0][7]\ : in STD_LOGIC;
    \multData_reg[0][7]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_data_valid : in STD_LOGIC;
    s_axi_data : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_19 : entity is "lineBuffer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_19 is
  signal lineBuffRdData : STD_LOGIC_VECTOR ( 0 to 0 );
  signal line_reg_r1_0_63_0_2_i_1_n_0 : STD_LOGIC;
  signal line_reg_r1_0_63_0_2_n_0 : STD_LOGIC;
  signal line_reg_r1_0_63_0_2_n_1 : STD_LOGIC;
  signal line_reg_r1_0_63_0_2_n_2 : STD_LOGIC;
  signal line_reg_r1_0_63_3_5_n_0 : STD_LOGIC;
  signal line_reg_r1_0_63_3_5_n_1 : STD_LOGIC;
  signal line_reg_r1_0_63_3_5_n_2 : STD_LOGIC;
  signal line_reg_r1_0_63_6_6_n_0 : STD_LOGIC;
  signal line_reg_r1_0_63_7_7_n_0 : STD_LOGIC;
  signal line_reg_r1_128_191_0_2_i_1_n_0 : STD_LOGIC;
  signal line_reg_r1_128_191_0_2_n_0 : STD_LOGIC;
  signal line_reg_r1_128_191_0_2_n_1 : STD_LOGIC;
  signal line_reg_r1_128_191_0_2_n_2 : STD_LOGIC;
  signal line_reg_r1_128_191_3_5_n_0 : STD_LOGIC;
  signal line_reg_r1_128_191_3_5_n_1 : STD_LOGIC;
  signal line_reg_r1_128_191_3_5_n_2 : STD_LOGIC;
  signal line_reg_r1_128_191_6_6_n_0 : STD_LOGIC;
  signal line_reg_r1_128_191_7_7_n_0 : STD_LOGIC;
  signal line_reg_r1_192_255_0_2_i_1_n_0 : STD_LOGIC;
  signal line_reg_r1_192_255_0_2_n_0 : STD_LOGIC;
  signal line_reg_r1_192_255_0_2_n_1 : STD_LOGIC;
  signal line_reg_r1_192_255_0_2_n_2 : STD_LOGIC;
  signal line_reg_r1_192_255_3_5_n_0 : STD_LOGIC;
  signal line_reg_r1_192_255_3_5_n_1 : STD_LOGIC;
  signal line_reg_r1_192_255_3_5_n_2 : STD_LOGIC;
  signal line_reg_r1_192_255_6_6_n_0 : STD_LOGIC;
  signal line_reg_r1_192_255_7_7_n_0 : STD_LOGIC;
  signal line_reg_r1_256_319_0_2_i_1_n_0 : STD_LOGIC;
  signal line_reg_r1_256_319_0_2_n_0 : STD_LOGIC;
  signal line_reg_r1_256_319_0_2_n_1 : STD_LOGIC;
  signal line_reg_r1_256_319_0_2_n_2 : STD_LOGIC;
  signal line_reg_r1_256_319_3_5_n_0 : STD_LOGIC;
  signal line_reg_r1_256_319_3_5_n_1 : STD_LOGIC;
  signal line_reg_r1_256_319_3_5_n_2 : STD_LOGIC;
  signal line_reg_r1_256_319_6_6_n_0 : STD_LOGIC;
  signal line_reg_r1_256_319_7_7_n_0 : STD_LOGIC;
  signal line_reg_r1_320_383_0_2_i_1_n_0 : STD_LOGIC;
  signal line_reg_r1_320_383_0_2_n_0 : STD_LOGIC;
  signal line_reg_r1_320_383_0_2_n_1 : STD_LOGIC;
  signal line_reg_r1_320_383_0_2_n_2 : STD_LOGIC;
  signal line_reg_r1_320_383_3_5_n_0 : STD_LOGIC;
  signal line_reg_r1_320_383_3_5_n_1 : STD_LOGIC;
  signal line_reg_r1_320_383_3_5_n_2 : STD_LOGIC;
  signal line_reg_r1_320_383_6_6_n_0 : STD_LOGIC;
  signal line_reg_r1_320_383_7_7_n_0 : STD_LOGIC;
  signal line_reg_r1_384_447_0_2_i_1_n_0 : STD_LOGIC;
  signal line_reg_r1_384_447_0_2_n_0 : STD_LOGIC;
  signal line_reg_r1_384_447_0_2_n_1 : STD_LOGIC;
  signal line_reg_r1_384_447_0_2_n_2 : STD_LOGIC;
  signal line_reg_r1_384_447_3_5_n_0 : STD_LOGIC;
  signal line_reg_r1_384_447_3_5_n_1 : STD_LOGIC;
  signal line_reg_r1_384_447_3_5_n_2 : STD_LOGIC;
  signal line_reg_r1_384_447_6_6_n_0 : STD_LOGIC;
  signal line_reg_r1_384_447_7_7_n_0 : STD_LOGIC;
  signal line_reg_r1_448_511_0_2_i_1_n_0 : STD_LOGIC;
  signal line_reg_r1_448_511_0_2_n_0 : STD_LOGIC;
  signal line_reg_r1_448_511_0_2_n_1 : STD_LOGIC;
  signal line_reg_r1_448_511_0_2_n_2 : STD_LOGIC;
  signal line_reg_r1_448_511_3_5_n_0 : STD_LOGIC;
  signal line_reg_r1_448_511_3_5_n_1 : STD_LOGIC;
  signal line_reg_r1_448_511_3_5_n_2 : STD_LOGIC;
  signal line_reg_r1_448_511_6_6_n_0 : STD_LOGIC;
  signal line_reg_r1_448_511_7_7_n_0 : STD_LOGIC;
  signal line_reg_r1_64_127_0_2_i_1_n_0 : STD_LOGIC;
  signal line_reg_r1_64_127_0_2_n_0 : STD_LOGIC;
  signal line_reg_r1_64_127_0_2_n_1 : STD_LOGIC;
  signal line_reg_r1_64_127_0_2_n_2 : STD_LOGIC;
  signal line_reg_r1_64_127_3_5_n_0 : STD_LOGIC;
  signal line_reg_r1_64_127_3_5_n_1 : STD_LOGIC;
  signal line_reg_r1_64_127_3_5_n_2 : STD_LOGIC;
  signal line_reg_r1_64_127_6_6_n_0 : STD_LOGIC;
  signal line_reg_r1_64_127_7_7_n_0 : STD_LOGIC;
  signal line_reg_r2_0_63_0_2_i_1_n_0 : STD_LOGIC;
  signal line_reg_r2_0_63_0_2_i_2_n_0 : STD_LOGIC;
  signal line_reg_r2_0_63_0_2_i_3_n_0 : STD_LOGIC;
  signal line_reg_r2_0_63_0_2_i_4_n_0 : STD_LOGIC;
  signal line_reg_r2_0_63_0_2_i_5_n_0 : STD_LOGIC;
  signal line_reg_r2_0_63_0_2_i_6_n_0 : STD_LOGIC;
  signal line_reg_r2_0_63_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_0_63_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_0_63_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_0_63_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_0_63_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_0_63_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_0_63_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_0_63_7_7_n_0 : STD_LOGIC;
  signal line_reg_r2_128_191_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_128_191_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_128_191_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_128_191_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_128_191_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_128_191_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_128_191_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_128_191_7_7_n_0 : STD_LOGIC;
  signal line_reg_r2_192_255_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_192_255_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_192_255_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_192_255_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_192_255_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_192_255_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_192_255_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_192_255_7_7_n_0 : STD_LOGIC;
  signal line_reg_r2_256_319_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_256_319_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_256_319_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_256_319_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_256_319_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_256_319_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_256_319_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_256_319_7_7_n_0 : STD_LOGIC;
  signal line_reg_r2_320_383_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_320_383_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_320_383_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_320_383_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_320_383_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_320_383_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_320_383_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_320_383_7_7_n_0 : STD_LOGIC;
  signal line_reg_r2_384_447_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_384_447_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_384_447_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_384_447_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_384_447_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_384_447_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_384_447_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_384_447_7_7_n_0 : STD_LOGIC;
  signal line_reg_r2_448_511_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_448_511_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_448_511_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_448_511_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_448_511_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_448_511_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_448_511_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_448_511_7_7_n_0 : STD_LOGIC;
  signal line_reg_r2_64_127_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_64_127_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_64_127_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_64_127_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_64_127_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_64_127_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_64_127_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_64_127_7_7_n_0 : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_1__11_n_0\ : STD_LOGIC;
  signal line_reg_r3_0_63_0_2_i_2_n_0 : STD_LOGIC;
  signal line_reg_r3_0_63_0_2_i_3_n_0 : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_4__0_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_5__0_n_0\ : STD_LOGIC;
  signal line_reg_r3_0_63_0_2_n_0 : STD_LOGIC;
  signal line_reg_r3_0_63_0_2_n_1 : STD_LOGIC;
  signal line_reg_r3_0_63_0_2_n_2 : STD_LOGIC;
  signal line_reg_r3_0_63_3_5_n_0 : STD_LOGIC;
  signal line_reg_r3_0_63_3_5_n_1 : STD_LOGIC;
  signal line_reg_r3_0_63_3_5_n_2 : STD_LOGIC;
  signal line_reg_r3_0_63_6_6_n_0 : STD_LOGIC;
  signal line_reg_r3_0_63_7_7_n_0 : STD_LOGIC;
  signal line_reg_r3_128_191_0_2_n_0 : STD_LOGIC;
  signal line_reg_r3_128_191_0_2_n_1 : STD_LOGIC;
  signal line_reg_r3_128_191_0_2_n_2 : STD_LOGIC;
  signal line_reg_r3_128_191_3_5_n_0 : STD_LOGIC;
  signal line_reg_r3_128_191_3_5_n_1 : STD_LOGIC;
  signal line_reg_r3_128_191_3_5_n_2 : STD_LOGIC;
  signal line_reg_r3_128_191_6_6_n_0 : STD_LOGIC;
  signal line_reg_r3_128_191_7_7_n_0 : STD_LOGIC;
  signal line_reg_r3_192_255_0_2_n_0 : STD_LOGIC;
  signal line_reg_r3_192_255_0_2_n_1 : STD_LOGIC;
  signal line_reg_r3_192_255_0_2_n_2 : STD_LOGIC;
  signal line_reg_r3_192_255_3_5_n_0 : STD_LOGIC;
  signal line_reg_r3_192_255_3_5_n_1 : STD_LOGIC;
  signal line_reg_r3_192_255_3_5_n_2 : STD_LOGIC;
  signal line_reg_r3_192_255_6_6_n_0 : STD_LOGIC;
  signal line_reg_r3_192_255_7_7_n_0 : STD_LOGIC;
  signal line_reg_r3_256_319_0_2_n_0 : STD_LOGIC;
  signal line_reg_r3_256_319_0_2_n_1 : STD_LOGIC;
  signal line_reg_r3_256_319_0_2_n_2 : STD_LOGIC;
  signal line_reg_r3_256_319_3_5_n_0 : STD_LOGIC;
  signal line_reg_r3_256_319_3_5_n_1 : STD_LOGIC;
  signal line_reg_r3_256_319_3_5_n_2 : STD_LOGIC;
  signal line_reg_r3_256_319_6_6_n_0 : STD_LOGIC;
  signal line_reg_r3_256_319_7_7_n_0 : STD_LOGIC;
  signal line_reg_r3_320_383_0_2_n_0 : STD_LOGIC;
  signal line_reg_r3_320_383_0_2_n_1 : STD_LOGIC;
  signal line_reg_r3_320_383_0_2_n_2 : STD_LOGIC;
  signal line_reg_r3_320_383_3_5_n_0 : STD_LOGIC;
  signal line_reg_r3_320_383_3_5_n_1 : STD_LOGIC;
  signal line_reg_r3_320_383_3_5_n_2 : STD_LOGIC;
  signal line_reg_r3_320_383_6_6_n_0 : STD_LOGIC;
  signal line_reg_r3_320_383_7_7_n_0 : STD_LOGIC;
  signal line_reg_r3_384_447_0_2_n_0 : STD_LOGIC;
  signal line_reg_r3_384_447_0_2_n_1 : STD_LOGIC;
  signal line_reg_r3_384_447_0_2_n_2 : STD_LOGIC;
  signal line_reg_r3_384_447_3_5_n_0 : STD_LOGIC;
  signal line_reg_r3_384_447_3_5_n_1 : STD_LOGIC;
  signal line_reg_r3_384_447_3_5_n_2 : STD_LOGIC;
  signal line_reg_r3_384_447_6_6_n_0 : STD_LOGIC;
  signal line_reg_r3_384_447_7_7_n_0 : STD_LOGIC;
  signal line_reg_r3_448_511_0_2_n_0 : STD_LOGIC;
  signal line_reg_r3_448_511_0_2_n_1 : STD_LOGIC;
  signal line_reg_r3_448_511_0_2_n_2 : STD_LOGIC;
  signal line_reg_r3_448_511_3_5_n_0 : STD_LOGIC;
  signal line_reg_r3_448_511_3_5_n_1 : STD_LOGIC;
  signal line_reg_r3_448_511_3_5_n_2 : STD_LOGIC;
  signal line_reg_r3_448_511_6_6_n_0 : STD_LOGIC;
  signal line_reg_r3_448_511_7_7_n_0 : STD_LOGIC;
  signal line_reg_r3_64_127_0_2_n_0 : STD_LOGIC;
  signal line_reg_r3_64_127_0_2_n_1 : STD_LOGIC;
  signal line_reg_r3_64_127_0_2_n_2 : STD_LOGIC;
  signal line_reg_r3_64_127_3_5_n_0 : STD_LOGIC;
  signal line_reg_r3_64_127_3_5_n_1 : STD_LOGIC;
  signal line_reg_r3_64_127_3_5_n_2 : STD_LOGIC;
  signal line_reg_r3_64_127_6_6_n_0 : STD_LOGIC;
  signal line_reg_r3_64_127_7_7_n_0 : STD_LOGIC;
  signal \multData[2][0]_i_3_n_0\ : STD_LOGIC;
  signal \multData[2][0]_i_4_n_0\ : STD_LOGIC;
  signal \multData[2][1]_i_3_n_0\ : STD_LOGIC;
  signal \multData[2][1]_i_4_n_0\ : STD_LOGIC;
  signal \multData[2][2]_i_3_n_0\ : STD_LOGIC;
  signal \multData[2][2]_i_4_n_0\ : STD_LOGIC;
  signal \multData[2][3]_i_3_n_0\ : STD_LOGIC;
  signal \multData[2][3]_i_4_n_0\ : STD_LOGIC;
  signal \multData[2][4]_i_3_n_0\ : STD_LOGIC;
  signal \multData[2][4]_i_4_n_0\ : STD_LOGIC;
  signal \multData[2][5]_i_3_n_0\ : STD_LOGIC;
  signal \multData[2][5]_i_4_n_0\ : STD_LOGIC;
  signal \multData[2][6]_i_3_n_0\ : STD_LOGIC;
  signal \multData[2][6]_i_4_n_0\ : STD_LOGIC;
  signal \multData[2][7]_i_3_n_0\ : STD_LOGIC;
  signal \multData[2][7]_i_4_n_0\ : STD_LOGIC;
  signal \multData[3][1]_i_3_n_0\ : STD_LOGIC;
  signal \multData[3][1]_i_4_n_0\ : STD_LOGIC;
  signal \multData[3][2]_i_3_n_0\ : STD_LOGIC;
  signal \multData[3][2]_i_4_n_0\ : STD_LOGIC;
  signal \multData[3][3]_i_3_n_0\ : STD_LOGIC;
  signal \multData[3][3]_i_4_n_0\ : STD_LOGIC;
  signal \multData[3][4]_i_3_n_0\ : STD_LOGIC;
  signal \multData[3][4]_i_4_n_0\ : STD_LOGIC;
  signal \multData[3][5]_i_3_n_0\ : STD_LOGIC;
  signal \multData[3][5]_i_4_n_0\ : STD_LOGIC;
  signal \multData[3][6]_i_3_n_0\ : STD_LOGIC;
  signal \multData[3][6]_i_4_n_0\ : STD_LOGIC;
  signal \multData[3][7]_i_3_n_0\ : STD_LOGIC;
  signal \multData[3][7]_i_4_n_0\ : STD_LOGIC;
  signal \multData[3][8]_i_3_n_0\ : STD_LOGIC;
  signal \multData[3][8]_i_4_n_0\ : STD_LOGIC;
  signal \multData[3][8]_i_5_n_0\ : STD_LOGIC;
  signal \multData[3][8]_i_6_n_0\ : STD_LOGIC;
  signal \multData[3][8]_i_7_n_0\ : STD_LOGIC;
  signal \multData[7][1]_i_3_n_0\ : STD_LOGIC;
  signal \multData[7][1]_i_4_n_0\ : STD_LOGIC;
  signal \multData[7][2]_i_3_n_0\ : STD_LOGIC;
  signal \multData[7][2]_i_4_n_0\ : STD_LOGIC;
  signal \multData[7][3]_i_3_n_0\ : STD_LOGIC;
  signal \multData[7][3]_i_4_n_0\ : STD_LOGIC;
  signal \multData[7][4]_i_3_n_0\ : STD_LOGIC;
  signal \multData[7][4]_i_4_n_0\ : STD_LOGIC;
  signal \multData[7][5]_i_3_n_0\ : STD_LOGIC;
  signal \multData[7][5]_i_4_n_0\ : STD_LOGIC;
  signal \multData[7][6]_i_3_n_0\ : STD_LOGIC;
  signal \multData[7][6]_i_4_n_0\ : STD_LOGIC;
  signal \multData[7][7]_i_3_n_0\ : STD_LOGIC;
  signal \multData[7][7]_i_4_n_0\ : STD_LOGIC;
  signal \multData[7][8]_i_3_n_0\ : STD_LOGIC;
  signal \multData[7][8]_i_4_n_0\ : STD_LOGIC;
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal readPointer : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal \readPointer[6]_i_1_n_0\ : STD_LOGIC;
  signal \readPointer[7]_i_1_n_0\ : STD_LOGIC;
  signal \readPointer[8]_i_1_n_0\ : STD_LOGIC;
  signal \readPointer[8]_i_2_n_0\ : STD_LOGIC;
  signal readPointer_reg : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \^readpointer_reg[8]_0\ : STD_LOGIC;
  signal \^readpointer_reg[8]_1\ : STD_LOGIC;
  signal \^readpointer_reg[8]_10\ : STD_LOGIC;
  signal \^readpointer_reg[8]_11\ : STD_LOGIC;
  signal \^readpointer_reg[8]_12\ : STD_LOGIC;
  signal \^readpointer_reg[8]_13\ : STD_LOGIC;
  signal \^readpointer_reg[8]_14\ : STD_LOGIC;
  signal \^readpointer_reg[8]_15\ : STD_LOGIC;
  signal \^readpointer_reg[8]_16\ : STD_LOGIC;
  signal \^readpointer_reg[8]_17\ : STD_LOGIC;
  signal \^readpointer_reg[8]_2\ : STD_LOGIC;
  signal \^readpointer_reg[8]_3\ : STD_LOGIC;
  signal \^readpointer_reg[8]_4\ : STD_LOGIC;
  signal \^readpointer_reg[8]_5\ : STD_LOGIC;
  signal \^readpointer_reg[8]_6\ : STD_LOGIC;
  signal \^readpointer_reg[8]_7\ : STD_LOGIC;
  signal \^readpointer_reg[8]_8\ : STD_LOGIC;
  signal \^readpointer_reg[8]_9\ : STD_LOGIC;
  signal \readPointer_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \writePointer[8]_i_2_n_0\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[0]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[1]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[2]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[3]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[4]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[5]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[6]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[7]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[8]\ : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of line_reg_r1_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of line_reg_r1_0_63_0_2 : label is "lB0/line";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of line_reg_r1_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of line_reg_r1_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_0_63_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_128_191_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_128_191_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_128_191_0_2 : label is 128;
  attribute ram_addr_end of line_reg_r1_128_191_0_2 : label is 191;
  attribute ram_offset of line_reg_r1_128_191_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r1_128_191_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r1_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_128_191_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_128_191_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_128_191_3_5 : label is 128;
  attribute ram_addr_end of line_reg_r1_128_191_3_5 : label is 191;
  attribute ram_offset of line_reg_r1_128_191_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_128_191_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_128_191_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_128_191_6_6 : label is 128;
  attribute ram_addr_end of line_reg_r1_128_191_6_6 : label is 191;
  attribute ram_offset of line_reg_r1_128_191_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_128_191_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_128_191_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_128_191_7_7 : label is 128;
  attribute ram_addr_end of line_reg_r1_128_191_7_7 : label is 191;
  attribute ram_offset of line_reg_r1_128_191_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_128_191_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_192_255_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_192_255_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_192_255_0_2 : label is 192;
  attribute ram_addr_end of line_reg_r1_192_255_0_2 : label is 255;
  attribute ram_offset of line_reg_r1_192_255_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r1_192_255_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r1_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_192_255_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_192_255_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_192_255_3_5 : label is 192;
  attribute ram_addr_end of line_reg_r1_192_255_3_5 : label is 255;
  attribute ram_offset of line_reg_r1_192_255_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_192_255_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_192_255_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_192_255_6_6 : label is 192;
  attribute ram_addr_end of line_reg_r1_192_255_6_6 : label is 255;
  attribute ram_offset of line_reg_r1_192_255_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_192_255_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_192_255_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_192_255_7_7 : label is 192;
  attribute ram_addr_end of line_reg_r1_192_255_7_7 : label is 255;
  attribute ram_offset of line_reg_r1_192_255_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_192_255_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_256_319_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_256_319_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_256_319_0_2 : label is 256;
  attribute ram_addr_end of line_reg_r1_256_319_0_2 : label is 319;
  attribute ram_offset of line_reg_r1_256_319_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r1_256_319_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r1_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_256_319_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_256_319_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_256_319_3_5 : label is 256;
  attribute ram_addr_end of line_reg_r1_256_319_3_5 : label is 319;
  attribute ram_offset of line_reg_r1_256_319_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_256_319_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_256_319_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_256_319_6_6 : label is 256;
  attribute ram_addr_end of line_reg_r1_256_319_6_6 : label is 319;
  attribute ram_offset of line_reg_r1_256_319_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_256_319_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_256_319_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_256_319_7_7 : label is 256;
  attribute ram_addr_end of line_reg_r1_256_319_7_7 : label is 319;
  attribute ram_offset of line_reg_r1_256_319_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_256_319_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_320_383_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_320_383_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_320_383_0_2 : label is 320;
  attribute ram_addr_end of line_reg_r1_320_383_0_2 : label is 383;
  attribute ram_offset of line_reg_r1_320_383_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r1_320_383_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r1_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_320_383_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_320_383_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_320_383_3_5 : label is 320;
  attribute ram_addr_end of line_reg_r1_320_383_3_5 : label is 383;
  attribute ram_offset of line_reg_r1_320_383_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_320_383_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_320_383_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_320_383_6_6 : label is 320;
  attribute ram_addr_end of line_reg_r1_320_383_6_6 : label is 383;
  attribute ram_offset of line_reg_r1_320_383_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_320_383_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_320_383_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_320_383_7_7 : label is 320;
  attribute ram_addr_end of line_reg_r1_320_383_7_7 : label is 383;
  attribute ram_offset of line_reg_r1_320_383_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_320_383_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_384_447_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_384_447_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_384_447_0_2 : label is 384;
  attribute ram_addr_end of line_reg_r1_384_447_0_2 : label is 447;
  attribute ram_offset of line_reg_r1_384_447_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r1_384_447_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r1_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_384_447_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_384_447_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_384_447_3_5 : label is 384;
  attribute ram_addr_end of line_reg_r1_384_447_3_5 : label is 447;
  attribute ram_offset of line_reg_r1_384_447_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_384_447_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_384_447_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_384_447_6_6 : label is 384;
  attribute ram_addr_end of line_reg_r1_384_447_6_6 : label is 447;
  attribute ram_offset of line_reg_r1_384_447_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_384_447_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_384_447_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_384_447_7_7 : label is 384;
  attribute ram_addr_end of line_reg_r1_384_447_7_7 : label is 447;
  attribute ram_offset of line_reg_r1_384_447_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_384_447_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_448_511_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_448_511_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_448_511_0_2 : label is 448;
  attribute ram_addr_end of line_reg_r1_448_511_0_2 : label is 1279;
  attribute ram_offset of line_reg_r1_448_511_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r1_448_511_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r1_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_448_511_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_448_511_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_448_511_3_5 : label is 448;
  attribute ram_addr_end of line_reg_r1_448_511_3_5 : label is 1279;
  attribute ram_offset of line_reg_r1_448_511_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_448_511_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_448_511_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_448_511_6_6 : label is 448;
  attribute ram_addr_end of line_reg_r1_448_511_6_6 : label is 1279;
  attribute ram_offset of line_reg_r1_448_511_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_448_511_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_448_511_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_448_511_7_7 : label is 448;
  attribute ram_addr_end of line_reg_r1_448_511_7_7 : label is 1279;
  attribute ram_offset of line_reg_r1_448_511_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_448_511_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_64_127_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_64_127_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_64_127_0_2 : label is 64;
  attribute ram_addr_end of line_reg_r1_64_127_0_2 : label is 127;
  attribute ram_offset of line_reg_r1_64_127_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r1_64_127_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r1_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_64_127_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_64_127_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r1_64_127_3_5 : label is 64;
  attribute ram_addr_end of line_reg_r1_64_127_3_5 : label is 127;
  attribute ram_offset of line_reg_r1_64_127_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_64_127_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_64_127_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_64_127_6_6 : label is 64;
  attribute ram_addr_end of line_reg_r1_64_127_6_6 : label is 127;
  attribute ram_offset of line_reg_r1_64_127_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_64_127_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_64_127_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_64_127_7_7 : label is 64;
  attribute ram_addr_end of line_reg_r1_64_127_7_7 : label is 127;
  attribute ram_offset of line_reg_r1_64_127_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_64_127_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_64_127_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_0_2 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_128_191_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_128_191_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_128_191_0_2 : label is 128;
  attribute ram_addr_end of line_reg_r2_128_191_0_2 : label is 191;
  attribute ram_offset of line_reg_r2_128_191_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_128_191_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_128_191_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_128_191_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_128_191_3_5 : label is 128;
  attribute ram_addr_end of line_reg_r2_128_191_3_5 : label is 191;
  attribute ram_offset of line_reg_r2_128_191_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_128_191_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_128_191_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_128_191_6_6 : label is 128;
  attribute ram_addr_end of line_reg_r2_128_191_6_6 : label is 191;
  attribute ram_offset of line_reg_r2_128_191_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_128_191_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_128_191_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_128_191_7_7 : label is 128;
  attribute ram_addr_end of line_reg_r2_128_191_7_7 : label is 191;
  attribute ram_offset of line_reg_r2_128_191_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_128_191_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_192_255_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_192_255_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_192_255_0_2 : label is 192;
  attribute ram_addr_end of line_reg_r2_192_255_0_2 : label is 255;
  attribute ram_offset of line_reg_r2_192_255_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_192_255_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_192_255_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_192_255_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_192_255_3_5 : label is 192;
  attribute ram_addr_end of line_reg_r2_192_255_3_5 : label is 255;
  attribute ram_offset of line_reg_r2_192_255_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_192_255_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_192_255_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_192_255_6_6 : label is 192;
  attribute ram_addr_end of line_reg_r2_192_255_6_6 : label is 255;
  attribute ram_offset of line_reg_r2_192_255_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_192_255_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_192_255_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_192_255_7_7 : label is 192;
  attribute ram_addr_end of line_reg_r2_192_255_7_7 : label is 255;
  attribute ram_offset of line_reg_r2_192_255_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_192_255_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_256_319_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_256_319_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_256_319_0_2 : label is 256;
  attribute ram_addr_end of line_reg_r2_256_319_0_2 : label is 319;
  attribute ram_offset of line_reg_r2_256_319_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_256_319_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_256_319_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_256_319_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_256_319_3_5 : label is 256;
  attribute ram_addr_end of line_reg_r2_256_319_3_5 : label is 319;
  attribute ram_offset of line_reg_r2_256_319_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_256_319_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_256_319_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_256_319_6_6 : label is 256;
  attribute ram_addr_end of line_reg_r2_256_319_6_6 : label is 319;
  attribute ram_offset of line_reg_r2_256_319_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_256_319_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_256_319_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_256_319_7_7 : label is 256;
  attribute ram_addr_end of line_reg_r2_256_319_7_7 : label is 319;
  attribute ram_offset of line_reg_r2_256_319_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_256_319_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_320_383_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_320_383_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_320_383_0_2 : label is 320;
  attribute ram_addr_end of line_reg_r2_320_383_0_2 : label is 383;
  attribute ram_offset of line_reg_r2_320_383_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_320_383_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_320_383_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_320_383_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_320_383_3_5 : label is 320;
  attribute ram_addr_end of line_reg_r2_320_383_3_5 : label is 383;
  attribute ram_offset of line_reg_r2_320_383_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_320_383_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_320_383_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_320_383_6_6 : label is 320;
  attribute ram_addr_end of line_reg_r2_320_383_6_6 : label is 383;
  attribute ram_offset of line_reg_r2_320_383_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_320_383_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_320_383_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_320_383_7_7 : label is 320;
  attribute ram_addr_end of line_reg_r2_320_383_7_7 : label is 383;
  attribute ram_offset of line_reg_r2_320_383_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_320_383_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_384_447_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_384_447_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_384_447_0_2 : label is 384;
  attribute ram_addr_end of line_reg_r2_384_447_0_2 : label is 447;
  attribute ram_offset of line_reg_r2_384_447_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_384_447_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_384_447_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_384_447_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_384_447_3_5 : label is 384;
  attribute ram_addr_end of line_reg_r2_384_447_3_5 : label is 447;
  attribute ram_offset of line_reg_r2_384_447_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_384_447_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_384_447_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_384_447_6_6 : label is 384;
  attribute ram_addr_end of line_reg_r2_384_447_6_6 : label is 447;
  attribute ram_offset of line_reg_r2_384_447_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_384_447_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_384_447_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_384_447_7_7 : label is 384;
  attribute ram_addr_end of line_reg_r2_384_447_7_7 : label is 447;
  attribute ram_offset of line_reg_r2_384_447_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_384_447_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_448_511_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_448_511_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_448_511_0_2 : label is 448;
  attribute ram_addr_end of line_reg_r2_448_511_0_2 : label is 511;
  attribute ram_offset of line_reg_r2_448_511_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_448_511_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_448_511_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_448_511_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_448_511_3_5 : label is 448;
  attribute ram_addr_end of line_reg_r2_448_511_3_5 : label is 511;
  attribute ram_offset of line_reg_r2_448_511_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_448_511_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_448_511_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_448_511_6_6 : label is 448;
  attribute ram_addr_end of line_reg_r2_448_511_6_6 : label is 511;
  attribute ram_offset of line_reg_r2_448_511_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_448_511_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_448_511_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_448_511_7_7 : label is 448;
  attribute ram_addr_end of line_reg_r2_448_511_7_7 : label is 511;
  attribute ram_offset of line_reg_r2_448_511_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_448_511_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_64_127_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_64_127_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_64_127_0_2 : label is 64;
  attribute ram_addr_end of line_reg_r2_64_127_0_2 : label is 127;
  attribute ram_offset of line_reg_r2_64_127_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_64_127_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_64_127_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_64_127_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_64_127_3_5 : label is 64;
  attribute ram_addr_end of line_reg_r2_64_127_3_5 : label is 127;
  attribute ram_offset of line_reg_r2_64_127_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_64_127_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_64_127_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_64_127_6_6 : label is 64;
  attribute ram_addr_end of line_reg_r2_64_127_6_6 : label is 127;
  attribute ram_offset of line_reg_r2_64_127_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_64_127_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_64_127_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_64_127_7_7 : label is 64;
  attribute ram_addr_end of line_reg_r2_64_127_7_7 : label is 127;
  attribute ram_offset of line_reg_r2_64_127_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_64_127_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_64_127_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_0_63_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_0_2 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_0_63_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_128_191_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_128_191_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_128_191_0_2 : label is 128;
  attribute ram_addr_end of line_reg_r3_128_191_0_2 : label is 191;
  attribute ram_offset of line_reg_r3_128_191_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_128_191_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_128_191_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_128_191_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_128_191_3_5 : label is 128;
  attribute ram_addr_end of line_reg_r3_128_191_3_5 : label is 191;
  attribute ram_offset of line_reg_r3_128_191_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_128_191_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_128_191_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_128_191_6_6 : label is 128;
  attribute ram_addr_end of line_reg_r3_128_191_6_6 : label is 191;
  attribute ram_offset of line_reg_r3_128_191_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_128_191_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_128_191_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_128_191_7_7 : label is 128;
  attribute ram_addr_end of line_reg_r3_128_191_7_7 : label is 191;
  attribute ram_offset of line_reg_r3_128_191_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_128_191_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_192_255_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_192_255_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_192_255_0_2 : label is 192;
  attribute ram_addr_end of line_reg_r3_192_255_0_2 : label is 255;
  attribute ram_offset of line_reg_r3_192_255_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_192_255_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_192_255_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_192_255_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_192_255_3_5 : label is 192;
  attribute ram_addr_end of line_reg_r3_192_255_3_5 : label is 255;
  attribute ram_offset of line_reg_r3_192_255_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_192_255_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_192_255_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_192_255_6_6 : label is 192;
  attribute ram_addr_end of line_reg_r3_192_255_6_6 : label is 255;
  attribute ram_offset of line_reg_r3_192_255_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_192_255_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_192_255_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_192_255_7_7 : label is 192;
  attribute ram_addr_end of line_reg_r3_192_255_7_7 : label is 255;
  attribute ram_offset of line_reg_r3_192_255_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_192_255_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_256_319_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_256_319_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_256_319_0_2 : label is 256;
  attribute ram_addr_end of line_reg_r3_256_319_0_2 : label is 319;
  attribute ram_offset of line_reg_r3_256_319_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_256_319_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_256_319_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_256_319_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_256_319_3_5 : label is 256;
  attribute ram_addr_end of line_reg_r3_256_319_3_5 : label is 319;
  attribute ram_offset of line_reg_r3_256_319_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_256_319_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_256_319_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_256_319_6_6 : label is 256;
  attribute ram_addr_end of line_reg_r3_256_319_6_6 : label is 319;
  attribute ram_offset of line_reg_r3_256_319_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_256_319_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_256_319_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_256_319_7_7 : label is 256;
  attribute ram_addr_end of line_reg_r3_256_319_7_7 : label is 319;
  attribute ram_offset of line_reg_r3_256_319_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_256_319_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_320_383_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_320_383_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_320_383_0_2 : label is 320;
  attribute ram_addr_end of line_reg_r3_320_383_0_2 : label is 383;
  attribute ram_offset of line_reg_r3_320_383_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_320_383_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_320_383_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_320_383_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_320_383_3_5 : label is 320;
  attribute ram_addr_end of line_reg_r3_320_383_3_5 : label is 383;
  attribute ram_offset of line_reg_r3_320_383_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_320_383_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_320_383_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_320_383_6_6 : label is 320;
  attribute ram_addr_end of line_reg_r3_320_383_6_6 : label is 383;
  attribute ram_offset of line_reg_r3_320_383_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_320_383_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_320_383_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_320_383_7_7 : label is 320;
  attribute ram_addr_end of line_reg_r3_320_383_7_7 : label is 383;
  attribute ram_offset of line_reg_r3_320_383_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_320_383_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_384_447_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_384_447_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_384_447_0_2 : label is 384;
  attribute ram_addr_end of line_reg_r3_384_447_0_2 : label is 447;
  attribute ram_offset of line_reg_r3_384_447_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_384_447_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_384_447_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_384_447_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_384_447_3_5 : label is 384;
  attribute ram_addr_end of line_reg_r3_384_447_3_5 : label is 447;
  attribute ram_offset of line_reg_r3_384_447_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_384_447_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_384_447_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_384_447_6_6 : label is 384;
  attribute ram_addr_end of line_reg_r3_384_447_6_6 : label is 447;
  attribute ram_offset of line_reg_r3_384_447_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_384_447_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_384_447_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_384_447_7_7 : label is 384;
  attribute ram_addr_end of line_reg_r3_384_447_7_7 : label is 447;
  attribute ram_offset of line_reg_r3_384_447_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_384_447_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_448_511_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_448_511_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_448_511_0_2 : label is 448;
  attribute ram_addr_end of line_reg_r3_448_511_0_2 : label is 511;
  attribute ram_offset of line_reg_r3_448_511_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_448_511_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_448_511_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_448_511_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_448_511_3_5 : label is 448;
  attribute ram_addr_end of line_reg_r3_448_511_3_5 : label is 511;
  attribute ram_offset of line_reg_r3_448_511_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_448_511_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_448_511_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_448_511_6_6 : label is 448;
  attribute ram_addr_end of line_reg_r3_448_511_6_6 : label is 511;
  attribute ram_offset of line_reg_r3_448_511_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_448_511_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_448_511_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_448_511_7_7 : label is 448;
  attribute ram_addr_end of line_reg_r3_448_511_7_7 : label is 511;
  attribute ram_offset of line_reg_r3_448_511_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_448_511_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_64_127_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_64_127_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_64_127_0_2 : label is 64;
  attribute ram_addr_end of line_reg_r3_64_127_0_2 : label is 127;
  attribute ram_offset of line_reg_r3_64_127_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_64_127_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_64_127_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_64_127_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r3_64_127_3_5 : label is 64;
  attribute ram_addr_end of line_reg_r3_64_127_3_5 : label is 127;
  attribute ram_offset of line_reg_r3_64_127_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_64_127_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_64_127_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_64_127_6_6 : label is 64;
  attribute ram_addr_end of line_reg_r3_64_127_6_6 : label is 127;
  attribute ram_offset of line_reg_r3_64_127_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_64_127_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_64_127_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_64_127_7_7 : label is 64;
  attribute ram_addr_end of line_reg_r3_64_127_7_7 : label is 127;
  attribute ram_offset of line_reg_r3_64_127_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_64_127_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_64_127_7_7 : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \multData[3][8]_i_6\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \readPointer[7]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \writePointer[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \writePointer[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \writePointer[2]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \writePointer[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \writePointer[4]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \writePointer[6]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \writePointer[7]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \writePointer[8]_i_2\ : label is "soft_lutpair3";
begin
  \readPointer_reg[8]_0\ <= \^readpointer_reg[8]_0\;
  \readPointer_reg[8]_1\ <= \^readpointer_reg[8]_1\;
  \readPointer_reg[8]_10\ <= \^readpointer_reg[8]_10\;
  \readPointer_reg[8]_11\ <= \^readpointer_reg[8]_11\;
  \readPointer_reg[8]_12\ <= \^readpointer_reg[8]_12\;
  \readPointer_reg[8]_13\ <= \^readpointer_reg[8]_13\;
  \readPointer_reg[8]_14\ <= \^readpointer_reg[8]_14\;
  \readPointer_reg[8]_15\ <= \^readpointer_reg[8]_15\;
  \readPointer_reg[8]_16\ <= \^readpointer_reg[8]_16\;
  \readPointer_reg[8]_17\ <= \^readpointer_reg[8]_17\;
  \readPointer_reg[8]_2\ <= \^readpointer_reg[8]_2\;
  \readPointer_reg[8]_3\ <= \^readpointer_reg[8]_3\;
  \readPointer_reg[8]_4\ <= \^readpointer_reg[8]_4\;
  \readPointer_reg[8]_5\ <= \^readpointer_reg[8]_5\;
  \readPointer_reg[8]_6\ <= \^readpointer_reg[8]_6\;
  \readPointer_reg[8]_7\ <= \^readpointer_reg[8]_7\;
  \readPointer_reg[8]_8\ <= \^readpointer_reg[8]_8\;
  \readPointer_reg[8]_9\ <= \^readpointer_reg[8]_9\;
line_reg_r1_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(0),
      DIB => s_axi_data(1),
      DIC => s_axi_data(2),
      DID => '0',
      DOA => line_reg_r1_0_63_0_2_n_0,
      DOB => line_reg_r1_0_63_0_2_n_1,
      DOC => line_reg_r1_0_63_0_2_n_2,
      DOD => NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_0_63_0_2_i_1_n_0
    );
line_reg_r1_0_63_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => i_data_valid,
      I1 => axi_reset_n,
      I2 => \writePointer_reg_n_0_[8]\,
      I3 => \writePointer_reg_n_0_[6]\,
      I4 => \writePointer_reg_n_0_[7]\,
      O => line_reg_r1_0_63_0_2_i_1_n_0
    );
line_reg_r1_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(3),
      DIB => s_axi_data(4),
      DIC => s_axi_data(5),
      DID => '0',
      DOA => line_reg_r1_0_63_3_5_n_0,
      DOB => line_reg_r1_0_63_3_5_n_1,
      DOC => line_reg_r1_0_63_3_5_n_2,
      DOD => NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_0_63_0_2_i_1_n_0
    );
line_reg_r1_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(6),
      DPO => line_reg_r1_0_63_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_0_63_0_2_i_1_n_0
    );
line_reg_r1_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(7),
      DPO => line_reg_r1_0_63_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_0_63_0_2_i_1_n_0
    );
line_reg_r1_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(0),
      DIB => s_axi_data(1),
      DIC => s_axi_data(2),
      DID => '0',
      DOA => line_reg_r1_128_191_0_2_n_0,
      DOB => line_reg_r1_128_191_0_2_n_1,
      DOC => line_reg_r1_128_191_0_2_n_2,
      DOD => NLW_line_reg_r1_128_191_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_128_191_0_2_i_1_n_0
    );
line_reg_r1_128_191_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \writePointer_reg_n_0_[6]\,
      I1 => \writePointer_reg_n_0_[8]\,
      I2 => \writePointer_reg_n_0_[7]\,
      I3 => i_data_valid,
      I4 => axi_reset_n,
      O => line_reg_r1_128_191_0_2_i_1_n_0
    );
line_reg_r1_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(3),
      DIB => s_axi_data(4),
      DIC => s_axi_data(5),
      DID => '0',
      DOA => line_reg_r1_128_191_3_5_n_0,
      DOB => line_reg_r1_128_191_3_5_n_1,
      DOC => line_reg_r1_128_191_3_5_n_2,
      DOD => NLW_line_reg_r1_128_191_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_128_191_0_2_i_1_n_0
    );
line_reg_r1_128_191_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(6),
      DPO => line_reg_r1_128_191_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_128_191_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_128_191_0_2_i_1_n_0
    );
line_reg_r1_128_191_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(7),
      DPO => line_reg_r1_128_191_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_128_191_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_128_191_0_2_i_1_n_0
    );
line_reg_r1_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(0),
      DIB => s_axi_data(1),
      DIC => s_axi_data(2),
      DID => '0',
      DOA => line_reg_r1_192_255_0_2_n_0,
      DOB => line_reg_r1_192_255_0_2_n_1,
      DOC => line_reg_r1_192_255_0_2_n_2,
      DOD => NLW_line_reg_r1_192_255_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_192_255_0_2_i_1_n_0
    );
line_reg_r1_192_255_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => i_data_valid,
      I1 => axi_reset_n,
      I2 => \writePointer_reg_n_0_[8]\,
      I3 => \writePointer_reg_n_0_[6]\,
      I4 => \writePointer_reg_n_0_[7]\,
      O => line_reg_r1_192_255_0_2_i_1_n_0
    );
line_reg_r1_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(3),
      DIB => s_axi_data(4),
      DIC => s_axi_data(5),
      DID => '0',
      DOA => line_reg_r1_192_255_3_5_n_0,
      DOB => line_reg_r1_192_255_3_5_n_1,
      DOC => line_reg_r1_192_255_3_5_n_2,
      DOD => NLW_line_reg_r1_192_255_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_192_255_0_2_i_1_n_0
    );
line_reg_r1_192_255_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(6),
      DPO => line_reg_r1_192_255_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_192_255_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_192_255_0_2_i_1_n_0
    );
line_reg_r1_192_255_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(7),
      DPO => line_reg_r1_192_255_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_192_255_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_192_255_0_2_i_1_n_0
    );
line_reg_r1_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(0),
      DIB => s_axi_data(1),
      DIC => s_axi_data(2),
      DID => '0',
      DOA => line_reg_r1_256_319_0_2_n_0,
      DOB => line_reg_r1_256_319_0_2_n_1,
      DOC => line_reg_r1_256_319_0_2_n_2,
      DOD => NLW_line_reg_r1_256_319_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_256_319_0_2_i_1_n_0
    );
line_reg_r1_256_319_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \writePointer_reg_n_0_[6]\,
      I1 => \writePointer_reg_n_0_[7]\,
      I2 => \writePointer_reg_n_0_[8]\,
      I3 => i_data_valid,
      I4 => axi_reset_n,
      O => line_reg_r1_256_319_0_2_i_1_n_0
    );
line_reg_r1_256_319_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(3),
      DIB => s_axi_data(4),
      DIC => s_axi_data(5),
      DID => '0',
      DOA => line_reg_r1_256_319_3_5_n_0,
      DOB => line_reg_r1_256_319_3_5_n_1,
      DOC => line_reg_r1_256_319_3_5_n_2,
      DOD => NLW_line_reg_r1_256_319_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_256_319_0_2_i_1_n_0
    );
line_reg_r1_256_319_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(6),
      DPO => line_reg_r1_256_319_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_256_319_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_256_319_0_2_i_1_n_0
    );
line_reg_r1_256_319_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(7),
      DPO => line_reg_r1_256_319_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_256_319_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_256_319_0_2_i_1_n_0
    );
line_reg_r1_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(0),
      DIB => s_axi_data(1),
      DIC => s_axi_data(2),
      DID => '0',
      DOA => line_reg_r1_320_383_0_2_n_0,
      DOB => line_reg_r1_320_383_0_2_n_1,
      DOC => line_reg_r1_320_383_0_2_n_2,
      DOD => NLW_line_reg_r1_320_383_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_320_383_0_2_i_1_n_0
    );
line_reg_r1_320_383_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => i_data_valid,
      I1 => axi_reset_n,
      I2 => \writePointer_reg_n_0_[7]\,
      I3 => \writePointer_reg_n_0_[6]\,
      I4 => \writePointer_reg_n_0_[8]\,
      O => line_reg_r1_320_383_0_2_i_1_n_0
    );
line_reg_r1_320_383_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(3),
      DIB => s_axi_data(4),
      DIC => s_axi_data(5),
      DID => '0',
      DOA => line_reg_r1_320_383_3_5_n_0,
      DOB => line_reg_r1_320_383_3_5_n_1,
      DOC => line_reg_r1_320_383_3_5_n_2,
      DOD => NLW_line_reg_r1_320_383_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_320_383_0_2_i_1_n_0
    );
line_reg_r1_320_383_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(6),
      DPO => line_reg_r1_320_383_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_320_383_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_320_383_0_2_i_1_n_0
    );
line_reg_r1_320_383_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(7),
      DPO => line_reg_r1_320_383_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_320_383_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_320_383_0_2_i_1_n_0
    );
line_reg_r1_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(0),
      DIB => s_axi_data(1),
      DIC => s_axi_data(2),
      DID => '0',
      DOA => line_reg_r1_384_447_0_2_n_0,
      DOB => line_reg_r1_384_447_0_2_n_1,
      DOC => line_reg_r1_384_447_0_2_n_2,
      DOD => NLW_line_reg_r1_384_447_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_384_447_0_2_i_1_n_0
    );
line_reg_r1_384_447_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => i_data_valid,
      I1 => axi_reset_n,
      I2 => \writePointer_reg_n_0_[6]\,
      I3 => \writePointer_reg_n_0_[7]\,
      I4 => \writePointer_reg_n_0_[8]\,
      O => line_reg_r1_384_447_0_2_i_1_n_0
    );
line_reg_r1_384_447_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(3),
      DIB => s_axi_data(4),
      DIC => s_axi_data(5),
      DID => '0',
      DOA => line_reg_r1_384_447_3_5_n_0,
      DOB => line_reg_r1_384_447_3_5_n_1,
      DOC => line_reg_r1_384_447_3_5_n_2,
      DOD => NLW_line_reg_r1_384_447_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_384_447_0_2_i_1_n_0
    );
line_reg_r1_384_447_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(6),
      DPO => line_reg_r1_384_447_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_384_447_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_384_447_0_2_i_1_n_0
    );
line_reg_r1_384_447_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(7),
      DPO => line_reg_r1_384_447_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_384_447_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_384_447_0_2_i_1_n_0
    );
line_reg_r1_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(0),
      DIB => s_axi_data(1),
      DIC => s_axi_data(2),
      DID => '0',
      DOA => line_reg_r1_448_511_0_2_n_0,
      DOB => line_reg_r1_448_511_0_2_n_1,
      DOC => line_reg_r1_448_511_0_2_n_2,
      DOD => NLW_line_reg_r1_448_511_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_448_511_0_2_i_1_n_0
    );
line_reg_r1_448_511_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \writePointer_reg_n_0_[8]\,
      I1 => i_data_valid,
      I2 => axi_reset_n,
      I3 => \writePointer_reg_n_0_[6]\,
      I4 => \writePointer_reg_n_0_[7]\,
      O => line_reg_r1_448_511_0_2_i_1_n_0
    );
line_reg_r1_448_511_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(3),
      DIB => s_axi_data(4),
      DIC => s_axi_data(5),
      DID => '0',
      DOA => line_reg_r1_448_511_3_5_n_0,
      DOB => line_reg_r1_448_511_3_5_n_1,
      DOC => line_reg_r1_448_511_3_5_n_2,
      DOD => NLW_line_reg_r1_448_511_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_448_511_0_2_i_1_n_0
    );
line_reg_r1_448_511_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(6),
      DPO => line_reg_r1_448_511_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_448_511_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_448_511_0_2_i_1_n_0
    );
line_reg_r1_448_511_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(7),
      DPO => line_reg_r1_448_511_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_448_511_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_448_511_0_2_i_1_n_0
    );
line_reg_r1_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(0),
      DIB => s_axi_data(1),
      DIC => s_axi_data(2),
      DID => '0',
      DOA => line_reg_r1_64_127_0_2_n_0,
      DOB => line_reg_r1_64_127_0_2_n_1,
      DOC => line_reg_r1_64_127_0_2_n_2,
      DOD => NLW_line_reg_r1_64_127_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_64_127_0_2_i_1_n_0
    );
line_reg_r1_64_127_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \writePointer_reg_n_0_[7]\,
      I1 => \writePointer_reg_n_0_[8]\,
      I2 => \writePointer_reg_n_0_[6]\,
      I3 => i_data_valid,
      I4 => axi_reset_n,
      O => line_reg_r1_64_127_0_2_i_1_n_0
    );
line_reg_r1_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5 downto 1) => readPointer_reg(5 downto 1),
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(3),
      DIB => s_axi_data(4),
      DIC => s_axi_data(5),
      DID => '0',
      DOA => line_reg_r1_64_127_3_5_n_0,
      DOB => line_reg_r1_64_127_3_5_n_1,
      DOC => line_reg_r1_64_127_3_5_n_2,
      DOD => NLW_line_reg_r1_64_127_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_64_127_0_2_i_1_n_0
    );
line_reg_r1_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(6),
      DPO => line_reg_r1_64_127_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_64_127_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_64_127_0_2_i_1_n_0
    );
line_reg_r1_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(7),
      DPO => line_reg_r1_64_127_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => readPointer_reg(1),
      DPRA2 => readPointer_reg(2),
      DPRA3 => readPointer_reg(3),
      DPRA4 => readPointer_reg(4),
      DPRA5 => readPointer_reg(5),
      SPO => NLW_line_reg_r1_64_127_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_64_127_0_2_i_1_n_0
    );
line_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRA(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRA(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRA(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRA(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRA(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRB(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRB(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRB(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRB(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRB(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRB(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRC(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRC(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRC(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRC(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRC(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRC(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(0),
      DIB => s_axi_data(1),
      DIC => s_axi_data(2),
      DID => '0',
      DOA => line_reg_r2_0_63_0_2_n_0,
      DOB => line_reg_r2_0_63_0_2_n_1,
      DOC => line_reg_r2_0_63_0_2_n_2,
      DOD => NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_0_63_0_2_i_1_n_0
    );
line_reg_r2_0_63_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => readPointer_reg(5),
      I1 => readPointer_reg(3),
      I2 => readPointer_reg(1),
      I3 => readPointer_reg(2),
      I4 => readPointer_reg(4),
      I5 => \readPointer_reg__0\(0),
      O => line_reg_r2_0_63_0_2_i_1_n_0
    );
line_reg_r2_0_63_0_2_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => readPointer_reg(4),
      I1 => readPointer_reg(2),
      I2 => readPointer_reg(1),
      I3 => readPointer_reg(3),
      I4 => \readPointer_reg__0\(0),
      O => line_reg_r2_0_63_0_2_i_2_n_0
    );
line_reg_r2_0_63_0_2_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => readPointer_reg(3),
      I1 => readPointer_reg(1),
      I2 => readPointer_reg(2),
      I3 => \readPointer_reg__0\(0),
      O => line_reg_r2_0_63_0_2_i_3_n_0
    );
line_reg_r2_0_63_0_2_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => readPointer_reg(2),
      I1 => readPointer_reg(1),
      I2 => \readPointer_reg__0\(0),
      O => line_reg_r2_0_63_0_2_i_4_n_0
    );
line_reg_r2_0_63_0_2_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \readPointer_reg__0\(0),
      I1 => readPointer_reg(1),
      O => line_reg_r2_0_63_0_2_i_5_n_0
    );
line_reg_r2_0_63_0_2_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \readPointer_reg__0\(0),
      O => line_reg_r2_0_63_0_2_i_6_n_0
    );
line_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRA(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRA(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRA(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRA(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRA(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRB(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRB(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRB(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRB(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRB(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRB(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRC(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRC(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRC(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRC(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRC(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRC(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(3),
      DIB => s_axi_data(4),
      DIC => s_axi_data(5),
      DID => '0',
      DOA => line_reg_r2_0_63_3_5_n_0,
      DOB => line_reg_r2_0_63_3_5_n_1,
      DOC => line_reg_r2_0_63_3_5_n_2,
      DOD => NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_0_63_0_2_i_1_n_0
    );
line_reg_r2_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(6),
      DPO => line_reg_r2_0_63_6_6_n_0,
      DPRA0 => line_reg_r2_0_63_0_2_i_6_n_0,
      DPRA1 => line_reg_r2_0_63_0_2_i_5_n_0,
      DPRA2 => line_reg_r2_0_63_0_2_i_4_n_0,
      DPRA3 => line_reg_r2_0_63_0_2_i_3_n_0,
      DPRA4 => line_reg_r2_0_63_0_2_i_2_n_0,
      DPRA5 => line_reg_r2_0_63_0_2_i_1_n_0,
      SPO => NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_0_63_0_2_i_1_n_0
    );
line_reg_r2_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(7),
      DPO => line_reg_r2_0_63_7_7_n_0,
      DPRA0 => line_reg_r2_0_63_0_2_i_6_n_0,
      DPRA1 => line_reg_r2_0_63_0_2_i_5_n_0,
      DPRA2 => line_reg_r2_0_63_0_2_i_4_n_0,
      DPRA3 => line_reg_r2_0_63_0_2_i_3_n_0,
      DPRA4 => line_reg_r2_0_63_0_2_i_2_n_0,
      DPRA5 => line_reg_r2_0_63_0_2_i_1_n_0,
      SPO => NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_0_63_0_2_i_1_n_0
    );
line_reg_r2_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRA(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRA(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRA(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRA(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRA(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRB(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRB(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRB(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRB(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRB(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRB(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRC(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRC(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRC(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRC(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRC(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRC(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(0),
      DIB => s_axi_data(1),
      DIC => s_axi_data(2),
      DID => '0',
      DOA => line_reg_r2_128_191_0_2_n_0,
      DOB => line_reg_r2_128_191_0_2_n_1,
      DOC => line_reg_r2_128_191_0_2_n_2,
      DOD => NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_128_191_0_2_i_1_n_0
    );
line_reg_r2_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRA(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRA(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRA(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRA(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRA(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRB(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRB(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRB(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRB(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRB(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRB(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRC(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRC(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRC(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRC(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRC(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRC(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(3),
      DIB => s_axi_data(4),
      DIC => s_axi_data(5),
      DID => '0',
      DOA => line_reg_r2_128_191_3_5_n_0,
      DOB => line_reg_r2_128_191_3_5_n_1,
      DOC => line_reg_r2_128_191_3_5_n_2,
      DOD => NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_128_191_0_2_i_1_n_0
    );
line_reg_r2_128_191_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(6),
      DPO => line_reg_r2_128_191_6_6_n_0,
      DPRA0 => line_reg_r2_0_63_0_2_i_6_n_0,
      DPRA1 => line_reg_r2_0_63_0_2_i_5_n_0,
      DPRA2 => line_reg_r2_0_63_0_2_i_4_n_0,
      DPRA3 => line_reg_r2_0_63_0_2_i_3_n_0,
      DPRA4 => line_reg_r2_0_63_0_2_i_2_n_0,
      DPRA5 => line_reg_r2_0_63_0_2_i_1_n_0,
      SPO => NLW_line_reg_r2_128_191_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_128_191_0_2_i_1_n_0
    );
line_reg_r2_128_191_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(7),
      DPO => line_reg_r2_128_191_7_7_n_0,
      DPRA0 => line_reg_r2_0_63_0_2_i_6_n_0,
      DPRA1 => line_reg_r2_0_63_0_2_i_5_n_0,
      DPRA2 => line_reg_r2_0_63_0_2_i_4_n_0,
      DPRA3 => line_reg_r2_0_63_0_2_i_3_n_0,
      DPRA4 => line_reg_r2_0_63_0_2_i_2_n_0,
      DPRA5 => line_reg_r2_0_63_0_2_i_1_n_0,
      SPO => NLW_line_reg_r2_128_191_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_128_191_0_2_i_1_n_0
    );
line_reg_r2_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRA(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRA(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRA(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRA(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRA(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRB(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRB(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRB(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRB(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRB(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRB(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRC(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRC(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRC(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRC(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRC(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRC(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(0),
      DIB => s_axi_data(1),
      DIC => s_axi_data(2),
      DID => '0',
      DOA => line_reg_r2_192_255_0_2_n_0,
      DOB => line_reg_r2_192_255_0_2_n_1,
      DOC => line_reg_r2_192_255_0_2_n_2,
      DOD => NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_192_255_0_2_i_1_n_0
    );
line_reg_r2_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRA(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRA(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRA(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRA(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRA(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRB(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRB(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRB(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRB(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRB(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRB(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRC(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRC(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRC(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRC(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRC(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRC(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(3),
      DIB => s_axi_data(4),
      DIC => s_axi_data(5),
      DID => '0',
      DOA => line_reg_r2_192_255_3_5_n_0,
      DOB => line_reg_r2_192_255_3_5_n_1,
      DOC => line_reg_r2_192_255_3_5_n_2,
      DOD => NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_192_255_0_2_i_1_n_0
    );
line_reg_r2_192_255_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(6),
      DPO => line_reg_r2_192_255_6_6_n_0,
      DPRA0 => line_reg_r2_0_63_0_2_i_6_n_0,
      DPRA1 => line_reg_r2_0_63_0_2_i_5_n_0,
      DPRA2 => line_reg_r2_0_63_0_2_i_4_n_0,
      DPRA3 => line_reg_r2_0_63_0_2_i_3_n_0,
      DPRA4 => line_reg_r2_0_63_0_2_i_2_n_0,
      DPRA5 => line_reg_r2_0_63_0_2_i_1_n_0,
      SPO => NLW_line_reg_r2_192_255_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_192_255_0_2_i_1_n_0
    );
line_reg_r2_192_255_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(7),
      DPO => line_reg_r2_192_255_7_7_n_0,
      DPRA0 => line_reg_r2_0_63_0_2_i_6_n_0,
      DPRA1 => line_reg_r2_0_63_0_2_i_5_n_0,
      DPRA2 => line_reg_r2_0_63_0_2_i_4_n_0,
      DPRA3 => line_reg_r2_0_63_0_2_i_3_n_0,
      DPRA4 => line_reg_r2_0_63_0_2_i_2_n_0,
      DPRA5 => line_reg_r2_0_63_0_2_i_1_n_0,
      SPO => NLW_line_reg_r2_192_255_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_192_255_0_2_i_1_n_0
    );
line_reg_r2_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRA(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRA(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRA(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRA(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRA(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRB(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRB(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRB(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRB(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRB(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRB(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRC(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRC(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRC(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRC(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRC(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRC(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(0),
      DIB => s_axi_data(1),
      DIC => s_axi_data(2),
      DID => '0',
      DOA => line_reg_r2_256_319_0_2_n_0,
      DOB => line_reg_r2_256_319_0_2_n_1,
      DOC => line_reg_r2_256_319_0_2_n_2,
      DOD => NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_256_319_0_2_i_1_n_0
    );
line_reg_r2_256_319_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRA(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRA(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRA(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRA(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRA(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRB(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRB(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRB(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRB(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRB(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRB(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRC(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRC(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRC(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRC(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRC(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRC(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(3),
      DIB => s_axi_data(4),
      DIC => s_axi_data(5),
      DID => '0',
      DOA => line_reg_r2_256_319_3_5_n_0,
      DOB => line_reg_r2_256_319_3_5_n_1,
      DOC => line_reg_r2_256_319_3_5_n_2,
      DOD => NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_256_319_0_2_i_1_n_0
    );
line_reg_r2_256_319_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(6),
      DPO => line_reg_r2_256_319_6_6_n_0,
      DPRA0 => line_reg_r2_0_63_0_2_i_6_n_0,
      DPRA1 => line_reg_r2_0_63_0_2_i_5_n_0,
      DPRA2 => line_reg_r2_0_63_0_2_i_4_n_0,
      DPRA3 => line_reg_r2_0_63_0_2_i_3_n_0,
      DPRA4 => line_reg_r2_0_63_0_2_i_2_n_0,
      DPRA5 => line_reg_r2_0_63_0_2_i_1_n_0,
      SPO => NLW_line_reg_r2_256_319_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_256_319_0_2_i_1_n_0
    );
line_reg_r2_256_319_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(7),
      DPO => line_reg_r2_256_319_7_7_n_0,
      DPRA0 => line_reg_r2_0_63_0_2_i_6_n_0,
      DPRA1 => line_reg_r2_0_63_0_2_i_5_n_0,
      DPRA2 => line_reg_r2_0_63_0_2_i_4_n_0,
      DPRA3 => line_reg_r2_0_63_0_2_i_3_n_0,
      DPRA4 => line_reg_r2_0_63_0_2_i_2_n_0,
      DPRA5 => line_reg_r2_0_63_0_2_i_1_n_0,
      SPO => NLW_line_reg_r2_256_319_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_256_319_0_2_i_1_n_0
    );
line_reg_r2_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRA(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRA(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRA(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRA(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRA(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRB(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRB(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRB(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRB(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRB(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRB(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRC(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRC(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRC(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRC(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRC(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRC(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(0),
      DIB => s_axi_data(1),
      DIC => s_axi_data(2),
      DID => '0',
      DOA => line_reg_r2_320_383_0_2_n_0,
      DOB => line_reg_r2_320_383_0_2_n_1,
      DOC => line_reg_r2_320_383_0_2_n_2,
      DOD => NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_320_383_0_2_i_1_n_0
    );
line_reg_r2_320_383_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRA(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRA(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRA(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRA(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRA(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRB(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRB(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRB(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRB(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRB(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRB(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRC(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRC(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRC(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRC(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRC(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRC(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(3),
      DIB => s_axi_data(4),
      DIC => s_axi_data(5),
      DID => '0',
      DOA => line_reg_r2_320_383_3_5_n_0,
      DOB => line_reg_r2_320_383_3_5_n_1,
      DOC => line_reg_r2_320_383_3_5_n_2,
      DOD => NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_320_383_0_2_i_1_n_0
    );
line_reg_r2_320_383_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(6),
      DPO => line_reg_r2_320_383_6_6_n_0,
      DPRA0 => line_reg_r2_0_63_0_2_i_6_n_0,
      DPRA1 => line_reg_r2_0_63_0_2_i_5_n_0,
      DPRA2 => line_reg_r2_0_63_0_2_i_4_n_0,
      DPRA3 => line_reg_r2_0_63_0_2_i_3_n_0,
      DPRA4 => line_reg_r2_0_63_0_2_i_2_n_0,
      DPRA5 => line_reg_r2_0_63_0_2_i_1_n_0,
      SPO => NLW_line_reg_r2_320_383_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_320_383_0_2_i_1_n_0
    );
line_reg_r2_320_383_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(7),
      DPO => line_reg_r2_320_383_7_7_n_0,
      DPRA0 => line_reg_r2_0_63_0_2_i_6_n_0,
      DPRA1 => line_reg_r2_0_63_0_2_i_5_n_0,
      DPRA2 => line_reg_r2_0_63_0_2_i_4_n_0,
      DPRA3 => line_reg_r2_0_63_0_2_i_3_n_0,
      DPRA4 => line_reg_r2_0_63_0_2_i_2_n_0,
      DPRA5 => line_reg_r2_0_63_0_2_i_1_n_0,
      SPO => NLW_line_reg_r2_320_383_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_320_383_0_2_i_1_n_0
    );
line_reg_r2_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRA(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRA(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRA(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRA(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRA(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRB(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRB(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRB(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRB(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRB(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRB(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRC(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRC(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRC(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRC(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRC(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRC(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(0),
      DIB => s_axi_data(1),
      DIC => s_axi_data(2),
      DID => '0',
      DOA => line_reg_r2_384_447_0_2_n_0,
      DOB => line_reg_r2_384_447_0_2_n_1,
      DOC => line_reg_r2_384_447_0_2_n_2,
      DOD => NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_384_447_0_2_i_1_n_0
    );
line_reg_r2_384_447_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRA(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRA(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRA(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRA(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRA(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRB(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRB(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRB(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRB(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRB(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRB(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRC(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRC(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRC(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRC(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRC(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRC(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(3),
      DIB => s_axi_data(4),
      DIC => s_axi_data(5),
      DID => '0',
      DOA => line_reg_r2_384_447_3_5_n_0,
      DOB => line_reg_r2_384_447_3_5_n_1,
      DOC => line_reg_r2_384_447_3_5_n_2,
      DOD => NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_384_447_0_2_i_1_n_0
    );
line_reg_r2_384_447_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(6),
      DPO => line_reg_r2_384_447_6_6_n_0,
      DPRA0 => line_reg_r2_0_63_0_2_i_6_n_0,
      DPRA1 => line_reg_r2_0_63_0_2_i_5_n_0,
      DPRA2 => line_reg_r2_0_63_0_2_i_4_n_0,
      DPRA3 => line_reg_r2_0_63_0_2_i_3_n_0,
      DPRA4 => line_reg_r2_0_63_0_2_i_2_n_0,
      DPRA5 => line_reg_r2_0_63_0_2_i_1_n_0,
      SPO => NLW_line_reg_r2_384_447_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_384_447_0_2_i_1_n_0
    );
line_reg_r2_384_447_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(7),
      DPO => line_reg_r2_384_447_7_7_n_0,
      DPRA0 => line_reg_r2_0_63_0_2_i_6_n_0,
      DPRA1 => line_reg_r2_0_63_0_2_i_5_n_0,
      DPRA2 => line_reg_r2_0_63_0_2_i_4_n_0,
      DPRA3 => line_reg_r2_0_63_0_2_i_3_n_0,
      DPRA4 => line_reg_r2_0_63_0_2_i_2_n_0,
      DPRA5 => line_reg_r2_0_63_0_2_i_1_n_0,
      SPO => NLW_line_reg_r2_384_447_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_384_447_0_2_i_1_n_0
    );
line_reg_r2_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRA(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRA(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRA(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRA(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRA(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRB(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRB(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRB(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRB(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRB(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRB(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRC(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRC(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRC(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRC(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRC(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRC(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(0),
      DIB => s_axi_data(1),
      DIC => s_axi_data(2),
      DID => '0',
      DOA => line_reg_r2_448_511_0_2_n_0,
      DOB => line_reg_r2_448_511_0_2_n_1,
      DOC => line_reg_r2_448_511_0_2_n_2,
      DOD => NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_448_511_0_2_i_1_n_0
    );
line_reg_r2_448_511_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRA(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRA(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRA(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRA(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRA(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRB(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRB(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRB(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRB(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRB(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRB(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRC(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRC(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRC(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRC(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRC(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRC(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(3),
      DIB => s_axi_data(4),
      DIC => s_axi_data(5),
      DID => '0',
      DOA => line_reg_r2_448_511_3_5_n_0,
      DOB => line_reg_r2_448_511_3_5_n_1,
      DOC => line_reg_r2_448_511_3_5_n_2,
      DOD => NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_448_511_0_2_i_1_n_0
    );
line_reg_r2_448_511_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(6),
      DPO => line_reg_r2_448_511_6_6_n_0,
      DPRA0 => line_reg_r2_0_63_0_2_i_6_n_0,
      DPRA1 => line_reg_r2_0_63_0_2_i_5_n_0,
      DPRA2 => line_reg_r2_0_63_0_2_i_4_n_0,
      DPRA3 => line_reg_r2_0_63_0_2_i_3_n_0,
      DPRA4 => line_reg_r2_0_63_0_2_i_2_n_0,
      DPRA5 => line_reg_r2_0_63_0_2_i_1_n_0,
      SPO => NLW_line_reg_r2_448_511_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_448_511_0_2_i_1_n_0
    );
line_reg_r2_448_511_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(7),
      DPO => line_reg_r2_448_511_7_7_n_0,
      DPRA0 => line_reg_r2_0_63_0_2_i_6_n_0,
      DPRA1 => line_reg_r2_0_63_0_2_i_5_n_0,
      DPRA2 => line_reg_r2_0_63_0_2_i_4_n_0,
      DPRA3 => line_reg_r2_0_63_0_2_i_3_n_0,
      DPRA4 => line_reg_r2_0_63_0_2_i_2_n_0,
      DPRA5 => line_reg_r2_0_63_0_2_i_1_n_0,
      SPO => NLW_line_reg_r2_448_511_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_448_511_0_2_i_1_n_0
    );
line_reg_r2_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRA(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRA(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRA(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRA(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRA(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRB(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRB(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRB(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRB(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRB(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRB(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRC(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRC(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRC(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRC(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRC(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRC(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(0),
      DIB => s_axi_data(1),
      DIC => s_axi_data(2),
      DID => '0',
      DOA => line_reg_r2_64_127_0_2_n_0,
      DOB => line_reg_r2_64_127_0_2_n_1,
      DOC => line_reg_r2_64_127_0_2_n_2,
      DOD => NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_64_127_0_2_i_1_n_0
    );
line_reg_r2_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRA(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRA(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRA(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRA(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRA(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRB(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRB(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRB(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRB(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRB(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRB(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRC(5) => line_reg_r2_0_63_0_2_i_1_n_0,
      ADDRC(4) => line_reg_r2_0_63_0_2_i_2_n_0,
      ADDRC(3) => line_reg_r2_0_63_0_2_i_3_n_0,
      ADDRC(2) => line_reg_r2_0_63_0_2_i_4_n_0,
      ADDRC(1) => line_reg_r2_0_63_0_2_i_5_n_0,
      ADDRC(0) => line_reg_r2_0_63_0_2_i_6_n_0,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(3),
      DIB => s_axi_data(4),
      DIC => s_axi_data(5),
      DID => '0',
      DOA => line_reg_r2_64_127_3_5_n_0,
      DOB => line_reg_r2_64_127_3_5_n_1,
      DOC => line_reg_r2_64_127_3_5_n_2,
      DOD => NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_64_127_0_2_i_1_n_0
    );
line_reg_r2_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(6),
      DPO => line_reg_r2_64_127_6_6_n_0,
      DPRA0 => line_reg_r2_0_63_0_2_i_6_n_0,
      DPRA1 => line_reg_r2_0_63_0_2_i_5_n_0,
      DPRA2 => line_reg_r2_0_63_0_2_i_4_n_0,
      DPRA3 => line_reg_r2_0_63_0_2_i_3_n_0,
      DPRA4 => line_reg_r2_0_63_0_2_i_2_n_0,
      DPRA5 => line_reg_r2_0_63_0_2_i_1_n_0,
      SPO => NLW_line_reg_r2_64_127_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_64_127_0_2_i_1_n_0
    );
line_reg_r2_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(7),
      DPO => line_reg_r2_64_127_7_7_n_0,
      DPRA0 => line_reg_r2_0_63_0_2_i_6_n_0,
      DPRA1 => line_reg_r2_0_63_0_2_i_5_n_0,
      DPRA2 => line_reg_r2_0_63_0_2_i_4_n_0,
      DPRA3 => line_reg_r2_0_63_0_2_i_3_n_0,
      DPRA4 => line_reg_r2_0_63_0_2_i_2_n_0,
      DPRA5 => line_reg_r2_0_63_0_2_i_1_n_0,
      SPO => NLW_line_reg_r2_64_127_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_64_127_0_2_i_1_n_0
    );
line_reg_r3_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRA(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRB(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRC(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(0),
      DIB => s_axi_data(1),
      DIC => s_axi_data(2),
      DID => '0',
      DOA => line_reg_r3_0_63_0_2_n_0,
      DOB => line_reg_r3_0_63_0_2_n_1,
      DOC => line_reg_r3_0_63_0_2_n_2,
      DOD => NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_0_63_0_2_i_1_n_0
    );
\line_reg_r3_0_63_0_2_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => readPointer_reg(5),
      I1 => readPointer_reg(4),
      I2 => readPointer_reg(2),
      I3 => readPointer_reg(1),
      I4 => readPointer_reg(3),
      O => \line_reg_r3_0_63_0_2_i_1__11_n_0\
    );
line_reg_r3_0_63_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => readPointer_reg(4),
      I1 => readPointer_reg(2),
      I2 => readPointer_reg(1),
      I3 => readPointer_reg(3),
      O => line_reg_r3_0_63_0_2_i_2_n_0
    );
line_reg_r3_0_63_0_2_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => readPointer_reg(3),
      I1 => readPointer_reg(1),
      I2 => readPointer_reg(2),
      O => line_reg_r3_0_63_0_2_i_3_n_0
    );
\line_reg_r3_0_63_0_2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => readPointer_reg(1),
      I1 => readPointer_reg(2),
      O => \line_reg_r3_0_63_0_2_i_4__0_n_0\
    );
\line_reg_r3_0_63_0_2_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => readPointer_reg(1),
      O => \line_reg_r3_0_63_0_2_i_5__0_n_0\
    );
line_reg_r3_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRA(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRB(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRC(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(3),
      DIB => s_axi_data(4),
      DIC => s_axi_data(5),
      DID => '0',
      DOA => line_reg_r3_0_63_3_5_n_0,
      DOB => line_reg_r3_0_63_3_5_n_1,
      DOC => line_reg_r3_0_63_3_5_n_2,
      DOD => NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_0_63_0_2_i_1_n_0
    );
line_reg_r3_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(6),
      DPO => line_reg_r3_0_63_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => line_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => line_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      SPO => NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_0_63_0_2_i_1_n_0
    );
line_reg_r3_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(7),
      DPO => line_reg_r3_0_63_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => line_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => line_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      SPO => NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_0_63_0_2_i_1_n_0
    );
line_reg_r3_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRA(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRB(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRC(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(0),
      DIB => s_axi_data(1),
      DIC => s_axi_data(2),
      DID => '0',
      DOA => line_reg_r3_128_191_0_2_n_0,
      DOB => line_reg_r3_128_191_0_2_n_1,
      DOC => line_reg_r3_128_191_0_2_n_2,
      DOD => NLW_line_reg_r3_128_191_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_128_191_0_2_i_1_n_0
    );
line_reg_r3_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRA(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRB(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRC(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(3),
      DIB => s_axi_data(4),
      DIC => s_axi_data(5),
      DID => '0',
      DOA => line_reg_r3_128_191_3_5_n_0,
      DOB => line_reg_r3_128_191_3_5_n_1,
      DOC => line_reg_r3_128_191_3_5_n_2,
      DOD => NLW_line_reg_r3_128_191_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_128_191_0_2_i_1_n_0
    );
line_reg_r3_128_191_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(6),
      DPO => line_reg_r3_128_191_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => line_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => line_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      SPO => NLW_line_reg_r3_128_191_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_128_191_0_2_i_1_n_0
    );
line_reg_r3_128_191_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(7),
      DPO => line_reg_r3_128_191_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => line_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => line_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      SPO => NLW_line_reg_r3_128_191_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_128_191_0_2_i_1_n_0
    );
line_reg_r3_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRA(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRB(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRC(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(0),
      DIB => s_axi_data(1),
      DIC => s_axi_data(2),
      DID => '0',
      DOA => line_reg_r3_192_255_0_2_n_0,
      DOB => line_reg_r3_192_255_0_2_n_1,
      DOC => line_reg_r3_192_255_0_2_n_2,
      DOD => NLW_line_reg_r3_192_255_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_192_255_0_2_i_1_n_0
    );
line_reg_r3_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRA(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRB(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRC(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(3),
      DIB => s_axi_data(4),
      DIC => s_axi_data(5),
      DID => '0',
      DOA => line_reg_r3_192_255_3_5_n_0,
      DOB => line_reg_r3_192_255_3_5_n_1,
      DOC => line_reg_r3_192_255_3_5_n_2,
      DOD => NLW_line_reg_r3_192_255_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_192_255_0_2_i_1_n_0
    );
line_reg_r3_192_255_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(6),
      DPO => line_reg_r3_192_255_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => line_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => line_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      SPO => NLW_line_reg_r3_192_255_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_192_255_0_2_i_1_n_0
    );
line_reg_r3_192_255_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(7),
      DPO => line_reg_r3_192_255_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => line_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => line_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      SPO => NLW_line_reg_r3_192_255_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_192_255_0_2_i_1_n_0
    );
line_reg_r3_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRA(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRB(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRC(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(0),
      DIB => s_axi_data(1),
      DIC => s_axi_data(2),
      DID => '0',
      DOA => line_reg_r3_256_319_0_2_n_0,
      DOB => line_reg_r3_256_319_0_2_n_1,
      DOC => line_reg_r3_256_319_0_2_n_2,
      DOD => NLW_line_reg_r3_256_319_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_256_319_0_2_i_1_n_0
    );
line_reg_r3_256_319_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRA(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRB(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRC(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(3),
      DIB => s_axi_data(4),
      DIC => s_axi_data(5),
      DID => '0',
      DOA => line_reg_r3_256_319_3_5_n_0,
      DOB => line_reg_r3_256_319_3_5_n_1,
      DOC => line_reg_r3_256_319_3_5_n_2,
      DOD => NLW_line_reg_r3_256_319_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_256_319_0_2_i_1_n_0
    );
line_reg_r3_256_319_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(6),
      DPO => line_reg_r3_256_319_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => line_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => line_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      SPO => NLW_line_reg_r3_256_319_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_256_319_0_2_i_1_n_0
    );
line_reg_r3_256_319_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(7),
      DPO => line_reg_r3_256_319_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => line_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => line_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      SPO => NLW_line_reg_r3_256_319_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_256_319_0_2_i_1_n_0
    );
line_reg_r3_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRA(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRB(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRC(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(0),
      DIB => s_axi_data(1),
      DIC => s_axi_data(2),
      DID => '0',
      DOA => line_reg_r3_320_383_0_2_n_0,
      DOB => line_reg_r3_320_383_0_2_n_1,
      DOC => line_reg_r3_320_383_0_2_n_2,
      DOD => NLW_line_reg_r3_320_383_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_320_383_0_2_i_1_n_0
    );
line_reg_r3_320_383_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRA(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRB(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRC(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(3),
      DIB => s_axi_data(4),
      DIC => s_axi_data(5),
      DID => '0',
      DOA => line_reg_r3_320_383_3_5_n_0,
      DOB => line_reg_r3_320_383_3_5_n_1,
      DOC => line_reg_r3_320_383_3_5_n_2,
      DOD => NLW_line_reg_r3_320_383_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_320_383_0_2_i_1_n_0
    );
line_reg_r3_320_383_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(6),
      DPO => line_reg_r3_320_383_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => line_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => line_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      SPO => NLW_line_reg_r3_320_383_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_320_383_0_2_i_1_n_0
    );
line_reg_r3_320_383_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(7),
      DPO => line_reg_r3_320_383_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => line_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => line_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      SPO => NLW_line_reg_r3_320_383_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_320_383_0_2_i_1_n_0
    );
line_reg_r3_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRA(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRB(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRC(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(0),
      DIB => s_axi_data(1),
      DIC => s_axi_data(2),
      DID => '0',
      DOA => line_reg_r3_384_447_0_2_n_0,
      DOB => line_reg_r3_384_447_0_2_n_1,
      DOC => line_reg_r3_384_447_0_2_n_2,
      DOD => NLW_line_reg_r3_384_447_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_384_447_0_2_i_1_n_0
    );
line_reg_r3_384_447_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRA(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRB(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRC(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(3),
      DIB => s_axi_data(4),
      DIC => s_axi_data(5),
      DID => '0',
      DOA => line_reg_r3_384_447_3_5_n_0,
      DOB => line_reg_r3_384_447_3_5_n_1,
      DOC => line_reg_r3_384_447_3_5_n_2,
      DOD => NLW_line_reg_r3_384_447_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_384_447_0_2_i_1_n_0
    );
line_reg_r3_384_447_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(6),
      DPO => line_reg_r3_384_447_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => line_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => line_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      SPO => NLW_line_reg_r3_384_447_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_384_447_0_2_i_1_n_0
    );
line_reg_r3_384_447_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(7),
      DPO => line_reg_r3_384_447_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => line_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => line_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      SPO => NLW_line_reg_r3_384_447_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_384_447_0_2_i_1_n_0
    );
line_reg_r3_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRA(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRB(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRC(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(0),
      DIB => s_axi_data(1),
      DIC => s_axi_data(2),
      DID => '0',
      DOA => line_reg_r3_448_511_0_2_n_0,
      DOB => line_reg_r3_448_511_0_2_n_1,
      DOC => line_reg_r3_448_511_0_2_n_2,
      DOD => NLW_line_reg_r3_448_511_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_448_511_0_2_i_1_n_0
    );
line_reg_r3_448_511_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRA(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRB(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRC(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(3),
      DIB => s_axi_data(4),
      DIC => s_axi_data(5),
      DID => '0',
      DOA => line_reg_r3_448_511_3_5_n_0,
      DOB => line_reg_r3_448_511_3_5_n_1,
      DOC => line_reg_r3_448_511_3_5_n_2,
      DOD => NLW_line_reg_r3_448_511_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_448_511_0_2_i_1_n_0
    );
line_reg_r3_448_511_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(6),
      DPO => line_reg_r3_448_511_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => line_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => line_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      SPO => NLW_line_reg_r3_448_511_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_448_511_0_2_i_1_n_0
    );
line_reg_r3_448_511_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(7),
      DPO => line_reg_r3_448_511_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => line_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => line_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      SPO => NLW_line_reg_r3_448_511_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_448_511_0_2_i_1_n_0
    );
line_reg_r3_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRA(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRB(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRC(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(0),
      DIB => s_axi_data(1),
      DIC => s_axi_data(2),
      DID => '0',
      DOA => line_reg_r3_64_127_0_2_n_0,
      DOB => line_reg_r3_64_127_0_2_n_1,
      DOC => line_reg_r3_64_127_0_2_n_2,
      DOD => NLW_line_reg_r3_64_127_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_64_127_0_2_i_1_n_0
    );
line_reg_r3_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRA(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRA(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \readPointer_reg__0\(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRB(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRB(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \readPointer_reg__0\(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      ADDRC(4) => line_reg_r3_0_63_0_2_i_2_n_0,
      ADDRC(3) => line_reg_r3_0_63_0_2_i_3_n_0,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \readPointer_reg__0\(0),
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => s_axi_data(3),
      DIB => s_axi_data(4),
      DIC => s_axi_data(5),
      DID => '0',
      DOA => line_reg_r3_64_127_3_5_n_0,
      DOB => line_reg_r3_64_127_3_5_n_1,
      DOC => line_reg_r3_64_127_3_5_n_2,
      DOD => NLW_line_reg_r3_64_127_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_64_127_0_2_i_1_n_0
    );
line_reg_r3_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(6),
      DPO => line_reg_r3_64_127_6_6_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => line_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => line_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      SPO => NLW_line_reg_r3_64_127_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_64_127_0_2_i_1_n_0
    );
line_reg_r3_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => s_axi_data(7),
      DPO => line_reg_r3_64_127_7_7_n_0,
      DPRA0 => \readPointer_reg__0\(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__0_n_0\,
      DPRA3 => line_reg_r3_0_63_0_2_i_3_n_0,
      DPRA4 => line_reg_r3_0_63_0_2_i_2_n_0,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__11_n_0\,
      SPO => NLW_line_reg_r3_64_127_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r1_64_127_0_2_i_1_n_0
    );
\multData[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_12\,
      I1 => \multData_reg[0][1]\,
      I2 => data_out03_out(0),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[0][1]_0\,
      O => data_to_gaussian(0)
    );
\multData[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_13\,
      I1 => \multData_reg[0][2]\,
      I2 => \multData_reg[0][2]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out03_out(1),
      O => data_to_gaussian(1)
    );
\multData[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_14\,
      I1 => \multData_reg[0][3]\,
      I2 => data_out03_out(2),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[0][3]_0\,
      O => data_to_gaussian(2)
    );
\multData[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_15\,
      I1 => \multData_reg[0][5]\,
      I2 => data_out03_out(3),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[0][5]_0\,
      O => data_to_gaussian(3)
    );
\multData[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_16\,
      I1 => \multData_reg[0][6]\,
      I2 => data_out03_out(4),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[0][6]_0\,
      O => data_to_gaussian(4)
    );
\multData[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_17\,
      I1 => \multData_reg[0][7]\,
      I2 => data_out03_out(5),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[0][7]_0\,
      O => data_to_gaussian(5)
    );
\multData[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_6\,
      I1 => \multData_reg[1][2]\,
      I2 => data_out01_out(0),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[1][2]_0\,
      O => data_to_gaussian(6)
    );
\multData[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_7\,
      I1 => \multData_reg[1][3]\,
      I2 => \multData_reg[1][3]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out01_out(1),
      O => data_to_gaussian(7)
    );
\multData[1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_8\,
      I1 => \multData_reg[1][4]\,
      I2 => data_out01_out(2),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[1][4]_0\,
      O => data_to_gaussian(8)
    );
\multData[1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_9\,
      I1 => \multData_reg[1][6]\,
      I2 => data_out01_out(3),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[1][6]_0\,
      O => data_to_gaussian(9)
    );
\multData[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_10\,
      I1 => \multData_reg[1][7]\,
      I2 => data_out01_out(4),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[1][7]_0\,
      O => data_to_gaussian(10)
    );
\multData[1][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_11\,
      I1 => \multData_reg[1][8]\,
      I2 => data_out01_out(5),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[1][8]_0\,
      O => data_to_gaussian(11)
    );
\multData[2][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_192_255_0_2_n_0,
      I1 => line_reg_r1_128_191_0_2_n_0,
      I2 => readPointer(7),
      I3 => line_reg_r1_64_127_0_2_n_0,
      I4 => readPointer(6),
      I5 => line_reg_r1_0_63_0_2_n_0,
      O => \multData[2][0]_i_3_n_0\
    );
\multData[2][0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_448_511_0_2_n_0,
      I1 => line_reg_r1_384_447_0_2_n_0,
      I2 => readPointer(7),
      I3 => line_reg_r1_320_383_0_2_n_0,
      I4 => readPointer(6),
      I5 => line_reg_r1_256_319_0_2_n_0,
      O => \multData[2][0]_i_4_n_0\
    );
\multData[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_0\,
      I1 => \multData_reg[2][1]\,
      I2 => data_out0(0),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[2][1]_0\,
      O => data_to_gaussian(12)
    );
\multData[2][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_192_255_0_2_n_1,
      I1 => line_reg_r1_128_191_0_2_n_1,
      I2 => readPointer(7),
      I3 => line_reg_r1_64_127_0_2_n_1,
      I4 => readPointer(6),
      I5 => line_reg_r1_0_63_0_2_n_1,
      O => \multData[2][1]_i_3_n_0\
    );
\multData[2][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_448_511_0_2_n_1,
      I1 => line_reg_r1_384_447_0_2_n_1,
      I2 => readPointer(7),
      I3 => line_reg_r1_320_383_0_2_n_1,
      I4 => readPointer(6),
      I5 => line_reg_r1_256_319_0_2_n_1,
      O => \multData[2][1]_i_4_n_0\
    );
\multData[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_1\,
      I1 => \multData_reg[2][2]\,
      I2 => \multData_reg[2][2]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out0(1),
      O => data_to_gaussian(13)
    );
\multData[2][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_192_255_0_2_n_2,
      I1 => line_reg_r1_128_191_0_2_n_2,
      I2 => readPointer(7),
      I3 => line_reg_r1_64_127_0_2_n_2,
      I4 => readPointer(6),
      I5 => line_reg_r1_0_63_0_2_n_2,
      O => \multData[2][2]_i_3_n_0\
    );
\multData[2][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_448_511_0_2_n_2,
      I1 => line_reg_r1_384_447_0_2_n_2,
      I2 => readPointer(7),
      I3 => line_reg_r1_320_383_0_2_n_2,
      I4 => readPointer(6),
      I5 => line_reg_r1_256_319_0_2_n_2,
      O => \multData[2][2]_i_4_n_0\
    );
\multData[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_2\,
      I1 => \multData_reg[2][3]\,
      I2 => data_out0(2),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[2][3]_0\,
      O => data_to_gaussian(14)
    );
\multData[2][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_192_255_3_5_n_0,
      I1 => line_reg_r1_128_191_3_5_n_0,
      I2 => readPointer(7),
      I3 => line_reg_r1_64_127_3_5_n_0,
      I4 => readPointer(6),
      I5 => line_reg_r1_0_63_3_5_n_0,
      O => \multData[2][3]_i_3_n_0\
    );
\multData[2][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_448_511_3_5_n_0,
      I1 => line_reg_r1_384_447_3_5_n_0,
      I2 => readPointer(7),
      I3 => line_reg_r1_320_383_3_5_n_0,
      I4 => readPointer(6),
      I5 => line_reg_r1_256_319_3_5_n_0,
      O => \multData[2][3]_i_4_n_0\
    );
\multData[2][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_192_255_3_5_n_1,
      I1 => line_reg_r1_128_191_3_5_n_1,
      I2 => readPointer(7),
      I3 => line_reg_r1_64_127_3_5_n_1,
      I4 => readPointer(6),
      I5 => line_reg_r1_0_63_3_5_n_1,
      O => \multData[2][4]_i_3_n_0\
    );
\multData[2][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_448_511_3_5_n_1,
      I1 => line_reg_r1_384_447_3_5_n_1,
      I2 => readPointer(7),
      I3 => line_reg_r1_320_383_3_5_n_1,
      I4 => readPointer(6),
      I5 => line_reg_r1_256_319_3_5_n_1,
      O => \multData[2][4]_i_4_n_0\
    );
\multData[2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_3\,
      I1 => \multData_reg[2][5]\,
      I2 => data_out0(3),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[2][5]_0\,
      O => data_to_gaussian(15)
    );
\multData[2][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_192_255_3_5_n_2,
      I1 => line_reg_r1_128_191_3_5_n_2,
      I2 => readPointer(7),
      I3 => line_reg_r1_64_127_3_5_n_2,
      I4 => readPointer(6),
      I5 => line_reg_r1_0_63_3_5_n_2,
      O => \multData[2][5]_i_3_n_0\
    );
\multData[2][5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_448_511_3_5_n_2,
      I1 => line_reg_r1_384_447_3_5_n_2,
      I2 => readPointer(7),
      I3 => line_reg_r1_320_383_3_5_n_2,
      I4 => readPointer(6),
      I5 => line_reg_r1_256_319_3_5_n_2,
      O => \multData[2][5]_i_4_n_0\
    );
\multData[2][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_4\,
      I1 => \multData_reg[2][6]\,
      I2 => data_out0(4),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[2][6]_0\,
      O => data_to_gaussian(16)
    );
\multData[2][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_192_255_6_6_n_0,
      I1 => line_reg_r1_128_191_6_6_n_0,
      I2 => readPointer(7),
      I3 => line_reg_r1_64_127_6_6_n_0,
      I4 => readPointer(6),
      I5 => line_reg_r1_0_63_6_6_n_0,
      O => \multData[2][6]_i_3_n_0\
    );
\multData[2][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_448_511_6_6_n_0,
      I1 => line_reg_r1_384_447_6_6_n_0,
      I2 => readPointer(7),
      I3 => line_reg_r1_320_383_6_6_n_0,
      I4 => readPointer(6),
      I5 => line_reg_r1_256_319_6_6_n_0,
      O => \multData[2][6]_i_4_n_0\
    );
\multData[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^readpointer_reg[8]_5\,
      I1 => \multData_reg[2][7]\,
      I2 => data_out0(5),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[2][7]_0\,
      O => data_to_gaussian(17)
    );
\multData[2][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_192_255_7_7_n_0,
      I1 => line_reg_r1_128_191_7_7_n_0,
      I2 => readPointer(7),
      I3 => line_reg_r1_64_127_7_7_n_0,
      I4 => readPointer(6),
      I5 => line_reg_r1_0_63_7_7_n_0,
      O => \multData[2][7]_i_3_n_0\
    );
\multData[2][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r1_448_511_7_7_n_0,
      I1 => line_reg_r1_384_447_7_7_n_0,
      I2 => readPointer(7),
      I3 => line_reg_r1_320_383_7_7_n_0,
      I4 => readPointer(6),
      I5 => line_reg_r1_256_319_7_7_n_0,
      O => \multData[2][7]_i_4_n_0\
    );
\multData[3][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_192_255_0_2_n_0,
      I1 => line_reg_r3_128_191_0_2_n_0,
      I2 => \multData[3][8]_i_6_n_0\,
      I3 => line_reg_r3_64_127_0_2_n_0,
      I4 => \multData[3][8]_i_7_n_0\,
      I5 => line_reg_r3_0_63_0_2_n_0,
      O => \multData[3][1]_i_3_n_0\
    );
\multData[3][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_448_511_0_2_n_0,
      I1 => line_reg_r3_384_447_0_2_n_0,
      I2 => \multData[3][8]_i_6_n_0\,
      I3 => line_reg_r3_320_383_0_2_n_0,
      I4 => \multData[3][8]_i_7_n_0\,
      I5 => line_reg_r3_256_319_0_2_n_0,
      O => \multData[3][1]_i_4_n_0\
    );
\multData[3][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_192_255_0_2_n_1,
      I1 => line_reg_r3_128_191_0_2_n_1,
      I2 => \multData[3][8]_i_6_n_0\,
      I3 => line_reg_r3_64_127_0_2_n_1,
      I4 => \multData[3][8]_i_7_n_0\,
      I5 => line_reg_r3_0_63_0_2_n_1,
      O => \multData[3][2]_i_3_n_0\
    );
\multData[3][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_448_511_0_2_n_1,
      I1 => line_reg_r3_384_447_0_2_n_1,
      I2 => \multData[3][8]_i_6_n_0\,
      I3 => line_reg_r3_320_383_0_2_n_1,
      I4 => \multData[3][8]_i_7_n_0\,
      I5 => line_reg_r3_256_319_0_2_n_1,
      O => \multData[3][2]_i_4_n_0\
    );
\multData[3][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_192_255_0_2_n_2,
      I1 => line_reg_r3_128_191_0_2_n_2,
      I2 => \multData[3][8]_i_6_n_0\,
      I3 => line_reg_r3_64_127_0_2_n_2,
      I4 => \multData[3][8]_i_7_n_0\,
      I5 => line_reg_r3_0_63_0_2_n_2,
      O => \multData[3][3]_i_3_n_0\
    );
\multData[3][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_448_511_0_2_n_2,
      I1 => line_reg_r3_384_447_0_2_n_2,
      I2 => \multData[3][8]_i_6_n_0\,
      I3 => line_reg_r3_320_383_0_2_n_2,
      I4 => \multData[3][8]_i_7_n_0\,
      I5 => line_reg_r3_256_319_0_2_n_2,
      O => \multData[3][3]_i_4_n_0\
    );
\multData[3][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_192_255_3_5_n_0,
      I1 => line_reg_r3_128_191_3_5_n_0,
      I2 => \multData[3][8]_i_6_n_0\,
      I3 => line_reg_r3_64_127_3_5_n_0,
      I4 => \multData[3][8]_i_7_n_0\,
      I5 => line_reg_r3_0_63_3_5_n_0,
      O => \multData[3][4]_i_3_n_0\
    );
\multData[3][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_448_511_3_5_n_0,
      I1 => line_reg_r3_384_447_3_5_n_0,
      I2 => \multData[3][8]_i_6_n_0\,
      I3 => line_reg_r3_320_383_3_5_n_0,
      I4 => \multData[3][8]_i_7_n_0\,
      I5 => line_reg_r3_256_319_3_5_n_0,
      O => \multData[3][4]_i_4_n_0\
    );
\multData[3][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_192_255_3_5_n_1,
      I1 => line_reg_r3_128_191_3_5_n_1,
      I2 => \multData[3][8]_i_6_n_0\,
      I3 => line_reg_r3_64_127_3_5_n_1,
      I4 => \multData[3][8]_i_7_n_0\,
      I5 => line_reg_r3_0_63_3_5_n_1,
      O => \multData[3][5]_i_3_n_0\
    );
\multData[3][5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_448_511_3_5_n_1,
      I1 => line_reg_r3_384_447_3_5_n_1,
      I2 => \multData[3][8]_i_6_n_0\,
      I3 => line_reg_r3_320_383_3_5_n_1,
      I4 => \multData[3][8]_i_7_n_0\,
      I5 => line_reg_r3_256_319_3_5_n_1,
      O => \multData[3][5]_i_4_n_0\
    );
\multData[3][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_192_255_3_5_n_2,
      I1 => line_reg_r3_128_191_3_5_n_2,
      I2 => \multData[3][8]_i_6_n_0\,
      I3 => line_reg_r3_64_127_3_5_n_2,
      I4 => \multData[3][8]_i_7_n_0\,
      I5 => line_reg_r3_0_63_3_5_n_2,
      O => \multData[3][6]_i_3_n_0\
    );
\multData[3][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_448_511_3_5_n_2,
      I1 => line_reg_r3_384_447_3_5_n_2,
      I2 => \multData[3][8]_i_6_n_0\,
      I3 => line_reg_r3_320_383_3_5_n_2,
      I4 => \multData[3][8]_i_7_n_0\,
      I5 => line_reg_r3_256_319_3_5_n_2,
      O => \multData[3][6]_i_4_n_0\
    );
\multData[3][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_192_255_6_6_n_0,
      I1 => line_reg_r3_128_191_6_6_n_0,
      I2 => \multData[3][8]_i_6_n_0\,
      I3 => line_reg_r3_64_127_6_6_n_0,
      I4 => \multData[3][8]_i_7_n_0\,
      I5 => line_reg_r3_0_63_6_6_n_0,
      O => \multData[3][7]_i_3_n_0\
    );
\multData[3][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_448_511_6_6_n_0,
      I1 => line_reg_r3_384_447_6_6_n_0,
      I2 => \multData[3][8]_i_6_n_0\,
      I3 => line_reg_r3_320_383_6_6_n_0,
      I4 => \multData[3][8]_i_7_n_0\,
      I5 => line_reg_r3_256_319_6_6_n_0,
      O => \multData[3][7]_i_4_n_0\
    );
\multData[3][8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => readPointer(8),
      I1 => readPointer(6),
      I2 => \readPointer[8]_i_2_n_0\,
      I3 => readPointer_reg(5),
      I4 => readPointer(7),
      O => \multData[3][8]_i_3_n_0\
    );
\multData[3][8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_192_255_7_7_n_0,
      I1 => line_reg_r3_128_191_7_7_n_0,
      I2 => \multData[3][8]_i_6_n_0\,
      I3 => line_reg_r3_64_127_7_7_n_0,
      I4 => \multData[3][8]_i_7_n_0\,
      I5 => line_reg_r3_0_63_7_7_n_0,
      O => \multData[3][8]_i_4_n_0\
    );
\multData[3][8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r3_448_511_7_7_n_0,
      I1 => line_reg_r3_384_447_7_7_n_0,
      I2 => \multData[3][8]_i_6_n_0\,
      I3 => line_reg_r3_320_383_7_7_n_0,
      I4 => \multData[3][8]_i_7_n_0\,
      I5 => line_reg_r3_256_319_7_7_n_0,
      O => \multData[3][8]_i_5_n_0\
    );
\multData[3][8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => readPointer(7),
      I1 => readPointer(6),
      I2 => \readPointer[8]_i_2_n_0\,
      I3 => readPointer_reg(5),
      O => \multData[3][8]_i_6_n_0\
    );
\multData[3][8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => readPointer(6),
      I1 => readPointer_reg(3),
      I2 => readPointer_reg(1),
      I3 => readPointer_reg(2),
      I4 => readPointer_reg(4),
      I5 => readPointer_reg(5),
      O => \multData[3][8]_i_7_n_0\
    );
\multData[7][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_192_255_0_2_n_0,
      I1 => line_reg_r2_128_191_0_2_n_0,
      I2 => \readPointer[7]_i_1_n_0\,
      I3 => line_reg_r2_64_127_0_2_n_0,
      I4 => \readPointer[6]_i_1_n_0\,
      I5 => line_reg_r2_0_63_0_2_n_0,
      O => \multData[7][1]_i_3_n_0\
    );
\multData[7][1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_448_511_0_2_n_0,
      I1 => line_reg_r2_384_447_0_2_n_0,
      I2 => \readPointer[7]_i_1_n_0\,
      I3 => line_reg_r2_320_383_0_2_n_0,
      I4 => \readPointer[6]_i_1_n_0\,
      I5 => line_reg_r2_256_319_0_2_n_0,
      O => \multData[7][1]_i_4_n_0\
    );
\multData[7][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_192_255_0_2_n_1,
      I1 => line_reg_r2_128_191_0_2_n_1,
      I2 => \readPointer[7]_i_1_n_0\,
      I3 => line_reg_r2_64_127_0_2_n_1,
      I4 => \readPointer[6]_i_1_n_0\,
      I5 => line_reg_r2_0_63_0_2_n_1,
      O => \multData[7][2]_i_3_n_0\
    );
\multData[7][2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_448_511_0_2_n_1,
      I1 => line_reg_r2_384_447_0_2_n_1,
      I2 => \readPointer[7]_i_1_n_0\,
      I3 => line_reg_r2_320_383_0_2_n_1,
      I4 => \readPointer[6]_i_1_n_0\,
      I5 => line_reg_r2_256_319_0_2_n_1,
      O => \multData[7][2]_i_4_n_0\
    );
\multData[7][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_192_255_0_2_n_2,
      I1 => line_reg_r2_128_191_0_2_n_2,
      I2 => \readPointer[7]_i_1_n_0\,
      I3 => line_reg_r2_64_127_0_2_n_2,
      I4 => \readPointer[6]_i_1_n_0\,
      I5 => line_reg_r2_0_63_0_2_n_2,
      O => \multData[7][3]_i_3_n_0\
    );
\multData[7][3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_448_511_0_2_n_2,
      I1 => line_reg_r2_384_447_0_2_n_2,
      I2 => \readPointer[7]_i_1_n_0\,
      I3 => line_reg_r2_320_383_0_2_n_2,
      I4 => \readPointer[6]_i_1_n_0\,
      I5 => line_reg_r2_256_319_0_2_n_2,
      O => \multData[7][3]_i_4_n_0\
    );
\multData[7][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_192_255_3_5_n_0,
      I1 => line_reg_r2_128_191_3_5_n_0,
      I2 => \readPointer[7]_i_1_n_0\,
      I3 => line_reg_r2_64_127_3_5_n_0,
      I4 => \readPointer[6]_i_1_n_0\,
      I5 => line_reg_r2_0_63_3_5_n_0,
      O => \multData[7][4]_i_3_n_0\
    );
\multData[7][4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_448_511_3_5_n_0,
      I1 => line_reg_r2_384_447_3_5_n_0,
      I2 => \readPointer[7]_i_1_n_0\,
      I3 => line_reg_r2_320_383_3_5_n_0,
      I4 => \readPointer[6]_i_1_n_0\,
      I5 => line_reg_r2_256_319_3_5_n_0,
      O => \multData[7][4]_i_4_n_0\
    );
\multData[7][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_192_255_3_5_n_1,
      I1 => line_reg_r2_128_191_3_5_n_1,
      I2 => \readPointer[7]_i_1_n_0\,
      I3 => line_reg_r2_64_127_3_5_n_1,
      I4 => \readPointer[6]_i_1_n_0\,
      I5 => line_reg_r2_0_63_3_5_n_1,
      O => \multData[7][5]_i_3_n_0\
    );
\multData[7][5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_448_511_3_5_n_1,
      I1 => line_reg_r2_384_447_3_5_n_1,
      I2 => \readPointer[7]_i_1_n_0\,
      I3 => line_reg_r2_320_383_3_5_n_1,
      I4 => \readPointer[6]_i_1_n_0\,
      I5 => line_reg_r2_256_319_3_5_n_1,
      O => \multData[7][5]_i_4_n_0\
    );
\multData[7][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_192_255_3_5_n_2,
      I1 => line_reg_r2_128_191_3_5_n_2,
      I2 => \readPointer[7]_i_1_n_0\,
      I3 => line_reg_r2_64_127_3_5_n_2,
      I4 => \readPointer[6]_i_1_n_0\,
      I5 => line_reg_r2_0_63_3_5_n_2,
      O => \multData[7][6]_i_3_n_0\
    );
\multData[7][6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_448_511_3_5_n_2,
      I1 => line_reg_r2_384_447_3_5_n_2,
      I2 => \readPointer[7]_i_1_n_0\,
      I3 => line_reg_r2_320_383_3_5_n_2,
      I4 => \readPointer[6]_i_1_n_0\,
      I5 => line_reg_r2_256_319_3_5_n_2,
      O => \multData[7][6]_i_4_n_0\
    );
\multData[7][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_192_255_6_6_n_0,
      I1 => line_reg_r2_128_191_6_6_n_0,
      I2 => \readPointer[7]_i_1_n_0\,
      I3 => line_reg_r2_64_127_6_6_n_0,
      I4 => \readPointer[6]_i_1_n_0\,
      I5 => line_reg_r2_0_63_6_6_n_0,
      O => \multData[7][7]_i_3_n_0\
    );
\multData[7][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_448_511_6_6_n_0,
      I1 => line_reg_r2_384_447_6_6_n_0,
      I2 => \readPointer[7]_i_1_n_0\,
      I3 => line_reg_r2_320_383_6_6_n_0,
      I4 => \readPointer[6]_i_1_n_0\,
      I5 => line_reg_r2_256_319_6_6_n_0,
      O => \multData[7][7]_i_4_n_0\
    );
\multData[7][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_192_255_7_7_n_0,
      I1 => line_reg_r2_128_191_7_7_n_0,
      I2 => \readPointer[7]_i_1_n_0\,
      I3 => line_reg_r2_64_127_7_7_n_0,
      I4 => \readPointer[6]_i_1_n_0\,
      I5 => line_reg_r2_0_63_7_7_n_0,
      O => \multData[7][8]_i_3_n_0\
    );
\multData[7][8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_448_511_7_7_n_0,
      I1 => line_reg_r2_384_447_7_7_n_0,
      I2 => \readPointer[7]_i_1_n_0\,
      I3 => line_reg_r2_320_383_7_7_n_0,
      I4 => \readPointer[6]_i_1_n_0\,
      I5 => line_reg_r2_256_319_7_7_n_0,
      O => \multData[7][8]_i_4_n_0\
    );
\multData_reg[2][0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \multData[2][0]_i_3_n_0\,
      I1 => \multData[2][0]_i_4_n_0\,
      O => \readPointer_reg[8]_18\,
      S => readPointer(8)
    );
\multData_reg[2][1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \multData[2][1]_i_3_n_0\,
      I1 => \multData[2][1]_i_4_n_0\,
      O => \^readpointer_reg[8]_0\,
      S => readPointer(8)
    );
\multData_reg[2][2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \multData[2][2]_i_3_n_0\,
      I1 => \multData[2][2]_i_4_n_0\,
      O => \^readpointer_reg[8]_1\,
      S => readPointer(8)
    );
\multData_reg[2][3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \multData[2][3]_i_3_n_0\,
      I1 => \multData[2][3]_i_4_n_0\,
      O => \^readpointer_reg[8]_2\,
      S => readPointer(8)
    );
\multData_reg[2][4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \multData[2][4]_i_3_n_0\,
      I1 => \multData[2][4]_i_4_n_0\,
      O => \readPointer_reg[8]_19\,
      S => readPointer(8)
    );
\multData_reg[2][5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \multData[2][5]_i_3_n_0\,
      I1 => \multData[2][5]_i_4_n_0\,
      O => \^readpointer_reg[8]_3\,
      S => readPointer(8)
    );
\multData_reg[2][6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \multData[2][6]_i_3_n_0\,
      I1 => \multData[2][6]_i_4_n_0\,
      O => \^readpointer_reg[8]_4\,
      S => readPointer(8)
    );
\multData_reg[2][7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \multData[2][7]_i_3_n_0\,
      I1 => \multData[2][7]_i_4_n_0\,
      O => \^readpointer_reg[8]_5\,
      S => readPointer(8)
    );
\multData_reg[3][1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \multData[3][1]_i_3_n_0\,
      I1 => \multData[3][1]_i_4_n_0\,
      O => \readPointer_reg[8]_22\,
      S => \multData[3][8]_i_3_n_0\
    );
\multData_reg[3][2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \multData[3][2]_i_3_n_0\,
      I1 => \multData[3][2]_i_4_n_0\,
      O => \^readpointer_reg[8]_12\,
      S => \multData[3][8]_i_3_n_0\
    );
\multData_reg[3][3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \multData[3][3]_i_3_n_0\,
      I1 => \multData[3][3]_i_4_n_0\,
      O => \^readpointer_reg[8]_13\,
      S => \multData[3][8]_i_3_n_0\
    );
\multData_reg[3][4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \multData[3][4]_i_3_n_0\,
      I1 => \multData[3][4]_i_4_n_0\,
      O => \^readpointer_reg[8]_14\,
      S => \multData[3][8]_i_3_n_0\
    );
\multData_reg[3][5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \multData[3][5]_i_3_n_0\,
      I1 => \multData[3][5]_i_4_n_0\,
      O => \readPointer_reg[8]_23\,
      S => \multData[3][8]_i_3_n_0\
    );
\multData_reg[3][6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \multData[3][6]_i_3_n_0\,
      I1 => \multData[3][6]_i_4_n_0\,
      O => \^readpointer_reg[8]_15\,
      S => \multData[3][8]_i_3_n_0\
    );
\multData_reg[3][7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \multData[3][7]_i_3_n_0\,
      I1 => \multData[3][7]_i_4_n_0\,
      O => \^readpointer_reg[8]_16\,
      S => \multData[3][8]_i_3_n_0\
    );
\multData_reg[3][8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \multData[3][8]_i_4_n_0\,
      I1 => \multData[3][8]_i_5_n_0\,
      O => \^readpointer_reg[8]_17\,
      S => \multData[3][8]_i_3_n_0\
    );
\multData_reg[7][1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \multData[7][1]_i_3_n_0\,
      I1 => \multData[7][1]_i_4_n_0\,
      O => \readPointer_reg[8]_20\,
      S => \readPointer[8]_i_1_n_0\
    );
\multData_reg[7][2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \multData[7][2]_i_3_n_0\,
      I1 => \multData[7][2]_i_4_n_0\,
      O => \^readpointer_reg[8]_6\,
      S => \readPointer[8]_i_1_n_0\
    );
\multData_reg[7][3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \multData[7][3]_i_3_n_0\,
      I1 => \multData[7][3]_i_4_n_0\,
      O => \^readpointer_reg[8]_7\,
      S => \readPointer[8]_i_1_n_0\
    );
\multData_reg[7][4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \multData[7][4]_i_3_n_0\,
      I1 => \multData[7][4]_i_4_n_0\,
      O => \^readpointer_reg[8]_8\,
      S => \readPointer[8]_i_1_n_0\
    );
\multData_reg[7][5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \multData[7][5]_i_3_n_0\,
      I1 => \multData[7][5]_i_4_n_0\,
      O => \readPointer_reg[8]_21\,
      S => \readPointer[8]_i_1_n_0\
    );
\multData_reg[7][6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \multData[7][6]_i_3_n_0\,
      I1 => \multData[7][6]_i_4_n_0\,
      O => \^readpointer_reg[8]_9\,
      S => \readPointer[8]_i_1_n_0\
    );
\multData_reg[7][7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \multData[7][7]_i_3_n_0\,
      I1 => \multData[7][7]_i_4_n_0\,
      O => \^readpointer_reg[8]_10\,
      S => \readPointer[8]_i_1_n_0\
    );
\multData_reg[7][8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \multData[7][8]_i_3_n_0\,
      I1 => \multData[7][8]_i_4_n_0\,
      O => \^readpointer_reg[8]_11\,
      S => \readPointer[8]_i_1_n_0\
    );
\readPointer[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => E(0),
      I1 => currentRdLineBuffer(0),
      I2 => currentRdLineBuffer(1),
      O => lineBuffRdData(0)
    );
\readPointer[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => readPointer(6),
      I1 => \readPointer_reg__0\(0),
      I2 => \readPointer[8]_i_2_n_0\,
      I3 => readPointer_reg(5),
      O => \readPointer[6]_i_1_n_0\
    );
\readPointer[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => readPointer(7),
      I1 => readPointer(6),
      I2 => \readPointer[8]_i_2_n_0\,
      I3 => readPointer_reg(5),
      I4 => \readPointer_reg__0\(0),
      O => \readPointer[7]_i_1_n_0\
    );
\readPointer[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => readPointer(8),
      I1 => \readPointer_reg__0\(0),
      I2 => readPointer_reg(5),
      I3 => \readPointer[8]_i_2_n_0\,
      I4 => readPointer(6),
      I5 => readPointer(7),
      O => \readPointer[8]_i_1_n_0\
    );
\readPointer[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => readPointer_reg(3),
      I1 => readPointer_reg(1),
      I2 => readPointer_reg(2),
      I3 => readPointer_reg(4),
      O => \readPointer[8]_i_2_n_0\
    );
\readPointer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => line_reg_r2_0_63_0_2_i_6_n_0,
      Q => \readPointer_reg__0\(0),
      R => axi_reset_n
    );
\readPointer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => line_reg_r2_0_63_0_2_i_5_n_0,
      Q => readPointer_reg(1),
      R => axi_reset_n
    );
\readPointer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => line_reg_r2_0_63_0_2_i_4_n_0,
      Q => readPointer_reg(2),
      R => axi_reset_n
    );
\readPointer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => line_reg_r2_0_63_0_2_i_3_n_0,
      Q => readPointer_reg(3),
      R => axi_reset_n
    );
\readPointer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => line_reg_r2_0_63_0_2_i_2_n_0,
      Q => readPointer_reg(4),
      R => axi_reset_n
    );
\readPointer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => line_reg_r2_0_63_0_2_i_1_n_0,
      Q => readPointer_reg(5),
      R => axi_reset_n
    );
\readPointer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => \readPointer[6]_i_1_n_0\,
      Q => readPointer(6),
      R => axi_reset_n
    );
\readPointer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => \readPointer[7]_i_1_n_0\,
      Q => readPointer(7),
      R => axi_reset_n
    );
\readPointer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(0),
      D => \readPointer[8]_i_1_n_0\,
      Q => readPointer(8),
      R => axi_reset_n
    );
\writePointer[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \writePointer_reg_n_0_[0]\,
      O => \p_0_in__4\(0)
    );
\writePointer[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \writePointer_reg_n_0_[0]\,
      I1 => \writePointer_reg_n_0_[1]\,
      O => \p_0_in__4\(1)
    );
\writePointer[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \writePointer_reg_n_0_[2]\,
      I1 => \writePointer_reg_n_0_[0]\,
      I2 => \writePointer_reg_n_0_[1]\,
      O => \p_0_in__4\(2)
    );
\writePointer[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \writePointer_reg_n_0_[1]\,
      I1 => \writePointer_reg_n_0_[0]\,
      I2 => \writePointer_reg_n_0_[2]\,
      I3 => \writePointer_reg_n_0_[3]\,
      O => \p_0_in__4\(3)
    );
\writePointer[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \writePointer_reg_n_0_[4]\,
      I1 => \writePointer_reg_n_0_[1]\,
      I2 => \writePointer_reg_n_0_[0]\,
      I3 => \writePointer_reg_n_0_[2]\,
      I4 => \writePointer_reg_n_0_[3]\,
      O => \p_0_in__4\(4)
    );
\writePointer[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \writePointer_reg_n_0_[5]\,
      I1 => \writePointer_reg_n_0_[3]\,
      I2 => \writePointer_reg_n_0_[2]\,
      I3 => \writePointer_reg_n_0_[0]\,
      I4 => \writePointer_reg_n_0_[1]\,
      I5 => \writePointer_reg_n_0_[4]\,
      O => \p_0_in__4\(5)
    );
\writePointer[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \writePointer_reg_n_0_[6]\,
      I1 => \writePointer_reg_n_0_[4]\,
      I2 => \writePointer[8]_i_2_n_0\,
      I3 => \writePointer_reg_n_0_[5]\,
      O => \p_0_in__4\(6)
    );
\writePointer[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \writePointer_reg_n_0_[7]\,
      I1 => \writePointer_reg_n_0_[5]\,
      I2 => \writePointer[8]_i_2_n_0\,
      I3 => \writePointer_reg_n_0_[4]\,
      I4 => \writePointer_reg_n_0_[6]\,
      O => \p_0_in__4\(7)
    );
\writePointer[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \writePointer_reg_n_0_[8]\,
      I1 => \writePointer_reg_n_0_[6]\,
      I2 => \writePointer_reg_n_0_[4]\,
      I3 => \writePointer[8]_i_2_n_0\,
      I4 => \writePointer_reg_n_0_[5]\,
      I5 => \writePointer_reg_n_0_[7]\,
      O => \p_0_in__4\(8)
    );
\writePointer[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \writePointer_reg_n_0_[3]\,
      I1 => \writePointer_reg_n_0_[2]\,
      I2 => \writePointer_reg_n_0_[0]\,
      I3 => \writePointer_reg_n_0_[1]\,
      O => \writePointer[8]_i_2_n_0\
    );
\writePointer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => i_data_valid,
      D => \p_0_in__4\(0),
      Q => \writePointer_reg_n_0_[0]\,
      R => axi_reset_n
    );
\writePointer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => i_data_valid,
      D => \p_0_in__4\(1),
      Q => \writePointer_reg_n_0_[1]\,
      R => axi_reset_n
    );
\writePointer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => i_data_valid,
      D => \p_0_in__4\(2),
      Q => \writePointer_reg_n_0_[2]\,
      R => axi_reset_n
    );
\writePointer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => i_data_valid,
      D => \p_0_in__4\(3),
      Q => \writePointer_reg_n_0_[3]\,
      R => axi_reset_n
    );
\writePointer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => i_data_valid,
      D => \p_0_in__4\(4),
      Q => \writePointer_reg_n_0_[4]\,
      R => axi_reset_n
    );
\writePointer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => i_data_valid,
      D => \p_0_in__4\(5),
      Q => \writePointer_reg_n_0_[5]\,
      R => axi_reset_n
    );
\writePointer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => i_data_valid,
      D => \p_0_in__4\(6),
      Q => \writePointer_reg_n_0_[6]\,
      R => axi_reset_n
    );
\writePointer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => i_data_valid,
      D => \p_0_in__4\(7),
      Q => \writePointer_reg_n_0_[7]\,
      R => axi_reset_n
    );
\writePointer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => i_data_valid,
      D => \p_0_in__4\(8),
      Q => \writePointer_reg_n_0_[8]\,
      R => axi_reset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_20 is
  port (
    data_to_gaussian : out STD_LOGIC_VECTOR ( 23 downto 0 );
    axi_clk_0 : out STD_LOGIC;
    axi_clk_1 : out STD_LOGIC;
    axi_clk_2 : out STD_LOGIC;
    axi_clk_3 : out STD_LOGIC;
    axi_clk_4 : out STD_LOGIC;
    axi_clk_5 : out STD_LOGIC;
    axi_clk_6 : out STD_LOGIC;
    axi_clk_7 : out STD_LOGIC;
    axi_clk_8 : out STD_LOGIC;
    axi_clk_9 : out STD_LOGIC;
    axi_clk_10 : out STD_LOGIC;
    axi_clk_11 : out STD_LOGIC;
    axi_clk_12 : out STD_LOGIC;
    axi_clk_13 : out STD_LOGIC;
    axi_clk_14 : out STD_LOGIC;
    axi_clk_15 : out STD_LOGIC;
    axi_clk_16 : out STD_LOGIC;
    axi_clk_17 : out STD_LOGIC;
    axi_clk_18 : out STD_LOGIC;
    axi_clk_19 : out STD_LOGIC;
    axi_clk_20 : out STD_LOGIC;
    axi_clk_21 : out STD_LOGIC;
    axi_clk_22 : out STD_LOGIC;
    axi_clk_23 : out STD_LOGIC;
    axi_reset_n : in STD_LOGIC;
    axi_clk : in STD_LOGIC;
    \multData_reg[2][0]\ : in STD_LOGIC;
    \multData_reg[2][0]_0\ : in STD_LOGIC;
    currentRdLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \multData_reg[5][2]\ : in STD_LOGIC;
    \multData_reg[5][2]_0\ : in STD_LOGIC;
    \multData_reg[5][3]\ : in STD_LOGIC;
    \multData_reg[5][3]_0\ : in STD_LOGIC;
    \multData_reg[5][4]\ : in STD_LOGIC;
    \multData_reg[5][4]_0\ : in STD_LOGIC;
    \multData_reg[2][4]\ : in STD_LOGIC;
    \multData_reg[2][4]_0\ : in STD_LOGIC;
    \multData_reg[5][6]\ : in STD_LOGIC;
    \multData_reg[5][6]_0\ : in STD_LOGIC;
    \multData_reg[5][7]\ : in STD_LOGIC;
    \multData_reg[5][7]_0\ : in STD_LOGIC;
    \multData_reg[5][8]\ : in STD_LOGIC;
    \multData_reg[5][8]_0\ : in STD_LOGIC;
    \multData_reg[1][1]\ : in STD_LOGIC;
    \multData_reg[1][1]_0\ : in STD_LOGIC;
    data_out01_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \multData_reg[4][3]\ : in STD_LOGIC;
    \multData_reg[4][3]_0\ : in STD_LOGIC;
    \multData_reg[4][4]\ : in STD_LOGIC;
    \multData_reg[4][4]_0\ : in STD_LOGIC;
    \multData_reg[4][5]\ : in STD_LOGIC;
    \multData_reg[4][5]_0\ : in STD_LOGIC;
    \multData_reg[1][5]\ : in STD_LOGIC;
    \multData_reg[1][5]_0\ : in STD_LOGIC;
    \multData_reg[4][7]\ : in STD_LOGIC;
    \multData_reg[4][7]_0\ : in STD_LOGIC;
    \multData_reg[4][8]\ : in STD_LOGIC;
    \multData_reg[4][8]_0\ : in STD_LOGIC;
    \multData_reg[4][9]\ : in STD_LOGIC;
    \multData_reg[4][9]_0\ : in STD_LOGIC;
    \multData_reg[0][0]\ : in STD_LOGIC;
    \multData_reg[0][0]_0\ : in STD_LOGIC;
    data_out03_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \multData_reg[3][2]\ : in STD_LOGIC;
    \multData_reg[3][2]_0\ : in STD_LOGIC;
    \multData_reg[3][3]\ : in STD_LOGIC;
    \multData_reg[3][3]_0\ : in STD_LOGIC;
    \multData_reg[3][4]\ : in STD_LOGIC;
    \multData_reg[3][4]_0\ : in STD_LOGIC;
    \multData_reg[0][4]\ : in STD_LOGIC;
    \multData_reg[0][4]_0\ : in STD_LOGIC;
    \multData_reg[3][6]\ : in STD_LOGIC;
    \multData_reg[3][6]_0\ : in STD_LOGIC;
    \multData_reg[3][7]\ : in STD_LOGIC;
    \multData_reg[3][7]_0\ : in STD_LOGIC;
    \multData_reg[3][8]\ : in STD_LOGIC;
    \multData_reg[3][8]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_data : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_20 : entity is "lineBuffer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_20 is
  signal \^axi_clk_0\ : STD_LOGIC;
  signal \^axi_clk_1\ : STD_LOGIC;
  signal \^axi_clk_10\ : STD_LOGIC;
  signal \^axi_clk_11\ : STD_LOGIC;
  signal \^axi_clk_12\ : STD_LOGIC;
  signal \^axi_clk_13\ : STD_LOGIC;
  signal \^axi_clk_14\ : STD_LOGIC;
  signal \^axi_clk_15\ : STD_LOGIC;
  signal \^axi_clk_16\ : STD_LOGIC;
  signal \^axi_clk_17\ : STD_LOGIC;
  signal \^axi_clk_18\ : STD_LOGIC;
  signal \^axi_clk_19\ : STD_LOGIC;
  signal \^axi_clk_2\ : STD_LOGIC;
  signal \^axi_clk_20\ : STD_LOGIC;
  signal \^axi_clk_21\ : STD_LOGIC;
  signal \^axi_clk_22\ : STD_LOGIC;
  signal \^axi_clk_23\ : STD_LOGIC;
  signal \^axi_clk_3\ : STD_LOGIC;
  signal \^axi_clk_4\ : STD_LOGIC;
  signal \^axi_clk_5\ : STD_LOGIC;
  signal \^axi_clk_6\ : STD_LOGIC;
  signal \^axi_clk_7\ : STD_LOGIC;
  signal \^axi_clk_8\ : STD_LOGIC;
  signal \^axi_clk_9\ : STD_LOGIC;
  signal lineBuffRdData : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \line_reg_r2_0_63_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_2__0_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_3__0_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_4__0_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_5__0_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_6__0_n_0\ : STD_LOGIC;
  signal line_reg_r3_0_63_0_2_i_1_n_0 : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_2__0_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_3__0_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_4__1_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_5__1_n_0\ : STD_LOGIC;
  signal readPointer : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of line_reg_r1_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of line_reg_r1_0_63_0_2 : label is "lB1/line";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of line_reg_r1_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of line_reg_r1_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_0_63_3_5 : label is "lB1/line";
  attribute ram_addr_begin of line_reg_r1_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_0_2 : label is "lB1/line";
  attribute ram_addr_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_0_2 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_3_5 : label is "lB1/line";
  attribute ram_addr_begin of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_0_63_0_2 : label is "lB1/line";
  attribute ram_addr_begin of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_0_2 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_0_63_3_5 : label is "lB1/line";
  attribute ram_addr_begin of line_reg_r3_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_0_63_7_7 : label is 7;
begin
  axi_clk_0 <= \^axi_clk_0\;
  axi_clk_1 <= \^axi_clk_1\;
  axi_clk_10 <= \^axi_clk_10\;
  axi_clk_11 <= \^axi_clk_11\;
  axi_clk_12 <= \^axi_clk_12\;
  axi_clk_13 <= \^axi_clk_13\;
  axi_clk_14 <= \^axi_clk_14\;
  axi_clk_15 <= \^axi_clk_15\;
  axi_clk_16 <= \^axi_clk_16\;
  axi_clk_17 <= \^axi_clk_17\;
  axi_clk_18 <= \^axi_clk_18\;
  axi_clk_19 <= \^axi_clk_19\;
  axi_clk_2 <= \^axi_clk_2\;
  axi_clk_20 <= \^axi_clk_20\;
  axi_clk_21 <= \^axi_clk_21\;
  axi_clk_22 <= \^axi_clk_22\;
  axi_clk_23 <= \^axi_clk_23\;
  axi_clk_3 <= \^axi_clk_3\;
  axi_clk_4 <= \^axi_clk_4\;
  axi_clk_5 <= \^axi_clk_5\;
  axi_clk_6 <= \^axi_clk_6\;
  axi_clk_7 <= \^axi_clk_7\;
  axi_clk_8 <= \^axi_clk_8\;
  axi_clk_9 <= \^axi_clk_9\;
line_reg_r1_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => readPointer(5 downto 0),
      ADDRB(5 downto 0) => readPointer(5 downto 0),
      ADDRC(5 downto 0) => readPointer(5 downto 0),
      ADDRD(5 downto 0) => B"000000",
      DIA => s_axi_data(0),
      DIB => s_axi_data(1),
      DIC => s_axi_data(2),
      DID => '0',
      DOA => \^axi_clk_0\,
      DOB => \^axi_clk_1\,
      DOC => \^axi_clk_2\,
      DOD => NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => readPointer(5 downto 0),
      ADDRB(5 downto 0) => readPointer(5 downto 0),
      ADDRC(5 downto 0) => readPointer(5 downto 0),
      ADDRD(5 downto 0) => B"000000",
      DIA => s_axi_data(3),
      DIB => s_axi_data(4),
      DIC => s_axi_data(5),
      DID => '0',
      DOA => \^axi_clk_3\,
      DOB => \^axi_clk_4\,
      DOC => \^axi_clk_5\,
      DOD => NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => s_axi_data(6),
      DPO => \^axi_clk_6\,
      DPRA0 => readPointer(0),
      DPRA1 => readPointer(1),
      DPRA2 => readPointer(2),
      DPRA3 => readPointer(3),
      DPRA4 => readPointer(4),
      DPRA5 => readPointer(5),
      SPO => NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => s_axi_data(7),
      DPO => \^axi_clk_7\,
      DPRA0 => readPointer(0),
      DPRA1 => readPointer(1),
      DPRA2 => readPointer(2),
      DPRA3 => readPointer(3),
      DPRA4 => readPointer(4),
      DPRA5 => readPointer(5),
      SPO => NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__0_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__0_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__0_n_0\,
      ADDRD(5 downto 0) => B"000000",
      DIA => s_axi_data(0),
      DIB => s_axi_data(1),
      DIC => s_axi_data(2),
      DID => '0',
      DOA => \^axi_clk_8\,
      DOB => \^axi_clk_9\,
      DOC => \^axi_clk_10\,
      DOD => NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\line_reg_r2_0_63_0_2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => readPointer(5),
      I1 => readPointer(0),
      I2 => readPointer(3),
      I3 => readPointer(1),
      I4 => readPointer(2),
      I5 => readPointer(4),
      O => \line_reg_r2_0_63_0_2_i_1__0_n_0\
    );
\line_reg_r2_0_63_0_2_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => readPointer(4),
      I1 => readPointer(2),
      I2 => readPointer(1),
      I3 => readPointer(3),
      I4 => readPointer(0),
      O => \line_reg_r2_0_63_0_2_i_2__0_n_0\
    );
\line_reg_r2_0_63_0_2_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => readPointer(3),
      I1 => readPointer(1),
      I2 => readPointer(2),
      I3 => readPointer(0),
      O => \line_reg_r2_0_63_0_2_i_3__0_n_0\
    );
\line_reg_r2_0_63_0_2_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => readPointer(2),
      I1 => readPointer(1),
      I2 => readPointer(0),
      O => \line_reg_r2_0_63_0_2_i_4__0_n_0\
    );
\line_reg_r2_0_63_0_2_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => readPointer(0),
      I1 => readPointer(1),
      O => \line_reg_r2_0_63_0_2_i_5__0_n_0\
    );
\line_reg_r2_0_63_0_2_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => readPointer(0),
      O => \line_reg_r2_0_63_0_2_i_6__0_n_0\
    );
line_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__0_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__0_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__0_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__0_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__0_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__0_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__0_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__0_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__0_n_0\,
      ADDRD(5 downto 0) => B"000000",
      DIA => s_axi_data(3),
      DIB => s_axi_data(4),
      DIC => s_axi_data(5),
      DID => '0',
      DOA => \^axi_clk_11\,
      DOB => \^axi_clk_12\,
      DOC => \^axi_clk_13\,
      DOD => NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => s_axi_data(6),
      DPO => \^axi_clk_14\,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__0_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => s_axi_data(7),
      DPO => \^axi_clk_15\,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__0_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__0_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__0_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__0_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => line_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__1_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__1_n_0\,
      ADDRA(0) => readPointer(0),
      ADDRB(5) => line_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__1_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__1_n_0\,
      ADDRB(0) => readPointer(0),
      ADDRC(5) => line_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__1_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__1_n_0\,
      ADDRC(0) => readPointer(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => s_axi_data(0),
      DIB => s_axi_data(1),
      DIC => s_axi_data(2),
      DID => '0',
      DOA => \^axi_clk_16\,
      DOB => \^axi_clk_17\,
      DOC => \^axi_clk_18\,
      DOD => NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => readPointer(5),
      I1 => readPointer(2),
      I2 => readPointer(1),
      I3 => readPointer(3),
      I4 => readPointer(4),
      O => line_reg_r3_0_63_0_2_i_1_n_0
    );
\line_reg_r3_0_63_0_2_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => readPointer(2),
      I1 => readPointer(1),
      I2 => readPointer(3),
      I3 => readPointer(4),
      O => \line_reg_r3_0_63_0_2_i_2__0_n_0\
    );
\line_reg_r3_0_63_0_2_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => readPointer(3),
      I1 => readPointer(1),
      I2 => readPointer(2),
      O => \line_reg_r3_0_63_0_2_i_3__0_n_0\
    );
\line_reg_r3_0_63_0_2_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => readPointer(1),
      I1 => readPointer(2),
      O => \line_reg_r3_0_63_0_2_i_4__1_n_0\
    );
\line_reg_r3_0_63_0_2_i_5__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => readPointer(1),
      O => \line_reg_r3_0_63_0_2_i_5__1_n_0\
    );
line_reg_r3_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => line_reg_r3_0_63_0_2_i_1_n_0,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__1_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__1_n_0\,
      ADDRA(0) => readPointer(0),
      ADDRB(5) => line_reg_r3_0_63_0_2_i_1_n_0,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__1_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__1_n_0\,
      ADDRB(0) => readPointer(0),
      ADDRC(5) => line_reg_r3_0_63_0_2_i_1_n_0,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__0_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__0_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__1_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__1_n_0\,
      ADDRC(0) => readPointer(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => s_axi_data(3),
      DIB => s_axi_data(4),
      DIC => s_axi_data(5),
      DID => '0',
      DOA => \^axi_clk_19\,
      DOB => \^axi_clk_20\,
      DOC => \^axi_clk_21\,
      DOD => NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => s_axi_data(6),
      DPO => \^axi_clk_22\,
      DPRA0 => readPointer(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__1_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__1_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => line_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => s_axi_data(7),
      DPO => \^axi_clk_23\,
      DPRA0 => readPointer(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__1_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__1_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__0_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__0_n_0\,
      DPRA5 => line_reg_r3_0_63_0_2_i_1_n_0,
      SPO => NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\multData[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^axi_clk_16\,
      I1 => \multData_reg[0][0]\,
      I2 => \multData_reg[0][0]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out03_out(0),
      O => data_to_gaussian(0)
    );
\multData[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^axi_clk_20\,
      I1 => \multData_reg[0][4]\,
      I2 => \multData_reg[0][4]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out03_out(4),
      O => data_to_gaussian(1)
    );
\multData[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^axi_clk_8\,
      I1 => \multData_reg[1][1]\,
      I2 => \multData_reg[1][1]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out01_out(0),
      O => data_to_gaussian(2)
    );
\multData[1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^axi_clk_12\,
      I1 => \multData_reg[1][5]\,
      I2 => \multData_reg[1][5]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out01_out(4),
      O => data_to_gaussian(3)
    );
\multData[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^axi_clk_0\,
      I1 => \multData_reg[2][0]\,
      I2 => \multData_reg[2][0]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out0(0),
      O => data_to_gaussian(4)
    );
\multData[2][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^axi_clk_4\,
      I1 => \multData_reg[2][4]\,
      I2 => \multData_reg[2][4]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out0(4),
      O => data_to_gaussian(5)
    );
\multData[3][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_17\,
      I1 => \multData_reg[3][2]\,
      I2 => \multData_reg[3][2]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out03_out(1),
      O => data_to_gaussian(6)
    );
\multData[3][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_18\,
      I1 => \multData_reg[3][3]\,
      I2 => data_out03_out(2),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[3][3]_0\,
      O => data_to_gaussian(7)
    );
\multData[3][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_19\,
      I1 => \multData_reg[3][4]\,
      I2 => \multData_reg[3][4]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out03_out(3),
      O => data_to_gaussian(8)
    );
\multData[3][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_21\,
      I1 => \multData_reg[3][6]\,
      I2 => \multData_reg[3][6]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out03_out(5),
      O => data_to_gaussian(9)
    );
\multData[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_22\,
      I1 => \multData_reg[3][7]\,
      I2 => data_out03_out(6),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[3][7]_0\,
      O => data_to_gaussian(10)
    );
\multData[3][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_23\,
      I1 => \multData_reg[3][8]\,
      I2 => \multData_reg[3][8]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out03_out(7),
      O => data_to_gaussian(11)
    );
\multData[4][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_9\,
      I1 => \multData_reg[4][3]\,
      I2 => \multData_reg[4][3]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out01_out(1),
      O => data_to_gaussian(12)
    );
\multData[4][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_10\,
      I1 => \multData_reg[4][4]\,
      I2 => data_out01_out(2),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[4][4]_0\,
      O => data_to_gaussian(13)
    );
\multData[4][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_11\,
      I1 => \multData_reg[4][5]\,
      I2 => \multData_reg[4][5]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out01_out(3),
      O => data_to_gaussian(14)
    );
\multData[4][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_13\,
      I1 => \multData_reg[4][7]\,
      I2 => \multData_reg[4][7]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out01_out(5),
      O => data_to_gaussian(15)
    );
\multData[4][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_14\,
      I1 => \multData_reg[4][8]\,
      I2 => data_out01_out(6),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[4][8]_0\,
      O => data_to_gaussian(16)
    );
\multData[4][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_15\,
      I1 => \multData_reg[4][9]\,
      I2 => \multData_reg[4][9]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out01_out(7),
      O => data_to_gaussian(17)
    );
\multData[5][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_1\,
      I1 => \multData_reg[5][2]\,
      I2 => \multData_reg[5][2]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out0(1),
      O => data_to_gaussian(18)
    );
\multData[5][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_2\,
      I1 => \multData_reg[5][3]\,
      I2 => data_out0(2),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[5][3]_0\,
      O => data_to_gaussian(19)
    );
\multData[5][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_3\,
      I1 => \multData_reg[5][4]\,
      I2 => \multData_reg[5][4]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out0(3),
      O => data_to_gaussian(20)
    );
\multData[5][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_5\,
      I1 => \multData_reg[5][6]\,
      I2 => \multData_reg[5][6]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out0(5),
      O => data_to_gaussian(21)
    );
\multData[5][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_6\,
      I1 => \multData_reg[5][7]\,
      I2 => data_out0(6),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[5][7]_0\,
      O => data_to_gaussian(22)
    );
\multData[5][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_7\,
      I1 => \multData_reg[5][8]\,
      I2 => \multData_reg[5][8]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out0(7),
      O => data_to_gaussian(23)
    );
\readPointer[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => E(0),
      I1 => currentRdLineBuffer(1),
      I2 => currentRdLineBuffer(0),
      O => lineBuffRdData(1)
    );
\readPointer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(1),
      D => \line_reg_r2_0_63_0_2_i_6__0_n_0\,
      Q => readPointer(0),
      R => axi_reset_n
    );
\readPointer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(1),
      D => \line_reg_r2_0_63_0_2_i_5__0_n_0\,
      Q => readPointer(1),
      R => axi_reset_n
    );
\readPointer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(1),
      D => \line_reg_r2_0_63_0_2_i_4__0_n_0\,
      Q => readPointer(2),
      R => axi_reset_n
    );
\readPointer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(1),
      D => \line_reg_r2_0_63_0_2_i_3__0_n_0\,
      Q => readPointer(3),
      R => axi_reset_n
    );
\readPointer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(1),
      D => \line_reg_r2_0_63_0_2_i_2__0_n_0\,
      Q => readPointer(4),
      R => axi_reset_n
    );
\readPointer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(1),
      D => \line_reg_r2_0_63_0_2_i_1__0_n_0\,
      Q => readPointer(5),
      R => axi_reset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_21 is
  port (
    data_to_gaussian : out STD_LOGIC_VECTOR ( 23 downto 0 );
    axi_clk_0 : out STD_LOGIC;
    axi_clk_1 : out STD_LOGIC;
    axi_clk_2 : out STD_LOGIC;
    axi_clk_3 : out STD_LOGIC;
    axi_clk_4 : out STD_LOGIC;
    axi_clk_5 : out STD_LOGIC;
    axi_clk_6 : out STD_LOGIC;
    axi_clk_7 : out STD_LOGIC;
    axi_clk_8 : out STD_LOGIC;
    axi_clk_9 : out STD_LOGIC;
    axi_clk_10 : out STD_LOGIC;
    axi_clk_11 : out STD_LOGIC;
    axi_clk_12 : out STD_LOGIC;
    axi_clk_13 : out STD_LOGIC;
    axi_clk_14 : out STD_LOGIC;
    axi_clk_15 : out STD_LOGIC;
    axi_clk_16 : out STD_LOGIC;
    axi_clk_17 : out STD_LOGIC;
    axi_clk_18 : out STD_LOGIC;
    axi_clk_19 : out STD_LOGIC;
    axi_clk_20 : out STD_LOGIC;
    axi_clk_21 : out STD_LOGIC;
    axi_clk_22 : out STD_LOGIC;
    axi_clk_23 : out STD_LOGIC;
    axi_reset_n : in STD_LOGIC;
    axi_clk : in STD_LOGIC;
    data_out0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \multData_reg[5][1]\ : in STD_LOGIC;
    currentRdLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \multData_reg[5][1]_0\ : in STD_LOGIC;
    \multData_reg[8][1]\ : in STD_LOGIC;
    \multData_reg[8][1]_0\ : in STD_LOGIC;
    \multData_reg[8][2]\ : in STD_LOGIC;
    \multData_reg[8][2]_0\ : in STD_LOGIC;
    \multData_reg[8][3]\ : in STD_LOGIC;
    \multData_reg[8][3]_0\ : in STD_LOGIC;
    \multData_reg[5][5]\ : in STD_LOGIC;
    \multData_reg[5][5]_0\ : in STD_LOGIC;
    \multData_reg[8][5]\ : in STD_LOGIC;
    \multData_reg[8][5]_0\ : in STD_LOGIC;
    \multData_reg[8][6]\ : in STD_LOGIC;
    \multData_reg[8][6]_0\ : in STD_LOGIC;
    \multData_reg[8][7]\ : in STD_LOGIC;
    \multData_reg[8][7]_0\ : in STD_LOGIC;
    data_out01_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \multData_reg[4][2]\ : in STD_LOGIC;
    \multData_reg[4][2]_0\ : in STD_LOGIC;
    \multData_reg[7][2]\ : in STD_LOGIC;
    \multData_reg[7][2]_0\ : in STD_LOGIC;
    \multData_reg[7][3]\ : in STD_LOGIC;
    \multData_reg[7][3]_0\ : in STD_LOGIC;
    \multData_reg[7][4]\ : in STD_LOGIC;
    \multData_reg[7][4]_0\ : in STD_LOGIC;
    \multData_reg[4][6]\ : in STD_LOGIC;
    \multData_reg[4][6]_0\ : in STD_LOGIC;
    \multData_reg[7][6]\ : in STD_LOGIC;
    \multData_reg[7][6]_0\ : in STD_LOGIC;
    \multData_reg[7][7]\ : in STD_LOGIC;
    \multData_reg[7][7]_0\ : in STD_LOGIC;
    \multData_reg[7][8]\ : in STD_LOGIC;
    \multData_reg[7][8]_0\ : in STD_LOGIC;
    data_out03_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \multData_reg[3][1]\ : in STD_LOGIC;
    \multData_reg[3][1]_0\ : in STD_LOGIC;
    \multData_reg[6][1]\ : in STD_LOGIC;
    \multData_reg[6][1]_0\ : in STD_LOGIC;
    \multData_reg[6][2]\ : in STD_LOGIC;
    \multData_reg[6][2]_0\ : in STD_LOGIC;
    \multData_reg[6][3]\ : in STD_LOGIC;
    \multData_reg[6][3]_0\ : in STD_LOGIC;
    \multData_reg[3][5]\ : in STD_LOGIC;
    \multData_reg[3][5]_0\ : in STD_LOGIC;
    \multData_reg[6][5]\ : in STD_LOGIC;
    \multData_reg[6][5]_0\ : in STD_LOGIC;
    \multData_reg[6][6]\ : in STD_LOGIC;
    \multData_reg[6][6]_0\ : in STD_LOGIC;
    \multData_reg[6][7]\ : in STD_LOGIC;
    \multData_reg[6][7]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_data : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_21 : entity is "lineBuffer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_21 is
  signal \^axi_clk_0\ : STD_LOGIC;
  signal \^axi_clk_1\ : STD_LOGIC;
  signal \^axi_clk_10\ : STD_LOGIC;
  signal \^axi_clk_11\ : STD_LOGIC;
  signal \^axi_clk_12\ : STD_LOGIC;
  signal \^axi_clk_13\ : STD_LOGIC;
  signal \^axi_clk_14\ : STD_LOGIC;
  signal \^axi_clk_15\ : STD_LOGIC;
  signal \^axi_clk_16\ : STD_LOGIC;
  signal \^axi_clk_17\ : STD_LOGIC;
  signal \^axi_clk_18\ : STD_LOGIC;
  signal \^axi_clk_19\ : STD_LOGIC;
  signal \^axi_clk_2\ : STD_LOGIC;
  signal \^axi_clk_20\ : STD_LOGIC;
  signal \^axi_clk_21\ : STD_LOGIC;
  signal \^axi_clk_22\ : STD_LOGIC;
  signal \^axi_clk_23\ : STD_LOGIC;
  signal \^axi_clk_3\ : STD_LOGIC;
  signal \^axi_clk_4\ : STD_LOGIC;
  signal \^axi_clk_5\ : STD_LOGIC;
  signal \^axi_clk_6\ : STD_LOGIC;
  signal \^axi_clk_7\ : STD_LOGIC;
  signal \^axi_clk_8\ : STD_LOGIC;
  signal \^axi_clk_9\ : STD_LOGIC;
  signal lineBuffRdData : STD_LOGIC_VECTOR ( 2 to 2 );
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal readPointer : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of line_reg_r1_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of line_reg_r1_0_63_0_2 : label is "lB2/line";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of line_reg_r1_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of line_reg_r1_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_0_63_3_5 : label is "lB2/line";
  attribute ram_addr_begin of line_reg_r1_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_0_2 : label is "lB2/line";
  attribute ram_addr_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_0_2 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_3_5 : label is "lB2/line";
  attribute ram_addr_begin of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_0_63_0_2 : label is "lB2/line";
  attribute ram_addr_begin of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_0_2 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_0_63_3_5 : label is "lB2/line";
  attribute ram_addr_begin of line_reg_r3_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_0_63_7_7 : label is 7;
begin
  axi_clk_0 <= \^axi_clk_0\;
  axi_clk_1 <= \^axi_clk_1\;
  axi_clk_10 <= \^axi_clk_10\;
  axi_clk_11 <= \^axi_clk_11\;
  axi_clk_12 <= \^axi_clk_12\;
  axi_clk_13 <= \^axi_clk_13\;
  axi_clk_14 <= \^axi_clk_14\;
  axi_clk_15 <= \^axi_clk_15\;
  axi_clk_16 <= \^axi_clk_16\;
  axi_clk_17 <= \^axi_clk_17\;
  axi_clk_18 <= \^axi_clk_18\;
  axi_clk_19 <= \^axi_clk_19\;
  axi_clk_2 <= \^axi_clk_2\;
  axi_clk_20 <= \^axi_clk_20\;
  axi_clk_21 <= \^axi_clk_21\;
  axi_clk_22 <= \^axi_clk_22\;
  axi_clk_23 <= \^axi_clk_23\;
  axi_clk_3 <= \^axi_clk_3\;
  axi_clk_4 <= \^axi_clk_4\;
  axi_clk_5 <= \^axi_clk_5\;
  axi_clk_6 <= \^axi_clk_6\;
  axi_clk_7 <= \^axi_clk_7\;
  axi_clk_8 <= \^axi_clk_8\;
  axi_clk_9 <= \^axi_clk_9\;
line_reg_r1_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => readPointer(5 downto 0),
      ADDRB(5 downto 0) => readPointer(5 downto 0),
      ADDRC(5 downto 0) => readPointer(5 downto 0),
      ADDRD(5 downto 0) => B"000000",
      DIA => s_axi_data(0),
      DIB => s_axi_data(1),
      DIC => s_axi_data(2),
      DID => '0',
      DOA => \^axi_clk_0\,
      DOB => \^axi_clk_1\,
      DOC => \^axi_clk_2\,
      DOD => NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => readPointer(5 downto 0),
      ADDRB(5 downto 0) => readPointer(5 downto 0),
      ADDRC(5 downto 0) => readPointer(5 downto 0),
      ADDRD(5 downto 0) => B"000000",
      DIA => s_axi_data(3),
      DIB => s_axi_data(4),
      DIC => s_axi_data(5),
      DID => '0',
      DOA => \^axi_clk_3\,
      DOB => \^axi_clk_4\,
      DOC => \^axi_clk_5\,
      DOD => NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => s_axi_data(6),
      DPO => \^axi_clk_6\,
      DPRA0 => readPointer(0),
      DPRA1 => readPointer(1),
      DPRA2 => readPointer(2),
      DPRA3 => readPointer(3),
      DPRA4 => readPointer(4),
      DPRA5 => readPointer(5),
      SPO => NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => s_axi_data(7),
      DPO => \^axi_clk_7\,
      DPRA0 => readPointer(0),
      DPRA1 => readPointer(1),
      DPRA2 => readPointer(2),
      DPRA3 => readPointer(3),
      DPRA4 => readPointer(4),
      DPRA5 => readPointer(5),
      SPO => NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_in(5 downto 0),
      ADDRB(5 downto 0) => p_0_in(5 downto 0),
      ADDRC(5 downto 0) => p_0_in(5 downto 0),
      ADDRD(5 downto 0) => B"000000",
      DIA => s_axi_data(0),
      DIB => s_axi_data(1),
      DIC => s_axi_data(2),
      DID => '0',
      DOA => \^axi_clk_8\,
      DOB => \^axi_clk_9\,
      DOC => \^axi_clk_10\,
      DOD => NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\line_reg_r2_0_63_0_2_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => readPointer(5),
      I1 => readPointer(0),
      I2 => readPointer(3),
      I3 => readPointer(1),
      I4 => readPointer(2),
      I5 => readPointer(4),
      O => p_0_in(5)
    );
\line_reg_r2_0_63_0_2_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => readPointer(4),
      I1 => readPointer(2),
      I2 => readPointer(1),
      I3 => readPointer(3),
      I4 => readPointer(0),
      O => p_0_in(4)
    );
\line_reg_r2_0_63_0_2_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => readPointer(3),
      I1 => readPointer(1),
      I2 => readPointer(2),
      I3 => readPointer(0),
      O => p_0_in(3)
    );
\line_reg_r2_0_63_0_2_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => readPointer(2),
      I1 => readPointer(1),
      I2 => readPointer(0),
      O => p_0_in(2)
    );
\line_reg_r2_0_63_0_2_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => readPointer(0),
      I1 => readPointer(1),
      O => p_0_in(1)
    );
\line_reg_r2_0_63_0_2_i_6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => readPointer(0),
      O => p_0_in(0)
    );
line_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_in(5 downto 0),
      ADDRB(5 downto 0) => p_0_in(5 downto 0),
      ADDRC(5 downto 0) => p_0_in(5 downto 0),
      ADDRD(5 downto 0) => B"000000",
      DIA => s_axi_data(3),
      DIB => s_axi_data(4),
      DIC => s_axi_data(5),
      DID => '0',
      DOA => \^axi_clk_11\,
      DOB => \^axi_clk_12\,
      DOC => \^axi_clk_13\,
      DOD => NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => s_axi_data(6),
      DPO => \^axi_clk_14\,
      DPRA0 => p_0_in(0),
      DPRA1 => p_0_in(1),
      DPRA2 => p_0_in(2),
      DPRA3 => p_0_in(3),
      DPRA4 => p_0_in(4),
      DPRA5 => p_0_in(5),
      SPO => NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => s_axi_data(7),
      DPO => \^axi_clk_15\,
      DPRA0 => p_0_in(0),
      DPRA1 => p_0_in(1),
      DPRA2 => p_0_in(2),
      DPRA3 => p_0_in(3),
      DPRA4 => p_0_in(4),
      DPRA5 => p_0_in(5),
      SPO => NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => p_2_in(5 downto 1),
      ADDRA(0) => readPointer(0),
      ADDRB(5 downto 1) => p_2_in(5 downto 1),
      ADDRB(0) => readPointer(0),
      ADDRC(5 downto 1) => p_2_in(5 downto 1),
      ADDRC(0) => readPointer(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => s_axi_data(0),
      DIB => s_axi_data(1),
      DIC => s_axi_data(2),
      DID => '0',
      DOA => \^axi_clk_16\,
      DOB => \^axi_clk_17\,
      DOC => \^axi_clk_18\,
      DOD => NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\line_reg_r3_0_63_0_2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => readPointer(5),
      I1 => readPointer(2),
      I2 => readPointer(1),
      I3 => readPointer(3),
      I4 => readPointer(4),
      O => p_2_in(5)
    );
\line_reg_r3_0_63_0_2_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => readPointer(2),
      I1 => readPointer(1),
      I2 => readPointer(3),
      I3 => readPointer(4),
      O => p_2_in(4)
    );
\line_reg_r3_0_63_0_2_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => readPointer(3),
      I1 => readPointer(1),
      I2 => readPointer(2),
      O => p_2_in(3)
    );
\line_reg_r3_0_63_0_2_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => readPointer(1),
      I1 => readPointer(2),
      O => p_2_in(2)
    );
\line_reg_r3_0_63_0_2_i_5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => readPointer(1),
      O => p_2_in(1)
    );
line_reg_r3_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => p_2_in(5 downto 1),
      ADDRA(0) => readPointer(0),
      ADDRB(5 downto 1) => p_2_in(5 downto 1),
      ADDRB(0) => readPointer(0),
      ADDRC(5 downto 1) => p_2_in(5 downto 1),
      ADDRC(0) => readPointer(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => s_axi_data(3),
      DIB => s_axi_data(4),
      DIC => s_axi_data(5),
      DID => '0',
      DOA => \^axi_clk_19\,
      DOB => \^axi_clk_20\,
      DOC => \^axi_clk_21\,
      DOD => NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => s_axi_data(6),
      DPO => \^axi_clk_22\,
      DPRA0 => readPointer(0),
      DPRA1 => p_2_in(1),
      DPRA2 => p_2_in(2),
      DPRA3 => p_2_in(3),
      DPRA4 => p_2_in(4),
      DPRA5 => p_2_in(5),
      SPO => NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => s_axi_data(7),
      DPO => \^axi_clk_23\,
      DPRA0 => readPointer(0),
      DPRA1 => p_2_in(1),
      DPRA2 => p_2_in(2),
      DPRA3 => p_2_in(3),
      DPRA4 => p_2_in(4),
      DPRA5 => p_2_in(5),
      SPO => NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\multData[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^axi_clk_16\,
      I1 => data_out03_out(0),
      I2 => \multData_reg[3][1]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[3][1]_0\,
      O => data_to_gaussian(0)
    );
\multData[3][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^axi_clk_20\,
      I1 => data_out03_out(4),
      I2 => \multData_reg[3][5]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[3][5]_0\,
      O => data_to_gaussian(1)
    );
\multData[4][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^axi_clk_8\,
      I1 => data_out01_out(0),
      I2 => \multData_reg[4][2]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[4][2]_0\,
      O => data_to_gaussian(2)
    );
\multData[4][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^axi_clk_12\,
      I1 => data_out01_out(4),
      I2 => \multData_reg[4][6]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[4][6]_0\,
      O => data_to_gaussian(3)
    );
\multData[5][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^axi_clk_0\,
      I1 => data_out0(0),
      I2 => \multData_reg[5][1]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[5][1]_0\,
      O => data_to_gaussian(4)
    );
\multData[5][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^axi_clk_4\,
      I1 => data_out0(4),
      I2 => \multData_reg[5][5]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[5][5]_0\,
      O => data_to_gaussian(5)
    );
\multData[6][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_17\,
      I1 => data_out03_out(1),
      I2 => \multData_reg[6][1]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[6][1]_0\,
      O => data_to_gaussian(6)
    );
\multData[6][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_18\,
      I1 => data_out03_out(2),
      I2 => \multData_reg[6][2]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[6][2]_0\,
      O => data_to_gaussian(7)
    );
\multData[6][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_19\,
      I1 => data_out03_out(3),
      I2 => \multData_reg[6][3]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[6][3]_0\,
      O => data_to_gaussian(8)
    );
\multData[6][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_21\,
      I1 => data_out03_out(5),
      I2 => \multData_reg[6][5]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[6][5]_0\,
      O => data_to_gaussian(9)
    );
\multData[6][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_22\,
      I1 => data_out03_out(6),
      I2 => \multData_reg[6][6]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[6][6]_0\,
      O => data_to_gaussian(10)
    );
\multData[6][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_23\,
      I1 => data_out03_out(7),
      I2 => \multData_reg[6][7]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[6][7]_0\,
      O => data_to_gaussian(11)
    );
\multData[7][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_9\,
      I1 => data_out01_out(1),
      I2 => \multData_reg[7][2]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[7][2]_0\,
      O => data_to_gaussian(12)
    );
\multData[7][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_10\,
      I1 => data_out01_out(2),
      I2 => \multData_reg[7][3]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[7][3]_0\,
      O => data_to_gaussian(13)
    );
\multData[7][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_11\,
      I1 => data_out01_out(3),
      I2 => \multData_reg[7][4]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[7][4]_0\,
      O => data_to_gaussian(14)
    );
\multData[7][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_13\,
      I1 => data_out01_out(5),
      I2 => \multData_reg[7][6]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[7][6]_0\,
      O => data_to_gaussian(15)
    );
\multData[7][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_14\,
      I1 => data_out01_out(6),
      I2 => \multData_reg[7][7]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[7][7]_0\,
      O => data_to_gaussian(16)
    );
\multData[7][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_15\,
      I1 => data_out01_out(7),
      I2 => \multData_reg[7][8]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[7][8]_0\,
      O => data_to_gaussian(17)
    );
\multData[8][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_1\,
      I1 => data_out0(1),
      I2 => \multData_reg[8][1]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[8][1]_0\,
      O => data_to_gaussian(18)
    );
\multData[8][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_2\,
      I1 => data_out0(2),
      I2 => \multData_reg[8][2]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[8][2]_0\,
      O => data_to_gaussian(19)
    );
\multData[8][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_3\,
      I1 => data_out0(3),
      I2 => \multData_reg[8][3]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[8][3]_0\,
      O => data_to_gaussian(20)
    );
\multData[8][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_5\,
      I1 => data_out0(5),
      I2 => \multData_reg[8][5]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[8][5]_0\,
      O => data_to_gaussian(21)
    );
\multData[8][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_6\,
      I1 => data_out0(6),
      I2 => \multData_reg[8][6]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[8][6]_0\,
      O => data_to_gaussian(22)
    );
\multData[8][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_7\,
      I1 => data_out0(7),
      I2 => \multData_reg[8][7]\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[8][7]_0\,
      O => data_to_gaussian(23)
    );
\readPointer[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => E(0),
      I1 => currentRdLineBuffer(1),
      I2 => currentRdLineBuffer(0),
      O => lineBuffRdData(2)
    );
\readPointer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(2),
      D => p_0_in(0),
      Q => readPointer(0),
      R => axi_reset_n
    );
\readPointer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(2),
      D => p_0_in(1),
      Q => readPointer(1),
      R => axi_reset_n
    );
\readPointer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(2),
      D => p_0_in(2),
      Q => readPointer(2),
      R => axi_reset_n
    );
\readPointer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(2),
      D => p_0_in(3),
      Q => readPointer(3),
      R => axi_reset_n
    );
\readPointer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(2),
      D => p_0_in(4),
      Q => readPointer(4),
      R => axi_reset_n
    );
\readPointer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(2),
      D => p_0_in(5),
      Q => readPointer(5),
      R => axi_reset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_22 is
  port (
    data_to_gaussian : out STD_LOGIC_VECTOR ( 5 downto 0 );
    data_out0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    data_out01_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    data_out03_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_reset_n : in STD_LOGIC;
    axi_clk : in STD_LOGIC;
    \multData_reg[8][0]\ : in STD_LOGIC;
    \multData_reg[8][0]_0\ : in STD_LOGIC;
    currentRdLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \multData_reg[8][0]_1\ : in STD_LOGIC;
    \multData_reg[8][4]\ : in STD_LOGIC;
    \multData_reg[8][4]_0\ : in STD_LOGIC;
    \multData_reg[8][4]_1\ : in STD_LOGIC;
    \multData_reg[7][1]\ : in STD_LOGIC;
    \multData_reg[7][1]_0\ : in STD_LOGIC;
    \multData_reg[7][1]_1\ : in STD_LOGIC;
    \multData_reg[7][5]\ : in STD_LOGIC;
    \multData_reg[7][5]_0\ : in STD_LOGIC;
    \multData_reg[7][5]_1\ : in STD_LOGIC;
    \multData_reg[6][0]\ : in STD_LOGIC;
    \multData_reg[6][0]_0\ : in STD_LOGIC;
    \multData_reg[6][0]_1\ : in STD_LOGIC;
    \multData_reg[6][4]\ : in STD_LOGIC;
    \multData_reg[6][4]_0\ : in STD_LOGIC;
    \multData_reg[6][4]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_data : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_22 : entity is "lineBuffer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_22 is
  signal \^data_out0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_out01_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_out03_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lineBuffRdData : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \line_reg_r2_0_63_0_2_i_1__1_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_2__1_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_3__1_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_4__1_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_5__1_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_6__1_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_1__0_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_2__1_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_3__1_n_0\ : STD_LOGIC;
  signal line_reg_r3_0_63_0_2_i_4_n_0 : STD_LOGIC;
  signal line_reg_r3_0_63_0_2_i_5_n_0 : STD_LOGIC;
  signal readPointer : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of line_reg_r1_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of line_reg_r1_0_63_0_2 : label is "lB3/line";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of line_reg_r1_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of line_reg_r1_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_0_63_3_5 : label is "lB3/line";
  attribute ram_addr_begin of line_reg_r1_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_0_2 : label is "lB3/line";
  attribute ram_addr_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_0_2 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_3_5 : label is "lB3/line";
  attribute ram_addr_begin of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_0_63_0_2 : label is "lB3/line";
  attribute ram_addr_begin of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_0_2 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_0_63_3_5 : label is "lB3/line";
  attribute ram_addr_begin of line_reg_r3_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_0_63_7_7 : label is 7;
begin
  data_out0(7 downto 0) <= \^data_out0\(7 downto 0);
  data_out01_out(7 downto 0) <= \^data_out01_out\(7 downto 0);
  data_out03_out(7 downto 0) <= \^data_out03_out\(7 downto 0);
line_reg_r1_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => readPointer(5 downto 0),
      ADDRB(5 downto 0) => readPointer(5 downto 0),
      ADDRC(5 downto 0) => readPointer(5 downto 0),
      ADDRD(5 downto 0) => B"000000",
      DIA => s_axi_data(0),
      DIB => s_axi_data(1),
      DIC => s_axi_data(2),
      DID => '0',
      DOA => \^data_out0\(0),
      DOB => \^data_out0\(1),
      DOC => \^data_out0\(2),
      DOD => NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => readPointer(5 downto 0),
      ADDRB(5 downto 0) => readPointer(5 downto 0),
      ADDRC(5 downto 0) => readPointer(5 downto 0),
      ADDRD(5 downto 0) => B"000000",
      DIA => s_axi_data(3),
      DIB => s_axi_data(4),
      DIC => s_axi_data(5),
      DID => '0',
      DOA => \^data_out0\(3),
      DOB => \^data_out0\(4),
      DOC => \^data_out0\(5),
      DOD => NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => s_axi_data(6),
      DPO => \^data_out0\(6),
      DPRA0 => readPointer(0),
      DPRA1 => readPointer(1),
      DPRA2 => readPointer(2),
      DPRA3 => readPointer(3),
      DPRA4 => readPointer(4),
      DPRA5 => readPointer(5),
      SPO => NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => s_axi_data(7),
      DPO => \^data_out0\(7),
      DPRA0 => readPointer(0),
      DPRA1 => readPointer(1),
      DPRA2 => readPointer(2),
      DPRA3 => readPointer(3),
      DPRA4 => readPointer(4),
      DPRA5 => readPointer(5),
      SPO => NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__1_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__1_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__1_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__1_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__1_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__1_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__1_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__1_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__1_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__1_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__1_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__1_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__1_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__1_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__1_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__1_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__1_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__1_n_0\,
      ADDRD(5 downto 0) => B"000000",
      DIA => s_axi_data(0),
      DIB => s_axi_data(1),
      DIC => s_axi_data(2),
      DID => '0',
      DOA => \^data_out01_out\(0),
      DOB => \^data_out01_out\(1),
      DOC => \^data_out01_out\(2),
      DOD => NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\line_reg_r2_0_63_0_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => readPointer(5),
      I1 => readPointer(0),
      I2 => readPointer(3),
      I3 => readPointer(1),
      I4 => readPointer(2),
      I5 => readPointer(4),
      O => \line_reg_r2_0_63_0_2_i_1__1_n_0\
    );
\line_reg_r2_0_63_0_2_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => readPointer(4),
      I1 => readPointer(2),
      I2 => readPointer(1),
      I3 => readPointer(3),
      I4 => readPointer(0),
      O => \line_reg_r2_0_63_0_2_i_2__1_n_0\
    );
\line_reg_r2_0_63_0_2_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => readPointer(3),
      I1 => readPointer(1),
      I2 => readPointer(2),
      I3 => readPointer(0),
      O => \line_reg_r2_0_63_0_2_i_3__1_n_0\
    );
\line_reg_r2_0_63_0_2_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => readPointer(2),
      I1 => readPointer(1),
      I2 => readPointer(0),
      O => \line_reg_r2_0_63_0_2_i_4__1_n_0\
    );
\line_reg_r2_0_63_0_2_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => readPointer(0),
      I1 => readPointer(1),
      O => \line_reg_r2_0_63_0_2_i_5__1_n_0\
    );
\line_reg_r2_0_63_0_2_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => readPointer(0),
      O => \line_reg_r2_0_63_0_2_i_6__1_n_0\
    );
line_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__1_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__1_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__1_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__1_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__1_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__1_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__1_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__1_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__1_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__1_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__1_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__1_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__1_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__1_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__1_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__1_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__1_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__1_n_0\,
      ADDRD(5 downto 0) => B"000000",
      DIA => s_axi_data(3),
      DIB => s_axi_data(4),
      DIC => s_axi_data(5),
      DID => '0',
      DOA => \^data_out01_out\(3),
      DOB => \^data_out01_out\(4),
      DOC => \^data_out01_out\(5),
      DOD => NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => s_axi_data(6),
      DPO => \^data_out01_out\(6),
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__1_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__1_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__1_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__1_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__1_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__1_n_0\,
      SPO => NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => s_axi_data(7),
      DPO => \^data_out01_out\(7),
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__1_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__1_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__1_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__1_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__1_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__1_n_0\,
      SPO => NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__1_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__1_n_0\,
      ADDRA(2) => line_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => line_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => readPointer(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__1_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__1_n_0\,
      ADDRB(2) => line_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => line_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => readPointer(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__1_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__1_n_0\,
      ADDRC(2) => line_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => line_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => readPointer(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => s_axi_data(0),
      DIB => s_axi_data(1),
      DIC => s_axi_data(2),
      DID => '0',
      DOA => \^data_out03_out\(0),
      DOB => \^data_out03_out\(1),
      DOC => \^data_out03_out\(2),
      DOD => NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\line_reg_r3_0_63_0_2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => readPointer(5),
      I1 => readPointer(2),
      I2 => readPointer(1),
      I3 => readPointer(3),
      I4 => readPointer(4),
      O => \line_reg_r3_0_63_0_2_i_1__0_n_0\
    );
\line_reg_r3_0_63_0_2_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => readPointer(2),
      I1 => readPointer(1),
      I2 => readPointer(3),
      I3 => readPointer(4),
      O => \line_reg_r3_0_63_0_2_i_2__1_n_0\
    );
\line_reg_r3_0_63_0_2_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => readPointer(3),
      I1 => readPointer(1),
      I2 => readPointer(2),
      O => \line_reg_r3_0_63_0_2_i_3__1_n_0\
    );
line_reg_r3_0_63_0_2_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => readPointer(1),
      I1 => readPointer(2),
      O => line_reg_r3_0_63_0_2_i_4_n_0
    );
line_reg_r3_0_63_0_2_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => readPointer(1),
      O => line_reg_r3_0_63_0_2_i_5_n_0
    );
line_reg_r3_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__1_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__1_n_0\,
      ADDRA(2) => line_reg_r3_0_63_0_2_i_4_n_0,
      ADDRA(1) => line_reg_r3_0_63_0_2_i_5_n_0,
      ADDRA(0) => readPointer(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__1_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__1_n_0\,
      ADDRB(2) => line_reg_r3_0_63_0_2_i_4_n_0,
      ADDRB(1) => line_reg_r3_0_63_0_2_i_5_n_0,
      ADDRB(0) => readPointer(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__0_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__1_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__1_n_0\,
      ADDRC(2) => line_reg_r3_0_63_0_2_i_4_n_0,
      ADDRC(1) => line_reg_r3_0_63_0_2_i_5_n_0,
      ADDRC(0) => readPointer(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => s_axi_data(3),
      DIB => s_axi_data(4),
      DIC => s_axi_data(5),
      DID => '0',
      DOA => \^data_out03_out\(3),
      DOB => \^data_out03_out\(4),
      DOC => \^data_out03_out\(5),
      DOD => NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => s_axi_data(6),
      DPO => \^data_out03_out\(6),
      DPRA0 => readPointer(0),
      DPRA1 => line_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => line_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__1_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__1_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => s_axi_data(7),
      DPO => \^data_out03_out\(7),
      DPRA0 => readPointer(0),
      DPRA1 => line_reg_r3_0_63_0_2_i_5_n_0,
      DPRA2 => line_reg_r3_0_63_0_2_i_4_n_0,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__1_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__1_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__0_n_0\,
      SPO => NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\multData[6][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^data_out03_out\(0),
      I1 => \multData_reg[6][0]\,
      I2 => \multData_reg[6][0]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[6][0]_1\,
      O => data_to_gaussian(0)
    );
\multData[6][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \^data_out03_out\(4),
      I1 => \multData_reg[6][4]\,
      I2 => \multData_reg[6][4]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[6][4]_1\,
      O => data_to_gaussian(1)
    );
\multData[7][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^data_out01_out\(0),
      I1 => \multData_reg[7][1]\,
      I2 => \multData_reg[7][1]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[7][1]_1\,
      O => data_to_gaussian(2)
    );
\multData[7][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \^data_out01_out\(4),
      I1 => \multData_reg[7][5]\,
      I2 => \multData_reg[7][5]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[7][5]_1\,
      O => data_to_gaussian(3)
    );
\multData[8][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^data_out0\(0),
      I1 => \multData_reg[8][0]\,
      I2 => \multData_reg[8][0]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[8][0]_1\,
      O => data_to_gaussian(4)
    );
\multData[8][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \^data_out0\(4),
      I1 => \multData_reg[8][4]\,
      I2 => \multData_reg[8][4]_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \multData_reg[8][4]_1\,
      O => data_to_gaussian(5)
    );
\readPointer[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => E(0),
      I1 => currentRdLineBuffer(1),
      I2 => currentRdLineBuffer(0),
      O => lineBuffRdData(3)
    );
\readPointer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(3),
      D => \line_reg_r2_0_63_0_2_i_6__1_n_0\,
      Q => readPointer(0),
      R => axi_reset_n
    );
\readPointer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(3),
      D => \line_reg_r2_0_63_0_2_i_5__1_n_0\,
      Q => readPointer(1),
      R => axi_reset_n
    );
\readPointer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(3),
      D => \line_reg_r2_0_63_0_2_i_4__1_n_0\,
      Q => readPointer(2),
      R => axi_reset_n
    );
\readPointer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(3),
      D => \line_reg_r2_0_63_0_2_i_3__1_n_0\,
      Q => readPointer(3),
      R => axi_reset_n
    );
\readPointer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(3),
      D => \line_reg_r2_0_63_0_2_i_2__1_n_0\,
      Q => readPointer(4),
      R => axi_reset_n
    );
\readPointer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(3),
      D => \line_reg_r2_0_63_0_2_i_1__1_n_0\,
      Q => readPointer(5),
      R => axi_reset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_4 is
  port (
    \currentRdLineBuffer_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_clk_0 : out STD_LOGIC;
    axi_clk_1 : out STD_LOGIC;
    axi_clk_2 : out STD_LOGIC;
    axi_clk_3 : out STD_LOGIC;
    axi_clk_4 : out STD_LOGIC;
    axi_clk_5 : out STD_LOGIC;
    axi_clk_6 : out STD_LOGIC;
    axi_clk_7 : out STD_LOGIC;
    axi_clk_8 : out STD_LOGIC;
    axi_clk_9 : out STD_LOGIC;
    axi_clk_10 : out STD_LOGIC;
    axi_clk_11 : out STD_LOGIC;
    axi_clk_12 : out STD_LOGIC;
    axi_clk_13 : out STD_LOGIC;
    axi_clk_14 : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_0\ : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_1\ : out STD_LOGIC;
    axi_clk_15 : out STD_LOGIC;
    axi_clk_16 : out STD_LOGIC;
    axi_clk_17 : out STD_LOGIC;
    axi_clk_18 : out STD_LOGIC;
    axi_clk_19 : out STD_LOGIC;
    axi_clk_20 : out STD_LOGIC;
    axi_clk_21 : out STD_LOGIC;
    axi_clk_22 : out STD_LOGIC;
    axi_clk_23 : out STD_LOGIC;
    axi_reset_n : in STD_LOGIC;
    axi_clk : in STD_LOGIC;
    \data_out[7]_i_5__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \data_out[7]_i_2__0_0\ : in STD_LOGIC;
    \data_out[7]_i_2__0_1\ : in STD_LOGIC;
    currentRdLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \data_out[7]_i_5__0_0\ : in STD_LOGIC;
    \data_out[7]_i_5__0_1\ : in STD_LOGIC;
    \data_out[7]_i_24_0\ : in STD_LOGIC;
    \data_out[7]_i_24_1\ : in STD_LOGIC;
    \data_out[7]_i_24_2\ : in STD_LOGIC;
    \data_out[7]_i_24_3\ : in STD_LOGIC;
    \data_out[7]_i_24_4\ : in STD_LOGIC;
    \data_out[7]_i_24_5\ : in STD_LOGIC;
    \data_out[7]_i_24_6\ : in STD_LOGIC;
    \data_out[7]_i_24_7\ : in STD_LOGIC;
    \data_out[7]_i_24_8\ : in STD_LOGIC;
    \data_out[7]_i_24_9\ : in STD_LOGIC;
    \data_out[7]_i_3__1\ : in STD_LOGIC;
    \data_out[7]_i_3__1_0\ : in STD_LOGIC;
    data_out01_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out[7]_i_3__1_1\ : in STD_LOGIC;
    \data_out[7]_i_3__1_2\ : in STD_LOGIC;
    data_out03_out : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \data_out[7]_i_2__0_2\ : in STD_LOGIC;
    \data_out[7]_i_2__0_3\ : in STD_LOGIC;
    \data_out[7]_i_9__0_0\ : in STD_LOGIC;
    \data_out[7]_i_9__0_1\ : in STD_LOGIC;
    \data_out[7]_i_9__0_2\ : in STD_LOGIC;
    \data_out[7]_i_9__0_3\ : in STD_LOGIC;
    \data_out[7]_i_9__0_4\ : in STD_LOGIC;
    \data_out[7]_i_9__0_5\ : in STD_LOGIC;
    \data_out[7]_i_9__0_6\ : in STD_LOGIC;
    \data_out[7]_i_9__0_7\ : in STD_LOGIC;
    \data_out[7]_i_9__0_8\ : in STD_LOGIC;
    \data_out[7]_i_9__0_9\ : in STD_LOGIC;
    \readPointer_reg[0]_0\ : in STD_LOGIC;
    \data_out_reg[7]\ : in STD_LOGIC;
    data_out : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_4 : entity is "lineBuffer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_4 is
  signal \^axi_clk_0\ : STD_LOGIC;
  signal \^axi_clk_1\ : STD_LOGIC;
  signal \^axi_clk_10\ : STD_LOGIC;
  signal \^axi_clk_11\ : STD_LOGIC;
  signal \^axi_clk_12\ : STD_LOGIC;
  signal \^axi_clk_13\ : STD_LOGIC;
  signal \^axi_clk_14\ : STD_LOGIC;
  signal \^axi_clk_2\ : STD_LOGIC;
  signal \^axi_clk_3\ : STD_LOGIC;
  signal \^axi_clk_4\ : STD_LOGIC;
  signal \^axi_clk_5\ : STD_LOGIC;
  signal \^axi_clk_6\ : STD_LOGIC;
  signal \^axi_clk_7\ : STD_LOGIC;
  signal \^axi_clk_8\ : STD_LOGIC;
  signal \^axi_clk_9\ : STD_LOGIC;
  signal \data_out[7]_i_9__0_n_0\ : STD_LOGIC;
  signal data_to_et : STD_LOGIC_VECTOR ( 47 downto 16 );
  signal lineBuffRdData : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \line_reg_r2_0_63_0_2_i_1__16_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_2__16_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_3__16_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_4__16_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_5__16_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_6__16_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_1__8_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_2__12_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_3__12_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_4__13_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_5__13_n_0\ : STD_LOGIC;
  signal readPointer : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of line_reg_r1_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of line_reg_r1_0_63_0_2 : label is "lB1/line";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of line_reg_r1_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of line_reg_r1_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_0_63_3_5 : label is "lB1/line";
  attribute ram_addr_begin of line_reg_r1_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_0_2 : label is "lB1/line";
  attribute ram_addr_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_0_2 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_3_5 : label is "lB1/line";
  attribute ram_addr_begin of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_0_63_0_2 : label is "lB1/line";
  attribute ram_addr_begin of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_0_2 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_0_63_3_5 : label is "lB1/line";
  attribute ram_addr_begin of line_reg_r3_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_0_63_7_7 : label is 7;
begin
  axi_clk_0 <= \^axi_clk_0\;
  axi_clk_1 <= \^axi_clk_1\;
  axi_clk_10 <= \^axi_clk_10\;
  axi_clk_11 <= \^axi_clk_11\;
  axi_clk_12 <= \^axi_clk_12\;
  axi_clk_13 <= \^axi_clk_13\;
  axi_clk_14 <= \^axi_clk_14\;
  axi_clk_2 <= \^axi_clk_2\;
  axi_clk_3 <= \^axi_clk_3\;
  axi_clk_4 <= \^axi_clk_4\;
  axi_clk_5 <= \^axi_clk_5\;
  axi_clk_6 <= \^axi_clk_6\;
  axi_clk_7 <= \^axi_clk_7\;
  axi_clk_8 <= \^axi_clk_8\;
  axi_clk_9 <= \^axi_clk_9\;
\data_out[7]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_9\,
      I1 => \data_out[7]_i_2__0_2\,
      I2 => data_out03_out(1),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_2__0_3\,
      O => data_to_et(25)
    );
\data_out[7]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^axi_clk_8\,
      I1 => \data_out[7]_i_3__1_1\,
      I2 => \data_out[7]_i_3__1_2\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out03_out(0),
      O => \currentRdLineBuffer_reg[1]\(0)
    );
\data_out[7]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^axi_clk_7\,
      I1 => \data_out[7]_i_3__1\,
      I2 => \data_out[7]_i_3__1_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out01_out(0),
      O => \currentRdLineBuffer_reg[1]\(1)
    );
\data_out[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => data_to_et(44),
      I1 => \data_out[7]_i_5__0\(3),
      I2 => data_to_et(42),
      I3 => data_to_et(43),
      I4 => data_to_et(47),
      I5 => data_to_et(46),
      O => \currentRdLineBuffer_reg[1]_1\
    );
\data_out[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_1\,
      I1 => \data_out[7]_i_5__0_0\,
      I2 => data_out0(1),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_5__0_1\,
      O => \currentRdLineBuffer_reg[1]\(2)
    );
\data_out[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \data_out_reg[7]\,
      I1 => data_to_et(16),
      I2 => \data_out[7]_i_5__0\(0),
      I3 => \data_out[7]_i_9__0_n_0\,
      I4 => \data_out[7]_i_5__0\(1),
      I5 => data_to_et(25),
      O => \currentRdLineBuffer_reg[1]_0\
    );
\data_out[7]_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_12\,
      I1 => \data_out[7]_i_9__0_4\,
      I2 => data_out03_out(4),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_9__0_5\,
      O => data_to_et(28)
    );
\data_out[7]_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_10\,
      I1 => \data_out[7]_i_9__0_0\,
      I2 => \data_out[7]_i_9__0_1\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out03_out(2),
      O => data_to_et(26)
    );
\data_out[7]_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_11\,
      I1 => \data_out[7]_i_9__0_2\,
      I2 => \data_out[7]_i_9__0_3\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out03_out(3),
      O => data_to_et(27)
    );
\data_out[7]_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_14\,
      I1 => \data_out[7]_i_9__0_8\,
      I2 => \data_out[7]_i_9__0_9\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out03_out(6),
      O => data_to_et(31)
    );
\data_out[7]_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_13\,
      I1 => \data_out[7]_i_9__0_6\,
      I2 => data_out03_out(5),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_9__0_7\,
      O => data_to_et(30)
    );
\data_out[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^axi_clk_0\,
      I1 => \data_out[7]_i_2__0_0\,
      I2 => \data_out[7]_i_2__0_1\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out0(0),
      O => data_to_et(16)
    );
\data_out[7]_i_72__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_4\,
      I1 => \data_out[7]_i_24_4\,
      I2 => data_out0(4),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_24_5\,
      O => data_to_et(44)
    );
\data_out[7]_i_74__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_2\,
      I1 => \data_out[7]_i_24_0\,
      I2 => \data_out[7]_i_24_1\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out0(2),
      O => data_to_et(42)
    );
\data_out[7]_i_75__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_3\,
      I1 => \data_out[7]_i_24_2\,
      I2 => \data_out[7]_i_24_3\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out0(3),
      O => data_to_et(43)
    );
\data_out[7]_i_76__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_6\,
      I1 => \data_out[7]_i_24_8\,
      I2 => \data_out[7]_i_24_9\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out0(6),
      O => data_to_et(47)
    );
\data_out[7]_i_77__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_5\,
      I1 => \data_out[7]_i_24_6\,
      I2 => data_out0(5),
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_24_7\,
      O => data_to_et(46)
    );
\data_out[7]_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => data_to_et(28),
      I1 => \data_out[7]_i_5__0\(2),
      I2 => data_to_et(26),
      I3 => data_to_et(27),
      I4 => data_to_et(31),
      I5 => data_to_et(30),
      O => \data_out[7]_i_9__0_n_0\
    );
line_reg_r1_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => readPointer(5 downto 0),
      ADDRB(5 downto 0) => readPointer(5 downto 0),
      ADDRC(5 downto 0) => readPointer(5 downto 0),
      ADDRD(5 downto 0) => B"000000",
      DIA => data_out(0),
      DIB => data_out(1),
      DIC => data_out(2),
      DID => '0',
      DOA => \^axi_clk_0\,
      DOB => \^axi_clk_1\,
      DOC => \^axi_clk_2\,
      DOD => NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => readPointer(5 downto 0),
      ADDRB(5 downto 0) => readPointer(5 downto 0),
      ADDRC(5 downto 0) => readPointer(5 downto 0),
      ADDRD(5 downto 0) => B"000000",
      DIA => data_out(3),
      DIB => data_out(4),
      DIC => data_out(5),
      DID => '0',
      DOA => \^axi_clk_3\,
      DOB => \^axi_clk_4\,
      DOC => axi_clk_15,
      DOD => NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => data_out(6),
      DPO => \^axi_clk_5\,
      DPRA0 => readPointer(0),
      DPRA1 => readPointer(1),
      DPRA2 => readPointer(2),
      DPRA3 => readPointer(3),
      DPRA4 => readPointer(4),
      DPRA5 => readPointer(5),
      SPO => NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => data_out(7),
      DPO => \^axi_clk_6\,
      DPRA0 => readPointer(0),
      DPRA1 => readPointer(1),
      DPRA2 => readPointer(2),
      DPRA3 => readPointer(3),
      DPRA4 => readPointer(4),
      DPRA5 => readPointer(5),
      SPO => NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__16_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__16_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__16_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__16_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__16_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__16_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__16_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__16_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__16_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__16_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__16_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__16_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__16_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__16_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__16_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__16_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__16_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__16_n_0\,
      ADDRD(5 downto 0) => B"000000",
      DIA => data_out(0),
      DIB => data_out(1),
      DIC => data_out(2),
      DID => '0',
      DOA => \^axi_clk_7\,
      DOB => axi_clk_16,
      DOC => axi_clk_17,
      DOD => NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\line_reg_r2_0_63_0_2_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => readPointer(5),
      I1 => readPointer(0),
      I2 => readPointer(3),
      I3 => readPointer(1),
      I4 => readPointer(2),
      I5 => readPointer(4),
      O => \line_reg_r2_0_63_0_2_i_1__16_n_0\
    );
\line_reg_r2_0_63_0_2_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => readPointer(4),
      I1 => readPointer(2),
      I2 => readPointer(1),
      I3 => readPointer(3),
      I4 => readPointer(0),
      O => \line_reg_r2_0_63_0_2_i_2__16_n_0\
    );
\line_reg_r2_0_63_0_2_i_3__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => readPointer(3),
      I1 => readPointer(1),
      I2 => readPointer(2),
      I3 => readPointer(0),
      O => \line_reg_r2_0_63_0_2_i_3__16_n_0\
    );
\line_reg_r2_0_63_0_2_i_4__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => readPointer(2),
      I1 => readPointer(1),
      I2 => readPointer(0),
      O => \line_reg_r2_0_63_0_2_i_4__16_n_0\
    );
\line_reg_r2_0_63_0_2_i_5__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => readPointer(0),
      I1 => readPointer(1),
      O => \line_reg_r2_0_63_0_2_i_5__16_n_0\
    );
\line_reg_r2_0_63_0_2_i_6__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => readPointer(0),
      O => \line_reg_r2_0_63_0_2_i_6__16_n_0\
    );
line_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__16_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__16_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__16_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__16_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__16_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__16_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__16_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__16_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__16_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__16_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__16_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__16_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__16_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__16_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__16_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__16_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__16_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__16_n_0\,
      ADDRD(5 downto 0) => B"000000",
      DIA => data_out(3),
      DIB => data_out(4),
      DIC => data_out(5),
      DID => '0',
      DOA => axi_clk_18,
      DOB => axi_clk_19,
      DOC => axi_clk_20,
      DOD => NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => data_out(6),
      DPO => axi_clk_21,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__16_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__16_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__16_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__16_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__16_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__16_n_0\,
      SPO => NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => data_out(7),
      DPO => axi_clk_22,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__16_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__16_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__16_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__16_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__16_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__16_n_0\,
      SPO => NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__8_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__12_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__12_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__13_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__13_n_0\,
      ADDRA(0) => readPointer(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__8_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__12_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__12_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__13_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__13_n_0\,
      ADDRB(0) => readPointer(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__8_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__12_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__12_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__13_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__13_n_0\,
      ADDRC(0) => readPointer(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => data_out(0),
      DIB => data_out(1),
      DIC => data_out(2),
      DID => '0',
      DOA => \^axi_clk_8\,
      DOB => \^axi_clk_9\,
      DOC => \^axi_clk_10\,
      DOD => NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\line_reg_r3_0_63_0_2_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => readPointer(5),
      I1 => readPointer(2),
      I2 => readPointer(1),
      I3 => readPointer(3),
      I4 => readPointer(4),
      O => \line_reg_r3_0_63_0_2_i_1__8_n_0\
    );
\line_reg_r3_0_63_0_2_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => readPointer(2),
      I1 => readPointer(1),
      I2 => readPointer(3),
      I3 => readPointer(4),
      O => \line_reg_r3_0_63_0_2_i_2__12_n_0\
    );
\line_reg_r3_0_63_0_2_i_3__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => readPointer(3),
      I1 => readPointer(1),
      I2 => readPointer(2),
      O => \line_reg_r3_0_63_0_2_i_3__12_n_0\
    );
\line_reg_r3_0_63_0_2_i_4__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => readPointer(1),
      I1 => readPointer(2),
      O => \line_reg_r3_0_63_0_2_i_4__13_n_0\
    );
\line_reg_r3_0_63_0_2_i_5__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => readPointer(1),
      O => \line_reg_r3_0_63_0_2_i_5__13_n_0\
    );
line_reg_r3_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__8_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__12_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__12_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__13_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__13_n_0\,
      ADDRA(0) => readPointer(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__8_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__12_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__12_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__13_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__13_n_0\,
      ADDRB(0) => readPointer(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__8_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__12_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__12_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__13_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__13_n_0\,
      ADDRC(0) => readPointer(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => data_out(3),
      DIB => data_out(4),
      DIC => data_out(5),
      DID => '0',
      DOA => \^axi_clk_11\,
      DOB => \^axi_clk_12\,
      DOC => axi_clk_23,
      DOD => NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => data_out(6),
      DPO => \^axi_clk_13\,
      DPRA0 => readPointer(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__13_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__13_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__12_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__12_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__8_n_0\,
      SPO => NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => data_out(7),
      DPO => \^axi_clk_14\,
      DPRA0 => readPointer(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__13_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__13_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__12_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__12_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__8_n_0\,
      SPO => NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\readPointer[5]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \readPointer_reg[0]_0\,
      I1 => currentRdLineBuffer(1),
      I2 => currentRdLineBuffer(0),
      O => lineBuffRdData(1)
    );
\readPointer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(1),
      D => \line_reg_r2_0_63_0_2_i_6__16_n_0\,
      Q => readPointer(0),
      R => axi_reset_n
    );
\readPointer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(1),
      D => \line_reg_r2_0_63_0_2_i_5__16_n_0\,
      Q => readPointer(1),
      R => axi_reset_n
    );
\readPointer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(1),
      D => \line_reg_r2_0_63_0_2_i_4__16_n_0\,
      Q => readPointer(2),
      R => axi_reset_n
    );
\readPointer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(1),
      D => \line_reg_r2_0_63_0_2_i_3__16_n_0\,
      Q => readPointer(3),
      R => axi_reset_n
    );
\readPointer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(1),
      D => \line_reg_r2_0_63_0_2_i_2__16_n_0\,
      Q => readPointer(4),
      R => axi_reset_n
    );
\readPointer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(1),
      D => \line_reg_r2_0_63_0_2_i_1__16_n_0\,
      Q => readPointer(5),
      R => axi_reset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_5 is
  port (
    \currentRdLineBuffer_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_clk_0 : out STD_LOGIC;
    axi_clk_1 : out STD_LOGIC;
    axi_clk_2 : out STD_LOGIC;
    axi_clk_3 : out STD_LOGIC;
    axi_clk_4 : out STD_LOGIC;
    axi_clk_5 : out STD_LOGIC;
    axi_clk_6 : out STD_LOGIC;
    axi_clk_7 : out STD_LOGIC;
    axi_clk_8 : out STD_LOGIC;
    axi_clk_9 : out STD_LOGIC;
    axi_clk_10 : out STD_LOGIC;
    axi_clk_11 : out STD_LOGIC;
    axi_clk_12 : out STD_LOGIC;
    axi_clk_13 : out STD_LOGIC;
    axi_clk_14 : out STD_LOGIC;
    axi_clk_15 : out STD_LOGIC;
    axi_clk_16 : out STD_LOGIC;
    axi_clk_17 : out STD_LOGIC;
    axi_clk_18 : out STD_LOGIC;
    axi_clk_19 : out STD_LOGIC;
    axi_clk_20 : out STD_LOGIC;
    axi_clk_21 : out STD_LOGIC;
    \data_out[7]_i_5__0_0\ : out STD_LOGIC;
    axi_clk_22 : out STD_LOGIC;
    axi_clk_23 : out STD_LOGIC;
    axi_reset_n : in STD_LOGIC;
    axi_clk : in STD_LOGIC;
    \data_out[7]_i_4__0_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    data_out0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_out[7]_i_5__0_1\ : in STD_LOGIC;
    currentRdLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out[7]_i_5__0_2\ : in STD_LOGIC;
    \data_out[7]_i_4__0_1\ : in STD_LOGIC;
    \data_out[7]_i_4__0_2\ : in STD_LOGIC;
    \data_out[7]_i_21_0\ : in STD_LOGIC;
    \data_out[7]_i_21_1\ : in STD_LOGIC;
    \data_out[7]_i_21_2\ : in STD_LOGIC;
    \data_out[7]_i_21_3\ : in STD_LOGIC;
    \data_out[7]_i_21_4\ : in STD_LOGIC;
    \data_out[7]_i_21_5\ : in STD_LOGIC;
    \data_out[7]_i_24\ : in STD_LOGIC;
    \data_out[7]_i_24_0\ : in STD_LOGIC;
    \data_out[7]_i_21_6\ : in STD_LOGIC;
    \data_out[7]_i_21_7\ : in STD_LOGIC;
    \data_out[7]_i_21_8\ : in STD_LOGIC;
    \data_out[7]_i_21_9\ : in STD_LOGIC;
    data_out01_out : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \data_out[7]_i_4__0_3\ : in STD_LOGIC;
    \data_out[7]_i_4__0_4\ : in STD_LOGIC;
    \data_out[7]_i_18__0_0\ : in STD_LOGIC;
    \data_out[7]_i_18__0_1\ : in STD_LOGIC;
    \data_out[7]_i_18__0_2\ : in STD_LOGIC;
    \data_out[7]_i_18__0_3\ : in STD_LOGIC;
    \data_out[7]_i_18__0_4\ : in STD_LOGIC;
    \data_out[7]_i_18__0_5\ : in STD_LOGIC;
    \data_out[7]_i_18__0_6\ : in STD_LOGIC;
    \data_out[7]_i_18__0_7\ : in STD_LOGIC;
    \data_out[7]_i_18__0_8\ : in STD_LOGIC;
    \data_out[7]_i_18__0_9\ : in STD_LOGIC;
    data_out03_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_out[7]_i_2__0\ : in STD_LOGIC;
    \data_out[7]_i_2__0_0\ : in STD_LOGIC;
    \data_out[7]_i_5__0_3\ : in STD_LOGIC;
    \data_out[7]_i_5__0_4\ : in STD_LOGIC;
    \data_out[7]_i_27_0\ : in STD_LOGIC;
    \data_out[7]_i_27_1\ : in STD_LOGIC;
    \data_out[7]_i_27_2\ : in STD_LOGIC;
    \data_out[7]_i_27_3\ : in STD_LOGIC;
    \data_out[7]_i_27_4\ : in STD_LOGIC;
    \data_out[7]_i_27_5\ : in STD_LOGIC;
    \data_out[7]_i_9__0\ : in STD_LOGIC;
    \data_out[7]_i_9__0_0\ : in STD_LOGIC;
    \data_out[7]_i_27_6\ : in STD_LOGIC;
    \data_out[7]_i_27_7\ : in STD_LOGIC;
    \data_out[7]_i_27_8\ : in STD_LOGIC;
    \data_out[7]_i_27_9\ : in STD_LOGIC;
    \readPointer_reg[0]_0\ : in STD_LOGIC;
    \data_out_reg[7]\ : in STD_LOGIC;
    \data_out_reg[7]_0\ : in STD_LOGIC;
    \data_out_reg[7]_1\ : in STD_LOGIC;
    data_out : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_5 : entity is "lineBuffer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_5 is
  signal \^axi_clk_0\ : STD_LOGIC;
  signal \^axi_clk_1\ : STD_LOGIC;
  signal \^axi_clk_10\ : STD_LOGIC;
  signal \^axi_clk_11\ : STD_LOGIC;
  signal \^axi_clk_12\ : STD_LOGIC;
  signal \^axi_clk_13\ : STD_LOGIC;
  signal \^axi_clk_14\ : STD_LOGIC;
  signal \^axi_clk_15\ : STD_LOGIC;
  signal \^axi_clk_16\ : STD_LOGIC;
  signal \^axi_clk_17\ : STD_LOGIC;
  signal \^axi_clk_18\ : STD_LOGIC;
  signal \^axi_clk_19\ : STD_LOGIC;
  signal \^axi_clk_2\ : STD_LOGIC;
  signal \^axi_clk_20\ : STD_LOGIC;
  signal \^axi_clk_21\ : STD_LOGIC;
  signal \^axi_clk_3\ : STD_LOGIC;
  signal \^axi_clk_4\ : STD_LOGIC;
  signal \^axi_clk_5\ : STD_LOGIC;
  signal \^axi_clk_6\ : STD_LOGIC;
  signal \^axi_clk_7\ : STD_LOGIC;
  signal \^axi_clk_8\ : STD_LOGIC;
  signal \^axi_clk_9\ : STD_LOGIC;
  signal \data_out[7]_i_18__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_21_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_27_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_5__0_n_0\ : STD_LOGIC;
  signal data_to_et : STD_LOGIC_VECTOR ( 71 downto 40 );
  signal lineBuffRdData : STD_LOGIC_VECTOR ( 2 to 2 );
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal readPointer : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of line_reg_r1_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of line_reg_r1_0_63_0_2 : label is "lB2/line";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of line_reg_r1_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of line_reg_r1_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_0_63_3_5 : label is "lB2/line";
  attribute ram_addr_begin of line_reg_r1_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_0_2 : label is "lB2/line";
  attribute ram_addr_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_0_2 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_3_5 : label is "lB2/line";
  attribute ram_addr_begin of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_0_63_0_2 : label is "lB2/line";
  attribute ram_addr_begin of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_0_2 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_0_63_3_5 : label is "lB2/line";
  attribute ram_addr_begin of line_reg_r3_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_0_63_7_7 : label is 7;
begin
  axi_clk_0 <= \^axi_clk_0\;
  axi_clk_1 <= \^axi_clk_1\;
  axi_clk_10 <= \^axi_clk_10\;
  axi_clk_11 <= \^axi_clk_11\;
  axi_clk_12 <= \^axi_clk_12\;
  axi_clk_13 <= \^axi_clk_13\;
  axi_clk_14 <= \^axi_clk_14\;
  axi_clk_15 <= \^axi_clk_15\;
  axi_clk_16 <= \^axi_clk_16\;
  axi_clk_17 <= \^axi_clk_17\;
  axi_clk_18 <= \^axi_clk_18\;
  axi_clk_19 <= \^axi_clk_19\;
  axi_clk_2 <= \^axi_clk_2\;
  axi_clk_20 <= \^axi_clk_20\;
  axi_clk_21 <= \^axi_clk_21\;
  axi_clk_3 <= \^axi_clk_3\;
  axi_clk_4 <= \^axi_clk_4\;
  axi_clk_5 <= \^axi_clk_5\;
  axi_clk_6 <= \^axi_clk_6\;
  axi_clk_7 <= \^axi_clk_7\;
  axi_clk_8 <= \^axi_clk_8\;
  axi_clk_9 <= \^axi_clk_9\;
\data_out[7]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^axi_clk_14\,
      I1 => data_out03_out(0),
      I2 => \data_out[7]_i_2__0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_2__0_0\,
      O => \currentRdLineBuffer_reg[1]\(0)
    );
\data_out[7]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => data_to_et(60),
      I1 => \data_out[7]_i_4__0_0\(4),
      I2 => data_to_et(58),
      I3 => data_to_et(59),
      I4 => data_to_et(63),
      I5 => data_to_et(62),
      O => \data_out[7]_i_18__0_n_0\
    );
\data_out[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \data_out_reg[7]\,
      I1 => \data_out_reg[7]_0\,
      I2 => \data_out[7]_i_4__0_n_0\,
      I3 => \data_out[7]_i_5__0_n_0\,
      O => \data_out[7]_i_5__0_0\
    );
\data_out[7]_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_8\,
      I1 => data_out01_out(0),
      I2 => \data_out[7]_i_4__0_3\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_4__0_4\,
      O => data_to_et(57)
    );
\data_out[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => data_to_et(68),
      I1 => \data_out[7]_i_4__0_0\(6),
      I2 => data_to_et(66),
      I3 => data_to_et(67),
      I4 => data_to_et(71),
      I5 => data_to_et(70),
      O => \data_out[7]_i_21_n_0\
    );
\data_out[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_1\,
      I1 => data_out0(1),
      I2 => \data_out[7]_i_4__0_1\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_4__0_2\,
      O => data_to_et(65)
    );
\data_out[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^axi_clk_0\,
      I1 => data_out0(0),
      I2 => \data_out[7]_i_5__0_1\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_5__0_2\,
      O => data_to_et(40)
    );
\data_out[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => data_to_et(52),
      I1 => \data_out[7]_i_4__0_0\(2),
      I2 => data_to_et(50),
      I3 => data_to_et(51),
      I4 => data_to_et(55),
      I5 => data_to_et(54),
      O => \data_out[7]_i_27_n_0\
    );
\data_out[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_15\,
      I1 => data_out03_out(1),
      I2 => \data_out[7]_i_5__0_3\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_5__0_4\,
      O => data_to_et(49)
    );
\data_out[7]_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \^axi_clk_19\,
      I1 => \data_out[7]_i_9__0\,
      I2 => \data_out[7]_i_9__0_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out03_out(5),
      O => \currentRdLineBuffer_reg[1]\(1)
    );
\data_out[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \data_out[7]_i_18__0_n_0\,
      I1 => \data_out[7]_i_4__0_0\(3),
      I2 => data_to_et(57),
      I3 => \data_out[7]_i_21_n_0\,
      I4 => \data_out[7]_i_4__0_0\(5),
      I5 => data_to_et(65),
      O => \data_out[7]_i_4__0_n_0\
    );
\data_out[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80808080808080"
    )
        port map (
      I0 => \data_out_reg[7]_1\,
      I1 => data_to_et(40),
      I2 => \data_out[7]_i_4__0_0\(0),
      I3 => \data_out[7]_i_27_n_0\,
      I4 => \data_out[7]_i_4__0_0\(1),
      I5 => data_to_et(49),
      O => \data_out[7]_i_5__0_n_0\
    );
\data_out[7]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_11\,
      I1 => data_out01_out(3),
      I2 => \data_out[7]_i_18__0_4\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_18__0_5\,
      O => data_to_et(60)
    );
\data_out[7]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_9\,
      I1 => data_out01_out(1),
      I2 => \data_out[7]_i_18__0_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_18__0_1\,
      O => data_to_et(58)
    );
\data_out[7]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_10\,
      I1 => data_out01_out(2),
      I2 => \data_out[7]_i_18__0_2\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_18__0_3\,
      O => data_to_et(59)
    );
\data_out[7]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_13\,
      I1 => data_out01_out(5),
      I2 => \data_out[7]_i_18__0_8\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_18__0_9\,
      O => data_to_et(63)
    );
\data_out[7]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_12\,
      I1 => data_out01_out(4),
      I2 => \data_out[7]_i_18__0_6\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_18__0_7\,
      O => data_to_et(62)
    );
\data_out[7]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_4\,
      I1 => data_out0(4),
      I2 => \data_out[7]_i_21_4\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_21_5\,
      O => data_to_et(68)
    );
\data_out[7]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_2\,
      I1 => data_out0(2),
      I2 => \data_out[7]_i_21_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_21_1\,
      O => data_to_et(66)
    );
\data_out[7]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_3\,
      I1 => data_out0(3),
      I2 => \data_out[7]_i_21_2\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_21_3\,
      O => data_to_et(67)
    );
\data_out[7]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_7\,
      I1 => data_out0(7),
      I2 => \data_out[7]_i_21_8\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_21_9\,
      O => data_to_et(71)
    );
\data_out[7]_i_71__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_6\,
      I1 => data_out0(6),
      I2 => \data_out[7]_i_21_6\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_21_7\,
      O => data_to_et(70)
    );
\data_out[7]_i_73__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAAFFF0CCAA00F0"
    )
        port map (
      I0 => \^axi_clk_5\,
      I1 => \data_out[7]_i_24\,
      I2 => \data_out[7]_i_24_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => data_out0(5),
      O => \currentRdLineBuffer_reg[1]\(2)
    );
\data_out[7]_i_78__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_18\,
      I1 => data_out03_out(4),
      I2 => \data_out[7]_i_27_4\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_27_5\,
      O => data_to_et(52)
    );
\data_out[7]_i_80__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_16\,
      I1 => data_out03_out(2),
      I2 => \data_out[7]_i_27_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_27_1\,
      O => data_to_et(50)
    );
\data_out[7]_i_81__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_17\,
      I1 => data_out03_out(3),
      I2 => \data_out[7]_i_27_2\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_27_3\,
      O => data_to_et(51)
    );
\data_out[7]_i_82__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCFFAAF0CC00AA"
    )
        port map (
      I0 => \^axi_clk_21\,
      I1 => data_out03_out(7),
      I2 => \data_out[7]_i_27_8\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_27_9\,
      O => data_to_et(55)
    );
\data_out[7]_i_83__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCF0AA00CCF0AA"
    )
        port map (
      I0 => \^axi_clk_20\,
      I1 => data_out03_out(6),
      I2 => \data_out[7]_i_27_6\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_27_7\,
      O => data_to_et(54)
    );
line_reg_r1_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => readPointer(5 downto 0),
      ADDRB(5 downto 0) => readPointer(5 downto 0),
      ADDRC(5 downto 0) => readPointer(5 downto 0),
      ADDRD(5 downto 0) => B"000000",
      DIA => data_out(0),
      DIB => data_out(1),
      DIC => data_out(2),
      DID => '0',
      DOA => \^axi_clk_0\,
      DOB => \^axi_clk_1\,
      DOC => \^axi_clk_2\,
      DOD => NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => readPointer(5 downto 0),
      ADDRB(5 downto 0) => readPointer(5 downto 0),
      ADDRC(5 downto 0) => readPointer(5 downto 0),
      ADDRD(5 downto 0) => B"000000",
      DIA => data_out(3),
      DIB => data_out(4),
      DIC => data_out(5),
      DID => '0',
      DOA => \^axi_clk_3\,
      DOB => \^axi_clk_4\,
      DOC => \^axi_clk_5\,
      DOD => NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => data_out(6),
      DPO => \^axi_clk_6\,
      DPRA0 => readPointer(0),
      DPRA1 => readPointer(1),
      DPRA2 => readPointer(2),
      DPRA3 => readPointer(3),
      DPRA4 => readPointer(4),
      DPRA5 => readPointer(5),
      SPO => NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => data_out(7),
      DPO => \^axi_clk_7\,
      DPRA0 => readPointer(0),
      DPRA1 => readPointer(1),
      DPRA2 => readPointer(2),
      DPRA3 => readPointer(3),
      DPRA4 => readPointer(4),
      DPRA5 => readPointer(5),
      SPO => NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_in(5 downto 0),
      ADDRB(5 downto 0) => p_0_in(5 downto 0),
      ADDRC(5 downto 0) => p_0_in(5 downto 0),
      ADDRD(5 downto 0) => B"000000",
      DIA => data_out(0),
      DIB => data_out(1),
      DIC => data_out(2),
      DID => '0',
      DOA => axi_clk_22,
      DOB => \^axi_clk_8\,
      DOC => \^axi_clk_9\,
      DOD => NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\line_reg_r2_0_63_0_2_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => readPointer(5),
      I1 => readPointer(0),
      I2 => readPointer(3),
      I3 => readPointer(1),
      I4 => readPointer(2),
      I5 => readPointer(4),
      O => p_0_in(5)
    );
\line_reg_r2_0_63_0_2_i_2__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => readPointer(4),
      I1 => readPointer(2),
      I2 => readPointer(1),
      I3 => readPointer(3),
      I4 => readPointer(0),
      O => p_0_in(4)
    );
\line_reg_r2_0_63_0_2_i_3__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => readPointer(3),
      I1 => readPointer(1),
      I2 => readPointer(2),
      I3 => readPointer(0),
      O => p_0_in(3)
    );
\line_reg_r2_0_63_0_2_i_4__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => readPointer(2),
      I1 => readPointer(1),
      I2 => readPointer(0),
      O => p_0_in(2)
    );
\line_reg_r2_0_63_0_2_i_5__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => readPointer(0),
      I1 => readPointer(1),
      O => p_0_in(1)
    );
\line_reg_r2_0_63_0_2_i_6__18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => readPointer(0),
      O => p_0_in(0)
    );
line_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_in(5 downto 0),
      ADDRB(5 downto 0) => p_0_in(5 downto 0),
      ADDRC(5 downto 0) => p_0_in(5 downto 0),
      ADDRD(5 downto 0) => B"000000",
      DIA => data_out(3),
      DIB => data_out(4),
      DIC => data_out(5),
      DID => '0',
      DOA => \^axi_clk_10\,
      DOB => \^axi_clk_11\,
      DOC => axi_clk_23,
      DOD => NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => data_out(6),
      DPO => \^axi_clk_12\,
      DPRA0 => p_0_in(0),
      DPRA1 => p_0_in(1),
      DPRA2 => p_0_in(2),
      DPRA3 => p_0_in(3),
      DPRA4 => p_0_in(4),
      DPRA5 => p_0_in(5),
      SPO => NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => data_out(7),
      DPO => \^axi_clk_13\,
      DPRA0 => p_0_in(0),
      DPRA1 => p_0_in(1),
      DPRA2 => p_0_in(2),
      DPRA3 => p_0_in(3),
      DPRA4 => p_0_in(4),
      DPRA5 => p_0_in(5),
      SPO => NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => p_2_in(5 downto 1),
      ADDRA(0) => readPointer(0),
      ADDRB(5 downto 1) => p_2_in(5 downto 1),
      ADDRB(0) => readPointer(0),
      ADDRC(5 downto 1) => p_2_in(5 downto 1),
      ADDRC(0) => readPointer(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => data_out(0),
      DIB => data_out(1),
      DIC => data_out(2),
      DID => '0',
      DOA => \^axi_clk_14\,
      DOB => \^axi_clk_15\,
      DOC => \^axi_clk_16\,
      DOD => NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\line_reg_r3_0_63_0_2_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => readPointer(5),
      I1 => readPointer(2),
      I2 => readPointer(1),
      I3 => readPointer(3),
      I4 => readPointer(4),
      O => p_2_in(5)
    );
\line_reg_r3_0_63_0_2_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => readPointer(2),
      I1 => readPointer(1),
      I2 => readPointer(3),
      I3 => readPointer(4),
      O => p_2_in(4)
    );
\line_reg_r3_0_63_0_2_i_3__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => readPointer(3),
      I1 => readPointer(1),
      I2 => readPointer(2),
      O => p_2_in(3)
    );
\line_reg_r3_0_63_0_2_i_4__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => readPointer(1),
      I1 => readPointer(2),
      O => p_2_in(2)
    );
\line_reg_r3_0_63_0_2_i_5__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => readPointer(1),
      O => p_2_in(1)
    );
line_reg_r3_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 1) => p_2_in(5 downto 1),
      ADDRA(0) => readPointer(0),
      ADDRB(5 downto 1) => p_2_in(5 downto 1),
      ADDRB(0) => readPointer(0),
      ADDRC(5 downto 1) => p_2_in(5 downto 1),
      ADDRC(0) => readPointer(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => data_out(3),
      DIB => data_out(4),
      DIC => data_out(5),
      DID => '0',
      DOA => \^axi_clk_17\,
      DOB => \^axi_clk_18\,
      DOC => \^axi_clk_19\,
      DOD => NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => data_out(6),
      DPO => \^axi_clk_20\,
      DPRA0 => readPointer(0),
      DPRA1 => p_2_in(1),
      DPRA2 => p_2_in(2),
      DPRA3 => p_2_in(3),
      DPRA4 => p_2_in(4),
      DPRA5 => p_2_in(5),
      SPO => NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => data_out(7),
      DPO => \^axi_clk_21\,
      DPRA0 => readPointer(0),
      DPRA1 => p_2_in(1),
      DPRA2 => p_2_in(2),
      DPRA3 => p_2_in(3),
      DPRA4 => p_2_in(4),
      DPRA5 => p_2_in(5),
      SPO => NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\readPointer[5]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \readPointer_reg[0]_0\,
      I1 => currentRdLineBuffer(1),
      I2 => currentRdLineBuffer(0),
      O => lineBuffRdData(2)
    );
\readPointer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(2),
      D => p_0_in(0),
      Q => readPointer(0),
      R => axi_reset_n
    );
\readPointer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(2),
      D => p_0_in(1),
      Q => readPointer(1),
      R => axi_reset_n
    );
\readPointer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(2),
      D => p_0_in(2),
      Q => readPointer(2),
      R => axi_reset_n
    );
\readPointer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(2),
      D => p_0_in(3),
      Q => readPointer(3),
      R => axi_reset_n
    );
\readPointer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(2),
      D => p_0_in(4),
      Q => readPointer(4),
      R => axi_reset_n
    );
\readPointer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(2),
      D => p_0_in(5),
      Q => readPointer(5),
      R => axi_reset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_6 is
  port (
    \currentRdLineBuffer_reg[1]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    data_out0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    data_out01_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    data_out03_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_reset_n : in STD_LOGIC;
    axi_clk : in STD_LOGIC;
    \data_out[7]_i_4__0\ : in STD_LOGIC;
    \data_out[7]_i_4__0_0\ : in STD_LOGIC;
    currentRdLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out[7]_i_4__0_1\ : in STD_LOGIC;
    \data_out[7]_i_21\ : in STD_LOGIC;
    \data_out[7]_i_21_0\ : in STD_LOGIC;
    \data_out[7]_i_21_1\ : in STD_LOGIC;
    \data_out[7]_i_4__0_2\ : in STD_LOGIC;
    \data_out[7]_i_4__0_3\ : in STD_LOGIC;
    \data_out[7]_i_4__0_4\ : in STD_LOGIC;
    \data_out[7]_i_18__0\ : in STD_LOGIC;
    \data_out[7]_i_18__0_0\ : in STD_LOGIC;
    \data_out[7]_i_18__0_1\ : in STD_LOGIC;
    \data_out[7]_i_5__0\ : in STD_LOGIC;
    \data_out[7]_i_5__0_0\ : in STD_LOGIC;
    \data_out[7]_i_5__0_1\ : in STD_LOGIC;
    \data_out[7]_i_27\ : in STD_LOGIC;
    \data_out[7]_i_27_0\ : in STD_LOGIC;
    \data_out[7]_i_27_1\ : in STD_LOGIC;
    \readPointer_reg[0]_0\ : in STD_LOGIC;
    data_out : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_6 : entity is "lineBuffer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_6 is
  signal \^data_out0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_out01_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_out03_out\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lineBuffRdData : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \line_reg_r2_0_63_0_2_i_1__17_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_2__17_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_3__17_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_4__17_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_5__17_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_6__17_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_1__9_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_2__13_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_3__13_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_4__11_n_0\ : STD_LOGIC;
  signal \line_reg_r3_0_63_0_2_i_5__11_n_0\ : STD_LOGIC;
  signal readPointer : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of line_reg_r1_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of line_reg_r1_0_63_0_2 : label is "lB3/line";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of line_reg_r1_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of line_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of line_reg_r1_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r1_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r1_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r1_0_63_3_5 : label is "lB3/line";
  attribute ram_addr_begin of line_reg_r1_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r1_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r1_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r1_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r1_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r1_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r1_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r1_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r1_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_0_2 : label is "lB3/line";
  attribute ram_addr_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_0_2 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_3_5 : label is "lB3/line";
  attribute ram_addr_begin of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r2_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r2_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_0_63_0_2 : label is "lB3/line";
  attribute ram_addr_begin of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_0_2 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r3_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r3_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r3_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r3_0_63_3_5 : label is "lB3/line";
  attribute ram_addr_begin of line_reg_r3_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r3_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r3_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r3_0_63_6_6 : label is 6;
  attribute ram_addr_begin of line_reg_r3_0_63_7_7 : label is 0;
  attribute ram_addr_end of line_reg_r3_0_63_7_7 : label is 63;
  attribute ram_offset of line_reg_r3_0_63_7_7 : label is 0;
  attribute ram_slice_begin of line_reg_r3_0_63_7_7 : label is 7;
  attribute ram_slice_end of line_reg_r3_0_63_7_7 : label is 7;
begin
  data_out0(7 downto 0) <= \^data_out0\(7 downto 0);
  data_out01_out(7 downto 0) <= \^data_out01_out\(7 downto 0);
  data_out03_out(7 downto 0) <= \^data_out03_out\(7 downto 0);
\data_out[7]_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^data_out01_out\(0),
      I1 => \data_out[7]_i_4__0_2\,
      I2 => \data_out[7]_i_4__0_3\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_4__0_4\,
      O => \currentRdLineBuffer_reg[1]\(2)
    );
\data_out[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^data_out0\(0),
      I1 => \data_out[7]_i_4__0\,
      I2 => \data_out[7]_i_4__0_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_4__0_1\,
      O => \currentRdLineBuffer_reg[1]\(4)
    );
\data_out[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^data_out03_out\(0),
      I1 => \data_out[7]_i_5__0\,
      I2 => \data_out[7]_i_5__0_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_5__0_1\,
      O => \currentRdLineBuffer_reg[1]\(0)
    );
\data_out[7]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^data_out01_out\(5),
      I1 => \data_out[7]_i_18__0\,
      I2 => \data_out[7]_i_18__0_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_18__0_1\,
      O => \currentRdLineBuffer_reg[1]\(3)
    );
\data_out[7]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^data_out0\(5),
      I1 => \data_out[7]_i_21\,
      I2 => \data_out[7]_i_21_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_21_1\,
      O => \currentRdLineBuffer_reg[1]\(5)
    );
\data_out[7]_i_79__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAACCF000AACCF0"
    )
        port map (
      I0 => \^data_out03_out\(5),
      I1 => \data_out[7]_i_27\,
      I2 => \data_out[7]_i_27_0\,
      I3 => currentRdLineBuffer(1),
      I4 => currentRdLineBuffer(0),
      I5 => \data_out[7]_i_27_1\,
      O => \currentRdLineBuffer_reg[1]\(1)
    );
line_reg_r1_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => readPointer(5 downto 0),
      ADDRB(5 downto 0) => readPointer(5 downto 0),
      ADDRC(5 downto 0) => readPointer(5 downto 0),
      ADDRD(5 downto 0) => B"000000",
      DIA => data_out(0),
      DIB => data_out(1),
      DIC => data_out(2),
      DID => '0',
      DOA => \^data_out0\(0),
      DOB => \^data_out0\(1),
      DOC => \^data_out0\(2),
      DOD => NLW_line_reg_r1_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => readPointer(5 downto 0),
      ADDRB(5 downto 0) => readPointer(5 downto 0),
      ADDRC(5 downto 0) => readPointer(5 downto 0),
      ADDRD(5 downto 0) => B"000000",
      DIA => data_out(3),
      DIB => data_out(4),
      DIC => data_out(5),
      DID => '0',
      DOA => \^data_out0\(3),
      DOB => \^data_out0\(4),
      DOC => \^data_out0\(5),
      DOD => NLW_line_reg_r1_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => data_out(6),
      DPO => \^data_out0\(6),
      DPRA0 => readPointer(0),
      DPRA1 => readPointer(1),
      DPRA2 => readPointer(2),
      DPRA3 => readPointer(3),
      DPRA4 => readPointer(4),
      DPRA5 => readPointer(5),
      SPO => NLW_line_reg_r1_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r1_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => data_out(7),
      DPO => \^data_out0\(7),
      DPRA0 => readPointer(0),
      DPRA1 => readPointer(1),
      DPRA2 => readPointer(2),
      DPRA3 => readPointer(3),
      DPRA4 => readPointer(4),
      DPRA5 => readPointer(5),
      SPO => NLW_line_reg_r1_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__17_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__17_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__17_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__17_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__17_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__17_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__17_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__17_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__17_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__17_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__17_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__17_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__17_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__17_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__17_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__17_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__17_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__17_n_0\,
      ADDRD(5 downto 0) => B"000000",
      DIA => data_out(0),
      DIB => data_out(1),
      DIC => data_out(2),
      DID => '0',
      DOA => \^data_out01_out\(0),
      DOB => \^data_out01_out\(1),
      DOC => \^data_out01_out\(2),
      DOD => NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\line_reg_r2_0_63_0_2_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => readPointer(5),
      I1 => readPointer(0),
      I2 => readPointer(3),
      I3 => readPointer(1),
      I4 => readPointer(2),
      I5 => readPointer(4),
      O => \line_reg_r2_0_63_0_2_i_1__17_n_0\
    );
\line_reg_r2_0_63_0_2_i_2__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => readPointer(4),
      I1 => readPointer(2),
      I2 => readPointer(1),
      I3 => readPointer(3),
      I4 => readPointer(0),
      O => \line_reg_r2_0_63_0_2_i_2__17_n_0\
    );
\line_reg_r2_0_63_0_2_i_3__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => readPointer(3),
      I1 => readPointer(1),
      I2 => readPointer(2),
      I3 => readPointer(0),
      O => \line_reg_r2_0_63_0_2_i_3__17_n_0\
    );
\line_reg_r2_0_63_0_2_i_4__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => readPointer(2),
      I1 => readPointer(1),
      I2 => readPointer(0),
      O => \line_reg_r2_0_63_0_2_i_4__17_n_0\
    );
\line_reg_r2_0_63_0_2_i_5__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => readPointer(0),
      I1 => readPointer(1),
      O => \line_reg_r2_0_63_0_2_i_5__17_n_0\
    );
\line_reg_r2_0_63_0_2_i_6__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => readPointer(0),
      O => \line_reg_r2_0_63_0_2_i_6__17_n_0\
    );
line_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__17_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__17_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__17_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__17_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__17_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__17_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__17_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__17_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__17_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__17_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__17_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__17_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__17_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__17_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__17_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__17_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__17_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__17_n_0\,
      ADDRD(5 downto 0) => B"000000",
      DIA => data_out(3),
      DIB => data_out(4),
      DIC => data_out(5),
      DID => '0',
      DOA => \^data_out01_out\(3),
      DOB => \^data_out01_out\(4),
      DOC => \^data_out01_out\(5),
      DOD => NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => data_out(6),
      DPO => \^data_out01_out\(6),
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__17_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__17_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__17_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__17_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__17_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__17_n_0\,
      SPO => NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => data_out(7),
      DPO => \^data_out01_out\(7),
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__17_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__17_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__17_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__17_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__17_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__17_n_0\,
      SPO => NLW_line_reg_r2_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__9_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__13_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__13_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__11_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__11_n_0\,
      ADDRA(0) => readPointer(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__9_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__13_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__13_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__11_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__11_n_0\,
      ADDRB(0) => readPointer(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__9_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__13_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__13_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__11_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__11_n_0\,
      ADDRC(0) => readPointer(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => data_out(0),
      DIB => data_out(1),
      DIC => data_out(2),
      DID => '0',
      DOA => \^data_out03_out\(0),
      DOB => \^data_out03_out\(1),
      DOC => \^data_out03_out\(2),
      DOD => NLW_line_reg_r3_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\line_reg_r3_0_63_0_2_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => readPointer(5),
      I1 => readPointer(2),
      I2 => readPointer(1),
      I3 => readPointer(3),
      I4 => readPointer(4),
      O => \line_reg_r3_0_63_0_2_i_1__9_n_0\
    );
\line_reg_r3_0_63_0_2_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => readPointer(2),
      I1 => readPointer(1),
      I2 => readPointer(3),
      I3 => readPointer(4),
      O => \line_reg_r3_0_63_0_2_i_2__13_n_0\
    );
\line_reg_r3_0_63_0_2_i_3__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => readPointer(3),
      I1 => readPointer(1),
      I2 => readPointer(2),
      O => \line_reg_r3_0_63_0_2_i_3__13_n_0\
    );
\line_reg_r3_0_63_0_2_i_4__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => readPointer(1),
      I1 => readPointer(2),
      O => \line_reg_r3_0_63_0_2_i_4__11_n_0\
    );
\line_reg_r3_0_63_0_2_i_5__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => readPointer(1),
      O => \line_reg_r3_0_63_0_2_i_5__11_n_0\
    );
line_reg_r3_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r3_0_63_0_2_i_1__9_n_0\,
      ADDRA(4) => \line_reg_r3_0_63_0_2_i_2__13_n_0\,
      ADDRA(3) => \line_reg_r3_0_63_0_2_i_3__13_n_0\,
      ADDRA(2) => \line_reg_r3_0_63_0_2_i_4__11_n_0\,
      ADDRA(1) => \line_reg_r3_0_63_0_2_i_5__11_n_0\,
      ADDRA(0) => readPointer(0),
      ADDRB(5) => \line_reg_r3_0_63_0_2_i_1__9_n_0\,
      ADDRB(4) => \line_reg_r3_0_63_0_2_i_2__13_n_0\,
      ADDRB(3) => \line_reg_r3_0_63_0_2_i_3__13_n_0\,
      ADDRB(2) => \line_reg_r3_0_63_0_2_i_4__11_n_0\,
      ADDRB(1) => \line_reg_r3_0_63_0_2_i_5__11_n_0\,
      ADDRB(0) => readPointer(0),
      ADDRC(5) => \line_reg_r3_0_63_0_2_i_1__9_n_0\,
      ADDRC(4) => \line_reg_r3_0_63_0_2_i_2__13_n_0\,
      ADDRC(3) => \line_reg_r3_0_63_0_2_i_3__13_n_0\,
      ADDRC(2) => \line_reg_r3_0_63_0_2_i_4__11_n_0\,
      ADDRC(1) => \line_reg_r3_0_63_0_2_i_5__11_n_0\,
      ADDRC(0) => readPointer(0),
      ADDRD(5 downto 0) => B"000000",
      DIA => data_out(3),
      DIB => data_out(4),
      DIC => data_out(5),
      DID => '0',
      DOA => \^data_out03_out\(3),
      DOB => \^data_out03_out\(4),
      DOC => \^data_out03_out\(5),
      DOD => NLW_line_reg_r3_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => data_out(6),
      DPO => \^data_out03_out\(6),
      DPRA0 => readPointer(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__11_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__11_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__13_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__13_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__9_n_0\,
      SPO => NLW_line_reg_r3_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r3_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => data_out(7),
      DPO => \^data_out03_out\(7),
      DPRA0 => readPointer(0),
      DPRA1 => \line_reg_r3_0_63_0_2_i_5__11_n_0\,
      DPRA2 => \line_reg_r3_0_63_0_2_i_4__11_n_0\,
      DPRA3 => \line_reg_r3_0_63_0_2_i_3__13_n_0\,
      DPRA4 => \line_reg_r3_0_63_0_2_i_2__13_n_0\,
      DPRA5 => \line_reg_r3_0_63_0_2_i_1__9_n_0\,
      SPO => NLW_line_reg_r3_0_63_7_7_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\readPointer[5]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \readPointer_reg[0]_0\,
      I1 => currentRdLineBuffer(1),
      I2 => currentRdLineBuffer(0),
      O => lineBuffRdData(3)
    );
\readPointer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(3),
      D => \line_reg_r2_0_63_0_2_i_6__17_n_0\,
      Q => readPointer(0),
      R => axi_reset_n
    );
\readPointer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(3),
      D => \line_reg_r2_0_63_0_2_i_5__17_n_0\,
      Q => readPointer(1),
      R => axi_reset_n
    );
\readPointer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(3),
      D => \line_reg_r2_0_63_0_2_i_4__17_n_0\,
      Q => readPointer(2),
      R => axi_reset_n
    );
\readPointer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(3),
      D => \line_reg_r2_0_63_0_2_i_3__17_n_0\,
      Q => readPointer(3),
      R => axi_reset_n
    );
\readPointer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(3),
      D => \line_reg_r2_0_63_0_2_i_2__17_n_0\,
      Q => readPointer(4),
      R => axi_reset_n
    );
\readPointer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => lineBuffRdData(3),
      D => \line_reg_r2_0_63_0_2_i_1__17_n_0\,
      Q => readPointer(5),
      R => axi_reset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_7 is
  port (
    rd_line_buffer_reg : out STD_LOGIC;
    rd_line_buffer_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_line_buffer_reg_1 : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    mag_to_nms_valid : in STD_LOGIC;
    \data_out_reg[0]\ : in STD_LOGIC;
    data_out01_out : in STD_LOGIC_VECTOR ( 6 downto 0 );
    currentRdLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_out_reg[7]_i_6\ : in STD_LOGIC;
    \data_out_reg[7]_i_6_0\ : in STD_LOGIC;
    \data_out[7]_i_16\ : in STD_LOGIC;
    \data_out[7]_i_16_0\ : in STD_LOGIC;
    \data_out[7]_i_16_1\ : in STD_LOGIC;
    \data_out[7]_i_16_2\ : in STD_LOGIC;
    \data_out[7]_i_5_0\ : in STD_LOGIC;
    \data_out[7]_i_5_1\ : in STD_LOGIC;
    \data_out[7]_i_5_2\ : in STD_LOGIC;
    \data_out[7]_i_5_3\ : in STD_LOGIC;
    \data_out[7]_i_5_4\ : in STD_LOGIC;
    \data_out[7]_i_5_5\ : in STD_LOGIC;
    \data_out_reg[7]\ : in STD_LOGIC;
    \data_out_reg[7]_0\ : in STD_LOGIC;
    axi_reset_n : in STD_LOGIC;
    axi_clk : in STD_LOGIC;
    data_from_sobel_valid : in STD_LOGIC;
    dir_from_sobel : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_7 : entity is "lineBuffer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_7 is
  signal \^currentrdlinebuffer_reg[1]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \data_out[7]_i_19_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_20_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_35_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_36_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_37_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_38_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_39_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_40_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_41_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_42_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_43_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_44_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_45_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_46_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_5_n_0\ : STD_LOGIC;
  signal \data_out_reg[7]_i_21_n_0\ : STD_LOGIC;
  signal \data_out_reg[7]_i_22_n_0\ : STD_LOGIC;
  signal \data_out_reg[7]_i_23_n_0\ : STD_LOGIC;
  signal \data_out_reg[7]_i_24_n_0\ : STD_LOGIC;
  signal \data_out_reg[7]_i_25_n_0\ : STD_LOGIC;
  signal \data_out_reg[7]_i_26_n_0\ : STD_LOGIC;
  signal \data_out_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal dir_to_nms : STD_LOGIC_VECTOR ( 38 downto 35 );
  signal \line_reg_r2_0_63_0_2_i_1__11_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_2__11_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_3__11_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_4__11_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_5__11_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_6__11_n_0\ : STD_LOGIC;
  signal line_reg_r2_0_63_0_2_i_7_n_0 : STD_LOGIC;
  signal line_reg_r2_0_63_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_0_63_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_0_63_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_0_63_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_0_63_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_0_63_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_0_63_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_128_191_0_2_i_1_n_0 : STD_LOGIC;
  signal line_reg_r2_128_191_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_128_191_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_128_191_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_128_191_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_128_191_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_128_191_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_128_191_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_192_255_0_2_i_1_n_0 : STD_LOGIC;
  signal line_reg_r2_192_255_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_192_255_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_192_255_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_192_255_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_192_255_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_192_255_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_192_255_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_256_319_0_2_i_1_n_0 : STD_LOGIC;
  signal line_reg_r2_256_319_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_256_319_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_256_319_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_256_319_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_256_319_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_256_319_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_256_319_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_320_383_0_2_i_1_n_0 : STD_LOGIC;
  signal line_reg_r2_320_383_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_320_383_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_320_383_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_320_383_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_320_383_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_320_383_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_320_383_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_384_447_0_2_i_1_n_0 : STD_LOGIC;
  signal line_reg_r2_384_447_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_384_447_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_384_447_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_384_447_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_384_447_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_384_447_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_384_447_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_448_511_0_2_i_1_n_0 : STD_LOGIC;
  signal line_reg_r2_448_511_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_448_511_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_448_511_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_448_511_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_448_511_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_448_511_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_448_511_6_6_n_0 : STD_LOGIC;
  signal line_reg_r2_64_127_0_2_i_1_n_0 : STD_LOGIC;
  signal line_reg_r2_64_127_0_2_n_0 : STD_LOGIC;
  signal line_reg_r2_64_127_0_2_n_1 : STD_LOGIC;
  signal line_reg_r2_64_127_0_2_n_2 : STD_LOGIC;
  signal line_reg_r2_64_127_3_5_n_0 : STD_LOGIC;
  signal line_reg_r2_64_127_3_5_n_1 : STD_LOGIC;
  signal line_reg_r2_64_127_3_5_n_2 : STD_LOGIC;
  signal line_reg_r2_64_127_6_6_n_0 : STD_LOGIC;
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \readPointer[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \readPointer[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \readPointer[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \readPointer[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \readPointer[8]_i_3_n_0\ : STD_LOGIC;
  signal readPointer_reg : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \readPointer_reg_n_0_[0]\ : STD_LOGIC;
  signal \writePointer[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[0]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[1]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[2]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[3]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[4]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[5]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[6]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[7]\ : STD_LOGIC;
  signal \writePointer_reg_n_0_[8]\ : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_out[7]_i_1__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \data_out[7]_i_2\ : label is "soft_lutpair44";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of line_reg_r2_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_0_2 : label is "lB0/line";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of line_reg_r2_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of line_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_0_63_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_128_191_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_128_191_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_128_191_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_128_191_0_2 : label is 128;
  attribute ram_addr_end of line_reg_r2_128_191_0_2 : label is 191;
  attribute ram_offset of line_reg_r2_128_191_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_128_191_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_128_191_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_128_191_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_128_191_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_128_191_3_5 : label is 128;
  attribute ram_addr_end of line_reg_r2_128_191_3_5 : label is 191;
  attribute ram_offset of line_reg_r2_128_191_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_128_191_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_128_191_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_128_191_6_6 : label is 128;
  attribute ram_addr_end of line_reg_r2_128_191_6_6 : label is 191;
  attribute ram_offset of line_reg_r2_128_191_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_128_191_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_128_191_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_192_255_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_192_255_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_192_255_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_192_255_0_2 : label is 192;
  attribute ram_addr_end of line_reg_r2_192_255_0_2 : label is 255;
  attribute ram_offset of line_reg_r2_192_255_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_192_255_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_192_255_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_192_255_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_192_255_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_192_255_3_5 : label is 192;
  attribute ram_addr_end of line_reg_r2_192_255_3_5 : label is 255;
  attribute ram_offset of line_reg_r2_192_255_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_192_255_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_192_255_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_192_255_6_6 : label is 192;
  attribute ram_addr_end of line_reg_r2_192_255_6_6 : label is 255;
  attribute ram_offset of line_reg_r2_192_255_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_192_255_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_192_255_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_256_319_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_256_319_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_256_319_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_256_319_0_2 : label is 256;
  attribute ram_addr_end of line_reg_r2_256_319_0_2 : label is 319;
  attribute ram_offset of line_reg_r2_256_319_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_256_319_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_256_319_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_256_319_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_256_319_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_256_319_3_5 : label is 256;
  attribute ram_addr_end of line_reg_r2_256_319_3_5 : label is 319;
  attribute ram_offset of line_reg_r2_256_319_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_256_319_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_256_319_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_256_319_6_6 : label is 256;
  attribute ram_addr_end of line_reg_r2_256_319_6_6 : label is 319;
  attribute ram_offset of line_reg_r2_256_319_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_256_319_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_256_319_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_320_383_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_320_383_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_320_383_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_320_383_0_2 : label is 320;
  attribute ram_addr_end of line_reg_r2_320_383_0_2 : label is 383;
  attribute ram_offset of line_reg_r2_320_383_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_320_383_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_320_383_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_320_383_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_320_383_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_320_383_3_5 : label is 320;
  attribute ram_addr_end of line_reg_r2_320_383_3_5 : label is 383;
  attribute ram_offset of line_reg_r2_320_383_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_320_383_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_320_383_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_320_383_6_6 : label is 320;
  attribute ram_addr_end of line_reg_r2_320_383_6_6 : label is 383;
  attribute ram_offset of line_reg_r2_320_383_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_320_383_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_320_383_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_384_447_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_384_447_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_384_447_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_384_447_0_2 : label is 384;
  attribute ram_addr_end of line_reg_r2_384_447_0_2 : label is 447;
  attribute ram_offset of line_reg_r2_384_447_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_384_447_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_384_447_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_384_447_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_384_447_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_384_447_3_5 : label is 384;
  attribute ram_addr_end of line_reg_r2_384_447_3_5 : label is 447;
  attribute ram_offset of line_reg_r2_384_447_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_384_447_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_384_447_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_384_447_6_6 : label is 384;
  attribute ram_addr_end of line_reg_r2_384_447_6_6 : label is 447;
  attribute ram_offset of line_reg_r2_384_447_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_384_447_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_384_447_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_448_511_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_448_511_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_448_511_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_448_511_0_2 : label is 448;
  attribute ram_addr_end of line_reg_r2_448_511_0_2 : label is 511;
  attribute ram_offset of line_reg_r2_448_511_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_448_511_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_448_511_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_448_511_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_448_511_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_448_511_3_5 : label is 448;
  attribute ram_addr_end of line_reg_r2_448_511_3_5 : label is 511;
  attribute ram_offset of line_reg_r2_448_511_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_448_511_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_448_511_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_448_511_6_6 : label is 448;
  attribute ram_addr_end of line_reg_r2_448_511_6_6 : label is 511;
  attribute ram_offset of line_reg_r2_448_511_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_448_511_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_448_511_6_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_64_127_0_2 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_64_127_0_2 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_64_127_0_2 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_64_127_0_2 : label is 64;
  attribute ram_addr_end of line_reg_r2_64_127_0_2 : label is 127;
  attribute ram_offset of line_reg_r2_64_127_0_2 : label is 0;
  attribute ram_slice_begin of line_reg_r2_64_127_0_2 : label is 0;
  attribute ram_slice_end of line_reg_r2_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_64_127_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_64_127_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_64_127_3_5 : label is "lB0/line";
  attribute ram_addr_begin of line_reg_r2_64_127_3_5 : label is 64;
  attribute ram_addr_end of line_reg_r2_64_127_3_5 : label is 127;
  attribute ram_offset of line_reg_r2_64_127_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_64_127_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_64_127_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_64_127_6_6 : label is 64;
  attribute ram_addr_end of line_reg_r2_64_127_6_6 : label is 127;
  attribute ram_offset of line_reg_r2_64_127_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_64_127_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_64_127_6_6 : label is 6;
  attribute SOFT_HLUTNM of \readPointer[6]_i_1__2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \readPointer[7]_i_1__2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \writePointer[1]_i_1__2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \writePointer[2]_i_1__2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \writePointer[3]_i_1__2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \writePointer[4]_i_1__2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \writePointer[7]_i_1__2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \writePointer[8]_i_1__2\ : label is "soft_lutpair46";
begin
  \currentRdLineBuffer_reg[1]\(2 downto 0) <= \^currentrdlinebuffer_reg[1]\(2 downto 0);
\data_out[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFA0CFAFC0A0C0"
    )
        port map (
      I0 => \data_out_reg[7]_i_22_n_0\,
      I1 => data_out01_out(1),
      I2 => currentRdLineBuffer(1),
      I3 => currentRdLineBuffer(0),
      I4 => \data_out[7]_i_16\,
      I5 => \data_out[7]_i_16_0\,
      O => \^currentrdlinebuffer_reg[1]\(1)
    );
\data_out[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFA0CFAFC0A0C0"
    )
        port map (
      I0 => \data_out_reg[7]_i_23_n_0\,
      I1 => data_out01_out(2),
      I2 => currentRdLineBuffer(1),
      I3 => currentRdLineBuffer(0),
      I4 => \data_out[7]_i_16_1\,
      I5 => \data_out[7]_i_16_2\,
      O => \^currentrdlinebuffer_reg[1]\(2)
    );
\data_out[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFA0CFAFC0A0C0"
    )
        port map (
      I0 => \data_out_reg[7]_i_24_n_0\,
      I1 => data_out01_out(0),
      I2 => currentRdLineBuffer(1),
      I3 => currentRdLineBuffer(0),
      I4 => \data_out_reg[7]_i_6\,
      I5 => \data_out_reg[7]_i_6_0\,
      O => \^currentrdlinebuffer_reg[1]\(0)
    );
\data_out[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFA0CFAFC0A0C0"
    )
        port map (
      I0 => \data_out_reg[7]_i_25_n_0\,
      I1 => data_out01_out(3),
      I2 => currentRdLineBuffer(1),
      I3 => currentRdLineBuffer(0),
      I4 => \data_out[7]_i_5_0\,
      I5 => \data_out[7]_i_5_1\,
      O => dir_to_nms(35)
    );
\data_out[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFA0CFAFC0A0C0"
    )
        port map (
      I0 => \data_out_reg[7]_i_26_n_0\,
      I1 => data_out01_out(5),
      I2 => currentRdLineBuffer(1),
      I3 => currentRdLineBuffer(0),
      I4 => \data_out[7]_i_5_4\,
      I5 => \data_out[7]_i_5_5\,
      O => dir_to_nms(37)
    );
\data_out[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_192_255_6_6_n_0,
      I1 => line_reg_r2_128_191_6_6_n_0,
      I2 => \readPointer[7]_i_1__2_n_0\,
      I3 => line_reg_r2_64_127_6_6_n_0,
      I4 => \readPointer[6]_i_1__2_n_0\,
      I5 => line_reg_r2_0_63_6_6_n_0,
      O => \data_out[7]_i_19_n_0\
    );
\data_out[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => E(0),
      I1 => dir_to_nms(38),
      I2 => \data_out[7]_i_5_n_0\,
      I3 => mag_to_nms_valid,
      I4 => \data_out_reg[0]\,
      O => rd_line_buffer_reg
    );
\data_out[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => mag_to_nms_valid,
      I1 => \data_out[7]_i_5_n_0\,
      I2 => dir_to_nms(38),
      I3 => E(0),
      O => rd_line_buffer_reg_1
    );
\data_out[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_448_511_6_6_n_0,
      I1 => line_reg_r2_384_447_6_6_n_0,
      I2 => \readPointer[7]_i_1__2_n_0\,
      I3 => line_reg_r2_320_383_6_6_n_0,
      I4 => \readPointer[6]_i_1__2_n_0\,
      I5 => line_reg_r2_256_319_6_6_n_0,
      O => \data_out[7]_i_20_n_0\
    );
\data_out[7]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_192_255_3_5_n_1,
      I1 => line_reg_r2_128_191_3_5_n_1,
      I2 => \readPointer[7]_i_1__2_n_0\,
      I3 => line_reg_r2_64_127_3_5_n_1,
      I4 => \readPointer[6]_i_1__2_n_0\,
      I5 => line_reg_r2_0_63_3_5_n_1,
      O => \data_out[7]_i_35_n_0\
    );
\data_out[7]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_448_511_3_5_n_1,
      I1 => line_reg_r2_384_447_3_5_n_1,
      I2 => \readPointer[7]_i_1__2_n_0\,
      I3 => line_reg_r2_320_383_3_5_n_1,
      I4 => \readPointer[6]_i_1__2_n_0\,
      I5 => line_reg_r2_256_319_3_5_n_1,
      O => \data_out[7]_i_36_n_0\
    );
\data_out[7]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_192_255_0_2_n_1,
      I1 => line_reg_r2_128_191_0_2_n_1,
      I2 => \readPointer[7]_i_1__2_n_0\,
      I3 => line_reg_r2_64_127_0_2_n_1,
      I4 => \readPointer[6]_i_1__2_n_0\,
      I5 => line_reg_r2_0_63_0_2_n_1,
      O => \data_out[7]_i_37_n_0\
    );
\data_out[7]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_448_511_0_2_n_1,
      I1 => line_reg_r2_384_447_0_2_n_1,
      I2 => \readPointer[7]_i_1__2_n_0\,
      I3 => line_reg_r2_320_383_0_2_n_1,
      I4 => \readPointer[6]_i_1__2_n_0\,
      I5 => line_reg_r2_256_319_0_2_n_1,
      O => \data_out[7]_i_38_n_0\
    );
\data_out[7]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_192_255_0_2_n_2,
      I1 => line_reg_r2_128_191_0_2_n_2,
      I2 => \readPointer[7]_i_1__2_n_0\,
      I3 => line_reg_r2_64_127_0_2_n_2,
      I4 => \readPointer[6]_i_1__2_n_0\,
      I5 => line_reg_r2_0_63_0_2_n_2,
      O => \data_out[7]_i_39_n_0\
    );
\data_out[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFA0CFAFC0A0C0"
    )
        port map (
      I0 => \data_out_reg[7]_i_8_n_0\,
      I1 => data_out01_out(6),
      I2 => currentRdLineBuffer(1),
      I3 => currentRdLineBuffer(0),
      I4 => \data_out_reg[7]\,
      I5 => \data_out_reg[7]_0\,
      O => dir_to_nms(38)
    );
\data_out[7]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_448_511_0_2_n_2,
      I1 => line_reg_r2_384_447_0_2_n_2,
      I2 => \readPointer[7]_i_1__2_n_0\,
      I3 => line_reg_r2_320_383_0_2_n_2,
      I4 => \readPointer[6]_i_1__2_n_0\,
      I5 => line_reg_r2_256_319_0_2_n_2,
      O => \data_out[7]_i_40_n_0\
    );
\data_out[7]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_192_255_0_2_n_0,
      I1 => line_reg_r2_128_191_0_2_n_0,
      I2 => \readPointer[7]_i_1__2_n_0\,
      I3 => line_reg_r2_64_127_0_2_n_0,
      I4 => \readPointer[6]_i_1__2_n_0\,
      I5 => line_reg_r2_0_63_0_2_n_0,
      O => \data_out[7]_i_41_n_0\
    );
\data_out[7]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_448_511_0_2_n_0,
      I1 => line_reg_r2_384_447_0_2_n_0,
      I2 => \readPointer[7]_i_1__2_n_0\,
      I3 => line_reg_r2_320_383_0_2_n_0,
      I4 => \readPointer[6]_i_1__2_n_0\,
      I5 => line_reg_r2_256_319_0_2_n_0,
      O => \data_out[7]_i_42_n_0\
    );
\data_out[7]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_192_255_3_5_n_0,
      I1 => line_reg_r2_128_191_3_5_n_0,
      I2 => \readPointer[7]_i_1__2_n_0\,
      I3 => line_reg_r2_64_127_3_5_n_0,
      I4 => \readPointer[6]_i_1__2_n_0\,
      I5 => line_reg_r2_0_63_3_5_n_0,
      O => \data_out[7]_i_43_n_0\
    );
\data_out[7]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_448_511_3_5_n_0,
      I1 => line_reg_r2_384_447_3_5_n_0,
      I2 => \readPointer[7]_i_1__2_n_0\,
      I3 => line_reg_r2_320_383_3_5_n_0,
      I4 => \readPointer[6]_i_1__2_n_0\,
      I5 => line_reg_r2_256_319_3_5_n_0,
      O => \data_out[7]_i_44_n_0\
    );
\data_out[7]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_192_255_3_5_n_2,
      I1 => line_reg_r2_128_191_3_5_n_2,
      I2 => \readPointer[7]_i_1__2_n_0\,
      I3 => line_reg_r2_64_127_3_5_n_2,
      I4 => \readPointer[6]_i_1__2_n_0\,
      I5 => line_reg_r2_0_63_3_5_n_2,
      O => \data_out[7]_i_45_n_0\
    );
\data_out[7]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => line_reg_r2_448_511_3_5_n_2,
      I1 => line_reg_r2_384_447_3_5_n_2,
      I2 => \readPointer[7]_i_1__2_n_0\,
      I3 => line_reg_r2_320_383_3_5_n_2,
      I4 => \readPointer[6]_i_1__2_n_0\,
      I5 => line_reg_r2_256_319_3_5_n_2,
      O => \data_out[7]_i_46_n_0\
    );
\data_out[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000514"
    )
        port map (
      I0 => dir_to_nms(36),
      I1 => \^currentrdlinebuffer_reg[1]\(1),
      I2 => \^currentrdlinebuffer_reg[1]\(2),
      I3 => \^currentrdlinebuffer_reg[1]\(0),
      I4 => dir_to_nms(35),
      I5 => dir_to_nms(37),
      O => \data_out[7]_i_5_n_0\
    );
\data_out[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFCFA0CFAFC0A0C0"
    )
        port map (
      I0 => \data_out_reg[7]_i_21_n_0\,
      I1 => data_out01_out(4),
      I2 => currentRdLineBuffer(1),
      I3 => currentRdLineBuffer(0),
      I4 => \data_out[7]_i_5_2\,
      I5 => \data_out[7]_i_5_3\,
      O => dir_to_nms(36)
    );
\data_out_reg[7]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_35_n_0\,
      I1 => \data_out[7]_i_36_n_0\,
      O => \data_out_reg[7]_i_21_n_0\,
      S => \readPointer[8]_i_2__0_n_0\
    );
\data_out_reg[7]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_37_n_0\,
      I1 => \data_out[7]_i_38_n_0\,
      O => \data_out_reg[7]_i_22_n_0\,
      S => \readPointer[8]_i_2__0_n_0\
    );
\data_out_reg[7]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_39_n_0\,
      I1 => \data_out[7]_i_40_n_0\,
      O => \data_out_reg[7]_i_23_n_0\,
      S => \readPointer[8]_i_2__0_n_0\
    );
\data_out_reg[7]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_41_n_0\,
      I1 => \data_out[7]_i_42_n_0\,
      O => \data_out_reg[7]_i_24_n_0\,
      S => \readPointer[8]_i_2__0_n_0\
    );
\data_out_reg[7]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_43_n_0\,
      I1 => \data_out[7]_i_44_n_0\,
      O => \data_out_reg[7]_i_25_n_0\,
      S => \readPointer[8]_i_2__0_n_0\
    );
\data_out_reg[7]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_45_n_0\,
      I1 => \data_out[7]_i_46_n_0\,
      O => \data_out_reg[7]_i_26_n_0\,
      S => \readPointer[8]_i_2__0_n_0\
    );
\data_out_reg[7]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \data_out[7]_i_19_n_0\,
      I1 => \data_out[7]_i_20_n_0\,
      O => \data_out_reg[7]_i_8_n_0\,
      S => \readPointer[8]_i_2__0_n_0\
    );
line_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRA(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRB(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRC(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => dir_from_sobel(0),
      DIB => dir_from_sobel(1),
      DIC => '0',
      DID => '0',
      DOA => line_reg_r2_0_63_0_2_n_0,
      DOB => line_reg_r2_0_63_0_2_n_1,
      DOC => line_reg_r2_0_63_0_2_n_2,
      DOD => NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r2_0_63_0_2_i_1__11_n_0\
    );
\line_reg_r2_0_63_0_2_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => data_from_sobel_valid,
      I1 => axi_reset_n,
      I2 => \writePointer_reg_n_0_[8]\,
      I3 => \writePointer_reg_n_0_[6]\,
      I4 => \writePointer_reg_n_0_[7]\,
      O => \line_reg_r2_0_63_0_2_i_1__11_n_0\
    );
\line_reg_r2_0_63_0_2_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => readPointer_reg(4),
      I1 => readPointer_reg(2),
      I2 => \readPointer_reg_n_0_[0]\,
      I3 => readPointer_reg(1),
      I4 => readPointer_reg(3),
      I5 => readPointer_reg(5),
      O => \line_reg_r2_0_63_0_2_i_2__11_n_0\
    );
\line_reg_r2_0_63_0_2_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => readPointer_reg(3),
      I1 => readPointer_reg(1),
      I2 => \readPointer_reg_n_0_[0]\,
      I3 => readPointer_reg(2),
      I4 => readPointer_reg(4),
      O => \line_reg_r2_0_63_0_2_i_3__11_n_0\
    );
\line_reg_r2_0_63_0_2_i_4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => readPointer_reg(2),
      I1 => \readPointer_reg_n_0_[0]\,
      I2 => readPointer_reg(1),
      I3 => readPointer_reg(3),
      O => \line_reg_r2_0_63_0_2_i_4__11_n_0\
    );
\line_reg_r2_0_63_0_2_i_5__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => readPointer_reg(1),
      I1 => \readPointer_reg_n_0_[0]\,
      I2 => readPointer_reg(2),
      O => \line_reg_r2_0_63_0_2_i_5__11_n_0\
    );
\line_reg_r2_0_63_0_2_i_6__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \readPointer_reg_n_0_[0]\,
      I1 => readPointer_reg(1),
      O => \line_reg_r2_0_63_0_2_i_6__11_n_0\
    );
line_reg_r2_0_63_0_2_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \readPointer_reg_n_0_[0]\,
      O => line_reg_r2_0_63_0_2_i_7_n_0
    );
line_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRA(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRB(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRC(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => '0',
      DIB => '0',
      DIC => '0',
      DID => '0',
      DOA => line_reg_r2_0_63_3_5_n_0,
      DOB => line_reg_r2_0_63_3_5_n_1,
      DOC => line_reg_r2_0_63_3_5_n_2,
      DOD => NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r2_0_63_0_2_i_1__11_n_0\
    );
line_reg_r2_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => '0',
      DPO => line_reg_r2_0_63_6_6_n_0,
      DPRA0 => line_reg_r2_0_63_0_2_i_7_n_0,
      DPRA1 => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      SPO => NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => \line_reg_r2_0_63_0_2_i_1__11_n_0\
    );
line_reg_r2_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRA(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRB(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRC(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => dir_from_sobel(0),
      DIB => dir_from_sobel(1),
      DIC => '0',
      DID => '0',
      DOA => line_reg_r2_128_191_0_2_n_0,
      DOB => line_reg_r2_128_191_0_2_n_1,
      DOC => line_reg_r2_128_191_0_2_n_2,
      DOD => NLW_line_reg_r2_128_191_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r2_128_191_0_2_i_1_n_0
    );
line_reg_r2_128_191_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \writePointer_reg_n_0_[6]\,
      I1 => \writePointer_reg_n_0_[8]\,
      I2 => \writePointer_reg_n_0_[7]\,
      I3 => data_from_sobel_valid,
      I4 => axi_reset_n,
      O => line_reg_r2_128_191_0_2_i_1_n_0
    );
line_reg_r2_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRA(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRB(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRC(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => '0',
      DIB => '0',
      DIC => '0',
      DID => '0',
      DOA => line_reg_r2_128_191_3_5_n_0,
      DOB => line_reg_r2_128_191_3_5_n_1,
      DOC => line_reg_r2_128_191_3_5_n_2,
      DOD => NLW_line_reg_r2_128_191_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r2_128_191_0_2_i_1_n_0
    );
line_reg_r2_128_191_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => '0',
      DPO => line_reg_r2_128_191_6_6_n_0,
      DPRA0 => line_reg_r2_0_63_0_2_i_7_n_0,
      DPRA1 => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      SPO => NLW_line_reg_r2_128_191_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r2_128_191_0_2_i_1_n_0
    );
line_reg_r2_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRA(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRB(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRC(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => dir_from_sobel(0),
      DIB => dir_from_sobel(1),
      DIC => '0',
      DID => '0',
      DOA => line_reg_r2_192_255_0_2_n_0,
      DOB => line_reg_r2_192_255_0_2_n_1,
      DOC => line_reg_r2_192_255_0_2_n_2,
      DOD => NLW_line_reg_r2_192_255_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r2_192_255_0_2_i_1_n_0
    );
line_reg_r2_192_255_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => data_from_sobel_valid,
      I1 => axi_reset_n,
      I2 => \writePointer_reg_n_0_[8]\,
      I3 => \writePointer_reg_n_0_[6]\,
      I4 => \writePointer_reg_n_0_[7]\,
      O => line_reg_r2_192_255_0_2_i_1_n_0
    );
line_reg_r2_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRA(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRB(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRC(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => '0',
      DIB => '0',
      DIC => '0',
      DID => '0',
      DOA => line_reg_r2_192_255_3_5_n_0,
      DOB => line_reg_r2_192_255_3_5_n_1,
      DOC => line_reg_r2_192_255_3_5_n_2,
      DOD => NLW_line_reg_r2_192_255_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r2_192_255_0_2_i_1_n_0
    );
line_reg_r2_192_255_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => '0',
      DPO => line_reg_r2_192_255_6_6_n_0,
      DPRA0 => line_reg_r2_0_63_0_2_i_7_n_0,
      DPRA1 => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      SPO => NLW_line_reg_r2_192_255_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r2_192_255_0_2_i_1_n_0
    );
line_reg_r2_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRA(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRB(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRC(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => dir_from_sobel(0),
      DIB => dir_from_sobel(1),
      DIC => '0',
      DID => '0',
      DOA => line_reg_r2_256_319_0_2_n_0,
      DOB => line_reg_r2_256_319_0_2_n_1,
      DOC => line_reg_r2_256_319_0_2_n_2,
      DOD => NLW_line_reg_r2_256_319_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r2_256_319_0_2_i_1_n_0
    );
line_reg_r2_256_319_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \writePointer_reg_n_0_[6]\,
      I1 => \writePointer_reg_n_0_[7]\,
      I2 => \writePointer_reg_n_0_[8]\,
      I3 => data_from_sobel_valid,
      I4 => axi_reset_n,
      O => line_reg_r2_256_319_0_2_i_1_n_0
    );
line_reg_r2_256_319_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRA(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRB(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRC(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => '0',
      DIB => '0',
      DIC => '0',
      DID => '0',
      DOA => line_reg_r2_256_319_3_5_n_0,
      DOB => line_reg_r2_256_319_3_5_n_1,
      DOC => line_reg_r2_256_319_3_5_n_2,
      DOD => NLW_line_reg_r2_256_319_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r2_256_319_0_2_i_1_n_0
    );
line_reg_r2_256_319_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => '0',
      DPO => line_reg_r2_256_319_6_6_n_0,
      DPRA0 => line_reg_r2_0_63_0_2_i_7_n_0,
      DPRA1 => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      SPO => NLW_line_reg_r2_256_319_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r2_256_319_0_2_i_1_n_0
    );
line_reg_r2_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRA(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRB(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRC(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => dir_from_sobel(0),
      DIB => dir_from_sobel(1),
      DIC => '0',
      DID => '0',
      DOA => line_reg_r2_320_383_0_2_n_0,
      DOB => line_reg_r2_320_383_0_2_n_1,
      DOC => line_reg_r2_320_383_0_2_n_2,
      DOD => NLW_line_reg_r2_320_383_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r2_320_383_0_2_i_1_n_0
    );
line_reg_r2_320_383_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => data_from_sobel_valid,
      I1 => axi_reset_n,
      I2 => \writePointer_reg_n_0_[7]\,
      I3 => \writePointer_reg_n_0_[6]\,
      I4 => \writePointer_reg_n_0_[8]\,
      O => line_reg_r2_320_383_0_2_i_1_n_0
    );
line_reg_r2_320_383_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRA(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRB(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRC(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => '0',
      DIB => '0',
      DIC => '0',
      DID => '0',
      DOA => line_reg_r2_320_383_3_5_n_0,
      DOB => line_reg_r2_320_383_3_5_n_1,
      DOC => line_reg_r2_320_383_3_5_n_2,
      DOD => NLW_line_reg_r2_320_383_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r2_320_383_0_2_i_1_n_0
    );
line_reg_r2_320_383_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => '0',
      DPO => line_reg_r2_320_383_6_6_n_0,
      DPRA0 => line_reg_r2_0_63_0_2_i_7_n_0,
      DPRA1 => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      SPO => NLW_line_reg_r2_320_383_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r2_320_383_0_2_i_1_n_0
    );
line_reg_r2_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRA(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRB(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRC(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => dir_from_sobel(0),
      DIB => dir_from_sobel(1),
      DIC => '0',
      DID => '0',
      DOA => line_reg_r2_384_447_0_2_n_0,
      DOB => line_reg_r2_384_447_0_2_n_1,
      DOC => line_reg_r2_384_447_0_2_n_2,
      DOD => NLW_line_reg_r2_384_447_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r2_384_447_0_2_i_1_n_0
    );
line_reg_r2_384_447_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => data_from_sobel_valid,
      I1 => axi_reset_n,
      I2 => \writePointer_reg_n_0_[6]\,
      I3 => \writePointer_reg_n_0_[7]\,
      I4 => \writePointer_reg_n_0_[8]\,
      O => line_reg_r2_384_447_0_2_i_1_n_0
    );
line_reg_r2_384_447_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRA(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRB(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRC(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => '0',
      DIB => '0',
      DIC => '0',
      DID => '0',
      DOA => line_reg_r2_384_447_3_5_n_0,
      DOB => line_reg_r2_384_447_3_5_n_1,
      DOC => line_reg_r2_384_447_3_5_n_2,
      DOD => NLW_line_reg_r2_384_447_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r2_384_447_0_2_i_1_n_0
    );
line_reg_r2_384_447_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => '0',
      DPO => line_reg_r2_384_447_6_6_n_0,
      DPRA0 => line_reg_r2_0_63_0_2_i_7_n_0,
      DPRA1 => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      SPO => NLW_line_reg_r2_384_447_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r2_384_447_0_2_i_1_n_0
    );
line_reg_r2_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRA(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRB(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRC(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => dir_from_sobel(0),
      DIB => dir_from_sobel(1),
      DIC => '0',
      DID => '0',
      DOA => line_reg_r2_448_511_0_2_n_0,
      DOB => line_reg_r2_448_511_0_2_n_1,
      DOC => line_reg_r2_448_511_0_2_n_2,
      DOD => NLW_line_reg_r2_448_511_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r2_448_511_0_2_i_1_n_0
    );
line_reg_r2_448_511_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \writePointer_reg_n_0_[8]\,
      I1 => data_from_sobel_valid,
      I2 => axi_reset_n,
      I3 => \writePointer_reg_n_0_[6]\,
      I4 => \writePointer_reg_n_0_[7]\,
      O => line_reg_r2_448_511_0_2_i_1_n_0
    );
line_reg_r2_448_511_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRA(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRB(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRC(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => '0',
      DIB => '0',
      DIC => '0',
      DID => '0',
      DOA => line_reg_r2_448_511_3_5_n_0,
      DOB => line_reg_r2_448_511_3_5_n_1,
      DOC => line_reg_r2_448_511_3_5_n_2,
      DOD => NLW_line_reg_r2_448_511_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r2_448_511_0_2_i_1_n_0
    );
line_reg_r2_448_511_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => '0',
      DPO => line_reg_r2_448_511_6_6_n_0,
      DPRA0 => line_reg_r2_0_63_0_2_i_7_n_0,
      DPRA1 => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      SPO => NLW_line_reg_r2_448_511_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r2_448_511_0_2_i_1_n_0
    );
line_reg_r2_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRA(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRB(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRC(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => dir_from_sobel(0),
      DIB => dir_from_sobel(1),
      DIC => '0',
      DID => '0',
      DOA => line_reg_r2_64_127_0_2_n_0,
      DOB => line_reg_r2_64_127_0_2_n_1,
      DOC => line_reg_r2_64_127_0_2_n_2,
      DOD => NLW_line_reg_r2_64_127_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r2_64_127_0_2_i_1_n_0
    );
line_reg_r2_64_127_0_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \writePointer_reg_n_0_[7]\,
      I1 => \writePointer_reg_n_0_[8]\,
      I2 => \writePointer_reg_n_0_[6]\,
      I3 => data_from_sobel_valid,
      I4 => axi_reset_n,
      O => line_reg_r2_64_127_0_2_i_1_n_0
    );
line_reg_r2_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRA(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRB(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      ADDRC(0) => line_reg_r2_0_63_0_2_i_7_n_0,
      ADDRD(5) => \writePointer_reg_n_0_[5]\,
      ADDRD(4) => \writePointer_reg_n_0_[4]\,
      ADDRD(3) => \writePointer_reg_n_0_[3]\,
      ADDRD(2) => \writePointer_reg_n_0_[2]\,
      ADDRD(1) => \writePointer_reg_n_0_[1]\,
      ADDRD(0) => \writePointer_reg_n_0_[0]\,
      DIA => '0',
      DIB => '0',
      DIC => '0',
      DID => '0',
      DOA => line_reg_r2_64_127_3_5_n_0,
      DOB => line_reg_r2_64_127_3_5_n_1,
      DOC => line_reg_r2_64_127_3_5_n_2,
      DOD => NLW_line_reg_r2_64_127_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r2_64_127_0_2_i_1_n_0
    );
line_reg_r2_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \writePointer_reg_n_0_[0]\,
      A1 => \writePointer_reg_n_0_[1]\,
      A2 => \writePointer_reg_n_0_[2]\,
      A3 => \writePointer_reg_n_0_[3]\,
      A4 => \writePointer_reg_n_0_[4]\,
      A5 => \writePointer_reg_n_0_[5]\,
      D => '0',
      DPO => line_reg_r2_64_127_6_6_n_0,
      DPRA0 => line_reg_r2_0_63_0_2_i_7_n_0,
      DPRA1 => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      SPO => NLW_line_reg_r2_64_127_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => line_reg_r2_64_127_0_2_i_1_n_0
    );
\readPointer[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \readPointer[8]_i_3_n_0\,
      I1 => readPointer_reg(6),
      O => \readPointer[6]_i_1__2_n_0\
    );
\readPointer[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => readPointer_reg(6),
      I1 => \readPointer[8]_i_3_n_0\,
      I2 => readPointer_reg(7),
      O => \readPointer[7]_i_1__2_n_0\
    );
\readPointer[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => currentRdLineBuffer(0),
      I1 => currentRdLineBuffer(1),
      I2 => E(0),
      O => \readPointer[8]_i_1__2_n_0\
    );
\readPointer[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => readPointer_reg(7),
      I1 => \readPointer[8]_i_3_n_0\,
      I2 => readPointer_reg(6),
      I3 => readPointer_reg(8),
      O => \readPointer[8]_i_2__0_n_0\
    );
\readPointer[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => readPointer_reg(4),
      I1 => readPointer_reg(2),
      I2 => \readPointer_reg_n_0_[0]\,
      I3 => readPointer_reg(1),
      I4 => readPointer_reg(3),
      I5 => readPointer_reg(5),
      O => \readPointer[8]_i_3_n_0\
    );
\readPointer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \readPointer[8]_i_1__2_n_0\,
      D => line_reg_r2_0_63_0_2_i_7_n_0,
      Q => \readPointer_reg_n_0_[0]\,
      R => axi_reset_n
    );
\readPointer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \readPointer[8]_i_1__2_n_0\,
      D => \line_reg_r2_0_63_0_2_i_6__11_n_0\,
      Q => readPointer_reg(1),
      R => axi_reset_n
    );
\readPointer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \readPointer[8]_i_1__2_n_0\,
      D => \line_reg_r2_0_63_0_2_i_5__11_n_0\,
      Q => readPointer_reg(2),
      R => axi_reset_n
    );
\readPointer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \readPointer[8]_i_1__2_n_0\,
      D => \line_reg_r2_0_63_0_2_i_4__11_n_0\,
      Q => readPointer_reg(3),
      R => axi_reset_n
    );
\readPointer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \readPointer[8]_i_1__2_n_0\,
      D => \line_reg_r2_0_63_0_2_i_3__11_n_0\,
      Q => readPointer_reg(4),
      R => axi_reset_n
    );
\readPointer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \readPointer[8]_i_1__2_n_0\,
      D => \line_reg_r2_0_63_0_2_i_2__11_n_0\,
      Q => readPointer_reg(5),
      R => axi_reset_n
    );
\readPointer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \readPointer[8]_i_1__2_n_0\,
      D => \readPointer[6]_i_1__2_n_0\,
      Q => readPointer_reg(6),
      R => axi_reset_n
    );
\readPointer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \readPointer[8]_i_1__2_n_0\,
      D => \readPointer[7]_i_1__2_n_0\,
      Q => readPointer_reg(7),
      R => axi_reset_n
    );
\readPointer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \readPointer[8]_i_1__2_n_0\,
      D => \readPointer[8]_i_2__0_n_0\,
      Q => readPointer_reg(8),
      R => axi_reset_n
    );
\writePointer[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \writePointer_reg_n_0_[0]\,
      O => \p_0_in__4\(0)
    );
\writePointer[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \writePointer_reg_n_0_[0]\,
      I1 => \writePointer_reg_n_0_[1]\,
      O => \p_0_in__4\(1)
    );
\writePointer[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \writePointer_reg_n_0_[1]\,
      I1 => \writePointer_reg_n_0_[0]\,
      I2 => \writePointer_reg_n_0_[2]\,
      O => \p_0_in__4\(2)
    );
\writePointer[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \writePointer_reg_n_0_[2]\,
      I1 => \writePointer_reg_n_0_[0]\,
      I2 => \writePointer_reg_n_0_[1]\,
      I3 => \writePointer_reg_n_0_[3]\,
      O => \p_0_in__4\(3)
    );
\writePointer[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \writePointer_reg_n_0_[3]\,
      I1 => \writePointer_reg_n_0_[1]\,
      I2 => \writePointer_reg_n_0_[0]\,
      I3 => \writePointer_reg_n_0_[2]\,
      I4 => \writePointer_reg_n_0_[4]\,
      O => \p_0_in__4\(4)
    );
\writePointer[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \writePointer_reg_n_0_[4]\,
      I1 => \writePointer_reg_n_0_[2]\,
      I2 => \writePointer_reg_n_0_[0]\,
      I3 => \writePointer_reg_n_0_[1]\,
      I4 => \writePointer_reg_n_0_[3]\,
      I5 => \writePointer_reg_n_0_[5]\,
      O => \p_0_in__4\(5)
    );
\writePointer[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \writePointer[8]_i_2__2_n_0\,
      I1 => \writePointer_reg_n_0_[6]\,
      O => \p_0_in__4\(6)
    );
\writePointer[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \writePointer_reg_n_0_[6]\,
      I1 => \writePointer[8]_i_2__2_n_0\,
      I2 => \writePointer_reg_n_0_[7]\,
      O => \p_0_in__4\(7)
    );
\writePointer[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \writePointer_reg_n_0_[7]\,
      I1 => \writePointer[8]_i_2__2_n_0\,
      I2 => \writePointer_reg_n_0_[6]\,
      I3 => \writePointer_reg_n_0_[8]\,
      O => \p_0_in__4\(8)
    );
\writePointer[8]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => E(0),
      I1 => mag_to_nms_valid,
      O => rd_line_buffer_reg_0(0)
    );
\writePointer[8]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \writePointer_reg_n_0_[4]\,
      I1 => \writePointer_reg_n_0_[2]\,
      I2 => \writePointer_reg_n_0_[0]\,
      I3 => \writePointer_reg_n_0_[1]\,
      I4 => \writePointer_reg_n_0_[3]\,
      I5 => \writePointer_reg_n_0_[5]\,
      O => \writePointer[8]_i_2__2_n_0\
    );
\writePointer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => data_from_sobel_valid,
      D => \p_0_in__4\(0),
      Q => \writePointer_reg_n_0_[0]\,
      R => axi_reset_n
    );
\writePointer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => data_from_sobel_valid,
      D => \p_0_in__4\(1),
      Q => \writePointer_reg_n_0_[1]\,
      R => axi_reset_n
    );
\writePointer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => data_from_sobel_valid,
      D => \p_0_in__4\(2),
      Q => \writePointer_reg_n_0_[2]\,
      R => axi_reset_n
    );
\writePointer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => data_from_sobel_valid,
      D => \p_0_in__4\(3),
      Q => \writePointer_reg_n_0_[3]\,
      R => axi_reset_n
    );
\writePointer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => data_from_sobel_valid,
      D => \p_0_in__4\(4),
      Q => \writePointer_reg_n_0_[4]\,
      R => axi_reset_n
    );
\writePointer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => data_from_sobel_valid,
      D => \p_0_in__4\(5),
      Q => \writePointer_reg_n_0_[5]\,
      R => axi_reset_n
    );
\writePointer_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => data_from_sobel_valid,
      D => \p_0_in__4\(6),
      Q => \writePointer_reg_n_0_[6]\,
      R => axi_reset_n
    );
\writePointer_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => data_from_sobel_valid,
      D => \p_0_in__4\(7),
      Q => \writePointer_reg_n_0_[7]\,
      R => axi_reset_n
    );
\writePointer_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => data_from_sobel_valid,
      D => \p_0_in__4\(8),
      Q => \writePointer_reg_n_0_[8]\,
      R => axi_reset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_8 is
  port (
    axi_clk_0 : out STD_LOGIC;
    axi_clk_1 : out STD_LOGIC;
    axi_clk_2 : out STD_LOGIC;
    axi_clk_3 : out STD_LOGIC;
    axi_clk_4 : out STD_LOGIC;
    axi_clk_5 : out STD_LOGIC;
    axi_clk_6 : out STD_LOGIC;
    currentRdLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_clk : in STD_LOGIC;
    dir_from_sobel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_reset_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_8 : entity is "lineBuffer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_8 is
  signal \line_reg_r2_0_63_0_2_i_1__14_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_2__14_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_3__14_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_4__14_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_5__14_n_0\ : STD_LOGIC;
  signal \line_reg_r2_0_63_0_2_i_6__14_n_0\ : STD_LOGIC;
  signal \readPointer[5]_i_1__11_n_0\ : STD_LOGIC;
  signal readPointer_reg : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \readPointer_reg_n_0_[0]\ : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of line_reg_r2_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_0_2 : label is "lB1/line";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of line_reg_r2_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of line_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_3_5 : label is "lB1/line";
  attribute ram_addr_begin of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_0_63_6_6 : label is 6;
begin
line_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__14_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__14_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__14_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__14_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__14_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__14_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__14_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__14_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__14_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__14_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__14_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__14_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__14_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__14_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__14_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__14_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__14_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__14_n_0\,
      ADDRD(5 downto 0) => B"000000",
      DIA => dir_from_sobel(0),
      DIB => dir_from_sobel(1),
      DIC => '0',
      DID => '0',
      DOA => axi_clk_0,
      DOB => axi_clk_1,
      DOC => axi_clk_2,
      DOD => NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\line_reg_r2_0_63_0_2_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => readPointer_reg(4),
      I1 => readPointer_reg(2),
      I2 => \readPointer_reg_n_0_[0]\,
      I3 => readPointer_reg(1),
      I4 => readPointer_reg(3),
      I5 => readPointer_reg(5),
      O => \line_reg_r2_0_63_0_2_i_1__14_n_0\
    );
\line_reg_r2_0_63_0_2_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => readPointer_reg(3),
      I1 => readPointer_reg(1),
      I2 => \readPointer_reg_n_0_[0]\,
      I3 => readPointer_reg(2),
      I4 => readPointer_reg(4),
      O => \line_reg_r2_0_63_0_2_i_2__14_n_0\
    );
\line_reg_r2_0_63_0_2_i_3__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => readPointer_reg(2),
      I1 => \readPointer_reg_n_0_[0]\,
      I2 => readPointer_reg(1),
      I3 => readPointer_reg(3),
      O => \line_reg_r2_0_63_0_2_i_3__14_n_0\
    );
\line_reg_r2_0_63_0_2_i_4__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => readPointer_reg(1),
      I1 => \readPointer_reg_n_0_[0]\,
      I2 => readPointer_reg(2),
      O => \line_reg_r2_0_63_0_2_i_4__14_n_0\
    );
\line_reg_r2_0_63_0_2_i_5__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \readPointer_reg_n_0_[0]\,
      I1 => readPointer_reg(1),
      O => \line_reg_r2_0_63_0_2_i_5__14_n_0\
    );
\line_reg_r2_0_63_0_2_i_6__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \readPointer_reg_n_0_[0]\,
      O => \line_reg_r2_0_63_0_2_i_6__14_n_0\
    );
line_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \line_reg_r2_0_63_0_2_i_1__14_n_0\,
      ADDRA(4) => \line_reg_r2_0_63_0_2_i_2__14_n_0\,
      ADDRA(3) => \line_reg_r2_0_63_0_2_i_3__14_n_0\,
      ADDRA(2) => \line_reg_r2_0_63_0_2_i_4__14_n_0\,
      ADDRA(1) => \line_reg_r2_0_63_0_2_i_5__14_n_0\,
      ADDRA(0) => \line_reg_r2_0_63_0_2_i_6__14_n_0\,
      ADDRB(5) => \line_reg_r2_0_63_0_2_i_1__14_n_0\,
      ADDRB(4) => \line_reg_r2_0_63_0_2_i_2__14_n_0\,
      ADDRB(3) => \line_reg_r2_0_63_0_2_i_3__14_n_0\,
      ADDRB(2) => \line_reg_r2_0_63_0_2_i_4__14_n_0\,
      ADDRB(1) => \line_reg_r2_0_63_0_2_i_5__14_n_0\,
      ADDRB(0) => \line_reg_r2_0_63_0_2_i_6__14_n_0\,
      ADDRC(5) => \line_reg_r2_0_63_0_2_i_1__14_n_0\,
      ADDRC(4) => \line_reg_r2_0_63_0_2_i_2__14_n_0\,
      ADDRC(3) => \line_reg_r2_0_63_0_2_i_3__14_n_0\,
      ADDRC(2) => \line_reg_r2_0_63_0_2_i_4__14_n_0\,
      ADDRC(1) => \line_reg_r2_0_63_0_2_i_5__14_n_0\,
      ADDRC(0) => \line_reg_r2_0_63_0_2_i_6__14_n_0\,
      ADDRD(5 downto 0) => B"000000",
      DIA => '0',
      DIB => '0',
      DIC => '0',
      DID => '0',
      DOA => axi_clk_3,
      DOB => axi_clk_4,
      DOC => axi_clk_5,
      DOD => NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => '0',
      DPO => axi_clk_6,
      DPRA0 => \line_reg_r2_0_63_0_2_i_6__14_n_0\,
      DPRA1 => \line_reg_r2_0_63_0_2_i_5__14_n_0\,
      DPRA2 => \line_reg_r2_0_63_0_2_i_4__14_n_0\,
      DPRA3 => \line_reg_r2_0_63_0_2_i_3__14_n_0\,
      DPRA4 => \line_reg_r2_0_63_0_2_i_2__14_n_0\,
      DPRA5 => \line_reg_r2_0_63_0_2_i_1__14_n_0\,
      SPO => NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\readPointer[5]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => currentRdLineBuffer(1),
      I1 => currentRdLineBuffer(0),
      I2 => E(0),
      O => \readPointer[5]_i_1__11_n_0\
    );
\readPointer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \readPointer[5]_i_1__11_n_0\,
      D => \line_reg_r2_0_63_0_2_i_6__14_n_0\,
      Q => \readPointer_reg_n_0_[0]\,
      R => axi_reset_n
    );
\readPointer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \readPointer[5]_i_1__11_n_0\,
      D => \line_reg_r2_0_63_0_2_i_5__14_n_0\,
      Q => readPointer_reg(1),
      R => axi_reset_n
    );
\readPointer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \readPointer[5]_i_1__11_n_0\,
      D => \line_reg_r2_0_63_0_2_i_4__14_n_0\,
      Q => readPointer_reg(2),
      R => axi_reset_n
    );
\readPointer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \readPointer[5]_i_1__11_n_0\,
      D => \line_reg_r2_0_63_0_2_i_3__14_n_0\,
      Q => readPointer_reg(3),
      R => axi_reset_n
    );
\readPointer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \readPointer[5]_i_1__11_n_0\,
      D => \line_reg_r2_0_63_0_2_i_2__14_n_0\,
      Q => readPointer_reg(4),
      R => axi_reset_n
    );
\readPointer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \readPointer[5]_i_1__11_n_0\,
      D => \line_reg_r2_0_63_0_2_i_1__14_n_0\,
      Q => readPointer_reg(5),
      R => axi_reset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_9 is
  port (
    axi_clk_0 : out STD_LOGIC;
    axi_clk_1 : out STD_LOGIC;
    axi_clk_2 : out STD_LOGIC;
    axi_clk_3 : out STD_LOGIC;
    axi_clk_4 : out STD_LOGIC;
    axi_clk_5 : out STD_LOGIC;
    axi_clk_6 : out STD_LOGIC;
    currentRdLineBuffer : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_clk : in STD_LOGIC;
    dir_from_sobel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_reset_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_9 : entity is "lineBuffer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_9 is
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \readPointer[5]_i_1__13_n_0\ : STD_LOGIC;
  signal readPointer_reg : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \readPointer_reg_n_0_[0]\ : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of line_reg_r2_0_63_0_2 : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_0_2 : label is "lB2/line";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of line_reg_r2_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of line_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of line_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of line_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of line_reg_r2_0_63_3_5 : label is 10240;
  attribute RTL_RAM_NAME of line_reg_r2_0_63_3_5 : label is "lB2/line";
  attribute ram_addr_begin of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_3_5 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of line_reg_r2_0_63_3_5 : label is 5;
  attribute ram_addr_begin of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_addr_end of line_reg_r2_0_63_6_6 : label is 63;
  attribute ram_offset of line_reg_r2_0_63_6_6 : label is 0;
  attribute ram_slice_begin of line_reg_r2_0_63_6_6 : label is 6;
  attribute ram_slice_end of line_reg_r2_0_63_6_6 : label is 6;
begin
line_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_in(5 downto 0),
      ADDRB(5 downto 0) => p_0_in(5 downto 0),
      ADDRC(5 downto 0) => p_0_in(5 downto 0),
      ADDRD(5 downto 0) => B"000000",
      DIA => dir_from_sobel(0),
      DIB => dir_from_sobel(1),
      DIC => '0',
      DID => '0',
      DOA => axi_clk_0,
      DOB => axi_clk_1,
      DOC => axi_clk_2,
      DOD => NLW_line_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\line_reg_r2_0_63_0_2_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => readPointer_reg(4),
      I1 => readPointer_reg(2),
      I2 => \readPointer_reg_n_0_[0]\,
      I3 => readPointer_reg(1),
      I4 => readPointer_reg(3),
      I5 => readPointer_reg(5),
      O => p_0_in(5)
    );
\line_reg_r2_0_63_0_2_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => readPointer_reg(3),
      I1 => readPointer_reg(1),
      I2 => \readPointer_reg_n_0_[0]\,
      I3 => readPointer_reg(2),
      I4 => readPointer_reg(4),
      O => p_0_in(4)
    );
\line_reg_r2_0_63_0_2_i_3__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => readPointer_reg(2),
      I1 => \readPointer_reg_n_0_[0]\,
      I2 => readPointer_reg(1),
      I3 => readPointer_reg(3),
      O => p_0_in(3)
    );
\line_reg_r2_0_63_0_2_i_4__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => readPointer_reg(1),
      I1 => \readPointer_reg_n_0_[0]\,
      I2 => readPointer_reg(2),
      O => p_0_in(2)
    );
\line_reg_r2_0_63_0_2_i_5__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \readPointer_reg_n_0_[0]\,
      I1 => readPointer_reg(1),
      O => p_0_in(1)
    );
\line_reg_r2_0_63_0_2_i_6__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \readPointer_reg_n_0_[0]\,
      O => p_0_in(0)
    );
line_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => p_0_in(5 downto 0),
      ADDRB(5 downto 0) => p_0_in(5 downto 0),
      ADDRC(5 downto 0) => p_0_in(5 downto 0),
      ADDRD(5 downto 0) => B"000000",
      DIA => '0',
      DIB => '0',
      DIC => '0',
      DID => '0',
      DOA => axi_clk_3,
      DOB => axi_clk_4,
      DOC => axi_clk_5,
      DOD => NLW_line_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
line_reg_r2_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      A5 => '0',
      D => '0',
      DPO => axi_clk_6,
      DPRA0 => p_0_in(0),
      DPRA1 => p_0_in(1),
      DPRA2 => p_0_in(2),
      DPRA3 => p_0_in(3),
      DPRA4 => p_0_in(4),
      DPRA5 => p_0_in(5),
      SPO => NLW_line_reg_r2_0_63_6_6_SPO_UNCONNECTED,
      WCLK => axi_clk,
      WE => '0'
    );
\readPointer[5]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => currentRdLineBuffer(1),
      I1 => currentRdLineBuffer(0),
      I2 => E(0),
      O => \readPointer[5]_i_1__13_n_0\
    );
\readPointer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \readPointer[5]_i_1__13_n_0\,
      D => p_0_in(0),
      Q => \readPointer_reg_n_0_[0]\,
      R => axi_reset_n
    );
\readPointer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \readPointer[5]_i_1__13_n_0\,
      D => p_0_in(1),
      Q => readPointer_reg(1),
      R => axi_reset_n
    );
\readPointer_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \readPointer[5]_i_1__13_n_0\,
      D => p_0_in(2),
      Q => readPointer_reg(2),
      R => axi_reset_n
    );
\readPointer_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \readPointer[5]_i_1__13_n_0\,
      D => p_0_in(3),
      Q => readPointer_reg(3),
      R => axi_reset_n
    );
\readPointer_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \readPointer[5]_i_1__13_n_0\,
      D => p_0_in(4),
      Q => readPointer_reg(4),
      R => axi_reset_n
    );
\readPointer_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \readPointer[5]_i_1__13_n_0\,
      D => p_0_in(5),
      Q => readPointer_reg(5),
      R => axi_reset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_non_max_suppr is
  port (
    rd_line_buffer_reg : out STD_LOGIC;
    \data_out_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_line_buffer_reg_0 : out STD_LOGIC;
    rd_line_buffer_reg_1 : out STD_LOGIC;
    rd_line_buffer_reg_2 : out STD_LOGIC;
    rd_line_buffer_reg_3 : out STD_LOGIC;
    rd_line_buffer_reg_4 : out STD_LOGIC;
    rd_line_buffer_reg_5 : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    dir_to_nms_valid : in STD_LOGIC;
    mag_to_nms_valid : in STD_LOGIC;
    \data_out_reg[0]_0\ : in STD_LOGIC;
    \data_out_reg[7]_1\ : in STD_LOGIC;
    \data_out_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_non_max_suppr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_non_max_suppr is
  signal data_from_nms : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \data_out[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \^data_out_reg[7]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \data_out_reg[7]_0\(0) <= \^data_out_reg[7]_0\(0);
\data_out[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7F700000000"
    )
        port map (
      I0 => dir_to_nms_valid,
      I1 => mag_to_nms_valid,
      I2 => \^data_out_reg[7]_0\(0),
      I3 => \data_out[6]_i_2_n_0\,
      I4 => data_from_nms(6),
      I5 => data_from_nms(0),
      O => rd_line_buffer_reg_5
    );
\data_out[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7F700000000"
    )
        port map (
      I0 => dir_to_nms_valid,
      I1 => mag_to_nms_valid,
      I2 => \^data_out_reg[7]_0\(0),
      I3 => \data_out[6]_i_2_n_0\,
      I4 => data_from_nms(6),
      I5 => data_from_nms(1),
      O => rd_line_buffer_reg_4
    );
\data_out[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7F700000000"
    )
        port map (
      I0 => dir_to_nms_valid,
      I1 => mag_to_nms_valid,
      I2 => \^data_out_reg[7]_0\(0),
      I3 => \data_out[6]_i_2_n_0\,
      I4 => data_from_nms(6),
      I5 => data_from_nms(2),
      O => rd_line_buffer_reg_3
    );
\data_out[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7F700000000"
    )
        port map (
      I0 => dir_to_nms_valid,
      I1 => mag_to_nms_valid,
      I2 => \^data_out_reg[7]_0\(0),
      I3 => \data_out[6]_i_2_n_0\,
      I4 => data_from_nms(6),
      I5 => data_from_nms(3),
      O => rd_line_buffer_reg_2
    );
\data_out[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7F700000000"
    )
        port map (
      I0 => dir_to_nms_valid,
      I1 => mag_to_nms_valid,
      I2 => \^data_out_reg[7]_0\(0),
      I3 => \data_out[6]_i_2_n_0\,
      I4 => data_from_nms(6),
      I5 => data_from_nms(4),
      O => rd_line_buffer_reg_1
    );
\data_out[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7F700000000"
    )
        port map (
      I0 => dir_to_nms_valid,
      I1 => mag_to_nms_valid,
      I2 => \^data_out_reg[7]_0\(0),
      I3 => \data_out[6]_i_2_n_0\,
      I4 => data_from_nms(6),
      I5 => data_from_nms(5),
      O => rd_line_buffer_reg_0
    );
\data_out[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0000"
    )
        port map (
      I0 => dir_to_nms_valid,
      I1 => mag_to_nms_valid,
      I2 => \^data_out_reg[7]_0\(0),
      I3 => \data_out[6]_i_2_n_0\,
      I4 => data_from_nms(6),
      O => rd_line_buffer_reg
    );
\data_out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000555557FF"
    )
        port map (
      I0 => data_from_nms(4),
      I1 => data_from_nms(1),
      I2 => data_from_nms(0),
      I3 => data_from_nms(2),
      I4 => data_from_nms(3),
      I5 => data_from_nms(5),
      O => \data_out[6]_i_2_n_0\
    );
\data_out[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => dir_to_nms_valid,
      I1 => mag_to_nms_valid,
      I2 => \^data_out_reg[7]_0\(0),
      I3 => \data_out[7]_i_3__0_n_0\,
      I4 => data_from_nms(6),
      O => SS(0)
    );
\data_out[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAAAAAAAAAAAA"
    )
        port map (
      I0 => data_from_nms(5),
      I1 => data_from_nms(4),
      I2 => data_from_nms(0),
      I3 => data_from_nms(1),
      I4 => data_from_nms(2),
      I5 => data_from_nms(3),
      O => \data_out[7]_i_3__0_n_0\
    );
\data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \data_out_reg[7]_1\,
      D => \data_out_reg[7]_2\(0),
      Q => data_from_nms(0),
      R => \data_out_reg[0]_0\
    );
\data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \data_out_reg[7]_1\,
      D => \data_out_reg[7]_2\(1),
      Q => data_from_nms(1),
      R => \data_out_reg[0]_0\
    );
\data_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \data_out_reg[7]_1\,
      D => \data_out_reg[7]_2\(2),
      Q => data_from_nms(2),
      R => \data_out_reg[0]_0\
    );
\data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \data_out_reg[7]_1\,
      D => \data_out_reg[7]_2\(3),
      Q => data_from_nms(3),
      R => \data_out_reg[0]_0\
    );
\data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \data_out_reg[7]_1\,
      D => \data_out_reg[7]_2\(4),
      Q => data_from_nms(4),
      R => \data_out_reg[0]_0\
    );
\data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \data_out_reg[7]_1\,
      D => \data_out_reg[7]_2\(5),
      Q => data_from_nms(5),
      R => \data_out_reg[0]_0\
    );
\data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \data_out_reg[7]_1\,
      D => \data_out_reg[7]_2\(6),
      Q => data_from_nms(6),
      R => \data_out_reg[0]_0\
    );
\data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \data_out_reg[7]_1\,
      D => \data_out_reg[7]_2\(7),
      Q => \^data_out_reg[7]_0\(0),
      R => \data_out_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel is
  port (
    data_from_sobel_valid : out STD_LOGIC;
    dir_from_sobel : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Gx2_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Gx2_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Gx2_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Gx2_reg_3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Gx2_reg_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mult_y_reg[8][9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mult_y_reg[7][10]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mult_y_reg[6][9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mult_x_reg[5][10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    convolved_data_valid_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    convolved_data_valid_reg_1 : out STD_LOGIC;
    convolved_data_valid_reg_2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_clk : in STD_LOGIC;
    \mult_y_reg[8][0]_0\ : in STD_LOGIC_VECTOR ( 42 downto 0 );
    \magnitude_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \magnitude_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \magnitude_reg[6]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \magnitude_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \magnitude_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \magnitude_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \magnitude_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \magnitude_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Gy2_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Gx2_reg_i_44_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Gx2_reg_i_5_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mag_to_nms_valid : in STD_LOGIC;
    dir_to_nms_valid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mult_y_reg[7][10]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mult_y_reg[6][9]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mult_x_reg[5][10]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \mult_x_reg[2][9]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel is
  signal C : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Gx2_reg_i_10_n_0 : STD_LOGIC;
  signal Gx2_reg_i_11_n_0 : STD_LOGIC;
  signal Gx2_reg_i_12_n_0 : STD_LOGIC;
  signal Gx2_reg_i_13_n_0 : STD_LOGIC;
  signal Gx2_reg_i_14_n_0 : STD_LOGIC;
  signal Gx2_reg_i_15_n_0 : STD_LOGIC;
  signal Gx2_reg_i_16_n_0 : STD_LOGIC;
  signal Gx2_reg_i_17_n_3 : STD_LOGIC;
  signal Gx2_reg_i_17_n_6 : STD_LOGIC;
  signal Gx2_reg_i_17_n_7 : STD_LOGIC;
  signal Gx2_reg_i_18_n_0 : STD_LOGIC;
  signal Gx2_reg_i_18_n_1 : STD_LOGIC;
  signal Gx2_reg_i_18_n_2 : STD_LOGIC;
  signal Gx2_reg_i_18_n_3 : STD_LOGIC;
  signal Gx2_reg_i_18_n_4 : STD_LOGIC;
  signal Gx2_reg_i_18_n_5 : STD_LOGIC;
  signal Gx2_reg_i_18_n_6 : STD_LOGIC;
  signal Gx2_reg_i_18_n_7 : STD_LOGIC;
  signal Gx2_reg_i_19_n_0 : STD_LOGIC;
  signal Gx2_reg_i_19_n_1 : STD_LOGIC;
  signal Gx2_reg_i_19_n_2 : STD_LOGIC;
  signal Gx2_reg_i_19_n_3 : STD_LOGIC;
  signal Gx2_reg_i_19_n_4 : STD_LOGIC;
  signal Gx2_reg_i_19_n_5 : STD_LOGIC;
  signal Gx2_reg_i_19_n_6 : STD_LOGIC;
  signal Gx2_reg_i_1_n_0 : STD_LOGIC;
  signal Gx2_reg_i_20_n_0 : STD_LOGIC;
  signal Gx2_reg_i_20_n_1 : STD_LOGIC;
  signal Gx2_reg_i_20_n_2 : STD_LOGIC;
  signal Gx2_reg_i_20_n_3 : STD_LOGIC;
  signal Gx2_reg_i_20_n_4 : STD_LOGIC;
  signal Gx2_reg_i_20_n_5 : STD_LOGIC;
  signal Gx2_reg_i_20_n_6 : STD_LOGIC;
  signal Gx2_reg_i_21_n_0 : STD_LOGIC;
  signal Gx2_reg_i_21_n_1 : STD_LOGIC;
  signal Gx2_reg_i_21_n_2 : STD_LOGIC;
  signal Gx2_reg_i_21_n_3 : STD_LOGIC;
  signal Gx2_reg_i_23_n_3 : STD_LOGIC;
  signal Gx2_reg_i_23_n_7 : STD_LOGIC;
  signal Gx2_reg_i_24_n_0 : STD_LOGIC;
  signal Gx2_reg_i_25_n_0 : STD_LOGIC;
  signal Gx2_reg_i_26_n_0 : STD_LOGIC;
  signal Gx2_reg_i_27_n_0 : STD_LOGIC;
  signal Gx2_reg_i_28_n_0 : STD_LOGIC;
  signal Gx2_reg_i_29_n_0 : STD_LOGIC;
  signal Gx2_reg_i_2_n_2 : STD_LOGIC;
  signal Gx2_reg_i_2_n_3 : STD_LOGIC;
  signal Gx2_reg_i_2_n_5 : STD_LOGIC;
  signal Gx2_reg_i_30_n_0 : STD_LOGIC;
  signal Gx2_reg_i_31_n_0 : STD_LOGIC;
  signal Gx2_reg_i_32_n_0 : STD_LOGIC;
  signal Gx2_reg_i_33_n_0 : STD_LOGIC;
  signal Gx2_reg_i_34_n_0 : STD_LOGIC;
  signal Gx2_reg_i_35_n_0 : STD_LOGIC;
  signal Gx2_reg_i_36_n_0 : STD_LOGIC;
  signal Gx2_reg_i_37_n_0 : STD_LOGIC;
  signal Gx2_reg_i_38_n_0 : STD_LOGIC;
  signal Gx2_reg_i_39_n_0 : STD_LOGIC;
  signal Gx2_reg_i_3_n_0 : STD_LOGIC;
  signal Gx2_reg_i_3_n_1 : STD_LOGIC;
  signal Gx2_reg_i_3_n_2 : STD_LOGIC;
  signal Gx2_reg_i_3_n_3 : STD_LOGIC;
  signal Gx2_reg_i_40_n_0 : STD_LOGIC;
  signal Gx2_reg_i_40_n_1 : STD_LOGIC;
  signal Gx2_reg_i_40_n_2 : STD_LOGIC;
  signal Gx2_reg_i_40_n_3 : STD_LOGIC;
  signal Gx2_reg_i_40_n_4 : STD_LOGIC;
  signal Gx2_reg_i_40_n_5 : STD_LOGIC;
  signal Gx2_reg_i_40_n_6 : STD_LOGIC;
  signal Gx2_reg_i_40_n_7 : STD_LOGIC;
  signal Gx2_reg_i_41_n_0 : STD_LOGIC;
  signal Gx2_reg_i_42_n_0 : STD_LOGIC;
  signal Gx2_reg_i_43_n_0 : STD_LOGIC;
  signal Gx2_reg_i_43_n_1 : STD_LOGIC;
  signal Gx2_reg_i_43_n_2 : STD_LOGIC;
  signal Gx2_reg_i_43_n_3 : STD_LOGIC;
  signal Gx2_reg_i_43_n_4 : STD_LOGIC;
  signal Gx2_reg_i_43_n_5 : STD_LOGIC;
  signal Gx2_reg_i_43_n_6 : STD_LOGIC;
  signal Gx2_reg_i_44_n_0 : STD_LOGIC;
  signal Gx2_reg_i_45_n_0 : STD_LOGIC;
  signal Gx2_reg_i_46_n_0 : STD_LOGIC;
  signal Gx2_reg_i_47_n_0 : STD_LOGIC;
  signal Gx2_reg_i_48_n_2 : STD_LOGIC;
  signal Gx2_reg_i_48_n_3 : STD_LOGIC;
  signal Gx2_reg_i_48_n_5 : STD_LOGIC;
  signal Gx2_reg_i_48_n_6 : STD_LOGIC;
  signal Gx2_reg_i_48_n_7 : STD_LOGIC;
  signal Gx2_reg_i_49_n_0 : STD_LOGIC;
  signal Gx2_reg_i_4_n_0 : STD_LOGIC;
  signal Gx2_reg_i_4_n_1 : STD_LOGIC;
  signal Gx2_reg_i_4_n_2 : STD_LOGIC;
  signal Gx2_reg_i_4_n_3 : STD_LOGIC;
  signal Gx2_reg_i_50_n_0 : STD_LOGIC;
  signal Gx2_reg_i_51_n_0 : STD_LOGIC;
  signal Gx2_reg_i_52_n_0 : STD_LOGIC;
  signal Gx2_reg_i_53_n_0 : STD_LOGIC;
  signal Gx2_reg_i_53_n_1 : STD_LOGIC;
  signal Gx2_reg_i_53_n_2 : STD_LOGIC;
  signal Gx2_reg_i_53_n_3 : STD_LOGIC;
  signal Gx2_reg_i_53_n_4 : STD_LOGIC;
  signal Gx2_reg_i_53_n_5 : STD_LOGIC;
  signal Gx2_reg_i_53_n_6 : STD_LOGIC;
  signal Gx2_reg_i_53_n_7 : STD_LOGIC;
  signal Gx2_reg_i_55_n_0 : STD_LOGIC;
  signal Gx2_reg_i_56_n_0 : STD_LOGIC;
  signal Gx2_reg_i_57_n_0 : STD_LOGIC;
  signal Gx2_reg_i_58_n_0 : STD_LOGIC;
  signal Gx2_reg_i_5_n_0 : STD_LOGIC;
  signal Gx2_reg_i_6_n_0 : STD_LOGIC;
  signal Gx2_reg_i_7_n_0 : STD_LOGIC;
  signal Gx2_reg_i_8_n_0 : STD_LOGIC;
  signal Gx2_reg_i_9_n_0 : STD_LOGIC;
  signal Gx2_reg_n_100 : STD_LOGIC;
  signal Gx2_reg_n_101 : STD_LOGIC;
  signal Gx2_reg_n_102 : STD_LOGIC;
  signal Gx2_reg_n_103 : STD_LOGIC;
  signal Gx2_reg_n_104 : STD_LOGIC;
  signal Gx2_reg_n_105 : STD_LOGIC;
  signal Gx2_reg_n_85 : STD_LOGIC;
  signal Gx2_reg_n_86 : STD_LOGIC;
  signal Gx2_reg_n_87 : STD_LOGIC;
  signal Gx2_reg_n_88 : STD_LOGIC;
  signal Gx2_reg_n_89 : STD_LOGIC;
  signal Gx2_reg_n_90 : STD_LOGIC;
  signal Gx2_reg_n_91 : STD_LOGIC;
  signal Gx2_reg_n_92 : STD_LOGIC;
  signal Gx2_reg_n_93 : STD_LOGIC;
  signal Gx2_reg_n_94 : STD_LOGIC;
  signal Gx2_reg_n_95 : STD_LOGIC;
  signal Gx2_reg_n_96 : STD_LOGIC;
  signal Gx2_reg_n_97 : STD_LOGIC;
  signal Gx2_reg_n_98 : STD_LOGIC;
  signal Gx2_reg_n_99 : STD_LOGIC;
  signal Gx_reg0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal Gx_reg_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal Gy2_reg_i_10_n_0 : STD_LOGIC;
  signal Gy2_reg_i_11_n_0 : STD_LOGIC;
  signal Gy2_reg_i_12_n_0 : STD_LOGIC;
  signal Gy2_reg_i_13_n_0 : STD_LOGIC;
  signal Gy2_reg_i_14_n_0 : STD_LOGIC;
  signal Gy2_reg_i_15_n_0 : STD_LOGIC;
  signal Gy2_reg_i_16_n_0 : STD_LOGIC;
  signal Gy2_reg_i_17_n_0 : STD_LOGIC;
  signal Gy2_reg_i_18_n_0 : STD_LOGIC;
  signal Gy2_reg_i_19_n_0 : STD_LOGIC;
  signal Gy2_reg_i_20_n_0 : STD_LOGIC;
  signal Gy2_reg_i_20_n_1 : STD_LOGIC;
  signal Gy2_reg_i_20_n_2 : STD_LOGIC;
  signal Gy2_reg_i_20_n_3 : STD_LOGIC;
  signal Gy2_reg_i_20_n_4 : STD_LOGIC;
  signal Gy2_reg_i_20_n_5 : STD_LOGIC;
  signal Gy2_reg_i_20_n_6 : STD_LOGIC;
  signal Gy2_reg_i_20_n_7 : STD_LOGIC;
  signal Gy2_reg_i_22_n_2 : STD_LOGIC;
  signal Gy2_reg_i_22_n_3 : STD_LOGIC;
  signal Gy2_reg_i_22_n_6 : STD_LOGIC;
  signal Gy2_reg_i_22_n_7 : STD_LOGIC;
  signal Gy2_reg_i_23_n_0 : STD_LOGIC;
  signal Gy2_reg_i_23_n_1 : STD_LOGIC;
  signal Gy2_reg_i_23_n_2 : STD_LOGIC;
  signal Gy2_reg_i_23_n_3 : STD_LOGIC;
  signal Gy2_reg_i_23_n_4 : STD_LOGIC;
  signal Gy2_reg_i_23_n_5 : STD_LOGIC;
  signal Gy2_reg_i_23_n_6 : STD_LOGIC;
  signal Gy2_reg_i_23_n_7 : STD_LOGIC;
  signal Gy2_reg_i_24_n_0 : STD_LOGIC;
  signal Gy2_reg_i_25_n_0 : STD_LOGIC;
  signal Gy2_reg_i_26_n_0 : STD_LOGIC;
  signal Gy2_reg_i_27_n_0 : STD_LOGIC;
  signal Gy2_reg_i_28_n_0 : STD_LOGIC;
  signal Gy2_reg_i_28_n_1 : STD_LOGIC;
  signal Gy2_reg_i_28_n_2 : STD_LOGIC;
  signal Gy2_reg_i_28_n_3 : STD_LOGIC;
  signal Gy2_reg_i_28_n_4 : STD_LOGIC;
  signal Gy2_reg_i_28_n_5 : STD_LOGIC;
  signal Gy2_reg_i_28_n_6 : STD_LOGIC;
  signal Gy2_reg_i_28_n_7 : STD_LOGIC;
  signal Gy2_reg_i_2_n_3 : STD_LOGIC;
  signal Gy2_reg_i_31_n_0 : STD_LOGIC;
  signal Gy2_reg_i_32_n_0 : STD_LOGIC;
  signal Gy2_reg_i_33_n_0 : STD_LOGIC;
  signal Gy2_reg_i_34_n_0 : STD_LOGIC;
  signal Gy2_reg_i_35_n_0 : STD_LOGIC;
  signal Gy2_reg_i_36_n_0 : STD_LOGIC;
  signal Gy2_reg_i_37_n_0 : STD_LOGIC;
  signal Gy2_reg_i_38_n_0 : STD_LOGIC;
  signal Gy2_reg_i_39_n_0 : STD_LOGIC;
  signal Gy2_reg_i_3_n_0 : STD_LOGIC;
  signal Gy2_reg_i_3_n_1 : STD_LOGIC;
  signal Gy2_reg_i_3_n_2 : STD_LOGIC;
  signal Gy2_reg_i_3_n_3 : STD_LOGIC;
  signal Gy2_reg_i_40_n_0 : STD_LOGIC;
  signal Gy2_reg_i_41_n_3 : STD_LOGIC;
  signal Gy2_reg_i_42_n_0 : STD_LOGIC;
  signal Gy2_reg_i_42_n_1 : STD_LOGIC;
  signal Gy2_reg_i_42_n_2 : STD_LOGIC;
  signal Gy2_reg_i_42_n_3 : STD_LOGIC;
  signal Gy2_reg_i_42_n_4 : STD_LOGIC;
  signal Gy2_reg_i_42_n_5 : STD_LOGIC;
  signal Gy2_reg_i_42_n_6 : STD_LOGIC;
  signal Gy2_reg_i_42_n_7 : STD_LOGIC;
  signal Gy2_reg_i_43_n_0 : STD_LOGIC;
  signal Gy2_reg_i_43_n_1 : STD_LOGIC;
  signal Gy2_reg_i_43_n_2 : STD_LOGIC;
  signal Gy2_reg_i_43_n_3 : STD_LOGIC;
  signal Gy2_reg_i_43_n_4 : STD_LOGIC;
  signal Gy2_reg_i_43_n_5 : STD_LOGIC;
  signal Gy2_reg_i_43_n_6 : STD_LOGIC;
  signal Gy2_reg_i_44_n_0 : STD_LOGIC;
  signal Gy2_reg_i_45_n_0 : STD_LOGIC;
  signal Gy2_reg_i_46_n_0 : STD_LOGIC;
  signal Gy2_reg_i_47_n_0 : STD_LOGIC;
  signal Gy2_reg_i_48_n_0 : STD_LOGIC;
  signal Gy2_reg_i_49_n_0 : STD_LOGIC;
  signal Gy2_reg_i_4_n_0 : STD_LOGIC;
  signal Gy2_reg_i_4_n_1 : STD_LOGIC;
  signal Gy2_reg_i_4_n_2 : STD_LOGIC;
  signal Gy2_reg_i_4_n_3 : STD_LOGIC;
  signal Gy2_reg_i_50_n_0 : STD_LOGIC;
  signal Gy2_reg_i_51_n_0 : STD_LOGIC;
  signal Gy2_reg_i_52_n_0 : STD_LOGIC;
  signal Gy2_reg_i_53_n_0 : STD_LOGIC;
  signal Gy2_reg_i_54_n_3 : STD_LOGIC;
  signal Gy2_reg_i_55_n_0 : STD_LOGIC;
  signal Gy2_reg_i_55_n_1 : STD_LOGIC;
  signal Gy2_reg_i_55_n_2 : STD_LOGIC;
  signal Gy2_reg_i_55_n_3 : STD_LOGIC;
  signal Gy2_reg_i_56_n_0 : STD_LOGIC;
  signal Gy2_reg_i_57_n_0 : STD_LOGIC;
  signal Gy2_reg_i_58_n_0 : STD_LOGIC;
  signal Gy2_reg_i_59_n_0 : STD_LOGIC;
  signal Gy2_reg_i_6_n_0 : STD_LOGIC;
  signal Gy2_reg_i_6_n_1 : STD_LOGIC;
  signal Gy2_reg_i_6_n_2 : STD_LOGIC;
  signal Gy2_reg_i_6_n_3 : STD_LOGIC;
  signal Gy2_reg_i_6_n_4 : STD_LOGIC;
  signal Gy2_reg_i_6_n_5 : STD_LOGIC;
  signal Gy2_reg_i_6_n_6 : STD_LOGIC;
  signal Gy2_reg_i_7_n_2 : STD_LOGIC;
  signal Gy2_reg_i_7_n_3 : STD_LOGIC;
  signal Gy2_reg_i_7_n_5 : STD_LOGIC;
  signal Gy2_reg_i_7_n_6 : STD_LOGIC;
  signal Gy2_reg_i_7_n_7 : STD_LOGIC;
  signal Gy2_reg_i_8_n_0 : STD_LOGIC;
  signal Gy2_reg_i_9_n_0 : STD_LOGIC;
  signal Gy2_reg_n_100 : STD_LOGIC;
  signal Gy2_reg_n_101 : STD_LOGIC;
  signal Gy2_reg_n_102 : STD_LOGIC;
  signal Gy2_reg_n_103 : STD_LOGIC;
  signal Gy2_reg_n_104 : STD_LOGIC;
  signal Gy2_reg_n_105 : STD_LOGIC;
  signal Gy2_reg_n_85 : STD_LOGIC;
  signal Gy2_reg_n_86 : STD_LOGIC;
  signal Gy2_reg_n_87 : STD_LOGIC;
  signal Gy2_reg_n_88 : STD_LOGIC;
  signal Gy2_reg_n_89 : STD_LOGIC;
  signal Gy2_reg_n_90 : STD_LOGIC;
  signal Gy2_reg_n_91 : STD_LOGIC;
  signal Gy2_reg_n_92 : STD_LOGIC;
  signal Gy2_reg_n_93 : STD_LOGIC;
  signal Gy2_reg_n_94 : STD_LOGIC;
  signal Gy2_reg_n_95 : STD_LOGIC;
  signal Gy2_reg_n_96 : STD_LOGIC;
  signal Gy2_reg_n_97 : STD_LOGIC;
  signal Gy2_reg_n_98 : STD_LOGIC;
  signal Gy2_reg_n_99 : STD_LOGIC;
  signal Gy_reg0 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal Gy_reg_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal RSTP : STD_LOGIC;
  signal \^data_from_sobel_valid\ : STD_LOGIC;
  signal \direction[0]_i_1_n_0\ : STD_LOGIC;
  signal \direction[1]_i_10_n_0\ : STD_LOGIC;
  signal \direction[1]_i_11_n_0\ : STD_LOGIC;
  signal \direction[1]_i_12_n_0\ : STD_LOGIC;
  signal \direction[1]_i_13_n_0\ : STD_LOGIC;
  signal \direction[1]_i_14_n_0\ : STD_LOGIC;
  signal \direction[1]_i_15_n_0\ : STD_LOGIC;
  signal \direction[1]_i_16_n_0\ : STD_LOGIC;
  signal \direction[1]_i_17_n_0\ : STD_LOGIC;
  signal \direction[1]_i_18_n_0\ : STD_LOGIC;
  signal \direction[1]_i_19_n_0\ : STD_LOGIC;
  signal \direction[1]_i_1_n_0\ : STD_LOGIC;
  signal \direction[1]_i_20_n_0\ : STD_LOGIC;
  signal \direction[1]_i_21_n_0\ : STD_LOGIC;
  signal \direction[1]_i_22_n_0\ : STD_LOGIC;
  signal \direction[1]_i_23_n_0\ : STD_LOGIC;
  signal \direction[1]_i_24_n_0\ : STD_LOGIC;
  signal \direction[1]_i_25_n_0\ : STD_LOGIC;
  signal \direction[1]_i_26_n_0\ : STD_LOGIC;
  signal \direction[1]_i_27_n_0\ : STD_LOGIC;
  signal \direction[1]_i_28_n_0\ : STD_LOGIC;
  signal \direction[1]_i_29_n_0\ : STD_LOGIC;
  signal \direction[1]_i_30_n_0\ : STD_LOGIC;
  signal \direction[1]_i_31_n_0\ : STD_LOGIC;
  signal \direction[1]_i_32_n_0\ : STD_LOGIC;
  signal \direction[1]_i_4_n_0\ : STD_LOGIC;
  signal \direction[1]_i_5_n_0\ : STD_LOGIC;
  signal \direction[1]_i_6_n_0\ : STD_LOGIC;
  signal \direction[1]_i_7_n_0\ : STD_LOGIC;
  signal \direction[1]_i_8_n_0\ : STD_LOGIC;
  signal \direction[1]_i_9_n_0\ : STD_LOGIC;
  signal \direction_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \direction_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \direction_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \direction_reg[1]_i_3_n_1\ : STD_LOGIC;
  signal \direction_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \direction_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \magnitude[1]_i_25_n_0\ : STD_LOGIC;
  signal \magnitude[1]_i_26_n_0\ : STD_LOGIC;
  signal \magnitude[1]_i_27_n_0\ : STD_LOGIC;
  signal \magnitude[1]_i_28_n_0\ : STD_LOGIC;
  signal \magnitude[3]_i_22_n_0\ : STD_LOGIC;
  signal \magnitude[3]_i_23_n_0\ : STD_LOGIC;
  signal \magnitude[3]_i_29_n_0\ : STD_LOGIC;
  signal \magnitude[3]_i_30_n_0\ : STD_LOGIC;
  signal \magnitude[3]_i_31_n_0\ : STD_LOGIC;
  signal \magnitude[3]_i_32_n_0\ : STD_LOGIC;
  signal \magnitude[3]_i_33_n_0\ : STD_LOGIC;
  signal \magnitude[3]_i_34_n_0\ : STD_LOGIC;
  signal \magnitude[3]_i_35_n_0\ : STD_LOGIC;
  signal \magnitude[3]_i_36_n_0\ : STD_LOGIC;
  signal \magnitude[5]_i_25_n_0\ : STD_LOGIC;
  signal \magnitude[5]_i_26_n_0\ : STD_LOGIC;
  signal \magnitude[5]_i_27_n_0\ : STD_LOGIC;
  signal \magnitude[5]_i_28_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_66_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_67_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_68_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_69_n_0\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_20_n_0\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_20_n_1\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_20_n_2\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_20_n_3\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_21_n_0\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_21_n_1\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_21_n_2\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_21_n_3\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_24_n_0\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_24_n_1\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_24_n_2\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_24_n_3\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_20_n_0\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_20_n_1\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_20_n_2\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_20_n_3\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_53_n_0\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_53_n_1\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_53_n_2\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_53_n_3\ : STD_LOGIC;
  signal mult_valid : STD_LOGIC;
  signal \mult_x_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \mult_x_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \mult_x_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \mult_x_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \mult_x_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \mult_x_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \mult_x_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \mult_x_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \mult_x_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \mult_x_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \mult_x_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \mult_x_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \mult_x_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \mult_x_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \mult_x_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \mult_x_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \mult_x_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \mult_x_reg_n_0_[5][10]\ : STD_LOGIC;
  signal \mult_x_reg_n_0_[5][1]\ : STD_LOGIC;
  signal \mult_x_reg_n_0_[5][2]\ : STD_LOGIC;
  signal \mult_x_reg_n_0_[5][3]\ : STD_LOGIC;
  signal \mult_x_reg_n_0_[5][4]\ : STD_LOGIC;
  signal \mult_x_reg_n_0_[5][5]\ : STD_LOGIC;
  signal \mult_x_reg_n_0_[5][6]\ : STD_LOGIC;
  signal \mult_x_reg_n_0_[5][7]\ : STD_LOGIC;
  signal \mult_x_reg_n_0_[5][8]\ : STD_LOGIC;
  signal \mult_x_reg_n_0_[6][0]\ : STD_LOGIC;
  signal \mult_x_reg_n_0_[6][1]\ : STD_LOGIC;
  signal \mult_x_reg_n_0_[6][2]\ : STD_LOGIC;
  signal \mult_x_reg_n_0_[6][3]\ : STD_LOGIC;
  signal \mult_x_reg_n_0_[6][4]\ : STD_LOGIC;
  signal \mult_x_reg_n_0_[6][5]\ : STD_LOGIC;
  signal \mult_x_reg_n_0_[6][6]\ : STD_LOGIC;
  signal \mult_x_reg_n_0_[6][7]\ : STD_LOGIC;
  signal \^mult_y_reg[7][10]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mult_y_reg[8][9]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mult_y_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[6][1]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[6][2]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[6][3]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[6][4]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[6][5]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[6][6]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[6][7]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[6][9]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[7][10]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[7][1]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[7][2]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[7][3]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[7][4]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[7][5]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[7][6]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[7][7]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[7][8]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[8][0]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[8][1]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[8][2]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[8][3]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[8][4]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[8][5]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[8][6]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[8][7]\ : STD_LOGIC;
  signal \mult_y_reg_n_0_[8][9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pipe_valid : STD_LOGIC;
  signal sqrt_return : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sqrt_return0 : STD_LOGIC;
  signal sum_valid : STD_LOGIC;
  signal NLW_Gx2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Gx2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Gx2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Gx2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Gx2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Gx2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Gx2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_Gx2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_Gx2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Gx2_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 21 );
  signal NLW_Gx2_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_Gx2_reg_i_17_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Gx2_reg_i_17_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_Gx2_reg_i_19_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_Gx2_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_Gx2_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_Gx2_reg_i_20_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_Gx2_reg_i_23_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Gx2_reg_i_23_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_Gx2_reg_i_43_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_Gx2_reg_i_48_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_Gx2_reg_i_48_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_Gy2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Gy2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_Gy2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Gy2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Gy2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_Gy2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_Gy2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_Gy2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_Gy2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_Gy2_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 21 );
  signal NLW_Gy2_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_Gy2_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Gy2_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_Gy2_reg_i_22_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_Gy2_reg_i_22_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_Gy2_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_Gy2_reg_i_41_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Gy2_reg_i_41_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_Gy2_reg_i_43_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_Gy2_reg_i_54_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_Gy2_reg_i_54_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_Gy2_reg_i_7_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_Gy2_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_direction_reg[1]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_direction_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_direction_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_magnitude_reg[3]_i_15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_magnitude_reg[3]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \direction[0]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \direction[1]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \direction[1]_i_20\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \direction[1]_i_22\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \direction[1]_i_23\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \direction[1]_i_24\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \direction[1]_i_25\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \direction[1]_i_27\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \direction[1]_i_28\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \direction[1]_i_29\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \totalPixelCounter[0]_i_1__1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \totalPixelCounter[0]_i_1__2\ : label is "soft_lutpair81";
begin
  data_from_sobel_valid <= \^data_from_sobel_valid\;
  \mult_y_reg[7][10]_0\(1 downto 0) <= \^mult_y_reg[7][10]_0\(1 downto 0);
  \mult_y_reg[8][9]_0\(0) <= \^mult_y_reg[8][9]_0\(0);
Gx2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Gx2_reg_i_1_n_0,
      A(28) => Gx2_reg_i_1_n_0,
      A(27) => Gx2_reg_i_1_n_0,
      A(26) => Gx2_reg_i_1_n_0,
      A(25) => Gx2_reg_i_1_n_0,
      A(24) => Gx2_reg_i_1_n_0,
      A(23) => Gx2_reg_i_1_n_0,
      A(22) => Gx2_reg_i_1_n_0,
      A(21) => Gx2_reg_i_1_n_0,
      A(20) => Gx2_reg_i_1_n_0,
      A(19) => Gx2_reg_i_1_n_0,
      A(18) => Gx2_reg_i_1_n_0,
      A(17) => Gx2_reg_i_1_n_0,
      A(16) => Gx2_reg_i_1_n_0,
      A(15) => Gx2_reg_i_1_n_0,
      A(14) => Gx2_reg_i_1_n_0,
      A(13) => Gx2_reg_i_1_n_0,
      A(12) => Gx2_reg_i_1_n_0,
      A(11) => Gx2_reg_i_1_n_0,
      A(10) => Gx2_reg_i_1_n_0,
      A(9 downto 0) => Gx_reg0(9 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_Gx2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Gx2_reg_i_1_n_0,
      B(16) => Gx2_reg_i_1_n_0,
      B(15) => Gx2_reg_i_1_n_0,
      B(14) => Gx2_reg_i_1_n_0,
      B(13) => Gx2_reg_i_1_n_0,
      B(12) => Gx2_reg_i_1_n_0,
      B(11) => Gx2_reg_i_1_n_0,
      B(10) => Gx2_reg_i_1_n_0,
      B(9 downto 0) => Gx_reg0(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_Gx2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_Gx2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_Gx2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => axi_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_Gx2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_Gx2_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 21) => NLW_Gx2_reg_P_UNCONNECTED(47 downto 21),
      P(20) => Gx2_reg_n_85,
      P(19) => Gx2_reg_n_86,
      P(18) => Gx2_reg_n_87,
      P(17) => Gx2_reg_n_88,
      P(16) => Gx2_reg_n_89,
      P(15) => Gx2_reg_n_90,
      P(14) => Gx2_reg_n_91,
      P(13) => Gx2_reg_n_92,
      P(12) => Gx2_reg_n_93,
      P(11) => Gx2_reg_n_94,
      P(10) => Gx2_reg_n_95,
      P(9) => Gx2_reg_n_96,
      P(8) => Gx2_reg_n_97,
      P(7) => Gx2_reg_n_98,
      P(6) => Gx2_reg_n_99,
      P(5) => Gx2_reg_n_100,
      P(4) => Gx2_reg_n_101,
      P(3) => Gx2_reg_n_102,
      P(2) => Gx2_reg_n_103,
      P(1) => Gx2_reg_n_104,
      P(0) => Gx2_reg_n_105,
      PATTERNBDETECT => NLW_Gx2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Gx2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_Gx2_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RSTP,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RSTP,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_Gx2_reg_UNDERFLOW_UNCONNECTED
    );
Gx2_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Gx2_reg_i_2_n_5,
      O => Gx2_reg_i_1_n_0
    );
Gx2_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_x_reg_n_0_[2][6]\,
      I1 => Gx2_reg_i_18_n_6,
      O => Gx2_reg_i_10_n_0
    );
Gx2_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_x_reg_n_0_[2][5]\,
      I1 => Gx2_reg_i_18_n_7,
      O => Gx2_reg_i_11_n_0
    );
Gx2_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_x_reg_n_0_[2][4]\,
      I1 => Gx2_reg_i_19_n_4,
      O => Gx2_reg_i_12_n_0
    );
Gx2_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_x_reg_n_0_[2][3]\,
      I1 => Gx2_reg_i_19_n_5,
      O => Gx2_reg_i_13_n_0
    );
Gx2_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_x_reg_n_0_[2][2]\,
      I1 => Gx2_reg_i_19_n_6,
      O => Gx2_reg_i_14_n_0
    );
Gx2_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \mult_x_reg_n_0_[2][1]\,
      I1 => \mult_x_reg_n_0_[5][1]\,
      I2 => Gx2_reg_i_20_n_6,
      I3 => \mult_x_reg_n_0_[3][1]\,
      O => Gx2_reg_i_15_n_0
    );
Gx2_reg_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mult_x_reg_n_0_[2][0]\,
      I1 => C(0),
      I2 => \mult_x_reg_n_0_[6][0]\,
      O => Gx2_reg_i_16_n_0
    );
Gx2_reg_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => Gx2_reg_i_18_n_0,
      CO(3 downto 1) => NLW_Gx2_reg_i_17_CO_UNCONNECTED(3 downto 1),
      CO(0) => Gx2_reg_i_17_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => NLW_Gx2_reg_i_17_O_UNCONNECTED(3 downto 2),
      O(1) => Gx2_reg_i_17_n_6,
      O(0) => Gx2_reg_i_17_n_7,
      S(3 downto 2) => B"00",
      S(1) => Gx2_reg_i_5_0(0),
      S(0) => Gx2_reg_i_23_n_7
    );
Gx2_reg_i_18: unisim.vcomponents.CARRY4
     port map (
      CI => Gx2_reg_i_19_n_0,
      CO(3) => Gx2_reg_i_18_n_0,
      CO(2) => Gx2_reg_i_18_n_1,
      CO(1) => Gx2_reg_i_18_n_2,
      CO(0) => Gx2_reg_i_18_n_3,
      CYINIT => '0',
      DI(3) => \mult_x_reg_n_0_[3][8]\,
      DI(2) => \mult_x_reg_n_0_[3][7]\,
      DI(1) => \mult_x_reg_n_0_[3][6]\,
      DI(0) => \mult_x_reg_n_0_[3][5]\,
      O(3) => Gx2_reg_i_18_n_4,
      O(2) => Gx2_reg_i_18_n_5,
      O(1) => Gx2_reg_i_18_n_6,
      O(0) => Gx2_reg_i_18_n_7,
      S(3) => Gx2_reg_i_24_n_0,
      S(2) => Gx2_reg_i_25_n_0,
      S(1) => Gx2_reg_i_26_n_0,
      S(0) => Gx2_reg_i_27_n_0
    );
Gx2_reg_i_19: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Gx2_reg_i_19_n_0,
      CO(2) => Gx2_reg_i_19_n_1,
      CO(1) => Gx2_reg_i_19_n_2,
      CO(0) => Gx2_reg_i_19_n_3,
      CYINIT => '0',
      DI(3) => \mult_x_reg_n_0_[3][4]\,
      DI(2) => \mult_x_reg_n_0_[3][3]\,
      DI(1) => \mult_x_reg_n_0_[3][2]\,
      DI(0) => \mult_x_reg_n_0_[3][1]\,
      O(3) => Gx2_reg_i_19_n_4,
      O(2) => Gx2_reg_i_19_n_5,
      O(1) => Gx2_reg_i_19_n_6,
      O(0) => NLW_Gx2_reg_i_19_O_UNCONNECTED(0),
      S(3) => Gx2_reg_i_28_n_0,
      S(2) => Gx2_reg_i_29_n_0,
      S(1) => Gx2_reg_i_30_n_0,
      S(0) => Gx2_reg_i_31_n_0
    );
Gx2_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => Gx2_reg_i_3_n_0,
      CO(3 downto 2) => NLW_Gx2_reg_i_2_CO_UNCONNECTED(3 downto 2),
      CO(1) => Gx2_reg_i_2_n_2,
      CO(0) => Gx2_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => Gx2_reg_i_5_n_0,
      DI(0) => \mult_x_reg_n_0_[2][9]\,
      O(3) => NLW_Gx2_reg_i_2_O_UNCONNECTED(3),
      O(2) => Gx2_reg_i_2_n_5,
      O(1 downto 0) => Gx_reg0(9 downto 8),
      S(3) => '0',
      S(2) => Gx2_reg_i_6_n_0,
      S(1) => Gx2_reg_i_7_n_0,
      S(0) => Gx2_reg_i_8_n_0
    );
Gx2_reg_i_20: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Gx2_reg_i_20_n_0,
      CO(2) => Gx2_reg_i_20_n_1,
      CO(1) => Gx2_reg_i_20_n_2,
      CO(0) => Gx2_reg_i_20_n_3,
      CYINIT => '0',
      DI(3) => \mult_x_reg_n_0_[6][3]\,
      DI(2) => \mult_x_reg_n_0_[6][2]\,
      DI(1) => \mult_x_reg_n_0_[6][1]\,
      DI(0) => \mult_x_reg_n_0_[6][0]\,
      O(3) => Gx2_reg_i_20_n_4,
      O(2) => Gx2_reg_i_20_n_5,
      O(1) => Gx2_reg_i_20_n_6,
      O(0) => NLW_Gx2_reg_i_20_O_UNCONNECTED(0),
      S(3) => Gx2_reg_i_32_n_0,
      S(2) => Gx2_reg_i_33_n_0,
      S(1) => Gx2_reg_i_34_n_0,
      S(0) => Gx2_reg_i_35_n_0
    );
Gx2_reg_i_21: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Gx2_reg_i_21_n_0,
      CO(2) => Gx2_reg_i_21_n_1,
      CO(1) => Gx2_reg_i_21_n_2,
      CO(0) => Gx2_reg_i_21_n_3,
      CYINIT => '0',
      DI(3) => \mult_y_reg_n_0_[8][3]\,
      DI(2) => \mult_y_reg_n_0_[8][2]\,
      DI(1) => \mult_y_reg_n_0_[8][1]\,
      DI(0) => \mult_y_reg_n_0_[8][0]\,
      O(3 downto 0) => C(3 downto 0),
      S(3) => Gx2_reg_i_36_n_0,
      S(2) => Gx2_reg_i_37_n_0,
      S(1) => Gx2_reg_i_38_n_0,
      S(0) => Gx2_reg_i_39_n_0
    );
Gx2_reg_i_23: unisim.vcomponents.CARRY4
     port map (
      CI => Gx2_reg_i_40_n_0,
      CO(3 downto 1) => NLW_Gx2_reg_i_23_CO_UNCONNECTED(3 downto 1),
      CO(0) => Gx2_reg_i_23_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mult_x_reg_n_0_[5][10]\,
      O(3 downto 2) => NLW_Gx2_reg_i_23_O_UNCONNECTED(3 downto 2),
      O(1) => \mult_x_reg[5][10]_0\(0),
      O(0) => Gx2_reg_i_23_n_7,
      S(3 downto 2) => B"00",
      S(1) => Gx2_reg_i_41_n_0,
      S(0) => Gx2_reg_i_42_n_0
    );
Gx2_reg_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_x_reg_n_0_[3][8]\,
      I1 => Gx2_reg_i_40_n_4,
      O => Gx2_reg_i_24_n_0
    );
Gx2_reg_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_x_reg_n_0_[3][7]\,
      I1 => Gx2_reg_i_40_n_5,
      O => Gx2_reg_i_25_n_0
    );
Gx2_reg_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_x_reg_n_0_[3][6]\,
      I1 => Gx2_reg_i_40_n_6,
      O => Gx2_reg_i_26_n_0
    );
Gx2_reg_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_x_reg_n_0_[3][5]\,
      I1 => Gx2_reg_i_40_n_7,
      O => Gx2_reg_i_27_n_0
    );
Gx2_reg_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_x_reg_n_0_[3][4]\,
      I1 => Gx2_reg_i_43_n_4,
      O => Gx2_reg_i_28_n_0
    );
Gx2_reg_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_x_reg_n_0_[3][3]\,
      I1 => Gx2_reg_i_43_n_5,
      O => Gx2_reg_i_29_n_0
    );
Gx2_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => Gx2_reg_i_4_n_0,
      CO(3) => Gx2_reg_i_3_n_0,
      CO(2) => Gx2_reg_i_3_n_1,
      CO(1) => Gx2_reg_i_3_n_2,
      CO(0) => Gx2_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => \mult_x_reg_n_0_[2][7]\,
      DI(2) => \mult_x_reg_n_0_[2][6]\,
      DI(1) => \mult_x_reg_n_0_[2][5]\,
      DI(0) => \mult_x_reg_n_0_[2][4]\,
      O(3 downto 0) => Gx_reg0(7 downto 4),
      S(3) => Gx2_reg_i_9_n_0,
      S(2) => Gx2_reg_i_10_n_0,
      S(1) => Gx2_reg_i_11_n_0,
      S(0) => Gx2_reg_i_12_n_0
    );
Gx2_reg_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_x_reg_n_0_[3][2]\,
      I1 => Gx2_reg_i_43_n_6,
      O => Gx2_reg_i_30_n_0
    );
Gx2_reg_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mult_x_reg_n_0_[3][1]\,
      I1 => Gx2_reg_i_20_n_6,
      I2 => \mult_x_reg_n_0_[5][1]\,
      O => Gx2_reg_i_31_n_0
    );
Gx2_reg_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_x_reg_n_0_[6][3]\,
      I1 => C(3),
      O => Gx2_reg_i_32_n_0
    );
Gx2_reg_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_x_reg_n_0_[6][2]\,
      I1 => C(2),
      O => Gx2_reg_i_33_n_0
    );
Gx2_reg_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_x_reg_n_0_[6][1]\,
      I1 => C(1),
      O => Gx2_reg_i_34_n_0
    );
Gx2_reg_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_x_reg_n_0_[6][0]\,
      I1 => C(0),
      O => Gx2_reg_i_35_n_0
    );
Gx2_reg_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[8][3]\,
      I1 => \mult_y_reg_n_0_[0][3]\,
      O => Gx2_reg_i_36_n_0
    );
Gx2_reg_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[8][2]\,
      I1 => \mult_y_reg_n_0_[0][2]\,
      O => Gx2_reg_i_37_n_0
    );
Gx2_reg_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[8][1]\,
      I1 => \mult_y_reg_n_0_[0][1]\,
      O => Gx2_reg_i_38_n_0
    );
Gx2_reg_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[8][0]\,
      I1 => \mult_y_reg_n_0_[0][0]\,
      O => Gx2_reg_i_39_n_0
    );
Gx2_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Gx2_reg_i_4_n_0,
      CO(2) => Gx2_reg_i_4_n_1,
      CO(1) => Gx2_reg_i_4_n_2,
      CO(0) => Gx2_reg_i_4_n_3,
      CYINIT => '0',
      DI(3) => \mult_x_reg_n_0_[2][3]\,
      DI(2) => \mult_x_reg_n_0_[2][2]\,
      DI(1) => \mult_x_reg_n_0_[2][1]\,
      DI(0) => \mult_x_reg_n_0_[2][0]\,
      O(3 downto 0) => Gx_reg0(3 downto 0),
      S(3) => Gx2_reg_i_13_n_0,
      S(2) => Gx2_reg_i_14_n_0,
      S(1) => Gx2_reg_i_15_n_0,
      S(0) => Gx2_reg_i_16_n_0
    );
Gx2_reg_i_40: unisim.vcomponents.CARRY4
     port map (
      CI => Gx2_reg_i_43_n_0,
      CO(3) => Gx2_reg_i_40_n_0,
      CO(2) => Gx2_reg_i_40_n_1,
      CO(1) => Gx2_reg_i_40_n_2,
      CO(0) => Gx2_reg_i_40_n_3,
      CYINIT => '0',
      DI(3) => \mult_x_reg_n_0_[5][8]\,
      DI(2) => \mult_x_reg_n_0_[5][7]\,
      DI(1) => \mult_x_reg_n_0_[5][6]\,
      DI(0) => \mult_x_reg_n_0_[5][5]\,
      O(3) => Gx2_reg_i_40_n_4,
      O(2) => Gx2_reg_i_40_n_5,
      O(1) => Gx2_reg_i_40_n_6,
      O(0) => Gx2_reg_i_40_n_7,
      S(3) => Gx2_reg_i_44_n_0,
      S(2) => Gx2_reg_i_45_n_0,
      S(1) => Gx2_reg_i_46_n_0,
      S(0) => Gx2_reg_i_47_n_0
    );
Gx2_reg_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_x_reg_n_0_[5][10]\,
      I1 => Gx2_reg_i_48_n_5,
      O => Gx2_reg_i_41_n_0
    );
Gx2_reg_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_x_reg_n_0_[5][10]\,
      I1 => Gx2_reg_i_48_n_6,
      O => Gx2_reg_i_42_n_0
    );
Gx2_reg_i_43: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Gx2_reg_i_43_n_0,
      CO(2) => Gx2_reg_i_43_n_1,
      CO(1) => Gx2_reg_i_43_n_2,
      CO(0) => Gx2_reg_i_43_n_3,
      CYINIT => '0',
      DI(3) => \mult_x_reg_n_0_[5][4]\,
      DI(2) => \mult_x_reg_n_0_[5][3]\,
      DI(1) => \mult_x_reg_n_0_[5][2]\,
      DI(0) => \mult_x_reg_n_0_[5][1]\,
      O(3) => Gx2_reg_i_43_n_4,
      O(2) => Gx2_reg_i_43_n_5,
      O(1) => Gx2_reg_i_43_n_6,
      O(0) => NLW_Gx2_reg_i_43_O_UNCONNECTED(0),
      S(3) => Gx2_reg_i_49_n_0,
      S(2) => Gx2_reg_i_50_n_0,
      S(1) => Gx2_reg_i_51_n_0,
      S(0) => Gx2_reg_i_52_n_0
    );
Gx2_reg_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_x_reg_n_0_[5][8]\,
      I1 => Gx2_reg_i_48_n_7,
      O => Gx2_reg_i_44_n_0
    );
Gx2_reg_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_x_reg_n_0_[5][7]\,
      I1 => Gx2_reg_i_53_n_4,
      O => Gx2_reg_i_45_n_0
    );
Gx2_reg_i_46: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_x_reg_n_0_[5][6]\,
      I1 => Gx2_reg_i_53_n_5,
      O => Gx2_reg_i_46_n_0
    );
Gx2_reg_i_47: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_x_reg_n_0_[5][5]\,
      I1 => Gx2_reg_i_53_n_6,
      O => Gx2_reg_i_47_n_0
    );
Gx2_reg_i_48: unisim.vcomponents.CARRY4
     port map (
      CI => Gx2_reg_i_53_n_0,
      CO(3 downto 2) => NLW_Gx2_reg_i_48_CO_UNCONNECTED(3 downto 2),
      CO(1) => Gx2_reg_i_48_n_2,
      CO(0) => Gx2_reg_i_48_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_Gx2_reg_i_48_O_UNCONNECTED(3),
      O(2) => Gx2_reg_i_48_n_5,
      O(1) => Gx2_reg_i_48_n_6,
      O(0) => Gx2_reg_i_48_n_7,
      S(3) => '0',
      S(2) => Gx2_reg_i_44_0(0),
      S(1 downto 0) => C(9 downto 8)
    );
Gx2_reg_i_49: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_x_reg_n_0_[5][4]\,
      I1 => Gx2_reg_i_53_n_7,
      O => Gx2_reg_i_49_n_0
    );
Gx2_reg_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Gx2_reg_i_17_n_7,
      O => Gx2_reg_i_5_n_0
    );
Gx2_reg_i_50: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_x_reg_n_0_[5][3]\,
      I1 => Gx2_reg_i_20_n_4,
      O => Gx2_reg_i_50_n_0
    );
Gx2_reg_i_51: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_x_reg_n_0_[5][2]\,
      I1 => Gx2_reg_i_20_n_5,
      O => Gx2_reg_i_51_n_0
    );
Gx2_reg_i_52: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_x_reg_n_0_[5][1]\,
      I1 => Gx2_reg_i_20_n_6,
      O => Gx2_reg_i_52_n_0
    );
Gx2_reg_i_53: unisim.vcomponents.CARRY4
     port map (
      CI => Gx2_reg_i_20_n_0,
      CO(3) => Gx2_reg_i_53_n_0,
      CO(2) => Gx2_reg_i_53_n_1,
      CO(1) => Gx2_reg_i_53_n_2,
      CO(0) => Gx2_reg_i_53_n_3,
      CYINIT => '0',
      DI(3) => \mult_x_reg_n_0_[6][7]\,
      DI(2) => \mult_x_reg_n_0_[6][6]\,
      DI(1) => \mult_x_reg_n_0_[6][5]\,
      DI(0) => \mult_x_reg_n_0_[6][4]\,
      O(3) => Gx2_reg_i_53_n_4,
      O(2) => Gx2_reg_i_53_n_5,
      O(1) => Gx2_reg_i_53_n_6,
      O(0) => Gx2_reg_i_53_n_7,
      S(3) => Gx2_reg_i_55_n_0,
      S(2) => Gx2_reg_i_56_n_0,
      S(1) => Gx2_reg_i_57_n_0,
      S(0) => Gx2_reg_i_58_n_0
    );
Gx2_reg_i_55: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_x_reg_n_0_[6][7]\,
      I1 => C(7),
      O => Gx2_reg_i_55_n_0
    );
Gx2_reg_i_56: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_x_reg_n_0_[6][6]\,
      I1 => C(6),
      O => Gx2_reg_i_56_n_0
    );
Gx2_reg_i_57: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_x_reg_n_0_[6][5]\,
      I1 => C(5),
      O => Gx2_reg_i_57_n_0
    );
Gx2_reg_i_58: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_x_reg_n_0_[6][4]\,
      I1 => C(4),
      O => Gx2_reg_i_58_n_0
    );
Gx2_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Gx2_reg_i_17_n_7,
      I1 => Gx2_reg_i_17_n_6,
      O => Gx2_reg_i_6_n_0
    );
Gx2_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gx2_reg_i_17_n_7,
      I1 => \mult_x_reg_n_0_[2][9]\,
      O => Gx2_reg_i_7_n_0
    );
Gx2_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_x_reg_n_0_[2][9]\,
      I1 => Gx2_reg_i_18_n_4,
      O => Gx2_reg_i_8_n_0
    );
Gx2_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_x_reg_n_0_[2][7]\,
      I1 => Gx2_reg_i_18_n_5,
      O => Gx2_reg_i_9_n_0
    );
\Gx_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => Gx_reg0(0),
      Q => Gx_reg_reg(0),
      R => RSTP
    );
\Gx_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => Gx2_reg_i_1_n_0,
      Q => Gx_reg_reg(10),
      R => RSTP
    );
\Gx_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => Gx_reg0(1),
      Q => Gx_reg_reg(1),
      R => RSTP
    );
\Gx_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => Gx_reg0(2),
      Q => Gx_reg_reg(2),
      R => RSTP
    );
\Gx_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => Gx_reg0(3),
      Q => Gx_reg_reg(3),
      R => RSTP
    );
\Gx_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => Gx_reg0(4),
      Q => Gx_reg_reg(4),
      R => RSTP
    );
\Gx_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => Gx_reg0(5),
      Q => Gx_reg_reg(5),
      R => RSTP
    );
\Gx_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => Gx_reg0(6),
      Q => Gx_reg_reg(6),
      R => RSTP
    );
\Gx_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => Gx_reg0(7),
      Q => Gx_reg_reg(7),
      R => RSTP
    );
\Gx_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => Gx_reg0(8),
      Q => Gx_reg_reg(8),
      R => RSTP
    );
\Gx_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => Gx_reg0(9),
      Q => Gx_reg_reg(9),
      R => RSTP
    );
Gy2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Gy_reg0(10),
      A(28) => Gy_reg0(10),
      A(27) => Gy_reg0(10),
      A(26) => Gy_reg0(10),
      A(25) => Gy_reg0(10),
      A(24) => Gy_reg0(10),
      A(23) => Gy_reg0(10),
      A(22) => Gy_reg0(10),
      A(21) => Gy_reg0(10),
      A(20) => Gy_reg0(10),
      A(19) => Gy_reg0(10),
      A(18) => Gy_reg0(10),
      A(17) => Gy_reg0(10),
      A(16) => Gy_reg0(10),
      A(15) => Gy_reg0(10),
      A(14) => Gy_reg0(10),
      A(13) => Gy_reg0(10),
      A(12) => Gy_reg0(10),
      A(11) => Gy_reg0(10),
      A(10 downto 0) => Gy_reg0(10 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_Gy2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Gy_reg0(10),
      B(16) => Gy_reg0(10),
      B(15) => Gy_reg0(10),
      B(14) => Gy_reg0(10),
      B(13) => Gy_reg0(10),
      B(12) => Gy_reg0(10),
      B(11) => Gy_reg0(10),
      B(10 downto 0) => Gy_reg0(10 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_Gy2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_Gy2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_Gy2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => axi_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_Gy2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_Gy2_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 21) => NLW_Gy2_reg_P_UNCONNECTED(47 downto 21),
      P(20) => Gy2_reg_n_85,
      P(19) => Gy2_reg_n_86,
      P(18) => Gy2_reg_n_87,
      P(17) => Gy2_reg_n_88,
      P(16) => Gy2_reg_n_89,
      P(15) => Gy2_reg_n_90,
      P(14) => Gy2_reg_n_91,
      P(13) => Gy2_reg_n_92,
      P(12) => Gy2_reg_n_93,
      P(11) => Gy2_reg_n_94,
      P(10) => Gy2_reg_n_95,
      P(9) => Gy2_reg_n_96,
      P(8) => Gy2_reg_n_97,
      P(7) => Gy2_reg_n_98,
      P(6) => Gy2_reg_n_99,
      P(5) => Gy2_reg_n_100,
      P(4) => Gy2_reg_n_101,
      P(3) => Gy2_reg_n_102,
      P(2) => Gy2_reg_n_103,
      P(1) => Gy2_reg_n_104,
      P(0) => Gy2_reg_n_105,
      PATTERNBDETECT => NLW_Gy2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Gy2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_Gy2_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RSTP,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RSTP,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_Gy2_reg_UNDERFLOW_UNCONNECTED
    );
Gy2_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sum_valid,
      O => RSTP
    );
Gy2_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[1][6]\,
      I1 => Gy2_reg_i_20_n_5,
      O => Gy2_reg_i_10_n_0
    );
Gy2_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[1][5]\,
      I1 => Gy2_reg_i_20_n_6,
      O => Gy2_reg_i_11_n_0
    );
Gy2_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[1][4]\,
      I1 => Gy2_reg_i_20_n_7,
      O => Gy2_reg_i_12_n_0
    );
Gy2_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[1][3]\,
      I1 => Gy2_reg_i_6_n_4,
      O => Gy2_reg_i_13_n_0
    );
Gy2_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[1][2]\,
      I1 => Gy2_reg_i_6_n_5,
      O => Gy2_reg_i_14_n_0
    );
Gy2_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[1][1]\,
      I1 => Gy2_reg_i_6_n_6,
      O => Gy2_reg_i_15_n_0
    );
Gy2_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[2][3]\,
      I1 => Gy2_reg_i_23_n_4,
      O => Gy2_reg_i_16_n_0
    );
Gy2_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[2][2]\,
      I1 => Gy2_reg_i_23_n_5,
      O => Gy2_reg_i_17_n_0
    );
Gy2_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[2][1]\,
      I1 => Gy2_reg_i_23_n_6,
      O => Gy2_reg_i_18_n_0
    );
Gy2_reg_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_x_reg_n_0_[2][0]\,
      I1 => Gy2_reg_i_23_n_7,
      O => Gy2_reg_i_19_n_0
    );
Gy2_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => Gy2_reg_i_3_n_0,
      CO(3 downto 1) => NLW_Gy2_reg_i_2_CO_UNCONNECTED(3 downto 1),
      CO(0) => Gy2_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => NLW_Gy2_reg_i_2_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => Gy_reg0(10 downto 9),
      S(3 downto 2) => B"00",
      S(1) => Gy2_reg_i_7_n_5,
      S(0) => Gy2_reg_i_7_n_6
    );
Gy2_reg_i_20: unisim.vcomponents.CARRY4
     port map (
      CI => Gy2_reg_i_6_n_0,
      CO(3) => Gy2_reg_i_20_n_0,
      CO(2) => Gy2_reg_i_20_n_1,
      CO(1) => Gy2_reg_i_20_n_2,
      CO(0) => Gy2_reg_i_20_n_3,
      CYINIT => '0',
      DI(3) => \mult_y_reg_n_0_[2][7]\,
      DI(2) => \mult_y_reg_n_0_[2][6]\,
      DI(1) => \mult_y_reg_n_0_[2][5]\,
      DI(0) => \mult_y_reg_n_0_[2][4]\,
      O(3) => Gy2_reg_i_20_n_4,
      O(2) => Gy2_reg_i_20_n_5,
      O(1) => Gy2_reg_i_20_n_6,
      O(0) => Gy2_reg_i_20_n_7,
      S(3) => Gy2_reg_i_24_n_0,
      S(2) => Gy2_reg_i_25_n_0,
      S(1) => Gy2_reg_i_26_n_0,
      S(0) => Gy2_reg_i_27_n_0
    );
Gy2_reg_i_22: unisim.vcomponents.CARRY4
     port map (
      CI => Gy2_reg_i_28_n_0,
      CO(3 downto 2) => NLW_Gy2_reg_i_22_CO_UNCONNECTED(3 downto 2),
      CO(1) => Gy2_reg_i_22_n_2,
      CO(0) => Gy2_reg_i_22_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => DI(0),
      DI(0) => \mult_y_reg_n_0_[6][9]\,
      O(3) => NLW_Gy2_reg_i_22_O_UNCONNECTED(3),
      O(2) => \mult_y_reg[6][9]_0\(0),
      O(1) => Gy2_reg_i_22_n_6,
      O(0) => Gy2_reg_i_22_n_7,
      S(3) => '0',
      S(2) => S(0),
      S(1) => Gy2_reg_i_31_n_0,
      S(0) => Gy2_reg_i_32_n_0
    );
Gy2_reg_i_23: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Gy2_reg_i_23_n_0,
      CO(2) => Gy2_reg_i_23_n_1,
      CO(1) => Gy2_reg_i_23_n_2,
      CO(0) => Gy2_reg_i_23_n_3,
      CYINIT => '0',
      DI(3) => \mult_y_reg_n_0_[6][3]\,
      DI(2) => \mult_y_reg_n_0_[6][2]\,
      DI(1) => \mult_y_reg_n_0_[6][1]\,
      DI(0) => \mult_x_reg_n_0_[6][0]\,
      O(3) => Gy2_reg_i_23_n_4,
      O(2) => Gy2_reg_i_23_n_5,
      O(1) => Gy2_reg_i_23_n_6,
      O(0) => Gy2_reg_i_23_n_7,
      S(3) => Gy2_reg_i_33_n_0,
      S(2) => Gy2_reg_i_34_n_0,
      S(1) => Gy2_reg_i_35_n_0,
      S(0) => Gy2_reg_i_36_n_0
    );
Gy2_reg_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[2][7]\,
      I1 => Gy2_reg_i_28_n_4,
      O => Gy2_reg_i_24_n_0
    );
Gy2_reg_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[2][6]\,
      I1 => Gy2_reg_i_28_n_5,
      O => Gy2_reg_i_25_n_0
    );
Gy2_reg_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[2][5]\,
      I1 => Gy2_reg_i_28_n_6,
      O => Gy2_reg_i_26_n_0
    );
Gy2_reg_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[2][4]\,
      I1 => Gy2_reg_i_28_n_7,
      O => Gy2_reg_i_27_n_0
    );
Gy2_reg_i_28: unisim.vcomponents.CARRY4
     port map (
      CI => Gy2_reg_i_23_n_0,
      CO(3) => Gy2_reg_i_28_n_0,
      CO(2) => Gy2_reg_i_28_n_1,
      CO(1) => Gy2_reg_i_28_n_2,
      CO(0) => Gy2_reg_i_28_n_3,
      CYINIT => '0',
      DI(3) => \mult_y_reg_n_0_[6][7]\,
      DI(2) => \mult_y_reg_n_0_[6][6]\,
      DI(1) => \mult_y_reg_n_0_[6][5]\,
      DI(0) => \mult_y_reg_n_0_[6][4]\,
      O(3) => Gy2_reg_i_28_n_4,
      O(2) => Gy2_reg_i_28_n_5,
      O(1) => Gy2_reg_i_28_n_6,
      O(0) => Gy2_reg_i_28_n_7,
      S(3) => Gy2_reg_i_37_n_0,
      S(2) => Gy2_reg_i_38_n_0,
      S(1) => Gy2_reg_i_39_n_0,
      S(0) => Gy2_reg_i_40_n_0
    );
Gy2_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => Gy2_reg_i_4_n_0,
      CO(3) => Gy2_reg_i_3_n_0,
      CO(2) => Gy2_reg_i_3_n_1,
      CO(1) => Gy2_reg_i_3_n_2,
      CO(0) => Gy2_reg_i_3_n_3,
      CYINIT => '0',
      DI(3) => \mult_y_reg_n_0_[1][8]\,
      DI(2) => \mult_y_reg_n_0_[1][7]\,
      DI(1) => \mult_y_reg_n_0_[1][6]\,
      DI(0) => \mult_y_reg_n_0_[1][5]\,
      O(3 downto 0) => Gy_reg0(8 downto 5),
      S(3) => Gy2_reg_i_8_n_0,
      S(2) => Gy2_reg_i_9_n_0,
      S(1) => Gy2_reg_i_10_n_0,
      S(0) => Gy2_reg_i_11_n_0
    );
Gy2_reg_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^mult_y_reg[7][10]_0\(0),
      I1 => \mult_y_reg_n_0_[6][9]\,
      O => Gy2_reg_i_31_n_0
    );
Gy2_reg_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[6][9]\,
      I1 => Gy2_reg_i_42_n_4,
      O => Gy2_reg_i_32_n_0
    );
Gy2_reg_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[6][3]\,
      I1 => Gy2_reg_i_43_n_5,
      O => Gy2_reg_i_33_n_0
    );
Gy2_reg_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[6][2]\,
      I1 => Gy2_reg_i_43_n_6,
      O => Gy2_reg_i_34_n_0
    );
Gy2_reg_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mult_y_reg_n_0_[6][1]\,
      I1 => C(1),
      I2 => \mult_y_reg_n_0_[7][1]\,
      O => Gy2_reg_i_35_n_0
    );
Gy2_reg_i_36: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_x_reg_n_0_[6][0]\,
      I1 => C(0),
      O => Gy2_reg_i_36_n_0
    );
Gy2_reg_i_37: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[6][7]\,
      I1 => Gy2_reg_i_42_n_5,
      O => Gy2_reg_i_37_n_0
    );
Gy2_reg_i_38: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[6][6]\,
      I1 => Gy2_reg_i_42_n_6,
      O => Gy2_reg_i_38_n_0
    );
Gy2_reg_i_39: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[6][5]\,
      I1 => Gy2_reg_i_42_n_7,
      O => Gy2_reg_i_39_n_0
    );
Gy2_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Gy2_reg_i_4_n_0,
      CO(2) => Gy2_reg_i_4_n_1,
      CO(1) => Gy2_reg_i_4_n_2,
      CO(0) => Gy2_reg_i_4_n_3,
      CYINIT => '0',
      DI(3) => \mult_y_reg_n_0_[1][4]\,
      DI(2) => \mult_y_reg_n_0_[1][3]\,
      DI(1) => \mult_y_reg_n_0_[1][2]\,
      DI(0) => \mult_y_reg_n_0_[1][1]\,
      O(3 downto 1) => Gy_reg0(4 downto 2),
      O(0) => NLW_Gy2_reg_i_4_O_UNCONNECTED(0),
      S(3) => Gy2_reg_i_12_n_0,
      S(2) => Gy2_reg_i_13_n_0,
      S(1) => Gy2_reg_i_14_n_0,
      S(0) => Gy2_reg_i_15_n_0
    );
Gy2_reg_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[6][4]\,
      I1 => Gy2_reg_i_43_n_4,
      O => Gy2_reg_i_40_n_0
    );
Gy2_reg_i_41: unisim.vcomponents.CARRY4
     port map (
      CI => Gy2_reg_i_42_n_0,
      CO(3 downto 1) => NLW_Gy2_reg_i_41_CO_UNCONNECTED(3 downto 1),
      CO(0) => Gy2_reg_i_41_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \mult_y_reg_n_0_[7][10]\,
      O(3 downto 2) => NLW_Gy2_reg_i_41_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => \^mult_y_reg[7][10]_0\(1 downto 0),
      S(3 downto 2) => B"00",
      S(1) => Gy2_reg_i_44_n_0,
      S(0) => Gy2_reg_i_45_n_0
    );
Gy2_reg_i_42: unisim.vcomponents.CARRY4
     port map (
      CI => Gy2_reg_i_43_n_0,
      CO(3) => Gy2_reg_i_42_n_0,
      CO(2) => Gy2_reg_i_42_n_1,
      CO(1) => Gy2_reg_i_42_n_2,
      CO(0) => Gy2_reg_i_42_n_3,
      CYINIT => '0',
      DI(3) => \mult_y_reg_n_0_[7][8]\,
      DI(2) => \mult_y_reg_n_0_[7][7]\,
      DI(1) => \mult_y_reg_n_0_[7][6]\,
      DI(0) => \mult_y_reg_n_0_[7][5]\,
      O(3) => Gy2_reg_i_42_n_4,
      O(2) => Gy2_reg_i_42_n_5,
      O(1) => Gy2_reg_i_42_n_6,
      O(0) => Gy2_reg_i_42_n_7,
      S(3) => Gy2_reg_i_46_n_0,
      S(2) => Gy2_reg_i_47_n_0,
      S(1) => Gy2_reg_i_48_n_0,
      S(0) => Gy2_reg_i_49_n_0
    );
Gy2_reg_i_43: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Gy2_reg_i_43_n_0,
      CO(2) => Gy2_reg_i_43_n_1,
      CO(1) => Gy2_reg_i_43_n_2,
      CO(0) => Gy2_reg_i_43_n_3,
      CYINIT => '0',
      DI(3) => \mult_y_reg_n_0_[7][4]\,
      DI(2) => \mult_y_reg_n_0_[7][3]\,
      DI(1) => \mult_y_reg_n_0_[7][2]\,
      DI(0) => \mult_y_reg_n_0_[7][1]\,
      O(3) => Gy2_reg_i_43_n_4,
      O(2) => Gy2_reg_i_43_n_5,
      O(1) => Gy2_reg_i_43_n_6,
      O(0) => NLW_Gy2_reg_i_43_O_UNCONNECTED(0),
      S(3) => Gy2_reg_i_50_n_0,
      S(2) => Gy2_reg_i_51_n_0,
      S(1) => Gy2_reg_i_52_n_0,
      S(0) => Gy2_reg_i_53_n_0
    );
Gy2_reg_i_44: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mult_y_reg_n_0_[7][10]\,
      I1 => \^mult_y_reg[8][9]_0\(0),
      O => Gy2_reg_i_44_n_0
    );
Gy2_reg_i_45: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[7][10]\,
      I1 => C(9),
      O => Gy2_reg_i_45_n_0
    );
Gy2_reg_i_46: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[7][8]\,
      I1 => C(8),
      O => Gy2_reg_i_46_n_0
    );
Gy2_reg_i_47: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[7][7]\,
      I1 => C(7),
      O => Gy2_reg_i_47_n_0
    );
Gy2_reg_i_48: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[7][6]\,
      I1 => C(6),
      O => Gy2_reg_i_48_n_0
    );
Gy2_reg_i_49: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[7][5]\,
      I1 => C(5),
      O => Gy2_reg_i_49_n_0
    );
Gy2_reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[1][1]\,
      I1 => Gy2_reg_i_6_n_6,
      O => Gy_reg0(1)
    );
Gy2_reg_i_50: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[7][4]\,
      I1 => C(4),
      O => Gy2_reg_i_50_n_0
    );
Gy2_reg_i_51: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[7][3]\,
      I1 => C(3),
      O => Gy2_reg_i_51_n_0
    );
Gy2_reg_i_52: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[7][2]\,
      I1 => C(2),
      O => Gy2_reg_i_52_n_0
    );
Gy2_reg_i_53: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[7][1]\,
      I1 => C(1),
      O => Gy2_reg_i_53_n_0
    );
Gy2_reg_i_54: unisim.vcomponents.CARRY4
     port map (
      CI => Gy2_reg_i_55_n_0,
      CO(3) => NLW_Gy2_reg_i_54_CO_UNCONNECTED(3),
      CO(2) => \^mult_y_reg[8][9]_0\(0),
      CO(1) => NLW_Gy2_reg_i_54_CO_UNCONNECTED(1),
      CO(0) => Gy2_reg_i_54_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0010",
      O(3 downto 2) => NLW_Gy2_reg_i_54_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => C(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => \mult_y_reg_n_0_[8][9]\,
      S(0) => \mult_y_reg_n_0_[8][9]\
    );
Gy2_reg_i_55: unisim.vcomponents.CARRY4
     port map (
      CI => Gx2_reg_i_21_n_0,
      CO(3) => Gy2_reg_i_55_n_0,
      CO(2) => Gy2_reg_i_55_n_1,
      CO(1) => Gy2_reg_i_55_n_2,
      CO(0) => Gy2_reg_i_55_n_3,
      CYINIT => '0',
      DI(3) => \mult_y_reg_n_0_[8][7]\,
      DI(2) => \mult_y_reg_n_0_[8][6]\,
      DI(1) => \mult_y_reg_n_0_[8][5]\,
      DI(0) => \mult_y_reg_n_0_[8][4]\,
      O(3 downto 0) => C(7 downto 4),
      S(3) => Gy2_reg_i_56_n_0,
      S(2) => Gy2_reg_i_57_n_0,
      S(1) => Gy2_reg_i_58_n_0,
      S(0) => Gy2_reg_i_59_n_0
    );
Gy2_reg_i_56: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[8][7]\,
      I1 => \mult_y_reg_n_0_[0][7]\,
      O => Gy2_reg_i_56_n_0
    );
Gy2_reg_i_57: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[8][6]\,
      I1 => \mult_y_reg_n_0_[0][6]\,
      O => Gy2_reg_i_57_n_0
    );
Gy2_reg_i_58: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[8][5]\,
      I1 => \mult_y_reg_n_0_[0][5]\,
      O => Gy2_reg_i_58_n_0
    );
Gy2_reg_i_59: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[8][4]\,
      I1 => \mult_y_reg_n_0_[0][4]\,
      O => Gy2_reg_i_59_n_0
    );
Gy2_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => Gy2_reg_i_6_n_0,
      CO(2) => Gy2_reg_i_6_n_1,
      CO(1) => Gy2_reg_i_6_n_2,
      CO(0) => Gy2_reg_i_6_n_3,
      CYINIT => '0',
      DI(3) => \mult_y_reg_n_0_[2][3]\,
      DI(2) => \mult_y_reg_n_0_[2][2]\,
      DI(1) => \mult_y_reg_n_0_[2][1]\,
      DI(0) => \mult_x_reg_n_0_[2][0]\,
      O(3) => Gy2_reg_i_6_n_4,
      O(2) => Gy2_reg_i_6_n_5,
      O(1) => Gy2_reg_i_6_n_6,
      O(0) => Gy_reg0(0),
      S(3) => Gy2_reg_i_16_n_0,
      S(2) => Gy2_reg_i_17_n_0,
      S(1) => Gy2_reg_i_18_n_0,
      S(0) => Gy2_reg_i_19_n_0
    );
Gy2_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => Gy2_reg_i_20_n_0,
      CO(3 downto 2) => NLW_Gy2_reg_i_7_CO_UNCONNECTED(3 downto 2),
      CO(1) => Gy2_reg_i_7_n_2,
      CO(0) => Gy2_reg_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_Gy2_reg_i_7_O_UNCONNECTED(3),
      O(2) => Gy2_reg_i_7_n_5,
      O(1) => Gy2_reg_i_7_n_6,
      O(0) => Gy2_reg_i_7_n_7,
      S(3) => '0',
      S(2) => Gy2_reg_0(0),
      S(1) => Gy2_reg_i_22_n_6,
      S(0) => Gy2_reg_i_22_n_7
    );
Gy2_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[1][8]\,
      I1 => Gy2_reg_i_7_n_7,
      O => Gy2_reg_i_8_n_0
    );
Gy2_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mult_y_reg_n_0_[1][7]\,
      I1 => Gy2_reg_i_20_n_4,
      O => Gy2_reg_i_9_n_0
    );
\Gy_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => Gy_reg0(0),
      Q => Gy_reg_reg(0),
      R => RSTP
    );
\Gy_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => Gy_reg0(10),
      Q => Gy_reg_reg(10),
      R => RSTP
    );
\Gy_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => Gy_reg0(1),
      Q => Gy_reg_reg(1),
      R => RSTP
    );
\Gy_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => Gy_reg0(2),
      Q => Gy_reg_reg(2),
      R => RSTP
    );
\Gy_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => Gy_reg0(3),
      Q => Gy_reg_reg(3),
      R => RSTP
    );
\Gy_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => Gy_reg0(4),
      Q => Gy_reg_reg(4),
      R => RSTP
    );
\Gy_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => Gy_reg0(5),
      Q => Gy_reg_reg(5),
      R => RSTP
    );
\Gy_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => Gy_reg0(6),
      Q => Gy_reg_reg(6),
      R => RSTP
    );
\Gy_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => Gy_reg0(7),
      Q => Gy_reg_reg(7),
      R => RSTP
    );
\Gy_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => Gy_reg0(8),
      Q => Gy_reg_reg(8),
      R => RSTP
    );
\Gy_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => Gy_reg0(9),
      Q => Gy_reg_reg(9),
      R => RSTP
    );
convolved_data_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => pipe_valid,
      Q => \^data_from_sobel_valid\,
      R => '0'
    );
\direction[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pipe_valid,
      I1 => \direction_reg[1]_i_2_n_2\,
      O => \direction[0]_i_1_n_0\
    );
\direction[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => Gy_reg_reg(10),
      I1 => pipe_valid,
      I2 => \direction_reg[1]_i_2_n_2\,
      I3 => Gx_reg_reg(10),
      O => \direction[1]_i_1_n_0\
    );
\direction[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE000007FEC0C60"
    )
        port map (
      I0 => \direction[1]_i_27_n_0\,
      I1 => Gx_reg_reg(2),
      I2 => Gx_reg_reg(10),
      I3 => Gx_reg_reg(3),
      I4 => \direction[1]_i_28_n_0\,
      I5 => \direction[1]_i_29_n_0\,
      O => \direction[1]_i_10_n_0\
    );
\direction[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A00006A60FA60FA"
    )
        port map (
      I0 => Gx_reg_reg(1),
      I1 => Gx_reg_reg(10),
      I2 => Gx_reg_reg(0),
      I3 => Gy_reg_reg(1),
      I4 => Gy_reg_reg(10),
      I5 => Gy_reg_reg(0),
      O => \direction[1]_i_11_n_0\
    );
\direction[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990600690066006"
    )
        port map (
      I0 => \direction[1]_i_22_n_0\,
      I1 => Gx_reg_reg(7),
      I2 => \direction[1]_i_23_n_0\,
      I3 => Gx_reg_reg(6),
      I4 => Gx_reg_reg(10),
      I5 => \direction[1]_i_21_n_0\,
      O => \direction[1]_i_12_n_0\
    );
\direction[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0660900960099009"
    )
        port map (
      I0 => \direction[1]_i_25_n_0\,
      I1 => Gx_reg_reg(5),
      I2 => \direction[1]_i_26_n_0\,
      I3 => Gx_reg_reg(4),
      I4 => Gx_reg_reg(10),
      I5 => \direction[1]_i_24_n_0\,
      O => \direction[1]_i_13_n_0\
    );
\direction[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2882288228828282"
    )
        port map (
      I0 => \direction[1]_i_30_n_0\,
      I1 => \direction[1]_i_29_n_0\,
      I2 => Gx_reg_reg(2),
      I3 => Gx_reg_reg(10),
      I4 => Gx_reg_reg(0),
      I5 => Gx_reg_reg(1),
      O => \direction[1]_i_14_n_0\
    );
\direction[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"966900000000CC33"
    )
        port map (
      I0 => Gy_reg_reg(10),
      I1 => Gy_reg_reg(1),
      I2 => Gx_reg_reg(10),
      I3 => Gx_reg_reg(1),
      I4 => Gy_reg_reg(0),
      I5 => Gx_reg_reg(0),
      O => \direction[1]_i_15_n_0\
    );
\direction[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => Gx_reg_reg(7),
      I1 => \direction[1]_i_21_n_0\,
      I2 => Gx_reg_reg(6),
      I3 => Gx_reg_reg(8),
      I4 => Gx_reg_reg(10),
      I5 => Gx_reg_reg(9),
      O => \direction[1]_i_16_n_0\
    );
\direction[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => Gy_reg_reg(8),
      I1 => Gy_reg_reg(7),
      I2 => \direction[1]_i_31_n_0\,
      I3 => Gy_reg_reg(6),
      I4 => Gy_reg_reg(10),
      I5 => Gy_reg_reg(9),
      O => \direction[1]_i_17_n_0\
    );
\direction[1]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Gx_reg_reg(7),
      I1 => \direction[1]_i_21_n_0\,
      I2 => Gx_reg_reg(6),
      O => \direction[1]_i_18_n_0\
    );
\direction[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999999995"
    )
        port map (
      I0 => Gy_reg_reg(9),
      I1 => Gy_reg_reg(10),
      I2 => Gy_reg_reg(6),
      I3 => \direction[1]_i_31_n_0\,
      I4 => Gy_reg_reg(7),
      I5 => Gy_reg_reg(8),
      O => \direction[1]_i_19_n_0\
    );
\direction[1]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5556AAAA"
    )
        port map (
      I0 => Gy_reg_reg(8),
      I1 => Gy_reg_reg(7),
      I2 => \direction[1]_i_31_n_0\,
      I3 => Gy_reg_reg(6),
      I4 => Gy_reg_reg(10),
      O => \direction[1]_i_20_n_0\
    );
\direction[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Gx_reg_reg(5),
      I1 => Gx_reg_reg(3),
      I2 => Gx_reg_reg(0),
      I3 => Gx_reg_reg(1),
      I4 => Gx_reg_reg(2),
      I5 => Gx_reg_reg(4),
      O => \direction[1]_i_21_n_0\
    );
\direction[1]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9995"
    )
        port map (
      I0 => Gy_reg_reg(7),
      I1 => Gy_reg_reg(10),
      I2 => Gy_reg_reg(6),
      I3 => \direction[1]_i_31_n_0\,
      O => \direction[1]_i_22_n_0\
    );
\direction[1]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => Gy_reg_reg(6),
      I1 => Gy_reg_reg(10),
      I2 => \direction[1]_i_31_n_0\,
      O => \direction[1]_i_23_n_0\
    );
\direction[1]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Gx_reg_reg(3),
      I1 => Gx_reg_reg(0),
      I2 => Gx_reg_reg(1),
      I3 => Gx_reg_reg(2),
      O => \direction[1]_i_24_n_0\
    );
\direction[1]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => Gy_reg_reg(5),
      I1 => Gy_reg_reg(10),
      I2 => \direction[1]_i_32_n_0\,
      O => \direction[1]_i_25_n_0\
    );
\direction[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666666666666666A"
    )
        port map (
      I0 => Gy_reg_reg(4),
      I1 => Gy_reg_reg(10),
      I2 => Gy_reg_reg(3),
      I3 => Gy_reg_reg(0),
      I4 => Gy_reg_reg(1),
      I5 => Gy_reg_reg(2),
      O => \direction[1]_i_26_n_0\
    );
\direction[1]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Gx_reg_reg(0),
      I1 => Gx_reg_reg(1),
      O => \direction[1]_i_27_n_0\
    );
\direction[1]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => Gy_reg_reg(3),
      I1 => Gy_reg_reg(2),
      I2 => Gy_reg_reg(1),
      I3 => Gy_reg_reg(0),
      I4 => Gy_reg_reg(10),
      O => \direction[1]_i_28_n_0\
    );
\direction[1]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"666A"
    )
        port map (
      I0 => Gy_reg_reg(2),
      I1 => Gy_reg_reg(10),
      I2 => Gy_reg_reg(0),
      I3 => Gy_reg_reg(1),
      O => \direction[1]_i_29_n_0\
    );
\direction[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE0001FF01FFFE00"
    )
        port map (
      I0 => Gx_reg_reg(0),
      I1 => Gx_reg_reg(1),
      I2 => Gx_reg_reg(2),
      I3 => Gx_reg_reg(10),
      I4 => Gx_reg_reg(3),
      I5 => \direction[1]_i_28_n_0\,
      O => \direction[1]_i_30_n_0\
    );
\direction[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Gy_reg_reg(5),
      I1 => Gy_reg_reg(3),
      I2 => Gy_reg_reg(0),
      I3 => Gy_reg_reg(1),
      I4 => Gy_reg_reg(2),
      I5 => Gy_reg_reg(4),
      O => \direction[1]_i_31_n_0\
    );
\direction[1]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Gy_reg_reg(4),
      I1 => Gy_reg_reg(2),
      I2 => Gy_reg_reg(1),
      I3 => Gy_reg_reg(0),
      I4 => Gy_reg_reg(3),
      O => \direction[1]_i_32_n_0\
    );
\direction[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \direction[1]_i_16_n_0\,
      I1 => \direction[1]_i_17_n_0\,
      O => \direction[1]_i_4_n_0\
    );
\direction[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE000007FEC0C60"
    )
        port map (
      I0 => \direction[1]_i_18_n_0\,
      I1 => Gx_reg_reg(8),
      I2 => Gx_reg_reg(10),
      I3 => Gx_reg_reg(9),
      I4 => \direction[1]_i_19_n_0\,
      I5 => \direction[1]_i_20_n_0\,
      O => \direction[1]_i_5_n_0\
    );
\direction[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \direction[1]_i_17_n_0\,
      I1 => \direction[1]_i_16_n_0\,
      O => \direction[1]_i_6_n_0\
    );
\direction[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990600690066006"
    )
        port map (
      I0 => \direction[1]_i_19_n_0\,
      I1 => Gx_reg_reg(9),
      I2 => \direction[1]_i_20_n_0\,
      I3 => Gx_reg_reg(8),
      I4 => Gx_reg_reg(10),
      I5 => \direction[1]_i_18_n_0\,
      O => \direction[1]_i_7_n_0\
    );
\direction[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FE000007FEC0C60"
    )
        port map (
      I0 => \direction[1]_i_21_n_0\,
      I1 => Gx_reg_reg(6),
      I2 => Gx_reg_reg(10),
      I3 => Gx_reg_reg(7),
      I4 => \direction[1]_i_22_n_0\,
      I5 => \direction[1]_i_23_n_0\,
      O => \direction[1]_i_8_n_0\
    );
\direction[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000057A850287FF8"
    )
        port map (
      I0 => Gx_reg_reg(10),
      I1 => \direction[1]_i_24_n_0\,
      I2 => Gx_reg_reg(4),
      I3 => Gx_reg_reg(5),
      I4 => \direction[1]_i_25_n_0\,
      I5 => \direction[1]_i_26_n_0\,
      O => \direction[1]_i_9_n_0\
    );
\direction_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => \direction[0]_i_1_n_0\,
      Q => dir_from_sobel(0),
      R => '0'
    );
\direction_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => \direction[1]_i_1_n_0\,
      Q => dir_from_sobel(1),
      R => '0'
    );
\direction_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \direction_reg[1]_i_3_n_0\,
      CO(3 downto 2) => \NLW_direction_reg[1]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \direction_reg[1]_i_2_n_2\,
      CO(0) => \direction_reg[1]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \direction[1]_i_4_n_0\,
      DI(0) => \direction[1]_i_5_n_0\,
      O(3 downto 0) => \NLW_direction_reg[1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \direction[1]_i_6_n_0\,
      S(0) => \direction[1]_i_7_n_0\
    );
\direction_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \direction_reg[1]_i_3_n_0\,
      CO(2) => \direction_reg[1]_i_3_n_1\,
      CO(1) => \direction_reg[1]_i_3_n_2\,
      CO(0) => \direction_reg[1]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \direction[1]_i_8_n_0\,
      DI(2) => \direction[1]_i_9_n_0\,
      DI(1) => \direction[1]_i_10_n_0\,
      DI(0) => \direction[1]_i_11_n_0\,
      O(3 downto 0) => \NLW_direction_reg[1]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \direction[1]_i_12_n_0\,
      S(2) => \direction[1]_i_13_n_0\,
      S(1) => \direction[1]_i_14_n_0\,
      S(0) => \direction[1]_i_15_n_0\
    );
\magnitude[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \magnitude_reg[0]_0\(0),
      O => sqrt_return(0)
    );
\magnitude[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \magnitude_reg[1]_0\(0),
      O => sqrt_return0
    );
\magnitude[1]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gx2_reg_n_102,
      I1 => Gy2_reg_n_102,
      O => \magnitude[1]_i_25_n_0\
    );
\magnitude[1]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gx2_reg_n_103,
      I1 => Gy2_reg_n_103,
      O => \magnitude[1]_i_26_n_0\
    );
\magnitude[1]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gx2_reg_n_104,
      I1 => Gy2_reg_n_104,
      O => \magnitude[1]_i_27_n_0\
    );
\magnitude[1]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gx2_reg_n_105,
      I1 => Gy2_reg_n_105,
      O => \magnitude[1]_i_28_n_0\
    );
\magnitude[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \magnitude_reg[2]_0\(0),
      O => p_2_in(0)
    );
\magnitude[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \magnitude_reg[3]_0\(0),
      O => p_2_in(1)
    );
\magnitude[3]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Gx2_reg_n_85,
      O => \magnitude[3]_i_22_n_0\
    );
\magnitude[3]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gx2_reg_n_85,
      I1 => Gy2_reg_n_85,
      O => \magnitude[3]_i_23_n_0\
    );
\magnitude[3]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gx2_reg_n_86,
      I1 => Gy2_reg_n_86,
      O => \magnitude[3]_i_29_n_0\
    );
\magnitude[3]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gx2_reg_n_87,
      I1 => Gy2_reg_n_87,
      O => \magnitude[3]_i_30_n_0\
    );
\magnitude[3]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gx2_reg_n_88,
      I1 => Gy2_reg_n_88,
      O => \magnitude[3]_i_31_n_0\
    );
\magnitude[3]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gx2_reg_n_89,
      I1 => Gy2_reg_n_89,
      O => \magnitude[3]_i_32_n_0\
    );
\magnitude[3]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gx2_reg_n_98,
      I1 => Gy2_reg_n_98,
      O => \magnitude[3]_i_33_n_0\
    );
\magnitude[3]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gx2_reg_n_99,
      I1 => Gy2_reg_n_99,
      O => \magnitude[3]_i_34_n_0\
    );
\magnitude[3]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gx2_reg_n_100,
      I1 => Gy2_reg_n_100,
      O => \magnitude[3]_i_35_n_0\
    );
\magnitude[3]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gx2_reg_n_101,
      I1 => Gy2_reg_n_101,
      O => \magnitude[3]_i_36_n_0\
    );
\magnitude[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \magnitude_reg[4]_0\(0),
      O => p_2_in(2)
    );
\magnitude[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \magnitude_reg[5]_0\(0),
      O => p_2_in(3)
    );
\magnitude[5]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gx2_reg_n_94,
      I1 => Gy2_reg_n_94,
      O => \magnitude[5]_i_25_n_0\
    );
\magnitude[5]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gx2_reg_n_95,
      I1 => Gy2_reg_n_95,
      O => \magnitude[5]_i_26_n_0\
    );
\magnitude[5]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gx2_reg_n_96,
      I1 => Gy2_reg_n_96,
      O => \magnitude[5]_i_27_n_0\
    );
\magnitude[5]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gx2_reg_n_97,
      I1 => Gy2_reg_n_97,
      O => \magnitude[5]_i_28_n_0\
    );
\magnitude[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \magnitude_reg[6]_0\(0),
      O => p_2_in(4)
    );
\magnitude[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pipe_valid,
      O => p_0_in
    );
\magnitude[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \magnitude_reg[7]_0\(0),
      O => p_2_in(5)
    );
\magnitude[7]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gx2_reg_n_90,
      I1 => Gy2_reg_n_90,
      O => \magnitude[7]_i_66_n_0\
    );
\magnitude[7]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gx2_reg_n_91,
      I1 => Gy2_reg_n_91,
      O => \magnitude[7]_i_67_n_0\
    );
\magnitude[7]_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gx2_reg_n_92,
      I1 => Gy2_reg_n_92,
      O => \magnitude[7]_i_68_n_0\
    );
\magnitude[7]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Gx2_reg_n_93,
      I1 => Gy2_reg_n_93,
      O => \magnitude[7]_i_69_n_0\
    );
\magnitude_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => sqrt_return(0),
      Q => Q(0),
      R => p_0_in
    );
\magnitude_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => sqrt_return0,
      Q => Q(1),
      R => p_0_in
    );
\magnitude_reg[1]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \magnitude_reg[1]_i_20_n_0\,
      CO(2) => \magnitude_reg[1]_i_20_n_1\,
      CO(1) => \magnitude_reg[1]_i_20_n_2\,
      CO(0) => \magnitude_reg[1]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => Gx2_reg_n_102,
      DI(2) => Gx2_reg_n_103,
      DI(1) => Gx2_reg_n_104,
      DI(0) => Gx2_reg_n_105,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \magnitude[1]_i_25_n_0\,
      S(2) => \magnitude[1]_i_26_n_0\,
      S(1) => \magnitude[1]_i_27_n_0\,
      S(0) => \magnitude[1]_i_28_n_0\
    );
\magnitude_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => p_2_in(0),
      Q => Q(2),
      R => p_0_in
    );
\magnitude_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => p_2_in(1),
      Q => Q(3),
      R => p_0_in
    );
\magnitude_reg[3]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[3]_i_21_n_0\,
      CO(3 downto 2) => \NLW_magnitude_reg[3]_i_15_CO_UNCONNECTED\(3 downto 2),
      CO(1) => CO(0),
      CO(0) => \NLW_magnitude_reg[3]_i_15_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \magnitude[3]_i_22_n_0\,
      O(3 downto 1) => \NLW_magnitude_reg[3]_i_15_O_UNCONNECTED\(3 downto 1),
      O(0) => Gx2_reg_4(0),
      S(3 downto 1) => B"001",
      S(0) => \magnitude[3]_i_23_n_0\
    );
\magnitude_reg[3]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[7]_i_53_n_0\,
      CO(3) => \magnitude_reg[3]_i_21_n_0\,
      CO(2) => \magnitude_reg[3]_i_21_n_1\,
      CO(1) => \magnitude_reg[3]_i_21_n_2\,
      CO(0) => \magnitude_reg[3]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => Gx2_reg_n_86,
      DI(2) => Gx2_reg_n_87,
      DI(1) => Gx2_reg_n_88,
      DI(0) => Gx2_reg_n_89,
      O(3 downto 0) => Gx2_reg_3(3 downto 0),
      S(3) => \magnitude[3]_i_29_n_0\,
      S(2) => \magnitude[3]_i_30_n_0\,
      S(1) => \magnitude[3]_i_31_n_0\,
      S(0) => \magnitude[3]_i_32_n_0\
    );
\magnitude_reg[3]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[1]_i_20_n_0\,
      CO(3) => \magnitude_reg[3]_i_24_n_0\,
      CO(2) => \magnitude_reg[3]_i_24_n_1\,
      CO(1) => \magnitude_reg[3]_i_24_n_2\,
      CO(0) => \magnitude_reg[3]_i_24_n_3\,
      CYINIT => '0',
      DI(3) => Gx2_reg_n_98,
      DI(2) => Gx2_reg_n_99,
      DI(1) => Gx2_reg_n_100,
      DI(0) => Gx2_reg_n_101,
      O(3 downto 0) => Gx2_reg_0(3 downto 0),
      S(3) => \magnitude[3]_i_33_n_0\,
      S(2) => \magnitude[3]_i_34_n_0\,
      S(1) => \magnitude[3]_i_35_n_0\,
      S(0) => \magnitude[3]_i_36_n_0\
    );
\magnitude_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => p_2_in(2),
      Q => Q(4),
      R => p_0_in
    );
\magnitude_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => p_2_in(3),
      Q => Q(5),
      R => p_0_in
    );
\magnitude_reg[5]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[3]_i_24_n_0\,
      CO(3) => \magnitude_reg[5]_i_20_n_0\,
      CO(2) => \magnitude_reg[5]_i_20_n_1\,
      CO(1) => \magnitude_reg[5]_i_20_n_2\,
      CO(0) => \magnitude_reg[5]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => Gx2_reg_n_94,
      DI(2) => Gx2_reg_n_95,
      DI(1) => Gx2_reg_n_96,
      DI(0) => Gx2_reg_n_97,
      O(3 downto 0) => Gx2_reg_1(3 downto 0),
      S(3) => \magnitude[5]_i_25_n_0\,
      S(2) => \magnitude[5]_i_26_n_0\,
      S(1) => \magnitude[5]_i_27_n_0\,
      S(0) => \magnitude[5]_i_28_n_0\
    );
\magnitude_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => p_2_in(4),
      Q => Q(6),
      R => p_0_in
    );
\magnitude_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => p_2_in(5),
      Q => Q(7),
      R => p_0_in
    );
\magnitude_reg[7]_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[5]_i_20_n_0\,
      CO(3) => \magnitude_reg[7]_i_53_n_0\,
      CO(2) => \magnitude_reg[7]_i_53_n_1\,
      CO(1) => \magnitude_reg[7]_i_53_n_2\,
      CO(0) => \magnitude_reg[7]_i_53_n_3\,
      CYINIT => '0',
      DI(3) => Gx2_reg_n_90,
      DI(2) => Gx2_reg_n_91,
      DI(1) => Gx2_reg_n_92,
      DI(0) => Gx2_reg_n_93,
      O(3 downto 0) => Gx2_reg_2(3 downto 0),
      S(3) => \magnitude[7]_i_66_n_0\,
      S(2) => \magnitude[7]_i_67_n_0\,
      S(1) => \magnitude[7]_i_68_n_0\,
      S(0) => \magnitude[7]_i_69_n_0\
    );
mult_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => E(0),
      Q => mult_valid,
      R => '0'
    );
\mult_x_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(16),
      Q => \mult_x_reg_n_0_[2][0]\,
      R => '0'
    );
\mult_x_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_x_reg[2][9]_0\(0),
      Q => \mult_x_reg_n_0_[2][1]\,
      R => '0'
    );
\mult_x_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_x_reg[2][9]_0\(1),
      Q => \mult_x_reg_n_0_[2][2]\,
      R => '0'
    );
\mult_x_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_x_reg[2][9]_0\(2),
      Q => \mult_x_reg_n_0_[2][3]\,
      R => '0'
    );
\mult_x_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_x_reg[2][9]_0\(3),
      Q => \mult_x_reg_n_0_[2][4]\,
      R => '0'
    );
\mult_x_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_x_reg[2][9]_0\(4),
      Q => \mult_x_reg_n_0_[2][5]\,
      R => '0'
    );
\mult_x_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_x_reg[2][9]_0\(5),
      Q => \mult_x_reg_n_0_[2][6]\,
      R => '0'
    );
\mult_x_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_x_reg[2][9]_0\(6),
      Q => \mult_x_reg_n_0_[2][7]\,
      R => '0'
    );
\mult_x_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_x_reg[2][9]_0\(7),
      Q => \mult_x_reg_n_0_[2][9]\,
      R => '0'
    );
\mult_x_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(24),
      Q => \mult_x_reg_n_0_[3][1]\,
      R => '0'
    );
\mult_x_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(25),
      Q => \mult_x_reg_n_0_[3][2]\,
      R => '0'
    );
\mult_x_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(26),
      Q => \mult_x_reg_n_0_[3][3]\,
      R => '0'
    );
\mult_x_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(27),
      Q => \mult_x_reg_n_0_[3][4]\,
      R => '0'
    );
\mult_x_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(28),
      Q => \mult_x_reg_n_0_[3][5]\,
      R => '0'
    );
\mult_x_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(29),
      Q => \mult_x_reg_n_0_[3][6]\,
      R => '0'
    );
\mult_x_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(30),
      Q => \mult_x_reg_n_0_[3][7]\,
      R => '0'
    );
\mult_x_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(31),
      Q => \mult_x_reg_n_0_[3][8]\,
      R => '0'
    );
\mult_x_reg[5][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_x_reg[5][10]_1\(7),
      Q => \mult_x_reg_n_0_[5][10]\,
      R => '0'
    );
\mult_x_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(32),
      Q => \mult_x_reg_n_0_[5][1]\,
      R => '0'
    );
\mult_x_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_x_reg[5][10]_1\(0),
      Q => \mult_x_reg_n_0_[5][2]\,
      R => '0'
    );
\mult_x_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_x_reg[5][10]_1\(1),
      Q => \mult_x_reg_n_0_[5][3]\,
      R => '0'
    );
\mult_x_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_x_reg[5][10]_1\(2),
      Q => \mult_x_reg_n_0_[5][4]\,
      R => '0'
    );
\mult_x_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_x_reg[5][10]_1\(3),
      Q => \mult_x_reg_n_0_[5][5]\,
      R => '0'
    );
\mult_x_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_x_reg[5][10]_1\(4),
      Q => \mult_x_reg_n_0_[5][6]\,
      R => '0'
    );
\mult_x_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_x_reg[5][10]_1\(5),
      Q => \mult_x_reg_n_0_[5][7]\,
      R => '0'
    );
\mult_x_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_x_reg[5][10]_1\(6),
      Q => \mult_x_reg_n_0_[5][8]\,
      R => '0'
    );
\mult_x_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(33),
      Q => \mult_x_reg_n_0_[6][0]\,
      R => '0'
    );
\mult_x_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(34),
      Q => \mult_x_reg_n_0_[6][1]\,
      R => '0'
    );
\mult_x_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(35),
      Q => \mult_x_reg_n_0_[6][2]\,
      R => '0'
    );
\mult_x_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(36),
      Q => \mult_x_reg_n_0_[6][3]\,
      R => '0'
    );
\mult_x_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(37),
      Q => \mult_x_reg_n_0_[6][4]\,
      R => '0'
    );
\mult_x_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(38),
      Q => \mult_x_reg_n_0_[6][5]\,
      R => '0'
    );
\mult_x_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(39),
      Q => \mult_x_reg_n_0_[6][6]\,
      R => '0'
    );
\mult_x_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(40),
      Q => \mult_x_reg_n_0_[6][7]\,
      R => '0'
    );
\mult_y_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(0),
      Q => \mult_y_reg_n_0_[0][0]\,
      R => '0'
    );
\mult_y_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(1),
      Q => \mult_y_reg_n_0_[0][1]\,
      R => '0'
    );
\mult_y_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(2),
      Q => \mult_y_reg_n_0_[0][2]\,
      R => '0'
    );
\mult_y_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(3),
      Q => \mult_y_reg_n_0_[0][3]\,
      R => '0'
    );
\mult_y_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(4),
      Q => \mult_y_reg_n_0_[0][4]\,
      R => '0'
    );
\mult_y_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(5),
      Q => \mult_y_reg_n_0_[0][5]\,
      R => '0'
    );
\mult_y_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(6),
      Q => \mult_y_reg_n_0_[0][6]\,
      R => '0'
    );
\mult_y_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(7),
      Q => \mult_y_reg_n_0_[0][7]\,
      R => '0'
    );
\mult_y_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(8),
      Q => \mult_y_reg_n_0_[1][1]\,
      R => '0'
    );
\mult_y_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(9),
      Q => \mult_y_reg_n_0_[1][2]\,
      R => '0'
    );
\mult_y_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(10),
      Q => \mult_y_reg_n_0_[1][3]\,
      R => '0'
    );
\mult_y_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(11),
      Q => \mult_y_reg_n_0_[1][4]\,
      R => '0'
    );
\mult_y_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(12),
      Q => \mult_y_reg_n_0_[1][5]\,
      R => '0'
    );
\mult_y_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(13),
      Q => \mult_y_reg_n_0_[1][6]\,
      R => '0'
    );
\mult_y_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(14),
      Q => \mult_y_reg_n_0_[1][7]\,
      R => '0'
    );
\mult_y_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(15),
      Q => \mult_y_reg_n_0_[1][8]\,
      R => '0'
    );
\mult_y_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(17),
      Q => \mult_y_reg_n_0_[2][1]\,
      R => '0'
    );
\mult_y_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(18),
      Q => \mult_y_reg_n_0_[2][2]\,
      R => '0'
    );
\mult_y_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(19),
      Q => \mult_y_reg_n_0_[2][3]\,
      R => '0'
    );
\mult_y_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(20),
      Q => \mult_y_reg_n_0_[2][4]\,
      R => '0'
    );
\mult_y_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(21),
      Q => \mult_y_reg_n_0_[2][5]\,
      R => '0'
    );
\mult_y_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(22),
      Q => \mult_y_reg_n_0_[2][6]\,
      R => '0'
    );
\mult_y_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(23),
      Q => \mult_y_reg_n_0_[2][7]\,
      R => '0'
    );
\mult_y_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[6][9]_1\(0),
      Q => \mult_y_reg_n_0_[6][1]\,
      R => '0'
    );
\mult_y_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[6][9]_1\(1),
      Q => \mult_y_reg_n_0_[6][2]\,
      R => '0'
    );
\mult_y_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[6][9]_1\(2),
      Q => \mult_y_reg_n_0_[6][3]\,
      R => '0'
    );
\mult_y_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[6][9]_1\(3),
      Q => \mult_y_reg_n_0_[6][4]\,
      R => '0'
    );
\mult_y_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[6][9]_1\(4),
      Q => \mult_y_reg_n_0_[6][5]\,
      R => '0'
    );
\mult_y_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[6][9]_1\(5),
      Q => \mult_y_reg_n_0_[6][6]\,
      R => '0'
    );
\mult_y_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[6][9]_1\(6),
      Q => \mult_y_reg_n_0_[6][7]\,
      R => '0'
    );
\mult_y_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[6][9]_1\(7),
      Q => \mult_y_reg_n_0_[6][9]\,
      R => '0'
    );
\mult_y_reg[7][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[7][10]_1\(7),
      Q => \mult_y_reg_n_0_[7][10]\,
      R => '0'
    );
\mult_y_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(41),
      Q => \mult_y_reg_n_0_[7][1]\,
      R => '0'
    );
\mult_y_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[7][10]_1\(0),
      Q => \mult_y_reg_n_0_[7][2]\,
      R => '0'
    );
\mult_y_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[7][10]_1\(1),
      Q => \mult_y_reg_n_0_[7][3]\,
      R => '0'
    );
\mult_y_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[7][10]_1\(2),
      Q => \mult_y_reg_n_0_[7][4]\,
      R => '0'
    );
\mult_y_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[7][10]_1\(3),
      Q => \mult_y_reg_n_0_[7][5]\,
      R => '0'
    );
\mult_y_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[7][10]_1\(4),
      Q => \mult_y_reg_n_0_[7][6]\,
      R => '0'
    );
\mult_y_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[7][10]_1\(5),
      Q => \mult_y_reg_n_0_[7][7]\,
      R => '0'
    );
\mult_y_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[7][10]_1\(6),
      Q => \mult_y_reg_n_0_[7][8]\,
      R => '0'
    );
\mult_y_reg[8][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => \mult_y_reg[8][0]_0\(42),
      Q => \mult_y_reg_n_0_[8][0]\,
      R => '0'
    );
\mult_y_reg[8][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => D(0),
      Q => \mult_y_reg_n_0_[8][1]\,
      R => '0'
    );
\mult_y_reg[8][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => D(1),
      Q => \mult_y_reg_n_0_[8][2]\,
      R => '0'
    );
\mult_y_reg[8][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => D(2),
      Q => \mult_y_reg_n_0_[8][3]\,
      R => '0'
    );
\mult_y_reg[8][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => D(3),
      Q => \mult_y_reg_n_0_[8][4]\,
      R => '0'
    );
\mult_y_reg[8][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => D(4),
      Q => \mult_y_reg_n_0_[8][5]\,
      R => '0'
    );
\mult_y_reg[8][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => D(5),
      Q => \mult_y_reg_n_0_[8][6]\,
      R => '0'
    );
\mult_y_reg[8][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => D(6),
      Q => \mult_y_reg_n_0_[8][7]\,
      R => '0'
    );
\mult_y_reg[8][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => E(0),
      D => D(7),
      Q => \mult_y_reg_n_0_[8][9]\,
      R => '0'
    );
pipe_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => sum_valid,
      Q => pipe_valid,
      R => '0'
    );
sum_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => mult_valid,
      Q => sum_valid,
      R => '0'
    );
\totalPixelCounter[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_from_sobel_valid\,
      I1 => mag_to_nms_valid,
      O => convolved_data_valid_reg_1
    );
\totalPixelCounter[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^data_from_sobel_valid\,
      I1 => dir_to_nms_valid,
      O => convolved_data_valid_reg_2
    );
\totalPixelCounter[0]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_from_sobel_valid\,
      I1 => mag_to_nms_valid,
      O => convolved_data_valid_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageControl is
  port (
    data_to_gaussian_valid : out STD_LOGIC;
    data_to_gaussian : out STD_LOGIC_VECTOR ( 71 downto 0 );
    o_intr : out STD_LOGIC;
    i_data_valid : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_clk : in STD_LOGIC;
    s_axi_data : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_reset_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageControl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageControl is
  signal currentRdLineBuffer : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal currentRdLineBuffer0 : STD_LOGIC;
  signal \currentRdLineBuffer[0]_i_1_n_0\ : STD_LOGIC;
  signal \currentRdLineBuffer[0]_i_2_n_0\ : STD_LOGIC;
  signal \currentRdLineBuffer[1]_i_1_n_0\ : STD_LOGIC;
  signal data_out0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data_out01_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data_out03_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^data_to_gaussian_valid\ : STD_LOGIC;
  signal lB0_n_18 : STD_LOGIC;
  signal lB0_n_19 : STD_LOGIC;
  signal lB0_n_20 : STD_LOGIC;
  signal lB0_n_21 : STD_LOGIC;
  signal lB0_n_22 : STD_LOGIC;
  signal lB0_n_23 : STD_LOGIC;
  signal lB0_n_24 : STD_LOGIC;
  signal lB0_n_25 : STD_LOGIC;
  signal lB0_n_26 : STD_LOGIC;
  signal lB0_n_27 : STD_LOGIC;
  signal lB0_n_28 : STD_LOGIC;
  signal lB0_n_29 : STD_LOGIC;
  signal lB0_n_30 : STD_LOGIC;
  signal lB0_n_31 : STD_LOGIC;
  signal lB0_n_32 : STD_LOGIC;
  signal lB0_n_33 : STD_LOGIC;
  signal lB0_n_34 : STD_LOGIC;
  signal lB0_n_35 : STD_LOGIC;
  signal lB0_n_36 : STD_LOGIC;
  signal lB0_n_37 : STD_LOGIC;
  signal lB0_n_38 : STD_LOGIC;
  signal lB0_n_39 : STD_LOGIC;
  signal lB0_n_40 : STD_LOGIC;
  signal lB0_n_41 : STD_LOGIC;
  signal lB1_n_24 : STD_LOGIC;
  signal lB1_n_25 : STD_LOGIC;
  signal lB1_n_26 : STD_LOGIC;
  signal lB1_n_27 : STD_LOGIC;
  signal lB1_n_28 : STD_LOGIC;
  signal lB1_n_29 : STD_LOGIC;
  signal lB1_n_30 : STD_LOGIC;
  signal lB1_n_31 : STD_LOGIC;
  signal lB1_n_32 : STD_LOGIC;
  signal lB1_n_33 : STD_LOGIC;
  signal lB1_n_34 : STD_LOGIC;
  signal lB1_n_35 : STD_LOGIC;
  signal lB1_n_36 : STD_LOGIC;
  signal lB1_n_37 : STD_LOGIC;
  signal lB1_n_38 : STD_LOGIC;
  signal lB1_n_39 : STD_LOGIC;
  signal lB1_n_40 : STD_LOGIC;
  signal lB1_n_41 : STD_LOGIC;
  signal lB1_n_42 : STD_LOGIC;
  signal lB1_n_43 : STD_LOGIC;
  signal lB1_n_44 : STD_LOGIC;
  signal lB1_n_45 : STD_LOGIC;
  signal lB1_n_46 : STD_LOGIC;
  signal lB1_n_47 : STD_LOGIC;
  signal lB2_n_24 : STD_LOGIC;
  signal lB2_n_25 : STD_LOGIC;
  signal lB2_n_26 : STD_LOGIC;
  signal lB2_n_27 : STD_LOGIC;
  signal lB2_n_28 : STD_LOGIC;
  signal lB2_n_29 : STD_LOGIC;
  signal lB2_n_30 : STD_LOGIC;
  signal lB2_n_31 : STD_LOGIC;
  signal lB2_n_32 : STD_LOGIC;
  signal lB2_n_33 : STD_LOGIC;
  signal lB2_n_34 : STD_LOGIC;
  signal lB2_n_35 : STD_LOGIC;
  signal lB2_n_36 : STD_LOGIC;
  signal lB2_n_37 : STD_LOGIC;
  signal lB2_n_38 : STD_LOGIC;
  signal lB2_n_39 : STD_LOGIC;
  signal lB2_n_40 : STD_LOGIC;
  signal lB2_n_41 : STD_LOGIC;
  signal lB2_n_42 : STD_LOGIC;
  signal lB2_n_43 : STD_LOGIC;
  signal lB2_n_44 : STD_LOGIC;
  signal lB2_n_45 : STD_LOGIC;
  signal lB2_n_46 : STD_LOGIC;
  signal lB2_n_47 : STD_LOGIC;
  signal \^o_intr\ : STD_LOGIC;
  signal o_intr_i_1_n_0 : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \rdCounter[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \rdCounter[8]_i_2_n_0\ : STD_LOGIC;
  signal rdCounter_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal rdState : STD_LOGIC;
  signal rd_line_buffer_i_1_n_0 : STD_LOGIC;
  signal totalPixelCounter10_out : STD_LOGIC;
  signal \totalPixelCounter[0]_i_1_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[0]_i_3_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[0]_i_8_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[8]_i_5__0_n_0\ : STD_LOGIC;
  signal totalPixelCounter_reg : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal \totalPixelCounter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[0]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[1]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[2]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[3]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[4]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[5]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[6]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[7]\ : STD_LOGIC;
  signal \NLW_totalPixelCounter_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \currentRdLineBuffer[0]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \currentRdLineBuffer[1]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of o_intr_i_2 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \rdCounter[0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \rdCounter[10]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rdCounter[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \rdCounter[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rdCounter[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rdCounter[4]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rdCounter[7]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \rdCounter[8]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rdCounter[9]_i_1\ : label is "soft_lutpair8";
begin
  data_to_gaussian_valid <= \^data_to_gaussian_valid\;
  o_intr <= \^o_intr\;
\currentRdLineBuffer[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00100000"
    )
        port map (
      I0 => \currentRdLineBuffer[0]_i_2_n_0\,
      I1 => rdCounter_reg(8),
      I2 => rdCounter_reg(10),
      I3 => rdCounter_reg(9),
      I4 => \^data_to_gaussian_valid\,
      I5 => currentRdLineBuffer(0),
      O => \currentRdLineBuffer[0]_i_1_n_0\
    );
\currentRdLineBuffer[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \rdCounter[8]_i_2_n_0\,
      I1 => rdCounter_reg(6),
      I2 => rdCounter_reg(7),
      I3 => rdCounter_reg(4),
      I4 => rdCounter_reg(5),
      O => \currentRdLineBuffer[0]_i_2_n_0\
    );
\currentRdLineBuffer[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => currentRdLineBuffer(0),
      I1 => currentRdLineBuffer0,
      I2 => currentRdLineBuffer(1),
      O => \currentRdLineBuffer[1]_i_1_n_0\
    );
\currentRdLineBuffer[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \^data_to_gaussian_valid\,
      I1 => rdCounter_reg(9),
      I2 => rdCounter_reg(10),
      I3 => rdCounter_reg(8),
      I4 => \currentRdLineBuffer[0]_i_2_n_0\,
      O => currentRdLineBuffer0
    );
\currentRdLineBuffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => \currentRdLineBuffer[0]_i_1_n_0\,
      Q => currentRdLineBuffer(0),
      R => SR(0)
    );
\currentRdLineBuffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => \currentRdLineBuffer[1]_i_1_n_0\,
      Q => currentRdLineBuffer(1),
      R => SR(0)
    );
lB0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_19
     port map (
      E(0) => \^data_to_gaussian_valid\,
      axi_clk => axi_clk,
      axi_reset_n => axi_reset_n,
      currentRdLineBuffer(1 downto 0) => currentRdLineBuffer(1 downto 0),
      data_out0(5 downto 3) => data_out0(7 downto 5),
      data_out0(2 downto 0) => data_out0(3 downto 1),
      data_out01_out(5 downto 3) => data_out01_out(7 downto 5),
      data_out01_out(2 downto 0) => data_out01_out(3 downto 1),
      data_out03_out(5 downto 3) => data_out03_out(7 downto 5),
      data_out03_out(2 downto 0) => data_out03_out(3 downto 1),
      data_to_gaussian(17 downto 15) => data_to_gaussian(23 downto 21),
      data_to_gaussian(14 downto 12) => data_to_gaussian(19 downto 17),
      data_to_gaussian(11 downto 9) => data_to_gaussian(15 downto 13),
      data_to_gaussian(8 downto 6) => data_to_gaussian(11 downto 9),
      data_to_gaussian(5 downto 3) => data_to_gaussian(7 downto 5),
      data_to_gaussian(2 downto 0) => data_to_gaussian(3 downto 1),
      i_data_valid => i_data_valid,
      \multData_reg[0][1]\ => lB1_n_41,
      \multData_reg[0][1]_0\ => lB2_n_41,
      \multData_reg[0][2]\ => lB1_n_42,
      \multData_reg[0][2]_0\ => lB2_n_42,
      \multData_reg[0][3]\ => lB1_n_43,
      \multData_reg[0][3]_0\ => lB2_n_43,
      \multData_reg[0][5]\ => lB1_n_45,
      \multData_reg[0][5]_0\ => lB2_n_45,
      \multData_reg[0][6]\ => lB1_n_46,
      \multData_reg[0][6]_0\ => lB2_n_46,
      \multData_reg[0][7]\ => lB1_n_47,
      \multData_reg[0][7]_0\ => lB2_n_47,
      \multData_reg[1][2]\ => lB1_n_33,
      \multData_reg[1][2]_0\ => lB2_n_33,
      \multData_reg[1][3]\ => lB1_n_34,
      \multData_reg[1][3]_0\ => lB2_n_34,
      \multData_reg[1][4]\ => lB1_n_35,
      \multData_reg[1][4]_0\ => lB2_n_35,
      \multData_reg[1][6]\ => lB1_n_37,
      \multData_reg[1][6]_0\ => lB2_n_37,
      \multData_reg[1][7]\ => lB1_n_38,
      \multData_reg[1][7]_0\ => lB2_n_38,
      \multData_reg[1][8]\ => lB1_n_39,
      \multData_reg[1][8]_0\ => lB2_n_39,
      \multData_reg[2][1]\ => lB1_n_25,
      \multData_reg[2][1]_0\ => lB2_n_25,
      \multData_reg[2][2]\ => lB1_n_26,
      \multData_reg[2][2]_0\ => lB2_n_26,
      \multData_reg[2][3]\ => lB1_n_27,
      \multData_reg[2][3]_0\ => lB2_n_27,
      \multData_reg[2][5]\ => lB1_n_29,
      \multData_reg[2][5]_0\ => lB2_n_29,
      \multData_reg[2][6]\ => lB1_n_30,
      \multData_reg[2][6]_0\ => lB2_n_30,
      \multData_reg[2][7]\ => lB1_n_31,
      \multData_reg[2][7]_0\ => lB2_n_31,
      \readPointer_reg[8]_0\ => lB0_n_18,
      \readPointer_reg[8]_1\ => lB0_n_19,
      \readPointer_reg[8]_10\ => lB0_n_28,
      \readPointer_reg[8]_11\ => lB0_n_29,
      \readPointer_reg[8]_12\ => lB0_n_30,
      \readPointer_reg[8]_13\ => lB0_n_31,
      \readPointer_reg[8]_14\ => lB0_n_32,
      \readPointer_reg[8]_15\ => lB0_n_33,
      \readPointer_reg[8]_16\ => lB0_n_34,
      \readPointer_reg[8]_17\ => lB0_n_35,
      \readPointer_reg[8]_18\ => lB0_n_36,
      \readPointer_reg[8]_19\ => lB0_n_37,
      \readPointer_reg[8]_2\ => lB0_n_20,
      \readPointer_reg[8]_20\ => lB0_n_38,
      \readPointer_reg[8]_21\ => lB0_n_39,
      \readPointer_reg[8]_22\ => lB0_n_40,
      \readPointer_reg[8]_23\ => lB0_n_41,
      \readPointer_reg[8]_3\ => lB0_n_21,
      \readPointer_reg[8]_4\ => lB0_n_22,
      \readPointer_reg[8]_5\ => lB0_n_23,
      \readPointer_reg[8]_6\ => lB0_n_24,
      \readPointer_reg[8]_7\ => lB0_n_25,
      \readPointer_reg[8]_8\ => lB0_n_26,
      \readPointer_reg[8]_9\ => lB0_n_27,
      s_axi_data(7 downto 0) => s_axi_data(7 downto 0)
    );
lB1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_20
     port map (
      E(0) => \^data_to_gaussian_valid\,
      axi_clk => axi_clk,
      axi_clk_0 => lB1_n_24,
      axi_clk_1 => lB1_n_25,
      axi_clk_10 => lB1_n_34,
      axi_clk_11 => lB1_n_35,
      axi_clk_12 => lB1_n_36,
      axi_clk_13 => lB1_n_37,
      axi_clk_14 => lB1_n_38,
      axi_clk_15 => lB1_n_39,
      axi_clk_16 => lB1_n_40,
      axi_clk_17 => lB1_n_41,
      axi_clk_18 => lB1_n_42,
      axi_clk_19 => lB1_n_43,
      axi_clk_2 => lB1_n_26,
      axi_clk_20 => lB1_n_44,
      axi_clk_21 => lB1_n_45,
      axi_clk_22 => lB1_n_46,
      axi_clk_23 => lB1_n_47,
      axi_clk_3 => lB1_n_27,
      axi_clk_4 => lB1_n_28,
      axi_clk_5 => lB1_n_29,
      axi_clk_6 => lB1_n_30,
      axi_clk_7 => lB1_n_31,
      axi_clk_8 => lB1_n_32,
      axi_clk_9 => lB1_n_33,
      axi_reset_n => axi_reset_n,
      currentRdLineBuffer(1 downto 0) => currentRdLineBuffer(1 downto 0),
      data_out0(7 downto 0) => data_out0(7 downto 0),
      data_out01_out(7 downto 0) => data_out01_out(7 downto 0),
      data_out03_out(7 downto 0) => data_out03_out(7 downto 0),
      data_to_gaussian(23 downto 21) => data_to_gaussian(47 downto 45),
      data_to_gaussian(20 downto 18) => data_to_gaussian(43 downto 41),
      data_to_gaussian(17 downto 15) => data_to_gaussian(39 downto 37),
      data_to_gaussian(14 downto 12) => data_to_gaussian(35 downto 33),
      data_to_gaussian(11 downto 9) => data_to_gaussian(31 downto 29),
      data_to_gaussian(8 downto 6) => data_to_gaussian(27 downto 25),
      data_to_gaussian(5) => data_to_gaussian(20),
      data_to_gaussian(4) => data_to_gaussian(16),
      data_to_gaussian(3) => data_to_gaussian(12),
      data_to_gaussian(2) => data_to_gaussian(8),
      data_to_gaussian(1) => data_to_gaussian(4),
      data_to_gaussian(0) => data_to_gaussian(0),
      \multData_reg[0][0]\ => lB2_n_40,
      \multData_reg[0][0]_0\ => lB0_n_40,
      \multData_reg[0][4]\ => lB2_n_44,
      \multData_reg[0][4]_0\ => lB0_n_41,
      \multData_reg[1][1]\ => lB2_n_32,
      \multData_reg[1][1]_0\ => lB0_n_38,
      \multData_reg[1][5]\ => lB2_n_36,
      \multData_reg[1][5]_0\ => lB0_n_39,
      \multData_reg[2][0]\ => lB2_n_24,
      \multData_reg[2][0]_0\ => lB0_n_36,
      \multData_reg[2][4]\ => lB2_n_28,
      \multData_reg[2][4]_0\ => lB0_n_37,
      \multData_reg[3][2]\ => lB2_n_41,
      \multData_reg[3][2]_0\ => lB0_n_30,
      \multData_reg[3][3]\ => lB2_n_42,
      \multData_reg[3][3]_0\ => lB0_n_31,
      \multData_reg[3][4]\ => lB2_n_43,
      \multData_reg[3][4]_0\ => lB0_n_32,
      \multData_reg[3][6]\ => lB2_n_45,
      \multData_reg[3][6]_0\ => lB0_n_33,
      \multData_reg[3][7]\ => lB2_n_46,
      \multData_reg[3][7]_0\ => lB0_n_34,
      \multData_reg[3][8]\ => lB2_n_47,
      \multData_reg[3][8]_0\ => lB0_n_35,
      \multData_reg[4][3]\ => lB2_n_33,
      \multData_reg[4][3]_0\ => lB0_n_24,
      \multData_reg[4][4]\ => lB2_n_34,
      \multData_reg[4][4]_0\ => lB0_n_25,
      \multData_reg[4][5]\ => lB2_n_35,
      \multData_reg[4][5]_0\ => lB0_n_26,
      \multData_reg[4][7]\ => lB2_n_37,
      \multData_reg[4][7]_0\ => lB0_n_27,
      \multData_reg[4][8]\ => lB2_n_38,
      \multData_reg[4][8]_0\ => lB0_n_28,
      \multData_reg[4][9]\ => lB2_n_39,
      \multData_reg[4][9]_0\ => lB0_n_29,
      \multData_reg[5][2]\ => lB2_n_25,
      \multData_reg[5][2]_0\ => lB0_n_18,
      \multData_reg[5][3]\ => lB2_n_26,
      \multData_reg[5][3]_0\ => lB0_n_19,
      \multData_reg[5][4]\ => lB2_n_27,
      \multData_reg[5][4]_0\ => lB0_n_20,
      \multData_reg[5][6]\ => lB2_n_29,
      \multData_reg[5][6]_0\ => lB0_n_21,
      \multData_reg[5][7]\ => lB2_n_30,
      \multData_reg[5][7]_0\ => lB0_n_22,
      \multData_reg[5][8]\ => lB2_n_31,
      \multData_reg[5][8]_0\ => lB0_n_23,
      s_axi_data(7 downto 0) => s_axi_data(7 downto 0)
    );
lB2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_21
     port map (
      E(0) => \^data_to_gaussian_valid\,
      axi_clk => axi_clk,
      axi_clk_0 => lB2_n_24,
      axi_clk_1 => lB2_n_25,
      axi_clk_10 => lB2_n_34,
      axi_clk_11 => lB2_n_35,
      axi_clk_12 => lB2_n_36,
      axi_clk_13 => lB2_n_37,
      axi_clk_14 => lB2_n_38,
      axi_clk_15 => lB2_n_39,
      axi_clk_16 => lB2_n_40,
      axi_clk_17 => lB2_n_41,
      axi_clk_18 => lB2_n_42,
      axi_clk_19 => lB2_n_43,
      axi_clk_2 => lB2_n_26,
      axi_clk_20 => lB2_n_44,
      axi_clk_21 => lB2_n_45,
      axi_clk_22 => lB2_n_46,
      axi_clk_23 => lB2_n_47,
      axi_clk_3 => lB2_n_27,
      axi_clk_4 => lB2_n_28,
      axi_clk_5 => lB2_n_29,
      axi_clk_6 => lB2_n_30,
      axi_clk_7 => lB2_n_31,
      axi_clk_8 => lB2_n_32,
      axi_clk_9 => lB2_n_33,
      axi_reset_n => axi_reset_n,
      currentRdLineBuffer(1 downto 0) => currentRdLineBuffer(1 downto 0),
      data_out0(7 downto 0) => data_out0(7 downto 0),
      data_out01_out(7 downto 0) => data_out01_out(7 downto 0),
      data_out03_out(7 downto 0) => data_out03_out(7 downto 0),
      data_to_gaussian(23 downto 21) => data_to_gaussian(71 downto 69),
      data_to_gaussian(20 downto 18) => data_to_gaussian(67 downto 65),
      data_to_gaussian(17 downto 15) => data_to_gaussian(63 downto 61),
      data_to_gaussian(14 downto 12) => data_to_gaussian(59 downto 57),
      data_to_gaussian(11 downto 9) => data_to_gaussian(55 downto 53),
      data_to_gaussian(8 downto 6) => data_to_gaussian(51 downto 49),
      data_to_gaussian(5) => data_to_gaussian(44),
      data_to_gaussian(4) => data_to_gaussian(40),
      data_to_gaussian(3) => data_to_gaussian(36),
      data_to_gaussian(2) => data_to_gaussian(32),
      data_to_gaussian(1) => data_to_gaussian(28),
      data_to_gaussian(0) => data_to_gaussian(24),
      \multData_reg[3][1]\ => lB1_n_40,
      \multData_reg[3][1]_0\ => lB0_n_40,
      \multData_reg[3][5]\ => lB1_n_44,
      \multData_reg[3][5]_0\ => lB0_n_41,
      \multData_reg[4][2]\ => lB1_n_32,
      \multData_reg[4][2]_0\ => lB0_n_38,
      \multData_reg[4][6]\ => lB1_n_36,
      \multData_reg[4][6]_0\ => lB0_n_39,
      \multData_reg[5][1]\ => lB1_n_24,
      \multData_reg[5][1]_0\ => lB0_n_36,
      \multData_reg[5][5]\ => lB1_n_28,
      \multData_reg[5][5]_0\ => lB0_n_37,
      \multData_reg[6][1]\ => lB1_n_41,
      \multData_reg[6][1]_0\ => lB0_n_30,
      \multData_reg[6][2]\ => lB0_n_31,
      \multData_reg[6][2]_0\ => lB1_n_42,
      \multData_reg[6][3]\ => lB1_n_43,
      \multData_reg[6][3]_0\ => lB0_n_32,
      \multData_reg[6][5]\ => lB1_n_45,
      \multData_reg[6][5]_0\ => lB0_n_33,
      \multData_reg[6][6]\ => lB0_n_34,
      \multData_reg[6][6]_0\ => lB1_n_46,
      \multData_reg[6][7]\ => lB1_n_47,
      \multData_reg[6][7]_0\ => lB0_n_35,
      \multData_reg[7][2]\ => lB1_n_33,
      \multData_reg[7][2]_0\ => lB0_n_24,
      \multData_reg[7][3]\ => lB0_n_25,
      \multData_reg[7][3]_0\ => lB1_n_34,
      \multData_reg[7][4]\ => lB1_n_35,
      \multData_reg[7][4]_0\ => lB0_n_26,
      \multData_reg[7][6]\ => lB1_n_37,
      \multData_reg[7][6]_0\ => lB0_n_27,
      \multData_reg[7][7]\ => lB0_n_28,
      \multData_reg[7][7]_0\ => lB1_n_38,
      \multData_reg[7][8]\ => lB1_n_39,
      \multData_reg[7][8]_0\ => lB0_n_29,
      \multData_reg[8][1]\ => lB1_n_25,
      \multData_reg[8][1]_0\ => lB0_n_18,
      \multData_reg[8][2]\ => lB0_n_19,
      \multData_reg[8][2]_0\ => lB1_n_26,
      \multData_reg[8][3]\ => lB1_n_27,
      \multData_reg[8][3]_0\ => lB0_n_20,
      \multData_reg[8][5]\ => lB1_n_29,
      \multData_reg[8][5]_0\ => lB0_n_21,
      \multData_reg[8][6]\ => lB0_n_22,
      \multData_reg[8][6]_0\ => lB1_n_30,
      \multData_reg[8][7]\ => lB1_n_31,
      \multData_reg[8][7]_0\ => lB0_n_23,
      s_axi_data(7 downto 0) => s_axi_data(7 downto 0)
    );
lB3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_22
     port map (
      E(0) => \^data_to_gaussian_valid\,
      axi_clk => axi_clk,
      axi_reset_n => axi_reset_n,
      currentRdLineBuffer(1 downto 0) => currentRdLineBuffer(1 downto 0),
      data_out0(7 downto 0) => data_out0(7 downto 0),
      data_out01_out(7 downto 0) => data_out01_out(7 downto 0),
      data_out03_out(7 downto 0) => data_out03_out(7 downto 0),
      data_to_gaussian(5) => data_to_gaussian(68),
      data_to_gaussian(4) => data_to_gaussian(64),
      data_to_gaussian(3) => data_to_gaussian(60),
      data_to_gaussian(2) => data_to_gaussian(56),
      data_to_gaussian(1) => data_to_gaussian(52),
      data_to_gaussian(0) => data_to_gaussian(48),
      \multData_reg[6][0]\ => lB0_n_40,
      \multData_reg[6][0]_0\ => lB2_n_40,
      \multData_reg[6][0]_1\ => lB1_n_40,
      \multData_reg[6][4]\ => lB1_n_44,
      \multData_reg[6][4]_0\ => lB2_n_44,
      \multData_reg[6][4]_1\ => lB0_n_41,
      \multData_reg[7][1]\ => lB0_n_38,
      \multData_reg[7][1]_0\ => lB2_n_32,
      \multData_reg[7][1]_1\ => lB1_n_32,
      \multData_reg[7][5]\ => lB1_n_36,
      \multData_reg[7][5]_0\ => lB2_n_36,
      \multData_reg[7][5]_1\ => lB0_n_39,
      \multData_reg[8][0]\ => lB0_n_36,
      \multData_reg[8][0]_0\ => lB2_n_24,
      \multData_reg[8][0]_1\ => lB1_n_24,
      \multData_reg[8][4]\ => lB1_n_28,
      \multData_reg[8][4]_0\ => lB2_n_28,
      \multData_reg[8][4]_1\ => lB0_n_37,
      s_axi_data(7 downto 0) => s_axi_data(7 downto 0)
    );
o_intr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \^o_intr\,
      I1 => rdState,
      I2 => \^data_to_gaussian_valid\,
      I3 => axi_reset_n,
      O => o_intr_i_1_n_0
    );
o_intr_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \currentRdLineBuffer[0]_i_2_n_0\,
      I1 => rdCounter_reg(8),
      I2 => rdCounter_reg(10),
      I3 => rdCounter_reg(9),
      O => rdState
    );
o_intr_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => o_intr_i_1_n_0,
      Q => \^o_intr\,
      R => '0'
    );
\rdCounter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rdCounter_reg(0),
      O => \p_0_in__3\(0)
    );
\rdCounter[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => rdCounter_reg(10),
      I1 => rdCounter_reg(8),
      I2 => \currentRdLineBuffer[0]_i_2_n_0\,
      I3 => rdCounter_reg(9),
      O => \p_0_in__3\(10)
    );
\rdCounter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rdCounter_reg(0),
      I1 => rdCounter_reg(1),
      O => \p_0_in__3\(1)
    );
\rdCounter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => rdCounter_reg(2),
      I1 => rdCounter_reg(0),
      I2 => rdCounter_reg(1),
      O => \p_0_in__3\(2)
    );
\rdCounter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rdCounter_reg(3),
      I1 => rdCounter_reg(1),
      I2 => rdCounter_reg(0),
      I3 => rdCounter_reg(2),
      O => \p_0_in__3\(3)
    );
\rdCounter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => rdCounter_reg(4),
      I1 => rdCounter_reg(2),
      I2 => rdCounter_reg(0),
      I3 => rdCounter_reg(1),
      I4 => rdCounter_reg(3),
      O => \p_0_in__3\(4)
    );
\rdCounter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => rdCounter_reg(5),
      I1 => rdCounter_reg(2),
      I2 => rdCounter_reg(0),
      I3 => rdCounter_reg(1),
      I4 => rdCounter_reg(3),
      I5 => rdCounter_reg(4),
      O => \p_0_in__3\(5)
    );
\rdCounter[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => rdCounter_reg(6),
      I1 => rdCounter_reg(4),
      I2 => \rdCounter[8]_i_2_n_0\,
      I3 => rdCounter_reg(5),
      O => \p_0_in__3\(6)
    );
\rdCounter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => rdCounter_reg(7),
      I1 => rdCounter_reg(5),
      I2 => \rdCounter[8]_i_2_n_0\,
      I3 => rdCounter_reg(4),
      I4 => rdCounter_reg(6),
      O => \p_0_in__3\(7)
    );
\rdCounter[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA6AAAAAAA"
    )
        port map (
      I0 => rdCounter_reg(8),
      I1 => rdCounter_reg(5),
      I2 => rdCounter_reg(4),
      I3 => rdCounter_reg(7),
      I4 => rdCounter_reg(6),
      I5 => \rdCounter[8]_i_2_n_0\,
      O => \rdCounter[8]_i_1__0_n_0\
    );
\rdCounter[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rdCounter_reg(2),
      I1 => rdCounter_reg(0),
      I2 => rdCounter_reg(1),
      I3 => rdCounter_reg(3),
      O => \rdCounter[8]_i_2_n_0\
    );
\rdCounter[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => rdCounter_reg(9),
      I1 => \currentRdLineBuffer[0]_i_2_n_0\,
      I2 => rdCounter_reg(8),
      O => \p_0_in__3\(9)
    );
\rdCounter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^data_to_gaussian_valid\,
      D => \p_0_in__3\(0),
      Q => rdCounter_reg(0),
      R => SR(0)
    );
\rdCounter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^data_to_gaussian_valid\,
      D => \p_0_in__3\(10),
      Q => rdCounter_reg(10),
      R => SR(0)
    );
\rdCounter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^data_to_gaussian_valid\,
      D => \p_0_in__3\(1),
      Q => rdCounter_reg(1),
      R => SR(0)
    );
\rdCounter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^data_to_gaussian_valid\,
      D => \p_0_in__3\(2),
      Q => rdCounter_reg(2),
      R => SR(0)
    );
\rdCounter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^data_to_gaussian_valid\,
      D => \p_0_in__3\(3),
      Q => rdCounter_reg(3),
      R => SR(0)
    );
\rdCounter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^data_to_gaussian_valid\,
      D => \p_0_in__3\(4),
      Q => rdCounter_reg(4),
      R => SR(0)
    );
\rdCounter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^data_to_gaussian_valid\,
      D => \p_0_in__3\(5),
      Q => rdCounter_reg(5),
      R => SR(0)
    );
\rdCounter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^data_to_gaussian_valid\,
      D => \p_0_in__3\(6),
      Q => rdCounter_reg(6),
      R => SR(0)
    );
\rdCounter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^data_to_gaussian_valid\,
      D => \p_0_in__3\(7),
      Q => rdCounter_reg(7),
      R => SR(0)
    );
\rdCounter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^data_to_gaussian_valid\,
      D => \rdCounter[8]_i_1__0_n_0\,
      Q => rdCounter_reg(8),
      R => SR(0)
    );
\rdCounter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^data_to_gaussian_valid\,
      D => \p_0_in__3\(9),
      Q => rdCounter_reg(9),
      R => SR(0)
    );
rd_line_buffer_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000ECCCCCCC"
    )
        port map (
      I0 => totalPixelCounter_reg(8),
      I1 => \^data_to_gaussian_valid\,
      I2 => totalPixelCounter_reg(11),
      I3 => totalPixelCounter_reg(10),
      I4 => totalPixelCounter_reg(9),
      I5 => currentRdLineBuffer0,
      O => rd_line_buffer_i_1_n_0
    );
rd_line_buffer_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => rd_line_buffer_i_1_n_0,
      Q => \^data_to_gaussian_valid\,
      R => SR(0)
    );
\totalPixelCounter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => i_data_valid,
      I1 => \^data_to_gaussian_valid\,
      O => \totalPixelCounter[0]_i_1_n_0\
    );
\totalPixelCounter[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^data_to_gaussian_valid\,
      I1 => i_data_valid,
      O => \totalPixelCounter[0]_i_3_n_0\
    );
\totalPixelCounter[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => i_data_valid,
      I1 => \^data_to_gaussian_valid\,
      O => totalPixelCounter10_out
    );
\totalPixelCounter[0]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^data_to_gaussian_valid\,
      I1 => i_data_valid,
      I2 => \totalPixelCounter_reg_n_0_[3]\,
      O => \totalPixelCounter[0]_i_5__0_n_0\
    );
\totalPixelCounter[0]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^data_to_gaussian_valid\,
      I1 => i_data_valid,
      I2 => \totalPixelCounter_reg_n_0_[2]\,
      O => \totalPixelCounter[0]_i_6__0_n_0\
    );
\totalPixelCounter[0]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^data_to_gaussian_valid\,
      I1 => i_data_valid,
      I2 => \totalPixelCounter_reg_n_0_[1]\,
      O => \totalPixelCounter[0]_i_7__0_n_0\
    );
\totalPixelCounter[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^data_to_gaussian_valid\,
      I1 => i_data_valid,
      I2 => \totalPixelCounter_reg_n_0_[0]\,
      O => \totalPixelCounter[0]_i_8_n_0\
    );
\totalPixelCounter[4]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^data_to_gaussian_valid\,
      I1 => i_data_valid,
      I2 => \totalPixelCounter_reg_n_0_[7]\,
      O => \totalPixelCounter[4]_i_2__0_n_0\
    );
\totalPixelCounter[4]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^data_to_gaussian_valid\,
      I1 => i_data_valid,
      I2 => \totalPixelCounter_reg_n_0_[6]\,
      O => \totalPixelCounter[4]_i_3__0_n_0\
    );
\totalPixelCounter[4]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^data_to_gaussian_valid\,
      I1 => i_data_valid,
      I2 => \totalPixelCounter_reg_n_0_[5]\,
      O => \totalPixelCounter[4]_i_4__0_n_0\
    );
\totalPixelCounter[4]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^data_to_gaussian_valid\,
      I1 => i_data_valid,
      I2 => \totalPixelCounter_reg_n_0_[4]\,
      O => \totalPixelCounter[4]_i_5__0_n_0\
    );
\totalPixelCounter[8]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => totalPixelCounter_reg(11),
      I1 => \^data_to_gaussian_valid\,
      I2 => i_data_valid,
      O => \totalPixelCounter[8]_i_2__0_n_0\
    );
\totalPixelCounter[8]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^data_to_gaussian_valid\,
      I1 => i_data_valid,
      I2 => totalPixelCounter_reg(10),
      O => \totalPixelCounter[8]_i_3__0_n_0\
    );
\totalPixelCounter[8]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^data_to_gaussian_valid\,
      I1 => i_data_valid,
      I2 => totalPixelCounter_reg(9),
      O => \totalPixelCounter[8]_i_4__0_n_0\
    );
\totalPixelCounter[8]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^data_to_gaussian_valid\,
      I1 => i_data_valid,
      I2 => totalPixelCounter_reg(8),
      O => \totalPixelCounter[8]_i_5__0_n_0\
    );
\totalPixelCounter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter[0]_i_1_n_0\,
      D => \totalPixelCounter_reg[0]_i_2_n_7\,
      Q => \totalPixelCounter_reg_n_0_[0]\,
      R => SR(0)
    );
\totalPixelCounter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \totalPixelCounter_reg[0]_i_2_n_0\,
      CO(2) => \totalPixelCounter_reg[0]_i_2_n_1\,
      CO(1) => \totalPixelCounter_reg[0]_i_2_n_2\,
      CO(0) => \totalPixelCounter_reg[0]_i_2_n_3\,
      CYINIT => \totalPixelCounter[0]_i_3_n_0\,
      DI(3) => \totalPixelCounter_reg_n_0_[3]\,
      DI(2) => \totalPixelCounter_reg_n_0_[2]\,
      DI(1) => \totalPixelCounter_reg_n_0_[1]\,
      DI(0) => totalPixelCounter10_out,
      O(3) => \totalPixelCounter_reg[0]_i_2_n_4\,
      O(2) => \totalPixelCounter_reg[0]_i_2_n_5\,
      O(1) => \totalPixelCounter_reg[0]_i_2_n_6\,
      O(0) => \totalPixelCounter_reg[0]_i_2_n_7\,
      S(3) => \totalPixelCounter[0]_i_5__0_n_0\,
      S(2) => \totalPixelCounter[0]_i_6__0_n_0\,
      S(1) => \totalPixelCounter[0]_i_7__0_n_0\,
      S(0) => \totalPixelCounter[0]_i_8_n_0\
    );
\totalPixelCounter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter[0]_i_1_n_0\,
      D => \totalPixelCounter_reg[8]_i_1_n_5\,
      Q => totalPixelCounter_reg(10),
      R => SR(0)
    );
\totalPixelCounter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter[0]_i_1_n_0\,
      D => \totalPixelCounter_reg[8]_i_1_n_4\,
      Q => totalPixelCounter_reg(11),
      R => SR(0)
    );
\totalPixelCounter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter[0]_i_1_n_0\,
      D => \totalPixelCounter_reg[0]_i_2_n_6\,
      Q => \totalPixelCounter_reg_n_0_[1]\,
      R => SR(0)
    );
\totalPixelCounter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter[0]_i_1_n_0\,
      D => \totalPixelCounter_reg[0]_i_2_n_5\,
      Q => \totalPixelCounter_reg_n_0_[2]\,
      R => SR(0)
    );
\totalPixelCounter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter[0]_i_1_n_0\,
      D => \totalPixelCounter_reg[0]_i_2_n_4\,
      Q => \totalPixelCounter_reg_n_0_[3]\,
      R => SR(0)
    );
\totalPixelCounter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter[0]_i_1_n_0\,
      D => \totalPixelCounter_reg[4]_i_1_n_7\,
      Q => \totalPixelCounter_reg_n_0_[4]\,
      R => SR(0)
    );
\totalPixelCounter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \totalPixelCounter_reg[0]_i_2_n_0\,
      CO(3) => \totalPixelCounter_reg[4]_i_1_n_0\,
      CO(2) => \totalPixelCounter_reg[4]_i_1_n_1\,
      CO(1) => \totalPixelCounter_reg[4]_i_1_n_2\,
      CO(0) => \totalPixelCounter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \totalPixelCounter_reg_n_0_[7]\,
      DI(2) => \totalPixelCounter_reg_n_0_[6]\,
      DI(1) => \totalPixelCounter_reg_n_0_[5]\,
      DI(0) => \totalPixelCounter_reg_n_0_[4]\,
      O(3) => \totalPixelCounter_reg[4]_i_1_n_4\,
      O(2) => \totalPixelCounter_reg[4]_i_1_n_5\,
      O(1) => \totalPixelCounter_reg[4]_i_1_n_6\,
      O(0) => \totalPixelCounter_reg[4]_i_1_n_7\,
      S(3) => \totalPixelCounter[4]_i_2__0_n_0\,
      S(2) => \totalPixelCounter[4]_i_3__0_n_0\,
      S(1) => \totalPixelCounter[4]_i_4__0_n_0\,
      S(0) => \totalPixelCounter[4]_i_5__0_n_0\
    );
\totalPixelCounter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter[0]_i_1_n_0\,
      D => \totalPixelCounter_reg[4]_i_1_n_6\,
      Q => \totalPixelCounter_reg_n_0_[5]\,
      R => SR(0)
    );
\totalPixelCounter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter[0]_i_1_n_0\,
      D => \totalPixelCounter_reg[4]_i_1_n_5\,
      Q => \totalPixelCounter_reg_n_0_[6]\,
      R => SR(0)
    );
\totalPixelCounter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter[0]_i_1_n_0\,
      D => \totalPixelCounter_reg[4]_i_1_n_4\,
      Q => \totalPixelCounter_reg_n_0_[7]\,
      R => SR(0)
    );
\totalPixelCounter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter[0]_i_1_n_0\,
      D => \totalPixelCounter_reg[8]_i_1_n_7\,
      Q => totalPixelCounter_reg(8),
      R => SR(0)
    );
\totalPixelCounter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \totalPixelCounter_reg[4]_i_1_n_0\,
      CO(3) => \NLW_totalPixelCounter_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \totalPixelCounter_reg[8]_i_1_n_1\,
      CO(1) => \totalPixelCounter_reg[8]_i_1_n_2\,
      CO(0) => \totalPixelCounter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => totalPixelCounter_reg(10 downto 8),
      O(3) => \totalPixelCounter_reg[8]_i_1_n_4\,
      O(2) => \totalPixelCounter_reg[8]_i_1_n_5\,
      O(1) => \totalPixelCounter_reg[8]_i_1_n_6\,
      O(0) => \totalPixelCounter_reg[8]_i_1_n_7\,
      S(3) => \totalPixelCounter[8]_i_2__0_n_0\,
      S(2) => \totalPixelCounter[8]_i_3__0_n_0\,
      S(1) => \totalPixelCounter[8]_i_4__0_n_0\,
      S(0) => \totalPixelCounter[8]_i_5__0_n_0\
    );
\totalPixelCounter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter[0]_i_1_n_0\,
      D => \totalPixelCounter_reg[8]_i_1_n_6\,
      Q => totalPixelCounter_reg(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageControl_0 is
  port (
    data_to_sobel_valid : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \currentRdLineBuffer_reg[1]_0\ : out STD_LOGIC_VECTOR ( 42 downto 0 );
    \currentRdLineBuffer_reg[1]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \currentRdLineBuffer_reg[1]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \currentRdLineBuffer_reg[1]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \currentRdLineBuffer_reg[1]_4\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \totalPixelCounter_reg[11]_0\ : in STD_LOGIC;
    axi_clk : in STD_LOGIC;
    axi_reset_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageControl_0 : entity is "imageControl";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageControl_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageControl_0 is
  signal currentRdLineBuffer : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal currentRdLineBuffer0 : STD_LOGIC;
  signal \currentRdLineBuffer[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \currentRdLineBuffer[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \currentRdLineBuffer[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \^currentrdlinebuffer_reg[1]_0\ : STD_LOGIC_VECTOR ( 42 downto 0 );
  signal data_out0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data_out01_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data_out03_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data_to_sobel : STD_LOGIC_VECTOR ( 69 downto 41 );
  signal \^data_to_sobel_valid\ : STD_LOGIC;
  signal lB0_n_28 : STD_LOGIC;
  signal lB0_n_29 : STD_LOGIC;
  signal lB0_n_30 : STD_LOGIC;
  signal lB0_n_31 : STD_LOGIC;
  signal lB0_n_32 : STD_LOGIC;
  signal lB0_n_33 : STD_LOGIC;
  signal lB0_n_34 : STD_LOGIC;
  signal lB0_n_35 : STD_LOGIC;
  signal lB0_n_36 : STD_LOGIC;
  signal lB0_n_37 : STD_LOGIC;
  signal lB0_n_38 : STD_LOGIC;
  signal lB0_n_39 : STD_LOGIC;
  signal lB0_n_40 : STD_LOGIC;
  signal lB0_n_41 : STD_LOGIC;
  signal lB0_n_42 : STD_LOGIC;
  signal lB0_n_43 : STD_LOGIC;
  signal lB0_n_44 : STD_LOGIC;
  signal lB0_n_45 : STD_LOGIC;
  signal lB0_n_46 : STD_LOGIC;
  signal lB0_n_47 : STD_LOGIC;
  signal lB0_n_48 : STD_LOGIC;
  signal lB0_n_49 : STD_LOGIC;
  signal lB0_n_50 : STD_LOGIC;
  signal lB0_n_51 : STD_LOGIC;
  signal lB1_n_18 : STD_LOGIC;
  signal lB1_n_19 : STD_LOGIC;
  signal lB1_n_20 : STD_LOGIC;
  signal lB1_n_21 : STD_LOGIC;
  signal lB1_n_22 : STD_LOGIC;
  signal lB1_n_23 : STD_LOGIC;
  signal lB1_n_24 : STD_LOGIC;
  signal lB1_n_25 : STD_LOGIC;
  signal lB1_n_26 : STD_LOGIC;
  signal lB1_n_27 : STD_LOGIC;
  signal lB1_n_28 : STD_LOGIC;
  signal lB1_n_29 : STD_LOGIC;
  signal lB1_n_30 : STD_LOGIC;
  signal lB1_n_31 : STD_LOGIC;
  signal lB1_n_32 : STD_LOGIC;
  signal lB1_n_33 : STD_LOGIC;
  signal lB1_n_34 : STD_LOGIC;
  signal lB1_n_35 : STD_LOGIC;
  signal lB1_n_36 : STD_LOGIC;
  signal lB1_n_37 : STD_LOGIC;
  signal lB1_n_38 : STD_LOGIC;
  signal lB1_n_39 : STD_LOGIC;
  signal lB1_n_40 : STD_LOGIC;
  signal lB1_n_41 : STD_LOGIC;
  signal lB2_n_34 : STD_LOGIC;
  signal lB2_n_35 : STD_LOGIC;
  signal lB2_n_36 : STD_LOGIC;
  signal lB2_n_37 : STD_LOGIC;
  signal lB2_n_38 : STD_LOGIC;
  signal lB2_n_39 : STD_LOGIC;
  signal lB2_n_40 : STD_LOGIC;
  signal lB2_n_41 : STD_LOGIC;
  signal lB2_n_42 : STD_LOGIC;
  signal lB2_n_43 : STD_LOGIC;
  signal lB2_n_44 : STD_LOGIC;
  signal lB2_n_45 : STD_LOGIC;
  signal lB2_n_46 : STD_LOGIC;
  signal lB2_n_47 : STD_LOGIC;
  signal lB2_n_48 : STD_LOGIC;
  signal lB2_n_49 : STD_LOGIC;
  signal lB2_n_50 : STD_LOGIC;
  signal lB2_n_51 : STD_LOGIC;
  signal lB2_n_52 : STD_LOGIC;
  signal lB2_n_53 : STD_LOGIC;
  signal lB2_n_54 : STD_LOGIC;
  signal lB2_n_55 : STD_LOGIC;
  signal lB2_n_56 : STD_LOGIC;
  signal lB2_n_57 : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \rdCounter[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \rdCounter[8]_i_2__0_n_0\ : STD_LOGIC;
  signal rdCounter_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \rd_line_buffer_i_1__0_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[0]_i_7__1_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[0]_i_8__0_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[8]_i_5__1_n_0\ : STD_LOGIC;
  signal totalPixelCounter_reg : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal \totalPixelCounter_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[0]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[1]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[2]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[3]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[4]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[5]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[6]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[7]\ : STD_LOGIC;
  signal \NLW_totalPixelCounter_reg[8]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \currentRdLineBuffer[0]_i_2__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \currentRdLineBuffer[1]_i_2__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \rdCounter[0]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \rdCounter[10]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \rdCounter[1]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \rdCounter[2]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \rdCounter[3]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \rdCounter[4]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \rdCounter[7]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \rdCounter[8]_i_2__0\ : label is "soft_lutpair32";
begin
  \currentRdLineBuffer_reg[1]_0\(42 downto 0) <= \^currentrdlinebuffer_reg[1]_0\(42 downto 0);
  data_to_sobel_valid <= \^data_to_sobel_valid\;
\currentRdLineBuffer[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000020"
    )
        port map (
      I0 => rdCounter_reg(10),
      I1 => rdCounter_reg(9),
      I2 => \^data_to_sobel_valid\,
      I3 => rdCounter_reg(8),
      I4 => \currentRdLineBuffer[0]_i_2__0_n_0\,
      I5 => currentRdLineBuffer(0),
      O => \currentRdLineBuffer[0]_i_1__0_n_0\
    );
\currentRdLineBuffer[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \rdCounter[8]_i_2__0_n_0\,
      I1 => rdCounter_reg(6),
      I2 => rdCounter_reg(7),
      I3 => rdCounter_reg(4),
      I4 => rdCounter_reg(5),
      O => \currentRdLineBuffer[0]_i_2__0_n_0\
    );
\currentRdLineBuffer[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => currentRdLineBuffer(0),
      I1 => currentRdLineBuffer0,
      I2 => currentRdLineBuffer(1),
      O => \currentRdLineBuffer[1]_i_1__0_n_0\
    );
\currentRdLineBuffer[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \currentRdLineBuffer[0]_i_2__0_n_0\,
      I1 => rdCounter_reg(8),
      I2 => \^data_to_sobel_valid\,
      I3 => rdCounter_reg(9),
      I4 => rdCounter_reg(10),
      O => currentRdLineBuffer0
    );
\currentRdLineBuffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => \currentRdLineBuffer[0]_i_1__0_n_0\,
      Q => currentRdLineBuffer(0),
      R => SR(0)
    );
\currentRdLineBuffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => \currentRdLineBuffer[1]_i_1__0_n_0\,
      Q => currentRdLineBuffer(1),
      R => SR(0)
    );
lB0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_15
     port map (
      D(6 downto 0) => D(7 downto 1),
      E(0) => \^data_to_sobel_valid\,
      Q(7 downto 0) => Q(7 downto 0),
      axi_clk => axi_clk,
      axi_reset_n => axi_reset_n,
      currentRdLineBuffer(1 downto 0) => currentRdLineBuffer(1 downto 0),
      \currentRdLineBuffer_reg[1]\ => \^currentrdlinebuffer_reg[1]_0\(19),
      \currentRdLineBuffer_reg[1]_0\ => \^currentrdlinebuffer_reg[1]_0\(17),
      \currentRdLineBuffer_reg[1]_1\(18 downto 15) => \^currentrdlinebuffer_reg[1]_0\(23 downto 20),
      \currentRdLineBuffer_reg[1]_1\(14) => \^currentrdlinebuffer_reg[1]_0\(18),
      \currentRdLineBuffer_reg[1]_1\(13 downto 7) => \^currentrdlinebuffer_reg[1]_0\(15 downto 9),
      \currentRdLineBuffer_reg[1]_1\(6 downto 0) => \^currentrdlinebuffer_reg[1]_0\(7 downto 1),
      data_out0(6 downto 0) => data_out0(7 downto 1),
      data_out01_out(6 downto 0) => data_out01_out(7 downto 1),
      data_out03_out(6 downto 0) => data_out03_out(7 downto 1),
      \mult_x_reg[2][2]\ => \^currentrdlinebuffer_reg[1]_0\(16),
      \mult_y_reg[0][1]\ => lB1_n_27,
      \mult_y_reg[0][1]_0\ => lB2_n_49,
      \mult_y_reg[0][2]\ => lB1_n_28,
      \mult_y_reg[0][2]_0\ => lB2_n_50,
      \mult_y_reg[0][3]\ => lB1_n_29,
      \mult_y_reg[0][3]_0\ => lB2_n_51,
      \mult_y_reg[0][4]\ => lB1_n_30,
      \mult_y_reg[0][4]_0\ => lB2_n_52,
      \mult_y_reg[0][5]\ => lB1_n_41,
      \mult_y_reg[0][5]_0\ => lB2_n_53,
      \mult_y_reg[0][6]\ => lB1_n_31,
      \mult_y_reg[0][6]_0\ => lB2_n_54,
      \mult_y_reg[0][7]\ => lB1_n_32,
      \mult_y_reg[0][7]_0\ => lB2_n_55,
      \mult_y_reg[1][2]\ => lB1_n_34,
      \mult_y_reg[1][2]_0\ => lB2_n_42,
      \mult_y_reg[1][3]\ => lB1_n_35,
      \mult_y_reg[1][3]_0\ => lB2_n_43,
      \mult_y_reg[1][4]\ => lB1_n_36,
      \mult_y_reg[1][4]_0\ => lB2_n_44,
      \mult_y_reg[1][5]\ => lB1_n_37,
      \mult_y_reg[1][5]_0\ => lB2_n_45,
      \mult_y_reg[1][6]\ => lB1_n_38,
      \mult_y_reg[1][6]_0\ => lB2_n_57,
      \mult_y_reg[1][7]\ => lB1_n_39,
      \mult_y_reg[1][7]_0\ => lB2_n_46,
      \mult_y_reg[1][8]\ => lB1_n_40,
      \mult_y_reg[1][8]_0\ => lB2_n_47,
      \mult_y_reg[2][1]\ => lB1_n_19,
      \mult_y_reg[2][1]_0\ => lB2_n_35,
      \mult_y_reg[2][2]\ => lB1_n_20,
      \mult_y_reg[2][2]_0\ => lB2_n_36,
      \mult_y_reg[2][3]\ => lB1_n_21,
      \mult_y_reg[2][3]_0\ => lB2_n_37,
      \mult_y_reg[2][4]\ => lB1_n_22,
      \mult_y_reg[2][4]_0\ => lB2_n_38,
      \mult_y_reg[2][5]\ => lB1_n_33,
      \mult_y_reg[2][5]_0\ => lB2_n_39,
      \mult_y_reg[2][6]\ => lB1_n_23,
      \mult_y_reg[2][6]_0\ => lB2_n_40,
      \mult_y_reg[2][7]\ => lB1_n_24,
      \mult_y_reg[2][7]_0\ => lB2_n_41,
      \readPointer_reg[8]_0\ => lB0_n_28,
      \readPointer_reg[8]_1\ => lB0_n_29,
      \readPointer_reg[8]_10\ => lB0_n_38,
      \readPointer_reg[8]_11\ => lB0_n_39,
      \readPointer_reg[8]_12\ => lB0_n_40,
      \readPointer_reg[8]_13\ => lB0_n_41,
      \readPointer_reg[8]_14\ => lB0_n_42,
      \readPointer_reg[8]_15\ => lB0_n_43,
      \readPointer_reg[8]_16\ => lB0_n_44,
      \readPointer_reg[8]_17\ => lB0_n_45,
      \readPointer_reg[8]_18\ => lB0_n_46,
      \readPointer_reg[8]_19\ => lB0_n_47,
      \readPointer_reg[8]_2\ => lB0_n_30,
      \readPointer_reg[8]_20\ => lB0_n_48,
      \readPointer_reg[8]_21\ => lB0_n_49,
      \readPointer_reg[8]_22\ => lB0_n_50,
      \readPointer_reg[8]_23\ => lB0_n_51,
      \readPointer_reg[8]_3\ => lB0_n_31,
      \readPointer_reg[8]_4\ => lB0_n_32,
      \readPointer_reg[8]_5\ => lB0_n_33,
      \readPointer_reg[8]_6\ => lB0_n_34,
      \readPointer_reg[8]_7\ => lB0_n_35,
      \readPointer_reg[8]_8\ => lB0_n_36,
      \readPointer_reg[8]_9\ => lB0_n_37,
      \writePointer_reg[8]_0\(0) => E(0)
    );
lB1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_16
     port map (
      D(0) => D(0),
      E(0) => \^data_to_sobel_valid\,
      Q(7 downto 0) => Q(7 downto 0),
      axi_clk => axi_clk,
      axi_clk_0 => lB1_n_18,
      axi_clk_1 => lB1_n_19,
      axi_clk_10 => lB1_n_28,
      axi_clk_11 => lB1_n_29,
      axi_clk_12 => lB1_n_30,
      axi_clk_13 => lB1_n_31,
      axi_clk_14 => lB1_n_32,
      axi_clk_15 => lB1_n_33,
      axi_clk_16 => lB1_n_34,
      axi_clk_17 => lB1_n_35,
      axi_clk_18 => lB1_n_36,
      axi_clk_19 => lB1_n_37,
      axi_clk_2 => lB1_n_20,
      axi_clk_20 => lB1_n_38,
      axi_clk_21 => lB1_n_39,
      axi_clk_22 => lB1_n_40,
      axi_clk_23 => lB1_n_41,
      axi_clk_3 => lB1_n_21,
      axi_clk_4 => lB1_n_22,
      axi_clk_5 => lB1_n_23,
      axi_clk_6 => lB1_n_24,
      axi_clk_7 => lB1_n_25,
      axi_clk_8 => lB1_n_26,
      axi_clk_9 => lB1_n_27,
      axi_reset_n => axi_reset_n,
      currentRdLineBuffer(1 downto 0) => currentRdLineBuffer(1 downto 0),
      \currentRdLineBuffer_reg[1]\(8 downto 7) => \^currentrdlinebuffer_reg[1]_0\(31 downto 30),
      \currentRdLineBuffer_reg[1]\(6 downto 3) => \^currentrdlinebuffer_reg[1]_0\(28 downto 25),
      \currentRdLineBuffer_reg[1]\(2) => \^currentrdlinebuffer_reg[1]_0\(16),
      \currentRdLineBuffer_reg[1]\(1) => \^currentrdlinebuffer_reg[1]_0\(8),
      \currentRdLineBuffer_reg[1]\(0) => \^currentrdlinebuffer_reg[1]_0\(0),
      \currentRdLineBuffer_reg[1]_0\(6 downto 0) => \currentRdLineBuffer_reg[1]_1\(7 downto 1),
      \currentRdLineBuffer_reg[1]_1\(0) => data_to_sobel(41),
      data_out0(6 downto 5) => data_out0(7 downto 6),
      data_out0(4 downto 0) => data_out0(4 downto 0),
      data_out01_out(0) => data_out01_out(0),
      data_out03_out(6 downto 5) => data_out03_out(7 downto 6),
      data_out03_out(4 downto 0) => data_out03_out(4 downto 0),
      \mult_x_reg[2][0]\ => lB2_n_34,
      \mult_x_reg[2][0]_0\ => lB0_n_49,
      \mult_x_reg[3][2]\ => lB2_n_49,
      \mult_x_reg[3][2]_0\ => lB0_n_42,
      \mult_x_reg[3][3]\ => lB2_n_50,
      \mult_x_reg[3][3]_0\ => lB0_n_43,
      \mult_x_reg[3][4]\ => lB2_n_51,
      \mult_x_reg[3][4]_0\ => lB0_n_44,
      \mult_x_reg[3][5]\ => lB2_n_52,
      \mult_x_reg[3][5]_0\ => lB0_n_45,
      \mult_x_reg[3][7]\ => lB2_n_54,
      \mult_x_reg[3][7]_0\ => lB0_n_47,
      \mult_x_reg[3][8]\ => lB2_n_55,
      \mult_x_reg[3][8]_0\ => lB0_n_48,
      \mult_x_reg[5][10]\ => lB2_n_40,
      \mult_x_reg[5][10]_0\ => lB0_n_33,
      \mult_x_reg[5][10]_1\ => lB2_n_41,
      \mult_x_reg[5][10]_2\ => lB0_n_34,
      \mult_x_reg[5][3]\(1) => \^currentrdlinebuffer_reg[1]_0\(32),
      \mult_x_reg[5][3]\(0) => \^currentrdlinebuffer_reg[1]_0\(17),
      \mult_x_reg[5][3]_0\ => lB2_n_35,
      \mult_x_reg[5][3]_1\ => lB0_n_28,
      \mult_x_reg[5][3]_2\ => lB2_n_36,
      \mult_x_reg[5][3]_3\ => lB0_n_29,
      \mult_x_reg[5][5]\ => lB2_n_37,
      \mult_x_reg[5][5]_0\ => lB0_n_30,
      \mult_x_reg[5][5]_1\ => lB2_n_38,
      \mult_x_reg[5][5]_2\ => lB0_n_31,
      \mult_x_reg[5][7]\(0) => data_to_sobel(45),
      \mult_y_reg[0][0]\ => lB2_n_48,
      \mult_y_reg[0][0]_0\ => lB0_n_51,
      \mult_y_reg[1][1]\ => lB2_n_56,
      \mult_y_reg[1][1]_0\ => lB0_n_50
    );
lB2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_17
     port map (
      E(0) => \^data_to_sobel_valid\,
      Q(7 downto 0) => Q(7 downto 0),
      axi_clk => axi_clk,
      axi_clk_0 => lB2_n_34,
      axi_clk_1 => lB2_n_35,
      axi_clk_10 => lB2_n_44,
      axi_clk_11 => lB2_n_45,
      axi_clk_12 => lB2_n_46,
      axi_clk_13 => lB2_n_47,
      axi_clk_14 => lB2_n_48,
      axi_clk_15 => lB2_n_49,
      axi_clk_16 => lB2_n_50,
      axi_clk_17 => lB2_n_51,
      axi_clk_18 => lB2_n_52,
      axi_clk_19 => lB2_n_53,
      axi_clk_2 => lB2_n_36,
      axi_clk_20 => lB2_n_54,
      axi_clk_21 => lB2_n_55,
      axi_clk_22 => lB2_n_56,
      axi_clk_23 => lB2_n_57,
      axi_clk_3 => lB2_n_37,
      axi_clk_4 => lB2_n_38,
      axi_clk_5 => lB2_n_39,
      axi_clk_6 => lB2_n_40,
      axi_clk_7 => lB2_n_41,
      axi_clk_8 => lB2_n_42,
      axi_clk_9 => lB2_n_43,
      axi_reset_n => axi_reset_n,
      currentRdLineBuffer(1 downto 0) => currentRdLineBuffer(1 downto 0),
      \currentRdLineBuffer_reg[1]\(0) => \currentRdLineBuffer_reg[1]_1\(0),
      \currentRdLineBuffer_reg[1]_0\(8 downto 7) => \^currentrdlinebuffer_reg[1]_0\(40 downto 39),
      \currentRdLineBuffer_reg[1]_0\(6 downto 3) => \^currentrdlinebuffer_reg[1]_0\(37 downto 34),
      \currentRdLineBuffer_reg[1]_0\(2) => \^currentrdlinebuffer_reg[1]_0\(32),
      \currentRdLineBuffer_reg[1]_0\(1) => \^currentrdlinebuffer_reg[1]_0\(29),
      \currentRdLineBuffer_reg[1]_0\(0) => \^currentrdlinebuffer_reg[1]_0\(24),
      \currentRdLineBuffer_reg[1]_1\(6 downto 0) => \currentRdLineBuffer_reg[1]_2\(7 downto 1),
      \currentRdLineBuffer_reg[1]_2\(2) => data_to_sobel(65),
      \currentRdLineBuffer_reg[1]_2\(1) => data_to_sobel(57),
      \currentRdLineBuffer_reg[1]_2\(0) => data_to_sobel(45),
      \currentRdLineBuffer_reg[1]_3\(6 downto 0) => \currentRdLineBuffer_reg[1]_3\(7 downto 1),
      \currentRdLineBuffer_reg[1]_4\(6 downto 0) => \currentRdLineBuffer_reg[1]_4\(7 downto 1),
      data_out0(7 downto 0) => data_out0(7 downto 0),
      data_out01_out(5 downto 4) => data_out01_out(7 downto 6),
      data_out01_out(3 downto 0) => data_out01_out(4 downto 1),
      data_out03_out(7 downto 0) => data_out03_out(7 downto 0),
      \mult_x_reg[3][1]\ => lB1_n_26,
      \mult_x_reg[3][1]_0\ => lB0_n_51,
      \mult_x_reg[3][6]\ => lB0_n_46,
      \mult_x_reg[3][6]_0\ => lB1_n_41,
      \mult_x_reg[5][1]\ => lB1_n_18,
      \mult_x_reg[5][1]_0\ => lB0_n_49,
      \mult_x_reg[5][7]\ => lB0_n_32,
      \mult_x_reg[5][7]_0\ => lB1_n_33,
      \mult_x_reg[6][1]\ => lB0_n_42,
      \mult_x_reg[6][1]_0\ => lB1_n_27,
      \mult_x_reg[6][2]\ => lB0_n_43,
      \mult_x_reg[6][2]_0\ => lB1_n_28,
      \mult_x_reg[6][3]\ => lB1_n_29,
      \mult_x_reg[6][3]_0\ => lB0_n_44,
      \mult_x_reg[6][4]\ => lB0_n_45,
      \mult_x_reg[6][4]_0\ => lB1_n_30,
      \mult_x_reg[6][6]\ => lB0_n_47,
      \mult_x_reg[6][6]_0\ => lB1_n_31,
      \mult_x_reg[6][7]\ => lB1_n_32,
      \mult_x_reg[6][7]_0\ => lB0_n_48,
      \mult_y_reg[6][3]\ => \^currentrdlinebuffer_reg[1]_0\(33),
      \mult_y_reg[7][3]\ => lB0_n_35,
      \mult_y_reg[7][3]_0\ => lB1_n_34,
      \mult_y_reg[7][4]\ => \^currentrdlinebuffer_reg[1]_0\(41),
      \mult_y_reg[7][4]_0\ => lB0_n_36,
      \mult_y_reg[7][4]_1\ => lB1_n_35,
      \mult_y_reg[7][4]_2\ => lB1_n_36,
      \mult_y_reg[7][4]_3\ => lB0_n_37,
      \mult_y_reg[7][5]\ => lB0_n_38,
      \mult_y_reg[7][5]_0\ => lB1_n_37,
      \mult_y_reg[7][7]\ => lB0_n_40,
      \mult_y_reg[7][7]_0\ => lB1_n_39,
      \mult_y_reg[7][8]\ => lB1_n_40,
      \mult_y_reg[7][8]_0\ => lB0_n_41,
      \mult_y_reg[8][2]\(1) => \^currentrdlinebuffer_reg[1]_0\(42),
      \mult_y_reg[8][2]\(0) => \^currentrdlinebuffer_reg[1]_0\(38),
      \mult_y_reg[8][2]_0\ => lB0_n_28,
      \mult_y_reg[8][2]_1\ => lB1_n_19,
      \mult_y_reg[8][2]_2\ => lB0_n_29,
      \mult_y_reg[8][2]_3\ => lB1_n_20,
      \mult_y_reg[8][4]\ => lB1_n_21,
      \mult_y_reg[8][4]_0\ => lB0_n_30,
      \mult_y_reg[8][4]_1\ => lB0_n_31,
      \mult_y_reg[8][4]_2\ => lB1_n_22,
      \mult_y_reg[8][6]\(2) => data_to_sobel(69),
      \mult_y_reg[8][6]\(1) => data_to_sobel(61),
      \mult_y_reg[8][6]\(0) => data_to_sobel(41),
      \mult_y_reg[8][9]\ => lB0_n_33,
      \mult_y_reg[8][9]_0\ => lB1_n_23,
      \mult_y_reg[8][9]_1\ => lB1_n_24,
      \mult_y_reg[8][9]_2\ => lB0_n_34
    );
lB3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_18
     port map (
      E(0) => \^data_to_sobel_valid\,
      Q(7 downto 0) => Q(7 downto 0),
      axi_clk => axi_clk,
      axi_reset_n => axi_reset_n,
      currentRdLineBuffer(1 downto 0) => currentRdLineBuffer(1 downto 0),
      \currentRdLineBuffer_reg[1]\(0) => \currentRdLineBuffer_reg[1]_2\(0),
      \currentRdLineBuffer_reg[1]_0\(3 downto 2) => \^currentrdlinebuffer_reg[1]_0\(42 downto 41),
      \currentRdLineBuffer_reg[1]_0\(1) => \^currentrdlinebuffer_reg[1]_0\(38),
      \currentRdLineBuffer_reg[1]_0\(0) => \^currentrdlinebuffer_reg[1]_0\(33),
      \currentRdLineBuffer_reg[1]_1\(0) => \currentRdLineBuffer_reg[1]_3\(0),
      \currentRdLineBuffer_reg[1]_2\(0) => \currentRdLineBuffer_reg[1]_4\(0),
      \currentRdLineBuffer_reg[1]_3\(1) => data_to_sobel(69),
      \currentRdLineBuffer_reg[1]_3\(0) => data_to_sobel(61),
      data_out0(7 downto 0) => data_out0(7 downto 0),
      data_out01_out(7 downto 0) => data_out01_out(7 downto 0),
      data_out03_out(7 downto 0) => data_out03_out(7 downto 0),
      \mult_x_reg[6][0]\ => lB0_n_51,
      \mult_x_reg[6][0]_0\ => lB2_n_48,
      \mult_x_reg[6][0]_1\ => lB1_n_26,
      \mult_x_reg[6][5]\ => lB0_n_46,
      \mult_x_reg[6][5]_0\ => lB2_n_53,
      \mult_x_reg[6][5]_1\ => lB1_n_41,
      \mult_y_reg[6][1]\(0) => \^currentrdlinebuffer_reg[1]_0\(34),
      \mult_y_reg[7][1]\ => lB0_n_50,
      \mult_y_reg[7][1]_0\ => lB2_n_56,
      \mult_y_reg[7][1]_1\ => lB1_n_25,
      \mult_y_reg[7][6]\ => lB0_n_39,
      \mult_y_reg[7][6]_0\ => lB2_n_57,
      \mult_y_reg[7][6]_1\ => lB1_n_38,
      \mult_y_reg[8][0]\ => lB0_n_49,
      \mult_y_reg[8][0]_0\ => lB2_n_34,
      \mult_y_reg[8][0]_1\ => lB1_n_18,
      \mult_y_reg[8][1]\(1) => data_to_sobel(65),
      \mult_y_reg[8][1]\(0) => data_to_sobel(57),
      \mult_y_reg[8][6]\ => lB0_n_32,
      \mult_y_reg[8][6]_0\ => lB2_n_39,
      \mult_y_reg[8][6]_1\ => lB1_n_33
    );
\rdCounter[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rdCounter_reg(0),
      O => \p_0_in__3\(0)
    );
\rdCounter[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => rdCounter_reg(10),
      I1 => rdCounter_reg(8),
      I2 => \currentRdLineBuffer[0]_i_2__0_n_0\,
      I3 => rdCounter_reg(9),
      O => \p_0_in__3\(10)
    );
\rdCounter[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rdCounter_reg(0),
      I1 => rdCounter_reg(1),
      O => \p_0_in__3\(1)
    );
\rdCounter[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => rdCounter_reg(2),
      I1 => rdCounter_reg(0),
      I2 => rdCounter_reg(1),
      O => \p_0_in__3\(2)
    );
\rdCounter[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rdCounter_reg(3),
      I1 => rdCounter_reg(1),
      I2 => rdCounter_reg(0),
      I3 => rdCounter_reg(2),
      O => \p_0_in__3\(3)
    );
\rdCounter[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => rdCounter_reg(4),
      I1 => rdCounter_reg(2),
      I2 => rdCounter_reg(0),
      I3 => rdCounter_reg(1),
      I4 => rdCounter_reg(3),
      O => \p_0_in__3\(4)
    );
\rdCounter[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => rdCounter_reg(5),
      I1 => rdCounter_reg(2),
      I2 => rdCounter_reg(0),
      I3 => rdCounter_reg(1),
      I4 => rdCounter_reg(3),
      I5 => rdCounter_reg(4),
      O => \p_0_in__3\(5)
    );
\rdCounter[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => rdCounter_reg(6),
      I1 => rdCounter_reg(4),
      I2 => \rdCounter[8]_i_2__0_n_0\,
      I3 => rdCounter_reg(5),
      O => \p_0_in__3\(6)
    );
\rdCounter[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => rdCounter_reg(7),
      I1 => rdCounter_reg(5),
      I2 => \rdCounter[8]_i_2__0_n_0\,
      I3 => rdCounter_reg(4),
      I4 => rdCounter_reg(6),
      O => \p_0_in__3\(7)
    );
\rdCounter[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA6AAAAAAA"
    )
        port map (
      I0 => rdCounter_reg(8),
      I1 => rdCounter_reg(5),
      I2 => rdCounter_reg(4),
      I3 => rdCounter_reg(7),
      I4 => rdCounter_reg(6),
      I5 => \rdCounter[8]_i_2__0_n_0\,
      O => \rdCounter[8]_i_1__1_n_0\
    );
\rdCounter[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rdCounter_reg(2),
      I1 => rdCounter_reg(0),
      I2 => rdCounter_reg(1),
      I3 => rdCounter_reg(3),
      O => \rdCounter[8]_i_2__0_n_0\
    );
\rdCounter[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => rdCounter_reg(9),
      I1 => \currentRdLineBuffer[0]_i_2__0_n_0\,
      I2 => rdCounter_reg(8),
      O => \p_0_in__3\(9)
    );
\rdCounter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^data_to_sobel_valid\,
      D => \p_0_in__3\(0),
      Q => rdCounter_reg(0),
      R => SR(0)
    );
\rdCounter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^data_to_sobel_valid\,
      D => \p_0_in__3\(10),
      Q => rdCounter_reg(10),
      R => SR(0)
    );
\rdCounter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^data_to_sobel_valid\,
      D => \p_0_in__3\(1),
      Q => rdCounter_reg(1),
      R => SR(0)
    );
\rdCounter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^data_to_sobel_valid\,
      D => \p_0_in__3\(2),
      Q => rdCounter_reg(2),
      R => SR(0)
    );
\rdCounter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^data_to_sobel_valid\,
      D => \p_0_in__3\(3),
      Q => rdCounter_reg(3),
      R => SR(0)
    );
\rdCounter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^data_to_sobel_valid\,
      D => \p_0_in__3\(4),
      Q => rdCounter_reg(4),
      R => SR(0)
    );
\rdCounter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^data_to_sobel_valid\,
      D => \p_0_in__3\(5),
      Q => rdCounter_reg(5),
      R => SR(0)
    );
\rdCounter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^data_to_sobel_valid\,
      D => \p_0_in__3\(6),
      Q => rdCounter_reg(6),
      R => SR(0)
    );
\rdCounter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^data_to_sobel_valid\,
      D => \p_0_in__3\(7),
      Q => rdCounter_reg(7),
      R => SR(0)
    );
\rdCounter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^data_to_sobel_valid\,
      D => \rdCounter[8]_i_1__1_n_0\,
      Q => rdCounter_reg(8),
      R => SR(0)
    );
\rdCounter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^data_to_sobel_valid\,
      D => \p_0_in__3\(9),
      Q => rdCounter_reg(9),
      R => SR(0)
    );
\rd_line_buffer_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000ECCCCCCC"
    )
        port map (
      I0 => totalPixelCounter_reg(8),
      I1 => \^data_to_sobel_valid\,
      I2 => totalPixelCounter_reg(11),
      I3 => totalPixelCounter_reg(10),
      I4 => totalPixelCounter_reg(9),
      I5 => currentRdLineBuffer0,
      O => \rd_line_buffer_i_1__0_n_0\
    );
rd_line_buffer_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => \rd_line_buffer_i_1__0_n_0\,
      Q => \^data_to_sobel_valid\,
      R => SR(0)
    );
\totalPixelCounter[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^data_to_sobel_valid\,
      I1 => E(0),
      O => \totalPixelCounter[0]_i_3__0_n_0\
    );
\totalPixelCounter[0]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^data_to_sobel_valid\,
      I1 => E(0),
      I2 => \totalPixelCounter_reg_n_0_[3]\,
      O => \totalPixelCounter[0]_i_5__1_n_0\
    );
\totalPixelCounter[0]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^data_to_sobel_valid\,
      I1 => E(0),
      I2 => \totalPixelCounter_reg_n_0_[2]\,
      O => \totalPixelCounter[0]_i_6__1_n_0\
    );
\totalPixelCounter[0]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^data_to_sobel_valid\,
      I1 => E(0),
      I2 => \totalPixelCounter_reg_n_0_[1]\,
      O => \totalPixelCounter[0]_i_7__1_n_0\
    );
\totalPixelCounter[0]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^data_to_sobel_valid\,
      I1 => E(0),
      I2 => \totalPixelCounter_reg_n_0_[0]\,
      O => \totalPixelCounter[0]_i_8__0_n_0\
    );
\totalPixelCounter[4]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^data_to_sobel_valid\,
      I1 => E(0),
      I2 => \totalPixelCounter_reg_n_0_[7]\,
      O => \totalPixelCounter[4]_i_2__1_n_0\
    );
\totalPixelCounter[4]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^data_to_sobel_valid\,
      I1 => E(0),
      I2 => \totalPixelCounter_reg_n_0_[6]\,
      O => \totalPixelCounter[4]_i_3__1_n_0\
    );
\totalPixelCounter[4]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^data_to_sobel_valid\,
      I1 => E(0),
      I2 => \totalPixelCounter_reg_n_0_[5]\,
      O => \totalPixelCounter[4]_i_4__1_n_0\
    );
\totalPixelCounter[4]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^data_to_sobel_valid\,
      I1 => E(0),
      I2 => \totalPixelCounter_reg_n_0_[4]\,
      O => \totalPixelCounter[4]_i_5__1_n_0\
    );
\totalPixelCounter[8]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => totalPixelCounter_reg(11),
      I1 => \^data_to_sobel_valid\,
      I2 => E(0),
      O => \totalPixelCounter[8]_i_2__1_n_0\
    );
\totalPixelCounter[8]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^data_to_sobel_valid\,
      I1 => E(0),
      I2 => totalPixelCounter_reg(10),
      O => \totalPixelCounter[8]_i_3__1_n_0\
    );
\totalPixelCounter[8]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^data_to_sobel_valid\,
      I1 => E(0),
      I2 => totalPixelCounter_reg(9),
      O => \totalPixelCounter[8]_i_4__1_n_0\
    );
\totalPixelCounter[8]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^data_to_sobel_valid\,
      I1 => E(0),
      I2 => totalPixelCounter_reg(8),
      O => \totalPixelCounter[8]_i_5__1_n_0\
    );
\totalPixelCounter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[0]_i_2__0_n_7\,
      Q => \totalPixelCounter_reg_n_0_[0]\,
      R => SR(0)
    );
\totalPixelCounter_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \totalPixelCounter_reg[0]_i_2__0_n_0\,
      CO(2) => \totalPixelCounter_reg[0]_i_2__0_n_1\,
      CO(1) => \totalPixelCounter_reg[0]_i_2__0_n_2\,
      CO(0) => \totalPixelCounter_reg[0]_i_2__0_n_3\,
      CYINIT => \totalPixelCounter[0]_i_3__0_n_0\,
      DI(3) => \totalPixelCounter_reg_n_0_[3]\,
      DI(2) => \totalPixelCounter_reg_n_0_[2]\,
      DI(1) => \totalPixelCounter_reg_n_0_[1]\,
      DI(0) => DI(0),
      O(3) => \totalPixelCounter_reg[0]_i_2__0_n_4\,
      O(2) => \totalPixelCounter_reg[0]_i_2__0_n_5\,
      O(1) => \totalPixelCounter_reg[0]_i_2__0_n_6\,
      O(0) => \totalPixelCounter_reg[0]_i_2__0_n_7\,
      S(3) => \totalPixelCounter[0]_i_5__1_n_0\,
      S(2) => \totalPixelCounter[0]_i_6__1_n_0\,
      S(1) => \totalPixelCounter[0]_i_7__1_n_0\,
      S(0) => \totalPixelCounter[0]_i_8__0_n_0\
    );
\totalPixelCounter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[8]_i_1__0_n_5\,
      Q => totalPixelCounter_reg(10),
      R => SR(0)
    );
\totalPixelCounter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[8]_i_1__0_n_4\,
      Q => totalPixelCounter_reg(11),
      R => SR(0)
    );
\totalPixelCounter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[0]_i_2__0_n_6\,
      Q => \totalPixelCounter_reg_n_0_[1]\,
      R => SR(0)
    );
\totalPixelCounter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[0]_i_2__0_n_5\,
      Q => \totalPixelCounter_reg_n_0_[2]\,
      R => SR(0)
    );
\totalPixelCounter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[0]_i_2__0_n_4\,
      Q => \totalPixelCounter_reg_n_0_[3]\,
      R => SR(0)
    );
\totalPixelCounter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[4]_i_1__0_n_7\,
      Q => \totalPixelCounter_reg_n_0_[4]\,
      R => SR(0)
    );
\totalPixelCounter_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \totalPixelCounter_reg[0]_i_2__0_n_0\,
      CO(3) => \totalPixelCounter_reg[4]_i_1__0_n_0\,
      CO(2) => \totalPixelCounter_reg[4]_i_1__0_n_1\,
      CO(1) => \totalPixelCounter_reg[4]_i_1__0_n_2\,
      CO(0) => \totalPixelCounter_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => \totalPixelCounter_reg_n_0_[7]\,
      DI(2) => \totalPixelCounter_reg_n_0_[6]\,
      DI(1) => \totalPixelCounter_reg_n_0_[5]\,
      DI(0) => \totalPixelCounter_reg_n_0_[4]\,
      O(3) => \totalPixelCounter_reg[4]_i_1__0_n_4\,
      O(2) => \totalPixelCounter_reg[4]_i_1__0_n_5\,
      O(1) => \totalPixelCounter_reg[4]_i_1__0_n_6\,
      O(0) => \totalPixelCounter_reg[4]_i_1__0_n_7\,
      S(3) => \totalPixelCounter[4]_i_2__1_n_0\,
      S(2) => \totalPixelCounter[4]_i_3__1_n_0\,
      S(1) => \totalPixelCounter[4]_i_4__1_n_0\,
      S(0) => \totalPixelCounter[4]_i_5__1_n_0\
    );
\totalPixelCounter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[4]_i_1__0_n_6\,
      Q => \totalPixelCounter_reg_n_0_[5]\,
      R => SR(0)
    );
\totalPixelCounter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[4]_i_1__0_n_5\,
      Q => \totalPixelCounter_reg_n_0_[6]\,
      R => SR(0)
    );
\totalPixelCounter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[4]_i_1__0_n_4\,
      Q => \totalPixelCounter_reg_n_0_[7]\,
      R => SR(0)
    );
\totalPixelCounter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[8]_i_1__0_n_7\,
      Q => totalPixelCounter_reg(8),
      R => SR(0)
    );
\totalPixelCounter_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \totalPixelCounter_reg[4]_i_1__0_n_0\,
      CO(3) => \NLW_totalPixelCounter_reg[8]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \totalPixelCounter_reg[8]_i_1__0_n_1\,
      CO(1) => \totalPixelCounter_reg[8]_i_1__0_n_2\,
      CO(0) => \totalPixelCounter_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => totalPixelCounter_reg(10 downto 8),
      O(3) => \totalPixelCounter_reg[8]_i_1__0_n_4\,
      O(2) => \totalPixelCounter_reg[8]_i_1__0_n_5\,
      O(1) => \totalPixelCounter_reg[8]_i_1__0_n_6\,
      O(0) => \totalPixelCounter_reg[8]_i_1__0_n_7\,
      S(3) => \totalPixelCounter[8]_i_2__1_n_0\,
      S(2) => \totalPixelCounter[8]_i_3__1_n_0\,
      S(1) => \totalPixelCounter[8]_i_4__1_n_0\,
      S(0) => \totalPixelCounter[8]_i_5__1_n_0\
    );
\totalPixelCounter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[8]_i_1__0_n_6\,
      Q => totalPixelCounter_reg(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageControl_1 is
  port (
    mag_to_nms_valid : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \currentRdLineBuffer_reg[1]_1\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \totalPixelCounter_reg[11]_0\ : in STD_LOGIC;
    axi_clk : in STD_LOGIC;
    axi_reset_n : in STD_LOGIC;
    data_from_sobel_valid : in STD_LOGIC;
    dir_to_nms : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageControl_1 : entity is "imageControl";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageControl_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageControl_1 is
  signal currentRdLineBuffer : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal currentRdLineBuffer0 : STD_LOGIC;
  signal \currentRdLineBuffer[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \currentRdLineBuffer[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \currentRdLineBuffer[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \^currentrdlinebuffer_reg[1]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data_out0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data_out01_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data_out03_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lB0_n_12 : STD_LOGIC;
  signal lB0_n_13 : STD_LOGIC;
  signal lB0_n_14 : STD_LOGIC;
  signal lB0_n_15 : STD_LOGIC;
  signal lB0_n_16 : STD_LOGIC;
  signal lB0_n_17 : STD_LOGIC;
  signal lB0_n_18 : STD_LOGIC;
  signal lB0_n_19 : STD_LOGIC;
  signal lB0_n_20 : STD_LOGIC;
  signal lB0_n_23 : STD_LOGIC;
  signal lB0_n_24 : STD_LOGIC;
  signal lB0_n_25 : STD_LOGIC;
  signal lB0_n_26 : STD_LOGIC;
  signal lB0_n_27 : STD_LOGIC;
  signal lB0_n_28 : STD_LOGIC;
  signal lB0_n_29 : STD_LOGIC;
  signal lB0_n_30 : STD_LOGIC;
  signal lB0_n_31 : STD_LOGIC;
  signal lB0_n_32 : STD_LOGIC;
  signal lB0_n_33 : STD_LOGIC;
  signal lB0_n_34 : STD_LOGIC;
  signal lB0_n_35 : STD_LOGIC;
  signal lB0_n_36 : STD_LOGIC;
  signal lB0_n_37 : STD_LOGIC;
  signal lB0_n_38 : STD_LOGIC;
  signal lB0_n_39 : STD_LOGIC;
  signal lB0_n_40 : STD_LOGIC;
  signal lB0_n_41 : STD_LOGIC;
  signal lB0_n_42 : STD_LOGIC;
  signal lB1_n_0 : STD_LOGIC;
  signal lB1_n_1 : STD_LOGIC;
  signal lB1_n_10 : STD_LOGIC;
  signal lB1_n_14 : STD_LOGIC;
  signal lB1_n_15 : STD_LOGIC;
  signal lB1_n_16 : STD_LOGIC;
  signal lB1_n_18 : STD_LOGIC;
  signal lB1_n_19 : STD_LOGIC;
  signal lB1_n_2 : STD_LOGIC;
  signal lB1_n_20 : STD_LOGIC;
  signal lB1_n_21 : STD_LOGIC;
  signal lB1_n_22 : STD_LOGIC;
  signal lB1_n_23 : STD_LOGIC;
  signal lB1_n_24 : STD_LOGIC;
  signal lB1_n_25 : STD_LOGIC;
  signal lB1_n_26 : STD_LOGIC;
  signal lB1_n_27 : STD_LOGIC;
  signal lB1_n_28 : STD_LOGIC;
  signal lB1_n_29 : STD_LOGIC;
  signal lB1_n_30 : STD_LOGIC;
  signal lB1_n_31 : STD_LOGIC;
  signal lB1_n_32 : STD_LOGIC;
  signal lB1_n_33 : STD_LOGIC;
  signal lB1_n_34 : STD_LOGIC;
  signal lB1_n_35 : STD_LOGIC;
  signal lB1_n_36 : STD_LOGIC;
  signal lB1_n_37 : STD_LOGIC;
  signal lB1_n_38 : STD_LOGIC;
  signal lB1_n_39 : STD_LOGIC;
  signal lB1_n_40 : STD_LOGIC;
  signal lB1_n_6 : STD_LOGIC;
  signal lB1_n_9 : STD_LOGIC;
  signal lB2_n_0 : STD_LOGIC;
  signal lB2_n_15 : STD_LOGIC;
  signal lB2_n_17 : STD_LOGIC;
  signal lB2_n_18 : STD_LOGIC;
  signal lB2_n_19 : STD_LOGIC;
  signal lB2_n_20 : STD_LOGIC;
  signal lB2_n_21 : STD_LOGIC;
  signal lB2_n_22 : STD_LOGIC;
  signal lB2_n_23 : STD_LOGIC;
  signal lB2_n_24 : STD_LOGIC;
  signal lB2_n_25 : STD_LOGIC;
  signal lB2_n_26 : STD_LOGIC;
  signal lB2_n_27 : STD_LOGIC;
  signal lB2_n_28 : STD_LOGIC;
  signal lB2_n_29 : STD_LOGIC;
  signal lB2_n_31 : STD_LOGIC;
  signal lB2_n_32 : STD_LOGIC;
  signal lB2_n_33 : STD_LOGIC;
  signal lB2_n_34 : STD_LOGIC;
  signal lB2_n_35 : STD_LOGIC;
  signal lB2_n_36 : STD_LOGIC;
  signal lB2_n_37 : STD_LOGIC;
  signal lB2_n_38 : STD_LOGIC;
  signal lB2_n_39 : STD_LOGIC;
  signal lB2_n_40 : STD_LOGIC;
  signal lB2_n_41 : STD_LOGIC;
  signal lB2_n_42 : STD_LOGIC;
  signal lB2_n_43 : STD_LOGIC;
  signal lB2_n_44 : STD_LOGIC;
  signal lB2_n_45 : STD_LOGIC;
  signal lB2_n_46 : STD_LOGIC;
  signal lB2_n_47 : STD_LOGIC;
  signal lB2_n_48 : STD_LOGIC;
  signal lB2_n_49 : STD_LOGIC;
  signal lB2_n_50 : STD_LOGIC;
  signal lB2_n_51 : STD_LOGIC;
  signal lB3_n_0 : STD_LOGIC;
  signal lB3_n_10 : STD_LOGIC;
  signal lB3_n_9 : STD_LOGIC;
  signal mag_to_nms : STD_LOGIC_VECTOR ( 71 downto 1 );
  signal \^mag_to_nms_valid\ : STD_LOGIC;
  signal \n1/data_out2\ : STD_LOGIC;
  signal \n1/data_out21_in\ : STD_LOGIC;
  signal \n1/data_out25_in\ : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \rdCounter[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \rdCounter[8]_i_2__1_n_0\ : STD_LOGIC;
  signal rdCounter_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \rd_line_buffer_i_1__1_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[0]_i_6__2_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[0]_i_7__2_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[0]_i_8__1_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[8]_i_5__2_n_0\ : STD_LOGIC;
  signal totalPixelCounter_reg : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal \totalPixelCounter_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2__1_n_1\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2__1_n_2\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2__1_n_4\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2__1_n_6\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2__1_n_7\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[0]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[1]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[2]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[3]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[4]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[5]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[6]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[7]\ : STD_LOGIC;
  signal \NLW_totalPixelCounter_reg[8]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \currentRdLineBuffer[0]_i_2__1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \currentRdLineBuffer[1]_i_2__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \rdCounter[0]_i_1__1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \rdCounter[10]_i_1__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \rdCounter[1]_i_1__1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \rdCounter[2]_i_1__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rdCounter[3]_i_1__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rdCounter[4]_i_1__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \rdCounter[7]_i_1__1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \rdCounter[8]_i_2__1\ : label is "soft_lutpair42";
begin
  \currentRdLineBuffer_reg[1]_0\(7 downto 0) <= \^currentrdlinebuffer_reg[1]_0\(7 downto 0);
  mag_to_nms_valid <= \^mag_to_nms_valid\;
\currentRdLineBuffer[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000020"
    )
        port map (
      I0 => rdCounter_reg(10),
      I1 => rdCounter_reg(9),
      I2 => \^mag_to_nms_valid\,
      I3 => rdCounter_reg(8),
      I4 => \currentRdLineBuffer[0]_i_2__1_n_0\,
      I5 => currentRdLineBuffer(0),
      O => \currentRdLineBuffer[0]_i_1__1_n_0\
    );
\currentRdLineBuffer[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \rdCounter[8]_i_2__1_n_0\,
      I1 => rdCounter_reg(6),
      I2 => rdCounter_reg(7),
      I3 => rdCounter_reg(4),
      I4 => rdCounter_reg(5),
      O => \currentRdLineBuffer[0]_i_2__1_n_0\
    );
\currentRdLineBuffer[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => currentRdLineBuffer(0),
      I1 => currentRdLineBuffer0,
      I2 => currentRdLineBuffer(1),
      O => \currentRdLineBuffer[1]_i_1__1_n_0\
    );
\currentRdLineBuffer[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \currentRdLineBuffer[0]_i_2__1_n_0\,
      I1 => rdCounter_reg(8),
      I2 => \^mag_to_nms_valid\,
      I3 => rdCounter_reg(9),
      I4 => rdCounter_reg(10),
      O => currentRdLineBuffer0
    );
\currentRdLineBuffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => \currentRdLineBuffer[0]_i_1__1_n_0\,
      Q => currentRdLineBuffer(0),
      R => SR(0)
    );
\currentRdLineBuffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => \currentRdLineBuffer[1]_i_1__1_n_0\,
      Q => currentRdLineBuffer(1),
      R => SR(0)
    );
lB0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_11
     port map (
      CO(0) => \n1/data_out21_in\,
      DI(0) => lB0_n_12,
      E(0) => \^mag_to_nms_valid\,
      Q(7 downto 0) => Q(7 downto 0),
      S(0) => lB0_n_13,
      axi_clk => axi_clk,
      axi_reset_n => axi_reset_n,
      currentRdLineBuffer(1 downto 0) => currentRdLineBuffer(1 downto 0),
      \currentRdLineBuffer_reg[0]\ => lB0_n_15,
      \currentRdLineBuffer_reg[0]_0\ => lB0_n_18,
      \currentRdLineBuffer_reg[0]_1\ => lB0_n_20,
      \currentRdLineBuffer_reg[1]\(11 downto 10) => mag_to_nms(23 downto 22),
      \currentRdLineBuffer_reg[1]\(9 downto 7) => mag_to_nms(19 downto 17),
      \currentRdLineBuffer_reg[1]\(6) => mag_to_nms(11),
      \currentRdLineBuffer_reg[1]\(5) => mag_to_nms(9),
      \currentRdLineBuffer_reg[1]\(4 downto 3) => mag_to_nms(7 downto 6),
      \currentRdLineBuffer_reg[1]\(2 downto 0) => mag_to_nms(3 downto 1),
      data_from_sobel_valid => data_from_sobel_valid,
      data_out0(6 downto 0) => data_out0(7 downto 1),
      data_out01_out(7 downto 0) => data_out01_out(7 downto 0),
      data_out03_out(6 downto 0) => data_out03_out(7 downto 1),
      \data_out[7]_i_15\(0) => lB1_n_6,
      \data_out[7]_i_15_0\(2) => lB1_n_0,
      \data_out[7]_i_15_0\(1) => lB1_n_1,
      \data_out[7]_i_15_0\(0) => lB1_n_2,
      \data_out[7]_i_16\(0) => lB1_n_16,
      \data_out[7]_i_16_0\(0) => lB1_n_14,
      \data_out[7]_i_58\ => lB1_n_32,
      \data_out[7]_i_58_0\ => lB2_n_45,
      \data_out[7]_i_59__0\ => lB1_n_36,
      \data_out[7]_i_59__0_0\ => lB2_n_50,
      \data_out[7]_i_59__0_1\ => lB1_n_37,
      \data_out[7]_i_59__0_2\ => lB2_n_51,
      \data_out[7]_i_60__0_0\ => lB1_n_35,
      \data_out[7]_i_60__0_1\ => lB2_n_48,
      \data_out[7]_i_60__0_2\ => lB1_n_40,
      \data_out[7]_i_60__0_3\ => lB2_n_49,
      \data_out[7]_i_61__0\ => lB1_n_33,
      \data_out[7]_i_61__0_0\ => lB2_n_46,
      \data_out[7]_i_61__0_1\ => lB1_n_34,
      \data_out[7]_i_61__0_2\ => lB2_n_47,
      \data_out[7]_i_62__0\(0) => \n1/data_out2\,
      \data_out[7]_i_72_0\ => lB1_n_22,
      \data_out[7]_i_72_1\ => lB2_n_35,
      \data_out[7]_i_72_2\ => lB1_n_38,
      \data_out[7]_i_72_3\ => lB2_n_36,
      \data_out[7]_i_75\ => lB1_n_23,
      \data_out[7]_i_75_0\ => lB2_n_37,
      \data_out[7]_i_75_1\ => lB1_n_24,
      \data_out[7]_i_75_2\ => lB2_n_38,
      \data_out[7]_i_77\ => lB1_n_20,
      \data_out[7]_i_77_0\ => lB2_n_33,
      \data_out[7]_i_77_1\ => lB1_n_21,
      \data_out[7]_i_77_2\ => lB2_n_34,
      \data_out[7]_i_78\ => lB1_n_19,
      \data_out[7]_i_78_0\ => lB2_n_32,
      \data_out[7]_i_79\ => lB2_n_29,
      \data_out[7]_i_79_0\ => lB1_n_29,
      \data_out[7]_i_80\ => lB2_n_27,
      \data_out[7]_i_80_0\ => lB1_n_28,
      \data_out[7]_i_82\ => lB1_n_15,
      \data_out[7]_i_82_0\ => lB2_n_39,
      \data_out[7]_i_87_0\ => lB1_n_30,
      \data_out[7]_i_87_1\ => lB2_n_43,
      \data_out[7]_i_88_0\ => lB1_n_39,
      \data_out[7]_i_88_1\ => lB2_n_42,
      \data_out[7]_i_89\ => lB1_n_27,
      \data_out[7]_i_89_0\ => lB2_n_41,
      \data_out[7]_i_93_0\ => lB1_n_26,
      \data_out[7]_i_93_1\ => lB2_n_26,
      \data_out[7]_i_94\ => lB1_n_25,
      \data_out[7]_i_94_0\ => lB2_n_40,
      \data_out_reg[7]_i_28_0\ => \^currentrdlinebuffer_reg[1]_0\(2),
      \data_out_reg[7]_i_28_1\ => \^currentrdlinebuffer_reg[1]_0\(6),
      \data_out_reg[7]_i_30\ => \^currentrdlinebuffer_reg[1]_0\(4),
      \data_out_reg[7]_i_30_0\ => \^currentrdlinebuffer_reg[1]_0\(5),
      \data_out_reg[7]_i_32_0\ => \^currentrdlinebuffer_reg[1]_0\(3),
      \data_out_reg[7]_i_32_1\ => \^currentrdlinebuffer_reg[1]_0\(7),
      \data_out_reg[7]_i_32_2\ => \^currentrdlinebuffer_reg[1]_0\(1),
      \readPointer_reg[8]_0\ => lB0_n_14,
      \readPointer_reg[8]_1\ => lB0_n_16,
      \readPointer_reg[8]_10\ => lB0_n_29,
      \readPointer_reg[8]_11\ => lB0_n_30,
      \readPointer_reg[8]_12\ => lB0_n_31,
      \readPointer_reg[8]_13\ => lB0_n_32,
      \readPointer_reg[8]_14\ => lB0_n_33,
      \readPointer_reg[8]_15\ => lB0_n_34,
      \readPointer_reg[8]_16\ => lB0_n_35,
      \readPointer_reg[8]_17\ => lB0_n_36,
      \readPointer_reg[8]_18\ => lB0_n_37,
      \readPointer_reg[8]_19\ => lB0_n_38,
      \readPointer_reg[8]_2\ => lB0_n_17,
      \readPointer_reg[8]_20\ => lB0_n_39,
      \readPointer_reg[8]_21\ => lB0_n_40,
      \readPointer_reg[8]_22\ => lB0_n_41,
      \readPointer_reg[8]_23\ => lB0_n_42,
      \readPointer_reg[8]_3\ => lB0_n_19,
      \readPointer_reg[8]_4\ => lB0_n_23,
      \readPointer_reg[8]_5\ => lB0_n_24,
      \readPointer_reg[8]_6\ => lB0_n_25,
      \readPointer_reg[8]_7\ => lB0_n_26,
      \readPointer_reg[8]_8\ => lB0_n_27,
      \readPointer_reg[8]_9\ => lB0_n_28
    );
lB1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_12
     port map (
      CO(0) => \n1/data_out21_in\,
      DI(0) => lB2_n_21,
      E(0) => \^mag_to_nms_valid\,
      Q(7 downto 0) => Q(7 downto 0),
      S(1) => lB1_n_9,
      S(0) => lB1_n_10,
      axi_clk => axi_clk,
      axi_clk_0 => lB1_n_15,
      axi_clk_1 => lB1_n_18,
      axi_clk_10 => lB1_n_27,
      axi_clk_11 => lB1_n_28,
      axi_clk_12 => lB1_n_29,
      axi_clk_13 => lB1_n_30,
      axi_clk_14 => lB1_n_31,
      axi_clk_15 => lB1_n_32,
      axi_clk_16 => lB1_n_33,
      axi_clk_17 => lB1_n_34,
      axi_clk_18 => lB1_n_35,
      axi_clk_19 => lB1_n_36,
      axi_clk_2 => lB1_n_19,
      axi_clk_20 => lB1_n_37,
      axi_clk_21 => lB1_n_38,
      axi_clk_22 => lB1_n_39,
      axi_clk_23 => lB1_n_40,
      axi_clk_3 => lB1_n_20,
      axi_clk_4 => lB1_n_21,
      axi_clk_5 => lB1_n_22,
      axi_clk_6 => lB1_n_23,
      axi_clk_7 => lB1_n_24,
      axi_clk_8 => lB1_n_25,
      axi_clk_9 => lB1_n_26,
      axi_reset_n => axi_reset_n,
      currentRdLineBuffer(1 downto 0) => currentRdLineBuffer(1 downto 0),
      \currentRdLineBuffer_reg[1]\(2) => lB1_n_0,
      \currentRdLineBuffer_reg[1]\(1) => lB1_n_1,
      \currentRdLineBuffer_reg[1]\(0) => lB1_n_2,
      \currentRdLineBuffer_reg[1]_0\(1) => mag_to_nms(44),
      \currentRdLineBuffer_reg[1]_0\(0) => mag_to_nms(25),
      \currentRdLineBuffer_reg[1]_1\ => \^currentrdlinebuffer_reg[1]_0\(1),
      \currentRdLineBuffer_reg[1]_10\ => \currentRdLineBuffer_reg[1]_1\,
      \currentRdLineBuffer_reg[1]_2\(0) => lB1_n_6,
      \currentRdLineBuffer_reg[1]_3\ => \^currentrdlinebuffer_reg[1]_0\(2),
      \currentRdLineBuffer_reg[1]_4\ => \^currentrdlinebuffer_reg[1]_0\(3),
      \currentRdLineBuffer_reg[1]_5\ => \^currentrdlinebuffer_reg[1]_0\(4),
      \currentRdLineBuffer_reg[1]_6\ => \^currentrdlinebuffer_reg[1]_0\(6),
      \currentRdLineBuffer_reg[1]_7\ => \^currentrdlinebuffer_reg[1]_0\(7),
      \currentRdLineBuffer_reg[1]_8\(0) => lB1_n_14,
      \currentRdLineBuffer_reg[1]_9\(0) => lB1_n_16,
      data_out0(6 downto 5) => data_out0(7 downto 6),
      data_out0(4 downto 0) => data_out0(4 downto 0),
      data_out01_out(6 downto 5) => data_out01_out(7 downto 6),
      data_out01_out(4 downto 0) => data_out01_out(4 downto 0),
      data_out03_out(6 downto 5) => data_out03_out(7 downto 6),
      data_out03_out(4 downto 0) => data_out03_out(4 downto 0),
      \data_out[7]_i_100__0_0\ => lB2_n_48,
      \data_out[7]_i_100__0_1\ => lB0_n_37,
      \data_out[7]_i_101__0_0\ => lB2_n_46,
      \data_out[7]_i_101__0_1\ => lB0_n_35,
      \data_out[7]_i_101__0_2\ => lB2_n_47,
      \data_out[7]_i_101__0_3\ => lB0_n_36,
      \data_out[7]_i_103_0\ => lB2_n_37,
      \data_out[7]_i_103_1\ => lB0_n_28,
      \data_out[7]_i_103_2\ => lB2_n_38,
      \data_out[7]_i_103_3\ => lB0_n_29,
      \data_out[7]_i_105_0\ => lB2_n_33,
      \data_out[7]_i_105_1\ => lB0_n_24,
      \data_out[7]_i_105_2\ => lB2_n_34,
      \data_out[7]_i_105_3\ => lB0_n_25,
      \data_out[7]_i_106_0\ => lB2_n_32,
      \data_out[7]_i_106_1\ => lB0_n_23,
      \data_out[7]_i_108\ => lB2_n_35,
      \data_out[7]_i_108_0\ => lB0_n_26,
      \data_out[7]_i_15_0\(0) => lB0_n_12,
      \data_out[7]_i_15_1\(0) => lB0_n_13,
      \data_out[7]_i_15_2\(1) => lB2_n_17,
      \data_out[7]_i_15_2\(0) => lB2_n_18,
      \data_out[7]_i_15_3\(1) => lB2_n_19,
      \data_out[7]_i_15_3\(0) => lB2_n_20,
      \data_out[7]_i_16_0\(0) => lB2_n_22,
      \data_out[7]_i_16_1\(0) => lB2_n_15,
      \data_out[7]_i_16_2\(0) => lB2_n_0,
      \data_out[7]_i_16_3\(0) => lB2_n_28,
      \data_out[7]_i_16_4\(2) => lB2_n_23,
      \data_out[7]_i_16_4\(1) => lB2_n_24,
      \data_out[7]_i_16_4\(0) => lB2_n_25,
      \data_out[7]_i_62__0_0\ => lB2_n_44,
      \data_out[7]_i_62__0_1\ => lB0_n_42,
      \data_out[7]_i_74_0\ => lB2_n_31,
      \data_out[7]_i_74_1\ => lB0_n_41,
      \data_out[7]_i_94_0\ => lB2_n_39,
      \data_out[7]_i_94_1\ => lB0_n_14,
      \data_out[7]_i_98__0\ => lB2_n_45,
      \data_out[7]_i_98__0_0\ => lB0_n_34,
      \data_out[7]_i_99__0_0\ => lB2_n_50,
      \data_out[7]_i_99__0_1\ => lB0_n_39,
      \data_out[7]_i_99__0_2\ => lB2_n_51,
      \data_out[7]_i_99__0_3\ => lB0_n_40,
      \data_out_reg[1]\ => lB2_n_40,
      \data_out_reg[1]_0\ => lB0_n_30,
      \data_out_reg[2]\ => lB2_n_26,
      \data_out_reg[2]_0\ => lB0_n_16,
      \data_out_reg[3]\ => lB2_n_41,
      \data_out_reg[3]_0\ => lB0_n_31,
      \data_out_reg[4]\ => lB2_n_27,
      \data_out_reg[4]_0\ => lB0_n_17,
      \data_out_reg[6]\ => lB2_n_29,
      \data_out_reg[6]_0\ => lB0_n_19,
      \data_out_reg[7]\ => lB2_n_43,
      \data_out_reg[7]_0\ => lB0_n_33,
      \data_out_reg[7]_i_27_0\(24 downto 23) => mag_to_nms(71 downto 70),
      \data_out_reg[7]_i_27_0\(22 downto 21) => mag_to_nms(67 downto 66),
      \data_out_reg[7]_i_27_0\(20) => mag_to_nms(63),
      \data_out_reg[7]_i_27_0\(19) => mag_to_nms(59),
      \data_out_reg[7]_i_27_0\(18) => mag_to_nms(57),
      \data_out_reg[7]_i_27_0\(17 downto 16) => mag_to_nms(55 downto 54),
      \data_out_reg[7]_i_27_0\(15 downto 14) => mag_to_nms(51 downto 50),
      \data_out_reg[7]_i_27_0\(13) => mag_to_nms(40),
      \data_out_reg[7]_i_27_0\(12) => mag_to_nms(29),
      \data_out_reg[7]_i_27_0\(11 downto 10) => mag_to_nms(23 downto 22),
      \data_out_reg[7]_i_27_0\(9 downto 7) => mag_to_nms(19 downto 17),
      \data_out_reg[7]_i_27_0\(6) => mag_to_nms(11),
      \data_out_reg[7]_i_27_0\(5) => mag_to_nms(9),
      \data_out_reg[7]_i_27_0\(4 downto 3) => mag_to_nms(7 downto 6),
      \data_out_reg[7]_i_27_0\(2 downto 0) => mag_to_nms(3 downto 1),
      \data_out_reg[7]_i_30_0\ => \^currentrdlinebuffer_reg[1]_0\(0),
      \data_out_reg[7]_i_31_0\ => lB3_n_0,
      \data_out_reg[7]_i_31_1\ => lB0_n_15,
      \data_out_reg[7]_i_31_2\ => lB3_n_10,
      \data_out_reg[7]_i_31_3\ => lB0_n_20,
      \data_out_reg[7]_i_32\ => lB3_n_9,
      \data_out_reg[7]_i_33_0\ => \^currentrdlinebuffer_reg[1]_0\(5),
      \data_out_reg[7]_i_6_0\(0) => \n1/data_out2\,
      \data_out_reg[7]_i_6_1\(0) => \n1/data_out25_in\,
      dir_to_nms(2 downto 0) => dir_to_nms(2 downto 0)
    );
lB2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_13
     port map (
      DI(0) => lB2_n_21,
      E(0) => \^mag_to_nms_valid\,
      Q(7 downto 0) => Q(7 downto 0),
      S(1) => lB1_n_9,
      S(0) => lB1_n_10,
      axi_clk => axi_clk,
      axi_clk_0 => lB2_n_26,
      axi_clk_1 => lB2_n_27,
      axi_clk_10 => lB2_n_38,
      axi_clk_11 => lB2_n_39,
      axi_clk_12 => lB2_n_40,
      axi_clk_13 => lB2_n_41,
      axi_clk_14 => lB2_n_42,
      axi_clk_15 => lB2_n_43,
      axi_clk_16 => lB2_n_44,
      axi_clk_17 => lB2_n_45,
      axi_clk_18 => lB2_n_46,
      axi_clk_19 => lB2_n_47,
      axi_clk_2 => lB2_n_29,
      axi_clk_20 => lB2_n_48,
      axi_clk_21 => lB2_n_49,
      axi_clk_22 => lB2_n_50,
      axi_clk_23 => lB2_n_51,
      axi_clk_3 => lB2_n_31,
      axi_clk_4 => lB2_n_32,
      axi_clk_5 => lB2_n_33,
      axi_clk_6 => lB2_n_34,
      axi_clk_7 => lB2_n_35,
      axi_clk_8 => lB2_n_36,
      axi_clk_9 => lB2_n_37,
      axi_reset_n => axi_reset_n,
      currentRdLineBuffer(1 downto 0) => currentRdLineBuffer(1 downto 0),
      \currentRdLineBuffer_reg[1]\(0) => lB2_n_0,
      \currentRdLineBuffer_reg[1]_0\ => \^currentrdlinebuffer_reg[1]_0\(0),
      \currentRdLineBuffer_reg[1]_1\(12 downto 11) => mag_to_nms(71 downto 70),
      \currentRdLineBuffer_reg[1]_1\(10 downto 9) => mag_to_nms(67 downto 66),
      \currentRdLineBuffer_reg[1]_1\(8) => mag_to_nms(63),
      \currentRdLineBuffer_reg[1]_1\(7) => mag_to_nms(59),
      \currentRdLineBuffer_reg[1]_1\(6) => mag_to_nms(57),
      \currentRdLineBuffer_reg[1]_1\(5 downto 4) => mag_to_nms(55 downto 54),
      \currentRdLineBuffer_reg[1]_1\(3 downto 2) => mag_to_nms(51 downto 50),
      \currentRdLineBuffer_reg[1]_1\(1) => mag_to_nms(40),
      \currentRdLineBuffer_reg[1]_1\(0) => mag_to_nms(29),
      \currentRdLineBuffer_reg[1]_2\(0) => lB2_n_15,
      \currentRdLineBuffer_reg[1]_3\ => \^currentrdlinebuffer_reg[1]_0\(5),
      \currentRdLineBuffer_reg[1]_4\(1) => lB2_n_17,
      \currentRdLineBuffer_reg[1]_4\(0) => lB2_n_18,
      \currentRdLineBuffer_reg[1]_5\(1) => lB2_n_19,
      \currentRdLineBuffer_reg[1]_5\(0) => lB2_n_20,
      \currentRdLineBuffer_reg[1]_6\(0) => lB2_n_22,
      \currentRdLineBuffer_reg[1]_7\(2) => lB2_n_23,
      \currentRdLineBuffer_reg[1]_7\(1) => lB2_n_24,
      \currentRdLineBuffer_reg[1]_7\(0) => lB2_n_25,
      \currentRdLineBuffer_reg[1]_8\(0) => lB2_n_28,
      data_out0(7 downto 0) => data_out0(7 downto 0),
      data_out01_out(7 downto 0) => data_out01_out(7 downto 0),
      data_out03_out(7 downto 0) => data_out03_out(7 downto 0),
      \data_out[7]_i_102__0_0\ => lB1_n_31,
      \data_out[7]_i_102__0_1\ => lB0_n_42,
      \data_out[7]_i_104_0\ => lB0_n_27,
      \data_out[7]_i_104_1\ => lB1_n_38,
      \data_out[7]_i_110\ => lB1_n_18,
      \data_out[7]_i_110_0\ => lB0_n_41,
      \data_out[7]_i_48_0\ => lB0_n_26,
      \data_out[7]_i_48_1\ => lB1_n_22,
      \data_out[7]_i_50_0\ => lB0_n_23,
      \data_out[7]_i_50_1\ => lB1_n_19,
      \data_out[7]_i_51\ => lB0_n_28,
      \data_out[7]_i_51_0\ => lB1_n_23,
      \data_out[7]_i_51_1\ => lB1_n_24,
      \data_out[7]_i_51_2\ => lB0_n_29,
      \data_out[7]_i_53\ => lB0_n_24,
      \data_out[7]_i_53_0\ => lB1_n_20,
      \data_out[7]_i_53_1\ => lB1_n_21,
      \data_out[7]_i_53_2\ => lB0_n_25,
      \data_out[7]_i_67__0\ => lB0_n_39,
      \data_out[7]_i_67__0_0\ => lB1_n_36,
      \data_out[7]_i_67__0_1\ => lB1_n_37,
      \data_out[7]_i_67__0_2\ => lB0_n_40,
      \data_out[7]_i_68__0_0\ => lB0_n_37,
      \data_out[7]_i_68__0_1\ => lB1_n_35,
      \data_out[7]_i_69__0\ => lB0_n_35,
      \data_out[7]_i_69__0_0\ => lB1_n_33,
      \data_out[7]_i_69__0_1\ => lB1_n_34,
      \data_out[7]_i_69__0_2\ => lB0_n_36,
      \data_out[7]_i_70__0_0\(0) => \n1/data_out25_in\,
      \data_out[7]_i_70__0_1\ => lB0_n_34,
      \data_out[7]_i_70__0_2\ => lB1_n_32,
      \data_out[7]_i_79\ => lB1_n_30,
      \data_out[7]_i_79_0\ => lB0_n_33,
      \data_out[7]_i_81\ => lB1_n_27,
      \data_out[7]_i_81_0\ => lB0_n_31,
      \data_out[7]_i_82\ => lB0_n_30,
      \data_out[7]_i_82_0\ => lB1_n_25,
      \data_out[7]_i_83_0\ => lB0_n_19,
      \data_out[7]_i_83_1\ => lB1_n_29,
      \data_out[7]_i_84_0\ => lB0_n_17,
      \data_out[7]_i_84_1\ => lB1_n_28,
      \data_out[7]_i_85_0\ => lB0_n_16,
      \data_out[7]_i_85_1\ => lB1_n_26,
      \data_out[7]_i_96__0\ => lB0_n_38,
      \data_out[7]_i_96__0_0\ => lB1_n_40,
      \data_out_reg[0]\ => lB1_n_15,
      \data_out_reg[0]_0\ => lB0_n_14,
      \data_out_reg[5]\ => lB0_n_32,
      \data_out_reg[5]_0\ => lB1_n_39,
      \data_out_reg[7]_i_27\(6) => mag_to_nms(69),
      \data_out_reg[7]_i_27\(5) => mag_to_nms(64),
      \data_out_reg[7]_i_27\(4) => mag_to_nms(61),
      \data_out_reg[7]_i_27\(3) => mag_to_nms(53),
      \data_out_reg[7]_i_27\(2) => mag_to_nms(48),
      \data_out_reg[7]_i_27\(1) => mag_to_nms(44),
      \data_out_reg[7]_i_27\(0) => mag_to_nms(25),
      \data_out_reg[7]_i_27_0\ => \^currentrdlinebuffer_reg[1]_0\(1),
      \data_out_reg[7]_i_31\(4 downto 3) => \^currentrdlinebuffer_reg[1]_0\(7 downto 6),
      \data_out_reg[7]_i_31\(2 downto 0) => \^currentrdlinebuffer_reg[1]_0\(4 downto 2),
      \data_out_reg[7]_i_31_0\ => lB0_n_18
    );
lB3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_14
     port map (
      E(0) => \^mag_to_nms_valid\,
      Q(7 downto 0) => Q(7 downto 0),
      axi_clk => axi_clk,
      axi_reset_n => axi_reset_n,
      currentRdLineBuffer(1 downto 0) => currentRdLineBuffer(1 downto 0),
      \currentRdLineBuffer_reg[0]\ => lB3_n_9,
      \currentRdLineBuffer_reg[0]_0\ => lB3_n_10,
      \currentRdLineBuffer_reg[1]\ => lB3_n_0,
      \currentRdLineBuffer_reg[1]_0\(4) => mag_to_nms(69),
      \currentRdLineBuffer_reg[1]_0\(3) => mag_to_nms(64),
      \currentRdLineBuffer_reg[1]_0\(2) => mag_to_nms(61),
      \currentRdLineBuffer_reg[1]_0\(1) => mag_to_nms(53),
      \currentRdLineBuffer_reg[1]_0\(0) => mag_to_nms(48),
      data_out0(7 downto 0) => data_out0(7 downto 0),
      data_out01_out(7 downto 0) => data_out01_out(7 downto 0),
      data_out03_out(7 downto 0) => data_out03_out(7 downto 0),
      \data_out[7]_i_52\ => lB0_n_27,
      \data_out[7]_i_52_0\ => lB2_n_36,
      \data_out[7]_i_52_1\ => lB1_n_38,
      \data_out[7]_i_54\ => lB0_n_41,
      \data_out[7]_i_54_0\ => lB2_n_31,
      \data_out[7]_i_54_1\ => lB1_n_18,
      \data_out[7]_i_64__0\ => lB0_n_38,
      \data_out[7]_i_64__0_0\ => lB2_n_49,
      \data_out[7]_i_64__0_1\ => lB1_n_40,
      \data_out[7]_i_66__0\ => lB0_n_42,
      \data_out[7]_i_66__0_0\ => lB2_n_44,
      \data_out[7]_i_66__0_1\ => lB1_n_31,
      \data_out[7]_i_80\ => lB0_n_32,
      \data_out[7]_i_80_0\ => lB2_n_42,
      \data_out[7]_i_80_1\ => lB1_n_39,
      \data_out[7]_i_81\ => lB0_n_16,
      \data_out[7]_i_81_0\ => lB2_n_26,
      \data_out[7]_i_81_1\ => lB1_n_26,
      \data_out[7]_i_86\ => lB0_n_14,
      \data_out[7]_i_86_0\ => lB2_n_39,
      \data_out[7]_i_86_1\ => lB1_n_15
    );
\rdCounter[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rdCounter_reg(0),
      O => \p_0_in__3\(0)
    );
\rdCounter[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => rdCounter_reg(10),
      I1 => rdCounter_reg(8),
      I2 => \currentRdLineBuffer[0]_i_2__1_n_0\,
      I3 => rdCounter_reg(9),
      O => \p_0_in__3\(10)
    );
\rdCounter[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rdCounter_reg(0),
      I1 => rdCounter_reg(1),
      O => \p_0_in__3\(1)
    );
\rdCounter[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => rdCounter_reg(2),
      I1 => rdCounter_reg(0),
      I2 => rdCounter_reg(1),
      O => \p_0_in__3\(2)
    );
\rdCounter[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rdCounter_reg(3),
      I1 => rdCounter_reg(1),
      I2 => rdCounter_reg(0),
      I3 => rdCounter_reg(2),
      O => \p_0_in__3\(3)
    );
\rdCounter[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => rdCounter_reg(4),
      I1 => rdCounter_reg(2),
      I2 => rdCounter_reg(0),
      I3 => rdCounter_reg(1),
      I4 => rdCounter_reg(3),
      O => \p_0_in__3\(4)
    );
\rdCounter[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => rdCounter_reg(5),
      I1 => rdCounter_reg(2),
      I2 => rdCounter_reg(0),
      I3 => rdCounter_reg(1),
      I4 => rdCounter_reg(3),
      I5 => rdCounter_reg(4),
      O => \p_0_in__3\(5)
    );
\rdCounter[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => rdCounter_reg(6),
      I1 => rdCounter_reg(4),
      I2 => \rdCounter[8]_i_2__1_n_0\,
      I3 => rdCounter_reg(5),
      O => \p_0_in__3\(6)
    );
\rdCounter[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => rdCounter_reg(7),
      I1 => rdCounter_reg(5),
      I2 => \rdCounter[8]_i_2__1_n_0\,
      I3 => rdCounter_reg(4),
      I4 => rdCounter_reg(6),
      O => \p_0_in__3\(7)
    );
\rdCounter[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA6AAAAAAA"
    )
        port map (
      I0 => rdCounter_reg(8),
      I1 => rdCounter_reg(5),
      I2 => rdCounter_reg(4),
      I3 => rdCounter_reg(7),
      I4 => rdCounter_reg(6),
      I5 => \rdCounter[8]_i_2__1_n_0\,
      O => \rdCounter[8]_i_1__2_n_0\
    );
\rdCounter[8]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rdCounter_reg(2),
      I1 => rdCounter_reg(0),
      I2 => rdCounter_reg(1),
      I3 => rdCounter_reg(3),
      O => \rdCounter[8]_i_2__1_n_0\
    );
\rdCounter[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => rdCounter_reg(9),
      I1 => \currentRdLineBuffer[0]_i_2__1_n_0\,
      I2 => rdCounter_reg(8),
      O => \p_0_in__3\(9)
    );
\rdCounter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^mag_to_nms_valid\,
      D => \p_0_in__3\(0),
      Q => rdCounter_reg(0),
      R => SR(0)
    );
\rdCounter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^mag_to_nms_valid\,
      D => \p_0_in__3\(10),
      Q => rdCounter_reg(10),
      R => SR(0)
    );
\rdCounter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^mag_to_nms_valid\,
      D => \p_0_in__3\(1),
      Q => rdCounter_reg(1),
      R => SR(0)
    );
\rdCounter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^mag_to_nms_valid\,
      D => \p_0_in__3\(2),
      Q => rdCounter_reg(2),
      R => SR(0)
    );
\rdCounter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^mag_to_nms_valid\,
      D => \p_0_in__3\(3),
      Q => rdCounter_reg(3),
      R => SR(0)
    );
\rdCounter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^mag_to_nms_valid\,
      D => \p_0_in__3\(4),
      Q => rdCounter_reg(4),
      R => SR(0)
    );
\rdCounter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^mag_to_nms_valid\,
      D => \p_0_in__3\(5),
      Q => rdCounter_reg(5),
      R => SR(0)
    );
\rdCounter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^mag_to_nms_valid\,
      D => \p_0_in__3\(6),
      Q => rdCounter_reg(6),
      R => SR(0)
    );
\rdCounter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^mag_to_nms_valid\,
      D => \p_0_in__3\(7),
      Q => rdCounter_reg(7),
      R => SR(0)
    );
\rdCounter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^mag_to_nms_valid\,
      D => \rdCounter[8]_i_1__2_n_0\,
      Q => rdCounter_reg(8),
      R => SR(0)
    );
\rdCounter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^mag_to_nms_valid\,
      D => \p_0_in__3\(9),
      Q => rdCounter_reg(9),
      R => SR(0)
    );
\rd_line_buffer_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000ECCCCCCC"
    )
        port map (
      I0 => totalPixelCounter_reg(8),
      I1 => \^mag_to_nms_valid\,
      I2 => totalPixelCounter_reg(11),
      I3 => totalPixelCounter_reg(10),
      I4 => totalPixelCounter_reg(9),
      I5 => currentRdLineBuffer0,
      O => \rd_line_buffer_i_1__1_n_0\
    );
rd_line_buffer_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => \rd_line_buffer_i_1__1_n_0\,
      Q => \^mag_to_nms_valid\,
      R => SR(0)
    );
\totalPixelCounter[0]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^mag_to_nms_valid\,
      I1 => data_from_sobel_valid,
      O => \totalPixelCounter[0]_i_3__1_n_0\
    );
\totalPixelCounter[0]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^mag_to_nms_valid\,
      I1 => data_from_sobel_valid,
      I2 => \totalPixelCounter_reg_n_0_[3]\,
      O => \totalPixelCounter[0]_i_5__2_n_0\
    );
\totalPixelCounter[0]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^mag_to_nms_valid\,
      I1 => data_from_sobel_valid,
      I2 => \totalPixelCounter_reg_n_0_[2]\,
      O => \totalPixelCounter[0]_i_6__2_n_0\
    );
\totalPixelCounter[0]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^mag_to_nms_valid\,
      I1 => data_from_sobel_valid,
      I2 => \totalPixelCounter_reg_n_0_[1]\,
      O => \totalPixelCounter[0]_i_7__2_n_0\
    );
\totalPixelCounter[0]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^mag_to_nms_valid\,
      I1 => data_from_sobel_valid,
      I2 => \totalPixelCounter_reg_n_0_[0]\,
      O => \totalPixelCounter[0]_i_8__1_n_0\
    );
\totalPixelCounter[4]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^mag_to_nms_valid\,
      I1 => data_from_sobel_valid,
      I2 => \totalPixelCounter_reg_n_0_[7]\,
      O => \totalPixelCounter[4]_i_2__2_n_0\
    );
\totalPixelCounter[4]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^mag_to_nms_valid\,
      I1 => data_from_sobel_valid,
      I2 => \totalPixelCounter_reg_n_0_[6]\,
      O => \totalPixelCounter[4]_i_3__2_n_0\
    );
\totalPixelCounter[4]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^mag_to_nms_valid\,
      I1 => data_from_sobel_valid,
      I2 => \totalPixelCounter_reg_n_0_[5]\,
      O => \totalPixelCounter[4]_i_4__2_n_0\
    );
\totalPixelCounter[4]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^mag_to_nms_valid\,
      I1 => data_from_sobel_valid,
      I2 => \totalPixelCounter_reg_n_0_[4]\,
      O => \totalPixelCounter[4]_i_5__2_n_0\
    );
\totalPixelCounter[8]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"65"
    )
        port map (
      I0 => totalPixelCounter_reg(11),
      I1 => \^mag_to_nms_valid\,
      I2 => data_from_sobel_valid,
      O => \totalPixelCounter[8]_i_2__2_n_0\
    );
\totalPixelCounter[8]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^mag_to_nms_valid\,
      I1 => data_from_sobel_valid,
      I2 => totalPixelCounter_reg(10),
      O => \totalPixelCounter[8]_i_3__2_n_0\
    );
\totalPixelCounter[8]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^mag_to_nms_valid\,
      I1 => data_from_sobel_valid,
      I2 => totalPixelCounter_reg(9),
      O => \totalPixelCounter[8]_i_4__2_n_0\
    );
\totalPixelCounter[8]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^mag_to_nms_valid\,
      I1 => data_from_sobel_valid,
      I2 => totalPixelCounter_reg(8),
      O => \totalPixelCounter[8]_i_5__2_n_0\
    );
\totalPixelCounter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[0]_i_2__1_n_7\,
      Q => \totalPixelCounter_reg_n_0_[0]\,
      R => SR(0)
    );
\totalPixelCounter_reg[0]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \totalPixelCounter_reg[0]_i_2__1_n_0\,
      CO(2) => \totalPixelCounter_reg[0]_i_2__1_n_1\,
      CO(1) => \totalPixelCounter_reg[0]_i_2__1_n_2\,
      CO(0) => \totalPixelCounter_reg[0]_i_2__1_n_3\,
      CYINIT => \totalPixelCounter[0]_i_3__1_n_0\,
      DI(3) => \totalPixelCounter_reg_n_0_[3]\,
      DI(2) => \totalPixelCounter_reg_n_0_[2]\,
      DI(1) => \totalPixelCounter_reg_n_0_[1]\,
      DI(0) => DI(0),
      O(3) => \totalPixelCounter_reg[0]_i_2__1_n_4\,
      O(2) => \totalPixelCounter_reg[0]_i_2__1_n_5\,
      O(1) => \totalPixelCounter_reg[0]_i_2__1_n_6\,
      O(0) => \totalPixelCounter_reg[0]_i_2__1_n_7\,
      S(3) => \totalPixelCounter[0]_i_5__2_n_0\,
      S(2) => \totalPixelCounter[0]_i_6__2_n_0\,
      S(1) => \totalPixelCounter[0]_i_7__2_n_0\,
      S(0) => \totalPixelCounter[0]_i_8__1_n_0\
    );
\totalPixelCounter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[8]_i_1__1_n_5\,
      Q => totalPixelCounter_reg(10),
      R => SR(0)
    );
\totalPixelCounter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[8]_i_1__1_n_4\,
      Q => totalPixelCounter_reg(11),
      R => SR(0)
    );
\totalPixelCounter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[0]_i_2__1_n_6\,
      Q => \totalPixelCounter_reg_n_0_[1]\,
      R => SR(0)
    );
\totalPixelCounter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[0]_i_2__1_n_5\,
      Q => \totalPixelCounter_reg_n_0_[2]\,
      R => SR(0)
    );
\totalPixelCounter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[0]_i_2__1_n_4\,
      Q => \totalPixelCounter_reg_n_0_[3]\,
      R => SR(0)
    );
\totalPixelCounter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[4]_i_1__1_n_7\,
      Q => \totalPixelCounter_reg_n_0_[4]\,
      R => SR(0)
    );
\totalPixelCounter_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \totalPixelCounter_reg[0]_i_2__1_n_0\,
      CO(3) => \totalPixelCounter_reg[4]_i_1__1_n_0\,
      CO(2) => \totalPixelCounter_reg[4]_i_1__1_n_1\,
      CO(1) => \totalPixelCounter_reg[4]_i_1__1_n_2\,
      CO(0) => \totalPixelCounter_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => \totalPixelCounter_reg_n_0_[7]\,
      DI(2) => \totalPixelCounter_reg_n_0_[6]\,
      DI(1) => \totalPixelCounter_reg_n_0_[5]\,
      DI(0) => \totalPixelCounter_reg_n_0_[4]\,
      O(3) => \totalPixelCounter_reg[4]_i_1__1_n_4\,
      O(2) => \totalPixelCounter_reg[4]_i_1__1_n_5\,
      O(1) => \totalPixelCounter_reg[4]_i_1__1_n_6\,
      O(0) => \totalPixelCounter_reg[4]_i_1__1_n_7\,
      S(3) => \totalPixelCounter[4]_i_2__2_n_0\,
      S(2) => \totalPixelCounter[4]_i_3__2_n_0\,
      S(1) => \totalPixelCounter[4]_i_4__2_n_0\,
      S(0) => \totalPixelCounter[4]_i_5__2_n_0\
    );
\totalPixelCounter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[4]_i_1__1_n_6\,
      Q => \totalPixelCounter_reg_n_0_[5]\,
      R => SR(0)
    );
\totalPixelCounter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[4]_i_1__1_n_5\,
      Q => \totalPixelCounter_reg_n_0_[6]\,
      R => SR(0)
    );
\totalPixelCounter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[4]_i_1__1_n_4\,
      Q => \totalPixelCounter_reg_n_0_[7]\,
      R => SR(0)
    );
\totalPixelCounter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[8]_i_1__1_n_7\,
      Q => totalPixelCounter_reg(8),
      R => SR(0)
    );
\totalPixelCounter_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \totalPixelCounter_reg[4]_i_1__1_n_0\,
      CO(3) => \NLW_totalPixelCounter_reg[8]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \totalPixelCounter_reg[8]_i_1__1_n_1\,
      CO(1) => \totalPixelCounter_reg[8]_i_1__1_n_2\,
      CO(0) => \totalPixelCounter_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => totalPixelCounter_reg(10 downto 8),
      O(3) => \totalPixelCounter_reg[8]_i_1__1_n_4\,
      O(2) => \totalPixelCounter_reg[8]_i_1__1_n_5\,
      O(1) => \totalPixelCounter_reg[8]_i_1__1_n_6\,
      O(0) => \totalPixelCounter_reg[8]_i_1__1_n_7\,
      S(3) => \totalPixelCounter[8]_i_2__2_n_0\,
      S(2) => \totalPixelCounter[8]_i_3__2_n_0\,
      S(1) => \totalPixelCounter[8]_i_4__2_n_0\,
      S(0) => \totalPixelCounter[8]_i_5__2_n_0\
    );
\totalPixelCounter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[8]_i_1__1_n_6\,
      Q => totalPixelCounter_reg(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageControl_2 is
  port (
    dir_to_nms_valid : out STD_LOGIC;
    rd_line_buffer_reg_0 : out STD_LOGIC;
    \currentRdLineBuffer_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_line_buffer_reg_1 : out STD_LOGIC;
    rd_line_buffer_reg_2 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_line_buffer_reg_3 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \totalPixelCounter_reg[11]_0\ : in STD_LOGIC;
    axi_clk : in STD_LOGIC;
    mag_to_nms_valid : in STD_LOGIC;
    \data_out_reg[0]\ : in STD_LOGIC;
    data_from_sobel_valid : in STD_LOGIC;
    \totalPixelCounter_reg[11]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    dir_from_sobel : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_reset_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageControl_2 : entity is "imageControl";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageControl_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageControl_2 is
  signal currentRdLineBuffer : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal currentRdLineBuffer0 : STD_LOGIC;
  signal \currentRdLineBuffer[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \currentRdLineBuffer[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \currentRdLineBuffer[1]_i_1__2_n_0\ : STD_LOGIC;
  signal data_out01_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^dir_to_nms_valid\ : STD_LOGIC;
  signal lB1_n_0 : STD_LOGIC;
  signal lB1_n_1 : STD_LOGIC;
  signal lB1_n_2 : STD_LOGIC;
  signal lB1_n_3 : STD_LOGIC;
  signal lB1_n_4 : STD_LOGIC;
  signal lB1_n_5 : STD_LOGIC;
  signal lB1_n_6 : STD_LOGIC;
  signal lB2_n_0 : STD_LOGIC;
  signal lB2_n_1 : STD_LOGIC;
  signal lB2_n_2 : STD_LOGIC;
  signal lB2_n_3 : STD_LOGIC;
  signal lB2_n_4 : STD_LOGIC;
  signal lB2_n_5 : STD_LOGIC;
  signal lB2_n_6 : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \rdCounter[10]_i_2_n_0\ : STD_LOGIC;
  signal rdCounter_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \rd_line_buffer_i_1__2_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[0]_i_10_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[0]_i_5_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[0]_i_6_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[0]_i_7_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[0]_i_8__2_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[0]_i_9_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[4]_i_2_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[4]_i_3_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[4]_i_4_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[4]_i_5_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[4]_i_6_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[4]_i_7_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[4]_i_8_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[4]_i_9_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[8]_i_2_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[8]_i_3_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[8]_i_4_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[8]_i_5_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[8]_i_6_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[8]_i_7_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[8]_i_8_n_0\ : STD_LOGIC;
  signal totalPixelCounter_reg : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal \totalPixelCounter_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2__2_n_1\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2__2_n_2\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2__2_n_3\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2__2_n_4\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2__2_n_5\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2__2_n_6\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2__2_n_7\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[0]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[1]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[2]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[3]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[4]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[5]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[6]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[7]\ : STD_LOGIC;
  signal \NLW_totalPixelCounter_reg[8]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \currentRdLineBuffer[0]_i_2__2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \data_out[7]_i_2__1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \rdCounter[1]_i_1__2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \rdCounter[2]_i_1__2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \rdCounter[3]_i_1__2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \rdCounter[4]_i_1__2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \rdCounter[7]_i_1__2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \rdCounter[8]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \rdCounter[9]_i_1__2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \totalPixelCounter[0]_i_1__3\ : label is "soft_lutpair53";
begin
  dir_to_nms_valid <= \^dir_to_nms_valid\;
\currentRdLineBuffer[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF01000000"
    )
        port map (
      I0 => \currentRdLineBuffer[0]_i_2__2_n_0\,
      I1 => rdCounter_reg(9),
      I2 => rdCounter_reg(8),
      I3 => \^dir_to_nms_valid\,
      I4 => rdCounter_reg(10),
      I5 => currentRdLineBuffer(0),
      O => \currentRdLineBuffer[0]_i_1__2_n_0\
    );
\currentRdLineBuffer[0]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => rdCounter_reg(6),
      I1 => \rdCounter[10]_i_2_n_0\,
      I2 => rdCounter_reg(7),
      O => \currentRdLineBuffer[0]_i_2__2_n_0\
    );
\currentRdLineBuffer[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => currentRdLineBuffer(0),
      I1 => currentRdLineBuffer0,
      I2 => currentRdLineBuffer(1),
      O => \currentRdLineBuffer[1]_i_1__2_n_0\
    );
\currentRdLineBuffer[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => rdCounter_reg(10),
      I1 => \^dir_to_nms_valid\,
      I2 => rdCounter_reg(8),
      I3 => rdCounter_reg(9),
      I4 => \currentRdLineBuffer[0]_i_2__2_n_0\,
      O => currentRdLineBuffer0
    );
\currentRdLineBuffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => \currentRdLineBuffer[0]_i_1__2_n_0\,
      Q => currentRdLineBuffer(0),
      R => SR(0)
    );
\currentRdLineBuffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => \currentRdLineBuffer[1]_i_1__2_n_0\,
      Q => currentRdLineBuffer(1),
      R => SR(0)
    );
\data_out[7]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dir_to_nms_valid\,
      I1 => mag_to_nms_valid,
      O => rd_line_buffer_reg_1
    );
lB0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_7
     port map (
      E(0) => \^dir_to_nms_valid\,
      axi_clk => axi_clk,
      axi_reset_n => axi_reset_n,
      currentRdLineBuffer(1 downto 0) => currentRdLineBuffer(1 downto 0),
      \currentRdLineBuffer_reg[1]\(2 downto 0) => \currentRdLineBuffer_reg[1]_0\(2 downto 0),
      data_from_sobel_valid => data_from_sobel_valid,
      data_out01_out(6 downto 0) => data_out01_out(6 downto 0),
      \data_out[7]_i_16\ => lB2_n_1,
      \data_out[7]_i_16_0\ => lB1_n_1,
      \data_out[7]_i_16_1\ => lB2_n_2,
      \data_out[7]_i_16_2\ => lB1_n_2,
      \data_out[7]_i_5_0\ => lB2_n_3,
      \data_out[7]_i_5_1\ => lB1_n_3,
      \data_out[7]_i_5_2\ => lB2_n_4,
      \data_out[7]_i_5_3\ => lB1_n_4,
      \data_out[7]_i_5_4\ => lB2_n_5,
      \data_out[7]_i_5_5\ => lB1_n_5,
      \data_out_reg[0]\ => \data_out_reg[0]\,
      \data_out_reg[7]\ => lB2_n_6,
      \data_out_reg[7]_0\ => lB1_n_6,
      \data_out_reg[7]_i_6\ => lB2_n_0,
      \data_out_reg[7]_i_6_0\ => lB1_n_0,
      dir_from_sobel(1 downto 0) => dir_from_sobel(1 downto 0),
      mag_to_nms_valid => mag_to_nms_valid,
      rd_line_buffer_reg => rd_line_buffer_reg_0,
      rd_line_buffer_reg_0(0) => E(0),
      rd_line_buffer_reg_1 => rd_line_buffer_reg_2
    );
lB1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_8
     port map (
      E(0) => \^dir_to_nms_valid\,
      axi_clk => axi_clk,
      axi_clk_0 => lB1_n_0,
      axi_clk_1 => lB1_n_1,
      axi_clk_2 => lB1_n_2,
      axi_clk_3 => lB1_n_3,
      axi_clk_4 => lB1_n_4,
      axi_clk_5 => lB1_n_5,
      axi_clk_6 => lB1_n_6,
      axi_reset_n => axi_reset_n,
      currentRdLineBuffer(1 downto 0) => currentRdLineBuffer(1 downto 0),
      dir_from_sobel(1 downto 0) => dir_from_sobel(1 downto 0)
    );
lB2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_9
     port map (
      E(0) => \^dir_to_nms_valid\,
      axi_clk => axi_clk,
      axi_clk_0 => lB2_n_0,
      axi_clk_1 => lB2_n_1,
      axi_clk_2 => lB2_n_2,
      axi_clk_3 => lB2_n_3,
      axi_clk_4 => lB2_n_4,
      axi_clk_5 => lB2_n_5,
      axi_clk_6 => lB2_n_6,
      axi_reset_n => axi_reset_n,
      currentRdLineBuffer(1 downto 0) => currentRdLineBuffer(1 downto 0),
      dir_from_sobel(1 downto 0) => dir_from_sobel(1 downto 0)
    );
lB3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_10
     port map (
      E(0) => \^dir_to_nms_valid\,
      axi_clk => axi_clk,
      axi_reset_n => axi_reset_n,
      currentRdLineBuffer(1 downto 0) => currentRdLineBuffer(1 downto 0),
      data_out01_out(6 downto 0) => data_out01_out(6 downto 0),
      dir_from_sobel(1 downto 0) => dir_from_sobel(1 downto 0)
    );
\rdCounter[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rdCounter_reg(0),
      O => \p_0_in__3\(0)
    );
\rdCounter[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => rdCounter_reg(9),
      I1 => rdCounter_reg(7),
      I2 => \rdCounter[10]_i_2_n_0\,
      I3 => rdCounter_reg(6),
      I4 => rdCounter_reg(8),
      I5 => rdCounter_reg(10),
      O => \p_0_in__3\(10)
    );
\rdCounter[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => rdCounter_reg(4),
      I1 => rdCounter_reg(2),
      I2 => rdCounter_reg(0),
      I3 => rdCounter_reg(1),
      I4 => rdCounter_reg(3),
      I5 => rdCounter_reg(5),
      O => \rdCounter[10]_i_2_n_0\
    );
\rdCounter[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rdCounter_reg(0),
      I1 => rdCounter_reg(1),
      O => \p_0_in__3\(1)
    );
\rdCounter[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rdCounter_reg(1),
      I1 => rdCounter_reg(0),
      I2 => rdCounter_reg(2),
      O => \p_0_in__3\(2)
    );
\rdCounter[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => rdCounter_reg(2),
      I1 => rdCounter_reg(0),
      I2 => rdCounter_reg(1),
      I3 => rdCounter_reg(3),
      O => \p_0_in__3\(3)
    );
\rdCounter[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => rdCounter_reg(3),
      I1 => rdCounter_reg(1),
      I2 => rdCounter_reg(0),
      I3 => rdCounter_reg(2),
      I4 => rdCounter_reg(4),
      O => \p_0_in__3\(4)
    );
\rdCounter[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => rdCounter_reg(4),
      I1 => rdCounter_reg(2),
      I2 => rdCounter_reg(0),
      I3 => rdCounter_reg(1),
      I4 => rdCounter_reg(3),
      I5 => rdCounter_reg(5),
      O => \p_0_in__3\(5)
    );
\rdCounter[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \rdCounter[10]_i_2_n_0\,
      I1 => rdCounter_reg(6),
      O => \p_0_in__3\(6)
    );
\rdCounter[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => rdCounter_reg(6),
      I1 => \rdCounter[10]_i_2_n_0\,
      I2 => rdCounter_reg(7),
      O => \p_0_in__3\(7)
    );
\rdCounter[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => rdCounter_reg(7),
      I1 => \rdCounter[10]_i_2_n_0\,
      I2 => rdCounter_reg(6),
      I3 => rdCounter_reg(8),
      O => \p_0_in__3\(8)
    );
\rdCounter[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0800"
    )
        port map (
      I0 => rdCounter_reg(8),
      I1 => rdCounter_reg(6),
      I2 => \rdCounter[10]_i_2_n_0\,
      I3 => rdCounter_reg(7),
      I4 => rdCounter_reg(9),
      O => \p_0_in__3\(9)
    );
\rdCounter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^dir_to_nms_valid\,
      D => \p_0_in__3\(0),
      Q => rdCounter_reg(0),
      R => SR(0)
    );
\rdCounter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^dir_to_nms_valid\,
      D => \p_0_in__3\(10),
      Q => rdCounter_reg(10),
      R => SR(0)
    );
\rdCounter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^dir_to_nms_valid\,
      D => \p_0_in__3\(1),
      Q => rdCounter_reg(1),
      R => SR(0)
    );
\rdCounter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^dir_to_nms_valid\,
      D => \p_0_in__3\(2),
      Q => rdCounter_reg(2),
      R => SR(0)
    );
\rdCounter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^dir_to_nms_valid\,
      D => \p_0_in__3\(3),
      Q => rdCounter_reg(3),
      R => SR(0)
    );
\rdCounter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^dir_to_nms_valid\,
      D => \p_0_in__3\(4),
      Q => rdCounter_reg(4),
      R => SR(0)
    );
\rdCounter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^dir_to_nms_valid\,
      D => \p_0_in__3\(5),
      Q => rdCounter_reg(5),
      R => SR(0)
    );
\rdCounter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^dir_to_nms_valid\,
      D => \p_0_in__3\(6),
      Q => rdCounter_reg(6),
      R => SR(0)
    );
\rdCounter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^dir_to_nms_valid\,
      D => \p_0_in__3\(7),
      Q => rdCounter_reg(7),
      R => SR(0)
    );
\rdCounter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^dir_to_nms_valid\,
      D => \p_0_in__3\(8),
      Q => rdCounter_reg(8),
      R => SR(0)
    );
\rdCounter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^dir_to_nms_valid\,
      D => \p_0_in__3\(9),
      Q => rdCounter_reg(9),
      R => SR(0)
    );
\rd_line_buffer_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5C50505050505050"
    )
        port map (
      I0 => currentRdLineBuffer0,
      I1 => totalPixelCounter_reg(11),
      I2 => \^dir_to_nms_valid\,
      I3 => totalPixelCounter_reg(10),
      I4 => totalPixelCounter_reg(9),
      I5 => totalPixelCounter_reg(8),
      O => \rd_line_buffer_i_1__2_n_0\
    );
rd_line_buffer_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => \rd_line_buffer_i_1__2_n_0\,
      Q => \^dir_to_nms_valid\,
      R => SR(0)
    );
\totalPixelCounter[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => data_from_sobel_valid,
      I1 => \^dir_to_nms_valid\,
      I2 => \totalPixelCounter_reg_n_0_[0]\,
      O => \totalPixelCounter[0]_i_10_n_0\
    );
\totalPixelCounter[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^dir_to_nms_valid\,
      I1 => mag_to_nms_valid,
      I2 => \totalPixelCounter_reg[11]_1\(0),
      O => rd_line_buffer_reg_3
    );
\totalPixelCounter[0]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dir_to_nms_valid\,
      I1 => data_from_sobel_valid,
      O => \totalPixelCounter[0]_i_3__2_n_0\
    );
\totalPixelCounter[0]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dir_to_nms_valid\,
      I1 => data_from_sobel_valid,
      O => \totalPixelCounter[0]_i_4__2_n_0\
    );
\totalPixelCounter[0]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^dir_to_nms_valid\,
      I1 => mag_to_nms_valid,
      I2 => \totalPixelCounter_reg[11]_1\(0),
      O => DI(0)
    );
\totalPixelCounter[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dir_to_nms_valid\,
      I1 => data_from_sobel_valid,
      O => \totalPixelCounter[0]_i_5_n_0\
    );
\totalPixelCounter[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dir_to_nms_valid\,
      I1 => data_from_sobel_valid,
      O => \totalPixelCounter[0]_i_6_n_0\
    );
\totalPixelCounter[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => data_from_sobel_valid,
      I1 => \^dir_to_nms_valid\,
      I2 => \totalPixelCounter_reg_n_0_[3]\,
      O => \totalPixelCounter[0]_i_7_n_0\
    );
\totalPixelCounter[0]_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => data_from_sobel_valid,
      I1 => \^dir_to_nms_valid\,
      I2 => \totalPixelCounter_reg_n_0_[2]\,
      O => \totalPixelCounter[0]_i_8__2_n_0\
    );
\totalPixelCounter[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => data_from_sobel_valid,
      I1 => \^dir_to_nms_valid\,
      I2 => \totalPixelCounter_reg_n_0_[1]\,
      O => \totalPixelCounter[0]_i_9_n_0\
    );
\totalPixelCounter[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dir_to_nms_valid\,
      I1 => data_from_sobel_valid,
      O => \totalPixelCounter[4]_i_2_n_0\
    );
\totalPixelCounter[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dir_to_nms_valid\,
      I1 => data_from_sobel_valid,
      O => \totalPixelCounter[4]_i_3_n_0\
    );
\totalPixelCounter[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dir_to_nms_valid\,
      I1 => data_from_sobel_valid,
      O => \totalPixelCounter[4]_i_4_n_0\
    );
\totalPixelCounter[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dir_to_nms_valid\,
      I1 => data_from_sobel_valid,
      O => \totalPixelCounter[4]_i_5_n_0\
    );
\totalPixelCounter[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => data_from_sobel_valid,
      I1 => \^dir_to_nms_valid\,
      I2 => \totalPixelCounter_reg_n_0_[7]\,
      O => \totalPixelCounter[4]_i_6_n_0\
    );
\totalPixelCounter[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => data_from_sobel_valid,
      I1 => \^dir_to_nms_valid\,
      I2 => \totalPixelCounter_reg_n_0_[6]\,
      O => \totalPixelCounter[4]_i_7_n_0\
    );
\totalPixelCounter[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => data_from_sobel_valid,
      I1 => \^dir_to_nms_valid\,
      I2 => \totalPixelCounter_reg_n_0_[5]\,
      O => \totalPixelCounter[4]_i_8_n_0\
    );
\totalPixelCounter[4]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => data_from_sobel_valid,
      I1 => \^dir_to_nms_valid\,
      I2 => \totalPixelCounter_reg_n_0_[4]\,
      O => \totalPixelCounter[4]_i_9_n_0\
    );
\totalPixelCounter[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dir_to_nms_valid\,
      I1 => data_from_sobel_valid,
      O => \totalPixelCounter[8]_i_2_n_0\
    );
\totalPixelCounter[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dir_to_nms_valid\,
      I1 => data_from_sobel_valid,
      O => \totalPixelCounter[8]_i_3_n_0\
    );
\totalPixelCounter[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dir_to_nms_valid\,
      I1 => data_from_sobel_valid,
      O => \totalPixelCounter[8]_i_4_n_0\
    );
\totalPixelCounter[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => data_from_sobel_valid,
      I1 => \^dir_to_nms_valid\,
      I2 => totalPixelCounter_reg(11),
      O => \totalPixelCounter[8]_i_5_n_0\
    );
\totalPixelCounter[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => data_from_sobel_valid,
      I1 => \^dir_to_nms_valid\,
      I2 => totalPixelCounter_reg(10),
      O => \totalPixelCounter[8]_i_6_n_0\
    );
\totalPixelCounter[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => data_from_sobel_valid,
      I1 => \^dir_to_nms_valid\,
      I2 => totalPixelCounter_reg(9),
      O => \totalPixelCounter[8]_i_7_n_0\
    );
\totalPixelCounter[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => data_from_sobel_valid,
      I1 => \^dir_to_nms_valid\,
      I2 => totalPixelCounter_reg(8),
      O => \totalPixelCounter[8]_i_8_n_0\
    );
\totalPixelCounter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[0]_i_2__2_n_7\,
      Q => \totalPixelCounter_reg_n_0_[0]\,
      R => SR(0)
    );
\totalPixelCounter_reg[0]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \totalPixelCounter_reg[0]_i_2__2_n_0\,
      CO(2) => \totalPixelCounter_reg[0]_i_2__2_n_1\,
      CO(1) => \totalPixelCounter_reg[0]_i_2__2_n_2\,
      CO(0) => \totalPixelCounter_reg[0]_i_2__2_n_3\,
      CYINIT => \totalPixelCounter[0]_i_3__2_n_0\,
      DI(3) => \totalPixelCounter[0]_i_4__2_n_0\,
      DI(2) => \totalPixelCounter[0]_i_5_n_0\,
      DI(1) => \totalPixelCounter[0]_i_6_n_0\,
      DI(0) => \totalPixelCounter_reg_n_0_[0]\,
      O(3) => \totalPixelCounter_reg[0]_i_2__2_n_4\,
      O(2) => \totalPixelCounter_reg[0]_i_2__2_n_5\,
      O(1) => \totalPixelCounter_reg[0]_i_2__2_n_6\,
      O(0) => \totalPixelCounter_reg[0]_i_2__2_n_7\,
      S(3) => \totalPixelCounter[0]_i_7_n_0\,
      S(2) => \totalPixelCounter[0]_i_8__2_n_0\,
      S(1) => \totalPixelCounter[0]_i_9_n_0\,
      S(0) => \totalPixelCounter[0]_i_10_n_0\
    );
\totalPixelCounter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[8]_i_1__2_n_5\,
      Q => totalPixelCounter_reg(10),
      R => SR(0)
    );
\totalPixelCounter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[8]_i_1__2_n_4\,
      Q => totalPixelCounter_reg(11),
      R => SR(0)
    );
\totalPixelCounter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[0]_i_2__2_n_6\,
      Q => \totalPixelCounter_reg_n_0_[1]\,
      R => SR(0)
    );
\totalPixelCounter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[0]_i_2__2_n_5\,
      Q => \totalPixelCounter_reg_n_0_[2]\,
      R => SR(0)
    );
\totalPixelCounter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[0]_i_2__2_n_4\,
      Q => \totalPixelCounter_reg_n_0_[3]\,
      R => SR(0)
    );
\totalPixelCounter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[4]_i_1__2_n_7\,
      Q => \totalPixelCounter_reg_n_0_[4]\,
      R => SR(0)
    );
\totalPixelCounter_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \totalPixelCounter_reg[0]_i_2__2_n_0\,
      CO(3) => \totalPixelCounter_reg[4]_i_1__2_n_0\,
      CO(2) => \totalPixelCounter_reg[4]_i_1__2_n_1\,
      CO(1) => \totalPixelCounter_reg[4]_i_1__2_n_2\,
      CO(0) => \totalPixelCounter_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => \totalPixelCounter[4]_i_2_n_0\,
      DI(2) => \totalPixelCounter[4]_i_3_n_0\,
      DI(1) => \totalPixelCounter[4]_i_4_n_0\,
      DI(0) => \totalPixelCounter[4]_i_5_n_0\,
      O(3) => \totalPixelCounter_reg[4]_i_1__2_n_4\,
      O(2) => \totalPixelCounter_reg[4]_i_1__2_n_5\,
      O(1) => \totalPixelCounter_reg[4]_i_1__2_n_6\,
      O(0) => \totalPixelCounter_reg[4]_i_1__2_n_7\,
      S(3) => \totalPixelCounter[4]_i_6_n_0\,
      S(2) => \totalPixelCounter[4]_i_7_n_0\,
      S(1) => \totalPixelCounter[4]_i_8_n_0\,
      S(0) => \totalPixelCounter[4]_i_9_n_0\
    );
\totalPixelCounter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[4]_i_1__2_n_6\,
      Q => \totalPixelCounter_reg_n_0_[5]\,
      R => SR(0)
    );
\totalPixelCounter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[4]_i_1__2_n_5\,
      Q => \totalPixelCounter_reg_n_0_[6]\,
      R => SR(0)
    );
\totalPixelCounter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[4]_i_1__2_n_4\,
      Q => \totalPixelCounter_reg_n_0_[7]\,
      R => SR(0)
    );
\totalPixelCounter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[8]_i_1__2_n_7\,
      Q => totalPixelCounter_reg(8),
      R => SR(0)
    );
\totalPixelCounter_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \totalPixelCounter_reg[4]_i_1__2_n_0\,
      CO(3) => \NLW_totalPixelCounter_reg[8]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \totalPixelCounter_reg[8]_i_1__2_n_1\,
      CO(1) => \totalPixelCounter_reg[8]_i_1__2_n_2\,
      CO(0) => \totalPixelCounter_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \totalPixelCounter[8]_i_2_n_0\,
      DI(1) => \totalPixelCounter[8]_i_3_n_0\,
      DI(0) => \totalPixelCounter[8]_i_4_n_0\,
      O(3) => \totalPixelCounter_reg[8]_i_1__2_n_4\,
      O(2) => \totalPixelCounter_reg[8]_i_1__2_n_5\,
      O(1) => \totalPixelCounter_reg[8]_i_1__2_n_6\,
      O(0) => \totalPixelCounter_reg[8]_i_1__2_n_7\,
      S(3) => \totalPixelCounter[8]_i_5_n_0\,
      S(2) => \totalPixelCounter[8]_i_6_n_0\,
      S(1) => \totalPixelCounter[8]_i_7_n_0\,
      S(0) => \totalPixelCounter[8]_i_8_n_0\
    );
\totalPixelCounter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[8]_i_1__2_n_6\,
      Q => totalPixelCounter_reg(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageControl_3 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pixel_counter_reg_2_sp_1 : out STD_LOGIC;
    tlast : out STD_LOGIC;
    m_axi_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pixel_counter_reg[2]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pixel_counter_reg[2]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pixel_counter_reg[2]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pixel_counter_reg[2]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pixel_counter_reg[2]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out[7]_i_5__0\ : out STD_LOGIC;
    \totalPixelCounter_reg[11]_0\ : in STD_LOGIC;
    axi_clk : in STD_LOGIC;
    axi_reset_n : in STD_LOGIC;
    mag_to_nms_valid : in STD_LOGIC;
    dir_to_nms_valid : in STD_LOGIC;
    pixel_counter_reg : in STD_LOGIC_VECTOR ( 20 downto 0 );
    pixel_counter_reg_0_sp_1 : in STD_LOGIC;
    i_data_ready : in STD_LOGIC;
    data_from_et : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \writePointer_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageControl_3 : entity is "imageControl";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageControl_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageControl_3 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal currentRdLineBuffer : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal currentRdLineBuffer0 : STD_LOGIC;
  signal \currentRdLineBuffer[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \currentRdLineBuffer[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \currentRdLineBuffer[1]_i_1__3_n_0\ : STD_LOGIC;
  signal data_out0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data_out01_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data_out03_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data_to_et : STD_LOGIC_VECTOR ( 69 downto 0 );
  signal lB0_n_1 : STD_LOGIC;
  signal lB0_n_10 : STD_LOGIC;
  signal lB0_n_11 : STD_LOGIC;
  signal lB0_n_12 : STD_LOGIC;
  signal lB0_n_13 : STD_LOGIC;
  signal lB0_n_14 : STD_LOGIC;
  signal lB0_n_15 : STD_LOGIC;
  signal lB0_n_16 : STD_LOGIC;
  signal lB0_n_17 : STD_LOGIC;
  signal lB0_n_18 : STD_LOGIC;
  signal lB0_n_19 : STD_LOGIC;
  signal lB0_n_2 : STD_LOGIC;
  signal lB0_n_20 : STD_LOGIC;
  signal lB0_n_21 : STD_LOGIC;
  signal lB0_n_22 : STD_LOGIC;
  signal lB0_n_23 : STD_LOGIC;
  signal lB0_n_24 : STD_LOGIC;
  signal lB0_n_25 : STD_LOGIC;
  signal lB0_n_26 : STD_LOGIC;
  signal lB0_n_3 : STD_LOGIC;
  signal lB0_n_4 : STD_LOGIC;
  signal lB0_n_5 : STD_LOGIC;
  signal lB0_n_6 : STD_LOGIC;
  signal lB0_n_7 : STD_LOGIC;
  signal lB0_n_8 : STD_LOGIC;
  signal lB0_n_9 : STD_LOGIC;
  signal lB1_n_10 : STD_LOGIC;
  signal lB1_n_11 : STD_LOGIC;
  signal lB1_n_12 : STD_LOGIC;
  signal lB1_n_13 : STD_LOGIC;
  signal lB1_n_14 : STD_LOGIC;
  signal lB1_n_15 : STD_LOGIC;
  signal lB1_n_16 : STD_LOGIC;
  signal lB1_n_17 : STD_LOGIC;
  signal lB1_n_18 : STD_LOGIC;
  signal lB1_n_19 : STD_LOGIC;
  signal lB1_n_20 : STD_LOGIC;
  signal lB1_n_21 : STD_LOGIC;
  signal lB1_n_22 : STD_LOGIC;
  signal lB1_n_23 : STD_LOGIC;
  signal lB1_n_24 : STD_LOGIC;
  signal lB1_n_25 : STD_LOGIC;
  signal lB1_n_26 : STD_LOGIC;
  signal lB1_n_27 : STD_LOGIC;
  signal lB1_n_28 : STD_LOGIC;
  signal lB1_n_3 : STD_LOGIC;
  signal lB1_n_4 : STD_LOGIC;
  signal lB1_n_5 : STD_LOGIC;
  signal lB1_n_6 : STD_LOGIC;
  signal lB1_n_7 : STD_LOGIC;
  signal lB1_n_8 : STD_LOGIC;
  signal lB1_n_9 : STD_LOGIC;
  signal lB2_n_10 : STD_LOGIC;
  signal lB2_n_11 : STD_LOGIC;
  signal lB2_n_12 : STD_LOGIC;
  signal lB2_n_13 : STD_LOGIC;
  signal lB2_n_14 : STD_LOGIC;
  signal lB2_n_15 : STD_LOGIC;
  signal lB2_n_16 : STD_LOGIC;
  signal lB2_n_17 : STD_LOGIC;
  signal lB2_n_18 : STD_LOGIC;
  signal lB2_n_19 : STD_LOGIC;
  signal lB2_n_20 : STD_LOGIC;
  signal lB2_n_21 : STD_LOGIC;
  signal lB2_n_22 : STD_LOGIC;
  signal lB2_n_23 : STD_LOGIC;
  signal lB2_n_24 : STD_LOGIC;
  signal lB2_n_26 : STD_LOGIC;
  signal lB2_n_27 : STD_LOGIC;
  signal lB2_n_3 : STD_LOGIC;
  signal lB2_n_4 : STD_LOGIC;
  signal lB2_n_5 : STD_LOGIC;
  signal lB2_n_6 : STD_LOGIC;
  signal lB2_n_7 : STD_LOGIC;
  signal lB2_n_8 : STD_LOGIC;
  signal lB2_n_9 : STD_LOGIC;
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \pixel_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal \pixel_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \pixel_counter[0]_i_5_n_0\ : STD_LOGIC;
  signal \pixel_counter[0]_i_6_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_2_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_3_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_4_n_0\ : STD_LOGIC;
  signal \pixel_counter[12]_i_5_n_0\ : STD_LOGIC;
  signal \pixel_counter[16]_i_2_n_0\ : STD_LOGIC;
  signal \pixel_counter[16]_i_3_n_0\ : STD_LOGIC;
  signal \pixel_counter[16]_i_4_n_0\ : STD_LOGIC;
  signal \pixel_counter[16]_i_5_n_0\ : STD_LOGIC;
  signal \pixel_counter[20]_i_2_n_0\ : STD_LOGIC;
  signal \pixel_counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \pixel_counter[4]_i_3_n_0\ : STD_LOGIC;
  signal \pixel_counter[4]_i_4_n_0\ : STD_LOGIC;
  signal \pixel_counter[4]_i_5_n_0\ : STD_LOGIC;
  signal \pixel_counter[8]_i_2_n_0\ : STD_LOGIC;
  signal \pixel_counter[8]_i_3_n_0\ : STD_LOGIC;
  signal \pixel_counter[8]_i_4_n_0\ : STD_LOGIC;
  signal \pixel_counter[8]_i_5_n_0\ : STD_LOGIC;
  signal \pixel_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \pixel_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \pixel_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \pixel_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \pixel_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \pixel_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \pixel_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \pixel_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \pixel_counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \pixel_counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \pixel_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \pixel_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \pixel_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \pixel_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \pixel_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \pixel_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \pixel_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \pixel_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \pixel_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \pixel_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal pixel_counter_reg_0_sn_1 : STD_LOGIC;
  signal pixel_counter_reg_2_sn_1 : STD_LOGIC;
  signal \rdCounter[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \rdCounter[8]_i_2__2_n_0\ : STD_LOGIC;
  signal rdCounter_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal rd_line_buffer_i_2_n_0 : STD_LOGIC;
  signal tlast_INST_0_i_1_n_0 : STD_LOGIC;
  signal tlast_INST_0_i_3_n_0 : STD_LOGIC;
  signal \totalPixelCounter[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[0]_i_5__3_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[0]_i_6__3_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[0]_i_7__3_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[0]_i_8__3_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[4]_i_3__3_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[4]_i_4__3_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[4]_i_5__3_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[8]_i_4__3_n_0\ : STD_LOGIC;
  signal \totalPixelCounter[8]_i_5__3_n_0\ : STD_LOGIC;
  signal totalPixelCounter_reg : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal \totalPixelCounter_reg[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2__3_n_1\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2__3_n_2\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2__3_n_3\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2__3_n_4\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2__3_n_5\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2__3_n_6\ : STD_LOGIC;
  signal \totalPixelCounter_reg[0]_i_2__3_n_7\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1__3_n_1\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1__3_n_2\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1__3_n_3\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1__3_n_4\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1__3_n_5\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1__3_n_6\ : STD_LOGIC;
  signal \totalPixelCounter_reg[4]_i_1__3_n_7\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \totalPixelCounter_reg[8]_i_1__3_n_7\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[0]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[1]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[2]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[3]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[4]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[5]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[6]\ : STD_LOGIC;
  signal \totalPixelCounter_reg_n_0_[7]\ : STD_LOGIC;
  signal \NLW_pixel_counter_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pixel_counter_reg[20]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_totalPixelCounter_reg[8]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \currentRdLineBuffer[0]_i_2__3\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \rdCounter[0]_i_1__3\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rdCounter[10]_i_1__3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \rdCounter[1]_i_1__3\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rdCounter[2]_i_1__3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rdCounter[3]_i_1__3\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \rdCounter[4]_i_1__3\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \rdCounter[7]_i_1__3\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \rdCounter[8]_i_2__2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of rd_line_buffer_i_3 : label is "soft_lutpair71";
begin
  E(0) <= \^e\(0);
  SR(0) <= \^sr\(0);
  pixel_counter_reg_0_sn_1 <= pixel_counter_reg_0_sp_1;
  pixel_counter_reg_2_sp_1 <= pixel_counter_reg_2_sn_1;
\currentRdLineBuffer[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDF00000020"
    )
        port map (
      I0 => rdCounter_reg(10),
      I1 => rdCounter_reg(9),
      I2 => \^e\(0),
      I3 => rdCounter_reg(8),
      I4 => \currentRdLineBuffer[0]_i_2__3_n_0\,
      I5 => currentRdLineBuffer(0),
      O => \currentRdLineBuffer[0]_i_1__3_n_0\
    );
\currentRdLineBuffer[0]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \rdCounter[8]_i_2__2_n_0\,
      I1 => rdCounter_reg(6),
      I2 => rdCounter_reg(7),
      I3 => rdCounter_reg(4),
      I4 => rdCounter_reg(5),
      O => \currentRdLineBuffer[0]_i_2__3_n_0\
    );
\currentRdLineBuffer[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => currentRdLineBuffer(0),
      I1 => currentRdLineBuffer0,
      I2 => currentRdLineBuffer(1),
      O => \currentRdLineBuffer[1]_i_1__3_n_0\
    );
\currentRdLineBuffer_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => \currentRdLineBuffer[0]_i_1__3_n_0\,
      Q => currentRdLineBuffer(0),
      R => \^sr\(0)
    );
\currentRdLineBuffer_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => \currentRdLineBuffer[1]_i_1__3_n_0\,
      Q => currentRdLineBuffer(1),
      R => \^sr\(0)
    );
lB0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer
     port map (
      axi_clk => axi_clk,
      axi_reset_n => axi_reset_n,
      currentRdLineBuffer(1 downto 0) => currentRdLineBuffer(1 downto 0),
      \currentRdLineBuffer_reg[1]\(0) => data_to_et(17),
      \currentRdLineBuffer_reg[1]_0\ => lB0_n_22,
      \currentRdLineBuffer_reg[1]_1\ => lB0_n_23,
      data_out(7 downto 0) => data_out(7 downto 0),
      data_out0(6 downto 0) => data_out0(7 downto 1),
      data_out01_out(6 downto 0) => data_out01_out(7 downto 1),
      data_out03_out(6 downto 0) => data_out03_out(7 downto 1),
      \data_out[7]_i_12__0_0\ => lB1_n_13,
      \data_out[7]_i_12__0_1\ => lB2_n_19,
      \data_out[7]_i_12__0_10\ => lB1_n_17,
      \data_out[7]_i_12__0_11\ => lB2_n_24,
      \data_out[7]_i_12__0_2\ => lB1_n_14,
      \data_out[7]_i_12__0_3\ => lB2_n_20,
      \data_out[7]_i_12__0_4\ => lB1_n_15,
      \data_out[7]_i_12__0_5\ => lB2_n_21,
      \data_out[7]_i_12__0_6\ => lB1_n_28,
      \data_out[7]_i_12__0_7\ => lB2_n_22,
      \data_out[7]_i_12__0_8\ => lB1_n_16,
      \data_out[7]_i_12__0_9\ => lB2_n_23,
      \data_out[7]_i_15__0_0\ => lB1_n_22,
      \data_out[7]_i_15__0_1\ => lB2_n_12,
      \data_out[7]_i_15__0_10\ => lB1_n_27,
      \data_out[7]_i_15__0_11\ => lB2_n_16,
      \data_out[7]_i_15__0_2\ => lB1_n_23,
      \data_out[7]_i_15__0_3\ => lB2_n_13,
      \data_out[7]_i_15__0_4\ => lB1_n_24,
      \data_out[7]_i_15__0_5\ => lB2_n_14,
      \data_out[7]_i_15__0_6\ => lB1_n_25,
      \data_out[7]_i_15__0_7\ => lB2_n_27,
      \data_out[7]_i_15__0_8\ => lB1_n_26,
      \data_out[7]_i_15__0_9\ => lB2_n_15,
      \data_out[7]_i_2__0\ => lB1_n_4,
      \data_out[7]_i_2__0_0\ => lB2_n_4,
      \data_out[7]_i_3__1_0\ => lB1_n_21,
      \data_out[7]_i_3__1_1\ => lB2_n_11,
      \data_out[7]_i_3__1_2\ => lB1_n_12,
      \data_out[7]_i_3__1_3\ => lB2_n_18,
      \data_out[7]_i_6_0\ => lB1_n_5,
      \data_out[7]_i_6_1\ => lB2_n_5,
      \data_out[7]_i_6_10\ => lB1_n_9,
      \data_out[7]_i_6_11\ => lB2_n_10,
      \data_out[7]_i_6_2\ => lB1_n_6,
      \data_out[7]_i_6_3\ => lB2_n_6,
      \data_out[7]_i_6_4\ => lB1_n_7,
      \data_out[7]_i_6_5\ => lB2_n_7,
      \data_out[7]_i_6_6\ => lB1_n_20,
      \data_out[7]_i_6_7\ => lB2_n_8,
      \data_out[7]_i_6_8\ => lB1_n_8,
      \data_out[7]_i_6_9\ => lB2_n_9,
      \data_out_reg[7]\(1) => data_to_et(8),
      \data_out_reg[7]\(0) => data_to_et(0),
      dir_to_nms_valid => dir_to_nms_valid,
      mag_to_nms_valid => mag_to_nms_valid,
      \readPointer_reg[5]_0\ => \^e\(0),
      \readPointer_reg[6]_0\ => lB0_n_8,
      \readPointer_reg[6]_1\ => lB0_n_9,
      \readPointer_reg[6]_2\ => lB0_n_10,
      \readPointer_reg[6]_3\ => lB0_n_11,
      \readPointer_reg[6]_4\ => lB0_n_12,
      \readPointer_reg[6]_5\ => lB0_n_13,
      \readPointer_reg[6]_6\ => lB0_n_14,
      \readPointer_reg[8]_0\ => lB0_n_1,
      \readPointer_reg[8]_1\ => lB0_n_2,
      \readPointer_reg[8]_10\ => lB0_n_18,
      \readPointer_reg[8]_11\ => lB0_n_19,
      \readPointer_reg[8]_12\ => lB0_n_20,
      \readPointer_reg[8]_13\ => lB0_n_21,
      \readPointer_reg[8]_14\ => lB0_n_24,
      \readPointer_reg[8]_15\ => lB0_n_25,
      \readPointer_reg[8]_16\ => lB0_n_26,
      \readPointer_reg[8]_2\ => lB0_n_3,
      \readPointer_reg[8]_3\ => lB0_n_4,
      \readPointer_reg[8]_4\ => lB0_n_5,
      \readPointer_reg[8]_5\ => lB0_n_6,
      \readPointer_reg[8]_6\ => lB0_n_7,
      \readPointer_reg[8]_7\ => lB0_n_15,
      \readPointer_reg[8]_8\ => lB0_n_16,
      \readPointer_reg[8]_9\ => lB0_n_17,
      \writePointer_reg[0]_0\(0) => \writePointer_reg[0]\(0)
    );
lB1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_4
     port map (
      axi_clk => axi_clk,
      axi_clk_0 => lB1_n_3,
      axi_clk_1 => lB1_n_4,
      axi_clk_10 => lB1_n_13,
      axi_clk_11 => lB1_n_14,
      axi_clk_12 => lB1_n_15,
      axi_clk_13 => lB1_n_16,
      axi_clk_14 => lB1_n_17,
      axi_clk_15 => lB1_n_20,
      axi_clk_16 => lB1_n_21,
      axi_clk_17 => lB1_n_22,
      axi_clk_18 => lB1_n_23,
      axi_clk_19 => lB1_n_24,
      axi_clk_2 => lB1_n_5,
      axi_clk_20 => lB1_n_25,
      axi_clk_21 => lB1_n_26,
      axi_clk_22 => lB1_n_27,
      axi_clk_23 => lB1_n_28,
      axi_clk_3 => lB1_n_6,
      axi_clk_4 => lB1_n_7,
      axi_clk_5 => lB1_n_8,
      axi_clk_6 => lB1_n_9,
      axi_clk_7 => lB1_n_10,
      axi_clk_8 => lB1_n_11,
      axi_clk_9 => lB1_n_12,
      axi_reset_n => axi_reset_n,
      currentRdLineBuffer(1 downto 0) => currentRdLineBuffer(1 downto 0),
      \currentRdLineBuffer_reg[1]\(2) => data_to_et(41),
      \currentRdLineBuffer_reg[1]\(1) => data_to_et(8),
      \currentRdLineBuffer_reg[1]\(0) => data_to_et(0),
      \currentRdLineBuffer_reg[1]_0\ => lB1_n_18,
      \currentRdLineBuffer_reg[1]_1\ => lB1_n_19,
      data_out(7 downto 0) => data_out(7 downto 0),
      data_out0(6 downto 5) => data_out0(7 downto 6),
      data_out0(4 downto 0) => data_out0(4 downto 0),
      data_out01_out(0) => data_out01_out(0),
      data_out03_out(6 downto 5) => data_out03_out(7 downto 6),
      data_out03_out(4 downto 0) => data_out03_out(4 downto 0),
      \data_out[7]_i_24_0\ => lB2_n_5,
      \data_out[7]_i_24_1\ => lB0_n_2,
      \data_out[7]_i_24_2\ => lB2_n_6,
      \data_out[7]_i_24_3\ => lB0_n_3,
      \data_out[7]_i_24_4\ => lB2_n_7,
      \data_out[7]_i_24_5\ => lB0_n_4,
      \data_out[7]_i_24_6\ => lB2_n_9,
      \data_out[7]_i_24_7\ => lB0_n_6,
      \data_out[7]_i_24_8\ => lB2_n_10,
      \data_out[7]_i_24_9\ => lB0_n_7,
      \data_out[7]_i_2__0_0\ => lB2_n_3,
      \data_out[7]_i_2__0_1\ => lB0_n_24,
      \data_out[7]_i_2__0_2\ => lB2_n_18,
      \data_out[7]_i_2__0_3\ => lB0_n_15,
      \data_out[7]_i_3__1\ => lB2_n_26,
      \data_out[7]_i_3__1_0\ => lB0_n_25,
      \data_out[7]_i_3__1_1\ => lB2_n_17,
      \data_out[7]_i_3__1_2\ => lB0_n_26,
      \data_out[7]_i_5__0\(3) => data_to_et(45),
      \data_out[7]_i_5__0\(2) => data_to_et(29),
      \data_out[7]_i_5__0\(1) => data_to_et(24),
      \data_out[7]_i_5__0\(0) => data_to_et(17),
      \data_out[7]_i_5__0_0\ => lB2_n_4,
      \data_out[7]_i_5__0_1\ => lB0_n_1,
      \data_out[7]_i_9__0_0\ => lB2_n_19,
      \data_out[7]_i_9__0_1\ => lB0_n_16,
      \data_out[7]_i_9__0_2\ => lB2_n_20,
      \data_out[7]_i_9__0_3\ => lB0_n_17,
      \data_out[7]_i_9__0_4\ => lB2_n_21,
      \data_out[7]_i_9__0_5\ => lB0_n_18,
      \data_out[7]_i_9__0_6\ => lB2_n_23,
      \data_out[7]_i_9__0_7\ => lB0_n_20,
      \data_out[7]_i_9__0_8\ => lB2_n_24,
      \data_out[7]_i_9__0_9\ => lB0_n_21,
      \data_out_reg[7]\ => lB0_n_22,
      \readPointer_reg[0]_0\ => \^e\(0)
    );
lB2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_5
     port map (
      axi_clk => axi_clk,
      axi_clk_0 => lB2_n_3,
      axi_clk_1 => lB2_n_4,
      axi_clk_10 => lB2_n_13,
      axi_clk_11 => lB2_n_14,
      axi_clk_12 => lB2_n_15,
      axi_clk_13 => lB2_n_16,
      axi_clk_14 => lB2_n_17,
      axi_clk_15 => lB2_n_18,
      axi_clk_16 => lB2_n_19,
      axi_clk_17 => lB2_n_20,
      axi_clk_18 => lB2_n_21,
      axi_clk_19 => lB2_n_22,
      axi_clk_2 => lB2_n_5,
      axi_clk_20 => lB2_n_23,
      axi_clk_21 => lB2_n_24,
      axi_clk_22 => lB2_n_26,
      axi_clk_23 => lB2_n_27,
      axi_clk_3 => lB2_n_6,
      axi_clk_4 => lB2_n_7,
      axi_clk_5 => lB2_n_8,
      axi_clk_6 => lB2_n_9,
      axi_clk_7 => lB2_n_10,
      axi_clk_8 => lB2_n_11,
      axi_clk_9 => lB2_n_12,
      axi_reset_n => axi_reset_n,
      currentRdLineBuffer(1 downto 0) => currentRdLineBuffer(1 downto 0),
      \currentRdLineBuffer_reg[1]\(2) => data_to_et(45),
      \currentRdLineBuffer_reg[1]\(1) => data_to_et(29),
      \currentRdLineBuffer_reg[1]\(0) => data_to_et(24),
      data_out(7 downto 0) => data_out(7 downto 0),
      data_out0(7 downto 0) => data_out0(7 downto 0),
      data_out01_out(5 downto 4) => data_out01_out(7 downto 6),
      data_out01_out(3 downto 0) => data_out01_out(4 downto 1),
      data_out03_out(7 downto 0) => data_out03_out(7 downto 0),
      \data_out[7]_i_18__0_0\ => lB0_n_9,
      \data_out[7]_i_18__0_1\ => lB1_n_22,
      \data_out[7]_i_18__0_2\ => lB1_n_23,
      \data_out[7]_i_18__0_3\ => lB0_n_10,
      \data_out[7]_i_18__0_4\ => lB0_n_11,
      \data_out[7]_i_18__0_5\ => lB1_n_24,
      \data_out[7]_i_18__0_6\ => lB0_n_13,
      \data_out[7]_i_18__0_7\ => lB1_n_26,
      \data_out[7]_i_18__0_8\ => lB1_n_27,
      \data_out[7]_i_18__0_9\ => lB0_n_14,
      \data_out[7]_i_21_0\ => lB0_n_2,
      \data_out[7]_i_21_1\ => lB1_n_5,
      \data_out[7]_i_21_2\ => lB1_n_6,
      \data_out[7]_i_21_3\ => lB0_n_3,
      \data_out[7]_i_21_4\ => lB0_n_4,
      \data_out[7]_i_21_5\ => lB1_n_7,
      \data_out[7]_i_21_6\ => lB0_n_6,
      \data_out[7]_i_21_7\ => lB1_n_8,
      \data_out[7]_i_21_8\ => lB1_n_9,
      \data_out[7]_i_21_9\ => lB0_n_7,
      \data_out[7]_i_24\ => lB0_n_5,
      \data_out[7]_i_24_0\ => lB1_n_20,
      \data_out[7]_i_27_0\ => lB0_n_16,
      \data_out[7]_i_27_1\ => lB1_n_13,
      \data_out[7]_i_27_2\ => lB1_n_14,
      \data_out[7]_i_27_3\ => lB0_n_17,
      \data_out[7]_i_27_4\ => lB0_n_18,
      \data_out[7]_i_27_5\ => lB1_n_15,
      \data_out[7]_i_27_6\ => lB0_n_20,
      \data_out[7]_i_27_7\ => lB1_n_16,
      \data_out[7]_i_27_8\ => lB1_n_17,
      \data_out[7]_i_27_9\ => lB0_n_21,
      \data_out[7]_i_2__0\ => lB1_n_11,
      \data_out[7]_i_2__0_0\ => lB0_n_26,
      \data_out[7]_i_4__0_0\(6) => data_to_et(69),
      \data_out[7]_i_4__0_0\(5) => data_to_et(64),
      \data_out[7]_i_4__0_0\(4) => data_to_et(61),
      \data_out[7]_i_4__0_0\(3) => data_to_et(56),
      \data_out[7]_i_4__0_0\(2) => data_to_et(53),
      \data_out[7]_i_4__0_0\(1) => data_to_et(48),
      \data_out[7]_i_4__0_0\(0) => data_to_et(41),
      \data_out[7]_i_4__0_1\ => lB0_n_1,
      \data_out[7]_i_4__0_2\ => lB1_n_4,
      \data_out[7]_i_4__0_3\ => lB0_n_8,
      \data_out[7]_i_4__0_4\ => lB1_n_21,
      \data_out[7]_i_5__0_0\ => \data_out[7]_i_5__0\,
      \data_out[7]_i_5__0_1\ => lB1_n_3,
      \data_out[7]_i_5__0_2\ => lB0_n_24,
      \data_out[7]_i_5__0_3\ => lB0_n_15,
      \data_out[7]_i_5__0_4\ => lB1_n_12,
      \data_out[7]_i_9__0\ => lB0_n_19,
      \data_out[7]_i_9__0_0\ => lB1_n_28,
      \data_out_reg[7]\ => lB1_n_18,
      \data_out_reg[7]_0\ => lB0_n_23,
      \data_out_reg[7]_1\ => lB1_n_19,
      \readPointer_reg[0]_0\ => \^e\(0)
    );
lB3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_lineBuffer_6
     port map (
      axi_clk => axi_clk,
      axi_reset_n => axi_reset_n,
      currentRdLineBuffer(1 downto 0) => currentRdLineBuffer(1 downto 0),
      \currentRdLineBuffer_reg[1]\(5) => data_to_et(69),
      \currentRdLineBuffer_reg[1]\(4) => data_to_et(64),
      \currentRdLineBuffer_reg[1]\(3) => data_to_et(61),
      \currentRdLineBuffer_reg[1]\(2) => data_to_et(56),
      \currentRdLineBuffer_reg[1]\(1) => data_to_et(53),
      \currentRdLineBuffer_reg[1]\(0) => data_to_et(48),
      data_out(7 downto 0) => data_out(7 downto 0),
      data_out0(7 downto 0) => data_out0(7 downto 0),
      data_out01_out(7 downto 0) => data_out01_out(7 downto 0),
      data_out03_out(7 downto 0) => data_out03_out(7 downto 0),
      \data_out[7]_i_18__0\ => lB0_n_12,
      \data_out[7]_i_18__0_0\ => lB2_n_27,
      \data_out[7]_i_18__0_1\ => lB1_n_25,
      \data_out[7]_i_21\ => lB0_n_5,
      \data_out[7]_i_21_0\ => lB2_n_8,
      \data_out[7]_i_21_1\ => lB1_n_20,
      \data_out[7]_i_27\ => lB0_n_19,
      \data_out[7]_i_27_0\ => lB2_n_22,
      \data_out[7]_i_27_1\ => lB1_n_28,
      \data_out[7]_i_4__0\ => lB0_n_24,
      \data_out[7]_i_4__0_0\ => lB2_n_3,
      \data_out[7]_i_4__0_1\ => lB1_n_3,
      \data_out[7]_i_4__0_2\ => lB0_n_25,
      \data_out[7]_i_4__0_3\ => lB2_n_26,
      \data_out[7]_i_4__0_4\ => lB1_n_10,
      \data_out[7]_i_5__0\ => lB0_n_26,
      \data_out[7]_i_5__0_0\ => lB2_n_17,
      \data_out[7]_i_5__0_1\ => lB1_n_11,
      \readPointer_reg[0]_0\ => \^e\(0)
    );
\m_axi_data[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => data_from_et(0),
      O => m_axi_data(0)
    );
\pixel_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => tlast_INST_0_i_1_n_0,
      I1 => pixel_counter_reg(2),
      I2 => pixel_counter_reg(1),
      I3 => pixel_counter_reg(0),
      I4 => pixel_counter_reg_0_sn_1,
      I5 => \^e\(0),
      O => pixel_counter_reg_2_sn_1
    );
\pixel_counter[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F00FF00"
    )
        port map (
      I0 => tlast_INST_0_i_1_n_0,
      I1 => pixel_counter_reg(2),
      I2 => pixel_counter_reg(1),
      I3 => pixel_counter_reg(0),
      I4 => pixel_counter_reg_0_sn_1,
      O => \pixel_counter[0]_i_3_n_0\
    );
\pixel_counter[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
        port map (
      I0 => tlast_INST_0_i_1_n_0,
      I1 => pixel_counter_reg(2),
      I2 => pixel_counter_reg(1),
      I3 => pixel_counter_reg(0),
      I4 => pixel_counter_reg_0_sn_1,
      I5 => pixel_counter_reg(3),
      O => \pixel_counter[0]_i_4_n_0\
    );
\pixel_counter[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4CCCCCCC"
    )
        port map (
      I0 => tlast_INST_0_i_1_n_0,
      I1 => pixel_counter_reg(2),
      I2 => pixel_counter_reg(1),
      I3 => pixel_counter_reg(0),
      I4 => pixel_counter_reg_0_sn_1,
      O => \pixel_counter[0]_i_5_n_0\
    );
\pixel_counter[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70F0F0F0"
    )
        port map (
      I0 => tlast_INST_0_i_1_n_0,
      I1 => pixel_counter_reg(2),
      I2 => pixel_counter_reg(1),
      I3 => pixel_counter_reg(0),
      I4 => pixel_counter_reg_0_sn_1,
      O => \pixel_counter[0]_i_6_n_0\
    );
\pixel_counter[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
        port map (
      I0 => tlast_INST_0_i_1_n_0,
      I1 => pixel_counter_reg(2),
      I2 => pixel_counter_reg(1),
      I3 => pixel_counter_reg(0),
      I4 => pixel_counter_reg_0_sn_1,
      I5 => pixel_counter_reg(15),
      O => \pixel_counter[12]_i_2_n_0\
    );
\pixel_counter[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
        port map (
      I0 => tlast_INST_0_i_1_n_0,
      I1 => pixel_counter_reg(2),
      I2 => pixel_counter_reg(1),
      I3 => pixel_counter_reg(0),
      I4 => pixel_counter_reg_0_sn_1,
      I5 => pixel_counter_reg(14),
      O => \pixel_counter[12]_i_3_n_0\
    );
\pixel_counter[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
        port map (
      I0 => tlast_INST_0_i_1_n_0,
      I1 => pixel_counter_reg(2),
      I2 => pixel_counter_reg(1),
      I3 => pixel_counter_reg(0),
      I4 => pixel_counter_reg_0_sn_1,
      I5 => pixel_counter_reg(13),
      O => \pixel_counter[12]_i_4_n_0\
    );
\pixel_counter[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
        port map (
      I0 => tlast_INST_0_i_1_n_0,
      I1 => pixel_counter_reg(2),
      I2 => pixel_counter_reg(1),
      I3 => pixel_counter_reg(0),
      I4 => pixel_counter_reg_0_sn_1,
      I5 => pixel_counter_reg(12),
      O => \pixel_counter[12]_i_5_n_0\
    );
\pixel_counter[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
        port map (
      I0 => tlast_INST_0_i_1_n_0,
      I1 => pixel_counter_reg(2),
      I2 => pixel_counter_reg(1),
      I3 => pixel_counter_reg(0),
      I4 => pixel_counter_reg_0_sn_1,
      I5 => pixel_counter_reg(19),
      O => \pixel_counter[16]_i_2_n_0\
    );
\pixel_counter[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
        port map (
      I0 => tlast_INST_0_i_1_n_0,
      I1 => pixel_counter_reg(2),
      I2 => pixel_counter_reg(1),
      I3 => pixel_counter_reg(0),
      I4 => pixel_counter_reg_0_sn_1,
      I5 => pixel_counter_reg(18),
      O => \pixel_counter[16]_i_3_n_0\
    );
\pixel_counter[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
        port map (
      I0 => tlast_INST_0_i_1_n_0,
      I1 => pixel_counter_reg(2),
      I2 => pixel_counter_reg(1),
      I3 => pixel_counter_reg(0),
      I4 => pixel_counter_reg_0_sn_1,
      I5 => pixel_counter_reg(17),
      O => \pixel_counter[16]_i_4_n_0\
    );
\pixel_counter[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
        port map (
      I0 => tlast_INST_0_i_1_n_0,
      I1 => pixel_counter_reg(2),
      I2 => pixel_counter_reg(1),
      I3 => pixel_counter_reg(0),
      I4 => pixel_counter_reg_0_sn_1,
      I5 => pixel_counter_reg(16),
      O => \pixel_counter[16]_i_5_n_0\
    );
\pixel_counter[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
        port map (
      I0 => tlast_INST_0_i_1_n_0,
      I1 => pixel_counter_reg(2),
      I2 => pixel_counter_reg(1),
      I3 => pixel_counter_reg(0),
      I4 => pixel_counter_reg_0_sn_1,
      I5 => pixel_counter_reg(20),
      O => \pixel_counter[20]_i_2_n_0\
    );
\pixel_counter[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
        port map (
      I0 => tlast_INST_0_i_1_n_0,
      I1 => pixel_counter_reg(2),
      I2 => pixel_counter_reg(1),
      I3 => pixel_counter_reg(0),
      I4 => pixel_counter_reg_0_sn_1,
      I5 => pixel_counter_reg(7),
      O => \pixel_counter[4]_i_2_n_0\
    );
\pixel_counter[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
        port map (
      I0 => tlast_INST_0_i_1_n_0,
      I1 => pixel_counter_reg(2),
      I2 => pixel_counter_reg(1),
      I3 => pixel_counter_reg(0),
      I4 => pixel_counter_reg_0_sn_1,
      I5 => pixel_counter_reg(6),
      O => \pixel_counter[4]_i_3_n_0\
    );
\pixel_counter[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
        port map (
      I0 => tlast_INST_0_i_1_n_0,
      I1 => pixel_counter_reg(2),
      I2 => pixel_counter_reg(1),
      I3 => pixel_counter_reg(0),
      I4 => pixel_counter_reg_0_sn_1,
      I5 => pixel_counter_reg(5),
      O => \pixel_counter[4]_i_4_n_0\
    );
\pixel_counter[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
        port map (
      I0 => tlast_INST_0_i_1_n_0,
      I1 => pixel_counter_reg(2),
      I2 => pixel_counter_reg(1),
      I3 => pixel_counter_reg(0),
      I4 => pixel_counter_reg_0_sn_1,
      I5 => pixel_counter_reg(4),
      O => \pixel_counter[4]_i_5_n_0\
    );
\pixel_counter[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
        port map (
      I0 => tlast_INST_0_i_1_n_0,
      I1 => pixel_counter_reg(2),
      I2 => pixel_counter_reg(1),
      I3 => pixel_counter_reg(0),
      I4 => pixel_counter_reg_0_sn_1,
      I5 => pixel_counter_reg(11),
      O => \pixel_counter[8]_i_2_n_0\
    );
\pixel_counter[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
        port map (
      I0 => tlast_INST_0_i_1_n_0,
      I1 => pixel_counter_reg(2),
      I2 => pixel_counter_reg(1),
      I3 => pixel_counter_reg(0),
      I4 => pixel_counter_reg_0_sn_1,
      I5 => pixel_counter_reg(10),
      O => \pixel_counter[8]_i_3_n_0\
    );
\pixel_counter[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
        port map (
      I0 => tlast_INST_0_i_1_n_0,
      I1 => pixel_counter_reg(2),
      I2 => pixel_counter_reg(1),
      I3 => pixel_counter_reg(0),
      I4 => pixel_counter_reg_0_sn_1,
      I5 => pixel_counter_reg(9),
      O => \pixel_counter[8]_i_4_n_0\
    );
\pixel_counter[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF00000000"
    )
        port map (
      I0 => tlast_INST_0_i_1_n_0,
      I1 => pixel_counter_reg(2),
      I2 => pixel_counter_reg(1),
      I3 => pixel_counter_reg(0),
      I4 => pixel_counter_reg_0_sn_1,
      I5 => pixel_counter_reg(8),
      O => \pixel_counter[8]_i_5_n_0\
    );
\pixel_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pixel_counter_reg[0]_i_2_n_0\,
      CO(2) => \pixel_counter_reg[0]_i_2_n_1\,
      CO(1) => \pixel_counter_reg[0]_i_2_n_2\,
      CO(0) => \pixel_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \pixel_counter[0]_i_3_n_0\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \pixel_counter[0]_i_4_n_0\,
      S(2) => \pixel_counter[0]_i_5_n_0\,
      S(1) => \pixel_counter[0]_i_6_n_0\,
      S(0) => S(0)
    );
\pixel_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_counter_reg[8]_i_1_n_0\,
      CO(3) => \pixel_counter_reg[12]_i_1_n_0\,
      CO(2) => \pixel_counter_reg[12]_i_1_n_1\,
      CO(1) => \pixel_counter_reg[12]_i_1_n_2\,
      CO(0) => \pixel_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \pixel_counter_reg[2]_2\(3 downto 0),
      S(3) => \pixel_counter[12]_i_2_n_0\,
      S(2) => \pixel_counter[12]_i_3_n_0\,
      S(1) => \pixel_counter[12]_i_4_n_0\,
      S(0) => \pixel_counter[12]_i_5_n_0\
    );
\pixel_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_counter_reg[12]_i_1_n_0\,
      CO(3) => \pixel_counter_reg[16]_i_1_n_0\,
      CO(2) => \pixel_counter_reg[16]_i_1_n_1\,
      CO(1) => \pixel_counter_reg[16]_i_1_n_2\,
      CO(0) => \pixel_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \pixel_counter_reg[2]_3\(3 downto 0),
      S(3) => \pixel_counter[16]_i_2_n_0\,
      S(2) => \pixel_counter[16]_i_3_n_0\,
      S(1) => \pixel_counter[16]_i_4_n_0\,
      S(0) => \pixel_counter[16]_i_5_n_0\
    );
\pixel_counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_counter_reg[16]_i_1_n_0\,
      CO(3 downto 0) => \NLW_pixel_counter_reg[20]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_pixel_counter_reg[20]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \pixel_counter_reg[2]_4\(0),
      S(3 downto 1) => B"000",
      S(0) => \pixel_counter[20]_i_2_n_0\
    );
\pixel_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_counter_reg[0]_i_2_n_0\,
      CO(3) => \pixel_counter_reg[4]_i_1_n_0\,
      CO(2) => \pixel_counter_reg[4]_i_1_n_1\,
      CO(1) => \pixel_counter_reg[4]_i_1_n_2\,
      CO(0) => \pixel_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \pixel_counter_reg[2]_0\(3 downto 0),
      S(3) => \pixel_counter[4]_i_2_n_0\,
      S(2) => \pixel_counter[4]_i_3_n_0\,
      S(1) => \pixel_counter[4]_i_4_n_0\,
      S(0) => \pixel_counter[4]_i_5_n_0\
    );
\pixel_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pixel_counter_reg[4]_i_1_n_0\,
      CO(3) => \pixel_counter_reg[8]_i_1_n_0\,
      CO(2) => \pixel_counter_reg[8]_i_1_n_1\,
      CO(1) => \pixel_counter_reg[8]_i_1_n_2\,
      CO(0) => \pixel_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \pixel_counter_reg[2]_1\(3 downto 0),
      S(3) => \pixel_counter[8]_i_2_n_0\,
      S(2) => \pixel_counter[8]_i_3_n_0\,
      S(1) => \pixel_counter[8]_i_4_n_0\,
      S(0) => \pixel_counter[8]_i_5_n_0\
    );
\rdCounter[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rdCounter_reg(0),
      O => \p_0_in__3\(0)
    );
\rdCounter[10]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => rdCounter_reg(10),
      I1 => rdCounter_reg(8),
      I2 => \currentRdLineBuffer[0]_i_2__3_n_0\,
      I3 => rdCounter_reg(9),
      O => \p_0_in__3\(10)
    );
\rdCounter[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rdCounter_reg(0),
      I1 => rdCounter_reg(1),
      O => \p_0_in__3\(1)
    );
\rdCounter[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => rdCounter_reg(2),
      I1 => rdCounter_reg(0),
      I2 => rdCounter_reg(1),
      O => \p_0_in__3\(2)
    );
\rdCounter[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rdCounter_reg(3),
      I1 => rdCounter_reg(1),
      I2 => rdCounter_reg(0),
      I3 => rdCounter_reg(2),
      O => \p_0_in__3\(3)
    );
\rdCounter[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => rdCounter_reg(4),
      I1 => rdCounter_reg(2),
      I2 => rdCounter_reg(0),
      I3 => rdCounter_reg(1),
      I4 => rdCounter_reg(3),
      O => \p_0_in__3\(4)
    );
\rdCounter[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => rdCounter_reg(5),
      I1 => rdCounter_reg(2),
      I2 => rdCounter_reg(0),
      I3 => rdCounter_reg(1),
      I4 => rdCounter_reg(3),
      I5 => rdCounter_reg(4),
      O => \p_0_in__3\(5)
    );
\rdCounter[6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => rdCounter_reg(6),
      I1 => rdCounter_reg(4),
      I2 => \rdCounter[8]_i_2__2_n_0\,
      I3 => rdCounter_reg(5),
      O => \p_0_in__3\(6)
    );
\rdCounter[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => rdCounter_reg(7),
      I1 => rdCounter_reg(5),
      I2 => \rdCounter[8]_i_2__2_n_0\,
      I3 => rdCounter_reg(4),
      I4 => rdCounter_reg(6),
      O => \p_0_in__3\(7)
    );
\rdCounter[8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA6AAAAAAA"
    )
        port map (
      I0 => rdCounter_reg(8),
      I1 => rdCounter_reg(5),
      I2 => rdCounter_reg(4),
      I3 => rdCounter_reg(7),
      I4 => rdCounter_reg(6),
      I5 => \rdCounter[8]_i_2__2_n_0\,
      O => \rdCounter[8]_i_1__3_n_0\
    );
\rdCounter[8]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rdCounter_reg(2),
      I1 => rdCounter_reg(0),
      I2 => rdCounter_reg(1),
      I3 => rdCounter_reg(3),
      O => \rdCounter[8]_i_2__2_n_0\
    );
\rdCounter[9]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => rdCounter_reg(9),
      I1 => \currentRdLineBuffer[0]_i_2__3_n_0\,
      I2 => rdCounter_reg(8),
      O => \p_0_in__3\(9)
    );
\rdCounter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^e\(0),
      D => \p_0_in__3\(0),
      Q => rdCounter_reg(0),
      R => \^sr\(0)
    );
\rdCounter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^e\(0),
      D => \p_0_in__3\(10),
      Q => rdCounter_reg(10),
      R => \^sr\(0)
    );
\rdCounter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^e\(0),
      D => \p_0_in__3\(1),
      Q => rdCounter_reg(1),
      R => \^sr\(0)
    );
\rdCounter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^e\(0),
      D => \p_0_in__3\(2),
      Q => rdCounter_reg(2),
      R => \^sr\(0)
    );
\rdCounter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^e\(0),
      D => \p_0_in__3\(3),
      Q => rdCounter_reg(3),
      R => \^sr\(0)
    );
\rdCounter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^e\(0),
      D => \p_0_in__3\(4),
      Q => rdCounter_reg(4),
      R => \^sr\(0)
    );
\rdCounter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^e\(0),
      D => \p_0_in__3\(5),
      Q => rdCounter_reg(5),
      R => \^sr\(0)
    );
\rdCounter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^e\(0),
      D => \p_0_in__3\(6),
      Q => rdCounter_reg(6),
      R => \^sr\(0)
    );
\rdCounter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^e\(0),
      D => \p_0_in__3\(7),
      Q => rdCounter_reg(7),
      R => \^sr\(0)
    );
\rdCounter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^e\(0),
      D => \rdCounter[8]_i_1__3_n_0\,
      Q => rdCounter_reg(8),
      R => \^sr\(0)
    );
\rdCounter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \^e\(0),
      D => \p_0_in__3\(9),
      Q => rdCounter_reg(9),
      R => \^sr\(0)
    );
\rd_line_buffer_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axi_reset_n,
      O => \^sr\(0)
    );
rd_line_buffer_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000ECCCCCCC"
    )
        port map (
      I0 => totalPixelCounter_reg(8),
      I1 => \^e\(0),
      I2 => totalPixelCounter_reg(11),
      I3 => totalPixelCounter_reg(10),
      I4 => totalPixelCounter_reg(9),
      I5 => currentRdLineBuffer0,
      O => rd_line_buffer_i_2_n_0
    );
rd_line_buffer_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \currentRdLineBuffer[0]_i_2__3_n_0\,
      I1 => rdCounter_reg(8),
      I2 => \^e\(0),
      I3 => rdCounter_reg(9),
      I4 => rdCounter_reg(10),
      O => currentRdLineBuffer0
    );
rd_line_buffer_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => '1',
      D => rd_line_buffer_i_2_n_0,
      Q => \^e\(0),
      R => \^sr\(0)
    );
tlast_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => tlast_INST_0_i_1_n_0,
      I1 => pixel_counter_reg(2),
      I2 => pixel_counter_reg(1),
      I3 => pixel_counter_reg(0),
      I4 => pixel_counter_reg_0_sn_1,
      I5 => i_data_ready,
      O => tlast
    );
tlast_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => tlast_INST_0_i_3_n_0,
      I1 => pixel_counter_reg(17),
      I2 => pixel_counter_reg(16),
      I3 => pixel_counter_reg(20),
      I4 => pixel_counter_reg(18),
      I5 => pixel_counter_reg(19),
      O => tlast_INST_0_i_1_n_0
    );
tlast_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => pixel_counter_reg(11),
      I1 => pixel_counter_reg(12),
      I2 => pixel_counter_reg(13),
      I3 => pixel_counter_reg(14),
      I4 => \^e\(0),
      I5 => pixel_counter_reg(15),
      O => tlast_INST_0_i_3_n_0
    );
\totalPixelCounter[0]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^e\(0),
      I1 => mag_to_nms_valid,
      I2 => dir_to_nms_valid,
      O => \totalPixelCounter[0]_i_3__3_n_0\
    );
\totalPixelCounter[0]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40BF"
    )
        port map (
      I0 => \^e\(0),
      I1 => mag_to_nms_valid,
      I2 => dir_to_nms_valid,
      I3 => \totalPixelCounter_reg_n_0_[3]\,
      O => \totalPixelCounter[0]_i_5__3_n_0\
    );
\totalPixelCounter[0]_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40BF"
    )
        port map (
      I0 => \^e\(0),
      I1 => mag_to_nms_valid,
      I2 => dir_to_nms_valid,
      I3 => \totalPixelCounter_reg_n_0_[2]\,
      O => \totalPixelCounter[0]_i_6__3_n_0\
    );
\totalPixelCounter[0]_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40BF"
    )
        port map (
      I0 => \^e\(0),
      I1 => mag_to_nms_valid,
      I2 => dir_to_nms_valid,
      I3 => \totalPixelCounter_reg_n_0_[1]\,
      O => \totalPixelCounter[0]_i_7__3_n_0\
    );
\totalPixelCounter[0]_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => \^e\(0),
      I1 => mag_to_nms_valid,
      I2 => dir_to_nms_valid,
      I3 => \totalPixelCounter_reg_n_0_[0]\,
      O => \totalPixelCounter[0]_i_8__3_n_0\
    );
\totalPixelCounter[4]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40BF"
    )
        port map (
      I0 => \^e\(0),
      I1 => mag_to_nms_valid,
      I2 => dir_to_nms_valid,
      I3 => \totalPixelCounter_reg_n_0_[7]\,
      O => \totalPixelCounter[4]_i_2__3_n_0\
    );
\totalPixelCounter[4]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40BF"
    )
        port map (
      I0 => \^e\(0),
      I1 => mag_to_nms_valid,
      I2 => dir_to_nms_valid,
      I3 => \totalPixelCounter_reg_n_0_[6]\,
      O => \totalPixelCounter[4]_i_3__3_n_0\
    );
\totalPixelCounter[4]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40BF"
    )
        port map (
      I0 => \^e\(0),
      I1 => mag_to_nms_valid,
      I2 => dir_to_nms_valid,
      I3 => \totalPixelCounter_reg_n_0_[5]\,
      O => \totalPixelCounter[4]_i_4__3_n_0\
    );
\totalPixelCounter[4]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40BF"
    )
        port map (
      I0 => \^e\(0),
      I1 => mag_to_nms_valid,
      I2 => dir_to_nms_valid,
      I3 => \totalPixelCounter_reg_n_0_[4]\,
      O => \totalPixelCounter[4]_i_5__3_n_0\
    );
\totalPixelCounter[8]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6555"
    )
        port map (
      I0 => totalPixelCounter_reg(11),
      I1 => \^e\(0),
      I2 => mag_to_nms_valid,
      I3 => dir_to_nms_valid,
      O => \totalPixelCounter[8]_i_2__3_n_0\
    );
\totalPixelCounter[8]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40BF"
    )
        port map (
      I0 => \^e\(0),
      I1 => mag_to_nms_valid,
      I2 => dir_to_nms_valid,
      I3 => totalPixelCounter_reg(10),
      O => \totalPixelCounter[8]_i_3__3_n_0\
    );
\totalPixelCounter[8]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40BF"
    )
        port map (
      I0 => \^e\(0),
      I1 => mag_to_nms_valid,
      I2 => dir_to_nms_valid,
      I3 => totalPixelCounter_reg(9),
      O => \totalPixelCounter[8]_i_4__3_n_0\
    );
\totalPixelCounter[8]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40BF"
    )
        port map (
      I0 => \^e\(0),
      I1 => mag_to_nms_valid,
      I2 => dir_to_nms_valid,
      I3 => totalPixelCounter_reg(8),
      O => \totalPixelCounter[8]_i_5__3_n_0\
    );
\totalPixelCounter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[0]_i_2__3_n_7\,
      Q => \totalPixelCounter_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\totalPixelCounter_reg[0]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \totalPixelCounter_reg[0]_i_2__3_n_0\,
      CO(2) => \totalPixelCounter_reg[0]_i_2__3_n_1\,
      CO(1) => \totalPixelCounter_reg[0]_i_2__3_n_2\,
      CO(0) => \totalPixelCounter_reg[0]_i_2__3_n_3\,
      CYINIT => \totalPixelCounter[0]_i_3__3_n_0\,
      DI(3) => \totalPixelCounter_reg_n_0_[3]\,
      DI(2) => \totalPixelCounter_reg_n_0_[2]\,
      DI(1) => \totalPixelCounter_reg_n_0_[1]\,
      DI(0) => DI(0),
      O(3) => \totalPixelCounter_reg[0]_i_2__3_n_4\,
      O(2) => \totalPixelCounter_reg[0]_i_2__3_n_5\,
      O(1) => \totalPixelCounter_reg[0]_i_2__3_n_6\,
      O(0) => \totalPixelCounter_reg[0]_i_2__3_n_7\,
      S(3) => \totalPixelCounter[0]_i_5__3_n_0\,
      S(2) => \totalPixelCounter[0]_i_6__3_n_0\,
      S(1) => \totalPixelCounter[0]_i_7__3_n_0\,
      S(0) => \totalPixelCounter[0]_i_8__3_n_0\
    );
\totalPixelCounter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[8]_i_1__3_n_5\,
      Q => totalPixelCounter_reg(10),
      R => \^sr\(0)
    );
\totalPixelCounter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[8]_i_1__3_n_4\,
      Q => totalPixelCounter_reg(11),
      R => \^sr\(0)
    );
\totalPixelCounter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[0]_i_2__3_n_6\,
      Q => \totalPixelCounter_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\totalPixelCounter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[0]_i_2__3_n_5\,
      Q => \totalPixelCounter_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\totalPixelCounter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[0]_i_2__3_n_4\,
      Q => \totalPixelCounter_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\totalPixelCounter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[4]_i_1__3_n_7\,
      Q => \totalPixelCounter_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\totalPixelCounter_reg[4]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \totalPixelCounter_reg[0]_i_2__3_n_0\,
      CO(3) => \totalPixelCounter_reg[4]_i_1__3_n_0\,
      CO(2) => \totalPixelCounter_reg[4]_i_1__3_n_1\,
      CO(1) => \totalPixelCounter_reg[4]_i_1__3_n_2\,
      CO(0) => \totalPixelCounter_reg[4]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => \totalPixelCounter_reg_n_0_[7]\,
      DI(2) => \totalPixelCounter_reg_n_0_[6]\,
      DI(1) => \totalPixelCounter_reg_n_0_[5]\,
      DI(0) => \totalPixelCounter_reg_n_0_[4]\,
      O(3) => \totalPixelCounter_reg[4]_i_1__3_n_4\,
      O(2) => \totalPixelCounter_reg[4]_i_1__3_n_5\,
      O(1) => \totalPixelCounter_reg[4]_i_1__3_n_6\,
      O(0) => \totalPixelCounter_reg[4]_i_1__3_n_7\,
      S(3) => \totalPixelCounter[4]_i_2__3_n_0\,
      S(2) => \totalPixelCounter[4]_i_3__3_n_0\,
      S(1) => \totalPixelCounter[4]_i_4__3_n_0\,
      S(0) => \totalPixelCounter[4]_i_5__3_n_0\
    );
\totalPixelCounter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[4]_i_1__3_n_6\,
      Q => \totalPixelCounter_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\totalPixelCounter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[4]_i_1__3_n_5\,
      Q => \totalPixelCounter_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\totalPixelCounter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[4]_i_1__3_n_4\,
      Q => \totalPixelCounter_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\totalPixelCounter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[8]_i_1__3_n_7\,
      Q => totalPixelCounter_reg(8),
      R => \^sr\(0)
    );
\totalPixelCounter_reg[8]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \totalPixelCounter_reg[4]_i_1__3_n_0\,
      CO(3) => \NLW_totalPixelCounter_reg[8]_i_1__3_CO_UNCONNECTED\(3),
      CO(2) => \totalPixelCounter_reg[8]_i_1__3_n_1\,
      CO(1) => \totalPixelCounter_reg[8]_i_1__3_n_2\,
      CO(0) => \totalPixelCounter_reg[8]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => totalPixelCounter_reg(10 downto 8),
      O(3) => \totalPixelCounter_reg[8]_i_1__3_n_4\,
      O(2) => \totalPixelCounter_reg[8]_i_1__3_n_5\,
      O(1) => \totalPixelCounter_reg[8]_i_1__3_n_6\,
      O(0) => \totalPixelCounter_reg[8]_i_1__3_n_7\,
      S(3) => \totalPixelCounter[8]_i_2__3_n_0\,
      S(2) => \totalPixelCounter[8]_i_3__3_n_0\,
      S(1) => \totalPixelCounter[8]_i_4__3_n_0\,
      S(0) => \totalPixelCounter[8]_i_5__3_n_0\
    );
\totalPixelCounter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_clk,
      CE => \totalPixelCounter_reg[11]_0\,
      D => \totalPixelCounter_reg[8]_i_1__3_n_6\,
      Q => totalPixelCounter_reg(9),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageProcessTop is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Gx2_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Gx2_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Gx2_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Gx2_reg_2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Gx2_reg_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mult_y_reg[8][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mult_y_reg[7][10]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mult_y_reg[6][9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mult_x_reg[5][10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_line_buffer_reg : out STD_LOGIC;
    tlast : out STD_LOGIC;
    m_axi_data : out STD_LOGIC_VECTOR ( 0 to 0 );
    o_intr : out STD_LOGIC;
    axi_clk : in STD_LOGIC;
    \magnitude_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \magnitude_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \magnitude_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \magnitude_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \magnitude_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \magnitude_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \magnitude_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \magnitude_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    Gy2_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    Gx2_reg_i_44 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Gx2_reg_i_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_data_valid : in STD_LOGIC;
    i_data_ready : in STD_LOGIC;
    axi_reset_n : in STD_LOGIC;
    s_axi_data : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageProcessTop;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageProcessTop is
  signal IC2_n_1 : STD_LOGIC;
  signal IC2_n_2 : STD_LOGIC;
  signal IC2_n_3 : STD_LOGIC;
  signal IC2_n_4 : STD_LOGIC;
  signal IC2_n_5 : STD_LOGIC;
  signal IC2_n_52 : STD_LOGIC;
  signal IC2_n_53 : STD_LOGIC;
  signal IC2_n_54 : STD_LOGIC;
  signal IC2_n_55 : STD_LOGIC;
  signal IC2_n_56 : STD_LOGIC;
  signal IC2_n_57 : STD_LOGIC;
  signal IC2_n_58 : STD_LOGIC;
  signal IC2_n_59 : STD_LOGIC;
  signal IC2_n_6 : STD_LOGIC;
  signal IC2_n_60 : STD_LOGIC;
  signal IC2_n_61 : STD_LOGIC;
  signal IC2_n_62 : STD_LOGIC;
  signal IC2_n_63 : STD_LOGIC;
  signal IC2_n_64 : STD_LOGIC;
  signal IC2_n_65 : STD_LOGIC;
  signal IC2_n_66 : STD_LOGIC;
  signal IC2_n_67 : STD_LOGIC;
  signal IC2_n_68 : STD_LOGIC;
  signal IC2_n_69 : STD_LOGIC;
  signal IC2_n_7 : STD_LOGIC;
  signal IC2_n_70 : STD_LOGIC;
  signal IC2_n_71 : STD_LOGIC;
  signal IC2_n_72 : STD_LOGIC;
  signal IC2_n_73 : STD_LOGIC;
  signal IC2_n_74 : STD_LOGIC;
  signal IC2_n_75 : STD_LOGIC;
  signal IC2_n_76 : STD_LOGIC;
  signal IC2_n_77 : STD_LOGIC;
  signal IC2_n_78 : STD_LOGIC;
  signal IC2_n_79 : STD_LOGIC;
  signal IC2_n_8 : STD_LOGIC;
  signal IC2_n_80 : STD_LOGIC;
  signal IC2_n_81 : STD_LOGIC;
  signal IC2_n_82 : STD_LOGIC;
  signal IC2_n_83 : STD_LOGIC;
  signal IC3_n_9 : STD_LOGIC;
  signal IC4_n_1 : STD_LOGIC;
  signal IC4_n_5 : STD_LOGIC;
  signal IC4_n_6 : STD_LOGIC;
  signal IC4_n_7 : STD_LOGIC;
  signal IC4_n_9 : STD_LOGIC;
  signal IC5_n_0 : STD_LOGIC;
  signal IC5_n_10 : STD_LOGIC;
  signal IC5_n_11 : STD_LOGIC;
  signal IC5_n_12 : STD_LOGIC;
  signal IC5_n_13 : STD_LOGIC;
  signal IC5_n_14 : STD_LOGIC;
  signal IC5_n_15 : STD_LOGIC;
  signal IC5_n_16 : STD_LOGIC;
  signal IC5_n_17 : STD_LOGIC;
  signal IC5_n_18 : STD_LOGIC;
  signal IC5_n_19 : STD_LOGIC;
  signal IC5_n_2 : STD_LOGIC;
  signal IC5_n_20 : STD_LOGIC;
  signal IC5_n_21 : STD_LOGIC;
  signal IC5_n_22 : STD_LOGIC;
  signal IC5_n_23 : STD_LOGIC;
  signal IC5_n_24 : STD_LOGIC;
  signal IC5_n_25 : STD_LOGIC;
  signal IC5_n_26 : STD_LOGIC;
  signal IC5_n_5 : STD_LOGIC;
  signal IC5_n_6 : STD_LOGIC;
  signal IC5_n_7 : STD_LOGIC;
  signal IC5_n_8 : STD_LOGIC;
  signal IC5_n_9 : STD_LOGIC;
  signal data_from_dt : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data_from_et : STD_LOGIC_VECTOR ( 7 to 7 );
  signal data_from_gaussian : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data_from_gaussian_valid : STD_LOGIC;
  signal data_from_nms : STD_LOGIC_VECTOR ( 7 to 7 );
  signal data_from_sobel_valid : STD_LOGIC;
  signal data_to_gaussian : STD_LOGIC_VECTOR ( 71 downto 0 );
  signal data_to_gaussian_valid : STD_LOGIC;
  signal data_to_sobel : STD_LOGIC_VECTOR ( 64 downto 0 );
  signal data_to_sobel_valid : STD_LOGIC;
  signal dir_from_sobel : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dir_to_nms : STD_LOGIC_VECTOR ( 34 downto 32 );
  signal dir_to_nms_valid : STD_LOGIC;
  signal gb_n_2 : STD_LOGIC;
  signal mag_from_sobel : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mag_to_nms : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal mag_to_nms_valid : STD_LOGIC;
  signal n1_n_0 : STD_LOGIC;
  signal n1_n_2 : STD_LOGIC;
  signal n1_n_3 : STD_LOGIC;
  signal n1_n_4 : STD_LOGIC;
  signal n1_n_5 : STD_LOGIC;
  signal n1_n_6 : STD_LOGIC;
  signal n1_n_7 : STD_LOGIC;
  signal n1_n_8 : STD_LOGIC;
  signal \pixel_counter[0]_i_7_n_0\ : STD_LOGIC;
  signal pixel_counter_reg : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \^rd_line_buffer_reg\ : STD_LOGIC;
  signal s1_n_31 : STD_LOGIC;
  signal s1_n_32 : STD_LOGIC;
  signal tlast_INST_0_i_2_n_0 : STD_LOGIC;
  signal tlast_INST_0_i_4_n_0 : STD_LOGIC;
  signal totalPixelCounter10_out : STD_LOGIC;
  signal totalPixelCounter10_out_0 : STD_LOGIC;
  signal totalPixelCounter10_out_1 : STD_LOGIC;
begin
  rd_line_buffer_reg <= \^rd_line_buffer_reg\;
IC1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageControl
     port map (
      SR(0) => IC5_n_0,
      axi_clk => axi_clk,
      axi_reset_n => axi_reset_n,
      data_to_gaussian(71 downto 0) => data_to_gaussian(71 downto 0),
      data_to_gaussian_valid => data_to_gaussian_valid,
      i_data_valid => i_data_valid,
      o_intr => o_intr,
      s_axi_data(7 downto 0) => s_axi_data(7 downto 0)
    );
IC2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageControl_0
     port map (
      D(7) => IC2_n_1,
      D(6) => IC2_n_2,
      D(5) => IC2_n_3,
      D(4) => IC2_n_4,
      D(3) => IC2_n_5,
      D(2) => IC2_n_6,
      D(1) => IC2_n_7,
      D(0) => IC2_n_8,
      DI(0) => totalPixelCounter10_out_0,
      E(0) => data_from_gaussian_valid,
      Q(7 downto 0) => data_from_gaussian(7 downto 0),
      SR(0) => IC5_n_0,
      axi_clk => axi_clk,
      axi_reset_n => axi_reset_n,
      \currentRdLineBuffer_reg[1]_0\(42) => data_to_sobel(64),
      \currentRdLineBuffer_reg[1]_0\(41 downto 33) => data_to_sobel(56 downto 48),
      \currentRdLineBuffer_reg[1]_0\(32) => data_to_sobel(40),
      \currentRdLineBuffer_reg[1]_0\(31 downto 0) => data_to_sobel(31 downto 0),
      \currentRdLineBuffer_reg[1]_1\(7) => IC2_n_52,
      \currentRdLineBuffer_reg[1]_1\(6) => IC2_n_53,
      \currentRdLineBuffer_reg[1]_1\(5) => IC2_n_54,
      \currentRdLineBuffer_reg[1]_1\(4) => IC2_n_55,
      \currentRdLineBuffer_reg[1]_1\(3) => IC2_n_56,
      \currentRdLineBuffer_reg[1]_1\(2) => IC2_n_57,
      \currentRdLineBuffer_reg[1]_1\(1) => IC2_n_58,
      \currentRdLineBuffer_reg[1]_1\(0) => IC2_n_59,
      \currentRdLineBuffer_reg[1]_2\(7) => IC2_n_60,
      \currentRdLineBuffer_reg[1]_2\(6) => IC2_n_61,
      \currentRdLineBuffer_reg[1]_2\(5) => IC2_n_62,
      \currentRdLineBuffer_reg[1]_2\(4) => IC2_n_63,
      \currentRdLineBuffer_reg[1]_2\(3) => IC2_n_64,
      \currentRdLineBuffer_reg[1]_2\(2) => IC2_n_65,
      \currentRdLineBuffer_reg[1]_2\(1) => IC2_n_66,
      \currentRdLineBuffer_reg[1]_2\(0) => IC2_n_67,
      \currentRdLineBuffer_reg[1]_3\(7) => IC2_n_68,
      \currentRdLineBuffer_reg[1]_3\(6) => IC2_n_69,
      \currentRdLineBuffer_reg[1]_3\(5) => IC2_n_70,
      \currentRdLineBuffer_reg[1]_3\(4) => IC2_n_71,
      \currentRdLineBuffer_reg[1]_3\(3) => IC2_n_72,
      \currentRdLineBuffer_reg[1]_3\(2) => IC2_n_73,
      \currentRdLineBuffer_reg[1]_3\(1) => IC2_n_74,
      \currentRdLineBuffer_reg[1]_3\(0) => IC2_n_75,
      \currentRdLineBuffer_reg[1]_4\(7) => IC2_n_76,
      \currentRdLineBuffer_reg[1]_4\(6) => IC2_n_77,
      \currentRdLineBuffer_reg[1]_4\(5) => IC2_n_78,
      \currentRdLineBuffer_reg[1]_4\(4) => IC2_n_79,
      \currentRdLineBuffer_reg[1]_4\(3) => IC2_n_80,
      \currentRdLineBuffer_reg[1]_4\(2) => IC2_n_81,
      \currentRdLineBuffer_reg[1]_4\(1) => IC2_n_82,
      \currentRdLineBuffer_reg[1]_4\(0) => IC2_n_83,
      data_to_sobel_valid => data_to_sobel_valid,
      \totalPixelCounter_reg[11]_0\ => gb_n_2
    );
IC3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageControl_1
     port map (
      DI(0) => totalPixelCounter10_out_1,
      Q(7 downto 0) => mag_from_sobel(7 downto 0),
      SR(0) => IC5_n_0,
      axi_clk => axi_clk,
      axi_reset_n => axi_reset_n,
      \currentRdLineBuffer_reg[1]_0\(7 downto 0) => mag_to_nms(39 downto 32),
      \currentRdLineBuffer_reg[1]_1\ => IC3_n_9,
      data_from_sobel_valid => data_from_sobel_valid,
      dir_to_nms(2 downto 0) => dir_to_nms(34 downto 32),
      mag_to_nms_valid => mag_to_nms_valid,
      \totalPixelCounter_reg[11]_0\ => s1_n_31
    );
IC4: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageControl_2
     port map (
      DI(0) => totalPixelCounter10_out,
      E(0) => IC4_n_5,
      SR(0) => IC5_n_0,
      axi_clk => axi_clk,
      axi_reset_n => axi_reset_n,
      \currentRdLineBuffer_reg[1]_0\(2 downto 0) => dir_to_nms(34 downto 32),
      data_from_sobel_valid => data_from_sobel_valid,
      \data_out_reg[0]\ => IC3_n_9,
      dir_from_sobel(1 downto 0) => dir_from_sobel(1 downto 0),
      dir_to_nms_valid => dir_to_nms_valid,
      mag_to_nms_valid => mag_to_nms_valid,
      rd_line_buffer_reg_0 => IC4_n_1,
      rd_line_buffer_reg_1 => IC4_n_6,
      rd_line_buffer_reg_2 => IC4_n_7,
      rd_line_buffer_reg_3 => IC4_n_9,
      \totalPixelCounter_reg[11]_0\ => s1_n_32,
      \totalPixelCounter_reg[11]_1\(0) => \^rd_line_buffer_reg\
    );
IC5: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageControl_3
     port map (
      DI(0) => totalPixelCounter10_out,
      E(0) => \^rd_line_buffer_reg\,
      O(3) => IC5_n_5,
      O(2) => IC5_n_6,
      O(1) => IC5_n_7,
      O(0) => IC5_n_8,
      S(0) => \pixel_counter[0]_i_7_n_0\,
      SR(0) => IC5_n_0,
      axi_clk => axi_clk,
      axi_reset_n => axi_reset_n,
      data_from_et(0) => data_from_et(7),
      data_out(7 downto 0) => data_from_dt(7 downto 0),
      \data_out[7]_i_5__0\ => IC5_n_26,
      dir_to_nms_valid => dir_to_nms_valid,
      i_data_ready => i_data_ready,
      m_axi_data(0) => m_axi_data(0),
      mag_to_nms_valid => mag_to_nms_valid,
      pixel_counter_reg(20 downto 0) => pixel_counter_reg(20 downto 0),
      \pixel_counter_reg[2]_0\(3) => IC5_n_9,
      \pixel_counter_reg[2]_0\(2) => IC5_n_10,
      \pixel_counter_reg[2]_0\(1) => IC5_n_11,
      \pixel_counter_reg[2]_0\(0) => IC5_n_12,
      \pixel_counter_reg[2]_1\(3) => IC5_n_13,
      \pixel_counter_reg[2]_1\(2) => IC5_n_14,
      \pixel_counter_reg[2]_1\(1) => IC5_n_15,
      \pixel_counter_reg[2]_1\(0) => IC5_n_16,
      \pixel_counter_reg[2]_2\(3) => IC5_n_17,
      \pixel_counter_reg[2]_2\(2) => IC5_n_18,
      \pixel_counter_reg[2]_2\(1) => IC5_n_19,
      \pixel_counter_reg[2]_2\(0) => IC5_n_20,
      \pixel_counter_reg[2]_3\(3) => IC5_n_21,
      \pixel_counter_reg[2]_3\(2) => IC5_n_22,
      \pixel_counter_reg[2]_3\(1) => IC5_n_23,
      \pixel_counter_reg[2]_3\(0) => IC5_n_24,
      \pixel_counter_reg[2]_4\(0) => IC5_n_25,
      pixel_counter_reg_0_sp_1 => tlast_INST_0_i_2_n_0,
      pixel_counter_reg_2_sp_1 => IC5_n_2,
      tlast => tlast,
      \totalPixelCounter_reg[11]_0\ => IC4_n_9,
      \writePointer_reg[0]\(0) => IC4_n_5
    );
dt1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_double_threshold
     port map (
      Q(7 downto 0) => data_from_dt(7 downto 0),
      SS(0) => n1_n_8,
      axi_clk => axi_clk,
      data_from_nms(0) => data_from_nms(7),
      \data_out_reg[0]_0\ => n1_n_7,
      \data_out_reg[1]_0\ => n1_n_6,
      \data_out_reg[2]_0\ => n1_n_5,
      \data_out_reg[3]_0\ => n1_n_4,
      \data_out_reg[4]_0\ => n1_n_3,
      \data_out_reg[5]_0\ => n1_n_2,
      \data_out_reg[6]_0\ => n1_n_0,
      \data_out_reg[7]_0\ => IC4_n_6
    );
et1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_edge_track
     port map (
      axi_clk => axi_clk,
      data_from_et(0) => data_from_et(7),
      \data_out_reg[7]_0\ => IC5_n_26
    );
gb: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gaussian_blur
     port map (
      DI(0) => totalPixelCounter10_out_0,
      E(0) => data_from_gaussian_valid,
      Q(7 downto 0) => data_from_gaussian(7 downto 0),
      axi_clk => axi_clk,
      convolved_data_valid_reg_0 => gb_n_2,
      data_to_gaussian(71 downto 0) => data_to_gaussian(71 downto 0),
      data_to_gaussian_valid => data_to_gaussian_valid,
      \totalPixelCounter_reg[11]\(0) => data_to_sobel_valid
    );
n1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_non_max_suppr
     port map (
      SS(0) => n1_n_8,
      axi_clk => axi_clk,
      \data_out_reg[0]_0\ => IC4_n_1,
      \data_out_reg[7]_0\(0) => data_from_nms(7),
      \data_out_reg[7]_1\ => IC4_n_7,
      \data_out_reg[7]_2\(7 downto 0) => mag_to_nms(39 downto 32),
      dir_to_nms_valid => dir_to_nms_valid,
      mag_to_nms_valid => mag_to_nms_valid,
      rd_line_buffer_reg => n1_n_0,
      rd_line_buffer_reg_0 => n1_n_2,
      rd_line_buffer_reg_1 => n1_n_3,
      rd_line_buffer_reg_2 => n1_n_4,
      rd_line_buffer_reg_3 => n1_n_5,
      rd_line_buffer_reg_4 => n1_n_6,
      rd_line_buffer_reg_5 => n1_n_7
    );
\pixel_counter[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pixel_counter_reg(0),
      O => \pixel_counter[0]_i_7_n_0\
    );
\pixel_counter_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => IC5_n_2,
      CLR => IC5_n_0,
      D => IC5_n_8,
      Q => pixel_counter_reg(0)
    );
\pixel_counter_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => IC5_n_2,
      CLR => IC5_n_0,
      D => IC5_n_14,
      Q => pixel_counter_reg(10)
    );
\pixel_counter_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => IC5_n_2,
      CLR => IC5_n_0,
      D => IC5_n_13,
      Q => pixel_counter_reg(11)
    );
\pixel_counter_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => IC5_n_2,
      CLR => IC5_n_0,
      D => IC5_n_20,
      Q => pixel_counter_reg(12)
    );
\pixel_counter_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => IC5_n_2,
      CLR => IC5_n_0,
      D => IC5_n_19,
      Q => pixel_counter_reg(13)
    );
\pixel_counter_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => IC5_n_2,
      CLR => IC5_n_0,
      D => IC5_n_18,
      Q => pixel_counter_reg(14)
    );
\pixel_counter_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => IC5_n_2,
      CLR => IC5_n_0,
      D => IC5_n_17,
      Q => pixel_counter_reg(15)
    );
\pixel_counter_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => IC5_n_2,
      CLR => IC5_n_0,
      D => IC5_n_24,
      Q => pixel_counter_reg(16)
    );
\pixel_counter_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => IC5_n_2,
      CLR => IC5_n_0,
      D => IC5_n_23,
      Q => pixel_counter_reg(17)
    );
\pixel_counter_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => IC5_n_2,
      CLR => IC5_n_0,
      D => IC5_n_22,
      Q => pixel_counter_reg(18)
    );
\pixel_counter_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => IC5_n_2,
      CLR => IC5_n_0,
      D => IC5_n_21,
      Q => pixel_counter_reg(19)
    );
\pixel_counter_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => IC5_n_2,
      CLR => IC5_n_0,
      D => IC5_n_7,
      Q => pixel_counter_reg(1)
    );
\pixel_counter_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => IC5_n_2,
      CLR => IC5_n_0,
      D => IC5_n_25,
      Q => pixel_counter_reg(20)
    );
\pixel_counter_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => IC5_n_2,
      CLR => IC5_n_0,
      D => IC5_n_6,
      Q => pixel_counter_reg(2)
    );
\pixel_counter_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => IC5_n_2,
      CLR => IC5_n_0,
      D => IC5_n_5,
      Q => pixel_counter_reg(3)
    );
\pixel_counter_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => IC5_n_2,
      CLR => IC5_n_0,
      D => IC5_n_12,
      Q => pixel_counter_reg(4)
    );
\pixel_counter_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => IC5_n_2,
      CLR => IC5_n_0,
      D => IC5_n_11,
      Q => pixel_counter_reg(5)
    );
\pixel_counter_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => IC5_n_2,
      CLR => IC5_n_0,
      D => IC5_n_10,
      Q => pixel_counter_reg(6)
    );
\pixel_counter_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => IC5_n_2,
      CLR => IC5_n_0,
      D => IC5_n_9,
      Q => pixel_counter_reg(7)
    );
\pixel_counter_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => IC5_n_2,
      CLR => IC5_n_0,
      D => IC5_n_16,
      Q => pixel_counter_reg(8)
    );
\pixel_counter_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => axi_clk,
      CE => IC5_n_2,
      CLR => IC5_n_0,
      D => IC5_n_15,
      Q => pixel_counter_reg(9)
    );
s1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel
     port map (
      CO(0) => CO(0),
      D(7) => IC2_n_60,
      D(6) => IC2_n_61,
      D(5) => IC2_n_62,
      D(4) => IC2_n_63,
      D(3) => IC2_n_64,
      D(2) => IC2_n_65,
      D(1) => IC2_n_66,
      D(0) => IC2_n_67,
      DI(0) => DI(0),
      E(0) => data_to_sobel_valid,
      Gx2_reg_0(3 downto 0) => Gx2_reg(3 downto 0),
      Gx2_reg_1(3 downto 0) => Gx2_reg_0(3 downto 0),
      Gx2_reg_2(3 downto 0) => Gx2_reg_1(3 downto 0),
      Gx2_reg_3(3 downto 0) => Gx2_reg_2(3 downto 0),
      Gx2_reg_4(0) => Gx2_reg_3(0),
      Gx2_reg_i_44_0(0) => Gx2_reg_i_44(0),
      Gx2_reg_i_5_0(0) => Gx2_reg_i_5(0),
      Gy2_reg_0(0) => Gy2_reg(0),
      O(3 downto 0) => O(3 downto 0),
      Q(7 downto 0) => mag_from_sobel(7 downto 0),
      S(0) => S(0),
      axi_clk => axi_clk,
      convolved_data_valid_reg_0(0) => totalPixelCounter10_out_1,
      convolved_data_valid_reg_1 => s1_n_31,
      convolved_data_valid_reg_2 => s1_n_32,
      data_from_sobel_valid => data_from_sobel_valid,
      dir_from_sobel(1 downto 0) => dir_from_sobel(1 downto 0),
      dir_to_nms_valid => dir_to_nms_valid,
      mag_to_nms_valid => mag_to_nms_valid,
      \magnitude_reg[0]_0\(0) => \magnitude_reg[0]\(0),
      \magnitude_reg[1]_0\(0) => \magnitude_reg[1]\(0),
      \magnitude_reg[2]_0\(0) => \magnitude_reg[2]\(0),
      \magnitude_reg[3]_0\(0) => \magnitude_reg[3]\(0),
      \magnitude_reg[4]_0\(0) => \magnitude_reg[4]\(0),
      \magnitude_reg[5]_0\(0) => \magnitude_reg[5]\(0),
      \magnitude_reg[6]_0\(0) => \magnitude_reg[6]\(0),
      \magnitude_reg[7]_0\(0) => \magnitude_reg[7]\(0),
      \mult_x_reg[2][9]_0\(7) => IC2_n_1,
      \mult_x_reg[2][9]_0\(6) => IC2_n_2,
      \mult_x_reg[2][9]_0\(5) => IC2_n_3,
      \mult_x_reg[2][9]_0\(4) => IC2_n_4,
      \mult_x_reg[2][9]_0\(3) => IC2_n_5,
      \mult_x_reg[2][9]_0\(2) => IC2_n_6,
      \mult_x_reg[2][9]_0\(1) => IC2_n_7,
      \mult_x_reg[2][9]_0\(0) => IC2_n_8,
      \mult_x_reg[5][10]_0\(0) => \mult_x_reg[5][10]\(0),
      \mult_x_reg[5][10]_1\(7) => IC2_n_52,
      \mult_x_reg[5][10]_1\(6) => IC2_n_53,
      \mult_x_reg[5][10]_1\(5) => IC2_n_54,
      \mult_x_reg[5][10]_1\(4) => IC2_n_55,
      \mult_x_reg[5][10]_1\(3) => IC2_n_56,
      \mult_x_reg[5][10]_1\(2) => IC2_n_57,
      \mult_x_reg[5][10]_1\(1) => IC2_n_58,
      \mult_x_reg[5][10]_1\(0) => IC2_n_59,
      \mult_y_reg[6][9]_0\(0) => \mult_y_reg[6][9]\(0),
      \mult_y_reg[6][9]_1\(7) => IC2_n_76,
      \mult_y_reg[6][9]_1\(6) => IC2_n_77,
      \mult_y_reg[6][9]_1\(5) => IC2_n_78,
      \mult_y_reg[6][9]_1\(4) => IC2_n_79,
      \mult_y_reg[6][9]_1\(3) => IC2_n_80,
      \mult_y_reg[6][9]_1\(2) => IC2_n_81,
      \mult_y_reg[6][9]_1\(1) => IC2_n_82,
      \mult_y_reg[6][9]_1\(0) => IC2_n_83,
      \mult_y_reg[7][10]_0\(1 downto 0) => \mult_y_reg[7][10]\(1 downto 0),
      \mult_y_reg[7][10]_1\(7) => IC2_n_68,
      \mult_y_reg[7][10]_1\(6) => IC2_n_69,
      \mult_y_reg[7][10]_1\(5) => IC2_n_70,
      \mult_y_reg[7][10]_1\(4) => IC2_n_71,
      \mult_y_reg[7][10]_1\(3) => IC2_n_72,
      \mult_y_reg[7][10]_1\(2) => IC2_n_73,
      \mult_y_reg[7][10]_1\(1) => IC2_n_74,
      \mult_y_reg[7][10]_1\(0) => IC2_n_75,
      \mult_y_reg[8][0]_0\(42) => data_to_sobel(64),
      \mult_y_reg[8][0]_0\(41 downto 33) => data_to_sobel(56 downto 48),
      \mult_y_reg[8][0]_0\(32) => data_to_sobel(40),
      \mult_y_reg[8][0]_0\(31 downto 0) => data_to_sobel(31 downto 0),
      \mult_y_reg[8][9]_0\(0) => \mult_y_reg[8][9]\(0)
    );
tlast_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => pixel_counter_reg(3),
      I1 => pixel_counter_reg(4),
      I2 => pixel_counter_reg(5),
      I3 => pixel_counter_reg(6),
      I4 => tlast_INST_0_i_4_n_0,
      O => tlast_INST_0_i_2_n_0
    );
tlast_INST_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pixel_counter_reg(10),
      I1 => pixel_counter_reg(9),
      I2 => pixel_counter_reg(8),
      I3 => pixel_counter_reg(7),
      O => tlast_INST_0_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    axi_clk : in STD_LOGIC;
    axi_reset_n : in STD_LOGIC;
    i_data_valid : in STD_LOGIC;
    s_axi_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    o_data_ready : out STD_LOGIC;
    o_data_valid : out STD_LOGIC;
    m_axi_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    tlast : out STD_LOGIC;
    i_data_ready : in STD_LOGIC;
    o_intr : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_imageProcessTop_0_0,imageProcessTop,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "imageProcessTop,Vivado 2019.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal Gx2_reg_i_22_n_0 : STD_LOGIC;
  signal Gx2_reg_i_54_n_0 : STD_LOGIC;
  signal Gy2_reg_i_21_n_0 : STD_LOGIC;
  signal Gy2_reg_i_29_n_0 : STD_LOGIC;
  signal Gy2_reg_i_30_n_0 : STD_LOGIC;
  signal \^i_data_ready\ : STD_LOGIC;
  signal inst_n_0 : STD_LOGIC;
  signal inst_n_1 : STD_LOGIC;
  signal inst_n_10 : STD_LOGIC;
  signal inst_n_11 : STD_LOGIC;
  signal inst_n_12 : STD_LOGIC;
  signal inst_n_13 : STD_LOGIC;
  signal inst_n_14 : STD_LOGIC;
  signal inst_n_15 : STD_LOGIC;
  signal inst_n_16 : STD_LOGIC;
  signal inst_n_17 : STD_LOGIC;
  signal inst_n_18 : STD_LOGIC;
  signal inst_n_19 : STD_LOGIC;
  signal inst_n_2 : STD_LOGIC;
  signal inst_n_20 : STD_LOGIC;
  signal inst_n_21 : STD_LOGIC;
  signal inst_n_22 : STD_LOGIC;
  signal inst_n_23 : STD_LOGIC;
  signal inst_n_24 : STD_LOGIC;
  signal inst_n_25 : STD_LOGIC;
  signal inst_n_26 : STD_LOGIC;
  signal inst_n_3 : STD_LOGIC;
  signal inst_n_4 : STD_LOGIC;
  signal inst_n_5 : STD_LOGIC;
  signal inst_n_6 : STD_LOGIC;
  signal inst_n_7 : STD_LOGIC;
  signal inst_n_8 : STD_LOGIC;
  signal inst_n_9 : STD_LOGIC;
  signal \^m_axi_data\ : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \magnitude[0]_i_11_n_0\ : STD_LOGIC;
  signal \magnitude[0]_i_12_n_0\ : STD_LOGIC;
  signal \magnitude[0]_i_13_n_0\ : STD_LOGIC;
  signal \magnitude[0]_i_14_n_0\ : STD_LOGIC;
  signal \magnitude[0]_i_16_n_0\ : STD_LOGIC;
  signal \magnitude[0]_i_17_n_0\ : STD_LOGIC;
  signal \magnitude[0]_i_18_n_0\ : STD_LOGIC;
  signal \magnitude[0]_i_19_n_0\ : STD_LOGIC;
  signal \magnitude[0]_i_20_n_0\ : STD_LOGIC;
  signal \magnitude[0]_i_21_n_0\ : STD_LOGIC;
  signal \magnitude[0]_i_22_n_0\ : STD_LOGIC;
  signal \magnitude[0]_i_23_n_0\ : STD_LOGIC;
  signal \magnitude[0]_i_4_n_0\ : STD_LOGIC;
  signal \magnitude[0]_i_6_n_0\ : STD_LOGIC;
  signal \magnitude[0]_i_7_n_0\ : STD_LOGIC;
  signal \magnitude[0]_i_8_n_0\ : STD_LOGIC;
  signal \magnitude[0]_i_9_n_0\ : STD_LOGIC;
  signal \magnitude[1]_i_11_n_0\ : STD_LOGIC;
  signal \magnitude[1]_i_12_n_0\ : STD_LOGIC;
  signal \magnitude[1]_i_13_n_0\ : STD_LOGIC;
  signal \magnitude[1]_i_14_n_0\ : STD_LOGIC;
  signal \magnitude[1]_i_16_n_0\ : STD_LOGIC;
  signal \magnitude[1]_i_17_n_0\ : STD_LOGIC;
  signal \magnitude[1]_i_18_n_0\ : STD_LOGIC;
  signal \magnitude[1]_i_19_n_0\ : STD_LOGIC;
  signal \magnitude[1]_i_21_n_0\ : STD_LOGIC;
  signal \magnitude[1]_i_22_n_0\ : STD_LOGIC;
  signal \magnitude[1]_i_23_n_0\ : STD_LOGIC;
  signal \magnitude[1]_i_24_n_0\ : STD_LOGIC;
  signal \magnitude[1]_i_4_n_0\ : STD_LOGIC;
  signal \magnitude[1]_i_6_n_0\ : STD_LOGIC;
  signal \magnitude[1]_i_7_n_0\ : STD_LOGIC;
  signal \magnitude[1]_i_8_n_0\ : STD_LOGIC;
  signal \magnitude[1]_i_9_n_0\ : STD_LOGIC;
  signal \magnitude[2]_i_11_n_0\ : STD_LOGIC;
  signal \magnitude[2]_i_12_n_0\ : STD_LOGIC;
  signal \magnitude[2]_i_13_n_0\ : STD_LOGIC;
  signal \magnitude[2]_i_14_n_0\ : STD_LOGIC;
  signal \magnitude[2]_i_16_n_0\ : STD_LOGIC;
  signal \magnitude[2]_i_17_n_0\ : STD_LOGIC;
  signal \magnitude[2]_i_18_n_0\ : STD_LOGIC;
  signal \magnitude[2]_i_19_n_0\ : STD_LOGIC;
  signal \magnitude[2]_i_20_n_0\ : STD_LOGIC;
  signal \magnitude[2]_i_21_n_0\ : STD_LOGIC;
  signal \magnitude[2]_i_22_n_0\ : STD_LOGIC;
  signal \magnitude[2]_i_23_n_0\ : STD_LOGIC;
  signal \magnitude[2]_i_4_n_0\ : STD_LOGIC;
  signal \magnitude[2]_i_6_n_0\ : STD_LOGIC;
  signal \magnitude[2]_i_7_n_0\ : STD_LOGIC;
  signal \magnitude[2]_i_8_n_0\ : STD_LOGIC;
  signal \magnitude[2]_i_9_n_0\ : STD_LOGIC;
  signal \magnitude[3]_i_11_n_0\ : STD_LOGIC;
  signal \magnitude[3]_i_12_n_0\ : STD_LOGIC;
  signal \magnitude[3]_i_13_n_0\ : STD_LOGIC;
  signal \magnitude[3]_i_14_n_0\ : STD_LOGIC;
  signal \magnitude[3]_i_17_n_0\ : STD_LOGIC;
  signal \magnitude[3]_i_18_n_0\ : STD_LOGIC;
  signal \magnitude[3]_i_19_n_0\ : STD_LOGIC;
  signal \magnitude[3]_i_20_n_0\ : STD_LOGIC;
  signal \magnitude[3]_i_25_n_0\ : STD_LOGIC;
  signal \magnitude[3]_i_26_n_0\ : STD_LOGIC;
  signal \magnitude[3]_i_27_n_0\ : STD_LOGIC;
  signal \magnitude[3]_i_28_n_0\ : STD_LOGIC;
  signal \magnitude[3]_i_4_n_0\ : STD_LOGIC;
  signal \magnitude[3]_i_6_n_0\ : STD_LOGIC;
  signal \magnitude[3]_i_7_n_0\ : STD_LOGIC;
  signal \magnitude[3]_i_8_n_0\ : STD_LOGIC;
  signal \magnitude[3]_i_9_n_0\ : STD_LOGIC;
  signal \magnitude[4]_i_11_n_0\ : STD_LOGIC;
  signal \magnitude[4]_i_12_n_0\ : STD_LOGIC;
  signal \magnitude[4]_i_13_n_0\ : STD_LOGIC;
  signal \magnitude[4]_i_14_n_0\ : STD_LOGIC;
  signal \magnitude[4]_i_16_n_0\ : STD_LOGIC;
  signal \magnitude[4]_i_17_n_0\ : STD_LOGIC;
  signal \magnitude[4]_i_18_n_0\ : STD_LOGIC;
  signal \magnitude[4]_i_19_n_0\ : STD_LOGIC;
  signal \magnitude[4]_i_20_n_0\ : STD_LOGIC;
  signal \magnitude[4]_i_21_n_0\ : STD_LOGIC;
  signal \magnitude[4]_i_22_n_0\ : STD_LOGIC;
  signal \magnitude[4]_i_23_n_0\ : STD_LOGIC;
  signal \magnitude[4]_i_4_n_0\ : STD_LOGIC;
  signal \magnitude[4]_i_6_n_0\ : STD_LOGIC;
  signal \magnitude[4]_i_7_n_0\ : STD_LOGIC;
  signal \magnitude[4]_i_8_n_0\ : STD_LOGIC;
  signal \magnitude[4]_i_9_n_0\ : STD_LOGIC;
  signal \magnitude[5]_i_11_n_0\ : STD_LOGIC;
  signal \magnitude[5]_i_12_n_0\ : STD_LOGIC;
  signal \magnitude[5]_i_13_n_0\ : STD_LOGIC;
  signal \magnitude[5]_i_14_n_0\ : STD_LOGIC;
  signal \magnitude[5]_i_16_n_0\ : STD_LOGIC;
  signal \magnitude[5]_i_17_n_0\ : STD_LOGIC;
  signal \magnitude[5]_i_18_n_0\ : STD_LOGIC;
  signal \magnitude[5]_i_19_n_0\ : STD_LOGIC;
  signal \magnitude[5]_i_21_n_0\ : STD_LOGIC;
  signal \magnitude[5]_i_22_n_0\ : STD_LOGIC;
  signal \magnitude[5]_i_23_n_0\ : STD_LOGIC;
  signal \magnitude[5]_i_24_n_0\ : STD_LOGIC;
  signal \magnitude[5]_i_4_n_0\ : STD_LOGIC;
  signal \magnitude[5]_i_6_n_0\ : STD_LOGIC;
  signal \magnitude[5]_i_7_n_0\ : STD_LOGIC;
  signal \magnitude[5]_i_8_n_0\ : STD_LOGIC;
  signal \magnitude[5]_i_9_n_0\ : STD_LOGIC;
  signal \magnitude[6]_i_11_n_0\ : STD_LOGIC;
  signal \magnitude[6]_i_12_n_0\ : STD_LOGIC;
  signal \magnitude[6]_i_13_n_0\ : STD_LOGIC;
  signal \magnitude[6]_i_14_n_0\ : STD_LOGIC;
  signal \magnitude[6]_i_16_n_0\ : STD_LOGIC;
  signal \magnitude[6]_i_17_n_0\ : STD_LOGIC;
  signal \magnitude[6]_i_18_n_0\ : STD_LOGIC;
  signal \magnitude[6]_i_19_n_0\ : STD_LOGIC;
  signal \magnitude[6]_i_20_n_0\ : STD_LOGIC;
  signal \magnitude[6]_i_21_n_0\ : STD_LOGIC;
  signal \magnitude[6]_i_22_n_0\ : STD_LOGIC;
  signal \magnitude[6]_i_23_n_0\ : STD_LOGIC;
  signal \magnitude[6]_i_4_n_0\ : STD_LOGIC;
  signal \magnitude[6]_i_6_n_0\ : STD_LOGIC;
  signal \magnitude[6]_i_7_n_0\ : STD_LOGIC;
  signal \magnitude[6]_i_8_n_0\ : STD_LOGIC;
  signal \magnitude[6]_i_9_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_10_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_11_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_12_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_15_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_16_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_17_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_18_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_19_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_21_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_22_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_24_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_25_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_26_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_27_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_28_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_31_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_32_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_33_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_34_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_36_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_37_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_38_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_39_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_41_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_42_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_43_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_44_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_46_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_47_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_48_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_49_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_50_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_51_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_52_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_54_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_55_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_56_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_57_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_58_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_59_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_5_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_60_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_61_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_62_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_63_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_64_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_65_n_0\ : STD_LOGIC;
  signal \magnitude[7]_i_9_n_0\ : STD_LOGIC;
  signal \magnitude_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \magnitude_reg[0]_i_10_n_1\ : STD_LOGIC;
  signal \magnitude_reg[0]_i_10_n_2\ : STD_LOGIC;
  signal \magnitude_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \magnitude_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \magnitude_reg[0]_i_15_n_1\ : STD_LOGIC;
  signal \magnitude_reg[0]_i_15_n_2\ : STD_LOGIC;
  signal \magnitude_reg[0]_i_15_n_3\ : STD_LOGIC;
  signal \magnitude_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \magnitude_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \magnitude_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \magnitude_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \magnitude_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \magnitude_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \magnitude_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \magnitude_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \magnitude_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_10_n_1\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_10_n_2\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_10_n_3\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_10_n_4\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_10_n_5\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_10_n_6\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_10_n_7\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_15_n_0\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_15_n_1\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_15_n_2\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_15_n_3\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_15_n_4\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_15_n_5\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_15_n_6\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_15_n_7\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_2_n_7\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_3_n_1\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_3_n_2\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_3_n_5\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_3_n_6\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_3_n_7\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_5_n_1\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_5_n_2\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_5_n_3\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_5_n_4\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_5_n_5\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_5_n_6\ : STD_LOGIC;
  signal \magnitude_reg[1]_i_5_n_7\ : STD_LOGIC;
  signal \magnitude_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \magnitude_reg[2]_i_10_n_1\ : STD_LOGIC;
  signal \magnitude_reg[2]_i_10_n_2\ : STD_LOGIC;
  signal \magnitude_reg[2]_i_10_n_3\ : STD_LOGIC;
  signal \magnitude_reg[2]_i_10_n_4\ : STD_LOGIC;
  signal \magnitude_reg[2]_i_10_n_5\ : STD_LOGIC;
  signal \magnitude_reg[2]_i_10_n_6\ : STD_LOGIC;
  signal \magnitude_reg[2]_i_10_n_7\ : STD_LOGIC;
  signal \magnitude_reg[2]_i_15_n_0\ : STD_LOGIC;
  signal \magnitude_reg[2]_i_15_n_1\ : STD_LOGIC;
  signal \magnitude_reg[2]_i_15_n_2\ : STD_LOGIC;
  signal \magnitude_reg[2]_i_15_n_3\ : STD_LOGIC;
  signal \magnitude_reg[2]_i_15_n_4\ : STD_LOGIC;
  signal \magnitude_reg[2]_i_15_n_5\ : STD_LOGIC;
  signal \magnitude_reg[2]_i_15_n_6\ : STD_LOGIC;
  signal \magnitude_reg[2]_i_15_n_7\ : STD_LOGIC;
  signal \magnitude_reg[2]_i_2_n_7\ : STD_LOGIC;
  signal \magnitude_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \magnitude_reg[2]_i_3_n_1\ : STD_LOGIC;
  signal \magnitude_reg[2]_i_3_n_2\ : STD_LOGIC;
  signal \magnitude_reg[2]_i_3_n_3\ : STD_LOGIC;
  signal \magnitude_reg[2]_i_3_n_5\ : STD_LOGIC;
  signal \magnitude_reg[2]_i_3_n_6\ : STD_LOGIC;
  signal \magnitude_reg[2]_i_3_n_7\ : STD_LOGIC;
  signal \magnitude_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \magnitude_reg[2]_i_5_n_1\ : STD_LOGIC;
  signal \magnitude_reg[2]_i_5_n_2\ : STD_LOGIC;
  signal \magnitude_reg[2]_i_5_n_3\ : STD_LOGIC;
  signal \magnitude_reg[2]_i_5_n_4\ : STD_LOGIC;
  signal \magnitude_reg[2]_i_5_n_5\ : STD_LOGIC;
  signal \magnitude_reg[2]_i_5_n_6\ : STD_LOGIC;
  signal \magnitude_reg[2]_i_5_n_7\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_10_n_1\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_10_n_2\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_10_n_3\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_10_n_4\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_10_n_5\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_10_n_6\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_10_n_7\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_16_n_0\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_16_n_1\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_16_n_2\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_16_n_3\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_16_n_4\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_16_n_5\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_16_n_6\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_16_n_7\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_3_n_5\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_3_n_6\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_3_n_7\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_5_n_1\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_5_n_2\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_5_n_3\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_5_n_4\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_5_n_5\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_5_n_6\ : STD_LOGIC;
  signal \magnitude_reg[3]_i_5_n_7\ : STD_LOGIC;
  signal \magnitude_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \magnitude_reg[4]_i_10_n_1\ : STD_LOGIC;
  signal \magnitude_reg[4]_i_10_n_2\ : STD_LOGIC;
  signal \magnitude_reg[4]_i_10_n_3\ : STD_LOGIC;
  signal \magnitude_reg[4]_i_10_n_4\ : STD_LOGIC;
  signal \magnitude_reg[4]_i_10_n_5\ : STD_LOGIC;
  signal \magnitude_reg[4]_i_10_n_6\ : STD_LOGIC;
  signal \magnitude_reg[4]_i_10_n_7\ : STD_LOGIC;
  signal \magnitude_reg[4]_i_15_n_0\ : STD_LOGIC;
  signal \magnitude_reg[4]_i_15_n_1\ : STD_LOGIC;
  signal \magnitude_reg[4]_i_15_n_2\ : STD_LOGIC;
  signal \magnitude_reg[4]_i_15_n_3\ : STD_LOGIC;
  signal \magnitude_reg[4]_i_15_n_4\ : STD_LOGIC;
  signal \magnitude_reg[4]_i_15_n_5\ : STD_LOGIC;
  signal \magnitude_reg[4]_i_15_n_6\ : STD_LOGIC;
  signal \magnitude_reg[4]_i_15_n_7\ : STD_LOGIC;
  signal \magnitude_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \magnitude_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \magnitude_reg[4]_i_3_n_1\ : STD_LOGIC;
  signal \magnitude_reg[4]_i_3_n_2\ : STD_LOGIC;
  signal \magnitude_reg[4]_i_3_n_3\ : STD_LOGIC;
  signal \magnitude_reg[4]_i_3_n_5\ : STD_LOGIC;
  signal \magnitude_reg[4]_i_3_n_6\ : STD_LOGIC;
  signal \magnitude_reg[4]_i_3_n_7\ : STD_LOGIC;
  signal \magnitude_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \magnitude_reg[4]_i_5_n_1\ : STD_LOGIC;
  signal \magnitude_reg[4]_i_5_n_2\ : STD_LOGIC;
  signal \magnitude_reg[4]_i_5_n_3\ : STD_LOGIC;
  signal \magnitude_reg[4]_i_5_n_4\ : STD_LOGIC;
  signal \magnitude_reg[4]_i_5_n_5\ : STD_LOGIC;
  signal \magnitude_reg[4]_i_5_n_6\ : STD_LOGIC;
  signal \magnitude_reg[4]_i_5_n_7\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_10_n_1\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_10_n_2\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_10_n_3\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_10_n_4\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_10_n_5\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_10_n_6\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_10_n_7\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_15_n_0\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_15_n_1\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_15_n_2\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_15_n_3\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_15_n_4\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_15_n_5\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_15_n_6\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_15_n_7\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_2_n_7\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_3_n_1\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_3_n_2\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_3_n_3\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_3_n_5\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_3_n_6\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_3_n_7\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_5_n_1\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_5_n_2\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_5_n_3\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_5_n_4\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_5_n_5\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_5_n_6\ : STD_LOGIC;
  signal \magnitude_reg[5]_i_5_n_7\ : STD_LOGIC;
  signal \magnitude_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \magnitude_reg[6]_i_10_n_1\ : STD_LOGIC;
  signal \magnitude_reg[6]_i_10_n_2\ : STD_LOGIC;
  signal \magnitude_reg[6]_i_10_n_3\ : STD_LOGIC;
  signal \magnitude_reg[6]_i_10_n_4\ : STD_LOGIC;
  signal \magnitude_reg[6]_i_10_n_5\ : STD_LOGIC;
  signal \magnitude_reg[6]_i_10_n_6\ : STD_LOGIC;
  signal \magnitude_reg[6]_i_10_n_7\ : STD_LOGIC;
  signal \magnitude_reg[6]_i_15_n_0\ : STD_LOGIC;
  signal \magnitude_reg[6]_i_15_n_1\ : STD_LOGIC;
  signal \magnitude_reg[6]_i_15_n_2\ : STD_LOGIC;
  signal \magnitude_reg[6]_i_15_n_3\ : STD_LOGIC;
  signal \magnitude_reg[6]_i_15_n_4\ : STD_LOGIC;
  signal \magnitude_reg[6]_i_15_n_5\ : STD_LOGIC;
  signal \magnitude_reg[6]_i_15_n_6\ : STD_LOGIC;
  signal \magnitude_reg[6]_i_15_n_7\ : STD_LOGIC;
  signal \magnitude_reg[6]_i_2_n_7\ : STD_LOGIC;
  signal \magnitude_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \magnitude_reg[6]_i_3_n_1\ : STD_LOGIC;
  signal \magnitude_reg[6]_i_3_n_2\ : STD_LOGIC;
  signal \magnitude_reg[6]_i_3_n_3\ : STD_LOGIC;
  signal \magnitude_reg[6]_i_3_n_5\ : STD_LOGIC;
  signal \magnitude_reg[6]_i_3_n_6\ : STD_LOGIC;
  signal \magnitude_reg[6]_i_3_n_7\ : STD_LOGIC;
  signal \magnitude_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \magnitude_reg[6]_i_5_n_1\ : STD_LOGIC;
  signal \magnitude_reg[6]_i_5_n_2\ : STD_LOGIC;
  signal \magnitude_reg[6]_i_5_n_3\ : STD_LOGIC;
  signal \magnitude_reg[6]_i_5_n_4\ : STD_LOGIC;
  signal \magnitude_reg[6]_i_5_n_5\ : STD_LOGIC;
  signal \magnitude_reg[6]_i_5_n_6\ : STD_LOGIC;
  signal \magnitude_reg[6]_i_5_n_7\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_13_n_1\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_13_n_2\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_13_n_3\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_13_n_4\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_13_n_5\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_13_n_6\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_13_n_7\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_14_n_0\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_14_n_1\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_14_n_2\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_14_n_3\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_14_n_4\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_14_n_5\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_14_n_6\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_14_n_7\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_20_n_0\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_20_n_2\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_20_n_3\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_20_n_5\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_20_n_6\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_20_n_7\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_23_n_0\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_23_n_1\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_23_n_2\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_23_n_3\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_23_n_4\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_23_n_5\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_23_n_6\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_23_n_7\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_29_n_0\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_29_n_1\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_29_n_2\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_29_n_3\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_29_n_4\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_29_n_5\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_29_n_6\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_29_n_7\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_30_n_0\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_30_n_1\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_30_n_2\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_30_n_3\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_30_n_4\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_30_n_5\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_30_n_6\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_30_n_7\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_35_n_0\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_35_n_1\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_35_n_2\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_35_n_3\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_35_n_4\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_35_n_5\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_35_n_6\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_35_n_7\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_3_n_7\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_40_n_0\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_40_n_2\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_40_n_3\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_40_n_5\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_40_n_6\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_45_n_1\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_45_n_3\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_45_n_6\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_45_n_7\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_4_n_1\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_6_n_1\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_6_n_2\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_6_n_4\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_6_n_5\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_6_n_6\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_6_n_7\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_7_n_1\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_7_n_3\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_7_n_6\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_7_n_7\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_8_n_1\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_8_n_2\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_8_n_3\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_8_n_4\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_8_n_5\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_8_n_6\ : STD_LOGIC;
  signal \magnitude_reg[7]_i_8_n_7\ : STD_LOGIC;
  signal \NLW_magnitude_reg[0]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_magnitude_reg[0]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_magnitude_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_magnitude_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_magnitude_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_magnitude_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_magnitude_reg[1]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_magnitude_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_magnitude_reg[1]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_magnitude_reg[2]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_magnitude_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_magnitude_reg[2]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_magnitude_reg[3]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_magnitude_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_magnitude_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_magnitude_reg[4]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_magnitude_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_magnitude_reg[4]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_magnitude_reg[5]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_magnitude_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_magnitude_reg[5]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_magnitude_reg[6]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_magnitude_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_magnitude_reg[6]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_magnitude_reg[7]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_magnitude_reg[7]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_magnitude_reg[7]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_magnitude_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_magnitude_reg[7]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_magnitude_reg[7]_i_40_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_magnitude_reg[7]_i_40_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_magnitude_reg[7]_i_45_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_magnitude_reg[7]_i_45_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_magnitude_reg[7]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_magnitude_reg[7]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[0]_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[0]_i_15\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[0]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[0]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[0]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[1]_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[1]_i_15\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[1]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[1]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[1]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[2]_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[2]_i_15\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[2]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[2]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[2]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[3]_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[3]_i_16\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[3]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[3]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[3]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[4]_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[4]_i_15\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[4]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[4]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[5]_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[5]_i_15\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[5]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[5]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[5]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[6]_i_10\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[6]_i_15\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[6]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[6]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[6]_i_5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[7]_i_13\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[7]_i_14\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[7]_i_20\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[7]_i_23\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[7]_i_29\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[7]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[7]_i_30\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[7]_i_35\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[7]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[7]_i_40\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[7]_i_45\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[7]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[7]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \magnitude_reg[7]_i_8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of axi_clk : signal is "xilinx.com:signal:clock:1.0 axi_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of axi_clk : signal is "XIL_INTERFACENAME axi_clk, ASSOCIATED_BUSIF m_axis:s_axis, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of i_data_ready : signal is "xilinx.com:interface:axis:1.0 m_axis TREADY";
  attribute X_INTERFACE_PARAMETER of i_data_ready : signal is "XIL_INTERFACENAME m_axis, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of i_data_valid : signal is "xilinx.com:interface:axis:1.0 s_axis TVALID";
  attribute X_INTERFACE_INFO of o_data_ready : signal is "xilinx.com:interface:axis:1.0 s_axis TREADY";
  attribute X_INTERFACE_PARAMETER of o_data_ready : signal is "XIL_INTERFACENAME s_axis, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of o_data_valid : signal is "xilinx.com:interface:axis:1.0 m_axis TVALID";
  attribute X_INTERFACE_INFO of o_intr : signal is "xilinx.com:signal:interrupt:1.0 o_intr INTERRUPT";
  attribute X_INTERFACE_PARAMETER of o_intr : signal is "XIL_INTERFACENAME o_intr, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of tlast : signal is "xilinx.com:interface:axis:1.0 m_axis TLAST";
  attribute X_INTERFACE_INFO of m_axi_data : signal is "xilinx.com:interface:axis:1.0 m_axis TDATA";
  attribute X_INTERFACE_INFO of s_axi_data : signal is "xilinx.com:interface:axis:1.0 s_axis TDATA";
begin
  \^i_data_ready\ <= i_data_ready;
  m_axi_data(31) <= \<const0>\;
  m_axi_data(30) <= \<const0>\;
  m_axi_data(29) <= \<const0>\;
  m_axi_data(28) <= \<const0>\;
  m_axi_data(27) <= \<const0>\;
  m_axi_data(26) <= \<const0>\;
  m_axi_data(25) <= \<const0>\;
  m_axi_data(24) <= \<const0>\;
  m_axi_data(23) <= \^m_axi_data\(16);
  m_axi_data(22) <= \^m_axi_data\(16);
  m_axi_data(21) <= \^m_axi_data\(16);
  m_axi_data(20) <= \^m_axi_data\(16);
  m_axi_data(19) <= \^m_axi_data\(16);
  m_axi_data(18) <= \^m_axi_data\(16);
  m_axi_data(17) <= \^m_axi_data\(16);
  m_axi_data(16) <= \^m_axi_data\(16);
  m_axi_data(15) <= \^m_axi_data\(16);
  m_axi_data(14) <= \^m_axi_data\(16);
  m_axi_data(13) <= \^m_axi_data\(16);
  m_axi_data(12) <= \^m_axi_data\(16);
  m_axi_data(11) <= \^m_axi_data\(16);
  m_axi_data(10) <= \^m_axi_data\(16);
  m_axi_data(9) <= \^m_axi_data\(16);
  m_axi_data(8) <= \^m_axi_data\(16);
  m_axi_data(7) <= \^m_axi_data\(16);
  m_axi_data(6) <= \^m_axi_data\(16);
  m_axi_data(5) <= \^m_axi_data\(16);
  m_axi_data(4) <= \^m_axi_data\(16);
  m_axi_data(3) <= \^m_axi_data\(16);
  m_axi_data(2) <= \^m_axi_data\(16);
  m_axi_data(1) <= \^m_axi_data\(16);
  m_axi_data(0) <= \^m_axi_data\(16);
  o_data_ready <= \^i_data_ready\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
Gx2_reg_i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_26,
      O => Gx2_reg_i_22_n_0
    );
Gx2_reg_i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_22,
      O => Gx2_reg_i_54_n_0
    );
Gy2_reg_i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => inst_n_25,
      O => Gy2_reg_i_21_n_0
    );
Gy2_reg_i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_24,
      O => Gy2_reg_i_29_n_0
    );
Gy2_reg_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => inst_n_24,
      I1 => inst_n_23,
      O => Gy2_reg_i_30_n_0
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_imageProcessTop
     port map (
      CO(0) => inst_n_20,
      DI(0) => Gy2_reg_i_29_n_0,
      Gx2_reg(3) => inst_n_4,
      Gx2_reg(2) => inst_n_5,
      Gx2_reg(1) => inst_n_6,
      Gx2_reg(0) => inst_n_7,
      Gx2_reg_0(3) => inst_n_8,
      Gx2_reg_0(2) => inst_n_9,
      Gx2_reg_0(1) => inst_n_10,
      Gx2_reg_0(0) => inst_n_11,
      Gx2_reg_1(3) => inst_n_12,
      Gx2_reg_1(2) => inst_n_13,
      Gx2_reg_1(1) => inst_n_14,
      Gx2_reg_1(0) => inst_n_15,
      Gx2_reg_2(3) => inst_n_16,
      Gx2_reg_2(2) => inst_n_17,
      Gx2_reg_2(1) => inst_n_18,
      Gx2_reg_2(0) => inst_n_19,
      Gx2_reg_3(0) => inst_n_21,
      Gx2_reg_i_44(0) => Gx2_reg_i_54_n_0,
      Gx2_reg_i_5(0) => Gx2_reg_i_22_n_0,
      Gy2_reg(0) => Gy2_reg_i_21_n_0,
      O(3) => inst_n_0,
      O(2) => inst_n_1,
      O(1) => inst_n_2,
      O(0) => inst_n_3,
      S(0) => Gy2_reg_i_30_n_0,
      axi_clk => axi_clk,
      axi_reset_n => axi_reset_n,
      i_data_ready => \^i_data_ready\,
      i_data_valid => i_data_valid,
      m_axi_data(0) => \^m_axi_data\(16),
      \magnitude_reg[0]\(0) => \magnitude_reg[0]_i_2_n_7\,
      \magnitude_reg[1]\(0) => \magnitude_reg[1]_i_2_n_7\,
      \magnitude_reg[2]\(0) => \magnitude_reg[2]_i_2_n_7\,
      \magnitude_reg[3]\(0) => \magnitude_reg[3]_i_2_n_7\,
      \magnitude_reg[4]\(0) => \magnitude_reg[4]_i_2_n_7\,
      \magnitude_reg[5]\(0) => \magnitude_reg[5]_i_2_n_7\,
      \magnitude_reg[6]\(0) => \magnitude_reg[6]_i_2_n_7\,
      \magnitude_reg[7]\(0) => \magnitude_reg[7]_i_3_n_7\,
      \mult_x_reg[5][10]\(0) => inst_n_26,
      \mult_y_reg[6][9]\(0) => inst_n_25,
      \mult_y_reg[7][10]\(1) => inst_n_23,
      \mult_y_reg[7][10]\(0) => inst_n_24,
      \mult_y_reg[8][9]\(0) => inst_n_22,
      o_intr => o_intr,
      rd_line_buffer_reg => o_data_valid,
      s_axi_data(7 downto 0) => s_axi_data(7 downto 0),
      tlast => tlast
    );
\magnitude[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[1]_i_2_n_7\,
      I2 => \magnitude_reg[1]_i_5_n_6\,
      O => \magnitude[0]_i_11_n_0\
    );
\magnitude[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \magnitude_reg[7]_i_40_n_0\,
      I1 => \magnitude_reg[1]_i_2_n_7\,
      I2 => \magnitude_reg[1]_i_5_n_7\,
      O => \magnitude[0]_i_12_n_0\
    );
\magnitude[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \magnitude_reg[7]_i_20_n_0\,
      I1 => \magnitude_reg[1]_i_2_n_7\,
      I2 => \magnitude_reg[1]_i_10_n_4\,
      O => \magnitude[0]_i_13_n_0\
    );
\magnitude[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \magnitude_reg[7]_i_7_n_1\,
      I1 => \magnitude_reg[1]_i_2_n_7\,
      I2 => \magnitude_reg[1]_i_10_n_5\,
      O => \magnitude[0]_i_14_n_0\
    );
\magnitude[0]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \magnitude_reg[7]_i_3_n_7\,
      I1 => \magnitude_reg[1]_i_2_n_7\,
      I2 => \magnitude_reg[1]_i_10_n_6\,
      O => \magnitude[0]_i_16_n_0\
    );
\magnitude[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \magnitude_reg[6]_i_2_n_7\,
      I1 => \magnitude_reg[1]_i_2_n_7\,
      I2 => \magnitude_reg[1]_i_10_n_7\,
      O => \magnitude[0]_i_17_n_0\
    );
\magnitude[0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \magnitude_reg[5]_i_2_n_7\,
      I1 => \magnitude_reg[1]_i_2_n_7\,
      I2 => \magnitude_reg[1]_i_15_n_4\,
      O => \magnitude[0]_i_18_n_0\
    );
\magnitude[0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \magnitude_reg[4]_i_2_n_7\,
      I1 => \magnitude_reg[1]_i_2_n_7\,
      I2 => \magnitude_reg[1]_i_15_n_5\,
      O => \magnitude[0]_i_19_n_0\
    );
\magnitude[0]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \magnitude_reg[3]_i_2_n_7\,
      I1 => \magnitude_reg[1]_i_2_n_7\,
      I2 => \magnitude_reg[1]_i_15_n_6\,
      O => \magnitude[0]_i_20_n_0\
    );
\magnitude[0]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \magnitude_reg[2]_i_2_n_7\,
      I1 => \magnitude_reg[1]_i_2_n_7\,
      I2 => \magnitude_reg[1]_i_15_n_7\,
      O => \magnitude[0]_i_21_n_0\
    );
\magnitude[0]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_1,
      O => \magnitude[0]_i_22_n_0\
    );
\magnitude[0]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_2,
      O => \magnitude[0]_i_23_n_0\
    );
\magnitude[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[1]_i_2_n_7\,
      I1 => \magnitude_reg[1]_i_3_n_5\,
      O => \magnitude[0]_i_4_n_0\
    );
\magnitude[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[1]_i_2_n_7\,
      I2 => \magnitude_reg[1]_i_3_n_6\,
      O => \magnitude[0]_i_6_n_0\
    );
\magnitude[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[1]_i_2_n_7\,
      I2 => \magnitude_reg[1]_i_3_n_7\,
      O => \magnitude[0]_i_7_n_0\
    );
\magnitude[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[1]_i_2_n_7\,
      I2 => \magnitude_reg[1]_i_5_n_4\,
      O => \magnitude[0]_i_8_n_0\
    );
\magnitude[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[1]_i_2_n_7\,
      I2 => \magnitude_reg[1]_i_5_n_5\,
      O => \magnitude[0]_i_9_n_0\
    );
\magnitude[1]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[2]_i_2_n_7\,
      I2 => \magnitude_reg[2]_i_5_n_6\,
      O => \magnitude[1]_i_11_n_0\
    );
\magnitude[1]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[2]_i_2_n_7\,
      I2 => \magnitude_reg[2]_i_5_n_7\,
      O => \magnitude[1]_i_12_n_0\
    );
\magnitude[1]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \magnitude_reg[7]_i_40_n_0\,
      I1 => \magnitude_reg[2]_i_2_n_7\,
      I2 => \magnitude_reg[2]_i_10_n_4\,
      O => \magnitude[1]_i_13_n_0\
    );
\magnitude[1]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \magnitude_reg[7]_i_20_n_0\,
      I1 => \magnitude_reg[2]_i_2_n_7\,
      I2 => \magnitude_reg[2]_i_10_n_5\,
      O => \magnitude[1]_i_14_n_0\
    );
\magnitude[1]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \magnitude_reg[7]_i_7_n_1\,
      I1 => \magnitude_reg[2]_i_2_n_7\,
      I2 => \magnitude_reg[2]_i_10_n_6\,
      O => \magnitude[1]_i_16_n_0\
    );
\magnitude[1]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \magnitude_reg[7]_i_3_n_7\,
      I1 => \magnitude_reg[2]_i_2_n_7\,
      I2 => \magnitude_reg[2]_i_10_n_7\,
      O => \magnitude[1]_i_17_n_0\
    );
\magnitude[1]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \magnitude_reg[6]_i_2_n_7\,
      I1 => \magnitude_reg[2]_i_2_n_7\,
      I2 => \magnitude_reg[2]_i_15_n_4\,
      O => \magnitude[1]_i_18_n_0\
    );
\magnitude[1]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \magnitude_reg[5]_i_2_n_7\,
      I1 => \magnitude_reg[2]_i_2_n_7\,
      I2 => \magnitude_reg[2]_i_15_n_5\,
      O => \magnitude[1]_i_19_n_0\
    );
\magnitude[1]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \magnitude_reg[4]_i_2_n_7\,
      I1 => \magnitude_reg[2]_i_2_n_7\,
      I2 => \magnitude_reg[2]_i_15_n_6\,
      O => \magnitude[1]_i_21_n_0\
    );
\magnitude[1]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \magnitude_reg[3]_i_2_n_7\,
      I1 => \magnitude_reg[2]_i_2_n_7\,
      I2 => \magnitude_reg[2]_i_15_n_7\,
      O => \magnitude[1]_i_22_n_0\
    );
\magnitude[1]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_7,
      O => \magnitude[1]_i_23_n_0\
    );
\magnitude[1]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_0,
      O => \magnitude[1]_i_24_n_0\
    );
\magnitude[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[2]_i_3_n_6\,
      I1 => \magnitude_reg[2]_i_3_n_5\,
      O => \magnitude[1]_i_4_n_0\
    );
\magnitude[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[2]_i_3_n_6\,
      I1 => \magnitude_reg[2]_i_2_n_7\,
      O => \magnitude[1]_i_6_n_0\
    );
\magnitude[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[2]_i_2_n_7\,
      I2 => \magnitude_reg[2]_i_3_n_7\,
      O => \magnitude[1]_i_7_n_0\
    );
\magnitude[1]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[2]_i_2_n_7\,
      I2 => \magnitude_reg[2]_i_5_n_4\,
      O => \magnitude[1]_i_8_n_0\
    );
\magnitude[1]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[2]_i_2_n_7\,
      I2 => \magnitude_reg[2]_i_5_n_5\,
      O => \magnitude[1]_i_9_n_0\
    );
\magnitude[2]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[3]_i_2_n_7\,
      I2 => \magnitude_reg[3]_i_5_n_6\,
      O => \magnitude[2]_i_11_n_0\
    );
\magnitude[2]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[3]_i_2_n_7\,
      I2 => \magnitude_reg[3]_i_5_n_7\,
      O => \magnitude[2]_i_12_n_0\
    );
\magnitude[2]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[3]_i_2_n_7\,
      I2 => \magnitude_reg[3]_i_10_n_4\,
      O => \magnitude[2]_i_13_n_0\
    );
\magnitude[2]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \magnitude_reg[7]_i_40_n_0\,
      I1 => \magnitude_reg[3]_i_2_n_7\,
      I2 => \magnitude_reg[3]_i_10_n_5\,
      O => \magnitude[2]_i_14_n_0\
    );
\magnitude[2]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \magnitude_reg[7]_i_20_n_0\,
      I1 => \magnitude_reg[3]_i_2_n_7\,
      I2 => \magnitude_reg[3]_i_10_n_6\,
      O => \magnitude[2]_i_16_n_0\
    );
\magnitude[2]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \magnitude_reg[7]_i_7_n_1\,
      I1 => \magnitude_reg[3]_i_2_n_7\,
      I2 => \magnitude_reg[3]_i_10_n_7\,
      O => \magnitude[2]_i_17_n_0\
    );
\magnitude[2]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \magnitude_reg[7]_i_3_n_7\,
      I1 => \magnitude_reg[3]_i_2_n_7\,
      I2 => \magnitude_reg[3]_i_16_n_4\,
      O => \magnitude[2]_i_18_n_0\
    );
\magnitude[2]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \magnitude_reg[6]_i_2_n_7\,
      I1 => \magnitude_reg[3]_i_2_n_7\,
      I2 => \magnitude_reg[3]_i_16_n_5\,
      O => \magnitude[2]_i_19_n_0\
    );
\magnitude[2]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \magnitude_reg[5]_i_2_n_7\,
      I1 => \magnitude_reg[3]_i_2_n_7\,
      I2 => \magnitude_reg[3]_i_16_n_6\,
      O => \magnitude[2]_i_20_n_0\
    );
\magnitude[2]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \magnitude_reg[4]_i_2_n_7\,
      I1 => \magnitude_reg[3]_i_2_n_7\,
      I2 => \magnitude_reg[3]_i_16_n_7\,
      O => \magnitude[2]_i_21_n_0\
    );
\magnitude[2]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_5,
      O => \magnitude[2]_i_22_n_0\
    );
\magnitude[2]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_6,
      O => \magnitude[2]_i_23_n_0\
    );
\magnitude[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[3]_i_3_n_6\,
      I1 => \magnitude_reg[3]_i_3_n_5\,
      O => \magnitude[2]_i_4_n_0\
    );
\magnitude[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[3]_i_3_n_7\,
      I1 => \magnitude_reg[3]_i_3_n_6\,
      O => \magnitude[2]_i_6_n_0\
    );
\magnitude[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[3]_i_3_n_7\,
      I1 => \magnitude_reg[3]_i_2_n_7\,
      O => \magnitude[2]_i_7_n_0\
    );
\magnitude[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[3]_i_2_n_7\,
      I2 => \magnitude_reg[3]_i_5_n_4\,
      O => \magnitude[2]_i_8_n_0\
    );
\magnitude[2]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[3]_i_2_n_7\,
      I2 => \magnitude_reg[3]_i_5_n_5\,
      O => \magnitude[2]_i_9_n_0\
    );
\magnitude[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[4]_i_2_n_7\,
      I2 => \magnitude_reg[4]_i_5_n_6\,
      O => \magnitude[3]_i_11_n_0\
    );
\magnitude[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[4]_i_2_n_7\,
      I2 => \magnitude_reg[4]_i_5_n_7\,
      O => \magnitude[3]_i_12_n_0\
    );
\magnitude[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[4]_i_2_n_7\,
      I2 => \magnitude_reg[4]_i_10_n_4\,
      O => \magnitude[3]_i_13_n_0\
    );
\magnitude[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[4]_i_2_n_7\,
      I2 => \magnitude_reg[4]_i_10_n_5\,
      O => \magnitude[3]_i_14_n_0\
    );
\magnitude[3]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \magnitude_reg[7]_i_40_n_0\,
      I1 => \magnitude_reg[4]_i_2_n_7\,
      I2 => \magnitude_reg[4]_i_10_n_6\,
      O => \magnitude[3]_i_17_n_0\
    );
\magnitude[3]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \magnitude_reg[7]_i_20_n_0\,
      I1 => \magnitude_reg[4]_i_2_n_7\,
      I2 => \magnitude_reg[4]_i_10_n_7\,
      O => \magnitude[3]_i_18_n_0\
    );
\magnitude[3]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \magnitude_reg[7]_i_7_n_1\,
      I1 => \magnitude_reg[4]_i_2_n_7\,
      I2 => \magnitude_reg[4]_i_15_n_4\,
      O => \magnitude[3]_i_19_n_0\
    );
\magnitude[3]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \magnitude_reg[7]_i_3_n_7\,
      I1 => \magnitude_reg[4]_i_2_n_7\,
      I2 => \magnitude_reg[4]_i_15_n_5\,
      O => \magnitude[3]_i_20_n_0\
    );
\magnitude[3]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \magnitude_reg[6]_i_2_n_7\,
      I1 => \magnitude_reg[4]_i_2_n_7\,
      I2 => \magnitude_reg[4]_i_15_n_6\,
      O => \magnitude[3]_i_25_n_0\
    );
\magnitude[3]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \magnitude_reg[5]_i_2_n_7\,
      I1 => \magnitude_reg[4]_i_2_n_7\,
      I2 => \magnitude_reg[4]_i_15_n_7\,
      O => \magnitude[3]_i_26_n_0\
    );
\magnitude[3]_i_27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_11,
      O => \magnitude[3]_i_27_n_0\
    );
\magnitude[3]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_4,
      O => \magnitude[3]_i_28_n_0\
    );
\magnitude[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[4]_i_3_n_6\,
      I1 => \magnitude_reg[4]_i_3_n_5\,
      O => \magnitude[3]_i_4_n_0\
    );
\magnitude[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[4]_i_3_n_7\,
      I1 => \magnitude_reg[4]_i_3_n_6\,
      O => \magnitude[3]_i_6_n_0\
    );
\magnitude[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[4]_i_5_n_4\,
      I1 => \magnitude_reg[4]_i_3_n_7\,
      O => \magnitude[3]_i_7_n_0\
    );
\magnitude[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[4]_i_5_n_4\,
      I1 => \magnitude_reg[4]_i_2_n_7\,
      O => \magnitude[3]_i_8_n_0\
    );
\magnitude[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[4]_i_2_n_7\,
      I2 => \magnitude_reg[4]_i_5_n_5\,
      O => \magnitude[3]_i_9_n_0\
    );
\magnitude[4]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[5]_i_2_n_7\,
      I2 => \magnitude_reg[5]_i_5_n_6\,
      O => \magnitude[4]_i_11_n_0\
    );
\magnitude[4]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[5]_i_2_n_7\,
      I2 => \magnitude_reg[5]_i_5_n_7\,
      O => \magnitude[4]_i_12_n_0\
    );
\magnitude[4]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[5]_i_2_n_7\,
      I2 => \magnitude_reg[5]_i_10_n_4\,
      O => \magnitude[4]_i_13_n_0\
    );
\magnitude[4]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[5]_i_2_n_7\,
      I2 => \magnitude_reg[5]_i_10_n_5\,
      O => \magnitude[4]_i_14_n_0\
    );
\magnitude[4]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[5]_i_2_n_7\,
      I2 => \magnitude_reg[5]_i_10_n_6\,
      O => \magnitude[4]_i_16_n_0\
    );
\magnitude[4]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \magnitude_reg[7]_i_40_n_0\,
      I1 => \magnitude_reg[5]_i_2_n_7\,
      I2 => \magnitude_reg[5]_i_10_n_7\,
      O => \magnitude[4]_i_17_n_0\
    );
\magnitude[4]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \magnitude_reg[7]_i_20_n_0\,
      I1 => \magnitude_reg[5]_i_2_n_7\,
      I2 => \magnitude_reg[5]_i_15_n_4\,
      O => \magnitude[4]_i_18_n_0\
    );
\magnitude[4]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \magnitude_reg[7]_i_7_n_1\,
      I1 => \magnitude_reg[5]_i_2_n_7\,
      I2 => \magnitude_reg[5]_i_15_n_5\,
      O => \magnitude[4]_i_19_n_0\
    );
\magnitude[4]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \magnitude_reg[7]_i_3_n_7\,
      I1 => \magnitude_reg[5]_i_2_n_7\,
      I2 => \magnitude_reg[5]_i_15_n_6\,
      O => \magnitude[4]_i_20_n_0\
    );
\magnitude[4]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \magnitude_reg[6]_i_2_n_7\,
      I1 => \magnitude_reg[5]_i_2_n_7\,
      I2 => \magnitude_reg[5]_i_15_n_7\,
      O => \magnitude[4]_i_21_n_0\
    );
\magnitude[4]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_9,
      O => \magnitude[4]_i_22_n_0\
    );
\magnitude[4]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_10,
      O => \magnitude[4]_i_23_n_0\
    );
\magnitude[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[5]_i_3_n_6\,
      I1 => \magnitude_reg[5]_i_3_n_5\,
      O => \magnitude[4]_i_4_n_0\
    );
\magnitude[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[5]_i_3_n_7\,
      I1 => \magnitude_reg[5]_i_3_n_6\,
      O => \magnitude[4]_i_6_n_0\
    );
\magnitude[4]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[5]_i_5_n_4\,
      I1 => \magnitude_reg[5]_i_3_n_7\,
      O => \magnitude[4]_i_7_n_0\
    );
\magnitude[4]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[5]_i_5_n_5\,
      I1 => \magnitude_reg[5]_i_5_n_4\,
      O => \magnitude[4]_i_8_n_0\
    );
\magnitude[4]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[5]_i_5_n_5\,
      I1 => \magnitude_reg[5]_i_2_n_7\,
      O => \magnitude[4]_i_9_n_0\
    );
\magnitude[5]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[6]_i_5_n_6\,
      I1 => \magnitude_reg[6]_i_2_n_7\,
      O => \magnitude[5]_i_11_n_0\
    );
\magnitude[5]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[6]_i_2_n_7\,
      I2 => \magnitude_reg[6]_i_5_n_7\,
      O => \magnitude[5]_i_12_n_0\
    );
\magnitude[5]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[6]_i_2_n_7\,
      I2 => \magnitude_reg[6]_i_10_n_4\,
      O => \magnitude[5]_i_13_n_0\
    );
\magnitude[5]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[6]_i_2_n_7\,
      I2 => \magnitude_reg[6]_i_10_n_5\,
      O => \magnitude[5]_i_14_n_0\
    );
\magnitude[5]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[6]_i_2_n_7\,
      I2 => \magnitude_reg[6]_i_10_n_6\,
      O => \magnitude[5]_i_16_n_0\
    );
\magnitude[5]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[6]_i_2_n_7\,
      I2 => \magnitude_reg[6]_i_10_n_7\,
      O => \magnitude[5]_i_17_n_0\
    );
\magnitude[5]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \magnitude_reg[7]_i_40_n_0\,
      I1 => \magnitude_reg[6]_i_2_n_7\,
      I2 => \magnitude_reg[6]_i_15_n_4\,
      O => \magnitude[5]_i_18_n_0\
    );
\magnitude[5]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \magnitude_reg[7]_i_20_n_0\,
      I1 => \magnitude_reg[6]_i_2_n_7\,
      I2 => \magnitude_reg[6]_i_15_n_5\,
      O => \magnitude[5]_i_19_n_0\
    );
\magnitude[5]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \magnitude_reg[7]_i_7_n_1\,
      I1 => \magnitude_reg[6]_i_2_n_7\,
      I2 => \magnitude_reg[6]_i_15_n_6\,
      O => \magnitude[5]_i_21_n_0\
    );
\magnitude[5]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \magnitude_reg[7]_i_3_n_7\,
      I1 => \magnitude_reg[6]_i_2_n_7\,
      I2 => \magnitude_reg[6]_i_15_n_7\,
      O => \magnitude[5]_i_22_n_0\
    );
\magnitude[5]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_15,
      O => \magnitude[5]_i_23_n_0\
    );
\magnitude[5]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_8,
      O => \magnitude[5]_i_24_n_0\
    );
\magnitude[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[6]_i_3_n_6\,
      I1 => \magnitude_reg[6]_i_3_n_5\,
      O => \magnitude[5]_i_4_n_0\
    );
\magnitude[5]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[6]_i_3_n_7\,
      I1 => \magnitude_reg[6]_i_3_n_6\,
      O => \magnitude[5]_i_6_n_0\
    );
\magnitude[5]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[6]_i_5_n_4\,
      I1 => \magnitude_reg[6]_i_3_n_7\,
      O => \magnitude[5]_i_7_n_0\
    );
\magnitude[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[6]_i_5_n_5\,
      I1 => \magnitude_reg[6]_i_5_n_4\,
      O => \magnitude[5]_i_8_n_0\
    );
\magnitude[5]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[6]_i_5_n_6\,
      I1 => \magnitude_reg[6]_i_5_n_5\,
      O => \magnitude[5]_i_9_n_0\
    );
\magnitude[6]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[7]_i_6_n_7\,
      I1 => \magnitude_reg[7]_i_6_n_6\,
      O => \magnitude[6]_i_11_n_0\
    );
\magnitude[6]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[7]_i_6_n_7\,
      I1 => \magnitude_reg[7]_i_3_n_7\,
      O => \magnitude[6]_i_12_n_0\
    );
\magnitude[6]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[7]_i_3_n_7\,
      I2 => \magnitude_reg[7]_i_13_n_4\,
      O => \magnitude[6]_i_13_n_0\
    );
\magnitude[6]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[7]_i_3_n_7\,
      I2 => \magnitude_reg[7]_i_13_n_5\,
      O => \magnitude[6]_i_14_n_0\
    );
\magnitude[6]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[7]_i_3_n_7\,
      I2 => \magnitude_reg[7]_i_13_n_6\,
      O => \magnitude[6]_i_16_n_0\
    );
\magnitude[6]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[7]_i_3_n_7\,
      I2 => \magnitude_reg[7]_i_13_n_7\,
      O => \magnitude[6]_i_17_n_0\
    );
\magnitude[6]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[7]_i_3_n_7\,
      I2 => \magnitude_reg[7]_i_29_n_4\,
      O => \magnitude[6]_i_18_n_0\
    );
\magnitude[6]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \magnitude_reg[7]_i_40_n_0\,
      I1 => \magnitude_reg[7]_i_3_n_7\,
      I2 => \magnitude_reg[7]_i_29_n_5\,
      O => \magnitude[6]_i_19_n_0\
    );
\magnitude[6]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \magnitude_reg[7]_i_20_n_0\,
      I1 => \magnitude_reg[7]_i_3_n_7\,
      I2 => \magnitude_reg[7]_i_29_n_6\,
      O => \magnitude[6]_i_20_n_0\
    );
\magnitude[6]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \magnitude_reg[7]_i_7_n_1\,
      I1 => \magnitude_reg[7]_i_3_n_7\,
      I2 => \magnitude_reg[7]_i_29_n_7\,
      O => \magnitude[6]_i_21_n_0\
    );
\magnitude[6]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_13,
      O => \magnitude[6]_i_22_n_0\
    );
\magnitude[6]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_14,
      O => \magnitude[6]_i_23_n_0\
    );
\magnitude[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[7]_i_4_n_6\,
      I1 => \magnitude_reg[7]_i_4_n_5\,
      O => \magnitude[6]_i_4_n_0\
    );
\magnitude[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[7]_i_4_n_7\,
      I1 => \magnitude_reg[7]_i_4_n_6\,
      O => \magnitude[6]_i_6_n_0\
    );
\magnitude[6]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[7]_i_6_n_4\,
      I1 => \magnitude_reg[7]_i_4_n_7\,
      O => \magnitude[6]_i_7_n_0\
    );
\magnitude[6]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[7]_i_6_n_5\,
      I1 => \magnitude_reg[7]_i_6_n_4\,
      O => \magnitude[6]_i_8_n_0\
    );
\magnitude[6]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[7]_i_6_n_6\,
      I1 => \magnitude_reg[7]_i_6_n_5\,
      O => \magnitude[6]_i_9_n_0\
    );
\magnitude[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[7]_i_8_n_4\,
      I1 => \magnitude_reg[7]_i_7_n_7\,
      O => \magnitude[7]_i_10_n_0\
    );
\magnitude[7]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[7]_i_8_n_5\,
      I1 => \magnitude_reg[7]_i_8_n_4\,
      O => \magnitude[7]_i_11_n_0\
    );
\magnitude[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[7]_i_8_n_6\,
      I1 => \magnitude_reg[7]_i_8_n_5\,
      O => \magnitude[7]_i_12_n_0\
    );
\magnitude[7]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \magnitude_reg[7]_i_14_n_4\,
      O => \magnitude[7]_i_15_n_0\
    );
\magnitude[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[7]_i_8_n_7\,
      I1 => \magnitude_reg[7]_i_8_n_6\,
      O => \magnitude[7]_i_16_n_0\
    );
\magnitude[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[7]_i_14_n_4\,
      I1 => \magnitude_reg[7]_i_8_n_7\,
      O => \magnitude[7]_i_17_n_0\
    );
\magnitude[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \magnitude_reg[7]_i_14_n_4\,
      I1 => \magnitude_reg[7]_i_7_n_1\,
      O => \magnitude[7]_i_18_n_0\
    );
\magnitude[7]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[7]_i_7_n_1\,
      I2 => \magnitude_reg[7]_i_14_n_5\,
      O => \magnitude[7]_i_19_n_0\
    );
\magnitude[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \magnitude_reg[7]_i_20_n_5\,
      I1 => \magnitude_reg[7]_i_20_n_0\,
      O => \magnitude[7]_i_21_n_0\
    );
\magnitude[7]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[7]_i_20_n_6\,
      I1 => \magnitude_reg[7]_i_20_n_5\,
      O => \magnitude[7]_i_22_n_0\
    );
\magnitude[7]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \magnitude_reg[7]_i_23_n_5\,
      O => \magnitude[7]_i_24_n_0\
    );
\magnitude[7]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[7]_i_20_n_7\,
      I1 => \magnitude_reg[7]_i_20_n_6\,
      O => \magnitude[7]_i_25_n_0\
    );
\magnitude[7]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[7]_i_23_n_4\,
      I1 => \magnitude_reg[7]_i_20_n_7\,
      O => \magnitude[7]_i_26_n_0\
    );
\magnitude[7]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[7]_i_23_n_5\,
      I1 => \magnitude_reg[7]_i_23_n_4\,
      O => \magnitude[7]_i_27_n_0\
    );
\magnitude[7]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \magnitude_reg[7]_i_23_n_5\,
      I1 => \magnitude_reg[7]_i_20_n_0\,
      O => \magnitude[7]_i_28_n_0\
    );
\magnitude[7]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[7]_i_7_n_1\,
      I2 => \magnitude_reg[7]_i_14_n_6\,
      O => \magnitude[7]_i_31_n_0\
    );
\magnitude[7]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[7]_i_7_n_1\,
      I2 => \magnitude_reg[7]_i_14_n_7\,
      O => \magnitude[7]_i_32_n_0\
    );
\magnitude[7]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[7]_i_7_n_1\,
      I2 => \magnitude_reg[7]_i_30_n_4\,
      O => \magnitude[7]_i_33_n_0\
    );
\magnitude[7]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[7]_i_7_n_1\,
      I2 => \magnitude_reg[7]_i_30_n_5\,
      O => \magnitude[7]_i_34_n_0\
    );
\magnitude[7]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[7]_i_20_n_0\,
      I2 => \magnitude_reg[7]_i_23_n_6\,
      O => \magnitude[7]_i_36_n_0\
    );
\magnitude[7]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[7]_i_20_n_0\,
      I2 => \magnitude_reg[7]_i_23_n_7\,
      O => \magnitude[7]_i_37_n_0\
    );
\magnitude[7]_i_38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[7]_i_20_n_0\,
      I2 => \magnitude_reg[7]_i_35_n_4\,
      O => \magnitude[7]_i_38_n_0\
    );
\magnitude[7]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[7]_i_20_n_0\,
      I2 => \magnitude_reg[7]_i_35_n_5\,
      O => \magnitude[7]_i_39_n_0\
    );
\magnitude[7]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \magnitude_reg[7]_i_45_n_1\,
      O => \magnitude[7]_i_41_n_0\
    );
\magnitude[7]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \magnitude_reg[7]_i_40_n_5\,
      I1 => \magnitude_reg[7]_i_40_n_0\,
      O => \magnitude[7]_i_42_n_0\
    );
\magnitude[7]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[7]_i_40_n_6\,
      I1 => \magnitude_reg[7]_i_40_n_5\,
      O => \magnitude[7]_i_43_n_0\
    );
\magnitude[7]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \magnitude_reg[7]_i_45_n_1\,
      I1 => \magnitude_reg[7]_i_40_n_6\,
      O => \magnitude[7]_i_44_n_0\
    );
\magnitude[7]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[7]_i_40_n_0\,
      I1 => inst_n_20,
      O => \magnitude[7]_i_46_n_0\
    );
\magnitude[7]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[7]_i_40_n_0\,
      I1 => inst_n_20,
      O => \magnitude[7]_i_47_n_0\
    );
\magnitude[7]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[7]_i_40_n_0\,
      I1 => inst_n_20,
      O => \magnitude[7]_i_48_n_0\
    );
\magnitude[7]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[7]_i_45_n_1\,
      I1 => \magnitude_reg[7]_i_40_n_0\,
      O => \magnitude[7]_i_49_n_0\
    );
\magnitude[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \magnitude_reg[7]_i_7_n_6\,
      I1 => \magnitude_reg[7]_i_7_n_1\,
      O => \magnitude[7]_i_5_n_0\
    );
\magnitude[7]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[7]_i_40_n_0\,
      I2 => \magnitude_reg[7]_i_45_n_1\,
      O => \magnitude[7]_i_50_n_0\
    );
\magnitude[7]_i_51\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[7]_i_40_n_0\,
      I2 => \magnitude_reg[7]_i_45_n_1\,
      O => \magnitude[7]_i_51_n_0\
    );
\magnitude[7]_i_52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[7]_i_40_n_0\,
      I2 => \magnitude_reg[7]_i_45_n_1\,
      O => \magnitude[7]_i_52_n_0\
    );
\magnitude[7]_i_54\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \magnitude_reg[7]_i_40_n_0\,
      I1 => \magnitude_reg[7]_i_7_n_1\,
      I2 => \magnitude_reg[7]_i_30_n_6\,
      O => \magnitude[7]_i_54_n_0\
    );
\magnitude[7]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \magnitude_reg[7]_i_20_n_0\,
      I1 => \magnitude_reg[7]_i_7_n_1\,
      I2 => \magnitude_reg[7]_i_30_n_7\,
      O => \magnitude[7]_i_55_n_0\
    );
\magnitude[7]_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_19,
      O => \magnitude[7]_i_56_n_0\
    );
\magnitude[7]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_12,
      O => \magnitude[7]_i_57_n_0\
    );
\magnitude[7]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[7]_i_20_n_0\,
      I2 => \magnitude_reg[7]_i_35_n_6\,
      O => \magnitude[7]_i_58_n_0\
    );
\magnitude[7]_i_59\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \magnitude_reg[7]_i_40_n_0\,
      I1 => \magnitude_reg[7]_i_20_n_0\,
      I2 => \magnitude_reg[7]_i_35_n_7\,
      O => \magnitude[7]_i_59_n_0\
    );
\magnitude[7]_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_17,
      O => \magnitude[7]_i_60_n_0\
    );
\magnitude[7]_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_18,
      O => \magnitude[7]_i_61_n_0\
    );
\magnitude[7]_i_62\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[7]_i_40_n_0\,
      I2 => \magnitude_reg[7]_i_45_n_6\,
      O => \magnitude[7]_i_62_n_0\
    );
\magnitude[7]_i_63\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => inst_n_20,
      I1 => \magnitude_reg[7]_i_40_n_0\,
      I2 => \magnitude_reg[7]_i_45_n_7\,
      O => \magnitude[7]_i_63_n_0\
    );
\magnitude[7]_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_21,
      O => \magnitude[7]_i_64_n_0\
    );
\magnitude[7]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => inst_n_16,
      O => \magnitude[7]_i_65_n_0\
    );
\magnitude[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \magnitude_reg[7]_i_7_n_7\,
      I1 => \magnitude_reg[7]_i_7_n_6\,
      O => \magnitude[7]_i_9_n_0\
    );
\magnitude_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[0]_i_15_n_0\,
      CO(3) => \magnitude_reg[0]_i_10_n_0\,
      CO(2) => \magnitude_reg[0]_i_10_n_1\,
      CO(1) => \magnitude_reg[0]_i_10_n_2\,
      CO(0) => \magnitude_reg[0]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \magnitude_reg[1]_i_10_n_6\,
      DI(2) => \magnitude_reg[1]_i_10_n_7\,
      DI(1) => \magnitude_reg[1]_i_15_n_4\,
      DI(0) => \magnitude_reg[1]_i_15_n_5\,
      O(3 downto 0) => \NLW_magnitude_reg[0]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \magnitude[0]_i_16_n_0\,
      S(2) => \magnitude[0]_i_17_n_0\,
      S(1) => \magnitude[0]_i_18_n_0\,
      S(0) => \magnitude[0]_i_19_n_0\
    );
\magnitude_reg[0]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \magnitude_reg[0]_i_15_n_0\,
      CO(2) => \magnitude_reg[0]_i_15_n_1\,
      CO(1) => \magnitude_reg[0]_i_15_n_2\,
      CO(0) => \magnitude_reg[0]_i_15_n_3\,
      CYINIT => inst_n_3,
      DI(3) => \magnitude_reg[1]_i_15_n_6\,
      DI(2) => \magnitude_reg[1]_i_15_n_7\,
      DI(1 downto 0) => B"01",
      O(3 downto 0) => \NLW_magnitude_reg[0]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \magnitude[0]_i_20_n_0\,
      S(2) => \magnitude[0]_i_21_n_0\,
      S(1) => \magnitude[0]_i_22_n_0\,
      S(0) => \magnitude[0]_i_23_n_0\
    );
\magnitude_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[0]_i_3_n_0\,
      CO(3 downto 0) => \NLW_magnitude_reg[0]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_magnitude_reg[0]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \magnitude_reg[0]_i_2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \magnitude[0]_i_4_n_0\
    );
\magnitude_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[0]_i_5_n_0\,
      CO(3) => \magnitude_reg[0]_i_3_n_0\,
      CO(2) => \magnitude_reg[0]_i_3_n_1\,
      CO(1) => \magnitude_reg[0]_i_3_n_2\,
      CO(0) => \magnitude_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \magnitude_reg[1]_i_3_n_6\,
      DI(2) => \magnitude_reg[1]_i_3_n_7\,
      DI(1) => \magnitude_reg[1]_i_5_n_4\,
      DI(0) => \magnitude_reg[1]_i_5_n_5\,
      O(3 downto 0) => \NLW_magnitude_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \magnitude[0]_i_6_n_0\,
      S(2) => \magnitude[0]_i_7_n_0\,
      S(1) => \magnitude[0]_i_8_n_0\,
      S(0) => \magnitude[0]_i_9_n_0\
    );
\magnitude_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[0]_i_10_n_0\,
      CO(3) => \magnitude_reg[0]_i_5_n_0\,
      CO(2) => \magnitude_reg[0]_i_5_n_1\,
      CO(1) => \magnitude_reg[0]_i_5_n_2\,
      CO(0) => \magnitude_reg[0]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \magnitude_reg[1]_i_5_n_6\,
      DI(2) => \magnitude_reg[1]_i_5_n_7\,
      DI(1) => \magnitude_reg[1]_i_10_n_4\,
      DI(0) => \magnitude_reg[1]_i_10_n_5\,
      O(3 downto 0) => \NLW_magnitude_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \magnitude[0]_i_11_n_0\,
      S(2) => \magnitude[0]_i_12_n_0\,
      S(1) => \magnitude[0]_i_13_n_0\,
      S(0) => \magnitude[0]_i_14_n_0\
    );
\magnitude_reg[1]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[1]_i_15_n_0\,
      CO(3) => \magnitude_reg[1]_i_10_n_0\,
      CO(2) => \magnitude_reg[1]_i_10_n_1\,
      CO(1) => \magnitude_reg[1]_i_10_n_2\,
      CO(0) => \magnitude_reg[1]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \magnitude_reg[2]_i_10_n_6\,
      DI(2) => \magnitude_reg[2]_i_10_n_7\,
      DI(1) => \magnitude_reg[2]_i_15_n_4\,
      DI(0) => \magnitude_reg[2]_i_15_n_5\,
      O(3) => \magnitude_reg[1]_i_10_n_4\,
      O(2) => \magnitude_reg[1]_i_10_n_5\,
      O(1) => \magnitude_reg[1]_i_10_n_6\,
      O(0) => \magnitude_reg[1]_i_10_n_7\,
      S(3) => \magnitude[1]_i_16_n_0\,
      S(2) => \magnitude[1]_i_17_n_0\,
      S(1) => \magnitude[1]_i_18_n_0\,
      S(0) => \magnitude[1]_i_19_n_0\
    );
\magnitude_reg[1]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \magnitude_reg[1]_i_15_n_0\,
      CO(2) => \magnitude_reg[1]_i_15_n_1\,
      CO(1) => \magnitude_reg[1]_i_15_n_2\,
      CO(0) => \magnitude_reg[1]_i_15_n_3\,
      CYINIT => inst_n_1,
      DI(3) => \magnitude_reg[2]_i_15_n_6\,
      DI(2) => \magnitude_reg[2]_i_15_n_7\,
      DI(1 downto 0) => B"01",
      O(3) => \magnitude_reg[1]_i_15_n_4\,
      O(2) => \magnitude_reg[1]_i_15_n_5\,
      O(1) => \magnitude_reg[1]_i_15_n_6\,
      O(0) => \magnitude_reg[1]_i_15_n_7\,
      S(3) => \magnitude[1]_i_21_n_0\,
      S(2) => \magnitude[1]_i_22_n_0\,
      S(1) => \magnitude[1]_i_23_n_0\,
      S(0) => \magnitude[1]_i_24_n_0\
    );
\magnitude_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[1]_i_3_n_0\,
      CO(3 downto 0) => \NLW_magnitude_reg[1]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_magnitude_reg[1]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \magnitude_reg[1]_i_2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \magnitude[1]_i_4_n_0\
    );
\magnitude_reg[1]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[1]_i_5_n_0\,
      CO(3) => \magnitude_reg[1]_i_3_n_0\,
      CO(2) => \magnitude_reg[1]_i_3_n_1\,
      CO(1) => \magnitude_reg[1]_i_3_n_2\,
      CO(0) => \magnitude_reg[1]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \magnitude_reg[2]_i_2_n_7\,
      DI(2) => \magnitude_reg[2]_i_3_n_7\,
      DI(1) => \magnitude_reg[2]_i_5_n_4\,
      DI(0) => \magnitude_reg[2]_i_5_n_5\,
      O(3) => \NLW_magnitude_reg[1]_i_3_O_UNCONNECTED\(3),
      O(2) => \magnitude_reg[1]_i_3_n_5\,
      O(1) => \magnitude_reg[1]_i_3_n_6\,
      O(0) => \magnitude_reg[1]_i_3_n_7\,
      S(3) => \magnitude[1]_i_6_n_0\,
      S(2) => \magnitude[1]_i_7_n_0\,
      S(1) => \magnitude[1]_i_8_n_0\,
      S(0) => \magnitude[1]_i_9_n_0\
    );
\magnitude_reg[1]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[1]_i_10_n_0\,
      CO(3) => \magnitude_reg[1]_i_5_n_0\,
      CO(2) => \magnitude_reg[1]_i_5_n_1\,
      CO(1) => \magnitude_reg[1]_i_5_n_2\,
      CO(0) => \magnitude_reg[1]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \magnitude_reg[2]_i_5_n_6\,
      DI(2) => \magnitude_reg[2]_i_5_n_7\,
      DI(1) => \magnitude_reg[2]_i_10_n_4\,
      DI(0) => \magnitude_reg[2]_i_10_n_5\,
      O(3) => \magnitude_reg[1]_i_5_n_4\,
      O(2) => \magnitude_reg[1]_i_5_n_5\,
      O(1) => \magnitude_reg[1]_i_5_n_6\,
      O(0) => \magnitude_reg[1]_i_5_n_7\,
      S(3) => \magnitude[1]_i_11_n_0\,
      S(2) => \magnitude[1]_i_12_n_0\,
      S(1) => \magnitude[1]_i_13_n_0\,
      S(0) => \magnitude[1]_i_14_n_0\
    );
\magnitude_reg[2]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[2]_i_15_n_0\,
      CO(3) => \magnitude_reg[2]_i_10_n_0\,
      CO(2) => \magnitude_reg[2]_i_10_n_1\,
      CO(1) => \magnitude_reg[2]_i_10_n_2\,
      CO(0) => \magnitude_reg[2]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \magnitude_reg[3]_i_10_n_6\,
      DI(2) => \magnitude_reg[3]_i_10_n_7\,
      DI(1) => \magnitude_reg[3]_i_16_n_4\,
      DI(0) => \magnitude_reg[3]_i_16_n_5\,
      O(3) => \magnitude_reg[2]_i_10_n_4\,
      O(2) => \magnitude_reg[2]_i_10_n_5\,
      O(1) => \magnitude_reg[2]_i_10_n_6\,
      O(0) => \magnitude_reg[2]_i_10_n_7\,
      S(3) => \magnitude[2]_i_16_n_0\,
      S(2) => \magnitude[2]_i_17_n_0\,
      S(1) => \magnitude[2]_i_18_n_0\,
      S(0) => \magnitude[2]_i_19_n_0\
    );
\magnitude_reg[2]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \magnitude_reg[2]_i_15_n_0\,
      CO(2) => \magnitude_reg[2]_i_15_n_1\,
      CO(1) => \magnitude_reg[2]_i_15_n_2\,
      CO(0) => \magnitude_reg[2]_i_15_n_3\,
      CYINIT => inst_n_7,
      DI(3) => \magnitude_reg[3]_i_16_n_6\,
      DI(2) => \magnitude_reg[3]_i_16_n_7\,
      DI(1 downto 0) => B"01",
      O(3) => \magnitude_reg[2]_i_15_n_4\,
      O(2) => \magnitude_reg[2]_i_15_n_5\,
      O(1) => \magnitude_reg[2]_i_15_n_6\,
      O(0) => \magnitude_reg[2]_i_15_n_7\,
      S(3) => \magnitude[2]_i_20_n_0\,
      S(2) => \magnitude[2]_i_21_n_0\,
      S(1) => \magnitude[2]_i_22_n_0\,
      S(0) => \magnitude[2]_i_23_n_0\
    );
\magnitude_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[2]_i_3_n_0\,
      CO(3 downto 0) => \NLW_magnitude_reg[2]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_magnitude_reg[2]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \magnitude_reg[2]_i_2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \magnitude[2]_i_4_n_0\
    );
\magnitude_reg[2]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[2]_i_5_n_0\,
      CO(3) => \magnitude_reg[2]_i_3_n_0\,
      CO(2) => \magnitude_reg[2]_i_3_n_1\,
      CO(1) => \magnitude_reg[2]_i_3_n_2\,
      CO(0) => \magnitude_reg[2]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \magnitude_reg[3]_i_3_n_7\,
      DI(2) => \magnitude_reg[3]_i_2_n_7\,
      DI(1) => \magnitude_reg[3]_i_5_n_4\,
      DI(0) => \magnitude_reg[3]_i_5_n_5\,
      O(3) => \NLW_magnitude_reg[2]_i_3_O_UNCONNECTED\(3),
      O(2) => \magnitude_reg[2]_i_3_n_5\,
      O(1) => \magnitude_reg[2]_i_3_n_6\,
      O(0) => \magnitude_reg[2]_i_3_n_7\,
      S(3) => \magnitude[2]_i_6_n_0\,
      S(2) => \magnitude[2]_i_7_n_0\,
      S(1) => \magnitude[2]_i_8_n_0\,
      S(0) => \magnitude[2]_i_9_n_0\
    );
\magnitude_reg[2]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[2]_i_10_n_0\,
      CO(3) => \magnitude_reg[2]_i_5_n_0\,
      CO(2) => \magnitude_reg[2]_i_5_n_1\,
      CO(1) => \magnitude_reg[2]_i_5_n_2\,
      CO(0) => \magnitude_reg[2]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \magnitude_reg[3]_i_5_n_6\,
      DI(2) => \magnitude_reg[3]_i_5_n_7\,
      DI(1) => \magnitude_reg[3]_i_10_n_4\,
      DI(0) => \magnitude_reg[3]_i_10_n_5\,
      O(3) => \magnitude_reg[2]_i_5_n_4\,
      O(2) => \magnitude_reg[2]_i_5_n_5\,
      O(1) => \magnitude_reg[2]_i_5_n_6\,
      O(0) => \magnitude_reg[2]_i_5_n_7\,
      S(3) => \magnitude[2]_i_11_n_0\,
      S(2) => \magnitude[2]_i_12_n_0\,
      S(1) => \magnitude[2]_i_13_n_0\,
      S(0) => \magnitude[2]_i_14_n_0\
    );
\magnitude_reg[3]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[3]_i_16_n_0\,
      CO(3) => \magnitude_reg[3]_i_10_n_0\,
      CO(2) => \magnitude_reg[3]_i_10_n_1\,
      CO(1) => \magnitude_reg[3]_i_10_n_2\,
      CO(0) => \magnitude_reg[3]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \magnitude_reg[4]_i_10_n_6\,
      DI(2) => \magnitude_reg[4]_i_10_n_7\,
      DI(1) => \magnitude_reg[4]_i_15_n_4\,
      DI(0) => \magnitude_reg[4]_i_15_n_5\,
      O(3) => \magnitude_reg[3]_i_10_n_4\,
      O(2) => \magnitude_reg[3]_i_10_n_5\,
      O(1) => \magnitude_reg[3]_i_10_n_6\,
      O(0) => \magnitude_reg[3]_i_10_n_7\,
      S(3) => \magnitude[3]_i_17_n_0\,
      S(2) => \magnitude[3]_i_18_n_0\,
      S(1) => \magnitude[3]_i_19_n_0\,
      S(0) => \magnitude[3]_i_20_n_0\
    );
\magnitude_reg[3]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \magnitude_reg[3]_i_16_n_0\,
      CO(2) => \magnitude_reg[3]_i_16_n_1\,
      CO(1) => \magnitude_reg[3]_i_16_n_2\,
      CO(0) => \magnitude_reg[3]_i_16_n_3\,
      CYINIT => inst_n_5,
      DI(3) => \magnitude_reg[4]_i_15_n_6\,
      DI(2) => \magnitude_reg[4]_i_15_n_7\,
      DI(1 downto 0) => B"01",
      O(3) => \magnitude_reg[3]_i_16_n_4\,
      O(2) => \magnitude_reg[3]_i_16_n_5\,
      O(1) => \magnitude_reg[3]_i_16_n_6\,
      O(0) => \magnitude_reg[3]_i_16_n_7\,
      S(3) => \magnitude[3]_i_25_n_0\,
      S(2) => \magnitude[3]_i_26_n_0\,
      S(1) => \magnitude[3]_i_27_n_0\,
      S(0) => \magnitude[3]_i_28_n_0\
    );
\magnitude_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[3]_i_3_n_0\,
      CO(3 downto 0) => \NLW_magnitude_reg[3]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_magnitude_reg[3]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \magnitude_reg[3]_i_2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \magnitude[3]_i_4_n_0\
    );
\magnitude_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[3]_i_5_n_0\,
      CO(3) => \magnitude_reg[3]_i_3_n_0\,
      CO(2) => \magnitude_reg[3]_i_3_n_1\,
      CO(1) => \magnitude_reg[3]_i_3_n_2\,
      CO(0) => \magnitude_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \magnitude_reg[4]_i_3_n_7\,
      DI(2) => \magnitude_reg[4]_i_5_n_4\,
      DI(1) => \magnitude_reg[4]_i_2_n_7\,
      DI(0) => \magnitude_reg[4]_i_5_n_5\,
      O(3) => \NLW_magnitude_reg[3]_i_3_O_UNCONNECTED\(3),
      O(2) => \magnitude_reg[3]_i_3_n_5\,
      O(1) => \magnitude_reg[3]_i_3_n_6\,
      O(0) => \magnitude_reg[3]_i_3_n_7\,
      S(3) => \magnitude[3]_i_6_n_0\,
      S(2) => \magnitude[3]_i_7_n_0\,
      S(1) => \magnitude[3]_i_8_n_0\,
      S(0) => \magnitude[3]_i_9_n_0\
    );
\magnitude_reg[3]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[3]_i_10_n_0\,
      CO(3) => \magnitude_reg[3]_i_5_n_0\,
      CO(2) => \magnitude_reg[3]_i_5_n_1\,
      CO(1) => \magnitude_reg[3]_i_5_n_2\,
      CO(0) => \magnitude_reg[3]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \magnitude_reg[4]_i_5_n_6\,
      DI(2) => \magnitude_reg[4]_i_5_n_7\,
      DI(1) => \magnitude_reg[4]_i_10_n_4\,
      DI(0) => \magnitude_reg[4]_i_10_n_5\,
      O(3) => \magnitude_reg[3]_i_5_n_4\,
      O(2) => \magnitude_reg[3]_i_5_n_5\,
      O(1) => \magnitude_reg[3]_i_5_n_6\,
      O(0) => \magnitude_reg[3]_i_5_n_7\,
      S(3) => \magnitude[3]_i_11_n_0\,
      S(2) => \magnitude[3]_i_12_n_0\,
      S(1) => \magnitude[3]_i_13_n_0\,
      S(0) => \magnitude[3]_i_14_n_0\
    );
\magnitude_reg[4]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[4]_i_15_n_0\,
      CO(3) => \magnitude_reg[4]_i_10_n_0\,
      CO(2) => \magnitude_reg[4]_i_10_n_1\,
      CO(1) => \magnitude_reg[4]_i_10_n_2\,
      CO(0) => \magnitude_reg[4]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \magnitude_reg[5]_i_10_n_6\,
      DI(2) => \magnitude_reg[5]_i_10_n_7\,
      DI(1) => \magnitude_reg[5]_i_15_n_4\,
      DI(0) => \magnitude_reg[5]_i_15_n_5\,
      O(3) => \magnitude_reg[4]_i_10_n_4\,
      O(2) => \magnitude_reg[4]_i_10_n_5\,
      O(1) => \magnitude_reg[4]_i_10_n_6\,
      O(0) => \magnitude_reg[4]_i_10_n_7\,
      S(3) => \magnitude[4]_i_16_n_0\,
      S(2) => \magnitude[4]_i_17_n_0\,
      S(1) => \magnitude[4]_i_18_n_0\,
      S(0) => \magnitude[4]_i_19_n_0\
    );
\magnitude_reg[4]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \magnitude_reg[4]_i_15_n_0\,
      CO(2) => \magnitude_reg[4]_i_15_n_1\,
      CO(1) => \magnitude_reg[4]_i_15_n_2\,
      CO(0) => \magnitude_reg[4]_i_15_n_3\,
      CYINIT => inst_n_11,
      DI(3) => \magnitude_reg[5]_i_15_n_6\,
      DI(2) => \magnitude_reg[5]_i_15_n_7\,
      DI(1 downto 0) => B"01",
      O(3) => \magnitude_reg[4]_i_15_n_4\,
      O(2) => \magnitude_reg[4]_i_15_n_5\,
      O(1) => \magnitude_reg[4]_i_15_n_6\,
      O(0) => \magnitude_reg[4]_i_15_n_7\,
      S(3) => \magnitude[4]_i_20_n_0\,
      S(2) => \magnitude[4]_i_21_n_0\,
      S(1) => \magnitude[4]_i_22_n_0\,
      S(0) => \magnitude[4]_i_23_n_0\
    );
\magnitude_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[4]_i_3_n_0\,
      CO(3 downto 0) => \NLW_magnitude_reg[4]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_magnitude_reg[4]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \magnitude_reg[4]_i_2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \magnitude[4]_i_4_n_0\
    );
\magnitude_reg[4]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[4]_i_5_n_0\,
      CO(3) => \magnitude_reg[4]_i_3_n_0\,
      CO(2) => \magnitude_reg[4]_i_3_n_1\,
      CO(1) => \magnitude_reg[4]_i_3_n_2\,
      CO(0) => \magnitude_reg[4]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \magnitude_reg[5]_i_3_n_7\,
      DI(2) => \magnitude_reg[5]_i_5_n_4\,
      DI(1) => \magnitude_reg[5]_i_5_n_5\,
      DI(0) => \magnitude_reg[5]_i_2_n_7\,
      O(3) => \NLW_magnitude_reg[4]_i_3_O_UNCONNECTED\(3),
      O(2) => \magnitude_reg[4]_i_3_n_5\,
      O(1) => \magnitude_reg[4]_i_3_n_6\,
      O(0) => \magnitude_reg[4]_i_3_n_7\,
      S(3) => \magnitude[4]_i_6_n_0\,
      S(2) => \magnitude[4]_i_7_n_0\,
      S(1) => \magnitude[4]_i_8_n_0\,
      S(0) => \magnitude[4]_i_9_n_0\
    );
\magnitude_reg[4]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[4]_i_10_n_0\,
      CO(3) => \magnitude_reg[4]_i_5_n_0\,
      CO(2) => \magnitude_reg[4]_i_5_n_1\,
      CO(1) => \magnitude_reg[4]_i_5_n_2\,
      CO(0) => \magnitude_reg[4]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \magnitude_reg[5]_i_5_n_6\,
      DI(2) => \magnitude_reg[5]_i_5_n_7\,
      DI(1) => \magnitude_reg[5]_i_10_n_4\,
      DI(0) => \magnitude_reg[5]_i_10_n_5\,
      O(3) => \magnitude_reg[4]_i_5_n_4\,
      O(2) => \magnitude_reg[4]_i_5_n_5\,
      O(1) => \magnitude_reg[4]_i_5_n_6\,
      O(0) => \magnitude_reg[4]_i_5_n_7\,
      S(3) => \magnitude[4]_i_11_n_0\,
      S(2) => \magnitude[4]_i_12_n_0\,
      S(1) => \magnitude[4]_i_13_n_0\,
      S(0) => \magnitude[4]_i_14_n_0\
    );
\magnitude_reg[5]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[5]_i_15_n_0\,
      CO(3) => \magnitude_reg[5]_i_10_n_0\,
      CO(2) => \magnitude_reg[5]_i_10_n_1\,
      CO(1) => \magnitude_reg[5]_i_10_n_2\,
      CO(0) => \magnitude_reg[5]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \magnitude_reg[6]_i_10_n_6\,
      DI(2) => \magnitude_reg[6]_i_10_n_7\,
      DI(1) => \magnitude_reg[6]_i_15_n_4\,
      DI(0) => \magnitude_reg[6]_i_15_n_5\,
      O(3) => \magnitude_reg[5]_i_10_n_4\,
      O(2) => \magnitude_reg[5]_i_10_n_5\,
      O(1) => \magnitude_reg[5]_i_10_n_6\,
      O(0) => \magnitude_reg[5]_i_10_n_7\,
      S(3) => \magnitude[5]_i_16_n_0\,
      S(2) => \magnitude[5]_i_17_n_0\,
      S(1) => \magnitude[5]_i_18_n_0\,
      S(0) => \magnitude[5]_i_19_n_0\
    );
\magnitude_reg[5]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \magnitude_reg[5]_i_15_n_0\,
      CO(2) => \magnitude_reg[5]_i_15_n_1\,
      CO(1) => \magnitude_reg[5]_i_15_n_2\,
      CO(0) => \magnitude_reg[5]_i_15_n_3\,
      CYINIT => inst_n_9,
      DI(3) => \magnitude_reg[6]_i_15_n_6\,
      DI(2) => \magnitude_reg[6]_i_15_n_7\,
      DI(1 downto 0) => B"01",
      O(3) => \magnitude_reg[5]_i_15_n_4\,
      O(2) => \magnitude_reg[5]_i_15_n_5\,
      O(1) => \magnitude_reg[5]_i_15_n_6\,
      O(0) => \magnitude_reg[5]_i_15_n_7\,
      S(3) => \magnitude[5]_i_21_n_0\,
      S(2) => \magnitude[5]_i_22_n_0\,
      S(1) => \magnitude[5]_i_23_n_0\,
      S(0) => \magnitude[5]_i_24_n_0\
    );
\magnitude_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[5]_i_3_n_0\,
      CO(3 downto 0) => \NLW_magnitude_reg[5]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_magnitude_reg[5]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \magnitude_reg[5]_i_2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \magnitude[5]_i_4_n_0\
    );
\magnitude_reg[5]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[5]_i_5_n_0\,
      CO(3) => \magnitude_reg[5]_i_3_n_0\,
      CO(2) => \magnitude_reg[5]_i_3_n_1\,
      CO(1) => \magnitude_reg[5]_i_3_n_2\,
      CO(0) => \magnitude_reg[5]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \magnitude_reg[6]_i_3_n_7\,
      DI(2) => \magnitude_reg[6]_i_5_n_4\,
      DI(1) => \magnitude_reg[6]_i_5_n_5\,
      DI(0) => \magnitude_reg[6]_i_5_n_6\,
      O(3) => \NLW_magnitude_reg[5]_i_3_O_UNCONNECTED\(3),
      O(2) => \magnitude_reg[5]_i_3_n_5\,
      O(1) => \magnitude_reg[5]_i_3_n_6\,
      O(0) => \magnitude_reg[5]_i_3_n_7\,
      S(3) => \magnitude[5]_i_6_n_0\,
      S(2) => \magnitude[5]_i_7_n_0\,
      S(1) => \magnitude[5]_i_8_n_0\,
      S(0) => \magnitude[5]_i_9_n_0\
    );
\magnitude_reg[5]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[5]_i_10_n_0\,
      CO(3) => \magnitude_reg[5]_i_5_n_0\,
      CO(2) => \magnitude_reg[5]_i_5_n_1\,
      CO(1) => \magnitude_reg[5]_i_5_n_2\,
      CO(0) => \magnitude_reg[5]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \magnitude_reg[6]_i_2_n_7\,
      DI(2) => \magnitude_reg[6]_i_5_n_7\,
      DI(1) => \magnitude_reg[6]_i_10_n_4\,
      DI(0) => \magnitude_reg[6]_i_10_n_5\,
      O(3) => \magnitude_reg[5]_i_5_n_4\,
      O(2) => \magnitude_reg[5]_i_5_n_5\,
      O(1) => \magnitude_reg[5]_i_5_n_6\,
      O(0) => \magnitude_reg[5]_i_5_n_7\,
      S(3) => \magnitude[5]_i_11_n_0\,
      S(2) => \magnitude[5]_i_12_n_0\,
      S(1) => \magnitude[5]_i_13_n_0\,
      S(0) => \magnitude[5]_i_14_n_0\
    );
\magnitude_reg[6]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[6]_i_15_n_0\,
      CO(3) => \magnitude_reg[6]_i_10_n_0\,
      CO(2) => \magnitude_reg[6]_i_10_n_1\,
      CO(1) => \magnitude_reg[6]_i_10_n_2\,
      CO(0) => \magnitude_reg[6]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \magnitude_reg[7]_i_13_n_6\,
      DI(2) => \magnitude_reg[7]_i_13_n_7\,
      DI(1) => \magnitude_reg[7]_i_29_n_4\,
      DI(0) => \magnitude_reg[7]_i_29_n_5\,
      O(3) => \magnitude_reg[6]_i_10_n_4\,
      O(2) => \magnitude_reg[6]_i_10_n_5\,
      O(1) => \magnitude_reg[6]_i_10_n_6\,
      O(0) => \magnitude_reg[6]_i_10_n_7\,
      S(3) => \magnitude[6]_i_16_n_0\,
      S(2) => \magnitude[6]_i_17_n_0\,
      S(1) => \magnitude[6]_i_18_n_0\,
      S(0) => \magnitude[6]_i_19_n_0\
    );
\magnitude_reg[6]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \magnitude_reg[6]_i_15_n_0\,
      CO(2) => \magnitude_reg[6]_i_15_n_1\,
      CO(1) => \magnitude_reg[6]_i_15_n_2\,
      CO(0) => \magnitude_reg[6]_i_15_n_3\,
      CYINIT => inst_n_15,
      DI(3) => \magnitude_reg[7]_i_29_n_6\,
      DI(2) => \magnitude_reg[7]_i_29_n_7\,
      DI(1 downto 0) => B"01",
      O(3) => \magnitude_reg[6]_i_15_n_4\,
      O(2) => \magnitude_reg[6]_i_15_n_5\,
      O(1) => \magnitude_reg[6]_i_15_n_6\,
      O(0) => \magnitude_reg[6]_i_15_n_7\,
      S(3) => \magnitude[6]_i_20_n_0\,
      S(2) => \magnitude[6]_i_21_n_0\,
      S(1) => \magnitude[6]_i_22_n_0\,
      S(0) => \magnitude[6]_i_23_n_0\
    );
\magnitude_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[6]_i_3_n_0\,
      CO(3 downto 0) => \NLW_magnitude_reg[6]_i_2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_magnitude_reg[6]_i_2_O_UNCONNECTED\(3 downto 1),
      O(0) => \magnitude_reg[6]_i_2_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \magnitude[6]_i_4_n_0\
    );
\magnitude_reg[6]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[6]_i_5_n_0\,
      CO(3) => \magnitude_reg[6]_i_3_n_0\,
      CO(2) => \magnitude_reg[6]_i_3_n_1\,
      CO(1) => \magnitude_reg[6]_i_3_n_2\,
      CO(0) => \magnitude_reg[6]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \magnitude_reg[7]_i_4_n_7\,
      DI(2) => \magnitude_reg[7]_i_6_n_4\,
      DI(1) => \magnitude_reg[7]_i_6_n_5\,
      DI(0) => \magnitude_reg[7]_i_6_n_6\,
      O(3) => \NLW_magnitude_reg[6]_i_3_O_UNCONNECTED\(3),
      O(2) => \magnitude_reg[6]_i_3_n_5\,
      O(1) => \magnitude_reg[6]_i_3_n_6\,
      O(0) => \magnitude_reg[6]_i_3_n_7\,
      S(3) => \magnitude[6]_i_6_n_0\,
      S(2) => \magnitude[6]_i_7_n_0\,
      S(1) => \magnitude[6]_i_8_n_0\,
      S(0) => \magnitude[6]_i_9_n_0\
    );
\magnitude_reg[6]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[6]_i_10_n_0\,
      CO(3) => \magnitude_reg[6]_i_5_n_0\,
      CO(2) => \magnitude_reg[6]_i_5_n_1\,
      CO(1) => \magnitude_reg[6]_i_5_n_2\,
      CO(0) => \magnitude_reg[6]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \magnitude_reg[7]_i_6_n_7\,
      DI(2) => \magnitude_reg[7]_i_3_n_7\,
      DI(1) => \magnitude_reg[7]_i_13_n_4\,
      DI(0) => \magnitude_reg[7]_i_13_n_5\,
      O(3) => \magnitude_reg[6]_i_5_n_4\,
      O(2) => \magnitude_reg[6]_i_5_n_5\,
      O(1) => \magnitude_reg[6]_i_5_n_6\,
      O(0) => \magnitude_reg[6]_i_5_n_7\,
      S(3) => \magnitude[6]_i_11_n_0\,
      S(2) => \magnitude[6]_i_12_n_0\,
      S(1) => \magnitude[6]_i_13_n_0\,
      S(0) => \magnitude[6]_i_14_n_0\
    );
\magnitude_reg[7]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[7]_i_29_n_0\,
      CO(3) => \magnitude_reg[7]_i_13_n_0\,
      CO(2) => \magnitude_reg[7]_i_13_n_1\,
      CO(1) => \magnitude_reg[7]_i_13_n_2\,
      CO(0) => \magnitude_reg[7]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \magnitude_reg[7]_i_14_n_6\,
      DI(2) => \magnitude_reg[7]_i_14_n_7\,
      DI(1) => \magnitude_reg[7]_i_30_n_4\,
      DI(0) => \magnitude_reg[7]_i_30_n_5\,
      O(3) => \magnitude_reg[7]_i_13_n_4\,
      O(2) => \magnitude_reg[7]_i_13_n_5\,
      O(1) => \magnitude_reg[7]_i_13_n_6\,
      O(0) => \magnitude_reg[7]_i_13_n_7\,
      S(3) => \magnitude[7]_i_31_n_0\,
      S(2) => \magnitude[7]_i_32_n_0\,
      S(1) => \magnitude[7]_i_33_n_0\,
      S(0) => \magnitude[7]_i_34_n_0\
    );
\magnitude_reg[7]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[7]_i_30_n_0\,
      CO(3) => \magnitude_reg[7]_i_14_n_0\,
      CO(2) => \magnitude_reg[7]_i_14_n_1\,
      CO(1) => \magnitude_reg[7]_i_14_n_2\,
      CO(0) => \magnitude_reg[7]_i_14_n_3\,
      CYINIT => '0',
      DI(3) => \magnitude_reg[7]_i_23_n_6\,
      DI(2) => \magnitude_reg[7]_i_23_n_7\,
      DI(1) => \magnitude_reg[7]_i_35_n_4\,
      DI(0) => \magnitude_reg[7]_i_35_n_5\,
      O(3) => \magnitude_reg[7]_i_14_n_4\,
      O(2) => \magnitude_reg[7]_i_14_n_5\,
      O(1) => \magnitude_reg[7]_i_14_n_6\,
      O(0) => \magnitude_reg[7]_i_14_n_7\,
      S(3) => \magnitude[7]_i_36_n_0\,
      S(2) => \magnitude[7]_i_37_n_0\,
      S(1) => \magnitude[7]_i_38_n_0\,
      S(0) => \magnitude[7]_i_39_n_0\
    );
\magnitude_reg[7]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[7]_i_23_n_0\,
      CO(3) => \magnitude_reg[7]_i_20_n_0\,
      CO(2) => \NLW_magnitude_reg[7]_i_20_CO_UNCONNECTED\(2),
      CO(1) => \magnitude_reg[7]_i_20_n_2\,
      CO(0) => \magnitude_reg[7]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \magnitude_reg[7]_i_40_n_5\,
      DI(1) => \magnitude_reg[7]_i_40_n_6\,
      DI(0) => \magnitude[7]_i_41_n_0\,
      O(3) => \NLW_magnitude_reg[7]_i_20_O_UNCONNECTED\(3),
      O(2) => \magnitude_reg[7]_i_20_n_5\,
      O(1) => \magnitude_reg[7]_i_20_n_6\,
      O(0) => \magnitude_reg[7]_i_20_n_7\,
      S(3) => '1',
      S(2) => \magnitude[7]_i_42_n_0\,
      S(1) => \magnitude[7]_i_43_n_0\,
      S(0) => \magnitude[7]_i_44_n_0\
    );
\magnitude_reg[7]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[7]_i_35_n_0\,
      CO(3) => \magnitude_reg[7]_i_23_n_0\,
      CO(2) => \magnitude_reg[7]_i_23_n_1\,
      CO(1) => \magnitude_reg[7]_i_23_n_2\,
      CO(0) => \magnitude_reg[7]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => \magnitude_reg[7]_i_45_n_1\,
      DI(2) => \magnitude[7]_i_46_n_0\,
      DI(1) => \magnitude[7]_i_47_n_0\,
      DI(0) => \magnitude[7]_i_48_n_0\,
      O(3) => \magnitude_reg[7]_i_23_n_4\,
      O(2) => \magnitude_reg[7]_i_23_n_5\,
      O(1) => \magnitude_reg[7]_i_23_n_6\,
      O(0) => \magnitude_reg[7]_i_23_n_7\,
      S(3) => \magnitude[7]_i_49_n_0\,
      S(2) => \magnitude[7]_i_50_n_0\,
      S(1) => \magnitude[7]_i_51_n_0\,
      S(0) => \magnitude[7]_i_52_n_0\
    );
\magnitude_reg[7]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \magnitude_reg[7]_i_29_n_0\,
      CO(2) => \magnitude_reg[7]_i_29_n_1\,
      CO(1) => \magnitude_reg[7]_i_29_n_2\,
      CO(0) => \magnitude_reg[7]_i_29_n_3\,
      CYINIT => inst_n_13,
      DI(3) => \magnitude_reg[7]_i_30_n_6\,
      DI(2) => \magnitude_reg[7]_i_30_n_7\,
      DI(1 downto 0) => B"01",
      O(3) => \magnitude_reg[7]_i_29_n_4\,
      O(2) => \magnitude_reg[7]_i_29_n_5\,
      O(1) => \magnitude_reg[7]_i_29_n_6\,
      O(0) => \magnitude_reg[7]_i_29_n_7\,
      S(3) => \magnitude[7]_i_54_n_0\,
      S(2) => \magnitude[7]_i_55_n_0\,
      S(1) => \magnitude[7]_i_56_n_0\,
      S(0) => \magnitude[7]_i_57_n_0\
    );
\magnitude_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[7]_i_4_n_0\,
      CO(3 downto 0) => \NLW_magnitude_reg[7]_i_3_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_magnitude_reg[7]_i_3_O_UNCONNECTED\(3 downto 1),
      O(0) => \magnitude_reg[7]_i_3_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \magnitude[7]_i_5_n_0\
    );
\magnitude_reg[7]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \magnitude_reg[7]_i_30_n_0\,
      CO(2) => \magnitude_reg[7]_i_30_n_1\,
      CO(1) => \magnitude_reg[7]_i_30_n_2\,
      CO(0) => \magnitude_reg[7]_i_30_n_3\,
      CYINIT => inst_n_19,
      DI(3) => \magnitude_reg[7]_i_35_n_6\,
      DI(2) => \magnitude_reg[7]_i_35_n_7\,
      DI(1 downto 0) => B"01",
      O(3) => \magnitude_reg[7]_i_30_n_4\,
      O(2) => \magnitude_reg[7]_i_30_n_5\,
      O(1) => \magnitude_reg[7]_i_30_n_6\,
      O(0) => \magnitude_reg[7]_i_30_n_7\,
      S(3) => \magnitude[7]_i_58_n_0\,
      S(2) => \magnitude[7]_i_59_n_0\,
      S(1) => \magnitude[7]_i_60_n_0\,
      S(0) => \magnitude[7]_i_61_n_0\
    );
\magnitude_reg[7]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \magnitude_reg[7]_i_35_n_0\,
      CO(2) => \magnitude_reg[7]_i_35_n_1\,
      CO(1) => \magnitude_reg[7]_i_35_n_2\,
      CO(0) => \magnitude_reg[7]_i_35_n_3\,
      CYINIT => inst_n_17,
      DI(3) => \magnitude_reg[7]_i_45_n_6\,
      DI(2) => \magnitude_reg[7]_i_45_n_7\,
      DI(1 downto 0) => B"01",
      O(3) => \magnitude_reg[7]_i_35_n_4\,
      O(2) => \magnitude_reg[7]_i_35_n_5\,
      O(1) => \magnitude_reg[7]_i_35_n_6\,
      O(0) => \magnitude_reg[7]_i_35_n_7\,
      S(3) => \magnitude[7]_i_62_n_0\,
      S(2) => \magnitude[7]_i_63_n_0\,
      S(1) => \magnitude[7]_i_64_n_0\,
      S(0) => \magnitude[7]_i_65_n_0\
    );
\magnitude_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[7]_i_6_n_0\,
      CO(3) => \magnitude_reg[7]_i_4_n_0\,
      CO(2) => \magnitude_reg[7]_i_4_n_1\,
      CO(1) => \magnitude_reg[7]_i_4_n_2\,
      CO(0) => \magnitude_reg[7]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \magnitude_reg[7]_i_7_n_7\,
      DI(2) => \magnitude_reg[7]_i_8_n_4\,
      DI(1) => \magnitude_reg[7]_i_8_n_5\,
      DI(0) => \magnitude_reg[7]_i_8_n_6\,
      O(3) => \NLW_magnitude_reg[7]_i_4_O_UNCONNECTED\(3),
      O(2) => \magnitude_reg[7]_i_4_n_5\,
      O(1) => \magnitude_reg[7]_i_4_n_6\,
      O(0) => \magnitude_reg[7]_i_4_n_7\,
      S(3) => \magnitude[7]_i_9_n_0\,
      S(2) => \magnitude[7]_i_10_n_0\,
      S(1) => \magnitude[7]_i_11_n_0\,
      S(0) => \magnitude[7]_i_12_n_0\
    );
\magnitude_reg[7]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \magnitude_reg[7]_i_40_n_0\,
      CO(2) => \NLW_magnitude_reg[7]_i_40_CO_UNCONNECTED\(2),
      CO(1) => \magnitude_reg[7]_i_40_n_2\,
      CO(0) => \magnitude_reg[7]_i_40_n_3\,
      CYINIT => \magnitude_reg[7]_i_45_n_1\,
      DI(3 downto 0) => B"0100",
      O(3) => \NLW_magnitude_reg[7]_i_40_O_UNCONNECTED\(3),
      O(2) => \magnitude_reg[7]_i_40_n_5\,
      O(1) => \magnitude_reg[7]_i_40_n_6\,
      O(0) => \NLW_magnitude_reg[7]_i_40_O_UNCONNECTED\(0),
      S(3) => '1',
      S(2) => inst_n_20,
      S(1) => inst_n_20,
      S(0) => '1'
    );
\magnitude_reg[7]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_magnitude_reg[7]_i_45_CO_UNCONNECTED\(3),
      CO(2) => \magnitude_reg[7]_i_45_n_1\,
      CO(1) => \NLW_magnitude_reg[7]_i_45_CO_UNCONNECTED\(1),
      CO(0) => \magnitude_reg[7]_i_45_n_3\,
      CYINIT => inst_n_21,
      DI(3 downto 0) => B"0001",
      O(3 downto 2) => \NLW_magnitude_reg[7]_i_45_O_UNCONNECTED\(3 downto 2),
      O(1) => \magnitude_reg[7]_i_45_n_6\,
      O(0) => \magnitude_reg[7]_i_45_n_7\,
      S(3 downto 2) => B"01",
      S(1) => inst_n_20,
      S(0) => inst_n_20
    );
\magnitude_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[7]_i_13_n_0\,
      CO(3) => \magnitude_reg[7]_i_6_n_0\,
      CO(2) => \magnitude_reg[7]_i_6_n_1\,
      CO(1) => \magnitude_reg[7]_i_6_n_2\,
      CO(0) => \magnitude_reg[7]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \magnitude_reg[7]_i_8_n_7\,
      DI(2) => \magnitude_reg[7]_i_14_n_4\,
      DI(1) => \magnitude[7]_i_15_n_0\,
      DI(0) => \magnitude_reg[7]_i_14_n_5\,
      O(3) => \magnitude_reg[7]_i_6_n_4\,
      O(2) => \magnitude_reg[7]_i_6_n_5\,
      O(1) => \magnitude_reg[7]_i_6_n_6\,
      O(0) => \magnitude_reg[7]_i_6_n_7\,
      S(3) => \magnitude[7]_i_16_n_0\,
      S(2) => \magnitude[7]_i_17_n_0\,
      S(1) => \magnitude[7]_i_18_n_0\,
      S(0) => \magnitude[7]_i_19_n_0\
    );
\magnitude_reg[7]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[7]_i_8_n_0\,
      CO(3) => \NLW_magnitude_reg[7]_i_7_CO_UNCONNECTED\(3),
      CO(2) => \magnitude_reg[7]_i_7_n_1\,
      CO(1) => \NLW_magnitude_reg[7]_i_7_CO_UNCONNECTED\(1),
      CO(0) => \magnitude_reg[7]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \magnitude_reg[7]_i_20_n_5\,
      DI(0) => \magnitude_reg[7]_i_20_n_6\,
      O(3 downto 2) => \NLW_magnitude_reg[7]_i_7_O_UNCONNECTED\(3 downto 2),
      O(1) => \magnitude_reg[7]_i_7_n_6\,
      O(0) => \magnitude_reg[7]_i_7_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \magnitude[7]_i_21_n_0\,
      S(0) => \magnitude[7]_i_22_n_0\
    );
\magnitude_reg[7]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \magnitude_reg[7]_i_14_n_0\,
      CO(3) => \magnitude_reg[7]_i_8_n_0\,
      CO(2) => \magnitude_reg[7]_i_8_n_1\,
      CO(1) => \magnitude_reg[7]_i_8_n_2\,
      CO(0) => \magnitude_reg[7]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \magnitude_reg[7]_i_20_n_7\,
      DI(2) => \magnitude_reg[7]_i_23_n_4\,
      DI(1) => \magnitude_reg[7]_i_23_n_5\,
      DI(0) => \magnitude[7]_i_24_n_0\,
      O(3) => \magnitude_reg[7]_i_8_n_4\,
      O(2) => \magnitude_reg[7]_i_8_n_5\,
      O(1) => \magnitude_reg[7]_i_8_n_6\,
      O(0) => \magnitude_reg[7]_i_8_n_7\,
      S(3) => \magnitude[7]_i_25_n_0\,
      S(2) => \magnitude[7]_i_26_n_0\,
      S(1) => \magnitude[7]_i_27_n_0\,
      S(0) => \magnitude[7]_i_28_n_0\
    );
end STRUCTURE;
