<!doctype html><html class="not-ready lg:text-base" style=--bg:#fff lang=en-gb><head><meta charset=utf-8><meta http-equiv=X-UA-Compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><title>RISC-V Assembler: Shift - Project F</title>
<meta name=theme-color><meta name=description content="This RISC-V assembler post covers shift instructions, such as sll, srl, and srai. I also explain how to use shift instructions to quickly multiply and divide by powers of two."><meta name=author content="Will Green"><link rel="preload stylesheet" as=style href=https://projectf.io/main.min.css><link rel=preload as=image href=https://projectf.io/theme.png><link rel=preload as=image href=https://projectf.io/twitter.svg><link rel=preload as=image href=https://projectf.io/github.svg><link rel=preload as=image href=https://projectf.io/mastodon.svg><link rel=preload as=image href=https://projectf.io/rss.svg><script defer src=https://projectf.io/highlight.min.js onload=hljs.initHighlightingOnLoad()></script><link rel=icon href=https://projectf.io/favicon.ico><link rel=apple-touch-icon href=https://projectf.io/apple-touch-icon.png><meta name=generator content="Hugo 0.128.2"><script src=https://cdn-eu.usefathom.com/script.js data-site=EVCGKVDN defer></script><meta itemprop=name content="RISC-V Assembler: Shift"><meta itemprop=description content="This RISC-V assembler post covers shift instructions, such as sll, srl, and srai. I also explain how to use shift instructions to quickly multiply and divide by powers of two."><meta itemprop=datePublished content="2024-01-30T00:00:00+00:00"><meta itemprop=dateModified content="2024-06-14T00:00:00+00:00"><meta itemprop=wordCount content="890"><meta itemprop=image content="https://projectf.io/posts/riscv-shift/img/social/riscv-shift.jpeg"><meta itemprop=keywords content="Asm,Maths,Riscv"><meta property="og:url" content="https://projectf.io/posts/riscv-shift/"><meta property="og:site_name" content="Project F"><meta property="og:title" content="RISC-V Assembler: Shift"><meta property="og:description" content="This RISC-V assembler post covers shift instructions, such as sll, srl, and srai. I also explain how to use shift instructions to quickly multiply and divide by powers of two."><meta property="og:locale" content="en_gb"><meta property="og:type" content="article"><meta property="article:section" content="posts"><meta property="article:published_time" content="2024-01-30T00:00:00+00:00"><meta property="article:modified_time" content="2024-06-14T00:00:00+00:00"><meta property="article:tag" content="Asm"><meta property="article:tag" content="Maths"><meta property="article:tag" content="Riscv"><meta property="og:image" content="https://projectf.io/posts/riscv-shift/img/social/riscv-shift.jpeg"><meta name=twitter:card content="summary_large_image"><meta name=twitter:image content="https://projectf.io/posts/riscv-shift/img/social/riscv-shift.jpeg"><meta name=twitter:title content="RISC-V Assembler: Shift"><meta name=twitter:description content="This RISC-V assembler post covers shift instructions, such as sll, srl, and srai. I also explain how to use shift instructions to quickly multiply and divide by powers of two."><link rel=canonical href=https://projectf.io/posts/riscv-shift/></head><body class="text-black duration-200 ease-out dark:text-white"><header class="mx-auto flex h-[4.5rem] max-w-4xl px-8 lg:justify-center"><div class="relative z-50 mr-auto flex items-center"><a class="-translate-x-[1px] -translate-y-[1px] text-2xl font-semibold" href=https://projectf.io/>Project F</a><div class="btn-dark text-[0] ml-4 h-6 w-6 shrink-0 cursor-pointer [background:url(./theme.png)_left_center/_auto_theme('spacing.6')_no-repeat] [transition:_background-position_0.4s_steps(5)] dark:[background-position:right]" role=button aria-label=Dark></div></div><div class="btn-menu relative z-50 -mr-8 flex h-[4.5rem] w-[5rem] shrink-0 cursor-pointer flex-col items-center justify-center gap-2.5 lg:hidden" role=button aria-label=Menu></div><script>const htmlClass=document.documentElement.classList;setTimeout(()=>{htmlClass.remove("not-ready")},10);const btnMenu=document.querySelector(".btn-menu");btnMenu.addEventListener("click",()=>{htmlClass.toggle("open")});const metaTheme=document.querySelector('meta[name="theme-color"]'),lightBg="#fff".replace(/"/g,""),setDark=e=>{metaTheme.setAttribute("content",e?"#000":lightBg),htmlClass[e?"add":"remove"]("dark"),localStorage.setItem("dark",e)},darkScheme=window.matchMedia("(prefers-color-scheme: dark)");if(htmlClass.contains("dark"))setDark(!0);else{const e=localStorage.getItem("dark");setDark(e?e==="true":darkScheme.matches)}darkScheme.addEventListener("change",e=>{setDark(e.matches)});const btnDark=document.querySelector(".btn-dark");btnDark.addEventListener("click",()=>{setDark(localStorage.getItem("dark")!=="true")})</script><div class="nav-wrapper fixed inset-x-0 top-full z-40 flex h-full select-none flex-col justify-center pb-16 duration-200 dark:bg-black lg:static lg:h-auto lg:flex-row lg:!bg-transparent lg:pb-0 lg:transition-none"><nav class="lg:ml-12 lg:flex lg:flex-row lg:items-center lg:space-x-6"><a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/about/>About</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/demos/>Demos</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/verilog-lib/>Lib</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tools/>Tools</a>
<a class="block text-center text-2xl leading-[5rem] lg:text-base lg:font-normal" href=/tutorials/>Tutorials</a></nav><nav class="mt-12 flex justify-center space-x-10 dark:invert lg:ml-12 lg:mt-0 lg:items-center lg:space-x-6"><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./twitter.svg) href=https://twitter.com/@WillFlux target=_blank rel=me>twitter
</a><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./github.svg) href=https://github.com/projf target=_blank rel=me>github
</a><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./mastodon.svg) href=https://mastodon.social/@WillFlux target=_blank rel=me>mastodon
</a><a class="h-8 w-8 text-[0] [background:var(--url)_center_center/cover_no-repeat] lg:h-6 lg:w-6" style=--url:url(./rss.svg) href=https://projectf.io/index.xml target=_blank rel=alternate>rss</a></nav></div></header><main class="prose prose-neutral relative mx-auto min-h-[calc(100%-9rem)] max-w-4xl px-8 pb-4 pt-4 dark:prose-invert"><article><header class=mb-4><h1 class="!my-0 pb-2.5">RISC-V Assembler: Shift</h1><div class="text-sm antialiased opacity-60">Published
<time>30 Jan 2024</time>
<span class=mx-1>&#183;</span>
<span>Updated
<time>14 Jun 2024</time></span></div></header><section><p>This RISC-V assembler post covers shift instructions, such as <strong>sll</strong>, <strong>srl</strong>, and <strong>srai</strong>. I also explain how to use shift instructions to quickly multiply and divide by powers of two. Shift instructions are included in RV32I, the base integer instruction set. You can also check out my other <a href=/tags/riscv>RISC-V</a> posts.</p><p>In the last few years, we&rsquo;ve seen an explosion of RISC-V CPU designs, especially on FPGA. Thankfully, RISC-V is ideal for assembly programming with its compact, easy-to-learn instruction set. This series will help you learn and understand 32-bit RISC-V instructions and programming.</p><p>Share your thoughts with @WillFlux on <a href=https://mastodon.social/@WillFlux>Mastodon</a> or <a href=https://x.com/WillFlux>X</a>. If you like what I do, <a href=https://github.com/sponsors/WillGreen>sponsor me</a>. üôè</p><h2 id=left-shift>Left Shift</h2><p>There are two left-shift instructions, <strong>sll</strong> and <strong>slli</strong>; they shift left, filling vacated bits with zeros.</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>sll</span>  <span style=color:#66d9ef>rd</span>, <span style=color:#66d9ef>rs1</span>, <span style=color:#66d9ef>rs2</span>  <span style=color:#75715e># rd = rs1 &lt;&lt; rs2
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>slli</span> <span style=color:#66d9ef>rd</span>, <span style=color:#66d9ef>rs1</span>, <span style=color:#66d9ef>imm</span>  <span style=color:#75715e># rd = rs1 &lt;&lt; imm
</span></span></span></code></pre></div><p>ProTip: Remember shift instructions as initialisms: <strong>sll</strong> is <strong>s</strong>hift <strong>l</strong>eft <strong>l</strong>ogical.</p><p>The following examples shift a register two bits to the left:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>li</span>   <span style=color:#66d9ef>t0</span>, <span style=color:#ae81ff>42</span>      <span style=color:#75715e># t0 = (0000 0000 0000 0000 0000 0000 0010 1010)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>li</span>   <span style=color:#66d9ef>t2</span>, <span style=color:#ae81ff>2</span>       <span style=color:#75715e># t2 = (0000 0000 0000 0000 0000 0000 0000 0010)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span><span style=color:#a6e22e>sll</span>  <span style=color:#66d9ef>t3</span>, <span style=color:#66d9ef>t0</span>, <span style=color:#66d9ef>t2</span>  <span style=color:#75715e># t3 = (0000 0000 0000 0000 0000 0000 1010 1000)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>slli</span> <span style=color:#66d9ef>t4</span>, <span style=color:#66d9ef>t0</span>, <span style=color:#ae81ff>2</span>   <span style=color:#75715e># t4 = (0000 0000 0000 0000 0000 0000 1010 1000)
</span></span></span></code></pre></div><p>Note how the result of shifting 42 two bits to the left is 168 (4√ó42).</p><h3 id=shift-multiplier>Shift Multiplier</h3><p>Left shift is equivalent to multiplying by powers of two. Using left shift for multiplication is often faster on small CPUs, particularly those without the <strong>mul</strong> instruction.</p><p>For example, shifting left by three bits multiplies by 8 because 2<sup>3</sup> = 8:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>li</span>   <span style=color:#66d9ef>t0</span>, <span style=color:#ae81ff>4</span>      <span style=color:#75715e># t0 =  4
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>slli</span> <span style=color:#66d9ef>t1</span>, <span style=color:#66d9ef>t0</span>, <span style=color:#ae81ff>3</span>  <span style=color:#75715e># t1 =  4 &lt;&lt; 3 =  32
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span><span style=color:#a6e22e>li</span>   <span style=color:#66d9ef>t0</span>, -<span style=color:#ae81ff>4</span>     <span style=color:#75715e># t0 = -4
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>slli</span> <span style=color:#66d9ef>t1</span>, <span style=color:#66d9ef>t0</span>, <span style=color:#ae81ff>3</span>  <span style=color:#75715e># t1 = -4 &lt;&lt; 3 = -32
</span></span></span></code></pre></div><p>See <a href=/posts/riscv-multiply-divide/>Multiply Divide</a> for flexible multiplication with <strong>mul</strong>.</p><h2 id=right-shift>Right Shift</h2><p>There are four right-shift instructions. <strong>srl</strong> and <strong>srli</strong> fill vacated bits with zeros. <strong>sra</strong> and <strong>srai</strong> perform sign extension, filling vacated bits with the most significant bit (MSB).</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#75715e># shift right logical
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>srl</span>  <span style=color:#66d9ef>rd</span>, <span style=color:#66d9ef>rs1</span>, <span style=color:#66d9ef>rs2</span>  <span style=color:#75715e># rd = rs1 &gt;&gt; rs2
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>srli</span> <span style=color:#66d9ef>rd</span>, <span style=color:#66d9ef>rs1</span>, <span style=color:#66d9ef>imm</span>  <span style=color:#75715e># rd = rs1 &gt;&gt; imm
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span><span style=color:#75715e># shift right arithmetic
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>sra</span>  <span style=color:#66d9ef>rd</span>, <span style=color:#66d9ef>rs1</span>, <span style=color:#66d9ef>rs2</span>  <span style=color:#75715e># rd = rs1 &gt;&gt;&gt; rs2
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>srai</span> <span style=color:#66d9ef>rd</span>, <span style=color:#66d9ef>rs1</span>, <span style=color:#66d9ef>imm</span>  <span style=color:#75715e># rd = rs1 &gt;&gt;&gt; imm
</span></span></span></code></pre></div><p>These right-shift examples use immediate instructions to contrast logical and arithmetic shifts:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>li</span>  <span style=color:#66d9ef>t0</span>, <span style=color:#ae81ff>42</span>      <span style=color:#75715e># t0 = (0000 0000 0000 0000 0000 0000 0010 1010)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>li</span>  <span style=color:#66d9ef>t1</span>, -<span style=color:#ae81ff>42</span>     <span style=color:#75715e># t1 = (1111 1111 1111 1111 1111 1111 1101 0110)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span><span style=color:#75715e># right shift by 2 bits (MSB=0)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>srli</span> <span style=color:#66d9ef>t2</span>, <span style=color:#66d9ef>t0</span>, <span style=color:#ae81ff>2</span>  <span style=color:#75715e># t2 = (0000 0000 0000 0000 0000 0000 0000 1010)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>srai</span> <span style=color:#66d9ef>t3</span>, <span style=color:#66d9ef>t0</span>, <span style=color:#ae81ff>2</span>  <span style=color:#75715e># t3 = (0000 0000 0000 0000 0000 0000 0000 1010)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span><span style=color:#75715e># right shift by 2 bits (MSB=1)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>srli</span> <span style=color:#66d9ef>t4</span>, <span style=color:#66d9ef>t1</span>, <span style=color:#ae81ff>2</span>  <span style=color:#75715e># t4 = (0011 1111 1111 1111 1111 1111 1111 0101)
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>srai</span> <span style=color:#66d9ef>t5</span>, <span style=color:#66d9ef>t1</span>, <span style=color:#ae81ff>2</span>  <span style=color:#75715e># t5 = (1111 1111 1111 1111 1111 1111 1111 0101)
</span></span></span></code></pre></div><p>Both signed and unsigned numbers are positive when the MSB (most significant bit) is 0. So, both right shift instructions fill vacated bits with <strong>0</strong>.</p><p>When the MSB is <strong>1</strong>, signed numbers are <strong>negative</strong>. Arithmetic shift fills vacated bits with <strong>1</strong>, while logical shifts fill them with <strong>0</strong>. The results are dramatically different! Treating the result as a signed number:</p><ul><li><code>t4 = 1,073,741,813</code></li><li><code>t5 = -11</code></li></ul><p>Always consider whether a value is signed before choosing a right shift instruction.</p><p>Learn more about the representation of signed numbers from <a href="https://en.wikipedia.org/wiki/Two's_complement">two&rsquo;s complement</a> on Wikipedia.</p><h3 id=shift-divider>Shift Divider</h3><p>Right shift is (almost) equivalent to dividing by powers of two. You can divide signed and unsigned numbers by choosing the correct instruction: <strong>srli</strong> for unsigned and <strong>srai</strong> for signed.</p><p>For example, shifting right by three bits divides by 8 because 2<sup>3</sup> = 8:</p><div class=highlight><pre tabindex=0 style=color:#f8f8f2;background-color:#272822;-moz-tab-size:4;-o-tab-size:4;tab-size:4><code class=language-asm data-lang=asm><span style=display:flex><span><span style=color:#a6e22e>li</span>   <span style=color:#66d9ef>t0</span>, <span style=color:#ae81ff>42</span>     <span style=color:#75715e># t0 =  42
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>srli</span> <span style=color:#66d9ef>t1</span>, <span style=color:#66d9ef>t0</span>, <span style=color:#ae81ff>3</span>  <span style=color:#75715e># t1 =  42  &gt;&gt; 3 =  5  ; logical shift for unsigned division
</span></span></span><span style=display:flex><span><span style=color:#75715e></span>
</span></span><span style=display:flex><span><span style=color:#a6e22e>li</span>   <span style=color:#66d9ef>t2</span>, -<span style=color:#ae81ff>42</span>    <span style=color:#75715e># t2 = -42
</span></span></span><span style=display:flex><span><span style=color:#75715e></span><span style=color:#a6e22e>srai</span> <span style=color:#66d9ef>t3</span>, <span style=color:#66d9ef>t2</span>, <span style=color:#ae81ff>3</span>  <span style=color:#75715e># t3 = -42 &gt;&gt;&gt; 3 = -6  ; arithmetic shift for signed division
</span></span></span></code></pre></div><p>Division is typically slow, even on CPUs with the <strong>div</strong> instruction. Right shift can significantly increase performance when dividing by powers of two. However, there is a difference: <strong>div</strong> always rounds towards zero, whereas <strong>srai</strong> rounds towards negative infinity. You have been warned! üòÖ</p><p>See <a href=/posts/riscv-multiply-divide/#divide>Multiply Divide</a> for flexible division with <strong>div</strong> and <strong>rem</strong>.</p><h2 id=shift-bits>Shift Bits</h2><p>RV32 shift instructions use the 5 least significant bits for the shift amount (0-31); other bits are ignored. For example, left shifting by 32 does nothing (you might expect it to set the register to zero).</p><p>GNU assembler errors if you try to shift by an immediate not in the range 0-31: <code>Error: improper shift amount (32)</code>.</p><h2 id=whats-next>What&rsquo;s Next?</h2><p>The next post looks at RISC-V <strong><a href=/posts/riscv-load-store/>Load and Store Instructions</a></strong>, including addressing modes.</p><p>If you enjoyed this post, please <a href=https://github.com/sponsors/WillGreen>sponsor me</a>. Sponsors help me create more FPGA and RISC-V projects for everyone, <em>and</em> they get early access to blog posts and source code. üôè</p><p>Check out the <a href=/posts/riscv-cheat-sheet/>RISC-V Assembler Cheat Sheet</a> and all my <a href=/tutorials/>FPGA & RISC-V Tutorials</a>.</p><h3 id=references>References</h3><ul><li><a href=https://wiki.riscv.org/display/HOME/RISC-V+Technical+Specifications>RISC-V Technical Specifications</a> (riscv.org)</li></ul></section><footer class="mt-12 flex flex-wrap"><a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/asm>asm</a>
<a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/maths>maths</a>
<a class="mb-1.5 mr-1.5 rounded-lg bg-black/[3%] px-5 py-1.5 no-underline dark:bg-white/[8%]" href=https://projectf.io/tags/riscv>riscv</a></footer></article></main><footer class="opaco mx-auto flex h-[4.5rem] max-w-4xl items-center px-8 text-[0.9em] opacity-60"><div class=mr-auto><a class=link href=https://projectf.io/>Project F</a>: A little oasis for FPGA and RISC-V design.
&copy; 2024 Will Green.</div></footer></body></html>