puts "#HD: Running synthesis for block psl_fpga"
puts "#HD: Setting Tcl Params:"
set_param hd.visual 1
create_project -in_memory -part xc7vx690tffg1157-2
add_files ./Sources/top/psl_accel.vhdl
set_property LIBRARY work [get_files ./Sources/top/psl_accel.vhdl]
add_files ./Sources/top/psl_fpga.vhdl
set_property LIBRARY work [get_files ./Sources/top/psl_fpga.vhdl]
add_files ./Sources/afu/lib/functions.vhd
set_property FILE_TYPE {VHDL 2008} [get_files ./Sources/afu/lib/functions.vhd]
set_property LIBRARY work [get_files ./Sources/afu/lib/functions.vhd]
add_files ./Sources/afu/lib/psl.vhd
set_property FILE_TYPE {VHDL 2008} [get_files ./Sources/afu/lib/psl.vhd]
set_property LIBRARY work [get_files ./Sources/afu/lib/psl.vhd]
add_files ./Sources/afu/lib/wed.vhd
set_property FILE_TYPE {VHDL 2008} [get_files ./Sources/afu/lib/wed.vhd]
set_property LIBRARY work [get_files ./Sources/afu/lib/wed.vhd]
add_files ./Sources/afu/pkg/control_package.vhd
set_property FILE_TYPE {VHDL 2008} [get_files ./Sources/afu/pkg/control_package.vhd]
set_property LIBRARY work [get_files ./Sources/afu/pkg/control_package.vhd]
add_files ./Sources/afu/pkg/cu_package.vhd
set_property FILE_TYPE {VHDL 2008} [get_files ./Sources/afu/pkg/cu_package.vhd]
set_property LIBRARY work [get_files ./Sources/afu/pkg/cu_package.vhd]
add_files ./Sources/afu/pkg/dma_package.vhd
set_property FILE_TYPE {VHDL 2008} [get_files ./Sources/afu/pkg/dma_package.vhd]
set_property LIBRARY work [get_files ./Sources/afu/pkg/dma_package.vhd]
add_files ./Sources/afu/pkg/frame_package.vhd
set_property FILE_TYPE {VHDL 2008} [get_files ./Sources/afu/pkg/frame_package.vhd]
set_property LIBRARY work [get_files ./Sources/afu/pkg/frame_package.vhd]
add_files ./Sources/afu/pkg/mmio_package.vhd
set_property FILE_TYPE {VHDL 2008} [get_files ./Sources/afu/pkg/mmio_package.vhd]
set_property LIBRARY work [get_files ./Sources/afu/pkg/mmio_package.vhd]
add_files ./Sources/afu/rtl/afu_buffered.vhd
set_property FILE_TYPE {VHDL 2008} [get_files ./Sources/afu/rtl/afu_buffered.vhd]
set_property LIBRARY work [get_files ./Sources/afu/rtl/afu_buffered.vhd]
add_files ./Sources/afu/rtl/buffers.vhd
set_property FILE_TYPE {VHDL 2008} [get_files ./Sources/afu/rtl/buffers.vhd]
set_property LIBRARY work [get_files ./Sources/afu/rtl/buffers.vhd]
add_files ./Sources/afu/rtl/control.vhd
set_property FILE_TYPE {VHDL 2008} [get_files ./Sources/afu/rtl/control.vhd]
set_property LIBRARY work [get_files ./Sources/afu/rtl/control.vhd]
add_files ./Sources/afu/rtl/cu.vhd
set_property FILE_TYPE {VHDL 2008} [get_files ./Sources/afu/rtl/cu.vhd]
set_property LIBRARY work [get_files ./Sources/afu/rtl/cu.vhd]
add_files ./Sources/afu/rtl/dma.vhd
set_property FILE_TYPE {VHDL 2008} [get_files ./Sources/afu/rtl/dma.vhd]
set_property LIBRARY work [get_files ./Sources/afu/rtl/dma.vhd]
add_files ./Sources/afu/rtl/fifo.vhd
set_property FILE_TYPE {VHDL 2008} [get_files ./Sources/afu/rtl/fifo.vhd]
set_property LIBRARY work [get_files ./Sources/afu/rtl/fifo.vhd]
add_files ./Sources/afu/rtl/frame.vhd
set_property FILE_TYPE {VHDL 2008} [get_files ./Sources/afu/rtl/frame.vhd]
set_property LIBRARY work [get_files ./Sources/afu/rtl/frame.vhd]
add_files ./Sources/afu/rtl/mmio.vhd
set_property FILE_TYPE {VHDL 2008} [get_files ./Sources/afu/rtl/mmio.vhd]
set_property LIBRARY work [get_files ./Sources/afu/rtl/mmio.vhd]
add_files ./Sources/afu/rtl/ram.vhd
set_property FILE_TYPE {VHDL 2008} [get_files ./Sources/afu/rtl/ram.vhd]
set_property LIBRARY work [get_files ./Sources/afu/rtl/ram.vhd]
add_files ./Sources/afu/mm/circular_buffer1.v
add_files ./Sources/afu/mm/circular_buffer2.v
add_files ./Sources/afu/mm/output_buffer.v
add_files ./Sources/afu/mm/CSA_carry.v
add_files ./Sources/afu/mm/matix_mul.v
add_files ./Sources/afu/mm/multiply_accumulator.v
add_files ./Sources/afu/mm/ma_group.v
add_files ./Sources/afu/mm/normalization.v
add_files ./Sources/afu/mm/RAM_control.v
add_files ./Sources/afu/mm/unum_CSA.v
add_files ./Sources/afu/mm/addition_control.v
add_files ./Sources/afu/ip_ram_input1/ram_input1.xci
generate_target all [get_ips ram_input1]
add_files ./Sources/afu/ip_ram_input2/ram_input2.xci
generate_target all [get_ips ram_input2]
add_files ./Sources/afu/ip_ram_output/ram_output.xci
generate_target all [get_ips ram_output]
synth_design -mode default -flatten_hierarchy rebuilt -fanout_limit 60 -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5 -no_iobuf -top psl_fpga -part xc7vx690tffg1157-2
write_checkpoint -force ./Synth/psl_fpga/psl_fpga_synth.dcp
report_utilization -file ./Synth/psl_fpga/psl_fpga_utilization_synth.rpt
close_project
puts "#HD: Synthesis of module psl_fpga complete\n"
