{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543015052655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543015052655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 18:17:32 2018 " "Processing started: Fri Nov 23 18:17:32 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543015052655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543015052655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Principal -c Principal " "Command: quartus_map --read_settings_files=on --write_settings_files=off Principal -c Principal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543015052655 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1543015053296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-UC_arc " "Found design unit 1: UC-UC_arc" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543015053989 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543015053989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543015053989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sietes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sietes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sieteS-sieteS_arq " "Found design unit 1: sieteS-sieteS_arq" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543015053995 ""} { "Info" "ISGN_ENTITY_NAME" "1 sieteS " "Found entity 1: sieteS" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543015053995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543015053995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registefile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registefile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registefile-registefile_arc " "Found design unit 1: registefile-registefile_arc" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/registefile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543015053999 ""} { "Info" "ISGN_ENTITY_NAME" "1 registefile " "Found entity 1: registefile" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/registefile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543015053999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543015053999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registro-Registro_arc " "Found design unit 1: Registro-Registro_arc" {  } { { "Registro.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Registro.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543015054004 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registro " "Found entity 1: Registro" {  } { { "Registro.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Registro.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543015054004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543015054004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux14-Mux14_arc " "Found design unit 1: Mux14-Mux14_arc" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543015054008 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux14 " "Found entity 1: Mux14" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543015054008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543015054008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux12-Mux12_arc " "Found design unit 1: Mux12-Mux12_arc" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux12.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543015054013 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux12 " "Found entity 1: Mux12" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux12.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543015054013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543015054013 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "ram_style memoriaram.vhd(21) " "Unrecognized synthesis attribute \"ram_style\" at memoriaram.vhd(21)" {  } { { "memoriaram.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/memoriaram.vhd" 21 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaram-mem_arc " "Found design unit 1: memoriaram-mem_arc" {  } { { "memoriaram.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/memoriaram.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543015054018 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaram " "Found entity 1: memoriaram" {  } { { "memoriaram.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/memoriaram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543015054018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543015054018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-mem_arc " "Found design unit 1: memoria-mem_arc" {  } { { "memoria.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/memoria.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543015054022 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/memoria.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543015054022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543015054022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-IR_arc " "Found design unit 1: IR-IR_arc" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/IR.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543015054027 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/IR.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543015054027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543015054027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_arq " "Found design unit 1: ALU-ALU_arq" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543015054031 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543015054031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543015054031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file principal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 principal-Principal_arch " "Found design unit 1: principal-Principal_arch" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543015054036 ""} { "Info" "ISGN_ENTITY_NAME" "1 Principal " "Found entity 1: Principal" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543015054036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543015054036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCounter-PCounter_arc " "Found design unit 1: PCounter-PCounter_arc" {  } { { "PCounter.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/PCounter.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543015054041 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCounter " "Found entity 1: PCounter" {  } { { "PCounter.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/PCounter.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543015054041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543015054041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumPC-sumPC_arc " "Found design unit 1: sumPC-sumPC_arc" {  } { { "sumPC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sumPC.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543015054045 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumPC " "Found entity 1: sumPC" {  } { { "sumPC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sumPC.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543015054045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543015054045 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Principal " "Elaborating entity \"Principal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543015054179 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Jump Principal.vhd(156) " "Verilog HDL or VHDL warning at Principal.vhd(156): object \"Jump\" assigned a value but never read" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 156 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543015054182 "|Principal"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "addressIns Principal.vhd(162) " "VHDL Signal Declaration warning at Principal.vhd(162): used implicit default value for signal \"addressIns\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 162 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1543015054183 "|Principal"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "muldatos Principal.vhd(167) " "VHDL Signal Declaration warning at Principal.vhd(167): used implicit default value for signal \"muldatos\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 167 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1543015054183 "|Principal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DatosRF Principal.vhd(173) " "Verilog HDL or VHDL warning at Principal.vhd(173): object \"DatosRF\" assigned a value but never read" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543015054183 "|Principal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IO Principal.vhd(176) " "Verilog HDL or VHDL warning at Principal.vhd(176): object \"IO\" assigned a value but never read" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1543015054183 "|Principal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sieteS sieteS:apuestaOIngreso " "Elaborating entity \"sieteS\" for hierarchy \"sieteS:apuestaOIngreso\"" {  } { { "Principal.vhd" "apuestaOIngreso" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543015054186 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches sieteS.vhd(29) " "VHDL Process Statement warning at sieteS.vhd(29): signal \"switches\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543015054190 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches1 sieteS.vhd(42) " "VHDL Process Statement warning at sieteS.vhd(42): signal \"switches1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543015054190 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switches2 sieteS.vhd(55) " "VHDL Process Statement warning at sieteS.vhd(55): signal \"switches2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543015054190 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SS0 sieteS.vhd(23) " "VHDL Process Statement warning at sieteS.vhd(23): inferring latch(es) for signal or variable \"SS0\", which holds its previous value in one or more paths through the process" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543015054190 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SS1 sieteS.vhd(23) " "VHDL Process Statement warning at sieteS.vhd(23): inferring latch(es) for signal or variable \"SS1\", which holds its previous value in one or more paths through the process" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543015054190 "|Principal|sieteS:apuestaOIngreso"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SS2 sieteS.vhd(23) " "VHDL Process Statement warning at sieteS.vhd(23): inferring latch(es) for signal or variable \"SS2\", which holds its previous value in one or more paths through the process" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543015054190 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS2\[0\] sieteS.vhd(23) " "Inferred latch for \"SS2\[0\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054190 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS2\[1\] sieteS.vhd(23) " "Inferred latch for \"SS2\[1\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054191 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS2\[2\] sieteS.vhd(23) " "Inferred latch for \"SS2\[2\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054191 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS2\[3\] sieteS.vhd(23) " "Inferred latch for \"SS2\[3\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054191 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS2\[4\] sieteS.vhd(23) " "Inferred latch for \"SS2\[4\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054191 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS2\[5\] sieteS.vhd(23) " "Inferred latch for \"SS2\[5\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054191 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS2\[6\] sieteS.vhd(23) " "Inferred latch for \"SS2\[6\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054191 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS1\[0\] sieteS.vhd(23) " "Inferred latch for \"SS1\[0\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054191 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS1\[1\] sieteS.vhd(23) " "Inferred latch for \"SS1\[1\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054191 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS1\[2\] sieteS.vhd(23) " "Inferred latch for \"SS1\[2\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054191 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS1\[3\] sieteS.vhd(23) " "Inferred latch for \"SS1\[3\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054191 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS1\[4\] sieteS.vhd(23) " "Inferred latch for \"SS1\[4\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054191 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS1\[5\] sieteS.vhd(23) " "Inferred latch for \"SS1\[5\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054191 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS1\[6\] sieteS.vhd(23) " "Inferred latch for \"SS1\[6\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054191 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS0\[0\] sieteS.vhd(23) " "Inferred latch for \"SS0\[0\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054192 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS0\[1\] sieteS.vhd(23) " "Inferred latch for \"SS0\[1\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054192 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS0\[2\] sieteS.vhd(23) " "Inferred latch for \"SS0\[2\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054192 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS0\[3\] sieteS.vhd(23) " "Inferred latch for \"SS0\[3\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054192 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS0\[4\] sieteS.vhd(23) " "Inferred latch for \"SS0\[4\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054192 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS0\[5\] sieteS.vhd(23) " "Inferred latch for \"SS0\[5\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054192 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SS0\[6\] sieteS.vhd(23) " "Inferred latch for \"SS0\[6\]\" at sieteS.vhd(23)" {  } { { "sieteS.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/sieteS.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054192 "|Principal|sieteS:apuestaOIngreso"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:memoriaIns " "Elaborating entity \"memoria\" for hierarchy \"memoria:memoriaIns\"" {  } { { "Principal.vhd" "memoriaIns" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543015054195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:irP " "Elaborating entity \"IR\" for hierarchy \"IR:irP\"" {  } { { "Principal.vhd" "irP" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543015054226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registefile registefile:RegisterF " "Elaborating entity \"registefile\" for hierarchy \"registefile:RegisterF\"" {  } { { "Principal.vhd" "RegisterF" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543015054230 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addrR1 registefile.vhd(44) " "VHDL Process Statement warning at registefile.vhd(44): signal \"addrR1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/registefile.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543015054232 "|Principal|registefile:RegisterF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addrR2 registefile.vhd(45) " "VHDL Process Statement warning at registefile.vhd(45): signal \"addrR2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registefile.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/registefile.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543015054232 "|Principal|registefile:RegisterF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registro Registro:RegistroA " "Elaborating entity \"Registro\" for hierarchy \"Registro:RegistroA\"" {  } { { "Principal.vhd" "RegistroA" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543015054235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux14 Mux14:MuxA " "Elaborating entity \"Mux14\" for hierarchy \"Mux14:MuxA\"" {  } { { "Principal.vhd" "MuxA" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543015054242 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[0\] Mux14.vhd(32) " "Inferred latch for \"Output\[0\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054243 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[1\] Mux14.vhd(32) " "Inferred latch for \"Output\[1\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054243 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[2\] Mux14.vhd(32) " "Inferred latch for \"Output\[2\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054243 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[3\] Mux14.vhd(32) " "Inferred latch for \"Output\[3\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054244 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[4\] Mux14.vhd(32) " "Inferred latch for \"Output\[4\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054244 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[5\] Mux14.vhd(32) " "Inferred latch for \"Output\[5\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054244 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[6\] Mux14.vhd(32) " "Inferred latch for \"Output\[6\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054244 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[7\] Mux14.vhd(32) " "Inferred latch for \"Output\[7\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054244 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[8\] Mux14.vhd(32) " "Inferred latch for \"Output\[8\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054244 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[9\] Mux14.vhd(32) " "Inferred latch for \"Output\[9\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054244 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[10\] Mux14.vhd(32) " "Inferred latch for \"Output\[10\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054244 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[11\] Mux14.vhd(32) " "Inferred latch for \"Output\[11\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054244 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[12\] Mux14.vhd(32) " "Inferred latch for \"Output\[12\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054244 "|Principal|Mux14:MuxA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[13\] Mux14.vhd(32) " "Inferred latch for \"Output\[13\]\" at Mux14.vhd(32)" {  } { { "Mux14.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux14.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054244 "|Principal|Mux14:MuxA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "Principal.vhd" "ALU1" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543015054247 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[0\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[0\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054249 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[1\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[1\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054249 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[2\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[2\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054249 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[3\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[3\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054249 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[4\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[4\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054249 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[5\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[5\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054249 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[6\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[6\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054249 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[7\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[7\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054249 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[8\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[8\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054250 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[9\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[9\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054250 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[10\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[10\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054250 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[11\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[11\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054250 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[12\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[12\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054250 "|Principal|ALU:ALU1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[13\] ALU.vhd(38) " "Inferred latch for \"OUTPUT\[13\]\" at ALU.vhd(38)" {  } { { "ALU.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/ALU.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054250 "|Principal|ALU:ALU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaram memoriaram:MemDatos " "Elaborating entity \"memoriaram\" for hierarchy \"memoriaram:MemDatos\"" {  } { { "Principal.vhd" "MemDatos" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543015054256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux12 Mux12:MuxPC " "Elaborating entity \"Mux12\" for hierarchy \"Mux12:MuxPC\"" {  } { { "Principal.vhd" "MuxPC" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543015054262 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[0\] Mux12.vhd(32) " "Inferred latch for \"Output\[0\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054264 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[1\] Mux12.vhd(32) " "Inferred latch for \"Output\[1\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054264 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[2\] Mux12.vhd(32) " "Inferred latch for \"Output\[2\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054264 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[3\] Mux12.vhd(32) " "Inferred latch for \"Output\[3\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054264 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[4\] Mux12.vhd(32) " "Inferred latch for \"Output\[4\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054264 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[5\] Mux12.vhd(32) " "Inferred latch for \"Output\[5\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054264 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[6\] Mux12.vhd(32) " "Inferred latch for \"Output\[6\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054265 "|Principal|Mux12:MuxPC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Output\[7\] Mux12.vhd(32) " "Inferred latch for \"Output\[7\]\" at Mux12.vhd(32)" {  } { { "Mux12.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Mux12.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054265 "|Principal|Mux12:MuxPC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCounter PCounter:PC " "Elaborating entity \"PCounter\" for hierarchy \"PCounter:PC\"" {  } { { "Principal.vhd" "PC" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543015054267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumPC sumPC:PCsum " "Elaborating entity \"sumPC\" for hierarchy \"sumPC:PCsum\"" {  } { { "Principal.vhd" "PCsum" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543015054271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:UnidadControl " "Elaborating entity \"UC\" for hierarchy \"UC:UnidadControl\"" {  } { { "Principal.vhd" "UnidadControl" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543015054275 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(58) " "VHDL Process Statement warning at UC.vhd(58): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543015054278 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(61) " "VHDL Process Statement warning at UC.vhd(61): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543015054278 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(64) " "VHDL Process Statement warning at UC.vhd(64): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543015054278 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(67) " "VHDL Process Statement warning at UC.vhd(67): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543015054278 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(70) " "VHDL Process Statement warning at UC.vhd(70): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543015054278 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(73) " "VHDL Process Statement warning at UC.vhd(73): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543015054278 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(76) " "VHDL Process Statement warning at UC.vhd(76): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543015054278 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(79) " "VHDL Process Statement warning at UC.vhd(79): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543015054278 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(82) " "VHDL Process Statement warning at UC.vhd(82): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543015054279 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(85) " "VHDL Process Statement warning at UC.vhd(85): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543015054279 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(88) " "VHDL Process Statement warning at UC.vhd(88): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543015054279 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Opcode UC.vhd(91) " "VHDL Process Statement warning at UC.vhd(91): signal \"Opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1543015054279 "|Principal|UC:UnidadControl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "est_sig UC.vhd(25) " "VHDL Process Statement warning at UC.vhd(25): inferring latch(es) for signal or variable \"est_sig\", which holds its previous value in one or more paths through the process" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1543015054279 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.WRegister UC.vhd(25) " "Inferred latch for \"est_sig.WRegister\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054279 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.ExecuteSUB UC.vhd(25) " "Inferred latch for \"est_sig.ExecuteSUB\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054279 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.ExecuteMUL UC.vhd(25) " "Inferred latch for \"est_sig.ExecuteMUL\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054279 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.ExecuteADD UC.vhd(25) " "Inferred latch for \"est_sig.ExecuteADD\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054279 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.ExecuteADDI UC.vhd(25) " "Inferred latch for \"est_sig.ExecuteADDI\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054279 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.GuarMem UC.vhd(25) " "Inferred latch for \"est_sig.GuarMem\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054279 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.LeerMem UC.vhd(25) " "Inferred latch for \"est_sig.LeerMem\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054279 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.CalDirLM UC.vhd(25) " "Inferred latch for \"est_sig.CalDirLM\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054280 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.GuarDir UC.vhd(25) " "Inferred latch for \"est_sig.GuarDir\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054280 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.CalDirSM UC.vhd(25) " "Inferred latch for \"est_sig.CalDirSM\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054280 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.ExBgt UC.vhd(25) " "Inferred latch for \"est_sig.ExBgt\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054280 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.ExBne UC.vhd(25) " "Inferred latch for \"est_sig.ExBne\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054280 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.ExBeq UC.vhd(25) " "Inferred latch for \"est_sig.ExBeq\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054280 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.ExJ UC.vhd(25) " "Inferred latch for \"est_sig.ExJ\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054280 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.WM UC.vhd(25) " "Inferred latch for \"est_sig.WM\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054280 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.Inp UC.vhd(25) " "Inferred latch for \"est_sig.Inp\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054280 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.OutSS UC.vhd(25) " "Inferred latch for \"est_sig.OutSS\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054280 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.RM UC.vhd(25) " "Inferred latch for \"est_sig.RM\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054280 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.Dir UC.vhd(25) " "Inferred latch for \"est_sig.Dir\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054280 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.Decode UC.vhd(25) " "Inferred latch for \"est_sig.Decode\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054281 "|Principal|UC:UnidadControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "est_sig.Fetch UC.vhd(25) " "Inferred latch for \"est_sig.Fetch\" at UC.vhd(25)" {  } { { "UC.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/UC.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1543015054281 "|Principal|UC:UnidadControl"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SS2\[1\] GND " "Pin \"SS2\[1\]\" is stuck at GND" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543015054769 "|Principal|SS2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS3\[0\] VCC " "Pin \"SS3\[0\]\" is stuck at VCC" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543015054769 "|Principal|SS3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS3\[1\] VCC " "Pin \"SS3\[1\]\" is stuck at VCC" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543015054769 "|Principal|SS3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS3\[2\] VCC " "Pin \"SS3\[2\]\" is stuck at VCC" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543015054769 "|Principal|SS3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS3\[3\] VCC " "Pin \"SS3\[3\]\" is stuck at VCC" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543015054769 "|Principal|SS3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS3\[4\] VCC " "Pin \"SS3\[4\]\" is stuck at VCC" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543015054769 "|Principal|SS3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS3\[5\] VCC " "Pin \"SS3\[5\]\" is stuck at VCC" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543015054769 "|Principal|SS3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SS3\[6\] VCC " "Pin \"SS3\[6\]\" is stuck at VCC" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543015054769 "|Principal|SS3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1543015054769 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1543015054986 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543015054986 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Principal.vhd" "" { Text "D:/Escritorio/a/Proyecto_Arquitectura_II_Tragamonedas/Principal/PrincipalV5/Principal.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1543015055030 "|Principal|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1543015055030 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543015055030 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543015055030 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543015055030 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543015055030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543015055059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 18:17:35 2018 " "Processing ended: Fri Nov 23 18:17:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543015055059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543015055059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543015055059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543015055059 ""}
