¦Ifinal_url¢DtypeEvaluex/https://www.ics.uci.edu/~theory/269/070316.htmlLhttp_headers¢DtypeEvalue‡¢Ak¢DtypeEvalueNContent-LengthAv¢DtypeEvalueC856¢Ak¢DtypeEvalueMAccept-RangesAv¢DtypeEvalueEbytes¢Ak¢DtypeEvalueFServerAv¢DtypeEvalueX4Apache/2.4.6 (CentOS) OpenSSL/1.0.2k-fips SVN/1.7.14¢Ak¢DtypeEvalueMLast-ModifiedAv¢DtypeEvalueXThu, 06 Apr 2017 21:08:50 GMT¢Ak¢DtypeEvalueDETagAv¢DtypeEvalueS"358-54c85ea614d66"¢Ak¢DtypeEvalueDDateAv¢DtypeEvalueXWed, 30 Jan 2019 23:07:22 GMT¢Ak¢DtypeEvalueLContent-TypeAv¢DtypeEvalueXtext/html; charset=UTF-8Kraw_content¢DtypeEvalueYX<!DOCTYPE html PUBLIC "-//IETF//DTD HTML 2.0//EN">
<html>
<head>
<title>Theory Seminar, Mar 16, 2007</title>
</head>
<body>
<a href="/~theory/"><img src="/~theory/logo/shortTheory.gif" width="
521" height="82" border="0" alt="ICS Theory Group"></a>

<h2>CompSci 269S, Winter 2007: Theory Seminar</h2>

<h3>Mar 16, 2007, 1:00pm, in CS 243</h3>

<h1>
Parallel External Memory Model
</h1>

<h2>Nodari Sitchinava, UCI</h2>

<p>
<b>Abstract:</b>
<p>
I will talk about a new model of parallel computation which is
designed with multicore architectures in mind. The model takes into
explicit consideration the cache-oriented nature of inputs and
outputs in modern CPUs. I will present a parallel sorting algorithm
which is provably optimal in both running time and cache-miss rate.
<p>
This is joint work with Michael Goodrich and Michael Nelson.
</body>
</html>
Mis_redirected¢DtypeEvalueõIhttp_code¢DtypeEvalueÈQdownload_complete¢DtypeEvalueõ