<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>harrychen.xyz</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>test_logic_single_port_frame_checker_8</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RST.POLARITY">ACTIVE_HIGH</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">rst</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">axis_in:axis_out</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">33000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">test_logic_single_port_controller_clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>axis_in</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_s_id</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_s_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_s_ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_s_user</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_s_last</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_s_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_s_keep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_IN.NUM_READ_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.AXIS_IN.NUM_WRITE_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.TDATA_NUM_BYTES">64</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.TID_WIDTH">3</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.TUSER_WIDTH">64</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.HAS_TKEEP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.FREQ_HZ">33000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.CLK_DOMAIN">test_logic_single_port_controller_clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.AXIS_IN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>axis_out</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_m_data</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_m_ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_m_user</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_m_last</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_m_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_m_keep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>axis_m_id</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>TDATA_NUM_BYTES</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.TDATA_NUM_BYTES">64</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TDEST_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.TDEST_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.TID_WIDTH">3</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>TUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.TUSER_WIDTH">64</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TREADY</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TREADY">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TSTRB">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TKEEP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TKEEP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_TLAST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TLAST">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.FREQ_HZ">33000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.CLK_DOMAIN">test_logic_single_port_controller_clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>LAYERED_METADATA</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.LAYERED_METADATA">undef</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.AXIS_OUT.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>frame_checker</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Dec 09 17:20:04 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:588c0d0e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:588c0d0e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>test_logic_single_port_frame_checker_8</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Dec 09 17:20:08 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:588c0d0e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>frame_checker</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Dec 09 17:20:04 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5dda4095</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>test_logic_single_port_frame_checker_8</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Dec 09 17:20:08 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:5dda4095</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>start</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>stop</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>result</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">127</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_m_data</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_m_keep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) / 8) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_m_last</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_m_user</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) / 8) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_m_id</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ID_WIDTH&apos;)) - 1)">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_m_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_m_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_s_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) - 1)">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_s_keep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) / 8) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_s_last</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_s_user</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.DATA_WIDTH&apos;)) / 8) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_s_id</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.ID_WIDTH&apos;)) - 1)">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_s_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>axis_s_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>DATA_WIDTH</spirit:name>
        <spirit:displayName>Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DATA_WIDTH">512</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>ID_WIDTH</spirit:name>
        <spirit:displayName>Id Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ID_WIDTH">3</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/9678/src/lfsr_16.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/9678/src/tester_common.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/9678/src/frame_checker_impl.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/9678/src/frame_checker.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/test_logic_single_port_frame_checker_8.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/9678/src/lfsr_16.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/9678/src/tester_common.svh</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:isIncludeFile>true</spirit:isIncludeFile>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/9678/src/frame_checker_impl.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/9678/src/frame_checker.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/test_logic_single_port_frame_checker_8.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>testing frame checker</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">test_logic_single_port_frame_checker_8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DATA_WIDTH</spirit:name>
      <spirit:displayName>Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DATA_WIDTH">512</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>ID_WIDTH</spirit:name>
      <spirit:displayName>Id Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.ID_WIDTH">3</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>Frame Checker</xilinx:displayName>
      <xilinx:coreRevision>7</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12b17849_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2265879e_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61ec818d_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75039f70_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fbdce77_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@489292d_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55e2097_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cfae8b6_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@85d2866_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3708ee96_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bd02c85_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c31fe8_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@639738f6_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64054fe2_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b50ab38_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39a00273_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dbe4752_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35a70b6f_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78ca1750_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26be07c0_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30c8bf8e_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57f5ce04_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@796c7571_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@560de35b_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33794bf9_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@521690a8_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fb75eff_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22f9214_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73a2fc07_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f4af02_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66e3436b_ARCHIVE_LOCATION">c:/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a5d2175_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e8b1874_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b6bc4f7_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ecd1f6b_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a2e3060_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a25ea7e_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fc0990d_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cb636df_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@553d30c0_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55faac8b_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@362d2b48_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@762e74f5_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c7c1d16_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60d81a4d_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67f9869c_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79400161_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33f1b858_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cbfe31d_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51351c0_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d28a8d_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e67c0bd_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a19ba04_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66f06717_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b4d72b_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33a04400_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ea1b6b8_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45101675_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3beca562_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ab7fc72_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69104f7d_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e1ea708_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d7c9c28_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50b7f533_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f0bcc11_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60834e29_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33fb3f89_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cb51807_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43ed32a8_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4827936a_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@190d14e3_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b83827a_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@289878ae_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a3e560a_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fe60bbd_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6acb9b22_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d74272f_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@af2f6d0_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56741380_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fdc15ab_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e9e8df8_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e11cbb5_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e8afeca_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7efa9197_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@731bf8c6_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@660047d7_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79350e83_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75b31f5c_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f9f6442_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b1dc02f_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a8e415a_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c456c48_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79b41e78_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77e2bb54_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c15e69f_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bb74c0a_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6925e206_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4381c9bd_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cd386e9_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54b1a733_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dd51906_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53d1cb8a_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77ffd597_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52c0c517_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55957360_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@590b2059_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d6cadc1_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@487977be_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d1f4471_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3427a5b1_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@381e7080_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28467e03_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79aa5e2c_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6119cb49_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e794268_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63f09a43_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c066c55_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54c4d9ba_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c562ff6_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24d683e5_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19c2e4ff_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e264e54_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7221dcb5_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a548042_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54dfcf99_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8e088d_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f0db772_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@538d5c6b_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a6370c6_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@436d6d47_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10e1c501_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26934554_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28563e56_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3da857cd_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@168436ac_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c5fc2f6_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5919a23d_ARCHIVE_LOCATION">/home/harry/Workspace/tanlabs-speed-tester/ip_repo/tanlabs_frame_checker_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.HAS_TKEEP" xilinx:valueSource="propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.LAYERED_METADATA" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.TDATA_NUM_BYTES" xilinx:valueSource="propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.TID_WIDTH" xilinx:valueSource="auto_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_IN.TUSER_WIDTH" xilinx:valueSource="propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TKEEP" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TLAST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TREADY" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.HAS_TSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.LAYERED_METADATA" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.TDATA_NUM_BYTES" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.TDEST_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.TID_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.AXIS_OUT.TUSER_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PHASE" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RST.POLARITY" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.DATA_WIDTH" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="6d1058e3"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="5f7659b0"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="8fc2e9d6"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="ea3b6b15"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="ebecf9dc"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
