Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Sep  3 13:43:07 2019
| Host         : tingyuan-OptiPlex-9010 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file zedboard_base_wrapper_timing_summary_routed.rpt -pb zedboard_base_wrapper_timing_summary_routed.pb -rpx zedboard_base_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zedboard_base_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.020        0.000                      0                49860        0.005        0.000                      0                49860        1.750        0.000                       0                 15843  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.020        0.000                      0                49860        0.005        0.000                      0                49860        1.750        0.000                       0                 15843  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_6_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.297ns  (logic 1.200ns (22.656%)  route 4.097ns (77.344%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 8.754 - 6.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       1.753     3.047    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_clk
    SLICE_X13Y12         FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.456     3.503 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262_reg[1]/Q
                         net (fo=7, routed)           0.848     4.351    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262[1]
    SLICE_X15Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.475 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[2]_i_2__0/O
                         net (fo=2, routed)           0.474     4.948    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[2]_i_2__0_n_4
    SLICE_X16Y13         LUT5 (Prop_lut5_I1_O)        0.124     5.072 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[0]_i_2/O
                         net (fo=4, routed)           0.316     5.388    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[0]_i_2_n_4
    SLICE_X18Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.512 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/count[0]_i_2/O
                         net (fo=79, routed)          0.563     6.076    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_3_U/ap_done_reg_reg
    SLICE_X19Y13         LUT5 (Prop_lut5_I3_O)        0.124     6.200 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_3_U/ap_sync_reg_channel_write_tmp_mid_6_i_10/O
                         net (fo=1, routed)           0.819     7.019    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_4_U/full_n_reg_1
    SLICE_X18Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.143 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_4_U/ap_sync_reg_channel_write_tmp_mid_6_i_4/O
                         net (fo=2, routed)           0.507     7.650    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_C_mid_7_reg
    SLICE_X19Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.774 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_1/O
                         net (fo=17, routed)          0.570     8.344    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0_n_9
    SLICE_X20Y12         FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_6_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       1.575     8.755    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_clk
    SLICE_X20Y12         FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_6_reg/C
                         clock pessimism              0.230     8.984    
                         clock uncertainty           -0.097     8.887    
    SLICE_X20Y12         FDRE (Setup_fdre_C_R)       -0.524     8.363    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_6_reg
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_tmp_mid_5_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.297ns  (logic 1.200ns (22.656%)  route 4.097ns (77.344%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 8.754 - 6.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       1.753     3.047    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_clk
    SLICE_X13Y12         FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.456     3.503 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262_reg[1]/Q
                         net (fo=7, routed)           0.848     4.351    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262[1]
    SLICE_X15Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.475 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[2]_i_2__0/O
                         net (fo=2, routed)           0.474     4.948    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[2]_i_2__0_n_4
    SLICE_X16Y13         LUT5 (Prop_lut5_I1_O)        0.124     5.072 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[0]_i_2/O
                         net (fo=4, routed)           0.316     5.388    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[0]_i_2_n_4
    SLICE_X18Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.512 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/count[0]_i_2/O
                         net (fo=79, routed)          0.563     6.076    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_3_U/ap_done_reg_reg
    SLICE_X19Y13         LUT5 (Prop_lut5_I3_O)        0.124     6.200 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_3_U/ap_sync_reg_channel_write_tmp_mid_6_i_10/O
                         net (fo=1, routed)           0.819     7.019    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_4_U/full_n_reg_1
    SLICE_X18Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.143 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_4_U/ap_sync_reg_channel_write_tmp_mid_6_i_4/O
                         net (fo=2, routed)           0.507     7.650    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_C_mid_7_reg
    SLICE_X19Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.774 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_1/O
                         net (fo=17, routed)          0.570     8.344    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0_n_9
    SLICE_X20Y12         FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_tmp_mid_5_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       1.575     8.755    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_clk
    SLICE_X20Y12         FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_tmp_mid_5_reg/C
                         clock pessimism              0.230     8.984    
                         clock uncertainty           -0.097     8.887    
    SLICE_X20Y12         FDRE (Setup_fdre_C_R)       -0.524     8.363    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_tmp_mid_5_reg
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (required time - arrival time)
  Source:                 zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_tmp_mid_6_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.297ns  (logic 1.200ns (22.656%)  route 4.097ns (77.344%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 8.754 - 6.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       1.753     3.047    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_clk
    SLICE_X13Y12         FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.456     3.503 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262_reg[1]/Q
                         net (fo=7, routed)           0.848     4.351    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262[1]
    SLICE_X15Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.475 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[2]_i_2__0/O
                         net (fo=2, routed)           0.474     4.948    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[2]_i_2__0_n_4
    SLICE_X16Y13         LUT5 (Prop_lut5_I1_O)        0.124     5.072 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[0]_i_2/O
                         net (fo=4, routed)           0.316     5.388    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[0]_i_2_n_4
    SLICE_X18Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.512 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/count[0]_i_2/O
                         net (fo=79, routed)          0.563     6.076    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_3_U/ap_done_reg_reg
    SLICE_X19Y13         LUT5 (Prop_lut5_I3_O)        0.124     6.200 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_3_U/ap_sync_reg_channel_write_tmp_mid_6_i_10/O
                         net (fo=1, routed)           0.819     7.019    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_4_U/full_n_reg_1
    SLICE_X18Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.143 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_4_U/ap_sync_reg_channel_write_tmp_mid_6_i_4/O
                         net (fo=2, routed)           0.507     7.650    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_C_mid_7_reg
    SLICE_X19Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.774 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_1/O
                         net (fo=17, routed)          0.570     8.344    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0_n_9
    SLICE_X20Y12         FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_tmp_mid_6_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       1.575     8.755    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_clk
    SLICE_X20Y12         FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_tmp_mid_6_reg/C
                         clock pessimism              0.230     8.984    
                         clock uncertainty           -0.097     8.887    
    SLICE_X20Y12         FDRE (Setup_fdre_C_R)       -0.524     8.363    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_tmp_mid_6_reg
  -------------------------------------------------------------------
                         required time                          8.363    
                         arrival time                          -8.344    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.200ns (22.768%)  route 4.071ns (77.232%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 8.755 - 6.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       1.753     3.047    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_clk
    SLICE_X13Y12         FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.456     3.503 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262_reg[1]/Q
                         net (fo=7, routed)           0.848     4.351    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262[1]
    SLICE_X15Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.475 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[2]_i_2__0/O
                         net (fo=2, routed)           0.474     4.948    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[2]_i_2__0_n_4
    SLICE_X16Y13         LUT5 (Prop_lut5_I1_O)        0.124     5.072 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[0]_i_2/O
                         net (fo=4, routed)           0.316     5.388    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[0]_i_2_n_4
    SLICE_X18Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.512 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/count[0]_i_2/O
                         net (fo=79, routed)          0.563     6.076    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_3_U/ap_done_reg_reg
    SLICE_X19Y13         LUT5 (Prop_lut5_I3_O)        0.124     6.200 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_3_U/ap_sync_reg_channel_write_tmp_mid_6_i_10/O
                         net (fo=1, routed)           0.819     7.019    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_4_U/full_n_reg_1
    SLICE_X18Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.143 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_4_U/ap_sync_reg_channel_write_tmp_mid_6_i_4/O
                         net (fo=2, routed)           0.507     7.650    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_C_mid_7_reg
    SLICE_X19Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.774 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_1/O
                         net (fo=17, routed)          0.544     8.318    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0_n_9
    SLICE_X17Y12         FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       1.576     8.755    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_clk
    SLICE_X17Y12         FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_1_reg/C
                         clock pessimism              0.230     8.985    
                         clock uncertainty           -0.097     8.888    
    SLICE_X17Y12         FDRE (Setup_fdre_C_R)       -0.429     8.459    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_1_reg
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_4_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.200ns (22.768%)  route 4.071ns (77.232%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 8.755 - 6.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       1.753     3.047    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_clk
    SLICE_X13Y12         FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.456     3.503 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262_reg[1]/Q
                         net (fo=7, routed)           0.848     4.351    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262[1]
    SLICE_X15Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.475 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[2]_i_2__0/O
                         net (fo=2, routed)           0.474     4.948    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[2]_i_2__0_n_4
    SLICE_X16Y13         LUT5 (Prop_lut5_I1_O)        0.124     5.072 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[0]_i_2/O
                         net (fo=4, routed)           0.316     5.388    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[0]_i_2_n_4
    SLICE_X18Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.512 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/count[0]_i_2/O
                         net (fo=79, routed)          0.563     6.076    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_3_U/ap_done_reg_reg
    SLICE_X19Y13         LUT5 (Prop_lut5_I3_O)        0.124     6.200 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_3_U/ap_sync_reg_channel_write_tmp_mid_6_i_10/O
                         net (fo=1, routed)           0.819     7.019    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_4_U/full_n_reg_1
    SLICE_X18Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.143 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_4_U/ap_sync_reg_channel_write_tmp_mid_6_i_4/O
                         net (fo=2, routed)           0.507     7.650    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_C_mid_7_reg
    SLICE_X19Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.774 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_1/O
                         net (fo=17, routed)          0.544     8.318    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0_n_9
    SLICE_X17Y12         FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_4_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       1.576     8.755    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_clk
    SLICE_X17Y12         FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_4_reg/C
                         clock pessimism              0.230     8.985    
                         clock uncertainty           -0.097     8.888    
    SLICE_X17Y12         FDRE (Setup_fdre_C_R)       -0.429     8.459    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_4_reg
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_tmp_mid_0_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.200ns (22.768%)  route 4.071ns (77.232%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 8.755 - 6.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       1.753     3.047    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_clk
    SLICE_X13Y12         FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.456     3.503 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262_reg[1]/Q
                         net (fo=7, routed)           0.848     4.351    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262[1]
    SLICE_X15Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.475 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[2]_i_2__0/O
                         net (fo=2, routed)           0.474     4.948    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[2]_i_2__0_n_4
    SLICE_X16Y13         LUT5 (Prop_lut5_I1_O)        0.124     5.072 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[0]_i_2/O
                         net (fo=4, routed)           0.316     5.388    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[0]_i_2_n_4
    SLICE_X18Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.512 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/count[0]_i_2/O
                         net (fo=79, routed)          0.563     6.076    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_3_U/ap_done_reg_reg
    SLICE_X19Y13         LUT5 (Prop_lut5_I3_O)        0.124     6.200 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_3_U/ap_sync_reg_channel_write_tmp_mid_6_i_10/O
                         net (fo=1, routed)           0.819     7.019    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_4_U/full_n_reg_1
    SLICE_X18Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.143 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_4_U/ap_sync_reg_channel_write_tmp_mid_6_i_4/O
                         net (fo=2, routed)           0.507     7.650    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_C_mid_7_reg
    SLICE_X19Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.774 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_1/O
                         net (fo=17, routed)          0.544     8.318    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0_n_9
    SLICE_X17Y12         FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_tmp_mid_0_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       1.576     8.755    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_clk
    SLICE_X17Y12         FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_tmp_mid_0_reg/C
                         clock pessimism              0.230     8.985    
                         clock uncertainty           -0.097     8.888    
    SLICE_X17Y12         FDRE (Setup_fdre_C_R)       -0.429     8.459    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_tmp_mid_0_reg
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_tmp_mid_1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 1.200ns (22.768%)  route 4.071ns (77.232%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 8.755 - 6.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       1.753     3.047    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_clk
    SLICE_X13Y12         FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.456     3.503 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262_reg[1]/Q
                         net (fo=7, routed)           0.848     4.351    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262[1]
    SLICE_X15Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.475 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[2]_i_2__0/O
                         net (fo=2, routed)           0.474     4.948    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[2]_i_2__0_n_4
    SLICE_X16Y13         LUT5 (Prop_lut5_I1_O)        0.124     5.072 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[0]_i_2/O
                         net (fo=4, routed)           0.316     5.388    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[0]_i_2_n_4
    SLICE_X18Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.512 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/count[0]_i_2/O
                         net (fo=79, routed)          0.563     6.076    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_3_U/ap_done_reg_reg
    SLICE_X19Y13         LUT5 (Prop_lut5_I3_O)        0.124     6.200 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_3_U/ap_sync_reg_channel_write_tmp_mid_6_i_10/O
                         net (fo=1, routed)           0.819     7.019    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_4_U/full_n_reg_1
    SLICE_X18Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.143 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_4_U/ap_sync_reg_channel_write_tmp_mid_6_i_4/O
                         net (fo=2, routed)           0.507     7.650    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_C_mid_7_reg
    SLICE_X19Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.774 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_1/O
                         net (fo=17, routed)          0.544     8.318    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0_n_9
    SLICE_X17Y12         FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_tmp_mid_1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       1.576     8.755    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_clk
    SLICE_X17Y12         FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_tmp_mid_1_reg/C
                         clock pessimism              0.230     8.985    
                         clock uncertainty           -0.097     8.888    
    SLICE_X17Y12         FDRE (Setup_fdre_C_R)       -0.429     8.459    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_tmp_mid_1_reg
  -------------------------------------------------------------------
                         required time                          8.459    
                         arrival time                          -8.318    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.167ns  (required time - arrival time)
  Source:                 zedboard_base_i/kernel_2mm_wrapper_0/inst/readData32_U0/exitcond_flatten1_i_s_reg_1362_pp2_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/kernel_2mm_wrapper_0/inst/C_4_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ram_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 1.118ns (21.180%)  route 4.161ns (78.820%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 8.803 - 6.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       1.664     2.958    zedboard_base_i/kernel_2mm_wrapper_0/inst/readData32_U0/ap_clk
    SLICE_X34Y36         FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/readData32_U0/exitcond_flatten1_i_s_reg_1362_pp2_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.518     3.476 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/readData32_U0/exitcond_flatten1_i_s_reg_1362_pp2_iter1_reg_reg[0]/Q
                         net (fo=4, routed)           0.856     4.332    zedboard_base_i/kernel_2mm_wrapper_0/inst/readData32_U0/exitcond_flatten1_i_s_reg_1362_pp2_iter1_reg
    SLICE_X33Y31         LUT2 (Prop_lut2_I1_O)        0.150     4.482 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/readData32_U0/data_p1[31]_i_4__1/O
                         net (fo=1, routed)           0.433     4.916    zedboard_base_i/kernel_2mm_wrapper_0/inst/readData32_U0/ap_reg_ioackin_m_axi_C_AXI_ARREADY141_out
    SLICE_X33Y31         LUT6 (Prop_lut6_I0_O)        0.326     5.242 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/readData32_U0/data_p1[31]_i_3__1/O
                         net (fo=51, routed)          1.168     6.409    zedboard_base_i/kernel_2mm_wrapper_0/inst/readData32_U0/ap_block_pp2_stage0_subdone33_in
    SLICE_X31Y12         LUT2 (Prop_lut2_I1_O)        0.124     6.533 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/readData32_U0/ram_reg_i_2/O
                         net (fo=32, routed)          1.703     8.237    zedboard_base_i/kernel_2mm_wrapper_0/inst/C_4_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/WEBWE[0]
    RAMB18_X0Y0          RAMB18E1                                     r  zedboard_base_i/kernel_2mm_wrapper_0/inst/C_4_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ram_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       1.624     8.803    zedboard_base_i/kernel_2mm_wrapper_0/inst/C_4_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ap_clk
    RAMB18_X0Y0          RAMB18E1                                     r  zedboard_base_i/kernel_2mm_wrapper_0/inst/C_4_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.230     9.032    
                         clock uncertainty           -0.097     8.936    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532     8.404    zedboard_base_i/kernel_2mm_wrapper_0/inst/C_4_U/kernel_2mm_wrappesc4_memcore_U/kernel_2mm_wrappesc4_memcore_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                          8.404    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_0_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.147ns  (logic 1.200ns (23.314%)  route 3.947ns (76.686%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 8.755 - 6.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       1.753     3.047    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_clk
    SLICE_X13Y12         FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.456     3.503 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262_reg[1]/Q
                         net (fo=7, routed)           0.848     4.351    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262[1]
    SLICE_X15Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.475 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[2]_i_2__0/O
                         net (fo=2, routed)           0.474     4.948    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[2]_i_2__0_n_4
    SLICE_X16Y13         LUT5 (Prop_lut5_I1_O)        0.124     5.072 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[0]_i_2/O
                         net (fo=4, routed)           0.316     5.388    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[0]_i_2_n_4
    SLICE_X18Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.512 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/count[0]_i_2/O
                         net (fo=79, routed)          0.563     6.076    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_3_U/ap_done_reg_reg
    SLICE_X19Y13         LUT5 (Prop_lut5_I3_O)        0.124     6.200 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_3_U/ap_sync_reg_channel_write_tmp_mid_6_i_10/O
                         net (fo=1, routed)           0.819     7.019    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_4_U/full_n_reg_1
    SLICE_X18Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.143 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_4_U/ap_sync_reg_channel_write_tmp_mid_6_i_4/O
                         net (fo=2, routed)           0.507     7.650    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_C_mid_7_reg
    SLICE_X19Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.774 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_1/O
                         net (fo=17, routed)          0.421     8.194    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0_n_9
    SLICE_X18Y12         FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_0_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       1.576     8.755    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_clk
    SLICE_X18Y12         FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_0_reg/C
                         clock pessimism              0.230     8.985    
                         clock uncertainty           -0.097     8.888    
    SLICE_X18Y12         FDRE (Setup_fdre_C_R)       -0.524     8.364    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_0_reg
  -------------------------------------------------------------------
                         required time                          8.364    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk_fpga_0 rise@6.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.147ns  (logic 1.200ns (23.314%)  route 3.947ns (76.686%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 8.755 - 6.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.180ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       1.753     3.047    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_clk
    SLICE_X13Y12         FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.456     3.503 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262_reg[1]/Q
                         net (fo=7, routed)           0.848     4.351    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/indvar_flatten_reg_262[1]
    SLICE_X15Y13         LUT6 (Prop_lut6_I0_O)        0.124     4.475 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[2]_i_2__0/O
                         net (fo=2, routed)           0.474     4.948    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[2]_i_2__0_n_4
    SLICE_X16Y13         LUT5 (Prop_lut5_I1_O)        0.124     5.072 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[0]_i_2/O
                         net (fo=4, routed)           0.316     5.388    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_CS_fsm[0]_i_2_n_4
    SLICE_X18Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.512 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/count[0]_i_2/O
                         net (fo=79, routed)          0.563     6.076    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_3_U/ap_done_reg_reg
    SLICE_X19Y13         LUT5 (Prop_lut5_I3_O)        0.124     6.200 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_3_U/ap_sync_reg_channel_write_tmp_mid_6_i_10/O
                         net (fo=1, routed)           0.819     7.019    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_4_U/full_n_reg_1
    SLICE_X18Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.143 f  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/C_mid_4_U/ap_sync_reg_channel_write_tmp_mid_6_i_4/O
                         net (fo=2, routed)           0.507     7.650    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_C_mid_7_reg
    SLICE_X19Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.774 r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/ap_sync_reg_channel_write_tmp_mid_6_i_1/O
                         net (fo=17, routed)          0.421     8.194    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0_n_9
    SLICE_X18Y12         FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      6.000     6.000 r  
    PS7_X0Y0             PS7                          0.000     6.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.088    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.179 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       1.576     8.755    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_clk
    SLICE_X18Y12         FDRE                                         r  zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_2_reg/C
                         clock pessimism              0.230     8.985    
                         clock uncertainty           -0.097     8.888    
    SLICE_X18Y12         FDRE (Setup_fdre_C_R)       -0.524     8.364    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/ap_sync_reg_channel_write_C_mid_2_reg
  -------------------------------------------------------------------
                         required time                          8.364    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  0.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1075]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.373%)  route 0.162ns (43.627%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       0.557     0.893    zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/aclk
    SLICE_X36Y50         FDRE                                         r  zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr_reg[14]/Q
                         net (fo=4, routed)           0.162     1.218    zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/next_mi_addr[14]
    SLICE_X37Y49         LUT4 (Prop_lut4_I0_O)        0.045     1.263 r  zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/skid_buffer[1075]_i_1/O
                         net (fo=1, routed)           0.000     1.263    zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/D[14]
    SLICE_X37Y49         FDRE                                         r  zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1075]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       0.830     1.196    zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/aclk
    SLICE_X37Y49         FDRE                                         r  zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1075]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X37Y49         FDRE (Hold_fdre_C_D)         0.092     1.258    zedboard_base_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1075]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.141ns (24.410%)  route 0.437ns (75.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       0.590     0.926    zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X28Y45         FDRE                                         r  zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=111, routed)         0.437     1.503    zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/ADDRD0
    SLICE_X30Y50         RAMD32                                       r  zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       0.845     1.211    zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X30Y50         RAMD32                                       r  zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
                         clock pessimism             -0.030     1.181    
    SLICE_X30Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.491    zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.141ns (24.410%)  route 0.437ns (75.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       0.590     0.926    zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X28Y45         FDRE                                         r  zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=111, routed)         0.437     1.503    zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/ADDRD0
    SLICE_X30Y50         RAMD32                                       r  zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       0.845     1.211    zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X30Y50         RAMD32                                       r  zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1/CLK
                         clock pessimism             -0.030     1.181    
    SLICE_X30Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.491    zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.141ns (24.410%)  route 0.437ns (75.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       0.590     0.926    zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X28Y45         FDRE                                         r  zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=111, routed)         0.437     1.503    zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/ADDRD0
    SLICE_X30Y50         RAMD32                                       r  zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       0.845     1.211    zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X30Y50         RAMD32                                       r  zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB/CLK
                         clock pessimism             -0.030     1.181    
    SLICE_X30Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.491    zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.141ns (24.410%)  route 0.437ns (75.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       0.590     0.926    zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X28Y45         FDRE                                         r  zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=111, routed)         0.437     1.503    zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/ADDRD0
    SLICE_X30Y50         RAMD32                                       r  zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       0.845     1.211    zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X30Y50         RAMD32                                       r  zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1/CLK
                         clock pessimism             -0.030     1.181    
    SLICE_X30Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.491    zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.141ns (24.410%)  route 0.437ns (75.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       0.590     0.926    zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X28Y45         FDRE                                         r  zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=111, routed)         0.437     1.503    zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/ADDRD0
    SLICE_X30Y50         RAMD32                                       r  zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       0.845     1.211    zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X30Y50         RAMD32                                       r  zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC/CLK
                         clock pessimism             -0.030     1.181    
    SLICE_X30Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.491    zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.141ns (24.410%)  route 0.437ns (75.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       0.590     0.926    zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X28Y45         FDRE                                         r  zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=111, routed)         0.437     1.503    zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/ADDRD0
    SLICE_X30Y50         RAMD32                                       r  zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       0.845     1.211    zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X30Y50         RAMD32                                       r  zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1/CLK
                         clock pessimism             -0.030     1.181    
    SLICE_X30Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.491    zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.141ns (24.410%)  route 0.437ns (75.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       0.590     0.926    zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X28Y45         FDRE                                         r  zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=111, routed)         0.437     1.503    zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/ADDRD0
    SLICE_X30Y50         RAMS32                                       r  zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       0.845     1.211    zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X30Y50         RAMS32                                       r  zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD/CLK
                         clock pessimism             -0.030     1.181    
    SLICE_X30Y50         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.491    zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.141ns (24.410%)  route 0.437ns (75.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       0.590     0.926    zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X28Y45         FDRE                                         r  zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=111, routed)         0.437     1.503    zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/ADDRD0
    SLICE_X30Y50         RAMS32                                       r  zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       0.845     1.211    zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/WCLK
    SLICE_X30Y50         RAMS32                                       r  zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD_D1/CLK
                         clock pessimism             -0.030     1.181    
    SLICE_X30Y50         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.491    zedboard_base_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 zedboard_base_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            zedboard_base_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.686%)  route 0.181ns (49.314%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       0.591     0.927    zedboard_base_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X87Y49         FDSE                                         r  zedboard_base_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDSE (Prop_fdse_C_Q)         0.141     1.068 r  zedboard_base_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg/Q
                         net (fo=5, routed)           0.181     1.248    zedboard_base_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r
    SLICE_X87Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.293 r  zedboard_base_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_i_1/O
                         net (fo=1, routed)           0.000     1.293    zedboard_base_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_i_1_n_0
    SLICE_X87Y50         FDSE                                         r  zedboard_base_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zedboard_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zedboard_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15844, routed)       0.854     1.220    zedboard_base_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X87Y50         FDSE                                         r  zedboard_base_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg/C
                         clock pessimism             -0.030     1.190    
    SLICE_X87Y50         FDSE (Hold_fdse_C_D)         0.091     1.281    zedboard_base_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { zedboard_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.000       2.116      DSP48_X0Y12   zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U44/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.000       2.116      DSP48_X1Y10   zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func15_U0/grp_func1_execute8_fu_66/kernel_2mm_wrappecud_U45/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.000       2.116      DSP48_X0Y4    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func24_U0/kernel_2mm_wrappecud_U92/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.000       2.116      DSP48_X2Y1    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func24_U0/kernel_2mm_wrappecud_U93/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.000       2.116      DSP48_X2Y7    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func24_U0/kernel_2mm_wrappecud_U94/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.000       2.116      DSP48_X1Y5    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func24_U0/kernel_2mm_wrappecud_U95/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.000       2.116      DSP48_X1Y1    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func24_U0/kernel_2mm_wrappecud_U96/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.000       2.116      DSP48_X0Y1    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func24_U0/kernel_2mm_wrappecud_U97/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.000       2.116      DSP48_X2Y4    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func24_U0/kernel_2mm_wrappecud_U98/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         6.000       2.116      DSP48_X0Y7    zedboard_base_i/kernel_2mm_wrapper_0/inst/kernel_2mm_U0/func24_U0/kernel_2mm_wrappecud_U91/kernel_2mm_wrappecud_MulnS_1_U/buff0_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.000       1.750      SLICE_X18Y38  zedboard_base_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.000       1.750      SLICE_X18Y38  zedboard_base_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.000       1.750      SLICE_X18Y38  zedboard_base_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.000       1.750      SLICE_X18Y38  zedboard_base_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.000       1.750      SLICE_X18Y38  zedboard_base_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.000       1.750      SLICE_X18Y38  zedboard_base_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.000       1.750      SLICE_X18Y38  zedboard_base_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         3.000       1.750      SLICE_X18Y38  zedboard_base_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.000       1.750      SLICE_X20Y40  zedboard_base_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         3.000       1.750      SLICE_X20Y40  zedboard_base_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.000       1.750      SLICE_X58Y53  zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.000       1.750      SLICE_X58Y53  zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.000       1.750      SLICE_X58Y53  zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.000       1.750      SLICE_X58Y53  zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.000       1.750      SLICE_X58Y53  zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.000       1.750      SLICE_X58Y53  zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.000       1.750      SLICE_X58Y53  zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         3.000       1.750      SLICE_X58Y53  zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.000       1.750      SLICE_X58Y55  zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         3.000       1.750      SLICE_X58Y55  zedboard_base_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA_D1/CLK



