vendor_name = ModelSim
source_file = 1, C:/Users/arthu/OneDrive/Documentos/circuitosdigitais/trabalhofinal-CD/decod4x16.bdf
source_file = 1, C:/Users/arthu/OneDrive/Documentos/circuitosdigitais/trabalhofinal-CD/decod2x4.bdf
source_file = 1, C:/Users/arthu/OneDrive/Documentos/circuitosdigitais/trabalhofinal-CD/REG_1BYTE.bdf
source_file = 1, C:/Users/arthu/OneDrive/Documentos/circuitosdigitais/trabalhofinal-CD/sim_reg1byte.vwf
source_file = 1, C:/Users/arthu/OneDrive/Documentos/circuitosdigitais/trabalhofinal-CD/REG_1BIT.bdf
source_file = 1, C:/Users/arthu/OneDrive/Documentos/circuitosdigitais/trabalhofinal-CD/sim_reg1bit.vwf
source_file = 1, C:/Users/arthu/OneDrive/Documentos/circuitosdigitais/trabalhofinal-CD/MEM_16ADD.bdf
source_file = 1, C:/Users/arthu/OneDrive/Documentos/circuitosdigitais/trabalhofinal-CD/mux16busx1.bdf
source_file = 1, C:/Users/arthu/OneDrive/Documentos/circuitosdigitais/trabalhofinal-CD/sim_mux16busx1.vwf
source_file = 1, C:/Users/arthu/OneDrive/Documentos/circuitosdigitais/trabalhofinal-CD/sim_mem16add.vwf
source_file = 1, C:/Users/arthu/OneDrive/Documentos/circuitosdigitais/trabalhofinal-CD/db/trabalhofinalcd.cbx.xml
source_file = 1, d:/altera3/quartus/libraries/others/maxplus2/161mux.bdf
source_file = 1, d:/altera3/quartus/libraries/others/maxplus2/21mux.bdf
design_name = MEM_16ADD
instance = comp, \data_out[7]~output , data_out[7]~output, MEM_16ADD, 1
instance = comp, \data_out[6]~output , data_out[6]~output, MEM_16ADD, 1
instance = comp, \data_out[5]~output , data_out[5]~output, MEM_16ADD, 1
instance = comp, \data_out[4]~output , data_out[4]~output, MEM_16ADD, 1
instance = comp, \data_out[3]~output , data_out[3]~output, MEM_16ADD, 1
instance = comp, \data_out[2]~output , data_out[2]~output, MEM_16ADD, 1
instance = comp, \data_out[1]~output , data_out[1]~output, MEM_16ADD, 1
instance = comp, \data_out[0]~output , data_out[0]~output, MEM_16ADD, 1
instance = comp, \a0~input , a0~input, MEM_16ADD, 1
instance = comp, \a1~input , a1~input, MEM_16ADD, 1
instance = comp, \a2~input , a2~input, MEM_16ADD, 1
instance = comp, \a3~input , a3~input, MEM_16ADD, 1
instance = comp, \write~input , write~input, MEM_16ADD, 1
instance = comp, \clk~input , clk~input, MEM_16ADD, 1
instance = comp, \data_in[7]~input , data_in[7]~input, MEM_16ADD, 1
instance = comp, \data_in[6]~input , data_in[6]~input, MEM_16ADD, 1
instance = comp, \data_in[5]~input , data_in[5]~input, MEM_16ADD, 1
instance = comp, \data_in[4]~input , data_in[4]~input, MEM_16ADD, 1
instance = comp, \data_in[3]~input , data_in[3]~input, MEM_16ADD, 1
instance = comp, \data_in[2]~input , data_in[2]~input, MEM_16ADD, 1
instance = comp, \data_in[1]~input , data_in[1]~input, MEM_16ADD, 1
instance = comp, \data_in[0]~input , data_in[0]~input, MEM_16ADD, 1
