$date
	Fri Jun 13 13:13:14 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_bcd_add $end
$var wire 4 ! sum [3:0] $end
$var wire 1 " c_out $end
$var reg 4 # ain [3:0] $end
$var reg 4 $ bin [3:0] $end
$var reg 1 % c_in $end
$scope module uut $end
$var wire 4 & ain [3:0] $end
$var wire 4 ' bin [3:0] $end
$var wire 1 % c_in $end
$var wire 1 ( i $end
$var wire 1 ) j $end
$var wire 1 * l $end
$var wire 4 + sum [3:0] $end
$var wire 4 , six [3:0] $end
$var wire 4 - si [3:0] $end
$var wire 1 . k $end
$var wire 1 " c_out $end
$scope module FBA1 $end
$var wire 4 / a [3:0] $end
$var wire 4 0 b [3:0] $end
$var wire 1 % cin $end
$var wire 4 1 s [3:0] $end
$var wire 1 . cout $end
$var wire 1 2 c2 $end
$var wire 1 3 c1 $end
$var wire 1 4 c0 $end
$scope module FA0 $end
$var wire 1 5 a $end
$var wire 1 6 b $end
$var wire 1 % c $end
$var wire 1 4 carry $end
$var wire 1 7 i $end
$var wire 1 8 j $end
$var wire 1 9 k $end
$var wire 1 : sum $end
$upscope $end
$scope module FA1 $end
$var wire 1 ; a $end
$var wire 1 < b $end
$var wire 1 4 c $end
$var wire 1 3 carry $end
$var wire 1 = i $end
$var wire 1 > j $end
$var wire 1 ? k $end
$var wire 1 @ sum $end
$upscope $end
$scope module FA2 $end
$var wire 1 A a $end
$var wire 1 B b $end
$var wire 1 3 c $end
$var wire 1 2 carry $end
$var wire 1 C i $end
$var wire 1 D j $end
$var wire 1 E k $end
$var wire 1 F sum $end
$upscope $end
$scope module FA3 $end
$var wire 1 G a $end
$var wire 1 H b $end
$var wire 1 2 c $end
$var wire 1 . carry $end
$var wire 1 I i $end
$var wire 1 J j $end
$var wire 1 K k $end
$var wire 1 L sum $end
$upscope $end
$upscope $end
$scope module FBA2 $end
$var wire 4 M a [3:0] $end
$var wire 4 N b [3:0] $end
$var wire 1 O cin $end
$var wire 4 P s [3:0] $end
$var wire 1 " cout $end
$var wire 1 Q c2 $end
$var wire 1 R c1 $end
$var wire 1 S c0 $end
$scope module FA0 $end
$var wire 1 T a $end
$var wire 1 U b $end
$var wire 1 O c $end
$var wire 1 S carry $end
$var wire 1 V i $end
$var wire 1 W j $end
$var wire 1 X k $end
$var wire 1 Y sum $end
$upscope $end
$scope module FA1 $end
$var wire 1 Z a $end
$var wire 1 [ b $end
$var wire 1 S c $end
$var wire 1 R carry $end
$var wire 1 \ i $end
$var wire 1 ] j $end
$var wire 1 ^ k $end
$var wire 1 _ sum $end
$upscope $end
$scope module FA2 $end
$var wire 1 ` a $end
$var wire 1 a b $end
$var wire 1 R c $end
$var wire 1 Q carry $end
$var wire 1 b i $end
$var wire 1 c j $end
$var wire 1 d k $end
$var wire 1 e sum $end
$upscope $end
$scope module FA3 $end
$var wire 1 f a $end
$var wire 1 g b $end
$var wire 1 Q c $end
$var wire 1 " carry $end
$var wire 1 h i $end
$var wire 1 i j $end
$var wire 1 j k $end
$var wire 1 k sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0k
0j
0i
0h
0g
0f
1e
0d
0c
1b
0a
1`
1_
0^
0]
1\
0[
1Z
1Y
0X
0W
1V
0U
1T
0S
0R
0Q
b111 P
0O
b0 N
b111 M
0L
0K
0J
0I
0H
0G
1F
0E
0D
1C
1B
0A
1@
0?
0>
1=
0<
1;
1:
09
08
17
06
15
04
03
02
b111 1
b100 0
b11 /
0.
b111 -
b0 ,
b111 +
0*
0)
0(
b100 '
b11 &
0%
b100 $
b11 #
0"
b111 !
$end
#10000
1"
1j
1Q
1d
0_
1R
0\
1]
1[
1a
0k
b110 ,
b110 N
1*
b1 !
b1 +
b1 P
0e
1h
1)
1b
1f
0`
1L
b1011 -
b1011 1
b1011 M
0F
12
0C
1D
1<
0;
1A
b110 $
b110 '
b110 0
b101 #
b101 &
b101 /
#20000
1"
1[
1a
0Y
0_
1R
1e
0d
1(
b100 !
b100 +
b100 P
0k
1j
b110 ,
b110 N
1*
0V
0\
1]
0b
1c
1h
1)
0T
1Z
1`
1f
0.
0:
14
1@
1F
02
b1110 -
b1110 1
b1110 M
1L
0K
07
18
0=
1C
0D
1I
16
0<
0A
1G
b101 $
b101 '
b101 0
b1001 #
b1001 &
b1001 /
#30000
1"
0k
1j
1[
1a
0_
1R
0e
1d
1Q
b110 ,
b110 N
1*
0\
1]
1)
1b
0c
0(
1Z
b0 !
b0 +
b0 P
0Y
0`
1@
0V
0F
19
14
0T
0C
17
08
b1010 -
b1010 1
b1010 M
0:
0B
05
1%
b1 $
b1 '
b1 0
b1000 #
b1000 &
b1000 /
#40000
0Q
0"
0[
0a
0_
0R
0e
0d
1k
0j
b0 ,
b0 N
0*
0\
0]
12
0b
0c
1h
0)
b1001 !
b1001 +
b1001 P
1Y
0Z
1E
0`
1f
1V
0@
13
0F
1L
1T
04
1>
1C
0I
b1001 -
b1001 1
b1001 M
1:
09
06
1<
15
1;
1A
0G
0%
b10 $
b10 '
b10 0
b111 #
b111 &
b111 /
#50000
