*********************************************************************

  Operator    [gopLUT7L6ABL5B]
  
  Author    [liujiao]

  Abstract  []

  Revision History:

 ********************************************************************************/
gate
operator gopLUT7L6ABL5B
{
    parameter
    (
         bit INITA[63:0] = 64'h0000_0000_0000_0000,
         bit INITB[63:0] = 64'h0000_0000_0000_0000,
         string MODE = "LUT6",
         string CR0PREMUX_SEL = "MF",
         string CR0POSTMUX_SEL = "CX",
         string CR1PREMUX_SEL = "YX",
         string CR1POSTMUX_SEL = "CX"
    );

    port
    (
        input  A0,
        input  A1,
        input  A2,
        input  A3,
        input  A4,
        input  A5,
        input  B0,
        input  B1,
        input  B2,
        input  B3,
        input  B4,
        input  B5,
        
        input  M,
        output L7,
        output L6A, L6B,
        output L5B
    );
};


/*****************************************************************************************

  Author    [xuyongji]

  Abstract  [Implement this using gate device devL7L6ABL5BQ_S]

  Revision History:

 *****************************************************************************************/
implementation impl_devL7L6ABL5BQ_S of gopLUT7L6ABL5B
{    
    device devL7L6ABL5BQ_S gatedev
        parameter map 
        ( 
            CP_INITA          =>  INITA,
            CP_INITB          =>  INITB,
            CP_MODEA          =>  MODE,
            CP_MODEB          =>  MODE,
            CP_CR0PREMUX_SEL  =>  CR0PREMUX_SEL,
            CP_CR0POSTMUX_SEL =>  CR0POSTMUX_SEL,
            CP_CR1PREMUX_SEL  =>  CR1PREMUX_SEL,
            CP_CR1POSTMUX_SEL =>  CR1POSTMUX_SEL
        )
        port map 
        ( 
            A0    => A0,
            A1    => A1,
            A2    => A2,
            A3    => A3,
            A4    => A4,
            A5    => A5,
                  
            B0    => B0,
            B1    => B1,
            B2    => B2,
            B3    => B3,
            B4    => B4,
            B5    => B5,
                  
            M0    => M,
            CR0   => L7,
            Y0    => L6A,   
            Y1    => L6B,
            CR1   => L5B
        );
}; // end of implementation impl_devL7L6ABL5BQ_S of gopLUT7L6ABL5B

/*****************************************************************************************

  Author    [xuyongji]

  Abstract  [Implement this using gate device devL7L6CDL5DQ_S]

  Revision History:

 *****************************************************************************************/
implementation impl_devL7L6CDL5DQ_S of gopLUT7L6ABL5B
{    
    device devL7L6CDL5DQ_S gatedev
        parameter map 
        ( 
            CP_INITC          =>  INITA,
            CP_INITD          =>  INITB,
            CP_MODEC          =>  MODE,
            CP_MODED          =>  MODE,
            CP_CR2PREMUX_SEL  =>  CR0PREMUX_SEL,
            CP_CR2POSTMUX_SEL =>  CR0POSTMUX_SEL,
            CP_CR3PREMUX_SEL  =>  CR1PREMUX_SEL,
            CP_CR3POSTMUX_SEL =>  CR1POSTMUX_SEL
        )
        port map 
        ( 
            C0    => A0,
            C1    => A1,
            C2    => A2,
            C3    => A3,
            C4    => A4,
            C5    => A5,
                  
            D0    => B0,
            D1    => B1,
            D2    => B2,
            D3    => B3,
            D4    => B4,
            D5    => B5,
                  
            M1    => M,
            CR2   => L7,
            Y2    => L6A,   
            Y3    => L6B,
            CR3   => L5B
        );
}; // end of implementation impl_devL7L6CDL5DQ_S of gopLUT7L6ABL5B

/*****************************************************************************************

  Author    [xuyongji]

  Abstract  [Implement this using gate device devL7L6ABL5BQ]

  Revision History:

 *****************************************************************************************/
implementation impl_devL7L6ABL5BQ of gopLUT7L6ABL5B
{    
    device devL7L6ABL5BQ gatedev
        parameter map 
        ( 
            CP_INITA          =>  INITA,
            CP_INITB          =>  INITB,
            CP_MODEA          =>  MODE,
            CP_MODEB          =>  MODE,
            CP_CR0PREMUX_SEL  =>  CR0PREMUX_SEL,
            CP_CR0POSTMUX_SEL =>  CR0POSTMUX_SEL,
            CP_CR1PREMUX_SEL  =>  CR1PREMUX_SEL,
            CP_CR1POSTMUX_SEL =>  CR1POSTMUX_SEL
        )
        port map 
        ( 
            A0    => A0,
            A1    => A1,
            A2    => A2,
            A3    => A3,
            A4    => A4,
            A5    => A5,
                  
            B0    => B0,
            B1    => B1,
            B2    => B2,
            B3    => B3,
            B4    => B4,
            B5    => B5,
                  
            M0    => M,
            CR0   => L7,
            Y0    => L6A,   
            Y1    => L6B,
            CR1   => L5B
        );
}; // end of implementation impl_devL7L6ABL5BQ of gopLUT7L6ABL5B

/*****************************************************************************************

  Author    [xuyongji]

  Abstract  [Implement this using gate device devL7L6CDL5DQ]

  Revision History:

 *****************************************************************************************/
implementation impl_devL7L6CDL5DQ of gopLUT7L6ABL5B
{    
    device devL7L6CDL5DQ gatedev
        parameter map 
        ( 
            CP_INITC          =>  INITA,
            CP_INITD          =>  INITB,
            CP_MODEC          =>  MODE,
            CP_MODED          =>  MODE,
            CP_CR2PREMUX_SEL  =>  CR0PREMUX_SEL,
            CP_CR2POSTMUX_SEL =>  CR0POSTMUX_SEL,
            CP_CR3PREMUX_SEL  =>  CR1PREMUX_SEL,
            CP_CR3POSTMUX_SEL =>  CR1POSTMUX_SEL
        )
        port map 
        ( 
            C0    => A0,
            C1    => A1,
            C2    => A2,
            C3    => A3,
            C4    => A4,
            C5    => A5,
                  
            D0    => B0,
            D1    => B1,
            D2    => B2,
            D3    => B3,
            D4    => B4,
            D5    => B5,
                  
            M1    => M,
            CR2   => L7,
            Y2    => L6A,   
            Y3    => L6B,
            CR3   => L5B
        );
}; // end of implementation impl_devL7L6CDL5DQ of gopLUT7L6ABL5B

