;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 24/09/2023 10:35:05 p. m.
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x4FFC2000  	536891388
0x0004	0x14D90000  	5337
0x0008	0x14D10000  	5329
0x000C	0x14D10000  	5329
0x0010	0x14D10000  	5329
0x0014	0x14D10000  	5329
0x0018	0x14D10000  	5329
0x001C	0x14D10000  	5329
0x0020	0x14D10000  	5329
0x0024	0x14D10000  	5329
0x0028	0x14D10000  	5329
0x002C	0x14D10000  	5329
0x0030	0x14D10000  	5329
0x0034	0x14D10000  	5329
0x0038	0x14D10000  	5329
0x003C	0x14D10000  	5329
0x0040	0x14D10000  	5329
0x0044	0x14D10000  	5329
0x0048	0x14D10000  	5329
0x004C	0x14D10000  	5329
0x0050	0x14D10000  	5329
0x0054	0x14D10000  	5329
0x0058	0x14D10000  	5329
0x005C	0x14D10000  	5329
0x0060	0x14D10000  	5329
0x0064	0x14D10000  	5329
0x0068	0x14D10000  	5329
0x006C	0x14D10000  	5329
0x0070	0x14D10000  	5329
0x0074	0x14D10000  	5329
0x0078	0x14D10000  	5329
0x007C	0x14D10000  	5329
0x0080	0x14D10000  	5329
0x0084	0x14D10000  	5329
0x0088	0x14D10000  	5329
0x008C	0x14D10000  	5329
0x0090	0x14D10000  	5329
0x0094	0x14D10000  	5329
0x0098	0x14D10000  	5329
0x009C	0x14D10000  	5329
0x00A0	0x14D10000  	5329
0x00A4	0x14D10000  	5329
0x00A8	0x14D10000  	5329
0x00AC	0x14D10000  	5329
0x00B0	0x14D10000  	5329
0x00B4	0x14D10000  	5329
0x00B8	0x14D10000  	5329
0x00BC	0x14D10000  	5329
0x00C0	0x14D10000  	5329
0x00C4	0x14D10000  	5329
0x00C8	0x14D10000  	5329
0x00CC	0x14D10000  	5329
0x00D0	0x14D10000  	5329
0x00D4	0x14D10000  	5329
0x00D8	0x14D10000  	5329
0x00DC	0x14D10000  	5329
0x00E0	0x14D10000  	5329
0x00E4	0x14D10000  	5329
0x00E8	0x14D10000  	5329
0x00EC	0x14D10000  	5329
0x00F0	0x14D10000  	5329
0x00F4	0x14D10000  	5329
0x00F8	0x14D10000  	5329
0x00FC	0x14D10000  	5329
0x0100	0x14D10000  	5329
0x0104	0x14D10000  	5329
0x0108	0x14D10000  	5329
0x010C	0x14D10000  	5329
0x0110	0x14D10000  	5329
0x0114	0x14D10000  	5329
0x0118	0x14D10000  	5329
0x011C	0x14D10000  	5329
0x0120	0x14D10000  	5329
0x0124	0x14D10000  	5329
0x0128	0x14D10000  	5329
0x012C	0x14D10000  	5329
; end of ____SysVT
_main:
;Practica2_MPU6050.c, 208 :: 		void main() {
0x14D8	0xF000F900  BL	5852
0x14DC	0xF000FA62  BL	6564
0x14E0	0xF7FFFFEC  BL	5308
0x14E4	0xF000FA10  BL	6408
;Practica2_MPU6050.c, 210 :: 		UART3_Init(19200);      //Baud Rate 19200
0x14E8	0xF6443000  MOVW	R0, #19200
0x14EC	0xF7FFFFBA  BL	_UART3_Init+0
;Practica2_MPU6050.c, 212 :: 		Delay_ms(100);
0x14F0	0xF24117A9  MOVW	R7, #4521
0x14F4	0xF2C00704  MOVT	R7, #4
0x14F8	0xBF00    NOP
0x14FA	0xBF00    NOP
L_main2:
0x14FC	0x1E7F    SUBS	R7, R7, #1
0x14FE	0xD1FD    BNE	L_main2
0x1500	0xBF00    NOP
0x1502	0xBF00    NOP
;Practica2_MPU6050.c, 214 :: 		I2C1_Init();          //I2C 1 puerto B
0x1504	0xF7FFFFC8  BL	_I2C1_Init+0
;Practica2_MPU6050.c, 216 :: 		Delay_ms(1000);
0x1508	0xF24B07A9  MOVW	R7, #45225
0x150C	0xF2C00728  MOVT	R7, #40
0x1510	0xBF00    NOP
0x1512	0xBF00    NOP
L_main4:
0x1514	0x1E7F    SUBS	R7, R7, #1
0x1516	0xD1FD    BNE	L_main4
0x1518	0xBF00    NOP
0x151A	0xBF00    NOP
;Practica2_MPU6050.c, 218 :: 		UART3_Write_Text("Pre Init Okay"); //Conexion Correcta
0x151C	0x485C    LDR	R0, [PC, #368]
0x151E	0xF7FFFF93  BL	_UART3_Write_Text+0
;Practica2_MPU6050.c, 220 :: 		UART3_Write(13);                  //Retorno de carro (salto de linea nivel prom)
0x1522	0x200D    MOVS	R0, #13
0x1524	0xF7FFFF5E  BL	_UART3_Write+0
;Practica2_MPU6050.c, 222 :: 		MPU6050_Init();
0x1528	0xF7FFFF6A  BL	_MPU6050_Init+0
;Practica2_MPU6050.c, 224 :: 		info = MPU6050_TEST();
0x152C	0xF7FFFF34  BL	_MPU6050_TEST+0
0x1530	0x4958    LDR	R1, [PC, #352]
0x1532	0x8008    STRH	R0, [R1, #0]
;Practica2_MPU6050.c, 226 :: 		if (info == 1){
0x1534	0x2801    CMP	R0, #1
0x1536	0xD109    BNE	L_main6
;Practica2_MPU6050.c, 228 :: 		UART3_Write_Text("MPU6050 OK");
0x1538	0x4857    LDR	R0, [PC, #348]
0x153A	0xF7FFFF85  BL	_UART3_Write_Text+0
;Practica2_MPU6050.c, 230 :: 		UART3_Write(0x0A); //Line Feed LF
0x153E	0x200A    MOVS	R0, #10
0x1540	0xF7FFFF50  BL	_UART3_Write+0
;Practica2_MPU6050.c, 232 :: 		UART3_Write(0x0D); //Return Car CR
0x1544	0x200D    MOVS	R0, #13
0x1546	0xF7FFFF4D  BL	_UART3_Write+0
;Practica2_MPU6050.c, 234 :: 		}
0x154A	0xE008    B	L_main7
L_main6:
;Practica2_MPU6050.c, 238 :: 		UART3_Write_Text("MPU6050 Failed");
0x154C	0x4853    LDR	R0, [PC, #332]
0x154E	0xF7FFFF7B  BL	_UART3_Write_Text+0
;Practica2_MPU6050.c, 240 :: 		UART3_Write(0x0A); //Line Feed LF
0x1552	0x200A    MOVS	R0, #10
0x1554	0xF7FFFF46  BL	_UART3_Write+0
;Practica2_MPU6050.c, 242 :: 		UART3_Write(0x0D); //Return Car CR
0x1558	0x200D    MOVS	R0, #13
0x155A	0xF7FFFF43  BL	_UART3_Write+0
;Practica2_MPU6050.c, 244 :: 		}
L_main7:
;Practica2_MPU6050.c, 246 :: 		Delay_ms(1000);
0x155E	0xF24B07A9  MOVW	R7, #45225
0x1562	0xF2C00728  MOVT	R7, #40
0x1566	0xBF00    NOP
0x1568	0xBF00    NOP
L_main8:
0x156A	0x1E7F    SUBS	R7, R7, #1
0x156C	0xD1FD    BNE	L_main8
0x156E	0xBF00    NOP
0x1570	0xBF00    NOP
;Practica2_MPU6050.c, 248 :: 		while(1){
L_main10:
;Practica2_MPU6050.c, 252 :: 		ACCEL_XOUT_H = MPU6050_Read(MPU6050_ADDRESS, MPU6050_ACCEL_XOUT_H);
0x1572	0x213B    MOVS	R1, #59
0x1574	0xB209    SXTH	R1, R1
0x1576	0x2068    MOVS	R0, #104
0x1578	0xF7FFFEEC  BL	_MPU6050_Read+0
0x157C	0x4948    LDR	R1, [PC, #288]
0x157E	0x8008    STRH	R0, [R1, #0]
;Practica2_MPU6050.c, 254 :: 		ACCEL_XOUT_L = MPU6050_Read(MPU6050_ADDRESS, MPU6050_ACCEL_XOUT_L);
0x1580	0x213C    MOVS	R1, #60
0x1582	0xB209    SXTH	R1, R1
0x1584	0x2068    MOVS	R0, #104
0x1586	0xF7FFFEE5  BL	_MPU6050_Read+0
0x158A	0x4946    LDR	R1, [PC, #280]
0x158C	0x8008    STRH	R0, [R1, #0]
;Practica2_MPU6050.c, 256 :: 		ACCEL_YOUT_H = MPU6050_Read(MPU6050_ADDRESS, MPU6050_ACCEL_YOUT_H);
0x158E	0x213D    MOVS	R1, #61
0x1590	0xB209    SXTH	R1, R1
0x1592	0x2068    MOVS	R0, #104
0x1594	0xF7FFFEDE  BL	_MPU6050_Read+0
0x1598	0x4943    LDR	R1, [PC, #268]
0x159A	0x8008    STRH	R0, [R1, #0]
;Practica2_MPU6050.c, 258 :: 		ACCEL_YOUT_L = MPU6050_Read(MPU6050_ADDRESS, MPU6050_ACCEL_YOUT_L);
0x159C	0x213E    MOVS	R1, #62
0x159E	0xB209    SXTH	R1, R1
0x15A0	0x2068    MOVS	R0, #104
0x15A2	0xF7FFFED7  BL	_MPU6050_Read+0
0x15A6	0x4941    LDR	R1, [PC, #260]
0x15A8	0x8008    STRH	R0, [R1, #0]
;Practica2_MPU6050.c, 260 :: 		ACCEL_ZOUT_H = MPU6050_Read(MPU6050_ADDRESS, MPU6050_ACCEL_ZOUT_H);
0x15AA	0x213F    MOVS	R1, #63
0x15AC	0xB209    SXTH	R1, R1
0x15AE	0x2068    MOVS	R0, #104
0x15B0	0xF7FFFED0  BL	_MPU6050_Read+0
0x15B4	0x493E    LDR	R1, [PC, #248]
0x15B6	0x8008    STRH	R0, [R1, #0]
;Practica2_MPU6050.c, 262 :: 		ACCEL_ZOUT_L = MPU6050_Read(MPU6050_ADDRESS, MPU6050_ACCEL_ZOUT_L);
0x15B8	0x2140    MOVS	R1, #64
0x15BA	0xB209    SXTH	R1, R1
0x15BC	0x2068    MOVS	R0, #104
0x15BE	0xF7FFFEC9  BL	_MPU6050_Read+0
0x15C2	0x493C    LDR	R1, [PC, #240]
0x15C4	0x8008    STRH	R0, [R1, #0]
;Practica2_MPU6050.c, 265 :: 		ACCEL_XOUT = ( ACCEL_XOUT_H<<8 | ACCEL_XOUT_L );
0x15C6	0x4936    LDR	R1, [PC, #216]
0x15C8	0xF9B11000  LDRSH	R1, [R1, #0]
0x15CC	0x020A    LSLS	R2, R1, #8
0x15CE	0xB212    SXTH	R2, R2
0x15D0	0x4934    LDR	R1, [PC, #208]
0x15D2	0xF9B11000  LDRSH	R1, [R1, #0]
0x15D6	0x430A    ORRS	R2, R1
0x15D8	0x4937    LDR	R1, [PC, #220]
0x15DA	0x800A    STRH	R2, [R1, #0]
;Practica2_MPU6050.c, 266 :: 		ACCEL_YOUT = ( ACCEL_YOUT_H<<8 | ACCEL_YOUT_L );
0x15DC	0x4932    LDR	R1, [PC, #200]
0x15DE	0xF9B11000  LDRSH	R1, [R1, #0]
0x15E2	0x020A    LSLS	R2, R1, #8
0x15E4	0xB212    SXTH	R2, R2
0x15E6	0x4931    LDR	R1, [PC, #196]
0x15E8	0xF9B11000  LDRSH	R1, [R1, #0]
0x15EC	0x430A    ORRS	R2, R1
0x15EE	0x4933    LDR	R1, [PC, #204]
0x15F0	0x800A    STRH	R2, [R1, #0]
;Practica2_MPU6050.c, 267 :: 		ACCEL_ZOUT = ( ACCEL_ZOUT_H<<8 | ACCEL_ZOUT_L );
0x15F2	0x492F    LDR	R1, [PC, #188]
0x15F4	0xF9B11000  LDRSH	R1, [R1, #0]
0x15F8	0x0209    LSLS	R1, R1, #8
0x15FA	0xB209    SXTH	R1, R1
0x15FC	0x4301    ORRS	R1, R0
0x15FE	0x4830    LDR	R0, [PC, #192]
0x1600	0x8001    STRH	R1, [R0, #0]
;Practica2_MPU6050.c, 269 :: 		Delay_ms(100);  //estaba en 100
0x1602	0xF24117A9  MOVW	R7, #4521
0x1606	0xF2C00704  MOVT	R7, #4
0x160A	0xBF00    NOP
0x160C	0xBF00    NOP
L_main12:
0x160E	0x1E7F    SUBS	R7, R7, #1
0x1610	0xD1FD    BNE	L_main12
0x1612	0xBF00    NOP
0x1614	0xBF00    NOP
;Practica2_MPU6050.c, 272 :: 		UART3_Write_Text(",");
0x1616	0x482B    LDR	R0, [PC, #172]
0x1618	0xF7FFFF16  BL	_UART3_Write_Text+0
;Practica2_MPU6050.c, 273 :: 		IntToStr(ACCEL_XOUT,accel_x_out);
0x161C	0x4826    LDR	R0, [PC, #152]
0x161E	0xF9B00000  LDRSH	R0, [R0, #0]
0x1622	0x4929    LDR	R1, [PC, #164]
0x1624	0xF7FFFE5E  BL	_IntToStr+0
;Practica2_MPU6050.c, 274 :: 		UART3_Write_Text(accel_x_out);
0x1628	0x4827    LDR	R0, [PC, #156]
0x162A	0xF7FFFF0D  BL	_UART3_Write_Text+0
;Practica2_MPU6050.c, 275 :: 		UART3_Write_Text(",");
0x162E	0x4827    LDR	R0, [PC, #156]
0x1630	0xF7FFFF0A  BL	_UART3_Write_Text+0
;Practica2_MPU6050.c, 277 :: 		IntToStr(ACCEL_YOUT,accel_y_out);
0x1634	0x4821    LDR	R0, [PC, #132]
0x1636	0xF9B00000  LDRSH	R0, [R0, #0]
0x163A	0x4925    LDR	R1, [PC, #148]
0x163C	0xF7FFFE52  BL	_IntToStr+0
;Practica2_MPU6050.c, 278 :: 		UART3_Write_Text(accel_y_out);
0x1640	0x4823    LDR	R0, [PC, #140]
0x1642	0xF7FFFF01  BL	_UART3_Write_Text+0
;Practica2_MPU6050.c, 279 :: 		UART3_Write_Text(",");
0x1646	0x4823    LDR	R0, [PC, #140]
0x1648	0xF7FFFEFE  BL	_UART3_Write_Text+0
;Practica2_MPU6050.c, 281 :: 		IntToStr(ACCEL_ZOUT,accel_z_out);
0x164C	0x481C    LDR	R0, [PC, #112]
0x164E	0xF9B00000  LDRSH	R0, [R0, #0]
0x1652	0x4921    LDR	R1, [PC, #132]
0x1654	0xF7FFFE46  BL	_IntToStr+0
;Practica2_MPU6050.c, 282 :: 		UART3_Write_Text(accel_z_out);
0x1658	0x481F    LDR	R0, [PC, #124]
0x165A	0xF7FFFEF5  BL	_UART3_Write_Text+0
;Practica2_MPU6050.c, 284 :: 		UART3_Write(0x0A); //Line Feed LF
0x165E	0x200A    MOVS	R0, #10
0x1660	0xF7FFFEC0  BL	_UART3_Write+0
;Practica2_MPU6050.c, 285 :: 		UART3_Write(0x0D); //Return Car CR
0x1664	0x200D    MOVS	R0, #13
0x1666	0xF7FFFEBD  BL	_UART3_Write+0
;Practica2_MPU6050.c, 287 :: 		UART3_Write(0x0A); //Line Feed LF
0x166A	0x200A    MOVS	R0, #10
0x166C	0xF7FFFEBA  BL	_UART3_Write+0
;Practica2_MPU6050.c, 288 :: 		UART3_Write(0x0D); //Return Car CR
0x1670	0x200D    MOVS	R0, #13
0x1672	0xF7FFFEB7  BL	_UART3_Write+0
;Practica2_MPU6050.c, 289 :: 		Delay_ms(10);   //Estaba en 50
0x1676	0xF6460729  MOVW	R7, #26665
0x167A	0xF2C00700  MOVT	R7, #0
0x167E	0xBF00    NOP
0x1680	0xBF00    NOP
L_main14:
0x1682	0x1E7F    SUBS	R7, R7, #1
0x1684	0xD1FD    BNE	L_main14
0x1686	0xBF00    NOP
0x1688	0xBF00    NOP
;Practica2_MPU6050.c, 290 :: 		}
0x168A	0xE772    B	L_main10
;Practica2_MPU6050.c, 292 :: 		}
L_end_main:
L__main_end_loop:
0x168C	0xE7FE    B	L__main_end_loop
0x168E	0xBF00    NOP
0x1690	0x00002000  	?lstr1_Practica2_MPU6050+0
0x1694	0x002E2000  	_info+0
0x1698	0x000E2000  	?lstr2_Practica2_MPU6050+0
0x169C	0x00192000  	?lstr3_Practica2_MPU6050+0
0x16A0	0x00562000  	_ACCEL_XOUT_H+0
0x16A4	0x00582000  	_ACCEL_XOUT_L+0
0x16A8	0x005A2000  	_ACCEL_YOUT_H+0
0x16AC	0x005C2000  	_ACCEL_YOUT_L+0
0x16B0	0x005E2000  	_ACCEL_ZOUT_H+0
0x16B4	0x00602000  	_ACCEL_ZOUT_L+0
0x16B8	0x00622000  	_ACCEL_XOUT+0
0x16BC	0x00642000  	_ACCEL_YOUT+0
0x16C0	0x00662000  	_ACCEL_ZOUT+0
0x16C4	0x00282000  	?lstr4_Practica2_MPU6050+0
0x16C8	0x00682000  	_accel_x_out+0
0x16CC	0x002A2000  	?lstr5_Practica2_MPU6050+0
0x16D0	0x00812000  	_accel_y_out+0
0x16D4	0x002C2000  	?lstr6_Practica2_MPU6050+0
0x16D8	0x009A2000  	_accel_z_out+0
; end of _main
___CC2DW:
;__Lib_System_101_102_103.c, 28 :: 		
0x1280	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 30 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 31 :: 		
0x1282	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x1286	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 33 :: 		
0x128A	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 34 :: 		
0x128E	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 36 :: 		
L_end___CC2DW:
0x1290	0xB001    ADD	SP, SP, #4
0x1292	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_101_102_103.c, 70 :: 		
0x1244	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 72 :: 		
0x1246	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x124A	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 74 :: 		
0x124E	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 75 :: 		
0x1252	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 76 :: 		
0x1254	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 77 :: 		
0x1258	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 78 :: 		
0x125A	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 79 :: 		
0x125C	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 80 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 81 :: 		
0x125E	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 82 :: 		
0x1262	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 83 :: 		
0x1266	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 84 :: 		
0x1268	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 85 :: 		
0x126C	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 86 :: 		
0x126E	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 87 :: 		
0x1270	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 88 :: 		
0x1274	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 89 :: 		
0x1278	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 90 :: 		
L_norep:
;__Lib_System_101_102_103.c, 92 :: 		
L_end___FillZeros:
0x127A	0xB001    ADD	SP, SP, #4
0x127C	0x4770    BX	LR
; end of ___FillZeros
_UART3_Init:
;__Lib_UART_123.c, 312 :: 		
; baud_rate start address is: 0 (R0)
0x1464	0xB081    SUB	SP, SP, #4
0x1466	0xF8CDE000  STR	LR, [SP, #0]
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
;__Lib_UART_123.c, 313 :: 		
0x146A	0x4A09    LDR	R2, [PC, #36]
0x146C	0xF2400100  MOVW	R1, #0
0x1470	0xB404    PUSH	(R2)
0x1472	0xB402    PUSH	(R1)
0x1474	0xF2400300  MOVW	R3, #0
0x1478	0xF2400200  MOVW	R2, #0
0x147C	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x147E	0x4805    LDR	R0, [PC, #20]
0x1480	0xF7FFFE02  BL	__Lib_UART_123_UARTx_Init_Advanced+0
0x1484	0xB002    ADD	SP, SP, #8
;__Lib_UART_123.c, 314 :: 		
L_end_UART3_Init:
0x1486	0xF8DDE000  LDR	LR, [SP, #0]
0x148A	0xB001    ADD	SP, SP, #4
0x148C	0x4770    BX	LR
0x148E	0xBF00    NOP
0x1490	0x17E00000  	__GPIO_MODULE_USART3_PB10_11+0
0x1494	0x48004000  	USART3_SR+0
; end of _UART3_Init
__Lib_UART_123_UARTx_Init_Advanced:
;__Lib_UART_123.c, 226 :: 		
; UART_Base start address is: 0 (R0)
0x1088	0xB08A    SUB	SP, SP, #40
0x108A	0xF8CDE000  STR	LR, [SP, #0]
0x108E	0x9108    STR	R1, [SP, #32]
0x1090	0xF8AD3024  STRH	R3, [SP, #36]
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
0x1094	0xF8BD4028  LDRH	R4, [SP, #40]
0x1098	0xF8AD4028  STRH	R4, [SP, #40]
; module start address is: 24 (R6)
0x109C	0x9E0B    LDR	R6, [SP, #44]
;__Lib_UART_123.c, 230 :: 		
0x109E	0xAC03    ADD	R4, SP, #12
0x10A0	0x9001    STR	R0, [SP, #4]
0x10A2	0x4620    MOV	R0, R4
0x10A4	0xF7FFFDC4  BL	_RCC_GetClocksFrequency+0
0x10A8	0x9801    LDR	R0, [SP, #4]
;__Lib_UART_123.c, 232 :: 		
0x10AA	0x4C50    LDR	R4, [PC, #320]
0x10AC	0x42A0    CMP	R0, R4
0x10AE	0xD112    BNE	L___Lib_UART_123_UARTx_Init_Advanced15
;__Lib_UART_123.c, 233 :: 		
0x10B0	0x2501    MOVS	R5, #1
0x10B2	0xB26D    SXTB	R5, R5
0x10B4	0x4C4E    LDR	R4, [PC, #312]
0x10B6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 234 :: 		
0x10B8	0x4D4E    LDR	R5, [PC, #312]
0x10BA	0x4C4F    LDR	R4, [PC, #316]
0x10BC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 235 :: 		
0x10BE	0x4D4F    LDR	R5, [PC, #316]
0x10C0	0x4C4F    LDR	R4, [PC, #316]
0x10C2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 236 :: 		
0x10C4	0x4D4F    LDR	R5, [PC, #316]
0x10C6	0x4C50    LDR	R4, [PC, #320]
0x10C8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 237 :: 		
0x10CA	0x4D50    LDR	R5, [PC, #320]
0x10CC	0x4C50    LDR	R4, [PC, #320]
0x10CE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 238 :: 		
0x10D0	0x9C06    LDR	R4, [SP, #24]
0x10D2	0x9402    STR	R4, [SP, #8]
;__Lib_UART_123.c, 239 :: 		
0x10D4	0xE02A    B	L___Lib_UART_123_UARTx_Init_Advanced16
L___Lib_UART_123_UARTx_Init_Advanced15:
;__Lib_UART_123.c, 240 :: 		
0x10D6	0x4C4F    LDR	R4, [PC, #316]
0x10D8	0x42A0    CMP	R0, R4
0x10DA	0xD112    BNE	L___Lib_UART_123_UARTx_Init_Advanced17
;__Lib_UART_123.c, 241 :: 		
0x10DC	0x2501    MOVS	R5, #1
0x10DE	0xB26D    SXTB	R5, R5
0x10E0	0x4C4D    LDR	R4, [PC, #308]
0x10E2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 242 :: 		
0x10E4	0x4D4D    LDR	R5, [PC, #308]
0x10E6	0x4C44    LDR	R4, [PC, #272]
0x10E8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 243 :: 		
0x10EA	0x4D4D    LDR	R5, [PC, #308]
0x10EC	0x4C44    LDR	R4, [PC, #272]
0x10EE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 244 :: 		
0x10F0	0x4D4C    LDR	R5, [PC, #304]
0x10F2	0x4C45    LDR	R4, [PC, #276]
0x10F4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 245 :: 		
0x10F6	0x4D4C    LDR	R5, [PC, #304]
0x10F8	0x4C45    LDR	R4, [PC, #276]
0x10FA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 246 :: 		
0x10FC	0x9C05    LDR	R4, [SP, #20]
0x10FE	0x9402    STR	R4, [SP, #8]
;__Lib_UART_123.c, 247 :: 		
0x1100	0xE014    B	L___Lib_UART_123_UARTx_Init_Advanced18
L___Lib_UART_123_UARTx_Init_Advanced17:
;__Lib_UART_123.c, 248 :: 		
0x1102	0x4C4A    LDR	R4, [PC, #296]
0x1104	0x42A0    CMP	R0, R4
0x1106	0xD111    BNE	L___Lib_UART_123_UARTx_Init_Advanced19
;__Lib_UART_123.c, 249 :: 		
0x1108	0x2501    MOVS	R5, #1
0x110A	0xB26D    SXTB	R5, R5
0x110C	0x4C48    LDR	R4, [PC, #288]
0x110E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 250 :: 		
0x1110	0x4D48    LDR	R5, [PC, #288]
0x1112	0x4C39    LDR	R4, [PC, #228]
0x1114	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 251 :: 		
0x1116	0x4D48    LDR	R5, [PC, #288]
0x1118	0x4C39    LDR	R4, [PC, #228]
0x111A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 252 :: 		
0x111C	0x4D47    LDR	R5, [PC, #284]
0x111E	0x4C3A    LDR	R4, [PC, #232]
0x1120	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 253 :: 		
0x1122	0x4D47    LDR	R5, [PC, #284]
0x1124	0x4C3A    LDR	R4, [PC, #232]
0x1126	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123.c, 254 :: 		
0x1128	0x9C05    LDR	R4, [SP, #20]
0x112A	0x9402    STR	R4, [SP, #8]
;__Lib_UART_123.c, 255 :: 		
L___Lib_UART_123_UARTx_Init_Advanced19:
L___Lib_UART_123_UARTx_Init_Advanced18:
L___Lib_UART_123_UARTx_Init_Advanced16:
;__Lib_UART_123.c, 257 :: 		
0x112C	0x9001    STR	R0, [SP, #4]
; module end address is: 24 (R6)
0x112E	0x4630    MOV	R0, R6
0x1130	0xF7FFFDE4  BL	_GPIO_Alternate_Function_Enable+0
0x1134	0x9801    LDR	R0, [SP, #4]
;__Lib_UART_123.c, 259 :: 		
0x1136	0xF2000510  ADDW	R5, R0, #16
0x113A	0x2400    MOVS	R4, #0
0x113C	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123.c, 260 :: 		
0x113E	0xF2000610  ADDW	R6, R0, #16
0x1142	0x6835    LDR	R5, [R6, #0]
0x1144	0xF8BD4028  LDRH	R4, [SP, #40]
0x1148	0xEA450404  ORR	R4, R5, R4, LSL #0
0x114C	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 261 :: 		
0x114E	0xF200050C  ADDW	R5, R0, #12
0x1152	0x2400    MOVS	R4, #0
0x1154	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123.c, 263 :: 		
0x1156	0xF8BD4024  LDRH	R4, [SP, #36]
0x115A	0xB12C    CBZ	R4, L___Lib_UART_123_UARTx_Init_Advanced20
;__Lib_UART_123.c, 264 :: 		
0x115C	0xF8BD4024  LDRH	R4, [SP, #36]
0x1160	0xF4446480  ORR	R4, R4, #1024
0x1164	0xF8AD4024  STRH	R4, [SP, #36]
;__Lib_UART_123.c, 265 :: 		
L___Lib_UART_123_UARTx_Init_Advanced20:
;__Lib_UART_123.c, 267 :: 		
0x1168	0xF200060C  ADDW	R6, R0, #12
0x116C	0x6835    LDR	R5, [R6, #0]
0x116E	0xF8BD4024  LDRH	R4, [SP, #36]
0x1172	0xEA450404  ORR	R4, R5, R4, LSL #0
0x1176	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 269 :: 		
0x1178	0xF200060C  ADDW	R6, R0, #12
0x117C	0x2501    MOVS	R5, #1
0x117E	0x6834    LDR	R4, [R6, #0]
0x1180	0xF365344D  BFI	R4, R5, #13, #1
0x1184	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 270 :: 		
0x1186	0xF200060C  ADDW	R6, R0, #12
0x118A	0x2501    MOVS	R5, #1
0x118C	0x6834    LDR	R4, [R6, #0]
0x118E	0xF36504C3  BFI	R4, R5, #3, #1
0x1192	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 271 :: 		
0x1194	0xF200060C  ADDW	R6, R0, #12
0x1198	0x2501    MOVS	R5, #1
0x119A	0x6834    LDR	R4, [R6, #0]
0x119C	0xF3650482  BFI	R4, R5, #2, #1
0x11A0	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123.c, 272 :: 		
0x11A2	0xF2000514  ADDW	R5, R0, #20
0x11A6	0x2400    MOVS	R4, #0
0x11A8	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123.c, 277 :: 		
0x11AA	0x9D02    LDR	R5, [SP, #8]
0x11AC	0x2419    MOVS	R4, #25
0x11AE	0x4365    MULS	R5, R4, R5
0x11B0	0x9C08    LDR	R4, [SP, #32]
0x11B2	0x00A4    LSLS	R4, R4, #2
0x11B4	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123.c, 278 :: 		
0x11B8	0x2464    MOVS	R4, #100
0x11BA	0xFBB7F4F4  UDIV	R4, R7, R4
0x11BE	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123.c, 280 :: 		
0x11C0	0x0935    LSRS	R5, R6, #4
0x11C2	0x2464    MOVS	R4, #100
0x11C4	0x436C    MULS	R4, R5, R4
0x11C6	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123.c, 281 :: 		
0x11C8	0x0124    LSLS	R4, R4, #4
0x11CA	0xF2040532  ADDW	R5, R4, #50
0x11CE	0x2464    MOVS	R4, #100
0x11D0	0xFBB5F4F4  UDIV	R4, R5, R4
0x11D4	0xF004040F  AND	R4, R4, #15
0x11D8	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123.c, 283 :: 		
0x11DC	0xF2000508  ADDW	R5, R0, #8
; UART_Base end address is: 0 (R0)
0x11E0	0xB2A4    UXTH	R4, R4
0x11E2	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123.c, 284 :: 		
L_end_UARTx_Init_Advanced:
0x11E4	0xF8DDE000  LDR	LR, [SP, #0]
0x11E8	0xB00A    ADD	SP, SP, #40
0x11EA	0x4770    BX	LR
0x11EC	0x38004001  	USART1_SR+0
0x11F0	0x03384242  	RCC_APB2ENR+0
0x11F4	0xFFFFFFFF  	_UART1_Write+0
0x11F8	0x00D02000  	_UART_Wr_Ptr+0
0x11FC	0xFFFFFFFF  	_UART1_Read+0
0x1200	0x00D42000  	_UART_Rd_Ptr+0
0x1204	0xFFFFFFFF  	_UART1_Data_Ready+0
0x1208	0x00D82000  	_UART_Rdy_Ptr+0
0x120C	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x1210	0x00DC2000  	_UART_Tx_Idle_Ptr+0
0x1214	0x44004000  	USART2_SR+0
0x1218	0x03C44242  	RCC_APB1ENR+0
0x121C	0xFFFFFFFF  	_UART2_Write+0
0x1220	0xFFFFFFFF  	_UART2_Read+0
0x1224	0xFFFFFFFF  	_UART2_Data_Ready+0
0x1228	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x122C	0x48004000  	USART3_SR+0
0x1230	0x03C84242  	RCC_APB1ENR+0
0x1234	0x13E50000  	_UART3_Write+0
0x1238	0xFFFFFFFF  	_UART3_Read+0
0x123C	0xFFFFFFFF  	_UART3_Data_Ready+0
0x1240	0xFFFFFFFF  	_UART3_Tx_Idle+0
; end of __Lib_UART_123_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_101_102_103.c, 444 :: 		
; RCC_Clocks start address is: 0 (R0)
0x0C30	0xB082    SUB	SP, SP, #8
0x0C32	0xF8CDE000  STR	LR, [SP, #0]
0x0C36	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_101_102_103.c, 447 :: 		
0x0C38	0x1D19    ADDS	R1, R3, #4
0x0C3A	0x9101    STR	R1, [SP, #4]
0x0C3C	0xF7FFFDA8  BL	_Get_Fosc_kHz+0
0x0C40	0xF24031E8  MOVW	R1, #1000
0x0C44	0xFB00F201  MUL	R2, R0, R1
0x0C48	0x9901    LDR	R1, [SP, #4]
0x0C4A	0x600A    STR	R2, [R1, #0]
;__Lib_System_101_102_103.c, 450 :: 		
0x0C4C	0x491F    LDR	R1, [PC, #124]
0x0C4E	0x7809    LDRB	R1, [R1, #0]
0x0C50	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x0C54	0xB2C8    UXTB	R0, R1
;__Lib_System_101_102_103.c, 451 :: 		
0x0C56	0x491E    LDR	R1, [PC, #120]
0x0C58	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0C5A	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0C5C	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 453 :: 		
0x0C5E	0x1D19    ADDS	R1, R3, #4
0x0C60	0x6809    LDR	R1, [R1, #0]
0x0C62	0x4081    LSLS	R1, R0
; presc end address is: 0 (R0)
0x0C64	0x6019    STR	R1, [R3, #0]
;__Lib_System_101_102_103.c, 455 :: 		
0x0C66	0x4919    LDR	R1, [PC, #100]
0x0C68	0x8809    LDRH	R1, [R1, #0]
0x0C6A	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x0C6E	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 456 :: 		
0x0C70	0x4917    LDR	R1, [PC, #92]
0x0C72	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0C74	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0C76	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 458 :: 		
0x0C78	0xF2030208  ADDW	R2, R3, #8
0x0C7C	0x1D19    ADDS	R1, R3, #4
0x0C7E	0x6809    LDR	R1, [R1, #0]
0x0C80	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0C82	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 460 :: 		
0x0C84	0x4911    LDR	R1, [PC, #68]
0x0C86	0x8809    LDRH	R1, [R1, #0]
0x0C88	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x0C8C	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 461 :: 		
0x0C8E	0x4910    LDR	R1, [PC, #64]
0x0C90	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0C92	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0C94	0xB2C0    UXTB	R0, R0
;__Lib_System_101_102_103.c, 463 :: 		
0x0C96	0xF203020C  ADDW	R2, R3, #12
0x0C9A	0x1D19    ADDS	R1, R3, #4
0x0C9C	0x6809    LDR	R1, [R1, #0]
0x0C9E	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0CA0	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 465 :: 		
0x0CA2	0x490A    LDR	R1, [PC, #40]
0x0CA4	0x8809    LDRH	R1, [R1, #0]
0x0CA6	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x0CAA	0xB288    UXTH	R0, R1
;__Lib_System_101_102_103.c, 466 :: 		
0x0CAC	0x4909    LDR	R1, [PC, #36]
0x0CAE	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0CB0	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x0CB2	0xB2C8    UXTB	R0, R1
;__Lib_System_101_102_103.c, 468 :: 		
0x0CB4	0xF2030210  ADDW	R2, R3, #16
0x0CB8	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x0CBC	0x6809    LDR	R1, [R1, #0]
0x0CBE	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x0CC2	0x6011    STR	R1, [R2, #0]
;__Lib_System_101_102_103.c, 469 :: 		
L_end_RCC_GetClocksFrequency:
0x0CC4	0xF8DDE000  LDR	LR, [SP, #0]
0x0CC8	0xB002    ADD	SP, SP, #8
0x0CCA	0x4770    BX	LR
0x0CCC	0x10044002  	RCC_CFGRbits+0
0x0CD0	0x18E60000  	__Lib_System_101_102_103_APBAHBPrescTable+0
0x0CD4	0x19040000  	__Lib_System_101_102_103_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0790	0x4801    LDR	R0, [PC, #4]
0x0792	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0794	0x4770    BX	LR
0x0796	0xBF00    NOP
0x0798	0x00B42000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x0CFC	0xB081    SUB	SP, SP, #4
0x0CFE	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x0D02	0x2201    MOVS	R2, #1
0x0D04	0xB252    SXTB	R2, R2
0x0D06	0x493E    LDR	R1, [PC, #248]
0x0D08	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x0D0A	0xF2000168  ADDW	R1, R0, #104
0x0D0E	0x680B    LDR	R3, [R1, #0]
0x0D10	0xF06F6100  MVN	R1, #134217728
0x0D14	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x0D18	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x0D1A	0xF0036100  AND	R1, R3, #134217728
0x0D1E	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x0D20	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x0D22	0xF0024100  AND	R1, R2, #-2147483648
0x0D26	0xF1B14F00  CMP	R1, #-2147483648
0x0D2A	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x0D2C	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0D2E	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x0D30	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x0D32	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0D34	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x0D36	0xF4042170  AND	R1, R4, #983040
0x0D3A	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x0D3C	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x0D3E	0xF64F71FF  MOVW	R1, #65535
0x0D42	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x0D46	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x0D48	0xF4041140  AND	R1, R4, #3145728
0x0D4C	0xF5B11F40  CMP	R1, #3145728
0x0D50	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x0D52	0xF06F6170  MVN	R1, #251658240
0x0D56	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x0D5A	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x0D5C	0x492A    LDR	R1, [PC, #168]
0x0D5E	0x680A    LDR	R2, [R1, #0]
0x0D60	0xF06F6170  MVN	R1, #251658240
0x0D64	0x400A    ANDS	R2, R1
0x0D66	0x4928    LDR	R1, [PC, #160]
0x0D68	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x0D6A	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x0D6C	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x0D6E	0xF4041180  AND	R1, R4, #1048576
0x0D72	0xF5B11F80  CMP	R1, #1048576
0x0D76	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x0D78	0xF04F0103  MOV	R1, #3
0x0D7C	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x0D7E	0x43C9    MVN	R1, R1
0x0D80	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x0D84	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x0D88	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x0D8A	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x0D8C	0x0D61    LSRS	R1, R4, #21
0x0D8E	0x0109    LSLS	R1, R1, #4
0x0D90	0xFA05F101  LSL	R1, R5, R1
0x0D94	0x43C9    MVN	R1, R1
0x0D96	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x0D98	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x0D9C	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x0D9E	0x0D61    LSRS	R1, R4, #21
0x0DA0	0x0109    LSLS	R1, R1, #4
0x0DA2	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x0DA6	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x0DA8	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x0DAA	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x0DAE	0xF1B14F00  CMP	R1, #-2147483648
0x0DB2	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x0DB4	0x4913    LDR	R1, [PC, #76]
0x0DB6	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x0DB8	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x0DBA	0x4913    LDR	R1, [PC, #76]
0x0DBC	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x0DBE	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x0DC2	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x0DC4	0xEA4F018A  LSL	R1, R10, #2
0x0DC8	0xEB090101  ADD	R1, R9, R1, LSL #0
0x0DCC	0x6809    LDR	R1, [R1, #0]
0x0DCE	0xF1B13FFF  CMP	R1, #-1
0x0DD2	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x0DD4	0xF1090134  ADD	R1, R9, #52
0x0DD8	0xEA4F038A  LSL	R3, R10, #2
0x0DDC	0x18C9    ADDS	R1, R1, R3
0x0DDE	0x6809    LDR	R1, [R1, #0]
0x0DE0	0x460A    MOV	R2, R1
0x0DE2	0xEB090103  ADD	R1, R9, R3, LSL #0
0x0DE6	0x6809    LDR	R1, [R1, #0]
0x0DE8	0x4608    MOV	R0, R1
0x0DEA	0x4611    MOV	R1, R2
0x0DEC	0xF7FFFB54  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x0DF0	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x0DF4	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0DF6	0xF8DDE000  LDR	LR, [SP, #0]
0x0DFA	0xB001    ADD	SP, SP, #4
0x0DFC	0x4770    BX	LR
0x0DFE	0xBF00    NOP
0x0E00	0x03004242  	RCC_APB2ENRbits+0
0x0E04	0x001C4001  	AFIO_MAPR2+0
0x0E08	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0498	0xB083    SUB	SP, SP, #12
0x049A	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x049E	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x04A2	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x04A4	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x04A6	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x04AA	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x04AC	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x04AE	0x4A18    LDR	R2, [PC, #96]
0x04B0	0x9202    STR	R2, [SP, #8]
0x04B2	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x04B4	0x4A17    LDR	R2, [PC, #92]
0x04B6	0x9202    STR	R2, [SP, #8]
0x04B8	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x04BA	0x4A17    LDR	R2, [PC, #92]
0x04BC	0x9202    STR	R2, [SP, #8]
0x04BE	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x04C0	0x4A16    LDR	R2, [PC, #88]
0x04C2	0x9202    STR	R2, [SP, #8]
0x04C4	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x04C6	0x4A16    LDR	R2, [PC, #88]
0x04C8	0x9202    STR	R2, [SP, #8]
0x04CA	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x04CC	0x4A15    LDR	R2, [PC, #84]
0x04CE	0x9202    STR	R2, [SP, #8]
0x04D0	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x04D2	0x4A15    LDR	R2, [PC, #84]
0x04D4	0x9202    STR	R2, [SP, #8]
0x04D6	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x04D8	0x2800    CMP	R0, #0
0x04DA	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x04DC	0x2801    CMP	R0, #1
0x04DE	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x04E0	0x2802    CMP	R0, #2
0x04E2	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x04E4	0x2803    CMP	R0, #3
0x04E6	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x04E8	0x2804    CMP	R0, #4
0x04EA	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x04EC	0x2805    CMP	R0, #5
0x04EE	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x04F0	0x2806    CMP	R0, #6
0x04F2	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x04F4	0x2201    MOVS	R2, #1
0x04F6	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x04F8	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x04FC	0x9802    LDR	R0, [SP, #8]
0x04FE	0x460A    MOV	R2, R1
0x0500	0xF8BD1004  LDRH	R1, [SP, #4]
0x0504	0xF7FFFE74  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x0508	0xF8DDE000  LDR	LR, [SP, #0]
0x050C	0xB003    ADD	SP, SP, #12
0x050E	0x4770    BX	LR
0x0510	0x08004001  	#1073809408
0x0514	0x0C004001  	#1073810432
0x0518	0x10004001  	#1073811456
0x051C	0x14004001  	#1073812480
0x0520	0x18004001  	#1073813504
0x0524	0x1C004001  	#1073814528
0x0528	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x01F0	0xB081    SUB	SP, SP, #4
0x01F2	0xF8CDE000  STR	LR, [SP, #0]
0x01F6	0xB28C    UXTH	R4, R1
0x01F8	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x01FA	0x4B77    LDR	R3, [PC, #476]
0x01FC	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x0200	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x0202	0x4618    MOV	R0, R3
0x0204	0xF7FFFFAE  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x0208	0xF1B40FFF  CMP	R4, #255
0x020C	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x020E	0x4B73    LDR	R3, [PC, #460]
0x0210	0x429D    CMP	R5, R3
0x0212	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x0214	0xF04F3333  MOV	R3, #858993459
0x0218	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x021A	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x021C	0x2D42    CMP	R5, #66
0x021E	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x0220	0xF04F3344  MOV	R3, #1145324612
0x0224	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x0226	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0228	0xF64F73FF  MOVW	R3, #65535
0x022C	0x429C    CMP	R4, R3
0x022E	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x0230	0x4B6A    LDR	R3, [PC, #424]
0x0232	0x429D    CMP	R5, R3
0x0234	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0236	0xF04F3333  MOV	R3, #858993459
0x023A	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x023C	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x023E	0xF04F3333  MOV	R3, #858993459
0x0242	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0244	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0246	0x2D42    CMP	R5, #66
0x0248	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x024A	0xF04F3344  MOV	R3, #1145324612
0x024E	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x0250	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0252	0xF04F3344  MOV	R3, #1145324612
0x0256	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0258	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x025A	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x025C	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x025E	0xF0050301  AND	R3, R5, #1
0x0262	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0264	0x2100    MOVS	R1, #0
0x0266	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0268	0xF0050302  AND	R3, R5, #2
0x026C	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x026E	0xF40573C0  AND	R3, R5, #384
0x0272	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0274	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0276	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0278	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x027A	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x027C	0xF0050304  AND	R3, R5, #4
0x0280	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x0282	0xF0050320  AND	R3, R5, #32
0x0286	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0288	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x028A	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x028C	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x028E	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x0290	0xF0050308  AND	R3, R5, #8
0x0294	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0296	0xF0050320  AND	R3, R5, #32
0x029A	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x029C	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x029E	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x02A0	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x02A2	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x02A4	0x4B4E    LDR	R3, [PC, #312]
0x02A6	0xEA050303  AND	R3, R5, R3, LSL #0
0x02AA	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x02AC	0x2003    MOVS	R0, #3
0x02AE	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x02B0	0xF4057300  AND	R3, R5, #512
0x02B4	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x02B6	0x2002    MOVS	R0, #2
0x02B8	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x02BA	0xF4056380  AND	R3, R5, #1024
0x02BE	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x02C0	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x02C2	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x02C4	0xF005030C  AND	R3, R5, #12
0x02C8	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x02CA	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x02CC	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x02CE	0xF00403FF  AND	R3, R4, #255
0x02D2	0xB29B    UXTH	R3, R3
0x02D4	0x2B00    CMP	R3, #0
0x02D6	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x02D8	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x02DA	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x02DC	0xFA1FF884  UXTH	R8, R4
0x02E0	0x4632    MOV	R2, R6
0x02E2	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x02E4	0x2808    CMP	R0, #8
0x02E6	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x02E8	0xF04F0301  MOV	R3, #1
0x02EC	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x02F0	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x02F4	0x42A3    CMP	R3, R4
0x02F6	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x02F8	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x02FA	0xF04F030F  MOV	R3, #15
0x02FE	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x0300	0x43DB    MVN	R3, R3
0x0302	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x0306	0xFA01F305  LSL	R3, R1, R5
0x030A	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x030E	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x0310	0xF4067381  AND	R3, R6, #258
0x0314	0xF5B37F81  CMP	R3, #258
0x0318	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x031A	0xF2020414  ADDW	R4, R2, #20
0x031E	0xF04F0301  MOV	R3, #1
0x0322	0x4083    LSLS	R3, R0
0x0324	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x0326	0xF0060382  AND	R3, R6, #130
0x032A	0x2B82    CMP	R3, #130
0x032C	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x032E	0xF2020410  ADDW	R4, R2, #16
0x0332	0xF04F0301  MOV	R3, #1
0x0336	0x4083    LSLS	R3, R0
0x0338	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x033A	0x462F    MOV	R7, R5
0x033C	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x033E	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x0340	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x0342	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0344	0xFA1FF088  UXTH	R0, R8
0x0348	0x460F    MOV	R7, R1
0x034A	0x4631    MOV	R1, R6
0x034C	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x034E	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x0350	0x460F    MOV	R7, R1
0x0352	0x4629    MOV	R1, R5
0x0354	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0356	0xF1B00FFF  CMP	R0, #255
0x035A	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x035C	0x1D33    ADDS	R3, R6, #4
0x035E	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x0362	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0364	0x2A08    CMP	R2, #8
0x0366	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0368	0xF2020408  ADDW	R4, R2, #8
0x036C	0xF04F0301  MOV	R3, #1
0x0370	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0374	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0378	0x42A3    CMP	R3, R4
0x037A	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x037C	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x037E	0xF04F030F  MOV	R3, #15
0x0382	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0384	0x43DB    MVN	R3, R3
0x0386	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x038A	0xFA07F305  LSL	R3, R7, R5
0x038E	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x0392	0xF4017381  AND	R3, R1, #258
0x0396	0xF5B37F81  CMP	R3, #258
0x039A	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x039C	0xF2060514  ADDW	R5, R6, #20
0x03A0	0xF2020408  ADDW	R4, R2, #8
0x03A4	0xF04F0301  MOV	R3, #1
0x03A8	0x40A3    LSLS	R3, R4
0x03AA	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x03AC	0xF0010382  AND	R3, R1, #130
0x03B0	0x2B82    CMP	R3, #130
0x03B2	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x03B4	0xF2060510  ADDW	R5, R6, #16
0x03B8	0xF2020408  ADDW	R4, R2, #8
0x03BC	0xF04F0301  MOV	R3, #1
0x03C0	0x40A3    LSLS	R3, R4
0x03C2	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x03C4	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x03C6	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x03C8	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x03CA	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x03CC	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x03D0	0xF8DDE000  LDR	LR, [SP, #0]
0x03D4	0xB001    ADD	SP, SP, #4
0x03D6	0x4770    BX	LR
0x03D8	0xFC00FFFF  	#-1024
0x03DC	0x00140008  	#524308
0x03E0	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0164	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0166	0x4919    LDR	R1, [PC, #100]
0x0168	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x016C	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x016E	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x0170	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0172	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0174	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0176	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0178	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x017A	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x017C	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x017E	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x0180	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x0182	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0184	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0186	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0188	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x018A	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x018E	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x0190	0x490F    LDR	R1, [PC, #60]
0x0192	0x4288    CMP	R0, R1
0x0194	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0196	0x490F    LDR	R1, [PC, #60]
0x0198	0x4288    CMP	R0, R1
0x019A	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x019C	0x490E    LDR	R1, [PC, #56]
0x019E	0x4288    CMP	R0, R1
0x01A0	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x01A2	0x490E    LDR	R1, [PC, #56]
0x01A4	0x4288    CMP	R0, R1
0x01A6	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x01A8	0x490D    LDR	R1, [PC, #52]
0x01AA	0x4288    CMP	R0, R1
0x01AC	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x01AE	0x490D    LDR	R1, [PC, #52]
0x01B0	0x4288    CMP	R0, R1
0x01B2	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x01B4	0x490C    LDR	R1, [PC, #48]
0x01B6	0x4288    CMP	R0, R1
0x01B8	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x01BA	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x01BC	0x490B    LDR	R1, [PC, #44]
0x01BE	0x6809    LDR	R1, [R1, #0]
0x01C0	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x01C4	0x4909    LDR	R1, [PC, #36]
0x01C6	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x01C8	0xB001    ADD	SP, SP, #4
0x01CA	0x4770    BX	LR
0x01CC	0xFC00FFFF  	#-1024
0x01D0	0x08004001  	#1073809408
0x01D4	0x0C004001  	#1073810432
0x01D8	0x10004001  	#1073811456
0x01DC	0x14004001  	#1073812480
0x01E0	0x18004001  	#1073813504
0x01E4	0x1C004001  	#1073814528
0x01E8	0x20004001  	#1073815552
0x01EC	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_I2C1_Init:
;__Lib_I2C_12.c, 532 :: 		
0x1498	0xB081    SUB	SP, SP, #4
0x149A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_12.c, 533 :: 		
0x149E	0x4A04    LDR	R2, [PC, #16]
0x14A0	0x4904    LDR	R1, [PC, #16]
0x14A2	0x4805    LDR	R0, [PC, #20]
0x14A4	0xF7FFFD22  BL	_I2Cx_Init_Advanced+0
;__Lib_I2C_12.c, 534 :: 		
L_end_I2C1_Init:
0x14A8	0xF8DDE000  LDR	LR, [SP, #0]
0x14AC	0xB001    ADD	SP, SP, #4
0x14AE	0x4770    BX	LR
0x14B0	0x184C0000  	__GPIO_MODULE_I2C1_PB67+0
0x14B4	0x86A00001  	#100000
0x14B8	0x54004000  	I2C1_CR1+0
; end of _I2C1_Init
_I2Cx_Init_Advanced:
;__Lib_I2C_12.c, 591 :: 		
; module start address is: 8 (R2)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0EEC	0xB088    SUB	SP, SP, #32
0x0EEE	0xF8CDE000  STR	LR, [SP, #0]
0x0EF2	0x460E    MOV	R6, R1
; module end address is: 8 (R2)
; I2C_ClockSpeed end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 24 (R6)
; module start address is: 8 (R2)
;__Lib_I2C_12.c, 593 :: 		
;__Lib_I2C_12.c, 600 :: 		
0x0EF4	0x4B55    LDR	R3, [PC, #340]
0x0EF6	0x4298    CMP	R0, R3
0x0EF8	0xD10D    BNE	L_I2Cx_Init_Advanced112
;__Lib_I2C_12.c, 601 :: 		
0x0EFA	0x2401    MOVS	R4, #1
0x0EFC	0xB264    SXTB	R4, R4
0x0EFE	0x4B54    LDR	R3, [PC, #336]
0x0F00	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 602 :: 		
0x0F02	0x4C54    LDR	R4, [PC, #336]
0x0F04	0x4B54    LDR	R3, [PC, #336]
0x0F06	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 603 :: 		
0x0F08	0x4C54    LDR	R4, [PC, #336]
0x0F0A	0x4B55    LDR	R3, [PC, #340]
0x0F0C	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 604 :: 		
0x0F0E	0x4C55    LDR	R4, [PC, #340]
0x0F10	0x4B55    LDR	R3, [PC, #340]
0x0F12	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 605 :: 		
0x0F14	0xE00F    B	L_I2Cx_Init_Advanced113
L_I2Cx_Init_Advanced112:
;__Lib_I2C_12.c, 606 :: 		
0x0F16	0x4B55    LDR	R3, [PC, #340]
0x0F18	0x4298    CMP	R0, R3
0x0F1A	0xD10C    BNE	L_I2Cx_Init_Advanced114
;__Lib_I2C_12.c, 607 :: 		
0x0F1C	0x2401    MOVS	R4, #1
0x0F1E	0xB264    SXTB	R4, R4
0x0F20	0x4B53    LDR	R3, [PC, #332]
0x0F22	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 608 :: 		
0x0F24	0x4C53    LDR	R4, [PC, #332]
0x0F26	0x4B4C    LDR	R3, [PC, #304]
0x0F28	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 609 :: 		
0x0F2A	0x4C53    LDR	R4, [PC, #332]
0x0F2C	0x4B4C    LDR	R3, [PC, #304]
0x0F2E	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 610 :: 		
0x0F30	0x4C52    LDR	R4, [PC, #328]
0x0F32	0x4B4D    LDR	R3, [PC, #308]
0x0F34	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 611 :: 		
L_I2Cx_Init_Advanced114:
L_I2Cx_Init_Advanced113:
;__Lib_I2C_12.c, 612 :: 		
0x0F36	0x9601    STR	R6, [SP, #4]
; module end address is: 8 (R2)
0x0F38	0x9002    STR	R0, [SP, #8]
0x0F3A	0x4610    MOV	R0, R2
0x0F3C	0xF7FFFEDE  BL	_GPIO_Alternate_Function_Enable+0
0x0F40	0x9802    LDR	R0, [SP, #8]
0x0F42	0x9E01    LDR	R6, [SP, #4]
;__Lib_I2C_12.c, 617 :: 		
0x0F44	0x1D03    ADDS	R3, R0, #4
0x0F46	0x681B    LDR	R3, [R3, #0]
;__Lib_I2C_12.c, 619 :: 		
0x0F48	0xB29C    UXTH	R4, R3
0x0F4A	0xF06F033F  MVN	R3, #63
0x0F4E	0xEA040303  AND	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x0F52	0xB29D    UXTH	R5, R3
;__Lib_I2C_12.c, 621 :: 		
0x0F54	0xAB03    ADD	R3, SP, #12
0x0F56	0x9001    STR	R0, [SP, #4]
0x0F58	0x4618    MOV	R0, R3
0x0F5A	0xF7FFFE69  BL	_RCC_GetClocksFrequency+0
0x0F5E	0x9801    LDR	R0, [SP, #4]
;__Lib_I2C_12.c, 622 :: 		
; pclk1 start address is: 28 (R7)
0x0F60	0x9F05    LDR	R7, [SP, #20]
;__Lib_I2C_12.c, 624 :: 		
0x0F62	0x9C05    LDR	R4, [SP, #20]
0x0F64	0x4B46    LDR	R3, [PC, #280]
0x0F66	0xFBB4F3F3  UDIV	R3, R4, R3
; freqrange start address is: 4 (R1)
0x0F6A	0xB299    UXTH	R1, R3
;__Lib_I2C_12.c, 625 :: 		
0x0F6C	0xB29B    UXTH	R3, R3
0x0F6E	0xEA450403  ORR	R4, R5, R3, LSL #0
0x0F72	0xB2A4    UXTH	R4, R4
; tmpreg end address is: 20 (R5)
;__Lib_I2C_12.c, 627 :: 		
0x0F74	0x1D03    ADDS	R3, R0, #4
0x0F76	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 631 :: 		
0x0F78	0x2400    MOVS	R4, #0
0x0F7A	0x6803    LDR	R3, [R0, #0]
0x0F7C	0xF3640300  BFI	R3, R4, #0, #1
0x0F80	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_12.c, 634 :: 		
; tmpreg start address is: 8 (R2)
0x0F82	0x2200    MOVS	R2, #0
;__Lib_I2C_12.c, 637 :: 		
0x0F84	0x4B3F    LDR	R3, [PC, #252]
0x0F86	0x429E    CMP	R6, R3
0x0F88	0xD812    BHI	L_I2Cx_Init_Advanced115
;__Lib_I2C_12.c, 640 :: 		
0x0F8A	0x0073    LSLS	R3, R6, #1
; I2C_ClockSpeed end address is: 24 (R6)
0x0F8C	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x0F90	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 642 :: 		
0x0F92	0x2C04    CMP	R4, #4
0x0F94	0xD202    BCS	L__I2Cx_Init_Advanced144
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 645 :: 		
; result start address is: 12 (R3)
0x0F96	0x2304    MOVS	R3, #4
; result end address is: 12 (R3)
0x0F98	0x461C    MOV	R4, R3
;__Lib_I2C_12.c, 646 :: 		
0x0F9A	0xE7FF    B	L_I2Cx_Init_Advanced116
L__I2Cx_Init_Advanced144:
;__Lib_I2C_12.c, 642 :: 		
;__Lib_I2C_12.c, 646 :: 		
L_I2Cx_Init_Advanced116:
;__Lib_I2C_12.c, 648 :: 		
; result start address is: 16 (R4)
0x0F9C	0xEA420304  ORR	R3, R2, R4, LSL #0
; result end address is: 16 (R4)
0x0FA0	0xB29A    UXTH	R2, R3
;__Lib_I2C_12.c, 650 :: 		
0x0FA2	0xF2000420  ADDW	R4, R0, #32
0x0FA6	0x1C4B    ADDS	R3, R1, #1
0x0FA8	0xB29B    UXTH	R3, R3
; freqrange end address is: 4 (R1)
0x0FAA	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_12.c, 651 :: 		
0x0FAC	0xB291    UXTH	R1, R2
0x0FAE	0xE03F    B	L_I2Cx_Init_Advanced117
L_I2Cx_Init_Advanced115:
;__Lib_I2C_12.c, 656 :: 		
; freqrange start address is: 4 (R1)
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x0FB0	0x2303    MOVS	R3, #3
0x0FB2	0xFB06F403  MUL	R4, R6, R3
0x0FB6	0xFBB7F3F4  UDIV	R3, R7, R4
; result start address is: 32 (R8)
0x0FBA	0xFA1FF883  UXTH	R8, R3
;__Lib_I2C_12.c, 659 :: 		
0x0FBE	0x2319    MOVS	R3, #25
0x0FC0	0xFB06F503  MUL	R5, R6, R3
0x0FC4	0xFBB7F3F5  UDIV	R3, R7, R5
; result25 start address is: 36 (R9)
0x0FC8	0xFA1FF983  UXTH	R9, R3
;__Lib_I2C_12.c, 661 :: 		
0x0FCC	0xFB08F404  MUL	R4, R8, R4
; result end address is: 32 (R8)
;__Lib_I2C_12.c, 663 :: 		
0x0FD0	0xFB09F305  MUL	R3, R9, R5
; result25 end address is: 36 (R9)
;__Lib_I2C_12.c, 665 :: 		
0x0FD4	0x1B3C    SUB	R4, R7, R4
0x0FD6	0x1AFB    SUB	R3, R7, R3
0x0FD8	0x429C    CMP	R4, R3
0x0FDA	0xD205    BCS	L_I2Cx_Init_Advanced118
;__Lib_I2C_12.c, 666 :: 		
0x0FDC	0x2303    MOVS	R3, #3
0x0FDE	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x0FE0	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x0FE4	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 667 :: 		
; result end address is: 16 (R4)
0x0FE6	0xE006    B	L_I2Cx_Init_Advanced119
L_I2Cx_Init_Advanced118:
;__Lib_I2C_12.c, 669 :: 		
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x0FE8	0x2319    MOVS	R3, #25
0x0FEA	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x0FEC	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x0FF0	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 670 :: 		
0x0FF2	0xF4444480  ORR	R4, R4, #16384
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 671 :: 		
L_I2Cx_Init_Advanced119:
;__Lib_I2C_12.c, 674 :: 		
; result start address is: 16 (R4)
0x0FF6	0xF64073FF  MOVW	R3, #4095
0x0FFA	0xEA040303  AND	R3, R4, R3, LSL #0
0x0FFE	0xB913    CBNZ	R3, L__I2Cx_Init_Advanced145
;__Lib_I2C_12.c, 677 :: 		
0x1000	0xF0440401  ORR	R4, R4, #1
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 678 :: 		
0x1004	0xE7FF    B	L_I2Cx_Init_Advanced120
L__I2Cx_Init_Advanced145:
;__Lib_I2C_12.c, 674 :: 		
;__Lib_I2C_12.c, 678 :: 		
L_I2Cx_Init_Advanced120:
;__Lib_I2C_12.c, 680 :: 		
; result start address is: 16 (R4)
0x1006	0xF4444300  ORR	R3, R4, #32768
; result end address is: 16 (R4)
0x100A	0xB29B    UXTH	R3, R3
0x100C	0x431A    ORRS	R2, R3
0x100E	0xB292    UXTH	R2, R2
;__Lib_I2C_12.c, 682 :: 		
0x1010	0xF2000520  ADDW	R5, R0, #32
0x1014	0xF240132C  MOVW	R3, #300
0x1018	0xFB01F403  MUL	R4, R1, R3
0x101C	0xB2A4    UXTH	R4, R4
; freqrange end address is: 4 (R1)
0x101E	0xF24033E8  MOVW	R3, #1000
0x1022	0xFBB4F3F3  UDIV	R3, R4, R3
0x1026	0xB29B    UXTH	R3, R3
0x1028	0x1C5B    ADDS	R3, R3, #1
0x102A	0xB29B    UXTH	R3, R3
0x102C	0x602B    STR	R3, [R5, #0]
; tmpreg end address is: 8 (R2)
0x102E	0xB291    UXTH	R1, R2
;__Lib_I2C_12.c, 683 :: 		
L_I2Cx_Init_Advanced117:
;__Lib_I2C_12.c, 685 :: 		
; tmpreg start address is: 4 (R1)
0x1030	0xF200031C  ADDW	R3, R0, #28
0x1034	0x6019    STR	R1, [R3, #0]
; tmpreg end address is: 4 (R1)
;__Lib_I2C_12.c, 687 :: 		
0x1036	0x2300    MOVS	R3, #0
0x1038	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_12.c, 688 :: 		
0x103A	0x2401    MOVS	R4, #1
0x103C	0x6803    LDR	R3, [R0, #0]
0x103E	0xF3640300  BFI	R3, R4, #0, #1
0x1042	0x6003    STR	R3, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 689 :: 		
L_end_I2Cx_Init_Advanced:
0x1044	0xF8DDE000  LDR	LR, [SP, #0]
0x1048	0xB008    ADD	SP, SP, #32
0x104A	0x4770    BX	LR
0x104C	0x54004000  	I2C1_CR1+0
0x1050	0x03D44242  	RCC_APB1ENR+0
0x1054	0x079D0000  	_I2C1_Start+0
0x1058	0x00C42000  	_I2C_Start_Ptr+0
0x105C	0x0E5D0000  	_I2C1_Read+0
0x1060	0x00C82000  	_I2C_Read_Ptr+0
0x1064	0x0CD90000  	_I2C1_Write+0
0x1068	0x00CC2000  	_I2C_Write_Ptr+0
0x106C	0x58004000  	I2C2_CR1+0
0x1070	0x03D84242  	RCC_APB1ENR+0
0x1074	0xFFFFFFFF  	_I2C2_Start+0
0x1078	0xFFFFFFFF  	_I2C2_Read+0
0x107C	0xFFFFFFFF  	_I2C2_Write+0
0x1080	0x4240000F  	#1000000
0x1084	0x86A00001  	#100000
; end of _I2Cx_Init_Advanced
_UART3_Write_Text:
;__Lib_UART_123.c, 75 :: 		
; uart_text start address is: 0 (R0)
0x1448	0xB081    SUB	SP, SP, #4
0x144A	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123.c, 76 :: 		
0x144E	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x1450	0x4803    LDR	R0, [PC, #12]
0x1452	0xF7FFFD31  BL	__Lib_UART_123_UARTx_Write_Text+0
;__Lib_UART_123.c, 77 :: 		
L_end_UART3_Write_Text:
0x1456	0xF8DDE000  LDR	LR, [SP, #0]
0x145A	0xB001    ADD	SP, SP, #4
0x145C	0x4770    BX	LR
0x145E	0xBF00    NOP
0x1460	0x48004000  	USART3_SR+0
; end of _UART3_Write_Text
__Lib_UART_123_UARTx_Write_Text:
;__Lib_UART_123.c, 56 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0EB8	0xB081    SUB	SP, SP, #4
0x0EBA	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123.c, 57 :: 		
; counter start address is: 24 (R6)
0x0EBE	0x2600    MOVS	R6, #0
;__Lib_UART_123.c, 59 :: 		
0x0EC0	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x0EC2	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x0EC4	0x4605    MOV	R5, R0
0x0EC6	0xB2D8    UXTB	R0, R3
0x0EC8	0x460C    MOV	R4, R1
;__Lib_UART_123.c, 60 :: 		
L___Lib_UART_123_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x0ECA	0xB150    CBZ	R0, L___Lib_UART_123_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123.c, 61 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x0ECC	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x0ECE	0x4628    MOV	R0, R5
0x0ED0	0xF7FFFE9E  BL	__Lib_UART_123_UARTx_Write+0
;__Lib_UART_123.c, 62 :: 		
0x0ED4	0x1C72    ADDS	R2, R6, #1
0x0ED6	0xB2D2    UXTB	R2, R2
0x0ED8	0xB2D6    UXTB	R6, R2
;__Lib_UART_123.c, 63 :: 		
0x0EDA	0x18A2    ADDS	R2, R4, R2
0x0EDC	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x0EDE	0xB2D0    UXTB	R0, R2
;__Lib_UART_123.c, 64 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x0EE0	0xE7F3    B	L___Lib_UART_123_UARTx_Write_Text2
L___Lib_UART_123_UARTx_Write_Text3:
;__Lib_UART_123.c, 65 :: 		
L_end_UARTx_Write_Text:
0x0EE2	0xF8DDE000  LDR	LR, [SP, #0]
0x0EE6	0xB001    ADD	SP, SP, #4
0x0EE8	0x4770    BX	LR
; end of __Lib_UART_123_UARTx_Write_Text
__Lib_UART_123_UARTx_Write:
;__Lib_UART_123.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0C10	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x0C12	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x0C16	0x4601    MOV	R1, R0
0x0C18	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123.c, 36 :: 		
L___Lib_UART_123_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x0C1C	0x680B    LDR	R3, [R1, #0]
0x0C1E	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0C22	0xB902    CBNZ	R2, L___Lib_UART_123_UARTx_Write1
;__Lib_UART_123.c, 37 :: 		
0x0C24	0xE7FA    B	L___Lib_UART_123_UARTx_Write0
L___Lib_UART_123_UARTx_Write1:
;__Lib_UART_123.c, 38 :: 		
0x0C26	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x0C28	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123.c, 39 :: 		
L_end_UARTx_Write:
0x0C2A	0xB001    ADD	SP, SP, #4
0x0C2C	0x4770    BX	LR
; end of __Lib_UART_123_UARTx_Write
_UART3_Write:
;__Lib_UART_123.c, 49 :: 		
; _data start address is: 0 (R0)
0x13E4	0xB081    SUB	SP, SP, #4
0x13E6	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123.c, 50 :: 		
0x13EA	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x13EC	0x4803    LDR	R0, [PC, #12]
0x13EE	0xF7FFFC0F  BL	__Lib_UART_123_UARTx_Write+0
;__Lib_UART_123.c, 51 :: 		
L_end_UART3_Write:
0x13F2	0xF8DDE000  LDR	LR, [SP, #0]
0x13F6	0xB001    ADD	SP, SP, #4
0x13F8	0x4770    BX	LR
0x13FA	0xBF00    NOP
0x13FC	0x48004000  	USART3_SR+0
; end of _UART3_Write
_MPU6050_Init:
;Practica2_MPU6050.c, 182 :: 		void MPU6050_Init(void){
0x1400	0xB081    SUB	SP, SP, #4
0x1402	0xF8CDE000  STR	LR, [SP, #0]
;Practica2_MPU6050.c, 189 :: 		MPU6050_Write(MPU6050_ADDRESS, MPU6050_CONFIG, 0x06);  //Anterior 0x03
0x1406	0x2206    MOVS	R2, #6
0x1408	0xB212    SXTH	R2, R2
0x140A	0x211A    MOVS	R1, #26
0x140C	0xB209    SXTH	R1, R1
0x140E	0x2068    MOVS	R0, #104
0x1410	0xF7FFFD36  BL	_MPU6050_Write+0
;Practica2_MPU6050.c, 194 :: 		MPU6050_Write(MPU6050_ADDRESS, MPU6050_ACCEL_CONFIG, 0x00);
0x1414	0x2200    MOVS	R2, #0
0x1416	0xB212    SXTH	R2, R2
0x1418	0x211C    MOVS	R1, #28
0x141A	0xB209    SXTH	R1, R1
0x141C	0x2068    MOVS	R0, #104
0x141E	0xF7FFFD2F  BL	_MPU6050_Write+0
;Practica2_MPU6050.c, 198 :: 		MPU6050_Write(MPU6050_ADDRESS, MPU6050_GYRO_CONFIG, 0x10);
0x1422	0x2210    MOVS	R2, #16
0x1424	0xB212    SXTH	R2, R2
0x1426	0x211B    MOVS	R1, #27
0x1428	0xB209    SXTH	R1, R1
0x142A	0x2068    MOVS	R0, #104
0x142C	0xF7FFFD28  BL	_MPU6050_Write+0
;Practica2_MPU6050.c, 202 :: 		MPU6050_Write(MPU6050_ADDRESS, MPU6050_PWR_MGMT_1, 0x00);
0x1430	0x2200    MOVS	R2, #0
0x1432	0xB212    SXTH	R2, R2
0x1434	0x216B    MOVS	R1, #107
0x1436	0xB209    SXTH	R1, R1
0x1438	0x2068    MOVS	R0, #104
0x143A	0xF7FFFD21  BL	_MPU6050_Write+0
;Practica2_MPU6050.c, 204 :: 		}
L_end_MPU6050_Init:
0x143E	0xF8DDE000  LDR	LR, [SP, #0]
0x1442	0xB001    ADD	SP, SP, #4
0x1444	0x4770    BX	LR
; end of _MPU6050_Init
_MPU6050_Write:
;Practica2_MPU6050.c, 127 :: 		void MPU6050_Write(unsigned char addr, int raddr, int rdata){
; rdata start address is: 8 (R2)
; raddr start address is: 4 (R1)
0x0E80	0xB082    SUB	SP, SP, #8
0x0E82	0xF8CDE000  STR	LR, [SP, #0]
0x0E86	0xF88D0004  STRB	R0, [SP, #4]
; rdata end address is: 8 (R2)
; raddr end address is: 4 (R1)
; raddr start address is: 4 (R1)
; rdata start address is: 8 (R2)
;Practica2_MPU6050.c, 129 :: 		buf[0] = raddr;                          // register address
0x0E8A	0x4B09    LDR	R3, [PC, #36]
0x0E8C	0x7019    STRB	R1, [R3, #0]
; raddr end address is: 4 (R1)
;Practica2_MPU6050.c, 131 :: 		buf[1] = rdata;                          // register data
0x0E8E	0x4B09    LDR	R3, [PC, #36]
0x0E90	0x701A    STRB	R2, [R3, #0]
; rdata end address is: 8 (R2)
;Practica2_MPU6050.c, 133 :: 		I2C1_Start();                            // issue I2C start signal
0x0E92	0xF7FFFC83  BL	_I2C1_Start+0
;Practica2_MPU6050.c, 135 :: 		I2C1_Write(addr,buf,2,END_MODE_STOP);    // write data via I2C bus
0x0E96	0xF2400301  MOVW	R3, #1
0x0E9A	0x2202    MOVS	R2, #2
0x0E9C	0x4904    LDR	R1, [PC, #16]
0x0E9E	0xF89D0004  LDRB	R0, [SP, #4]
0x0EA2	0xF7FFFF19  BL	_I2C1_Write+0
;Practica2_MPU6050.c, 137 :: 		}
L_end_MPU6050_Write:
0x0EA6	0xF8DDE000  LDR	LR, [SP, #0]
0x0EAA	0xB002    ADD	SP, SP, #8
0x0EAC	0x4770    BX	LR
0x0EAE	0xBF00    NOP
0x0EB0	0x003C2000  	_buf+0
0x0EB4	0x003D2000  	_buf+1
; end of _MPU6050_Write
_I2C1_Start:
;__Lib_I2C_12.c, 536 :: 		
0x079C	0xB081    SUB	SP, SP, #4
0x079E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_12.c, 537 :: 		
0x07A2	0x4803    LDR	R0, [PC, #12]
0x07A4	0xF7FFFEC2  BL	_I2Cx_Start+0
;__Lib_I2C_12.c, 538 :: 		
L_end_I2C1_Start:
0x07A8	0xF8DDE000  LDR	LR, [SP, #0]
0x07AC	0xB001    ADD	SP, SP, #4
0x07AE	0x4770    BX	LR
0x07B0	0x54004000  	I2C1_CR1+0
; end of _I2C1_Start
_I2Cx_Start:
;__Lib_I2C_12.c, 204 :: 		
; I2C_BASE start address is: 0 (R0)
0x052C	0xB083    SUB	SP, SP, #12
0x052E	0xF8CDE000  STR	LR, [SP, #0]
0x0532	0x4603    MOV	R3, R0
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 12 (R3)
;__Lib_I2C_12.c, 205 :: 		
; timeout start address is: 0 (R0)
0x0534	0xF04F0000  MOV	R0, #0
;__Lib_I2C_12.c, 208 :: 		
0x0538	0x4926    LDR	R1, [PC, #152]
0x053A	0x428B    CMP	R3, R1
0x053C	0xD106    BNE	L_I2Cx_Start7
; timeout end address is: 0 (R0)
;__Lib_I2C_12.c, 209 :: 		
0x053E	0x4926    LDR	R1, [PC, #152]
; timeout start address is: 16 (R4)
0x0540	0x680C    LDR	R4, [R1, #0]
;__Lib_I2C_12.c, 210 :: 		
0x0542	0x4926    LDR	R1, [PC, #152]
0x0544	0x680A    LDR	R2, [R1, #0]
0x0546	0x4926    LDR	R1, [PC, #152]
0x0548	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_12.c, 211 :: 		
; timeout end address is: 16 (R4)
0x054A	0xE00B    B	L_I2Cx_Start8
L_I2Cx_Start7:
;__Lib_I2C_12.c, 212 :: 		
; timeout start address is: 0 (R0)
0x054C	0x4925    LDR	R1, [PC, #148]
0x054E	0x428B    CMP	R3, R1
0x0550	0xD107    BNE	L__I2Cx_Start123
; timeout end address is: 0 (R0)
;__Lib_I2C_12.c, 213 :: 		
0x0552	0x4925    LDR	R1, [PC, #148]
; timeout start address is: 0 (R0)
0x0554	0x6808    LDR	R0, [R1, #0]
;__Lib_I2C_12.c, 214 :: 		
0x0556	0x4925    LDR	R1, [PC, #148]
0x0558	0x680A    LDR	R2, [R1, #0]
0x055A	0x4921    LDR	R1, [PC, #132]
0x055C	0x600A    STR	R2, [R1, #0]
; timeout end address is: 0 (R0)
0x055E	0x4604    MOV	R4, R0
;__Lib_I2C_12.c, 215 :: 		
0x0560	0xE000    B	L_I2Cx_Start9
L__I2Cx_Start123:
;__Lib_I2C_12.c, 212 :: 		
0x0562	0x4604    MOV	R4, R0
;__Lib_I2C_12.c, 215 :: 		
L_I2Cx_Start9:
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
L_I2Cx_Start8:
;__Lib_I2C_12.c, 217 :: 		
; timeout start address is: 16 (R4)
0x0564	0x4922    LDR	R1, [PC, #136]
0x0566	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 219 :: 		
0x0568	0x9401    STR	R4, [SP, #4]
0x056A	0x9302    STR	R3, [SP, #8]
0x056C	0x4618    MOV	R0, R3
0x056E	0xF7FFFF39  BL	__Lib_I2C_12_I2Cx_Wait_For_Idle+0
0x0572	0x9B02    LDR	R3, [SP, #8]
0x0574	0x9C01    LDR	R4, [SP, #4]
0x0576	0xB910    CBNZ	R0, L_I2Cx_Start10
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_12.c, 220 :: 		
0x0578	0xF64F70FF  MOVW	R0, #65535
0x057C	0xE025    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 221 :: 		
L_I2Cx_Start10:
;__Lib_I2C_12.c, 224 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x057E	0x2201    MOVS	R2, #1
0x0580	0x6819    LDR	R1, [R3, #0]
0x0582	0xF3622108  BFI	R1, R2, #8, #1
0x0586	0x6019    STR	R1, [R3, #0]
;__Lib_I2C_12.c, 226 :: 		
0x0588	0xF2030114  ADDW	R1, R3, #20
0x058C	0x680A    LDR	R2, [R1, #0]
0x058E	0xF3C22140  UBFX	R1, R2, #9, #1
0x0592	0xB111    CBZ	R1, L_I2Cx_Start11
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_12.c, 227 :: 		
0x0594	0xF64F70FF  MOVW	R0, #65535
0x0598	0xE017    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 228 :: 		
L_I2Cx_Start11:
;__Lib_I2C_12.c, 229 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x059A	0x4625    MOV	R5, R4
; timeout end address is: 16 (R4)
0x059C	0x461C    MOV	R4, R3
L_I2Cx_Start12:
; I2C_BASE end address is: 12 (R3)
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 16 (R4)
0x059E	0x4915    LDR	R1, [PC, #84]
0x05A0	0x4620    MOV	R0, R4
0x05A2	0xF7FFFF67  BL	_ChekXForEvent+0
0x05A6	0xB978    CBNZ	R0, L_I2Cx_Start13
;__Lib_I2C_12.c, 230 :: 		
0x05A8	0x4911    LDR	R1, [PC, #68]
0x05AA	0x6809    LDR	R1, [R1, #0]
0x05AC	0xB159    CBZ	R1, L__I2Cx_Start124
;__Lib_I2C_12.c, 231 :: 		
0x05AE	0xB935    CBNZ	R5, L_I2Cx_Start15
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 232 :: 		
0x05B0	0x2006    MOVS	R0, #6
0x05B2	0x4C0B    LDR	R4, [PC, #44]
0x05B4	0x6824    LDR	R4, [R4, #0]
0x05B6	0x47A0    BLX	R4
;__Lib_I2C_12.c, 233 :: 		
0x05B8	0xF64F70FF  MOVW	R0, #65535
0x05BC	0xE005    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 234 :: 		
L_I2Cx_Start15:
;__Lib_I2C_12.c, 235 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 16 (R4)
0x05BE	0x1E69    SUBS	R1, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
0x05C0	0x4608    MOV	R0, R1
; timeout end address is: 0 (R0)
0x05C2	0x4605    MOV	R5, R0
;__Lib_I2C_12.c, 236 :: 		
0x05C4	0xE7FF    B	L_I2Cx_Start14
L__I2Cx_Start124:
;__Lib_I2C_12.c, 230 :: 		
;__Lib_I2C_12.c, 236 :: 		
L_I2Cx_Start14:
;__Lib_I2C_12.c, 237 :: 		
; timeout start address is: 20 (R5)
; I2C_BASE end address is: 16 (R4)
; timeout end address is: 20 (R5)
0x05C6	0xE7EA    B	L_I2Cx_Start12
L_I2Cx_Start13:
;__Lib_I2C_12.c, 238 :: 		
0x05C8	0x2000    MOVS	R0, #0
;__Lib_I2C_12.c, 239 :: 		
L_end_I2Cx_Start:
0x05CA	0xF8DDE000  LDR	LR, [SP, #0]
0x05CE	0xB003    ADD	SP, SP, #12
0x05D0	0x4770    BX	LR
0x05D2	0xBF00    NOP
0x05D4	0x54004000  	I2C1_CR1+0
0x05D8	0x00302000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x05DC	0x00BC2000  	_I2C1_Timeout_Ptr+0
0x05E0	0x00B82000  	_I2Cx_Timeout_Ptr+0
0x05E4	0x58004000  	I2C2_CR1+0
0x05E8	0x00342000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x05EC	0x00C02000  	_I2C2_Timeout_Ptr+0
0x05F0	0x00382000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x05F4	0x00010003  	#196609
; end of _I2Cx_Start
__Lib_I2C_12_I2Cx_Wait_For_Idle:
;__Lib_I2C_12.c, 172 :: 		
; I2C_BASE start address is: 0 (R0)
0x03E4	0xB081    SUB	SP, SP, #4
0x03E6	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 173 :: 		
; timeout start address is: 8 (R2)
0x03EA	0xF04F0200  MOV	R2, #0
;__Lib_I2C_12.c, 176 :: 		
0x03EE	0x4919    LDR	R1, [PC, #100]
0x03F0	0x4288    CMP	R0, R1
0x03F2	0xD107    BNE	L___Lib_I2C_12_I2Cx_Wait_For_Idle0
; timeout end address is: 8 (R2)
;__Lib_I2C_12.c, 177 :: 		
0x03F4	0x4918    LDR	R1, [PC, #96]
; timeout start address is: 12 (R3)
0x03F6	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_12.c, 178 :: 		
0x03F8	0x4918    LDR	R1, [PC, #96]
0x03FA	0x680A    LDR	R2, [R1, #0]
0x03FC	0x4918    LDR	R1, [PC, #96]
0x03FE	0x600A    STR	R2, [R1, #0]
;__Lib_I2C_12.c, 179 :: 		
0x0400	0x461C    MOV	R4, R3
; timeout end address is: 12 (R3)
0x0402	0xE00B    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle1
L___Lib_I2C_12_I2Cx_Wait_For_Idle0:
;__Lib_I2C_12.c, 180 :: 		
; timeout start address is: 8 (R2)
0x0404	0x4917    LDR	R1, [PC, #92]
0x0406	0x4288    CMP	R0, R1
0x0408	0xD107    BNE	L___Lib_I2C_12_I2Cx_Wait_For_Idle121
; timeout end address is: 8 (R2)
;__Lib_I2C_12.c, 181 :: 		
0x040A	0x4917    LDR	R1, [PC, #92]
; timeout start address is: 12 (R3)
0x040C	0x680B    LDR	R3, [R1, #0]
;__Lib_I2C_12.c, 182 :: 		
0x040E	0x4917    LDR	R1, [PC, #92]
0x0410	0x680A    LDR	R2, [R1, #0]
0x0412	0x4913    LDR	R1, [PC, #76]
0x0414	0x600A    STR	R2, [R1, #0]
; timeout end address is: 12 (R3)
0x0416	0x461C    MOV	R4, R3
;__Lib_I2C_12.c, 183 :: 		
0x0418	0xE000    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle2
L___Lib_I2C_12_I2Cx_Wait_For_Idle121:
;__Lib_I2C_12.c, 180 :: 		
0x041A	0x4614    MOV	R4, R2
;__Lib_I2C_12.c, 183 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle2:
; timeout start address is: 16 (R4)
; timeout end address is: 16 (R4)
L___Lib_I2C_12_I2Cx_Wait_For_Idle1:
;__Lib_I2C_12.c, 185 :: 		
; timeout start address is: 16 (R4)
0x041C	0x4914    LDR	R1, [PC, #80]
0x041E	0x600C    STR	R4, [R1, #0]
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 16 (R4)
0x0420	0x4603    MOV	R3, R0
;__Lib_I2C_12.c, 187 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle3:
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x0422	0x4618    MOV	R0, R3
0x0424	0xF7FFFE84  BL	_I2Cx_Is_Idle+0
0x0428	0xB970    CBNZ	R0, L___Lib_I2C_12_I2Cx_Wait_For_Idle4
;__Lib_I2C_12.c, 188 :: 		
0x042A	0x4911    LDR	R1, [PC, #68]
0x042C	0x6809    LDR	R1, [R1, #0]
0x042E	0xB151    CBZ	R1, L___Lib_I2C_12_I2Cx_Wait_For_Idle122
;__Lib_I2C_12.c, 189 :: 		
0x0430	0xB92C    CBNZ	R4, L___Lib_I2C_12_I2Cx_Wait_For_Idle6
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
;__Lib_I2C_12.c, 190 :: 		
0x0432	0x2005    MOVS	R0, #5
0x0434	0x4C0A    LDR	R4, [PC, #40]
0x0436	0x6824    LDR	R4, [R4, #0]
0x0438	0x47A0    BLX	R4
;__Lib_I2C_12.c, 191 :: 		
0x043A	0x2000    MOVS	R0, #0
0x043C	0xE005    B	L_end_I2Cx_Wait_For_Idle
;__Lib_I2C_12.c, 192 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle6:
;__Lib_I2C_12.c, 193 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE start address is: 12 (R3)
0x043E	0x1E61    SUBS	R1, R4, #1
; timeout end address is: 16 (R4)
; timeout start address is: 0 (R0)
0x0440	0x4608    MOV	R0, R1
; timeout end address is: 0 (R0)
0x0442	0x4604    MOV	R4, R0
;__Lib_I2C_12.c, 194 :: 		
0x0444	0xE7FF    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle5
L___Lib_I2C_12_I2Cx_Wait_For_Idle122:
;__Lib_I2C_12.c, 188 :: 		
;__Lib_I2C_12.c, 194 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle5:
;__Lib_I2C_12.c, 195 :: 		
; timeout start address is: 16 (R4)
; I2C_BASE end address is: 12 (R3)
; timeout end address is: 16 (R4)
0x0446	0xE7EC    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle3
L___Lib_I2C_12_I2Cx_Wait_For_Idle4:
;__Lib_I2C_12.c, 196 :: 		
0x0448	0x2001    MOVS	R0, #1
;__Lib_I2C_12.c, 197 :: 		
L_end_I2Cx_Wait_For_Idle:
0x044A	0xF8DDE000  LDR	LR, [SP, #0]
0x044E	0xB001    ADD	SP, SP, #4
0x0450	0x4770    BX	LR
0x0452	0xBF00    NOP
0x0454	0x54004000  	I2C1_CR1+0
0x0458	0x00302000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x045C	0x00BC2000  	_I2C1_Timeout_Ptr+0
0x0460	0x00B82000  	_I2Cx_Timeout_Ptr+0
0x0464	0x58004000  	I2C2_CR1+0
0x0468	0x00342000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x046C	0x00C02000  	_I2C2_Timeout_Ptr+0
0x0470	0x00382000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
; end of __Lib_I2C_12_I2Cx_Wait_For_Idle
_I2Cx_Is_Idle:
;__Lib_I2C_12.c, 167 :: 		
; I2C_BASE start address is: 0 (R0)
0x0130	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 168 :: 		
0x0132	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x0136	0x680A    LDR	R2, [R1, #0]
0x0138	0xF3C20140  UBFX	R1, R2, #1, #1
0x013C	0xF0810101  EOR	R1, R1, #1
0x0140	0xB2C9    UXTB	R1, R1
0x0142	0xB2C8    UXTB	R0, R1
;__Lib_I2C_12.c, 169 :: 		
L_end_I2Cx_Is_Idle:
0x0144	0xB001    ADD	SP, SP, #4
0x0146	0x4770    BX	LR
; end of _I2Cx_Is_Idle
_ChekXForEvent:
;__Lib_I2C_12.c, 199 :: 		
; Event start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0474	0xB081    SUB	SP, SP, #4
0x0476	0xF8CDE000  STR	LR, [SP, #0]
0x047A	0x460B    MOV	R3, R1
; Event end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; Event start address is: 12 (R3)
;__Lib_I2C_12.c, 200 :: 		
; I2C_BASE end address is: 0 (R0)
0x047C	0xF7FFFE64  BL	_I2Cx_Get_Status+0
0x0480	0xEA000203  AND	R2, R0, R3, LSL #0
0x0484	0x429A    CMP	R2, R3
0x0486	0xF2400200  MOVW	R2, #0
0x048A	0xD100    BNE	L__ChekXForEvent156
0x048C	0x2201    MOVS	R2, #1
L__ChekXForEvent156:
; Event end address is: 12 (R3)
0x048E	0xB2D0    UXTB	R0, R2
;__Lib_I2C_12.c, 201 :: 		
L_end_ChekXForEvent:
0x0490	0xF8DDE000  LDR	LR, [SP, #0]
0x0494	0xB001    ADD	SP, SP, #4
0x0496	0x4770    BX	LR
; end of _ChekXForEvent
_I2Cx_Get_Status:
;__Lib_I2C_12.c, 154 :: 		
; I2C_BASE start address is: 0 (R0)
0x0148	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 157 :: 		
0x014A	0xF2000114  ADDW	R1, R0, #20
0x014E	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_12.c, 158 :: 		
0x0150	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x0154	0x6809    LDR	R1, [R1, #0]
;__Lib_I2C_12.c, 160 :: 		
0x0156	0x0409    LSLS	R1, R1, #16
0x0158	0xEA420101  ORR	R1, R2, R1, LSL #0
0x015C	0x4608    MOV	R0, R1
;__Lib_I2C_12.c, 161 :: 		
L_end_I2Cx_Get_Status:
0x015E	0xB001    ADD	SP, SP, #4
0x0160	0x4770    BX	LR
; end of _I2Cx_Get_Status
_I2C1_Write:
;__Lib_I2C_12.c, 556 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0CD8	0xB081    SUB	SP, SP, #4
0x0CDA	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 557 :: 		
0x0CDE	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0CE0	0x4613    MOV	R3, R2
0x0CE2	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0CE4	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0CE6	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0CE8	0xF7FFFC86  BL	_I2Cx_Write+0
0x0CEC	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 558 :: 		
L_end_I2C1_Write:
0x0CEE	0xF8DDE000  LDR	LR, [SP, #0]
0x0CF2	0xB001    ADD	SP, SP, #4
0x0CF4	0x4770    BX	LR
0x0CF6	0xBF00    NOP
0x0CF8	0x54004000  	I2C1_CR1+0
; end of _I2C1_Write
_I2Cx_Write:
;__Lib_I2C_12.c, 245 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x05F8	0xB082    SUB	SP, SP, #8
0x05FA	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; slave_address start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0x05FE	0x9E02    LDR	R6, [SP, #8]
;__Lib_I2C_12.c, 247 :: 		
; timeout start address is: 20 (R5)
0x0600	0xF04F0500  MOV	R5, #0
;__Lib_I2C_12.c, 250 :: 		
0x0604	0x4C56    LDR	R4, [PC, #344]
0x0606	0x42A0    CMP	R0, R4
0x0608	0xD106    BNE	L_I2Cx_Write16
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 251 :: 		
0x060A	0x4C56    LDR	R4, [PC, #344]
; timeout start address is: 28 (R7)
0x060C	0x6827    LDR	R7, [R4, #0]
;__Lib_I2C_12.c, 252 :: 		
0x060E	0x4C56    LDR	R4, [PC, #344]
0x0610	0x6825    LDR	R5, [R4, #0]
0x0612	0x4C56    LDR	R4, [PC, #344]
0x0614	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_12.c, 253 :: 		
; timeout end address is: 28 (R7)
0x0616	0xE00A    B	L_I2Cx_Write17
L_I2Cx_Write16:
;__Lib_I2C_12.c, 254 :: 		
; timeout start address is: 20 (R5)
0x0618	0x4C55    LDR	R4, [PC, #340]
0x061A	0x42A0    CMP	R0, R4
0x061C	0xD106    BNE	L__I2Cx_Write125
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 255 :: 		
0x061E	0x4C55    LDR	R4, [PC, #340]
; timeout start address is: 28 (R7)
0x0620	0x6827    LDR	R7, [R4, #0]
;__Lib_I2C_12.c, 256 :: 		
0x0622	0x4C55    LDR	R4, [PC, #340]
0x0624	0x6825    LDR	R5, [R4, #0]
0x0626	0x4C51    LDR	R4, [PC, #324]
0x0628	0x6025    STR	R5, [R4, #0]
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 257 :: 		
0x062A	0xE000    B	L_I2Cx_Write18
L__I2Cx_Write125:
;__Lib_I2C_12.c, 254 :: 		
0x062C	0x462F    MOV	R7, R5
;__Lib_I2C_12.c, 257 :: 		
L_I2Cx_Write18:
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
L_I2Cx_Write17:
;__Lib_I2C_12.c, 259 :: 		
; timeout start address is: 28 (R7)
0x062E	0x4C53    LDR	R4, [PC, #332]
0x0630	0x6027    STR	R7, [R4, #0]
;__Lib_I2C_12.c, 261 :: 		
0x0632	0xF2000510  ADDW	R5, R0, #16
0x0636	0x004C    LSLS	R4, R1, #1
0x0638	0xB2A4    UXTH	R4, R4
; slave_address end address is: 4 (R1)
0x063A	0x602C    STR	R4, [R5, #0]
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; count end address is: 12 (R3)
; END_mode end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x063C	0x46B9    MOV	R9, R7
0x063E	0x4607    MOV	R7, R0
0x0640	0x4690    MOV	R8, R2
0x0642	0x4635    MOV	R5, R6
0x0644	0x461E    MOV	R6, R3
;__Lib_I2C_12.c, 262 :: 		
L_I2Cx_Write19:
; timeout start address is: 36 (R9)
; END_mode start address is: 20 (R5)
; count start address is: 24 (R6)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 28 (R7)
0x0646	0x494E    LDR	R1, [PC, #312]
0x0648	0x4638    MOV	R0, R7
0x064A	0xF7FFFF13  BL	_ChekXForEvent+0
0x064E	0xB988    CBNZ	R0, L_I2Cx_Write20
;__Lib_I2C_12.c, 263 :: 		
0x0650	0x4C4A    LDR	R4, [PC, #296]
0x0652	0x6824    LDR	R4, [R4, #0]
0x0654	0xB16C    CBZ	R4, L__I2Cx_Write126
;__Lib_I2C_12.c, 264 :: 		
0x0656	0xF1B90F00  CMP	R9, #0
0x065A	0xD106    BNE	L_I2Cx_Write22
; count end address is: 24 (R6)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 32 (R8)
; timeout end address is: 36 (R9)
; END_mode end address is: 20 (R5)
;__Lib_I2C_12.c, 265 :: 		
0x065C	0x2004    MOVS	R0, #4
0x065E	0x4C43    LDR	R4, [PC, #268]
0x0660	0x6824    LDR	R4, [R4, #0]
0x0662	0x47A0    BLX	R4
;__Lib_I2C_12.c, 266 :: 		
0x0664	0xF64F70FF  MOVW	R0, #65535
0x0668	0xE076    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 267 :: 		
L_I2Cx_Write22:
;__Lib_I2C_12.c, 268 :: 		
; END_mode start address is: 20 (R5)
; timeout start address is: 36 (R9)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 28 (R7)
; count start address is: 24 (R6)
0x066A	0xF1A90001  SUB	R0, R9, #1
; timeout end address is: 36 (R9)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x066E	0x4681    MOV	R9, R0
;__Lib_I2C_12.c, 269 :: 		
0x0670	0xE7FF    B	L_I2Cx_Write21
L__I2Cx_Write126:
;__Lib_I2C_12.c, 263 :: 		
;__Lib_I2C_12.c, 269 :: 		
L_I2Cx_Write21:
;__Lib_I2C_12.c, 270 :: 		
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
0x0672	0xE7E8    B	L_I2Cx_Write19
L_I2Cx_Write20:
;__Lib_I2C_12.c, 271 :: 		
; i start address is: 0 (R0)
0x0674	0x2000    MOVS	R0, #0
; count end address is: 24 (R6)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
; END_mode end address is: 20 (R5)
0x0676	0x9701    STR	R7, [SP, #4]
0x0678	0x4629    MOV	R1, R5
0x067A	0x4637    MOV	R7, R6
0x067C	0x9E01    LDR	R6, [SP, #4]
L_I2Cx_Write23:
; i start address is: 0 (R0)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
; END_mode start address is: 4 (R1)
0x067E	0x1E7C    SUBS	R4, R7, #1
0x0680	0x42A0    CMP	R0, R4
0x0682	0xD226    BCS	L_I2Cx_Write24
;__Lib_I2C_12.c, 272 :: 		
0x0684	0xF2060510  ADDW	R5, R6, #16
0x0688	0xEB080400  ADD	R4, R8, R0, LSL #0
0x068C	0x7824    LDRB	R4, [R4, #0]
0x068E	0x602C    STR	R4, [R5, #0]
;__Lib_I2C_12.c, 274 :: 		
0x0690	0x4C3A    LDR	R4, [PC, #232]
; timeout start address is: 36 (R9)
0x0692	0xF8D49000  LDR	R9, [R4, #0]
; END_mode end address is: 4 (R1)
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; timeout end address is: 36 (R9)
; i end address is: 0 (R0)
; I2C_BASE end address is: 24 (R6)
0x0696	0x4682    MOV	R10, R0
0x0698	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 275 :: 		
L_I2Cx_Write26:
; timeout start address is: 36 (R9)
; END_mode start address is: 20 (R5)
; count start address is: 28 (R7)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 24 (R6)
; i start address is: 40 (R10)
0x069A	0x493A    LDR	R1, [PC, #232]
0x069C	0x4630    MOV	R0, R6
0x069E	0xF7FFFEE9  BL	_ChekXForEvent+0
0x06A2	0xB988    CBNZ	R0, L_I2Cx_Write27
;__Lib_I2C_12.c, 276 :: 		
0x06A4	0x4C35    LDR	R4, [PC, #212]
0x06A6	0x6824    LDR	R4, [R4, #0]
0x06A8	0xB16C    CBZ	R4, L__I2Cx_Write127
;__Lib_I2C_12.c, 277 :: 		
0x06AA	0xF1B90F00  CMP	R9, #0
0x06AE	0xD106    BNE	L_I2Cx_Write29
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 40 (R10)
; timeout end address is: 36 (R9)
; END_mode end address is: 20 (R5)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 278 :: 		
0x06B0	0x2004    MOVS	R0, #4
0x06B2	0x4C2E    LDR	R4, [PC, #184]
0x06B4	0x6824    LDR	R4, [R4, #0]
0x06B6	0x47A0    BLX	R4
;__Lib_I2C_12.c, 279 :: 		
0x06B8	0xF64F70FF  MOVW	R0, #65535
0x06BC	0xE04C    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 280 :: 		
L_I2Cx_Write29:
;__Lib_I2C_12.c, 281 :: 		
; I2C_BASE start address is: 24 (R6)
; END_mode start address is: 20 (R5)
; timeout start address is: 36 (R9)
; i start address is: 40 (R10)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
0x06BE	0xF1A90001  SUB	R0, R9, #1
; timeout end address is: 36 (R9)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x06C2	0x4681    MOV	R9, R0
;__Lib_I2C_12.c, 282 :: 		
0x06C4	0xE7FF    B	L_I2Cx_Write28
L__I2Cx_Write127:
;__Lib_I2C_12.c, 276 :: 		
;__Lib_I2C_12.c, 282 :: 		
L_I2Cx_Write28:
;__Lib_I2C_12.c, 283 :: 		
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
0x06C6	0xE7E8    B	L_I2Cx_Write26
L_I2Cx_Write27:
;__Lib_I2C_12.c, 271 :: 		
0x06C8	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 0 (R0)
0x06CC	0x4620    MOV	R0, R4
;__Lib_I2C_12.c, 284 :: 		
0x06CE	0x4629    MOV	R1, R5
; count end address is: 28 (R7)
; END_mode end address is: 20 (R5)
0x06D0	0xE7D5    B	L_I2Cx_Write23
L_I2Cx_Write24:
;__Lib_I2C_12.c, 286 :: 		
; END_mode start address is: 4 (R1)
0x06D2	0xF2060510  ADDW	R5, R6, #16
0x06D6	0xEB080400  ADD	R4, R8, R0, LSL #0
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
0x06DA	0x7824    LDRB	R4, [R4, #0]
0x06DC	0x602C    STR	R4, [R5, #0]
;__Lib_I2C_12.c, 288 :: 		
0x06DE	0x4C27    LDR	R4, [PC, #156]
; timeout start address is: 28 (R7)
0x06E0	0x6827    LDR	R7, [R4, #0]
; END_mode end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x06E2	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 289 :: 		
L_I2Cx_Write30:
; timeout start address is: 28 (R7)
; END_mode start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
0x06E4	0x4928    LDR	R1, [PC, #160]
0x06E6	0x4630    MOV	R0, R6
0x06E8	0xF7FFFEC4  BL	_ChekXForEvent+0
0x06EC	0xB970    CBNZ	R0, L_I2Cx_Write31
;__Lib_I2C_12.c, 290 :: 		
0x06EE	0x4C23    LDR	R4, [PC, #140]
0x06F0	0x6824    LDR	R4, [R4, #0]
0x06F2	0xB154    CBZ	R4, L__I2Cx_Write128
;__Lib_I2C_12.c, 291 :: 		
0x06F4	0xB937    CBNZ	R7, L_I2Cx_Write33
; END_mode end address is: 20 (R5)
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 292 :: 		
0x06F6	0x2004    MOVS	R0, #4
0x06F8	0x4C1C    LDR	R4, [PC, #112]
0x06FA	0x6824    LDR	R4, [R4, #0]
0x06FC	0x47A0    BLX	R4
;__Lib_I2C_12.c, 293 :: 		
0x06FE	0xF64F70FF  MOVW	R0, #65535
0x0702	0xE029    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 294 :: 		
L_I2Cx_Write33:
;__Lib_I2C_12.c, 295 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 24 (R6)
; END_mode start address is: 20 (R5)
0x0704	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0706	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 296 :: 		
0x0708	0xE7FF    B	L_I2Cx_Write32
L__I2Cx_Write128:
;__Lib_I2C_12.c, 290 :: 		
;__Lib_I2C_12.c, 296 :: 		
L_I2Cx_Write32:
;__Lib_I2C_12.c, 297 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x070A	0xE7EB    B	L_I2Cx_Write30
L_I2Cx_Write31:
;__Lib_I2C_12.c, 298 :: 		
0x070C	0x2D01    CMP	R5, #1
0x070E	0xD105    BNE	L_I2Cx_Write34
; END_mode end address is: 20 (R5)
;__Lib_I2C_12.c, 299 :: 		
0x0710	0x2501    MOVS	R5, #1
0x0712	0x6834    LDR	R4, [R6, #0]
0x0714	0xF3652449  BFI	R4, R5, #9, #1
0x0718	0x6034    STR	R4, [R6, #0]
; I2C_BASE end address is: 24 (R6)
0x071A	0xE01C    B	L_I2Cx_Write35
L_I2Cx_Write34:
;__Lib_I2C_12.c, 301 :: 		
; I2C_BASE start address is: 24 (R6)
0x071C	0x2501    MOVS	R5, #1
0x071E	0x6834    LDR	R4, [R6, #0]
0x0720	0xF3652408  BFI	R4, R5, #8, #1
0x0724	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 303 :: 		
0x0726	0x4C15    LDR	R4, [PC, #84]
; timeout start address is: 28 (R7)
0x0728	0x6827    LDR	R7, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 28 (R7)
0x072A	0x4635    MOV	R5, R6
;__Lib_I2C_12.c, 304 :: 		
L_I2Cx_Write36:
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 20 (R5)
0x072C	0x4917    LDR	R1, [PC, #92]
0x072E	0x4628    MOV	R0, R5
0x0730	0xF7FFFEA0  BL	_ChekXForEvent+0
0x0734	0xB978    CBNZ	R0, L_I2Cx_Write37
;__Lib_I2C_12.c, 305 :: 		
0x0736	0x4C11    LDR	R4, [PC, #68]
0x0738	0x6824    LDR	R4, [R4, #0]
0x073A	0xB15C    CBZ	R4, L__I2Cx_Write129
;__Lib_I2C_12.c, 306 :: 		
0x073C	0xB937    CBNZ	R7, L_I2Cx_Write39
; I2C_BASE end address is: 20 (R5)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 307 :: 		
0x073E	0x2004    MOVS	R0, #4
0x0740	0x4C0A    LDR	R4, [PC, #40]
0x0742	0x6824    LDR	R4, [R4, #0]
0x0744	0x47A0    BLX	R4
;__Lib_I2C_12.c, 308 :: 		
0x0746	0xF64F70FF  MOVW	R0, #65535
0x074A	0xE005    B	L_end_I2Cx_Write
;__Lib_I2C_12.c, 309 :: 		
L_I2Cx_Write39:
;__Lib_I2C_12.c, 310 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 20 (R5)
0x074C	0x1E7C    SUBS	R4, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
0x074E	0x4620    MOV	R0, R4
; timeout end address is: 0 (R0)
0x0750	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 311 :: 		
0x0752	0xE7FF    B	L_I2Cx_Write38
L__I2Cx_Write129:
;__Lib_I2C_12.c, 305 :: 		
;__Lib_I2C_12.c, 311 :: 		
L_I2Cx_Write38:
;__Lib_I2C_12.c, 312 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE end address is: 20 (R5)
; timeout end address is: 28 (R7)
0x0754	0xE7EA    B	L_I2Cx_Write36
L_I2Cx_Write37:
;__Lib_I2C_12.c, 313 :: 		
L_I2Cx_Write35:
;__Lib_I2C_12.c, 314 :: 		
0x0756	0x2000    MOVS	R0, #0
;__Lib_I2C_12.c, 315 :: 		
L_end_I2Cx_Write:
0x0758	0xF8DDE000  LDR	LR, [SP, #0]
0x075C	0xB002    ADD	SP, SP, #8
0x075E	0x4770    BX	LR
0x0760	0x54004000  	I2C1_CR1+0
0x0764	0x00302000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x0768	0x00BC2000  	_I2C1_Timeout_Ptr+0
0x076C	0x00B82000  	_I2Cx_Timeout_Ptr+0
0x0770	0x58004000  	I2C2_CR1+0
0x0774	0x00342000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x0778	0x00C02000  	_I2C2_Timeout_Ptr+0
0x077C	0x00382000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x0780	0x00820007  	#458882
0x0784	0x00800007  	#458880
0x0788	0x00840007  	#458884
0x078C	0x00010003  	#196609
; end of _I2Cx_Write
_MPU6050_TEST:
;Practica2_MPU6050.c, 141 :: 		int MPU6050_TEST(void){
0x1398	0xB081    SUB	SP, SP, #4
0x139A	0xF8CDE000  STR	LR, [SP, #0]
;Practica2_MPU6050.c, 143 :: 		buf[0] =  MPU6050_WHO_AM_I;          //Reconoce el sensor 7bits H
0x139E	0x2175    MOVS	R1, #117
0x13A0	0x480F    LDR	R0, [PC, #60]
0x13A2	0x7001    STRB	R1, [R0, #0]
;Practica2_MPU6050.c, 145 :: 		I2C1_Start();
0x13A4	0xF7FFF9FA  BL	_I2C1_Start+0
;Practica2_MPU6050.c, 147 :: 		I2C1_Write(MPU6050_ADDRESS, buf, 1, END_MODE_RESTART);
0x13A8	0xF2400300  MOVW	R3, #0
0x13AC	0x2201    MOVS	R2, #1
0x13AE	0x490C    LDR	R1, [PC, #48]
0x13B0	0x2068    MOVS	R0, #104
0x13B2	0xF7FFFC91  BL	_I2C1_Write+0
;Practica2_MPU6050.c, 149 :: 		I2C1_Read(MPU6050_ADDRESS, buf, 2, END_MODE_STOP);
0x13B6	0xF2400301  MOVW	R3, #1
0x13BA	0x2202    MOVS	R2, #2
0x13BC	0x4908    LDR	R1, [PC, #32]
0x13BE	0x2068    MOVS	R0, #104
0x13C0	0xF7FFFD4C  BL	_I2C1_Read+0
;Practica2_MPU6050.c, 151 :: 		if(buf[0] == 0x68){
0x13C4	0x4806    LDR	R0, [PC, #24]
0x13C6	0x7800    LDRB	R0, [R0, #0]
0x13C8	0x2868    CMP	R0, #104
0x13CA	0xD102    BNE	L_MPU6050_TEST0
;Practica2_MPU6050.c, 153 :: 		return 1;
0x13CC	0x2001    MOVS	R0, #1
0x13CE	0xB200    SXTH	R0, R0
0x13D0	0xE001    B	L_end_MPU6050_TEST
;Practica2_MPU6050.c, 155 :: 		}
L_MPU6050_TEST0:
;Practica2_MPU6050.c, 158 :: 		return 0;
0x13D2	0x2000    MOVS	R0, #0
0x13D4	0xB200    SXTH	R0, R0
;Practica2_MPU6050.c, 162 :: 		}
L_end_MPU6050_TEST:
0x13D6	0xF8DDE000  LDR	LR, [SP, #0]
0x13DA	0xB001    ADD	SP, SP, #4
0x13DC	0x4770    BX	LR
0x13DE	0xBF00    NOP
0x13E0	0x003C2000  	_buf+0
; end of _MPU6050_TEST
_I2C1_Read:
;__Lib_I2C_12.c, 552 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0E5C	0xB081    SUB	SP, SP, #4
0x0E5E	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 553 :: 		
0x0E62	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0E64	0x4613    MOV	R3, R2
0x0E66	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0E68	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0E6A	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0E6C	0xF7FFFCA2  BL	_I2Cx_Read+0
0x0E70	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 554 :: 		
L_end_I2C1_Read:
0x0E72	0xF8DDE000  LDR	LR, [SP, #0]
0x0E76	0xB001    ADD	SP, SP, #4
0x0E78	0x4770    BX	LR
0x0E7A	0xBF00    NOP
0x0E7C	0x54004000  	I2C1_CR1+0
; end of _I2C1_Read
_I2Cx_Read:
;__Lib_I2C_12.c, 319 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x07B4	0xB082    SUB	SP, SP, #8
0x07B6	0xF8CDE000  STR	LR, [SP, #0]
0x07BA	0xB2CF    UXTB	R7, R1
0x07BC	0x4601    MOV	R1, R0
0x07BE	0x4698    MOV	R8, R3
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 28 (R7)
; buf start address is: 8 (R2)
; count start address is: 32 (R8)
; END_mode start address is: 12 (R3)
0x07C0	0x9B02    LDR	R3, [SP, #8]
;__Lib_I2C_12.c, 321 :: 		
; i start address is: 24 (R6)
0x07C2	0xF04F0600  MOV	R6, #0
;__Lib_I2C_12.c, 322 :: 		
; timeout start address is: 20 (R5)
0x07C6	0xF04F0500  MOV	R5, #0
;__Lib_I2C_12.c, 325 :: 		
0x07CA	0x4CC4    LDR	R4, [PC, #784]
0x07CC	0x42A1    CMP	R1, R4
0x07CE	0xD107    BNE	L_I2Cx_Read40
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 326 :: 		
0x07D0	0x4CC3    LDR	R4, [PC, #780]
; timeout start address is: 36 (R9)
0x07D2	0xF8D49000  LDR	R9, [R4, #0]
;__Lib_I2C_12.c, 327 :: 		
0x07D6	0x4CC3    LDR	R4, [PC, #780]
0x07D8	0x6825    LDR	R5, [R4, #0]
0x07DA	0x4CC3    LDR	R4, [PC, #780]
0x07DC	0x6025    STR	R5, [R4, #0]
;__Lib_I2C_12.c, 328 :: 		
; timeout end address is: 36 (R9)
0x07DE	0xE00B    B	L_I2Cx_Read41
L_I2Cx_Read40:
;__Lib_I2C_12.c, 329 :: 		
; timeout start address is: 20 (R5)
0x07E0	0x4CC2    LDR	R4, [PC, #776]
0x07E2	0x42A1    CMP	R1, R4
0x07E4	0xD107    BNE	L__I2Cx_Read130
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 330 :: 		
0x07E6	0x4CC2    LDR	R4, [PC, #776]
; timeout start address is: 0 (R0)
0x07E8	0x6820    LDR	R0, [R4, #0]
;__Lib_I2C_12.c, 331 :: 		
0x07EA	0x4CC2    LDR	R4, [PC, #776]
0x07EC	0x6825    LDR	R5, [R4, #0]
0x07EE	0x4CBE    LDR	R4, [PC, #760]
0x07F0	0x6025    STR	R5, [R4, #0]
; timeout end address is: 0 (R0)
0x07F2	0x4681    MOV	R9, R0
;__Lib_I2C_12.c, 332 :: 		
0x07F4	0xE000    B	L_I2Cx_Read42
L__I2Cx_Read130:
;__Lib_I2C_12.c, 329 :: 		
0x07F6	0x46A9    MOV	R9, R5
;__Lib_I2C_12.c, 332 :: 		
L_I2Cx_Read42:
; timeout start address is: 36 (R9)
; timeout end address is: 36 (R9)
L_I2Cx_Read41:
;__Lib_I2C_12.c, 334 :: 		
; timeout start address is: 36 (R9)
0x07F8	0x4CBF    LDR	R4, [PC, #764]
0x07FA	0xF8C49000  STR	R9, [R4, #0]
;__Lib_I2C_12.c, 336 :: 		
0x07FE	0xE1F4    B	L_I2Cx_Read43
; count end address is: 32 (R8)
;__Lib_I2C_12.c, 337 :: 		
L_I2Cx_Read45:
;__Lib_I2C_12.c, 338 :: 		
0x0800	0xF2010510  ADDW	R5, R1, #16
0x0804	0x007C    LSLS	R4, R7, #1
0x0806	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x0808	0xF0440401  ORR	R4, R4, #1
0x080C	0xB2A4    UXTH	R4, R4
0x080E	0x602C    STR	R4, [R5, #0]
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x0810	0x9601    STR	R6, [SP, #4]
0x0812	0x4616    MOV	R6, R2
0x0814	0x464F    MOV	R7, R9
0x0816	0x9A01    LDR	R2, [SP, #4]
;__Lib_I2C_12.c, 339 :: 		
L_I2Cx_Read46:
; timeout start address is: 28 (R7)
; i start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 4 (R1)
0x0818	0xF2010414  ADDW	R4, R1, #20
0x081C	0x6825    LDR	R5, [R4, #0]
0x081E	0xF3C50440  UBFX	R4, R5, #1, #1
0x0822	0xB964    CBNZ	R4, L_I2Cx_Read47
;__Lib_I2C_12.c, 340 :: 		
0x0824	0x4CB4    LDR	R4, [PC, #720]
0x0826	0x6824    LDR	R4, [R4, #0]
0x0828	0xB144    CBZ	R4, L__I2Cx_Read131
;__Lib_I2C_12.c, 341 :: 		
0x082A	0xB927    CBNZ	R7, L_I2Cx_Read49
; i end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 342 :: 		
0x082C	0x2003    MOVS	R0, #3
0x082E	0x4CAE    LDR	R4, [PC, #696]
0x0830	0x6824    LDR	R4, [R4, #0]
0x0832	0x47A0    BLX	R4
;__Lib_I2C_12.c, 343 :: 		
0x0834	0xE1E2    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 344 :: 		
L_I2Cx_Read49:
;__Lib_I2C_12.c, 345 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 24 (R6)
; END_mode start address is: 12 (R3)
; i start address is: 8 (R2)
0x0836	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0838	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 346 :: 		
0x083A	0xE7FF    B	L_I2Cx_Read48
L__I2Cx_Read131:
;__Lib_I2C_12.c, 340 :: 		
;__Lib_I2C_12.c, 346 :: 		
L_I2Cx_Read48:
;__Lib_I2C_12.c, 347 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x083C	0xE7EC    B	L_I2Cx_Read46
L_I2Cx_Read47:
;__Lib_I2C_12.c, 348 :: 		
0x083E	0x2500    MOVS	R5, #0
0x0840	0x680C    LDR	R4, [R1, #0]
0x0842	0xF365248A  BFI	R4, R5, #10, #1
0x0846	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 349 :: 		
0x0848	0xF2010414  ADDW	R4, R1, #20
0x084C	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_12.c, 350 :: 		
0x084E	0xBF00    NOP
;__Lib_I2C_12.c, 351 :: 		
0x0850	0xF2010418  ADDW	R4, R1, #24
0x0854	0x6824    LDR	R4, [R4, #0]
0x0856	0x0424    LSLS	R4, R4, #16
0x0858	0xEA400404  ORR	R4, R0, R4, LSL #0
0x085C	0x4620    MOV	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_12.c, 352 :: 		
0x085E	0x2B01    CMP	R3, #1
0x0860	0xD105    BNE	L_I2Cx_Read50
;__Lib_I2C_12.c, 353 :: 		
0x0862	0x2501    MOVS	R5, #1
0x0864	0x680C    LDR	R4, [R1, #0]
0x0866	0xF3652449  BFI	R4, R5, #9, #1
0x086A	0x600C    STR	R4, [R1, #0]
0x086C	0xE004    B	L_I2Cx_Read51
L_I2Cx_Read50:
;__Lib_I2C_12.c, 355 :: 		
0x086E	0x2501    MOVS	R5, #1
0x0870	0x680C    LDR	R4, [R1, #0]
0x0872	0xF3652408  BFI	R4, R5, #8, #1
0x0876	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 356 :: 		
L_I2Cx_Read51:
;__Lib_I2C_12.c, 358 :: 		
0x0878	0x4C9F    LDR	R4, [PC, #636]
; timeout start address is: 20 (R5)
0x087A	0x6825    LDR	R5, [R4, #0]
; i end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 20 (R5)
0x087C	0x4691    MOV	R9, R2
0x087E	0x4698    MOV	R8, R3
0x0880	0x4637    MOV	R7, R6
0x0882	0x460E    MOV	R6, R1
;__Lib_I2C_12.c, 359 :: 		
L_I2Cx_Read52:
; timeout start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 28 (R7)
; END_mode start address is: 32 (R8)
; i start address is: 36 (R9)
0x0884	0x499D    LDR	R1, [PC, #628]
0x0886	0x4630    MOV	R0, R6
0x0888	0xF7FFFDF4  BL	_ChekXForEvent+0
0x088C	0xB968    CBNZ	R0, L_I2Cx_Read53
;__Lib_I2C_12.c, 360 :: 		
0x088E	0x4C9A    LDR	R4, [PC, #616]
0x0890	0x6824    LDR	R4, [R4, #0]
0x0892	0xB14C    CBZ	R4, L__I2Cx_Read132
;__Lib_I2C_12.c, 361 :: 		
0x0894	0xB925    CBNZ	R5, L_I2Cx_Read55
; I2C_BASE end address is: 24 (R6)
; buf end address is: 28 (R7)
; END_mode end address is: 32 (R8)
; i end address is: 36 (R9)
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 362 :: 		
0x0896	0x2003    MOVS	R0, #3
0x0898	0x4C93    LDR	R4, [PC, #588]
0x089A	0x6824    LDR	R4, [R4, #0]
0x089C	0x47A0    BLX	R4
;__Lib_I2C_12.c, 363 :: 		
0x089E	0xE1AD    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 364 :: 		
L_I2Cx_Read55:
;__Lib_I2C_12.c, 365 :: 		
; timeout start address is: 20 (R5)
; i start address is: 36 (R9)
; END_mode start address is: 32 (R8)
; buf start address is: 28 (R7)
; I2C_BASE start address is: 24 (R6)
0x08A0	0x1E6C    SUBS	R4, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
0x08A2	0x4620    MOV	R0, R4
; timeout end address is: 0 (R0)
0x08A4	0x4605    MOV	R5, R0
;__Lib_I2C_12.c, 366 :: 		
0x08A6	0xE7FF    B	L_I2Cx_Read54
L__I2Cx_Read132:
;__Lib_I2C_12.c, 360 :: 		
;__Lib_I2C_12.c, 366 :: 		
L_I2Cx_Read54:
;__Lib_I2C_12.c, 367 :: 		
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0x08A8	0xE7EC    B	L_I2Cx_Read52
L_I2Cx_Read53:
;__Lib_I2C_12.c, 368 :: 		
0x08AA	0xEB070509  ADD	R5, R7, R9, LSL #0
; buf end address is: 28 (R7)
; i end address is: 36 (R9)
0x08AE	0xF2060410  ADDW	R4, R6, #16
0x08B2	0x6824    LDR	R4, [R4, #0]
0x08B4	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 369 :: 		
0x08B6	0xF1B80F01  CMP	R8, #1
0x08BA	0xD113    BNE	L_I2Cx_Read56
; END_mode end address is: 32 (R8)
;__Lib_I2C_12.c, 370 :: 		
0x08BC	0x4C8E    LDR	R4, [PC, #568]
; timeout start address is: 4 (R1)
0x08BE	0x6821    LDR	R1, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 4 (R1)
0x08C0	0x4630    MOV	R0, R6
;__Lib_I2C_12.c, 371 :: 		
L_I2Cx_Read57:
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x08C2	0x6805    LDR	R5, [R0, #0]
0x08C4	0xF3C52440  UBFX	R4, R5, #9, #1
0x08C8	0xB95C    CBNZ	R4, L_I2Cx_Read58
;__Lib_I2C_12.c, 372 :: 		
0x08CA	0x4C8B    LDR	R4, [PC, #556]
0x08CC	0x6824    LDR	R4, [R4, #0]
0x08CE	0xB13C    CBZ	R4, L__I2Cx_Read133
;__Lib_I2C_12.c, 373 :: 		
0x08D0	0xB921    CBNZ	R1, L_I2Cx_Read60
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 374 :: 		
0x08D2	0x2003    MOVS	R0, #3
0x08D4	0x4C84    LDR	R4, [PC, #528]
0x08D6	0x6824    LDR	R4, [R4, #0]
0x08D8	0x47A0    BLX	R4
;__Lib_I2C_12.c, 375 :: 		
0x08DA	0xE18F    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 376 :: 		
L_I2Cx_Read60:
;__Lib_I2C_12.c, 377 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x08DC	0x1E49    SUBS	R1, R1, #1
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 378 :: 		
0x08DE	0xE7FF    B	L_I2Cx_Read59
L__I2Cx_Read133:
;__Lib_I2C_12.c, 372 :: 		
;__Lib_I2C_12.c, 378 :: 		
L_I2Cx_Read59:
;__Lib_I2C_12.c, 379 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
0x08E0	0xE7EF    B	L_I2Cx_Read57
L_I2Cx_Read58:
;__Lib_I2C_12.c, 380 :: 		
0x08E2	0xE012    B	L_I2Cx_Read61
L_I2Cx_Read56:
;__Lib_I2C_12.c, 382 :: 		
; I2C_BASE start address is: 24 (R6)
0x08E4	0x4C84    LDR	R4, [PC, #528]
; timeout start address is: 4 (R1)
0x08E6	0x6821    LDR	R1, [R4, #0]
; I2C_BASE end address is: 24 (R6)
; timeout end address is: 4 (R1)
0x08E8	0x4630    MOV	R0, R6
;__Lib_I2C_12.c, 383 :: 		
L_I2Cx_Read62:
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x08EA	0x6805    LDR	R5, [R0, #0]
0x08EC	0xF3C52400  UBFX	R4, R5, #8, #1
0x08F0	0xB95C    CBNZ	R4, L_I2Cx_Read63
;__Lib_I2C_12.c, 384 :: 		
0x08F2	0x4C81    LDR	R4, [PC, #516]
0x08F4	0x6824    LDR	R4, [R4, #0]
0x08F6	0xB13C    CBZ	R4, L__I2Cx_Read134
;__Lib_I2C_12.c, 385 :: 		
0x08F8	0xB921    CBNZ	R1, L_I2Cx_Read65
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 386 :: 		
0x08FA	0x2003    MOVS	R0, #3
0x08FC	0x4C7A    LDR	R4, [PC, #488]
0x08FE	0x6824    LDR	R4, [R4, #0]
0x0900	0x47A0    BLX	R4
;__Lib_I2C_12.c, 387 :: 		
0x0902	0xE17B    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 388 :: 		
L_I2Cx_Read65:
;__Lib_I2C_12.c, 389 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0904	0x1E49    SUBS	R1, R1, #1
; timeout end address is: 4 (R1)
;__Lib_I2C_12.c, 390 :: 		
0x0906	0xE7FF    B	L_I2Cx_Read64
L__I2Cx_Read134:
;__Lib_I2C_12.c, 384 :: 		
;__Lib_I2C_12.c, 390 :: 		
L_I2Cx_Read64:
;__Lib_I2C_12.c, 391 :: 		
; timeout start address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; timeout end address is: 4 (R1)
0x0908	0xE7EF    B	L_I2Cx_Read62
L_I2Cx_Read63:
;__Lib_I2C_12.c, 392 :: 		
L_I2Cx_Read61:
;__Lib_I2C_12.c, 393 :: 		
0x090A	0xE177    B	L_I2Cx_Read44
;__Lib_I2C_12.c, 395 :: 		
L_I2Cx_Read66:
;__Lib_I2C_12.c, 396 :: 		
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; slave_address start address is: 28 (R7)
0x090C	0x2501    MOVS	R5, #1
0x090E	0x680C    LDR	R4, [R1, #0]
0x0910	0xF365248A  BFI	R4, R5, #10, #1
0x0914	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 397 :: 		
0x0916	0x2501    MOVS	R5, #1
0x0918	0x680C    LDR	R4, [R1, #0]
0x091A	0xF36524CB  BFI	R4, R5, #11, #1
0x091E	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 398 :: 		
0x0920	0xF2010510  ADDW	R5, R1, #16
0x0924	0x007C    LSLS	R4, R7, #1
0x0926	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x0928	0xF0440401  ORR	R4, R4, #1
0x092C	0xB2A4    UXTH	R4, R4
0x092E	0x602C    STR	R4, [R5, #0]
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x0930	0x464F    MOV	R7, R9
;__Lib_I2C_12.c, 399 :: 		
L_I2Cx_Read67:
; timeout start address is: 28 (R7)
; i start address is: 24 (R6)
; END_mode start address is: 12 (R3)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x0932	0xF2010414  ADDW	R4, R1, #20
0x0936	0x6825    LDR	R5, [R4, #0]
0x0938	0xF3C50440  UBFX	R4, R5, #1, #1
0x093C	0xB964    CBNZ	R4, L_I2Cx_Read68
;__Lib_I2C_12.c, 400 :: 		
0x093E	0x4C6E    LDR	R4, [PC, #440]
0x0940	0x6824    LDR	R4, [R4, #0]
0x0942	0xB144    CBZ	R4, L__I2Cx_Read135
;__Lib_I2C_12.c, 401 :: 		
0x0944	0xB927    CBNZ	R7, L_I2Cx_Read70
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 402 :: 		
0x0946	0x2003    MOVS	R0, #3
0x0948	0x4C67    LDR	R4, [PC, #412]
0x094A	0x6824    LDR	R4, [R4, #0]
0x094C	0x47A0    BLX	R4
;__Lib_I2C_12.c, 403 :: 		
0x094E	0xE155    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 404 :: 		
L_I2Cx_Read70:
;__Lib_I2C_12.c, 405 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
0x0950	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0952	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 406 :: 		
0x0954	0xE7FF    B	L_I2Cx_Read69
L__I2Cx_Read135:
;__Lib_I2C_12.c, 400 :: 		
;__Lib_I2C_12.c, 406 :: 		
L_I2Cx_Read69:
;__Lib_I2C_12.c, 407 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x0956	0xE7EC    B	L_I2Cx_Read67
L_I2Cx_Read68:
;__Lib_I2C_12.c, 408 :: 		
0x0958	0xF2010414  ADDW	R4, R1, #20
0x095C	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_12.c, 409 :: 		
0x095E	0xBF00    NOP
;__Lib_I2C_12.c, 410 :: 		
0x0960	0xF2010418  ADDW	R4, R1, #24
0x0964	0x6824    LDR	R4, [R4, #0]
0x0966	0x0424    LSLS	R4, R4, #16
0x0968	0x4320    ORRS	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_12.c, 411 :: 		
0x096A	0x2500    MOVS	R5, #0
0x096C	0x680C    LDR	R4, [R1, #0]
0x096E	0xF365248A  BFI	R4, R5, #10, #1
0x0972	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 413 :: 		
0x0974	0x4C60    LDR	R4, [PC, #384]
; timeout start address is: 28 (R7)
0x0976	0x6827    LDR	R7, [R4, #0]
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 414 :: 		
L_I2Cx_Read71:
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
0x0978	0xF2010414  ADDW	R4, R1, #20
0x097C	0x6825    LDR	R5, [R4, #0]
0x097E	0xF3C50480  UBFX	R4, R5, #2, #1
0x0982	0xB964    CBNZ	R4, L_I2Cx_Read72
;__Lib_I2C_12.c, 415 :: 		
0x0984	0x4C5C    LDR	R4, [PC, #368]
0x0986	0x6824    LDR	R4, [R4, #0]
0x0988	0xB144    CBZ	R4, L__I2Cx_Read136
;__Lib_I2C_12.c, 416 :: 		
0x098A	0xB927    CBNZ	R7, L_I2Cx_Read74
; buf end address is: 8 (R2)
; i end address is: 24 (R6)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
; timeout end address is: 28 (R7)
;__Lib_I2C_12.c, 417 :: 		
0x098C	0x2003    MOVS	R0, #3
0x098E	0x4C56    LDR	R4, [PC, #344]
0x0990	0x6824    LDR	R4, [R4, #0]
0x0992	0x47A0    BLX	R4
;__Lib_I2C_12.c, 418 :: 		
0x0994	0xE132    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 419 :: 		
L_I2Cx_Read74:
;__Lib_I2C_12.c, 420 :: 		
; timeout start address is: 28 (R7)
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
0x0996	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0998	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 421 :: 		
0x099A	0xE7FF    B	L_I2Cx_Read73
L__I2Cx_Read136:
;__Lib_I2C_12.c, 415 :: 		
;__Lib_I2C_12.c, 421 :: 		
L_I2Cx_Read73:
;__Lib_I2C_12.c, 422 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x099C	0xE7EC    B	L_I2Cx_Read71
L_I2Cx_Read72:
;__Lib_I2C_12.c, 423 :: 		
0x099E	0x2B01    CMP	R3, #1
0x09A0	0xD105    BNE	L_I2Cx_Read75
;__Lib_I2C_12.c, 424 :: 		
0x09A2	0x2501    MOVS	R5, #1
0x09A4	0x680C    LDR	R4, [R1, #0]
0x09A6	0xF3652449  BFI	R4, R5, #9, #1
0x09AA	0x600C    STR	R4, [R1, #0]
0x09AC	0xE004    B	L_I2Cx_Read76
L_I2Cx_Read75:
;__Lib_I2C_12.c, 426 :: 		
0x09AE	0x2501    MOVS	R5, #1
0x09B0	0x680C    LDR	R4, [R1, #0]
0x09B2	0xF3652408  BFI	R4, R5, #8, #1
0x09B6	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 427 :: 		
L_I2Cx_Read76:
;__Lib_I2C_12.c, 428 :: 		
0x09B8	0x1995    ADDS	R5, R2, R6
0x09BA	0xF2010410  ADDW	R4, R1, #16
0x09BE	0x6824    LDR	R4, [R4, #0]
0x09C0	0x702C    STRB	R4, [R5, #0]
0x09C2	0x1C74    ADDS	R4, R6, #1
; i end address is: 24 (R6)
;__Lib_I2C_12.c, 429 :: 		
0x09C4	0x1915    ADDS	R5, R2, R4
; buf end address is: 8 (R2)
0x09C6	0xF2010410  ADDW	R4, R1, #16
0x09CA	0x6824    LDR	R4, [R4, #0]
0x09CC	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 430 :: 		
0x09CE	0x2B01    CMP	R3, #1
0x09D0	0xD114    BNE	L_I2Cx_Read77
; END_mode end address is: 12 (R3)
;__Lib_I2C_12.c, 431 :: 		
0x09D2	0x4C49    LDR	R4, [PC, #292]
; timeout start address is: 8 (R2)
0x09D4	0x6822    LDR	R2, [R4, #0]
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 432 :: 		
L_I2Cx_Read78:
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x09D6	0x680D    LDR	R5, [R1, #0]
0x09D8	0xF3C52440  UBFX	R4, R5, #9, #1
0x09DC	0xB964    CBNZ	R4, L_I2Cx_Read79
;__Lib_I2C_12.c, 433 :: 		
0x09DE	0x4C46    LDR	R4, [PC, #280]
0x09E0	0x6824    LDR	R4, [R4, #0]
0x09E2	0xB144    CBZ	R4, L__I2Cx_Read137
;__Lib_I2C_12.c, 434 :: 		
0x09E4	0xB922    CBNZ	R2, L_I2Cx_Read81
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 435 :: 		
0x09E6	0x2003    MOVS	R0, #3
0x09E8	0x4C3F    LDR	R4, [PC, #252]
0x09EA	0x6824    LDR	R4, [R4, #0]
0x09EC	0x47A0    BLX	R4
;__Lib_I2C_12.c, 436 :: 		
0x09EE	0xE105    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 437 :: 		
L_I2Cx_Read81:
;__Lib_I2C_12.c, 438 :: 		
; I2C_BASE start address is: 4 (R1)
; timeout start address is: 8 (R2)
0x09F0	0x1E50    SUBS	R0, R2, #1
; timeout end address is: 8 (R2)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x09F2	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 439 :: 		
0x09F4	0xE7FF    B	L_I2Cx_Read80
L__I2Cx_Read137:
;__Lib_I2C_12.c, 433 :: 		
;__Lib_I2C_12.c, 439 :: 		
L_I2Cx_Read80:
;__Lib_I2C_12.c, 440 :: 		
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x09F6	0xE7EE    B	L_I2Cx_Read78
L_I2Cx_Read79:
;__Lib_I2C_12.c, 441 :: 		
0x09F8	0x4608    MOV	R0, R1
0x09FA	0xE013    B	L_I2Cx_Read82
L_I2Cx_Read77:
;__Lib_I2C_12.c, 443 :: 		
0x09FC	0x4C3E    LDR	R4, [PC, #248]
; timeout start address is: 8 (R2)
0x09FE	0x6822    LDR	R2, [R4, #0]
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 444 :: 		
L_I2Cx_Read83:
; timeout start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x0A00	0x680D    LDR	R5, [R1, #0]
0x0A02	0xF3C52400  UBFX	R4, R5, #8, #1
0x0A06	0xB964    CBNZ	R4, L_I2Cx_Read84
;__Lib_I2C_12.c, 445 :: 		
0x0A08	0x4C3B    LDR	R4, [PC, #236]
0x0A0A	0x6824    LDR	R4, [R4, #0]
0x0A0C	0xB144    CBZ	R4, L__I2Cx_Read138
;__Lib_I2C_12.c, 446 :: 		
0x0A0E	0xB922    CBNZ	R2, L_I2Cx_Read86
; timeout end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 447 :: 		
0x0A10	0x2003    MOVS	R0, #3
0x0A12	0x4C35    LDR	R4, [PC, #212]
0x0A14	0x6824    LDR	R4, [R4, #0]
0x0A16	0x47A0    BLX	R4
;__Lib_I2C_12.c, 448 :: 		
0x0A18	0xE0F0    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 449 :: 		
L_I2Cx_Read86:
;__Lib_I2C_12.c, 450 :: 		
; I2C_BASE start address is: 4 (R1)
; timeout start address is: 8 (R2)
0x0A1A	0x1E50    SUBS	R0, R2, #1
; timeout end address is: 8 (R2)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0A1C	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 451 :: 		
0x0A1E	0xE7FF    B	L_I2Cx_Read85
L__I2Cx_Read138:
;__Lib_I2C_12.c, 445 :: 		
;__Lib_I2C_12.c, 451 :: 		
L_I2Cx_Read85:
;__Lib_I2C_12.c, 452 :: 		
; timeout start address is: 8 (R2)
; timeout end address is: 8 (R2)
0x0A20	0xE7EE    B	L_I2Cx_Read83
L_I2Cx_Read84:
;__Lib_I2C_12.c, 453 :: 		
0x0A22	0x4608    MOV	R0, R1
L_I2Cx_Read82:
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 455 :: 		
; I2C_BASE start address is: 0 (R0)
0x0A24	0x2500    MOVS	R5, #0
0x0A26	0x6804    LDR	R4, [R0, #0]
0x0A28	0xF36524CB  BFI	R4, R5, #11, #1
0x0A2C	0x6004    STR	R4, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 457 :: 		
0x0A2E	0xE0E5    B	L_I2Cx_Read44
;__Lib_I2C_12.c, 459 :: 		
L_I2Cx_Read87:
;__Lib_I2C_12.c, 460 :: 		
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; count start address is: 32 (R8)
; slave_address start address is: 28 (R7)
0x0A30	0x2501    MOVS	R5, #1
0x0A32	0x680C    LDR	R4, [R1, #0]
0x0A34	0xF365248A  BFI	R4, R5, #10, #1
0x0A38	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 461 :: 		
0x0A3A	0xF2010510  ADDW	R5, R1, #16
0x0A3E	0x007C    LSLS	R4, R7, #1
0x0A40	0xB2A4    UXTH	R4, R4
; slave_address end address is: 28 (R7)
0x0A42	0xF0440401  ORR	R4, R4, #1
0x0A46	0xB2A4    UXTH	R4, R4
0x0A48	0x602C    STR	R4, [R5, #0]
; count end address is: 32 (R8)
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
0x0A4A	0x4646    MOV	R6, R8
0x0A4C	0x46C8    MOV	R8, R9
0x0A4E	0x4689    MOV	R9, R1
0x0A50	0x4617    MOV	R7, R2
0x0A52	0x461D    MOV	R5, R3
;__Lib_I2C_12.c, 462 :: 		
L_I2Cx_Read88:
; timeout start address is: 32 (R8)
; END_mode start address is: 20 (R5)
; count start address is: 24 (R6)
; buf start address is: 28 (R7)
; I2C_BASE start address is: 36 (R9)
0x0A54	0x492A    LDR	R1, [PC, #168]
0x0A56	0x4648    MOV	R0, R9
0x0A58	0xF7FFFD0C  BL	_ChekXForEvent+0
0x0A5C	0xB978    CBNZ	R0, L_I2Cx_Read89
;__Lib_I2C_12.c, 463 :: 		
0x0A5E	0x4C26    LDR	R4, [PC, #152]
0x0A60	0x6824    LDR	R4, [R4, #0]
0x0A62	0xB15C    CBZ	R4, L__I2Cx_Read139
;__Lib_I2C_12.c, 464 :: 		
0x0A64	0xF1B80F00  CMP	R8, #0
0x0A68	0xD104    BNE	L_I2Cx_Read91
; END_mode end address is: 20 (R5)
; count end address is: 24 (R6)
; I2C_BASE end address is: 36 (R9)
; timeout end address is: 32 (R8)
; buf end address is: 28 (R7)
;__Lib_I2C_12.c, 465 :: 		
0x0A6A	0x2003    MOVS	R0, #3
0x0A6C	0x4C1E    LDR	R4, [PC, #120]
0x0A6E	0x6824    LDR	R4, [R4, #0]
0x0A70	0x47A0    BLX	R4
;__Lib_I2C_12.c, 466 :: 		
0x0A72	0xE0C3    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 467 :: 		
L_I2Cx_Read91:
;__Lib_I2C_12.c, 468 :: 		
; buf start address is: 28 (R7)
; timeout start address is: 32 (R8)
; I2C_BASE start address is: 36 (R9)
; count start address is: 24 (R6)
; END_mode start address is: 20 (R5)
0x0A74	0xF1A80001  SUB	R0, R8, #1
; timeout end address is: 32 (R8)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0A78	0x4680    MOV	R8, R0
;__Lib_I2C_12.c, 469 :: 		
0x0A7A	0xE7FF    B	L_I2Cx_Read90
L__I2Cx_Read139:
;__Lib_I2C_12.c, 463 :: 		
;__Lib_I2C_12.c, 469 :: 		
L_I2Cx_Read90:
;__Lib_I2C_12.c, 470 :: 		
; timeout start address is: 32 (R8)
; timeout end address is: 32 (R8)
0x0A7C	0xE7EA    B	L_I2Cx_Read88
L_I2Cx_Read89:
;__Lib_I2C_12.c, 471 :: 		
; i start address is: 4 (R1)
0x0A7E	0x2100    MOVS	R1, #0
; END_mode end address is: 20 (R5)
; count end address is: 24 (R6)
; I2C_BASE end address is: 36 (R9)
; i end address is: 4 (R1)
; buf end address is: 28 (R7)
0x0A80	0x46A8    MOV	R8, R5
0x0A82	0x464A    MOV	R2, R9
0x0A84	0x46B1    MOV	R9, R6
0x0A86	0x463B    MOV	R3, R7
;__Lib_I2C_12.c, 472 :: 		
L_I2Cx_Read92:
; i start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
; count start address is: 36 (R9)
; END_mode start address is: 32 (R8)
0x0A88	0xF1A90403  SUB	R4, R9, #3
0x0A8C	0x42A1    CMP	R1, R4
0x0A8E	0xD222    BCS	L_I2Cx_Read93
;__Lib_I2C_12.c, 473 :: 		
0x0A90	0x4C19    LDR	R4, [PC, #100]
; timeout start address is: 20 (R5)
0x0A92	0x6825    LDR	R5, [R4, #0]
; buf end address is: 12 (R3)
; count end address is: 36 (R9)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; END_mode end address is: 32 (R8)
; timeout end address is: 20 (R5)
0x0A94	0x468A    MOV	R10, R1
0x0A96	0x4617    MOV	R7, R2
0x0A98	0x461E    MOV	R6, R3
;__Lib_I2C_12.c, 474 :: 		
L_I2Cx_Read94:
; timeout start address is: 20 (R5)
; END_mode start address is: 32 (R8)
; count start address is: 36 (R9)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 28 (R7)
; i start address is: 40 (R10)
0x0A9A	0x4918    LDR	R1, [PC, #96]
0x0A9C	0x4638    MOV	R0, R7
0x0A9E	0xF7FFFCE9  BL	_ChekXForEvent+0
0x0AA2	0xB960    CBNZ	R0, L_I2Cx_Read95
;__Lib_I2C_12.c, 475 :: 		
0x0AA4	0x4C14    LDR	R4, [PC, #80]
0x0AA6	0x6824    LDR	R4, [R4, #0]
0x0AA8	0xB144    CBZ	R4, L__I2Cx_Read140
;__Lib_I2C_12.c, 476 :: 		
0x0AAA	0xB925    CBNZ	R5, L_I2Cx_Read97
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; i end address is: 40 (R10)
; buf end address is: 24 (R6)
; END_mode end address is: 32 (R8)
; timeout end address is: 20 (R5)
;__Lib_I2C_12.c, 477 :: 		
0x0AAC	0x2003    MOVS	R0, #3
0x0AAE	0x4C0E    LDR	R4, [PC, #56]
0x0AB0	0x6824    LDR	R4, [R4, #0]
0x0AB2	0x47A0    BLX	R4
;__Lib_I2C_12.c, 478 :: 		
0x0AB4	0xE0A2    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 479 :: 		
L_I2Cx_Read97:
;__Lib_I2C_12.c, 480 :: 		
; timeout start address is: 20 (R5)
; END_mode start address is: 32 (R8)
; buf start address is: 24 (R6)
; i start address is: 40 (R10)
; I2C_BASE start address is: 28 (R7)
; count start address is: 36 (R9)
0x0AB6	0x1E68    SUBS	R0, R5, #1
; timeout end address is: 20 (R5)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0AB8	0x4605    MOV	R5, R0
;__Lib_I2C_12.c, 481 :: 		
0x0ABA	0xE7FF    B	L_I2Cx_Read96
L__I2Cx_Read140:
;__Lib_I2C_12.c, 475 :: 		
;__Lib_I2C_12.c, 481 :: 		
L_I2Cx_Read96:
;__Lib_I2C_12.c, 482 :: 		
; timeout start address is: 20 (R5)
; timeout end address is: 20 (R5)
0x0ABC	0xE7ED    B	L_I2Cx_Read94
L_I2Cx_Read95:
;__Lib_I2C_12.c, 483 :: 		
0x0ABE	0xEB06050A  ADD	R5, R6, R10, LSL #0
0x0AC2	0xF2070410  ADDW	R4, R7, #16
0x0AC6	0x6824    LDR	R4, [R4, #0]
0x0AC8	0x702C    STRB	R4, [R5, #0]
0x0ACA	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 4 (R1)
0x0ACE	0x4621    MOV	R1, R4
;__Lib_I2C_12.c, 484 :: 		
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 24 (R6)
0x0AD0	0x4633    MOV	R3, R6
0x0AD2	0x463A    MOV	R2, R7
0x0AD4	0xE7D8    B	L_I2Cx_Read92
L_I2Cx_Read93:
;__Lib_I2C_12.c, 485 :: 		
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
0x0AD6	0x4C08    LDR	R4, [PC, #32]
0x0AD8	0xF000B814  B	#40
0x0ADC	0x54004000  	I2C1_CR1+0
0x0AE0	0x00302000  	__Lib_I2C_12__I2C1_TIMEOUT+0
0x0AE4	0x00BC2000  	_I2C1_Timeout_Ptr+0
0x0AE8	0x00B82000  	_I2Cx_Timeout_Ptr+0
0x0AEC	0x58004000  	I2C2_CR1+0
0x0AF0	0x00342000  	__Lib_I2C_12__I2C2_TIMEOUT+0
0x0AF4	0x00C02000  	_I2C2_Timeout_Ptr+0
0x0AF8	0x00382000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x0AFC	0x00400003  	#196672
0x0B00	0x00020003  	#196610
; timeout start address is: 28 (R7)
0x0B04	0x6827    LDR	R7, [R4, #0]
; buf end address is: 12 (R3)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
; timeout end address is: 28 (R7)
; END_mode end address is: 32 (R8)
0x0B06	0x9301    STR	R3, [SP, #4]
0x0B08	0x460B    MOV	R3, R1
0x0B0A	0x4616    MOV	R6, R2
0x0B0C	0x4642    MOV	R2, R8
0x0B0E	0x9901    LDR	R1, [SP, #4]
;__Lib_I2C_12.c, 486 :: 		
L_I2Cx_Read98:
; timeout start address is: 28 (R7)
; END_mode start address is: 8 (R2)
; buf start address is: 4 (R1)
; I2C_BASE start address is: 24 (R6)
; i start address is: 12 (R3)
0x0B10	0xF2060414  ADDW	R4, R6, #20
0x0B14	0x6825    LDR	R5, [R4, #0]
0x0B16	0xF3C50480  UBFX	R4, R5, #2, #1
0x0B1A	0xB964    CBNZ	R4, L_I2Cx_Read99
;__Lib_I2C_12.c, 487 :: 		
0x0B1C	0x4C39    LDR	R4, [PC, #228]
0x0B1E	0x6824    LDR	R4, [R4, #0]
0x0B20	0xB144    CBZ	R4, L__I2Cx_Read141
;__Lib_I2C_12.c, 488 :: 		
0x0B22	0xB927    CBNZ	R7, L_I2Cx_Read101
; END_mode end address is: 8 (R2)
; i end address is: 12 (R3)
; buf end address is: 4 (R1)
; timeout end address is: 28 (R7)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 489 :: 		
0x0B24	0x2003    MOVS	R0, #3
0x0B26	0x4C38    LDR	R4, [PC, #224]
0x0B28	0x6824    LDR	R4, [R4, #0]
0x0B2A	0x47A0    BLX	R4
;__Lib_I2C_12.c, 490 :: 		
0x0B2C	0xE066    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 491 :: 		
L_I2Cx_Read101:
;__Lib_I2C_12.c, 492 :: 		
; I2C_BASE start address is: 24 (R6)
; timeout start address is: 28 (R7)
; buf start address is: 4 (R1)
; i start address is: 12 (R3)
; END_mode start address is: 8 (R2)
0x0B2E	0x1E78    SUBS	R0, R7, #1
; timeout end address is: 28 (R7)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0B30	0x4607    MOV	R7, R0
;__Lib_I2C_12.c, 493 :: 		
0x0B32	0xE7FF    B	L_I2Cx_Read100
L__I2Cx_Read141:
;__Lib_I2C_12.c, 487 :: 		
;__Lib_I2C_12.c, 493 :: 		
L_I2Cx_Read100:
;__Lib_I2C_12.c, 494 :: 		
; timeout start address is: 28 (R7)
; timeout end address is: 28 (R7)
0x0B34	0xE7EC    B	L_I2Cx_Read98
L_I2Cx_Read99:
;__Lib_I2C_12.c, 495 :: 		
0x0B36	0x2500    MOVS	R5, #0
0x0B38	0x6834    LDR	R4, [R6, #0]
0x0B3A	0xF365248A  BFI	R4, R5, #10, #1
0x0B3E	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 496 :: 		
0x0B40	0x18CD    ADDS	R5, R1, R3
0x0B42	0xF2060410  ADDW	R4, R6, #16
0x0B46	0x6824    LDR	R4, [R4, #0]
0x0B48	0x702C    STRB	R4, [R5, #0]
0x0B4A	0x1C58    ADDS	R0, R3, #1
; i end address is: 12 (R3)
; i start address is: 0 (R0)
;__Lib_I2C_12.c, 498 :: 		
0x0B4C	0x4C2D    LDR	R4, [PC, #180]
; timeout start address is: 12 (R3)
0x0B4E	0x6823    LDR	R3, [R4, #0]
; END_mode end address is: 8 (R2)
; timeout end address is: 12 (R3)
; i end address is: 0 (R0)
; buf end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
0x0B50	0x4617    MOV	R7, R2
0x0B52	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 499 :: 		
L_I2Cx_Read102:
; timeout start address is: 12 (R3)
; i start address is: 8 (R2)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 4 (R1)
; END_mode start address is: 28 (R7)
0x0B54	0xF2060414  ADDW	R4, R6, #20
0x0B58	0x6825    LDR	R5, [R4, #0]
0x0B5A	0xF3C50480  UBFX	R4, R5, #2, #1
0x0B5E	0xB964    CBNZ	R4, L_I2Cx_Read103
;__Lib_I2C_12.c, 500 :: 		
0x0B60	0x4C28    LDR	R4, [PC, #160]
0x0B62	0x6824    LDR	R4, [R4, #0]
0x0B64	0xB144    CBZ	R4, L__I2Cx_Read142
;__Lib_I2C_12.c, 501 :: 		
0x0B66	0xB923    CBNZ	R3, L_I2Cx_Read105
; END_mode end address is: 28 (R7)
; timeout end address is: 12 (R3)
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 502 :: 		
0x0B68	0x2003    MOVS	R0, #3
0x0B6A	0x4C27    LDR	R4, [PC, #156]
0x0B6C	0x6824    LDR	R4, [R4, #0]
0x0B6E	0x47A0    BLX	R4
;__Lib_I2C_12.c, 503 :: 		
0x0B70	0xE044    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 504 :: 		
L_I2Cx_Read105:
;__Lib_I2C_12.c, 505 :: 		
; I2C_BASE start address is: 24 (R6)
; i start address is: 8 (R2)
; buf start address is: 4 (R1)
; timeout start address is: 12 (R3)
; END_mode start address is: 28 (R7)
0x0B72	0x1E58    SUBS	R0, R3, #1
; timeout end address is: 12 (R3)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0B74	0x4603    MOV	R3, R0
;__Lib_I2C_12.c, 506 :: 		
0x0B76	0xE7FF    B	L_I2Cx_Read104
L__I2Cx_Read142:
;__Lib_I2C_12.c, 500 :: 		
;__Lib_I2C_12.c, 506 :: 		
L_I2Cx_Read104:
;__Lib_I2C_12.c, 507 :: 		
; timeout start address is: 12 (R3)
; timeout end address is: 12 (R3)
0x0B78	0xE7EC    B	L_I2Cx_Read102
L_I2Cx_Read103:
;__Lib_I2C_12.c, 508 :: 		
0x0B7A	0x2F01    CMP	R7, #1
0x0B7C	0xD107    BNE	L_I2Cx_Read106
; END_mode end address is: 28 (R7)
;__Lib_I2C_12.c, 509 :: 		
0x0B7E	0x2501    MOVS	R5, #1
0x0B80	0x6834    LDR	R4, [R6, #0]
0x0B82	0xF3652449  BFI	R4, R5, #9, #1
0x0B86	0x6034    STR	R4, [R6, #0]
0x0B88	0x4610    MOV	R0, R2
0x0B8A	0x4632    MOV	R2, R6
0x0B8C	0xE021    B	L_I2Cx_Read107
L_I2Cx_Read106:
;__Lib_I2C_12.c, 511 :: 		
0x0B8E	0x2501    MOVS	R5, #1
0x0B90	0x6834    LDR	R4, [R6, #0]
0x0B92	0xF3652408  BFI	R4, R5, #8, #1
0x0B96	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 513 :: 		
0x0B98	0x4C1A    LDR	R4, [PC, #104]
; timeout start address is: 32 (R8)
0x0B9A	0xF8D48000  LDR	R8, [R4, #0]
; timeout end address is: 32 (R8)
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
0x0B9E	0x4617    MOV	R7, R2
0x0BA0	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 514 :: 		
L_I2Cx_Read108:
; timeout start address is: 32 (R8)
; buf start address is: 20 (R5)
; I2C_BASE start address is: 24 (R6)
; i start address is: 28 (R7)
0x0BA2	0x491A    LDR	R1, [PC, #104]
0x0BA4	0x4630    MOV	R0, R6
0x0BA6	0xF7FFFC65  BL	_ChekXForEvent+0
0x0BAA	0xB978    CBNZ	R0, L_I2Cx_Read109
;__Lib_I2C_12.c, 515 :: 		
0x0BAC	0x4C15    LDR	R4, [PC, #84]
0x0BAE	0x6824    LDR	R4, [R4, #0]
0x0BB0	0xB15C    CBZ	R4, L__I2Cx_Read143
;__Lib_I2C_12.c, 516 :: 		
0x0BB2	0xF1B80F00  CMP	R8, #0
0x0BB6	0xD104    BNE	L_I2Cx_Read111
; buf end address is: 20 (R5)
; i end address is: 28 (R7)
; timeout end address is: 32 (R8)
; I2C_BASE end address is: 24 (R6)
;__Lib_I2C_12.c, 517 :: 		
0x0BB8	0x2003    MOVS	R0, #3
0x0BBA	0x4C13    LDR	R4, [PC, #76]
0x0BBC	0x6824    LDR	R4, [R4, #0]
0x0BBE	0x47A0    BLX	R4
;__Lib_I2C_12.c, 518 :: 		
0x0BC0	0xE01C    B	L_end_I2Cx_Read
;__Lib_I2C_12.c, 519 :: 		
L_I2Cx_Read111:
;__Lib_I2C_12.c, 520 :: 		
; I2C_BASE start address is: 24 (R6)
; timeout start address is: 32 (R8)
; i start address is: 28 (R7)
; buf start address is: 20 (R5)
0x0BC2	0xF1A80001  SUB	R0, R8, #1
; timeout end address is: 32 (R8)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x0BC6	0x4680    MOV	R8, R0
;__Lib_I2C_12.c, 521 :: 		
0x0BC8	0xE7FF    B	L_I2Cx_Read110
L__I2Cx_Read143:
;__Lib_I2C_12.c, 515 :: 		
;__Lib_I2C_12.c, 521 :: 		
L_I2Cx_Read110:
;__Lib_I2C_12.c, 522 :: 		
; timeout start address is: 32 (R8)
; timeout end address is: 32 (R8)
0x0BCA	0xE7EA    B	L_I2Cx_Read108
L_I2Cx_Read109:
;__Lib_I2C_12.c, 523 :: 		
0x0BCC	0x4629    MOV	R1, R5
; i end address is: 28 (R7)
; I2C_BASE end address is: 24 (R6)
0x0BCE	0x4632    MOV	R2, R6
0x0BD0	0x4638    MOV	R0, R7
L_I2Cx_Read107:
; buf end address is: 20 (R5)
;__Lib_I2C_12.c, 524 :: 		
; i start address is: 0 (R0)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 4 (R1)
0x0BD2	0x180D    ADDS	R5, R1, R0
0x0BD4	0xF2020410  ADDW	R4, R2, #16
0x0BD8	0x6824    LDR	R4, [R4, #0]
0x0BDA	0x702C    STRB	R4, [R5, #0]
0x0BDC	0x1C44    ADDS	R4, R0, #1
; i end address is: 0 (R0)
;__Lib_I2C_12.c, 525 :: 		
0x0BDE	0x190D    ADDS	R5, R1, R4
; buf end address is: 4 (R1)
0x0BE0	0xF2020410  ADDW	R4, R2, #16
; I2C_BASE end address is: 8 (R2)
0x0BE4	0x6824    LDR	R4, [R4, #0]
0x0BE6	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 526 :: 		
0x0BE8	0xE008    B	L_I2Cx_Read44
;__Lib_I2C_12.c, 528 :: 		
L_I2Cx_Read43:
; I2C_BASE start address is: 4 (R1)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
; buf start address is: 8 (R2)
; timeout start address is: 36 (R9)
; count start address is: 32 (R8)
; slave_address start address is: 28 (R7)
0x0BEA	0xF1B80F01  CMP	R8, #1
0x0BEE	0xF43FAE07  BEQ	L_I2Cx_Read45
0x0BF2	0xF1B80F02  CMP	R8, #2
0x0BF6	0xF43FAE89  BEQ	L_I2Cx_Read66
; i end address is: 24 (R6)
0x0BFA	0xE719    B	L_I2Cx_Read87
; slave_address end address is: 28 (R7)
; count end address is: 32 (R8)
; timeout end address is: 36 (R9)
; buf end address is: 8 (R2)
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
L_I2Cx_Read44:
;__Lib_I2C_12.c, 529 :: 		
L_end_I2Cx_Read:
0x0BFC	0xF8DDE000  LDR	LR, [SP, #0]
0x0C00	0xB002    ADD	SP, SP, #8
0x0C02	0x4770    BX	LR
0x0C04	0x00382000  	__Lib_I2C_12__I2Cx_TIMEOUT+0
0x0C08	0x00B82000  	_I2Cx_Timeout_Ptr+0
0x0C0C	0x00010003  	#196609
; end of _I2Cx_Read
_MPU6050_Read:
;Practica2_MPU6050.c, 166 :: 		int MPU6050_Read(unsigned short addr, int raddr){
; raddr start address is: 4 (R1)
0x1354	0xB082    SUB	SP, SP, #8
0x1356	0xF8CDE000  STR	LR, [SP, #0]
0x135A	0xF88D0004  STRB	R0, [SP, #4]
; raddr end address is: 4 (R1)
; raddr start address is: 4 (R1)
;Practica2_MPU6050.c, 168 :: 		buf[0] = raddr;
0x135E	0x4A0D    LDR	R2, [PC, #52]
0x1360	0x7011    STRB	R1, [R2, #0]
; raddr end address is: 4 (R1)
;Practica2_MPU6050.c, 170 :: 		I2C1_Start();
0x1362	0xF7FFFA1B  BL	_I2C1_Start+0
;Practica2_MPU6050.c, 172 :: 		I2C1_Write(addr,  buf, 1, END_MODE_RESTART);
0x1366	0xF2400300  MOVW	R3, #0
0x136A	0x2201    MOVS	R2, #1
0x136C	0x4909    LDR	R1, [PC, #36]
0x136E	0xF89D0004  LDRB	R0, [SP, #4]
0x1372	0xF7FFFCB1  BL	_I2C1_Write+0
;Practica2_MPU6050.c, 174 :: 		I2C1_Read (addr,  buf, 2, END_MODE_STOP);
0x1376	0xF2400301  MOVW	R3, #1
0x137A	0x2202    MOVS	R2, #2
0x137C	0x4905    LDR	R1, [PC, #20]
0x137E	0xF89D0004  LDRB	R0, [SP, #4]
0x1382	0xF7FFFD6B  BL	_I2C1_Read+0
;Practica2_MPU6050.c, 176 :: 		return buf[0];
0x1386	0x4A03    LDR	R2, [PC, #12]
0x1388	0x7810    LDRB	R0, [R2, #0]
;Practica2_MPU6050.c, 178 :: 		}
L_end_MPU6050_Read:
0x138A	0xF8DDE000  LDR	LR, [SP, #0]
0x138E	0xB002    ADD	SP, SP, #8
0x1390	0x4770    BX	LR
0x1392	0xBF00    NOP
0x1394	0x003C2000  	_buf+0
; end of _MPU6050_Read
_IntToStr:
;__Lib_Conversions.c, 211 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x12E4	0xB081    SUB	SP, SP, #4
0x12E6	0xF8CDE000  STR	LR, [SP, #0]
0x12EA	0x460E    MOV	R6, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 24 (R6)
;__Lib_Conversions.c, 217 :: 		
; negative start address is: 4 (R1)
0x12EC	0x2100    MOVS	R1, #0
;__Lib_Conversions.c, 218 :: 		
; inword start address is: 12 (R3)
0x12EE	0xB283    UXTH	R3, R0
;__Lib_Conversions.c, 219 :: 		
0x12F0	0x2800    CMP	R0, #0
0x12F2	0xDA05    BGE	L__IntToStr415
; inword end address is: 12 (R3)
;__Lib_Conversions.c, 220 :: 		
0x12F4	0x2101    MOVS	R1, #1
;__Lib_Conversions.c, 221 :: 		
0x12F6	0x4240    RSBS	R0, R0, #0
0x12F8	0xB280    UXTH	R0, R0
; input end address is: 0 (R0)
; inword start address is: 0 (R0)
0x12FA	0xB280    UXTH	R0, R0
; negative end address is: 4 (R1)
; inword end address is: 0 (R0)
0x12FC	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
0x12FE	0xE001    B	L_IntToStr37
L__IntToStr415:
;__Lib_Conversions.c, 219 :: 		
0x1300	0xB298    UXTH	R0, R3
0x1302	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
L_IntToStr37:
;__Lib_Conversions.c, 223 :: 		
; inword start address is: 0 (R0)
; negative start address is: 28 (R7)
0x1304	0x4631    MOV	R1, R6
; inword end address is: 0 (R0)
0x1306	0xF7FFFD81  BL	_WordToStr+0
;__Lib_Conversions.c, 225 :: 		
; i start address is: 4 (R1)
0x130A	0x2106    MOVS	R1, #6
; output end address is: 24 (R6)
; negative end address is: 28 (R7)
; i end address is: 4 (R1)
0x130C	0x4634    MOV	R4, R6
0x130E	0xB2B8    UXTH	R0, R7
;__Lib_Conversions.c, 226 :: 		
L_IntToStr38:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 16 (R4)
0x1310	0x2900    CMP	R1, #0
0x1312	0xD908    BLS	L_IntToStr39
;__Lib_Conversions.c, 227 :: 		
0x1314	0x1863    ADDS	R3, R4, R1
0x1316	0x1E4A    SUBS	R2, R1, #1
0x1318	0xB292    UXTH	R2, R2
0x131A	0x18A2    ADDS	R2, R4, R2
0x131C	0x7812    LDRB	R2, [R2, #0]
0x131E	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 228 :: 		
0x1320	0x1E49    SUBS	R1, R1, #1
0x1322	0xB289    UXTH	R1, R1
;__Lib_Conversions.c, 229 :: 		
; i end address is: 4 (R1)
0x1324	0xE7F4    B	L_IntToStr38
L_IntToStr39:
;__Lib_Conversions.c, 230 :: 		
0x1326	0x2220    MOVS	R2, #32
0x1328	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 231 :: 		
0x132A	0xB170    CBZ	R0, L_IntToStr40
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 232 :: 		
; i start address is: 0 (R0)
0x132C	0x2000    MOVS	R0, #0
; output end address is: 16 (R4)
; i end address is: 0 (R0)
0x132E	0xB281    UXTH	R1, R0
0x1330	0x4620    MOV	R0, R4
;__Lib_Conversions.c, 233 :: 		
L_IntToStr41:
; i start address is: 4 (R1)
; output start address is: 0 (R0)
0x1332	0x1842    ADDS	R2, R0, R1
0x1334	0x7812    LDRB	R2, [R2, #0]
0x1336	0x2A20    CMP	R2, #32
0x1338	0xD102    BNE	L_IntToStr42
0x133A	0x1C49    ADDS	R1, R1, #1
0x133C	0xB289    UXTH	R1, R1
0x133E	0xE7F8    B	L_IntToStr41
L_IntToStr42:
;__Lib_Conversions.c, 234 :: 		
0x1340	0x1E4A    SUBS	R2, R1, #1
0x1342	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
;__Lib_Conversions.c, 235 :: 		
0x1344	0x1883    ADDS	R3, R0, R2
; output end address is: 0 (R0)
0x1346	0x222D    MOVS	R2, #45
0x1348	0x701A    STRB	R2, [R3, #0]
L_IntToStr40:
;__Lib_Conversions.c, 236 :: 		
L_end_IntToStr:
0x134A	0xF8DDE000  LDR	LR, [SP, #0]
0x134E	0xB001    ADD	SP, SP, #4
0x1350	0x4770    BX	LR
; end of _IntToStr
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x0E0C	0xB081    SUB	SP, SP, #4
0x0E0E	0x460A    MOV	R2, R1
0x0E10	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0x0E12	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x0E14	0xB28D    UXTH	R5, R1
0x0E16	0x4611    MOV	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x0E18	0x2805    CMP	R0, #5
0x0E1A	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x0E1C	0x180B    ADDS	R3, R1, R0
0x0E1E	0x2220    MOVS	R2, #32
0x0E20	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		
0x0E22	0x1C40    ADDS	R0, R0, #1
0x0E24	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		
0x0E26	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0x0E28	0x180B    ADDS	R3, R1, R0
0x0E2A	0x2200    MOVS	R2, #0
0x0E2C	0x701A    STRB	R2, [R3, #0]
0x0E2E	0x1E40    SUBS	R0, R0, #1
0x0E30	0xB2C0    UXTB	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x0E32	0x180C    ADDS	R4, R1, R0
0x0E34	0x230A    MOVS	R3, #10
0x0E36	0xFBB5F2F3  UDIV	R2, R5, R3
0x0E3A	0xFB035212  MLS	R2, R3, R2, R5
0x0E3E	0xB292    UXTH	R2, R2
0x0E40	0x3230    ADDS	R2, #48
0x0E42	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		
0x0E44	0x220A    MOVS	R2, #10
0x0E46	0xFBB5F2F2  UDIV	R2, R5, R2
0x0E4A	0xB292    UXTH	R2, R2
0x0E4C	0xB295    UXTH	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 126 :: 		
0x0E4E	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0x0E50	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x0E52	0x1E40    SUBS	R0, R0, #1
0x0E54	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x0E56	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x0E58	0xB001    ADD	SP, SP, #4
0x0E5A	0x4770    BX	LR
; end of _WordToStr
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 385 :: 		
0x16DC	0xB082    SUB	SP, SP, #8
0x16DE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 389 :: 		
; ulRCC_CR start address is: 8 (R2)
0x16E2	0x4A37    LDR	R2, [PC, #220]
;__Lib_System_101_102_103.c, 390 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x16E4	0x4B37    LDR	R3, [PC, #220]
;__Lib_System_101_102_103.c, 391 :: 		
; Fosc_kHz start address is: 16 (R4)
0x16E6	0x4C38    LDR	R4, [PC, #224]
;__Lib_System_101_102_103.c, 400 :: 		
0x16E8	0xF00300F0  AND	R0, R3, #240
;__Lib_System_101_102_103.c, 401 :: 		
0x16EC	0x0901    LSRS	R1, R0, #4
;__Lib_System_101_102_103.c, 402 :: 		
0x16EE	0x4837    LDR	R0, [PC, #220]
0x16F0	0x1840    ADDS	R0, R0, R1
0x16F2	0x7800    LDRB	R0, [R0, #0]
; presc start address is: 0 (R0)
;__Lib_System_101_102_103.c, 404 :: 		
0x16F4	0xFA04F100  LSL	R1, R4, R0
; Fosc_kHz end address is: 16 (R4)
; presc end address is: 0 (R0)
; SYS_clk start address is: 16 (R4)
0x16F8	0x460C    MOV	R4, R1
;__Lib_System_101_102_103.c, 406 :: 		
0x16FA	0xF64B3080  MOVW	R0, #48000
0x16FE	0x4281    CMP	R1, R0
0x1700	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
; SYS_clk end address is: 16 (R4)
;__Lib_System_101_102_103.c, 407 :: 		
0x1702	0x4833    LDR	R0, [PC, #204]
0x1704	0x6800    LDR	R0, [R0, #0]
0x1706	0xF0400102  ORR	R1, R0, #2
0x170A	0x4831    LDR	R0, [PC, #196]
0x170C	0x6001    STR	R1, [R0, #0]
0x170E	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
;__Lib_System_101_102_103.c, 408 :: 		
; SYS_clk start address is: 16 (R4)
0x1710	0xF64550C0  MOVW	R0, #24000
0x1714	0x4284    CMP	R4, R0
0x1716	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
; SYS_clk end address is: 16 (R4)
;__Lib_System_101_102_103.c, 409 :: 		
0x1718	0x482D    LDR	R0, [PC, #180]
0x171A	0x6800    LDR	R0, [R0, #0]
0x171C	0xF0400101  ORR	R1, R0, #1
0x1720	0x482B    LDR	R0, [PC, #172]
0x1722	0x6001    STR	R1, [R0, #0]
0x1724	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
;__Lib_System_101_102_103.c, 411 :: 		
0x1726	0x482A    LDR	R0, [PC, #168]
0x1728	0x6801    LDR	R1, [R0, #0]
0x172A	0xF06F0007  MVN	R0, #7
0x172E	0x4001    ANDS	R1, R0
0x1730	0x4827    LDR	R0, [PC, #156]
0x1732	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
;__Lib_System_101_102_103.c, 413 :: 		
0x1734	0xF7FFFDAE  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 415 :: 		
0x1738	0x4826    LDR	R0, [PC, #152]
0x173A	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 416 :: 		
0x173C	0x4826    LDR	R0, [PC, #152]
0x173E	0xEA020100  AND	R1, R2, R0, LSL #0
0x1742	0x4826    LDR	R0, [PC, #152]
0x1744	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 418 :: 		
0x1746	0xF0020001  AND	R0, R2, #1
0x174A	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC249
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x174C	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 419 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x174E	0x4823    LDR	R0, [PC, #140]
0x1750	0x6800    LDR	R0, [R0, #0]
0x1752	0xF0000002  AND	R0, R0, #2
0x1756	0x2800    CMP	R0, #0
0x1758	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC240
;__Lib_System_101_102_103.c, 420 :: 		
0x175A	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
;__Lib_System_101_102_103.c, 421 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x175C	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC249:
;__Lib_System_101_102_103.c, 418 :: 		
0x175E	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 421 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 423 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1760	0xF4023080  AND	R0, R2, #65536
0x1764	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC250
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 424 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x1766	0x481D    LDR	R0, [PC, #116]
0x1768	0x6800    LDR	R0, [R0, #0]
0x176A	0xF4003000  AND	R0, R0, #131072
0x176E	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC243
;__Lib_System_101_102_103.c, 425 :: 		
0x1770	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
;__Lib_System_101_102_103.c, 426 :: 		
0x1772	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x1774	0x460A    MOV	R2, R1
0x1776	0x9901    LDR	R1, [SP, #4]
0x1778	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC241
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC250:
;__Lib_System_101_102_103.c, 423 :: 		
0x177A	0x9101    STR	R1, [SP, #4]
0x177C	0x4611    MOV	R1, R2
0x177E	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 426 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 428 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x1780	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x1784	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC251
;__Lib_System_101_102_103.c, 429 :: 		
0x1786	0x4815    LDR	R0, [PC, #84]
0x1788	0x6800    LDR	R0, [R0, #0]
0x178A	0xF0407180  ORR	R1, R0, #16777216
0x178E	0x4813    LDR	R0, [PC, #76]
0x1790	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x1792	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 430 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 4 (R1)
0x1794	0x4811    LDR	R0, [PC, #68]
0x1796	0x6800    LDR	R0, [R0, #0]
0x1798	0xF0007000  AND	R0, R0, #33554432
0x179C	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC246
;__Lib_System_101_102_103.c, 431 :: 		
0x179E	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 432 :: 		
0x17A0	0x460A    MOV	R2, R1
0x17A2	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC244
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC251:
;__Lib_System_101_102_103.c, 428 :: 		
;__Lib_System_101_102_103.c, 432 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
;__Lib_System_101_102_103.c, 435 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
; ulRCC_CFGR start address is: 8 (R2)
0x17A4	0x480B    LDR	R0, [PC, #44]
0x17A6	0x6800    LDR	R0, [R0, #0]
0x17A8	0xF000010C  AND	R1, R0, #12
0x17AC	0x0090    LSLS	R0, R2, #2
0x17AE	0xF000000C  AND	R0, R0, #12
0x17B2	0x4281    CMP	R1, R0
0x17B4	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC248
;__Lib_System_101_102_103.c, 436 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x17B6	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC247
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 438 :: 		
L_end_InitialSetUpRCCRCC2:
0x17B8	0xF8DDE000  LDR	LR, [SP, #0]
0x17BC	0xB002    ADD	SP, SP, #8
0x17BE	0x4770    BX	LR
0x17C0	0x00810000  	#129
0x17C4	0x00000000  	#0
0x17C8	0x1F400000  	#8000
0x17CC	0x18E60000  	__Lib_System_101_102_103_APBAHBPrescTable+0
0x17D0	0x20004002  	FLASH_ACR+0
0x17D4	0x10044002  	RCC_CFGR+0
0x17D8	0xFFFF000F  	#1048575
0x17DC	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 360 :: 		
0x1294	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 363 :: 		
0x1296	0x480F    LDR	R0, [PC, #60]
0x1298	0x6800    LDR	R0, [R0, #0]
0x129A	0xF0400101  ORR	R1, R0, #1
0x129E	0x480D    LDR	R0, [PC, #52]
0x12A0	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 366 :: 		
0x12A2	0x490D    LDR	R1, [PC, #52]
0x12A4	0x480D    LDR	R0, [PC, #52]
0x12A6	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 369 :: 		
0x12A8	0x480A    LDR	R0, [PC, #40]
0x12AA	0x6801    LDR	R1, [R0, #0]
0x12AC	0x480C    LDR	R0, [PC, #48]
0x12AE	0x4001    ANDS	R1, R0
0x12B0	0x4808    LDR	R0, [PC, #32]
0x12B2	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 372 :: 		
0x12B4	0x4807    LDR	R0, [PC, #28]
0x12B6	0x6801    LDR	R1, [R0, #0]
0x12B8	0xF46F2080  MVN	R0, #262144
0x12BC	0x4001    ANDS	R1, R0
0x12BE	0x4805    LDR	R0, [PC, #20]
0x12C0	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 375 :: 		
0x12C2	0x4806    LDR	R0, [PC, #24]
0x12C4	0x6801    LDR	R1, [R0, #0]
0x12C6	0xF46F00FE  MVN	R0, #8323072
0x12CA	0x4001    ANDS	R1, R0
0x12CC	0x4803    LDR	R0, [PC, #12]
0x12CE	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 379 :: 		
L_end_SystemClockSetDefault:
0x12D0	0xB001    ADD	SP, SP, #4
0x12D2	0x4770    BX	LR
0x12D4	0x10004002  	RCC_CR+0
0x12D8	0x0000F8FF  	#-117506048
0x12DC	0x10044002  	RCC_CFGR+0
0x12E0	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 440 :: 		
0x14BC	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 441 :: 		
0x14BE	0x4902    LDR	R1, [PC, #8]
0x14C0	0x4802    LDR	R0, [PC, #8]
0x14C2	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 442 :: 		
L_end_InitialSetUpFosc:
0x14C4	0xB001    ADD	SP, SP, #4
0x14C6	0x4770    BX	LR
0x14C8	0x1F400000  	#8000
0x14CC	0x00B42000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 311 :: 		
0x14D0	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 312 :: 		
L___GenExcept30:
0x14D2	0xE7FE    B	L___GenExcept30
;__Lib_System_101_102_103.c, 313 :: 		
L_end___GenExcept:
0x14D4	0xB001    ADD	SP, SP, #4
0x14D6	0x4770    BX	LR
; end of ___GenExcept
0x1908	0xB500    PUSH	(R14)
0x190A	0xF8DFB024  LDR	R11, [PC, #36]
0x190E	0xF8DFA024  LDR	R10, [PC, #36]
0x1912	0xF8DFC024  LDR	R12, [PC, #36]
0x1916	0xF7FFFCB3  BL	4736
0x191A	0xF8DFB020  LDR	R11, [PC, #32]
0x191E	0xF8DFA020  LDR	R10, [PC, #32]
0x1922	0xF8DFC020  LDR	R12, [PC, #32]
0x1926	0xF7FFFCAB  BL	4736
0x192A	0xBD00    POP	(R15)
0x192C	0x4770    BX	LR
0x192E	0xBF00    NOP
0x1930	0x00002000  	#536870912
0x1934	0x002E2000  	#536870958
0x1938	0x18B80000  	#6328
0x193C	0x00302000  	#536870960
0x1940	0x003C2000  	#536870972
0x1944	0x18F80000  	#6392
0x19A4	0xB500    PUSH	(R14)
0x19A6	0xF8DFB010  LDR	R11, [PC, #16]
0x19AA	0xF8DFA010  LDR	R10, [PC, #16]
0x19AE	0xF7FFFC49  BL	4676
0x19B2	0xBD00    POP	(R15)
0x19B4	0x4770    BX	LR
0x19B6	0xBF00    NOP
0x19B8	0x00002000  	#536870912
0x19BC	0x00E02000  	#536871136
;__Lib_GPIO_32F10x_Defs.c,736 :: __GPIO_MODULE_USART3_PB10_11 [108]
0x17E0	0x0000001A ;__GPIO_MODULE_USART3_PB10_11+0
0x17E4	0x0000001B ;__GPIO_MODULE_USART3_PB10_11+4
0x17E8	0xFFFFFFFF ;__GPIO_MODULE_USART3_PB10_11+8
0x17EC	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+12
0x17F0	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+16
0x17F4	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+20
0x17F8	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+24
0x17FC	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+28
0x1800	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+32
0x1804	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+36
0x1808	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+40
0x180C	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+44
0x1810	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+48
0x1814	0x00000818 ;__GPIO_MODULE_USART3_PB10_11+52
0x1818	0x00000018 ;__GPIO_MODULE_USART3_PB10_11+56
0x181C	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+60
0x1820	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+64
0x1824	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+68
0x1828	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+72
0x182C	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+76
0x1830	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+80
0x1834	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+84
0x1838	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+88
0x183C	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+92
0x1840	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+96
0x1844	0x00000000 ;__GPIO_MODULE_USART3_PB10_11+100
0x1848	0x00140010 ;__GPIO_MODULE_USART3_PB10_11+104
; end of __GPIO_MODULE_USART3_PB10_11
;__Lib_GPIO_32F10x_Defs.c,695 :: __GPIO_MODULE_I2C1_PB67 [108]
0x184C	0x00000016 ;__GPIO_MODULE_I2C1_PB67+0
0x1850	0x00000017 ;__GPIO_MODULE_I2C1_PB67+4
0x1854	0xFFFFFFFF ;__GPIO_MODULE_I2C1_PB67+8
0x1858	0x00000000 ;__GPIO_MODULE_I2C1_PB67+12
0x185C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+16
0x1860	0x00000000 ;__GPIO_MODULE_I2C1_PB67+20
0x1864	0x00000000 ;__GPIO_MODULE_I2C1_PB67+24
0x1868	0x00000000 ;__GPIO_MODULE_I2C1_PB67+28
0x186C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+32
0x1870	0x00000000 ;__GPIO_MODULE_I2C1_PB67+36
0x1874	0x00000000 ;__GPIO_MODULE_I2C1_PB67+40
0x1878	0x00000000 ;__GPIO_MODULE_I2C1_PB67+44
0x187C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+48
0x1880	0x00000828 ;__GPIO_MODULE_I2C1_PB67+52
0x1884	0x00000828 ;__GPIO_MODULE_I2C1_PB67+56
0x1888	0x00000000 ;__GPIO_MODULE_I2C1_PB67+60
0x188C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+64
0x1890	0x00000000 ;__GPIO_MODULE_I2C1_PB67+68
0x1894	0x00000000 ;__GPIO_MODULE_I2C1_PB67+72
0x1898	0x00000000 ;__GPIO_MODULE_I2C1_PB67+76
0x189C	0x00000000 ;__GPIO_MODULE_I2C1_PB67+80
0x18A0	0x00000000 ;__GPIO_MODULE_I2C1_PB67+84
0x18A4	0x00000000 ;__GPIO_MODULE_I2C1_PB67+88
0x18A8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+92
0x18AC	0x00000000 ;__GPIO_MODULE_I2C1_PB67+96
0x18B0	0x00000000 ;__GPIO_MODULE_I2C1_PB67+100
0x18B4	0x00000002 ;__GPIO_MODULE_I2C1_PB67+104
; end of __GPIO_MODULE_I2C1_PB67
;Practica2_MPU6050.c,0 :: ?ICS?lstr1_Practica2_MPU6050 [14]
0x18B8	0x20657250 ;?ICS?lstr1_Practica2_MPU6050+0
0x18BC	0x74696E49 ;?ICS?lstr1_Practica2_MPU6050+4
0x18C0	0x616B4F20 ;?ICS?lstr1_Practica2_MPU6050+8
0x18C4	0x0079 ;?ICS?lstr1_Practica2_MPU6050+12
; end of ?ICS?lstr1_Practica2_MPU6050
;,0 :: _initBlock_3 [26]
; Containing: ?ICS?lstr2_Practica2_MPU6050 [11]
;             ?ICS?lstr3_Practica2_MPU6050 [15]
0x18C6	0x3655504D ;_initBlock_3+0 : ?ICS?lstr2_Practica2_MPU6050 at 0x18C6
0x18CA	0x20303530 ;_initBlock_3+4
0x18CE	0x4D004B4F ;_initBlock_3+8 : ?ICS?lstr3_Practica2_MPU6050 at 0x18D1
0x18D2	0x30365550 ;_initBlock_3+12
0x18D6	0x46203035 ;_initBlock_3+16
0x18DA	0x656C6961 ;_initBlock_3+20
0x18DE	0x0064 ;_initBlock_3+24
; end of _initBlock_3
;Practica2_MPU6050.c,0 :: ?ICS?lstr4_Practica2_MPU6050 [2]
0x18E0	0x002C ;?ICS?lstr4_Practica2_MPU6050+0
; end of ?ICS?lstr4_Practica2_MPU6050
;Practica2_MPU6050.c,0 :: ?ICS?lstr5_Practica2_MPU6050 [2]
0x18E2	0x002C ;?ICS?lstr5_Practica2_MPU6050+0
; end of ?ICS?lstr5_Practica2_MPU6050
;Practica2_MPU6050.c,0 :: ?ICS?lstr6_Practica2_MPU6050 [2]
0x18E4	0x002C ;?ICS?lstr6_Practica2_MPU6050+0
; end of ?ICS?lstr6_Practica2_MPU6050
;__Lib_System_101_102_103.c,382 :: __Lib_System_101_102_103_APBAHBPrescTable [16]
0x18E6	0x00000000 ;__Lib_System_101_102_103_APBAHBPrescTable+0
0x18EA	0x04030201 ;__Lib_System_101_102_103_APBAHBPrescTable+4
0x18EE	0x04030201 ;__Lib_System_101_102_103_APBAHBPrescTable+8
0x18F2	0x09080706 ;__Lib_System_101_102_103_APBAHBPrescTable+12
; end of __Lib_System_101_102_103_APBAHBPrescTable
;__Lib_I2C_12.c,0 :: ?ICS__Lib_I2C_12__I2C1_TIMEOUT [4]
0x18F8	0x00000000 ;?ICS__Lib_I2C_12__I2C1_TIMEOUT+0
; end of ?ICS__Lib_I2C_12__I2C1_TIMEOUT
;__Lib_I2C_12.c,0 :: ?ICS__Lib_I2C_12__I2C2_TIMEOUT [4]
0x18FC	0x00000000 ;?ICS__Lib_I2C_12__I2C2_TIMEOUT+0
; end of ?ICS__Lib_I2C_12__I2C2_TIMEOUT
;__Lib_I2C_12.c,0 :: ?ICS__Lib_I2C_12__I2Cx_TIMEOUT [4]
0x1900	0x00000000 ;?ICS__Lib_I2C_12__I2Cx_TIMEOUT+0
; end of ?ICS__Lib_I2C_12__I2Cx_TIMEOUT
;__Lib_System_101_102_103.c,383 :: __Lib_System_101_102_103_ADCPrescTable [4]
0x1904	0x08060402 ;__Lib_System_101_102_103_ADCPrescTable+0
; end of __Lib_System_101_102_103_ADCPrescTable
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130      [24]    _I2Cx_Is_Idle
0x0148      [26]    _I2Cx_Get_Status
0x0164     [140]    _GPIO_Clk_Enable
0x01F0     [500]    _GPIO_Config
0x03E4     [144]    __Lib_I2C_12_I2Cx_Wait_For_Idle
0x0474      [36]    _ChekXForEvent
0x0498     [148]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x052C     [204]    _I2Cx_Start
0x05F8     [408]    _I2Cx_Write
0x0790      [12]    _Get_Fosc_kHz
0x079C      [24]    _I2C1_Start
0x07B4    [1116]    _I2Cx_Read
0x0C10      [30]    __Lib_UART_123_UARTx_Write
0x0C30     [168]    _RCC_GetClocksFrequency
0x0CD8      [36]    _I2C1_Write
0x0CFC     [272]    _GPIO_Alternate_Function_Enable
0x0E0C      [80]    _WordToStr
0x0E5C      [36]    _I2C1_Read
0x0E80      [56]    _MPU6050_Write
0x0EB8      [50]    __Lib_UART_123_UARTx_Write_Text
0x0EEC     [412]    _I2Cx_Init_Advanced
0x1088     [444]    __Lib_UART_123_UARTx_Init_Advanced
0x1244      [58]    ___FillZeros
0x1280      [20]    ___CC2DW
0x1294      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x12E4     [110]    _IntToStr
0x1354      [68]    _MPU6050_Read
0x1398      [76]    _MPU6050_TEST
0x13E4      [28]    _UART3_Write
0x1400      [70]    _MPU6050_Init
0x1448      [28]    _UART3_Write_Text
0x1464      [52]    _UART3_Init
0x1498      [36]    _I2C1_Init
0x14BC      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x14D0       [8]    ___GenExcept
0x14D8     [516]    _main
0x16DC     [260]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000      [14]    ?lstr1_Practica2_MPU6050
0x2000000E      [11]    ?lstr2_Practica2_MPU6050
0x20000019      [15]    ?lstr3_Practica2_MPU6050
0x20000028       [2]    ?lstr4_Practica2_MPU6050
0x2000002A       [2]    ?lstr5_Practica2_MPU6050
0x2000002C       [2]    ?lstr6_Practica2_MPU6050
0x2000002E       [2]    _info
0x20000030       [4]    __Lib_I2C_12__I2C1_TIMEOUT
0x20000034       [4]    __Lib_I2C_12__I2C2_TIMEOUT
0x20000038       [4]    __Lib_I2C_12__I2Cx_TIMEOUT
0x2000003C      [25]    _buf
0x20000056       [2]    _ACCEL_XOUT_H
0x20000058       [2]    _ACCEL_XOUT_L
0x2000005A       [2]    _ACCEL_YOUT_H
0x2000005C       [2]    _ACCEL_YOUT_L
0x2000005E       [2]    _ACCEL_ZOUT_H
0x20000060       [2]    _ACCEL_ZOUT_L
0x20000062       [2]    _ACCEL_XOUT
0x20000064       [2]    _ACCEL_YOUT
0x20000066       [2]    _ACCEL_ZOUT
0x20000068      [25]    _accel_x_out
0x20000081      [25]    _accel_y_out
0x2000009A      [25]    _accel_z_out
0x200000B4       [4]    ___System_CLOCK_IN_KHZ
0x200000B8       [4]    _I2Cx_Timeout_Ptr
0x200000BC       [4]    _I2C1_Timeout_Ptr
0x200000C0       [4]    _I2C2_Timeout_Ptr
0x200000C4       [4]    _I2C_Start_Ptr
0x200000C8       [4]    _I2C_Read_Ptr
0x200000CC       [4]    _I2C_Write_Ptr
0x200000D0       [4]    _UART_Wr_Ptr
0x200000D4       [4]    _UART_Rd_Ptr
0x200000D8       [4]    _UART_Rdy_Ptr
0x200000DC       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x17E0     [108]    __GPIO_MODULE_USART3_PB10_11
0x184C     [108]    __GPIO_MODULE_I2C1_PB67
0x18B8      [14]    ?ICS?lstr1_Practica2_MPU6050
0x18C6      [11]    ?ICS?lstr2_Practica2_MPU6050
0x18D1      [15]    ?ICS?lstr3_Practica2_MPU6050
0x18E0       [2]    ?ICS?lstr4_Practica2_MPU6050
0x18E2       [2]    ?ICS?lstr5_Practica2_MPU6050
0x18E4       [2]    ?ICS?lstr6_Practica2_MPU6050
0x18E6      [16]    __Lib_System_101_102_103_APBAHBPrescTable
0x18F8       [4]    ?ICS__Lib_I2C_12__I2C1_TIMEOUT
0x18FC       [4]    ?ICS__Lib_I2C_12__I2C2_TIMEOUT
0x1900       [4]    ?ICS__Lib_I2C_12__I2Cx_TIMEOUT
0x1904       [4]    __Lib_System_101_102_103_ADCPrescTable
