
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.012018                       # Number of seconds simulated
sim_ticks                                 12017835500                       # Number of ticks simulated
final_tick                                12017835500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 179444                       # Simulator instruction rate (inst/s)
host_op_rate                                   179557                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               67390580                       # Simulator tick rate (ticks/s)
host_mem_usage                                 652576                       # Number of bytes of host memory used
host_seconds                                   178.33                       # Real time elapsed on the host
sim_insts                                    32000522                       # Number of instructions simulated
sim_ops                                      32020559                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           33472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          145600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher       266112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             445184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        33472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33472                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             2275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher         4158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6956                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            2785194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           12115326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher      22143089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              37043609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       2785194                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2785194                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           2785194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          12115326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     22143089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             37043609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        6956                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6956                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 445184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  445184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   12017796500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6956                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1973                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    224.697415                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   120.815947                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   324.726204                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1080     54.74%     54.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          567     28.74%     83.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           21      1.06%     84.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           11      0.56%     85.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           12      0.61%     85.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      0.46%     86.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      0.25%     86.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      0.46%     86.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          259     13.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1973                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     83872672                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               214297672                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   34780000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12057.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30807.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        37.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     37.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4973                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1727687.82                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7847280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4281750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                28774200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            784708080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2869303905                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4691733000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             8386648215                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            698.047150                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   7786450181                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     401180000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3826827319                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  7023240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3832125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                25030200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            784708080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2871982620                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           4689383250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             8381959515                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            697.656894                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   7783623213                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     401180000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3830434787                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                 2201298                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2199173                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             17980                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2196168                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2195460                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.967762                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     707                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   18                       # Number of system calls
system.cpu.numCycles                         24035672                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              30491                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       32798253                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2201298                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2196167                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      23945791                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   36023                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  400                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           109                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          587                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   8776301                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   351                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           23995389                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.367828                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.261440                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  8184035     34.11%     34.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  6918382     28.83%     62.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   775741      3.23%     66.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  8117231     33.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             23995389                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.091585                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.364566                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2159360                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              10843236                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   7351644                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3623440                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  17709                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  838                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   318                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               32316353                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 97223                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  17709                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  4315910                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 5955760                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6047                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   8276508                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               5423455                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               32216901                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 47736                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               4256850                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    143                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     11                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  14563                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            42698241                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             158909409                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         53610509                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                22                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              42441959                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   256282                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 97                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             97                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   9111436                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              8521781                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              119600                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               232                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              108                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   32166610                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 225                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  32120280                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             15197                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          146276                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       488645                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             47                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      23995389                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.338602                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.091750                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5709322     23.79%     23.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9287073     38.70%     62.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             5232601     21.81%     84.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2697570     11.24%     95.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1068820      4.45%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   3      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        23995389                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1008567     19.81%     19.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 942173     18.50%     38.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     38.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     38.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     38.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     38.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     38.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     38.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     38.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     38.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     38.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     38.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     38.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     38.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     38.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     38.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     38.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     38.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     38.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     38.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     38.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     38.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     38.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     38.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     38.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     38.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     38.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     38.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     38.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                3112265     61.12%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 29393      0.58%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17170163     53.46%     53.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              6324507     19.69%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              3      0.00%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              8506467     26.48%     99.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              119140      0.37%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               32120280                       # Type of FU issued
system.cpu.iq.rate                           1.336359                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     5092398                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.158542                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           93343467                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          32313102                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     32054679                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  77                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 28                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               37212629                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      49                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              167                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        64108                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           20                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          859                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           218                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  17709                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1236                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   216                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            32166850                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               8521781                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               119600                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 94                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      3                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                    84                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             20                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          16796                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          940                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                17736                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              32071589                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               8475217                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             48691                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            15                       # number of nop insts executed
system.cpu.iew.exec_refs                      8594191                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2150408                       # Number of branches executed
system.cpu.iew.exec_stores                     118974                       # Number of stores executed
system.cpu.iew.exec_rate                     1.334333                       # Inst execution rate
system.cpu.iew.wb_sent                       32054813                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      32054707                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  21417575                       # num instructions producing a value
system.cpu.iew.wb_consumers                  28511292                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.333631                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.751196                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          100535                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             178                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             17678                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     23977096                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.335464                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.049046                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     12110833     50.51%     50.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      5359009     22.35%     72.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2246163      9.37%     82.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1133924      4.73%     86.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        45899      0.19%     87.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1974978      8.24%     95.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        46097      0.19%     95.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        49160      0.21%     95.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1011033      4.22%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     23977096                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             32000522                       # Number of instructions committed
system.cpu.commit.committedOps               32020559                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        8576414                       # Number of memory references committed
system.cpu.commit.loads                       8457673                       # Number of loads committed
system.cpu.commit.membars                         107                       # Number of memory barriers committed
system.cpu.commit.branches                    2149860                       # Number of branches committed
system.cpu.commit.fp_insts                         28                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  29871177                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  274                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         17119895     53.47%     53.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         6324247     19.75%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            3      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         8457673     26.41%     99.63% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         118741      0.37%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          32020559                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1011033                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     55086935                       # The number of ROB reads
system.cpu.rob.rob_writes                    64260484                       # The number of ROB writes
system.cpu.timesIdled                             426                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           40283                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    32000522                       # Number of Instructions Simulated
system.cpu.committedOps                      32020559                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.751102                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.751102                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.331376                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.331376                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 53354480                       # number of integer regfile reads
system.cpu.int_regfile_writes                29733815                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        22                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        6                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 121590034                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 12742376                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 8578871                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    106                       # number of misc regfile writes
system.cpu.dcache.tags.replacements           2138658                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1021.055345                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4286983                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2139682                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.003561                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          52773500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1021.055345                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997124                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997124                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          184                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          840                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19326982                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19326982                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      4229459                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4229459                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        57422                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          57422                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data            2                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             2                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           48                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           48                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           52                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       4286881                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4286881                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      4286883                       # number of overall hits
system.cpu.dcache.overall_hits::total         4286883                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      4245457                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4245457                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        61206                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        61206                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      4306663                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4306663                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      4306663                       # number of overall misses
system.cpu.dcache.overall_misses::total       4306663                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  39584294482                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  39584294482                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    852991200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    852991200                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       174000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       174000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  40437285682                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  40437285682                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  40437285682                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  40437285682                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      8474916                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      8474916                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       118628                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       118628                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           52                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           52                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      8593544                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      8593544                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      8593546                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      8593546                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.500944                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.500944                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.515949                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.515949                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.076923                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.076923                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.501151                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.501151                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.501151                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.501151                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data  9323.918363                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9323.918363                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13936.398392                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13936.398392                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        43500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        43500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data  9389.470614                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9389.470614                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data  9389.470614                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9389.470614                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           34                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        18869                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            2025                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     5.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     9.318025                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2138531                       # number of writebacks
system.cpu.dcache.writebacks::total           2138531                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      2126409                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2126409                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        40576                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        40576                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      2166985                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2166985                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      2166985                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2166985                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2119048                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2119048                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        20630                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20630                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2139678                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2139678                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2139678                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2139678                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  16447823513                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16447823513                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    313632035                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    313632035                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       167000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       167000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  16761455548                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16761455548                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  16761455548                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16761455548                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.250038                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.250038                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.173905                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.173905                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.248987                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.248987                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.248987                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.248987                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data  7761.892847                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  7761.892847                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 15202.716190                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15202.716190                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        41750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        41750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data  7833.634569                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  7833.634569                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data  7833.634569                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  7833.634569                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               235                       # number of replacements
system.cpu.icache.tags.tagsinuse           335.433189                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8775541                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               616                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14246.008117                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   335.433189                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.655143                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.655143                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17553208                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17553208                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      8775541                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8775541                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       8775541                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8775541                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      8775541                       # number of overall hits
system.cpu.icache.overall_hits::total         8775541                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          755                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           755                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          755                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            755                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          755                       # number of overall misses
system.cpu.icache.overall_misses::total           755                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     44649736                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44649736                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     44649736                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44649736                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     44649736                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44649736                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      8776296                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8776296                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      8776296                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8776296                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      8776296                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8776296                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000086                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000086                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000086                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000086                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000086                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 59138.723179                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59138.723179                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 59138.723179                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59138.723179                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 59138.723179                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59138.723179                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        15519                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           63                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               170                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    91.288235                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    31.500000                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          138                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          138                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          138                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          138                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          138                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          138                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          617                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          617                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          617                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          617                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          617                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          617                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     37741990                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37741990                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     37741990                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37741990                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     37741990                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37741990                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 61170.162075                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61170.162075                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 61170.162075                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61170.162075                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 61170.162075                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61170.162075                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.l2.prefetcher.num_hwpf_issued           788713                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             3140498                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit              1393392                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              13686494                       # number of prefetches not generated due to page crossing
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  5779.329680                       # Cycle average of tags in use
system.l2.tags.total_refs                     4255284                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6935                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    613.595386                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     5189.420093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        450.147835                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         92.920667                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    46.841085                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.158369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.013737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.002836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.001429                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.176371                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            50                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          6885                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          155                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1549                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5078                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001526                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.210114                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  34258206                       # Number of tag accesses
system.l2.tags.data_accesses                 34258206                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                   94                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data              2118927                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2119021                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          2138531                       # number of Writeback hits
system.l2.Writeback_hits::total               2138531                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              18452                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 18452                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                    94                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               2137379                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2137473                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   94                       # number of overall hits
system.l2.overall_hits::cpu.data              2137379                       # number of overall hits
system.l2.overall_hits::total                 2137473                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                523                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                124                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   647                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             2179                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2179                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 523                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                2303                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2826                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                523                       # number of overall misses
system.l2.overall_misses::cpu.data               2303                       # number of overall misses
system.l2.overall_misses::total                  2826                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     36815250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data      8939000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        45754250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    169261287                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     169261287                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      36815250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     178200287                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        215015537                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     36815250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    178200287                       # number of overall miss cycles
system.l2.overall_miss_latency::total       215015537                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              617                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          2119051                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2119668                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      2138531                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           2138531                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20631                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20631                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               617                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2139682                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2140299                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              617                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2139682                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2140299                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.847650                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.000059                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000305                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.105618                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.105618                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.847650                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.001076                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.001320                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.847650                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.001076                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.001320                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 70392.447419                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 72088.709677                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 70717.542504                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 77678.424507                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77678.424507                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 70392.447419                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 77377.458532                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76084.761854                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 70392.447419                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 77377.458532                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76084.761854                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu.data              13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 13                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::cpu.data            15                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               15                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::cpu.data               28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  28                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data              28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 28                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu.inst           523                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           111                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              634                       # number of ReadReq MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher         4171                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           4171                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         2164                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2164                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            523                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           2275                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2798                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           523                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          2275                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher         4171                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6969                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     32369250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      7213000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     39582250                       # number of ReadReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher    235812172                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    235812172                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    148813250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    148813250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     32369250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    156026250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    188395500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     32369250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    156026250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher    235812172                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    424207672                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.847650                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.000052                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000299                       # mshr miss rate for ReadReq accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.104891                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.104891                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.847650                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.001063                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.001307                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.847650                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.001063                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.003256                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 61891.491396                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 64981.981982                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 62432.570978                       # average ReadReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 56536.123711                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 56536.123711                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 68767.675601                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68767.675601                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 61891.491396                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 68582.967033                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67332.201573                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 61891.491396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 68582.967033                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 56536.123711                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 60870.666093                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                4792                       # Transaction distribution
system.membus.trans_dist::ReadResp               4791                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2164                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2164                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       445120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  445120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              6956                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6956    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6956                       # Request fanout histogram
system.membus.reqLayer0.occupancy             9690781                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36740593                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            2119668                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2119667                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          2138531                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             4681                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20631                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20631                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6417895                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6419128                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        39424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    273805632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              273845056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            4681                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          4283511                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.001093                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033039                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4278830     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   4681      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4283511                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4277946000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             35.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1028750                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3209684450                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            26.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
