# RV64IM CPU
RV64IM RISC-V CPU design in Verilog.

### How to compile & test?
To build & test the modules, run `./run-tests.sh`.

*(Requires `iverilog` to compile)*
