{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715067526172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715067526173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  7 09:38:46 2024 " "Processing started: Tue May  7 09:38:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715067526173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715067526173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HybridControl_theta_phi_OL -c TOP_HybridControl_theta_phi_OL " "Command: quartus_map --read_settings_files=on --write_settings_files=off HybridControl_theta_phi_OL -c TOP_HybridControl_theta_phi_OL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715067526173 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715067526863 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1715067526863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/hybrid_control_mixed.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/hybrid_control_mixed.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control_mixed " "Found entity 1: hybrid_control_mixed" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715067534853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715067534853 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hybrid_control_theta_phi_CO_2024.v(182) " "Verilog HDL information at hybrid_control_theta_phi_CO_2024.v(182): always construct contains both blocking and non-blocking assignments" {  } { { "../blocks/hybrid_control_theta_phi_CO_2024.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi_CO_2024.v" 182 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715067534855 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cphi Cphi hybrid_control_theta_phi_CO_2024.v(51) " "Verilog HDL Declaration information at hybrid_control_theta_phi_CO_2024.v(51): object \"cphi\" differs only in case from object \"Cphi\" in the same scope" {  } { { "../blocks/hybrid_control_theta_phi_CO_2024.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi_CO_2024.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715067534855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/hybrid_control_theta_phi_co_2024.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/hybrid_control_theta_phi_co_2024.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control_theta_phi_CO24 " "Found entity 1: hybrid_control_theta_phi_CO24" {  } { { "../blocks/hybrid_control_theta_phi_CO_2024.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi_CO_2024.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715067534855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715067534855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/hybrid_control_theta_phi_old.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/hybrid_control_theta_phi_old.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control_theta_phi_old " "Found entity 1: hybrid_control_theta_phi_old" {  } { { "../blocks/hybrid_control_theta_phi_old.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi_old.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715067534857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715067534857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/trigonometry.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/trigonometry.v" { { "Info" "ISGN_ENTITY_NAME" "1 trigonometry_deg " "Found entity 1: trigonometry_deg" {  } { { "../blocks/trigonometry.v" "" { Text "C:/FPGA/Projects/blocks/trigonometry.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715067534864 ""} { "Info" "ISGN_ENTITY_NAME" "2 trigonometry_rad " "Found entity 2: trigonometry_rad" {  } { { "../blocks/trigonometry.v" "" { Text "C:/FPGA/Projects/blocks/trigonometry.v" 1155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715067534864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715067534864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/three_level_mos.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/three_level_mos.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_level_MOS " "Found entity 1: three_level_MOS" {  } { { "../blocks/three_level_MOS.v" "" { Text "C:/FPGA/Projects/blocks/three_level_MOS.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715067534865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715067534865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/regularization.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/regularization.v" { { "Info" "ISGN_ENTITY_NAME" "1 regularization_core " "Found entity 1: regularization_core" {  } { { "../blocks/regularization.v" "" { Text "C:/FPGA/Projects/blocks/regularization.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715067534867 ""} { "Info" "ISGN_ENTITY_NAME" "2 regularization " "Found entity 2: regularization" {  } { { "../blocks/regularization.v" "" { Text "C:/FPGA/Projects/blocks/regularization.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715067534867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715067534867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/peak_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/peak_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 peak_detector " "Found entity 1: peak_detector" {  } { { "../blocks/peak_detector.v" "" { Text "C:/FPGA/Projects/blocks/peak_detector.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715067534869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715067534869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/manual_value_control.v 3 3 " "Found 3 design units, including 3 entities, in source file /fpga/projects/blocks/manual_value_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 theta_control " "Found entity 1: theta_control" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715067534870 ""} { "Info" "ISGN_ENTITY_NAME" "2 phi_control " "Found entity 2: phi_control" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715067534870 ""} { "Info" "ISGN_ENTITY_NAME" "3 angle_control_theta_phi " "Found entity 3: angle_control_theta_phi" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 246 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715067534870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715067534870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/hybrid_control_theta_phi.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/hybrid_control_theta_phi.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control_theta_phi " "Found entity 1: hybrid_control_theta_phi" {  } { { "../blocks/hybrid_control_theta_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715067534872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715067534872 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hybrid_control_theta.v(103) " "Verilog HDL information at hybrid_control_theta.v(103): always construct contains both blocking and non-blocking assignments" {  } { { "../blocks/hybrid_control_theta.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta.v" 103 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715067534873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/hybrid_control_theta.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/hybrid_control_theta.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control_theta " "Found entity 1: hybrid_control_theta" {  } { { "../blocks/hybrid_control_theta.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715067534874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715067534874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/hybrid_control_phi.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/hybrid_control_phi.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control_phi " "Found entity 1: hybrid_control_phi" {  } { { "../blocks/hybrid_control_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_phi.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715067534875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715067534875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/frequency_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/frequency_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_control " "Found entity 1: frequency_control" {  } { { "../blocks/frequency_control.v" "" { Text "C:/FPGA/Projects/blocks/frequency_control.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715067534877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715067534877 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "display_7seg.v(190) " "Verilog HDL warning at display_7seg.v(190): extended using \"x\" or \"z\"" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 190 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1715067534878 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "display_7seg.v(309) " "Verilog HDL warning at display_7seg.v(309): extended using \"x\" or \"z\"" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 309 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1715067534878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/display_7seg.v 4 4 " "Found 4 design units, including 4 entities, in source file /fpga/projects/blocks/display_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex2seg " "Found entity 1: hex2seg" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715067534879 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec2hex " "Found entity 2: dec2hex" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715067534879 ""} { "Info" "ISGN_ENTITY_NAME" "3 dec2seg " "Found entity 3: dec2seg" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715067534879 ""} { "Info" "ISGN_ENTITY_NAME" "4 num2seg " "Found entity 4: num2seg" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715067534879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715067534879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/debounce.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_core " "Found entity 1: debounce_core" {  } { { "../blocks/debounce.v" "" { Text "C:/FPGA/Projects/blocks/debounce.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715067534880 ""} { "Info" "ISGN_ENTITY_NAME" "2 debounce " "Found entity 2: debounce" {  } { { "../blocks/debounce.v" "" { Text "C:/FPGA/Projects/blocks/debounce.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715067534880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715067534880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/dead_time.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/dead_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 dead_time_core " "Found entity 1: dead_time_core" {  } { { "../blocks/dead_time.v" "" { Text "C:/FPGA/Projects/blocks/dead_time.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715067534882 ""} { "Info" "ISGN_ENTITY_NAME" "2 dead_time " "Found entity 2: dead_time" {  } { { "../blocks/dead_time.v" "" { Text "C:/FPGA/Projects/blocks/dead_time.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715067534882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715067534882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_up " "Found entity 1: counter_up" {  } { { "../blocks/counter.v" "" { Text "C:/FPGA/Projects/blocks/counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715067534883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715067534883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_theta_phi_ol.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_theta_phi_ol.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_theta_phi_OL " "Found entity 1: PLL_theta_phi_OL" {  } { { "PLL_theta_phi_OL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715067534885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715067534885 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C0 hybrid_control_mixed.v(82) " "Verilog HDL Implicit Net warning at hybrid_control_mixed.v(82): created implicit net for \"C0\"" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715067534885 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BUTTON button top_hybridcontrol_theta_phi_ol.v(83) " "Verilog HDL Declaration information at top_hybridcontrol_theta_phi_ol.v(83): object \"BUTTON\" differs only in case from object \"button\" in the same scope" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715067535164 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SW sw top_hybridcontrol_theta_phi_ol.v(82) " "Verilog HDL Declaration information at top_hybridcontrol_theta_phi_ol.v(82): object \"SW\" differs only in case from object \"sw\" in the same scope" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715067535164 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top_hybridcontrol_theta_phi_ol.v 1 1 " "Using design file top_hybridcontrol_theta_phi_ol.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_HybridControl_theta_phi_OL " "Found entity 1: TOP_HybridControl_theta_phi_OL" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715067535164 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715067535164 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VG top_hybridcontrol_theta_phi_ol.v(267) " "Verilog HDL Implicit Net warning at top_hybridcontrol_theta_phi_ol.v(267): created implicit net for \"VG\"" {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 267 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715067535165 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "GPIO top_hybridcontrol_theta_phi_ol.v(235) " "Verilog HDL error at top_hybridcontrol_theta_phi_ol.v(235): object \"GPIO\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 235 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1715067535165 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "GPIO top_hybridcontrol_theta_phi_ol.v(236) " "Verilog HDL error at top_hybridcontrol_theta_phi_ol.v(236): object \"GPIO\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 236 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1715067535165 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "GPIO top_hybridcontrol_theta_phi_ol.v(237) " "Verilog HDL error at top_hybridcontrol_theta_phi_ol.v(237): object \"GPIO\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 237 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1715067535165 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "GPIO top_hybridcontrol_theta_phi_ol.v(238) " "Verilog HDL error at top_hybridcontrol_theta_phi_ol.v(238): object \"GPIO\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "top_hybridcontrol_theta_phi_ol.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/top_hybridcontrol_theta_phi_ol.v" 238 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1715067535165 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/Projects/HybridControl_theta_phi_OL/output_files/TOP_HybridControl_theta_phi_OL.map.smsg " "Generated suppressed messages file C:/FPGA/Projects/HybridControl_theta_phi_OL/output_files/TOP_HybridControl_theta_phi_OL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715067535201 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715067535333 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May  7 09:38:55 2024 " "Processing ended: Tue May  7 09:38:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715067535333 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715067535333 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715067535333 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715067535333 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715067535988 ""}
