
ubuntu-preinstalled/systemd-cat:     file format elf32-littlearm


Disassembly of section .init:

00000ae0 <.init>:
 ae0:	push	{r3, lr}
 ae4:	bl	1290 <log_oom_internal@plt+0x604>
 ae8:	pop	{r3, pc}

Disassembly of section .plt:

00000aec <version@plt-0x14>:
 aec:	push	{lr}		; (str lr, [sp, #-4]!)
 af0:	ldr	lr, [pc, #4]	; afc <version@plt-0x4>
 af4:	add	lr, pc, lr
 af8:	ldr	pc, [lr, #8]!
 afc:	andeq	r1, r1, r4, lsr r4

00000b00 <version@plt>:
 b00:	add	ip, pc, #0, 12
 b04:	add	ip, ip, #69632	; 0x11000
 b08:	ldr	pc, [ip, #1076]!	; 0x434

00000b0c <free@plt>:
 b0c:	add	ip, pc, #0, 12
 b10:	add	ip, ip, #69632	; 0x11000
 b14:	ldr	pc, [ip, #1068]!	; 0x42c

00000b18 <log_open@plt>:
 b18:	add	ip, pc, #0, 12
 b1c:	add	ip, ip, #69632	; 0x11000
 b20:	ldr	pc, [ip, #1060]!	; 0x424

00000b24 <log_show_color@plt>:
 b24:	add	ip, pc, #0, 12
 b28:	add	ip, ip, #69632	; 0x11000
 b2c:	ldr	pc, [ip, #1052]!	; 0x41c

00000b30 <log_assert_failed_unreachable_realm@plt>:
 b30:	add	ip, pc, #0, 12
 b34:	add	ip, ip, #69632	; 0x11000
 b38:	ldr	pc, [ip, #1044]!	; 0x414

00000b3c <log_level_from_string@plt>:
 b3c:	add	ip, pc, #0, 12
 b40:	add	ip, ip, #69632	; 0x11000
 b44:	ldr	pc, [ip, #1036]!	; 0x40c

00000b48 <ask_password_agent_close@plt>:
 b48:	add	ip, pc, #0, 12
 b4c:	add	ip, ip, #69632	; 0x11000
 b50:	ldr	pc, [ip, #1028]!	; 0x404

00000b54 <polkit_agent_close@plt>:
 b54:	add	ip, pc, #0, 12
 b58:	add	ip, ip, #69632	; 0x11000
 b5c:	ldr	pc, [ip, #1020]!	; 0x3fc

00000b60 <mac_selinux_finish@plt>:
 b60:	add	ip, pc, #0, 12
 b64:	add	ip, ip, #69632	; 0x11000
 b68:	ldr	pc, [ip, #1012]!	; 0x3f4

00000b6c <sd_notifyf@plt>:
 b6c:	add	ip, pc, #0, 12
 b70:	add	ip, ip, #69632	; 0x11000
 b74:	ldr	pc, [ip, #1004]!	; 0x3ec

00000b78 <execl@plt>:
 b78:	add	ip, pc, #0, 12
 b7c:	add	ip, ip, #69632	; 0x11000
 b80:	ldr	pc, [ip, #996]!	; 0x3e4

00000b84 <log_get_max_level_realm@plt>:
 b84:	add	ip, pc, #0, 12
 b88:	add	ip, ip, #69632	; 0x11000
 b8c:	ldr	pc, [ip, #988]!	; 0x3dc

00000b90 <sd_journal_stream_fd@plt>:
 b90:	add	ip, pc, #0, 12
 b94:	add	ip, ip, #69632	; 0x11000
 b98:	ldr	pc, [ip, #980]!	; 0x3d4

00000b9c <abort@plt>:
 b9c:	add	ip, pc, #0, 12
 ba0:	add	ip, ip, #69632	; 0x11000
 ba4:	ldr	pc, [ip, #972]!	; 0x3cc

00000ba8 <rearrange_stdio@plt>:
 ba8:	add	ip, pc, #0, 12
 bac:	add	ip, ip, #69632	; 0x11000
 bb0:	ldr	pc, [ip, #964]!	; 0x3c4

00000bb4 <safe_close@plt>:
 bb4:	add	ip, pc, #0, 12
 bb8:	add	ip, ip, #69632	; 0x11000
 bbc:	ldr	pc, [ip, #956]!	; 0x3bc

00000bc0 <__stack_chk_fail@plt>:
 bc0:	add	ip, pc, #0, 12
 bc4:	add	ip, ip, #69632	; 0x11000
 bc8:	ldr	pc, [ip, #948]!	; 0x3b4

00000bcc <terminal_urlify_man@plt>:
 bcc:	add	ip, pc, #0, 12
 bd0:	add	ip, ip, #69632	; 0x11000
 bd4:	ldr	pc, [ip, #940]!	; 0x3ac

00000bd8 <parse_boolean@plt>:
 bd8:	add	ip, pc, #0, 12
 bdc:	add	ip, ip, #69632	; 0x11000
 be0:	ldr	pc, [ip, #932]!	; 0x3a4

00000be4 <getopt_long@plt>:
 be4:	add	ip, pc, #0, 12
 be8:	add	ip, ip, #69632	; 0x11000
 bec:	ldr	pc, [ip, #924]!	; 0x39c

00000bf0 <pager_close@plt>:
 bf0:	add	ip, pc, #0, 12
 bf4:	add	ip, ip, #69632	; 0x11000
 bf8:	ldr	pc, [ip, #916]!	; 0x394

00000bfc <fcntl64@plt>:
 bfc:	add	ip, pc, #0, 12
 c00:	add	ip, ip, #69632	; 0x11000
 c04:	ldr	pc, [ip, #908]!	; 0x38c

00000c08 <log_parse_environment_realm@plt>:
 c08:	add	ip, pc, #0, 12
 c0c:	add	ip, ip, #69632	; 0x11000
 c10:	ldr	pc, [ip, #900]!	; 0x384

00000c14 <__errno_location@plt>:
 c14:	add	ip, pc, #0, 12
 c18:	add	ip, ip, #69632	; 0x11000
 c1c:	ldr	pc, [ip, #892]!	; 0x37c

00000c20 <log_assert_failed_realm@plt>:
 c20:	add	ip, pc, #0, 12
 c24:	add	ip, ip, #69632	; 0x11000
 c28:	ldr	pc, [ip, #884]!	; 0x374

00000c2c <log_internal_realm@plt>:
 c2c:	add	ip, pc, #0, 12
 c30:	add	ip, ip, #69632	; 0x11000
 c34:	ldr	pc, [ip, #876]!	; 0x36c

00000c38 <dup3@plt>:
 c38:	add	ip, pc, #0, 12
 c3c:	add	ip, ip, #69632	; 0x11000
 c40:	ldr	pc, [ip, #868]!	; 0x364

00000c44 <__libc_start_main@plt>:
 c44:	add	ip, pc, #0, 12
 c48:	add	ip, ip, #69632	; 0x11000
 c4c:	ldr	pc, [ip, #860]!	; 0x35c

00000c50 <colors_enabled@plt>:
 c50:	add	ip, pc, #0, 12
 c54:	add	ip, ip, #69632	; 0x11000
 c58:	ldr	pc, [ip, #852]!	; 0x354

00000c5c <execvp@plt>:
 c5c:	add	ip, pc, #0, 12
 c60:	add	ip, ip, #69632	; 0x11000
 c64:	ldr	pc, [ip, #844]!	; 0x34c

00000c68 <__gmon_start__@plt>:
 c68:	add	ip, pc, #0, 12
 c6c:	add	ip, ip, #69632	; 0x11000
 c70:	ldr	pc, [ip, #836]!	; 0x344

00000c74 <__cxa_finalize@plt>:
 c74:	add	ip, pc, #0, 12
 c78:	add	ip, ip, #69632	; 0x11000
 c7c:	ldr	pc, [ip, #828]!	; 0x33c

00000c80 <__printf_chk@plt>:
 c80:	add	ip, pc, #0, 12
 c84:	add	ip, ip, #69632	; 0x11000
 c88:	ldr	pc, [ip, #820]!	; 0x334

00000c8c <log_oom_internal@plt>:
 c8c:	add	ip, pc, #0, 12
 c90:	add	ip, ip, #69632	; 0x11000
 c94:	ldr	pc, [ip, #812]!	; 0x32c

Disassembly of section .text:

00000c98 <.text>:
     c98:	ldrtcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
     c9c:	ldrtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
     ca0:	push	{r1, r3, r4, r5, r6, sl, lr}
     ca4:	strdlt	r4, [r7], r0
     ca8:	ldrtvc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
     cac:	ldmpl	r3, {r1, r2, r9, sl, lr}^
     cb0:			; <UNDEFINED> instruction: 0xf8df2001
     cb4:	ldrbtmi	r2, [pc], #-1196	; cbc <log_oom_internal@plt+0x30>
     cb8:	movwls	r6, #22555	; 0x581b
     cbc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     cc0:	strtcc	pc, [r0], #2271	; 0x8df
     cc4:	ldmpl	sl!, {r3, r7, r9, sl, lr}
     cc8:	ldmpl	fp!, {r1, r2, r4, sp, lr}^
     ccc:			; <UNDEFINED> instruction: 0xf7ff6019
     cd0:	andcs	lr, r0, sl, lsr #30
     cd4:	svc	0x0098f7ff
     cd8:	svc	0x001ef7ff
     cdc:	vmull.p8	q9, d0, d0
     ce0:			; <UNDEFINED> instruction: 0xf1b88193
     ce4:			; <UNDEFINED> instruction: 0xf0000f00
     ce8:			; <UNDEFINED> instruction: 0xf8df81a1
     cec:			; <UNDEFINED> instruction: 0xf8dfb47c
     cf0:			; <UNDEFINED> instruction: 0xf8df947c
     cf4:	ldrbtmi	sl, [fp], #1148	; 0x47c
     cf8:	ldrbtmi	r4, [sl], #1273	; 0x4f9
     cfc:	ldrbmi	r2, [fp], -r0, lsl #10
     d00:	strbmi	r4, [r1], -sl, asr #12
     d04:	strls	r4, [r0, #-1584]	; 0xfffff9d0
     d08:	svc	0x006cf7ff
     d0c:	vmull.p8	<illegal reg q8.5>, d0, d4
     d10:	ldclcs	0, cr8, [r4], #-592	; 0xfffffdb0
     d14:	rschi	pc, r9, r0
     d18:	stclcs	12, cr13, [r8], #-200	; 0xffffff38
     d1c:	mrshi	pc, (UNDEF: 12)	; <UNPREDICTABLE>
     d20:	hvcle	17088	; 0x42c0
     d24:	strbcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     d28:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
     d2c:	svc	0x0006f7ff
     d30:	strbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     d34:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
     d38:	ble	ff7d8da0 <log_oom_internal@plt+0xff7d8114>
     d3c:			; <UNDEFINED> instruction: 0xf7ff4628
     d40:	stmdacs	r2, {r1, r5, r8, r9, sl, fp, sp, lr, pc}
     d44:			; <UNDEFINED> instruction: 0xf8dfdd36
     d48:	tstcs	r6, r4, lsr r4
     d4c:	ldrtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     d50:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
     d54:	strteq	pc, [ip], #-2271	; 0xfffff721
     d58:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
     d5c:	ldrbtmi	r2, [r8], #-864	; 0xfffffca0
     d60:	strls	r3, [r1], #-532	; 0xfffffdec
     d64:	strmi	r9, [r2], -r0, lsl #4
     d68:	andcc	r2, r3, #3
     d6c:	svc	0x005ef7ff
     d70:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
     d74:			; <UNDEFINED> instruction: 0xf04fdc61
     d78:			; <UNDEFINED> instruction: 0x46d13aff
     d7c:	adc	r4, r7, r4, asr r6
     d80:	movwne	pc, #4672	; 0x1240	; <UNPREDICTABLE>
     d84:			; <UNDEFINED> instruction: 0xf000429c
     d88:			; <UNDEFINED> instruction: 0xf5b480bb
     d8c:	smlalbble	r7, ip, r1, pc	; <UNPREDICTABLE>
     d90:	ldmpl	fp!, {r3, r4, r5, r6, r7, r8, r9, fp, lr}^
     d94:			; <UNDEFINED> instruction: 0xf7ff6818
     d98:	cdpne	15, 0, cr14, cr4, cr0, {1}
     d9c:	cmnhi	r2, r0, asr #5	; <UNPREDICTABLE>
     da0:	svclt	0x00144bf9
     da4:	andcs	r2, r0, #268435456	; 0x10000000
     da8:	andsvc	r4, sl, #2063597568	; 0x7b000000
     dac:	ldccs	7, cr14, [pc], #-664	; b1c <log_open@plt+0x4>
     db0:	bichi	pc, r1, r0, asr #32
     db4:	rscscc	pc, pc, pc, asr #32
     db8:	ldreq	pc, [r5, #-111]	; 0xffffff91
     dbc:	mrc	7, 7, APSR_nzcv, cr10, cr15, {7}
     dc0:	rscscc	pc, pc, pc, asr #32
     dc4:	mrc	7, 7, APSR_nzcv, cr6, cr15, {7}
     dc8:	rscscc	pc, pc, pc, asr #32
     dcc:	mrc	7, 7, APSR_nzcv, cr2, cr15, {7}
     dd0:	rsbmi	r4, sl, #3899392	; 0x3b8000
     dd4:	ldrbtmi	r2, [r9], #-0
     dd8:	mcr	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     ddc:	mrc	7, 5, APSR_nzcv, cr4, cr15, {7}
     de0:	mrc	7, 5, APSR_nzcv, cr8, cr15, {7}
     de4:	svc	0x0004f7ff
     de8:	mrc	7, 5, APSR_nzcv, cr10, cr15, {7}
     dec:	ldmpl	ip!, {r3, r5, r6, r7, r8, r9, fp, lr}^
     df0:	blmi	ffa2d388 <log_oom_internal@plt+0xffa2c6fc>
     df4:			; <UNDEFINED> instruction: 0xf0243403
     df8:	ldmpl	lr!, {r0, r1, sl}^
     dfc:	andle	r4, r5, #180, 4	; 0x4000000b
     e00:	movweq	lr, #2516	; 0x9d4
     e04:	ldrmi	r3, [r8, r8, lsl #8]
     e08:	mvnsle	r4, #180, 4	; 0x4000000b
     e0c:	svceq	0x00e84ae2
     e10:	ldrbtmi	r4, [sl], #-3025	; 0xfffff42f
     e14:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     e18:	subsmi	r9, sl, r5, lsl #22
     e1c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     e20:	orrshi	pc, r5, r0, asr #32
     e24:	pop	{r0, r1, r2, ip, sp, pc}
     e28:			; <UNDEFINED> instruction: 0xf5b48ff0
     e2c:			; <UNDEFINED> instruction: 0xf0407f80
     e30:			; <UNDEFINED> instruction: 0xf7ff8182
     e34:	strmi	lr, [r5], -r6, ror #28
     e38:	ldclmi	7, cr14, [r8, #620]	; 0x26c
     e3c:	msrls	SPSR_, #14614528	; 0xdf0000
     e40:	ldrbtmi	r4, [r9], #1149	; 0x47d
     e44:	stmdavs	r9!, {r1, r3, r5, r9, fp, ip, sp, lr}
     e48:	ldrdeq	pc, [r0], -r9
     e4c:	mcr	7, 5, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     e50:	vmull.p8	<illegal reg q8.5>, d0, d4
     e54:	stmdavs	r9!, {r1, r2, r6, r7, pc}^
     e58:	blle	cb260 <log_oom_internal@plt+0xca5d4>
     e5c:	addsmi	r6, r9, #2818048	; 0x2b0000
     e60:	addshi	pc, pc, r0, asr #32
     e64:	vhsub.s8	d18, d0, d3
     e68:	andcs	r4, r2, r6, lsl #2
     e6c:			; <UNDEFINED> instruction: 0xf7ff46a1
     e70:	strmi	lr, [r2], r6, asr #29
     e74:	strbmi	r4, [sl], -r1, lsr #12
     e78:			; <UNDEFINED> instruction: 0xf7ff2000
     e7c:	mcrne	14, 0, lr, cr4, cr6, {4}
     e80:	rschi	pc, r0, r0, asr #5
     e84:	ldmpl	fp!, {r0, r1, r2, r6, r7, r8, r9, fp, lr}^
     e88:	addsmi	r6, lr, #1769472	; 0x1b0000
     e8c:	adcshi	pc, r5, r0, lsl #6
     e90:	andcs	r4, r0, #3227648	; 0x314000
     e94:			; <UNDEFINED> instruction: 0x46084479
     e98:	mcr	7, 3, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     e9c:	mrc	7, 5, APSR_nzcv, cr10, cr15, {7}
     ea0:	svceq	0x0000f1ba
     ea4:	blle	11aebc <log_oom_internal@plt+0x11a230>
     ea8:	mrscs	r2, R10_usr
     eac:			; <UNDEFINED> instruction: 0xf7ff4650
     eb0:	andcs	lr, r0, r4, asr #29
     eb4:	mcr	7, 3, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     eb8:	vsub.i8	d2, d0, d2
     ebc:	b	fe121200 <log_oom_internal@plt+0xfe120574>
     ec0:			; <UNDEFINED> instruction: 0xf04f75e4
     ec4:	bl	fe94f6c8 <log_oom_internal@plt+0xfe94ea3c>
     ec8:	strbmi	r7, [ip], -r4, ror #11
     ecc:	submi	fp, r5, #232, 4	; 0x8000000e
     ed0:			; <UNDEFINED> instruction: 0xf7ff4650
     ed4:			; <UNDEFINED> instruction: 0x4648ee70
     ed8:	mcr	7, 3, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     edc:			; <UNDEFINED> instruction: 0xf7ff4620
     ee0:	stccs	14, cr14, [r0, #-424]	; 0xfffffe58
     ee4:	svcge	0x007af6bf
     ee8:	blmi	fe8bacb8 <log_oom_internal@plt+0xfe8ba02c>
     eec:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
     ef0:	ldmdavc	sl, {r0, r1, r4, r8, ip, sp, pc}
     ef4:	cmnle	r0, r0, lsl #20
     ef8:			; <UNDEFINED> instruction: 0xf8ca2300
     efc:	ldrbt	r3, [sp], r0
     f00:	ldmpl	fp!, {r2, r3, r4, r7, r8, r9, fp, lr}^
     f04:			; <UNDEFINED> instruction: 0xf7ff6818
     f08:	blmi	fea3c778 <log_oom_internal@plt+0xfea3baec>
     f0c:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
     f10:			; <UNDEFINED> instruction: 0xf6bf6058
     f14:			; <UNDEFINED> instruction: 0x4628aef3
     f18:	mrc	7, 1, APSR_nzcv, cr4, cr15, {7}
     f1c:			; <UNDEFINED> instruction: 0xf77f2802
     f20:	stcmi	15, cr10, [r3], #292	; 0x124
     f24:	bmi	fe8c9384 <log_oom_internal@plt+0xfe8c86f8>
     f28:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
     f2c:	ldrbtmi	r4, [ip], #-2210	; 0xfffff75e
     f30:	cmncs	r7, #2046820352	; 0x7a000000
     f34:			; <UNDEFINED> instruction: 0xe7134478
     f38:	bge	1135c0 <log_oom_internal@plt+0x112934>
     f3c:	ldrbtmi	r4, [r9], #-2208	; 0xfffff760
     f40:	ldrbtmi	r9, [r8], #-1284	; 0xfffffafc
     f44:	mcr	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     f48:	blle	ecaf50 <log_oom_internal@plt+0xeca2c4>
     f4c:	ldmpl	fp!, {r0, r2, r3, r4, r7, r8, r9, fp, lr}^
     f50:			; <UNDEFINED> instruction: 0xf7ff681d
     f54:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
     f58:	blmi	fe6f54f4 <log_oom_internal@plt+0xfe6f4868>
     f5c:	movwls	r4, #13435	; 0x347b
     f60:	mrc	7, 3, APSR_nzcv, cr6, cr15, {7}
     f64:	stmdacs	r0, {r0, r1, r8, r9, fp, ip, pc}
     f68:	bmi	fe6354d8 <log_oom_internal@plt+0xfe63484c>
     f6c:	cfstrsls	mvf4, [r4], {122}	; 0x7a
     f70:	ldmibmi	r7, {r0, sp}
     f74:	strtmi	r9, [sl], -r0, lsl #4
     f78:	strls	r4, [r1], #-1145	; 0xfffffb87
     f7c:	mcr	7, 4, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     f80:	strcs	r9, [r0, #-2052]	; 0xfffff7fc
     f84:	stcl	7, cr15, [r2, #1020]	; 0x3fc
     f88:	rscscc	pc, pc, pc, asr #32
     f8c:	mrc	7, 0, APSR_nzcv, cr2, cr15, {7}
     f90:	rscscc	pc, pc, pc, asr #32
     f94:	mcr	7, 0, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     f98:	rscscc	pc, pc, pc, asr #32
     f9c:	mcr	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     fa0:			; <UNDEFINED> instruction: 0xf8d9e71c
     fa4:	bvc	a80fac <log_oom_internal@plt+0xa80320>
     fa8:	ldcl	7, cr15, [r2, #1020]!	; 0x3fc
     fac:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
     fb0:	addhi	pc, r9, r0, asr #5
     fb4:	vhsub.s8	d18, d0, d3
     fb8:	andcs	r4, r2, r6, lsl #2
     fbc:	mrc	7, 0, APSR_nzcv, cr14, cr15, {7}
     fc0:	ldrb	r4, [r7, -r2, lsl #13]
     fc4:	strtmi	r4, [r8], -r3, lsl #23
     fc8:	eorcs	r4, r1, #2146304	; 0x20c000
     fcc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
     fd0:	tstcc	r3, ip, lsl #6
     fd4:	mrc	7, 2, APSR_nzcv, cr10, cr15, {7}
     fd8:	bmi	fe03af28 <log_oom_internal@plt+0xfe03a29c>
     fdc:	andsvs	r4, r3, sl, ror r4
     fe0:	andcs	lr, r0, ip, lsl #13
     fe4:	stcl	7, cr15, [lr, #1020]	; 0x3fc
     fe8:	mrrcle	8, 0, r2, r8, cr2
     fec:			; <UNDEFINED> instruction: 0xf04f4265
     ff0:			; <UNDEFINED> instruction: 0x46d13aff
     ff4:	rsbmi	fp, sp, #-805306354	; 0xd000000e
     ff8:			; <UNDEFINED> instruction: 0xf858e76a
     ffc:	bl	201090 <log_oom_internal@plt+0x200404>
    1000:			; <UNDEFINED> instruction: 0xf7ff0183
    1004:	strb	lr, [r9, -ip, lsr #28]
    1008:	movtcs	r4, #35445	; 0x8a75
    100c:	andcs	r4, r0, r5, ror ip
    1010:	ldrbtmi	r4, [sl], #-2421	; 0xfffff68b
    1014:	andcc	r4, r3, #124, 8	; 0x7c000000
    1018:	strls	r4, [r0], #-1145	; 0xfffffb87
    101c:	mcr	7, 0, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    1020:	ldrbtmi	r4, [sl], #-2674	; 0xfffff58e
    1024:	blmi	1cbaeb8 <log_oom_internal@plt+0x1cba22c>
    1028:			; <UNDEFINED> instruction: 0xe798447b
    102c:			; <UNDEFINED> instruction: 0x46404a71
    1030:	movtcs	r4, #40049	; 0x9c71
    1034:	ldrbtmi	r4, [sl], #-2417	; 0xfffff68f
    1038:	andcc	r4, r3, #124, 8	; 0x7c000000
    103c:	strls	r4, [r0], #-1145	; 0xfffffb87
    1040:	stcl	7, cr15, [lr, #1020]!	; 0x3fc
    1044:			; <UNDEFINED> instruction: 0xf7ff2000
    1048:	stmdacs	r2, {r1, r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
    104c:	rsbmi	sp, r5, #18176	; 0x4700
    1050:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    1054:	rsclt	r4, sp, #76, 12	; 0x4c00000
    1058:	ldr	r4, [r9, -sp, ror #4]!
    105c:	rsbmi	r4, r1, #104, 20	; 0x68000
    1060:			; <UNDEFINED> instruction: 0x23a84868
    1064:	cfstrdmi	mvd4, [r8, #-488]!	; 0xfffffe18
    1068:	ldrbtmi	r3, [r8], #-515	; 0xfffffdfd
    106c:	eorcc	r4, r0, sp, ror r4
    1070:	streq	lr, [r0, #-2509]	; 0xfffff633
    1074:			; <UNDEFINED> instruction: 0xf04f2003
    1078:			; <UNDEFINED> instruction: 0xf7ff39ff
    107c:			; <UNDEFINED> instruction: 0x464cedd8
    1080:	str	r4, [r5, -r5, lsl #12]!
    1084:			; <UNDEFINED> instruction: 0xf7ff4628
    1088:	stmdacs	r2, {r1, r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    108c:	rsbmi	sp, r5, #72, 24	; 0x4800
    1090:	bcc	ffffd1d4 <log_oom_internal@plt+0xffffc548>
    1094:			; <UNDEFINED> instruction: 0x465446d1
    1098:	rsbmi	fp, sp, #-805306354	; 0xd000000e
    109c:	bmi	16fad04 <log_oom_internal@plt+0x16fa078>
    10a0:	ldmdami	fp, {r1, r2, r3, r7, r8, r9, sp}^
    10a4:	ldclmi	6, cr4, [fp, #-132]	; 0xffffff7c
    10a8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    10ac:	ldrbtmi	r3, [sp], #-544	; 0xfffffde0
    10b0:	strcs	lr, [r0, #-2509]	; 0xfffff633
    10b4:	andcs	r1, r3, r2, asr #25
    10b8:	ldc	7, cr15, [r8, #1020]!	; 0x3fc
    10bc:	bcc	ffffd200 <log_oom_internal@plt+0xffffc574>
    10c0:			; <UNDEFINED> instruction: 0x460546d1
    10c4:	andcs	lr, r0, r4, lsl #14
    10c8:	ldcl	7, cr15, [ip, #-1020]	; 0xfffffc04
    10cc:	ldcle	8, cr2, [r3], {2}
    10d0:	streq	pc, [r0, #-457]	; 0xfffffe37
    10d4:	bcc	ffffd218 <log_oom_internal@plt+0xffffc58c>
    10d8:	rsbmi	fp, sp, #-805306354	; 0xd000000e
    10dc:	bmi	13bacc4 <log_oom_internal@plt+0x13ba038>
    10e0:	stmdami	lr, {r0, r5, r9, sl, lr}^
    10e4:	stclmi	3, cr2, [lr, #-624]	; 0xfffffd90
    10e8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    10ec:	ldrbtmi	r3, [sp], #-544	; 0xfffffde0
    10f0:	strcs	lr, [r0, #-2509]	; 0xfffff633
    10f4:	ldr	r1, [sp, r2, asr #25]!
    10f8:	orrscs	r4, r3, #4849664	; 0x4a0000
    10fc:	strbmi	r4, [r9], -sl, asr #20
    1100:	cfstrdmi	mvd4, [sl, #-480]	; 0xfffffe20
    1104:			; <UNDEFINED> instruction: 0xf04f447a
    1108:	ldrbtmi	r3, [sp], #-2815	; 0xfffff501
    110c:	stmib	sp, {r5, r9, ip, sp}^
    1110:	strmi	r2, [r2], -r0, lsl #10
    1114:	andcc	r2, r3, #3
    1118:	stc	7, cr15, [r8, #1020]	; 0x3fc
    111c:	ldrb	r4, [r7], r5, lsl #12
    1120:	strtmi	r4, [r1], -r3, asr #20
    1124:	cmncs	r0, #4288	; 0x10c0
    1128:	ldrbtmi	r4, [sl], #-2115	; 0xfffff7bd
    112c:	andscc	r4, r4, #2097152000	; 0x7d000000
    1130:	strls	r4, [r1, #-1144]	; 0xfffffb88
    1134:	bmi	107a994 <log_oom_internal@plt+0x1079d08>
    1138:	mcrrmi	3, 7, r2, r1, cr10
    113c:	stmdbmi	r1, {sp}^
    1140:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    1144:	ldrbtmi	r3, [r9], #-515	; 0xfffffdfd
    1148:			; <UNDEFINED> instruction: 0xf7ff9400
    114c:			; <UNDEFINED> instruction: 0xf7ffecf2
    1150:	svclt	0x0000ed38
    1154:	andeq	r1, r1, ip, lsl #5
    1158:	muleq	r0, r4, r0
    115c:	andeq	r1, r1, r6, ror r2
    1160:	andeq	r0, r0, r8, lsr #1
    1164:	muleq	r0, ip, r0
    1168:	strheq	r1, [r1], -r6
    116c:	andeq	r0, r0, r4, ror #18
    1170:	andeq	r1, r1, r6, lsl r3
    1174:	andeq	r0, r0, r4, lsr #1
    1178:	andeq	r1, r1, ip, asr #5
    117c:	andeq	r0, r0, r4, lsl #17
    1180:	ldrdeq	r0, [r0], -r2
    1184:	andeq	r0, r0, r6, asr r6
    1188:	andeq	r1, r1, r8, asr r2
    118c:	andeq	r0, r0, r2, lsl #18
    1190:	andeq	r0, r0, ip, lsr #1
    1194:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    1198:	andeq	r1, r1, sl, lsl r1
    119c:	andeq	r1, r1, r0, asr #3
    11a0:	andeq	r1, r1, lr, asr #3
    11a4:	muleq	r0, r8, r0
    11a8:	andeq	r0, r0, r8, lsl r8
    11ac:	strdeq	r1, [r1], -r4
    11b0:	andeq	r0, r0, lr, asr #13
    11b4:	strdeq	r0, [r0], -ip
    11b8:	andeq	r0, r0, r0, lsl #9
    11bc:	andeq	r0, r0, r2, lsr #9
    11c0:	andeq	r0, r0, r2, lsr #9
    11c4:	andeq	r0, r0, r0, asr #1
    11c8:	andeq	r0, r0, ip, ror #8
    11cc:	andeq	r0, r0, ip, asr r4
    11d0:	andeq	r0, r0, r8, ror r4
    11d4:	andeq	r0, r0, r0, ror #14
    11d8:	andeq	r0, r0, r6, ror #7
    11dc:	andeq	r1, r1, r4, lsr r0
    11e0:	andeq	r0, r0, r2, lsr #7
    11e4:	andeq	r0, r0, r8, lsl r7
    11e8:			; <UNDEFINED> instruction: 0x000003b4
    11ec:	andeq	r0, r0, sl, lsl #7
    11f0:	andeq	r0, r0, r8, ror r3
    11f4:	andeq	r0, r0, lr, ror r3
    11f8:	strdeq	r0, [r0], -r4
    11fc:	muleq	r0, ip, r3
    1200:	andeq	r0, r0, r0, asr r3
    1204:	andeq	r0, r0, r2, asr #13
    1208:	andeq	r0, r0, ip, asr #12
    120c:	andeq	r0, r0, r4, lsl #13
    1210:	andeq	r0, r0, sl, lsl #6
    1214:			; <UNDEFINED> instruction: 0x000005b6
    1218:	andeq	r0, r0, r4, asr #12
    121c:	andeq	r0, r0, sl, asr #5
    1220:	muleq	r0, r6, r5
    1224:			; <UNDEFINED> instruction: 0x000002b4
    1228:	andeq	r0, r0, r8, lsr #12
    122c:	andeq	r0, r0, sl, asr r5
    1230:	andeq	r0, r0, r2, lsl #12
    1234:	strdeq	r0, [r0], -r8
    1238:	andeq	r0, r0, r4, lsl #5
    123c:	andeq	r0, r0, r4, ror r2
    1240:	andeq	r0, r0, sl, ror #11
    1244:	andeq	r0, r0, r2, lsl #10
    1248:	bleq	3d38c <log_oom_internal@plt+0x3c700>
    124c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1250:	strbtmi	fp, [sl], -r2, lsl #24
    1254:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1258:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    125c:	ldrmi	sl, [sl], #776	; 0x308
    1260:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1264:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1268:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    126c:			; <UNDEFINED> instruction: 0xf85a4b06
    1270:	stmdami	r6, {r0, r1, ip, sp}
    1274:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1278:	stcl	7, cr15, [r4], #1020	; 0x3fc
    127c:	stc	7, cr15, [lr], {255}	; 0xff
    1280:			; <UNDEFINED> instruction: 0x00010cb0
    1284:	strheq	r0, [r0], -ip
    1288:	strheq	r0, [r0], -r4
    128c:	andeq	r0, r0, r0, lsr #1
    1290:	ldr	r3, [pc, #20]	; 12ac <log_oom_internal@plt+0x620>
    1294:	ldr	r2, [pc, #20]	; 12b0 <log_oom_internal@plt+0x624>
    1298:	add	r3, pc, r3
    129c:	ldr	r2, [r3, r2]
    12a0:	cmp	r2, #0
    12a4:	bxeq	lr
    12a8:	b	c68 <__gmon_start__@plt>
    12ac:	muleq	r1, r0, ip
    12b0:	andeq	r0, r0, r4, asr #1
    12b4:	blmi	1d32d4 <log_oom_internal@plt+0x1d2648>
    12b8:	bmi	1d24a0 <log_oom_internal@plt+0x1d1814>
    12bc:	addmi	r4, r3, #2063597568	; 0x7b000000
    12c0:	andle	r4, r3, sl, ror r4
    12c4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    12c8:	ldrmi	fp, [r8, -r3, lsl #2]
    12cc:	svclt	0x00004770
    12d0:	andeq	r0, r1, r4, asr sp
    12d4:	andeq	r0, r1, r0, asr sp
    12d8:	andeq	r0, r1, ip, ror #24
    12dc:	strheq	r0, [r0], -r8
    12e0:	stmdbmi	r9, {r3, fp, lr}
    12e4:	bmi	2524cc <log_oom_internal@plt+0x251840>
    12e8:	bne	2524d4 <log_oom_internal@plt+0x251848>
    12ec:	svceq	0x00cb447a
    12f0:			; <UNDEFINED> instruction: 0x01a1eb03
    12f4:	andle	r1, r3, r9, asr #32
    12f8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    12fc:	ldrmi	fp, [r8, -r3, lsl #2]
    1300:	svclt	0x00004770
    1304:	andeq	r0, r1, r8, lsr #26
    1308:	andeq	r0, r1, r4, lsr #26
    130c:	andeq	r0, r1, r0, asr #24
    1310:	andeq	r0, r0, r8, asr #1
    1314:	blmi	2ae73c <log_oom_internal@plt+0x2adab0>
    1318:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    131c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1320:	blmi	26f8d4 <log_oom_internal@plt+0x26ec48>
    1324:	ldrdlt	r5, [r3, -r3]!
    1328:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    132c:			; <UNDEFINED> instruction: 0xf7ff6818
    1330:			; <UNDEFINED> instruction: 0xf7ffeca2
    1334:	blmi	1c1238 <log_oom_internal@plt+0x1c05ac>
    1338:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    133c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1340:	strdeq	r0, [r1], -r2
    1344:	andeq	r0, r1, r0, lsl ip
    1348:	andeq	r0, r0, ip, asr #1
    134c:	ldrdeq	r0, [r1], -r2
    1350:	ldrdeq	r0, [r1], -r2
    1354:	svclt	0x0000e7c4
    1358:	mvnsmi	lr, #737280	; 0xb4000
    135c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1360:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1364:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1368:	bl	feebf36c <log_oom_internal@plt+0xfeebe6e0>
    136c:	blne	1d92568 <log_oom_internal@plt+0x1d918dc>
    1370:	strhle	r1, [sl], -r6
    1374:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1378:	svccc	0x0004f855
    137c:	strbmi	r3, [sl], -r1, lsl #8
    1380:	ldrtmi	r4, [r8], -r1, asr #12
    1384:	adcmi	r4, r6, #152, 14	; 0x2600000
    1388:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    138c:	svclt	0x000083f8
    1390:	andeq	r0, r1, r2, asr #20
    1394:	andeq	r0, r1, r8, lsr sl
    1398:	svclt	0x00004770

Disassembly of section .fini:

0000139c <.fini>:
    139c:	push	{r3, lr}
    13a0:	pop	{r3, pc}
