/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [14:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [22:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  reg [17:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  reg [4:0] celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = !(in_data[186] ? celloutsig_1_7z : celloutsig_1_6z);
  assign celloutsig_1_15z = !(celloutsig_1_7z ? celloutsig_1_2z : in_data[146]);
  assign celloutsig_1_16z = !(celloutsig_1_10z ? celloutsig_1_15z : celloutsig_1_15z);
  assign celloutsig_1_19z = !(celloutsig_1_1z[1] ? celloutsig_1_9z : celloutsig_1_13z);
  assign celloutsig_0_9z = !(celloutsig_0_1z[12] ? celloutsig_0_3z : celloutsig_0_1z[1]);
  assign celloutsig_0_34z = !(in_data[38] ? celloutsig_0_29z : celloutsig_0_28z);
  assign celloutsig_1_3z = ~celloutsig_1_1z[3];
  assign celloutsig_1_4z = ~in_data[187];
  assign celloutsig_0_3z = ~celloutsig_0_1z[7];
  assign celloutsig_1_9z = ~in_data[154];
  assign celloutsig_1_11z = ~celloutsig_1_6z;
  assign celloutsig_0_13z = ~celloutsig_0_26z;
  assign celloutsig_0_16z = ~celloutsig_0_10z;
  assign celloutsig_0_19z = ~celloutsig_0_14z;
  assign celloutsig_0_33z = ~celloutsig_0_25z[15];
  assign celloutsig_1_13z = celloutsig_1_10z | in_data[135];
  assign celloutsig_0_10z = celloutsig_0_9z | celloutsig_0_4z;
  assign celloutsig_0_28z = celloutsig_0_9z | celloutsig_0_19z;
  assign celloutsig_1_5z = ~(in_data[168] ^ celloutsig_1_4z);
  assign celloutsig_0_26z = ~(celloutsig_0_1z[1] ^ celloutsig_0_2z[1]);
  assign celloutsig_0_8z = ~(celloutsig_0_0z[3] ^ celloutsig_0_1z[8]);
  assign celloutsig_0_14z = ~(celloutsig_0_26z ^ celloutsig_0_1z[3]);
  assign celloutsig_0_29z = ~(celloutsig_0_19z ^ celloutsig_0_23z);
  assign celloutsig_0_18z = { celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_3z } || { celloutsig_0_0z[1:0], celloutsig_0_16z };
  assign celloutsig_0_6z = celloutsig_0_5z & ~(celloutsig_0_3z);
  assign celloutsig_0_20z = in_data[36] & ~(in_data[57]);
  assign celloutsig_1_1z = celloutsig_1_0z ? { in_data[103:100], 1'h1 } : in_data[145:141];
  assign celloutsig_1_0z = in_data[123:112] != in_data[129:118];
  assign celloutsig_1_2z = in_data[130:124] != { in_data[101], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_6z = in_data[153:150] != { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_8z = { celloutsig_1_1z[4:1], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z } != { in_data[176:171], celloutsig_1_1z };
  assign celloutsig_0_12z = in_data[66:51] != { in_data[62:57], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_26z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_15z = { celloutsig_0_0z[3:2], celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_4z } != { celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_26z, celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_1_7z = | { celloutsig_1_6z, celloutsig_1_1z[4], celloutsig_1_0z };
  assign celloutsig_0_4z = | celloutsig_0_0z;
  assign celloutsig_0_5z = | celloutsig_0_1z[13:3];
  assign celloutsig_0_23z = | { celloutsig_0_22z[18:1], celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_1_18z = { celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_15z, celloutsig_1_0z } << { celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_10z, in_data[187], celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_16z };
  assign celloutsig_0_1z = { celloutsig_0_0z[5:3], celloutsig_0_0z, celloutsig_0_0z } << in_data[83:69];
  assign celloutsig_0_22z = { in_data[7:1], celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_18z } << { in_data[41:40], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_11z };
  always_latch
    if (clkin_data[32]) celloutsig_0_0z = 6'h00;
    else if (!celloutsig_1_19z) celloutsig_0_0z = in_data[53:48];
  always_latch
    if (clkin_data[32]) celloutsig_0_11z = 9'h000;
    else if (!celloutsig_1_19z) celloutsig_0_11z = celloutsig_0_1z[10:2];
  always_latch
    if (clkin_data[32]) celloutsig_0_25z = 18'h00000;
    else if (celloutsig_1_19z) celloutsig_0_25z = { celloutsig_0_11z, celloutsig_0_11z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_2z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_2z = in_data[20:16];
  assign { out_data[136:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
