# âš™ï¸ **Day 2 â€” Velocity Saturation and Basics of CMOS Inverter VTC**

### *NgspiceSky130 â€” CMOS Circuit Design and SPICE Simulation Journey*

---

## ğŸ“˜ **Introduction to Velocity Saturation and CMOS Inverter Behavior**

In **Day 2**, we dive deeper into transistor-level behavior and explore **velocity saturation** effects in **short-channel NMOS devices** using the **Sky130 PDK**.
We also design and simulate the **CMOS inverter**, the most fundamental logic gate in digital ICs, and plot its **Voltage Transfer Characteristic (VTC)**.

This marks our first step into **digital circuit-level design** â€” linking **device physics** to **logic switching performance**.

---

## âš¡ **Understanding Velocity Saturation in MOSFETs**

In short-channel technologies (like **130 nm**), the carrier velocity no longer increases linearly with the electric field due to **scattering effects**.
Instead, it **saturates** at a maximum value â€” this is known as **velocity saturation**.

### âœ¨ **Key Insights**

* At **low fields**, drift velocity increases linearly with the electric field.
* At **high fields**, it approaches a **constant saturation velocity (v<sub>sat</sub>)**.
* As a result, **drain current (I<sub>D</sub>)** increases more slowly in saturation.
* This affects transistor **speed**, **delay**, and **output drive strength**.

---

## ğŸ§® **Drain Current with Velocity Saturation**

Modified drain current equation in the **saturation region**:

$[
I_D = \frac{W}{L} \mu_n C_{ox} (V_{GS} - V_T) V_{DSsat}
]$

where


$[
V_{DSsat} = \frac{E_{sat} L}{1 + \frac{E_{sat} L}{V_{GS} - V_T}}
]$


and $E_{sat}$ is the critical electric field at which velocity saturation begins.

ğŸ“˜ *Observation:* As channel length **L** decreases, **velocity saturation dominates**, leading to **reduced current gain** and **lower transconductance (g<sub>m</sub>)**.

---

## ğŸ”¬ **SPICE Simulation â€” NMOS Id vs Vgs**

We perform a **DC sweep simulation** on an NMOS transistor, varying **Vgs** and measuring **Id** to extract the **Threshold Voltage (V<sub>th</sub>)** and observe **velocity saturation**.

### ğŸ§¾ **Sample SPICE Netlist (Idâ€“Vgs Sweep)**

```spice
*Model Description
.param temp=27


*Including sky130 library files
.lib "sky130_fd_pr/models/sky130.lib.spice" tt


*Netlist Description

XM1 Vdd n1 0 0 sky130_fd_pr__nfet_01v8 w=0.39 l=0.15

R1 n1 in 55

Vdd vdd 0 1.8V
Vin in 0 1.8V

*simulation commands

.op
.dc Vin 0 1.8 0.1 

.control

run
display
setplot dc1
.endc

.end

```

### ğŸ’» **Run Simulation**

```bash
ngspice day2_nfet_idvgs_L015_W039.spice
```

Plot **I<sub>D</sub> vs V<sub>GS</sub>** and note the **threshold voltage (V<sub>th</sub>)** at the onset of conduction.

![01](./images/01.png)

---

## ğŸ§  **Threshold Voltage Extraction**

You can extract **V<sub>th</sub>** using the **linear extrapolation method**:

1. Plot **âˆšI<sub>D</sub>** vs **V<sub>GS</sub>**.
2. Extrapolate the straight-line portion of the curve to intersect the V<sub>GS</sub> axis.
3. The intercept point gives **V<sub>th</sub>**.

ğŸ§¾ Example:

| Parameter                | Value    |
| ------------------------ | -------- |
| Extracted V<sub>th</sub> | â‰ˆ 0.45 V |

---

## âš™ï¸ **SPICE Simulation â€” NMOS Id vs Vds**

To understand the **output characteristics** of the NMOS transistor, we perform a **DC sweep** varying **V<sub>DS</sub>** from 0 V to 1.8 V at multiple **V<sub>GS</sub>** bias levels.
This helps visualize the **linear region**, **saturation region**, and the impact of **velocity saturation**.

### ğŸ§¾ **Sample SPICE Netlist (Idâ€“Vds Sweep)**

```spice
*Model Description
.param temp=27

*Including sky130 library files
.lib "sky130_fd_pr/models/sky130.lib.spice" tt

*Netlist Description
XM1 Vdd n1 0 0 sky130_fd_pr__nfet_01v8 w=0.39 l=0.15
R1 n1 in 55

Vdd vdd 0 1.8V
Vin in 0 1.8V

*Simulation Commands
.op
.dc Vdd 0 1.8 0.1 Vin 0 1.8 0.2

.control
run
display
setplot dc1
.endc

.end
```

### ğŸ’» **Run Simulation**

```bash
ngspice day2_nfet_idvds_L015_W039.spice
```

This simulation performs a **nested DC sweep**:

* The **outer sweep** varies **V<sub>GS</sub>** (Vin) from 0 V to 1.8 V in 0.2 V steps.
* The **inner sweep** varies **V<sub>DS</sub>** (Vdd) from 0 V to 1.8 V in 0.1 V steps.

You can plot **I<sub>D</sub> vs V<sub>DS</sub>** for each **V<sub>GS</sub>** to observe how the transistor transitions from **ohmic** to **saturation** regions.

### ğŸ“ˆ **Expected Observation**

* For **small V<sub>DS</sub>**, the device operates in the **linear region** (Id increases linearly).
* As **V<sub>DS</sub>** increases, **Id** saturates â€” marking the **saturation region**.
* The **higher the V<sub>GS</sub>**, the larger the **drain current** and the earlier the device enters saturation.

![02](./images/02.png)

---

### ğŸ§© **Concept Insight â€” Velocity Saturation**

At **deep submicron lengths (L = 0.15 Âµm)**, the drain current deviates from ideal quadratic behavior due to **carrier velocity saturation**.
This physical effect limits **current drive** and influences **switching speed** â€” a key concept for **modern CMOS scaling**.

---

## âš™ï¸ **Building a CMOS Inverter**

A **CMOS Inverter** combines **PMOS** and **NMOS** transistors to form a logic NOT gate.
It outputs the **complement** of the input and serves as the basis for all digital logic families.

### ğŸ“˜ **CMOS Inverter Circuit**

* **PMOS:** Source at VDD, drain connected to NMOS drain.
* **NMOS:** Source at GND.
* **Output:** Taken at the common drain node.
* **Input:** Shared gate terminal.

![03](./images/03.png)

---

## ğŸ§¾ **SPICE Netlist for CMOS Inverter VTC**

```spice
*** CMOS Inverter VTC ***

.param temp=27
.lib "sky130_fd_pr/models/sky130.lib.spice" tt

M1 out in vdd vdd sky130_fd_pr__pfet_01v8 w=0.84u l=0.36u
M2 out in 0   0   sky130_fd_pr__nfet_01v8 w=0.36u l=0.36u

Vdd vdd 0 1.8
Vin in  0 0

.dc Vin 0 1.8 0.01
.control
run
plot v(out) vs v(in)
.endc

.end
```

---

## ğŸ“Š **Voltage Transfer Characteristic (VTC)**

The **VTC** shows how the output voltage **V<sub>out</sub>** varies with the input **V<sub>in</sub>**.

### âš™ï¸ **Key Regions**

1. **Low Input (Vin < Vth):** NMOS OFF, PMOS ON â†’ Output â‰ˆ VDD
2. **Transition Region:** Both partially ON â†’ Output rapidly falls
3. **High Input (Vin > Vth):** NMOS ON, PMOS OFF â†’ Output â‰ˆ 0 V

![04](./images/04.png)

---

## ğŸ§® **Switching Threshold (Vm)**

The **switching threshold (Vm)** is the point where:

$[
V_{in} = V_{out}
]$

It represents the inverterâ€™s **balance point** â€” when both transistors conduct equally.

| Parameter           | Symbol         | Typical Value |
| ------------------- | -------------- | ------------- |
| Switching Threshold | V<sub>m</sub>  | â‰ˆ 0.88 V      |
| Supply Voltage      | V<sub>DD</sub> | 1.8 V         |

---

## ğŸ§  **Observations**

* ğŸ“ˆ Velocity saturation limits **drain current** in short-channel devices.
* âš™ï¸ CMOS inverterâ€™s **VTC curve** reflects **transition sharpness** and **switching point**.
* ğŸ’¡ **Symmetric switching** occurs when **(W/L)<sub>PMOS</sub> â‰ˆ 2Ã—(W/L)<sub>NMOS</sub>**.
* ğŸ§© These parameters directly influence **propagation delay** and **noise margins**.

---

## ğŸ§  **Summary**

| Concept                      | Key Takeaway                                                      |
| ---------------------------- | ----------------------------------------------------------------- |
| **Velocity Saturation**      | Limits electron velocity at high electric fields                  |
| **Short Channel Effect**     | Reduces current and transconductance                              |
| **VTC Curve**                | Defines inputâ€“output behavior of CMOS inverter                    |
| **Switching Threshold (Vm)** | Determines logic transition point                                 |
| **SPICE Simulation**         | Enables precise observation of analog and digital characteristics |

---

## ğŸ”— **Next Step**

â¡ï¸ Proceed to **[Day 3 â€” CMOS Switching Threshold and Dynamic Simulations](../Day3_CMOS_Switching_Dynamics/readme.md)**
Here, youâ€™ll simulate **transient responses** of the inverter under **pulse inputs**, measure **rise/fall delays**, and relate them to **timing performance** in STA.

---
