// Seed: 1537237006
module module_0 (
    output wor   id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  tri1  id_3,
    output uwire id_4,
    output uwire id_5
);
  tri id_7 = 1;
  assign module_1.type_11 = 0;
endmodule
module module_1 (
    output wor id_0,
    output tri id_1,
    input wor id_2,
    input uwire id_3,
    input uwire id_4,
    input logic id_5,
    input supply0 id_6,
    output tri id_7
);
  id_9(
      .id_0(1'b0), .id_1(), .id_2(1)
  );
  always @(posedge 1) force id_1 = id_5;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_4,
      id_3,
      id_0,
      id_1
  );
endmodule
