// Seed: 3503403614
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input tri id_2,
    input wor id_3,
    input wor id_4,
    input supply1 id_5,
    output wire id_6,
    input tri1 id_7,
    input supply1 id_8,
    input supply1 id_9,
    output uwire id_10,
    input wor id_11
);
  wire id_13;
endmodule
module module_1 (
    input tri1 id_0,
    input wand id_1,
    input uwire id_2,
    output supply0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    output uwire id_6,
    input tri1 id_7,
    output wire id_8,
    input wor id_9,
    output tri0 id_10,
    input tri1 id_11,
    input wand id_12,
    output tri0 id_13
);
  wire id_15;
  assign id_13 = id_12;
  module_0(
      id_0, id_11, id_4, id_4, id_9, id_4, id_13, id_4, id_1, id_12, id_13, id_7
  );
endmodule
