# NESRV â€” A Custom RISC-V Processor

**NESRV** is a RISC-V processor designed and developed as part of an academic and exploratory initiative into open-source hardware. The project is built with modular RTL in SystemVerilog, simulated using Verilator, and prepared for physical design using OpenLane.

---

## ğŸ§  Project Philosophy

We believe in learning by doing. NESRV is our attempt to go from RTL to GDSII with a self-managed, script-driven workflow. No Makefiles â€” just clean code and purposeful automation.

---

## ğŸ§± Repository Structure

```
NESRV/
â”œâ”€â”€ rtl/ # SystemVerilog source code
â”‚ â”œâ”€â”€ core/ # Core modules like IFU, ALU, regfile
â”‚ â”œâ”€â”€ mem/ # Mem blocks
â”‚ â””â”€â”€ top.sv # Top-level processor integration
â”œâ”€â”€ sim/ # Verilator testbenches and related scripts
â”‚ â”œâ”€â”€ testbench.cpp # C++ testbench for Verilator
â”œâ”€â”€ pd/ # Physical design flow (OpenLane)
â”‚ â”œâ”€â”€ openlane/ # OpenLane design folder for top module
â”‚ â”‚ â”œâ”€â”€ config.json
â”‚ â”‚ â”œâ”€â”€ constraints.sdc
â”‚ â”‚ â””â”€â”€ ...
â”œâ”€â”€ docs/ # Design documentation and diagrams
â”‚ â”œâ”€â”€ architecture.md
â”‚ â””â”€â”€ img/
â”œâ”€â”€ scripts/ # General utility scripts (build, convert, etc.)
â”‚ â””â”€â”€ run_verilator.sh
â”‚ â””â”€â”€ run_openlane.sh
â”œâ”€â”€ LICENSE
â”œâ”€â”€ .gitignore
â””â”€â”€ README.md
```

---

## âš™ï¸ Requirements

- **Verilator** (for simulation)
- **OpenLane** (for physical design)
- **Python 3** and **Bash** (for scripts)

---

## ğŸš€ How to Simulate

Run this from the `sim/` directory:

```bash
cd sim/
./run_verilator.sh
```

## ğŸ§± How to Run Physical Design

```bash
cd pd/scripts/
./run_openlane.sh
```

## ğŸ‘¨â€ğŸ’» Team NES

- N â€” Nitu Kumari Mahato (@NituMahato2003)
- E â€” Ekta Singh (@ekta568)
- S â€” Subham Pal (@Subhampal9)

## ğŸ“˜ Documentation

Detailed architecture documentation is available in:
```
docs/architecture.md
```
It includes block diagrams, pipeline details, module specs, and ISA notes.

## ğŸš§ Project Status

* Repository initialized- Done

* Core RTL modules designed- Work going on

* Basic testbench functional

* Simulation passing with sample instructions

* Physical design clean DRC/LVS

* GDS generated and verified
