# do half_adder.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:47 on Sep 21,2021
# vlog -work work half-adder.vo 
# -- Compiling module week3_3
# 
# Top level modules:
# 	week3_3
# End time: 18:50:47 on Sep 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:50:47 on Sep 21,2021
# vlog -work work Waveform7.vwf.vt 
# -- Compiling module week3_3_vlg_vec_tst
# 
# Top level modules:
# 	week3_3_vlg_vec_tst
# End time: 18:50:48 on Sep 21,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L maxv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.week3_3_vlg_vec_tst 
# Start time: 18:50:48 on Sep 21,2021
# Loading work.week3_3_vlg_vec_tst
# Loading work.week3_3
# Loading maxv_ver.maxv_io
# Loading maxv_ver.maxv_lcell
# Loading maxv_ver.maxv_asynch_lcell
# Loading maxv_ver.maxv_lcell_register
# after#25
# ** Note: $finish    : Waveform7.vwf.vt(63)
#    Time: 1 us  Iteration: 0  Instance: /week3_3_vlg_vec_tst
# End time: 18:50:49 on Sep 21,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
