Analysis & Synthesis report for top
Sat Sep 23 23:24:30 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: cpu:sccpu|ext5:cpu_ext5
 12. Parameter Settings for User Entity Instance: cpu:sccpu|ext16:cpu_ext16
 13. Parameter Settings for User Entity Instance: cpu:sccpu|ext18:cpu_ext18
 14. Parameter Settings for User Entity Instance: cpu:sccpu|mux2x32:mux1
 15. Parameter Settings for User Entity Instance: cpu:sccpu|mux2x32:mux2
 16. Parameter Settings for User Entity Instance: cpu:sccpu|mux2x32:mux3
 17. Parameter Settings for User Entity Instance: cpu:sccpu|mux2x32:mux4
 18. Parameter Settings for User Entity Instance: cpu:sccpu|mux2x32:mux5
 19. Port Connectivity Checks: "cpu:sccpu|ext18:cpu_ext18"
 20. Port Connectivity Checks: "cpu:sccpu|JOIN:cpu_join"
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages
 23. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Sep 23 23:24:30 2023       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 15,159                                      ;
;     Total combinational functions  ; 6,979                                       ;
;     Dedicated logic registers      ; 8,574                                       ;
; Total registers                    ; 8574                                        ;
; Total pins                         ; 199                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX50DF27I7     ;                    ;
; Top-level entity name                                                      ; top                ; top                ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                  ;
+-------------------------------------+-----------------+------------------------------+----------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                    ; File Name with Absolute Path           ; Library ;
+-------------------------------------+-----------------+------------------------------+----------------------------------------+---------+
; ../RTL/top.v                        ; yes             ; User Verilog HDL File        ; C:/Users/uae/Desktop/CPU/RTL/top.v     ;         ;
; ../RTL/regfile.v                    ; yes             ; User Verilog HDL File        ; C:/Users/uae/Desktop/CPU/RTL/regfile.v ;         ;
; ../RTL/PC.v                         ; yes             ; User Verilog HDL File        ; C:/Users/uae/Desktop/CPU/RTL/PC.v      ;         ;
; ../RTL/NPC.v                        ; yes             ; User Verilog HDL File        ; C:/Users/uae/Desktop/CPU/RTL/NPC.v     ;         ;
; ../RTL/mux2x32.v                    ; yes             ; User Verilog HDL File        ; C:/Users/uae/Desktop/CPU/RTL/mux2x32.v ;         ;
; ../RTL/JOIN.v                       ; yes             ; User Verilog HDL File        ; C:/Users/uae/Desktop/CPU/RTL/JOIN.v    ;         ;
; ../RTL/imem.v                       ; yes             ; User Verilog HDL File        ; C:/Users/uae/Desktop/CPU/RTL/imem.v    ;         ;
; ../RTL/ext18.v                      ; yes             ; User Verilog HDL File        ; C:/Users/uae/Desktop/CPU/RTL/ext18.v   ;         ;
; ../RTL/ext16.v                      ; yes             ; User Verilog HDL File        ; C:/Users/uae/Desktop/CPU/RTL/ext16.v   ;         ;
; ../RTL/ext5.v                       ; yes             ; User Verilog HDL File        ; C:/Users/uae/Desktop/CPU/RTL/ext5.v    ;         ;
; ../RTL/dmem.v                       ; yes             ; User Verilog HDL File        ; C:/Users/uae/Desktop/CPU/RTL/dmem.v    ;         ;
; ../RTL/decoder.v                    ; yes             ; User Verilog HDL File        ; C:/Users/uae/Desktop/CPU/RTL/decoder.v ;         ;
; ../RTL/cpu.v                        ; yes             ; User Verilog HDL File        ; C:/Users/uae/Desktop/CPU/RTL/cpu.v     ;         ;
; ../RTL/alu.v                        ; yes             ; User Verilog HDL File        ; C:/Users/uae/Desktop/CPU/RTL/alu.v     ;         ;
; /users/uae/desktop/cpu/rtl/rom.data ; yes             ; Auto-Found Unspecified File  ; /users/uae/desktop/cpu/rtl/rom.data    ;         ;
; /users/uae/desktop/cpu/rtl/imem.txt ; yes             ; Auto-Found File              ; /users/uae/desktop/cpu/rtl/imem.txt    ;         ;
+-------------------------------------+-----------------+------------------------------+----------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 199              ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; clk_in~input     ;
; Maximum fan-out          ; 8575             ;
; Total fan-out            ; 52870            ;
; Average fan-out          ; 3.31             ;
+--------------------------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                     ;
+-----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------+--------------+
; Compilation Hierarchy Node  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                ; Library Name ;
+-----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------+--------------+
; |top                        ; 6979 (0)          ; 8574 (0)     ; 0           ; 0            ; 0       ; 0         ; 0         ; 199  ; 0            ; |top                               ; work         ;
;    |cpu:sccpu|              ; 878 (38)          ; 382 (0)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:sccpu                     ; work         ;
;       |NPC:cpu_npc|         ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:sccpu|NPC:cpu_npc         ; work         ;
;       |PC:cpu_pc|           ; 23 (23)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:sccpu|PC:cpu_pc           ; work         ;
;       |alu:cpu_alu|         ; 312 (312)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:sccpu|alu:cpu_alu         ; work         ;
;       |decoder:cpu_decoder| ; 47 (47)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:sccpu|decoder:cpu_decoder ; work         ;
;       |mux2x32:mux1|        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:sccpu|mux2x32:mux1        ; work         ;
;       |mux2x32:mux2|        ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:sccpu|mux2x32:mux2        ; work         ;
;       |mux2x32:mux3|        ; 194 (194)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:sccpu|mux2x32:mux3        ; work         ;
;       |mux2x32:mux4|        ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:sccpu|mux2x32:mux4        ; work         ;
;       |regfile:cpu_regfile| ; 174 (174)         ; 352 (352)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|cpu:sccpu|regfile:cpu_regfile ; work         ;
;    |dmem:scdmem|            ; 6060 (6060)       ; 8192 (8192)  ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|dmem:scdmem                   ; work         ;
;    |imem:imemory|           ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |top|imem:imemory                  ; work         ;
+-----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                            ;
+-------------------------------------------------+---------------------------------------------+
; Register name                                   ; Reason for Removal                          ;
+-------------------------------------------------+---------------------------------------------+
; cpu:sccpu|PC:cpu_pc|data_out[1]                 ; Merged with cpu:sccpu|PC:cpu_pc|data_out[0] ;
; cpu:sccpu|PC:cpu_pc|data_out[0]                 ; Stuck at GND due to stuck port data_in      ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[31][0]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[30][0]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[29][0]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[28][0]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[27][0]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[26][0]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[25][0]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[24][0]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[15][0]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[14][0]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[13][0]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[12][0]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[11][0]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[10][0]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[9][0]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[8][0]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[31][1]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[30][1]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[29][1]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[28][1]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[27][1]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[26][1]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[25][1]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[24][1]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[15][1]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[14][1]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[13][1]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[12][1]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[11][1]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[10][1]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[9][1]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[8][1]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[31][2]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[30][2]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[29][2]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[28][2]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[27][2]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[26][2]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[25][2]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[24][2]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[15][2]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[14][2]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[13][2]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[12][2]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[11][2]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[10][2]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[9][2]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[8][2]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[31][3]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[30][3]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[29][3]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[28][3]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[27][3]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[26][3]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[25][3]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[24][3]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[15][3]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[14][3]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[13][3]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[12][3]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[11][3]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[10][3]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[9][3]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[8][3]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[31][4]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[30][4]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[29][4]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[28][4]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[27][4]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[26][4]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[25][4]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[24][4]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[15][4]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[14][4]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[13][4]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[12][4]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[11][4]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[10][4]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[9][4]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[8][4]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[31][5]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[30][5]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[29][5]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[28][5]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[27][5]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[26][5]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[25][5]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[24][5]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[15][5]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[14][5]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[13][5]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[12][5]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[11][5]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[10][5]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[9][5]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[8][5]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[31][6]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[30][6]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[29][6]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[28][6]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[27][6]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[26][6]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[25][6]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[24][6]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[15][6]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[14][6]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[13][6]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[12][6]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[11][6]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[10][6]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[9][6]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[8][6]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[31][7]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[30][7]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[29][7]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[28][7]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[27][7]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[26][7]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[25][7]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[24][7]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[15][7]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[14][7]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[13][7]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[12][7]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[11][7]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[10][7]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[9][7]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[8][7]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[31][8]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[30][8]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[29][8]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[28][8]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[27][8]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[26][8]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[25][8]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[24][8]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[15][8]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[14][8]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[13][8]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[12][8]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[11][8]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[10][8]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[9][8]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[8][8]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[31][9]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[30][9]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[29][9]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[28][9]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[27][9]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[26][9]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[25][9]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[24][9]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[15][9]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[14][9]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[13][9]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[12][9]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[11][9]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[10][9]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[9][9]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[8][9]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[31][10] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[30][10] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[29][10] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[28][10] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[27][10] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[26][10] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[25][10] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[24][10] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[15][10] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[14][10] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[13][10] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[12][10] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[11][10] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[10][10] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[9][10]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[8][10]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[31][11] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[30][11] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[29][11] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[28][11] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[27][11] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[26][11] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[25][11] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[24][11] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[15][11] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[14][11] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[13][11] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[12][11] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[11][11] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[10][11] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[9][11]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[8][11]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[31][12] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[30][12] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[29][12] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[28][12] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[27][12] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[26][12] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[25][12] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[24][12] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[15][12] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[14][12] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[13][12] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[12][12] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[11][12] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[10][12] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[9][12]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[8][12]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[31][13] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[30][13] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[29][13] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[28][13] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[27][13] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[26][13] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[25][13] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[24][13] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[15][13] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[14][13] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[13][13] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[12][13] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[11][13] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[10][13] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[9][13]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[8][13]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[31][14] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[30][14] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[29][14] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[28][14] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[27][14] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[26][14] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[25][14] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[24][14] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[15][14] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[14][14] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[13][14] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[12][14] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[11][14] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[10][14] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[9][14]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[8][14]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[31][15] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[30][15] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[29][15] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[28][15] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[27][15] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[26][15] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[25][15] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[24][15] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[15][15] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[14][15] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[13][15] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[12][15] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[11][15] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[10][15] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[9][15]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[8][15]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[31][16] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[30][16] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[29][16] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[28][16] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[27][16] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[26][16] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[25][16] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[24][16] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[15][16] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[14][16] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[13][16] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[12][16] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[11][16] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[10][16] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[9][16]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[8][16]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[31][17] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[30][17] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[29][17] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[28][17] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[27][17] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[26][17] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[25][17] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[24][17] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[15][17] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[14][17] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[13][17] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[12][17] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[11][17] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[10][17] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[9][17]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[8][17]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[31][18] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[30][18] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[29][18] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[28][18] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[27][18] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[26][18] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[25][18] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[24][18] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[15][18] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[14][18] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[13][18] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[12][18] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[11][18] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[10][18] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[9][18]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[8][18]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[31][19] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[30][19] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[29][19] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[28][19] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[27][19] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[26][19] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[25][19] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[24][19] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[15][19] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[14][19] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[13][19] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[12][19] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[11][19] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[10][19] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[9][19]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[8][19]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[31][20] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[30][20] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[29][20] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[28][20] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[27][20] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[26][20] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[25][20] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[24][20] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[15][20] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[14][20] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[13][20] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[12][20] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[11][20] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[10][20] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[9][20]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[8][20]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[31][21] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[30][21] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[29][21] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[28][21] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[27][21] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[26][21] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[25][21] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[24][21] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[15][21] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[14][21] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[13][21] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[12][21] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[11][21] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[10][21] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[9][21]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[8][21]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[31][22] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[30][22] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[29][22] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[28][22] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[27][22] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[26][22] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[25][22] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[24][22] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[15][22] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[14][22] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[13][22] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[12][22] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[11][22] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[10][22] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[9][22]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[8][22]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[31][23] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[30][23] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[29][23] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[28][23] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[27][23] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[26][23] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[25][23] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[24][23] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[15][23] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[14][23] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[13][23] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[12][23] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[11][23] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[10][23] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[9][23]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[8][23]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[31][24] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[30][24] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[29][24] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[28][24] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[27][24] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[26][24] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[25][24] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[24][24] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[15][24] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[14][24] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[13][24] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[12][24] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[11][24] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[10][24] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[9][24]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[8][24]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[31][25] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[30][25] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[29][25] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[28][25] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[27][25] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[26][25] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[25][25] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[24][25] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[15][25] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[14][25] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[13][25] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[12][25] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[11][25] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[10][25] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[9][25]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[8][25]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[31][26] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[30][26] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[29][26] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[28][26] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[27][26] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[26][26] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[25][26] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[24][26] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[15][26] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[14][26] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[13][26] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[12][26] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[11][26] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[10][26] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[9][26]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[8][26]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[31][27] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[30][27] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[29][27] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[28][27] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[27][27] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[26][27] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[25][27] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[24][27] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[15][27] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[14][27] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[13][27] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[12][27] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[11][27] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[10][27] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[9][27]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[8][27]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[31][28] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[30][28] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[29][28] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[28][28] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[27][28] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[26][28] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[25][28] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[24][28] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[15][28] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[14][28] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[13][28] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[12][28] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[11][28] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[10][28] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[9][28]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[8][28]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[31][29] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[30][29] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[29][29] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[28][29] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[27][29] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[26][29] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[25][29] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[24][29] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[15][29] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[14][29] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[13][29] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[12][29] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[11][29] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[10][29] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[9][29]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[8][29]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[31][30] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[30][30] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[29][30] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[28][30] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[27][30] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[26][30] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[25][30] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[24][30] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[15][30] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[14][30] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[13][30] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[12][30] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[11][30] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[10][30] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[9][30]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[8][30]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[31][31] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[30][31] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[29][31] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[28][31] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[27][31] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[26][31] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[25][31] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[24][31] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[15][31] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[14][31] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[13][31] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[12][31] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[11][31] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[10][31] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[9][31]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[8][31]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[5][0]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[21][0]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[6][0]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[22][0]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[5][1]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[21][1]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[6][1]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[22][1]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[5][2]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[21][2]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[6][2]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[22][2]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[5][3]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[21][3]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[6][3]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[22][3]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[5][4]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[21][4]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[6][4]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[22][4]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[5][5]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[21][5]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[6][5]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[22][5]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[5][6]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[21][6]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[6][6]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[22][6]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[5][7]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[21][7]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[6][7]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[22][7]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[5][8]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[21][8]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[6][8]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[22][8]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[5][9]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[21][9]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[6][9]   ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[22][9]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[5][10]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[21][10] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[6][10]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[22][10] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[5][11]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[21][11] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[6][11]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[22][11] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[5][12]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[21][12] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[6][12]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[22][12] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[5][13]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[21][13] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[6][13]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[22][13] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[5][14]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[21][14] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[6][14]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[22][14] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[5][15]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[21][15] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[6][15]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[22][15] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[5][16]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[21][16] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[6][16]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[22][16] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[5][17]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[21][17] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[6][17]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[22][17] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[5][18]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[21][18] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[6][18]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[22][18] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[5][19]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[21][19] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[6][19]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[22][19] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[5][20]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[21][20] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[6][20]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[22][20] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[5][21]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[21][21] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[6][21]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[22][21] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[5][22]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[21][22] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[6][22]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[22][22] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[5][23]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[21][23] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[6][23]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[22][23] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[5][24]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[21][24] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[6][24]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[22][24] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[5][25]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[21][25] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[6][25]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[22][25] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[5][26]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[21][26] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[6][26]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[22][26] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[5][27]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[21][27] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[6][27]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[22][27] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[5][28]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[21][28] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[6][28]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[22][28] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[5][29]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[21][29] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[6][29]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[22][29] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[5][30]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[21][30] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[6][30]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[22][30] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[5][31]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[21][31] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[6][31]  ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[22][31] ; Lost fanout                                 ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[0][0]   ; Stuck at GND due to stuck port clock_enable ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[0][1]   ; Stuck at GND due to stuck port clock_enable ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[0][2]   ; Stuck at GND due to stuck port clock_enable ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[0][3]   ; Stuck at GND due to stuck port clock_enable ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[0][4]   ; Stuck at GND due to stuck port clock_enable ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[0][5]   ; Stuck at GND due to stuck port clock_enable ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[0][6]   ; Stuck at GND due to stuck port clock_enable ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[0][7]   ; Stuck at GND due to stuck port clock_enable ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[0][8]   ; Stuck at GND due to stuck port clock_enable ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[0][9]   ; Stuck at GND due to stuck port clock_enable ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[0][10]  ; Stuck at GND due to stuck port clock_enable ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[0][11]  ; Stuck at GND due to stuck port clock_enable ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[0][12]  ; Stuck at GND due to stuck port clock_enable ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[0][13]  ; Stuck at GND due to stuck port clock_enable ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[0][14]  ; Stuck at GND due to stuck port clock_enable ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[0][15]  ; Stuck at GND due to stuck port clock_enable ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[0][16]  ; Stuck at GND due to stuck port clock_enable ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[0][17]  ; Stuck at GND due to stuck port clock_enable ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[0][18]  ; Stuck at GND due to stuck port clock_enable ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[0][19]  ; Stuck at GND due to stuck port clock_enable ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[0][20]  ; Stuck at GND due to stuck port clock_enable ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[0][21]  ; Stuck at GND due to stuck port clock_enable ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[0][22]  ; Stuck at GND due to stuck port clock_enable ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[0][23]  ; Stuck at GND due to stuck port clock_enable ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[0][24]  ; Stuck at GND due to stuck port clock_enable ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[0][25]  ; Stuck at GND due to stuck port clock_enable ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[0][26]  ; Stuck at GND due to stuck port clock_enable ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[0][27]  ; Stuck at GND due to stuck port clock_enable ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[0][28]  ; Stuck at GND due to stuck port clock_enable ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[0][29]  ; Stuck at GND due to stuck port clock_enable ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[0][30]  ; Stuck at GND due to stuck port clock_enable ;
; cpu:sccpu|regfile:cpu_regfile|array_reg[0][31]  ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 674         ;                                             ;
+-------------------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 8574  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 23    ;
; Number of registers using Asynchronous Clear ; 382   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8548  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|cpu:sccpu|PC:cpu_pc|data_out[21]    ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |top|cpu:sccpu|PC:cpu_pc|data_out[2]     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |top|cpu:sccpu|alu:cpu_alu|Mux2          ;
; 8:1                ; 32 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |top|cpu:sccpu|regfile:cpu_regfile|Mux50 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |top|cpu:sccpu|alu:cpu_alu|Mux22         ;
; 9:1                ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |top|cpu:sccpu|mux2x32:mux3|r[24]        ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|cpu:sccpu|alu:cpu_alu|Mux26         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |top|cpu:sccpu|alu:cpu_alu|Mux28         ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |top|cpu:sccpu|alu:cpu_alu|Mux31         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:sccpu|ext5:cpu_ext5 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; DEPTH          ; 5     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:sccpu|ext16:cpu_ext16 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; DEPTH          ; 16    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:sccpu|ext18:cpu_ext18 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; DEPTH          ; 18    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:sccpu|mux2x32:mux1 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:sccpu|mux2x32:mux2 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:sccpu|mux2x32:mux3 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:sccpu|mux2x32:mux4 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:sccpu|mux2x32:mux5 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; WIDTH          ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:sccpu|ext18:cpu_ext18"                                                                                                                                                            ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a       ; Input ; Warning  ; Input port expression (28 bits) is wider than the input port (18 bits) it drives.  The 10 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; a[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "cpu:sccpu|JOIN:cpu_join" ;
+---------+-------+----------+------------------------+
; Port    ; Type  ; Severity ; Details                ;
+---------+-------+----------+------------------------+
; a[1..0] ; Input ; Info     ; Stuck at GND           ;
+---------+-------+----------+------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:26     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sat Sep 23 23:23:57 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /users/uae/desktop/cpu/rtl/top.v
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file /users/uae/desktop/cpu/rtl/regfile.v
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file /users/uae/desktop/cpu/rtl/pc.v
    Info (12023): Found entity 1: PC
Info (12021): Found 1 design units, including 1 entities, in source file /users/uae/desktop/cpu/rtl/npc.v
    Info (12023): Found entity 1: NPC
Info (12021): Found 1 design units, including 1 entities, in source file /users/uae/desktop/cpu/rtl/mux2x32.v
    Info (12023): Found entity 1: mux2x32
Info (12021): Found 1 design units, including 1 entities, in source file /users/uae/desktop/cpu/rtl/join.v
    Info (12023): Found entity 1: JOIN
Info (12021): Found 1 design units, including 1 entities, in source file /users/uae/desktop/cpu/rtl/imem.v
    Info (12023): Found entity 1: imem
Info (12021): Found 1 design units, including 1 entities, in source file /users/uae/desktop/cpu/rtl/ext18.v
    Info (12023): Found entity 1: ext18
Info (12021): Found 1 design units, including 1 entities, in source file /users/uae/desktop/cpu/rtl/ext16.v
    Info (12023): Found entity 1: ext16
Info (12021): Found 1 design units, including 1 entities, in source file /users/uae/desktop/cpu/rtl/ext5.v
    Info (12023): Found entity 1: ext5
Info (12021): Found 1 design units, including 1 entities, in source file /users/uae/desktop/cpu/rtl/dmem.v
    Info (12023): Found entity 1: dmem
Info (12021): Found 1 design units, including 1 entities, in source file /users/uae/desktop/cpu/rtl/decoder.v
    Info (12023): Found entity 1: decoder
Info (12021): Found 1 design units, including 1 entities, in source file /users/uae/desktop/cpu/rtl/cpu.v
    Info (12023): Found entity 1: cpu
Info (12021): Found 1 design units, including 1 entities, in source file /users/uae/desktop/cpu/rtl/alu.v
    Info (12023): Found entity 1: alu
Warning (10236): Verilog HDL Implicit Net warning at decoder.v(65): created implicit net for "DM_2"
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:sccpu"
Info (12128): Elaborating entity "decoder" for hierarchy "cpu:sccpu|decoder:cpu_decoder"
Warning (10036): Verilog HDL or VHDL warning at decoder.v(65): object "DM_2" assigned a value but never read
Info (12128): Elaborating entity "PC" for hierarchy "cpu:sccpu|PC:cpu_pc"
Info (12128): Elaborating entity "NPC" for hierarchy "cpu:sccpu|NPC:cpu_npc"
Info (12128): Elaborating entity "JOIN" for hierarchy "cpu:sccpu|JOIN:cpu_join"
Info (12128): Elaborating entity "regfile" for hierarchy "cpu:sccpu|regfile:cpu_regfile"
Warning (10240): Verilog HDL Always Construct warning at regfile.v(37): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "alu" for hierarchy "cpu:sccpu|alu:cpu_alu"
Warning (10240): Verilog HDL Always Construct warning at alu.v(35): inferring latch(es) for variable "r_1", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "r_1[0]" at alu.v(35)
Info (10041): Inferred latch for "r_1[1]" at alu.v(35)
Info (10041): Inferred latch for "r_1[2]" at alu.v(35)
Info (10041): Inferred latch for "r_1[3]" at alu.v(35)
Info (10041): Inferred latch for "r_1[4]" at alu.v(35)
Info (10041): Inferred latch for "r_1[5]" at alu.v(35)
Info (10041): Inferred latch for "r_1[6]" at alu.v(35)
Info (10041): Inferred latch for "r_1[7]" at alu.v(35)
Info (10041): Inferred latch for "r_1[8]" at alu.v(35)
Info (10041): Inferred latch for "r_1[9]" at alu.v(35)
Info (10041): Inferred latch for "r_1[10]" at alu.v(35)
Info (10041): Inferred latch for "r_1[11]" at alu.v(35)
Info (10041): Inferred latch for "r_1[12]" at alu.v(35)
Info (10041): Inferred latch for "r_1[13]" at alu.v(35)
Info (10041): Inferred latch for "r_1[14]" at alu.v(35)
Info (10041): Inferred latch for "r_1[15]" at alu.v(35)
Info (10041): Inferred latch for "r_1[16]" at alu.v(35)
Info (10041): Inferred latch for "r_1[17]" at alu.v(35)
Info (10041): Inferred latch for "r_1[18]" at alu.v(35)
Info (10041): Inferred latch for "r_1[19]" at alu.v(35)
Info (10041): Inferred latch for "r_1[20]" at alu.v(35)
Info (10041): Inferred latch for "r_1[21]" at alu.v(35)
Info (10041): Inferred latch for "r_1[22]" at alu.v(35)
Info (10041): Inferred latch for "r_1[23]" at alu.v(35)
Info (10041): Inferred latch for "r_1[24]" at alu.v(35)
Info (10041): Inferred latch for "r_1[25]" at alu.v(35)
Info (10041): Inferred latch for "r_1[26]" at alu.v(35)
Info (10041): Inferred latch for "r_1[27]" at alu.v(35)
Info (10041): Inferred latch for "r_1[28]" at alu.v(35)
Info (10041): Inferred latch for "r_1[29]" at alu.v(35)
Info (10041): Inferred latch for "r_1[30]" at alu.v(35)
Info (10041): Inferred latch for "r_1[31]" at alu.v(35)
Info (12128): Elaborating entity "ext5" for hierarchy "cpu:sccpu|ext5:cpu_ext5"
Info (12128): Elaborating entity "ext16" for hierarchy "cpu:sccpu|ext16:cpu_ext16"
Info (12128): Elaborating entity "ext18" for hierarchy "cpu:sccpu|ext18:cpu_ext18"
Info (12128): Elaborating entity "mux2x32" for hierarchy "cpu:sccpu|mux2x32:mux1"
Info (12128): Elaborating entity "imem" for hierarchy "imem:imemory"
Warning (10850): Verilog HDL warning at imem.v(32): number of words (9) in memory file does not match the number of elements in the address range [0:2047]
Warning (10030): Net "RAM.data_a" at imem.v(29) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "RAM.waddr_a" at imem.v(29) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "RAM.we_a" at imem.v(29) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "dmem" for hierarchy "dmem:scdmem"
Warning (10850): Verilog HDL warning at dmem.v(37): number of words (50) in memory file does not match the number of elements in the address range [0:255]
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[0]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[1]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[2]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[3]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[4]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[5]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[6]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[7]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[8]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[9]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[10]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[11]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[12]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[13]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[14]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[15]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[16]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[17]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[18]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[19]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[20]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[21]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[22]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[23]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[24]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[25]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[26]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[27]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[28]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[29]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[30]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[31]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[0]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[1]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[2]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[3]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[4]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[5]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[6]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[7]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[8]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[9]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[10]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[11]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[12]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[13]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[14]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[15]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[16]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[17]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[18]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[19]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[20]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[21]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[22]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[23]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[24]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[25]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[26]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[27]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[28]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[29]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[30]" is permanently enabled
Warning (14026): LATCH primitive "cpu:sccpu|alu:cpu_alu|r_1[31]" is permanently enabled
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "dmem:scdmem|ROM" is uninferred due to asynchronous read logic
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/uae/Desktop/CPU/Project/db/top.ram0_imem_37c714.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/uae/Desktop/CPU/Project/db/top.ram0_dmem_351e6b.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "pc[0]" is stuck at GND
    Warning (13410): Pin "pc[1]" is stuck at GND
    Warning (13410): Pin "inst[19]" is stuck at GND
    Warning (13410): Pin "inst[23]" is stuck at GND
    Warning (13410): Pin "inst[24]" is stuck at GND
    Warning (13410): Pin "inst[30]" is stuck at GND
    Warning (13410): Pin "IM_R" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 640 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/uae/Desktop/CPU/Project/output_files/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 15422 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 197 output pins
    Info (21061): Implemented 15223 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 84 warnings
    Info: Peak virtual memory: 4784 megabytes
    Info: Processing ended: Sat Sep 23 23:24:30 2023
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/uae/Desktop/CPU/Project/output_files/top.map.smsg.


