#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Oct  9 09:50:19 2024
# Process ID: 47896
# Current directory: C:/Users/ryand/OneDrive/Documents/Xilinx/ECE153A/Vivado/ECE_152A_Lab1/ECE_152A_Lab1.runs/system_sevenSeg_0_0_synth_1
# Command line: vivado.exe -log system_sevenSeg_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_sevenSeg_0_0.tcl
# Log file: C:/Users/ryand/OneDrive/Documents/Xilinx/ECE153A/Vivado/ECE_152A_Lab1/ECE_152A_Lab1.runs/system_sevenSeg_0_0_synth_1/system_sevenSeg_0_0.vds
# Journal file: C:/Users/ryand/OneDrive/Documents/Xilinx/ECE153A/Vivado/ECE_152A_Lab1/ECE_152A_Lab1.runs/system_sevenSeg_0_0_synth_1\vivado.jou
# Running On: Ella, OS: Windows, CPU Frequency: 2918 MHz, CPU Physical cores: 10, Host memory: 51137 MB
#-----------------------------------------------------------
source system_sevenSeg_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1275.457 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ryand/OneDrive/Documents/Xilinx/ECE153A/Vivado/lab_files_2024/vivado/seven/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/ryand/OneDrive/Documents/Xilinx/ECE153A/Vivado/ECE_152A_Lab1/ECE_152A_Lab1.cache/ip 
Command: synth_design -top system_sevenSeg_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 49476
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [D:/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1275.457 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_sevenSeg_0_0' [c:/Users/ryand/OneDrive/Documents/Xilinx/ECE153A/Vivado/ECE_152A_Lab1/ECE_152A_Lab1.gen/sources_1/bd/system/ip/system_sevenSeg_0_0/synth/system_sevenSeg_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'sevenSeg_v1_0' [c:/Users/ryand/OneDrive/Documents/Xilinx/ECE153A/Vivado/ECE_152A_Lab1/ECE_152A_Lab1.gen/sources_1/bd/system/ipshared/71e2/hdl/sevenSeg_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'sevenSeg_v1_0_S00_AXI' [c:/Users/ryand/OneDrive/Documents/Xilinx/ECE153A/Vivado/ECE_152A_Lab1/ECE_152A_Lab1.gen/sources_1/bd/system/ipshared/71e2/hdl/sevenSeg_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'lab3_user_logic' [c:/Users/ryand/OneDrive/Documents/Xilinx/ECE153A/Vivado/ECE_152A_Lab1/ECE_152A_Lab1.gen/sources_1/bd/system/ipshared/71e2/src/lab3_user_logic.v:6]
INFO: [Synth 8-6155] done synthesizing module 'lab3_user_logic' (0#1) [c:/Users/ryand/OneDrive/Documents/Xilinx/ECE153A/Vivado/ECE_152A_Lab1/ECE_152A_Lab1.gen/sources_1/bd/system/ipshared/71e2/src/lab3_user_logic.v:6]
WARNING: [Synth 8-689] width (4) of port connection 'axi_awaddr' does not match port width (3) of module 'lab3_user_logic' [c:/Users/ryand/OneDrive/Documents/Xilinx/ECE153A/Vivado/ECE_152A_Lab1/ECE_152A_Lab1.gen/sources_1/bd/system/ipshared/71e2/hdl/sevenSeg_v1_0_S00_AXI.v:525]
INFO: [Synth 8-6155] done synthesizing module 'sevenSeg_v1_0_S00_AXI' (0#1) [c:/Users/ryand/OneDrive/Documents/Xilinx/ECE153A/Vivado/ECE_152A_Lab1/ECE_152A_Lab1.gen/sources_1/bd/system/ipshared/71e2/hdl/sevenSeg_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'sevenSeg_v1_0' (0#1) [c:/Users/ryand/OneDrive/Documents/Xilinx/ECE153A/Vivado/ECE_152A_Lab1/ECE_152A_Lab1.gen/sources_1/bd/system/ipshared/71e2/hdl/sevenSeg_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'system_sevenSeg_0_0' (0#1) [c:/Users/ryand/OneDrive/Documents/Xilinx/ECE153A/Vivado/ECE_152A_Lab1/ECE_152A_Lab1.gen/sources_1/bd/system/ip/system_sevenSeg_0_0/synth/system_sevenSeg_0_0.v:53]
WARNING: [Synth 8-7129] Port S_AXI_WDATA[31] in module lab3_user_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[30] in module lab3_user_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[29] in module lab3_user_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[28] in module lab3_user_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[27] in module lab3_user_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[26] in module lab3_user_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[25] in module lab3_user_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[24] in module lab3_user_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[23] in module lab3_user_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[22] in module lab3_user_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[21] in module lab3_user_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[20] in module lab3_user_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[19] in module lab3_user_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[18] in module lab3_user_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[17] in module lab3_user_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[16] in module lab3_user_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[15] in module lab3_user_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module sevenSeg_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module sevenSeg_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module sevenSeg_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module sevenSeg_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module sevenSeg_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module sevenSeg_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1275.457 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1275.457 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1275.457 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1275.457 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1346.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1347.109 ; gain = 0.137
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1347.109 ; gain = 71.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1347.109 ; gain = 71.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1347.109 ; gain = 71.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1347.109 ; gain = 71.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 16    
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 15    
	  16 Input   32 Bit        Muxes := 15    
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module sevenSeg_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module sevenSeg_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module sevenSeg_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module sevenSeg_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module sevenSeg_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module sevenSeg_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 1347.109 ; gain = 71.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 1347.109 ; gain = 71.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:46 . Memory (MB): peak = 1347.109 ; gain = 71.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:46 . Memory (MB): peak = 1347.109 ; gain = 71.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 1347.109 ; gain = 71.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 1347.109 ; gain = 71.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 1347.109 ; gain = 71.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 1347.109 ; gain = 71.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 1347.109 ; gain = 71.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 1347.109 ; gain = 71.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     1|
|3     |LUT3  |     3|
|4     |LUT4  |     3|
|5     |LUT5  |    32|
|6     |LUT6  |   157|
|7     |MUXF7 |    64|
|8     |MUXF8 |    32|
|9     |FDRE  |   532|
|10    |FDSE  |     8|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 1347.109 ; gain = 71.652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 1347.109 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 1347.109 ; gain = 71.652
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1347.109 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 96 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1347.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 13775952
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:46 ; elapsed = 00:01:08 . Memory (MB): peak = 1347.109 ; gain = 71.652
INFO: [Common 17-1381] The checkpoint 'C:/Users/ryand/OneDrive/Documents/Xilinx/ECE153A/Vivado/ECE_152A_Lab1/ECE_152A_Lab1.runs/system_sevenSeg_0_0_synth_1/system_sevenSeg_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_sevenSeg_0_0, cache-ID = 035e7800ffff1dc8
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ryand/OneDrive/Documents/Xilinx/ECE153A/Vivado/ECE_152A_Lab1/ECE_152A_Lab1.runs/system_sevenSeg_0_0_synth_1/system_sevenSeg_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_sevenSeg_0_0_utilization_synth.rpt -pb system_sevenSeg_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct  9 09:51:55 2024...
