<stg><name>toplevel</name>


<trans_list>

<trans id="484" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln366" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln366" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="11" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="14" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln373_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln373_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="15" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="16" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="21" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="23" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="27" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="27" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln277" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277_1" val="1"/>
<literal name="icmp_ln280" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="28" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="1"/>
</and_exp><and_exp><literal name="icmp_ln277_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln288" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="30" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln288" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="35" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="36" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln312" val="0"/>
</and_exp><and_exp><literal name="cmp_i_i337_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i337_i" val="0"/>
<literal name="and_ln312" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="41" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="42" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="42" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="45" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i337_i" val="0"/>
<literal name="and_ln312" val="1"/>
<literal name="icmp_ln317" val="1"/>
<literal name="icmp_ln322" val="1"/>
<literal name="icmp_ln336" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="1"/>
<literal name="and_ln312_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln322" val="0"/>
<literal name="and_ln312_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln317" val="0"/>
<literal name="and_ln312_1" val="1"/>
</and_exp><and_exp><literal name="and_ln312" val="0"/>
<literal name="and_ln312_1" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i337_i" val="1"/>
<literal name="and_ln312_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="45" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="1"/>
<literal name="and_ln312_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln322" val="0"/>
<literal name="and_ln312_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln317" val="0"/>
<literal name="and_ln312_1" val="0"/>
</and_exp><and_exp><literal name="and_ln312" val="0"/>
<literal name="and_ln312_1" val="0"/>
</and_exp><and_exp><literal name="cmp_i_i337_i" val="1"/>
<literal name="and_ln312_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="50" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="51" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="51" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="54" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln312_1" val="1"/>
<literal name="icmp_ln317_1" val="1"/>
<literal name="icmp_ln322_1" val="1"/>
<literal name="icmp_ln336_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="54" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336_1" val="1"/>
<literal name="or_ln312" val="1"/>
</and_exp><and_exp><literal name="icmp_ln336_1" val="1"/>
<literal name="cmp_i_i343_i" val="1"/>
</and_exp><and_exp><literal name="icmp_ln322_1" val="0"/>
<literal name="or_ln312" val="1"/>
</and_exp><and_exp><literal name="icmp_ln322_1" val="0"/>
<literal name="cmp_i_i343_i" val="1"/>
</and_exp><and_exp><literal name="icmp_ln317_1" val="0"/>
<literal name="or_ln312" val="1"/>
</and_exp><and_exp><literal name="icmp_ln317_1" val="0"/>
<literal name="cmp_i_i343_i" val="1"/>
</and_exp><and_exp><literal name="and_ln312_1" val="0"/>
<literal name="or_ln312" val="1"/>
</and_exp><and_exp><literal name="and_ln312_1" val="0"/>
<literal name="cmp_i_i343_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336_1" val="1"/>
<literal name="cmp_i_i343_i" val="0"/>
<literal name="or_ln312" val="0"/>
</and_exp><and_exp><literal name="icmp_ln322_1" val="0"/>
<literal name="cmp_i_i343_i" val="0"/>
<literal name="or_ln312" val="0"/>
</and_exp><and_exp><literal name="icmp_ln317_1" val="0"/>
<literal name="cmp_i_i343_i" val="0"/>
<literal name="or_ln312" val="0"/>
</and_exp><and_exp><literal name="and_ln312_1" val="0"/>
<literal name="cmp_i_i343_i" val="0"/>
<literal name="or_ln312" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="56" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="56" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="57" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="57" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="60" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i343_i" val="0"/>
<literal name="or_ln312" val="0"/>
<literal name="icmp_ln317_2" val="1"/>
<literal name="icmp_ln322_2" val="1"/>
<literal name="icmp_ln336_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="60" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336_2" val="1"/>
<literal name="or_ln312_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln322_2" val="0"/>
<literal name="or_ln312_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln317_2" val="0"/>
<literal name="or_ln312_1" val="0"/>
</and_exp><and_exp><literal name="or_ln312" val="1"/>
<literal name="or_ln312_1" val="0"/>
</and_exp><and_exp><literal name="cmp_i_i343_i" val="1"/>
<literal name="or_ln312_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="60" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336_2" val="1"/>
<literal name="or_ln312_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln322_2" val="0"/>
<literal name="or_ln312_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln317_2" val="0"/>
<literal name="or_ln312_1" val="1"/>
</and_exp><and_exp><literal name="or_ln312" val="1"/>
<literal name="or_ln312_1" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i343_i" val="1"/>
<literal name="or_ln312_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="62" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="62" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="63" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="63" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="66" to="67">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
<literal name="or_ln312_1" val="0"/>
<literal name="icmp_ln317_3" val="1"/>
<literal name="icmp_ln322_3" val="1"/>
<literal name="icmp_ln336_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="66" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln322_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln317_3" val="0"/>
</and_exp><and_exp><literal name="or_ln312_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="67" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln396" val="0"/>
</and_exp><and_exp><literal name="and_ln288" val="0"/>
</and_exp><and_exp><literal name="icmp_ln280" val="1"/>
</and_exp><and_exp><literal name="icmp_ln277_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln277" val="1"/>
</and_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp><and_exp><literal name="icmp_ln391" val="0"/>
</and_exp><and_exp><literal name="or_ln373_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="589" from="68" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln396" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="68" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln396" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="69" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="70" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="77" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8 %ram_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ram

]]></Node>
<StgValue><ssdm name="ram_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15 %store_ln363 = store i32 0, i32 %error_flag

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:16 %store_ln364 = store i16 0, i16 %open_set_size

]]></Node>
<StgValue><ssdm name="store_ln364"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %ram_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="62">
<![CDATA[
:18 %sext_ln366 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln366"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:19 %MAXI_addr = getelementptr i32 %MAXI, i64 %sext_ln366

]]></Node>
<StgValue><ssdm name="MAXI_addr"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="83" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7830

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="84" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7830

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="85" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7830

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="86" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7830

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="87" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7830

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="88" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7830

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="89" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MAXI, void @empty_0, i32 0, i32 0, void @empty_16, i32 0, i32 7827, void @empty, void @empty_8, void @empty_16, i32 16, i32 16, i32 16, i32 16, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %MAXI

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ram, void @empty_4, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_7, void @empty_15, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ram, void @empty_3, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %code

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code, void @empty_4, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_15, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:9 %specmemcore_ln351 = specmemcore void @_ssdm_op_SpecMemCore, i32 %local_ram, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln351"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:10 %specmemcore_ln356 = specmemcore void @_ssdm_op_SpecMemCore, i32 %closed_set, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln356"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:11 %specmemcore_ln357 = specmemcore void @_ssdm_op_SpecMemCore, i11 %open_set_heap_f_score_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln357"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:12 %specmemcore_ln357 = specmemcore void @_ssdm_op_SpecMemCore, i11 %open_set_heap_g_score_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln357"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:13 %specmemcore_ln357 = specmemcore void @_ssdm_op_SpecMemCore, i9 %open_set_heap_x_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln357"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:14 %specmemcore_ln357 = specmemcore void @_ssdm_op_SpecMemCore, i9 %open_set_heap_y_V, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln357"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7830

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
:21 %br_ln366 = br void

]]></Node>
<StgValue><ssdm name="br_ln366"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:0 %i = phi i13 0, void, i13 %i_1, void %.split21

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1 %i_1 = add i13 %i, i13 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3 %icmp_ln366 = icmp_eq  i13 %i, i13 7830

]]></Node>
<StgValue><ssdm name="icmp_ln366"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7830, i64 7830, i64 7830

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln366 = br i1 %icmp_ln366, void %.split21, void

]]></Node>
<StgValue><ssdm name="br_ln366"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="111" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln366" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split21:2 %MAXI_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %MAXI_addr

]]></Node>
<StgValue><ssdm name="MAXI_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln366" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split21:0 %specloopname_ln366 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln366"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln366" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="13">
<![CDATA[
.split21:1 %zext_ln367 = zext i13 %i

]]></Node>
<StgValue><ssdm name="zext_ln367"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln366" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split21:3 %local_ram_addr = getelementptr i32 %local_ram, i64 0, i64 %zext_ln367

]]></Node>
<StgValue><ssdm name="local_ram_addr"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln366" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.split21:4 %store_ln367 = store i32 %MAXI_addr_read, i13 %local_ram_addr

]]></Node>
<StgValue><ssdm name="store_ln367"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln366" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
.split21:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="117" st_id="12" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
:0 %local_ram_load = load i32 0

]]></Node>
<StgValue><ssdm name="local_ram_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="118" st_id="13" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
:0 %local_ram_load = load i32 0

]]></Node>
<StgValue><ssdm name="local_ram_load"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %i_op_assign = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %local_ram_load, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="32">
<![CDATA[
:2 %trunc_ln371 = trunc i32 %local_ram_load

]]></Node>
<StgValue><ssdm name="trunc_ln371"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %store_ln371 = store i8 %trunc_ln371, i8 %waypoint_count

]]></Node>
<StgValue><ssdm name="store_ln371"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="122" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4 %icmp_ln373 = icmp_eq  i16 %i_op_assign, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln373"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5 %icmp_ln373_1 = icmp_ugt  i16 %i_op_assign, i16 500

]]></Node>
<StgValue><ssdm name="icmp_ln373_1"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="8">
<![CDATA[
:6 %zext_ln373 = zext i8 %trunc_ln371

]]></Node>
<StgValue><ssdm name="zext_ln373"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7 %add_ln373 = add i9 %zext_ln373, i9 510

]]></Node>
<StgValue><ssdm name="add_ln373"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8 %icmp_ln373_2 = icmp_ugt  i9 %add_ln373, i9 14

]]></Node>
<StgValue><ssdm name="icmp_ln373_2"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9 %or_ln373 = or i1 %icmp_ln373_1, i1 %icmp_ln373_2

]]></Node>
<StgValue><ssdm name="or_ln373"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10 %or_ln373_1 = or i1 %or_ln373, i1 %icmp_ln373

]]></Node>
<StgValue><ssdm name="or_ln373_1"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11 %br_ln373 = br i1 %or_ln373_1, void %.lr.ph1095.preheader, void %.loopexit1084

]]></Node>
<StgValue><ssdm name="br_ln373"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln373_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph1095.preheader:0 %br_ln0 = br void %.lr.ph1095

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="131" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.lr.ph1095:0 %i_2 = phi i8 %i_3, void %.split18, i8 0, void %.lr.ph1095.preheader

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="132" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph1095:1 %i_3 = add i8 %i_2, i8 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph1095:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="134" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph1095:3 %icmp_ln379 = icmp_eq  i8 %i_2, i8 %trunc_ln371

]]></Node>
<StgValue><ssdm name="icmp_ln379"/></StgValue>
</operation>

<operation id="135" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph1095:4 %br_ln379 = br i1 %icmp_ln379, void %.split18, void %._crit_edge.loopexit.preheader

]]></Node>
<StgValue><ssdm name="br_ln379"/></StgValue>
</operation>

<operation id="136" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="8">
<![CDATA[
.split18:0 %zext_ln379 = zext i8 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln379"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split18:2 %add_ln380 = add i9 %zext_ln379, i9 1

]]></Node>
<StgValue><ssdm name="add_ln380"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="9">
<![CDATA[
.split18:3 %zext_ln380 = zext i9 %add_ln380

]]></Node>
<StgValue><ssdm name="zext_ln380"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:4 %local_ram_addr_1 = getelementptr i32 %local_ram, i64 0, i64 %zext_ln380

]]></Node>
<StgValue><ssdm name="local_ram_addr_1"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="13">
<![CDATA[
.split18:5 %wp = load i13 %local_ram_addr_1

]]></Node>
<StgValue><ssdm name="wp"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="141" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:1 %specloopname_ln379 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln379"/></StgValue>
</operation>

<operation id="142" st_id="16" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="13">
<![CDATA[
.split18:5 %wp = load i13 %local_ram_addr_1

]]></Node>
<StgValue><ssdm name="wp"/></StgValue>
</operation>

<operation id="143" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="9" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split18:6 %trunc_ln3 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %wp, i32 16, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="144" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="8">
<![CDATA[
.split18:7 %zext_ln381 = zext i8 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln381"/></StgValue>
</operation>

<operation id="145" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:8 %waypoints_x_V_addr = getelementptr i9 %waypoints_x_V, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="waypoints_x_V_addr"/></StgValue>
</operation>

<operation id="146" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="9" op_1_bw="4">
<![CDATA[
.split18:9 %store_ln381 = store i9 %trunc_ln3, i4 %waypoints_x_V_addr

]]></Node>
<StgValue><ssdm name="store_ln381"/></StgValue>
</operation>

<operation id="147" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="32">
<![CDATA[
.split18:10 %trunc_ln302 = trunc i32 %wp

]]></Node>
<StgValue><ssdm name="trunc_ln302"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:11 %waypoints_y_V_addr = getelementptr i9 %waypoints_y_V, i64 0, i64 %zext_ln381

]]></Node>
<StgValue><ssdm name="waypoints_y_V_addr"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="9" op_1_bw="4">
<![CDATA[
.split18:12 %store_ln382 = store i9 %trunc_ln302, i4 %waypoints_y_V_addr

]]></Node>
<StgValue><ssdm name="store_ln382"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
.split18:13 %br_ln0 = br void %.lr.ph1095

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="151" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="9" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.loopexit.preheader:0 %trunc_ln2 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %local_ram_load, i32 16, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="152" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="18" op_0_bw="16">
<![CDATA[
._crit_edge.loopexit.preheader:1 %zext_ln275 = zext i16 %i_op_assign

]]></Node>
<StgValue><ssdm name="zext_ln275"/></StgValue>
</operation>

<operation id="153" st_id="17" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge.loopexit.preheader:2 %mul_ln275 = mul i18 %zext_ln275, i18 %zext_ln275

]]></Node>
<StgValue><ssdm name="mul_ln275"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="154" st_id="18" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge.loopexit.preheader:2 %mul_ln275 = mul i18 %zext_ln275, i18 %zext_ln275

]]></Node>
<StgValue><ssdm name="mul_ln275"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="155" st_id="19" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge.loopexit.preheader:2 %mul_ln275 = mul i18 %zext_ln275, i18 %zext_ln275

]]></Node>
<StgValue><ssdm name="mul_ln275"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="156" st_id="20" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge.loopexit.preheader:2 %mul_ln275 = mul i18 %zext_ln275, i18 %zext_ln275

]]></Node>
<StgValue><ssdm name="mul_ln275"/></StgValue>
</operation>

<operation id="157" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="19" op_0_bw="19" op_1_bw="18" op_2_bw="1">
<![CDATA[
._crit_edge.loopexit.preheader:3 %iteration_limit = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %mul_ln275, i1 0

]]></Node>
<StgValue><ssdm name="iteration_limit"/></StgValue>
</operation>

<operation id="158" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
._crit_edge.loopexit.preheader:4 %icmp_ln277 = icmp_eq  i18 %mul_ln275, i18 0

]]></Node>
<StgValue><ssdm name="icmp_ln277"/></StgValue>
</operation>

<operation id="159" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader:5 %br_ln391 = br void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="160" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %total_length = phi i20 %total_length_1, void, i20 0, void %._crit_edge.loopexit.preheader

]]></Node>
<StgValue><ssdm name="total_length"/></StgValue>
</operation>

<operation id="161" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge.loopexit:1 %i_4 = phi i8 %i_7, void, i8 0, void %._crit_edge.loopexit.preheader

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="162" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:2 %zext_ln391 = zext i8 %i_4

]]></Node>
<StgValue><ssdm name="zext_ln391"/></StgValue>
</operation>

<operation id="163" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit:3 %waypoint_count_load = load i8 %waypoint_count

]]></Node>
<StgValue><ssdm name="waypoint_count_load"/></StgValue>
</operation>

<operation id="164" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:4 %zext_ln391_1 = zext i8 %waypoint_count_load

]]></Node>
<StgValue><ssdm name="zext_ln391_1"/></StgValue>
</operation>

<operation id="165" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.loopexit:5 %add_ln391 = add i9 %zext_ln391_1, i9 511

]]></Node>
<StgValue><ssdm name="add_ln391"/></StgValue>
</operation>

<operation id="166" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge.loopexit:6 %icmp_ln391 = icmp_slt  i9 %zext_ln391, i9 %add_ln391

]]></Node>
<StgValue><ssdm name="icmp_ln391"/></StgValue>
</operation>

<operation id="167" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.loopexit:7 %i_7 = add i8 %i_4, i8 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="168" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit:8 %br_ln391 = br i1 %icmp_ln391, void %.loopexit1084.loopexit, void

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="169" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="8">
<![CDATA[
:1 %zext_ln394 = zext i8 %i_4

]]></Node>
<StgValue><ssdm name="zext_ln394"/></StgValue>
</operation>

<operation id="170" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %waypoints_x_V_addr_1 = getelementptr i9 %waypoints_x_V, i64 0, i64 %zext_ln394

]]></Node>
<StgValue><ssdm name="waypoints_x_V_addr_1"/></StgValue>
</operation>

<operation id="171" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %waypoints_y_V_addr_1 = getelementptr i9 %waypoints_y_V, i64 0, i64 %zext_ln394

]]></Node>
<StgValue><ssdm name="waypoints_y_V_addr_1"/></StgValue>
</operation>

<operation id="172" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="4">
<![CDATA[
:4 %start_x_V = load i4 %waypoints_x_V_addr_1

]]></Node>
<StgValue><ssdm name="start_x_V"/></StgValue>
</operation>

<operation id="173" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="4">
<![CDATA[
:5 %start_y_V = load i4 %waypoints_y_V_addr_1

]]></Node>
<StgValue><ssdm name="start_y_V"/></StgValue>
</operation>

<operation id="174" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="8">
<![CDATA[
:6 %zext_ln394_1 = zext i8 %i_7

]]></Node>
<StgValue><ssdm name="zext_ln394_1"/></StgValue>
</operation>

<operation id="175" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %waypoints_x_V_addr_2 = getelementptr i9 %waypoints_x_V, i64 0, i64 %zext_ln394_1

]]></Node>
<StgValue><ssdm name="waypoints_x_V_addr_2"/></StgValue>
</operation>

<operation id="176" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %waypoints_y_V_addr_2 = getelementptr i9 %waypoints_y_V, i64 0, i64 %zext_ln394_1

]]></Node>
<StgValue><ssdm name="waypoints_y_V_addr_2"/></StgValue>
</operation>

<operation id="177" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="4">
<![CDATA[
:9 %goal_x_V = load i4 %waypoints_x_V_addr_2

]]></Node>
<StgValue><ssdm name="goal_x_V"/></StgValue>
</operation>

<operation id="178" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="4">
<![CDATA[
:10 %goal_y_V = load i4 %waypoints_y_V_addr_2

]]></Node>
<StgValue><ssdm name="goal_y_V"/></StgValue>
</operation>

<operation id="179" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln391" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1084.loopexit:0 %br_ln0 = br void %.loopexit1084

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="180" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %specloopname_ln394 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln394"/></StgValue>
</operation>

<operation id="181" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="4">
<![CDATA[
:4 %start_x_V = load i4 %waypoints_x_V_addr_1

]]></Node>
<StgValue><ssdm name="start_x_V"/></StgValue>
</operation>

<operation id="182" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="4">
<![CDATA[
:5 %start_y_V = load i4 %waypoints_y_V_addr_1

]]></Node>
<StgValue><ssdm name="start_y_V"/></StgValue>
</operation>

<operation id="183" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="4">
<![CDATA[
:9 %goal_x_V = load i4 %waypoints_x_V_addr_2

]]></Node>
<StgValue><ssdm name="goal_x_V"/></StgValue>
</operation>

<operation id="184" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="4">
<![CDATA[
:10 %goal_y_V = load i4 %waypoints_y_V_addr_2

]]></Node>
<StgValue><ssdm name="goal_y_V"/></StgValue>
</operation>

<operation id="185" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
:11 %br_ln257 = br void

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="186" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:0 %i_5 = phi i13 0, void, i13 %i_6, void %.split

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="187" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1 %i_6 = add i13 %i_5, i13 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="188" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="189" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3 %icmp_ln257 = icmp_eq  i13 %i_5, i13 7813

]]></Node>
<StgValue><ssdm name="icmp_ln257"/></StgValue>
</operation>

<operation id="190" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7813, i64 7813, i64 7813

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="191" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln257 = br i1 %icmp_ln257, void %.split, void %_ZL7abs_sub7ap_uintILi9EES0_.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="192" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln257 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln257"/></StgValue>
</operation>

<operation id="193" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="13">
<![CDATA[
.split:1 %zext_ln258 = zext i13 %i_5

]]></Node>
<StgValue><ssdm name="zext_ln258"/></StgValue>
</operation>

<operation id="194" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %closed_set_addr = getelementptr i32 %closed_set, i64 0, i64 %zext_ln258

]]></Node>
<StgValue><ssdm name="closed_set_addr"/></StgValue>
</operation>

<operation id="195" st_id="23" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
.split:3 %store_ln258 = store i32 0, i13 %closed_set_addr

]]></Node>
<StgValue><ssdm name="store_ln258"/></StgValue>
</operation>

<operation id="196" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
.split:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="197" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i.i:0 %store_ln261 = store i16 0, i16 %open_set_size

]]></Node>
<StgValue><ssdm name="store_ln261"/></StgValue>
</operation>

<operation id="198" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i.i:1 %icmp_ln886 = icmp_ugt  i9 %start_x_V, i9 %goal_x_V

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="199" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i.i:2 %sub_ln213 = sub i9 %start_x_V, i9 %goal_x_V

]]></Node>
<StgValue><ssdm name="sub_ln213"/></StgValue>
</operation>

<operation id="200" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i.i:3 %sub_ln213_1 = sub i9 %goal_x_V, i9 %start_x_V

]]></Node>
<StgValue><ssdm name="sub_ln213_1"/></StgValue>
</operation>

<operation id="201" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i.i:4 %lhs = select i1 %icmp_ln886, i9 %sub_ln213, i9 %sub_ln213_1

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="202" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i.i:5 %icmp_ln886_1 = icmp_ugt  i9 %start_y_V, i9 %goal_y_V

]]></Node>
<StgValue><ssdm name="icmp_ln886_1"/></StgValue>
</operation>

<operation id="203" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i.i:6 %sub_ln213_2 = sub i9 %start_y_V, i9 %goal_y_V

]]></Node>
<StgValue><ssdm name="sub_ln213_2"/></StgValue>
</operation>

<operation id="204" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i.i:7 %sub_ln213_3 = sub i9 %goal_y_V, i9 %start_y_V

]]></Node>
<StgValue><ssdm name="sub_ln213_3"/></StgValue>
</operation>

<operation id="205" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i.i:8 %rhs = select i1 %icmp_ln886_1, i9 %sub_ln213_2, i9 %sub_ln213_3

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="206" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i.i:9 %zext_ln215 = zext i9 %lhs

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="207" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i.i:10 %zext_ln215_1 = zext i9 %rhs

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="208" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i.i:11 %ret_5 = add i10 %zext_ln215_1, i10 %zext_ln215

]]></Node>
<StgValue><ssdm name="ret_5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="209" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="11" op_0_bw="10">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i.i:12 %zext_ln300 = zext i10 %ret_5

]]></Node>
<StgValue><ssdm name="zext_ln300"/></StgValue>
</operation>

<operation id="210" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="9" op_4_bw="9" op_5_bw="16" op_6_bw="11" op_7_bw="11" op_8_bw="9" op_9_bw="9" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i.i:13 %call_ln265 = call void @os_heap_push, i11 %zext_ln300, i11 0, i9 %start_x_V, i9 %start_y_V, i16 %open_set_size, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V, i32 %error_flag

]]></Node>
<StgValue><ssdm name="call_ln265"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="211" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="9" op_4_bw="9" op_5_bw="16" op_6_bw="11" op_7_bw="11" op_8_bw="9" op_9_bw="9" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i.i:13 %call_ln265 = call void @os_heap_push, i11 %zext_ln300, i11 0, i9 %start_x_V, i9 %start_y_V, i16 %open_set_size, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V, i32 %error_flag

]]></Node>
<StgValue><ssdm name="call_ln265"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="212" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i.i:14 %error_flag_load = load i32 %error_flag

]]></Node>
<StgValue><ssdm name="error_flag_load"/></StgValue>
</operation>

<operation id="213" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i.i:15 %icmp_ln266 = icmp_eq  i32 %error_flag_load, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln266"/></StgValue>
</operation>

<operation id="214" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i.i:16 %br_ln266 = br i1 %icmp_ln266, void %_Z6a_star5CoordS_.exit.thread.loopexit40, void

]]></Node>
<StgValue><ssdm name="br_ln266"/></StgValue>
</operation>

<operation id="215" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln277 = br i1 %icmp_ln277, void %.lr.ph.preheader, void %.loopexit.loopexit42

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>

<operation id="216" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln277" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.preheader:0 %br_ln277 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>

<operation id="217" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln277" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit42:0 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="218" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
.lr.ph:0 %iteration = phi i19 %iteration_1, void %._crit_edge, i19 0, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="iteration"/></StgValue>
</operation>

<operation id="219" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
.lr.ph:1 %icmp_ln277_1 = icmp_ult  i19 %iteration, i19 %iteration_limit

]]></Node>
<StgValue><ssdm name="icmp_ln277_1"/></StgValue>
</operation>

<operation id="220" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.lr.ph:2 %iteration_1 = add i19 %iteration, i19 1

]]></Node>
<StgValue><ssdm name="iteration_1"/></StgValue>
</operation>

<operation id="221" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph:3 %br_ln277 = br i1 %icmp_ln277_1, void %.loopexit.loopexit, void %.split16

]]></Node>
<StgValue><ssdm name="br_ln277"/></StgValue>
</operation>

<operation id="222" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split16:0 %specpipeline_ln276 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_16

]]></Node>
<StgValue><ssdm name="specpipeline_ln276"/></StgValue>
</operation>

<operation id="223" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split16:1 %specloopname_ln276 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln276"/></StgValue>
</operation>

<operation id="224" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split16:2 %open_set_size_load = load i16 %open_set_size

]]></Node>
<StgValue><ssdm name="open_set_size_load"/></StgValue>
</operation>

<operation id="225" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split16:3 %icmp_ln280 = icmp_eq  i16 %open_set_size_load, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln280"/></StgValue>
</operation>

<operation id="226" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln277_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split16:4 %br_ln280 = br i1 %icmp_ln280, void, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln280"/></StgValue>
</operation>

<operation id="227" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln280" val="1"/>
</and_exp><and_exp><literal name="icmp_ln277_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="228" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="11" op_3_bw="11" op_4_bw="9" op_5_bw="9" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0 %call_ret = call i29 @os_heap_pop, i16 %open_set_size, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="229" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="29" op_0_bw="29" op_1_bw="16" op_2_bw="11" op_3_bw="11" op_4_bw="9" op_5_bw="9" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0 %call_ret = call i29 @os_heap_pop, i16 %open_set_size, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="230" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="11" op_0_bw="29">
<![CDATA[
:1 %current_g_score_V = extractvalue i29 %call_ret

]]></Node>
<StgValue><ssdm name="current_g_score_V"/></StgValue>
</operation>

<operation id="231" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="9" op_0_bw="29">
<![CDATA[
:2 %current_x_V = extractvalue i29 %call_ret

]]></Node>
<StgValue><ssdm name="current_x_V"/></StgValue>
</operation>

<operation id="232" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="29">
<![CDATA[
:3 %current_y_V = extractvalue i29 %call_ret

]]></Node>
<StgValue><ssdm name="current_y_V"/></StgValue>
</operation>

<operation id="233" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4 %icmp_ln870 = icmp_eq  i9 %current_x_V, i9 %goal_x_V

]]></Node>
<StgValue><ssdm name="icmp_ln870"/></StgValue>
</operation>

<operation id="234" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5 %icmp_ln870_1 = icmp_eq  i9 %current_y_V, i9 %goal_y_V

]]></Node>
<StgValue><ssdm name="icmp_ln870_1"/></StgValue>
</operation>

<operation id="235" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %and_ln288 = and i1 %icmp_ln870, i1 %icmp_ln870_1

]]></Node>
<StgValue><ssdm name="and_ln288"/></StgValue>
</operation>

<operation id="236" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln288 = br i1 %and_ln288, void, void %_Z6a_star5CoordS_.exit

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="237" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="18" op_0_bw="9">
<![CDATA[
:0 %zext_ln208 = zext i9 %current_y_V

]]></Node>
<StgValue><ssdm name="zext_ln208"/></StgValue>
</operation>

<operation id="238" st_id="30" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1 %mul_ln208 = mul i18 %zext_ln275, i18 %zext_ln208

]]></Node>
<StgValue><ssdm name="mul_ln208"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="239" st_id="31" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1 %mul_ln208 = mul i18 %zext_ln275, i18 %zext_ln208

]]></Node>
<StgValue><ssdm name="mul_ln208"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="240" st_id="32" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1 %mul_ln208 = mul i18 %zext_ln275, i18 %zext_ln208

]]></Node>
<StgValue><ssdm name="mul_ln208"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="241" st_id="33" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1 %mul_ln208 = mul i18 %zext_ln275, i18 %zext_ln208

]]></Node>
<StgValue><ssdm name="mul_ln208"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="242" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="18" op_0_bw="9">
<![CDATA[
:2 %zext_ln208_1 = zext i9 %current_x_V

]]></Node>
<StgValue><ssdm name="zext_ln208_1"/></StgValue>
</operation>

<operation id="243" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:3 %idx_V = add i18 %mul_ln208, i18 %zext_ln208_1

]]></Node>
<StgValue><ssdm name="idx_V"/></StgValue>
</operation>

<operation id="244" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="13" op_0_bw="13" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4 %word_idx = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %idx_V, i32 5, i32 17

]]></Node>
<StgValue><ssdm name="word_idx"/></StgValue>
</operation>

<operation id="245" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="5" op_0_bw="18">
<![CDATA[
:5 %bit_idx = trunc i18 %idx_V

]]></Node>
<StgValue><ssdm name="bit_idx"/></StgValue>
</operation>

<operation id="246" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="13">
<![CDATA[
:6 %zext_ln70 = zext i13 %word_idx

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="247" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %closed_set_addr_1 = getelementptr i32 %closed_set, i64 0, i64 %zext_ln70

]]></Node>
<StgValue><ssdm name="closed_set_addr_1"/></StgValue>
</operation>

<operation id="248" st_id="34" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="13">
<![CDATA[
:8 %closed_set_load = load i13 %closed_set_addr_1

]]></Node>
<StgValue><ssdm name="closed_set_load"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="249" st_id="35" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="13">
<![CDATA[
:8 %closed_set_load = load i13 %closed_set_addr_1

]]></Node>
<StgValue><ssdm name="closed_set_load"/></StgValue>
</operation>

<operation id="250" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="5">
<![CDATA[
:9 %zext_ln70_1 = zext i5 %bit_idx

]]></Node>
<StgValue><ssdm name="zext_ln70_1"/></StgValue>
</operation>

<operation id="251" st_id="35" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %shl_ln292 = shl i32 1, i32 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="shl_ln292"/></StgValue>
</operation>

<operation id="252" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %and_ln292 = and i32 %closed_set_load, i32 %shl_ln292

]]></Node>
<StgValue><ssdm name="and_ln292"/></StgValue>
</operation>

<operation id="253" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12 %icmp_ln292 = icmp_eq  i32 %and_ln292, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln292"/></StgValue>
</operation>

<operation id="254" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13 %br_ln292 = br i1 %icmp_ln292, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln292"/></StgValue>
</operation>

<operation id="255" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %or_ln78 = or i32 %closed_set_load, i32 %shl_ln292

]]></Node>
<StgValue><ssdm name="or_ln78"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="256" st_id="36" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="32" op_1_bw="13" op_2_bw="0">
<![CDATA[
:1 %store_ln78 = store i32 %or_ln78, i13 %closed_set_addr_1

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="257" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2 %cmp_i_i343_i = icmp_eq  i9 %current_x_V, i9 0

]]></Node>
<StgValue><ssdm name="cmp_i_i343_i"/></StgValue>
</operation>

<operation id="258" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3 %cmp_i_i337_i = icmp_eq  i9 %current_y_V, i9 0

]]></Node>
<StgValue><ssdm name="cmp_i_i337_i"/></StgValue>
</operation>

<operation id="259" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4 %n_g_score_tentative_V = add i11 %current_g_score_V, i11 1

]]></Node>
<StgValue><ssdm name="n_g_score_tentative_V"/></StgValue>
</operation>

<operation id="260" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln305 = br i1 %cmp_i_i337_i, void, void %._crit_edge69

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>

<operation id="261" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i337_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0 %n_y_V = add i9 %current_y_V, i9 511

]]></Node>
<StgValue><ssdm name="n_y_V"/></StgValue>
</operation>

<operation id="262" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i337_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %icmp_ln882 = icmp_ult  i9 %current_x_V, i9 %trunc_ln2

]]></Node>
<StgValue><ssdm name="icmp_ln882"/></StgValue>
</operation>

<operation id="263" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i337_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2 %icmp_ln882_1 = icmp_ult  i9 %n_y_V, i9 %trunc_ln2

]]></Node>
<StgValue><ssdm name="icmp_ln882_1"/></StgValue>
</operation>

<operation id="264" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i337_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3 %and_ln312 = and i1 %icmp_ln882, i1 %icmp_ln882_1

]]></Node>
<StgValue><ssdm name="and_ln312"/></StgValue>
</operation>

<operation id="265" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i337_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln312 = br i1 %and_ln312, void %._crit_edge69, void

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>

<operation id="266" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i337_i" val="0"/>
<literal name="and_ln312" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="18" op_0_bw="9">
<![CDATA[
:0 %zext_ln208_2 = zext i9 %n_y_V

]]></Node>
<StgValue><ssdm name="zext_ln208_2"/></StgValue>
</operation>

<operation id="267" st_id="36" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i337_i" val="0"/>
<literal name="and_ln312" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1 %mul_ln208_1 = mul i18 %zext_ln275, i18 %zext_ln208_2

]]></Node>
<StgValue><ssdm name="mul_ln208_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="268" st_id="37" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1 %mul_ln208_1 = mul i18 %zext_ln275, i18 %zext_ln208_2

]]></Node>
<StgValue><ssdm name="mul_ln208_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="269" st_id="38" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1 %mul_ln208_1 = mul i18 %zext_ln275, i18 %zext_ln208_2

]]></Node>
<StgValue><ssdm name="mul_ln208_1"/></StgValue>
</operation>

<operation id="270" st_id="38" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2 %idx_V_1 = add i18 %mul_ln208_1, i18 %zext_ln208_1

]]></Node>
<StgValue><ssdm name="idx_V_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="271" st_id="39" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2 %idx_V_1 = add i18 %mul_ln208_1, i18 %zext_ln208_1

]]></Node>
<StgValue><ssdm name="idx_V_1"/></StgValue>
</operation>

<operation id="272" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="13" op_0_bw="13" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %word_idx_1 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %idx_V_1, i32 5, i32 17

]]></Node>
<StgValue><ssdm name="word_idx_1"/></StgValue>
</operation>

<operation id="273" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="5" op_0_bw="18">
<![CDATA[
:4 %bit_idx_1 = trunc i18 %idx_V_1

]]></Node>
<StgValue><ssdm name="bit_idx_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="274" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5 %add_ln62 = add i13 %word_idx_1, i13 17

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="275" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="13">
<![CDATA[
:6 %zext_ln62 = zext i13 %add_ln62

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="276" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %local_ram_addr_2 = getelementptr i32 %local_ram, i64 0, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="local_ram_addr_2"/></StgValue>
</operation>

<operation id="277" st_id="40" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="13">
<![CDATA[
:8 %local_ram_load_2 = load i13 %local_ram_addr_2

]]></Node>
<StgValue><ssdm name="local_ram_load_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="278" st_id="41" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="13">
<![CDATA[
:8 %local_ram_load_2 = load i13 %local_ram_addr_2

]]></Node>
<StgValue><ssdm name="local_ram_load_2"/></StgValue>
</operation>

<operation id="279" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="5">
<![CDATA[
:9 %zext_ln62_1 = zext i5 %bit_idx_1

]]></Node>
<StgValue><ssdm name="zext_ln62_1"/></StgValue>
</operation>

<operation id="280" st_id="41" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %shl_ln317 = shl i32 1, i32 %zext_ln62_1

]]></Node>
<StgValue><ssdm name="shl_ln317"/></StgValue>
</operation>

<operation id="281" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %and_ln317 = and i32 %local_ram_load_2, i32 %shl_ln317

]]></Node>
<StgValue><ssdm name="and_ln317"/></StgValue>
</operation>

<operation id="282" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12 %icmp_ln317 = icmp_eq  i32 %and_ln317, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln317"/></StgValue>
</operation>

<operation id="283" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13 %br_ln317 = br i1 %icmp_ln317, void %._crit_edge69, void

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="284" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="13">
<![CDATA[
:0 %zext_ln70_2 = zext i13 %word_idx_1

]]></Node>
<StgValue><ssdm name="zext_ln70_2"/></StgValue>
</operation>

<operation id="285" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %closed_set_addr_2 = getelementptr i32 %closed_set, i64 0, i64 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="closed_set_addr_2"/></StgValue>
</operation>

<operation id="286" st_id="41" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
:2 %closed_set_load_1 = load i13 %closed_set_addr_2

]]></Node>
<StgValue><ssdm name="closed_set_load_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="287" st_id="42" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
:2 %closed_set_load_1 = load i13 %closed_set_addr_2

]]></Node>
<StgValue><ssdm name="closed_set_load_1"/></StgValue>
</operation>

<operation id="288" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %and_ln322 = and i32 %closed_set_load_1, i32 %shl_ln317

]]></Node>
<StgValue><ssdm name="and_ln322"/></StgValue>
</operation>

<operation id="289" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %icmp_ln322 = icmp_eq  i32 %and_ln322, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln322"/></StgValue>
</operation>

<operation id="290" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln322 = br i1 %icmp_ln322, void %._crit_edge69, void %_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i

]]></Node>
<StgValue><ssdm name="br_ln322"/></StgValue>
</operation>

<operation id="291" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i:0 %icmp_ln886_2 = icmp_ugt  i9 %current_x_V, i9 %goal_x_V

]]></Node>
<StgValue><ssdm name="icmp_ln886_2"/></StgValue>
</operation>

<operation id="292" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i:1 %sub_ln213_4 = sub i9 %current_x_V, i9 %goal_x_V

]]></Node>
<StgValue><ssdm name="sub_ln213_4"/></StgValue>
</operation>

<operation id="293" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i:2 %sub_ln213_5 = sub i9 %goal_x_V, i9 %current_x_V

]]></Node>
<StgValue><ssdm name="sub_ln213_5"/></StgValue>
</operation>

<operation id="294" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i:3 %lhs_V = select i1 %icmp_ln886_2, i9 %sub_ln213_4, i9 %sub_ln213_5

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="295" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i:4 %icmp_ln886_3 = icmp_ugt  i9 %n_y_V, i9 %goal_y_V

]]></Node>
<StgValue><ssdm name="icmp_ln886_3"/></StgValue>
</operation>

<operation id="296" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i:5 %sub_ln213_6 = sub i9 %n_y_V, i9 %goal_y_V

]]></Node>
<StgValue><ssdm name="sub_ln213_6"/></StgValue>
</operation>

<operation id="297" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i:6 %sub_ln213_7 = sub i9 %goal_y_V, i9 %n_y_V

]]></Node>
<StgValue><ssdm name="sub_ln213_7"/></StgValue>
</operation>

<operation id="298" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i:7 %rhs_1 = select i1 %icmp_ln886_3, i9 %sub_ln213_6, i9 %sub_ln213_7

]]></Node>
<StgValue><ssdm name="rhs_1"/></StgValue>
</operation>

<operation id="299" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="10" op_0_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i:8 %zext_ln215_2 = zext i9 %lhs_V

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="300" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="10" op_0_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i:9 %zext_ln215_3 = zext i9 %rhs_1

]]></Node>
<StgValue><ssdm name="zext_ln215_3"/></StgValue>
</operation>

<operation id="301" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i:10 %ret = add i10 %zext_ln215_3, i10 %zext_ln215_2

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="302" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="11" op_0_bw="10">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i:11 %zext_ln208_3 = zext i10 %ret

]]></Node>
<StgValue><ssdm name="zext_ln208_3"/></StgValue>
</operation>

<operation id="303" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i:12 %n_f_score_V = add i11 %n_g_score_tentative_V, i11 %zext_ln208_3

]]></Node>
<StgValue><ssdm name="n_f_score_V"/></StgValue>
</operation>

<operation id="304" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="9" op_4_bw="9" op_5_bw="16" op_6_bw="11" op_7_bw="11" op_8_bw="9" op_9_bw="9" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i:13 %call_ln335 = call void @os_heap_push, i11 %n_f_score_V, i11 %n_g_score_tentative_V, i9 %current_x_V, i9 %n_y_V, i16 %open_set_size, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V, i32 %error_flag

]]></Node>
<StgValue><ssdm name="call_ln335"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="305" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="9" op_4_bw="9" op_5_bw="16" op_6_bw="11" op_7_bw="11" op_8_bw="9" op_9_bw="9" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i:13 %call_ln335 = call void @os_heap_push, i11 %n_f_score_V, i11 %n_g_score_tentative_V, i9 %current_x_V, i9 %n_y_V, i16 %open_set_size, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V, i32 %error_flag

]]></Node>
<StgValue><ssdm name="call_ln335"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="306" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i337_i" val="0"/>
<literal name="and_ln312" val="1"/>
<literal name="icmp_ln317" val="1"/>
<literal name="icmp_ln322" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i:14 %error_flag_load_2 = load i32 %error_flag

]]></Node>
<StgValue><ssdm name="error_flag_load_2"/></StgValue>
</operation>

<operation id="307" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i337_i" val="0"/>
<literal name="and_ln312" val="1"/>
<literal name="icmp_ln317" val="1"/>
<literal name="icmp_ln322" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i:15 %icmp_ln336 = icmp_eq  i32 %error_flag_load_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln336"/></StgValue>
</operation>

<operation id="308" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i337_i" val="0"/>
<literal name="and_ln312" val="1"/>
<literal name="icmp_ln317" val="1"/>
<literal name="icmp_ln322" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i:16 %br_ln336 = br i1 %icmp_ln336, void %_Z6a_star5CoordS_.exit.thread.loopexit, void %._crit_edge69

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="309" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="1"/>
</and_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp><and_exp><literal name="and_ln312" val="0"/>
</and_exp><and_exp><literal name="cmp_i_i337_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge69:0 %n_y_V_1 = add i9 %current_y_V, i9 1

]]></Node>
<StgValue><ssdm name="n_y_V_1"/></StgValue>
</operation>

<operation id="310" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="1"/>
</and_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp><and_exp><literal name="and_ln312" val="0"/>
</and_exp><and_exp><literal name="cmp_i_i337_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge69:1 %icmp_ln882_2 = icmp_ult  i9 %current_x_V, i9 %trunc_ln2

]]></Node>
<StgValue><ssdm name="icmp_ln882_2"/></StgValue>
</operation>

<operation id="311" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="1"/>
</and_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp><and_exp><literal name="and_ln312" val="0"/>
</and_exp><and_exp><literal name="cmp_i_i337_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge69:2 %icmp_ln882_3 = icmp_ult  i9 %n_y_V_1, i9 %trunc_ln2

]]></Node>
<StgValue><ssdm name="icmp_ln882_3"/></StgValue>
</operation>

<operation id="312" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="1"/>
</and_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp><and_exp><literal name="and_ln312" val="0"/>
</and_exp><and_exp><literal name="cmp_i_i337_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge69:3 %and_ln312_1 = and i1 %icmp_ln882_2, i1 %icmp_ln882_3

]]></Node>
<StgValue><ssdm name="and_ln312_1"/></StgValue>
</operation>

<operation id="313" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="1"/>
</and_exp><and_exp><literal name="icmp_ln322" val="0"/>
</and_exp><and_exp><literal name="icmp_ln317" val="0"/>
</and_exp><and_exp><literal name="and_ln312" val="0"/>
</and_exp><and_exp><literal name="cmp_i_i337_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge69:4 %br_ln312 = br i1 %and_ln312_1, void %._crit_edge74, void

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>

<operation id="314" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="1"/>
<literal name="and_ln312_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln322" val="0"/>
<literal name="and_ln312_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln317" val="0"/>
<literal name="and_ln312_1" val="1"/>
</and_exp><and_exp><literal name="and_ln312" val="0"/>
<literal name="and_ln312_1" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i337_i" val="1"/>
<literal name="and_ln312_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="18" op_0_bw="9">
<![CDATA[
:0 %zext_ln208_4 = zext i9 %n_y_V_1

]]></Node>
<StgValue><ssdm name="zext_ln208_4"/></StgValue>
</operation>

<operation id="315" st_id="45" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336" val="1"/>
<literal name="and_ln312_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln322" val="0"/>
<literal name="and_ln312_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln317" val="0"/>
<literal name="and_ln312_1" val="1"/>
</and_exp><and_exp><literal name="and_ln312" val="0"/>
<literal name="and_ln312_1" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i337_i" val="1"/>
<literal name="and_ln312_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1 %mul_ln208_2 = mul i18 %zext_ln275, i18 %zext_ln208_4

]]></Node>
<StgValue><ssdm name="mul_ln208_2"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="316" st_id="46" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1 %mul_ln208_2 = mul i18 %zext_ln275, i18 %zext_ln208_4

]]></Node>
<StgValue><ssdm name="mul_ln208_2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="317" st_id="47" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1 %mul_ln208_2 = mul i18 %zext_ln275, i18 %zext_ln208_4

]]></Node>
<StgValue><ssdm name="mul_ln208_2"/></StgValue>
</operation>

<operation id="318" st_id="47" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2 %idx_V_2 = add i18 %mul_ln208_2, i18 %zext_ln208_1

]]></Node>
<StgValue><ssdm name="idx_V_2"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="319" st_id="48" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2 %idx_V_2 = add i18 %mul_ln208_2, i18 %zext_ln208_1

]]></Node>
<StgValue><ssdm name="idx_V_2"/></StgValue>
</operation>

<operation id="320" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="13" op_0_bw="13" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3 %word_idx_2 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %idx_V_2, i32 5, i32 17

]]></Node>
<StgValue><ssdm name="word_idx_2"/></StgValue>
</operation>

<operation id="321" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="5" op_0_bw="18">
<![CDATA[
:4 %bit_idx_2 = trunc i18 %idx_V_2

]]></Node>
<StgValue><ssdm name="bit_idx_2"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="322" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5 %add_ln62_1 = add i13 %word_idx_2, i13 17

]]></Node>
<StgValue><ssdm name="add_ln62_1"/></StgValue>
</operation>

<operation id="323" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="13">
<![CDATA[
:6 %zext_ln62_2 = zext i13 %add_ln62_1

]]></Node>
<StgValue><ssdm name="zext_ln62_2"/></StgValue>
</operation>

<operation id="324" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %local_ram_addr_3 = getelementptr i32 %local_ram, i64 0, i64 %zext_ln62_2

]]></Node>
<StgValue><ssdm name="local_ram_addr_3"/></StgValue>
</operation>

<operation id="325" st_id="49" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="13">
<![CDATA[
:8 %local_ram_load_3 = load i13 %local_ram_addr_3

]]></Node>
<StgValue><ssdm name="local_ram_load_3"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="326" st_id="50" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="13">
<![CDATA[
:8 %local_ram_load_3 = load i13 %local_ram_addr_3

]]></Node>
<StgValue><ssdm name="local_ram_load_3"/></StgValue>
</operation>

<operation id="327" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="5">
<![CDATA[
:9 %zext_ln62_3 = zext i5 %bit_idx_2

]]></Node>
<StgValue><ssdm name="zext_ln62_3"/></StgValue>
</operation>

<operation id="328" st_id="50" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %shl_ln317_1 = shl i32 1, i32 %zext_ln62_3

]]></Node>
<StgValue><ssdm name="shl_ln317_1"/></StgValue>
</operation>

<operation id="329" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %and_ln317_1 = and i32 %local_ram_load_3, i32 %shl_ln317_1

]]></Node>
<StgValue><ssdm name="and_ln317_1"/></StgValue>
</operation>

<operation id="330" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12 %icmp_ln317_1 = icmp_eq  i32 %and_ln317_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln317_1"/></StgValue>
</operation>

<operation id="331" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13 %br_ln317 = br i1 %icmp_ln317_1, void %._crit_edge74, void

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="332" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="13">
<![CDATA[
:0 %zext_ln70_3 = zext i13 %word_idx_2

]]></Node>
<StgValue><ssdm name="zext_ln70_3"/></StgValue>
</operation>

<operation id="333" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %closed_set_addr_3 = getelementptr i32 %closed_set, i64 0, i64 %zext_ln70_3

]]></Node>
<StgValue><ssdm name="closed_set_addr_3"/></StgValue>
</operation>

<operation id="334" st_id="50" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
:2 %closed_set_load_2 = load i13 %closed_set_addr_3

]]></Node>
<StgValue><ssdm name="closed_set_load_2"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="335" st_id="51" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
:2 %closed_set_load_2 = load i13 %closed_set_addr_3

]]></Node>
<StgValue><ssdm name="closed_set_load_2"/></StgValue>
</operation>

<operation id="336" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %and_ln322_1 = and i32 %closed_set_load_2, i32 %shl_ln317_1

]]></Node>
<StgValue><ssdm name="and_ln322_1"/></StgValue>
</operation>

<operation id="337" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %icmp_ln322_1 = icmp_eq  i32 %and_ln322_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln322_1"/></StgValue>
</operation>

<operation id="338" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln322 = br i1 %icmp_ln322_1, void %._crit_edge74, void %_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.1

]]></Node>
<StgValue><ssdm name="br_ln322"/></StgValue>
</operation>

<operation id="339" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.1:0 %icmp_ln886_4 = icmp_ugt  i9 %current_x_V, i9 %goal_x_V

]]></Node>
<StgValue><ssdm name="icmp_ln886_4"/></StgValue>
</operation>

<operation id="340" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.1:1 %sub_ln213_8 = sub i9 %current_x_V, i9 %goal_x_V

]]></Node>
<StgValue><ssdm name="sub_ln213_8"/></StgValue>
</operation>

<operation id="341" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.1:2 %sub_ln213_9 = sub i9 %goal_x_V, i9 %current_x_V

]]></Node>
<StgValue><ssdm name="sub_ln213_9"/></StgValue>
</operation>

<operation id="342" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.1:3 %lhs_V_1 = select i1 %icmp_ln886_4, i9 %sub_ln213_8, i9 %sub_ln213_9

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="343" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.1:4 %icmp_ln886_5 = icmp_ugt  i9 %n_y_V_1, i9 %goal_y_V

]]></Node>
<StgValue><ssdm name="icmp_ln886_5"/></StgValue>
</operation>

<operation id="344" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.1:5 %sub_ln213_10 = sub i9 %n_y_V_1, i9 %goal_y_V

]]></Node>
<StgValue><ssdm name="sub_ln213_10"/></StgValue>
</operation>

<operation id="345" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.1:6 %sub_ln213_11 = sub i9 %goal_y_V, i9 %n_y_V_1

]]></Node>
<StgValue><ssdm name="sub_ln213_11"/></StgValue>
</operation>

<operation id="346" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.1:7 %rhs_2 = select i1 %icmp_ln886_5, i9 %sub_ln213_10, i9 %sub_ln213_11

]]></Node>
<StgValue><ssdm name="rhs_2"/></StgValue>
</operation>

<operation id="347" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="10" op_0_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.1:8 %zext_ln215_4 = zext i9 %lhs_V_1

]]></Node>
<StgValue><ssdm name="zext_ln215_4"/></StgValue>
</operation>

<operation id="348" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.1:9 %zext_ln215_5 = zext i9 %rhs_2

]]></Node>
<StgValue><ssdm name="zext_ln215_5"/></StgValue>
</operation>

<operation id="349" st_id="51" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.1:10 %ret_2 = add i10 %zext_ln215_5, i10 %zext_ln215_4

]]></Node>
<StgValue><ssdm name="ret_2"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="350" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="11" op_0_bw="10">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.1:11 %zext_ln208_5 = zext i10 %ret_2

]]></Node>
<StgValue><ssdm name="zext_ln208_5"/></StgValue>
</operation>

<operation id="351" st_id="52" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.1:12 %n_f_score_V_1 = add i11 %n_g_score_tentative_V, i11 %zext_ln208_5

]]></Node>
<StgValue><ssdm name="n_f_score_V_1"/></StgValue>
</operation>

<operation id="352" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="9" op_4_bw="9" op_5_bw="16" op_6_bw="11" op_7_bw="11" op_8_bw="9" op_9_bw="9" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.1:13 %call_ln335 = call void @os_heap_push, i11 %n_f_score_V_1, i11 %n_g_score_tentative_V, i9 %current_x_V, i9 %n_y_V_1, i16 %open_set_size, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V, i32 %error_flag

]]></Node>
<StgValue><ssdm name="call_ln335"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="353" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="9" op_4_bw="9" op_5_bw="16" op_6_bw="11" op_7_bw="11" op_8_bw="9" op_9_bw="9" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.1:13 %call_ln335 = call void @os_heap_push, i11 %n_f_score_V_1, i11 %n_g_score_tentative_V, i9 %current_x_V, i9 %n_y_V_1, i16 %open_set_size, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V, i32 %error_flag

]]></Node>
<StgValue><ssdm name="call_ln335"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="354" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln312_1" val="1"/>
<literal name="icmp_ln317_1" val="1"/>
<literal name="icmp_ln322_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.1:14 %error_flag_load_3 = load i32 %error_flag

]]></Node>
<StgValue><ssdm name="error_flag_load_3"/></StgValue>
</operation>

<operation id="355" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln312_1" val="1"/>
<literal name="icmp_ln317_1" val="1"/>
<literal name="icmp_ln322_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.1:15 %icmp_ln336_1 = icmp_eq  i32 %error_flag_load_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln336_1"/></StgValue>
</operation>

<operation id="356" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln312_1" val="1"/>
<literal name="icmp_ln317_1" val="1"/>
<literal name="icmp_ln322_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.1:16 %br_ln336 = br i1 %icmp_ln336_1, void %_Z6a_star5CoordS_.exit.thread.loopexit, void %._crit_edge74

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="357" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln322_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln317_1" val="0"/>
</and_exp><and_exp><literal name="and_ln312_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge74:0 %br_ln305 = br i1 %cmp_i_i343_i, void, void %.critedge

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>

<operation id="358" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336_1" val="1"/>
<literal name="cmp_i_i343_i" val="0"/>
</and_exp><and_exp><literal name="icmp_ln322_1" val="0"/>
<literal name="cmp_i_i343_i" val="0"/>
</and_exp><and_exp><literal name="icmp_ln317_1" val="0"/>
<literal name="cmp_i_i343_i" val="0"/>
</and_exp><and_exp><literal name="and_ln312_1" val="0"/>
<literal name="cmp_i_i343_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0 %n_x_V = add i9 %current_x_V, i9 511

]]></Node>
<StgValue><ssdm name="n_x_V"/></StgValue>
</operation>

<operation id="359" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336_1" val="1"/>
<literal name="cmp_i_i343_i" val="0"/>
</and_exp><and_exp><literal name="icmp_ln322_1" val="0"/>
<literal name="cmp_i_i343_i" val="0"/>
</and_exp><and_exp><literal name="icmp_ln317_1" val="0"/>
<literal name="cmp_i_i343_i" val="0"/>
</and_exp><and_exp><literal name="and_ln312_1" val="0"/>
<literal name="cmp_i_i343_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %icmp_ln882_4 = icmp_ult  i9 %n_x_V, i9 %trunc_ln2

]]></Node>
<StgValue><ssdm name="icmp_ln882_4"/></StgValue>
</operation>

<operation id="360" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336_1" val="1"/>
<literal name="cmp_i_i343_i" val="0"/>
</and_exp><and_exp><literal name="icmp_ln322_1" val="0"/>
<literal name="cmp_i_i343_i" val="0"/>
</and_exp><and_exp><literal name="icmp_ln317_1" val="0"/>
<literal name="cmp_i_i343_i" val="0"/>
</and_exp><and_exp><literal name="and_ln312_1" val="0"/>
<literal name="cmp_i_i343_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %xor_ln882 = xor i1 %icmp_ln882_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln882"/></StgValue>
</operation>

<operation id="361" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336_1" val="1"/>
<literal name="cmp_i_i343_i" val="0"/>
</and_exp><and_exp><literal name="icmp_ln322_1" val="0"/>
<literal name="cmp_i_i343_i" val="0"/>
</and_exp><and_exp><literal name="icmp_ln317_1" val="0"/>
<literal name="cmp_i_i343_i" val="0"/>
</and_exp><and_exp><literal name="and_ln312_1" val="0"/>
<literal name="cmp_i_i343_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3 %icmp_ln882_5 = icmp_ult  i9 %current_y_V, i9 %trunc_ln2

]]></Node>
<StgValue><ssdm name="icmp_ln882_5"/></StgValue>
</operation>

<operation id="362" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336_1" val="1"/>
<literal name="cmp_i_i343_i" val="0"/>
</and_exp><and_exp><literal name="icmp_ln322_1" val="0"/>
<literal name="cmp_i_i343_i" val="0"/>
</and_exp><and_exp><literal name="icmp_ln317_1" val="0"/>
<literal name="cmp_i_i343_i" val="0"/>
</and_exp><and_exp><literal name="and_ln312_1" val="0"/>
<literal name="cmp_i_i343_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4 %xor_ln882_1 = xor i1 %icmp_ln882_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln882_1"/></StgValue>
</operation>

<operation id="363" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336_1" val="1"/>
<literal name="cmp_i_i343_i" val="0"/>
</and_exp><and_exp><literal name="icmp_ln322_1" val="0"/>
<literal name="cmp_i_i343_i" val="0"/>
</and_exp><and_exp><literal name="icmp_ln317_1" val="0"/>
<literal name="cmp_i_i343_i" val="0"/>
</and_exp><and_exp><literal name="and_ln312_1" val="0"/>
<literal name="cmp_i_i343_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5 %or_ln312 = or i1 %xor_ln882, i1 %xor_ln882_1

]]></Node>
<StgValue><ssdm name="or_ln312"/></StgValue>
</operation>

<operation id="364" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336_1" val="1"/>
<literal name="cmp_i_i343_i" val="0"/>
</and_exp><and_exp><literal name="icmp_ln322_1" val="0"/>
<literal name="cmp_i_i343_i" val="0"/>
</and_exp><and_exp><literal name="icmp_ln317_1" val="0"/>
<literal name="cmp_i_i343_i" val="0"/>
</and_exp><and_exp><literal name="and_ln312_1" val="0"/>
<literal name="cmp_i_i343_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln312 = br i1 %or_ln312, void, void %.critedge

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="365" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="18" op_0_bw="9">
<![CDATA[
:0 %zext_ln208_6 = zext i9 %n_x_V

]]></Node>
<StgValue><ssdm name="zext_ln208_6"/></StgValue>
</operation>

<operation id="366" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1 %idx_V_3 = add i18 %mul_ln208, i18 %zext_ln208_6

]]></Node>
<StgValue><ssdm name="idx_V_3"/></StgValue>
</operation>

<operation id="367" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="13" op_0_bw="13" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %word_idx_3 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %idx_V_3, i32 5, i32 17

]]></Node>
<StgValue><ssdm name="word_idx_3"/></StgValue>
</operation>

<operation id="368" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="5" op_0_bw="18">
<![CDATA[
:3 %bit_idx_3 = trunc i18 %idx_V_3

]]></Node>
<StgValue><ssdm name="bit_idx_3"/></StgValue>
</operation>

<operation id="369" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4 %add_ln62_2 = add i13 %word_idx_3, i13 17

]]></Node>
<StgValue><ssdm name="add_ln62_2"/></StgValue>
</operation>

<operation id="370" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="13">
<![CDATA[
:5 %zext_ln62_4 = zext i13 %add_ln62_2

]]></Node>
<StgValue><ssdm name="zext_ln62_4"/></StgValue>
</operation>

<operation id="371" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %local_ram_addr_4 = getelementptr i32 %local_ram, i64 0, i64 %zext_ln62_4

]]></Node>
<StgValue><ssdm name="local_ram_addr_4"/></StgValue>
</operation>

<operation id="372" st_id="55" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="13">
<![CDATA[
:7 %local_ram_load_4 = load i13 %local_ram_addr_4

]]></Node>
<StgValue><ssdm name="local_ram_load_4"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="373" st_id="56" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="13">
<![CDATA[
:7 %local_ram_load_4 = load i13 %local_ram_addr_4

]]></Node>
<StgValue><ssdm name="local_ram_load_4"/></StgValue>
</operation>

<operation id="374" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="5">
<![CDATA[
:8 %zext_ln62_5 = zext i5 %bit_idx_3

]]></Node>
<StgValue><ssdm name="zext_ln62_5"/></StgValue>
</operation>

<operation id="375" st_id="56" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %shl_ln317_2 = shl i32 1, i32 %zext_ln62_5

]]></Node>
<StgValue><ssdm name="shl_ln317_2"/></StgValue>
</operation>

<operation id="376" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %and_ln317_2 = and i32 %local_ram_load_4, i32 %shl_ln317_2

]]></Node>
<StgValue><ssdm name="and_ln317_2"/></StgValue>
</operation>

<operation id="377" st_id="56" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %icmp_ln317_2 = icmp_eq  i32 %and_ln317_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln317_2"/></StgValue>
</operation>

<operation id="378" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %br_ln317 = br i1 %icmp_ln317_2, void %.critedge, void

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="379" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="13">
<![CDATA[
:0 %zext_ln70_4 = zext i13 %word_idx_3

]]></Node>
<StgValue><ssdm name="zext_ln70_4"/></StgValue>
</operation>

<operation id="380" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %closed_set_addr_4 = getelementptr i32 %closed_set, i64 0, i64 %zext_ln70_4

]]></Node>
<StgValue><ssdm name="closed_set_addr_4"/></StgValue>
</operation>

<operation id="381" st_id="56" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
:2 %closed_set_load_3 = load i13 %closed_set_addr_4

]]></Node>
<StgValue><ssdm name="closed_set_load_3"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="382" st_id="57" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
:2 %closed_set_load_3 = load i13 %closed_set_addr_4

]]></Node>
<StgValue><ssdm name="closed_set_load_3"/></StgValue>
</operation>

<operation id="383" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %and_ln322_2 = and i32 %closed_set_load_3, i32 %shl_ln317_2

]]></Node>
<StgValue><ssdm name="and_ln322_2"/></StgValue>
</operation>

<operation id="384" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %icmp_ln322_2 = icmp_eq  i32 %and_ln322_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln322_2"/></StgValue>
</operation>

<operation id="385" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln322 = br i1 %icmp_ln322_2, void %.critedge, void %_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.2

]]></Node>
<StgValue><ssdm name="br_ln322"/></StgValue>
</operation>

<operation id="386" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.2:0 %icmp_ln886_6 = icmp_ugt  i9 %n_x_V, i9 %goal_x_V

]]></Node>
<StgValue><ssdm name="icmp_ln886_6"/></StgValue>
</operation>

<operation id="387" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.2:1 %sub_ln213_12 = sub i9 %n_x_V, i9 %goal_x_V

]]></Node>
<StgValue><ssdm name="sub_ln213_12"/></StgValue>
</operation>

<operation id="388" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.2:2 %sub_ln213_13 = sub i9 %goal_x_V, i9 %n_x_V

]]></Node>
<StgValue><ssdm name="sub_ln213_13"/></StgValue>
</operation>

<operation id="389" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.2:3 %lhs_V_2 = select i1 %icmp_ln886_6, i9 %sub_ln213_12, i9 %sub_ln213_13

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="390" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.2:4 %icmp_ln886_7 = icmp_ugt  i9 %current_y_V, i9 %goal_y_V

]]></Node>
<StgValue><ssdm name="icmp_ln886_7"/></StgValue>
</operation>

<operation id="391" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.2:5 %sub_ln213_14 = sub i9 %current_y_V, i9 %goal_y_V

]]></Node>
<StgValue><ssdm name="sub_ln213_14"/></StgValue>
</operation>

<operation id="392" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.2:6 %sub_ln213_15 = sub i9 %goal_y_V, i9 %current_y_V

]]></Node>
<StgValue><ssdm name="sub_ln213_15"/></StgValue>
</operation>

<operation id="393" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.2:7 %rhs_3 = select i1 %icmp_ln886_7, i9 %sub_ln213_14, i9 %sub_ln213_15

]]></Node>
<StgValue><ssdm name="rhs_3"/></StgValue>
</operation>

<operation id="394" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.2:8 %zext_ln215_6 = zext i9 %lhs_V_2

]]></Node>
<StgValue><ssdm name="zext_ln215_6"/></StgValue>
</operation>

<operation id="395" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="10" op_0_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.2:9 %zext_ln215_7 = zext i9 %rhs_3

]]></Node>
<StgValue><ssdm name="zext_ln215_7"/></StgValue>
</operation>

<operation id="396" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.2:10 %ret_3 = add i10 %zext_ln215_6, i10 %zext_ln215_7

]]></Node>
<StgValue><ssdm name="ret_3"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="397" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="11" op_0_bw="10">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.2:11 %zext_ln208_7 = zext i10 %ret_3

]]></Node>
<StgValue><ssdm name="zext_ln208_7"/></StgValue>
</operation>

<operation id="398" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.2:12 %n_f_score_V_2 = add i11 %n_g_score_tentative_V, i11 %zext_ln208_7

]]></Node>
<StgValue><ssdm name="n_f_score_V_2"/></StgValue>
</operation>

<operation id="399" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="9" op_4_bw="9" op_5_bw="16" op_6_bw="11" op_7_bw="11" op_8_bw="9" op_9_bw="9" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.2:13 %call_ln335 = call void @os_heap_push, i11 %n_f_score_V_2, i11 %n_g_score_tentative_V, i9 %n_x_V, i9 %current_y_V, i16 %open_set_size, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V, i32 %error_flag

]]></Node>
<StgValue><ssdm name="call_ln335"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="400" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="9" op_4_bw="9" op_5_bw="16" op_6_bw="11" op_7_bw="11" op_8_bw="9" op_9_bw="9" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.2:13 %call_ln335 = call void @os_heap_push, i11 %n_f_score_V_2, i11 %n_g_score_tentative_V, i9 %n_x_V, i9 %current_y_V, i16 %open_set_size, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V, i32 %error_flag

]]></Node>
<StgValue><ssdm name="call_ln335"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="401" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i343_i" val="0"/>
<literal name="or_ln312" val="0"/>
<literal name="icmp_ln317_2" val="1"/>
<literal name="icmp_ln322_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.2:14 %error_flag_load_4 = load i32 %error_flag

]]></Node>
<StgValue><ssdm name="error_flag_load_4"/></StgValue>
</operation>

<operation id="402" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i343_i" val="0"/>
<literal name="or_ln312" val="0"/>
<literal name="icmp_ln317_2" val="1"/>
<literal name="icmp_ln322_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.2:15 %icmp_ln336_2 = icmp_eq  i32 %error_flag_load_4, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln336_2"/></StgValue>
</operation>

<operation id="403" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp_i_i343_i" val="0"/>
<literal name="or_ln312" val="0"/>
<literal name="icmp_ln317_2" val="1"/>
<literal name="icmp_ln322_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.2:16 %br_ln336 = br i1 %icmp_ln336_2, void %_Z6a_star5CoordS_.exit.thread.loopexit, void %.critedge

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="404" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln322_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln317_2" val="0"/>
</and_exp><and_exp><literal name="or_ln312" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i343_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.critedge:0 %n_x_V_3 = add i9 %current_x_V, i9 1

]]></Node>
<StgValue><ssdm name="n_x_V_3"/></StgValue>
</operation>

<operation id="405" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln322_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln317_2" val="0"/>
</and_exp><and_exp><literal name="or_ln312" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i343_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.critedge:1 %icmp_ln882_6 = icmp_ult  i9 %n_x_V_3, i9 %trunc_ln2

]]></Node>
<StgValue><ssdm name="icmp_ln882_6"/></StgValue>
</operation>

<operation id="406" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln322_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln317_2" val="0"/>
</and_exp><and_exp><literal name="or_ln312" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i343_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge:2 %xor_ln882_2 = xor i1 %icmp_ln882_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln882_2"/></StgValue>
</operation>

<operation id="407" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln322_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln317_2" val="0"/>
</and_exp><and_exp><literal name="or_ln312" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i343_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.critedge:3 %icmp_ln882_7 = icmp_ult  i9 %current_y_V, i9 %trunc_ln2

]]></Node>
<StgValue><ssdm name="icmp_ln882_7"/></StgValue>
</operation>

<operation id="408" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln322_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln317_2" val="0"/>
</and_exp><and_exp><literal name="or_ln312" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i343_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge:4 %xor_ln882_3 = xor i1 %icmp_ln882_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln882_3"/></StgValue>
</operation>

<operation id="409" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln322_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln317_2" val="0"/>
</and_exp><and_exp><literal name="or_ln312" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i343_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.critedge:5 %or_ln312_1 = or i1 %xor_ln882_2, i1 %xor_ln882_3

]]></Node>
<StgValue><ssdm name="or_ln312_1"/></StgValue>
</operation>

<operation id="410" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336_2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln322_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln317_2" val="0"/>
</and_exp><and_exp><literal name="or_ln312" val="1"/>
</and_exp><and_exp><literal name="cmp_i_i343_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:6 %br_ln312 = br i1 %or_ln312_1, void, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln312"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="411" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="18" op_0_bw="9">
<![CDATA[
:0 %zext_ln208_8 = zext i9 %n_x_V_3

]]></Node>
<StgValue><ssdm name="zext_ln208_8"/></StgValue>
</operation>

<operation id="412" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1 %idx_V_4 = add i18 %mul_ln208, i18 %zext_ln208_8

]]></Node>
<StgValue><ssdm name="idx_V_4"/></StgValue>
</operation>

<operation id="413" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="13" op_0_bw="13" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %word_idx_4 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %idx_V_4, i32 5, i32 17

]]></Node>
<StgValue><ssdm name="word_idx_4"/></StgValue>
</operation>

<operation id="414" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="5" op_0_bw="18">
<![CDATA[
:3 %bit_idx_4 = trunc i18 %idx_V_4

]]></Node>
<StgValue><ssdm name="bit_idx_4"/></StgValue>
</operation>

<operation id="415" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4 %add_ln62_3 = add i13 %word_idx_4, i13 17

]]></Node>
<StgValue><ssdm name="add_ln62_3"/></StgValue>
</operation>

<operation id="416" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="13">
<![CDATA[
:5 %zext_ln62_6 = zext i13 %add_ln62_3

]]></Node>
<StgValue><ssdm name="zext_ln62_6"/></StgValue>
</operation>

<operation id="417" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %local_ram_addr_5 = getelementptr i32 %local_ram, i64 0, i64 %zext_ln62_6

]]></Node>
<StgValue><ssdm name="local_ram_addr_5"/></StgValue>
</operation>

<operation id="418" st_id="61" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="13">
<![CDATA[
:7 %local_ram_load_5 = load i13 %local_ram_addr_5

]]></Node>
<StgValue><ssdm name="local_ram_load_5"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="419" st_id="62" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="13">
<![CDATA[
:7 %local_ram_load_5 = load i13 %local_ram_addr_5

]]></Node>
<StgValue><ssdm name="local_ram_load_5"/></StgValue>
</operation>

<operation id="420" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="5">
<![CDATA[
:8 %zext_ln62_7 = zext i5 %bit_idx_4

]]></Node>
<StgValue><ssdm name="zext_ln62_7"/></StgValue>
</operation>

<operation id="421" st_id="62" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9 %shl_ln317_3 = shl i32 1, i32 %zext_ln62_7

]]></Node>
<StgValue><ssdm name="shl_ln317_3"/></StgValue>
</operation>

<operation id="422" st_id="62" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %and_ln317_3 = and i32 %local_ram_load_5, i32 %shl_ln317_3

]]></Node>
<StgValue><ssdm name="and_ln317_3"/></StgValue>
</operation>

<operation id="423" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %icmp_ln317_3 = icmp_eq  i32 %and_ln317_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln317_3"/></StgValue>
</operation>

<operation id="424" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12 %br_ln317 = br i1 %icmp_ln317_3, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="425" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="13">
<![CDATA[
:0 %zext_ln70_5 = zext i13 %word_idx_4

]]></Node>
<StgValue><ssdm name="zext_ln70_5"/></StgValue>
</operation>

<operation id="426" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %closed_set_addr_5 = getelementptr i32 %closed_set, i64 0, i64 %zext_ln70_5

]]></Node>
<StgValue><ssdm name="closed_set_addr_5"/></StgValue>
</operation>

<operation id="427" st_id="62" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln317_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
:2 %closed_set_load_4 = load i13 %closed_set_addr_5

]]></Node>
<StgValue><ssdm name="closed_set_load_4"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="428" st_id="63" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="13" op_1_bw="0">
<![CDATA[
:2 %closed_set_load_4 = load i13 %closed_set_addr_5

]]></Node>
<StgValue><ssdm name="closed_set_load_4"/></StgValue>
</operation>

<operation id="429" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %and_ln322_3 = and i32 %closed_set_load_4, i32 %shl_ln317_3

]]></Node>
<StgValue><ssdm name="and_ln322_3"/></StgValue>
</operation>

<operation id="430" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %icmp_ln322_3 = icmp_eq  i32 %and_ln322_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln322_3"/></StgValue>
</operation>

<operation id="431" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln322 = br i1 %icmp_ln322_3, void %._crit_edge, void %_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.3

]]></Node>
<StgValue><ssdm name="br_ln322"/></StgValue>
</operation>

<operation id="432" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.3:0 %icmp_ln886_8 = icmp_ugt  i9 %n_x_V_3, i9 %goal_x_V

]]></Node>
<StgValue><ssdm name="icmp_ln886_8"/></StgValue>
</operation>

<operation id="433" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.3:1 %sub_ln213_16 = sub i9 %n_x_V_3, i9 %goal_x_V

]]></Node>
<StgValue><ssdm name="sub_ln213_16"/></StgValue>
</operation>

<operation id="434" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.3:2 %sub_ln213_17 = sub i9 %goal_x_V, i9 %n_x_V_3

]]></Node>
<StgValue><ssdm name="sub_ln213_17"/></StgValue>
</operation>

<operation id="435" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.3:3 %lhs_V_3 = select i1 %icmp_ln886_8, i9 %sub_ln213_16, i9 %sub_ln213_17

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="436" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.3:4 %icmp_ln886_9 = icmp_ugt  i9 %current_y_V, i9 %goal_y_V

]]></Node>
<StgValue><ssdm name="icmp_ln886_9"/></StgValue>
</operation>

<operation id="437" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.3:5 %sub_ln213_18 = sub i9 %current_y_V, i9 %goal_y_V

]]></Node>
<StgValue><ssdm name="sub_ln213_18"/></StgValue>
</operation>

<operation id="438" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.3:6 %sub_ln213_19 = sub i9 %goal_y_V, i9 %current_y_V

]]></Node>
<StgValue><ssdm name="sub_ln213_19"/></StgValue>
</operation>

<operation id="439" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.3:7 %rhs_4 = select i1 %icmp_ln886_9, i9 %sub_ln213_18, i9 %sub_ln213_19

]]></Node>
<StgValue><ssdm name="rhs_4"/></StgValue>
</operation>

<operation id="440" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="10" op_0_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.3:8 %zext_ln215_8 = zext i9 %lhs_V_3

]]></Node>
<StgValue><ssdm name="zext_ln215_8"/></StgValue>
</operation>

<operation id="441" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="10" op_0_bw="9">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.3:9 %zext_ln215_9 = zext i9 %rhs_4

]]></Node>
<StgValue><ssdm name="zext_ln215_9"/></StgValue>
</operation>

<operation id="442" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln322_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.3:10 %ret_4 = add i10 %zext_ln215_8, i10 %zext_ln215_9

]]></Node>
<StgValue><ssdm name="ret_4"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="443" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="11" op_0_bw="10">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.3:11 %zext_ln208_9 = zext i10 %ret_4

]]></Node>
<StgValue><ssdm name="zext_ln208_9"/></StgValue>
</operation>

<operation id="444" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.3:12 %n_f_score_V_3 = add i11 %n_g_score_tentative_V, i11 %zext_ln208_9

]]></Node>
<StgValue><ssdm name="n_f_score_V_3"/></StgValue>
</operation>

<operation id="445" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="9" op_4_bw="9" op_5_bw="16" op_6_bw="11" op_7_bw="11" op_8_bw="9" op_9_bw="9" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.3:13 %call_ln335 = call void @os_heap_push, i11 %n_f_score_V_3, i11 %n_g_score_tentative_V, i9 %n_x_V_3, i9 %current_y_V, i16 %open_set_size, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V, i32 %error_flag

]]></Node>
<StgValue><ssdm name="call_ln335"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="446" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="11" op_3_bw="9" op_4_bw="9" op_5_bw="16" op_6_bw="11" op_7_bw="11" op_8_bw="9" op_9_bw="9" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.3:13 %call_ln335 = call void @os_heap_push, i11 %n_f_score_V_3, i11 %n_g_score_tentative_V, i9 %n_x_V_3, i9 %current_y_V, i16 %open_set_size, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V, i32 %error_flag

]]></Node>
<StgValue><ssdm name="call_ln335"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="447" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
<literal name="or_ln312_1" val="0"/>
<literal name="icmp_ln317_3" val="1"/>
<literal name="icmp_ln322_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.3:14 %error_flag_load_5 = load i32 %error_flag

]]></Node>
<StgValue><ssdm name="error_flag_load_5"/></StgValue>
</operation>

<operation id="448" st_id="66" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
<literal name="or_ln312_1" val="0"/>
<literal name="icmp_ln317_3" val="1"/>
<literal name="icmp_ln322_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.3:15 %icmp_ln336_3 = icmp_eq  i32 %error_flag_load_5, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln336_3"/></StgValue>
</operation>

<operation id="449" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
<literal name="or_ln312_1" val="0"/>
<literal name="icmp_ln317_3" val="1"/>
<literal name="icmp_ln322_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.3:16 %br_ln336 = br i1 %icmp_ln336_3, void %_Z6a_star5CoordS_.exit.thread.loopexit, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln336"/></StgValue>
</operation>

<operation id="450" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln336_3" val="1"/>
</and_exp><and_exp><literal name="icmp_ln322_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln317_3" val="0"/>
</and_exp><and_exp><literal name="or_ln312_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="451" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln277" val="0"/>
<literal name="icmp_ln277_1" val="1"/>
<literal name="icmp_ln280" val="0"/>
<literal name="and_ln288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0">
<![CDATA[
_Z6a_star5CoordS_.exit.thread.loopexit:0 %p_ph = phi i32 %error_flag_load_2, void %_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i, i32 %error_flag_load_3, void %_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.1, i32 %error_flag_load_4, void %_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.2, i32 %error_flag_load_5, void %_ZL7abs_sub7ap_uintILi9EES0_.exit.i84.i.3

]]></Node>
<StgValue><ssdm name="p_ph"/></StgValue>
</operation>

<operation id="452" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="icmp_ln266" val="1"/>
<literal name="icmp_ln277" val="0"/>
<literal name="icmp_ln277_1" val="1"/>
<literal name="icmp_ln280" val="0"/>
<literal name="and_ln288" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0">
<![CDATA[
_Z6a_star5CoordS_.exit.thread.loopexit:1 %br_ln0 = br void %_Z6a_star5CoordS_.exit.thread

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="453" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="icmp_ln396" val="0"/>
</and_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="and_ln288" val="0"/>
</and_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="icmp_ln280" val="1"/>
</and_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="icmp_ln277_1" val="0"/>
</and_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="icmp_ln277" val="1"/>
</and_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0" op_4_bw="20" op_5_bw="0">
<![CDATA[
_Z6a_star5CoordS_.exit.thread:0 %add421112 = phi i20 %total_length, void %.loopexit, i20 %total_length, void %_Z6a_star5CoordS_.exit.thread.loopexit, i20 %add421112_ph, void %_Z6a_star5CoordS_.exit.thread.loopexit40

]]></Node>
<StgValue><ssdm name="add421112"/></StgValue>
</operation>

<operation id="454" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="icmp_ln396" val="0"/>
</and_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="and_ln288" val="0"/>
</and_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="icmp_ln280" val="1"/>
</and_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="icmp_ln277_1" val="0"/>
</and_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="icmp_ln277" val="1"/>
</and_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z6a_star5CoordS_.exit.thread:1 %empty_30 = phi i32 %select_ln342, void %.loopexit, i32 %p_ph, void %_Z6a_star5CoordS_.exit.thread.loopexit, i32 %p_ph41, void %_Z6a_star5CoordS_.exit.thread.loopexit40

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="455" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="icmp_ln396" val="0"/>
</and_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="and_ln288" val="0"/>
</and_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="icmp_ln280" val="1"/>
</and_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="icmp_ln277_1" val="0"/>
</and_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="icmp_ln277" val="1"/>
</and_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="8">
<![CDATA[
_Z6a_star5CoordS_.exit.thread:2 %zext_ln394_2 = zext i8 %i_7

]]></Node>
<StgValue><ssdm name="zext_ln394_2"/></StgValue>
</operation>

<operation id="456" st_id="67" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="icmp_ln396" val="0"/>
</and_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="and_ln288" val="0"/>
</and_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="icmp_ln280" val="1"/>
</and_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="icmp_ln277_1" val="0"/>
</and_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="icmp_ln277" val="1"/>
</and_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z6a_star5CoordS_.exit.thread:3 %add_ln397 = add i32 %empty_30, i32 %zext_ln394_2

]]></Node>
<StgValue><ssdm name="add_ln397"/></StgValue>
</operation>

<operation id="457" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="icmp_ln396" val="0"/>
</and_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="and_ln288" val="0"/>
</and_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="icmp_ln280" val="1"/>
</and_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="icmp_ln277_1" val="0"/>
</and_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="icmp_ln277" val="1"/>
</and_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
_Z6a_star5CoordS_.exit.thread:4 %store_ln397 = store i32 %add_ln397, i32 %error_flag

]]></Node>
<StgValue><ssdm name="store_ln397"/></StgValue>
</operation>

<operation id="458" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="icmp_ln396" val="0"/>
</and_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="and_ln288" val="0"/>
</and_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="icmp_ln280" val="1"/>
</and_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="icmp_ln277_1" val="0"/>
</and_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="icmp_ln277" val="1"/>
</and_exp><and_exp><literal name="or_ln373_1" val="0"/>
<literal name="icmp_ln391" val="1"/>
<literal name="icmp_ln266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0">
<![CDATA[
_Z6a_star5CoordS_.exit.thread:5 %br_ln398 = br void %.loopexit1084

]]></Node>
<StgValue><ssdm name="br_ln398"/></StgValue>
</operation>

<operation id="459" st_id="67" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln396" val="0"/>
</and_exp><and_exp><literal name="and_ln288" val="0"/>
</and_exp><and_exp><literal name="icmp_ln280" val="1"/>
</and_exp><and_exp><literal name="icmp_ln277_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln277" val="1"/>
</and_exp><and_exp><literal name="icmp_ln266" val="0"/>
</and_exp><and_exp><literal name="icmp_ln391" val="0"/>
</and_exp><and_exp><literal name="or_ln373_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit1084:3 %MAXI_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %MAXI_addr, i32 1

]]></Node>
<StgValue><ssdm name="MAXI_addr_req"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="460" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="20" op_0_bw="11">
<![CDATA[
_Z6a_star5CoordS_.exit:0 %zext_ln396 = zext i11 %current_g_score_V

]]></Node>
<StgValue><ssdm name="zext_ln396"/></StgValue>
</operation>

<operation id="461" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z6a_star5CoordS_.exit:1 %error_flag_load_1 = load i32 %error_flag

]]></Node>
<StgValue><ssdm name="error_flag_load_1"/></StgValue>
</operation>

<operation id="462" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_Z6a_star5CoordS_.exit:2 %total_length_1 = add i20 %zext_ln396, i20 %total_length

]]></Node>
<StgValue><ssdm name="total_length_1"/></StgValue>
</operation>

<operation id="463" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z6a_star5CoordS_.exit:3 %icmp_ln396 = icmp_eq  i32 %error_flag_load_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln396"/></StgValue>
</operation>

<operation id="464" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z6a_star5CoordS_.exit:4 %br_ln396 = br i1 %icmp_ln396, void %_Z6a_star5CoordS_.exit.thread.loopexit40, void

]]></Node>
<StgValue><ssdm name="br_ln396"/></StgValue>
</operation>

<operation id="465" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln396" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln391 = br void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="466" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
.loopexit:0 %open_set_size_load_1 = load i16 %open_set_size

]]></Node>
<StgValue><ssdm name="open_set_size_load_1"/></StgValue>
</operation>

<operation id="467" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:1 %icmp_ln342 = icmp_eq  i16 %open_set_size_load_1, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln342"/></StgValue>
</operation>

<operation id="468" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit:2 %select_ln342 = select i1 %icmp_ln342, i32 30000, i32 40000

]]></Node>
<StgValue><ssdm name="select_ln342"/></StgValue>
</operation>

<operation id="469" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:3 %br_ln342 = br void %_Z6a_star5CoordS_.exit.thread

]]></Node>
<StgValue><ssdm name="br_ln342"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="470" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
_Z6a_star5CoordS_.exit.thread.loopexit40:0 %add421112_ph = phi i20 %total_length, void %_ZL7abs_sub7ap_uintILi9EES0_.exit.i.i, i20 %total_length_1, void %_Z6a_star5CoordS_.exit

]]></Node>
<StgValue><ssdm name="add421112_ph"/></StgValue>
</operation>

<operation id="471" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z6a_star5CoordS_.exit.thread.loopexit40:1 %p_ph41 = phi i32 %error_flag_load, void %_ZL7abs_sub7ap_uintILi9EES0_.exit.i.i, i32 %error_flag_load_1, void %_Z6a_star5CoordS_.exit

]]></Node>
<StgValue><ssdm name="p_ph41"/></StgValue>
</operation>

<operation id="472" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
_Z6a_star5CoordS_.exit.thread.loopexit40:2 %br_ln0 = br void %_Z6a_star5CoordS_.exit.thread

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="473" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0" op_4_bw="20" op_5_bw="0">
<![CDATA[
.loopexit1084:0 %storemerge16 = phi i20 %add421112, void %_Z6a_star5CoordS_.exit.thread, i20 0, void, i20 %total_length, void %.loopexit1084.loopexit

]]></Node>
<StgValue><ssdm name="storemerge16"/></StgValue>
</operation>

<operation id="474" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
.loopexit1084:1 %storemerge = phi i32 %add_ln397, void %_Z6a_star5CoordS_.exit.thread, i32 10000, void, i32 0, void %.loopexit1084.loopexit

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="475" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="20">
<![CDATA[
.loopexit1084:2 %zext_ln402 = zext i20 %storemerge16

]]></Node>
<StgValue><ssdm name="zext_ln402"/></StgValue>
</operation>

<operation id="476" st_id="71" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="0" op_5_bw="0">
<![CDATA[
.loopexit1084:4 %write_ln402 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %MAXI_addr, i32 %zext_ln402, i4 15

]]></Node>
<StgValue><ssdm name="write_ln402"/></StgValue>
</operation>

<operation id="477" st_id="71" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit1084:6 %write_ln375 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %code, i32 %storemerge

]]></Node>
<StgValue><ssdm name="write_ln375"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="478" st_id="72" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.loopexit1084:5 %MAXI_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr

]]></Node>
<StgValue><ssdm name="MAXI_addr_resp"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="479" st_id="73" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.loopexit1084:5 %MAXI_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr

]]></Node>
<StgValue><ssdm name="MAXI_addr_resp"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="480" st_id="74" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.loopexit1084:5 %MAXI_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr

]]></Node>
<StgValue><ssdm name="MAXI_addr_resp"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="481" st_id="75" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.loopexit1084:5 %MAXI_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr

]]></Node>
<StgValue><ssdm name="MAXI_addr_resp"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="482" st_id="76" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.loopexit1084:5 %MAXI_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr

]]></Node>
<StgValue><ssdm name="MAXI_addr_resp"/></StgValue>
</operation>

<operation id="483" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0">
<![CDATA[
.loopexit1084:7 %ret_ln404 = ret

]]></Node>
<StgValue><ssdm name="ret_ln404"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
