
Encrypt_M3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000040c4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002c8  080041d0  080041d0  000141d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004498  08004498  00020090  2**0
                  CONTENTS
  4 .ARM          00000000  08004498  08004498  00020090  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004498  08004498  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004498  08004498  00014498  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800449c  0800449c  0001449c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  080044a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000cc  20000090  08004530  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000015c  08004530  0002015c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a04c  00000000  00000000  000200b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c0f  00000000  00000000  0002a105  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a00  00000000  00000000  0002bd18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000940  00000000  00000000  0002c718  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000179a2  00000000  00000000  0002d058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c593  00000000  00000000  000449fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084bda  00000000  00000000  00050f8d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d5b67  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002af8  00000000  00000000  000d5bb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000090 	.word	0x20000090
 8000128:	00000000 	.word	0x00000000
 800012c:	080041b8 	.word	0x080041b8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000094 	.word	0x20000094
 8000148:	080041b8 	.word	0x080041b8

0800014c <atCRC>:
uint8_t CRC_LSB = 0x00;
uint8_t CRC_MSB = 0x00;


void atCRC(uint8_t *data, uint8_t size, uint8_t *crc_le)
{
 800014c:	b480      	push	{r7}
 800014e:	b089      	sub	sp, #36	; 0x24
 8000150:	af00      	add	r7, sp, #0
 8000152:	60f8      	str	r0, [r7, #12]
 8000154:	460b      	mov	r3, r1
 8000156:	607a      	str	r2, [r7, #4]
 8000158:	72fb      	strb	r3, [r7, #11]
    uint8_t counter;
    uint16_t crc_register = 0;
 800015a:	2300      	movs	r3, #0
 800015c:	83bb      	strh	r3, [r7, #28]
    uint16_t polynom = 0x8005;
 800015e:	f248 0305 	movw	r3, #32773	; 0x8005
 8000162:	833b      	strh	r3, [r7, #24]
    uint8_t shift_register;
    uint8_t data_bit, crc_bit;

    for (counter = 1; counter < (size - 2); counter++)
 8000164:	2301      	movs	r3, #1
 8000166:	77fb      	strb	r3, [r7, #31]
 8000168:	e027      	b.n	80001ba <atCRC+0x6e>
    {
        for (shift_register = 0x01; shift_register > 0x00; shift_register <<= 1)
 800016a:	2301      	movs	r3, #1
 800016c:	76fb      	strb	r3, [r7, #27]
 800016e:	e01e      	b.n	80001ae <atCRC+0x62>
        {
            data_bit = (data[counter] & shift_register) ? 1 : 0;
 8000170:	7ffb      	ldrb	r3, [r7, #31]
 8000172:	68fa      	ldr	r2, [r7, #12]
 8000174:	4413      	add	r3, r2
 8000176:	781a      	ldrb	r2, [r3, #0]
 8000178:	7efb      	ldrb	r3, [r7, #27]
 800017a:	4013      	ands	r3, r2
 800017c:	b2db      	uxtb	r3, r3
 800017e:	2b00      	cmp	r3, #0
 8000180:	bf14      	ite	ne
 8000182:	2301      	movne	r3, #1
 8000184:	2300      	moveq	r3, #0
 8000186:	b2db      	uxtb	r3, r3
 8000188:	75fb      	strb	r3, [r7, #23]
            crc_bit = crc_register >> 15;
 800018a:	8bbb      	ldrh	r3, [r7, #28]
 800018c:	0bdb      	lsrs	r3, r3, #15
 800018e:	b29b      	uxth	r3, r3
 8000190:	75bb      	strb	r3, [r7, #22]
            crc_register <<= 1;
 8000192:	8bbb      	ldrh	r3, [r7, #28]
 8000194:	005b      	lsls	r3, r3, #1
 8000196:	83bb      	strh	r3, [r7, #28]
            if (data_bit != crc_bit)
 8000198:	7dfa      	ldrb	r2, [r7, #23]
 800019a:	7dbb      	ldrb	r3, [r7, #22]
 800019c:	429a      	cmp	r2, r3
 800019e:	d003      	beq.n	80001a8 <atCRC+0x5c>
            {
                crc_register ^= polynom;
 80001a0:	8bba      	ldrh	r2, [r7, #28]
 80001a2:	8b3b      	ldrh	r3, [r7, #24]
 80001a4:	4053      	eors	r3, r2
 80001a6:	83bb      	strh	r3, [r7, #28]
        for (shift_register = 0x01; shift_register > 0x00; shift_register <<= 1)
 80001a8:	7efb      	ldrb	r3, [r7, #27]
 80001aa:	005b      	lsls	r3, r3, #1
 80001ac:	76fb      	strb	r3, [r7, #27]
 80001ae:	7efb      	ldrb	r3, [r7, #27]
 80001b0:	2b00      	cmp	r3, #0
 80001b2:	d1dd      	bne.n	8000170 <atCRC+0x24>
    for (counter = 1; counter < (size - 2); counter++)
 80001b4:	7ffb      	ldrb	r3, [r7, #31]
 80001b6:	3301      	adds	r3, #1
 80001b8:	77fb      	strb	r3, [r7, #31]
 80001ba:	7ffa      	ldrb	r2, [r7, #31]
 80001bc:	7afb      	ldrb	r3, [r7, #11]
 80001be:	3b02      	subs	r3, #2
 80001c0:	429a      	cmp	r2, r3
 80001c2:	dbd2      	blt.n	800016a <atCRC+0x1e>
            }
        }
    }
    crc_le[0] = (uint8_t)(crc_register & 0x00FF);
 80001c4:	8bbb      	ldrh	r3, [r7, #28]
 80001c6:	b2da      	uxtb	r2, r3
 80001c8:	687b      	ldr	r3, [r7, #4]
 80001ca:	701a      	strb	r2, [r3, #0]
    crc_le[1] = (uint8_t)(crc_register >> 8);
 80001cc:	8bbb      	ldrh	r3, [r7, #28]
 80001ce:	0a1b      	lsrs	r3, r3, #8
 80001d0:	b29a      	uxth	r2, r3
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	3301      	adds	r3, #1
 80001d6:	b2d2      	uxtb	r2, r2
 80001d8:	701a      	strb	r2, [r3, #0]
}
 80001da:	bf00      	nop
 80001dc:	3724      	adds	r7, #36	; 0x24
 80001de:	46bd      	mov	sp, r7
 80001e0:	bc80      	pop	{r7}
 80001e2:	4770      	bx	lr

080001e4 <WakeUp>:


void WakeUp(uint8_t *receiv){
 80001e4:	b580      	push	{r7, lr}
 80001e6:	b086      	sub	sp, #24
 80001e8:	af02      	add	r7, sp, #8
 80001ea:	6078      	str	r0, [r7, #4]

	uint8_t data = 0;
 80001ec:	2300      	movs	r3, #0
 80001ee:	73fb      	strb	r3, [r7, #15]

	HAL_I2C_Master_Receive(&hi2c2, I2C_ADDRESS, &data, 1, 1000);
	HAL_Delay(5);
*/
	// Read 88bytes
	HAL_I2C_Master_Transmit(&hi2c2, I2C_ADDRESS, &data, sizeof(data), 1000);	// Send 1 byte
 80001f0:	f107 020f 	add.w	r2, r7, #15
 80001f4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80001f8:	9300      	str	r3, [sp, #0]
 80001fa:	2301      	movs	r3, #1
 80001fc:	21c8      	movs	r1, #200	; 0xc8
 80001fe:	480b      	ldr	r0, [pc, #44]	; (800022c <WakeUp+0x48>)
 8000200:	f001 ffc6 	bl	8002190 <HAL_I2C_Master_Transmit>
	HAL_Delay(5);
 8000204:	2005      	movs	r0, #5
 8000206:	f001 fb53 	bl	80018b0 <HAL_Delay>
	HAL_I2C_Master_Receive(&hi2c2, I2C_ADDRESS, receiv, 4, 1000); 		    	// Receiv: 0x04, 0x11, 0x33, 0x43.
 800020a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800020e:	9300      	str	r3, [sp, #0]
 8000210:	2304      	movs	r3, #4
 8000212:	687a      	ldr	r2, [r7, #4]
 8000214:	21c8      	movs	r1, #200	; 0xc8
 8000216:	4805      	ldr	r0, [pc, #20]	; (800022c <WakeUp+0x48>)
 8000218:	f002 f8b8 	bl	800238c <HAL_I2C_Master_Receive>
	HAL_Delay(5);
 800021c:	2005      	movs	r0, #5
 800021e:	f001 fb47 	bl	80018b0 <HAL_Delay>
}
 8000222:	bf00      	nop
 8000224:	3710      	adds	r7, #16
 8000226:	46bd      	mov	sp, r7
 8000228:	bd80      	pop	{r7, pc}
 800022a:	bf00      	nop
 800022c:	200000ac 	.word	0x200000ac

08000230 <ReadConfig>:


void ReadConfig(uint8_t *data, uint16_t size, uint8_t *receiv) {
 8000230:	b580      	push	{r7, lr}
 8000232:	b086      	sub	sp, #24
 8000234:	af02      	add	r7, sp, #8
 8000236:	60f8      	str	r0, [r7, #12]
 8000238:	460b      	mov	r3, r1
 800023a:	607a      	str	r2, [r7, #4]
 800023c:	817b      	strh	r3, [r7, #10]

	HAL_I2C_Master_Transmit(&hi2c2, I2C_ADDRESS, data, 8, 1000); 		    // Send read command
 800023e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000242:	9300      	str	r3, [sp, #0]
 8000244:	2308      	movs	r3, #8
 8000246:	68fa      	ldr	r2, [r7, #12]
 8000248:	21c8      	movs	r1, #200	; 0xc8
 800024a:	480b      	ldr	r0, [pc, #44]	; (8000278 <ReadConfig+0x48>)
 800024c:	f001 ffa0 	bl	8002190 <HAL_I2C_Master_Transmit>
	HAL_Delay(5);
 8000250:	2005      	movs	r0, #5
 8000252:	f001 fb2d 	bl	80018b0 <HAL_Delay>
	HAL_I2C_Master_Receive(&hi2c2, I2C_ADDRESS, receiv, size, 1000); 	    // Receive: data packet size, 0x01 0x23..., CRC_LSB, CRC_MSB
 8000256:	897b      	ldrh	r3, [r7, #10]
 8000258:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800025c:	9200      	str	r2, [sp, #0]
 800025e:	687a      	ldr	r2, [r7, #4]
 8000260:	21c8      	movs	r1, #200	; 0xc8
 8000262:	4805      	ldr	r0, [pc, #20]	; (8000278 <ReadConfig+0x48>)
 8000264:	f002 f892 	bl	800238c <HAL_I2C_Master_Receive>
	HAL_Delay(5);
 8000268:	2005      	movs	r0, #5
 800026a:	f001 fb21 	bl	80018b0 <HAL_Delay>
}
 800026e:	bf00      	nop
 8000270:	3710      	adds	r7, #16
 8000272:	46bd      	mov	sp, r7
 8000274:	bd80      	pop	{r7, pc}
 8000276:	bf00      	nop
 8000278:	200000ac 	.word	0x200000ac

0800027c <CommandNonce>:
	HAL_I2C_Master_Receive(&hi2c2, I2C_ADDRESS, receiv, size, 1000);
	HAL_Delay(5);
}


void CommandNonce(uint8_t *NumIn, uint16_t size, uint8_t *receiv){ //OK
 800027c:	b580      	push	{r7, lr}
 800027e:	b08e      	sub	sp, #56	; 0x38
 8000280:	af02      	add	r7, sp, #8
 8000282:	60f8      	str	r0, [r7, #12]
 8000284:	460b      	mov	r3, r1
 8000286:	607a      	str	r2, [r7, #4]
 8000288:	817b      	strh	r3, [r7, #10]

	// NONCE command: {COMMAND, COUNT, OPCODE, Param1_mode, 0x00, 0x00, NumIn[20], CRC_LSB, CRC_MSB}
	uint8_t CRC_receiv[2];

	uint8_t noncecommand[28] = {COMMAND, ((sizeof(noncecommand)-1) & 0xFF), COMMAND_NONCE, 0x00, 0x00, 0x00};
 800028a:	4a2d      	ldr	r2, [pc, #180]	; (8000340 <CommandNonce+0xc4>)
 800028c:	f107 0310 	add.w	r3, r7, #16
 8000290:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000294:	6018      	str	r0, [r3, #0]
 8000296:	3304      	adds	r3, #4
 8000298:	8019      	strh	r1, [r3, #0]
 800029a:	3302      	adds	r3, #2
 800029c:	0c0a      	lsrs	r2, r1, #16
 800029e:	701a      	strb	r2, [r3, #0]
 80002a0:	f107 0317 	add.w	r3, r7, #23
 80002a4:	2200      	movs	r2, #0
 80002a6:	601a      	str	r2, [r3, #0]
 80002a8:	605a      	str	r2, [r3, #4]
 80002aa:	609a      	str	r2, [r3, #8]
 80002ac:	60da      	str	r2, [r3, #12]
 80002ae:	611a      	str	r2, [r3, #16]
 80002b0:	751a      	strb	r2, [r3, #20]

	for(uint8_t i = 0; i <= 20; i++){  // <=32
 80002b2:	2300      	movs	r3, #0
 80002b4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80002b8:	e010      	b.n	80002dc <CommandNonce+0x60>
		 noncecommand[6 + i] = NumIn[i];
 80002ba:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80002be:	68fa      	ldr	r2, [r7, #12]
 80002c0:	441a      	add	r2, r3
 80002c2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80002c6:	3306      	adds	r3, #6
 80002c8:	7812      	ldrb	r2, [r2, #0]
 80002ca:	3330      	adds	r3, #48	; 0x30
 80002cc:	443b      	add	r3, r7
 80002ce:	f803 2c20 	strb.w	r2, [r3, #-32]
	for(uint8_t i = 0; i <= 20; i++){  // <=32
 80002d2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80002d6:	3301      	adds	r3, #1
 80002d8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80002dc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80002e0:	2b14      	cmp	r3, #20
 80002e2:	d9ea      	bls.n	80002ba <CommandNonce+0x3e>
	}

	atCRC(noncecommand,sizeof(noncecommand), CRC_receiv);
 80002e4:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80002e8:	f107 0310 	add.w	r3, r7, #16
 80002ec:	211c      	movs	r1, #28
 80002ee:	4618      	mov	r0, r3
 80002f0:	f7ff ff2c 	bl	800014c <atCRC>
	noncecommand[sizeof(noncecommand) - 2] = CRC_receiv[0] ;
 80002f4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80002f8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	noncecommand[sizeof(noncecommand) - 1] = CRC_receiv[1] ;
 80002fc:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8000300:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

	HAL_I2C_Master_Transmit(&hi2c2, I2C_ADDRESS, noncecommand, sizeof(noncecommand), 1000);
 8000304:	f107 0210 	add.w	r2, r7, #16
 8000308:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800030c:	9300      	str	r3, [sp, #0]
 800030e:	231c      	movs	r3, #28
 8000310:	21c8      	movs	r1, #200	; 0xc8
 8000312:	480c      	ldr	r0, [pc, #48]	; (8000344 <CommandNonce+0xc8>)
 8000314:	f001 ff3c 	bl	8002190 <HAL_I2C_Master_Transmit>
	HAL_Delay(40);
 8000318:	2028      	movs	r0, #40	; 0x28
 800031a:	f001 fac9 	bl	80018b0 <HAL_Delay>
	HAL_I2C_Master_Receive(&hi2c2, I2C_ADDRESS, receiv, size, 1000);
 800031e:	897b      	ldrh	r3, [r7, #10]
 8000320:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000324:	9200      	str	r2, [sp, #0]
 8000326:	687a      	ldr	r2, [r7, #4]
 8000328:	21c8      	movs	r1, #200	; 0xc8
 800032a:	4806      	ldr	r0, [pc, #24]	; (8000344 <CommandNonce+0xc8>)
 800032c:	f002 f82e 	bl	800238c <HAL_I2C_Master_Receive>
	HAL_Delay(10);
 8000330:	200a      	movs	r0, #10
 8000332:	f001 fabd 	bl	80018b0 <HAL_Delay>
}
 8000336:	bf00      	nop
 8000338:	3730      	adds	r7, #48	; 0x30
 800033a:	46bd      	mov	sp, r7
 800033c:	bd80      	pop	{r7, pc}
 800033e:	bf00      	nop
 8000340:	080041fc 	.word	0x080041fc
 8000344:	200000ac 	.word	0x200000ac

08000348 <GendigCommand>:


void GendigCommand(uint8_t SlotID_LSB, uint8_t SlotID_MSB, uint8_t size, uint8_t *receiv){
 8000348:	b580      	push	{r7, lr}
 800034a:	b088      	sub	sp, #32
 800034c:	af02      	add	r7, sp, #8
 800034e:	603b      	str	r3, [r7, #0]
 8000350:	4603      	mov	r3, r0
 8000352:	71fb      	strb	r3, [r7, #7]
 8000354:	460b      	mov	r3, r1
 8000356:	71bb      	strb	r3, [r7, #6]
 8000358:	4613      	mov	r3, r2
 800035a:	717b      	strb	r3, [r7, #5]
	// GENDIG command: {COMMAND, COUNT, OPCODE, ZONE_DATA, SLOTID_LSB, SLOTID_MSB, CRC_LSB, CRC_MSB}
	uint8_t CRC_receiv[2];
	//{COMMAND, SIZE_WRITE_GENDIG, COMMAND_GENDIG, ZONE_DATA, SlotID_LSB, SlotID_MSB, /*0x33, 0xe8*/ 0x00, 0x00};
	//atCRC(GenDig,sizeof(GenDig));

	uint8_t GenDig[8] = {COMMAND, ((sizeof(GenDig)-1) & 0xFF), COMMAND_GENDIG, ZONE_DATA, SlotID_LSB, SlotID_MSB};
 800035c:	f107 030c 	add.w	r3, r7, #12
 8000360:	2200      	movs	r2, #0
 8000362:	601a      	str	r2, [r3, #0]
 8000364:	605a      	str	r2, [r3, #4]
 8000366:	2303      	movs	r3, #3
 8000368:	733b      	strb	r3, [r7, #12]
 800036a:	2307      	movs	r3, #7
 800036c:	737b      	strb	r3, [r7, #13]
 800036e:	2315      	movs	r3, #21
 8000370:	73bb      	strb	r3, [r7, #14]
 8000372:	2302      	movs	r3, #2
 8000374:	73fb      	strb	r3, [r7, #15]
 8000376:	79fb      	ldrb	r3, [r7, #7]
 8000378:	743b      	strb	r3, [r7, #16]
 800037a:	79bb      	ldrb	r3, [r7, #6]
 800037c:	747b      	strb	r3, [r7, #17]

	atCRC(GenDig,sizeof(GenDig), CRC_receiv);
 800037e:	f107 0214 	add.w	r2, r7, #20
 8000382:	f107 030c 	add.w	r3, r7, #12
 8000386:	2108      	movs	r1, #8
 8000388:	4618      	mov	r0, r3
 800038a:	f7ff fedf 	bl	800014c <atCRC>
	GenDig[sizeof(GenDig) - 2] = CRC_receiv[0] ;
 800038e:	7d3b      	ldrb	r3, [r7, #20]
 8000390:	74bb      	strb	r3, [r7, #18]
	GenDig[sizeof(GenDig) - 1] = CRC_receiv[1] ;
 8000392:	7d7b      	ldrb	r3, [r7, #21]
 8000394:	74fb      	strb	r3, [r7, #19]

	HAL_I2C_Master_Transmit(&hi2c2, I2C_ADDRESS, GenDig, sizeof(GenDig), 1000);
 8000396:	f107 020c 	add.w	r2, r7, #12
 800039a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800039e:	9300      	str	r3, [sp, #0]
 80003a0:	2308      	movs	r3, #8
 80003a2:	21c8      	movs	r1, #200	; 0xc8
 80003a4:	480b      	ldr	r0, [pc, #44]	; (80003d4 <GendigCommand+0x8c>)
 80003a6:	f001 fef3 	bl	8002190 <HAL_I2C_Master_Transmit>
	HAL_Delay(30);
 80003aa:	201e      	movs	r0, #30
 80003ac:	f001 fa80 	bl	80018b0 <HAL_Delay>
	HAL_I2C_Master_Receive(&hi2c2, I2C_ADDRESS, receiv, size, 1000);
 80003b0:	797b      	ldrb	r3, [r7, #5]
 80003b2:	b29b      	uxth	r3, r3
 80003b4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80003b8:	9200      	str	r2, [sp, #0]
 80003ba:	683a      	ldr	r2, [r7, #0]
 80003bc:	21c8      	movs	r1, #200	; 0xc8
 80003be:	4805      	ldr	r0, [pc, #20]	; (80003d4 <GendigCommand+0x8c>)
 80003c0:	f001 ffe4 	bl	800238c <HAL_I2C_Master_Receive>
	HAL_Delay(5);
 80003c4:	2005      	movs	r0, #5
 80003c6:	f001 fa73 	bl	80018b0 <HAL_Delay>
}
 80003ca:	bf00      	nop
 80003cc:	3718      	adds	r7, #24
 80003ce:	46bd      	mov	sp, r7
 80003d0:	bd80      	pop	{r7, pc}
 80003d2:	bf00      	nop
 80003d4:	200000ac 	.word	0x200000ac

080003d8 <MacCommand>:


void MacCommand(uint8_t SlotID_LSB, uint8_t SlotID_MSB, uint16_t size, uint8_t *receiv){
 80003d8:	b580      	push	{r7, lr}
 80003da:	b098      	sub	sp, #96	; 0x60
 80003dc:	af02      	add	r7, sp, #8
 80003de:	603b      	str	r3, [r7, #0]
 80003e0:	4603      	mov	r3, r0
 80003e2:	71fb      	strb	r3, [r7, #7]
 80003e4:	460b      	mov	r3, r1
 80003e6:	71bb      	strb	r3, [r7, #6]
 80003e8:	4613      	mov	r3, r2
 80003ea:	80bb      	strh	r3, [r7, #4]

	uint8_t CRC_receiv[2];
	uint8_t Challenge [32] = {0x00};
 80003ec:	2300      	movs	r3, #0
 80003ee:	637b      	str	r3, [r7, #52]	; 0x34
 80003f0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80003f4:	2200      	movs	r2, #0
 80003f6:	601a      	str	r2, [r3, #0]
 80003f8:	605a      	str	r2, [r3, #4]
 80003fa:	609a      	str	r2, [r3, #8]
 80003fc:	60da      	str	r2, [r3, #12]
 80003fe:	611a      	str	r2, [r3, #16]
 8000400:	615a      	str	r2, [r3, #20]
 8000402:	619a      	str	r2, [r3, #24]

	uint8_t  MAC[40] = {COMMAND, ((sizeof(MAC)-1) & 0xFF), COMMAND_MAC, /*mode funcional*/0x06, SlotID_LSB, SlotID_MSB};
 8000404:	f107 030c 	add.w	r3, r7, #12
 8000408:	2228      	movs	r2, #40	; 0x28
 800040a:	2100      	movs	r1, #0
 800040c:	4618      	mov	r0, r3
 800040e:	f003 fe19 	bl	8004044 <memset>
 8000412:	2303      	movs	r3, #3
 8000414:	733b      	strb	r3, [r7, #12]
 8000416:	2327      	movs	r3, #39	; 0x27
 8000418:	737b      	strb	r3, [r7, #13]
 800041a:	2308      	movs	r3, #8
 800041c:	73bb      	strb	r3, [r7, #14]
 800041e:	2306      	movs	r3, #6
 8000420:	73fb      	strb	r3, [r7, #15]
 8000422:	79fb      	ldrb	r3, [r7, #7]
 8000424:	743b      	strb	r3, [r7, #16]
 8000426:	79bb      	ldrb	r3, [r7, #6]
 8000428:	747b      	strb	r3, [r7, #17]

	for(uint8_t i = 0; i <= 32; i++){
 800042a:	2300      	movs	r3, #0
 800042c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8000430:	e011      	b.n	8000456 <MacCommand+0x7e>
		MAC[6 + i] = Challenge[i];
 8000432:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8000436:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800043a:	3306      	adds	r3, #6
 800043c:	3258      	adds	r2, #88	; 0x58
 800043e:	443a      	add	r2, r7
 8000440:	f812 2c24 	ldrb.w	r2, [r2, #-36]
 8000444:	3358      	adds	r3, #88	; 0x58
 8000446:	443b      	add	r3, r7
 8000448:	f803 2c4c 	strb.w	r2, [r3, #-76]
	for(uint8_t i = 0; i <= 32; i++){
 800044c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8000450:	3301      	adds	r3, #1
 8000452:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8000456:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800045a:	2b20      	cmp	r3, #32
 800045c:	d9e9      	bls.n	8000432 <MacCommand+0x5a>
	}

	atCRC(MAC, sizeof(MAC), CRC_receiv);
 800045e:	f107 0254 	add.w	r2, r7, #84	; 0x54
 8000462:	f107 030c 	add.w	r3, r7, #12
 8000466:	2128      	movs	r1, #40	; 0x28
 8000468:	4618      	mov	r0, r3
 800046a:	f7ff fe6f 	bl	800014c <atCRC>
	MAC[sizeof(MAC) - 2] = CRC_receiv[0] ;
 800046e:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8000472:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	MAC[sizeof(MAC) - 1] = CRC_receiv[1] ;
 8000476:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 800047a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

	HAL_I2C_Master_Transmit(&hi2c2, I2C_ADDRESS, MAC, sizeof(MAC), 1000);
 800047e:	f107 020c 	add.w	r2, r7, #12
 8000482:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000486:	9300      	str	r3, [sp, #0]
 8000488:	2328      	movs	r3, #40	; 0x28
 800048a:	21c8      	movs	r1, #200	; 0xc8
 800048c:	480a      	ldr	r0, [pc, #40]	; (80004b8 <MacCommand+0xe0>)
 800048e:	f001 fe7f 	bl	8002190 <HAL_I2C_Master_Transmit>
	HAL_Delay(35);
 8000492:	2023      	movs	r0, #35	; 0x23
 8000494:	f001 fa0c 	bl	80018b0 <HAL_Delay>
	HAL_I2C_Master_Receive(&hi2c2, I2C_ADDRESS, receiv, size, 1000);
 8000498:	88bb      	ldrh	r3, [r7, #4]
 800049a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800049e:	9200      	str	r2, [sp, #0]
 80004a0:	683a      	ldr	r2, [r7, #0]
 80004a2:	21c8      	movs	r1, #200	; 0xc8
 80004a4:	4804      	ldr	r0, [pc, #16]	; (80004b8 <MacCommand+0xe0>)
 80004a6:	f001 ff71 	bl	800238c <HAL_I2C_Master_Receive>
	HAL_Delay(5);
 80004aa:	2005      	movs	r0, #5
 80004ac:	f001 fa00 	bl	80018b0 <HAL_Delay>
}
 80004b0:	bf00      	nop
 80004b2:	3758      	adds	r7, #88	; 0x58
 80004b4:	46bd      	mov	sp, r7
 80004b6:	bd80      	pop	{r7, pc}
 80004b8:	200000ac 	.word	0x200000ac

080004bc <CheckMacCommand>:


void CheckMacCommand(uint8_t SlotID_LSB, uint8_t SlotID_MSB, uint8_t *ClientResp, uint16_t size, uint8_t *receiv) {
 80004bc:	b5b0      	push	{r4, r5, r7, lr}
 80004be:	b0a8      	sub	sp, #160	; 0xa0
 80004c0:	af02      	add	r7, sp, #8
 80004c2:	603a      	str	r2, [r7, #0]
 80004c4:	461a      	mov	r2, r3
 80004c6:	4603      	mov	r3, r0
 80004c8:	71fb      	strb	r3, [r7, #7]
 80004ca:	460b      	mov	r3, r1
 80004cc:	71bb      	strb	r3, [r7, #6]
 80004ce:	4613      	mov	r3, r2
 80004d0:	80bb      	strh	r3, [r7, #4]

    uint8_t CRC_receiv[2];
    uint8_t ClientChal[32] = {0x00};
 80004d2:	2300      	movs	r3, #0
 80004d4:	677b      	str	r3, [r7, #116]	; 0x74
 80004d6:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80004da:	2200      	movs	r2, #0
 80004dc:	601a      	str	r2, [r3, #0]
 80004de:	605a      	str	r2, [r3, #4]
 80004e0:	609a      	str	r2, [r3, #8]
 80004e2:	60da      	str	r2, [r3, #12]
 80004e4:	611a      	str	r2, [r3, #16]
 80004e6:	615a      	str	r2, [r3, #20]
 80004e8:	619a      	str	r2, [r3, #24]
    uint8_t OtherData[13] = {0x08, 0x01, SlotID_LSB, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
 80004ea:	2308      	movs	r3, #8
 80004ec:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
 80004f0:	2301      	movs	r3, #1
 80004f2:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
 80004f6:	79fb      	ldrb	r3, [r7, #7]
 80004f8:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
 80004fc:	2300      	movs	r3, #0
 80004fe:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8000502:	2300      	movs	r3, #0
 8000504:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
 8000508:	2300      	movs	r3, #0
 800050a:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
 800050e:	2300      	movs	r3, #0
 8000510:	f887 306a 	strb.w	r3, [r7, #106]	; 0x6a
 8000514:	2300      	movs	r3, #0
 8000516:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
 800051a:	2300      	movs	r3, #0
 800051c:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
 8000520:	2300      	movs	r3, #0
 8000522:	f887 306d 	strb.w	r3, [r7, #109]	; 0x6d
 8000526:	2300      	movs	r3, #0
 8000528:	f887 306e 	strb.w	r3, [r7, #110]	; 0x6e
 800052c:	2300      	movs	r3, #0
 800052e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8000532:	2300      	movs	r3, #0
 8000534:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70

    uint8_t CheckMAC[85] = {COMMAND, ((sizeof(CheckMAC)-1) & 0xFF), COMMAND_CHECKMAC, 0x01, SlotID_LSB, SlotID_MSB};
 8000538:	f107 030c 	add.w	r3, r7, #12
 800053c:	2255      	movs	r2, #85	; 0x55
 800053e:	2100      	movs	r1, #0
 8000540:	4618      	mov	r0, r3
 8000542:	f003 fd7f 	bl	8004044 <memset>
 8000546:	2303      	movs	r3, #3
 8000548:	733b      	strb	r3, [r7, #12]
 800054a:	2354      	movs	r3, #84	; 0x54
 800054c:	737b      	strb	r3, [r7, #13]
 800054e:	2328      	movs	r3, #40	; 0x28
 8000550:	73bb      	strb	r3, [r7, #14]
 8000552:	2301      	movs	r3, #1
 8000554:	73fb      	strb	r3, [r7, #15]
 8000556:	79fb      	ldrb	r3, [r7, #7]
 8000558:	743b      	strb	r3, [r7, #16]
 800055a:	79bb      	ldrb	r3, [r7, #6]
 800055c:	747b      	strb	r3, [r7, #17]

    memcpy(CheckMAC+6, ClientChal, sizeof(ClientChal));
 800055e:	f107 030c 	add.w	r3, r7, #12
 8000562:	3306      	adds	r3, #6
 8000564:	461d      	mov	r5, r3
 8000566:	f107 0474 	add.w	r4, r7, #116	; 0x74
 800056a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800056c:	6028      	str	r0, [r5, #0]
 800056e:	6069      	str	r1, [r5, #4]
 8000570:	60aa      	str	r2, [r5, #8]
 8000572:	60eb      	str	r3, [r5, #12]
 8000574:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000576:	6128      	str	r0, [r5, #16]
 8000578:	6169      	str	r1, [r5, #20]
 800057a:	61aa      	str	r2, [r5, #24]
 800057c:	61eb      	str	r3, [r5, #28]
    memcpy(CheckMAC+38, ClientResp, 32);
 800057e:	f107 030c 	add.w	r3, r7, #12
 8000582:	3326      	adds	r3, #38	; 0x26
 8000584:	2220      	movs	r2, #32
 8000586:	6839      	ldr	r1, [r7, #0]
 8000588:	4618      	mov	r0, r3
 800058a:	f003 fd4d 	bl	8004028 <memcpy>
    memcpy(CheckMAC+70, OtherData, sizeof(OtherData));
 800058e:	f107 030c 	add.w	r3, r7, #12
 8000592:	3346      	adds	r3, #70	; 0x46
 8000594:	461c      	mov	r4, r3
 8000596:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800059a:	cb07      	ldmia	r3!, {r0, r1, r2}
 800059c:	6020      	str	r0, [r4, #0]
 800059e:	6061      	str	r1, [r4, #4]
 80005a0:	60a2      	str	r2, [r4, #8]
 80005a2:	781b      	ldrb	r3, [r3, #0]
 80005a4:	7323      	strb	r3, [r4, #12]

    atCRC(CheckMAC, sizeof(CheckMAC), CRC_receiv);
 80005a6:	f107 0294 	add.w	r2, r7, #148	; 0x94
 80005aa:	f107 030c 	add.w	r3, r7, #12
 80005ae:	2155      	movs	r1, #85	; 0x55
 80005b0:	4618      	mov	r0, r3
 80005b2:	f7ff fdcb 	bl	800014c <atCRC>
    CheckMAC[sizeof(CheckMAC) - 2] = CRC_receiv[0];
 80005b6:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 80005ba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    CheckMAC[sizeof(CheckMAC) - 1] = CRC_receiv[1];
 80005be:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 80005c2:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60

    HAL_I2C_Master_Transmit(&hi2c2, I2C_ADDRESS, CheckMAC, sizeof(CheckMAC), 1000);
 80005c6:	f107 020c 	add.w	r2, r7, #12
 80005ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ce:	9300      	str	r3, [sp, #0]
 80005d0:	2355      	movs	r3, #85	; 0x55
 80005d2:	21c8      	movs	r1, #200	; 0xc8
 80005d4:	480b      	ldr	r0, [pc, #44]	; (8000604 <CheckMacCommand+0x148>)
 80005d6:	f001 fddb 	bl	8002190 <HAL_I2C_Master_Transmit>
    HAL_Delay(40);
 80005da:	2028      	movs	r0, #40	; 0x28
 80005dc:	f001 f968 	bl	80018b0 <HAL_Delay>
    HAL_I2C_Master_Receive(&hi2c2, I2C_ADDRESS, receiv, size, 1000);
 80005e0:	88bb      	ldrh	r3, [r7, #4]
 80005e2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80005e6:	9200      	str	r2, [sp, #0]
 80005e8:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80005ec:	21c8      	movs	r1, #200	; 0xc8
 80005ee:	4805      	ldr	r0, [pc, #20]	; (8000604 <CheckMacCommand+0x148>)
 80005f0:	f001 fecc 	bl	800238c <HAL_I2C_Master_Receive>
    HAL_Delay(5);
 80005f4:	2005      	movs	r0, #5
 80005f6:	f001 f95b 	bl	80018b0 <HAL_Delay>
}
 80005fa:	bf00      	nop
 80005fc:	3798      	adds	r7, #152	; 0x98
 80005fe:	46bd      	mov	sp, r7
 8000600:	bdb0      	pop	{r4, r5, r7, pc}
 8000602:	bf00      	nop
 8000604:	200000ac 	.word	0x200000ac

08000608 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000608:	b5b0      	push	{r4, r5, r7, lr}
 800060a:	f5ad 7d4e 	sub.w	sp, sp, #824	; 0x338
 800060e:	af02      	add	r7, sp, #8

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

	HAL_Init();
 8000610:	f001 f8ec 	bl	80017ec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000614:	f000 fa2e 	bl	8000a74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000618:	f000 facc 	bl	8000bb4 <MX_GPIO_Init>
  MX_USART1_Init();
 800061c:	f000 fa9e 	bl	8000b5c <MX_USART1_Init>
  MX_I2C2_Init();
 8000620:	f000 fa6e 	bl	8000b00 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

  // read configuration zone: {COMMAND, COUNT, OPCODE, ZONE, ADDRESS_1, ADDRESS_2, CRC_LSB, CRC_MSB}
  uint8_t readCommand0[8] = {0x03, 0x07, 0x02, 0x80, 0x00, 0x00, 0x09, 0xAD};
 8000624:	4ac1      	ldr	r2, [pc, #772]	; (800092c <main+0x324>)
 8000626:	f507 734a 	add.w	r3, r7, #808	; 0x328
 800062a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800062e:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t readCommand1[8] = {0x03, 0x07, 0x02, 0x80, 0x08, 0x00, 0x0a, 0x4d};
 8000632:	4abf      	ldr	r2, [pc, #764]	; (8000930 <main+0x328>)
 8000634:	f507 7348 	add.w	r3, r7, #800	; 0x320
 8000638:	e892 0003 	ldmia.w	r2, {r0, r1}
 800063c:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t readCommand2[8] = {0x03, 0x07, 0x02, 0x00, 0x10, 0x00, 0x1d, 0x9d};
 8000640:	4abc      	ldr	r2, [pc, #752]	; (8000934 <main+0x32c>)
 8000642:	f507 7346 	add.w	r3, r7, #792	; 0x318
 8000646:	e892 0003 	ldmia.w	r2, {r0, r1}
 800064a:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t readCommand3[8] = {0x03, 0x07, 0x02, 0x00, 0x11, 0x00, 0x14, 0x1d};
 800064e:	4aba      	ldr	r2, [pc, #744]	; (8000938 <main+0x330>)
 8000650:	f507 7344 	add.w	r3, r7, #784	; 0x310
 8000654:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000658:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t readCommand4[8] = {0x03, 0x07, 0x02, 0x00, 0x12, 0x00, 0x1b, 0x1d};
 800065c:	4ab7      	ldr	r2, [pc, #732]	; (800093c <main+0x334>)
 800065e:	f507 7342 	add.w	r3, r7, #776	; 0x308
 8000662:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000666:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t readCommand5[8] = {0x03, 0x07, 0x02, 0x00, 0x13, 0x00, 0x12, 0x9d};
 800066a:	4ab5      	ldr	r2, [pc, #724]	; (8000940 <main+0x338>)
 800066c:	f507 7340 	add.w	r3, r7, #768	; 0x300
 8000670:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000674:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t readCommand6[8] = {0x03, 0x07, 0x02, 0x00, 0x14, 0x00, 0x1e, 0xdd};
 8000678:	4ab2      	ldr	r2, [pc, #712]	; (8000944 <main+0x33c>)
 800067a:	f507 733e 	add.w	r3, r7, #760	; 0x2f8
 800067e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000682:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t readCommand7[8] = {0x03, 0x07, 0x02, 0x00, 0x15, 0x00, 0x17, 0x5d};
 8000686:	4ab0      	ldr	r2, [pc, #704]	; (8000948 <main+0x340>)
 8000688:	f507 733c 	add.w	r3, r7, #752	; 0x2f0
 800068c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000690:	e883 0003 	stmia.w	r3, {r0, r1}

  uint8_t LOBBYKEY_2[8] =	{0x03, 0x07, 0x02,  0x82, 0x20, 0x00, 0x09, 0xb0};
 8000694:	4aad      	ldr	r2, [pc, #692]	; (800094c <main+0x344>)
 8000696:	f507 733a 	add.w	r3, r7, #744	; 0x2e8
 800069a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800069e:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t SECRET_KEY[8] =	{0x03, 0x07, 0x02,  0x82, 0x08, 0x00, 0x09, 0xc8};
 80006a2:	4aab      	ldr	r2, [pc, #684]	; (8000950 <main+0x348>)
 80006a4:	f507 7338 	add.w	r3, r7, #736	; 0x2e0
 80006a8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80006ac:	e883 0003 	stmia.w	r3, {r0, r1}
  // NONCE
  uint8_t NumIn[20] = { 0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09,
 80006b0:	4ba8      	ldr	r3, [pc, #672]	; (8000954 <main+0x34c>)
 80006b2:	f507 7433 	add.w	r4, r7, #716	; 0x2cc
 80006b6:	461d      	mov	r5, r3
 80006b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006bc:	682b      	ldr	r3, [r5, #0]
 80006be:	6023      	str	r3, [r4, #0]
		  	  	  	  	0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09};
						// 0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09,
						//  0x00, 0x01};
  uint8_t slot0[32] =	{0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09, 0x0A, 0x00, 0x01, 0x02, 0x03, 0x04,
 80006c0:	4ba5      	ldr	r3, [pc, #660]	; (8000958 <main+0x350>)
 80006c2:	f507 742b 	add.w	r4, r7, #684	; 0x2ac
 80006c6:	461d      	mov	r5, r3
 80006c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006cc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80006d0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		  	  	  	  	 0x05, 0x06, 0x07, 0x08, 0x09, 0x0A, 0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08, 0x09};

  uint8_t slot2[32] =	{0x20, 0x21, 0x22, 0x23, 0x24, 0x25, 0x26, 0x27, 0x28, 0x29, 0x2A, 0x20, 0x21, 0x22, 0x23, 0x24,
 80006d4:	4ba1      	ldr	r3, [pc, #644]	; (800095c <main+0x354>)
 80006d6:	f507 7423 	add.w	r4, r7, #652	; 0x28c
 80006da:	461d      	mov	r5, r3
 80006dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006e0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80006e4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		  	  	  	  	 0x25, 0x26, 0x27, 0x28, 0x29, 0x2A, 0x20, 0x21, 0x22, 0x23, 0x24, 0x25, 0x26, 0x27, 0x28, 0x29};

  uint8_t slot4[32] =	{0x40, 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x40, 0x41, 0x42, 0x43, 0x44,
 80006e8:	4b9d      	ldr	r3, [pc, #628]	; (8000960 <main+0x358>)
 80006ea:	f507 741b 	add.w	r4, r7, #620	; 0x26c
 80006ee:	461d      	mov	r5, r3
 80006f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006f4:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80006f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		  	  	  	  	 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x40, 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49};

  uint8_t slot5[32] =	{0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x50, 0x51, 0x52, 0x53, 0x54,
 80006fc:	4b99      	ldr	r3, [pc, #612]	; (8000964 <main+0x35c>)
 80006fe:	f507 7413 	add.w	r4, r7, #588	; 0x24c
 8000702:	461d      	mov	r5, r3
 8000704:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000706:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000708:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800070c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		  	  	  	  	 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59};

  uint8_t slotf[32] = 	{0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF7, 0xF8, 0xF9, 0xFA, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4,
 8000710:	f507 734c 	add.w	r3, r7, #816	; 0x330
 8000714:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8000718:	4a93      	ldr	r2, [pc, #588]	; (8000968 <main+0x360>)
 800071a:	461c      	mov	r4, r3
 800071c:	4615      	mov	r5, r2
 800071e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000720:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000722:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000726:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		  	  	  	  	 0xF5, 0xF6, 0xF7, 0xF8, 0xF9, 0xFA, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF7, 0xF8, 0xF9};

  uint8_t aux[35] = {0};
 800072a:	f507 734c 	add.w	r3, r7, #816	; 0x330
 800072e:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
 8000736:	3304      	adds	r3, #4
 8000738:	221f      	movs	r2, #31
 800073a:	2100      	movs	r1, #0
 800073c:	4618      	mov	r0, r3
 800073e:	f003 fc81 	bl	8004044 <memset>
  uint8_t randout[35] = {0};
 8000742:	f507 734c 	add.w	r3, r7, #816	; 0x330
 8000746:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 800074a:	2200      	movs	r2, #0
 800074c:	601a      	str	r2, [r3, #0]
 800074e:	3304      	adds	r3, #4
 8000750:	221f      	movs	r2, #31
 8000752:	2100      	movs	r1, #0
 8000754:	4618      	mov	r0, r3
 8000756:	f003 fc75 	bl	8004044 <memset>
  uint8_t tempkey[32] = {0};
 800075a:	f507 734c 	add.w	r3, r7, #816	; 0x330
 800075e:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8000762:	2200      	movs	r2, #0
 8000764:	601a      	str	r2, [r3, #0]
 8000766:	3304      	adds	r3, #4
 8000768:	2200      	movs	r2, #0
 800076a:	601a      	str	r2, [r3, #0]
 800076c:	605a      	str	r2, [r3, #4]
 800076e:	609a      	str	r2, [r3, #8]
 8000770:	60da      	str	r2, [r3, #12]
 8000772:	611a      	str	r2, [r3, #16]
 8000774:	615a      	str	r2, [r3, #20]
 8000776:	619a      	str	r2, [r3, #24]
  uint8_t DATA_rec[35];

  uint8_t receiv_sha256[35];

  // SHA-256
  uint8_t sha_init[1] = {0};
 8000778:	f507 734c 	add.w	r3, r7, #816	; 0x330
 800077c:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8000780:	2200      	movs	r2, #0
 8000782:	701a      	strb	r2, [r3, #0]
  uint8_t SHA_receiv[35] = {0};
 8000784:	f507 734c 	add.w	r3, r7, #816	; 0x330
 8000788:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800078c:	2200      	movs	r2, #0
 800078e:	601a      	str	r2, [r3, #0]
 8000790:	3304      	adds	r3, #4
 8000792:	221f      	movs	r2, #31
 8000794:	2100      	movs	r1, #0
 8000796:	4618      	mov	r0, r3
 8000798:	f003 fc54 	bl	8004044 <memset>

  // GENDIG
  uint8_t gendig_receiv[4] = {0};
 800079c:	f507 734c 	add.w	r3, r7, #816	; 0x330
 80007a0:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 80007a4:	2200      	movs	r2, #0
 80007a6:	601a      	str	r2, [r3, #0]


  //MAC
  uint8_t MAC_receiv[35] = {0};
 80007a8:	f507 734c 	add.w	r3, r7, #816	; 0x330
 80007ac:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80007b0:	2200      	movs	r2, #0
 80007b2:	601a      	str	r2, [r3, #0]
 80007b4:	3304      	adds	r3, #4
 80007b6:	221f      	movs	r2, #31
 80007b8:	2100      	movs	r1, #0
 80007ba:	4618      	mov	r0, r3
 80007bc:	f003 fc42 	bl	8004044 <memset>
  uint8_t gendig_calc[32] = {0};
 80007c0:	f507 734c 	add.w	r3, r7, #816	; 0x330
 80007c4:	f5a3 7309 	sub.w	r3, r3, #548	; 0x224
 80007c8:	2200      	movs	r2, #0
 80007ca:	601a      	str	r2, [r3, #0]
 80007cc:	3304      	adds	r3, #4
 80007ce:	2200      	movs	r2, #0
 80007d0:	601a      	str	r2, [r3, #0]
 80007d2:	605a      	str	r2, [r3, #4]
 80007d4:	609a      	str	r2, [r3, #8]
 80007d6:	60da      	str	r2, [r3, #12]
 80007d8:	611a      	str	r2, [r3, #16]
 80007da:	615a      	str	r2, [r3, #20]
 80007dc:	619a      	str	r2, [r3, #24]
  uint8_t MAC_calc[32] = {0};
 80007de:	f507 734c 	add.w	r3, r7, #816	; 0x330
 80007e2:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80007e6:	2200      	movs	r2, #0
 80007e8:	601a      	str	r2, [r3, #0]
 80007ea:	3304      	adds	r3, #4
 80007ec:	2200      	movs	r2, #0
 80007ee:	601a      	str	r2, [r3, #0]
 80007f0:	605a      	str	r2, [r3, #4]
 80007f2:	609a      	str	r2, [r3, #8]
 80007f4:	60da      	str	r2, [r3, #12]
 80007f6:	611a      	str	r2, [r3, #16]
 80007f8:	615a      	str	r2, [r3, #20]
 80007fa:	619a      	str	r2, [r3, #24]
  uint8_t CheckMAC_receiv[4] = {0};
 80007fc:	f507 734c 	add.w	r3, r7, #816	; 0x330
 8000800:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 8000804:	2200      	movs	r2, #0
 8000806:	601a      	str	r2, [r3, #0]
  uint8_t dado[32] = {0};
 8000808:	f507 734c 	add.w	r3, r7, #816	; 0x330
 800080c:	f5a3 731a 	sub.w	r3, r3, #616	; 0x268
 8000810:	2200      	movs	r2, #0
 8000812:	601a      	str	r2, [r3, #0]
 8000814:	3304      	adds	r3, #4
 8000816:	2200      	movs	r2, #0
 8000818:	601a      	str	r2, [r3, #0]
 800081a:	605a      	str	r2, [r3, #4]
 800081c:	609a      	str	r2, [r3, #8]
 800081e:	60da      	str	r2, [r3, #12]
 8000820:	611a      	str	r2, [r3, #16]
 8000822:	615a      	str	r2, [r3, #20]
 8000824:	619a      	str	r2, [r3, #24]


  uint8_t read_byte[4];
  uint8_t receiv_ack[4] = {0};
 8000826:	f507 734c 	add.w	r3, r7, #816	; 0x330
 800082a:	f5a3 731c 	sub.w	r3, r3, #624	; 0x270
 800082e:	2200      	movs	r2, #0
 8000830:	601a      	str	r2, [r3, #0]

  //uint8_t read_config[32] = {0};
  uint8_t read_config0[35] = {0};
 8000832:	f507 734c 	add.w	r3, r7, #816	; 0x330
 8000836:	f5a3 7325 	sub.w	r3, r3, #660	; 0x294
 800083a:	2200      	movs	r2, #0
 800083c:	601a      	str	r2, [r3, #0]
 800083e:	3304      	adds	r3, #4
 8000840:	221f      	movs	r2, #31
 8000842:	2100      	movs	r1, #0
 8000844:	4618      	mov	r0, r3
 8000846:	f003 fbfd 	bl	8004044 <memset>
  uint8_t read_config1[35] = {0};
 800084a:	f507 734c 	add.w	r3, r7, #816	; 0x330
 800084e:	f5a3 732e 	sub.w	r3, r3, #696	; 0x2b8
 8000852:	2200      	movs	r2, #0
 8000854:	601a      	str	r2, [r3, #0]
 8000856:	3304      	adds	r3, #4
 8000858:	221f      	movs	r2, #31
 800085a:	2100      	movs	r1, #0
 800085c:	4618      	mov	r0, r3
 800085e:	f003 fbf1 	bl	8004044 <memset>
  uint8_t read_config2[7] = {0};
 8000862:	f507 734c 	add.w	r3, r7, #816	; 0x330
 8000866:	f5a3 7330 	sub.w	r3, r3, #704	; 0x2c0
 800086a:	2200      	movs	r2, #0
 800086c:	601a      	str	r2, [r3, #0]
 800086e:	3304      	adds	r3, #4
 8000870:	2100      	movs	r1, #0
 8000872:	460a      	mov	r2, r1
 8000874:	801a      	strh	r2, [r3, #0]
 8000876:	460a      	mov	r2, r1
 8000878:	709a      	strb	r2, [r3, #2]
  uint8_t read_config3[7] = {0};
 800087a:	f507 734c 	add.w	r3, r7, #816	; 0x330
 800087e:	f5a3 7332 	sub.w	r3, r3, #712	; 0x2c8
 8000882:	2200      	movs	r2, #0
 8000884:	601a      	str	r2, [r3, #0]
 8000886:	3304      	adds	r3, #4
 8000888:	2100      	movs	r1, #0
 800088a:	460a      	mov	r2, r1
 800088c:	801a      	strh	r2, [r3, #0]
 800088e:	460a      	mov	r2, r1
 8000890:	709a      	strb	r2, [r3, #2]
  uint8_t read_config4[7] = {0};
 8000892:	f507 734c 	add.w	r3, r7, #816	; 0x330
 8000896:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
 800089a:	2200      	movs	r2, #0
 800089c:	601a      	str	r2, [r3, #0]
 800089e:	3304      	adds	r3, #4
 80008a0:	2100      	movs	r1, #0
 80008a2:	460a      	mov	r2, r1
 80008a4:	801a      	strh	r2, [r3, #0]
 80008a6:	460a      	mov	r2, r1
 80008a8:	709a      	strb	r2, [r3, #2]
  uint8_t read_config5[7] = {0};
 80008aa:	f507 734c 	add.w	r3, r7, #816	; 0x330
 80008ae:	f5a3 7336 	sub.w	r3, r3, #728	; 0x2d8
 80008b2:	2200      	movs	r2, #0
 80008b4:	601a      	str	r2, [r3, #0]
 80008b6:	3304      	adds	r3, #4
 80008b8:	2100      	movs	r1, #0
 80008ba:	460a      	mov	r2, r1
 80008bc:	801a      	strh	r2, [r3, #0]
 80008be:	460a      	mov	r2, r1
 80008c0:	709a      	strb	r2, [r3, #2]
  uint8_t read_config6[7] = {0};
 80008c2:	f507 734c 	add.w	r3, r7, #816	; 0x330
 80008c6:	f5a3 7338 	sub.w	r3, r3, #736	; 0x2e0
 80008ca:	2200      	movs	r2, #0
 80008cc:	601a      	str	r2, [r3, #0]
 80008ce:	3304      	adds	r3, #4
 80008d0:	2100      	movs	r1, #0
 80008d2:	460a      	mov	r2, r1
 80008d4:	801a      	strh	r2, [r3, #0]
 80008d6:	460a      	mov	r2, r1
 80008d8:	709a      	strb	r2, [r3, #2]
  uint8_t read_config7[7] = {0};
 80008da:	f507 734c 	add.w	r3, r7, #816	; 0x330
 80008de:	f5a3 733a 	sub.w	r3, r3, #744	; 0x2e8
 80008e2:	2200      	movs	r2, #0
 80008e4:	601a      	str	r2, [r3, #0]
 80008e6:	3304      	adds	r3, #4
 80008e8:	2100      	movs	r1, #0
 80008ea:	460a      	mov	r2, r1
 80008ec:	801a      	strh	r2, [r3, #0]
 80008ee:	460a      	mov	r2, r1
 80008f0:	709a      	strb	r2, [r3, #2]
  uint8_t read_config8[7] = {0};
 80008f2:	f507 734c 	add.w	r3, r7, #816	; 0x330
 80008f6:	f5a3 733c 	sub.w	r3, r3, #752	; 0x2f0
 80008fa:	2200      	movs	r2, #0
 80008fc:	601a      	str	r2, [r3, #0]
 80008fe:	3304      	adds	r3, #4
 8000900:	2100      	movs	r1, #0
 8000902:	460a      	mov	r2, r1
 8000904:	801a      	strh	r2, [r3, #0]
 8000906:	460a      	mov	r2, r1
 8000908:	709a      	strb	r2, [r3, #2]


  uint8_t data[32] = {0x00};
 800090a:	f507 734c 	add.w	r3, r7, #816	; 0x330
 800090e:	f5a3 7344 	sub.w	r3, r3, #784	; 0x310
 8000912:	2200      	movs	r2, #0
 8000914:	601a      	str	r2, [r3, #0]
 8000916:	3304      	adds	r3, #4
 8000918:	2200      	movs	r2, #0
 800091a:	601a      	str	r2, [r3, #0]
 800091c:	605a      	str	r2, [r3, #4]
 800091e:	609a      	str	r2, [r3, #8]
 8000920:	60da      	str	r2, [r3, #12]
 8000922:	611a      	str	r2, [r3, #16]
 8000924:	615a      	str	r2, [r3, #20]
 8000926:	619a      	str	r2, [r3, #24]
 8000928:	e020      	b.n	800096c <main+0x364>
 800092a:	bf00      	nop
 800092c:	08004240 	.word	0x08004240
 8000930:	08004248 	.word	0x08004248
 8000934:	08004250 	.word	0x08004250
 8000938:	08004258 	.word	0x08004258
 800093c:	08004260 	.word	0x08004260
 8000940:	08004268 	.word	0x08004268
 8000944:	08004270 	.word	0x08004270
 8000948:	08004278 	.word	0x08004278
 800094c:	08004280 	.word	0x08004280
 8000950:	08004288 	.word	0x08004288
 8000954:	08004290 	.word	0x08004290
 8000958:	080042a4 	.word	0x080042a4
 800095c:	080042c4 	.word	0x080042c4
 8000960:	080042e4 	.word	0x080042e4
 8000964:	08004304 	.word	0x08004304
 8000968:	08004324 	.word	0x08004324

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  WakeUp(read_byte);
 800096c:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000970:	4618      	mov	r0, r3
 8000972:	f7ff fc37 	bl	80001e4 <WakeUp>
	  //BlockConfigZone(receiv_ack);
	  //WriteDataZone(0x00, slot0);
	  //WriteOTPZone();
	  //BlockDataZone();

	  ReadConfig(readCommand0, 35, read_config0);
 8000976:	f107 029c 	add.w	r2, r7, #156	; 0x9c
 800097a:	f507 734a 	add.w	r3, r7, #808	; 0x328
 800097e:	2123      	movs	r1, #35	; 0x23
 8000980:	4618      	mov	r0, r3
 8000982:	f7ff fc55 	bl	8000230 <ReadConfig>
	  ReadConfig(readCommand1, 35, read_config1);
 8000986:	f107 0278 	add.w	r2, r7, #120	; 0x78
 800098a:	f507 7348 	add.w	r3, r7, #800	; 0x320
 800098e:	2123      	movs	r1, #35	; 0x23
 8000990:	4618      	mov	r0, r3
 8000992:	f7ff fc4d 	bl	8000230 <ReadConfig>
	  ReadConfig(readCommand2, 7, read_config2);
 8000996:	f107 0270 	add.w	r2, r7, #112	; 0x70
 800099a:	f507 7346 	add.w	r3, r7, #792	; 0x318
 800099e:	2107      	movs	r1, #7
 80009a0:	4618      	mov	r0, r3
 80009a2:	f7ff fc45 	bl	8000230 <ReadConfig>
	  ReadConfig(readCommand3, 7, read_config3);
 80009a6:	f107 0268 	add.w	r2, r7, #104	; 0x68
 80009aa:	f507 7344 	add.w	r3, r7, #784	; 0x310
 80009ae:	2107      	movs	r1, #7
 80009b0:	4618      	mov	r0, r3
 80009b2:	f7ff fc3d 	bl	8000230 <ReadConfig>
	  ReadConfig(readCommand4, 7, read_config4);
 80009b6:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80009ba:	f507 7342 	add.w	r3, r7, #776	; 0x308
 80009be:	2107      	movs	r1, #7
 80009c0:	4618      	mov	r0, r3
 80009c2:	f7ff fc35 	bl	8000230 <ReadConfig>
	  ReadConfig(readCommand5, 7, read_config5);
 80009c6:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80009ca:	f507 7340 	add.w	r3, r7, #768	; 0x300
 80009ce:	2107      	movs	r1, #7
 80009d0:	4618      	mov	r0, r3
 80009d2:	f7ff fc2d 	bl	8000230 <ReadConfig>
	  ReadConfig(readCommand6, 7, read_config6);
 80009d6:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80009da:	f507 733e 	add.w	r3, r7, #760	; 0x2f8
 80009de:	2107      	movs	r1, #7
 80009e0:	4618      	mov	r0, r3
 80009e2:	f7ff fc25 	bl	8000230 <ReadConfig>
	  ReadConfig(readCommand7, 7, read_config7);
 80009e6:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80009ea:	f507 733c 	add.w	r3, r7, #752	; 0x2f0
 80009ee:	2107      	movs	r1, #7
 80009f0:	4618      	mov	r0, r3
 80009f2:	f7ff fc1d 	bl	8000230 <ReadConfig>

	  CommandNonce(NumIn, 35, randout);
 80009f6:	f507 72f2 	add.w	r2, r7, #484	; 0x1e4
 80009fa:	f507 7333 	add.w	r3, r7, #716	; 0x2cc
 80009fe:	2123      	movs	r1, #35	; 0x23
 8000a00:	4618      	mov	r0, r3
 8000a02:	f7ff fc3b 	bl	800027c <CommandNonce>
	  GendigCommand(0x02, 0x00, 4, gendig_receiv);
 8000a06:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8000a0a:	2204      	movs	r2, #4
 8000a0c:	2100      	movs	r1, #0
 8000a0e:	2002      	movs	r0, #2
 8000a10:	f7ff fc9a 	bl	8000348 <GendigCommand>
	  //SHACommandInit(1, sha_init);
	  //SHACommandCompute(35, SHA_receiv);

	  NonceSHA256Hash(randout, NumIn, tempkey);
 8000a14:	f507 72e2 	add.w	r2, r7, #452	; 0x1c4
 8000a18:	f507 7133 	add.w	r1, r7, #716	; 0x2cc
 8000a1c:	f507 73f2 	add.w	r3, r7, #484	; 0x1e4
 8000a20:	4618      	mov	r0, r3
 8000a22:	f000 fc05 	bl	8001230 <NonceSHA256Hash>
	  GenDigSHA256Hash(slot2, 0x02, tempkey, gendig_calc);
 8000a26:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 8000a2a:	f507 72e2 	add.w	r2, r7, #452	; 0x1c4
 8000a2e:	f507 7023 	add.w	r0, r7, #652	; 0x28c
 8000a32:	2102      	movs	r1, #2
 8000a34:	f000 fc44 	bl	80012c0 <GenDigSHA256Hash>
	  MACSHA256Hash(slot4, 0x04, gendig_calc, MAC_calc);
 8000a38:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8000a3c:	f507 7286 	add.w	r2, r7, #268	; 0x10c
 8000a40:	f507 701b 	add.w	r0, r7, #620	; 0x26c
 8000a44:	2104      	movs	r1, #4
 8000a46:	f000 fcb3 	bl	80013b0 <MACSHA256Hash>
	  CheckMacCommand(0x04, 0x00, MAC_calc, 4, CheckMAC_receiv); //coloca o conteudo de tempkey = slot5
 8000a4a:	f107 02ec 	add.w	r2, r7, #236	; 0xec
 8000a4e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8000a52:	9300      	str	r3, [sp, #0]
 8000a54:	2304      	movs	r3, #4
 8000a56:	2100      	movs	r1, #0
 8000a58:	2004      	movs	r0, #4
 8000a5a:	f7ff fd2f 	bl	80004bc <CheckMacCommand>

	  MacCommand(0x02, 0x00, 35, MAC_receiv);
 8000a5e:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 8000a62:	2223      	movs	r2, #35	; 0x23
 8000a64:	2100      	movs	r1, #0
 8000a66:	2002      	movs	r0, #2
 8000a68:	f7ff fcb6 	bl	80003d8 <MacCommand>

	  // CommandNonce(NumIn, 35, randout);
	 //GendigCommand(0x02, 0x00, 4, gendig_receiv);
	  //ReadEncript(SECRET_KEY, 35, DATA_rec);

	  HAL_Delay(10);
 8000a6c:	200a      	movs	r0, #10
 8000a6e:	f000 ff1f 	bl	80018b0 <HAL_Delay>
	  WakeUp(read_byte);
 8000a72:	e77b      	b.n	800096c <main+0x364>

08000a74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b090      	sub	sp, #64	; 0x40
 8000a78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a7a:	f107 0318 	add.w	r3, r7, #24
 8000a7e:	2228      	movs	r2, #40	; 0x28
 8000a80:	2100      	movs	r1, #0
 8000a82:	4618      	mov	r0, r3
 8000a84:	f003 fade 	bl	8004044 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a88:	1d3b      	adds	r3, r7, #4
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	601a      	str	r2, [r3, #0]
 8000a8e:	605a      	str	r2, [r3, #4]
 8000a90:	609a      	str	r2, [r3, #8]
 8000a92:	60da      	str	r2, [r3, #12]
 8000a94:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a96:	2301      	movs	r3, #1
 8000a98:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a9a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a9e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000aa8:	2302      	movs	r3, #2
 8000aaa:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000aac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ab0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000ab2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000ab6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ab8:	f107 0318 	add.w	r3, r7, #24
 8000abc:	4618      	mov	r0, r3
 8000abe:	f002 f9f1 	bl	8002ea4 <HAL_RCC_OscConfig>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d001      	beq.n	8000acc <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000ac8:	f000 f8ae 	bl	8000c28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000acc:	230f      	movs	r3, #15
 8000ace:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ad0:	2302      	movs	r3, #2
 8000ad2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ad8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000adc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ae2:	1d3b      	adds	r3, r7, #4
 8000ae4:	2102      	movs	r1, #2
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f002 fc5e 	bl	80033a8 <HAL_RCC_ClockConfig>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d001      	beq.n	8000af6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000af2:	f000 f899 	bl	8000c28 <Error_Handler>
  }
}
 8000af6:	bf00      	nop
 8000af8:	3740      	adds	r7, #64	; 0x40
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}
	...

08000b00 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000b04:	4b12      	ldr	r3, [pc, #72]	; (8000b50 <MX_I2C2_Init+0x50>)
 8000b06:	4a13      	ldr	r2, [pc, #76]	; (8000b54 <MX_I2C2_Init+0x54>)
 8000b08:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000b0a:	4b11      	ldr	r3, [pc, #68]	; (8000b50 <MX_I2C2_Init+0x50>)
 8000b0c:	4a12      	ldr	r2, [pc, #72]	; (8000b58 <MX_I2C2_Init+0x58>)
 8000b0e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b10:	4b0f      	ldr	r3, [pc, #60]	; (8000b50 <MX_I2C2_Init+0x50>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000b16:	4b0e      	ldr	r3, [pc, #56]	; (8000b50 <MX_I2C2_Init+0x50>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b1c:	4b0c      	ldr	r3, [pc, #48]	; (8000b50 <MX_I2C2_Init+0x50>)
 8000b1e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000b22:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b24:	4b0a      	ldr	r3, [pc, #40]	; (8000b50 <MX_I2C2_Init+0x50>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000b2a:	4b09      	ldr	r3, [pc, #36]	; (8000b50 <MX_I2C2_Init+0x50>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b30:	4b07      	ldr	r3, [pc, #28]	; (8000b50 <MX_I2C2_Init+0x50>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b36:	4b06      	ldr	r3, [pc, #24]	; (8000b50 <MX_I2C2_Init+0x50>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000b3c:	4804      	ldr	r0, [pc, #16]	; (8000b50 <MX_I2C2_Init+0x50>)
 8000b3e:	f001 f9e3 	bl	8001f08 <HAL_I2C_Init>
 8000b42:	4603      	mov	r3, r0
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d001      	beq.n	8000b4c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000b48:	f000 f86e 	bl	8000c28 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000b4c:	bf00      	nop
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	200000ac 	.word	0x200000ac
 8000b54:	40005800 	.word	0x40005800
 8000b58:	000186a0 	.word	0x000186a0

08000b5c <MX_USART1_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_Init(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  husart1.Instance = USART1;
 8000b60:	4b12      	ldr	r3, [pc, #72]	; (8000bac <MX_USART1_Init+0x50>)
 8000b62:	4a13      	ldr	r2, [pc, #76]	; (8000bb0 <MX_USART1_Init+0x54>)
 8000b64:	601a      	str	r2, [r3, #0]
  husart1.Init.BaudRate = 115200;
 8000b66:	4b11      	ldr	r3, [pc, #68]	; (8000bac <MX_USART1_Init+0x50>)
 8000b68:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b6c:	605a      	str	r2, [r3, #4]
  husart1.Init.WordLength = USART_WORDLENGTH_8B;
 8000b6e:	4b0f      	ldr	r3, [pc, #60]	; (8000bac <MX_USART1_Init+0x50>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	609a      	str	r2, [r3, #8]
  husart1.Init.StopBits = USART_STOPBITS_1;
 8000b74:	4b0d      	ldr	r3, [pc, #52]	; (8000bac <MX_USART1_Init+0x50>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	60da      	str	r2, [r3, #12]
  husart1.Init.Parity = USART_PARITY_NONE;
 8000b7a:	4b0c      	ldr	r3, [pc, #48]	; (8000bac <MX_USART1_Init+0x50>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	611a      	str	r2, [r3, #16]
  husart1.Init.Mode = USART_MODE_TX_RX;
 8000b80:	4b0a      	ldr	r3, [pc, #40]	; (8000bac <MX_USART1_Init+0x50>)
 8000b82:	220c      	movs	r2, #12
 8000b84:	615a      	str	r2, [r3, #20]
  husart1.Init.CLKPolarity = USART_POLARITY_LOW;
 8000b86:	4b09      	ldr	r3, [pc, #36]	; (8000bac <MX_USART1_Init+0x50>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	619a      	str	r2, [r3, #24]
  husart1.Init.CLKPhase = USART_PHASE_1EDGE;
 8000b8c:	4b07      	ldr	r3, [pc, #28]	; (8000bac <MX_USART1_Init+0x50>)
 8000b8e:	2200      	movs	r2, #0
 8000b90:	61da      	str	r2, [r3, #28]
  husart1.Init.CLKLastBit = USART_LASTBIT_DISABLE;
 8000b92:	4b06      	ldr	r3, [pc, #24]	; (8000bac <MX_USART1_Init+0x50>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	621a      	str	r2, [r3, #32]
  if (HAL_USART_Init(&husart1) != HAL_OK)
 8000b98:	4804      	ldr	r0, [pc, #16]	; (8000bac <MX_USART1_Init+0x50>)
 8000b9a:	f002 fd9d 	bl	80036d8 <HAL_USART_Init>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d001      	beq.n	8000ba8 <MX_USART1_Init+0x4c>
  {
    Error_Handler();
 8000ba4:	f000 f840 	bl	8000c28 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000ba8:	bf00      	nop
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	20000100 	.word	0x20000100
 8000bb0:	40013800 	.word	0x40013800

08000bb4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	b085      	sub	sp, #20
 8000bb8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bba:	4b1a      	ldr	r3, [pc, #104]	; (8000c24 <MX_GPIO_Init+0x70>)
 8000bbc:	699b      	ldr	r3, [r3, #24]
 8000bbe:	4a19      	ldr	r2, [pc, #100]	; (8000c24 <MX_GPIO_Init+0x70>)
 8000bc0:	f043 0310 	orr.w	r3, r3, #16
 8000bc4:	6193      	str	r3, [r2, #24]
 8000bc6:	4b17      	ldr	r3, [pc, #92]	; (8000c24 <MX_GPIO_Init+0x70>)
 8000bc8:	699b      	ldr	r3, [r3, #24]
 8000bca:	f003 0310 	and.w	r3, r3, #16
 8000bce:	60fb      	str	r3, [r7, #12]
 8000bd0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bd2:	4b14      	ldr	r3, [pc, #80]	; (8000c24 <MX_GPIO_Init+0x70>)
 8000bd4:	699b      	ldr	r3, [r3, #24]
 8000bd6:	4a13      	ldr	r2, [pc, #76]	; (8000c24 <MX_GPIO_Init+0x70>)
 8000bd8:	f043 0320 	orr.w	r3, r3, #32
 8000bdc:	6193      	str	r3, [r2, #24]
 8000bde:	4b11      	ldr	r3, [pc, #68]	; (8000c24 <MX_GPIO_Init+0x70>)
 8000be0:	699b      	ldr	r3, [r3, #24]
 8000be2:	f003 0320 	and.w	r3, r3, #32
 8000be6:	60bb      	str	r3, [r7, #8]
 8000be8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bea:	4b0e      	ldr	r3, [pc, #56]	; (8000c24 <MX_GPIO_Init+0x70>)
 8000bec:	699b      	ldr	r3, [r3, #24]
 8000bee:	4a0d      	ldr	r2, [pc, #52]	; (8000c24 <MX_GPIO_Init+0x70>)
 8000bf0:	f043 0308 	orr.w	r3, r3, #8
 8000bf4:	6193      	str	r3, [r2, #24]
 8000bf6:	4b0b      	ldr	r3, [pc, #44]	; (8000c24 <MX_GPIO_Init+0x70>)
 8000bf8:	699b      	ldr	r3, [r3, #24]
 8000bfa:	f003 0308 	and.w	r3, r3, #8
 8000bfe:	607b      	str	r3, [r7, #4]
 8000c00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c02:	4b08      	ldr	r3, [pc, #32]	; (8000c24 <MX_GPIO_Init+0x70>)
 8000c04:	699b      	ldr	r3, [r3, #24]
 8000c06:	4a07      	ldr	r2, [pc, #28]	; (8000c24 <MX_GPIO_Init+0x70>)
 8000c08:	f043 0304 	orr.w	r3, r3, #4
 8000c0c:	6193      	str	r3, [r2, #24]
 8000c0e:	4b05      	ldr	r3, [pc, #20]	; (8000c24 <MX_GPIO_Init+0x70>)
 8000c10:	699b      	ldr	r3, [r3, #24]
 8000c12:	f003 0304 	and.w	r3, r3, #4
 8000c16:	603b      	str	r3, [r7, #0]
 8000c18:	683b      	ldr	r3, [r7, #0]

}
 8000c1a:	bf00      	nop
 8000c1c:	3714      	adds	r7, #20
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bc80      	pop	{r7}
 8000c22:	4770      	bx	lr
 8000c24:	40021000 	.word	0x40021000

08000c28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c2c:	b672      	cpsid	i
}
 8000c2e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c30:	e7fe      	b.n	8000c30 <Error_Handler+0x8>
	...

08000c34 <sha256_init>:
};

SHA256 ctx;

// Implementao do construtor SHA256::SHA256()
void sha256_init(SHA256 *ctx) {
 8000c34:	b480      	push	{r7}
 8000c36:	b083      	sub	sp, #12
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	6078      	str	r0, [r7, #4]
    // Inicialize m_blocklen e m_bitlen
    ctx->m_blocklen = 0;
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	2200      	movs	r2, #0
 8000c40:	669a      	str	r2, [r3, #104]	; 0x68
    ctx->m_bitlen = 0;
 8000c42:	6879      	ldr	r1, [r7, #4]
 8000c44:	f04f 0200 	mov.w	r2, #0
 8000c48:	f04f 0300 	mov.w	r3, #0
 8000c4c:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60

    // Inicialize o estado do hash
    ctx->m_state[0] = 0x6a09e667;
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	4a0e      	ldr	r2, [pc, #56]	; (8000c8c <sha256_init+0x58>)
 8000c54:	601a      	str	r2, [r3, #0]
    ctx->m_state[1] = 0xbb67ae85;
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	4a0d      	ldr	r2, [pc, #52]	; (8000c90 <sha256_init+0x5c>)
 8000c5a:	605a      	str	r2, [r3, #4]
    ctx->m_state[2] = 0x3c6ef372;
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	4a0d      	ldr	r2, [pc, #52]	; (8000c94 <sha256_init+0x60>)
 8000c60:	609a      	str	r2, [r3, #8]
    ctx->m_state[3] = 0xa54ff53a;
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	4a0c      	ldr	r2, [pc, #48]	; (8000c98 <sha256_init+0x64>)
 8000c66:	60da      	str	r2, [r3, #12]
    ctx->m_state[4] = 0x510e527f;
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	4a0c      	ldr	r2, [pc, #48]	; (8000c9c <sha256_init+0x68>)
 8000c6c:	611a      	str	r2, [r3, #16]
    ctx->m_state[5] = 0x9b05688c;
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	4a0b      	ldr	r2, [pc, #44]	; (8000ca0 <sha256_init+0x6c>)
 8000c72:	615a      	str	r2, [r3, #20]
    ctx->m_state[6] = 0x1f83d9ab;
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	4a0b      	ldr	r2, [pc, #44]	; (8000ca4 <sha256_init+0x70>)
 8000c78:	619a      	str	r2, [r3, #24]
    ctx->m_state[7] = 0x5be0cd19;
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	4a0a      	ldr	r2, [pc, #40]	; (8000ca8 <sha256_init+0x74>)
 8000c7e:	61da      	str	r2, [r3, #28]
}
 8000c80:	bf00      	nop
 8000c82:	370c      	adds	r7, #12
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bc80      	pop	{r7}
 8000c88:	4770      	bx	lr
 8000c8a:	bf00      	nop
 8000c8c:	6a09e667 	.word	0x6a09e667
 8000c90:	bb67ae85 	.word	0xbb67ae85
 8000c94:	3c6ef372 	.word	0x3c6ef372
 8000c98:	a54ff53a 	.word	0xa54ff53a
 8000c9c:	510e527f 	.word	0x510e527f
 8000ca0:	9b05688c 	.word	0x9b05688c
 8000ca4:	1f83d9ab 	.word	0x1f83d9ab
 8000ca8:	5be0cd19 	.word	0x5be0cd19

08000cac <sha256_update>:

void sha256_update(SHA256 *ctx, const uint8_t *data, uint8_t length) {
 8000cac:	b5b0      	push	{r4, r5, r7, lr}
 8000cae:	b086      	sub	sp, #24
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	60f8      	str	r0, [r7, #12]
 8000cb4:	60b9      	str	r1, [r7, #8]
 8000cb6:	4613      	mov	r3, r2
 8000cb8:	71fb      	strb	r3, [r7, #7]
    for (size_t i = 0; i < length; i++) {
 8000cba:	2300      	movs	r3, #0
 8000cbc:	617b      	str	r3, [r7, #20]
 8000cbe:	e024      	b.n	8000d0a <sha256_update+0x5e>
        ctx->m_data[ctx->m_blocklen++] = data[i];
 8000cc0:	68ba      	ldr	r2, [r7, #8]
 8000cc2:	697b      	ldr	r3, [r7, #20]
 8000cc4:	441a      	add	r2, r3
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8000cca:	1c58      	adds	r0, r3, #1
 8000ccc:	68f9      	ldr	r1, [r7, #12]
 8000cce:	6688      	str	r0, [r1, #104]	; 0x68
 8000cd0:	7811      	ldrb	r1, [r2, #0]
 8000cd2:	68fa      	ldr	r2, [r7, #12]
 8000cd4:	4413      	add	r3, r2
 8000cd6:	460a      	mov	r2, r1
 8000cd8:	f883 2020 	strb.w	r2, [r3, #32]
        if (ctx->m_blocklen == 64) {
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8000ce0:	2b40      	cmp	r3, #64	; 0x40
 8000ce2:	d10f      	bne.n	8000d04 <sha256_update+0x58>
        	sha256_transform(ctx);
 8000ce4:	68f8      	ldr	r0, [r7, #12]
 8000ce6:	f000 f893 	bl	8000e10 <sha256_transform>


            // Fim do bloco
            ctx->m_bitlen += 512;
 8000cea:	68fb      	ldr	r3, [r7, #12]
 8000cec:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8000cf0:	f512 7400 	adds.w	r4, r2, #512	; 0x200
 8000cf4:	f143 0500 	adc.w	r5, r3, #0
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	e9c3 4518 	strd	r4, r5, [r3, #96]	; 0x60
            ctx->m_blocklen = 0;
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	2200      	movs	r2, #0
 8000d02:	669a      	str	r2, [r3, #104]	; 0x68
    for (size_t i = 0; i < length; i++) {
 8000d04:	697b      	ldr	r3, [r7, #20]
 8000d06:	3301      	adds	r3, #1
 8000d08:	617b      	str	r3, [r7, #20]
 8000d0a:	79fb      	ldrb	r3, [r7, #7]
 8000d0c:	697a      	ldr	r2, [r7, #20]
 8000d0e:	429a      	cmp	r2, r3
 8000d10:	d3d6      	bcc.n	8000cc0 <sha256_update+0x14>
        }
    }
}
 8000d12:	bf00      	nop
 8000d14:	bf00      	nop
 8000d16:	3718      	adds	r7, #24
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	bdb0      	pop	{r4, r5, r7, pc}

08000d1c <sha256_digest>:
    size_t length = strlen(data);
    sha256_update(ctx, (const uint8_t *)data, length);
}


uint8_t *sha256_digest(SHA256 *ctx) {
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b084      	sub	sp, #16
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	6078      	str	r0, [r7, #4]
    uint8_t *hash = (uint8_t *)malloc(32 * sizeof(uint8_t));
 8000d24:	2020      	movs	r0, #32
 8000d26:	f003 f977 	bl	8004018 <malloc>
 8000d2a:	4603      	mov	r3, r0
 8000d2c:	60fb      	str	r3, [r7, #12]
    if (hash == NULL) {
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d101      	bne.n	8000d38 <sha256_digest+0x1c>
        // Tratamento de erro, no foi possvel alocar memria
        return NULL;
 8000d34:	2300      	movs	r3, #0
 8000d36:	e004      	b.n	8000d42 <sha256_digest+0x26>
    }

    //sha256_pad(ctx);
    sha256_revert(ctx, hash);
 8000d38:	68f9      	ldr	r1, [r7, #12]
 8000d3a:	6878      	ldr	r0, [r7, #4]
 8000d3c:	f000 fa48 	bl	80011d0 <sha256_revert>

    return hash;
 8000d40:	68fb      	ldr	r3, [r7, #12]
}
 8000d42:	4618      	mov	r0, r3
 8000d44:	3710      	adds	r7, #16
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}

08000d4a <sha256_rotr>:


uint32_t sha256_rotr(uint32_t x, uint32_t n) {
 8000d4a:	b480      	push	{r7}
 8000d4c:	b083      	sub	sp, #12
 8000d4e:	af00      	add	r7, sp, #0
 8000d50:	6078      	str	r0, [r7, #4]
 8000d52:	6039      	str	r1, [r7, #0]
    return (x >> n) | (x << (32 - n));
 8000d54:	687a      	ldr	r2, [r7, #4]
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	fa62 f303 	ror.w	r3, r2, r3
}
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	370c      	adds	r7, #12
 8000d60:	46bd      	mov	sp, r7
 8000d62:	bc80      	pop	{r7}
 8000d64:	4770      	bx	lr

08000d66 <sha256_choose>:

uint32_t sha256_choose(uint32_t e, uint32_t f, uint32_t g) {
 8000d66:	b480      	push	{r7}
 8000d68:	b085      	sub	sp, #20
 8000d6a:	af00      	add	r7, sp, #0
 8000d6c:	60f8      	str	r0, [r7, #12]
 8000d6e:	60b9      	str	r1, [r7, #8]
 8000d70:	607a      	str	r2, [r7, #4]
    return (e & f) ^ (~e & g);
 8000d72:	68fa      	ldr	r2, [r7, #12]
 8000d74:	68bb      	ldr	r3, [r7, #8]
 8000d76:	401a      	ands	r2, r3
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	43d9      	mvns	r1, r3
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	400b      	ands	r3, r1
 8000d80:	4053      	eors	r3, r2
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	3714      	adds	r7, #20
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bc80      	pop	{r7}
 8000d8a:	4770      	bx	lr

08000d8c <sha256_majority>:

uint32_t sha256_majority(uint32_t a, uint32_t b, uint32_t c) {
 8000d8c:	b480      	push	{r7}
 8000d8e:	b085      	sub	sp, #20
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	60f8      	str	r0, [r7, #12]
 8000d94:	60b9      	str	r1, [r7, #8]
 8000d96:	607a      	str	r2, [r7, #4]
    return (a & (b | c)) | (b & c);
 8000d98:	68ba      	ldr	r2, [r7, #8]
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	431a      	orrs	r2, r3
 8000d9e:	68fb      	ldr	r3, [r7, #12]
 8000da0:	401a      	ands	r2, r3
 8000da2:	68b9      	ldr	r1, [r7, #8]
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	400b      	ands	r3, r1
 8000da8:	4313      	orrs	r3, r2
}
 8000daa:	4618      	mov	r0, r3
 8000dac:	3714      	adds	r7, #20
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bc80      	pop	{r7}
 8000db2:	4770      	bx	lr

08000db4 <sha256_sig0>:

uint32_t sha256_sig0(uint32_t x) {
 8000db4:	b590      	push	{r4, r7, lr}
 8000db6:	b083      	sub	sp, #12
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
    return sha256_rotr(x, 7) ^ sha256_rotr(x, 18) ^ (x >> 3);
 8000dbc:	2107      	movs	r1, #7
 8000dbe:	6878      	ldr	r0, [r7, #4]
 8000dc0:	f7ff ffc3 	bl	8000d4a <sha256_rotr>
 8000dc4:	4604      	mov	r4, r0
 8000dc6:	2112      	movs	r1, #18
 8000dc8:	6878      	ldr	r0, [r7, #4]
 8000dca:	f7ff ffbe 	bl	8000d4a <sha256_rotr>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	ea84 0203 	eor.w	r2, r4, r3
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	08db      	lsrs	r3, r3, #3
 8000dd8:	4053      	eors	r3, r2
}
 8000dda:	4618      	mov	r0, r3
 8000ddc:	370c      	adds	r7, #12
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd90      	pop	{r4, r7, pc}

08000de2 <sha256_sig1>:

uint32_t sha256_sig1(uint32_t x) {
 8000de2:	b590      	push	{r4, r7, lr}
 8000de4:	b083      	sub	sp, #12
 8000de6:	af00      	add	r7, sp, #0
 8000de8:	6078      	str	r0, [r7, #4]
    return sha256_rotr(x, 17) ^ sha256_rotr(x, 19) ^ (x >> 10);
 8000dea:	2111      	movs	r1, #17
 8000dec:	6878      	ldr	r0, [r7, #4]
 8000dee:	f7ff ffac 	bl	8000d4a <sha256_rotr>
 8000df2:	4604      	mov	r4, r0
 8000df4:	2113      	movs	r1, #19
 8000df6:	6878      	ldr	r0, [r7, #4]
 8000df8:	f7ff ffa7 	bl	8000d4a <sha256_rotr>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	ea84 0203 	eor.w	r2, r4, r3
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	0a9b      	lsrs	r3, r3, #10
 8000e06:	4053      	eors	r3, r2
}
 8000e08:	4618      	mov	r0, r3
 8000e0a:	370c      	adds	r7, #12
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd90      	pop	{r4, r7, pc}

08000e10 <sha256_transform>:

void sha256_transform(SHA256 *ctx) {
 8000e10:	b590      	push	{r4, r7, lr}
 8000e12:	b0d5      	sub	sp, #340	; 0x154
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8000e1a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8000e1e:	6018      	str	r0, [r3, #0]
    uint32_t maj, xorA, ch, xorE, sum, newA, newE, m[64];
    uint32_t state[8];

    for (uint8_t i = 0, j = 0; i < 16; i++, j += 4) {
 8000e20:	2300      	movs	r3, #0
 8000e22:	f887 314f 	strb.w	r3, [r7, #335]	; 0x14f
 8000e26:	2300      	movs	r3, #0
 8000e28:	f887 314e 	strb.w	r3, [r7, #334]	; 0x14e
 8000e2c:	e043      	b.n	8000eb6 <sha256_transform+0xa6>
        m[i] = (ctx->m_data[j] << 24) | (ctx->m_data[j + 1] << 16) | (ctx->m_data[j + 2] << 8) | (ctx->m_data[j + 3]);
 8000e2e:	f897 314e 	ldrb.w	r3, [r7, #334]	; 0x14e
 8000e32:	f507 72a8 	add.w	r2, r7, #336	; 0x150
 8000e36:	f5a2 72a6 	sub.w	r2, r2, #332	; 0x14c
 8000e3a:	6812      	ldr	r2, [r2, #0]
 8000e3c:	4413      	add	r3, r2
 8000e3e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e42:	061a      	lsls	r2, r3, #24
 8000e44:	f897 314e 	ldrb.w	r3, [r7, #334]	; 0x14e
 8000e48:	3301      	adds	r3, #1
 8000e4a:	f507 71a8 	add.w	r1, r7, #336	; 0x150
 8000e4e:	f5a1 71a6 	sub.w	r1, r1, #332	; 0x14c
 8000e52:	6809      	ldr	r1, [r1, #0]
 8000e54:	440b      	add	r3, r1
 8000e56:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e5a:	041b      	lsls	r3, r3, #16
 8000e5c:	431a      	orrs	r2, r3
 8000e5e:	f897 314e 	ldrb.w	r3, [r7, #334]	; 0x14e
 8000e62:	3302      	adds	r3, #2
 8000e64:	f507 71a8 	add.w	r1, r7, #336	; 0x150
 8000e68:	f5a1 71a6 	sub.w	r1, r1, #332	; 0x14c
 8000e6c:	6809      	ldr	r1, [r1, #0]
 8000e6e:	440b      	add	r3, r1
 8000e70:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e74:	021b      	lsls	r3, r3, #8
 8000e76:	4313      	orrs	r3, r2
 8000e78:	f897 214e 	ldrb.w	r2, [r7, #334]	; 0x14e
 8000e7c:	3203      	adds	r2, #3
 8000e7e:	f507 71a8 	add.w	r1, r7, #336	; 0x150
 8000e82:	f5a1 71a6 	sub.w	r1, r1, #332	; 0x14c
 8000e86:	6809      	ldr	r1, [r1, #0]
 8000e88:	440a      	add	r2, r1
 8000e8a:	f892 2020 	ldrb.w	r2, [r2, #32]
 8000e8e:	4313      	orrs	r3, r2
 8000e90:	f897 214f 	ldrb.w	r2, [r7, #335]	; 0x14f
 8000e94:	4619      	mov	r1, r3
 8000e96:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8000e9a:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8000e9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint8_t i = 0, j = 0; i < 16; i++, j += 4) {
 8000ea2:	f897 314f 	ldrb.w	r3, [r7, #335]	; 0x14f
 8000ea6:	3301      	adds	r3, #1
 8000ea8:	f887 314f 	strb.w	r3, [r7, #335]	; 0x14f
 8000eac:	f897 314e 	ldrb.w	r3, [r7, #334]	; 0x14e
 8000eb0:	3304      	adds	r3, #4
 8000eb2:	f887 314e 	strb.w	r3, [r7, #334]	; 0x14e
 8000eb6:	f897 314f 	ldrb.w	r3, [r7, #335]	; 0x14f
 8000eba:	2b0f      	cmp	r3, #15
 8000ebc:	d9b7      	bls.n	8000e2e <sha256_transform+0x1e>
    }

    for (uint8_t k = 16; k < 64; k++) {
 8000ebe:	2310      	movs	r3, #16
 8000ec0:	f887 314d 	strb.w	r3, [r7, #333]	; 0x14d
 8000ec4:	e03d      	b.n	8000f42 <sha256_transform+0x132>
        m[k] = sha256_sig1(m[k - 2]) + m[k - 7] + sha256_sig0(m[k - 15]) + m[k - 16];
 8000ec6:	f897 314d 	ldrb.w	r3, [r7, #333]	; 0x14d
 8000eca:	1e9a      	subs	r2, r3, #2
 8000ecc:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8000ed0:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8000ed4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f7ff ff82 	bl	8000de2 <sha256_sig1>
 8000ede:	4601      	mov	r1, r0
 8000ee0:	f897 314d 	ldrb.w	r3, [r7, #333]	; 0x14d
 8000ee4:	1fda      	subs	r2, r3, #7
 8000ee6:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8000eea:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8000eee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ef2:	18cc      	adds	r4, r1, r3
 8000ef4:	f897 314d 	ldrb.w	r3, [r7, #333]	; 0x14d
 8000ef8:	f1a3 020f 	sub.w	r2, r3, #15
 8000efc:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8000f00:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8000f04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f7ff ff53 	bl	8000db4 <sha256_sig0>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	18e1      	adds	r1, r4, r3
 8000f12:	f897 314d 	ldrb.w	r3, [r7, #333]	; 0x14d
 8000f16:	f1a3 0210 	sub.w	r2, r3, #16
 8000f1a:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8000f1e:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8000f22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f26:	f897 214d 	ldrb.w	r2, [r7, #333]	; 0x14d
 8000f2a:	4419      	add	r1, r3
 8000f2c:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8000f30:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8000f34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint8_t k = 16; k < 64; k++) {
 8000f38:	f897 314d 	ldrb.w	r3, [r7, #333]	; 0x14d
 8000f3c:	3301      	adds	r3, #1
 8000f3e:	f887 314d 	strb.w	r3, [r7, #333]	; 0x14d
 8000f42:	f897 314d 	ldrb.w	r3, [r7, #333]	; 0x14d
 8000f46:	2b3f      	cmp	r3, #63	; 0x3f
 8000f48:	d9bd      	bls.n	8000ec6 <sha256_transform+0xb6>
    }

    for (uint8_t i = 0; i < 8; i++) {
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	f887 314c 	strb.w	r3, [r7, #332]	; 0x14c
 8000f50:	e015      	b.n	8000f7e <sha256_transform+0x16e>
        state[i] = ctx->m_state[i];
 8000f52:	f897 114c 	ldrb.w	r1, [r7, #332]	; 0x14c
 8000f56:	f897 214c 	ldrb.w	r2, [r7, #332]	; 0x14c
 8000f5a:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8000f5e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8000f68:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8000f6c:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8000f70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint8_t i = 0; i < 8; i++) {
 8000f74:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 8000f78:	3301      	adds	r3, #1
 8000f7a:	f887 314c 	strb.w	r3, [r7, #332]	; 0x14c
 8000f7e:	f897 314c 	ldrb.w	r3, [r7, #332]	; 0x14c
 8000f82:	2b07      	cmp	r3, #7
 8000f84:	d9e5      	bls.n	8000f52 <sha256_transform+0x142>
    }

    for (uint8_t i = 0; i < 64; i++) {
 8000f86:	2300      	movs	r3, #0
 8000f88:	f887 314b 	strb.w	r3, [r7, #331]	; 0x14b
 8000f8c:	e0ea      	b.n	8001164 <sha256_transform+0x354>
        maj = sha256_majority(state[0], state[1], state[2]);
 8000f8e:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8000f92:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8000f96:	6818      	ldr	r0, [r3, #0]
 8000f98:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8000f9c:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8000fa0:	6859      	ldr	r1, [r3, #4]
 8000fa2:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8000fa6:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8000faa:	689b      	ldr	r3, [r3, #8]
 8000fac:	461a      	mov	r2, r3
 8000fae:	f7ff feed 	bl	8000d8c <sha256_majority>
 8000fb2:	f8c7 0144 	str.w	r0, [r7, #324]	; 0x144
        xorA = sha256_rotr(state[0], 2) ^ sha256_rotr(state[0], 13) ^ sha256_rotr(state[0], 22);
 8000fb6:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8000fba:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	2102      	movs	r1, #2
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f7ff fec1 	bl	8000d4a <sha256_rotr>
 8000fc8:	4604      	mov	r4, r0
 8000fca:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8000fce:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	210d      	movs	r1, #13
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f7ff feb7 	bl	8000d4a <sha256_rotr>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	405c      	eors	r4, r3
 8000fe0:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8000fe4:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	2116      	movs	r1, #22
 8000fec:	4618      	mov	r0, r3
 8000fee:	f7ff feac 	bl	8000d4a <sha256_rotr>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	4063      	eors	r3, r4
 8000ff6:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140

        ch = sha256_choose(state[4], state[5], state[6]);
 8000ffa:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8000ffe:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001002:	6918      	ldr	r0, [r3, #16]
 8001004:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8001008:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800100c:	6959      	ldr	r1, [r3, #20]
 800100e:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8001012:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001016:	699b      	ldr	r3, [r3, #24]
 8001018:	461a      	mov	r2, r3
 800101a:	f7ff fea4 	bl	8000d66 <sha256_choose>
 800101e:	f8c7 013c 	str.w	r0, [r7, #316]	; 0x13c

        xorE = sha256_rotr(state[4], 6) ^ sha256_rotr(state[4], 11) ^ sha256_rotr(state[4], 25);
 8001022:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8001026:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800102a:	691b      	ldr	r3, [r3, #16]
 800102c:	2106      	movs	r1, #6
 800102e:	4618      	mov	r0, r3
 8001030:	f7ff fe8b 	bl	8000d4a <sha256_rotr>
 8001034:	4604      	mov	r4, r0
 8001036:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 800103a:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800103e:	691b      	ldr	r3, [r3, #16]
 8001040:	210b      	movs	r1, #11
 8001042:	4618      	mov	r0, r3
 8001044:	f7ff fe81 	bl	8000d4a <sha256_rotr>
 8001048:	4603      	mov	r3, r0
 800104a:	405c      	eors	r4, r3
 800104c:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8001050:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001054:	691b      	ldr	r3, [r3, #16]
 8001056:	2119      	movs	r1, #25
 8001058:	4618      	mov	r0, r3
 800105a:	f7ff fe76 	bl	8000d4a <sha256_rotr>
 800105e:	4603      	mov	r3, r0
 8001060:	4063      	eors	r3, r4
 8001062:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138

        sum = m[i] + K[i] + state[7] + ch + xorE;
 8001066:	f897 214b 	ldrb.w	r2, [r7, #331]	; 0x14b
 800106a:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 800106e:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8001072:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001076:	f897 314b 	ldrb.w	r3, [r7, #331]	; 0x14b
 800107a:	4954      	ldr	r1, [pc, #336]	; (80011cc <sha256_transform+0x3bc>)
 800107c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001080:	441a      	add	r2, r3
 8001082:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8001086:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800108a:	69db      	ldr	r3, [r3, #28]
 800108c:	441a      	add	r2, r3
 800108e:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001092:	4413      	add	r3, r2
 8001094:	f8d7 2138 	ldr.w	r2, [r7, #312]	; 0x138
 8001098:	4413      	add	r3, r2
 800109a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
        newA = xorA + maj + sum;
 800109e:	f8d7 2140 	ldr.w	r2, [r7, #320]	; 0x140
 80010a2:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 80010a6:	4413      	add	r3, r2
 80010a8:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 80010ac:	4413      	add	r3, r2
 80010ae:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
        newE = state[3] + sum;
 80010b2:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80010b6:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80010ba:	68db      	ldr	r3, [r3, #12]
 80010bc:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 80010c0:	4413      	add	r3, r2
 80010c2:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c

        state[7] = state[6];
 80010c6:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80010ca:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80010ce:	699a      	ldr	r2, [r3, #24]
 80010d0:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80010d4:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80010d8:	61da      	str	r2, [r3, #28]
        state[6] = state[5];
 80010da:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80010de:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80010e2:	695a      	ldr	r2, [r3, #20]
 80010e4:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80010e8:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80010ec:	619a      	str	r2, [r3, #24]
        state[5] = state[4];
 80010ee:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80010f2:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80010f6:	691a      	ldr	r2, [r3, #16]
 80010f8:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80010fc:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001100:	615a      	str	r2, [r3, #20]
        state[4] = newE;
 8001102:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8001106:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800110a:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 800110e:	611a      	str	r2, [r3, #16]
        state[3] = state[2];
 8001110:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8001114:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001118:	689a      	ldr	r2, [r3, #8]
 800111a:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 800111e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001122:	60da      	str	r2, [r3, #12]
        state[2] = state[1];
 8001124:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8001128:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800112c:	685a      	ldr	r2, [r3, #4]
 800112e:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8001132:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001136:	609a      	str	r2, [r3, #8]
        state[1] = state[0];
 8001138:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 800113c:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8001146:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 800114a:	605a      	str	r2, [r3, #4]
        state[0] = newA;
 800114c:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8001150:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001154:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 8001158:	601a      	str	r2, [r3, #0]
    for (uint8_t i = 0; i < 64; i++) {
 800115a:	f897 314b 	ldrb.w	r3, [r7, #331]	; 0x14b
 800115e:	3301      	adds	r3, #1
 8001160:	f887 314b 	strb.w	r3, [r7, #331]	; 0x14b
 8001164:	f897 314b 	ldrb.w	r3, [r7, #331]	; 0x14b
 8001168:	2b3f      	cmp	r3, #63	; 0x3f
 800116a:	f67f af10 	bls.w	8000f8e <sha256_transform+0x17e>
    }

    for (uint8_t i = 0; i < 8; i++) {
 800116e:	2300      	movs	r3, #0
 8001170:	f887 314a 	strb.w	r3, [r7, #330]	; 0x14a
 8001174:	e01f      	b.n	80011b6 <sha256_transform+0x3a6>
        ctx->m_state[i] += state[i];
 8001176:	f897 214a 	ldrb.w	r2, [r7, #330]	; 0x14a
 800117a:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 800117e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001188:	f897 214a 	ldrb.w	r2, [r7, #330]	; 0x14a
 800118c:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 8001190:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001194:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001198:	f897 214a 	ldrb.w	r2, [r7, #330]	; 0x14a
 800119c:	4419      	add	r1, r3
 800119e:	f507 73a8 	add.w	r3, r7, #336	; 0x150
 80011a2:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint8_t i = 0; i < 8; i++) {
 80011ac:	f897 314a 	ldrb.w	r3, [r7, #330]	; 0x14a
 80011b0:	3301      	adds	r3, #1
 80011b2:	f887 314a 	strb.w	r3, [r7, #330]	; 0x14a
 80011b6:	f897 314a 	ldrb.w	r3, [r7, #330]	; 0x14a
 80011ba:	2b07      	cmp	r3, #7
 80011bc:	d9db      	bls.n	8001176 <sha256_transform+0x366>
    }
}
 80011be:	bf00      	nop
 80011c0:	bf00      	nop
 80011c2:	f507 77aa 	add.w	r7, r7, #340	; 0x154
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd90      	pop	{r4, r7, pc}
 80011ca:	bf00      	nop
 80011cc:	08004380 	.word	0x08004380

080011d0 <sha256_revert>:
    ctx->m_data[57] = (uint8_t)(ctx->m_bitlen >> 48);
    ctx->m_data[56] = (uint8_t)(ctx->m_bitlen >> 56);
    sha256_transform(ctx);
}

void sha256_revert( SHA256 *ctx, uint8_t*hash) {
 80011d0:	b480      	push	{r7}
 80011d2:	b085      	sub	sp, #20
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	6039      	str	r1, [r7, #0]
    // O SHA usa ordenao de bytes big-endian
    // Reverter todos os bytes
    for (uint8_t i = 0; i < 4; i++) {
 80011da:	2300      	movs	r3, #0
 80011dc:	73fb      	strb	r3, [r7, #15]
 80011de:	e01e      	b.n	800121e <sha256_revert+0x4e>
        for (uint8_t j = 0; j < 8; j++) {
 80011e0:	2300      	movs	r3, #0
 80011e2:	73bb      	strb	r3, [r7, #14]
 80011e4:	e015      	b.n	8001212 <sha256_revert+0x42>
            hash[i + (j * 4)] = (ctx->m_state[j] >> (24 - i * 8)) & 0x000000ff;
 80011e6:	7bba      	ldrb	r2, [r7, #14]
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80011ee:	7bfb      	ldrb	r3, [r7, #15]
 80011f0:	f1c3 0303 	rsb	r3, r3, #3
 80011f4:	00db      	lsls	r3, r3, #3
 80011f6:	fa22 f103 	lsr.w	r1, r2, r3
 80011fa:	7bfa      	ldrb	r2, [r7, #15]
 80011fc:	7bbb      	ldrb	r3, [r7, #14]
 80011fe:	009b      	lsls	r3, r3, #2
 8001200:	4413      	add	r3, r2
 8001202:	461a      	mov	r2, r3
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	4413      	add	r3, r2
 8001208:	b2ca      	uxtb	r2, r1
 800120a:	701a      	strb	r2, [r3, #0]
        for (uint8_t j = 0; j < 8; j++) {
 800120c:	7bbb      	ldrb	r3, [r7, #14]
 800120e:	3301      	adds	r3, #1
 8001210:	73bb      	strb	r3, [r7, #14]
 8001212:	7bbb      	ldrb	r3, [r7, #14]
 8001214:	2b07      	cmp	r3, #7
 8001216:	d9e6      	bls.n	80011e6 <sha256_revert+0x16>
    for (uint8_t i = 0; i < 4; i++) {
 8001218:	7bfb      	ldrb	r3, [r7, #15]
 800121a:	3301      	adds	r3, #1
 800121c:	73fb      	strb	r3, [r7, #15]
 800121e:	7bfb      	ldrb	r3, [r7, #15]
 8001220:	2b03      	cmp	r3, #3
 8001222:	d9dd      	bls.n	80011e0 <sha256_revert+0x10>
        }
    }
}
 8001224:	bf00      	nop
 8001226:	bf00      	nop
 8001228:	3714      	adds	r7, #20
 800122a:	46bd      	mov	sp, r7
 800122c:	bc80      	pop	{r7}
 800122e:	4770      	bx	lr

08001230 <NonceSHA256Hash>:


void NonceSHA256Hash(uint8_t *data, uint8_t *NumIn, uint8_t *aux) {
 8001230:	b5b0      	push	{r4, r5, r7, lr}
 8001232:	b0a0      	sub	sp, #128	; 0x80
 8001234:	af00      	add	r7, sp, #0
 8001236:	60f8      	str	r0, [r7, #12]
 8001238:	60b9      	str	r1, [r7, #8]
 800123a:	607a      	str	r2, [r7, #4]

	uint8_t nonce[64];
	uint8_t nonce_aux[32];
	uint8_t pad[] = {0x16, 0x00, 0x00, 0x80, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x01, 0xB8};
 800123c:	4a1f      	ldr	r2, [pc, #124]	; (80012bc <NonceSHA256Hash+0x8c>)
 800123e:	f107 0310 	add.w	r3, r7, #16
 8001242:	ca07      	ldmia	r2, {r0, r1, r2}
 8001244:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    for (int i = 1; i<=32;i++){
 8001248:	2301      	movs	r3, #1
 800124a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800124c:	e00c      	b.n	8001268 <NonceSHA256Hash+0x38>
    	nonce_aux[i-1] =data[i];
 800124e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001250:	68fa      	ldr	r2, [r7, #12]
 8001252:	441a      	add	r2, r3
 8001254:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001256:	3b01      	subs	r3, #1
 8001258:	7812      	ldrb	r2, [r2, #0]
 800125a:	3380      	adds	r3, #128	; 0x80
 800125c:	443b      	add	r3, r7
 800125e:	f803 2c64 	strb.w	r2, [r3, #-100]
    for (int i = 1; i<=32;i++){
 8001262:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001264:	3301      	adds	r3, #1
 8001266:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001268:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800126a:	2b20      	cmp	r3, #32
 800126c:	ddef      	ble.n	800124e <NonceSHA256Hash+0x1e>
    }
	 memcpy(nonce, nonce_aux, sizeof(nonce_aux));
 800126e:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8001272:	f107 051c 	add.w	r5, r7, #28
 8001276:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001278:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800127a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800127e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	 memcpy(nonce + 32, NumIn, 32);
 8001282:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001286:	3320      	adds	r3, #32
 8001288:	2220      	movs	r2, #32
 800128a:	68b9      	ldr	r1, [r7, #8]
 800128c:	4618      	mov	r0, r3
 800128e:	f002 fecb 	bl	8004028 <memcpy>
	 memcpy(nonce + 52, pad, sizeof(pad));
 8001292:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001296:	3334      	adds	r3, #52	; 0x34
 8001298:	461c      	mov	r4, r3
 800129a:	f107 0310 	add.w	r3, r7, #16
 800129e:	cb07      	ldmia	r3!, {r0, r1, r2}
 80012a0:	6020      	str	r0, [r4, #0]
 80012a2:	6061      	str	r1, [r4, #4]
 80012a4:	60a2      	str	r2, [r4, #8]

	 calculateSHA256Hash(nonce, sizeof(nonce), aux);
 80012a6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80012aa:	687a      	ldr	r2, [r7, #4]
 80012ac:	2140      	movs	r1, #64	; 0x40
 80012ae:	4618      	mov	r0, r3
 80012b0:	f000 f90a 	bl	80014c8 <calculateSHA256Hash>
}
 80012b4:	bf00      	nop
 80012b6:	3780      	adds	r7, #128	; 0x80
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bdb0      	pop	{r4, r5, r7, pc}
 80012bc:	08004344 	.word	0x08004344

080012c0 <GenDigSHA256Hash>:

void GenDigSHA256Hash(uint8_t *slot , uint8_t  *slot_LSB,uint8_t *data, uint8_t *aux) {
 80012c0:	b5b0      	push	{r4, r5, r7, lr}
 80012c2:	b0b6      	sub	sp, #216	; 0xd8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	60f8      	str	r0, [r7, #12]
 80012c8:	60b9      	str	r1, [r7, #8]
 80012ca:	607a      	str	r2, [r7, #4]
 80012cc:	603b      	str	r3, [r7, #0]

	uint8_t gendig[128];
	uint8_t aux_gen[32];
	uint8_t config_gendig[32] = {	0x15, 0x02, /**/slot_LSB, 0x00, 0xEE, 0x01, 0x23, 0x00,
 80012ce:	f107 0314 	add.w	r3, r7, #20
 80012d2:	2220      	movs	r2, #32
 80012d4:	2100      	movs	r1, #0
 80012d6:	4618      	mov	r0, r3
 80012d8:	f002 feb4 	bl	8004044 <memset>
 80012dc:	2315      	movs	r3, #21
 80012de:	753b      	strb	r3, [r7, #20]
 80012e0:	2302      	movs	r3, #2
 80012e2:	757b      	strb	r3, [r7, #21]
 80012e4:	68bb      	ldr	r3, [r7, #8]
 80012e6:	b2db      	uxtb	r3, r3
 80012e8:	75bb      	strb	r3, [r7, #22]
 80012ea:	23ee      	movs	r3, #238	; 0xee
 80012ec:	763b      	strb	r3, [r7, #24]
 80012ee:	2301      	movs	r3, #1
 80012f0:	767b      	strb	r3, [r7, #25]
 80012f2:	2323      	movs	r3, #35	; 0x23
 80012f4:	76bb      	strb	r3, [r7, #26]
    													0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
														0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
														0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};

    memcpy(gendig, slot, 32);
 80012f6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80012fa:	2220      	movs	r2, #32
 80012fc:	68f9      	ldr	r1, [r7, #12]
 80012fe:	4618      	mov	r0, r3
 8001300:	f002 fe92 	bl	8004028 <memcpy>
    memcpy(gendig + 32, config_gendig, 32);
 8001304:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001308:	3320      	adds	r3, #32
 800130a:	461d      	mov	r5, r3
 800130c:	f107 0414 	add.w	r4, r7, #20
 8001310:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001312:	6028      	str	r0, [r5, #0]
 8001314:	6069      	str	r1, [r5, #4]
 8001316:	60aa      	str	r2, [r5, #8]
 8001318:	60eb      	str	r3, [r5, #12]
 800131a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800131c:	6128      	str	r0, [r5, #16]
 800131e:	6169      	str	r1, [r5, #20]
 8001320:	61aa      	str	r2, [r5, #24]
 8001322:	61eb      	str	r3, [r5, #28]
    for (int i = 0; i<32;i++){
 8001324:	2300      	movs	r3, #0
 8001326:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800132a:	e010      	b.n	800134e <GenDigSHA256Hash+0x8e>
    	aux_gen[i] =data[i];
 800132c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001330:	687a      	ldr	r2, [r7, #4]
 8001332:	4413      	add	r3, r2
 8001334:	7819      	ldrb	r1, [r3, #0]
 8001336:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800133a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800133e:	4413      	add	r3, r2
 8001340:	460a      	mov	r2, r1
 8001342:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i<32;i++){
 8001344:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001348:	3301      	adds	r3, #1
 800134a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800134e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001352:	2b1f      	cmp	r3, #31
 8001354:	ddea      	ble.n	800132c <GenDigSHA256Hash+0x6c>
    }
    memcpy(gendig + 64, aux_gen, sizeof(aux_gen));
 8001356:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800135a:	3340      	adds	r3, #64	; 0x40
 800135c:	461d      	mov	r5, r3
 800135e:	f107 0434 	add.w	r4, r7, #52	; 0x34
 8001362:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001364:	6028      	str	r0, [r5, #0]
 8001366:	6069      	str	r1, [r5, #4]
 8001368:	60aa      	str	r2, [r5, #8]
 800136a:	60eb      	str	r3, [r5, #12]
 800136c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800136e:	6128      	str	r0, [r5, #16]
 8001370:	6169      	str	r1, [r5, #20]
 8001372:	61aa      	str	r2, [r5, #24]
 8001374:	61eb      	str	r3, [r5, #28]
    memcpy(gendig + 96, general_conf,  sizeof(general_conf));
 8001376:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800137a:	3360      	adds	r3, #96	; 0x60
 800137c:	4a0b      	ldr	r2, [pc, #44]	; (80013ac <GenDigSHA256Hash+0xec>)
 800137e:	461c      	mov	r4, r3
 8001380:	4615      	mov	r5, r2
 8001382:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001384:	6020      	str	r0, [r4, #0]
 8001386:	6061      	str	r1, [r4, #4]
 8001388:	60a2      	str	r2, [r4, #8]
 800138a:	60e3      	str	r3, [r4, #12]
 800138c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800138e:	6120      	str	r0, [r4, #16]
 8001390:	6161      	str	r1, [r4, #20]
 8001392:	61a2      	str	r2, [r4, #24]
 8001394:	61e3      	str	r3, [r4, #28]

    calculateSHA256Hash(gendig, sizeof(gendig), aux);
 8001396:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800139a:	683a      	ldr	r2, [r7, #0]
 800139c:	2180      	movs	r1, #128	; 0x80
 800139e:	4618      	mov	r0, r3
 80013a0:	f000 f892 	bl	80014c8 <calculateSHA256Hash>

}
 80013a4:	bf00      	nop
 80013a6:	37d8      	adds	r7, #216	; 0xd8
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bdb0      	pop	{r4, r5, r7, pc}
 80013ac:	20000000 	.word	0x20000000

080013b0 <MACSHA256Hash>:

void MACSHA256Hash(uint8_t *slot , uint8_t  *slot_LSB, uint8_t *data, uint8_t *aux){
 80013b0:	b5b0      	push	{r4, r5, r7, lr}
 80013b2:	b0be      	sub	sp, #248	; 0xf8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	60f8      	str	r0, [r7, #12]
 80013b8:	60b9      	str	r1, [r7, #8]
 80013ba:	607a      	str	r2, [r7, #4]
 80013bc:	603b      	str	r3, [r7, #0]

	uint8_t mac[128];
	uint8_t aux_mac[32];
	uint8_t config_mac[32] = {	0x08, 0x01, /**/slot_LSB, 0x00, 0x00, 0x00, 0x00, 0x00,
 80013be:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80013c2:	2220      	movs	r2, #32
 80013c4:	2100      	movs	r1, #0
 80013c6:	4618      	mov	r0, r3
 80013c8:	f002 fe3c 	bl	8004044 <memset>
 80013cc:	2308      	movs	r3, #8
 80013ce:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 80013d2:	2301      	movs	r3, #1
 80013d4:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 80013d8:	68bb      	ldr	r3, [r7, #8]
 80013da:	b2db      	uxtb	r3, r3
 80013dc:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 80013e0:	23ee      	movs	r3, #238	; 0xee
 80013e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80013e6:	2301      	movs	r3, #1
 80013e8:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
 80013ec:	2323      	movs	r3, #35	; 0x23
 80013ee:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
 80013f2:	2380      	movs	r3, #128	; 0x80
 80013f4:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
													0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xEE,
													0x00, 0x00, 0x00, 0x00, 0x01, 0x23, 0x00, 0x00,
													0x80, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};

	uint8_t mac_pad[32] = 	{	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
 80013f8:	4b32      	ldr	r3, [pc, #200]	; (80014c4 <MACSHA256Hash+0x114>)
 80013fa:	f107 0414 	add.w	r4, r7, #20
 80013fe:	461d      	mov	r5, r3
 8001400:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001402:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001404:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001408:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			  	  	  	  							0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
													0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
													0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x02, 0xC0};

    memcpy(mac, slot, 32);
 800140c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001410:	2220      	movs	r2, #32
 8001412:	68f9      	ldr	r1, [r7, #12]
 8001414:	4618      	mov	r0, r3
 8001416:	f002 fe07 	bl	8004028 <memcpy>
    for (int i = 0; i<32;i++){
 800141a:	2300      	movs	r3, #0
 800141c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8001420:	e010      	b.n	8001444 <MACSHA256Hash+0x94>
    	aux_mac[i] =data[i];
 8001422:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001426:	687a      	ldr	r2, [r7, #4]
 8001428:	4413      	add	r3, r2
 800142a:	7819      	ldrb	r1, [r3, #0]
 800142c:	f107 0254 	add.w	r2, r7, #84	; 0x54
 8001430:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001434:	4413      	add	r3, r2
 8001436:	460a      	mov	r2, r1
 8001438:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i<32;i++){
 800143a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800143e:	3301      	adds	r3, #1
 8001440:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8001444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001448:	2b1f      	cmp	r3, #31
 800144a:	ddea      	ble.n	8001422 <MACSHA256Hash+0x72>
    }

    memcpy(mac + 32, aux_mac,  sizeof(aux_mac));
 800144c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001450:	3320      	adds	r3, #32
 8001452:	461d      	mov	r5, r3
 8001454:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8001458:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800145a:	6028      	str	r0, [r5, #0]
 800145c:	6069      	str	r1, [r5, #4]
 800145e:	60aa      	str	r2, [r5, #8]
 8001460:	60eb      	str	r3, [r5, #12]
 8001462:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001464:	6128      	str	r0, [r5, #16]
 8001466:	6169      	str	r1, [r5, #20]
 8001468:	61aa      	str	r2, [r5, #24]
 800146a:	61eb      	str	r3, [r5, #28]
    memcpy(mac + 64, config_mac,  sizeof(config_mac));
 800146c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001470:	3340      	adds	r3, #64	; 0x40
 8001472:	461d      	mov	r5, r3
 8001474:	f107 0434 	add.w	r4, r7, #52	; 0x34
 8001478:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800147a:	6028      	str	r0, [r5, #0]
 800147c:	6069      	str	r1, [r5, #4]
 800147e:	60aa      	str	r2, [r5, #8]
 8001480:	60eb      	str	r3, [r5, #12]
 8001482:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001484:	6128      	str	r0, [r5, #16]
 8001486:	6169      	str	r1, [r5, #20]
 8001488:	61aa      	str	r2, [r5, #24]
 800148a:	61eb      	str	r3, [r5, #28]
    memcpy(mac + 96, mac_pad, sizeof(mac_pad));
 800148c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001490:	3360      	adds	r3, #96	; 0x60
 8001492:	461d      	mov	r5, r3
 8001494:	f107 0414 	add.w	r4, r7, #20
 8001498:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800149a:	6028      	str	r0, [r5, #0]
 800149c:	6069      	str	r1, [r5, #4]
 800149e:	60aa      	str	r2, [r5, #8]
 80014a0:	60eb      	str	r3, [r5, #12]
 80014a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014a4:	6128      	str	r0, [r5, #16]
 80014a6:	6169      	str	r1, [r5, #20]
 80014a8:	61aa      	str	r2, [r5, #24]
 80014aa:	61eb      	str	r3, [r5, #28]

    calculateSHA256Hash(mac, sizeof(mac), aux);
 80014ac:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80014b0:	683a      	ldr	r2, [r7, #0]
 80014b2:	2180      	movs	r1, #128	; 0x80
 80014b4:	4618      	mov	r0, r3
 80014b6:	f000 f807 	bl	80014c8 <calculateSHA256Hash>
}
 80014ba:	bf00      	nop
 80014bc:	37f8      	adds	r7, #248	; 0xf8
 80014be:	46bd      	mov	sp, r7
 80014c0:	bdb0      	pop	{r4, r5, r7, pc}
 80014c2:	bf00      	nop
 80014c4:	08004350 	.word	0x08004350

080014c8 <calculateSHA256Hash>:

void calculateSHA256Hash(uint8_t *data, uint8_t dataSize, uint8_t *aux) {
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b0a2      	sub	sp, #136	; 0x88
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	60f8      	str	r0, [r7, #12]
 80014d0:	460b      	mov	r3, r1
 80014d2:	607a      	str	r2, [r7, #4]
 80014d4:	72fb      	strb	r3, [r7, #11]
    SHA256 sha;

    sha256_init(&sha);
 80014d6:	f107 0310 	add.w	r3, r7, #16
 80014da:	4618      	mov	r0, r3
 80014dc:	f7ff fbaa 	bl	8000c34 <sha256_init>
    sha256_update(&sha, data, dataSize);
 80014e0:	7afa      	ldrb	r2, [r7, #11]
 80014e2:	f107 0310 	add.w	r3, r7, #16
 80014e6:	68f9      	ldr	r1, [r7, #12]
 80014e8:	4618      	mov	r0, r3
 80014ea:	f7ff fbdf 	bl	8000cac <sha256_update>
    uint8_t *digest = sha256_digest(&sha);
 80014ee:	f107 0310 	add.w	r3, r7, #16
 80014f2:	4618      	mov	r0, r3
 80014f4:	f7ff fc12 	bl	8000d1c <sha256_digest>
 80014f8:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80

    for (int i =0; i<32;i++){
 80014fc:	2300      	movs	r3, #0
 80014fe:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001502:	e00f      	b.n	8001524 <calculateSHA256Hash+0x5c>
    	aux[i] = digest[i];
 8001504:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001508:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800150c:	441a      	add	r2, r3
 800150e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001512:	6879      	ldr	r1, [r7, #4]
 8001514:	440b      	add	r3, r1
 8001516:	7812      	ldrb	r2, [r2, #0]
 8001518:	701a      	strb	r2, [r3, #0]
    for (int i =0; i<32;i++){
 800151a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800151e:	3301      	adds	r3, #1
 8001520:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001524:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001528:	2b1f      	cmp	r3, #31
 800152a:	ddeb      	ble.n	8001504 <calculateSHA256Hash+0x3c>
    }
}
 800152c:	bf00      	nop
 800152e:	bf00      	nop
 8001530:	3788      	adds	r7, #136	; 0x88
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
	...

08001538 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001538:	b480      	push	{r7}
 800153a:	b085      	sub	sp, #20
 800153c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800153e:	4b15      	ldr	r3, [pc, #84]	; (8001594 <HAL_MspInit+0x5c>)
 8001540:	699b      	ldr	r3, [r3, #24]
 8001542:	4a14      	ldr	r2, [pc, #80]	; (8001594 <HAL_MspInit+0x5c>)
 8001544:	f043 0301 	orr.w	r3, r3, #1
 8001548:	6193      	str	r3, [r2, #24]
 800154a:	4b12      	ldr	r3, [pc, #72]	; (8001594 <HAL_MspInit+0x5c>)
 800154c:	699b      	ldr	r3, [r3, #24]
 800154e:	f003 0301 	and.w	r3, r3, #1
 8001552:	60bb      	str	r3, [r7, #8]
 8001554:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001556:	4b0f      	ldr	r3, [pc, #60]	; (8001594 <HAL_MspInit+0x5c>)
 8001558:	69db      	ldr	r3, [r3, #28]
 800155a:	4a0e      	ldr	r2, [pc, #56]	; (8001594 <HAL_MspInit+0x5c>)
 800155c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001560:	61d3      	str	r3, [r2, #28]
 8001562:	4b0c      	ldr	r3, [pc, #48]	; (8001594 <HAL_MspInit+0x5c>)
 8001564:	69db      	ldr	r3, [r3, #28]
 8001566:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800156a:	607b      	str	r3, [r7, #4]
 800156c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800156e:	4b0a      	ldr	r3, [pc, #40]	; (8001598 <HAL_MspInit+0x60>)
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	60fb      	str	r3, [r7, #12]
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800157a:	60fb      	str	r3, [r7, #12]
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001582:	60fb      	str	r3, [r7, #12]
 8001584:	4a04      	ldr	r2, [pc, #16]	; (8001598 <HAL_MspInit+0x60>)
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800158a:	bf00      	nop
 800158c:	3714      	adds	r7, #20
 800158e:	46bd      	mov	sp, r7
 8001590:	bc80      	pop	{r7}
 8001592:	4770      	bx	lr
 8001594:	40021000 	.word	0x40021000
 8001598:	40010000 	.word	0x40010000

0800159c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b088      	sub	sp, #32
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015a4:	f107 0310 	add.w	r3, r7, #16
 80015a8:	2200      	movs	r2, #0
 80015aa:	601a      	str	r2, [r3, #0]
 80015ac:	605a      	str	r2, [r3, #4]
 80015ae:	609a      	str	r2, [r3, #8]
 80015b0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4a16      	ldr	r2, [pc, #88]	; (8001610 <HAL_I2C_MspInit+0x74>)
 80015b8:	4293      	cmp	r3, r2
 80015ba:	d124      	bne.n	8001606 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015bc:	4b15      	ldr	r3, [pc, #84]	; (8001614 <HAL_I2C_MspInit+0x78>)
 80015be:	699b      	ldr	r3, [r3, #24]
 80015c0:	4a14      	ldr	r2, [pc, #80]	; (8001614 <HAL_I2C_MspInit+0x78>)
 80015c2:	f043 0308 	orr.w	r3, r3, #8
 80015c6:	6193      	str	r3, [r2, #24]
 80015c8:	4b12      	ldr	r3, [pc, #72]	; (8001614 <HAL_I2C_MspInit+0x78>)
 80015ca:	699b      	ldr	r3, [r3, #24]
 80015cc:	f003 0308 	and.w	r3, r3, #8
 80015d0:	60fb      	str	r3, [r7, #12]
 80015d2:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80015d4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80015d8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015da:	2312      	movs	r3, #18
 80015dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015de:	2303      	movs	r3, #3
 80015e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015e2:	f107 0310 	add.w	r3, r7, #16
 80015e6:	4619      	mov	r1, r3
 80015e8:	480b      	ldr	r0, [pc, #44]	; (8001618 <HAL_I2C_MspInit+0x7c>)
 80015ea:	f000 fb09 	bl	8001c00 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80015ee:	4b09      	ldr	r3, [pc, #36]	; (8001614 <HAL_I2C_MspInit+0x78>)
 80015f0:	69db      	ldr	r3, [r3, #28]
 80015f2:	4a08      	ldr	r2, [pc, #32]	; (8001614 <HAL_I2C_MspInit+0x78>)
 80015f4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80015f8:	61d3      	str	r3, [r2, #28]
 80015fa:	4b06      	ldr	r3, [pc, #24]	; (8001614 <HAL_I2C_MspInit+0x78>)
 80015fc:	69db      	ldr	r3, [r3, #28]
 80015fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001602:	60bb      	str	r3, [r7, #8]
 8001604:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001606:	bf00      	nop
 8001608:	3720      	adds	r7, #32
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	40005800 	.word	0x40005800
 8001614:	40021000 	.word	0x40021000
 8001618:	40010c00 	.word	0x40010c00

0800161c <HAL_USART_MspInit>:
* This function configures the hardware resources used in this example
* @param husart: USART handle pointer
* @retval None
*/
void HAL_USART_MspInit(USART_HandleTypeDef* husart)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b088      	sub	sp, #32
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001624:	f107 0310 	add.w	r3, r7, #16
 8001628:	2200      	movs	r2, #0
 800162a:	601a      	str	r2, [r3, #0]
 800162c:	605a      	str	r2, [r3, #4]
 800162e:	609a      	str	r2, [r3, #8]
 8001630:	60da      	str	r2, [r3, #12]
  if(husart->Instance==USART1)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	4a20      	ldr	r2, [pc, #128]	; (80016b8 <HAL_USART_MspInit+0x9c>)
 8001638:	4293      	cmp	r3, r2
 800163a:	d139      	bne.n	80016b0 <HAL_USART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800163c:	4b1f      	ldr	r3, [pc, #124]	; (80016bc <HAL_USART_MspInit+0xa0>)
 800163e:	699b      	ldr	r3, [r3, #24]
 8001640:	4a1e      	ldr	r2, [pc, #120]	; (80016bc <HAL_USART_MspInit+0xa0>)
 8001642:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001646:	6193      	str	r3, [r2, #24]
 8001648:	4b1c      	ldr	r3, [pc, #112]	; (80016bc <HAL_USART_MspInit+0xa0>)
 800164a:	699b      	ldr	r3, [r3, #24]
 800164c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001650:	60fb      	str	r3, [r7, #12]
 8001652:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001654:	4b19      	ldr	r3, [pc, #100]	; (80016bc <HAL_USART_MspInit+0xa0>)
 8001656:	699b      	ldr	r3, [r3, #24]
 8001658:	4a18      	ldr	r2, [pc, #96]	; (80016bc <HAL_USART_MspInit+0xa0>)
 800165a:	f043 0304 	orr.w	r3, r3, #4
 800165e:	6193      	str	r3, [r2, #24]
 8001660:	4b16      	ldr	r3, [pc, #88]	; (80016bc <HAL_USART_MspInit+0xa0>)
 8001662:	699b      	ldr	r3, [r3, #24]
 8001664:	f003 0304 	and.w	r3, r3, #4
 8001668:	60bb      	str	r3, [r7, #8]
 800166a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA8     ------> USART1_CK
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800166c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001670:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001672:	2302      	movs	r3, #2
 8001674:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001676:	2303      	movs	r3, #3
 8001678:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800167a:	f107 0310 	add.w	r3, r7, #16
 800167e:	4619      	mov	r1, r3
 8001680:	480f      	ldr	r0, [pc, #60]	; (80016c0 <HAL_USART_MspInit+0xa4>)
 8001682:	f000 fabd 	bl	8001c00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001686:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800168a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800168c:	2300      	movs	r3, #0
 800168e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001690:	2300      	movs	r3, #0
 8001692:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001694:	f107 0310 	add.w	r3, r7, #16
 8001698:	4619      	mov	r1, r3
 800169a:	4809      	ldr	r0, [pc, #36]	; (80016c0 <HAL_USART_MspInit+0xa4>)
 800169c:	f000 fab0 	bl	8001c00 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80016a0:	2200      	movs	r2, #0
 80016a2:	2100      	movs	r1, #0
 80016a4:	2025      	movs	r0, #37	; 0x25
 80016a6:	f000 f9fe 	bl	8001aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80016aa:	2025      	movs	r0, #37	; 0x25
 80016ac:	f000 fa17 	bl	8001ade <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80016b0:	bf00      	nop
 80016b2:	3720      	adds	r7, #32
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	40013800 	.word	0x40013800
 80016bc:	40021000 	.word	0x40021000
 80016c0:	40010800 	.word	0x40010800

080016c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016c8:	e7fe      	b.n	80016c8 <NMI_Handler+0x4>

080016ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016ca:	b480      	push	{r7}
 80016cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016ce:	e7fe      	b.n	80016ce <HardFault_Handler+0x4>

080016d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016d4:	e7fe      	b.n	80016d4 <MemManage_Handler+0x4>

080016d6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016d6:	b480      	push	{r7}
 80016d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016da:	e7fe      	b.n	80016da <BusFault_Handler+0x4>

080016dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016e0:	e7fe      	b.n	80016e0 <UsageFault_Handler+0x4>

080016e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016e2:	b480      	push	{r7}
 80016e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016e6:	bf00      	nop
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bc80      	pop	{r7}
 80016ec:	4770      	bx	lr

080016ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016ee:	b480      	push	{r7}
 80016f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016f2:	bf00      	nop
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bc80      	pop	{r7}
 80016f8:	4770      	bx	lr

080016fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016fa:	b480      	push	{r7}
 80016fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016fe:	bf00      	nop
 8001700:	46bd      	mov	sp, r7
 8001702:	bc80      	pop	{r7}
 8001704:	4770      	bx	lr

08001706 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001706:	b580      	push	{r7, lr}
 8001708:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800170a:	f000 f8b5 	bl	8001878 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800170e:	bf00      	nop
 8001710:	bd80      	pop	{r7, pc}
	...

08001714 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_USART_IRQHandler(&husart1);
 8001718:	4802      	ldr	r0, [pc, #8]	; (8001724 <USART1_IRQHandler+0x10>)
 800171a:	f002 f81f 	bl	800375c <HAL_USART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800171e:	bf00      	nop
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	20000100 	.word	0x20000100

08001728 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b086      	sub	sp, #24
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001730:	4a14      	ldr	r2, [pc, #80]	; (8001784 <_sbrk+0x5c>)
 8001732:	4b15      	ldr	r3, [pc, #84]	; (8001788 <_sbrk+0x60>)
 8001734:	1ad3      	subs	r3, r2, r3
 8001736:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001738:	697b      	ldr	r3, [r7, #20]
 800173a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800173c:	4b13      	ldr	r3, [pc, #76]	; (800178c <_sbrk+0x64>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d102      	bne.n	800174a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001744:	4b11      	ldr	r3, [pc, #68]	; (800178c <_sbrk+0x64>)
 8001746:	4a12      	ldr	r2, [pc, #72]	; (8001790 <_sbrk+0x68>)
 8001748:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800174a:	4b10      	ldr	r3, [pc, #64]	; (800178c <_sbrk+0x64>)
 800174c:	681a      	ldr	r2, [r3, #0]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	4413      	add	r3, r2
 8001752:	693a      	ldr	r2, [r7, #16]
 8001754:	429a      	cmp	r2, r3
 8001756:	d207      	bcs.n	8001768 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001758:	f002 fc34 	bl	8003fc4 <__errno>
 800175c:	4603      	mov	r3, r0
 800175e:	220c      	movs	r2, #12
 8001760:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001762:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001766:	e009      	b.n	800177c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001768:	4b08      	ldr	r3, [pc, #32]	; (800178c <_sbrk+0x64>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800176e:	4b07      	ldr	r3, [pc, #28]	; (800178c <_sbrk+0x64>)
 8001770:	681a      	ldr	r2, [r3, #0]
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	4413      	add	r3, r2
 8001776:	4a05      	ldr	r2, [pc, #20]	; (800178c <_sbrk+0x64>)
 8001778:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800177a:	68fb      	ldr	r3, [r7, #12]
}
 800177c:	4618      	mov	r0, r3
 800177e:	3718      	adds	r7, #24
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}
 8001784:	20005000 	.word	0x20005000
 8001788:	00000400 	.word	0x00000400
 800178c:	20000144 	.word	0x20000144
 8001790:	20000160 	.word	0x20000160

08001794 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001798:	bf00      	nop
 800179a:	46bd      	mov	sp, r7
 800179c:	bc80      	pop	{r7}
 800179e:	4770      	bx	lr

080017a0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017a0:	480c      	ldr	r0, [pc, #48]	; (80017d4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80017a2:	490d      	ldr	r1, [pc, #52]	; (80017d8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80017a4:	4a0d      	ldr	r2, [pc, #52]	; (80017dc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80017a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017a8:	e002      	b.n	80017b0 <LoopCopyDataInit>

080017aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017ae:	3304      	adds	r3, #4

080017b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017b4:	d3f9      	bcc.n	80017aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017b6:	4a0a      	ldr	r2, [pc, #40]	; (80017e0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80017b8:	4c0a      	ldr	r4, [pc, #40]	; (80017e4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80017ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017bc:	e001      	b.n	80017c2 <LoopFillZerobss>

080017be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017c0:	3204      	adds	r2, #4

080017c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017c4:	d3fb      	bcc.n	80017be <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80017c6:	f7ff ffe5 	bl	8001794 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80017ca:	f002 fc01 	bl	8003fd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017ce:	f7fe ff1b 	bl	8000608 <main>
  bx lr
 80017d2:	4770      	bx	lr
  ldr r0, =_sdata
 80017d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017d8:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 80017dc:	080044a0 	.word	0x080044a0
  ldr r2, =_sbss
 80017e0:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 80017e4:	2000015c 	.word	0x2000015c

080017e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017e8:	e7fe      	b.n	80017e8 <ADC1_2_IRQHandler>
	...

080017ec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017f0:	4b08      	ldr	r3, [pc, #32]	; (8001814 <HAL_Init+0x28>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a07      	ldr	r2, [pc, #28]	; (8001814 <HAL_Init+0x28>)
 80017f6:	f043 0310 	orr.w	r3, r3, #16
 80017fa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80017fc:	2003      	movs	r0, #3
 80017fe:	f000 f947 	bl	8001a90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001802:	200f      	movs	r0, #15
 8001804:	f000 f808 	bl	8001818 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001808:	f7ff fe96 	bl	8001538 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800180c:	2300      	movs	r3, #0
}
 800180e:	4618      	mov	r0, r3
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	40022000 	.word	0x40022000

08001818 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001820:	4b12      	ldr	r3, [pc, #72]	; (800186c <HAL_InitTick+0x54>)
 8001822:	681a      	ldr	r2, [r3, #0]
 8001824:	4b12      	ldr	r3, [pc, #72]	; (8001870 <HAL_InitTick+0x58>)
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	4619      	mov	r1, r3
 800182a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800182e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001832:	fbb2 f3f3 	udiv	r3, r2, r3
 8001836:	4618      	mov	r0, r3
 8001838:	f000 f95f 	bl	8001afa <HAL_SYSTICK_Config>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	e00e      	b.n	8001864 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2b0f      	cmp	r3, #15
 800184a:	d80a      	bhi.n	8001862 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800184c:	2200      	movs	r2, #0
 800184e:	6879      	ldr	r1, [r7, #4]
 8001850:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001854:	f000 f927 	bl	8001aa6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001858:	4a06      	ldr	r2, [pc, #24]	; (8001874 <HAL_InitTick+0x5c>)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800185e:	2300      	movs	r3, #0
 8001860:	e000      	b.n	8001864 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001862:	2301      	movs	r3, #1
}
 8001864:	4618      	mov	r0, r3
 8001866:	3708      	adds	r7, #8
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	20000020 	.word	0x20000020
 8001870:	20000028 	.word	0x20000028
 8001874:	20000024 	.word	0x20000024

08001878 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800187c:	4b05      	ldr	r3, [pc, #20]	; (8001894 <HAL_IncTick+0x1c>)
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	461a      	mov	r2, r3
 8001882:	4b05      	ldr	r3, [pc, #20]	; (8001898 <HAL_IncTick+0x20>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4413      	add	r3, r2
 8001888:	4a03      	ldr	r2, [pc, #12]	; (8001898 <HAL_IncTick+0x20>)
 800188a:	6013      	str	r3, [r2, #0]
}
 800188c:	bf00      	nop
 800188e:	46bd      	mov	sp, r7
 8001890:	bc80      	pop	{r7}
 8001892:	4770      	bx	lr
 8001894:	20000028 	.word	0x20000028
 8001898:	20000148 	.word	0x20000148

0800189c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800189c:	b480      	push	{r7}
 800189e:	af00      	add	r7, sp, #0
  return uwTick;
 80018a0:	4b02      	ldr	r3, [pc, #8]	; (80018ac <HAL_GetTick+0x10>)
 80018a2:	681b      	ldr	r3, [r3, #0]
}
 80018a4:	4618      	mov	r0, r3
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bc80      	pop	{r7}
 80018aa:	4770      	bx	lr
 80018ac:	20000148 	.word	0x20000148

080018b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b084      	sub	sp, #16
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018b8:	f7ff fff0 	bl	800189c <HAL_GetTick>
 80018bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80018c8:	d005      	beq.n	80018d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018ca:	4b0a      	ldr	r3, [pc, #40]	; (80018f4 <HAL_Delay+0x44>)
 80018cc:	781b      	ldrb	r3, [r3, #0]
 80018ce:	461a      	mov	r2, r3
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	4413      	add	r3, r2
 80018d4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80018d6:	bf00      	nop
 80018d8:	f7ff ffe0 	bl	800189c <HAL_GetTick>
 80018dc:	4602      	mov	r2, r0
 80018de:	68bb      	ldr	r3, [r7, #8]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	68fa      	ldr	r2, [r7, #12]
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d8f7      	bhi.n	80018d8 <HAL_Delay+0x28>
  {
  }
}
 80018e8:	bf00      	nop
 80018ea:	bf00      	nop
 80018ec:	3710      	adds	r7, #16
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bd80      	pop	{r7, pc}
 80018f2:	bf00      	nop
 80018f4:	20000028 	.word	0x20000028

080018f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b085      	sub	sp, #20
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	f003 0307 	and.w	r3, r3, #7
 8001906:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001908:	4b0c      	ldr	r3, [pc, #48]	; (800193c <__NVIC_SetPriorityGrouping+0x44>)
 800190a:	68db      	ldr	r3, [r3, #12]
 800190c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800190e:	68ba      	ldr	r2, [r7, #8]
 8001910:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001914:	4013      	ands	r3, r2
 8001916:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001920:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001924:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001928:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800192a:	4a04      	ldr	r2, [pc, #16]	; (800193c <__NVIC_SetPriorityGrouping+0x44>)
 800192c:	68bb      	ldr	r3, [r7, #8]
 800192e:	60d3      	str	r3, [r2, #12]
}
 8001930:	bf00      	nop
 8001932:	3714      	adds	r7, #20
 8001934:	46bd      	mov	sp, r7
 8001936:	bc80      	pop	{r7}
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop
 800193c:	e000ed00 	.word	0xe000ed00

08001940 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001944:	4b04      	ldr	r3, [pc, #16]	; (8001958 <__NVIC_GetPriorityGrouping+0x18>)
 8001946:	68db      	ldr	r3, [r3, #12]
 8001948:	0a1b      	lsrs	r3, r3, #8
 800194a:	f003 0307 	and.w	r3, r3, #7
}
 800194e:	4618      	mov	r0, r3
 8001950:	46bd      	mov	sp, r7
 8001952:	bc80      	pop	{r7}
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	e000ed00 	.word	0xe000ed00

0800195c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800195c:	b480      	push	{r7}
 800195e:	b083      	sub	sp, #12
 8001960:	af00      	add	r7, sp, #0
 8001962:	4603      	mov	r3, r0
 8001964:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001966:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800196a:	2b00      	cmp	r3, #0
 800196c:	db0b      	blt.n	8001986 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800196e:	79fb      	ldrb	r3, [r7, #7]
 8001970:	f003 021f 	and.w	r2, r3, #31
 8001974:	4906      	ldr	r1, [pc, #24]	; (8001990 <__NVIC_EnableIRQ+0x34>)
 8001976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800197a:	095b      	lsrs	r3, r3, #5
 800197c:	2001      	movs	r0, #1
 800197e:	fa00 f202 	lsl.w	r2, r0, r2
 8001982:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001986:	bf00      	nop
 8001988:	370c      	adds	r7, #12
 800198a:	46bd      	mov	sp, r7
 800198c:	bc80      	pop	{r7}
 800198e:	4770      	bx	lr
 8001990:	e000e100 	.word	0xe000e100

08001994 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001994:	b480      	push	{r7}
 8001996:	b083      	sub	sp, #12
 8001998:	af00      	add	r7, sp, #0
 800199a:	4603      	mov	r3, r0
 800199c:	6039      	str	r1, [r7, #0]
 800199e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	db0a      	blt.n	80019be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	b2da      	uxtb	r2, r3
 80019ac:	490c      	ldr	r1, [pc, #48]	; (80019e0 <__NVIC_SetPriority+0x4c>)
 80019ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019b2:	0112      	lsls	r2, r2, #4
 80019b4:	b2d2      	uxtb	r2, r2
 80019b6:	440b      	add	r3, r1
 80019b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019bc:	e00a      	b.n	80019d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	b2da      	uxtb	r2, r3
 80019c2:	4908      	ldr	r1, [pc, #32]	; (80019e4 <__NVIC_SetPriority+0x50>)
 80019c4:	79fb      	ldrb	r3, [r7, #7]
 80019c6:	f003 030f 	and.w	r3, r3, #15
 80019ca:	3b04      	subs	r3, #4
 80019cc:	0112      	lsls	r2, r2, #4
 80019ce:	b2d2      	uxtb	r2, r2
 80019d0:	440b      	add	r3, r1
 80019d2:	761a      	strb	r2, [r3, #24]
}
 80019d4:	bf00      	nop
 80019d6:	370c      	adds	r7, #12
 80019d8:	46bd      	mov	sp, r7
 80019da:	bc80      	pop	{r7}
 80019dc:	4770      	bx	lr
 80019de:	bf00      	nop
 80019e0:	e000e100 	.word	0xe000e100
 80019e4:	e000ed00 	.word	0xe000ed00

080019e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019e8:	b480      	push	{r7}
 80019ea:	b089      	sub	sp, #36	; 0x24
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	60f8      	str	r0, [r7, #12]
 80019f0:	60b9      	str	r1, [r7, #8]
 80019f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	f003 0307 	and.w	r3, r3, #7
 80019fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019fc:	69fb      	ldr	r3, [r7, #28]
 80019fe:	f1c3 0307 	rsb	r3, r3, #7
 8001a02:	2b04      	cmp	r3, #4
 8001a04:	bf28      	it	cs
 8001a06:	2304      	movcs	r3, #4
 8001a08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a0a:	69fb      	ldr	r3, [r7, #28]
 8001a0c:	3304      	adds	r3, #4
 8001a0e:	2b06      	cmp	r3, #6
 8001a10:	d902      	bls.n	8001a18 <NVIC_EncodePriority+0x30>
 8001a12:	69fb      	ldr	r3, [r7, #28]
 8001a14:	3b03      	subs	r3, #3
 8001a16:	e000      	b.n	8001a1a <NVIC_EncodePriority+0x32>
 8001a18:	2300      	movs	r3, #0
 8001a1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a1c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001a20:	69bb      	ldr	r3, [r7, #24]
 8001a22:	fa02 f303 	lsl.w	r3, r2, r3
 8001a26:	43da      	mvns	r2, r3
 8001a28:	68bb      	ldr	r3, [r7, #8]
 8001a2a:	401a      	ands	r2, r3
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a30:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	fa01 f303 	lsl.w	r3, r1, r3
 8001a3a:	43d9      	mvns	r1, r3
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a40:	4313      	orrs	r3, r2
         );
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3724      	adds	r7, #36	; 0x24
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bc80      	pop	{r7}
 8001a4a:	4770      	bx	lr

08001a4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	3b01      	subs	r3, #1
 8001a58:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a5c:	d301      	bcc.n	8001a62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e00f      	b.n	8001a82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a62:	4a0a      	ldr	r2, [pc, #40]	; (8001a8c <SysTick_Config+0x40>)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	3b01      	subs	r3, #1
 8001a68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a6a:	210f      	movs	r1, #15
 8001a6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001a70:	f7ff ff90 	bl	8001994 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a74:	4b05      	ldr	r3, [pc, #20]	; (8001a8c <SysTick_Config+0x40>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a7a:	4b04      	ldr	r3, [pc, #16]	; (8001a8c <SysTick_Config+0x40>)
 8001a7c:	2207      	movs	r2, #7
 8001a7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a80:	2300      	movs	r3, #0
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	3708      	adds	r7, #8
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	e000e010 	.word	0xe000e010

08001a90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a98:	6878      	ldr	r0, [r7, #4]
 8001a9a:	f7ff ff2d 	bl	80018f8 <__NVIC_SetPriorityGrouping>
}
 8001a9e:	bf00      	nop
 8001aa0:	3708      	adds	r7, #8
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}

08001aa6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001aa6:	b580      	push	{r7, lr}
 8001aa8:	b086      	sub	sp, #24
 8001aaa:	af00      	add	r7, sp, #0
 8001aac:	4603      	mov	r3, r0
 8001aae:	60b9      	str	r1, [r7, #8]
 8001ab0:	607a      	str	r2, [r7, #4]
 8001ab2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ab8:	f7ff ff42 	bl	8001940 <__NVIC_GetPriorityGrouping>
 8001abc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001abe:	687a      	ldr	r2, [r7, #4]
 8001ac0:	68b9      	ldr	r1, [r7, #8]
 8001ac2:	6978      	ldr	r0, [r7, #20]
 8001ac4:	f7ff ff90 	bl	80019e8 <NVIC_EncodePriority>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ace:	4611      	mov	r1, r2
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f7ff ff5f 	bl	8001994 <__NVIC_SetPriority>
}
 8001ad6:	bf00      	nop
 8001ad8:	3718      	adds	r7, #24
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}

08001ade <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ade:	b580      	push	{r7, lr}
 8001ae0:	b082      	sub	sp, #8
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ae8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aec:	4618      	mov	r0, r3
 8001aee:	f7ff ff35 	bl	800195c <__NVIC_EnableIRQ>
}
 8001af2:	bf00      	nop
 8001af4:	3708      	adds	r7, #8
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}

08001afa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001afa:	b580      	push	{r7, lr}
 8001afc:	b082      	sub	sp, #8
 8001afe:	af00      	add	r7, sp, #0
 8001b00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b02:	6878      	ldr	r0, [r7, #4]
 8001b04:	f7ff ffa2 	bl	8001a4c <SysTick_Config>
 8001b08:	4603      	mov	r3, r0
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3708      	adds	r7, #8
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
	...

08001b14 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b084      	sub	sp, #16
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001b26:	2b02      	cmp	r3, #2
 8001b28:	d005      	beq.n	8001b36 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	2204      	movs	r2, #4
 8001b2e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001b30:	2301      	movs	r3, #1
 8001b32:	73fb      	strb	r3, [r7, #15]
 8001b34:	e051      	b.n	8001bda <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	681a      	ldr	r2, [r3, #0]
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f022 020e 	bic.w	r2, r2, #14
 8001b44:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f022 0201 	bic.w	r2, r2, #1
 8001b54:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4a22      	ldr	r2, [pc, #136]	; (8001be4 <HAL_DMA_Abort_IT+0xd0>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d029      	beq.n	8001bb4 <HAL_DMA_Abort_IT+0xa0>
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a20      	ldr	r2, [pc, #128]	; (8001be8 <HAL_DMA_Abort_IT+0xd4>)
 8001b66:	4293      	cmp	r3, r2
 8001b68:	d022      	beq.n	8001bb0 <HAL_DMA_Abort_IT+0x9c>
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4a1f      	ldr	r2, [pc, #124]	; (8001bec <HAL_DMA_Abort_IT+0xd8>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d01a      	beq.n	8001baa <HAL_DMA_Abort_IT+0x96>
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4a1d      	ldr	r2, [pc, #116]	; (8001bf0 <HAL_DMA_Abort_IT+0xdc>)
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d012      	beq.n	8001ba4 <HAL_DMA_Abort_IT+0x90>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4a1c      	ldr	r2, [pc, #112]	; (8001bf4 <HAL_DMA_Abort_IT+0xe0>)
 8001b84:	4293      	cmp	r3, r2
 8001b86:	d00a      	beq.n	8001b9e <HAL_DMA_Abort_IT+0x8a>
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a1a      	ldr	r2, [pc, #104]	; (8001bf8 <HAL_DMA_Abort_IT+0xe4>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d102      	bne.n	8001b98 <HAL_DMA_Abort_IT+0x84>
 8001b92:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001b96:	e00e      	b.n	8001bb6 <HAL_DMA_Abort_IT+0xa2>
 8001b98:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001b9c:	e00b      	b.n	8001bb6 <HAL_DMA_Abort_IT+0xa2>
 8001b9e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ba2:	e008      	b.n	8001bb6 <HAL_DMA_Abort_IT+0xa2>
 8001ba4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ba8:	e005      	b.n	8001bb6 <HAL_DMA_Abort_IT+0xa2>
 8001baa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001bae:	e002      	b.n	8001bb6 <HAL_DMA_Abort_IT+0xa2>
 8001bb0:	2310      	movs	r3, #16
 8001bb2:	e000      	b.n	8001bb6 <HAL_DMA_Abort_IT+0xa2>
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	4a11      	ldr	r2, [pc, #68]	; (8001bfc <HAL_DMA_Abort_IT+0xe8>)
 8001bb8:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d003      	beq.n	8001bda <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bd6:	6878      	ldr	r0, [r7, #4]
 8001bd8:	4798      	blx	r3
    } 
  }
  return status;
 8001bda:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bdc:	4618      	mov	r0, r3
 8001bde:	3710      	adds	r7, #16
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}
 8001be4:	40020008 	.word	0x40020008
 8001be8:	4002001c 	.word	0x4002001c
 8001bec:	40020030 	.word	0x40020030
 8001bf0:	40020044 	.word	0x40020044
 8001bf4:	40020058 	.word	0x40020058
 8001bf8:	4002006c 	.word	0x4002006c
 8001bfc:	40020000 	.word	0x40020000

08001c00 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b08b      	sub	sp, #44	; 0x2c
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
 8001c08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c12:	e169      	b.n	8001ee8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001c14:	2201      	movs	r2, #1
 8001c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c18:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	69fa      	ldr	r2, [r7, #28]
 8001c24:	4013      	ands	r3, r2
 8001c26:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001c28:	69ba      	ldr	r2, [r7, #24]
 8001c2a:	69fb      	ldr	r3, [r7, #28]
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	f040 8158 	bne.w	8001ee2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	4a9a      	ldr	r2, [pc, #616]	; (8001ea0 <HAL_GPIO_Init+0x2a0>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d05e      	beq.n	8001cfa <HAL_GPIO_Init+0xfa>
 8001c3c:	4a98      	ldr	r2, [pc, #608]	; (8001ea0 <HAL_GPIO_Init+0x2a0>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d875      	bhi.n	8001d2e <HAL_GPIO_Init+0x12e>
 8001c42:	4a98      	ldr	r2, [pc, #608]	; (8001ea4 <HAL_GPIO_Init+0x2a4>)
 8001c44:	4293      	cmp	r3, r2
 8001c46:	d058      	beq.n	8001cfa <HAL_GPIO_Init+0xfa>
 8001c48:	4a96      	ldr	r2, [pc, #600]	; (8001ea4 <HAL_GPIO_Init+0x2a4>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d86f      	bhi.n	8001d2e <HAL_GPIO_Init+0x12e>
 8001c4e:	4a96      	ldr	r2, [pc, #600]	; (8001ea8 <HAL_GPIO_Init+0x2a8>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d052      	beq.n	8001cfa <HAL_GPIO_Init+0xfa>
 8001c54:	4a94      	ldr	r2, [pc, #592]	; (8001ea8 <HAL_GPIO_Init+0x2a8>)
 8001c56:	4293      	cmp	r3, r2
 8001c58:	d869      	bhi.n	8001d2e <HAL_GPIO_Init+0x12e>
 8001c5a:	4a94      	ldr	r2, [pc, #592]	; (8001eac <HAL_GPIO_Init+0x2ac>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d04c      	beq.n	8001cfa <HAL_GPIO_Init+0xfa>
 8001c60:	4a92      	ldr	r2, [pc, #584]	; (8001eac <HAL_GPIO_Init+0x2ac>)
 8001c62:	4293      	cmp	r3, r2
 8001c64:	d863      	bhi.n	8001d2e <HAL_GPIO_Init+0x12e>
 8001c66:	4a92      	ldr	r2, [pc, #584]	; (8001eb0 <HAL_GPIO_Init+0x2b0>)
 8001c68:	4293      	cmp	r3, r2
 8001c6a:	d046      	beq.n	8001cfa <HAL_GPIO_Init+0xfa>
 8001c6c:	4a90      	ldr	r2, [pc, #576]	; (8001eb0 <HAL_GPIO_Init+0x2b0>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d85d      	bhi.n	8001d2e <HAL_GPIO_Init+0x12e>
 8001c72:	2b12      	cmp	r3, #18
 8001c74:	d82a      	bhi.n	8001ccc <HAL_GPIO_Init+0xcc>
 8001c76:	2b12      	cmp	r3, #18
 8001c78:	d859      	bhi.n	8001d2e <HAL_GPIO_Init+0x12e>
 8001c7a:	a201      	add	r2, pc, #4	; (adr r2, 8001c80 <HAL_GPIO_Init+0x80>)
 8001c7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c80:	08001cfb 	.word	0x08001cfb
 8001c84:	08001cd5 	.word	0x08001cd5
 8001c88:	08001ce7 	.word	0x08001ce7
 8001c8c:	08001d29 	.word	0x08001d29
 8001c90:	08001d2f 	.word	0x08001d2f
 8001c94:	08001d2f 	.word	0x08001d2f
 8001c98:	08001d2f 	.word	0x08001d2f
 8001c9c:	08001d2f 	.word	0x08001d2f
 8001ca0:	08001d2f 	.word	0x08001d2f
 8001ca4:	08001d2f 	.word	0x08001d2f
 8001ca8:	08001d2f 	.word	0x08001d2f
 8001cac:	08001d2f 	.word	0x08001d2f
 8001cb0:	08001d2f 	.word	0x08001d2f
 8001cb4:	08001d2f 	.word	0x08001d2f
 8001cb8:	08001d2f 	.word	0x08001d2f
 8001cbc:	08001d2f 	.word	0x08001d2f
 8001cc0:	08001d2f 	.word	0x08001d2f
 8001cc4:	08001cdd 	.word	0x08001cdd
 8001cc8:	08001cf1 	.word	0x08001cf1
 8001ccc:	4a79      	ldr	r2, [pc, #484]	; (8001eb4 <HAL_GPIO_Init+0x2b4>)
 8001cce:	4293      	cmp	r3, r2
 8001cd0:	d013      	beq.n	8001cfa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001cd2:	e02c      	b.n	8001d2e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	68db      	ldr	r3, [r3, #12]
 8001cd8:	623b      	str	r3, [r7, #32]
          break;
 8001cda:	e029      	b.n	8001d30 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	68db      	ldr	r3, [r3, #12]
 8001ce0:	3304      	adds	r3, #4
 8001ce2:	623b      	str	r3, [r7, #32]
          break;
 8001ce4:	e024      	b.n	8001d30 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	68db      	ldr	r3, [r3, #12]
 8001cea:	3308      	adds	r3, #8
 8001cec:	623b      	str	r3, [r7, #32]
          break;
 8001cee:	e01f      	b.n	8001d30 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	68db      	ldr	r3, [r3, #12]
 8001cf4:	330c      	adds	r3, #12
 8001cf6:	623b      	str	r3, [r7, #32]
          break;
 8001cf8:	e01a      	b.n	8001d30 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	689b      	ldr	r3, [r3, #8]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d102      	bne.n	8001d08 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001d02:	2304      	movs	r3, #4
 8001d04:	623b      	str	r3, [r7, #32]
          break;
 8001d06:	e013      	b.n	8001d30 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	689b      	ldr	r3, [r3, #8]
 8001d0c:	2b01      	cmp	r3, #1
 8001d0e:	d105      	bne.n	8001d1c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d10:	2308      	movs	r3, #8
 8001d12:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	69fa      	ldr	r2, [r7, #28]
 8001d18:	611a      	str	r2, [r3, #16]
          break;
 8001d1a:	e009      	b.n	8001d30 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d1c:	2308      	movs	r3, #8
 8001d1e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	69fa      	ldr	r2, [r7, #28]
 8001d24:	615a      	str	r2, [r3, #20]
          break;
 8001d26:	e003      	b.n	8001d30 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	623b      	str	r3, [r7, #32]
          break;
 8001d2c:	e000      	b.n	8001d30 <HAL_GPIO_Init+0x130>
          break;
 8001d2e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001d30:	69bb      	ldr	r3, [r7, #24]
 8001d32:	2bff      	cmp	r3, #255	; 0xff
 8001d34:	d801      	bhi.n	8001d3a <HAL_GPIO_Init+0x13a>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	e001      	b.n	8001d3e <HAL_GPIO_Init+0x13e>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	3304      	adds	r3, #4
 8001d3e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001d40:	69bb      	ldr	r3, [r7, #24]
 8001d42:	2bff      	cmp	r3, #255	; 0xff
 8001d44:	d802      	bhi.n	8001d4c <HAL_GPIO_Init+0x14c>
 8001d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d48:	009b      	lsls	r3, r3, #2
 8001d4a:	e002      	b.n	8001d52 <HAL_GPIO_Init+0x152>
 8001d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d4e:	3b08      	subs	r3, #8
 8001d50:	009b      	lsls	r3, r3, #2
 8001d52:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001d54:	697b      	ldr	r3, [r7, #20]
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	210f      	movs	r1, #15
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d60:	43db      	mvns	r3, r3
 8001d62:	401a      	ands	r2, r3
 8001d64:	6a39      	ldr	r1, [r7, #32]
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	fa01 f303 	lsl.w	r3, r1, r3
 8001d6c:	431a      	orrs	r2, r3
 8001d6e:	697b      	ldr	r3, [r7, #20]
 8001d70:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	f000 80b1 	beq.w	8001ee2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001d80:	4b4d      	ldr	r3, [pc, #308]	; (8001eb8 <HAL_GPIO_Init+0x2b8>)
 8001d82:	699b      	ldr	r3, [r3, #24]
 8001d84:	4a4c      	ldr	r2, [pc, #304]	; (8001eb8 <HAL_GPIO_Init+0x2b8>)
 8001d86:	f043 0301 	orr.w	r3, r3, #1
 8001d8a:	6193      	str	r3, [r2, #24]
 8001d8c:	4b4a      	ldr	r3, [pc, #296]	; (8001eb8 <HAL_GPIO_Init+0x2b8>)
 8001d8e:	699b      	ldr	r3, [r3, #24]
 8001d90:	f003 0301 	and.w	r3, r3, #1
 8001d94:	60bb      	str	r3, [r7, #8]
 8001d96:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001d98:	4a48      	ldr	r2, [pc, #288]	; (8001ebc <HAL_GPIO_Init+0x2bc>)
 8001d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d9c:	089b      	lsrs	r3, r3, #2
 8001d9e:	3302      	adds	r3, #2
 8001da0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001da4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001da8:	f003 0303 	and.w	r3, r3, #3
 8001dac:	009b      	lsls	r3, r3, #2
 8001dae:	220f      	movs	r2, #15
 8001db0:	fa02 f303 	lsl.w	r3, r2, r3
 8001db4:	43db      	mvns	r3, r3
 8001db6:	68fa      	ldr	r2, [r7, #12]
 8001db8:	4013      	ands	r3, r2
 8001dba:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	4a40      	ldr	r2, [pc, #256]	; (8001ec0 <HAL_GPIO_Init+0x2c0>)
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d013      	beq.n	8001dec <HAL_GPIO_Init+0x1ec>
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	4a3f      	ldr	r2, [pc, #252]	; (8001ec4 <HAL_GPIO_Init+0x2c4>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d00d      	beq.n	8001de8 <HAL_GPIO_Init+0x1e8>
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	4a3e      	ldr	r2, [pc, #248]	; (8001ec8 <HAL_GPIO_Init+0x2c8>)
 8001dd0:	4293      	cmp	r3, r2
 8001dd2:	d007      	beq.n	8001de4 <HAL_GPIO_Init+0x1e4>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	4a3d      	ldr	r2, [pc, #244]	; (8001ecc <HAL_GPIO_Init+0x2cc>)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d101      	bne.n	8001de0 <HAL_GPIO_Init+0x1e0>
 8001ddc:	2303      	movs	r3, #3
 8001dde:	e006      	b.n	8001dee <HAL_GPIO_Init+0x1ee>
 8001de0:	2304      	movs	r3, #4
 8001de2:	e004      	b.n	8001dee <HAL_GPIO_Init+0x1ee>
 8001de4:	2302      	movs	r3, #2
 8001de6:	e002      	b.n	8001dee <HAL_GPIO_Init+0x1ee>
 8001de8:	2301      	movs	r3, #1
 8001dea:	e000      	b.n	8001dee <HAL_GPIO_Init+0x1ee>
 8001dec:	2300      	movs	r3, #0
 8001dee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001df0:	f002 0203 	and.w	r2, r2, #3
 8001df4:	0092      	lsls	r2, r2, #2
 8001df6:	4093      	lsls	r3, r2
 8001df8:	68fa      	ldr	r2, [r7, #12]
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001dfe:	492f      	ldr	r1, [pc, #188]	; (8001ebc <HAL_GPIO_Init+0x2bc>)
 8001e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e02:	089b      	lsrs	r3, r3, #2
 8001e04:	3302      	adds	r3, #2
 8001e06:	68fa      	ldr	r2, [r7, #12]
 8001e08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d006      	beq.n	8001e26 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001e18:	4b2d      	ldr	r3, [pc, #180]	; (8001ed0 <HAL_GPIO_Init+0x2d0>)
 8001e1a:	681a      	ldr	r2, [r3, #0]
 8001e1c:	492c      	ldr	r1, [pc, #176]	; (8001ed0 <HAL_GPIO_Init+0x2d0>)
 8001e1e:	69bb      	ldr	r3, [r7, #24]
 8001e20:	4313      	orrs	r3, r2
 8001e22:	600b      	str	r3, [r1, #0]
 8001e24:	e006      	b.n	8001e34 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001e26:	4b2a      	ldr	r3, [pc, #168]	; (8001ed0 <HAL_GPIO_Init+0x2d0>)
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	69bb      	ldr	r3, [r7, #24]
 8001e2c:	43db      	mvns	r3, r3
 8001e2e:	4928      	ldr	r1, [pc, #160]	; (8001ed0 <HAL_GPIO_Init+0x2d0>)
 8001e30:	4013      	ands	r3, r2
 8001e32:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d006      	beq.n	8001e4e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001e40:	4b23      	ldr	r3, [pc, #140]	; (8001ed0 <HAL_GPIO_Init+0x2d0>)
 8001e42:	685a      	ldr	r2, [r3, #4]
 8001e44:	4922      	ldr	r1, [pc, #136]	; (8001ed0 <HAL_GPIO_Init+0x2d0>)
 8001e46:	69bb      	ldr	r3, [r7, #24]
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	604b      	str	r3, [r1, #4]
 8001e4c:	e006      	b.n	8001e5c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001e4e:	4b20      	ldr	r3, [pc, #128]	; (8001ed0 <HAL_GPIO_Init+0x2d0>)
 8001e50:	685a      	ldr	r2, [r3, #4]
 8001e52:	69bb      	ldr	r3, [r7, #24]
 8001e54:	43db      	mvns	r3, r3
 8001e56:	491e      	ldr	r1, [pc, #120]	; (8001ed0 <HAL_GPIO_Init+0x2d0>)
 8001e58:	4013      	ands	r3, r2
 8001e5a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	685b      	ldr	r3, [r3, #4]
 8001e60:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d006      	beq.n	8001e76 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001e68:	4b19      	ldr	r3, [pc, #100]	; (8001ed0 <HAL_GPIO_Init+0x2d0>)
 8001e6a:	689a      	ldr	r2, [r3, #8]
 8001e6c:	4918      	ldr	r1, [pc, #96]	; (8001ed0 <HAL_GPIO_Init+0x2d0>)
 8001e6e:	69bb      	ldr	r3, [r7, #24]
 8001e70:	4313      	orrs	r3, r2
 8001e72:	608b      	str	r3, [r1, #8]
 8001e74:	e006      	b.n	8001e84 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001e76:	4b16      	ldr	r3, [pc, #88]	; (8001ed0 <HAL_GPIO_Init+0x2d0>)
 8001e78:	689a      	ldr	r2, [r3, #8]
 8001e7a:	69bb      	ldr	r3, [r7, #24]
 8001e7c:	43db      	mvns	r3, r3
 8001e7e:	4914      	ldr	r1, [pc, #80]	; (8001ed0 <HAL_GPIO_Init+0x2d0>)
 8001e80:	4013      	ands	r3, r2
 8001e82:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	685b      	ldr	r3, [r3, #4]
 8001e88:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d021      	beq.n	8001ed4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001e90:	4b0f      	ldr	r3, [pc, #60]	; (8001ed0 <HAL_GPIO_Init+0x2d0>)
 8001e92:	68da      	ldr	r2, [r3, #12]
 8001e94:	490e      	ldr	r1, [pc, #56]	; (8001ed0 <HAL_GPIO_Init+0x2d0>)
 8001e96:	69bb      	ldr	r3, [r7, #24]
 8001e98:	4313      	orrs	r3, r2
 8001e9a:	60cb      	str	r3, [r1, #12]
 8001e9c:	e021      	b.n	8001ee2 <HAL_GPIO_Init+0x2e2>
 8001e9e:	bf00      	nop
 8001ea0:	10320000 	.word	0x10320000
 8001ea4:	10310000 	.word	0x10310000
 8001ea8:	10220000 	.word	0x10220000
 8001eac:	10210000 	.word	0x10210000
 8001eb0:	10120000 	.word	0x10120000
 8001eb4:	10110000 	.word	0x10110000
 8001eb8:	40021000 	.word	0x40021000
 8001ebc:	40010000 	.word	0x40010000
 8001ec0:	40010800 	.word	0x40010800
 8001ec4:	40010c00 	.word	0x40010c00
 8001ec8:	40011000 	.word	0x40011000
 8001ecc:	40011400 	.word	0x40011400
 8001ed0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001ed4:	4b0b      	ldr	r3, [pc, #44]	; (8001f04 <HAL_GPIO_Init+0x304>)
 8001ed6:	68da      	ldr	r2, [r3, #12]
 8001ed8:	69bb      	ldr	r3, [r7, #24]
 8001eda:	43db      	mvns	r3, r3
 8001edc:	4909      	ldr	r1, [pc, #36]	; (8001f04 <HAL_GPIO_Init+0x304>)
 8001ede:	4013      	ands	r3, r2
 8001ee0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee4:	3301      	adds	r3, #1
 8001ee6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	681a      	ldr	r2, [r3, #0]
 8001eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eee:	fa22 f303 	lsr.w	r3, r2, r3
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	f47f ae8e 	bne.w	8001c14 <HAL_GPIO_Init+0x14>
  }
}
 8001ef8:	bf00      	nop
 8001efa:	bf00      	nop
 8001efc:	372c      	adds	r7, #44	; 0x2c
 8001efe:	46bd      	mov	sp, r7
 8001f00:	bc80      	pop	{r7}
 8001f02:	4770      	bx	lr
 8001f04:	40010400 	.word	0x40010400

08001f08 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b084      	sub	sp, #16
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d101      	bne.n	8001f1a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001f16:	2301      	movs	r3, #1
 8001f18:	e12b      	b.n	8002172 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f20:	b2db      	uxtb	r3, r3
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d106      	bne.n	8001f34 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2200      	movs	r2, #0
 8001f2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001f2e:	6878      	ldr	r0, [r7, #4]
 8001f30:	f7ff fb34 	bl	800159c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2224      	movs	r2, #36	; 0x24
 8001f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f022 0201 	bic.w	r2, r2, #1
 8001f4a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001f5a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	681a      	ldr	r2, [r3, #0]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001f6a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001f6c:	f001 fb6e 	bl	800364c <HAL_RCC_GetPCLK1Freq>
 8001f70:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	4a81      	ldr	r2, [pc, #516]	; (800217c <HAL_I2C_Init+0x274>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d807      	bhi.n	8001f8c <HAL_I2C_Init+0x84>
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	4a80      	ldr	r2, [pc, #512]	; (8002180 <HAL_I2C_Init+0x278>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	bf94      	ite	ls
 8001f84:	2301      	movls	r3, #1
 8001f86:	2300      	movhi	r3, #0
 8001f88:	b2db      	uxtb	r3, r3
 8001f8a:	e006      	b.n	8001f9a <HAL_I2C_Init+0x92>
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	4a7d      	ldr	r2, [pc, #500]	; (8002184 <HAL_I2C_Init+0x27c>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	bf94      	ite	ls
 8001f94:	2301      	movls	r3, #1
 8001f96:	2300      	movhi	r3, #0
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d001      	beq.n	8001fa2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	e0e7      	b.n	8002172 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	4a78      	ldr	r2, [pc, #480]	; (8002188 <HAL_I2C_Init+0x280>)
 8001fa6:	fba2 2303 	umull	r2, r3, r2, r3
 8001faa:	0c9b      	lsrs	r3, r3, #18
 8001fac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	685b      	ldr	r3, [r3, #4]
 8001fb4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	68ba      	ldr	r2, [r7, #8]
 8001fbe:	430a      	orrs	r2, r1
 8001fc0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	6a1b      	ldr	r3, [r3, #32]
 8001fc8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	685b      	ldr	r3, [r3, #4]
 8001fd0:	4a6a      	ldr	r2, [pc, #424]	; (800217c <HAL_I2C_Init+0x274>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d802      	bhi.n	8001fdc <HAL_I2C_Init+0xd4>
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	3301      	adds	r3, #1
 8001fda:	e009      	b.n	8001ff0 <HAL_I2C_Init+0xe8>
 8001fdc:	68bb      	ldr	r3, [r7, #8]
 8001fde:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001fe2:	fb02 f303 	mul.w	r3, r2, r3
 8001fe6:	4a69      	ldr	r2, [pc, #420]	; (800218c <HAL_I2C_Init+0x284>)
 8001fe8:	fba2 2303 	umull	r2, r3, r2, r3
 8001fec:	099b      	lsrs	r3, r3, #6
 8001fee:	3301      	adds	r3, #1
 8001ff0:	687a      	ldr	r2, [r7, #4]
 8001ff2:	6812      	ldr	r2, [r2, #0]
 8001ff4:	430b      	orrs	r3, r1
 8001ff6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	69db      	ldr	r3, [r3, #28]
 8001ffe:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002002:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	495c      	ldr	r1, [pc, #368]	; (800217c <HAL_I2C_Init+0x274>)
 800200c:	428b      	cmp	r3, r1
 800200e:	d819      	bhi.n	8002044 <HAL_I2C_Init+0x13c>
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	1e59      	subs	r1, r3, #1
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	005b      	lsls	r3, r3, #1
 800201a:	fbb1 f3f3 	udiv	r3, r1, r3
 800201e:	1c59      	adds	r1, r3, #1
 8002020:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002024:	400b      	ands	r3, r1
 8002026:	2b00      	cmp	r3, #0
 8002028:	d00a      	beq.n	8002040 <HAL_I2C_Init+0x138>
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	1e59      	subs	r1, r3, #1
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	005b      	lsls	r3, r3, #1
 8002034:	fbb1 f3f3 	udiv	r3, r1, r3
 8002038:	3301      	adds	r3, #1
 800203a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800203e:	e051      	b.n	80020e4 <HAL_I2C_Init+0x1dc>
 8002040:	2304      	movs	r3, #4
 8002042:	e04f      	b.n	80020e4 <HAL_I2C_Init+0x1dc>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	689b      	ldr	r3, [r3, #8]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d111      	bne.n	8002070 <HAL_I2C_Init+0x168>
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	1e58      	subs	r0, r3, #1
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6859      	ldr	r1, [r3, #4]
 8002054:	460b      	mov	r3, r1
 8002056:	005b      	lsls	r3, r3, #1
 8002058:	440b      	add	r3, r1
 800205a:	fbb0 f3f3 	udiv	r3, r0, r3
 800205e:	3301      	adds	r3, #1
 8002060:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002064:	2b00      	cmp	r3, #0
 8002066:	bf0c      	ite	eq
 8002068:	2301      	moveq	r3, #1
 800206a:	2300      	movne	r3, #0
 800206c:	b2db      	uxtb	r3, r3
 800206e:	e012      	b.n	8002096 <HAL_I2C_Init+0x18e>
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	1e58      	subs	r0, r3, #1
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6859      	ldr	r1, [r3, #4]
 8002078:	460b      	mov	r3, r1
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	440b      	add	r3, r1
 800207e:	0099      	lsls	r1, r3, #2
 8002080:	440b      	add	r3, r1
 8002082:	fbb0 f3f3 	udiv	r3, r0, r3
 8002086:	3301      	adds	r3, #1
 8002088:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800208c:	2b00      	cmp	r3, #0
 800208e:	bf0c      	ite	eq
 8002090:	2301      	moveq	r3, #1
 8002092:	2300      	movne	r3, #0
 8002094:	b2db      	uxtb	r3, r3
 8002096:	2b00      	cmp	r3, #0
 8002098:	d001      	beq.n	800209e <HAL_I2C_Init+0x196>
 800209a:	2301      	movs	r3, #1
 800209c:	e022      	b.n	80020e4 <HAL_I2C_Init+0x1dc>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	689b      	ldr	r3, [r3, #8]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d10e      	bne.n	80020c4 <HAL_I2C_Init+0x1bc>
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	1e58      	subs	r0, r3, #1
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6859      	ldr	r1, [r3, #4]
 80020ae:	460b      	mov	r3, r1
 80020b0:	005b      	lsls	r3, r3, #1
 80020b2:	440b      	add	r3, r1
 80020b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80020b8:	3301      	adds	r3, #1
 80020ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80020c2:	e00f      	b.n	80020e4 <HAL_I2C_Init+0x1dc>
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	1e58      	subs	r0, r3, #1
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6859      	ldr	r1, [r3, #4]
 80020cc:	460b      	mov	r3, r1
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	440b      	add	r3, r1
 80020d2:	0099      	lsls	r1, r3, #2
 80020d4:	440b      	add	r3, r1
 80020d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80020da:	3301      	adds	r3, #1
 80020dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80020e0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80020e4:	6879      	ldr	r1, [r7, #4]
 80020e6:	6809      	ldr	r1, [r1, #0]
 80020e8:	4313      	orrs	r3, r2
 80020ea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	69da      	ldr	r2, [r3, #28]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6a1b      	ldr	r3, [r3, #32]
 80020fe:	431a      	orrs	r2, r3
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	430a      	orrs	r2, r1
 8002106:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	689b      	ldr	r3, [r3, #8]
 800210e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002112:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002116:	687a      	ldr	r2, [r7, #4]
 8002118:	6911      	ldr	r1, [r2, #16]
 800211a:	687a      	ldr	r2, [r7, #4]
 800211c:	68d2      	ldr	r2, [r2, #12]
 800211e:	4311      	orrs	r1, r2
 8002120:	687a      	ldr	r2, [r7, #4]
 8002122:	6812      	ldr	r2, [r2, #0]
 8002124:	430b      	orrs	r3, r1
 8002126:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	68db      	ldr	r3, [r3, #12]
 800212e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	695a      	ldr	r2, [r3, #20]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	699b      	ldr	r3, [r3, #24]
 800213a:	431a      	orrs	r2, r3
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	430a      	orrs	r2, r1
 8002142:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f042 0201 	orr.w	r2, r2, #1
 8002152:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2200      	movs	r2, #0
 8002158:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2220      	movs	r2, #32
 800215e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2200      	movs	r2, #0
 8002166:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2200      	movs	r2, #0
 800216c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002170:	2300      	movs	r3, #0
}
 8002172:	4618      	mov	r0, r3
 8002174:	3710      	adds	r7, #16
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	000186a0 	.word	0x000186a0
 8002180:	001e847f 	.word	0x001e847f
 8002184:	003d08ff 	.word	0x003d08ff
 8002188:	431bde83 	.word	0x431bde83
 800218c:	10624dd3 	.word	0x10624dd3

08002190 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b088      	sub	sp, #32
 8002194:	af02      	add	r7, sp, #8
 8002196:	60f8      	str	r0, [r7, #12]
 8002198:	607a      	str	r2, [r7, #4]
 800219a:	461a      	mov	r2, r3
 800219c:	460b      	mov	r3, r1
 800219e:	817b      	strh	r3, [r7, #10]
 80021a0:	4613      	mov	r3, r2
 80021a2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80021a4:	f7ff fb7a 	bl	800189c <HAL_GetTick>
 80021a8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	2b20      	cmp	r3, #32
 80021b4:	f040 80e0 	bne.w	8002378 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	9300      	str	r3, [sp, #0]
 80021bc:	2319      	movs	r3, #25
 80021be:	2201      	movs	r2, #1
 80021c0:	4970      	ldr	r1, [pc, #448]	; (8002384 <HAL_I2C_Master_Transmit+0x1f4>)
 80021c2:	68f8      	ldr	r0, [r7, #12]
 80021c4:	f000 fc92 	bl	8002aec <I2C_WaitOnFlagUntilTimeout>
 80021c8:	4603      	mov	r3, r0
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d001      	beq.n	80021d2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80021ce:	2302      	movs	r3, #2
 80021d0:	e0d3      	b.n	800237a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d101      	bne.n	80021e0 <HAL_I2C_Master_Transmit+0x50>
 80021dc:	2302      	movs	r3, #2
 80021de:	e0cc      	b.n	800237a <HAL_I2C_Master_Transmit+0x1ea>
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2201      	movs	r2, #1
 80021e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f003 0301 	and.w	r3, r3, #1
 80021f2:	2b01      	cmp	r3, #1
 80021f4:	d007      	beq.n	8002206 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f042 0201 	orr.w	r2, r2, #1
 8002204:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	681a      	ldr	r2, [r3, #0]
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002214:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	2221      	movs	r2, #33	; 0x21
 800221a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	2210      	movs	r2, #16
 8002222:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	2200      	movs	r2, #0
 800222a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	687a      	ldr	r2, [r7, #4]
 8002230:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	893a      	ldrh	r2, [r7, #8]
 8002236:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800223c:	b29a      	uxth	r2, r3
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	4a50      	ldr	r2, [pc, #320]	; (8002388 <HAL_I2C_Master_Transmit+0x1f8>)
 8002246:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002248:	8979      	ldrh	r1, [r7, #10]
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	6a3a      	ldr	r2, [r7, #32]
 800224e:	68f8      	ldr	r0, [r7, #12]
 8002250:	f000 fafc 	bl	800284c <I2C_MasterRequestWrite>
 8002254:	4603      	mov	r3, r0
 8002256:	2b00      	cmp	r3, #0
 8002258:	d001      	beq.n	800225e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800225a:	2301      	movs	r3, #1
 800225c:	e08d      	b.n	800237a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800225e:	2300      	movs	r3, #0
 8002260:	613b      	str	r3, [r7, #16]
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	695b      	ldr	r3, [r3, #20]
 8002268:	613b      	str	r3, [r7, #16]
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	699b      	ldr	r3, [r3, #24]
 8002270:	613b      	str	r3, [r7, #16]
 8002272:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002274:	e066      	b.n	8002344 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002276:	697a      	ldr	r2, [r7, #20]
 8002278:	6a39      	ldr	r1, [r7, #32]
 800227a:	68f8      	ldr	r0, [r7, #12]
 800227c:	f000 fd0c 	bl	8002c98 <I2C_WaitOnTXEFlagUntilTimeout>
 8002280:	4603      	mov	r3, r0
 8002282:	2b00      	cmp	r3, #0
 8002284:	d00d      	beq.n	80022a2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800228a:	2b04      	cmp	r3, #4
 800228c:	d107      	bne.n	800229e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	681a      	ldr	r2, [r3, #0]
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800229c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800229e:	2301      	movs	r3, #1
 80022a0:	e06b      	b.n	800237a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a6:	781a      	ldrb	r2, [r3, #0]
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022b2:	1c5a      	adds	r2, r3, #1
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022bc:	b29b      	uxth	r3, r3
 80022be:	3b01      	subs	r3, #1
 80022c0:	b29a      	uxth	r2, r3
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022ca:	3b01      	subs	r3, #1
 80022cc:	b29a      	uxth	r2, r3
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	695b      	ldr	r3, [r3, #20]
 80022d8:	f003 0304 	and.w	r3, r3, #4
 80022dc:	2b04      	cmp	r3, #4
 80022de:	d11b      	bne.n	8002318 <HAL_I2C_Master_Transmit+0x188>
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d017      	beq.n	8002318 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ec:	781a      	ldrb	r2, [r3, #0]
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022f8:	1c5a      	adds	r2, r3, #1
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002302:	b29b      	uxth	r3, r3
 8002304:	3b01      	subs	r3, #1
 8002306:	b29a      	uxth	r2, r3
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002310:	3b01      	subs	r3, #1
 8002312:	b29a      	uxth	r2, r3
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002318:	697a      	ldr	r2, [r7, #20]
 800231a:	6a39      	ldr	r1, [r7, #32]
 800231c:	68f8      	ldr	r0, [r7, #12]
 800231e:	f000 fcfc 	bl	8002d1a <I2C_WaitOnBTFFlagUntilTimeout>
 8002322:	4603      	mov	r3, r0
 8002324:	2b00      	cmp	r3, #0
 8002326:	d00d      	beq.n	8002344 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800232c:	2b04      	cmp	r3, #4
 800232e:	d107      	bne.n	8002340 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800233e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	e01a      	b.n	800237a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002348:	2b00      	cmp	r3, #0
 800234a:	d194      	bne.n	8002276 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	681a      	ldr	r2, [r3, #0]
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800235a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	2220      	movs	r2, #32
 8002360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	2200      	movs	r2, #0
 8002368:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	2200      	movs	r2, #0
 8002370:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002374:	2300      	movs	r3, #0
 8002376:	e000      	b.n	800237a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002378:	2302      	movs	r3, #2
  }
}
 800237a:	4618      	mov	r0, r3
 800237c:	3718      	adds	r7, #24
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	00100002 	.word	0x00100002
 8002388:	ffff0000 	.word	0xffff0000

0800238c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b08c      	sub	sp, #48	; 0x30
 8002390:	af02      	add	r7, sp, #8
 8002392:	60f8      	str	r0, [r7, #12]
 8002394:	607a      	str	r2, [r7, #4]
 8002396:	461a      	mov	r2, r3
 8002398:	460b      	mov	r3, r1
 800239a:	817b      	strh	r3, [r7, #10]
 800239c:	4613      	mov	r3, r2
 800239e:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80023a0:	2300      	movs	r3, #0
 80023a2:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80023a4:	f7ff fa7a 	bl	800189c <HAL_GetTick>
 80023a8:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023b0:	b2db      	uxtb	r3, r3
 80023b2:	2b20      	cmp	r3, #32
 80023b4:	f040 823f 	bne.w	8002836 <HAL_I2C_Master_Receive+0x4aa>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80023b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ba:	9300      	str	r3, [sp, #0]
 80023bc:	2319      	movs	r3, #25
 80023be:	2201      	movs	r2, #1
 80023c0:	497f      	ldr	r1, [pc, #508]	; (80025c0 <HAL_I2C_Master_Receive+0x234>)
 80023c2:	68f8      	ldr	r0, [r7, #12]
 80023c4:	f000 fb92 	bl	8002aec <I2C_WaitOnFlagUntilTimeout>
 80023c8:	4603      	mov	r3, r0
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d001      	beq.n	80023d2 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 80023ce:	2302      	movs	r3, #2
 80023d0:	e232      	b.n	8002838 <HAL_I2C_Master_Receive+0x4ac>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023d8:	2b01      	cmp	r3, #1
 80023da:	d101      	bne.n	80023e0 <HAL_I2C_Master_Receive+0x54>
 80023dc:	2302      	movs	r3, #2
 80023de:	e22b      	b.n	8002838 <HAL_I2C_Master_Receive+0x4ac>
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	2201      	movs	r2, #1
 80023e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f003 0301 	and.w	r3, r3, #1
 80023f2:	2b01      	cmp	r3, #1
 80023f4:	d007      	beq.n	8002406 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	681a      	ldr	r2, [r3, #0]
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f042 0201 	orr.w	r2, r2, #1
 8002404:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	681a      	ldr	r2, [r3, #0]
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002414:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	2222      	movs	r2, #34	; 0x22
 800241a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	2210      	movs	r2, #16
 8002422:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	2200      	movs	r2, #0
 800242a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	687a      	ldr	r2, [r7, #4]
 8002430:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	893a      	ldrh	r2, [r7, #8]
 8002436:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800243c:	b29a      	uxth	r2, r3
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	4a5f      	ldr	r2, [pc, #380]	; (80025c4 <HAL_I2C_Master_Receive+0x238>)
 8002446:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002448:	8979      	ldrh	r1, [r7, #10]
 800244a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800244c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800244e:	68f8      	ldr	r0, [r7, #12]
 8002450:	f000 fa7e 	bl	8002950 <I2C_MasterRequestRead>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d001      	beq.n	800245e <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 800245a:	2301      	movs	r3, #1
 800245c:	e1ec      	b.n	8002838 <HAL_I2C_Master_Receive+0x4ac>
    }

    if (hi2c->XferSize == 0U)
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002462:	2b00      	cmp	r3, #0
 8002464:	d113      	bne.n	800248e <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002466:	2300      	movs	r3, #0
 8002468:	61fb      	str	r3, [r7, #28]
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	695b      	ldr	r3, [r3, #20]
 8002470:	61fb      	str	r3, [r7, #28]
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	699b      	ldr	r3, [r3, #24]
 8002478:	61fb      	str	r3, [r7, #28]
 800247a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800248a:	601a      	str	r2, [r3, #0]
 800248c:	e1c0      	b.n	8002810 <HAL_I2C_Master_Receive+0x484>
    }
    else if (hi2c->XferSize == 1U)
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002492:	2b01      	cmp	r3, #1
 8002494:	d11e      	bne.n	80024d4 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80024a4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80024a6:	b672      	cpsid	i
}
 80024a8:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024aa:	2300      	movs	r3, #0
 80024ac:	61bb      	str	r3, [r7, #24]
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	695b      	ldr	r3, [r3, #20]
 80024b4:	61bb      	str	r3, [r7, #24]
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	699b      	ldr	r3, [r3, #24]
 80024bc:	61bb      	str	r3, [r7, #24]
 80024be:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	681a      	ldr	r2, [r3, #0]
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80024ce:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80024d0:	b662      	cpsie	i
}
 80024d2:	e035      	b.n	8002540 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024d8:	2b02      	cmp	r3, #2
 80024da:	d11e      	bne.n	800251a <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80024ea:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80024ec:	b672      	cpsid	i
}
 80024ee:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024f0:	2300      	movs	r3, #0
 80024f2:	617b      	str	r3, [r7, #20]
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	695b      	ldr	r3, [r3, #20]
 80024fa:	617b      	str	r3, [r7, #20]
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	699b      	ldr	r3, [r3, #24]
 8002502:	617b      	str	r3, [r7, #20]
 8002504:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002514:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002516:	b662      	cpsie	i
}
 8002518:	e012      	b.n	8002540 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002528:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800252a:	2300      	movs	r3, #0
 800252c:	613b      	str	r3, [r7, #16]
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	695b      	ldr	r3, [r3, #20]
 8002534:	613b      	str	r3, [r7, #16]
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	699b      	ldr	r3, [r3, #24]
 800253c:	613b      	str	r3, [r7, #16]
 800253e:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002540:	e166      	b.n	8002810 <HAL_I2C_Master_Receive+0x484>
    {
      if (hi2c->XferSize <= 3U)
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002546:	2b03      	cmp	r3, #3
 8002548:	f200 811f 	bhi.w	800278a <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002550:	2b01      	cmp	r3, #1
 8002552:	d123      	bne.n	800259c <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002554:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002556:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002558:	68f8      	ldr	r0, [r7, #12]
 800255a:	f000 fc1f 	bl	8002d9c <I2C_WaitOnRXNEFlagUntilTimeout>
 800255e:	4603      	mov	r3, r0
 8002560:	2b00      	cmp	r3, #0
 8002562:	d001      	beq.n	8002568 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8002564:	2301      	movs	r3, #1
 8002566:	e167      	b.n	8002838 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	691a      	ldr	r2, [r3, #16]
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002572:	b2d2      	uxtb	r2, r2
 8002574:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800257a:	1c5a      	adds	r2, r3, #1
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002584:	3b01      	subs	r3, #1
 8002586:	b29a      	uxth	r2, r3
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002590:	b29b      	uxth	r3, r3
 8002592:	3b01      	subs	r3, #1
 8002594:	b29a      	uxth	r2, r3
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	855a      	strh	r2, [r3, #42]	; 0x2a
 800259a:	e139      	b.n	8002810 <HAL_I2C_Master_Receive+0x484>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025a0:	2b02      	cmp	r3, #2
 80025a2:	d152      	bne.n	800264a <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80025a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a6:	9300      	str	r3, [sp, #0]
 80025a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025aa:	2200      	movs	r2, #0
 80025ac:	4906      	ldr	r1, [pc, #24]	; (80025c8 <HAL_I2C_Master_Receive+0x23c>)
 80025ae:	68f8      	ldr	r0, [r7, #12]
 80025b0:	f000 fa9c 	bl	8002aec <I2C_WaitOnFlagUntilTimeout>
 80025b4:	4603      	mov	r3, r0
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d008      	beq.n	80025cc <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	e13c      	b.n	8002838 <HAL_I2C_Master_Receive+0x4ac>
 80025be:	bf00      	nop
 80025c0:	00100002 	.word	0x00100002
 80025c4:	ffff0000 	.word	0xffff0000
 80025c8:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80025cc:	b672      	cpsid	i
}
 80025ce:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025de:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	691a      	ldr	r2, [r3, #16]
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ea:	b2d2      	uxtb	r2, r2
 80025ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025f2:	1c5a      	adds	r2, r3, #1
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025fc:	3b01      	subs	r3, #1
 80025fe:	b29a      	uxth	r2, r3
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002608:	b29b      	uxth	r3, r3
 800260a:	3b01      	subs	r3, #1
 800260c:	b29a      	uxth	r2, r3
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002612:	b662      	cpsie	i
}
 8002614:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	691a      	ldr	r2, [r3, #16]
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002620:	b2d2      	uxtb	r2, r2
 8002622:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002628:	1c5a      	adds	r2, r3, #1
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002632:	3b01      	subs	r3, #1
 8002634:	b29a      	uxth	r2, r3
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800263e:	b29b      	uxth	r3, r3
 8002640:	3b01      	subs	r3, #1
 8002642:	b29a      	uxth	r2, r3
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002648:	e0e2      	b.n	8002810 <HAL_I2C_Master_Receive+0x484>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800264a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800264c:	9300      	str	r3, [sp, #0]
 800264e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002650:	2200      	movs	r2, #0
 8002652:	497b      	ldr	r1, [pc, #492]	; (8002840 <HAL_I2C_Master_Receive+0x4b4>)
 8002654:	68f8      	ldr	r0, [r7, #12]
 8002656:	f000 fa49 	bl	8002aec <I2C_WaitOnFlagUntilTimeout>
 800265a:	4603      	mov	r3, r0
 800265c:	2b00      	cmp	r3, #0
 800265e:	d001      	beq.n	8002664 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8002660:	2301      	movs	r3, #1
 8002662:	e0e9      	b.n	8002838 <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002672:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002674:	b672      	cpsid	i
}
 8002676:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	691a      	ldr	r2, [r3, #16]
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002682:	b2d2      	uxtb	r2, r2
 8002684:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800268a:	1c5a      	adds	r2, r3, #1
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002694:	3b01      	subs	r3, #1
 8002696:	b29a      	uxth	r2, r3
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026a0:	b29b      	uxth	r3, r3
 80026a2:	3b01      	subs	r3, #1
 80026a4:	b29a      	uxth	r2, r3
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80026aa:	4b66      	ldr	r3, [pc, #408]	; (8002844 <HAL_I2C_Master_Receive+0x4b8>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	08db      	lsrs	r3, r3, #3
 80026b0:	4a65      	ldr	r2, [pc, #404]	; (8002848 <HAL_I2C_Master_Receive+0x4bc>)
 80026b2:	fba2 2303 	umull	r2, r3, r2, r3
 80026b6:	0a1a      	lsrs	r2, r3, #8
 80026b8:	4613      	mov	r3, r2
 80026ba:	009b      	lsls	r3, r3, #2
 80026bc:	4413      	add	r3, r2
 80026be:	00da      	lsls	r2, r3, #3
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80026c4:	6a3b      	ldr	r3, [r7, #32]
 80026c6:	3b01      	subs	r3, #1
 80026c8:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80026ca:	6a3b      	ldr	r3, [r7, #32]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d118      	bne.n	8002702 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	2200      	movs	r2, #0
 80026d4:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	2220      	movs	r2, #32
 80026da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	2200      	movs	r2, #0
 80026e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ea:	f043 0220 	orr.w	r2, r3, #32
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80026f2:	b662      	cpsie	i
}
 80026f4:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	2200      	movs	r2, #0
 80026fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	e09a      	b.n	8002838 <HAL_I2C_Master_Receive+0x4ac>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	695b      	ldr	r3, [r3, #20]
 8002708:	f003 0304 	and.w	r3, r3, #4
 800270c:	2b04      	cmp	r3, #4
 800270e:	d1d9      	bne.n	80026c4 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800271e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	691a      	ldr	r2, [r3, #16]
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800272a:	b2d2      	uxtb	r2, r2
 800272c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002732:	1c5a      	adds	r2, r3, #1
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800273c:	3b01      	subs	r3, #1
 800273e:	b29a      	uxth	r2, r3
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002748:	b29b      	uxth	r3, r3
 800274a:	3b01      	subs	r3, #1
 800274c:	b29a      	uxth	r2, r3
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002752:	b662      	cpsie	i
}
 8002754:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	691a      	ldr	r2, [r3, #16]
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002760:	b2d2      	uxtb	r2, r2
 8002762:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002768:	1c5a      	adds	r2, r3, #1
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002772:	3b01      	subs	r3, #1
 8002774:	b29a      	uxth	r2, r3
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800277e:	b29b      	uxth	r3, r3
 8002780:	3b01      	subs	r3, #1
 8002782:	b29a      	uxth	r2, r3
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002788:	e042      	b.n	8002810 <HAL_I2C_Master_Receive+0x484>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800278a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800278c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800278e:	68f8      	ldr	r0, [r7, #12]
 8002790:	f000 fb04 	bl	8002d9c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d001      	beq.n	800279e <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e04c      	b.n	8002838 <HAL_I2C_Master_Receive+0x4ac>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	691a      	ldr	r2, [r3, #16]
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027a8:	b2d2      	uxtb	r2, r2
 80027aa:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027b0:	1c5a      	adds	r2, r3, #1
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027ba:	3b01      	subs	r3, #1
 80027bc:	b29a      	uxth	r2, r3
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027c6:	b29b      	uxth	r3, r3
 80027c8:	3b01      	subs	r3, #1
 80027ca:	b29a      	uxth	r2, r3
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	695b      	ldr	r3, [r3, #20]
 80027d6:	f003 0304 	and.w	r3, r3, #4
 80027da:	2b04      	cmp	r3, #4
 80027dc:	d118      	bne.n	8002810 <HAL_I2C_Master_Receive+0x484>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	691a      	ldr	r2, [r3, #16]
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027e8:	b2d2      	uxtb	r2, r2
 80027ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027f0:	1c5a      	adds	r2, r3, #1
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027fa:	3b01      	subs	r3, #1
 80027fc:	b29a      	uxth	r2, r3
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002806:	b29b      	uxth	r3, r3
 8002808:	3b01      	subs	r3, #1
 800280a:	b29a      	uxth	r2, r3
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002814:	2b00      	cmp	r3, #0
 8002816:	f47f ae94 	bne.w	8002542 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	2220      	movs	r2, #32
 800281e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2200      	movs	r2, #0
 8002826:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	2200      	movs	r2, #0
 800282e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002832:	2300      	movs	r3, #0
 8002834:	e000      	b.n	8002838 <HAL_I2C_Master_Receive+0x4ac>
  }
  else
  {
    return HAL_BUSY;
 8002836:	2302      	movs	r3, #2
  }
}
 8002838:	4618      	mov	r0, r3
 800283a:	3728      	adds	r7, #40	; 0x28
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}
 8002840:	00010004 	.word	0x00010004
 8002844:	20000020 	.word	0x20000020
 8002848:	14f8b589 	.word	0x14f8b589

0800284c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b088      	sub	sp, #32
 8002850:	af02      	add	r7, sp, #8
 8002852:	60f8      	str	r0, [r7, #12]
 8002854:	607a      	str	r2, [r7, #4]
 8002856:	603b      	str	r3, [r7, #0]
 8002858:	460b      	mov	r3, r1
 800285a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002860:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002862:	697b      	ldr	r3, [r7, #20]
 8002864:	2b08      	cmp	r3, #8
 8002866:	d006      	beq.n	8002876 <I2C_MasterRequestWrite+0x2a>
 8002868:	697b      	ldr	r3, [r7, #20]
 800286a:	2b01      	cmp	r3, #1
 800286c:	d003      	beq.n	8002876 <I2C_MasterRequestWrite+0x2a>
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002874:	d108      	bne.n	8002888 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	681a      	ldr	r2, [r3, #0]
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002884:	601a      	str	r2, [r3, #0]
 8002886:	e00b      	b.n	80028a0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800288c:	2b12      	cmp	r3, #18
 800288e:	d107      	bne.n	80028a0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	681a      	ldr	r2, [r3, #0]
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800289e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	9300      	str	r3, [sp, #0]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2200      	movs	r2, #0
 80028a8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80028ac:	68f8      	ldr	r0, [r7, #12]
 80028ae:	f000 f91d 	bl	8002aec <I2C_WaitOnFlagUntilTimeout>
 80028b2:	4603      	mov	r3, r0
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d00d      	beq.n	80028d4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80028c6:	d103      	bne.n	80028d0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80028ce:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80028d0:	2303      	movs	r3, #3
 80028d2:	e035      	b.n	8002940 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	691b      	ldr	r3, [r3, #16]
 80028d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80028dc:	d108      	bne.n	80028f0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80028de:	897b      	ldrh	r3, [r7, #10]
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	461a      	mov	r2, r3
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80028ec:	611a      	str	r2, [r3, #16]
 80028ee:	e01b      	b.n	8002928 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80028f0:	897b      	ldrh	r3, [r7, #10]
 80028f2:	11db      	asrs	r3, r3, #7
 80028f4:	b2db      	uxtb	r3, r3
 80028f6:	f003 0306 	and.w	r3, r3, #6
 80028fa:	b2db      	uxtb	r3, r3
 80028fc:	f063 030f 	orn	r3, r3, #15
 8002900:	b2da      	uxtb	r2, r3
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	687a      	ldr	r2, [r7, #4]
 800290c:	490e      	ldr	r1, [pc, #56]	; (8002948 <I2C_MasterRequestWrite+0xfc>)
 800290e:	68f8      	ldr	r0, [r7, #12]
 8002910:	f000 f943 	bl	8002b9a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002914:	4603      	mov	r3, r0
 8002916:	2b00      	cmp	r3, #0
 8002918:	d001      	beq.n	800291e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e010      	b.n	8002940 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800291e:	897b      	ldrh	r3, [r7, #10]
 8002920:	b2da      	uxtb	r2, r3
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	687a      	ldr	r2, [r7, #4]
 800292c:	4907      	ldr	r1, [pc, #28]	; (800294c <I2C_MasterRequestWrite+0x100>)
 800292e:	68f8      	ldr	r0, [r7, #12]
 8002930:	f000 f933 	bl	8002b9a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002934:	4603      	mov	r3, r0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d001      	beq.n	800293e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e000      	b.n	8002940 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800293e:	2300      	movs	r3, #0
}
 8002940:	4618      	mov	r0, r3
 8002942:	3718      	adds	r7, #24
 8002944:	46bd      	mov	sp, r7
 8002946:	bd80      	pop	{r7, pc}
 8002948:	00010008 	.word	0x00010008
 800294c:	00010002 	.word	0x00010002

08002950 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b088      	sub	sp, #32
 8002954:	af02      	add	r7, sp, #8
 8002956:	60f8      	str	r0, [r7, #12]
 8002958:	607a      	str	r2, [r7, #4]
 800295a:	603b      	str	r3, [r7, #0]
 800295c:	460b      	mov	r3, r1
 800295e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002964:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002974:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002976:	697b      	ldr	r3, [r7, #20]
 8002978:	2b08      	cmp	r3, #8
 800297a:	d006      	beq.n	800298a <I2C_MasterRequestRead+0x3a>
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	2b01      	cmp	r3, #1
 8002980:	d003      	beq.n	800298a <I2C_MasterRequestRead+0x3a>
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002988:	d108      	bne.n	800299c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002998:	601a      	str	r2, [r3, #0]
 800299a:	e00b      	b.n	80029b4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029a0:	2b11      	cmp	r3, #17
 80029a2:	d107      	bne.n	80029b4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80029b2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	9300      	str	r3, [sp, #0]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2200      	movs	r2, #0
 80029bc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80029c0:	68f8      	ldr	r0, [r7, #12]
 80029c2:	f000 f893 	bl	8002aec <I2C_WaitOnFlagUntilTimeout>
 80029c6:	4603      	mov	r3, r0
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d00d      	beq.n	80029e8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80029da:	d103      	bne.n	80029e4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80029e2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80029e4:	2303      	movs	r3, #3
 80029e6:	e079      	b.n	8002adc <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	691b      	ldr	r3, [r3, #16]
 80029ec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80029f0:	d108      	bne.n	8002a04 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80029f2:	897b      	ldrh	r3, [r7, #10]
 80029f4:	b2db      	uxtb	r3, r3
 80029f6:	f043 0301 	orr.w	r3, r3, #1
 80029fa:	b2da      	uxtb	r2, r3
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	611a      	str	r2, [r3, #16]
 8002a02:	e05f      	b.n	8002ac4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002a04:	897b      	ldrh	r3, [r7, #10]
 8002a06:	11db      	asrs	r3, r3, #7
 8002a08:	b2db      	uxtb	r3, r3
 8002a0a:	f003 0306 	and.w	r3, r3, #6
 8002a0e:	b2db      	uxtb	r3, r3
 8002a10:	f063 030f 	orn	r3, r3, #15
 8002a14:	b2da      	uxtb	r2, r3
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	687a      	ldr	r2, [r7, #4]
 8002a20:	4930      	ldr	r1, [pc, #192]	; (8002ae4 <I2C_MasterRequestRead+0x194>)
 8002a22:	68f8      	ldr	r0, [r7, #12]
 8002a24:	f000 f8b9 	bl	8002b9a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d001      	beq.n	8002a32 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	e054      	b.n	8002adc <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002a32:	897b      	ldrh	r3, [r7, #10]
 8002a34:	b2da      	uxtb	r2, r3
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	687a      	ldr	r2, [r7, #4]
 8002a40:	4929      	ldr	r1, [pc, #164]	; (8002ae8 <I2C_MasterRequestRead+0x198>)
 8002a42:	68f8      	ldr	r0, [r7, #12]
 8002a44:	f000 f8a9 	bl	8002b9a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d001      	beq.n	8002a52 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e044      	b.n	8002adc <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a52:	2300      	movs	r3, #0
 8002a54:	613b      	str	r3, [r7, #16]
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	695b      	ldr	r3, [r3, #20]
 8002a5c:	613b      	str	r3, [r7, #16]
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	699b      	ldr	r3, [r3, #24]
 8002a64:	613b      	str	r3, [r7, #16]
 8002a66:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	681a      	ldr	r2, [r3, #0]
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a76:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	9300      	str	r3, [sp, #0]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2200      	movs	r2, #0
 8002a80:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002a84:	68f8      	ldr	r0, [r7, #12]
 8002a86:	f000 f831 	bl	8002aec <I2C_WaitOnFlagUntilTimeout>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d00d      	beq.n	8002aac <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a9e:	d103      	bne.n	8002aa8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002aa6:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8002aa8:	2303      	movs	r3, #3
 8002aaa:	e017      	b.n	8002adc <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002aac:	897b      	ldrh	r3, [r7, #10]
 8002aae:	11db      	asrs	r3, r3, #7
 8002ab0:	b2db      	uxtb	r3, r3
 8002ab2:	f003 0306 	and.w	r3, r3, #6
 8002ab6:	b2db      	uxtb	r3, r3
 8002ab8:	f063 030e 	orn	r3, r3, #14
 8002abc:	b2da      	uxtb	r2, r3
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	687a      	ldr	r2, [r7, #4]
 8002ac8:	4907      	ldr	r1, [pc, #28]	; (8002ae8 <I2C_MasterRequestRead+0x198>)
 8002aca:	68f8      	ldr	r0, [r7, #12]
 8002acc:	f000 f865 	bl	8002b9a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d001      	beq.n	8002ada <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e000      	b.n	8002adc <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8002ada:	2300      	movs	r3, #0
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	3718      	adds	r7, #24
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}
 8002ae4:	00010008 	.word	0x00010008
 8002ae8:	00010002 	.word	0x00010002

08002aec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b084      	sub	sp, #16
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	60f8      	str	r0, [r7, #12]
 8002af4:	60b9      	str	r1, [r7, #8]
 8002af6:	603b      	str	r3, [r7, #0]
 8002af8:	4613      	mov	r3, r2
 8002afa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002afc:	e025      	b.n	8002b4a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002b04:	d021      	beq.n	8002b4a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b06:	f7fe fec9 	bl	800189c <HAL_GetTick>
 8002b0a:	4602      	mov	r2, r0
 8002b0c:	69bb      	ldr	r3, [r7, #24]
 8002b0e:	1ad3      	subs	r3, r2, r3
 8002b10:	683a      	ldr	r2, [r7, #0]
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d302      	bcc.n	8002b1c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d116      	bne.n	8002b4a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	2200      	movs	r2, #0
 8002b20:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	2220      	movs	r2, #32
 8002b26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b36:	f043 0220 	orr.w	r2, r3, #32
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	2200      	movs	r2, #0
 8002b42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e023      	b.n	8002b92 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002b4a:	68bb      	ldr	r3, [r7, #8]
 8002b4c:	0c1b      	lsrs	r3, r3, #16
 8002b4e:	b2db      	uxtb	r3, r3
 8002b50:	2b01      	cmp	r3, #1
 8002b52:	d10d      	bne.n	8002b70 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	695b      	ldr	r3, [r3, #20]
 8002b5a:	43da      	mvns	r2, r3
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	4013      	ands	r3, r2
 8002b60:	b29b      	uxth	r3, r3
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	bf0c      	ite	eq
 8002b66:	2301      	moveq	r3, #1
 8002b68:	2300      	movne	r3, #0
 8002b6a:	b2db      	uxtb	r3, r3
 8002b6c:	461a      	mov	r2, r3
 8002b6e:	e00c      	b.n	8002b8a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	699b      	ldr	r3, [r3, #24]
 8002b76:	43da      	mvns	r2, r3
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	b29b      	uxth	r3, r3
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	bf0c      	ite	eq
 8002b82:	2301      	moveq	r3, #1
 8002b84:	2300      	movne	r3, #0
 8002b86:	b2db      	uxtb	r3, r3
 8002b88:	461a      	mov	r2, r3
 8002b8a:	79fb      	ldrb	r3, [r7, #7]
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d0b6      	beq.n	8002afe <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002b90:	2300      	movs	r3, #0
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3710      	adds	r7, #16
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}

08002b9a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002b9a:	b580      	push	{r7, lr}
 8002b9c:	b084      	sub	sp, #16
 8002b9e:	af00      	add	r7, sp, #0
 8002ba0:	60f8      	str	r0, [r7, #12]
 8002ba2:	60b9      	str	r1, [r7, #8]
 8002ba4:	607a      	str	r2, [r7, #4]
 8002ba6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002ba8:	e051      	b.n	8002c4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	695b      	ldr	r3, [r3, #20]
 8002bb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bb8:	d123      	bne.n	8002c02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	681a      	ldr	r2, [r3, #0]
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002bc8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002bd2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	2220      	movs	r2, #32
 8002bde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	2200      	movs	r2, #0
 8002be6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bee:	f043 0204 	orr.w	r2, r3, #4
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e046      	b.n	8002c90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c08:	d021      	beq.n	8002c4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c0a:	f7fe fe47 	bl	800189c <HAL_GetTick>
 8002c0e:	4602      	mov	r2, r0
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	1ad3      	subs	r3, r2, r3
 8002c14:	687a      	ldr	r2, [r7, #4]
 8002c16:	429a      	cmp	r2, r3
 8002c18:	d302      	bcc.n	8002c20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d116      	bne.n	8002c4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2200      	movs	r2, #0
 8002c24:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	2220      	movs	r2, #32
 8002c2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	2200      	movs	r2, #0
 8002c32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c3a:	f043 0220 	orr.w	r2, r3, #32
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	2200      	movs	r2, #0
 8002c46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e020      	b.n	8002c90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002c4e:	68bb      	ldr	r3, [r7, #8]
 8002c50:	0c1b      	lsrs	r3, r3, #16
 8002c52:	b2db      	uxtb	r3, r3
 8002c54:	2b01      	cmp	r3, #1
 8002c56:	d10c      	bne.n	8002c72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	695b      	ldr	r3, [r3, #20]
 8002c5e:	43da      	mvns	r2, r3
 8002c60:	68bb      	ldr	r3, [r7, #8]
 8002c62:	4013      	ands	r3, r2
 8002c64:	b29b      	uxth	r3, r3
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	bf14      	ite	ne
 8002c6a:	2301      	movne	r3, #1
 8002c6c:	2300      	moveq	r3, #0
 8002c6e:	b2db      	uxtb	r3, r3
 8002c70:	e00b      	b.n	8002c8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	699b      	ldr	r3, [r3, #24]
 8002c78:	43da      	mvns	r2, r3
 8002c7a:	68bb      	ldr	r3, [r7, #8]
 8002c7c:	4013      	ands	r3, r2
 8002c7e:	b29b      	uxth	r3, r3
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	bf14      	ite	ne
 8002c84:	2301      	movne	r3, #1
 8002c86:	2300      	moveq	r3, #0
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d18d      	bne.n	8002baa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002c8e:	2300      	movs	r3, #0
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	3710      	adds	r7, #16
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}

08002c98 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b084      	sub	sp, #16
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	60f8      	str	r0, [r7, #12]
 8002ca0:	60b9      	str	r1, [r7, #8]
 8002ca2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002ca4:	e02d      	b.n	8002d02 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002ca6:	68f8      	ldr	r0, [r7, #12]
 8002ca8:	f000 f8ce 	bl	8002e48 <I2C_IsAcknowledgeFailed>
 8002cac:	4603      	mov	r3, r0
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d001      	beq.n	8002cb6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e02d      	b.n	8002d12 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cb6:	68bb      	ldr	r3, [r7, #8]
 8002cb8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002cbc:	d021      	beq.n	8002d02 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cbe:	f7fe fded 	bl	800189c <HAL_GetTick>
 8002cc2:	4602      	mov	r2, r0
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	1ad3      	subs	r3, r2, r3
 8002cc8:	68ba      	ldr	r2, [r7, #8]
 8002cca:	429a      	cmp	r2, r3
 8002ccc:	d302      	bcc.n	8002cd4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002cce:	68bb      	ldr	r3, [r7, #8]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d116      	bne.n	8002d02 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	2220      	movs	r2, #32
 8002cde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cee:	f043 0220 	orr.w	r2, r3, #32
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e007      	b.n	8002d12 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	695b      	ldr	r3, [r3, #20]
 8002d08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d0c:	2b80      	cmp	r3, #128	; 0x80
 8002d0e:	d1ca      	bne.n	8002ca6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002d10:	2300      	movs	r3, #0
}
 8002d12:	4618      	mov	r0, r3
 8002d14:	3710      	adds	r7, #16
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}

08002d1a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d1a:	b580      	push	{r7, lr}
 8002d1c:	b084      	sub	sp, #16
 8002d1e:	af00      	add	r7, sp, #0
 8002d20:	60f8      	str	r0, [r7, #12]
 8002d22:	60b9      	str	r1, [r7, #8]
 8002d24:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002d26:	e02d      	b.n	8002d84 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002d28:	68f8      	ldr	r0, [r7, #12]
 8002d2a:	f000 f88d 	bl	8002e48 <I2C_IsAcknowledgeFailed>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d001      	beq.n	8002d38 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	e02d      	b.n	8002d94 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002d3e:	d021      	beq.n	8002d84 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d40:	f7fe fdac 	bl	800189c <HAL_GetTick>
 8002d44:	4602      	mov	r2, r0
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	68ba      	ldr	r2, [r7, #8]
 8002d4c:	429a      	cmp	r2, r3
 8002d4e:	d302      	bcc.n	8002d56 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d116      	bne.n	8002d84 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	2200      	movs	r2, #0
 8002d5a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2220      	movs	r2, #32
 8002d60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	2200      	movs	r2, #0
 8002d68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d70:	f043 0220 	orr.w	r2, r3, #32
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	e007      	b.n	8002d94 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	695b      	ldr	r3, [r3, #20]
 8002d8a:	f003 0304 	and.w	r3, r3, #4
 8002d8e:	2b04      	cmp	r3, #4
 8002d90:	d1ca      	bne.n	8002d28 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002d92:	2300      	movs	r3, #0
}
 8002d94:	4618      	mov	r0, r3
 8002d96:	3710      	adds	r7, #16
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd80      	pop	{r7, pc}

08002d9c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b084      	sub	sp, #16
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	60f8      	str	r0, [r7, #12]
 8002da4:	60b9      	str	r1, [r7, #8]
 8002da6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002da8:	e042      	b.n	8002e30 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	695b      	ldr	r3, [r3, #20]
 8002db0:	f003 0310 	and.w	r3, r3, #16
 8002db4:	2b10      	cmp	r3, #16
 8002db6:	d119      	bne.n	8002dec <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f06f 0210 	mvn.w	r2, #16
 8002dc0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	2220      	movs	r2, #32
 8002dcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	2200      	movs	r2, #0
 8002de4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	e029      	b.n	8002e40 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dec:	f7fe fd56 	bl	800189c <HAL_GetTick>
 8002df0:	4602      	mov	r2, r0
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	1ad3      	subs	r3, r2, r3
 8002df6:	68ba      	ldr	r2, [r7, #8]
 8002df8:	429a      	cmp	r2, r3
 8002dfa:	d302      	bcc.n	8002e02 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d116      	bne.n	8002e30 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	2200      	movs	r2, #0
 8002e06:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	2220      	movs	r2, #32
 8002e0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	2200      	movs	r2, #0
 8002e14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e1c:	f043 0220 	orr.w	r2, r3, #32
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2200      	movs	r2, #0
 8002e28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	e007      	b.n	8002e40 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	695b      	ldr	r3, [r3, #20]
 8002e36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e3a:	2b40      	cmp	r3, #64	; 0x40
 8002e3c:	d1b5      	bne.n	8002daa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002e3e:	2300      	movs	r3, #0
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	3710      	adds	r7, #16
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}

08002e48 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b083      	sub	sp, #12
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	695b      	ldr	r3, [r3, #20]
 8002e56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e5e:	d11b      	bne.n	8002e98 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002e68:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2220      	movs	r2, #32
 8002e74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e84:	f043 0204 	orr.w	r2, r3, #4
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	e000      	b.n	8002e9a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002e98:	2300      	movs	r3, #0
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	370c      	adds	r7, #12
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	bc80      	pop	{r7}
 8002ea2:	4770      	bx	lr

08002ea4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b086      	sub	sp, #24
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d101      	bne.n	8002eb6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e272      	b.n	800339c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f003 0301 	and.w	r3, r3, #1
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	f000 8087 	beq.w	8002fd2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ec4:	4b92      	ldr	r3, [pc, #584]	; (8003110 <HAL_RCC_OscConfig+0x26c>)
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	f003 030c 	and.w	r3, r3, #12
 8002ecc:	2b04      	cmp	r3, #4
 8002ece:	d00c      	beq.n	8002eea <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002ed0:	4b8f      	ldr	r3, [pc, #572]	; (8003110 <HAL_RCC_OscConfig+0x26c>)
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	f003 030c 	and.w	r3, r3, #12
 8002ed8:	2b08      	cmp	r3, #8
 8002eda:	d112      	bne.n	8002f02 <HAL_RCC_OscConfig+0x5e>
 8002edc:	4b8c      	ldr	r3, [pc, #560]	; (8003110 <HAL_RCC_OscConfig+0x26c>)
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ee4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ee8:	d10b      	bne.n	8002f02 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002eea:	4b89      	ldr	r3, [pc, #548]	; (8003110 <HAL_RCC_OscConfig+0x26c>)
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d06c      	beq.n	8002fd0 <HAL_RCC_OscConfig+0x12c>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d168      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002efe:	2301      	movs	r3, #1
 8002f00:	e24c      	b.n	800339c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f0a:	d106      	bne.n	8002f1a <HAL_RCC_OscConfig+0x76>
 8002f0c:	4b80      	ldr	r3, [pc, #512]	; (8003110 <HAL_RCC_OscConfig+0x26c>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a7f      	ldr	r2, [pc, #508]	; (8003110 <HAL_RCC_OscConfig+0x26c>)
 8002f12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f16:	6013      	str	r3, [r2, #0]
 8002f18:	e02e      	b.n	8002f78 <HAL_RCC_OscConfig+0xd4>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d10c      	bne.n	8002f3c <HAL_RCC_OscConfig+0x98>
 8002f22:	4b7b      	ldr	r3, [pc, #492]	; (8003110 <HAL_RCC_OscConfig+0x26c>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a7a      	ldr	r2, [pc, #488]	; (8003110 <HAL_RCC_OscConfig+0x26c>)
 8002f28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f2c:	6013      	str	r3, [r2, #0]
 8002f2e:	4b78      	ldr	r3, [pc, #480]	; (8003110 <HAL_RCC_OscConfig+0x26c>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a77      	ldr	r2, [pc, #476]	; (8003110 <HAL_RCC_OscConfig+0x26c>)
 8002f34:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f38:	6013      	str	r3, [r2, #0]
 8002f3a:	e01d      	b.n	8002f78 <HAL_RCC_OscConfig+0xd4>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	685b      	ldr	r3, [r3, #4]
 8002f40:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f44:	d10c      	bne.n	8002f60 <HAL_RCC_OscConfig+0xbc>
 8002f46:	4b72      	ldr	r3, [pc, #456]	; (8003110 <HAL_RCC_OscConfig+0x26c>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a71      	ldr	r2, [pc, #452]	; (8003110 <HAL_RCC_OscConfig+0x26c>)
 8002f4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f50:	6013      	str	r3, [r2, #0]
 8002f52:	4b6f      	ldr	r3, [pc, #444]	; (8003110 <HAL_RCC_OscConfig+0x26c>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	4a6e      	ldr	r2, [pc, #440]	; (8003110 <HAL_RCC_OscConfig+0x26c>)
 8002f58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f5c:	6013      	str	r3, [r2, #0]
 8002f5e:	e00b      	b.n	8002f78 <HAL_RCC_OscConfig+0xd4>
 8002f60:	4b6b      	ldr	r3, [pc, #428]	; (8003110 <HAL_RCC_OscConfig+0x26c>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a6a      	ldr	r2, [pc, #424]	; (8003110 <HAL_RCC_OscConfig+0x26c>)
 8002f66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f6a:	6013      	str	r3, [r2, #0]
 8002f6c:	4b68      	ldr	r3, [pc, #416]	; (8003110 <HAL_RCC_OscConfig+0x26c>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a67      	ldr	r2, [pc, #412]	; (8003110 <HAL_RCC_OscConfig+0x26c>)
 8002f72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f76:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d013      	beq.n	8002fa8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f80:	f7fe fc8c 	bl	800189c <HAL_GetTick>
 8002f84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f86:	e008      	b.n	8002f9a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f88:	f7fe fc88 	bl	800189c <HAL_GetTick>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	693b      	ldr	r3, [r7, #16]
 8002f90:	1ad3      	subs	r3, r2, r3
 8002f92:	2b64      	cmp	r3, #100	; 0x64
 8002f94:	d901      	bls.n	8002f9a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002f96:	2303      	movs	r3, #3
 8002f98:	e200      	b.n	800339c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f9a:	4b5d      	ldr	r3, [pc, #372]	; (8003110 <HAL_RCC_OscConfig+0x26c>)
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d0f0      	beq.n	8002f88 <HAL_RCC_OscConfig+0xe4>
 8002fa6:	e014      	b.n	8002fd2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fa8:	f7fe fc78 	bl	800189c <HAL_GetTick>
 8002fac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fae:	e008      	b.n	8002fc2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fb0:	f7fe fc74 	bl	800189c <HAL_GetTick>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	693b      	ldr	r3, [r7, #16]
 8002fb8:	1ad3      	subs	r3, r2, r3
 8002fba:	2b64      	cmp	r3, #100	; 0x64
 8002fbc:	d901      	bls.n	8002fc2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002fbe:	2303      	movs	r3, #3
 8002fc0:	e1ec      	b.n	800339c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fc2:	4b53      	ldr	r3, [pc, #332]	; (8003110 <HAL_RCC_OscConfig+0x26c>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d1f0      	bne.n	8002fb0 <HAL_RCC_OscConfig+0x10c>
 8002fce:	e000      	b.n	8002fd2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f003 0302 	and.w	r3, r3, #2
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d063      	beq.n	80030a6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002fde:	4b4c      	ldr	r3, [pc, #304]	; (8003110 <HAL_RCC_OscConfig+0x26c>)
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	f003 030c 	and.w	r3, r3, #12
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d00b      	beq.n	8003002 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002fea:	4b49      	ldr	r3, [pc, #292]	; (8003110 <HAL_RCC_OscConfig+0x26c>)
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	f003 030c 	and.w	r3, r3, #12
 8002ff2:	2b08      	cmp	r3, #8
 8002ff4:	d11c      	bne.n	8003030 <HAL_RCC_OscConfig+0x18c>
 8002ff6:	4b46      	ldr	r3, [pc, #280]	; (8003110 <HAL_RCC_OscConfig+0x26c>)
 8002ff8:	685b      	ldr	r3, [r3, #4]
 8002ffa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d116      	bne.n	8003030 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003002:	4b43      	ldr	r3, [pc, #268]	; (8003110 <HAL_RCC_OscConfig+0x26c>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f003 0302 	and.w	r3, r3, #2
 800300a:	2b00      	cmp	r3, #0
 800300c:	d005      	beq.n	800301a <HAL_RCC_OscConfig+0x176>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	691b      	ldr	r3, [r3, #16]
 8003012:	2b01      	cmp	r3, #1
 8003014:	d001      	beq.n	800301a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003016:	2301      	movs	r3, #1
 8003018:	e1c0      	b.n	800339c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800301a:	4b3d      	ldr	r3, [pc, #244]	; (8003110 <HAL_RCC_OscConfig+0x26c>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	695b      	ldr	r3, [r3, #20]
 8003026:	00db      	lsls	r3, r3, #3
 8003028:	4939      	ldr	r1, [pc, #228]	; (8003110 <HAL_RCC_OscConfig+0x26c>)
 800302a:	4313      	orrs	r3, r2
 800302c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800302e:	e03a      	b.n	80030a6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	691b      	ldr	r3, [r3, #16]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d020      	beq.n	800307a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003038:	4b36      	ldr	r3, [pc, #216]	; (8003114 <HAL_RCC_OscConfig+0x270>)
 800303a:	2201      	movs	r2, #1
 800303c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800303e:	f7fe fc2d 	bl	800189c <HAL_GetTick>
 8003042:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003044:	e008      	b.n	8003058 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003046:	f7fe fc29 	bl	800189c <HAL_GetTick>
 800304a:	4602      	mov	r2, r0
 800304c:	693b      	ldr	r3, [r7, #16]
 800304e:	1ad3      	subs	r3, r2, r3
 8003050:	2b02      	cmp	r3, #2
 8003052:	d901      	bls.n	8003058 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003054:	2303      	movs	r3, #3
 8003056:	e1a1      	b.n	800339c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003058:	4b2d      	ldr	r3, [pc, #180]	; (8003110 <HAL_RCC_OscConfig+0x26c>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 0302 	and.w	r3, r3, #2
 8003060:	2b00      	cmp	r3, #0
 8003062:	d0f0      	beq.n	8003046 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003064:	4b2a      	ldr	r3, [pc, #168]	; (8003110 <HAL_RCC_OscConfig+0x26c>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	695b      	ldr	r3, [r3, #20]
 8003070:	00db      	lsls	r3, r3, #3
 8003072:	4927      	ldr	r1, [pc, #156]	; (8003110 <HAL_RCC_OscConfig+0x26c>)
 8003074:	4313      	orrs	r3, r2
 8003076:	600b      	str	r3, [r1, #0]
 8003078:	e015      	b.n	80030a6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800307a:	4b26      	ldr	r3, [pc, #152]	; (8003114 <HAL_RCC_OscConfig+0x270>)
 800307c:	2200      	movs	r2, #0
 800307e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003080:	f7fe fc0c 	bl	800189c <HAL_GetTick>
 8003084:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003086:	e008      	b.n	800309a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003088:	f7fe fc08 	bl	800189c <HAL_GetTick>
 800308c:	4602      	mov	r2, r0
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	1ad3      	subs	r3, r2, r3
 8003092:	2b02      	cmp	r3, #2
 8003094:	d901      	bls.n	800309a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003096:	2303      	movs	r3, #3
 8003098:	e180      	b.n	800339c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800309a:	4b1d      	ldr	r3, [pc, #116]	; (8003110 <HAL_RCC_OscConfig+0x26c>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0302 	and.w	r3, r3, #2
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d1f0      	bne.n	8003088 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f003 0308 	and.w	r3, r3, #8
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d03a      	beq.n	8003128 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	699b      	ldr	r3, [r3, #24]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d019      	beq.n	80030ee <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030ba:	4b17      	ldr	r3, [pc, #92]	; (8003118 <HAL_RCC_OscConfig+0x274>)
 80030bc:	2201      	movs	r2, #1
 80030be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030c0:	f7fe fbec 	bl	800189c <HAL_GetTick>
 80030c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030c6:	e008      	b.n	80030da <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030c8:	f7fe fbe8 	bl	800189c <HAL_GetTick>
 80030cc:	4602      	mov	r2, r0
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	1ad3      	subs	r3, r2, r3
 80030d2:	2b02      	cmp	r3, #2
 80030d4:	d901      	bls.n	80030da <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80030d6:	2303      	movs	r3, #3
 80030d8:	e160      	b.n	800339c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030da:	4b0d      	ldr	r3, [pc, #52]	; (8003110 <HAL_RCC_OscConfig+0x26c>)
 80030dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030de:	f003 0302 	and.w	r3, r3, #2
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d0f0      	beq.n	80030c8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80030e6:	2001      	movs	r0, #1
 80030e8:	f000 fad8 	bl	800369c <RCC_Delay>
 80030ec:	e01c      	b.n	8003128 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030ee:	4b0a      	ldr	r3, [pc, #40]	; (8003118 <HAL_RCC_OscConfig+0x274>)
 80030f0:	2200      	movs	r2, #0
 80030f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030f4:	f7fe fbd2 	bl	800189c <HAL_GetTick>
 80030f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030fa:	e00f      	b.n	800311c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030fc:	f7fe fbce 	bl	800189c <HAL_GetTick>
 8003100:	4602      	mov	r2, r0
 8003102:	693b      	ldr	r3, [r7, #16]
 8003104:	1ad3      	subs	r3, r2, r3
 8003106:	2b02      	cmp	r3, #2
 8003108:	d908      	bls.n	800311c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800310a:	2303      	movs	r3, #3
 800310c:	e146      	b.n	800339c <HAL_RCC_OscConfig+0x4f8>
 800310e:	bf00      	nop
 8003110:	40021000 	.word	0x40021000
 8003114:	42420000 	.word	0x42420000
 8003118:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800311c:	4b92      	ldr	r3, [pc, #584]	; (8003368 <HAL_RCC_OscConfig+0x4c4>)
 800311e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003120:	f003 0302 	and.w	r3, r3, #2
 8003124:	2b00      	cmp	r3, #0
 8003126:	d1e9      	bne.n	80030fc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 0304 	and.w	r3, r3, #4
 8003130:	2b00      	cmp	r3, #0
 8003132:	f000 80a6 	beq.w	8003282 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003136:	2300      	movs	r3, #0
 8003138:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800313a:	4b8b      	ldr	r3, [pc, #556]	; (8003368 <HAL_RCC_OscConfig+0x4c4>)
 800313c:	69db      	ldr	r3, [r3, #28]
 800313e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003142:	2b00      	cmp	r3, #0
 8003144:	d10d      	bne.n	8003162 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003146:	4b88      	ldr	r3, [pc, #544]	; (8003368 <HAL_RCC_OscConfig+0x4c4>)
 8003148:	69db      	ldr	r3, [r3, #28]
 800314a:	4a87      	ldr	r2, [pc, #540]	; (8003368 <HAL_RCC_OscConfig+0x4c4>)
 800314c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003150:	61d3      	str	r3, [r2, #28]
 8003152:	4b85      	ldr	r3, [pc, #532]	; (8003368 <HAL_RCC_OscConfig+0x4c4>)
 8003154:	69db      	ldr	r3, [r3, #28]
 8003156:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800315a:	60bb      	str	r3, [r7, #8]
 800315c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800315e:	2301      	movs	r3, #1
 8003160:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003162:	4b82      	ldr	r3, [pc, #520]	; (800336c <HAL_RCC_OscConfig+0x4c8>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800316a:	2b00      	cmp	r3, #0
 800316c:	d118      	bne.n	80031a0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800316e:	4b7f      	ldr	r3, [pc, #508]	; (800336c <HAL_RCC_OscConfig+0x4c8>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a7e      	ldr	r2, [pc, #504]	; (800336c <HAL_RCC_OscConfig+0x4c8>)
 8003174:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003178:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800317a:	f7fe fb8f 	bl	800189c <HAL_GetTick>
 800317e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003180:	e008      	b.n	8003194 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003182:	f7fe fb8b 	bl	800189c <HAL_GetTick>
 8003186:	4602      	mov	r2, r0
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	1ad3      	subs	r3, r2, r3
 800318c:	2b64      	cmp	r3, #100	; 0x64
 800318e:	d901      	bls.n	8003194 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003190:	2303      	movs	r3, #3
 8003192:	e103      	b.n	800339c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003194:	4b75      	ldr	r3, [pc, #468]	; (800336c <HAL_RCC_OscConfig+0x4c8>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800319c:	2b00      	cmp	r3, #0
 800319e:	d0f0      	beq.n	8003182 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	68db      	ldr	r3, [r3, #12]
 80031a4:	2b01      	cmp	r3, #1
 80031a6:	d106      	bne.n	80031b6 <HAL_RCC_OscConfig+0x312>
 80031a8:	4b6f      	ldr	r3, [pc, #444]	; (8003368 <HAL_RCC_OscConfig+0x4c4>)
 80031aa:	6a1b      	ldr	r3, [r3, #32]
 80031ac:	4a6e      	ldr	r2, [pc, #440]	; (8003368 <HAL_RCC_OscConfig+0x4c4>)
 80031ae:	f043 0301 	orr.w	r3, r3, #1
 80031b2:	6213      	str	r3, [r2, #32]
 80031b4:	e02d      	b.n	8003212 <HAL_RCC_OscConfig+0x36e>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	68db      	ldr	r3, [r3, #12]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d10c      	bne.n	80031d8 <HAL_RCC_OscConfig+0x334>
 80031be:	4b6a      	ldr	r3, [pc, #424]	; (8003368 <HAL_RCC_OscConfig+0x4c4>)
 80031c0:	6a1b      	ldr	r3, [r3, #32]
 80031c2:	4a69      	ldr	r2, [pc, #420]	; (8003368 <HAL_RCC_OscConfig+0x4c4>)
 80031c4:	f023 0301 	bic.w	r3, r3, #1
 80031c8:	6213      	str	r3, [r2, #32]
 80031ca:	4b67      	ldr	r3, [pc, #412]	; (8003368 <HAL_RCC_OscConfig+0x4c4>)
 80031cc:	6a1b      	ldr	r3, [r3, #32]
 80031ce:	4a66      	ldr	r2, [pc, #408]	; (8003368 <HAL_RCC_OscConfig+0x4c4>)
 80031d0:	f023 0304 	bic.w	r3, r3, #4
 80031d4:	6213      	str	r3, [r2, #32]
 80031d6:	e01c      	b.n	8003212 <HAL_RCC_OscConfig+0x36e>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	68db      	ldr	r3, [r3, #12]
 80031dc:	2b05      	cmp	r3, #5
 80031de:	d10c      	bne.n	80031fa <HAL_RCC_OscConfig+0x356>
 80031e0:	4b61      	ldr	r3, [pc, #388]	; (8003368 <HAL_RCC_OscConfig+0x4c4>)
 80031e2:	6a1b      	ldr	r3, [r3, #32]
 80031e4:	4a60      	ldr	r2, [pc, #384]	; (8003368 <HAL_RCC_OscConfig+0x4c4>)
 80031e6:	f043 0304 	orr.w	r3, r3, #4
 80031ea:	6213      	str	r3, [r2, #32]
 80031ec:	4b5e      	ldr	r3, [pc, #376]	; (8003368 <HAL_RCC_OscConfig+0x4c4>)
 80031ee:	6a1b      	ldr	r3, [r3, #32]
 80031f0:	4a5d      	ldr	r2, [pc, #372]	; (8003368 <HAL_RCC_OscConfig+0x4c4>)
 80031f2:	f043 0301 	orr.w	r3, r3, #1
 80031f6:	6213      	str	r3, [r2, #32]
 80031f8:	e00b      	b.n	8003212 <HAL_RCC_OscConfig+0x36e>
 80031fa:	4b5b      	ldr	r3, [pc, #364]	; (8003368 <HAL_RCC_OscConfig+0x4c4>)
 80031fc:	6a1b      	ldr	r3, [r3, #32]
 80031fe:	4a5a      	ldr	r2, [pc, #360]	; (8003368 <HAL_RCC_OscConfig+0x4c4>)
 8003200:	f023 0301 	bic.w	r3, r3, #1
 8003204:	6213      	str	r3, [r2, #32]
 8003206:	4b58      	ldr	r3, [pc, #352]	; (8003368 <HAL_RCC_OscConfig+0x4c4>)
 8003208:	6a1b      	ldr	r3, [r3, #32]
 800320a:	4a57      	ldr	r2, [pc, #348]	; (8003368 <HAL_RCC_OscConfig+0x4c4>)
 800320c:	f023 0304 	bic.w	r3, r3, #4
 8003210:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	68db      	ldr	r3, [r3, #12]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d015      	beq.n	8003246 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800321a:	f7fe fb3f 	bl	800189c <HAL_GetTick>
 800321e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003220:	e00a      	b.n	8003238 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003222:	f7fe fb3b 	bl	800189c <HAL_GetTick>
 8003226:	4602      	mov	r2, r0
 8003228:	693b      	ldr	r3, [r7, #16]
 800322a:	1ad3      	subs	r3, r2, r3
 800322c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003230:	4293      	cmp	r3, r2
 8003232:	d901      	bls.n	8003238 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003234:	2303      	movs	r3, #3
 8003236:	e0b1      	b.n	800339c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003238:	4b4b      	ldr	r3, [pc, #300]	; (8003368 <HAL_RCC_OscConfig+0x4c4>)
 800323a:	6a1b      	ldr	r3, [r3, #32]
 800323c:	f003 0302 	and.w	r3, r3, #2
 8003240:	2b00      	cmp	r3, #0
 8003242:	d0ee      	beq.n	8003222 <HAL_RCC_OscConfig+0x37e>
 8003244:	e014      	b.n	8003270 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003246:	f7fe fb29 	bl	800189c <HAL_GetTick>
 800324a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800324c:	e00a      	b.n	8003264 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800324e:	f7fe fb25 	bl	800189c <HAL_GetTick>
 8003252:	4602      	mov	r2, r0
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	1ad3      	subs	r3, r2, r3
 8003258:	f241 3288 	movw	r2, #5000	; 0x1388
 800325c:	4293      	cmp	r3, r2
 800325e:	d901      	bls.n	8003264 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003260:	2303      	movs	r3, #3
 8003262:	e09b      	b.n	800339c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003264:	4b40      	ldr	r3, [pc, #256]	; (8003368 <HAL_RCC_OscConfig+0x4c4>)
 8003266:	6a1b      	ldr	r3, [r3, #32]
 8003268:	f003 0302 	and.w	r3, r3, #2
 800326c:	2b00      	cmp	r3, #0
 800326e:	d1ee      	bne.n	800324e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003270:	7dfb      	ldrb	r3, [r7, #23]
 8003272:	2b01      	cmp	r3, #1
 8003274:	d105      	bne.n	8003282 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003276:	4b3c      	ldr	r3, [pc, #240]	; (8003368 <HAL_RCC_OscConfig+0x4c4>)
 8003278:	69db      	ldr	r3, [r3, #28]
 800327a:	4a3b      	ldr	r2, [pc, #236]	; (8003368 <HAL_RCC_OscConfig+0x4c4>)
 800327c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003280:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	69db      	ldr	r3, [r3, #28]
 8003286:	2b00      	cmp	r3, #0
 8003288:	f000 8087 	beq.w	800339a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800328c:	4b36      	ldr	r3, [pc, #216]	; (8003368 <HAL_RCC_OscConfig+0x4c4>)
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	f003 030c 	and.w	r3, r3, #12
 8003294:	2b08      	cmp	r3, #8
 8003296:	d061      	beq.n	800335c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	69db      	ldr	r3, [r3, #28]
 800329c:	2b02      	cmp	r3, #2
 800329e:	d146      	bne.n	800332e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032a0:	4b33      	ldr	r3, [pc, #204]	; (8003370 <HAL_RCC_OscConfig+0x4cc>)
 80032a2:	2200      	movs	r2, #0
 80032a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032a6:	f7fe faf9 	bl	800189c <HAL_GetTick>
 80032aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032ac:	e008      	b.n	80032c0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032ae:	f7fe faf5 	bl	800189c <HAL_GetTick>
 80032b2:	4602      	mov	r2, r0
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	1ad3      	subs	r3, r2, r3
 80032b8:	2b02      	cmp	r3, #2
 80032ba:	d901      	bls.n	80032c0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80032bc:	2303      	movs	r3, #3
 80032be:	e06d      	b.n	800339c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032c0:	4b29      	ldr	r3, [pc, #164]	; (8003368 <HAL_RCC_OscConfig+0x4c4>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d1f0      	bne.n	80032ae <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6a1b      	ldr	r3, [r3, #32]
 80032d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80032d4:	d108      	bne.n	80032e8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80032d6:	4b24      	ldr	r3, [pc, #144]	; (8003368 <HAL_RCC_OscConfig+0x4c4>)
 80032d8:	685b      	ldr	r3, [r3, #4]
 80032da:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	689b      	ldr	r3, [r3, #8]
 80032e2:	4921      	ldr	r1, [pc, #132]	; (8003368 <HAL_RCC_OscConfig+0x4c4>)
 80032e4:	4313      	orrs	r3, r2
 80032e6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80032e8:	4b1f      	ldr	r3, [pc, #124]	; (8003368 <HAL_RCC_OscConfig+0x4c4>)
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6a19      	ldr	r1, [r3, #32]
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f8:	430b      	orrs	r3, r1
 80032fa:	491b      	ldr	r1, [pc, #108]	; (8003368 <HAL_RCC_OscConfig+0x4c4>)
 80032fc:	4313      	orrs	r3, r2
 80032fe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003300:	4b1b      	ldr	r3, [pc, #108]	; (8003370 <HAL_RCC_OscConfig+0x4cc>)
 8003302:	2201      	movs	r2, #1
 8003304:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003306:	f7fe fac9 	bl	800189c <HAL_GetTick>
 800330a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800330c:	e008      	b.n	8003320 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800330e:	f7fe fac5 	bl	800189c <HAL_GetTick>
 8003312:	4602      	mov	r2, r0
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	1ad3      	subs	r3, r2, r3
 8003318:	2b02      	cmp	r3, #2
 800331a:	d901      	bls.n	8003320 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800331c:	2303      	movs	r3, #3
 800331e:	e03d      	b.n	800339c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003320:	4b11      	ldr	r3, [pc, #68]	; (8003368 <HAL_RCC_OscConfig+0x4c4>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003328:	2b00      	cmp	r3, #0
 800332a:	d0f0      	beq.n	800330e <HAL_RCC_OscConfig+0x46a>
 800332c:	e035      	b.n	800339a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800332e:	4b10      	ldr	r3, [pc, #64]	; (8003370 <HAL_RCC_OscConfig+0x4cc>)
 8003330:	2200      	movs	r2, #0
 8003332:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003334:	f7fe fab2 	bl	800189c <HAL_GetTick>
 8003338:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800333a:	e008      	b.n	800334e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800333c:	f7fe faae 	bl	800189c <HAL_GetTick>
 8003340:	4602      	mov	r2, r0
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	1ad3      	subs	r3, r2, r3
 8003346:	2b02      	cmp	r3, #2
 8003348:	d901      	bls.n	800334e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800334a:	2303      	movs	r3, #3
 800334c:	e026      	b.n	800339c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800334e:	4b06      	ldr	r3, [pc, #24]	; (8003368 <HAL_RCC_OscConfig+0x4c4>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003356:	2b00      	cmp	r3, #0
 8003358:	d1f0      	bne.n	800333c <HAL_RCC_OscConfig+0x498>
 800335a:	e01e      	b.n	800339a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	69db      	ldr	r3, [r3, #28]
 8003360:	2b01      	cmp	r3, #1
 8003362:	d107      	bne.n	8003374 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	e019      	b.n	800339c <HAL_RCC_OscConfig+0x4f8>
 8003368:	40021000 	.word	0x40021000
 800336c:	40007000 	.word	0x40007000
 8003370:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003374:	4b0b      	ldr	r3, [pc, #44]	; (80033a4 <HAL_RCC_OscConfig+0x500>)
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6a1b      	ldr	r3, [r3, #32]
 8003384:	429a      	cmp	r2, r3
 8003386:	d106      	bne.n	8003396 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003392:	429a      	cmp	r2, r3
 8003394:	d001      	beq.n	800339a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	e000      	b.n	800339c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800339a:	2300      	movs	r3, #0
}
 800339c:	4618      	mov	r0, r3
 800339e:	3718      	adds	r7, #24
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd80      	pop	{r7, pc}
 80033a4:	40021000 	.word	0x40021000

080033a8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b084      	sub	sp, #16
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
 80033b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d101      	bne.n	80033bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033b8:	2301      	movs	r3, #1
 80033ba:	e0d0      	b.n	800355e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80033bc:	4b6a      	ldr	r3, [pc, #424]	; (8003568 <HAL_RCC_ClockConfig+0x1c0>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f003 0307 	and.w	r3, r3, #7
 80033c4:	683a      	ldr	r2, [r7, #0]
 80033c6:	429a      	cmp	r2, r3
 80033c8:	d910      	bls.n	80033ec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033ca:	4b67      	ldr	r3, [pc, #412]	; (8003568 <HAL_RCC_ClockConfig+0x1c0>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f023 0207 	bic.w	r2, r3, #7
 80033d2:	4965      	ldr	r1, [pc, #404]	; (8003568 <HAL_RCC_ClockConfig+0x1c0>)
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	4313      	orrs	r3, r2
 80033d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033da:	4b63      	ldr	r3, [pc, #396]	; (8003568 <HAL_RCC_ClockConfig+0x1c0>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f003 0307 	and.w	r3, r3, #7
 80033e2:	683a      	ldr	r2, [r7, #0]
 80033e4:	429a      	cmp	r2, r3
 80033e6:	d001      	beq.n	80033ec <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	e0b8      	b.n	800355e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 0302 	and.w	r3, r3, #2
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d020      	beq.n	800343a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	f003 0304 	and.w	r3, r3, #4
 8003400:	2b00      	cmp	r3, #0
 8003402:	d005      	beq.n	8003410 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003404:	4b59      	ldr	r3, [pc, #356]	; (800356c <HAL_RCC_ClockConfig+0x1c4>)
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	4a58      	ldr	r2, [pc, #352]	; (800356c <HAL_RCC_ClockConfig+0x1c4>)
 800340a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800340e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f003 0308 	and.w	r3, r3, #8
 8003418:	2b00      	cmp	r3, #0
 800341a:	d005      	beq.n	8003428 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800341c:	4b53      	ldr	r3, [pc, #332]	; (800356c <HAL_RCC_ClockConfig+0x1c4>)
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	4a52      	ldr	r2, [pc, #328]	; (800356c <HAL_RCC_ClockConfig+0x1c4>)
 8003422:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003426:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003428:	4b50      	ldr	r3, [pc, #320]	; (800356c <HAL_RCC_ClockConfig+0x1c4>)
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	494d      	ldr	r1, [pc, #308]	; (800356c <HAL_RCC_ClockConfig+0x1c4>)
 8003436:	4313      	orrs	r3, r2
 8003438:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f003 0301 	and.w	r3, r3, #1
 8003442:	2b00      	cmp	r3, #0
 8003444:	d040      	beq.n	80034c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	2b01      	cmp	r3, #1
 800344c:	d107      	bne.n	800345e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800344e:	4b47      	ldr	r3, [pc, #284]	; (800356c <HAL_RCC_ClockConfig+0x1c4>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003456:	2b00      	cmp	r3, #0
 8003458:	d115      	bne.n	8003486 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	e07f      	b.n	800355e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	2b02      	cmp	r3, #2
 8003464:	d107      	bne.n	8003476 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003466:	4b41      	ldr	r3, [pc, #260]	; (800356c <HAL_RCC_ClockConfig+0x1c4>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800346e:	2b00      	cmp	r3, #0
 8003470:	d109      	bne.n	8003486 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e073      	b.n	800355e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003476:	4b3d      	ldr	r3, [pc, #244]	; (800356c <HAL_RCC_ClockConfig+0x1c4>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 0302 	and.w	r3, r3, #2
 800347e:	2b00      	cmp	r3, #0
 8003480:	d101      	bne.n	8003486 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e06b      	b.n	800355e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003486:	4b39      	ldr	r3, [pc, #228]	; (800356c <HAL_RCC_ClockConfig+0x1c4>)
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	f023 0203 	bic.w	r2, r3, #3
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	4936      	ldr	r1, [pc, #216]	; (800356c <HAL_RCC_ClockConfig+0x1c4>)
 8003494:	4313      	orrs	r3, r2
 8003496:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003498:	f7fe fa00 	bl	800189c <HAL_GetTick>
 800349c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800349e:	e00a      	b.n	80034b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034a0:	f7fe f9fc 	bl	800189c <HAL_GetTick>
 80034a4:	4602      	mov	r2, r0
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	1ad3      	subs	r3, r2, r3
 80034aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d901      	bls.n	80034b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034b2:	2303      	movs	r3, #3
 80034b4:	e053      	b.n	800355e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034b6:	4b2d      	ldr	r3, [pc, #180]	; (800356c <HAL_RCC_ClockConfig+0x1c4>)
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	f003 020c 	and.w	r2, r3, #12
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	009b      	lsls	r3, r3, #2
 80034c4:	429a      	cmp	r2, r3
 80034c6:	d1eb      	bne.n	80034a0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80034c8:	4b27      	ldr	r3, [pc, #156]	; (8003568 <HAL_RCC_ClockConfig+0x1c0>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f003 0307 	and.w	r3, r3, #7
 80034d0:	683a      	ldr	r2, [r7, #0]
 80034d2:	429a      	cmp	r2, r3
 80034d4:	d210      	bcs.n	80034f8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034d6:	4b24      	ldr	r3, [pc, #144]	; (8003568 <HAL_RCC_ClockConfig+0x1c0>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f023 0207 	bic.w	r2, r3, #7
 80034de:	4922      	ldr	r1, [pc, #136]	; (8003568 <HAL_RCC_ClockConfig+0x1c0>)
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	4313      	orrs	r3, r2
 80034e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034e6:	4b20      	ldr	r3, [pc, #128]	; (8003568 <HAL_RCC_ClockConfig+0x1c0>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 0307 	and.w	r3, r3, #7
 80034ee:	683a      	ldr	r2, [r7, #0]
 80034f0:	429a      	cmp	r2, r3
 80034f2:	d001      	beq.n	80034f8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80034f4:	2301      	movs	r3, #1
 80034f6:	e032      	b.n	800355e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f003 0304 	and.w	r3, r3, #4
 8003500:	2b00      	cmp	r3, #0
 8003502:	d008      	beq.n	8003516 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003504:	4b19      	ldr	r3, [pc, #100]	; (800356c <HAL_RCC_ClockConfig+0x1c4>)
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	4916      	ldr	r1, [pc, #88]	; (800356c <HAL_RCC_ClockConfig+0x1c4>)
 8003512:	4313      	orrs	r3, r2
 8003514:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 0308 	and.w	r3, r3, #8
 800351e:	2b00      	cmp	r3, #0
 8003520:	d009      	beq.n	8003536 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003522:	4b12      	ldr	r3, [pc, #72]	; (800356c <HAL_RCC_ClockConfig+0x1c4>)
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	691b      	ldr	r3, [r3, #16]
 800352e:	00db      	lsls	r3, r3, #3
 8003530:	490e      	ldr	r1, [pc, #56]	; (800356c <HAL_RCC_ClockConfig+0x1c4>)
 8003532:	4313      	orrs	r3, r2
 8003534:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003536:	f000 f821 	bl	800357c <HAL_RCC_GetSysClockFreq>
 800353a:	4602      	mov	r2, r0
 800353c:	4b0b      	ldr	r3, [pc, #44]	; (800356c <HAL_RCC_ClockConfig+0x1c4>)
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	091b      	lsrs	r3, r3, #4
 8003542:	f003 030f 	and.w	r3, r3, #15
 8003546:	490a      	ldr	r1, [pc, #40]	; (8003570 <HAL_RCC_ClockConfig+0x1c8>)
 8003548:	5ccb      	ldrb	r3, [r1, r3]
 800354a:	fa22 f303 	lsr.w	r3, r2, r3
 800354e:	4a09      	ldr	r2, [pc, #36]	; (8003574 <HAL_RCC_ClockConfig+0x1cc>)
 8003550:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003552:	4b09      	ldr	r3, [pc, #36]	; (8003578 <HAL_RCC_ClockConfig+0x1d0>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4618      	mov	r0, r3
 8003558:	f7fe f95e 	bl	8001818 <HAL_InitTick>

  return HAL_OK;
 800355c:	2300      	movs	r3, #0
}
 800355e:	4618      	mov	r0, r3
 8003560:	3710      	adds	r7, #16
 8003562:	46bd      	mov	sp, r7
 8003564:	bd80      	pop	{r7, pc}
 8003566:	bf00      	nop
 8003568:	40022000 	.word	0x40022000
 800356c:	40021000 	.word	0x40021000
 8003570:	08004480 	.word	0x08004480
 8003574:	20000020 	.word	0x20000020
 8003578:	20000024 	.word	0x20000024

0800357c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800357c:	b490      	push	{r4, r7}
 800357e:	b08a      	sub	sp, #40	; 0x28
 8003580:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003582:	4b29      	ldr	r3, [pc, #164]	; (8003628 <HAL_RCC_GetSysClockFreq+0xac>)
 8003584:	1d3c      	adds	r4, r7, #4
 8003586:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003588:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800358c:	f240 2301 	movw	r3, #513	; 0x201
 8003590:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003592:	2300      	movs	r3, #0
 8003594:	61fb      	str	r3, [r7, #28]
 8003596:	2300      	movs	r3, #0
 8003598:	61bb      	str	r3, [r7, #24]
 800359a:	2300      	movs	r3, #0
 800359c:	627b      	str	r3, [r7, #36]	; 0x24
 800359e:	2300      	movs	r3, #0
 80035a0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80035a2:	2300      	movs	r3, #0
 80035a4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80035a6:	4b21      	ldr	r3, [pc, #132]	; (800362c <HAL_RCC_GetSysClockFreq+0xb0>)
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80035ac:	69fb      	ldr	r3, [r7, #28]
 80035ae:	f003 030c 	and.w	r3, r3, #12
 80035b2:	2b04      	cmp	r3, #4
 80035b4:	d002      	beq.n	80035bc <HAL_RCC_GetSysClockFreq+0x40>
 80035b6:	2b08      	cmp	r3, #8
 80035b8:	d003      	beq.n	80035c2 <HAL_RCC_GetSysClockFreq+0x46>
 80035ba:	e02b      	b.n	8003614 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80035bc:	4b1c      	ldr	r3, [pc, #112]	; (8003630 <HAL_RCC_GetSysClockFreq+0xb4>)
 80035be:	623b      	str	r3, [r7, #32]
      break;
 80035c0:	e02b      	b.n	800361a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80035c2:	69fb      	ldr	r3, [r7, #28]
 80035c4:	0c9b      	lsrs	r3, r3, #18
 80035c6:	f003 030f 	and.w	r3, r3, #15
 80035ca:	3328      	adds	r3, #40	; 0x28
 80035cc:	443b      	add	r3, r7
 80035ce:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80035d2:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80035d4:	69fb      	ldr	r3, [r7, #28]
 80035d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d012      	beq.n	8003604 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80035de:	4b13      	ldr	r3, [pc, #76]	; (800362c <HAL_RCC_GetSysClockFreq+0xb0>)
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	0c5b      	lsrs	r3, r3, #17
 80035e4:	f003 0301 	and.w	r3, r3, #1
 80035e8:	3328      	adds	r3, #40	; 0x28
 80035ea:	443b      	add	r3, r7
 80035ec:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80035f0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	4a0e      	ldr	r2, [pc, #56]	; (8003630 <HAL_RCC_GetSysClockFreq+0xb4>)
 80035f6:	fb03 f202 	mul.w	r2, r3, r2
 80035fa:	69bb      	ldr	r3, [r7, #24]
 80035fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003600:	627b      	str	r3, [r7, #36]	; 0x24
 8003602:	e004      	b.n	800360e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003604:	697b      	ldr	r3, [r7, #20]
 8003606:	4a0b      	ldr	r2, [pc, #44]	; (8003634 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003608:	fb02 f303 	mul.w	r3, r2, r3
 800360c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800360e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003610:	623b      	str	r3, [r7, #32]
      break;
 8003612:	e002      	b.n	800361a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003614:	4b06      	ldr	r3, [pc, #24]	; (8003630 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003616:	623b      	str	r3, [r7, #32]
      break;
 8003618:	bf00      	nop
    }
  }
  return sysclockfreq;
 800361a:	6a3b      	ldr	r3, [r7, #32]
}
 800361c:	4618      	mov	r0, r3
 800361e:	3728      	adds	r7, #40	; 0x28
 8003620:	46bd      	mov	sp, r7
 8003622:	bc90      	pop	{r4, r7}
 8003624:	4770      	bx	lr
 8003626:	bf00      	nop
 8003628:	08004370 	.word	0x08004370
 800362c:	40021000 	.word	0x40021000
 8003630:	007a1200 	.word	0x007a1200
 8003634:	003d0900 	.word	0x003d0900

08003638 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003638:	b480      	push	{r7}
 800363a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800363c:	4b02      	ldr	r3, [pc, #8]	; (8003648 <HAL_RCC_GetHCLKFreq+0x10>)
 800363e:	681b      	ldr	r3, [r3, #0]
}
 8003640:	4618      	mov	r0, r3
 8003642:	46bd      	mov	sp, r7
 8003644:	bc80      	pop	{r7}
 8003646:	4770      	bx	lr
 8003648:	20000020 	.word	0x20000020

0800364c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003650:	f7ff fff2 	bl	8003638 <HAL_RCC_GetHCLKFreq>
 8003654:	4602      	mov	r2, r0
 8003656:	4b05      	ldr	r3, [pc, #20]	; (800366c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	0a1b      	lsrs	r3, r3, #8
 800365c:	f003 0307 	and.w	r3, r3, #7
 8003660:	4903      	ldr	r1, [pc, #12]	; (8003670 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003662:	5ccb      	ldrb	r3, [r1, r3]
 8003664:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003668:	4618      	mov	r0, r3
 800366a:	bd80      	pop	{r7, pc}
 800366c:	40021000 	.word	0x40021000
 8003670:	08004490 	.word	0x08004490

08003674 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003678:	f7ff ffde 	bl	8003638 <HAL_RCC_GetHCLKFreq>
 800367c:	4602      	mov	r2, r0
 800367e:	4b05      	ldr	r3, [pc, #20]	; (8003694 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	0adb      	lsrs	r3, r3, #11
 8003684:	f003 0307 	and.w	r3, r3, #7
 8003688:	4903      	ldr	r1, [pc, #12]	; (8003698 <HAL_RCC_GetPCLK2Freq+0x24>)
 800368a:	5ccb      	ldrb	r3, [r1, r3]
 800368c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003690:	4618      	mov	r0, r3
 8003692:	bd80      	pop	{r7, pc}
 8003694:	40021000 	.word	0x40021000
 8003698:	08004490 	.word	0x08004490

0800369c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800369c:	b480      	push	{r7}
 800369e:	b085      	sub	sp, #20
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80036a4:	4b0a      	ldr	r3, [pc, #40]	; (80036d0 <RCC_Delay+0x34>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a0a      	ldr	r2, [pc, #40]	; (80036d4 <RCC_Delay+0x38>)
 80036aa:	fba2 2303 	umull	r2, r3, r2, r3
 80036ae:	0a5b      	lsrs	r3, r3, #9
 80036b0:	687a      	ldr	r2, [r7, #4]
 80036b2:	fb02 f303 	mul.w	r3, r2, r3
 80036b6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80036b8:	bf00      	nop
  }
  while (Delay --);
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	1e5a      	subs	r2, r3, #1
 80036be:	60fa      	str	r2, [r7, #12]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d1f9      	bne.n	80036b8 <RCC_Delay+0x1c>
}
 80036c4:	bf00      	nop
 80036c6:	bf00      	nop
 80036c8:	3714      	adds	r7, #20
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bc80      	pop	{r7}
 80036ce:	4770      	bx	lr
 80036d0:	20000020 	.word	0x20000020
 80036d4:	10624dd3 	.word	0x10624dd3

080036d8 <HAL_USART_Init>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b082      	sub	sp, #8
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d101      	bne.n	80036ea <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	e033      	b.n	8003752 <HAL_USART_Init+0x7a>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d106      	bne.n	8003704 <HAL_USART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2200      	movs	r2, #0
 80036fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 80036fe:	6878      	ldr	r0, [r7, #4]
 8003700:	f7fd ff8c 	bl	800161c <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2202      	movs	r2, #2
 8003708:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the USART Communication parameters */
  USART_SetConfig(husart);
 800370c:	6878      	ldr	r0, [r7, #4]
 800370e:	f000 fb61 	bl	8003dd4 <USART_SetConfig>

  /* In USART mode, the following bits must be kept cleared:
     - LINEN bit in the USART_CR2 register
     - HDSEL, SCEN and IREN bits in the USART_CR3 register */
  CLEAR_BIT(husart->Instance->CR2, USART_CR2_LINEN);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	691a      	ldr	r2, [r3, #16]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003720:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	695a      	ldr	r2, [r3, #20]
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003730:	615a      	str	r2, [r3, #20]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	68da      	ldr	r2, [r3, #12]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003740:	60da      	str	r2, [r3, #12]

  /* Initialize the USART state */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2200      	movs	r2, #0
 8003746:	641a      	str	r2, [r3, #64]	; 0x40
  husart->State = HAL_USART_STATE_READY;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2201      	movs	r2, #1
 800374c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003750:	2300      	movs	r3, #0
}
 8003752:	4618      	mov	r0, r3
 8003754:	3708      	adds	r7, #8
 8003756:	46bd      	mov	sp, r7
 8003758:	bd80      	pop	{r7, pc}
	...

0800375c <HAL_USART_IRQHandler>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
void HAL_USART_IRQHandler(USART_HandleTypeDef *husart)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b088      	sub	sp, #32
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(husart->Instance->SR);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its   = READ_REG(husart->Instance->CR1);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	68db      	ldr	r3, [r3, #12]
 8003772:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its   = READ_REG(husart->Instance->CR3);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	695b      	ldr	r3, [r3, #20]
 800377a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800377c:	2300      	movs	r3, #0
 800377e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8003780:	2300      	movs	r3, #0
 8003782:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003784:	69fb      	ldr	r3, [r7, #28]
 8003786:	f003 030f 	and.w	r3, r3, #15
 800378a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d117      	bne.n	80037c2 <HAL_USART_IRQHandler+0x66>
  {
    /* USART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003792:	69fb      	ldr	r3, [r7, #28]
 8003794:	f003 0320 	and.w	r3, r3, #32
 8003798:	2b00      	cmp	r3, #0
 800379a:	d012      	beq.n	80037c2 <HAL_USART_IRQHandler+0x66>
 800379c:	69bb      	ldr	r3, [r7, #24]
 800379e:	f003 0320 	and.w	r3, r3, #32
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d00d      	beq.n	80037c2 <HAL_USART_IRQHandler+0x66>
    {
      if (husart->State == HAL_USART_STATE_BUSY_RX)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	2b22      	cmp	r3, #34	; 0x22
 80037b0:	d103      	bne.n	80037ba <HAL_USART_IRQHandler+0x5e>
      {
        USART_Receive_IT(husart);
 80037b2:	6878      	ldr	r0, [r7, #4]
 80037b4:	f000 f9b4 	bl	8003b20 <USART_Receive_IT>
      }
      else
      {
        USART_TransmitReceive_IT(husart);
      }
      return;
 80037b8:	e0e9      	b.n	800398e <HAL_USART_IRQHandler+0x232>
        USART_TransmitReceive_IT(husart);
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f000 fa36 	bl	8003c2c <USART_TransmitReceive_IT>
      return;
 80037c0:	e0e5      	b.n	800398e <HAL_USART_IRQHandler+0x232>
    }
  }
  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	f000 80bb 	beq.w	8003940 <HAL_USART_IRQHandler+0x1e4>
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	f003 0301 	and.w	r3, r3, #1
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d105      	bne.n	80037e0 <HAL_USART_IRQHandler+0x84>
 80037d4:	69bb      	ldr	r3, [r7, #24]
 80037d6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80037da:	2b00      	cmp	r3, #0
 80037dc:	f000 80b0 	beq.w	8003940 <HAL_USART_IRQHandler+0x1e4>
  {
    /* USART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80037e0:	69fb      	ldr	r3, [r7, #28]
 80037e2:	f003 0301 	and.w	r3, r3, #1
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d00a      	beq.n	8003800 <HAL_USART_IRQHandler+0xa4>
 80037ea:	69bb      	ldr	r3, [r7, #24]
 80037ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d005      	beq.n	8003800 <HAL_USART_IRQHandler+0xa4>
    {
      husart->ErrorCode |= HAL_USART_ERROR_PE;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f8:	f043 0201 	orr.w	r2, r3, #1
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* USART noise error interrupt occurred --------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003800:	69fb      	ldr	r3, [r7, #28]
 8003802:	f003 0304 	and.w	r3, r3, #4
 8003806:	2b00      	cmp	r3, #0
 8003808:	d00a      	beq.n	8003820 <HAL_USART_IRQHandler+0xc4>
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	f003 0301 	and.w	r3, r3, #1
 8003810:	2b00      	cmp	r3, #0
 8003812:	d005      	beq.n	8003820 <HAL_USART_IRQHandler+0xc4>
    {
      husart->ErrorCode |= HAL_USART_ERROR_NE;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003818:	f043 0202 	orr.w	r2, r3, #2
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* USART frame error interrupt occurred --------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003820:	69fb      	ldr	r3, [r7, #28]
 8003822:	f003 0302 	and.w	r3, r3, #2
 8003826:	2b00      	cmp	r3, #0
 8003828:	d00a      	beq.n	8003840 <HAL_USART_IRQHandler+0xe4>
 800382a:	697b      	ldr	r3, [r7, #20]
 800382c:	f003 0301 	and.w	r3, r3, #1
 8003830:	2b00      	cmp	r3, #0
 8003832:	d005      	beq.n	8003840 <HAL_USART_IRQHandler+0xe4>
    {
      husart->ErrorCode |= HAL_USART_ERROR_FE;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003838:	f043 0204 	orr.w	r2, r3, #4
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* USART Over-Run interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8003840:	69fb      	ldr	r3, [r7, #28]
 8003842:	f003 0308 	and.w	r3, r3, #8
 8003846:	2b00      	cmp	r3, #0
 8003848:	d00f      	beq.n	800386a <HAL_USART_IRQHandler+0x10e>
 800384a:	69bb      	ldr	r3, [r7, #24]
 800384c:	f003 0320 	and.w	r3, r3, #32
 8003850:	2b00      	cmp	r3, #0
 8003852:	d104      	bne.n	800385e <HAL_USART_IRQHandler+0x102>
 8003854:	697b      	ldr	r3, [r7, #20]
 8003856:	f003 0301 	and.w	r3, r3, #1
 800385a:	2b00      	cmp	r3, #0
 800385c:	d005      	beq.n	800386a <HAL_USART_IRQHandler+0x10e>
    {
      husart->ErrorCode |= HAL_USART_ERROR_ORE;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003862:	f043 0208 	orr.w	r2, r3, #8
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	641a      	str	r2, [r3, #64]	; 0x40
    }

    if (husart->ErrorCode != HAL_USART_ERROR_NONE)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800386e:	2b00      	cmp	r3, #0
 8003870:	f000 808c 	beq.w	800398c <HAL_USART_IRQHandler+0x230>
    {
      /* USART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003874:	69fb      	ldr	r3, [r7, #28]
 8003876:	f003 0320 	and.w	r3, r3, #32
 800387a:	2b00      	cmp	r3, #0
 800387c:	d011      	beq.n	80038a2 <HAL_USART_IRQHandler+0x146>
 800387e:	69bb      	ldr	r3, [r7, #24]
 8003880:	f003 0320 	and.w	r3, r3, #32
 8003884:	2b00      	cmp	r3, #0
 8003886:	d00c      	beq.n	80038a2 <HAL_USART_IRQHandler+0x146>
      {
        if (husart->State == HAL_USART_STATE_BUSY_RX)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800388e:	b2db      	uxtb	r3, r3
 8003890:	2b22      	cmp	r3, #34	; 0x22
 8003892:	d103      	bne.n	800389c <HAL_USART_IRQHandler+0x140>
        {
          USART_Receive_IT(husart);
 8003894:	6878      	ldr	r0, [r7, #4]
 8003896:	f000 f943 	bl	8003b20 <USART_Receive_IT>
 800389a:	e002      	b.n	80038a2 <HAL_USART_IRQHandler+0x146>
        }
        else
        {
          USART_TransmitReceive_IT(husart);
 800389c:	6878      	ldr	r0, [r7, #4]
 800389e:	f000 f9c5 	bl	8003c2c <USART_TransmitReceive_IT>
        }
      }
      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
      consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	695b      	ldr	r3, [r3, #20]
 80038a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	bf14      	ite	ne
 80038b0:	2301      	movne	r3, #1
 80038b2:	2300      	moveq	r3, #0
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	60fb      	str	r3, [r7, #12]
      if (((husart->ErrorCode & HAL_USART_ERROR_ORE) != RESET) || dmarequest)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038bc:	f003 0308 	and.w	r3, r3, #8
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d102      	bne.n	80038ca <HAL_USART_IRQHandler+0x16e>
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d031      	beq.n	800392e <HAL_USART_IRQHandler+0x1d2>
      {
        /* Set the USART state ready to be able to start again the process,
        Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        USART_EndRxTransfer(husart);
 80038ca:	6878      	ldr	r0, [r7, #4]
 80038cc:	f000 f888 	bl	80039e0 <USART_EndRxTransfer>

        /* Disable the USART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	695b      	ldr	r3, [r3, #20]
 80038d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d023      	beq.n	8003926 <HAL_USART_IRQHandler+0x1ca>
        {
          CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAR);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	695a      	ldr	r2, [r3, #20]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80038ec:	615a      	str	r2, [r3, #20]

          /* Abort the USART DMA Rx channel */
          if (husart->hdmarx != NULL)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d013      	beq.n	800391e <HAL_USART_IRQHandler+0x1c2>
          {
            /* Set the USART DMA Abort callback :
            will lead to call HAL_USART_ErrorCallback() at end of DMA abort procedure */
            husart->hdmarx->XferAbortCallback = USART_DMAAbortOnError;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038fa:	4a26      	ldr	r2, [pc, #152]	; (8003994 <HAL_USART_IRQHandler+0x238>)
 80038fc:	635a      	str	r2, [r3, #52]	; 0x34

            if (HAL_DMA_Abort_IT(husart->hdmarx) != HAL_OK)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003902:	4618      	mov	r0, r3
 8003904:	f7fe f906 	bl	8001b14 <HAL_DMA_Abort_IT>
 8003908:	4603      	mov	r3, r0
 800390a:	2b00      	cmp	r3, #0
 800390c:	d016      	beq.n	800393c <HAL_USART_IRQHandler+0x1e0>
            {
              /* Call Directly XferAbortCallback function in case of error */
              husart->hdmarx->XferAbortCallback(husart->hdmarx);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003912:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003914:	687a      	ldr	r2, [r7, #4]
 8003916:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003918:	4610      	mov	r0, r2
 800391a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800391c:	e00e      	b.n	800393c <HAL_USART_IRQHandler+0x1e0>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
            /* Call registered Error Callback */
            husart->ErrorCallback(husart);
#else
            /* Call legacy weak Error Callback */
            HAL_USART_ErrorCallback(husart);
 800391e:	6878      	ldr	r0, [r7, #4]
 8003920:	f000 f855 	bl	80039ce <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 8003924:	e00a      	b.n	800393c <HAL_USART_IRQHandler+0x1e0>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
          /* Call registered Error Callback */
          husart->ErrorCallback(husart);
#else
          /* Call legacy weak Error Callback */
          HAL_USART_ErrorCallback(husart);
 8003926:	6878      	ldr	r0, [r7, #4]
 8003928:	f000 f851 	bl	80039ce <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800392c:	e006      	b.n	800393c <HAL_USART_IRQHandler+0x1e0>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
        /* Call registered Error Callback */
        husart->ErrorCallback(husart);
#else
        /* Call legacy weak Error Callback */
        HAL_USART_ErrorCallback(husart);
 800392e:	6878      	ldr	r0, [r7, #4]
 8003930:	f000 f84d 	bl	80039ce <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
        husart->ErrorCode = HAL_USART_ERROR_NONE;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2200      	movs	r2, #0
 8003938:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800393a:	e027      	b.n	800398c <HAL_USART_IRQHandler+0x230>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800393c:	bf00      	nop
    return;
 800393e:	e025      	b.n	800398c <HAL_USART_IRQHandler+0x230>
  }

  /* USART in mode Transmitter -----------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003940:	69fb      	ldr	r3, [r7, #28]
 8003942:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003946:	2b00      	cmp	r3, #0
 8003948:	d012      	beq.n	8003970 <HAL_USART_IRQHandler+0x214>
 800394a:	69bb      	ldr	r3, [r7, #24]
 800394c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003950:	2b00      	cmp	r3, #0
 8003952:	d00d      	beq.n	8003970 <HAL_USART_IRQHandler+0x214>
  {
    if (husart->State == HAL_USART_STATE_BUSY_TX)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800395a:	b2db      	uxtb	r3, r3
 800395c:	2b12      	cmp	r3, #18
 800395e:	d103      	bne.n	8003968 <HAL_USART_IRQHandler+0x20c>
    {
      USART_Transmit_IT(husart);
 8003960:	6878      	ldr	r0, [r7, #4]
 8003962:	f000 f86e 	bl	8003a42 <USART_Transmit_IT>
    }
    else
    {
      USART_TransmitReceive_IT(husart);
    }
    return;
 8003966:	e012      	b.n	800398e <HAL_USART_IRQHandler+0x232>
      USART_TransmitReceive_IT(husart);
 8003968:	6878      	ldr	r0, [r7, #4]
 800396a:	f000 f95f 	bl	8003c2c <USART_TransmitReceive_IT>
    return;
 800396e:	e00e      	b.n	800398e <HAL_USART_IRQHandler+0x232>
  }

  /* USART in mode Transmitter (transmission end) ----------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003970:	69fb      	ldr	r3, [r7, #28]
 8003972:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003976:	2b00      	cmp	r3, #0
 8003978:	d009      	beq.n	800398e <HAL_USART_IRQHandler+0x232>
 800397a:	69bb      	ldr	r3, [r7, #24]
 800397c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003980:	2b00      	cmp	r3, #0
 8003982:	d004      	beq.n	800398e <HAL_USART_IRQHandler+0x232>
  {
    USART_EndTransmit_IT(husart);
 8003984:	6878      	ldr	r0, [r7, #4]
 8003986:	f000 f8ab 	bl	8003ae0 <USART_EndTransmit_IT>
    return;
 800398a:	e000      	b.n	800398e <HAL_USART_IRQHandler+0x232>
    return;
 800398c:	bf00      	nop
  }
}
 800398e:	3720      	adds	r7, #32
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}
 8003994:	08003a1b 	.word	0x08003a1b

08003998 <HAL_USART_TxCpltCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_TxCpltCallback(USART_HandleTypeDef *husart)
{
 8003998:	b480      	push	{r7}
 800399a:	b083      	sub	sp, #12
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_TxCpltCallback could be implemented in the user file
   */
}
 80039a0:	bf00      	nop
 80039a2:	370c      	adds	r7, #12
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bc80      	pop	{r7}
 80039a8:	4770      	bx	lr

080039aa <HAL_USART_RxCpltCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_RxCpltCallback(USART_HandleTypeDef *husart)
{
 80039aa:	b480      	push	{r7}
 80039ac:	b083      	sub	sp, #12
 80039ae:	af00      	add	r7, sp, #0
 80039b0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_RxCpltCallback could be implemented in the user file
   */
}
 80039b2:	bf00      	nop
 80039b4:	370c      	adds	r7, #12
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bc80      	pop	{r7}
 80039ba:	4770      	bx	lr

080039bc <HAL_USART_TxRxCpltCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_TxRxCpltCallback(USART_HandleTypeDef *husart)
{
 80039bc:	b480      	push	{r7}
 80039be:	b083      	sub	sp, #12
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_TxRxCpltCallback could be implemented in the user file
   */
}
 80039c4:	bf00      	nop
 80039c6:	370c      	adds	r7, #12
 80039c8:	46bd      	mov	sp, r7
 80039ca:	bc80      	pop	{r7}
 80039cc:	4770      	bx	lr

080039ce <HAL_USART_ErrorCallback>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
__weak void HAL_USART_ErrorCallback(USART_HandleTypeDef *husart)
{
 80039ce:	b480      	push	{r7}
 80039d0:	b083      	sub	sp, #12
 80039d2:	af00      	add	r7, sp, #0
 80039d4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(husart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_USART_ErrorCallback could be implemented in the user file
   */
}
 80039d6:	bf00      	nop
 80039d8:	370c      	adds	r7, #12
 80039da:	46bd      	mov	sp, r7
 80039dc:	bc80      	pop	{r7}
 80039de:	4770      	bx	lr

080039e0 <USART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on USART peripheral (following error detection or Reception completion).
  * @param  husart USART handle.
  * @retval None
  */
static void USART_EndRxTransfer(USART_HandleTypeDef *husart)
{
 80039e0:	b480      	push	{r7}
 80039e2:	b083      	sub	sp, #12
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR interrupts */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	68da      	ldr	r2, [r3, #12]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80039f6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	695a      	ldr	r2, [r3, #20]
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f022 0201 	bic.w	r2, r2, #1
 8003a06:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore husart->State to Ready */
  husart->State = HAL_USART_STATE_READY;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8003a10:	bf00      	nop
 8003a12:	370c      	adds	r7, #12
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bc80      	pop	{r7}
 8003a18:	4770      	bx	lr

08003a1a <USART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void USART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003a1a:	b580      	push	{r7, lr}
 8003a1c:	b084      	sub	sp, #16
 8003a1e:	af00      	add	r7, sp, #0
 8003a20:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a26:	60fb      	str	r3, [r7, #12]
  husart->RxXferCount = 0x00U;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	865a      	strh	r2, [r3, #50]	; 0x32
  husart->TxXferCount = 0x00U;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	2200      	movs	r2, #0
 8003a32:	855a      	strh	r2, [r3, #42]	; 0x2a
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Error Callback */
  husart->ErrorCallback(husart);
#else
  /* Call legacy weak Error Callback */
  HAL_USART_ErrorCallback(husart);
 8003a34:	68f8      	ldr	r0, [r7, #12]
 8003a36:	f7ff ffca 	bl	80039ce <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 8003a3a:	bf00      	nop
 8003a3c:	3710      	adds	r7, #16
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}

08003a42 <USART_Transmit_IT>:
  *                the configuration information for the specified USART module.
  * @retval HAL status
  * @note   The USART errors are not managed to avoid the overrun error.
  */
static HAL_StatusTypeDef USART_Transmit_IT(USART_HandleTypeDef *husart)
{
 8003a42:	b480      	push	{r7}
 8003a44:	b085      	sub	sp, #20
 8003a46:	af00      	add	r7, sp, #0
 8003a48:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  if (husart->State == HAL_USART_STATE_BUSY_TX)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	2b12      	cmp	r3, #18
 8003a54:	d13e      	bne.n	8003ad4 <USART_Transmit_IT+0x92>
  {
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	689b      	ldr	r3, [r3, #8]
 8003a5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a5e:	d114      	bne.n	8003a8a <USART_Transmit_IT+0x48>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	691b      	ldr	r3, [r3, #16]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d110      	bne.n	8003a8a <USART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) husart->pTxBuffPtr;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a6c:	60fb      	str	r3, [r7, #12]
      husart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	881b      	ldrh	r3, [r3, #0]
 8003a72:	461a      	mov	r2, r3
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a7c:	605a      	str	r2, [r3, #4]
      husart->pTxBuffPtr += 2U;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a82:	1c9a      	adds	r2, r3, #2
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	625a      	str	r2, [r3, #36]	; 0x24
 8003a88:	e008      	b.n	8003a9c <USART_Transmit_IT+0x5a>
    }
    else
    {
      husart->Instance->DR = (uint8_t)(*husart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a8e:	1c59      	adds	r1, r3, #1
 8003a90:	687a      	ldr	r2, [r7, #4]
 8003a92:	6251      	str	r1, [r2, #36]	; 0x24
 8003a94:	781a      	ldrb	r2, [r3, #0]
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	605a      	str	r2, [r3, #4]
    }

    if (--husart->TxXferCount == 0U)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003aa0:	b29b      	uxth	r3, r3
 8003aa2:	3b01      	subs	r3, #1
 8003aa4:	b29b      	uxth	r3, r3
 8003aa6:	687a      	ldr	r2, [r7, #4]
 8003aa8:	4619      	mov	r1, r3
 8003aaa:	8551      	strh	r1, [r2, #42]	; 0x2a
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d10f      	bne.n	8003ad0 <USART_Transmit_IT+0x8e>
    {
      /* Disable the USART Transmit data register empty Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_TXEIE);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	68da      	ldr	r2, [r3, #12]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003abe:	60da      	str	r2, [r3, #12]

      /* Enable the USART Transmit Complete Interrupt */
      SET_BIT(husart->Instance->CR1, USART_CR1_TCIE);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	68da      	ldr	r2, [r3, #12]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ace:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	e000      	b.n	8003ad6 <USART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003ad4:	2302      	movs	r3, #2
  }
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	3714      	adds	r7, #20
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bc80      	pop	{r7}
 8003ade:	4770      	bx	lr

08003ae0 <USART_EndTransmit_IT>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_EndTransmit_IT(USART_HandleTypeDef *husart)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b082      	sub	sp, #8
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  /* Disable the USART Transmit Complete Interrupt */
  CLEAR_BIT(husart->Instance->CR1, USART_CR1_TCIE);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	68da      	ldr	r2, [r3, #12]
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003af6:	60da      	str	r2, [r3, #12]

  /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
  CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	695a      	ldr	r2, [r3, #20]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f022 0201 	bic.w	r2, r2, #1
 8003b06:	615a      	str	r2, [r3, #20]

  husart->State = HAL_USART_STATE_READY;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Tx Complete Callback */
  husart->TxCpltCallback(husart);
#else
  /* Call legacy weak Tx Complete Callback */
  HAL_USART_TxCpltCallback(husart);
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	f7ff ff41 	bl	8003998 <HAL_USART_TxCpltCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003b16:	2300      	movs	r3, #0
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3708      	adds	r7, #8
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}

08003b20 <USART_Receive_IT>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_Receive_IT(USART_HandleTypeDef *husart)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b084      	sub	sp, #16
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  if (husart->State == HAL_USART_STATE_BUSY_RX)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b2e:	b2db      	uxtb	r3, r3
 8003b30:	2b22      	cmp	r3, #34	; 0x22
 8003b32:	d176      	bne.n	8003c22 <USART_Receive_IT+0x102>
  {
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b3c:	d117      	bne.n	8003b6e <USART_Receive_IT+0x4e>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	691b      	ldr	r3, [r3, #16]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d113      	bne.n	8003b6e <USART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 8003b46:	2300      	movs	r3, #0
 8003b48:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) husart->pRxBuffPtr;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b4e:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(husart->Instance->DR & (uint16_t)0x01FF);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	b29b      	uxth	r3, r3
 8003b58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b5c:	b29a      	uxth	r2, r3
 8003b5e:	68bb      	ldr	r3, [r7, #8]
 8003b60:	801a      	strh	r2, [r3, #0]
      husart->pRxBuffPtr += 2U;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b66:	1c9a      	adds	r2, r3, #2
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	62da      	str	r2, [r3, #44]	; 0x2c
 8003b6c:	e026      	b.n	8003bbc <USART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) husart->pRxBuffPtr;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b72:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8003b74:	2300      	movs	r3, #0
 8003b76:	60bb      	str	r3, [r7, #8]

      if ((husart->Init.WordLength == USART_WORDLENGTH_9B) || ((husart->Init.WordLength == USART_WORDLENGTH_8B) && (husart->Init.Parity == USART_PARITY_NONE)))
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b80:	d007      	beq.n	8003b92 <USART_Receive_IT+0x72>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	689b      	ldr	r3, [r3, #8]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d10a      	bne.n	8003ba0 <USART_Receive_IT+0x80>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	691b      	ldr	r3, [r3, #16]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d106      	bne.n	8003ba0 <USART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(husart->Instance->DR & (uint8_t)0x00FF);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	b2da      	uxtb	r2, r3
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	701a      	strb	r2, [r3, #0]
 8003b9e:	e008      	b.n	8003bb2 <USART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(husart->Instance->DR & (uint8_t)0x007F);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	b2db      	uxtb	r3, r3
 8003ba8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003bac:	b2da      	uxtb	r2, r3
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	701a      	strb	r2, [r3, #0]
      }

      husart->pRxBuffPtr += 1U;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bb6:	1c5a      	adds	r2, r3, #1
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	62da      	str	r2, [r3, #44]	; 0x2c
    }

    husart->RxXferCount--;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003bc0:	b29b      	uxth	r3, r3
 8003bc2:	3b01      	subs	r3, #1
 8003bc4:	b29a      	uxth	r2, r3
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	865a      	strh	r2, [r3, #50]	; 0x32

    if (husart->RxXferCount == 0U)
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003bce:	b29b      	uxth	r3, r3
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d120      	bne.n	8003c16 <USART_Receive_IT+0xf6>
    {
      /* Disable the USART RXNE Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_RXNEIE);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	68da      	ldr	r2, [r3, #12]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f022 0220 	bic.w	r2, r2, #32
 8003be2:	60da      	str	r2, [r3, #12]

      /* Disable the USART Parity Error Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_PEIE);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	68da      	ldr	r2, [r3, #12]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003bf2:	60da      	str	r2, [r3, #12]

      /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	695a      	ldr	r2, [r3, #20]
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f022 0201 	bic.w	r2, r2, #1
 8003c02:	615a      	str	r2, [r3, #20]

      husart->State = HAL_USART_STATE_READY;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2201      	movs	r2, #1
 8003c08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
      /* Call registered Rx Complete Callback */
      husart->RxCpltCallback(husart);
#else
      /* Call legacy weak Rx Complete Callback */
      HAL_USART_RxCpltCallback(husart);
 8003c0c:	6878      	ldr	r0, [r7, #4]
 8003c0e:	f7ff fecc 	bl	80039aa <HAL_USART_RxCpltCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */

      return HAL_OK;
 8003c12:	2300      	movs	r3, #0
 8003c14:	e006      	b.n	8003c24 <USART_Receive_IT+0x104>
    else
    {
      /* Send dummy byte in order to generate the clock for the slave to send the next data.
      * Whatever the frame length (7, 8 or 9-bit long), the same dummy value
      * can be written for all the cases. */
      husart->Instance->DR = (DUMMY_DATA & (uint16_t)0x0FF);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	22ff      	movs	r2, #255	; 0xff
 8003c1c:	605a      	str	r2, [r3, #4]
    }
    return HAL_OK;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	e000      	b.n	8003c24 <USART_Receive_IT+0x104>
  }
  else
  {
    return HAL_BUSY;
 8003c22:	2302      	movs	r3, #2
  }
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	3710      	adds	r7, #16
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}

08003c2c <USART_TransmitReceive_IT>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_TransmitReceive_IT(USART_HandleTypeDef *husart)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b084      	sub	sp, #16
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  if (husart->State == HAL_USART_STATE_BUSY_TX_RX)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c3a:	b2db      	uxtb	r3, r3
 8003c3c:	2b32      	cmp	r3, #50	; 0x32
 8003c3e:	f040 80c4 	bne.w	8003dca <USART_TransmitReceive_IT+0x19e>
  {
    if (husart->TxXferCount != 0x00U)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c46:	b29b      	uxth	r3, r3
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d03f      	beq.n	8003ccc <USART_TransmitReceive_IT+0xa0>
    {
      if (__HAL_USART_GET_FLAG(husart, USART_FLAG_TXE) != RESET)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c56:	2b80      	cmp	r3, #128	; 0x80
 8003c58:	d138      	bne.n	8003ccc <USART_TransmitReceive_IT+0xa0>
      {
        if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	689b      	ldr	r3, [r3, #8]
 8003c5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c62:	d116      	bne.n	8003c92 <USART_TransmitReceive_IT+0x66>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	691b      	ldr	r3, [r3, #16]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d112      	bne.n	8003c92 <USART_TransmitReceive_IT+0x66>
        {
          pdata8bits  = NULL;
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	60fb      	str	r3, [r7, #12]
          pdata16bits = (uint16_t *) husart->pTxBuffPtr;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c74:	60bb      	str	r3, [r7, #8]
          husart->Instance->DR = (uint16_t)(*pdata16bits & (uint16_t)0x01FF);
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	881b      	ldrh	r3, [r3, #0]
 8003c7a:	461a      	mov	r2, r3
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c84:	605a      	str	r2, [r3, #4]
          husart->pTxBuffPtr += 2U;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c8a:	1c9a      	adds	r2, r3, #2
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	625a      	str	r2, [r3, #36]	; 0x24
 8003c90:	e008      	b.n	8003ca4 <USART_TransmitReceive_IT+0x78>
        }
        else
        {
          husart->Instance->DR = (uint8_t)(*husart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c96:	1c59      	adds	r1, r3, #1
 8003c98:	687a      	ldr	r2, [r7, #4]
 8003c9a:	6251      	str	r1, [r2, #36]	; 0x24
 8003c9c:	781a      	ldrb	r2, [r3, #0]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	605a      	str	r2, [r3, #4]
        }

        husart->TxXferCount--;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ca8:	b29b      	uxth	r3, r3
 8003caa:	3b01      	subs	r3, #1
 8003cac:	b29a      	uxth	r2, r3
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	855a      	strh	r2, [r3, #42]	; 0x2a

        /* Check the latest data transmitted */
        if (husart->TxXferCount == 0U)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cb6:	b29b      	uxth	r3, r3
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d107      	bne.n	8003ccc <USART_TransmitReceive_IT+0xa0>
        {
          CLEAR_BIT(husart->Instance->CR1, USART_CR1_TXEIE);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	68da      	ldr	r2, [r3, #12]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003cca:	60da      	str	r2, [r3, #12]
        }
      }
    }

    if (husart->RxXferCount != 0x00U)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003cd0:	b29b      	uxth	r3, r3
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d051      	beq.n	8003d7a <USART_TransmitReceive_IT+0x14e>
    {
      if (__HAL_USART_GET_FLAG(husart, USART_FLAG_RXNE) != RESET)
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f003 0320 	and.w	r3, r3, #32
 8003ce0:	2b20      	cmp	r3, #32
 8003ce2:	d14a      	bne.n	8003d7a <USART_TransmitReceive_IT+0x14e>
      {
        if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	689b      	ldr	r3, [r3, #8]
 8003ce8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cec:	d117      	bne.n	8003d1e <USART_TransmitReceive_IT+0xf2>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	691b      	ldr	r3, [r3, #16]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d113      	bne.n	8003d1e <USART_TransmitReceive_IT+0xf2>
        {
           pdata8bits  = NULL;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	60fb      	str	r3, [r7, #12]
           pdata16bits = (uint16_t *) husart->pRxBuffPtr;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cfe:	60bb      	str	r3, [r7, #8]
           *pdata16bits = (uint16_t)(husart->Instance->DR & (uint16_t)0x01FF);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	b29b      	uxth	r3, r3
 8003d08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d0c:	b29a      	uxth	r2, r3
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	801a      	strh	r2, [r3, #0]
           husart->pRxBuffPtr += 2U;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d16:	1c9a      	adds	r2, r3, #2
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	62da      	str	r2, [r3, #44]	; 0x2c
 8003d1c:	e026      	b.n	8003d6c <USART_TransmitReceive_IT+0x140>
        }
        else
        {
          pdata8bits = (uint8_t *) husart->pRxBuffPtr;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d22:	60fb      	str	r3, [r7, #12]
          pdata16bits  = NULL;
 8003d24:	2300      	movs	r3, #0
 8003d26:	60bb      	str	r3, [r7, #8]
          if ((husart->Init.WordLength == USART_WORDLENGTH_9B) || ((husart->Init.WordLength == USART_WORDLENGTH_8B) && (husart->Init.Parity == USART_PARITY_NONE)))
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d30:	d007      	beq.n	8003d42 <USART_TransmitReceive_IT+0x116>
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	689b      	ldr	r3, [r3, #8]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d10a      	bne.n	8003d50 <USART_TransmitReceive_IT+0x124>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	691b      	ldr	r3, [r3, #16]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d106      	bne.n	8003d50 <USART_TransmitReceive_IT+0x124>
          {
            *pdata8bits = (uint8_t)(husart->Instance->DR & (uint8_t)0x00FF);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	b2da      	uxtb	r2, r3
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	701a      	strb	r2, [r3, #0]
 8003d4e:	e008      	b.n	8003d62 <USART_TransmitReceive_IT+0x136>
          }
          else
          {
            *pdata8bits = (uint8_t)(husart->Instance->DR & (uint8_t)0x007F);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	b2db      	uxtb	r3, r3
 8003d58:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d5c:	b2da      	uxtb	r2, r3
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	701a      	strb	r2, [r3, #0]
          }
          husart->pRxBuffPtr += 1U;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d66:	1c5a      	adds	r2, r3, #1
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	62da      	str	r2, [r3, #44]	; 0x2c
        }

        husart->RxXferCount--;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003d70:	b29b      	uxth	r3, r3
 8003d72:	3b01      	subs	r3, #1
 8003d74:	b29a      	uxth	r2, r3
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	865a      	strh	r2, [r3, #50]	; 0x32
      }
    }

    /* Check the latest data received */
    if (husart->RxXferCount == 0U)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003d7e:	b29b      	uxth	r3, r3
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d120      	bne.n	8003dc6 <USART_TransmitReceive_IT+0x19a>
    {
      /* Disable the USART RXNE Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_RXNEIE);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	68da      	ldr	r2, [r3, #12]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f022 0220 	bic.w	r2, r2, #32
 8003d92:	60da      	str	r2, [r3, #12]

      /* Disable the USART Parity Error Interrupt */
      CLEAR_BIT(husart->Instance->CR1, USART_CR1_PEIE);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	68da      	ldr	r2, [r3, #12]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003da2:	60da      	str	r2, [r3, #12]

      /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(husart->Instance->CR3, USART_CR3_EIE);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	695a      	ldr	r2, [r3, #20]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f022 0201 	bic.w	r2, r2, #1
 8003db2:	615a      	str	r2, [r3, #20]

      husart->State = HAL_USART_STATE_READY;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2201      	movs	r2, #1
 8003db8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
      /* Call registered Tx Rx Complete Callback */
      husart->TxRxCpltCallback(husart);
#else
      /* Call legacy weak Tx Rx Complete Callback */
      HAL_USART_TxRxCpltCallback(husart);
 8003dbc:	6878      	ldr	r0, [r7, #4]
 8003dbe:	f7ff fdfd 	bl	80039bc <HAL_USART_TxRxCpltCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */

      return HAL_OK;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	e002      	b.n	8003dcc <USART_TransmitReceive_IT+0x1a0>
    }

    return HAL_OK;
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	e000      	b.n	8003dcc <USART_TransmitReceive_IT+0x1a0>
  }
  else
  {
    return HAL_BUSY;
 8003dca:	2302      	movs	r3, #2
  }
}
 8003dcc:	4618      	mov	r0, r3
 8003dce:	3710      	adds	r7, #16
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bd80      	pop	{r7, pc}

08003dd4 <USART_SetConfig>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
static void USART_SetConfig(USART_HandleTypeDef *husart)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b084      	sub	sp, #16
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	60fb      	str	r3, [r7, #12]
  assert_param(IS_USART_PARITY(husart->Init.Parity));
  assert_param(IS_USART_MODE(husart->Init.Mode));

  /* The LBCL, CPOL and CPHA bits have to be selected when both the transmitter and the
     receiver are disabled (TE=RE=0) to ensure that the clock pulses function correctly. */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_TE | USART_CR1_RE));
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	68da      	ldr	r2, [r3, #12]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f022 020c 	bic.w	r2, r2, #12
 8003dee:	60da      	str	r2, [r3, #12]

  /*---------------------------- USART CR2 Configuration ---------------------*/
  tmpreg = husart->Instance->CR2;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	691b      	ldr	r3, [r3, #16]
 8003df6:	60fb      	str	r3, [r7, #12]
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR2_CPHA | USART_CR2_CPOL | USART_CR2_CLKEN | USART_CR2_LBCL | USART_CR2_STOP));
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003dfe:	60fb      	str	r3, [r7, #12]
  /* Configure the USART Clock, CPOL, CPHA and LastBit -----------------------*/
  /* Set CPOL bit according to husart->Init.CLKPolarity value */
  /* Set CPHA bit according to husart->Init.CLKPhase value */
  /* Set LBCL bit according to husart->Init.CLKLastBit value */
  /* Set Stop Bits: Set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	699a      	ldr	r2, [r3, #24]
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	69db      	ldr	r3, [r3, #28]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8003e08:	431a      	orrs	r2, r3
                       husart->Init.CLKPhase | husart->Init.CLKLastBit | husart->Init.StopBits);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6a1b      	ldr	r3, [r3, #32]
 8003e0e:	431a      	orrs	r2, r3
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(USART_CLOCK_ENABLE | husart->Init.CLKPolarity |
 8003e14:	431a      	orrs	r2, r3
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003e1e:	60fb      	str	r3, [r7, #12]
  /* Write to USART CR2 */
  WRITE_REG(husart->Instance->CR2, (uint32_t)tmpreg);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	68fa      	ldr	r2, [r7, #12]
 8003e26:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = husart->Instance->CR1;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	68db      	ldr	r3, [r3, #12]
 8003e2e:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE));
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003e36:	f023 030c 	bic.w	r3, r3, #12
 8003e3a:	60fb      	str	r3, [r7, #12]
  /* Configure the USART Word Length, Parity and mode:
     Set the M bits according to husart->Init.WordLength value
     Set PCE and PS bits according to husart->Init.Parity value
     Set TE and RE bits according to husart->Init.Mode value
   */
  tmpreg |= (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	689a      	ldr	r2, [r3, #8]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	691b      	ldr	r3, [r3, #16]
 8003e44:	431a      	orrs	r2, r3
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	695b      	ldr	r3, [r3, #20]
 8003e4a:	4313      	orrs	r3, r2
 8003e4c:	68fa      	ldr	r2, [r7, #12]
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(husart->Instance->CR1, (uint32_t)tmpreg);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	68fa      	ldr	r2, [r7, #12]
 8003e58:	60da      	str	r2, [r3, #12]

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Clear CTSE and RTSE bits */
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE));
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	695a      	ldr	r2, [r3, #20]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003e68:	615a      	str	r2, [r3, #20]

  /*-------------------------- USART BRR Configuration -----------------------*/
  if((husart->Instance == USART1))
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a53      	ldr	r2, [pc, #332]	; (8003fbc <USART_SetConfig+0x1e8>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d14f      	bne.n	8003f14 <USART_SetConfig+0x140>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003e74:	f7ff fbfe 	bl	8003674 <HAL_RCC_GetPCLK2Freq>
 8003e78:	60b8      	str	r0, [r7, #8]
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 8003e7a:	68ba      	ldr	r2, [r7, #8]
 8003e7c:	4613      	mov	r3, r2
 8003e7e:	009b      	lsls	r3, r3, #2
 8003e80:	4413      	add	r3, r2
 8003e82:	009a      	lsls	r2, r3, #2
 8003e84:	441a      	add	r2, r3
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	685b      	ldr	r3, [r3, #4]
 8003e8a:	009b      	lsls	r3, r3, #2
 8003e8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e90:	4a4b      	ldr	r2, [pc, #300]	; (8003fc0 <USART_SetConfig+0x1ec>)
 8003e92:	fba2 2303 	umull	r2, r3, r2, r3
 8003e96:	095b      	lsrs	r3, r3, #5
 8003e98:	0119      	lsls	r1, r3, #4
 8003e9a:	68ba      	ldr	r2, [r7, #8]
 8003e9c:	4613      	mov	r3, r2
 8003e9e:	009b      	lsls	r3, r3, #2
 8003ea0:	4413      	add	r3, r2
 8003ea2:	009a      	lsls	r2, r3, #2
 8003ea4:	441a      	add	r2, r3
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	009b      	lsls	r3, r3, #2
 8003eac:	fbb2 f2f3 	udiv	r2, r2, r3
 8003eb0:	4b43      	ldr	r3, [pc, #268]	; (8003fc0 <USART_SetConfig+0x1ec>)
 8003eb2:	fba3 0302 	umull	r0, r3, r3, r2
 8003eb6:	095b      	lsrs	r3, r3, #5
 8003eb8:	2064      	movs	r0, #100	; 0x64
 8003eba:	fb00 f303 	mul.w	r3, r0, r3
 8003ebe:	1ad3      	subs	r3, r2, r3
 8003ec0:	011b      	lsls	r3, r3, #4
 8003ec2:	3332      	adds	r3, #50	; 0x32
 8003ec4:	4a3e      	ldr	r2, [pc, #248]	; (8003fc0 <USART_SetConfig+0x1ec>)
 8003ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8003eca:	095b      	lsrs	r3, r3, #5
 8003ecc:	005b      	lsls	r3, r3, #1
 8003ece:	f403 73f0 	and.w	r3, r3, #480	; 0x1e0
 8003ed2:	4419      	add	r1, r3
 8003ed4:	68ba      	ldr	r2, [r7, #8]
 8003ed6:	4613      	mov	r3, r2
 8003ed8:	009b      	lsls	r3, r3, #2
 8003eda:	4413      	add	r3, r2
 8003edc:	009a      	lsls	r2, r3, #2
 8003ede:	441a      	add	r2, r3
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	009b      	lsls	r3, r3, #2
 8003ee6:	fbb2 f2f3 	udiv	r2, r2, r3
 8003eea:	4b35      	ldr	r3, [pc, #212]	; (8003fc0 <USART_SetConfig+0x1ec>)
 8003eec:	fba3 0302 	umull	r0, r3, r3, r2
 8003ef0:	095b      	lsrs	r3, r3, #5
 8003ef2:	2064      	movs	r0, #100	; 0x64
 8003ef4:	fb00 f303 	mul.w	r3, r0, r3
 8003ef8:	1ad3      	subs	r3, r2, r3
 8003efa:	011b      	lsls	r3, r3, #4
 8003efc:	3332      	adds	r3, #50	; 0x32
 8003efe:	4a30      	ldr	r2, [pc, #192]	; (8003fc0 <USART_SetConfig+0x1ec>)
 8003f00:	fba2 2303 	umull	r2, r3, r2, r3
 8003f04:	095b      	lsrs	r3, r3, #5
 8003f06:	f003 020f 	and.w	r2, r3, #15
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	440a      	add	r2, r1
 8003f10:	609a      	str	r2, [r3, #8]
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
  }
}
 8003f12:	e04e      	b.n	8003fb2 <USART_SetConfig+0x1de>
    pclk = HAL_RCC_GetPCLK1Freq();
 8003f14:	f7ff fb9a 	bl	800364c <HAL_RCC_GetPCLK1Freq>
 8003f18:	60b8      	str	r0, [r7, #8]
    husart->Instance->BRR = USART_BRR(pclk, husart->Init.BaudRate);
 8003f1a:	68ba      	ldr	r2, [r7, #8]
 8003f1c:	4613      	mov	r3, r2
 8003f1e:	009b      	lsls	r3, r3, #2
 8003f20:	4413      	add	r3, r2
 8003f22:	009a      	lsls	r2, r3, #2
 8003f24:	441a      	add	r2, r3
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	009b      	lsls	r3, r3, #2
 8003f2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f30:	4a23      	ldr	r2, [pc, #140]	; (8003fc0 <USART_SetConfig+0x1ec>)
 8003f32:	fba2 2303 	umull	r2, r3, r2, r3
 8003f36:	095b      	lsrs	r3, r3, #5
 8003f38:	0119      	lsls	r1, r3, #4
 8003f3a:	68ba      	ldr	r2, [r7, #8]
 8003f3c:	4613      	mov	r3, r2
 8003f3e:	009b      	lsls	r3, r3, #2
 8003f40:	4413      	add	r3, r2
 8003f42:	009a      	lsls	r2, r3, #2
 8003f44:	441a      	add	r2, r3
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	009b      	lsls	r3, r3, #2
 8003f4c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003f50:	4b1b      	ldr	r3, [pc, #108]	; (8003fc0 <USART_SetConfig+0x1ec>)
 8003f52:	fba3 0302 	umull	r0, r3, r3, r2
 8003f56:	095b      	lsrs	r3, r3, #5
 8003f58:	2064      	movs	r0, #100	; 0x64
 8003f5a:	fb00 f303 	mul.w	r3, r0, r3
 8003f5e:	1ad3      	subs	r3, r2, r3
 8003f60:	011b      	lsls	r3, r3, #4
 8003f62:	3332      	adds	r3, #50	; 0x32
 8003f64:	4a16      	ldr	r2, [pc, #88]	; (8003fc0 <USART_SetConfig+0x1ec>)
 8003f66:	fba2 2303 	umull	r2, r3, r2, r3
 8003f6a:	095b      	lsrs	r3, r3, #5
 8003f6c:	005b      	lsls	r3, r3, #1
 8003f6e:	f403 73f0 	and.w	r3, r3, #480	; 0x1e0
 8003f72:	4419      	add	r1, r3
 8003f74:	68ba      	ldr	r2, [r7, #8]
 8003f76:	4613      	mov	r3, r2
 8003f78:	009b      	lsls	r3, r3, #2
 8003f7a:	4413      	add	r3, r2
 8003f7c:	009a      	lsls	r2, r3, #2
 8003f7e:	441a      	add	r2, r3
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	009b      	lsls	r3, r3, #2
 8003f86:	fbb2 f2f3 	udiv	r2, r2, r3
 8003f8a:	4b0d      	ldr	r3, [pc, #52]	; (8003fc0 <USART_SetConfig+0x1ec>)
 8003f8c:	fba3 0302 	umull	r0, r3, r3, r2
 8003f90:	095b      	lsrs	r3, r3, #5
 8003f92:	2064      	movs	r0, #100	; 0x64
 8003f94:	fb00 f303 	mul.w	r3, r0, r3
 8003f98:	1ad3      	subs	r3, r2, r3
 8003f9a:	011b      	lsls	r3, r3, #4
 8003f9c:	3332      	adds	r3, #50	; 0x32
 8003f9e:	4a08      	ldr	r2, [pc, #32]	; (8003fc0 <USART_SetConfig+0x1ec>)
 8003fa0:	fba2 2303 	umull	r2, r3, r2, r3
 8003fa4:	095b      	lsrs	r3, r3, #5
 8003fa6:	f003 020f 	and.w	r2, r3, #15
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	440a      	add	r2, r1
 8003fb0:	609a      	str	r2, [r3, #8]
}
 8003fb2:	bf00      	nop
 8003fb4:	3710      	adds	r7, #16
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}
 8003fba:	bf00      	nop
 8003fbc:	40013800 	.word	0x40013800
 8003fc0:	51eb851f 	.word	0x51eb851f

08003fc4 <__errno>:
 8003fc4:	4b01      	ldr	r3, [pc, #4]	; (8003fcc <__errno+0x8>)
 8003fc6:	6818      	ldr	r0, [r3, #0]
 8003fc8:	4770      	bx	lr
 8003fca:	bf00      	nop
 8003fcc:	2000002c 	.word	0x2000002c

08003fd0 <__libc_init_array>:
 8003fd0:	b570      	push	{r4, r5, r6, lr}
 8003fd2:	2600      	movs	r6, #0
 8003fd4:	4d0c      	ldr	r5, [pc, #48]	; (8004008 <__libc_init_array+0x38>)
 8003fd6:	4c0d      	ldr	r4, [pc, #52]	; (800400c <__libc_init_array+0x3c>)
 8003fd8:	1b64      	subs	r4, r4, r5
 8003fda:	10a4      	asrs	r4, r4, #2
 8003fdc:	42a6      	cmp	r6, r4
 8003fde:	d109      	bne.n	8003ff4 <__libc_init_array+0x24>
 8003fe0:	f000 f8ea 	bl	80041b8 <_init>
 8003fe4:	2600      	movs	r6, #0
 8003fe6:	4d0a      	ldr	r5, [pc, #40]	; (8004010 <__libc_init_array+0x40>)
 8003fe8:	4c0a      	ldr	r4, [pc, #40]	; (8004014 <__libc_init_array+0x44>)
 8003fea:	1b64      	subs	r4, r4, r5
 8003fec:	10a4      	asrs	r4, r4, #2
 8003fee:	42a6      	cmp	r6, r4
 8003ff0:	d105      	bne.n	8003ffe <__libc_init_array+0x2e>
 8003ff2:	bd70      	pop	{r4, r5, r6, pc}
 8003ff4:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ff8:	4798      	blx	r3
 8003ffa:	3601      	adds	r6, #1
 8003ffc:	e7ee      	b.n	8003fdc <__libc_init_array+0xc>
 8003ffe:	f855 3b04 	ldr.w	r3, [r5], #4
 8004002:	4798      	blx	r3
 8004004:	3601      	adds	r6, #1
 8004006:	e7f2      	b.n	8003fee <__libc_init_array+0x1e>
 8004008:	08004498 	.word	0x08004498
 800400c:	08004498 	.word	0x08004498
 8004010:	08004498 	.word	0x08004498
 8004014:	0800449c 	.word	0x0800449c

08004018 <malloc>:
 8004018:	4b02      	ldr	r3, [pc, #8]	; (8004024 <malloc+0xc>)
 800401a:	4601      	mov	r1, r0
 800401c:	6818      	ldr	r0, [r3, #0]
 800401e:	f000 b839 	b.w	8004094 <_malloc_r>
 8004022:	bf00      	nop
 8004024:	2000002c 	.word	0x2000002c

08004028 <memcpy>:
 8004028:	440a      	add	r2, r1
 800402a:	4291      	cmp	r1, r2
 800402c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8004030:	d100      	bne.n	8004034 <memcpy+0xc>
 8004032:	4770      	bx	lr
 8004034:	b510      	push	{r4, lr}
 8004036:	f811 4b01 	ldrb.w	r4, [r1], #1
 800403a:	4291      	cmp	r1, r2
 800403c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004040:	d1f9      	bne.n	8004036 <memcpy+0xe>
 8004042:	bd10      	pop	{r4, pc}

08004044 <memset>:
 8004044:	4603      	mov	r3, r0
 8004046:	4402      	add	r2, r0
 8004048:	4293      	cmp	r3, r2
 800404a:	d100      	bne.n	800404e <memset+0xa>
 800404c:	4770      	bx	lr
 800404e:	f803 1b01 	strb.w	r1, [r3], #1
 8004052:	e7f9      	b.n	8004048 <memset+0x4>

08004054 <sbrk_aligned>:
 8004054:	b570      	push	{r4, r5, r6, lr}
 8004056:	4e0e      	ldr	r6, [pc, #56]	; (8004090 <sbrk_aligned+0x3c>)
 8004058:	460c      	mov	r4, r1
 800405a:	6831      	ldr	r1, [r6, #0]
 800405c:	4605      	mov	r5, r0
 800405e:	b911      	cbnz	r1, 8004066 <sbrk_aligned+0x12>
 8004060:	f000 f88c 	bl	800417c <_sbrk_r>
 8004064:	6030      	str	r0, [r6, #0]
 8004066:	4621      	mov	r1, r4
 8004068:	4628      	mov	r0, r5
 800406a:	f000 f887 	bl	800417c <_sbrk_r>
 800406e:	1c43      	adds	r3, r0, #1
 8004070:	d00a      	beq.n	8004088 <sbrk_aligned+0x34>
 8004072:	1cc4      	adds	r4, r0, #3
 8004074:	f024 0403 	bic.w	r4, r4, #3
 8004078:	42a0      	cmp	r0, r4
 800407a:	d007      	beq.n	800408c <sbrk_aligned+0x38>
 800407c:	1a21      	subs	r1, r4, r0
 800407e:	4628      	mov	r0, r5
 8004080:	f000 f87c 	bl	800417c <_sbrk_r>
 8004084:	3001      	adds	r0, #1
 8004086:	d101      	bne.n	800408c <sbrk_aligned+0x38>
 8004088:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800408c:	4620      	mov	r0, r4
 800408e:	bd70      	pop	{r4, r5, r6, pc}
 8004090:	20000150 	.word	0x20000150

08004094 <_malloc_r>:
 8004094:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004098:	1ccd      	adds	r5, r1, #3
 800409a:	f025 0503 	bic.w	r5, r5, #3
 800409e:	3508      	adds	r5, #8
 80040a0:	2d0c      	cmp	r5, #12
 80040a2:	bf38      	it	cc
 80040a4:	250c      	movcc	r5, #12
 80040a6:	2d00      	cmp	r5, #0
 80040a8:	4607      	mov	r7, r0
 80040aa:	db01      	blt.n	80040b0 <_malloc_r+0x1c>
 80040ac:	42a9      	cmp	r1, r5
 80040ae:	d905      	bls.n	80040bc <_malloc_r+0x28>
 80040b0:	230c      	movs	r3, #12
 80040b2:	2600      	movs	r6, #0
 80040b4:	603b      	str	r3, [r7, #0]
 80040b6:	4630      	mov	r0, r6
 80040b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80040bc:	4e2e      	ldr	r6, [pc, #184]	; (8004178 <_malloc_r+0xe4>)
 80040be:	f000 f86d 	bl	800419c <__malloc_lock>
 80040c2:	6833      	ldr	r3, [r6, #0]
 80040c4:	461c      	mov	r4, r3
 80040c6:	bb34      	cbnz	r4, 8004116 <_malloc_r+0x82>
 80040c8:	4629      	mov	r1, r5
 80040ca:	4638      	mov	r0, r7
 80040cc:	f7ff ffc2 	bl	8004054 <sbrk_aligned>
 80040d0:	1c43      	adds	r3, r0, #1
 80040d2:	4604      	mov	r4, r0
 80040d4:	d14d      	bne.n	8004172 <_malloc_r+0xde>
 80040d6:	6834      	ldr	r4, [r6, #0]
 80040d8:	4626      	mov	r6, r4
 80040da:	2e00      	cmp	r6, #0
 80040dc:	d140      	bne.n	8004160 <_malloc_r+0xcc>
 80040de:	6823      	ldr	r3, [r4, #0]
 80040e0:	4631      	mov	r1, r6
 80040e2:	4638      	mov	r0, r7
 80040e4:	eb04 0803 	add.w	r8, r4, r3
 80040e8:	f000 f848 	bl	800417c <_sbrk_r>
 80040ec:	4580      	cmp	r8, r0
 80040ee:	d13a      	bne.n	8004166 <_malloc_r+0xd2>
 80040f0:	6821      	ldr	r1, [r4, #0]
 80040f2:	3503      	adds	r5, #3
 80040f4:	1a6d      	subs	r5, r5, r1
 80040f6:	f025 0503 	bic.w	r5, r5, #3
 80040fa:	3508      	adds	r5, #8
 80040fc:	2d0c      	cmp	r5, #12
 80040fe:	bf38      	it	cc
 8004100:	250c      	movcc	r5, #12
 8004102:	4638      	mov	r0, r7
 8004104:	4629      	mov	r1, r5
 8004106:	f7ff ffa5 	bl	8004054 <sbrk_aligned>
 800410a:	3001      	adds	r0, #1
 800410c:	d02b      	beq.n	8004166 <_malloc_r+0xd2>
 800410e:	6823      	ldr	r3, [r4, #0]
 8004110:	442b      	add	r3, r5
 8004112:	6023      	str	r3, [r4, #0]
 8004114:	e00e      	b.n	8004134 <_malloc_r+0xa0>
 8004116:	6822      	ldr	r2, [r4, #0]
 8004118:	1b52      	subs	r2, r2, r5
 800411a:	d41e      	bmi.n	800415a <_malloc_r+0xc6>
 800411c:	2a0b      	cmp	r2, #11
 800411e:	d916      	bls.n	800414e <_malloc_r+0xba>
 8004120:	1961      	adds	r1, r4, r5
 8004122:	42a3      	cmp	r3, r4
 8004124:	6025      	str	r5, [r4, #0]
 8004126:	bf18      	it	ne
 8004128:	6059      	strne	r1, [r3, #4]
 800412a:	6863      	ldr	r3, [r4, #4]
 800412c:	bf08      	it	eq
 800412e:	6031      	streq	r1, [r6, #0]
 8004130:	5162      	str	r2, [r4, r5]
 8004132:	604b      	str	r3, [r1, #4]
 8004134:	4638      	mov	r0, r7
 8004136:	f104 060b 	add.w	r6, r4, #11
 800413a:	f000 f835 	bl	80041a8 <__malloc_unlock>
 800413e:	f026 0607 	bic.w	r6, r6, #7
 8004142:	1d23      	adds	r3, r4, #4
 8004144:	1af2      	subs	r2, r6, r3
 8004146:	d0b6      	beq.n	80040b6 <_malloc_r+0x22>
 8004148:	1b9b      	subs	r3, r3, r6
 800414a:	50a3      	str	r3, [r4, r2]
 800414c:	e7b3      	b.n	80040b6 <_malloc_r+0x22>
 800414e:	6862      	ldr	r2, [r4, #4]
 8004150:	42a3      	cmp	r3, r4
 8004152:	bf0c      	ite	eq
 8004154:	6032      	streq	r2, [r6, #0]
 8004156:	605a      	strne	r2, [r3, #4]
 8004158:	e7ec      	b.n	8004134 <_malloc_r+0xa0>
 800415a:	4623      	mov	r3, r4
 800415c:	6864      	ldr	r4, [r4, #4]
 800415e:	e7b2      	b.n	80040c6 <_malloc_r+0x32>
 8004160:	4634      	mov	r4, r6
 8004162:	6876      	ldr	r6, [r6, #4]
 8004164:	e7b9      	b.n	80040da <_malloc_r+0x46>
 8004166:	230c      	movs	r3, #12
 8004168:	4638      	mov	r0, r7
 800416a:	603b      	str	r3, [r7, #0]
 800416c:	f000 f81c 	bl	80041a8 <__malloc_unlock>
 8004170:	e7a1      	b.n	80040b6 <_malloc_r+0x22>
 8004172:	6025      	str	r5, [r4, #0]
 8004174:	e7de      	b.n	8004134 <_malloc_r+0xa0>
 8004176:	bf00      	nop
 8004178:	2000014c 	.word	0x2000014c

0800417c <_sbrk_r>:
 800417c:	b538      	push	{r3, r4, r5, lr}
 800417e:	2300      	movs	r3, #0
 8004180:	4d05      	ldr	r5, [pc, #20]	; (8004198 <_sbrk_r+0x1c>)
 8004182:	4604      	mov	r4, r0
 8004184:	4608      	mov	r0, r1
 8004186:	602b      	str	r3, [r5, #0]
 8004188:	f7fd face 	bl	8001728 <_sbrk>
 800418c:	1c43      	adds	r3, r0, #1
 800418e:	d102      	bne.n	8004196 <_sbrk_r+0x1a>
 8004190:	682b      	ldr	r3, [r5, #0]
 8004192:	b103      	cbz	r3, 8004196 <_sbrk_r+0x1a>
 8004194:	6023      	str	r3, [r4, #0]
 8004196:	bd38      	pop	{r3, r4, r5, pc}
 8004198:	20000154 	.word	0x20000154

0800419c <__malloc_lock>:
 800419c:	4801      	ldr	r0, [pc, #4]	; (80041a4 <__malloc_lock+0x8>)
 800419e:	f000 b809 	b.w	80041b4 <__retarget_lock_acquire_recursive>
 80041a2:	bf00      	nop
 80041a4:	20000158 	.word	0x20000158

080041a8 <__malloc_unlock>:
 80041a8:	4801      	ldr	r0, [pc, #4]	; (80041b0 <__malloc_unlock+0x8>)
 80041aa:	f000 b804 	b.w	80041b6 <__retarget_lock_release_recursive>
 80041ae:	bf00      	nop
 80041b0:	20000158 	.word	0x20000158

080041b4 <__retarget_lock_acquire_recursive>:
 80041b4:	4770      	bx	lr

080041b6 <__retarget_lock_release_recursive>:
 80041b6:	4770      	bx	lr

080041b8 <_init>:
 80041b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041ba:	bf00      	nop
 80041bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80041be:	bc08      	pop	{r3}
 80041c0:	469e      	mov	lr, r3
 80041c2:	4770      	bx	lr

080041c4 <_fini>:
 80041c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041c6:	bf00      	nop
 80041c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80041ca:	bc08      	pop	{r3}
 80041cc:	469e      	mov	lr, r3
 80041ce:	4770      	bx	lr
