{
   "ActiveEmotionalView":"my_v3",
   "Addressing View_Layers":"/processing_system7_0_FCLK_CLK0:false|/interrupt_out:false|/rst_design_1_10M_interconnect_aresetn:false|/waterfall_sender_0_interrupt_out:false|/processing_system7_0_FCLK_RESET0_N:false|/rst_design_1_10M_peripheral_aresetn:false|",
   "Addressing View_ScaleFactor":"1.02447",
   "Addressing View_TopLeft":"0,-204",
   "Color Coded_ScaleFactor":"0.571689",
   "Color Coded_TopLeft":"0,-79",
   "Default View_Layers":"/processing_system7_0_FCLK_RESET0_N:true|/processing_system7_0_FCLK_CLK0:true|",
   "Default View_ScaleFactor":"0.717938",
   "Default View_TopLeft":"513,557",
   "Display-PortTypeClock":"true",
   "Display-PortTypeData":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_Layers":"/processing_system7_0_FCLK_CLK0:true|/interrupt_out:true|/rst_design_1_10M_interconnect_aresetn:true|/waterfall_sender_0_interrupt_out:true|/processing_system7_0_FCLK_RESET0_N:true|/rst_design_1_10M_peripheral_aresetn:true|",
   "Grouping and No Loops_ScaleFactor":"1.24282",
   "Grouping and No Loops_TopLeft":"1616,397",
   "Interfaces View_Layers":"/processing_system7_0_FCLK_RESET0_N:false|/processing_system7_0_FCLK_CLK0:false|/rst_design_1_10M_interconnect_aresetn:false|/interrupt_out:false|/waterfall_sender_0_interrupt_out:false|/rst_design_1_10M_peripheral_aresetn:false|/waterfall_sender_1_interrupt_out:false|",
   "Interfaces View_ScaleFactor":"0.66986",
   "Interfaces View_TopLeft":"-737,-434",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/processing_system7_0_FCLK_RESET0_N:true|/processing_system7_0_FCLK_CLK0:true|/rst_design_1_10M_interconnect_aresetn:true|/interrupt_out:true|/waterfall_sender_1_interrupt_out:true|/rst_design_1_10M_peripheral_aresetn:true|/waterfall_sender_0_interrupt_out:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 7 -x 2530 -y 440 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 2530 -y 520 -defaultsOSRD
preplace port port-id_test_out2 -pg 1 -lvl 7 -x 2530 -y 640 -defaultsOSRD
preplace port port-id_test_out1 -pg 1 -lvl 7 -x 2530 -y 220 -defaultsOSRD
preplace port port-id_adc_clk -pg 1 -lvl 7 -x 2530 -y 550 -defaultsOSRD
preplace portBus adc_in -pg 1 -lvl 0 -x 0 -y 460 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -x 1970 -y 420 -swap {16 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 52 17 18 19 20 21 22 0 24 25 26 27 28 29 30 31 32 33 34 35 36 37 23 39 40 41 42 43 44 38 46 47 48 49 50 51 45 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 177 178 179 181 180 176} -defaultsOSRD -pinDir DDR right -pinY DDR 20R -pinDir FIXED_IO right -pinY FIXED_IO 100R -pinDir SPI_0 right -pinY SPI_0 0R -pinDir S_AXI_HP0_FIFO_CTRL right -pinY S_AXI_HP0_FIFO_CTRL 40R -pinDir S_AXI_HP1_FIFO_CTRL right -pinY S_AXI_HP1_FIFO_CTRL 60R -pinDir S_AXI_HP2_FIFO_CTRL right -pinY S_AXI_HP2_FIFO_CTRL 80R -pinDir S_AXI_HP0 left -pinY S_AXI_HP0 0L -pinDir S_AXI_HP1 left -pinY S_AXI_HP1 20L -pinDir S_AXI_HP2 left -pinY S_AXI_HP2 40L -pinDir S_AXI_HP0_ACLK left -pinY S_AXI_HP0_ACLK 80L -pinDir S_AXI_HP1_ACLK left -pinY S_AXI_HP1_ACLK 100L -pinDir S_AXI_HP2_ACLK left -pinY S_AXI_HP2_ACLK 120L -pinBusDir IRQ_F2P left -pinBusY IRQ_F2P 140L -pinDir FCLK_CLK0 right -pinY FCLK_CLK0 120R -pinDir FCLK_RESET0_N left -pinY FCLK_RESET0_N 60L
preplace inst rst_design_1_10M -pg 1 -lvl 1 -x 190 -y 640 -swap {0 8 2 3 4 5 6 7 1 9} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 0R -pinDir ext_reset_in right -pinY ext_reset_in 140R -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 40R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 60R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 80R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 20R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 160R
preplace inst system_ila_0 -pg 1 -lvl 6 -x 2400 -y 280 -swap {5 1 0 2 4 3} -defaultsOSRD -pinDir clk left -pinY clk 100L -pinBusDir probe0 left -pinBusY probe0 20L -pinBusDir probe1 left -pinBusY probe1 0L -pinBusDir probe2 left -pinBusY probe2 40L -pinBusDir probe3 left -pinBusY probe3 80L -pinBusDir probe4 left -pinBusY probe4 60L
preplace inst spi_receiver_0 -pg 1 -lvl 6 -x 2400 -y 60 -swap {0 1 2 3 4 5 9 6 7 8} -defaultsOSRD -pinDir spi_s left -pinY spi_s 0L -pinDir resn_i left -pinY resn_i 20L -pinDir clk_main left -pinY clk_main 100L -pinDir data_ready left -pinY data_ready 40L -pinBusDir command left -pinBusY command 60L -pinBusDir data left -pinBusY data 80L
preplace inst axi_mem_intercon -pg 1 -lvl 4 -x 1460 -y 420 -swap {22 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 0 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 44 42 45 43 46} -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 100R -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir ACLK left -pinY ACLK 0L -pinDir ARESETN left -pinY ARESETN 60L -pinDir S00_ACLK left -pinY S00_ACLK 20L -pinDir S00_ARESETN left -pinY S00_ARESETN 80L -pinDir M00_ACLK left -pinY M00_ACLK 40L -pinDir M00_ARESETN left -pinY M00_ARESETN 100L
preplace inst sound_sender_0 -pg 1 -lvl 5 -x 1970 -y 700 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 52 50 51 49} -defaultsOSRD -pinDir in_bus left -pinY in_bus 0L -pinDir m_axi_out_bus left -pinY m_axi_out_bus 20L -pinDir interrupt_out_ap_vld right -pinY interrupt_out_ap_vld 20R -pinDir ap_clk left -pinY ap_clk 40L -pinDir ap_rst_n left -pinY ap_rst_n 60L -pinDir interrupt_out right -pinY interrupt_out 0R
preplace inst axi_mem_intercon_1 -pg 1 -lvl 4 -x 1460 -y 800 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 47 45 48 46 49} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir ACLK left -pinY ACLK 20L -pinDir ARESETN left -pinY ARESETN 80L -pinDir S00_ACLK left -pinY S00_ACLK 40L -pinDir S00_ARESETN left -pinY S00_ARESETN 100L -pinDir M00_ACLK left -pinY M00_ACLK 60L -pinDir M00_ARESETN left -pinY M00_ARESETN 120L
preplace inst xlconcat_0 -pg 1 -lvl 4 -x 1460 -y 660 -swap {3 1 2 0} -defaultsOSRD -pinBusDir In0 right -pinBusY In0 20R -pinBusDir In1 left -pinBusY In1 0L -pinBusDir In2 left -pinBusY In2 20L -pinBusDir dout right -pinBusY dout 0R
preplace inst xlconstant_0 -pg 1 -lvl 2 -x 550 -y 860 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst waterfall_sender_0 -pg 1 -lvl 3 -x 1010 -y 420 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 53 52 50 49 51 48} -defaultsOSRD -pinDir in_bus left -pinY in_bus 0L -pinDir m_axi_out_bus right -pinY m_axi_out_bus 380R -pinDir interrupt_out_ap_vld right -pinY interrupt_out_ap_vld 420R -pinDir ap_clk left -pinY ap_clk 420L -pinDir ap_rst_n left -pinY ap_rst_n 380L -pinDir start_send left -pinY start_send 80L -pinDir module_idx left -pinY module_idx 400L -pinDir interrupt_out right -pinY interrupt_out 400R
preplace inst wf_proc_0 -pg 1 -lvl 2 -x 550 -y 420 -swap {0 1 2 3 5 4 6 7 8 9} -defaultsOSRD -pinDir wf_axis right -pinY wf_axis 0R -pinBusDir adc_data left -pinBusY adc_data 40L -pinDir resn_i left -pinY resn_i 80L -pinDir in_aclk left -pinY in_aclk 60L -pinDir data_ready_i right -pinY data_ready_i 20R -pinBusDir command_i right -pinBusY command_i 40R -pinBusDir data_i right -pinBusY data_i 60R -pinDir start_out right -pinY start_out 80R
preplace inst wf_proc_1 -pg 1 -lvl 2 -x 550 -y 620 -swap {0 1 2 3 5 4 6 7 8 9} -defaultsOSRD -pinDir wf_axis right -pinY wf_axis 0R -pinBusDir adc_data left -pinBusY adc_data 0L -pinDir resn_i left -pinY resn_i 40L -pinDir in_aclk left -pinY in_aclk 20L -pinDir data_ready_i right -pinY data_ready_i 20R -pinBusDir command_i right -pinBusY command_i 40R -pinBusDir data_i right -pinBusY data_i 60R -pinDir start_out right -pinY start_out 80R
preplace inst waterfall_sender_1 -pg 1 -lvl 3 -x 1010 -y 980 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 53 51 50 49 52 48} -defaultsOSRD -pinDir in_bus left -pinY in_bus 0L -pinDir m_axi_out_bus right -pinY m_axi_out_bus 40R -pinDir interrupt_out_ap_vld right -pinY interrupt_out_ap_vld 80R -pinDir ap_clk left -pinY ap_clk 60L -pinDir ap_rst_n left -pinY ap_rst_n 40L -pinDir start_send left -pinY start_send 20L -pinDir module_idx left -pinY module_idx 80L -pinDir interrupt_out right -pinY interrupt_out 60R
preplace inst xlconstant_1 -pg 1 -lvl 2 -x 550 -y 1060 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst axi_mem_intercon_2 -pg 1 -lvl 4 -x 1460 -y 1020 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 47 45 48 46 49} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir ACLK left -pinY ACLK 20L -pinDir ARESETN left -pinY ARESETN 80L -pinDir S00_ACLK left -pinY S00_ACLK 40L -pinDir S00_ARESETN left -pinY S00_ARESETN 100L -pinDir M00_ACLK left -pinY M00_ACLK 60L -pinDir M00_ARESETN left -pinY M00_ARESETN 120L
preplace inst sound_rx_common_0 -pg 1 -lvl 4 -x 1460 -y 160 -swap {0 1 2 3 4 9 5 10 6 7 8 12 11} -defaultsOSRD -pinDir snd_axis right -pinY snd_axis 60R -pinBusDir adc_data left -pinBusY adc_data 80L -pinDir resn_i left -pinY resn_i 0L -pinDir in_aclk left -pinY in_aclk 100L -pinDir data_ready_i left -pinY data_ready_i 20L -pinBusDir command_i left -pinBusY command_i 40L -pinBusDir data_i left -pinBusY data_i 60L -pinDir test_out1 right -pinY test_out1 100R -pinDir test_out_cic1 right -pinY test_out_cic1 80R
preplace netloc adc_sim_conv_0_sim_data_out 1 0 6 NJ 460 360 760 800J 320 1260 340 NJ 340 NJ
preplace netloc interrupt_out 1 4 3 1740J 640 2220 640 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 1 6 380 920 700 900 1300 600 1760 620 2280 550 NJ
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 4 N 780 820J 360 NJ 360 1600J
preplace netloc rst_design_1_10M_interconnect_aresetn 1 1 5 400 560 700J 240 1180 40 NJ 40 2280J
preplace netloc rst_design_1_10M_peripheral_aresetn 1 1 4 N 800 740 920 1320 740 1600J
preplace netloc sound_rx_common_0_test_out1 1 4 3 NJ 260 2260J 220 NJ
preplace netloc spi_receiver_0_command 1 2 4 740 280 1220 80 NJ 80 2180
preplace netloc spi_receiver_0_data 1 2 4 760 300 1240 100 NJ 100 2200J
preplace netloc spi_receiver_0_data_ready 1 2 4 720 260 1200 60 NJ 60 2220
preplace netloc waterfall_sender_0_interrupt_out 1 3 3 1240 580 1620J 360 NJ
preplace netloc waterfall_sender_1_interrupt_out 1 3 1 1220 680n
preplace netloc wf_proc_0_start_out 1 2 1 N 500
preplace netloc wf_proc_1_start_out 1 2 4 840 340 1280J 320 NJ 320 N
preplace netloc xlconcat_0_dout 1 4 1 1680 560n
preplace netloc xlconstant_0_dout 1 2 1 820J 820n
preplace netloc xlconstant_1_dout 1 2 1 NJ 1060
preplace netloc axi_mem_intercon_1_M00_AXI 1 4 1 1660 440n
preplace netloc axi_mem_intercon_1_M01_AXI 1 4 1 1700 460n
preplace netloc axi_mem_intercon_M00_AXI 1 4 1 N 420
preplace netloc processing_system7_0_DDR 1 5 2 NJ 440 NJ
preplace netloc processing_system7_0_FIXED_IO 1 5 2 NJ 520 NJ
preplace netloc processing_system7_0_SPI_0 1 5 1 2240 60n
preplace netloc sound_rx_common_0_snd_axis 1 4 1 1720 220n
preplace netloc sound_sender_0_m_axi_out_bus 1 4 1 1640 520n
preplace netloc waterfall_sender_0_m_axi_out_bus 1 3 1 N 800
preplace netloc waterfall_sender_1_m_axi_out_bus 1 3 1 N 1020
preplace netloc wf_proc_0_wf_axis 1 2 1 N 420
preplace netloc wf_proc_1_wf_axis 1 2 1 780 620n
levelinfo -pg 1 0 190 550 1010 1460 1970 2400 2530
pagesize -pg 1 -db -bbox -sgen -130 0 2640 1200
",
   "No Loops_ScaleFactor":"0.78607",
   "No Loops_TopLeft":"-10,55",
   "PinnedBlocks":"/processing_system7_0|/spi_receiver_0|/sound_rx_common_0|",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layers":"/processing_system7_0_FCLK_CLK0:true|/interrupt_out:true|/rst_design_1_10M_interconnect_aresetn:true|/waterfall_sender_0_interrupt_out:true|/processing_system7_0_FCLK_RESET0_N:true|/rst_design_1_10M_peripheral_aresetn:true|/waterfall_sender_1_interrupt_out:true|",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 2100 -y 180 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 2100 -y 360 -defaultsOSRD
preplace port port-id_test_out2 -pg 1 -lvl 6 -x 2100 -y 1090 -defaultsOSRD
preplace port port-id_adc_clk -pg 1 -lvl 6 -x 2100 -y 520 -defaultsOSRD
preplace portBus adc_in -pg 1 -lvl 0:w -x 0 -y 120 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 4 -x 1450 -y 180 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 45 39 40 41 42 43 44 52 46 47 48 49 50 51 59 53 54 55 56 57 58 38 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 181 180} -defaultsOSRD -pinY DDR 0R -pinY FIXED_IO 180R -pinY SPI_0 240R -pinY S_AXI_HP0_FIFO_CTRL 20L -pinY S_AXI_HP1_FIFO_CTRL 40L -pinY S_AXI_HP2_FIFO_CTRL 60L -pinY S_AXI_HP0 0L -pinY S_AXI_HP1 120L -pinY S_AXI_HP2 380L -pinY S_AXI_HP0_ACLK 400L -pinY S_AXI_HP1_ACLK 420L -pinY S_AXI_HP2_ACLK 440L -pinBusY IRQ_F2P 460L -pinY FCLK_CLK0 460R -pinY FCLK_RESET0_N 440R
preplace inst rst_design_1_10M -pg 1 -lvl 5 -x 1850 -y 600 -swap {0 1 2 3 4 6 7 8 5 9} -defaultsOSRD -pinY slowest_sync_clk 0L -pinY ext_reset_in 20L -pinY aux_reset_in 40L -pinY mb_debug_sys_rst 60L -pinY dcm_locked 80L -pinY mb_reset 20R -pinBusY bus_struct_reset 40R -pinBusY peripheral_reset 60R -pinBusY interconnect_aresetn 0R -pinBusY peripheral_aresetn 80R
preplace inst spi_receiver_0 -pg 1 -lvl 5 -x 1850 -y 420 -swap {0 1 2 3 4 5 6 8 9 7} -defaultsOSRD -pinY spi_s 0L -pinY resn_i 20L -pinY clk_main 40L -pinY data_ready 20R -pinBusY command 40R -pinBusY data 0R
preplace inst sound_sender_0 -pg 1 -lvl 2 -x 650 -y 60 -defaultsOSRD -pinY in_bus 60L -pinY m_axi_out_bus 0R -pinY interrupt_out_ap_vld 20R -pinY ap_clk 120L -pinY ap_rst_n 140L -pinY interrupt_out 140R
preplace inst xlconcat_0 -pg 1 -lvl 3 -x 1040 -y 1060 -defaultsOSRD -pinBusY In0 0L -pinBusY In1 20L -pinBusY In2 40L -pinBusY dout 0R
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 300 -y 1060 -defaultsOSRD -pinBusY dout 0R
preplace inst waterfall_sender_0 -pg 1 -lvl 2 -x 650 -y 300 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 51 50 49 52 53} -defaultsOSRD -pinY in_bus 20L -pinY m_axi_out_bus 0R -pinY interrupt_out_ap_vld 20R -pinY ap_clk 100L -pinY ap_rst_n 60L -pinY start_send 40L -pinY module_idx 120L -pinY interrupt_out 120R
preplace inst wf_proc_1 -pg 1 -lvl 1 -x 300 -y 540 -swap {0 1 2 3 4 5 7 6 8 9} -defaultsOSRD -pinY wf_axis 20R -pinBusY adc_data 0L -pinY resn_i 20L -pinY in_aclk 40L -pinY data_ready_i 80L -pinBusY command_i 60L -pinBusY data_i 100L -pinY start_out 60R
preplace inst waterfall_sender_1 -pg 1 -lvl 2 -x 650 -y 560 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 51 49 50 52 53} -defaultsOSRD -pinY in_bus 0L -pinY m_axi_out_bus 0R -pinY interrupt_out_ap_vld 20R -pinY ap_clk 60L -pinY ap_rst_n 20L -pinY start_send 40L -pinY module_idx 120L -pinY interrupt_out 120R
preplace inst xlconstant_1 -pg 1 -lvl 1 -x 300 -y 1160 -defaultsOSRD -pinBusY dout 0R
preplace inst axi_mem_intercon_2 -pg 1 -lvl 3 -x 1040 -y 560 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 47 44 48 45 49 46} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 0R -pinY ACLK 80L -pinY ARESETN 20L -pinY S00_ACLK 100L -pinY S00_ARESETN 40L -pinY M00_ACLK 120L -pinY M00_ARESETN 60L
preplace inst wf_proc_0 -pg 1 -lvl 1 -x 300 -y 320 -swap {0 1 2 3 8 7 5 6 4 9} -defaultsOSRD -pinY wf_axis 0R -pinBusY adc_data 0L -pinY resn_i 100L -pinY in_aclk 80L -pinY data_ready_i 40L -pinBusY command_i 60L -pinBusY data_i 20L -pinY start_out 20R
preplace inst axi_mem_intercon_1 -pg 1 -lvl 3 -x 1040 -y 300 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 47 44 48 45 49 46} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 0R -pinY ACLK 80L -pinY ARESETN 20L -pinY S00_ACLK 100L -pinY S00_ARESETN 40L -pinY M00_ACLK 120L -pinY M00_ARESETN 60L
preplace inst axi_mem_intercon -pg 1 -lvl 3 -x 1040 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 44 41 45 42 46 43} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 120R -pinY ACLK 80L -pinY ARESETN 20L -pinY S00_ACLK 100L -pinY S00_ARESETN 40L -pinY M00_ACLK 120L -pinY M00_ARESETN 60L
preplace inst sound_rx_common_0 -pg 1 -lvl 1 -x 300 -y 120 -swap {0 1 2 3 4 5 10 9 7 8 6} -defaultsOSRD -pinY snd_axis 0R -pinBusY adc_data 0L -pinY resn_i 100L -pinY in_aclk 80L -pinY data_ready_i 40L -pinBusY command_i 60L -pinBusY data_i 20L
preplace netloc adc_sim_conv_0_sim_data_out 1 0 1 20 120n
preplace netloc interrupt_out 1 2 4 840 1160 1180J 1090 NJ 1090 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 100 800 460 800 880 800 1180 720 1680 520 NJ
preplace netloc processing_system7_0_FCLK_RESET0_N 1 4 1 N 620
preplace netloc rst_design_1_10M_interconnect_aresetn 1 0 6 120 760 NJ 760 NJ 760 NJ 760 1660J 540 2020
preplace netloc rst_design_1_10M_peripheral_aresetn 1 1 5 480 500 900 740 NJ 740 NJ 740 2020
preplace netloc spi_receiver_0_command 1 0 6 80 830 NJ 830 NJ 830 NJ 830 NJ 830 2040
preplace netloc spi_receiver_0_data 1 0 6 40 890 NJ 890 NJ 890 NJ 890 NJ 890 2080
preplace netloc spi_receiver_0_data_ready 1 0 6 60 860 NJ 860 NJ 860 NJ 860 NJ 860 2060
preplace netloc waterfall_sender_0_interrupt_out 1 2 1 860 420n
preplace netloc waterfall_sender_1_interrupt_out 1 2 1 820 680n
preplace netloc wf_proc_0_start_out 1 1 1 N 340
preplace netloc wf_proc_1_start_out 1 1 1 N 600
preplace netloc xlconcat_0_dout 1 3 1 1200 640n
preplace netloc xlconstant_0_dout 1 1 1 440 420n
preplace netloc xlconstant_1_dout 1 1 1 480 680n
preplace netloc axi_mem_intercon_1_M00_AXI 1 3 1 N 300
preplace netloc axi_mem_intercon_1_M01_AXI 1 3 1 N 560
preplace netloc axi_mem_intercon_M00_AXI 1 3 1 N 180
preplace netloc processing_system7_0_DDR 1 4 2 NJ 180 NJ
preplace netloc processing_system7_0_FIXED_IO 1 4 2 NJ 360 NJ
preplace netloc processing_system7_0_SPI_0 1 4 1 N 420
preplace netloc sound_rx_common_0_snd_axis 1 1 1 N 120
preplace netloc sound_sender_0_m_axi_out_bus 1 2 1 NJ 60
preplace netloc waterfall_sender_0_m_axi_out_bus 1 2 1 NJ 300
preplace netloc waterfall_sender_1_m_axi_out_bus 1 2 1 N 560
preplace netloc wf_proc_0_wf_axis 1 1 1 N 320
preplace netloc wf_proc_1_wf_axis 1 1 1 N 560
levelinfo -pg 1 0 300 650 1040 1450 1850 2100
pagesize -pg 1 -db -bbox -sgen -130 0 2210 1220
",
   "Reduced Jogs_ScaleFactor":"0.544094",
   "Reduced Jogs_TopLeft":"-1090,-153",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 1920 -y 500 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 1920 -y 530 -defaultsOSRD
preplace port port-id_test_clk -pg 1 -lvl 6 -x 1920 -y 560 -defaultsOSRD
preplace port port-id_test_out2 -pg 1 -lvl 6 -x 1920 -y 890 -defaultsOSRD
preplace port port-id_test_out1 -pg 1 -lvl 6 -x 1920 -y 860 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 2 -x 580 -y 600 -defaultsOSRD
preplace inst rst_design_1_10M -pg 1 -lvl 3 -x 1020 -y 430 -defaultsOSRD -resize 268 140
preplace inst xlconstant_0 -pg 1 -lvl 2 -x 580 -y 900 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 5 -x 1750 -y 390 -swap {0 1 2 3 4 6 5} -defaultsOSRD
preplace inst spi_receiver_0 -pg 1 -lvl 3 -x 1020 -y 620 -swap {0 1 2 3 4 6 5 9 7 8} -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 5 -x 1750 -y 680 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 44 42 45 43 46} -defaultsOSRD
preplace inst sound_sender_0 -pg 1 -lvl 4 -x 1420 -y 640 -defaultsOSRD
preplace inst sound_rx_common_0 -pg 1 -lvl 3 -x 1020 -y 890 -swap {0 1 2 3 4 8 9 10 5 6 7 12 13 11} -defaultsOSRD
preplace netloc interrupt_out 1 1 4 -490 700 NJ 700 1230J 550 1600J
preplace netloc processing_system7_0_FCLK_CLK0 1 1 5 -500 710 810 720 1220 440 1610J 510 1900J
preplace netloc processing_system7_0_FCLK_RESET0_N 1 2 1 820J 414n
preplace netloc rst_design_1_10M_interconnect_aresetn 1 2 2 830 710 1190J
preplace netloc rst_design_1_10M_peripheral_aresetn 1 3 2 1240J 560 1590
preplace netloc sound_rx_common_0_test_out1 1 3 3 N 900 NJ 900 1890J
preplace netloc sound_rx_common_0_test_out2 1 3 3 1220 890 NJ 890 NJ
preplace netloc sound_rx_common_0_test_out_cic1 1 3 2 1250 450 NJ
preplace netloc spi_receiver_0_command 1 2 3 840 730 1200 350 NJ
preplace netloc spi_receiver_0_data 1 2 2 850 750 1180
preplace netloc spi_receiver_0_data_ready 1 2 3 860 740 1210 370 NJ
preplace netloc xlconstant_0_dout 1 2 1 N 900
preplace netloc axi_mem_intercon_M00_AXI 1 1 5 -500 500 800 540 N 540 N 540 1890
preplace netloc processing_system7_0_DDR 1 2 4 790J 520 NJ 520 NJ 520 1890J
preplace netloc processing_system7_0_FIXED_IO 1 2 4 830J 530 NJ 530 NJ 530 NJ
preplace netloc processing_system7_0_SPI_0 1 2 1 N 600
preplace netloc sound_sender_0_m_axi_out_bus 1 4 1 N 620
preplace netloc sound_rx_common_0_snd_axis 1 3 1 1260 620n
levelinfo -pg 1 -550 -520 580 1020 1420 1750 1920
pagesize -pg 1 -db -bbox -sgen -550 -90 2030 1200
",
   "my_v1_DefaultLayers":"/processing_system7_0_FCLK_RESET0_N:true|/processing_system7_0_FCLK_CLK0:true|/rst_design_1_10M_interconnect_aresetn:true|/interrupt_out:true|/waterfall_sender_1_interrupt_out:true|/rst_design_1_10M_peripheral_aresetn:true|/waterfall_sender_0_interrupt_out:true|",
   "my_v1_DefaultScaleFactor":"0.462108",
   "my_v1_DefaultTopLeft":"232,71",
   "my_v1_ExpandedHierarchyInLayout":"",
   "my_v1_Layers":"/processing_system7_0_FCLK_RESET0_N:true|/processing_system7_0_FCLK_CLK0:true|/rst_design_1_10M_interconnect_aresetn:true|/interrupt_out:true|/waterfall_sender_1_interrupt_out:true|/rst_design_1_10M_peripheral_aresetn:true|/waterfall_sender_0_interrupt_out:true|",
   "my_v1_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 7 -x 3050 -y 420 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 3050 -y 450 -defaultsOSRD
preplace port port-id_test_out2 -pg 1 -lvl 7 -x 3050 -y 260 -defaultsOSRD
preplace port port-id_adc_clk -pg 1 -lvl 7 -x 3050 -y 480 -defaultsOSRD
preplace portBus adc_in -pg 1 -lvl 0:w -x -230 -y 80 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -x 2480 -y 420 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 52 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 23 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181} -defaultsOSRD -pinDir DDR right -pinY DDR 0R -pinDir FIXED_IO right -pinY FIXED_IO 20R -pinDir SPI_0 right -pinY SPI_0 100R -pinDir S_AXI_HP0_FIFO_CTRL right -pinY S_AXI_HP0_FIFO_CTRL 60R -pinDir S_AXI_HP1_FIFO_CTRL right -pinY S_AXI_HP1_FIFO_CTRL 80R -pinDir S_AXI_HP2_FIFO_CTRL right -pinY S_AXI_HP2_FIFO_CTRL 40R -pinDir S_AXI_HP0 left -pinY S_AXI_HP0 0L -pinDir S_AXI_HP1 left -pinY S_AXI_HP1 20L -pinDir S_AXI_HP2 left -pinY S_AXI_HP2 40L -pinDir S_AXI_HP0_ACLK left -pinY S_AXI_HP0_ACLK 60L -pinDir S_AXI_HP1_ACLK left -pinY S_AXI_HP1_ACLK 80L -pinDir S_AXI_HP2_ACLK left -pinY S_AXI_HP2_ACLK 100L -pinBusDir IRQ_F2P left -pinBusY IRQ_F2P 120L -pinDir FCLK_CLK0 right -pinY FCLK_CLK0 120R -pinDir FCLK_RESET0_N left -pinY FCLK_RESET0_N 140L
preplace inst rst_design_1_10M -pg 1 -lvl 1 -x 190 -y 490 -swap {0 9 2 3 4 1 5 6 7 8} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 0R -pinDir ext_reset_in right -pinY ext_reset_in 120R -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 60R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 80R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 100R
preplace inst spi_receiver_0 -pg 1 -lvl 6 -x 2860 -y 800 -swap {0 1 2 3 4 9 5 8 6 7} -defaultsOSRD -pinDir spi_s left -pinY spi_s 0L -pinDir resn_i left -pinY resn_i 160L -pinDir clk_main left -pinY clk_main 20L -pinDir data_ready left -pinY data_ready 140L -pinBusDir command left -pinBusY command 80L -pinBusDir data left -pinBusY data 120L
preplace inst sound_sender_0 -pg 1 -lvl 3 -x 1600 -y 80 -defaultsOSRD -pinDir in_bus left -pinY in_bus 0L -pinDir m_axi_out_bus right -pinY m_axi_out_bus 0R -pinDir interrupt_out_ap_vld right -pinY interrupt_out_ap_vld 20R -pinDir ap_clk left -pinY ap_clk 60L -pinDir ap_rst_n left -pinY ap_rst_n 80L -pinDir interrupt_out right -pinY interrupt_out 80R
preplace inst xlconcat_0 -pg 1 -lvl 4 -x 2050 -y 890 -defaultsOSRD -pinBusDir In0 left -pinBusY In0 0L -pinBusDir In1 left -pinBusY In1 20L -pinBusDir In2 left -pinBusY In2 40L -pinBusDir dout right -pinBusY dout 0R
preplace inst xlconstant_0 -pg 1 -lvl 3 -x 1600 -y 290 -defaultsOSRD -pinBusDir dout left -pinBusY dout 0L
preplace inst waterfall_sender_0 -pg 1 -lvl 3 -x 1600 -y 420 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 50 52 51 49 53} -defaultsOSRD -pinDir in_bus left -pinY in_bus 0L -pinDir m_axi_out_bus right -pinY m_axi_out_bus 0R -pinDir interrupt_out_ap_vld right -pinY interrupt_out_ap_vld 20R -pinDir ap_clk left -pinY ap_clk 40L -pinDir ap_rst_n left -pinY ap_rst_n 80L -pinDir start_send left -pinY start_send 60L -pinDir module_idx left -pinY module_idx 20L -pinDir interrupt_out right -pinY interrupt_out 40R
preplace inst wf_proc_1 -pg 1 -lvl 2 -x 740 -y 650 -swap {0 1 2 3 5 4 9 7 8 6} -defaultsOSRD -pinDir wf_axis right -pinY wf_axis 0R -pinBusDir adc_data left -pinBusY adc_data 0L -pinDir resn_i left -pinY resn_i 40L -pinDir in_aclk left -pinY in_aclk 20L -pinDir data_ready_i right -pinY data_ready_i 80R -pinBusDir command_i right -pinBusY command_i 40R -pinBusDir data_i right -pinBusY data_i 60R -pinDir start_out right -pinY start_out 20R
preplace inst waterfall_sender_1 -pg 1 -lvl 3 -x 1600 -y 650 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 51 50 52 53} -defaultsOSRD -pinDir in_bus left -pinY in_bus 0L -pinDir m_axi_out_bus right -pinY m_axi_out_bus 0R -pinDir interrupt_out_ap_vld right -pinY interrupt_out_ap_vld 20R -pinDir ap_clk left -pinY ap_clk 20L -pinDir ap_rst_n left -pinY ap_rst_n 60L -pinDir start_send left -pinY start_send 40L -pinDir module_idx left -pinY module_idx 80L -pinDir interrupt_out right -pinY interrupt_out 40R
preplace inst xlconstant_1 -pg 1 -lvl 3 -x 1600 -y 840 -defaultsOSRD -pinBusDir dout left -pinBusY dout 0L
preplace inst axi_mem_intercon_2 -pg 1 -lvl 4 -x 2050 -y 650 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 47 45 48 46 49} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir ACLK left -pinY ACLK 20L -pinDir ARESETN left -pinY ARESETN 80L -pinDir S00_ACLK left -pinY S00_ACLK 40L -pinDir S00_ARESETN left -pinY S00_ARESETN 100L -pinDir M00_ACLK left -pinY M00_ACLK 60L -pinDir M00_ARESETN left -pinY M00_ARESETN 120L
preplace inst wf_proc_0 -pg 1 -lvl 2 -x 740 -y 420 -swap {0 1 2 3 5 4 9 7 8 6} -defaultsOSRD -pinDir wf_axis right -pinY wf_axis 0R -pinBusDir adc_data left -pinBusY adc_data 0L -pinDir resn_i left -pinY resn_i 40L -pinDir in_aclk left -pinY in_aclk 20L -pinDir data_ready_i right -pinY data_ready_i 80R -pinBusDir command_i right -pinBusY command_i 40R -pinBusDir data_i right -pinBusY data_i 60R -pinDir start_out right -pinY start_out 20R
preplace inst axi_mem_intercon_1 -pg 1 -lvl 4 -x 2050 -y 420 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 47 45 48 46 49} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir ACLK left -pinY ACLK 20L -pinDir ARESETN left -pinY ARESETN 80L -pinDir S00_ACLK left -pinY S00_ACLK 40L -pinDir S00_ARESETN left -pinY S00_ARESETN 100L -pinDir M00_ACLK left -pinY M00_ACLK 60L -pinDir M00_ARESETN left -pinY M00_ARESETN 120L
preplace inst axi_mem_intercon -pg 1 -lvl 4 -x 2050 -y 80 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 44 42 45 43 46} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir ACLK left -pinY ACLK 20L -pinDir ARESETN left -pinY ARESETN 80L -pinDir S00_ACLK left -pinY S00_ACLK 40L -pinDir S00_ARESETN left -pinY S00_ARESETN 100L -pinDir M00_ACLK left -pinY M00_ACLK 60L -pinDir M00_ARESETN left -pinY M00_ARESETN 120L
preplace inst sound_rx_common_0 -pg 1 -lvl 2 -x 740 -y 80 -swap {0 1 2 3 4 5 7 6 10 8 9} -defaultsOSRD -pinDir snd_axis right -pinY snd_axis 0R -pinBusDir adc_data left -pinBusY adc_data 0L -pinDir resn_i left -pinY resn_i 40L -pinDir in_aclk left -pinY in_aclk 20L -pinDir data_ready_i right -pinY data_ready_i 60R -pinBusDir command_i right -pinBusY command_i 20R -pinBusDir data_i right -pinBusY data_i 40R
preplace netloc adc_sim_conv_0_sim_data_out 1 0 2 N 80 420
preplace netloc interrupt_out 1 3 4 1790 340 2190J 260 NJ 260 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 1 6 440 20 1010 20 1850 320 2210 360 2730 480 NJ
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 4 360 1180 NJ 1180 NJ 1180 2270J
preplace netloc rst_design_1_10M_interconnect_aresetn 1 1 5 400 1220 NJ 1220 N 1220 NJ 1220 2750J
preplace netloc rst_design_1_10M_peripheral_aresetn 1 1 3 380 990 970 990 1830
preplace netloc spi_receiver_0_command 1 2 4 910 1040 N 1040 NJ 1040 2690J
preplace netloc spi_receiver_0_data 1 2 4 950 1100 NJ 1100 NJ 1100 2710J
preplace netloc spi_receiver_0_data_ready 1 2 4 890 1140 N 1140 NJ 1140 2730J
preplace netloc waterfall_sender_0_interrupt_out 1 3 1 1810 460n
preplace netloc waterfall_sender_1_interrupt_out 1 3 1 1770 690n
preplace netloc wf_proc_0_start_out 1 2 1 990 440n
preplace netloc wf_proc_1_start_out 1 2 1 930 670n
preplace netloc xlconcat_0_dout 1 4 1 2250 540n
preplace netloc xlconstant_0_dout 1 2 1 1030 290n
preplace netloc xlconstant_1_dout 1 2 1 1030 730n
preplace netloc axi_mem_intercon_1_M00_AXI 1 4 1 2190 420n
preplace netloc axi_mem_intercon_1_M01_AXI 1 4 1 2230 460n
preplace netloc axi_mem_intercon_M00_AXI 1 4 1 2230 80n
preplace netloc processing_system7_0_DDR 1 5 2 NJ 420 NJ
preplace netloc processing_system7_0_FIXED_IO 1 5 2 2750J 450 NJ
preplace netloc processing_system7_0_SPI_0 1 5 1 2690 520n
preplace netloc sound_rx_common_0_snd_axis 1 2 1 N 80
preplace netloc sound_sender_0_m_axi_out_bus 1 3 1 NJ 80
preplace netloc waterfall_sender_0_m_axi_out_bus 1 3 1 NJ 420
preplace netloc waterfall_sender_1_m_axi_out_bus 1 3 1 N 650
preplace netloc wf_proc_0_wf_axis 1 2 1 N 420
preplace netloc wf_proc_1_wf_axis 1 2 1 N 650
levelinfo -pg 1 -230 190 740 1600 2050 2480 2860 3050
pagesize -pg 1 -db -bbox -sgen -360 -420 3160 1510
",
   "my_v1_Layout_Default":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 7 -x 2950 -y 420 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 2950 -y 450 -defaultsOSRD
preplace port port-id_test_out2 -pg 1 -lvl 7 -x 2950 -y -20 -defaultsOSRD
preplace port port-id_test_out1 -pg 1 -lvl 7 -x 2950 -y 340 -defaultsOSRD
preplace port port-id_adc_clk -pg 1 -lvl 7 -x 2950 -y 480 -defaultsOSRD
preplace portBus adc_in -pg 1 -lvl 0 -x -140 -y 90 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -x 2400 -y 420 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 23 17 18 19 20 21 22 52 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 16 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 137 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 98 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181} -defaultsOSRD -pinDir DDR right -pinY DDR 0R -pinDir FIXED_IO right -pinY FIXED_IO 40R -pinDir SPI_0 right -pinY SPI_0 100R -pinDir S_AXI_HP0_FIFO_CTRL right -pinY S_AXI_HP0_FIFO_CTRL 60R -pinDir S_AXI_HP1_FIFO_CTRL right -pinY S_AXI_HP1_FIFO_CTRL 80R -pinDir S_AXI_HP2_FIFO_CTRL right -pinY S_AXI_HP2_FIFO_CTRL 20R -pinDir S_AXI_HP0 left -pinY S_AXI_HP0 0L -pinDir S_AXI_HP1 left -pinY S_AXI_HP1 40L -pinDir S_AXI_HP2 left -pinY S_AXI_HP2 20L -pinDir S_AXI_HP0_ACLK left -pinY S_AXI_HP0_ACLK 60L -pinDir S_AXI_HP1_ACLK left -pinY S_AXI_HP1_ACLK 80L -pinDir S_AXI_HP2_ACLK left -pinY S_AXI_HP2_ACLK 100L -pinBusDir IRQ_F2P left -pinBusY IRQ_F2P 120L -pinDir FCLK_CLK0 right -pinY FCLK_CLK0 120R -pinDir FCLK_RESET0_N left -pinY FCLK_RESET0_N 140L
preplace inst rst_design_1_10M -pg 1 -lvl 1 -x 220 -y 490 -swap {0 9 2 3 4 1 5 6 7 8} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 0R -pinDir ext_reset_in right -pinY ext_reset_in 120R -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 60R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 80R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 100R
preplace inst system_ila_0 -pg 1 -lvl 4 -x 1830 -y -220 -swap {2 4 5 0 3 1} -defaultsOSRD -pinDir clk left -pinY clk 60L -pinBusDir probe0 left -pinBusY probe0 100L -pinBusDir probe1 left -pinBusY probe1 120L -pinBusDir probe2 left -pinBusY probe2 20L -pinBusDir probe3 left -pinBusY probe3 80L -pinBusDir probe4 left -pinBusY probe4 40L
preplace inst spi_receiver_0 -pg 1 -lvl 6 -x 2790 -y 800 -swap {0 1 2 3 4 9 5 8 6 7} -defaultsOSRD -pinDir spi_s left -pinY spi_s 0L -pinDir resn_i left -pinY resn_i 160L -pinDir clk_main left -pinY clk_main 20L -pinDir data_ready left -pinY data_ready 140L -pinBusDir command left -pinBusY command 80L -pinBusDir data left -pinBusY data 120L
preplace inst axi_mem_intercon -pg 1 -lvl 4 -x 1830 -y 80 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 44 42 45 43 46} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 120R -pinDir ACLK left -pinY ACLK 60L -pinDir ARESETN left -pinY ARESETN 140L -pinDir S00_ACLK left -pinY S00_ACLK 80L -pinDir S00_ARESETN left -pinY S00_ARESETN 160L -pinDir M00_ACLK left -pinY M00_ACLK 100L -pinDir M00_ARESETN left -pinY M00_ARESETN 180L
preplace inst sound_sender_0 -pg 1 -lvl 3 -x 1220 -y 80 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 51 50 52} -defaultsOSRD -pinDir in_bus left -pinY in_bus 0L -pinDir m_axi_out_bus right -pinY m_axi_out_bus 0R -pinDir interrupt_out_ap_vld right -pinY interrupt_out_ap_vld 20R -pinDir ap_clk left -pinY ap_clk 80L -pinDir ap_rst_n left -pinY ap_rst_n 60L -pinDir interrupt_out right -pinY interrupt_out 80R
preplace inst axi_mem_intercon_1 -pg 1 -lvl 4 -x 1830 -y 420 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 47 45 48 46 49} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 40R -pinDir ACLK left -pinY ACLK 40L -pinDir ARESETN left -pinY ARESETN 160L -pinDir S00_ACLK left -pinY S00_ACLK 60L -pinDir S00_ARESETN left -pinY S00_ARESETN 180L -pinDir M00_ACLK left -pinY M00_ACLK 80L -pinDir M00_ARESETN left -pinY M00_ARESETN 200L
preplace inst xlconcat_0 -pg 1 -lvl 4 -x 1830 -y 1050 -defaultsOSRD -pinBusDir In0 left -pinBusY In0 0L -pinBusDir In1 left -pinBusY In1 20L -pinBusDir In2 left -pinBusY In2 40L -pinBusDir dout right -pinBusY dout 0R
preplace inst xlconstant_0 -pg 1 -lvl 3 -x 1220 -y 580 -defaultsOSRD -pinBusDir dout left -pinBusY dout 0L
preplace inst waterfall_sender_0 -pg 1 -lvl 3 -x 1220 -y 400 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 51 50 49 52 53} -defaultsOSRD -pinDir in_bus left -pinY in_bus 0L -pinDir m_axi_out_bus right -pinY m_axi_out_bus 20R -pinDir interrupt_out_ap_vld right -pinY interrupt_out_ap_vld 40R -pinDir ap_clk left -pinY ap_clk 60L -pinDir ap_rst_n left -pinY ap_rst_n 40L -pinDir start_send left -pinY start_send 20L -pinDir module_idx left -pinY module_idx 80L -pinDir interrupt_out right -pinY interrupt_out 60R
preplace inst wf_proc_0 -pg 1 -lvl 2 -x 620 -y 370 -swap {0 1 2 3 5 4 9 7 8 6} -defaultsOSRD -pinDir wf_axis right -pinY wf_axis 0R -pinBusDir adc_data left -pinBusY adc_data 0L -pinDir resn_i left -pinY resn_i 40L -pinDir in_aclk left -pinY in_aclk 20L -pinDir data_ready_i right -pinY data_ready_i 160R -pinBusDir command_i right -pinBusY command_i 120R -pinBusDir data_i right -pinBusY data_i 140R -pinDir start_out right -pinY start_out 80R
preplace inst wf_proc_1 -pg 1 -lvl 2 -x 620 -y 750 -swap {0 1 2 3 5 4 9 7 8 6} -defaultsOSRD -pinDir wf_axis right -pinY wf_axis 0R -pinBusDir adc_data left -pinBusY adc_data 0L -pinDir resn_i left -pinY resn_i 40L -pinDir in_aclk left -pinY in_aclk 20L -pinDir data_ready_i right -pinY data_ready_i 80R -pinBusDir command_i right -pinBusY command_i 40R -pinBusDir data_i right -pinBusY data_i 60R -pinDir start_out right -pinY start_out 20R
preplace inst waterfall_sender_1 -pg 1 -lvl 3 -x 1220 -y 750 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 50 49 51 52 53} -defaultsOSRD -pinDir in_bus left -pinY in_bus 0L -pinDir m_axi_out_bus right -pinY m_axi_out_bus 0R -pinDir interrupt_out_ap_vld right -pinY interrupt_out_ap_vld 20R -pinDir ap_clk left -pinY ap_clk 40L -pinDir ap_rst_n left -pinY ap_rst_n 20L -pinDir start_send left -pinY start_send 60L -pinDir module_idx left -pinY module_idx 80L -pinDir interrupt_out right -pinY interrupt_out 40R
preplace inst xlconstant_1 -pg 1 -lvl 3 -x 1220 -y 930 -defaultsOSRD -pinBusDir dout left -pinBusY dout 0L
preplace inst axi_mem_intercon_2 -pg 1 -lvl 4 -x 1830 -y 750 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 47 45 48 46 49} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir ACLK left -pinY ACLK 20L -pinDir ARESETN left -pinY ARESETN 80L -pinDir S00_ACLK left -pinY S00_ACLK 40L -pinDir S00_ARESETN left -pinY S00_ARESETN 100L -pinDir M00_ACLK left -pinY M00_ACLK 60L -pinDir M00_ARESETN left -pinY M00_ARESETN 120L
preplace inst sound_rx_common_0 -pg 1 -lvl 2 -x 620 -y 80 -swap {0 1 2 3 4 5 7 6 12 10 11 9 8} -defaultsOSRD -pinDir snd_axis right -pinY snd_axis 0R -pinBusDir adc_data left -pinBusY adc_data 0L -pinDir resn_i left -pinY resn_i 40L -pinDir in_aclk left -pinY in_aclk 20L -pinDir data_ready_i right -pinY data_ready_i 100R -pinBusDir command_i right -pinBusY command_i 60R -pinBusDir data_i right -pinBusY data_i 80R -pinDir test_out1 right -pinY test_out1 40R -pinDir test_out_cic1 right -pinY test_out_cic1 20R
preplace netloc adc_sim_conv_0_sim_data_out 1 0 4 N 90 450 -180 NJ -180 NJ
preplace netloc interrupt_out 1 3 4 1510 -20 NJ -20 NJ -20 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 1 6 470 610 910 20 1530 360 2030 360 2670 480 NJ
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 4 390J 1340 NJ 1340 NJ 1340 2030J
preplace netloc rst_design_1_10M_interconnect_aresetn 1 1 5 430 1400 NJ 1400 N 1400 NJ 1400 2670J
preplace netloc rst_design_1_10M_peripheral_aresetn 1 1 3 410J 1150 870 1150 1490
preplace netloc sound_rx_common_0_test_out1 1 2 5 890 320 1430J 980 1970J 340 NJ 340 NJ
preplace netloc spi_receiver_0_command 1 2 4 830 1210 1410 1210 NJ 1210 2610J
preplace netloc spi_receiver_0_data 1 2 4 790 1250 NJ 1250 NJ 1250 2630J
preplace netloc spi_receiver_0_data_ready 1 2 4 770 1300 1470 1300 NJ 1300 2650J
preplace netloc waterfall_sender_0_interrupt_out 1 3 1 1450 -140n
preplace netloc waterfall_sender_1_interrupt_out 1 3 1 1390 790n
preplace netloc wf_proc_0_start_out 1 2 1 810 420n
preplace netloc wf_proc_1_start_out 1 2 2 850 -200 NJ
preplace netloc xlconcat_0_dout 1 4 1 2010 540n
preplace netloc xlconstant_0_dout 1 2 1 930 480n
preplace netloc xlconstant_1_dout 1 2 1 930 830n
preplace netloc axi_mem_intercon_1_M00_AXI 1 4 1 N 460
preplace netloc axi_mem_intercon_1_M01_AXI 1 4 1 1990 440n
preplace netloc axi_mem_intercon_M00_AXI 1 4 1 1990 200n
preplace netloc processing_system7_0_DDR 1 5 2 NJ 420 NJ
preplace netloc processing_system7_0_FIXED_IO 1 5 2 2610J 450 NJ
preplace netloc processing_system7_0_SPI_0 1 5 1 2610 520n
preplace netloc sound_rx_common_0_snd_axis 1 2 1 N 80
preplace netloc sound_sender_0_m_axi_out_bus 1 3 1 N 80
preplace netloc waterfall_sender_0_m_axi_out_bus 1 3 1 N 420
preplace netloc waterfall_sender_1_m_axi_out_bus 1 3 1 N 750
preplace netloc wf_proc_0_wf_axis 1 2 1 810 370n
preplace netloc wf_proc_1_wf_axis 1 2 1 N 750
levelinfo -pg 1 -140 220 620 1220 1830 2400 2790 2950
pagesize -pg 1 -db -bbox -sgen -270 -320 3060 1510
",
   "my_v1_ScaleFactor":"0.44194",
   "my_v1_TopLeft":"-396,-242",
   "my_v2_DefaultLayers":"/processing_system7_0_FCLK_CLK0:true|/interrupt_out:true|/rst_design_1_10M_interconnect_aresetn:true|/waterfall_sender_0_interrupt_out:true|/processing_system7_0_FCLK_RESET0_N:true|/rst_design_1_10M_peripheral_aresetn:true|/waterfall_sender_1_interrupt_out:true|",
   "my_v2_DefaultScaleFactor":"0.544094",
   "my_v2_DefaultTopLeft":"-1090,-153",
   "my_v2_ExpandedHierarchyInLayout":"",
   "my_v2_Layers":"/processing_system7_0_FCLK_CLK0:true|/interrupt_out:true|/rst_design_1_10M_interconnect_aresetn:true|/waterfall_sender_0_interrupt_out:true|/processing_system7_0_FCLK_RESET0_N:true|/rst_design_1_10M_peripheral_aresetn:true|/waterfall_sender_1_interrupt_out:true|",
   "my_v2_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 2850 -y 180 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 2850 -y 360 -defaultsOSRD
preplace port port-id_test_out2 -pg 1 -lvl 6 -x 2850 -y 1160 -defaultsOSRD
preplace port port-id_adc_clk -pg 1 -lvl 6 -x 2850 -y 520 -defaultsOSRD
preplace port port-id_adc_ovr_led_n -pg 1 -lvl 6 -x 2850 -y -80 -defaultsOSRD
preplace portBus adc_in -pg 1 -lvl 0:w -x 0 -y 120 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 4 -x 2115 -y 160 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 52 46 47 48 49 50 51 59 53 54 55 56 57 58 45 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181} -defaultsOSRD -pinY DDR 0R -pinY FIXED_IO 180R -pinY SPI_0 240R -pinY S_AXI_HP0_FIFO_CTRL 0L -pinY S_AXI_HP1_FIFO_CTRL 40L -pinY S_AXI_HP2_FIFO_CTRL 60L -pinY S_AXI_HP0 20L -pinY S_AXI_HP1 120L -pinY S_AXI_HP2 380L -pinY S_AXI_HP0_ACLK 400L -pinY S_AXI_HP1_ACLK 420L -pinY S_AXI_HP2_ACLK 440L -pinBusY IRQ_F2P 460L -pinY FCLK_CLK0 440R -pinY FCLK_RESET0_N 460R
preplace inst rst_design_1_10M -pg 1 -lvl 5 -x 2575 -y 600 -defaultsOSRD -pinY slowest_sync_clk 0L -pinY ext_reset_in 20L -pinY aux_reset_in 40L -pinY mb_debug_sys_rst 60L -pinY dcm_locked 80L -pinY mb_reset 0R -pinBusY bus_struct_reset 20R -pinBusY peripheral_reset 40R -pinBusY interconnect_aresetn 60R -pinBusY peripheral_aresetn 80R
preplace inst spi_receiver_0 -pg 1 -lvl 5 -x 2575 -y 420 -swap {0 1 2 3 4 5 6 8 9 7} -defaultsOSRD -pinY spi_s 0L -pinY resn_i 20L -pinY clk_main 40L -pinY data_ready 20R -pinBusY command 40R -pinBusY data 0R
preplace inst xlconcat_0 -pg 1 -lvl 3 -x 1610 -y 1080 -defaultsOSRD -pinBusY In0 0L -pinBusY In1 20L -pinBusY In2 40L -pinBusY dout 0R
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 540 -y 1040 -defaultsOSRD -pinBusY dout 0R
preplace inst xlconstant_1 -pg 1 -lvl 1 -x 540 -y 1160 -defaultsOSRD -pinBusY dout 0R
preplace inst axi_mem_intercon_2 -pg 1 -lvl 3 -x 1610 -y 580 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 47 44 48 45 49 46} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 0R -pinY ACLK 80L -pinY ARESETN 20L -pinY S00_ACLK 100L -pinY S00_ARESETN 40L -pinY M00_ACLK 120L -pinY M00_ARESETN 60L
preplace inst axi_mem_intercon_1 -pg 1 -lvl 3 -x 1610 -y 320 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 47 44 48 45 49 46} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 0R -pinY ACLK 80L -pinY ARESETN 20L -pinY S00_ACLK 100L -pinY S00_ARESETN 40L -pinY M00_ACLK 120L -pinY M00_ARESETN 60L
preplace inst axi_mem_intercon -pg 1 -lvl 3 -x 1610 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 44 41 45 42 46 43} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 120R -pinY ACLK 120L -pinY ARESETN 20L -pinY S00_ACLK 140L -pinY S00_ARESETN 40L -pinY M00_ACLK 160L -pinY M00_ARESETN 100L
preplace inst adc_ovr_detect_0 -pg 1 -lvl 1 -x 540 -y -80 -swap {2 0 1 3} -defaultsOSRD -pinY clk_main 40L -pinY rst_n 0L -pinBusY adc_data_in 20L -pinY led_n 0R
preplace inst wf_proc_0 -pg 1 -lvl 1 -x 540 -y 320 -swap {0 1 2 3 8 7 5 6 4 9} -defaultsOSRD -pinY wf_axis 0R -pinBusY adc_data 0L -pinY resn_i 100L -pinY in_aclk 80L -pinY data_ready_i 40L -pinBusY command_i 60L -pinBusY data_i 20L -pinY start_out 20R
preplace inst wf_proc_1 -pg 1 -lvl 1 -x 540 -y 540 -swap {0 1 2 4 3 5 7 6 8 9} -defaultsOSRD -pinY wf_axis 20R -pinBusY adc_data 20L -pinY resn_i 0L -pinY in_aclk 40L -pinY data_ready_i 80L -pinBusY command_i 60L -pinBusY data_i 100L -pinY start_out 60R
preplace inst sound_rx_common_0 -pg 1 -lvl 1 -x 540 -y 120 -swap {0 1 2 3 4 5 6 7 9 10 8} -defaultsOSRD -pinY snd_axis 0R -pinBusY adc_data 0L -pinY resn_i 20L -pinY in_aclk 40L -pinY data_ready_i 80L -pinBusY command_i 100L -pinBusY data_i 60L
preplace inst sound_sender_0 -pg 1 -lvl 2 -x 1030 -y -40 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 51 50 52} -defaultsOSRD -pinY in_bus 60L -pinY m_axi_out_bus 0R -pinY interrupt_out_ap_vld 20R -pinY ap_clk 140L -pinY ap_rst_n 120L -pinY interrupt_out 140R
preplace inst waterfall_sender_0 -pg 1 -lvl 2 -x 1030 -y 200 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 51 49 50 52 53} -defaultsOSRD -pinY in_bus 20L -pinY m_axi_out_bus 0R -pinY interrupt_out_ap_vld 20R -pinY ap_clk 100L -pinY ap_rst_n 40L -pinY start_send 60L -pinY module_idx 120L -pinY interrupt_out 120R
preplace inst waterfall_sender_1 -pg 1 -lvl 2 -x 1030 -y 420 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 51 49 50 52 53} -defaultsOSRD -pinY in_bus 0L -pinY m_axi_out_bus 0R -pinY interrupt_out_ap_vld 20R -pinY ap_clk 60L -pinY ap_rst_n 20L -pinY start_send 40L -pinY module_idx 120L -pinY interrupt_out 120R
preplace netloc adc_ovr_detect_0_led_n 1 1 5 680J -120 1360J -80 NJ -80 NJ -80 NJ
preplace netloc adc_sim_conv_0_sim_data_out 1 0 1 20 -60n
preplace netloc interrupt_out 1 2 4 1300 1180 NJ 1180 2350J 1160 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 80 830 740 830 1360 840 1770 830 2330 520 NJ
preplace netloc processing_system7_0_FCLK_RESET0_N 1 4 1 N 620
preplace netloc rst_design_1_10M_peripheral_aresetn 1 0 6 60 -140 720 -100 1340 760 1790J 740 2350J 740 2750
preplace netloc spi_receiver_0_command 1 0 6 120 920 NJ 920 1260J 930 NJ 930 2330J 920 2770
preplace netloc spi_receiver_0_data 1 0 6 40 960 NJ 960 1200J 970 NJ 970 2370J 960 2810
preplace netloc spi_receiver_0_data_ready 1 0 6 100 940 NJ 940 1240J 950 NJ 950 2350J 940 2790
preplace netloc waterfall_sender_0_interrupt_out 1 2 1 1280 320n
preplace netloc waterfall_sender_1_interrupt_out 1 2 1 1220 540n
preplace netloc wf_proc_0_start_out 1 1 1 700 260n
preplace netloc wf_proc_1_start_out 1 1 1 800 460n
preplace netloc xlconcat_0_dout 1 3 1 1810 620n
preplace netloc xlconstant_0_dout 1 1 1 780 320n
preplace netloc xlconstant_1_dout 1 1 1 820 540n
preplace netloc axi_mem_intercon_1_M00_AXI 1 3 1 1750 280n
preplace netloc axi_mem_intercon_1_M01_AXI 1 3 1 1750 540n
preplace netloc axi_mem_intercon_M00_AXI 1 3 1 N 180
preplace netloc processing_system7_0_DDR 1 4 2 2350J 180 NJ
preplace netloc processing_system7_0_FIXED_IO 1 4 2 2350J 360 NJ
preplace netloc processing_system7_0_SPI_0 1 4 1 2350 400n
preplace netloc sound_rx_common_0_snd_axis 1 1 1 680 20n
preplace netloc sound_sender_0_m_axi_out_bus 1 2 1 1360J -40n
preplace netloc waterfall_sender_0_m_axi_out_bus 1 2 1 1320J 200n
preplace netloc waterfall_sender_1_m_axi_out_bus 1 2 1 1320 420n
preplace netloc wf_proc_0_wf_axis 1 1 1 680 220n
preplace netloc wf_proc_1_wf_axis 1 1 1 760 420n
levelinfo -pg 1 0 540 1030 1610 2115 2575 2850
pagesize -pg 1 -db -bbox -sgen -130 -150 2990 1350
",
   "my_v2_Layout_Default":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 2120 -y 180 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 2120 -y 360 -defaultsOSRD
preplace port port-id_test_out2 -pg 1 -lvl 6 -x 2120 -y 1160 -defaultsOSRD
preplace port port-id_adc_clk -pg 1 -lvl 6 -x 2120 -y 520 -defaultsOSRD
preplace portBus adc_in -pg 1 -lvl 0:w -x 0 -y 120 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 4 -x 1450 -y 180 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 45 39 40 41 42 43 44 52 46 47 48 49 50 51 59 53 54 55 56 57 58 38 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 181 180} -defaultsOSRD -pinY DDR 0R -pinY FIXED_IO 180R -pinY SPI_0 240R -pinY S_AXI_HP0_FIFO_CTRL 20L -pinY S_AXI_HP1_FIFO_CTRL 40L -pinY S_AXI_HP2_FIFO_CTRL 60L -pinY S_AXI_HP0 0L -pinY S_AXI_HP1 120L -pinY S_AXI_HP2 380L -pinY S_AXI_HP0_ACLK 400L -pinY S_AXI_HP1_ACLK 420L -pinY S_AXI_HP2_ACLK 440L -pinBusY IRQ_F2P 460L -pinY FCLK_CLK0 460R -pinY FCLK_RESET0_N 440R
preplace inst rst_design_1_10M -pg 1 -lvl 5 -x 1850 -y 600 -swap {0 1 2 3 4 6 7 8 5 9} -defaultsOSRD -pinY slowest_sync_clk 0L -pinY ext_reset_in 20L -pinY aux_reset_in 40L -pinY mb_debug_sys_rst 60L -pinY dcm_locked 80L -pinY mb_reset 20R -pinBusY bus_struct_reset 40R -pinBusY peripheral_reset 60R -pinBusY interconnect_aresetn 0R -pinBusY peripheral_aresetn 80R
preplace inst spi_receiver_0 -pg 1 -lvl 5 -x 1850 -y 420 -swap {0 1 2 3 4 5 6 8 9 7} -defaultsOSRD -pinY spi_s 0L -pinY resn_i 20L -pinY clk_main 40L -pinY data_ready 20R -pinBusY command 40R -pinBusY data 0R
preplace inst sound_sender_0 -pg 1 -lvl 2 -x 650 -y 60 -defaultsOSRD -pinY in_bus 60L -pinY m_axi_out_bus 0R -pinY interrupt_out_ap_vld 20R -pinY ap_clk 120L -pinY ap_rst_n 140L -pinY interrupt_out 140R
preplace inst xlconcat_0 -pg 1 -lvl 3 -x 1040 -y 1060 -defaultsOSRD -pinBusY In0 0L -pinBusY In1 20L -pinBusY In2 40L -pinBusY dout 0R
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 300 -y 1060 -defaultsOSRD -pinBusY dout 0R
preplace inst waterfall_sender_0 -pg 1 -lvl 2 -x 650 -y 300 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 51 50 49 52 53} -defaultsOSRD -pinY in_bus 20L -pinY m_axi_out_bus 0R -pinY interrupt_out_ap_vld 20R -pinY ap_clk 100L -pinY ap_rst_n 60L -pinY start_send 40L -pinY module_idx 120L -pinY interrupt_out 120R
preplace inst wf_proc_1 -pg 1 -lvl 1 -x 300 -y 540 -swap {0 1 2 3 4 5 7 6 8 9} -defaultsOSRD -pinY wf_axis 20R -pinBusY adc_data 0L -pinY resn_i 20L -pinY in_aclk 40L -pinY data_ready_i 80L -pinBusY command_i 60L -pinBusY data_i 100L -pinY start_out 60R
preplace inst waterfall_sender_1 -pg 1 -lvl 2 -x 650 -y 560 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 51 49 50 52 53} -defaultsOSRD -pinY in_bus 0L -pinY m_axi_out_bus 0R -pinY interrupt_out_ap_vld 20R -pinY ap_clk 60L -pinY ap_rst_n 20L -pinY start_send 40L -pinY module_idx 120L -pinY interrupt_out 120R
preplace inst xlconstant_1 -pg 1 -lvl 1 -x 300 -y 1160 -defaultsOSRD -pinBusY dout 0R
preplace inst axi_mem_intercon_2 -pg 1 -lvl 3 -x 1040 -y 560 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 47 44 48 45 49 46} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 0R -pinY ACLK 80L -pinY ARESETN 20L -pinY S00_ACLK 100L -pinY S00_ARESETN 40L -pinY M00_ACLK 120L -pinY M00_ARESETN 60L
preplace inst wf_proc_0 -pg 1 -lvl 1 -x 300 -y 320 -swap {0 1 2 3 8 7 5 6 4 9} -defaultsOSRD -pinY wf_axis 0R -pinBusY adc_data 0L -pinY resn_i 100L -pinY in_aclk 80L -pinY data_ready_i 40L -pinBusY command_i 60L -pinBusY data_i 20L -pinY start_out 20R
preplace inst axi_mem_intercon_1 -pg 1 -lvl 3 -x 1040 -y 300 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 47 44 48 45 49 46} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 0R -pinY ACLK 80L -pinY ARESETN 20L -pinY S00_ACLK 100L -pinY S00_ARESETN 40L -pinY M00_ACLK 120L -pinY M00_ARESETN 60L
preplace inst axi_mem_intercon -pg 1 -lvl 3 -x 1040 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 44 41 45 42 46 43} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 120R -pinY ACLK 80L -pinY ARESETN 20L -pinY S00_ACLK 100L -pinY S00_ARESETN 40L -pinY M00_ACLK 120L -pinY M00_ARESETN 60L
preplace inst sound_rx_common_0 -pg 1 -lvl 1 -x 300 -y 120 -swap {0 1 2 3 4 5 10 9 7 8 6} -defaultsOSRD -pinY snd_axis 0R -pinBusY adc_data 0L -pinY resn_i 100L -pinY in_aclk 80L -pinY data_ready_i 40L -pinBusY command_i 60L -pinBusY data_i 20L
preplace netloc adc_sim_conv_0_sim_data_out 1 0 1 20 120n
preplace netloc interrupt_out 1 2 4 840 1160 NJ 1160 NJ 1160 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 100 830 460 830 880 830 1180 830 1680 520 NJ
preplace netloc processing_system7_0_FCLK_RESET0_N 1 4 1 N 620
preplace netloc rst_design_1_10M_interconnect_aresetn 1 0 6 120 810 NJ 810 NJ 810 NJ 810 1660J 810 2040
preplace netloc rst_design_1_10M_peripheral_aresetn 1 1 5 480 -10 900 740 NJ 740 NJ 740 2020
preplace netloc spi_receiver_0_command 1 0 6 80 920 NJ 920 NJ 920 NJ 920 NJ 920 2060
preplace netloc spi_receiver_0_data 1 0 6 40 960 NJ 960 NJ 960 NJ 960 NJ 960 2100
preplace netloc spi_receiver_0_data_ready 1 0 6 60 940 NJ 940 NJ 940 NJ 940 NJ 940 2080
preplace netloc waterfall_sender_0_interrupt_out 1 2 1 860 420n
preplace netloc waterfall_sender_1_interrupt_out 1 2 1 820 680n
preplace netloc wf_proc_0_start_out 1 1 1 N 340
preplace netloc wf_proc_1_start_out 1 1 1 N 600
preplace netloc xlconcat_0_dout 1 3 1 1200 640n
preplace netloc xlconstant_0_dout 1 1 1 440 420n
preplace netloc xlconstant_1_dout 1 1 1 480 680n
preplace netloc axi_mem_intercon_1_M00_AXI 1 3 1 N 300
preplace netloc axi_mem_intercon_1_M01_AXI 1 3 1 N 560
preplace netloc axi_mem_intercon_M00_AXI 1 3 1 N 180
preplace netloc processing_system7_0_DDR 1 4 2 NJ 180 NJ
preplace netloc processing_system7_0_FIXED_IO 1 4 2 NJ 360 NJ
preplace netloc processing_system7_0_SPI_0 1 4 1 N 420
preplace netloc sound_rx_common_0_snd_axis 1 1 1 N 120
preplace netloc sound_sender_0_m_axi_out_bus 1 2 1 NJ 60
preplace netloc waterfall_sender_0_m_axi_out_bus 1 2 1 NJ 300
preplace netloc waterfall_sender_1_m_axi_out_bus 1 2 1 N 560
preplace netloc wf_proc_0_wf_axis 1 1 1 N 320
preplace netloc wf_proc_1_wf_axis 1 1 1 N 560
levelinfo -pg 1 0 300 650 1040 1450 1850 2120
pagesize -pg 1 -db -bbox -sgen -130 -20 2230 1220
",
   "my_v2_ScaleFactor":"0.556124",
   "my_v2_TopLeft":"-218,-327",
   "my_v3_ExpandedHierarchyInLayout":"",
   "my_v3_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 2040 -y 270 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 2040 -y 300 -defaultsOSRD
preplace port port-id_test_out2 -pg 1 -lvl 6 -x 2040 -y 1070 -defaultsOSRD
preplace port port-id_adc_clk -pg 1 -lvl 6 -x 2040 -y 590 -defaultsOSRD
preplace port port-id_adc_ovr_led_n -pg 1 -lvl 6 -x 2040 -y 70 -defaultsOSRD
preplace portBus adc_in -pg 1 -lvl 0:w -x 0 -y 70 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 4 -x 1390 -y 270 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 45 39 40 41 42 43 44 52 46 47 48 49 50 51 59 53 54 55 56 57 58 38 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 181 180} -defaultsOSRD -pinY DDR 0R -pinY FIXED_IO 30R -pinY SPI_0 220R -pinY S_AXI_HP0_FIFO_CTRL 20L -pinY S_AXI_HP1_FIFO_CTRL 40L -pinY S_AXI_HP2_FIFO_CTRL 60L -pinY S_AXI_HP0 0L -pinY S_AXI_HP1 100L -pinY S_AXI_HP2 320L -pinY S_AXI_HP0_ACLK 380L -pinY S_AXI_HP1_ACLK 400L -pinY S_AXI_HP2_ACLK 420L -pinBusY IRQ_F2P 440L -pinY FCLK_CLK0 420R -pinY FCLK_RESET0_N 400R
preplace inst rst_design_1_10M -pg 1 -lvl 5 -x 1790 -y 650 -defaultsOSRD -pinY slowest_sync_clk 0L -pinY ext_reset_in 20L -pinY aux_reset_in 40L -pinY mb_debug_sys_rst 60L -pinY dcm_locked 80L -pinY mb_reset 0R -pinBusY bus_struct_reset 20R -pinBusY peripheral_reset 40R -pinBusY interconnect_aresetn 60R -pinBusY peripheral_aresetn 80R
preplace inst spi_receiver_0 -pg 1 -lvl 5 -x 1790 -y 490 -swap {0 1 2 3 4 5 6 8 9 7} -defaultsOSRD -pinY spi_s 0L -pinY resn_i 20L -pinY clk_main 40L -pinY data_ready 20R -pinBusY command 40R -pinBusY data 0R
preplace inst xlconcat_0 -pg 1 -lvl 3 -x 1020 -y 970 -defaultsOSRD -pinBusY In0 0L -pinBusY In1 20L -pinBusY In2 40L -pinBusY dout 0R
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 260 -y 960 -defaultsOSRD -pinBusY dout 0R
preplace inst xlconstant_1 -pg 1 -lvl 1 -x 260 -y 1060 -defaultsOSRD -pinBusY dout 0R
preplace inst axi_mem_intercon_2 -pg 1 -lvl 3 -x 1020 -y 590 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 47 45 48 46 49} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 0R -pinY ACLK 20L -pinY ARESETN 80L -pinY S00_ACLK 40L -pinY S00_ARESETN 100L -pinY M00_ACLK 60L -pinY M00_ARESETN 120L
preplace inst axi_mem_intercon_1 -pg 1 -lvl 3 -x 1020 -y 370 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 47 45 48 46 49} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 0R -pinY ACLK 20L -pinY ARESETN 80L -pinY S00_ACLK 40L -pinY S00_ARESETN 100L -pinY M00_ACLK 60L -pinY M00_ARESETN 120L
preplace inst axi_mem_intercon -pg 1 -lvl 3 -x 1020 -y 150 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 44 42 45 43 46} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 120R -pinY ACLK 20L -pinY ARESETN 80L -pinY S00_ACLK 40L -pinY S00_ARESETN 100L -pinY M00_ACLK 60L -pinY M00_ARESETN 120L
preplace inst adc_ovr_detect_0 -pg 1 -lvl 1 -x 260 -y 70 -swap {2 1 0 3} -defaultsOSRD -pinY clk_main 40L -pinY rst_n 20L -pinBusY adc_data_in 0L -pinY led_n 0R
preplace inst sound_sender_0 -pg 1 -lvl 2 -x 630 -y 150 -defaultsOSRD -pinY in_bus 60L -pinY m_axi_out_bus 0R -pinY interrupt_out_ap_vld 20R -pinY ap_clk 80L -pinY ap_rst_n 120L -pinY interrupt_out 120R
preplace inst waterfall_sender_0 -pg 1 -lvl 2 -x 630 -y 370 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 51 50 52 53} -defaultsOSRD -pinY in_bus 40L -pinY m_axi_out_bus 0R -pinY interrupt_out_ap_vld 20R -pinY ap_clk 60L -pinY ap_rst_n 100L -pinY start_send 80L -pinY module_idx 120L -pinY interrupt_out 120R
preplace inst waterfall_sender_1 -pg 1 -lvl 2 -x 630 -y 590 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 51 50 52 53} -defaultsOSRD -pinY in_bus 20L -pinY m_axi_out_bus 0R -pinY interrupt_out_ap_vld 20R -pinY ap_clk 40L -pinY ap_rst_n 80L -pinY start_send 60L -pinY module_idx 140L -pinY interrupt_out 140R
preplace inst wf_proc_0 -pg 1 -lvl 1 -x 260 -y 410 -swap {0 1 2 3 5 4 7 8 6 9} -defaultsOSRD -pinY wf_axis 0R -pinBusY adc_data 0L -pinY resn_i 40L -pinY in_aclk 20L -pinY data_ready_i 80L -pinBusY command_i 100L -pinBusY data_i 60L -pinY start_out 40R
preplace inst wf_proc_1 -pg 1 -lvl 1 -x 260 -y 610 -swap {0 1 2 3 4 8 6 5 7 9} -defaultsOSRD -pinY wf_axis 0R -pinBusY adc_data 0L -pinY resn_i 20L -pinY in_aclk 100L -pinY data_ready_i 60L -pinBusY command_i 40L -pinBusY data_i 80L -pinY start_out 40R
preplace inst sound_rx_common_0 -pg 1 -lvl 1 -x 260 -y 210 -swap {0 1 2 3 4 5 7 6 9 10 8} -defaultsOSRD -pinY snd_axis 0R -pinBusY adc_data 0L -pinY resn_i 40L -pinY in_aclk 20L -pinY data_ready_i 80L -pinBusY command_i 100L -pinBusY data_i 60L
preplace netloc adc_ovr_detect_0_led_n 1 1 5 NJ 70 NJ 70 NJ 70 NJ 70 NJ
preplace netloc adc_sim_conv_0_sim_data_out 1 0 1 20 70n
preplace netloc interrupt_out 1 2 4 840 1070 NJ 1070 NJ 1070 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 80 770 420 790 820 790 1160 790 1620 590 NJ
preplace netloc processing_system7_0_FCLK_RESET0_N 1 4 1 N 670
preplace netloc rst_design_1_10M_peripheral_aresetn 1 0 6 40 880 440 880 880 880 NJ 880 1600J 880 1980
preplace netloc spi_receiver_0_command 1 0 6 120 810 NJ 810 NJ 810 NJ 810 NJ 810 1960
preplace netloc spi_receiver_0_data 1 0 6 60 850 NJ 850 NJ 850 NJ 850 NJ 850 2020
preplace netloc spi_receiver_0_data_ready 1 0 6 100 830 NJ 830 NJ 830 NJ 830 NJ 830 2000
preplace netloc waterfall_sender_0_interrupt_out 1 2 1 860 490n
preplace netloc waterfall_sender_1_interrupt_out 1 2 1 800 730n
preplace netloc wf_proc_0_start_out 1 1 1 N 450
preplace netloc wf_proc_1_start_out 1 1 1 N 650
preplace netloc xlconcat_0_dout 1 3 1 1180 710n
preplace netloc xlconstant_0_dout 1 1 1 400 490n
preplace netloc xlconstant_1_dout 1 1 1 460 730n
preplace netloc axi_mem_intercon_1_M00_AXI 1 3 1 N 370
preplace netloc axi_mem_intercon_1_M01_AXI 1 3 1 N 590
preplace netloc axi_mem_intercon_M00_AXI 1 3 1 N 270
preplace netloc processing_system7_0_DDR 1 4 2 NJ 270 NJ
preplace netloc processing_system7_0_FIXED_IO 1 4 2 NJ 300 NJ
preplace netloc processing_system7_0_SPI_0 1 4 1 N 490
preplace netloc sound_rx_common_0_snd_axis 1 1 1 N 210
preplace netloc sound_sender_0_m_axi_out_bus 1 2 1 NJ 150
preplace netloc waterfall_sender_0_m_axi_out_bus 1 2 1 NJ 370
preplace netloc waterfall_sender_1_m_axi_out_bus 1 2 1 N 590
preplace netloc wf_proc_0_wf_axis 1 1 1 N 410
preplace netloc wf_proc_1_wf_axis 1 1 1 N 610
levelinfo -pg 1 0 260 630 1020 1390 1790 2040
pagesize -pg 1 -db -bbox -sgen -130 0 2180 1120
",
   "my_v3_ScaleFactor":"0.380725",
   "my_v3_TopLeft":"-305,-189"
}
{
   "da_axi4_cnt":"8",
   "da_board_cnt":"1",
   "da_clkrst_cnt":"11",
   "da_ps7_cnt":"1"
}
