# Inputs and Outputs Signals

The port signals for CoreTSE are described in the following table.

<table id="TABLE_RRN_MGK_ZRB"><thead><tr><th>

Port Name

</th><th>

Width

</th><th>

Direction

</th><th>

Description

</th></tr></thead><tbody><tr><td colspan="4">

**Clock and Reset**

</td></tr><tr><td>

STBP

</td><td>

1

</td><td>

Input

</td><td>

Set Reset Bypass, used only in test-mode, where all the internal sync-resets are<br /> bypassed prior to SCAN testing. For the CoreTSE normal operation STBP must be set to<br /> ‘0’.

</td></tr><tr><td>

TXCLK

</td><td>

1

</td><td>

Input

</td><td>

2.5/25/125 MHz transmit clock generated from transmit clock of Transceiver<br /> according to 10/100/1000 Mbps support.

</td></tr><tr><td>

RXCLK

</td><td>

1

</td><td>

Input

</td><td>

2.5/25/125 MHz receive clock generated from receive clock of according to<br /> 10/100/1000 Mbps support.

</td></tr><tr><td colspan="4">

**SGMII/TBI PHY Interface Signals**

</td></tr><tr><td>

TBI\_TX\_CLK

</td><td>

1

</td><td>

Input

</td><td>

125 MHz TBI from transmit clock of Transceiver

</td></tr><tr><td>

TBI\_RX\_CLK

</td><td>

1

</td><td>

Input

</td><td>

125 MHz TBI from receive clock of Transceiver

</td></tr><tr><td>

RCG

</td><td>

10

</td><td>

Input

</td><td>

Receive code group

</td></tr><tr><td>

TCG

</td><td>

10

</td><td>

Output

</td><td>

Transmit code group

</td></tr><tr><td>

ANX\_STATE

</td><td>

10

</td><td>

Output

</td><td>

Auto negotiation status information as follows:-   0th bit-DISABLE\_LINK\_OK state
-   First bit-AN\_ENABLE state
-   Second bit-AN\_RESTART state
-   Third bit-ABILITY\_DETECT state
-   Fourth bit-ACKNOWLEDGE\_DETECT state
-   Fifth bit-NEXT\_PAGE\_WAIT state
-   Sixth bit-COMPLETE\_ACKNOWLEDGE state
-   Seventh bit-IDLE\_DETECT state
-   Eighth bit-LINK\_OK state
-   Ninth bit-Received configuration frame data

</td></tr><tr><td>

SYNC

</td><td>

1

</td><td>

Output

</td><td>

Receive link sync status

</td></tr><tr><td>

SIGNAL\_DETECT

</td><td>

1

</td><td>

Input

</td><td>

The SIGNAL\_DETECT is typically provided from the optical module to indicate when<br /> an optical signal is valid otherwise that should be driven HIGH.

</td></tr><tr><td>

TBI\_RX\_READY

</td><td>

1

</td><td>

Input

</td><td>

RCG valid, recommended to connect with Transceiver receive Ready. For PolarFire® and PolarFire SoC this signal is available only when<br /> parameter SLIP\_ENABLE is 1.

</td></tr><tr><td>

TBI\_TX\_VALID

</td><td>

1

</td><td>

Output

</td><td>

TCG valid, recommended to connect with Transceiver transmit valid.

</td></tr><tr><td>

TBI\_RX\_VALID

</td><td>

1

</td><td>

Input

</td><td>

Available only in PolarFire and PolarFire SoC when SLIP\_ENABLE is 1, recommended<br /> to connect with Transceiver receive valid.

</td></tr><tr><td>

RX\_SLIP

</td><td>

1

</td><td>

Output

</td><td>

Available only in PolarFire and PolarFire SoC when SLIP\_ENABLE is 1, recommended<br /> to connect with receive slip signal of Transceiver.

</td></tr><tr><td colspan="4">

**G/MII PHY Interface Signals**

</td></tr><tr><td>

GTXCLK

</td><td>

1

</td><td>

Input

</td><td>

125 MHz clock from G/MII PHY

</td></tr><tr><td>

TXD

</td><td>

8

</td><td>

Output

</td><td>

Transmit data-   TXD\[3:0\] used for MII 100/10 Mbps \(Nibble Mode\).
-   TXD\[7:0\] used for GMII 1000 Mbps \(Byte mode\).

</td></tr><tr><td>

TXEN

</td><td>

1

</td><td>

Output

</td><td>

Transmit enable

</td></tr><tr><td>

TXER

</td><td>

1

</td><td>

Output

</td><td>

Transmit error

</td></tr><tr><td>

RXD

</td><td>

8

</td><td>

Input

</td><td>

Receive data-   RXD\[3:0\] used for MII 100/10 Mbps \(Nibble mode\).
-   RXD\[7:0\] used for GMII 1000 Mbps \(Byte mode\).

</td></tr><tr><td>

RXDV

</td><td>

1

</td><td>

Input

</td><td>

Receive data valid

</td></tr><tr><td>

RXER

</td><td>

1

</td><td>

Input

</td><td>

Receive error

</td></tr><tr><td>

CRS

</td><td>

1

</td><td>

Input

</td><td>

G/MII carrier sense flag

</td></tr><tr><td>

COL

</td><td>

1

</td><td>

Input

</td><td>

G/MII collision detect flag

</td></tr><tr><td colspan="4">

**Management Interface MDIO Signals**

</td></tr><tr><td>

MDI

</td><td>

1

</td><td>

Input

</td><td>

MDIO management data input from pad

</td></tr><tr><td>

MDC

</td><td>

1

</td><td>

Output

</td><td>

MDIO management data clock

</td></tr><tr><td>

MDO

</td><td>

1

</td><td>

Output

</td><td>

MDIO management data output

</td></tr><tr><td>

MDOEN

</td><td>

1

</td><td>

Output

</td><td>

MDIO management data output enable

</td></tr><tr><td colspan="4">

**MAC Data Path Transmit Interface Signals**

</td></tr><tr><td>

MTXCLK

</td><td>

1

</td><td>

Input

</td><td>

MAC Transmit Clock

</td></tr><tr><td>

MTXRDY

</td><td>

1

</td><td>

Input

</td><td>

MAC Transmit Ready

</td></tr><tr><td>

MTXACPT

</td><td>

1

</td><td>

Output

</td><td>

MAC Transmit Accept

</td></tr><tr><td>

MTXSOF

</td><td>

1

</td><td>

Input

</td><td>

MAC Transmit Start of Frame

</td></tr><tr><td>

MTXEOF

</td><td>

1

</td><td>

Input

</td><td>

MAC Transmit End of Frame

</td></tr><tr><td>

MTXDAT

</td><td>

32

</td><td>

Input

</td><td>

MAC Transmit Frame Data

</td></tr><tr><td>

MTXBYTEVALID

</td><td>

2

</td><td>

Input

</td><td>

MAC Transmit data bytes valid indicator, applicable only for the last word of the<br /> frame-   0: Indicates all bytes in the word are valid
-   1: Indicates the LSB 3 bytes are valid \(23:0 bits\)
-   2: Indicates the LSB 2 bytes are valid \(15:0 bits\)
-   3: Indicates the LSB 1 bytes are valid \(7:0 bits\)

</td></tr><tr><td>

MTXCFRM

</td><td>

1

</td><td>

Input

</td><td>

MAC Transmit Pause Control FrameAsserted for transfer of a pause control<br /> frame. Valid whenever MTXRDY asserted. Transferred whenever MTXRDY and MTXACPT and<br /> the rising edge of MTXCLK occur. Should remain constant for duration of<br /> frame.

</td></tr><tr><td>

MTXHWM

</td><td>

1

</td><td>

Output

</td><td>

MAC Transmit High WatermarkAsserted whenever the amount of word locations used<br /> in the MAC. Transmit Data RAM exceeds configured FIFO register value.

</td></tr><tr><td colspan="4">

**MAC Data Path Receive Interface**

</td></tr><tr><td>

MRXCLK

</td><td>

1

</td><td>

Input

</td><td>

MAC Receive Clock

</td></tr><tr><td>

MRXRDY

</td><td>

1

</td><td>

Output

</td><td>

MAC Receive Ready

</td></tr><tr><td>

MRXACPT

</td><td>

1

</td><td>

Input

</td><td>

MAC Receive Accept

</td></tr><tr><td>

MRXSOF

</td><td>

1

</td><td>

Output

</td><td>

MAC Receive Start of Frame

</td></tr><tr><td>

MRXEOF

</td><td>

1

</td><td>

Output

</td><td>

MAC Receive End of Frame

</td></tr><tr><td>

MRXDAT

</td><td>

32

</td><td>

Output

</td><td>

MAC Receive Frame Data

</td></tr><tr><td>

MRXBYTEVALID

</td><td>

2

</td><td>

Output

</td><td>

MAC Receive data bytes valid indicator, applicable only for the last word of the<br /> frame.-   0: Indicates all bytes in the word are valid
-   1: Indicates the LSB 3 bytes are valid \(23:0 bits\)
-   2: Indicates the LSB 2 bytes are valid \(15:0 bits\)
-   3: Indicates the LSB 1 bytes are valid \(7:0 bits\)

</td></tr><tr><td colspan="4">

**APB Interface**

</td></tr><tr><td>

PCLK

</td><td>

1

</td><td>

Input

</td><td>

APB System Clock: reference clock for all internal logic

</td></tr><tr><td>

PRESETN

</td><td>

1

</td><td>

Input

</td><td>

APB active-low asynchronous reset

</td></tr><tr><td>

PADDR

</td><td>

32

</td><td>

Input

</td><td>

APB address bus

</td></tr><tr><td>

PSEL

</td><td>

1

</td><td>

Input

</td><td>

APB target select

</td></tr><tr><td>

PENABLE

</td><td>

1

</td><td>

Input

</td><td>

APB enable

</td></tr><tr><td>

PWRITE

</td><td>

1

</td><td>

Input

</td><td>

<br /> -   1: APB Write
-   0: APB Read

<br />

</td></tr><tr><td>

PWDATA

</td><td>

32

</td><td>

Input

</td><td>

APB write data

</td></tr><tr><td>

PRDATA

</td><td>

32

</td><td>

Output

</td><td>

APB read data

</td></tr><tr><td>

PSLVERR

</td><td>

1

</td><td>

Output

</td><td>

APB error signal to indicate the failure of transfer

</td></tr><tr><td>

PREADY

</td><td>

1

</td><td>

Output

</td><td>

APB ready signal

</td></tr><tr><td colspan="4">

**Miscellaneous Signals**

</td></tr><tr><td>

TSM\_INTR

</td><td>

2

</td><td>

Output

</td><td>

Interrupt signals. Providing these individual interrupt at top allows user to<br /> connect required interrupts to host-processor based on application requirement.-   \[1\] Wake on LAN detected interrupt
-   \[0\] Statistics counter carry interrupt

</td></tr><tr><td>

TSM\_CONTROL

</td><td>

32

</td><td>

Output

</td><td>

32-bit GPIO output signals mapped to system miscellaneous control register<br /> \(0x1D4\)

</td></tr><tr><td>

RCG\_ERROR

</td><td>

1

</td><td>

Output

</td><td>

Indicates the receive code group error

</td></tr></tbody>
</table>**Parent topic:**[CoreTSE Parameters and Interface Signals](GUID-9AF0BD00-B45D-4AEF-9E8D-6EFB40B95C89.md)

