`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date:    12:28:51 01/05/2013 
// Design Name: 
// Module Name:    testuart 
// Project Name: 
// Target Devices: 
// Tool versions: 
// Description: 
//
// Dependencies: 
//
// Revision: 
// Revision 0.01 - File Created
// Additional Comments: 
//
//////////////////////////////////////////////////////////////////////////////////
module testdata(clk, dataout, wrsig);
input clk;
output[7:0] dataout;
output wrsig;
reg [7:0] dataout;
reg wrsig;
reg [7:0] cnt;
always @(posedge clk)
begin
  if(cnt == 254)
  begin
    dataout <= dataout + 8'd1;  //每次数据加"1"
    wrsig <= 1'b1;              //产生发送命令
    cnt <= 8'd0;
  end
  else
  begin
    wrsig <= 1'b0;
    cnt <= cnt + 8'd1;
  end
end
endmodule

