Project Information                    r:\tsc\pt5201\ddd\pld\pld5531\latch.rpt

MAX+plus II Compiler Report File
Version 9.01 07/30/98
Compiled: 11/01/99 11:18:51

Copyright (C) 1988-1998 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


Untitled


** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

latch     EPF6010ATC100-3  14       13       0       51          5  %

User Pins:                 14       13       0  



Project Information                    r:\tsc\pt5201\ddd\pld\pld5531\latch.rpt

** PROJECT TIMING MESSAGES **

Warning: Timing characteristics of device EPF6010ATC100-3 are preliminary


Device-Specific Information:           r:\tsc\pt5201\ddd\pld\pld5531\latch.rpt
latch

***** Logic for device 'latch' compiled without errors.




Device: EPF6010ATC100-3

FLEX 6000 Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    Enable JTAG Support                        = OFF

                                                              p    
                                                              e    
                                              R R R R R R R R d    
                        u u   u u u u         E E E E E E E E o u  
                        d d   d d d d       ^ S S S S S S S S f d  
                    l l 9 6   2 3 5 8 ^     D E E E E E E E E f 1  
                b b o o _ _ b _ _ _ _ D     A R R R R R R R R _ _  
                u u a a p p u p p p p C V G T V V V V V V V V p p  
                s s d d i i s i i i i L C N A E E E E E E E E i i  
                0 6 3 2 n n 2 n n n n K C D 0 D D D D D D D D n n  
              ----------------------------------------------------_ 
             / 100  98  96  94  92  90  88  86  84  82  80  78  76   |_ 
            /     99  97  95  93  91  89  87  85  83  81  79  77    | 
      bus5 |  1                                                    75 | ud0_pin 
      bus3 |  2                                                    74 | RESERVED 
      N.C. |  3                                                    73 | RESERVED 
      ^nCE |  4                                                    72 | ^CONF_DONE 
       GND |  5                                                    71 | VCC 
       VCC |  6                                                    70 | GND 
      N.C. |  7                                                    69 | RESERVED 
   ud4_pin |  8                                                    68 | N.C. 
      bus4 |  9                                                    67 | g_pin 
     &bus7 | 10                                                    66 | ud10_pin 
   ud7_pin | 11                                                    65 | RESERVED 
     clock | 12                                                    64 | RESERVED 
     load1 | 13                  EPF6010ATC100-3                   63 | line 
  RESERVED | 14                                                    62 | busselect 
  RESERVED | 15                                                    61 | RESERVED 
  RESERVED | 16                                                    60 | RESERVED 
  RESERVED | 17                                                    59 | RESERVED 
  RESERVED | 18                                                    58 | RESERVED 
      N.C. | 19                                                    57 | RESERVED 
       GND | 20                                                    56 | N.C. 
       VCC | 21                                                    55 | N.C. 
     ^MSEL | 22                                                    54 | VCC 
  RESERVED | 23                                                    53 | GND 
  RESERVED | 24                                                    52 | N.C. 
  RESERVED | 25                                                    51 | RESERVED 
           |      27  29  31  33  35  37  39  41  43  45  47  49  _| 
            \   26  28  30  32  34  36  38  40  42  44  46  48  50   | 
             \----------------------------------------------------- 
                R R R b R R R R R R ^ G V ^ R R R R R R R R R R R  
                E E E u E E E E E E n N C n E E E E E E E E E E E  
                S S S s S S S S S S C D C S S S S S S S S S S S S  
                E E E 1 E E E E E E O     T E E E E E E E E E E E  
                R R R   R R R R R R N     A R R R R R R R R R R R  
                V V V   V V V V V V F     T V V V V V V V V V V V  
                E E E   E E E E E E I     U E E E E E E E E E E E  
                D D D   D D D D D D G     S D D D D D D D D D D D  
                                                                   
                                                                   


N.C. = Not Connected.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs (TMS, TCK, TDI) should be tied to VCC when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:           r:\tsc\pt5201\ddd\pld\pld5531\latch.rpt
latch

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect                  Sync.   Sync.   Left External  Right External  Borrowed LC1
Block   Logic Cells  Driven       Driven       Clocks  Clears   Clear   Load    Interconnect   Interconnect    Inputs
A1       8/10( 80%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      4/22( 18%)    7/22( 31%)      2/4
A3       8/10( 80%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      4/22( 18%)    7/22( 31%)      2/4
A5       6/10( 60%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      2/22(  9%)    4/22( 18%)      2/4
A6       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      1/4
A7       6/10( 60%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      3/22( 13%)    4/22( 18%)      2/4
A8       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      1/4
A9       2/10( 20%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    2/22(  9%)      1/4
A10      1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      1/4
A11      1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      1/4
A12      1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      1/22(  4%)    1/22(  4%)      1/4
B2       8/10( 80%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      4/22( 18%)    7/22( 31%)      2/4
B4       4/10( 40%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      1/22(  4%)    5/22( 22%)      2/4
B6       1/10( 10%)   0/10(  0%)   0/10(  0%)    1/2    0/2      0/1     0/1      0/22(  0%)    2/22(  9%)      1/4
B8       3/10( 30%)   0/10(  0%)   0/10(  0%)    2/2    0/2      0/1     0/1      0/22(  0%)    4/22( 18%)      2/4


Total dedicated input pins used:                 4/4      (100%)
Total I/O pins used:                            23/67     ( 34%)
Total logic cells used:                         51/880    (  5%)
Average fan-in:                                 2.11/4    ( 52%)
Total fan-in:                                 108/3520    (  3%)

Total input pins required:                      14
Total output pins required:                     13
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                     51
Total flipflops required:                       51
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0

Synthesized logic cells:                         0/ 880   (  0%)

Logic Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  Total
 A:      8   0   8   0   6   1   6   1   2   1   1   1   0   0   0   0   0   0   0   0   0   0     35
 B:      0   8   0   4   0   1   0   3   0   0   0   0   0   0   0   0   0   0   0   0   0   0     16
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0
 D:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0

Total:   8   8   8   4   6   2   6   4   2   1   1   1   0   0   0   0   0   0   0   0   0   0     51



Device-Specific Information:           r:\tsc\pt5201\ddd\pld\pld5531\latch.rpt
latch

** INPUTS **

                                               Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  62      -    -    --      INPUT               0    0    0   11  busselect
 100      -    A    --      INPUT               0    0    0    3  bus0
  29      -    -    02      INPUT               0    0    0    3  bus1
  94      -    -    07      INPUT               0    0    0    3  bus2
   2      -    A    --      INPUT               0    0    0    2  bus3
   9      -    B    --      INPUT               0    0    0    2  bus4
   1      -    A    --      INPUT               0    0    0    2  bus5
  99      -    A    --      INPUT               0    0    0    3  bus6
  10      -    B    --      INPUT               0    0    0    3  bus7
  12      -    -    --      INPUT               0    0    0   30  clock
  63      -    -    --      INPUT               0    0    0   19  line
  13      -    -    --      INPUT               0    0    0    8  load1
  97      -    -    02      INPUT               0    0    0    5  load2
  98      -    -    01      INPUT               0    0    0    8  load3


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell


Device-Specific Information:           r:\tsc\pt5201\ddd\pld\pld5531\latch.rpt
latch

** OUTPUTS **

       Fed By                                  Fan-In    Fan-Out
 Pin     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  67      -    B    --     OUTPUT               0    1    0    0  g_pin
  77      -    A    --     OUTPUT               0    1    0    0  pedoff_pin
  75      -    A    --     OUTPUT               0    1    0    0  ud0_pin
  76      -    A    --     OUTPUT               0    1    0    0  ud1_pin
  93      -    -    08     OUTPUT               0    1    0    0  ud2_pin
  92      -    -    09     OUTPUT               0    1    0    0  ud3_pin
   8      -    B    --     OUTPUT               0    1    0    0  ud4_pin
  91      -    -    10     OUTPUT               0    1    0    0  ud5_pin
  95      -    -    05     OUTPUT           $   0    1    0    0  ud6_pin
  11      -    B    --     OUTPUT               0    1    0    0  ud7_pin
  90      -    -    11     OUTPUT               0    1    0    0  ud8_pin
  96      -    -    04     OUTPUT           $   0    1    0    0  ud9_pin
  66      -    B    --     OUTPUT               0    1    0    0  ud10_pin


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell


Device-Specific Information:           r:\tsc\pt5201\ddd\pld\pld5531\latch.rpt
latch

** BURIED LOGIC **

                                               Fan-In    Fan-Out
 IOC     LC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      2    B    06        DFF              2    0    1    0  g
   -      6    A    01        DFF              2    2    0    2  libufb3
   -      6    B    02        DFF              2    2    0    2  libufb4
   -      5    A    01        DFF              2    2    0    2  libufb5
   -      8    A    05        DFF              2    2    0    2  libufb6
   -      5    B    02        DFF              2    2    0    2  libufb7
   -      7    A    03        DFF              2    2    0    2  libufb8
   -      5    A    03        DFF              2    2    0    2  libufb9
   -      7    B    04        DFF              2    2    0    2  libufb10
   -      1    A    01        DFF              2    0    0    1  libuf0
   -      7    B    02        DFF              2    0    0    1  libuf1
   -      7    A    01        DFF              2    0    0    1  libuf2
   -      3    A    05        DFF              2    0    0    1  libuf3
   -     10    B    02        DFF              2    0    0    1  libuf4
   -      8    A    03        DFF              2    0    0    1  libuf5
   -     10    A    03        DFF              2    0    0    1  libuf6
   -      4    B    08        DFF              2    0    0    1  libuf7
   -      2    A    12        DFF              2    0    1    0  pedoff
   -      4    A    05        DFF              2    2    0    2  subufb0
   -      7    A    07        DFF              2    2    0    2  subufb1
   -      4    A    07        DFF              2    2    0    2  subufb2
   -      8    A    01        DFF              2    2    0    2  subufb3
   -      8    B    02        DFF              2    2    0    2  subufb4
   -      2    A    01        DFF              2    2    0    2  subufb5
   -      7    A    05        DFF              2    2    0    2  subufb6
   -      2    B    02        DFF              2    2    0    2  subufb7
   -      6    A    03        DFF              2    2    0    2  subufb8
   -      2    A    03        DFF              2    2    0    2  subufb9
   -      2    B    04        DFF              2    2    0    2  subufb10
   -      2    A    11        DFF              2    0    0    1  subuf0
   -      6    A    07        DFF              2    0    0    1  subuf1
   -      2    A    07        DFF              2    0    0    1  subuf2
   -      7    A    10        DFF              2    0    0    1  subuf3
   -      2    B    08        DFF              2    0    0    1  subuf4
   -      4    A    08        DFF              2    0    0    1  subuf5
   -      6    A    06        DFF              2    0    0    1  subuf6
   -      3    B    08        DFF              2    0    0    1  subuf7
   -      4    A    09        DFF              2    0    0    1  subuf8
   -      1    A    09        DFF              2    0    0    1  subuf9
   -      6    B    04        DFF              2    0    0    1  subuf10
   -      2    A    05        DFF              2    1    1    0  ud0
   -      1    A    07        DFF              2    1    1    0  ud1
   -      3    A    07        DFF              2    1    1    0  ud2
   -      4    A    01        DFF              2    2    1    0  ud3
   -      4    B    02        DFF              2    2    1    0  ud4
   -      3    A    01        DFF              2    2    1    0  ud5
   -      6    A    05        DFF              2    2    1    0  ud6
   -      3    B    02        DFF              2    2    1    0  ud7
   -      4    A    03        DFF              2    2    1    0  ud8
   -      3    A    03        DFF              2    2    1    0  ud9
   -      3    B    04        DFF              2    2    1    0  ud10


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
$ = Driven by fast output logic cell
p = Packed register


Device-Specific Information:           r:\tsc\pt5201\ddd\pld\pld5531\latch.rpt
latch

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       3/ 96(  3%)    18/ 48( 37%)     1/ 48(  2%)    4/20( 20%)      3/20( 15%)     0/20(  0%)
B:       2/ 96(  2%)    12/ 48( 25%)     0/ 48(  0%)    2/20( 10%)      4/20( 20%)     0/20(  0%)
C:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/20(  0%)      0/20(  0%)     0/20(  0%)
D:       0/ 96(  0%)     0/ 48(  0%)     0/ 48(  0%)    0/20(  0%)      0/20(  0%)     0/20(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      1/20(  5%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
02:      2/20( 10%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
03:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
05:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
06:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      1/20(  5%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
08:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
09:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
10:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
11:      0/20(  0%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
12:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      0/20(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:           r:\tsc\pt5201\ddd\pld\pld5531\latch.rpt
latch

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       30         clock
INPUT        8         load1
INPUT        8         load3
INPUT        5         load2


Device-Specific Information:           r:\tsc\pt5201\ddd\pld\pld5531\latch.rpt
latch

** EQUATIONS **

busselect : INPUT;
bus0     : INPUT;
bus1     : INPUT;
bus2     : INPUT;
bus3     : INPUT;
bus4     : INPUT;
bus5     : INPUT;
bus6     : INPUT;
bus7     : INPUT;
clock    : INPUT;
line     : INPUT;
load1    : INPUT;
load2    : INPUT;
load3    : INPUT;

-- Node name is 'g' from file "latch.tdf" line 142, column 1
-- Equation name is 'g', location is LC2_B6, type is buried.
g        = DFF( bus7,  load2,  VCC,  VCC);

-- Node name is 'g_pin' from file "latch.tdf" line 252, column 2
-- Equation name is 'g_pin', type is output 
g_pin    =  g;

-- Node name is 'libufb3' from file "latch.tdf" line 155, column 1
-- Equation name is 'libufb3', location is LC6_A1, type is buried.
libufb3  = DFF( _EQ001,  clock,  VCC,  VCC);
  _EQ001 =  libuf0 &  line
         #  libufb3 & !line;

-- Node name is 'libufb4' from file "latch.tdf" line 156, column 1
-- Equation name is 'libufb4', location is LC6_B2, type is buried.
libufb4  = DFF( _EQ002,  clock,  VCC,  VCC);
  _EQ002 =  libuf1 &  line
         #  libufb4 & !line;

-- Node name is 'libufb5' from file "latch.tdf" line 128, column 1
-- Equation name is 'libufb5', location is LC5_A1, type is buried.
libufb5  = DFF( _EQ003,  clock,  VCC,  VCC);
  _EQ003 =  libuf2 &  line
         #  libufb5 & !line;

-- Node name is 'libufb6' from file "latch.tdf" line 153, column 1
-- Equation name is 'libufb6', location is LC8_A5, type is buried.
libufb6  = DFF( _EQ004,  clock,  VCC,  VCC);
  _EQ004 =  libuf3 &  line
         #  libufb6 & !line;

-- Node name is 'libufb7' from file "latch.tdf" line 154, column 1
-- Equation name is 'libufb7', location is LC5_B2, type is buried.
libufb7  = DFF( _EQ005,  clock,  VCC,  VCC);
  _EQ005 =  libuf4 &  line
         #  libufb7 & !line;

-- Node name is 'libufb8' from file "latch.tdf" line 127, column 1
-- Equation name is 'libufb8', location is LC7_A3, type is buried.
libufb8  = DFF( _EQ006,  clock,  VCC,  VCC);
  _EQ006 =  libuf5 &  line
         #  libufb8 & !line;

-- Node name is 'libufb9' from file "latch.tdf" line 151, column 1
-- Equation name is 'libufb9', location is LC5_A3, type is buried.
libufb9  = DFF( _EQ007,  clock,  VCC,  VCC);
  _EQ007 =  libuf6 &  line
         #  libufb9 & !line;

-- Node name is 'libufb10' from file "latch.tdf" line 152, column 1
-- Equation name is 'libufb10', location is LC7_B4, type is buried.
libufb10 = DFF( _EQ008,  clock,  VCC,  VCC);
  _EQ008 =  libuf7 &  line
         #  libufb10 & !line;

-- Node name is 'libuf0' from file "latch.tdf" line 141, column 1
-- Equation name is 'libuf0', location is LC1_A1, type is buried.
libuf0   = DFF( bus0,  load3,  VCC,  VCC);

-- Node name is 'libuf1' from file "latch.tdf" line 122, column 1
-- Equation name is 'libuf1', location is LC7_B2, type is buried.
libuf1   = DFF( bus1,  load3,  VCC,  VCC);

-- Node name is 'libuf2' from file "latch.tdf" line 140, column 1
-- Equation name is 'libuf2', location is LC7_A1, type is buried.
libuf2   = DFF( bus2,  load3,  VCC,  VCC);

-- Node name is 'libuf3' from file "latch.tdf" line 139, column 1
-- Equation name is 'libuf3', location is LC3_A5, type is buried.
libuf3   = DFF( bus3,  load3,  VCC,  VCC);

-- Node name is 'libuf4' from file "latch.tdf" line 121, column 1
-- Equation name is 'libuf4', location is LC10_B2, type is buried.
libuf4   = DFF( bus4,  load3,  VCC,  VCC);

-- Node name is 'libuf5' from file "latch.tdf" line 138, column 1
-- Equation name is 'libuf5', location is LC8_A3, type is buried.
libuf5   = DFF( bus5,  load3,  VCC,  VCC);

-- Node name is 'libuf6' from file "latch.tdf" line 137, column 1
-- Equation name is 'libuf6', location is LC10_A3, type is buried.
libuf6   = DFF( bus6,  load3,  VCC,  VCC);

-- Node name is 'libuf7' from file "latch.tdf" line 120, column 1
-- Equation name is 'libuf7', location is LC4_B8, type is buried.
libuf7   = DFF( bus7,  load3,  VCC,  VCC);

-- Node name is 'pedoff' from file "latch.tdf" line 115, column 1
-- Equation name is 'pedoff', location is LC2_A12, type is buried.
pedoff   = DFF( bus6,  load2,  VCC,  VCC);

-- Node name is 'pedoff_pin' from file "latch.tdf" line 259, column 2
-- Equation name is 'pedoff_pin', type is output 
pedoff_pin =  pedoff;

-- Node name is 'subufb0' from file "latch.tdf" line 126, column 1
-- Equation name is 'subufb0', location is LC4_A5, type is buried.
subufb0  = DFF( _EQ009,  clock,  VCC,  VCC);
  _EQ009 =  line &  subuf0
         # !line &  subufb0;

-- Node name is 'subufb1' from file "latch.tdf" line 149, column 1
-- Equation name is 'subufb1', location is LC7_A7, type is buried.
subufb1  = DFF( _EQ010,  clock,  VCC,  VCC);
  _EQ010 =  line &  subuf1
         # !line &  subufb1;

-- Node name is 'subufb2' from file "latch.tdf" line 150, column 1
-- Equation name is 'subufb2', location is LC4_A7, type is buried.
subufb2  = DFF( _EQ011,  clock,  VCC,  VCC);
  _EQ011 =  line &  subuf2
         # !line &  subufb2;

-- Node name is 'subufb3' from file "latch.tdf" line 125, column 1
-- Equation name is 'subufb3', location is LC8_A1, type is buried.
subufb3  = DFF( _EQ012,  clock,  VCC,  VCC);
  _EQ012 =  line &  subuf3
         # !line &  subufb3;

-- Node name is 'subufb4' from file "latch.tdf" line 147, column 1
-- Equation name is 'subufb4', location is LC8_B2, type is buried.
subufb4  = DFF( _EQ013,  clock,  VCC,  VCC);
  _EQ013 =  line &  subuf4
         # !line &  subufb4;

-- Node name is 'subufb5' from file "latch.tdf" line 148, column 1
-- Equation name is 'subufb5', location is LC2_A1, type is buried.
subufb5  = DFF( _EQ014,  clock,  VCC,  VCC);
  _EQ014 =  line &  subuf5
         # !line &  subufb5;

-- Node name is 'subufb6' from file "latch.tdf" line 124, column 1
-- Equation name is 'subufb6', location is LC7_A5, type is buried.
subufb6  = DFF( _EQ015,  clock,  VCC,  VCC);
  _EQ015 =  line &  subuf6
         # !line &  subufb6;

-- Node name is 'subufb7' from file "latch.tdf" line 145, column 1
-- Equation name is 'subufb7', location is LC2_B2, type is buried.
subufb7  = DFF( _EQ016,  clock,  VCC,  VCC);
  _EQ016 =  line &  subuf7
         # !line &  subufb7;

-- Node name is 'subufb8' from file "latch.tdf" line 146, column 1
-- Equation name is 'subufb8', location is LC6_A3, type is buried.
subufb8  = DFF( _EQ017,  clock,  VCC,  VCC);
  _EQ017 =  line &  subuf8
         # !line &  subufb8;

-- Node name is 'subufb9' from file "latch.tdf" line 123, column 1
-- Equation name is 'subufb9', location is LC2_A3, type is buried.
subufb9  = DFF( _EQ018,  clock,  VCC,  VCC);
  _EQ018 =  line &  subuf9
         # !line &  subufb9;

-- Node name is 'subufb10' from file "latch.tdf" line 144, column 1
-- Equation name is 'subufb10', location is LC2_B4, type is buried.
subufb10 = DFF( _EQ019,  clock,  VCC,  VCC);
  _EQ019 =  line &  subuf10
         # !line &  subufb10;

-- Node name is 'subuf0' from file "latch.tdf" line 134, column 1
-- Equation name is 'subuf0', location is LC2_A11, type is buried.
subuf0   = DFF( bus0,  load1,  VCC,  VCC);

-- Node name is 'subuf1' from file "latch.tdf" line 133, column 1
-- Equation name is 'subuf1', location is LC6_A7, type is buried.
subuf1   = DFF( bus1,  load1,  VCC,  VCC);

-- Node name is 'subuf2' from file "latch.tdf" line 119, column 1
-- Equation name is 'subuf2', location is LC2_A7, type is buried.
subuf2   = DFF( bus2,  load1,  VCC,  VCC);

-- Node name is 'subuf3' from file "latch.tdf" line 132, column 1
-- Equation name is 'subuf3', location is LC7_A10, type is buried.
subuf3   = DFF( bus3,  load1,  VCC,  VCC);

-- Node name is 'subuf4' from file "latch.tdf" line 131, column 1
-- Equation name is 'subuf4', location is LC2_B8, type is buried.
subuf4   = DFF( bus4,  load1,  VCC,  VCC);

-- Node name is 'subuf5' from file "latch.tdf" line 118, column 1
-- Equation name is 'subuf5', location is LC4_A8, type is buried.
subuf5   = DFF( bus5,  load1,  VCC,  VCC);

-- Node name is 'subuf6' from file "latch.tdf" line 130, column 1
-- Equation name is 'subuf6', location is LC6_A6, type is buried.
subuf6   = DFF( bus6,  load1,  VCC,  VCC);

-- Node name is 'subuf7' from file "latch.tdf" line 129, column 1
-- Equation name is 'subuf7', location is LC3_B8, type is buried.
subuf7   = DFF( bus7,  load1,  VCC,  VCC);

-- Node name is 'subuf8' from file "latch.tdf" line 117, column 1
-- Equation name is 'subuf8', location is LC4_A9, type is buried.
subuf8   = DFF( bus0,  load2,  VCC,  VCC);

-- Node name is 'subuf9' from file "latch.tdf" line 135, column 1
-- Equation name is 'subuf9', location is LC1_A9, type is buried.
subuf9   = DFF( bus1,  load2,  VCC,  VCC);

-- Node name is 'subuf10' from file "latch.tdf" line 136, column 1
-- Equation name is 'subuf10', location is LC6_B4, type is buried.
subuf10  = DFF( bus2,  load2,  VCC,  VCC);

-- Node name is 'ud0_pin' from file "latch.tdf" line 439, column 2
-- Equation name is 'ud0_pin', type is output 
ud0_pin  =  ud0;

-- Node name is 'ud0' from file "latch.tdf" line 169, column 1
-- Equation name is 'ud0', location is LC2_A5, type is buried.
ud0      = DFF( _EQ020,  clock,  VCC,  VCC);
  _EQ020 =  busselect &  subufb0;

-- Node name is 'ud1_pin' from file "latch.tdf" line 432, column 2
-- Equation name is 'ud1_pin', type is output 
ud1_pin  =  ud1;

-- Node name is 'ud1' from file "latch.tdf" line 113, column 1
-- Equation name is 'ud1', location is LC1_A7, type is buried.
ud1      = DFF( _EQ021,  clock,  VCC,  VCC);
  _EQ021 =  busselect &  subufb1;

-- Node name is 'ud2_pin' from file "latch.tdf" line 425, column 2
-- Equation name is 'ud2_pin', type is output 
ud2_pin  =  ud2;

-- Node name is 'ud2' from file "latch.tdf" line 165, column 1
-- Equation name is 'ud2', location is LC3_A7, type is buried.
ud2      = DFF( _EQ022,  clock,  VCC,  VCC);
  _EQ022 =  busselect &  subufb2;

-- Node name is 'ud3_pin' from file "latch.tdf" line 417, column 2
-- Equation name is 'ud3_pin', type is output 
ud3_pin  =  ud3;

-- Node name is 'ud3' from file "latch.tdf" line 167, column 1
-- Equation name is 'ud3', location is LC4_A1, type is buried.
ud3      = DFF( _EQ023,  clock,  VCC,  VCC);
  _EQ023 =  busselect &  subufb3
         # !busselect &  libufb3;

-- Node name is 'ud4_pin' from file "latch.tdf" line 409, column 2
-- Equation name is 'ud4_pin', type is output 
ud4_pin  =  ud4;

-- Node name is 'ud4' from file "latch.tdf" line 111, column 1
-- Equation name is 'ud4', location is LC4_B2, type is buried.
ud4      = DFF( _EQ024,  clock,  VCC,  VCC);
  _EQ024 =  busselect &  subufb4
         # !busselect &  libufb4;

-- Node name is 'ud5_pin' from file "latch.tdf" line 401, column 2
-- Equation name is 'ud5_pin', type is output 
ud5_pin  =  ud5;

-- Node name is 'ud5' from file "latch.tdf" line 161, column 1
-- Equation name is 'ud5', location is LC3_A1, type is buried.
ud5      = DFF( _EQ025,  clock,  VCC,  VCC);
  _EQ025 =  busselect &  subufb5
         # !busselect &  libufb5;

-- Node name is 'ud6_pin' from file "latch.tdf" line 393, column 2
-- Equation name is 'ud6_pin', type is output 
ud6_pin  =  ud6;

-- Node name is 'ud6' from file "latch.tdf" line 163, column 1
-- Equation name is 'ud6', location is LC6_A5, type is buried.
ud6      = DFF( _EQ026,  clock,  VCC,  VCC);
  _EQ026 =  busselect &  subufb6
         # !busselect &  libufb6;

-- Node name is 'ud7_pin' from file "latch.tdf" line 385, column 2
-- Equation name is 'ud7_pin', type is output 
ud7_pin  =  ud7;

-- Node name is 'ud7' from file "latch.tdf" line 109, column 1
-- Equation name is 'ud7', location is LC3_B2, type is buried.
ud7      = DFF( _EQ027,  clock,  VCC,  VCC);
  _EQ027 =  busselect &  subufb7
         # !busselect &  libufb7;

-- Node name is 'ud8_pin' from file "latch.tdf" line 377, column 2
-- Equation name is 'ud8_pin', type is output 
ud8_pin  =  ud8;

-- Node name is 'ud8' from file "latch.tdf" line 157, column 1
-- Equation name is 'ud8', location is LC4_A3, type is buried.
ud8      = DFF( _EQ028,  clock,  VCC,  VCC);
  _EQ028 =  busselect &  subufb8
         # !busselect &  libufb8;

-- Node name is 'ud9_pin' from file "latch.tdf" line 369, column 2
-- Equation name is 'ud9_pin', type is output 
ud9_pin  =  ud9;

-- Node name is 'ud9' from file "latch.tdf" line 159, column 1
-- Equation name is 'ud9', location is LC3_A3, type is buried.
ud9      = DFF( _EQ029,  clock,  VCC,  VCC);
  _EQ029 =  busselect &  subufb9
         # !busselect &  libufb9;

-- Node name is 'ud10_pin' from file "latch.tdf" line 361, column 2
-- Equation name is 'ud10_pin', type is output 
ud10_pin =  ud10;

-- Node name is 'ud10' from file "latch.tdf" line 107, column 1
-- Equation name is 'ud10', location is LC3_B4, type is buried.
ud10     = DFF( _EQ030,  clock,  VCC,  VCC);
  _EQ030 =  busselect &  subufb10
         # !busselect &  libufb10;



Project Information                    r:\tsc\pt5201\ddd\pld\pld5531\latch.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX6000' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = off
      Automatic Global Clear              = off
      Automatic Global Preset             = off
      Automatic Global Output Enable      = off
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:03
   Partitioner                            00:00:03
   Fitter                                 00:00:15
   Timing SNF Extractor                   00:00:03
   Assembler                              00:00:04
   --------------------------             --------
   Total Time                             00:00:29


Memory Allocated
-----------------

Peak memory allocated during compilation  = 10,515K
