{
 "cells": [
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Transposed buffer generator"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 42,
   "metadata": {},
   "outputs": [],
   "source": [
    "import math \n",
    "from datetime import datetime "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 43,
   "metadata": {},
   "outputs": [],
   "source": [
    "####################################################\n",
    "# Inputs definitions\n",
    "####################################################\n",
    "INPUT_N = 4                                     # Input size is a INPUT_N x INPUT_N block of 4x4 sub-blocks\n",
    "INPUT_COORD_WIDTH = 8                           # Number of bits as input for each block in an input line\n",
    "INPUT_MACROBLOCK_SIZE = 16                      # Number of pixels in one macroblock (16 = 4x4)\n",
    "PIXEL_WIDTH = 8                                 # Number of bits for each integer pixel from the reference frame\n",
    "\n",
    "\n",
    "####################################################\n",
    "# Interpolator definitions\n",
    "####################################################\n",
    "INPUT_LINE_SIZE = 9                             # Input size for ONE line loaded to the buffer (9 integer pixels)\n",
    "TAPS = 6                                        # Number of taps\n",
    "FILTERS = 15                                    # Number of filters (= number of outputs expected)\n",
    "OUT_1ST_INTERP_WIDTH = 11                       # Width for every 15 interpolation output for FIRST PASS\n",
    "OUT_2ND_INTERP_WIDTH = 14                       # Width for every 15 interpolation output for SECOND PASS\n",
    "\n",
    "\n",
    "####################################################\n",
    "# Motion Vector Generator definitions\n",
    "####################################################\n",
    "INPUT_COORD_WIDTH = 8                           # Input size for the coordinates X and Y\n",
    "INPUT_MV_WIDTH = 8                              # Input size for the block motion vectors (MV0 and MV1)\n",
    "OUTPUT_MV_GEN_WIDTH = 19                        # Output size of the Motion Vector module (4 and 6 parameters are equal)\n",
    "\n",
    "\n",
    "####################################################\n",
    "# BUFFER DEFINITIONS\n",
    "####################################################\n",
    "LINES = 9\n",
    "COLUMNS = 4\n",
    "BUFFER_NAME = 'transposed_buffer'#+str(LINES)+'x'+str(COLUMNS)\n",
    "INT_REG_NAME = 'reg_internal_buffer'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 44,
   "metadata": {},
   "outputs": [],
   "source": [
    "####################################################\n",
    "# Buffer variables calculations\n",
    "####################################################\n",
    "# Modified date\n",
    "DATE_MODIF = str(datetime.today().strftime('%d/%m/%Y'))\n",
    "\n",
    "# Loop to create the module declarations list \n",
    "MODULE_LIST = []\n",
    "IO_LIST = []\n",
    "for i in range(2*COLUMNS):\n",
    "    if i < COLUMNS:\n",
    "        MODULE_LIST.append('\\tINPUT_'+str(i)+',')\n",
    "        IO_LIST.append('  input signed ['+str(OUT_1ST_INTERP_WIDTH-1)+':0] INPUT_'+str(i)+';')\n",
    "    elif i < 2*COLUMNS-1:\n",
    "        MODULE_LIST.append('\\tOUTPUT_'+str(i-COLUMNS)+',')\n",
    "        IO_LIST.append('  output wire signed ['+str(OUT_1ST_INTERP_WIDTH*LINES-1)+':0] OUTPUT_'+str(i-COLUMNS)+';')\n",
    "    else:\n",
    "        MODULE_LIST.append('\\tOUTPUT_'+str(i-COLUMNS))\n",
    "        IO_LIST.append('  output wire signed ['+str(OUT_1ST_INTERP_WIDTH*LINES-1)+':0] OUTPUT_'+str(i-COLUMNS)+';')\n",
    "\n",
    "MODULE_LIST_CONCAT = '\\n'.join(MODULE_LIST)\n",
    "IO_LIST_CONCAT = '\\n'.join(IO_LIST)\n",
    "\n",
    "# Wires declarations\n",
    "INPUT_WIRES = []\n",
    "for b in range(COLUMNS):\n",
    "    INPUT_WIRES.append('INPUT_'+str(b))\n",
    "for d in range(LINES*COLUMNS-COLUMNS):\n",
    "    INPUT_WIRES.append('out_reg_'+str(d))\n",
    "\n",
    "OUTPUT_WIRES = []\n",
    "OUTPUT_WIRES_DECLARATION = []\n",
    "for c in range(LINES*COLUMNS):\n",
    "    OUTPUT_WIRES.append('out_reg_'+str(c))\n",
    "    OUTPUT_WIRES_DECLARATION.append('  wire signed ['+str(OUT_1ST_INTERP_WIDTH-1)+':0] out_reg_'+str(c)+';')\n",
    "OUTPUT_WIRES_DECLARATION_CONCAT = '\\n'.join(OUTPUT_WIRES_DECLARATION)\n",
    "# print(OUTPUT_WIRES)\n",
    "\n",
    "# Module instantiations\n",
    "MODULE_INST = []\n",
    "for n in range(LINES*COLUMNS):\n",
    "    MODULE_INST.append(INT_REG_NAME+' R'+str(n)+' (')\n",
    "    MODULE_INST.append('\\t.CLK (WIRE_CLK),')\n",
    "    MODULE_INST.append('\\t.RST_ASYNC_N (WIRE_RST),')\n",
    "    MODULE_INST.append('\\t.WRITE_EN (WIRE_EN),')\n",
    "    MODULE_INST.append('\\t.DATA_IN ('+INPUT_WIRES[n]+'),')\n",
    "    MODULE_INST.append('\\t.DATA_OUT ('+OUTPUT_WIRES[n]+'));\\n')\n",
    "MODULE_INST_CONCAT = '\\n'.join(MODULE_INST)\n",
    "\n",
    "# # Columns wires, assigns and outputs assigns\n",
    "# COLUMNS_WIRE = []\n",
    "# COLUMNS_ASSIGN = []\n",
    "# OUT_CONCAT_LIST = []\n",
    "# OUT_ASSIGN = []\n",
    "# for i in range(COLUMNS):\n",
    "#     COLUMNS_WIRE.append('  wire signed ['+str(LINES*OUT_1ST_INTERP_WIDTH-1)+':0] COLUMN_'+str(i)+';')\n",
    "#     for lin in range(0,LINES*COLUMNS,COLUMNS):\n",
    "#         OUT_CONCAT_LIST = [OUTPUT_WIRES[i+lin]] + OUT_CONCAT_LIST\n",
    "#     OUT_CONCAT_LIST_CONCAT = ', '.join(OUT_CONCAT_LIST[0:LINES])\n",
    "#     COLUMNS_ASSIGN.append('  assign COLUMN_'+str(i) +' = {'+OUT_CONCAT_LIST_CONCAT+'};')\n",
    "#     OUT_ASSIGN.append('  assign OUTPUT_'+str(i)+' = COLUMN_'+str(i)+';')\n",
    "# COLUMNS_WIRE_CONCAT = '\\n'.join(COLUMNS_WIRE)    \n",
    "# COLUMNS_ASSIGN_CONCAT = '\\n'.join(COLUMNS_ASSIGN)\n",
    "# OUT_ASSIGN_CONCAT = '\\n'.join(OUT_ASSIGN)\n",
    "\n",
    "# Columns wires, assigns and outputs assigns\n",
    "COLUMNS_WIRE = []\n",
    "COLUMNS_ASSIGN = []\n",
    "OUT_CONCAT_LIST = []\n",
    "OUT_ASSIGN = []\n",
    "for i in range(COLUMNS):\n",
    "    COLUMNS_WIRE.append('  wire signed ['+str(LINES*OUT_1ST_INTERP_WIDTH-1)+':0] COLUMN_'+str(i)+';')\n",
    "    for lin in range(0,LINES*COLUMNS,COLUMNS):\n",
    "        OUT_CONCAT_LIST.append(OUTPUT_WIRES[i+lin])\n",
    "    OUT_CONCAT_LIST_CONCAT = ', '.join(OUT_CONCAT_LIST[i*LINES:])\n",
    "    COLUMNS_ASSIGN.append('  assign COLUMN_'+str(i) +' = {'+OUT_CONCAT_LIST_CONCAT+'};')\n",
    "    OUT_ASSIGN.append('  assign OUTPUT_'+str(i)+' = COLUMN_'+str(i)+';')\n",
    "COLUMNS_WIRE_CONCAT = '\\n'.join(COLUMNS_WIRE)    \n",
    "COLUMNS_ASSIGN_CONCAT = '\\n'.join(COLUMNS_ASSIGN)\n",
    "OUT_ASSIGN_CONCAT = '\\n'.join(OUT_ASSIGN)\n",
    "\n",
    "# Explanation of positions \n",
    "EXPLAIN = '''\n",
    "/* INPUTS = [\n",
    "IN8:    [1, 2, 4, 10, 12, 120, 125, 1, 100],\n",
    "IN7:    [114, 2, 93, 0, 1, 7, 100, 4, 2], \n",
    "IN6:    [9, 66, 4, 10, 121, 1, 2, 54, 77], \n",
    "IN5:    [1, 3, 33, 5, 8, 12, 13, 1, 100],\n",
    "IN4:    [124, 112, 2, 99, 41, 4, 2, 6, 8],\n",
    "IN3:    [5, 1, 0, 44, 47, 106, 124, 1, 29],\n",
    "IN2:    [0, 55, 97, 25, 66, 68, 44, 7, 4],\n",
    "IN1:    [22, 64, 7, 4, 0, 15, 22, 20, 10],\n",
    "IN0:    [13, 14, 16, 127, 1, 88, 14, 6, 0]]\n",
    "\n",
    "COL0:   [[4, 93, 4, 33, 2, 0, 97, 7, 16], \n",
    "COL1:   [10, 0, 10, 5, 99, 44, 25, 4, 127], \n",
    "COL2:   [12, 1, 121, 8, 41, 47, 66, 0, 1], \n",
    "COL3:   [120, 7, 1, 12, 4, 106, 68, 15, 88]] */'''\n",
    "\n",
    "# print(MODULE_LIST_CONCAT)\n",
    "# print(IO_LIST_CONCAT)\n",
    "# print(INPUT_WIRES)\n",
    "# print(INPUT_WIRES_DECLARATION_CONCAT)\n",
    "# print(OUTPUT_WIRES)\n",
    "# print(OUTPUT_WIRES_DECLARATION_CONCAT)\n",
    "# print(MODULE_INST_CONCAT)\n",
    "# print(COLUMNS_WIRE_CONCAT)\n",
    "# print(OUT_CONCAT_LIST)\n",
    "# print(COLUMNS_ASSIGN_CONCAT)\n",
    "# print(OUT_ASSIGN_CONCAT)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 45,
   "metadata": {},
   "outputs": [],
   "source": [
    "####################################################\n",
    "# Buffer Verilog text\n",
    "####################################################\n",
    "buffer_verilog = '''/*-----------------------------------------------------------------------------------\n",
    "* File: '''+BUFFER_NAME+'''.v\n",
    "* Date generated: 25/03/2023\n",
    "* Date modified: '''+DATE_MODIF+'''\n",
    "* Author: Bruna Suemi Nagai\n",
    "* Description: Transposed buffer that writes lines from top to bottom. And reads columns from left to right. \n",
    "*----------------------------------------------------------------------------------- */\n",
    "'''+EXPLAIN+'''\n",
    "\n",
    "module '''+BUFFER_NAME+''' (\n",
    "\\tCLK, \n",
    "\\tRST_ASYNC_N,\n",
    "\\tWRITE_EN,\n",
    "'''+MODULE_LIST_CONCAT+'''\n",
    ");\n",
    "\n",
    "\n",
    "// ------------------------------------------\n",
    "// Port mode declaration\n",
    "// ------------------------------------------\n",
    "  input CLK;\\t\\t\\t\\t\\t\\t\\t\\t//Clock\n",
    "  input RST_ASYNC_N;\\t\\t\\t\\t\\t\\t//Asynchronous reset\n",
    "  input WRITE_EN;\\t\\t\\t\\t\\t\\t\\t//Enable writing for all internal registers\n",
    "'''+IO_LIST_CONCAT+'''\n",
    "\n",
    "\n",
    "// ------------------------------------------\n",
    "// Wires declarations\n",
    "// ------------------------------------------\n",
    "  wire WIRE_CLK;\n",
    "  wire WIRE_RST;\n",
    "  wire WIRE_EN;\n",
    "\n",
    "// Outputs from individual registers\n",
    "'''+OUTPUT_WIRES_DECLARATION_CONCAT+'''\n",
    "\n",
    "// Columns read as the buffer output\n",
    "'''+COLUMNS_WIRE_CONCAT+'''\n",
    "\n",
    "\n",
    "// ------------------------------------------\n",
    "// Modules instantiation\n",
    "// ------------------------------------------\n",
    "'''+MODULE_INST_CONCAT+'''\n",
    "\n",
    "\n",
    "// ------------------------------------------\n",
    "// Combinational logic\n",
    "// ------------------------------------------\n",
    "  assign WIRE_CLK = CLK;\n",
    "  assign WIRE_RST = RST_ASYNC_N;\n",
    "  assign WIRE_EN = WRITE_EN;\n",
    "\n",
    "  // From columns to output\n",
    "'''+COLUMNS_ASSIGN_CONCAT+'''\n",
    "\n",
    "\n",
    "// ------------------------------------------\n",
    "// Outputs\n",
    "// ------------------------------------------\n",
    "'''+OUT_ASSIGN_CONCAT+'''\n",
    "\n",
    "\n",
    "endmodule // '''+BUFFER_NAME+'''\n",
    "'''\n",
    "\n",
    "# print(buffer_verilog)\n",
    "\n",
    "# Write the buffer file\n",
    "with open('../verilog/registers/'+BUFFER_NAME+'.v', 'w') as buffer_file:\n",
    "    buffer_file.write(buffer_verilog)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.5"
  },
  "orig_nbformat": 4
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
