<html><body><samp><pre>
<!@TC:1654588796>
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: FIRAS-AIRTOP

# Tue Jun 07 10:59:56 2022

#Implementation: SBCTI22WORK3_Implmnt

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1654588797> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1654588797> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1654588797> | Setting time resolution to ps
@N: : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:38:7:38:10:@N::@XP_MSG">Top.vhd(38)</a><!@TM:1654588797> | Top entity is set to TOP.
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd changed - recompiling
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:38:7:38:10:@N:CD630:@XP_MSG">Top.vhd(38)</a><!@TM:1654588797> | Synthesizing work.top.bdf_type.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd:50:7:50:22:@N:CD630:@XP_MSG">pch_pwrok.vhd(50)</a><!@TM:1654588797> | Synthesizing work.pch_pwrok_block.pch_pwrok_block_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd:60:17:60:19:@N:CD234:@XP_MSG">pch_pwrok.vhd(60)</a><!@TM:1654588797> | Using user defined encoding for type state_type.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd:95:1:95:8:@W:CG296:@XP_MSG">pch_pwrok.vhd(95)</a><!@TM:1654588797> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd:110:9:110:14:@W:CG290:@XP_MSG">pch_pwrok.vhd(110)</a><!@TM:1654588797> | Referenced variable count is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd:101:9:101:17:@W:CG290:@XP_MSG">pch_pwrok.vhd(101)</a><!@TM:1654588797> | Referenced variable vccin_ok is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd:98:8:98:18:@W:CG290:@XP_MSG">pch_pwrok.vhd(98)</a><!@TM:1654588797> | Referenced variable curr_state is not in sensitivity list.</font>
Post processing for work.pch_pwrok_block.pch_pwrok_block_arch
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd:97:2:97:4:@W:CL117:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588797> | Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd:97:2:97:4:@W:CL117:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588797> | Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\pch_pwrok.vhd:97:2:97:4:@W:CL117:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588797> | Latch generated from process for signal delayed_vccin_ok; possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd:9:7:9:25:@N:CD630:@XP_MSG">rsmrst_pwrgd.vhd(9)</a><!@TM:1654588797> | Synthesizing work.rsmrst_pwrgd_block.rsmrst_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd:21:17:21:19:@N:CD234:@XP_MSG">rsmrst_pwrgd.vhd(21)</a><!@TM:1654588797> | Using user defined encoding for type state_type.
Post processing for work.rsmrst_pwrgd_block.rsmrst_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd:21:7:21:22:@N:CD630:@XP_MSG">dsw_pwrok.vhd(21)</a><!@TM:1654588797> | Synthesizing work.dsw_pwrok_block.dsw_pwrok_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd:29:17:29:19:@N:CD234:@XP_MSG">dsw_pwrok.vhd(29)</a><!@TM:1654588797> | Using user defined encoding for type state_type.
Post processing for work.dsw_pwrok_block.dsw_pwrok_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd:12:7:12:21:@N:CD630:@XP_MSG">vccin_en.vhd(12)</a><!@TM:1654588797> | Synthesizing work.vccin_en_block.vccin_arch.
Post processing for work.vccin_en_block.vccin_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd:6:7:6:22:@N:CD630:@XP_MSG">hda_strap.vhd(6)</a><!@TM:1654588797> | Synthesizing work.hda_strap_block.hda_strap_block_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd:15:17:15:19:@N:CD234:@XP_MSG">hda_strap.vhd(15)</a><!@TM:1654588797> | Using user defined encoding for type state_type.
Post processing for work.hda_strap_block.hda_strap_block_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\counter.vhd:7:7:7:20:@N:CD630:@XP_MSG">counter.vhd(7)</a><!@TM:1654588797> | Synthesizing work.counter_block.counter_arch.
Post processing for work.counter_block.counter_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd:12:7:12:31:@N:CD630:@XP_MSG">primary_voltages_enabler.vhd(12)</a><!@TM:1654588797> | Synthesizing work.primary_voltages_enabler.rsmrst_arch.
Post processing for work.primary_voltages_enabler.rsmrst_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:16:7:16:21:@N:CD630:@XP_MSG">vpp_vddq.vhd(16)</a><!@TM:1654588797> | Synthesizing work.vpp_vddq_block.vpp_vddq_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:29:17:29:19:@N:CD234:@XP_MSG">vpp_vddq.vhd(29)</a><!@TM:1654588797> | Using user defined encoding for type state_type.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:96:1:96:8:@W:CG296:@XP_MSG">vpp_vddq.vhd(96)</a><!@TM:1654588797> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:102:9:102:19:@W:CG290:@XP_MSG">vpp_vddq.vhd(102)</a><!@TM:1654588797> | Referenced variable vddq_pwrgd is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:111:9:111:16:@W:CG290:@XP_MSG">vpp_vddq.vhd(111)</a><!@TM:1654588797> | Referenced variable count_2 is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:99:8:99:20:@W:CG290:@XP_MSG">vpp_vddq.vhd(99)</a><!@TM:1654588797> | Referenced variable curr_state_2 is not in sensitivity list.</font>
Post processing for work.vpp_vddq_block.vpp_vddq_arch
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:98:2:98:4:@W:CL117:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588797> | Latch generated from process for signal curr_state_2(1 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:98:2:98:4:@W:CL117:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588797> | Latch generated from process for signal count_2(15 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:98:2:98:4:@W:CL117:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588797> | Latch generated from process for signal delayed_vddq_ok; possible missing assignment in an if or case statement.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:5:7:5:21:@N:CD630:@XP_MSG">powerled.vhd(5)</a><!@TM:1654588797> | Synthesizing work.powerled_block.powerled_arch.
@N:<a href="@N:CD234:@XP_HELP">CD234</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:16:17:16:19:@N:CD234:@XP_MSG">powerled.vhd(16)</a><!@TM:1654588797> | Using user defined encoding for type state_type.
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:32:1:32:8:@W:CG296:@XP_MSG">powerled.vhd(32)</a><!@TM:1654588797> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:90:8:90:17:@W:CG290:@XP_MSG">powerled.vhd(90)</a><!@TM:1654588797> | Referenced variable mem_alert is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:35:28:35:35:@W:CG290:@XP_MSG">powerled.vhd(35)</a><!@TM:1654588797> | Referenced variable slp_s4n is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:35:8:35:15:@W:CG290:@XP_MSG">powerled.vhd(35)</a><!@TM:1654588797> | Referenced variable slp_s3n is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:38:10:38:19:@W:CG290:@XP_MSG">powerled.vhd(38)</a><!@TM:1654588797> | Referenced variable dutycycle is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:42:11:42:20:@W:CG290:@XP_MSG">powerled.vhd(42)</a><!@TM:1654588797> | Referenced variable count_clk is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:36:9:36:19:@W:CG290:@XP_MSG">powerled.vhd(36)</a><!@TM:1654588797> | Referenced variable func_state is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:134:1:134:8:@W:CG296:@XP_MSG">powerled.vhd(134)</a><!@TM:1654588797> | Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:137:8:137:18:@W:CG290:@XP_MSG">powerled.vhd(137)</a><!@TM:1654588797> | Referenced variable curr_state is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:150:30:150:38:@W:CG290:@XP_MSG">powerled.vhd(150)</a><!@TM:1654588797> | Referenced variable onclocks is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:139:9:139:14:@W:CG290:@XP_MSG">powerled.vhd(139)</a><!@TM:1654588797> | Referenced variable count is not in sensitivity list.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:21:8:21:17:@W:CD638:@XP_MSG">powerled.vhd(21)</a><!@TM:1654588797> | Signal clk_state is undriven. Either assign the signal a value or remove the signal declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:22:8:22:16:@W:CD638:@XP_MSG">powerled.vhd(22)</a><!@TM:1654588797> | Signal clk_slow is undriven. Either assign the signal a value or remove the signal declaration.</font>
Post processing for work.powerled_block.powerled_arch
@A:<a href="@A:CL109:@XP_HELP">CL109</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:34:2:34:4:@A:CL109:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588797> | Too many clocks (> 8) for set/reset analysis of count_off, try moving enabling expressions outside process
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:34:2:34:4:@W:CL117:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588797> | Latch generated from process for signal count_off(15 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:136:2:136:4:@W:CL117:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588797> | Latch generated from process for signal pwm_out; possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:136:2:136:4:@W:CL117:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588797> | Latch generated from process for signal curr_state(1 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:34:2:34:4:@W:CL117:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588797> | Latch generated from process for signal dutycycle(15 downto 0); possible missing assignment in an if or case statement.</font>
@A:<a href="@A:CL109:@XP_HELP">CL109</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:34:2:34:4:@A:CL109:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588797> | Too many clocks (> 8) for set/reset analysis of count_clk, try moving enabling expressions outside process
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:34:2:34:4:@W:CL117:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588797> | Latch generated from process for signal count_clk(15 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:34:2:34:4:@W:CL117:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588797> | Latch generated from process for signal func_state(1 downto 0); possible missing assignment in an if or case statement.</font>
<font color=#A52A2A>@W:<a href="@W:CL117:@XP_HELP">CL117</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\powerled.vhd:136:2:136:4:@W:CL117:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588797> | Latch generated from process for signal count(15 downto 0); possible missing assignment in an if or case statement.</font>
Post processing for work.top.bdf_type
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vpp_vddq.vhd:55:2:55:4:@N:CL201:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588797> | Trying to extract state machine for register curr_state.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd:14:1:14:11:@N:CL159:@XP_MSG">primary_voltages_enabler.vhd(14)</a><!@TM:1654588797> | Input clk_100Khz is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\primary_voltages_enabler.vhd:17:8:17:17:@N:CL159:@XP_MSG">primary_voltages_enabler.vhd(17)</a><!@TM:1654588797> | Input V33DSW_OK is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\hda_strap.vhd:24:2:24:4:@N:CL201:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588797> | Trying to extract state machine for register curr_state.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\vccin_en.vhd:20:2:20:12:@N:CL159:@XP_MSG">vccin_en.vhd(20)</a><!@TM:1654588797> | Input clk_100Khz is unused.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\dsw_pwrok.vhd:43:2:43:4:@N:CL201:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588797> | Trying to extract state machine for register curr_state.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\rsmrst_pwrgd.vhd:40:2:40:4:@N:CL201:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588797> | Trying to extract state machine for register curr_state.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:40:2:40:17:@N:CL159:@XP_MSG">Top.vhd(40)</a><!@TM:1654588797> | Input SATAXPCIE0_FPGA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:41:2:41:17:@N:CL159:@XP_MSG">Top.vhd(41)</a><!@TM:1654588797> | Input SATAXPCIE1_FPGA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:42:2:42:23:@N:CL159:@XP_MSG">Top.vhd(42)</a><!@TM:1654588797> | Input VCCIN_VR_PROCHOT_FPGA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:51:2:51:26:@N:CL159:@XP_MSG">Top.vhd(51)</a><!@TM:1654588797> | Input VCCINAUX_VR_PROCHOT_FPGA is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:55:2:55:23:@N:CL159:@XP_MSG">Top.vhd(55)</a><!@TM:1654588797> | Input VR_PROCHOT_FPGA_OUT_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:56:2:56:19:@N:CL159:@XP_MSG">Top.vhd(56)</a><!@TM:1654588797> | Input VR_READY_VCCINAUX is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:64:2:64:16:@N:CL159:@XP_MSG">Top.vhd(64)</a><!@TM:1654588797> | Input CPU_C10_GATE_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:65:2:65:20:@N:CL159:@XP_MSG">Top.vhd(65)</a><!@TM:1654588797> | Input VCCST_OVERRIDE_3V3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:99:2:99:17:@N:CL159:@XP_MSG">Top.vhd(99)</a><!@TM:1654588797> | Input FPGA_SLP_WLAN_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:101:2:101:17:@N:CL159:@XP_MSG">Top.vhd(101)</a><!@TM:1654588797> | Input GPIO_FPGA_SoC_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:102:2:102:17:@N:CL159:@XP_MSG">Top.vhd(102)</a><!@TM:1654588797> | Input GPIO_FPGA_SoC_3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:104:2:104:17:@N:CL159:@XP_MSG">Top.vhd(104)</a><!@TM:1654588797> | Input GPIO_FPGA_EXP_1 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:105:2:105:17:@N:CL159:@XP_MSG">Top.vhd(105)</a><!@TM:1654588797> | Input GPIO_FPGA_EXP_2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:106:2:106:10:@N:CL159:@XP_MSG">Top.vhd(106)</a><!@TM:1654588797> | Input TPM_GPIO is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:140:2:140:14:@N:CL159:@XP_MSG">Top.vhd(140)</a><!@TM:1654588797> | Input V12_MAIN_MON is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:150:2:150:10:@N:CL159:@XP_MSG">Top.vhd(150)</a><!@TM:1654588797> | Input SOC_SPKR is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:151:2:151:10:@N:CL159:@XP_MSG">Top.vhd(151)</a><!@TM:1654588797> | Input SUSACK_N is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:159:2:159:9:@N:CL159:@XP_MSG">Top.vhd(159)</a><!@TM:1654588797> | Input SLP_S5n is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:229:2:229:12:@N:CL159:@XP_MSG">Top.vhd(229)</a><!@TM:1654588797> | Input SPI_FP_IO3 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:230:2:230:12:@N:CL159:@XP_MSG">Top.vhd(230)</a><!@TM:1654588797> | Input SPI_FP_IO2 is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:284:2:284:9:@N:CL159:@XP_MSG">Top.vhd(284)</a><!@TM:1654588797> | Input PWRBTNn is unused.
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:288:2:288:9:@N:CL159:@XP_MSG">Top.vhd(288)</a><!@TM:1654588797> | Input PLTRSTn is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jun 07 10:59:57 2022

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1654588797> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:38:7:38:10:@N:NF107:@XP_MSG">Top.vhd(38)</a><!@TM:1654588797> | Selected library: work cell: TOP view bdf_type as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:38:7:38:10:@N:NF107:@XP_MSG">Top.vhd(38)</a><!@TM:1654588797> | Selected library: work cell: TOP view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jun 07 10:59:57 2022

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jun 07 10:59:57 2022

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1654588798> | Running in 64-bit mode 
File C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synwork\SBCTI22WORK3_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:38:7:38:10:@N:NF107:@XP_MSG">Top.vhd(38)</a><!@TM:1654588798> | Selected library: work cell: TOP view bdf_type as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\Top.vhd:38:7:38:10:@N:NF107:@XP_MSG">Top.vhd(38)</a><!@TM:1654588798> | Selected library: work cell: TOP view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jun 07 10:59:58 2022

###########################################################]
Pre-mapping Report

# Tue Jun 07 10:59:58 2022

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1654588799> | No constraint file specified. 
@L: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3_scck.rpt 
Printing clock  summary report in "C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1654588799> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1654588799> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                               Requested     Requested     Clock                           Clock                     Clock
Clock                               Frequency     Period        Type                            Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC                        1.0 MHz       1000.000      inferred                        Autoconstr_clkgroup_0     33   
counter_block|tmp_derived_clock     1.0 MHz       1000.000      derived (from TOP|FPGA_OSC)     Autoconstr_clkgroup_0     954  
===============================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:MT529:@XP_MSG">counter.vhd(46)</a><!@TM:1654588799> | Found inferred clock TOP|FPGA_OSC which controls 33 sequential elements including COUNTER.counter[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1654588799> | Writing default property annotation file C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jun 07 10:59:59 2022

###########################################################]
Map & Optimize Report

# Tue Jun 07 10:59:59 2022

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1654588805> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1654588805> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1654588805> | Auto Constrain mode is enabled 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@N:MF236:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Generating a type div divider 
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | User-specified initial value defined for instance POWERLED.dutycycle[5] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | User-specified initial value defined for instance POWERLED.dutycycle[6] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | User-specified initial value defined for instance POWERLED.dutycycle[15] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | User-specified initial value defined for instance POWERLED.dutycycle[14] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | User-specified initial value defined for instance POWERLED.dutycycle[13] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | User-specified initial value defined for instance POWERLED.dutycycle[12] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | User-specified initial value defined for instance POWERLED.dutycycle[3] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | User-specified initial value defined for instance POWERLED.dutycycle[11] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | User-specified initial value defined for instance POWERLED.dutycycle[4] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | User-specified initial value defined for instance POWERLED.dutycycle[7] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | User-specified initial value defined for instance POWERLED.dutycycle[10] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | User-specified initial value defined for instance POWERLED.dutycycle[8] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | User-specified initial value defined for instance POWERLED.dutycycle[9] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | User-specified initial value defined for instance POWERLED.func_state[1:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX1039:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | User-specified initial value defined for instance POWERLED.curr_state[1:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | User-specified initial value defined for instance POWERLED.count_off[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | User-specified initial value defined for instance POWERLED.dutycycle[2] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | User-specified initial value defined for instance POWERLED.dutycycle[1] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | User-specified initial value defined for instance POWERLED.dutycycle[0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX1039:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | User-specified initial value defined for instance POWERLED.count_clk[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX1039:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | User-specified initial value defined for instance POWERLED.count[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX1039:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | User-specified initial value defined for instance VPP_VDDQ.count[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX1039:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | User-specified initial value defined for instance VPP_VDDQ.count_2[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX1039:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | User-specified initial value defined for instance VPP_VDDQ.curr_state_2[1:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX1039:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | User-specified initial value defined for instance VPP_VDDQ.curr_state[1:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX1039:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | User-specified initial value defined for instance VPP_VDDQ.delayed_vddq_pwrgd is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX1039:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | User-specified initial value defined for instance COUNTER.counter[31:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX1039:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | User-specified initial value defined for instance COUNTER.tmp is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX1039:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | User-specified initial value defined for instance HDA_STRAP.count[17:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX1039:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | User-specified initial value defined for instance HDA_STRAP.curr_state[2:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX1039:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | User-specified initial value defined for instance DSW_PWRGD.count[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX1039:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | User-specified initial value defined for instance DSW_PWRGD.curr_state[1:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX1039:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | User-specified initial value defined for instance RSMRST_PWRGD.count[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX1039:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | User-specified initial value defined for instance RSMRST_PWRGD.curr_state[1:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX1039:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | User-specified initial value defined for instance PCH_PWRGD.count[15:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX1039:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | User-specified initial value defined for instance PCH_PWRGD.curr_state[1:0] is being ignored. </font>
<font color=#A52A2A>@W:<a href="@W:FX1039:@XP_HELP">FX1039</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX1039:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | User-specified initial value defined for instance PCH_PWRGD.delayed_vccin_ok is being ignored. </font>

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:MO129:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Sequential instance POWERLED.curr_state[1] is reduced to a combinational gate by constant propagation.</font>

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 139MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 144MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@N:BN362:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Removing sequential instance COUNTER.tmp (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@N:BN362:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Removing sequential instance RSMRST_PWRGD.RSMRSTn (in view: work.TOP(bdf_type)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@A:BN291:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Boundary register RSMRST_PWRGD.RSMRSTn (in view: work.TOP(bdf_type)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@N:BN362:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Removing sequential instance RSMRST_PWRGD.RSMRSTn_0 (in view: work.TOP(bdf_type)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@A:BN291:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Boundary register RSMRST_PWRGD.RSMRSTn_0 (in view: work.TOP(bdf_type)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@N:BN362:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Removing sequential instance RSMRST_PWRGD.RSMRSTn_1 (in view: work.TOP(bdf_type)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@A:BN291:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Boundary register RSMRST_PWRGD.RSMRSTn_1 (in view: work.TOP(bdf_type)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 144MB)

Warning: Found 138 combinational loops!
         Loop details will only be printed for 100 loops.
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.curr_state[1]</font>
1) instance PCH_PWRGD.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state[1] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_253
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        PCH_PWRGD.curr_state_7[1]
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Found combinational loop during mapping at net N_381</font>
2) instance PCH_PWRGD.un1_curr_state10_i_a2_0 (in view: work.TOP(bdf_type)), output net N_381 (in view: work.TOP(bdf_type))
    net        N_381
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a2/I[1]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a2/OUT
    net        N_386
    input  pin PCH_PWRGD.count_0_sqmuxa_0_a3/I[0]
    instance   PCH_PWRGD.count_0_sqmuxa_0_a3 (cell and)
    output pin PCH_PWRGD.count_0_sqmuxa_0_a3/OUT
    net        PCH_PWRGD.count_0_sqmuxa
    input  pin PCH_PWRGD.count_eena/I[0]
    instance   PCH_PWRGD.count_eena (cell or)
    output pin PCH_PWRGD.count_eena/OUT
    net        PCH_PWRGD.count_eena
    input  pin PCH_PWRGD.count_en/I[0]
    instance   PCH_PWRGD.count_en (cell and)
    output pin PCH_PWRGD.count_en/OUT
    net        PCH_PWRGD.count_en
    input  pin PCH_PWRGD.count_fb_11/SEL
    instance   PCH_PWRGD.count_fb_11 (cell mux)
    output pin PCH_PWRGD.count_fb_11/OUT[0]
    net        PCH_PWRGD.count_fb_11
    input  pin PCH_PWRGD.count_latmux_11/B[0]
    instance   PCH_PWRGD.count_latmux_11 (cell mux)
    output pin PCH_PWRGD.count_latmux_11/OUT[0]
    net        PCH_PWRGD.count[3]
    input  pin PCH_PWRGD.un12_clk_100khz_1/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_1 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_1/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin PCH_PWRGD.un12_clk_100khz_9/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_9 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_9/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin PCH_PWRGD.un12_clk_100khz_13/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_13 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_13/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin PCH_PWRGD.un12_clk_100khz/I[0]
    instance   PCH_PWRGD.un12_clk_100khz (cell and)
    output pin PCH_PWRGD.un12_clk_100khz/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin PCH_PWRGD.N_1_i_i/I[0]
    instance   PCH_PWRGD.N_1_i_i (cell inv)
    output pin PCH_PWRGD.N_1_i_i/OUT[0]
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_3
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/I[1]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_253
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        PCH_PWRGD.curr_state_7[1]
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_252
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_latmux/B[0]
    instance   PCH_PWRGD.curr_state_latmux (cell mux)
    output pin PCH_PWRGD.curr_state_latmux/OUT[0]
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD.curr_state_i_0[0]/I[0]
    instance   PCH_PWRGD.curr_state_i_0[0] (cell inv)
    output pin PCH_PWRGD.curr_state_i_0[0]/OUT[0]
    net        PCH_PWRGD.curr_state_i_2[0]
    input  pin PCH_PWRGD.un1_curr_state10_i_a2_0/I[0]
    instance   PCH_PWRGD.un1_curr_state10_i_a2_0 (cell and)
    output pin PCH_PWRGD.un1_curr_state10_i_a2_0/OUT
    net        N_381
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.curr_state[0]</font>
3) instance PCH_PWRGD.curr_state_latmux (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state[0] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa/I[1]
    instance   PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa (cell or)
    output pin PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa/OUT
    net        PCH_PWRGD.un1_count_1_sqmuxa_0_f0
    input  pin PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa_0_f0_i/I[0]
    instance   PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa_0_f0_i (cell inv)
    output pin PCH_PWRGD_PCH_PWRGD.un1_count_1_sqmuxa_0_f0_i/OUT[0]
    net        PCH_PWRGD.un1_count_1_sqmuxa_0_f0_i
    input  pin PCH_PWRGD.count_eena/I[1]
    instance   PCH_PWRGD.count_eena (cell or)
    output pin PCH_PWRGD.count_eena/OUT
    net        PCH_PWRGD.count_eena
    input  pin PCH_PWRGD.count_en/I[0]
    instance   PCH_PWRGD.count_en (cell and)
    output pin PCH_PWRGD.count_en/OUT
    net        PCH_PWRGD.count_en
    input  pin PCH_PWRGD.count_fb_11/SEL
    instance   PCH_PWRGD.count_fb_11 (cell mux)
    output pin PCH_PWRGD.count_fb_11/OUT[0]
    net        PCH_PWRGD.count_fb_11
    input  pin PCH_PWRGD.count_latmux_11/B[0]
    instance   PCH_PWRGD.count_latmux_11 (cell mux)
    output pin PCH_PWRGD.count_latmux_11/OUT[0]
    net        PCH_PWRGD.count[3]
    input  pin PCH_PWRGD.un12_clk_100khz_1/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_1 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_1/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin PCH_PWRGD.un12_clk_100khz_9/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_9 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_9/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin PCH_PWRGD.un12_clk_100khz_13/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_13 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_13/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin PCH_PWRGD.un12_clk_100khz/I[0]
    instance   PCH_PWRGD.un12_clk_100khz (cell and)
    output pin PCH_PWRGD.un12_clk_100khz/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin PCH_PWRGD.N_1_i_i/I[0]
    instance   PCH_PWRGD.N_1_i_i (cell inv)
    output pin PCH_PWRGD.N_1_i_i/OUT[0]
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_3
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/I[1]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_253
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        PCH_PWRGD.curr_state_7[1]
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_252
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_latmux/B[0]
    instance   PCH_PWRGD.curr_state_latmux (cell mux)
    output pin PCH_PWRGD.curr_state_latmux/OUT[0]
    net        PCH_PWRGD.curr_state[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_3</font>
4) instance PCH_PWRGD.N_1_i_i (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_3 (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_3
    input  pin PCH_PWRGD.count_1[3]/I[0]
    instance   PCH_PWRGD.count_1[3] (cell and)
    output pin PCH_PWRGD.count_1[3]/OUT
    net        PCH_PWRGD.count_1[3]
    input  pin PCH_PWRGD.count_rst_11/I[0]
    instance   PCH_PWRGD.count_rst_11 (cell and)
    output pin PCH_PWRGD.count_rst_11/OUT
    net        PCH_PWRGD.count_rst_11
    input  pin PCH_PWRGD.count_fb_11/B[0]
    instance   PCH_PWRGD.count_fb_11 (cell mux)
    output pin PCH_PWRGD.count_fb_11/OUT[0]
    net        PCH_PWRGD.count_fb_11
    input  pin PCH_PWRGD.count_latmux_11/B[0]
    instance   PCH_PWRGD.count_latmux_11 (cell mux)
    output pin PCH_PWRGD.count_latmux_11/OUT[0]
    net        PCH_PWRGD.count[3]
    input  pin PCH_PWRGD.un12_clk_100khz_1/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_1 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_1/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_1
    input  pin PCH_PWRGD.un12_clk_100khz_9/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_9 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_9/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_9
    input  pin PCH_PWRGD.un12_clk_100khz_13/I[0]
    instance   PCH_PWRGD.un12_clk_100khz_13 (cell and)
    output pin PCH_PWRGD.un12_clk_100khz_13/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_13
    input  pin PCH_PWRGD.un12_clk_100khz/I[0]
    instance   PCH_PWRGD.un12_clk_100khz (cell and)
    output pin PCH_PWRGD.un12_clk_100khz/OUT
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i
    input  pin PCH_PWRGD.N_1_i_i/I[0]
    instance   PCH_PWRGD.N_1_i_i (cell inv)
    output pin PCH_PWRGD.N_1_i_i/OUT[0]
    net        PCH_PWRGD.curr_state_7_1_0_.N_1_i_i_3
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.count[0]</font>
5) instance PCH_PWRGD.count_latmux_14 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[0] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[0]
    input  pin PCH_PWRGD.count_i[0]/I[0]
    instance   PCH_PWRGD.count_i[0] (cell inv)
    output pin PCH_PWRGD.count_i[0]/OUT[0]
    net        PCH_PWRGD.count_i_3[0]
    input  pin PCH_PWRGD.count_1[0]/I[0]
    instance   PCH_PWRGD.count_1[0] (cell and)
    output pin PCH_PWRGD.count_1[0]/OUT
    net        PCH_PWRGD.count_1[0]
    input  pin PCH_PWRGD.count_rst_14/I[0]
    instance   PCH_PWRGD.count_rst_14 (cell and)
    output pin PCH_PWRGD.count_rst_14/OUT
    net        PCH_PWRGD.count_rst_14
    input  pin PCH_PWRGD.count_fb_14/B[0]
    instance   PCH_PWRGD.count_fb_14 (cell mux)
    output pin PCH_PWRGD.count_fb_14/OUT[0]
    net        PCH_PWRGD.count_fb_14
    input  pin PCH_PWRGD.count_latmux_14/B[0]
    instance   PCH_PWRGD.count_latmux_14 (cell mux)
    output pin PCH_PWRGD.count_latmux_14/OUT[0]
    net        PCH_PWRGD.count[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.count[1]</font>
6) instance PCH_PWRGD.count_latmux_13 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[1] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[1]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[1]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[1]
    net        PCH_PWRGD.un2_count_1[1]
    input  pin PCH_PWRGD.count_rst_13/I[0]
    instance   PCH_PWRGD.count_rst_13 (cell and)
    output pin PCH_PWRGD.count_rst_13/OUT
    net        PCH_PWRGD.count_rst_13
    input  pin PCH_PWRGD.count_fb_13/B[0]
    instance   PCH_PWRGD.count_fb_13 (cell mux)
    output pin PCH_PWRGD.count_fb_13/OUT[0]
    net        PCH_PWRGD.count_fb_13
    input  pin PCH_PWRGD.count_latmux_13/B[0]
    instance   PCH_PWRGD.count_latmux_13 (cell mux)
    output pin PCH_PWRGD.count_latmux_13/OUT[0]
    net        PCH_PWRGD.count[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.count[2]</font>
7) instance PCH_PWRGD.count_latmux_12 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[2] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[2]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[2]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[2]
    net        PCH_PWRGD.un2_count_1[2]
    input  pin PCH_PWRGD.count_rst_12/I[0]
    instance   PCH_PWRGD.count_rst_12 (cell and)
    output pin PCH_PWRGD.count_rst_12/OUT
    net        PCH_PWRGD.count_rst_12
    input  pin PCH_PWRGD.count_fb_12/B[0]
    instance   PCH_PWRGD.count_fb_12 (cell mux)
    output pin PCH_PWRGD.count_fb_12/OUT[0]
    net        PCH_PWRGD.count_fb_12
    input  pin PCH_PWRGD.count_latmux_12/B[0]
    instance   PCH_PWRGD.count_latmux_12 (cell mux)
    output pin PCH_PWRGD.count_latmux_12/OUT[0]
    net        PCH_PWRGD.count[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.count[3]</font>
8) instance PCH_PWRGD.count_latmux_11 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[3] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[3]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[3]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[3]
    net        PCH_PWRGD.un2_count_1[3]
    input  pin PCH_PWRGD.count_1[3]/I[1]
    instance   PCH_PWRGD.count_1[3] (cell and)
    output pin PCH_PWRGD.count_1[3]/OUT
    net        PCH_PWRGD.count_1[3]
    input  pin PCH_PWRGD.count_rst_11/I[0]
    instance   PCH_PWRGD.count_rst_11 (cell and)
    output pin PCH_PWRGD.count_rst_11/OUT
    net        PCH_PWRGD.count_rst_11
    input  pin PCH_PWRGD.count_fb_11/B[0]
    instance   PCH_PWRGD.count_fb_11 (cell mux)
    output pin PCH_PWRGD.count_fb_11/OUT[0]
    net        PCH_PWRGD.count_fb_11
    input  pin PCH_PWRGD.count_latmux_11/B[0]
    instance   PCH_PWRGD.count_latmux_11 (cell mux)
    output pin PCH_PWRGD.count_latmux_11/OUT[0]
    net        PCH_PWRGD.count[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.count[4]</font>
9) instance PCH_PWRGD.count_latmux_10 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[4] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[4]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[4]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[4]
    net        PCH_PWRGD.un2_count_1[4]
    input  pin PCH_PWRGD.count_1[4]/I[1]
    instance   PCH_PWRGD.count_1[4] (cell and)
    output pin PCH_PWRGD.count_1[4]/OUT
    net        PCH_PWRGD.count_1[4]
    input  pin PCH_PWRGD.count_rst_10/I[0]
    instance   PCH_PWRGD.count_rst_10 (cell and)
    output pin PCH_PWRGD.count_rst_10/OUT
    net        PCH_PWRGD.count_rst_10
    input  pin PCH_PWRGD.count_fb_10/B[0]
    instance   PCH_PWRGD.count_fb_10 (cell mux)
    output pin PCH_PWRGD.count_fb_10/OUT[0]
    net        PCH_PWRGD.count_fb_10
    input  pin PCH_PWRGD.count_latmux_10/B[0]
    instance   PCH_PWRGD.count_latmux_10 (cell mux)
    output pin PCH_PWRGD.count_latmux_10/OUT[0]
    net        PCH_PWRGD.count[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.count[5]</font>
10) instance PCH_PWRGD.count_latmux_9 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[5] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[5]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[5]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[5]
    net        PCH_PWRGD.un2_count_1[5]
    input  pin PCH_PWRGD.count_1[5]/I[1]
    instance   PCH_PWRGD.count_1[5] (cell and)
    output pin PCH_PWRGD.count_1[5]/OUT
    net        PCH_PWRGD.count_1[5]
    input  pin PCH_PWRGD.count_rst_9/I[0]
    instance   PCH_PWRGD.count_rst_9 (cell and)
    output pin PCH_PWRGD.count_rst_9/OUT
    net        PCH_PWRGD.count_rst_9
    input  pin PCH_PWRGD.count_fb_9/B[0]
    instance   PCH_PWRGD.count_fb_9 (cell mux)
    output pin PCH_PWRGD.count_fb_9/OUT[0]
    net        PCH_PWRGD.count_fb_9
    input  pin PCH_PWRGD.count_latmux_9/B[0]
    instance   PCH_PWRGD.count_latmux_9 (cell mux)
    output pin PCH_PWRGD.count_latmux_9/OUT[0]
    net        PCH_PWRGD.count[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.count[6]</font>
11) instance PCH_PWRGD.count_latmux_8 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[6] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[6]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[6]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[6]
    net        PCH_PWRGD.un2_count_1[6]
    input  pin PCH_PWRGD.count_rst_8/I[0]
    instance   PCH_PWRGD.count_rst_8 (cell and)
    output pin PCH_PWRGD.count_rst_8/OUT
    net        PCH_PWRGD.count_rst_8
    input  pin PCH_PWRGD.count_fb_8/B[0]
    instance   PCH_PWRGD.count_fb_8 (cell mux)
    output pin PCH_PWRGD.count_fb_8/OUT[0]
    net        PCH_PWRGD.count_fb_8
    input  pin PCH_PWRGD.count_latmux_8/B[0]
    instance   PCH_PWRGD.count_latmux_8 (cell mux)
    output pin PCH_PWRGD.count_latmux_8/OUT[0]
    net        PCH_PWRGD.count[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.count[7]</font>
12) instance PCH_PWRGD.count_latmux_7 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[7] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[7]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[7]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[7]
    net        PCH_PWRGD.un2_count_1[7]
    input  pin PCH_PWRGD.count_1[7]/I[1]
    instance   PCH_PWRGD.count_1[7] (cell and)
    output pin PCH_PWRGD.count_1[7]/OUT
    net        PCH_PWRGD.count_1[7]
    input  pin PCH_PWRGD.count_rst_7/I[0]
    instance   PCH_PWRGD.count_rst_7 (cell and)
    output pin PCH_PWRGD.count_rst_7/OUT
    net        PCH_PWRGD.count_rst_7
    input  pin PCH_PWRGD.count_fb_7/B[0]
    instance   PCH_PWRGD.count_fb_7 (cell mux)
    output pin PCH_PWRGD.count_fb_7/OUT[0]
    net        PCH_PWRGD.count_fb_7
    input  pin PCH_PWRGD.count_latmux_7/B[0]
    instance   PCH_PWRGD.count_latmux_7 (cell mux)
    output pin PCH_PWRGD.count_latmux_7/OUT[0]
    net        PCH_PWRGD.count[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.count[8]</font>
13) instance PCH_PWRGD.count_latmux_6 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[8] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[8]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[8]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[8]
    net        PCH_PWRGD.un2_count_1[8]
    input  pin PCH_PWRGD.count_1[8]/I[1]
    instance   PCH_PWRGD.count_1[8] (cell and)
    output pin PCH_PWRGD.count_1[8]/OUT
    net        PCH_PWRGD.count_1[8]
    input  pin PCH_PWRGD.count_rst_6/I[0]
    instance   PCH_PWRGD.count_rst_6 (cell and)
    output pin PCH_PWRGD.count_rst_6/OUT
    net        PCH_PWRGD.count_rst_6
    input  pin PCH_PWRGD.count_fb_6/B[0]
    instance   PCH_PWRGD.count_fb_6 (cell mux)
    output pin PCH_PWRGD.count_fb_6/OUT[0]
    net        PCH_PWRGD.count_fb_6
    input  pin PCH_PWRGD.count_latmux_6/B[0]
    instance   PCH_PWRGD.count_latmux_6 (cell mux)
    output pin PCH_PWRGD.count_latmux_6/OUT[0]
    net        PCH_PWRGD.count[8]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.count[9]</font>
14) instance PCH_PWRGD.count_latmux_5 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[9] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[9]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[9]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[9]
    net        PCH_PWRGD.un2_count_1[9]
    input  pin PCH_PWRGD.count_1[9]/I[1]
    instance   PCH_PWRGD.count_1[9] (cell and)
    output pin PCH_PWRGD.count_1[9]/OUT
    net        PCH_PWRGD.count_1[9]
    input  pin PCH_PWRGD.count_rst_5/I[0]
    instance   PCH_PWRGD.count_rst_5 (cell and)
    output pin PCH_PWRGD.count_rst_5/OUT
    net        PCH_PWRGD.count_rst_5
    input  pin PCH_PWRGD.count_fb_5/B[0]
    instance   PCH_PWRGD.count_fb_5 (cell mux)
    output pin PCH_PWRGD.count_fb_5/OUT[0]
    net        PCH_PWRGD.count_fb_5
    input  pin PCH_PWRGD.count_latmux_5/B[0]
    instance   PCH_PWRGD.count_latmux_5 (cell mux)
    output pin PCH_PWRGD.count_latmux_5/OUT[0]
    net        PCH_PWRGD.count[9]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.count[10]</font>
15) instance PCH_PWRGD.count_latmux_4 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[10] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[10]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[10]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[10]
    net        PCH_PWRGD.un2_count_1[10]
    input  pin PCH_PWRGD.count_rst_4/I[0]
    instance   PCH_PWRGD.count_rst_4 (cell and)
    output pin PCH_PWRGD.count_rst_4/OUT
    net        PCH_PWRGD.count_rst_4
    input  pin PCH_PWRGD.count_fb_4/B[0]
    instance   PCH_PWRGD.count_fb_4 (cell mux)
    output pin PCH_PWRGD.count_fb_4/OUT[0]
    net        PCH_PWRGD.count_fb_4
    input  pin PCH_PWRGD.count_latmux_4/B[0]
    instance   PCH_PWRGD.count_latmux_4 (cell mux)
    output pin PCH_PWRGD.count_latmux_4/OUT[0]
    net        PCH_PWRGD.count[10]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.count[11]</font>
16) instance PCH_PWRGD.count_latmux_3 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[11] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[11]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[11]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[11]
    net        PCH_PWRGD.un2_count_1[11]
    input  pin PCH_PWRGD.count_1[11]/I[1]
    instance   PCH_PWRGD.count_1[11] (cell and)
    output pin PCH_PWRGD.count_1[11]/OUT
    net        PCH_PWRGD.count_1[11]
    input  pin PCH_PWRGD.count_rst_3/I[0]
    instance   PCH_PWRGD.count_rst_3 (cell and)
    output pin PCH_PWRGD.count_rst_3/OUT
    net        PCH_PWRGD.count_rst_3
    input  pin PCH_PWRGD.count_fb_3/B[0]
    instance   PCH_PWRGD.count_fb_3 (cell mux)
    output pin PCH_PWRGD.count_fb_3/OUT[0]
    net        PCH_PWRGD.count_fb_3
    input  pin PCH_PWRGD.count_latmux_3/B[0]
    instance   PCH_PWRGD.count_latmux_3 (cell mux)
    output pin PCH_PWRGD.count_latmux_3/OUT[0]
    net        PCH_PWRGD.count[11]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.count[12]</font>
17) instance PCH_PWRGD.count_latmux_2 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[12] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[12]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[12]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[12]
    net        PCH_PWRGD.un2_count_1[12]
    input  pin PCH_PWRGD.count_rst_2/I[0]
    instance   PCH_PWRGD.count_rst_2 (cell and)
    output pin PCH_PWRGD.count_rst_2/OUT
    net        PCH_PWRGD.count_rst_2
    input  pin PCH_PWRGD.count_fb_2/B[0]
    instance   PCH_PWRGD.count_fb_2 (cell mux)
    output pin PCH_PWRGD.count_fb_2/OUT[0]
    net        PCH_PWRGD.count_fb_2
    input  pin PCH_PWRGD.count_latmux_2/B[0]
    instance   PCH_PWRGD.count_latmux_2 (cell mux)
    output pin PCH_PWRGD.count_latmux_2/OUT[0]
    net        PCH_PWRGD.count[12]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.count[13]</font>
18) instance PCH_PWRGD.count_latmux_1 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[13] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[13]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[13]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[13]
    net        PCH_PWRGD.un2_count_1[13]
    input  pin PCH_PWRGD.count_rst_1/I[0]
    instance   PCH_PWRGD.count_rst_1 (cell and)
    output pin PCH_PWRGD.count_rst_1/OUT
    net        PCH_PWRGD.count_rst_1
    input  pin PCH_PWRGD.count_fb_1/B[0]
    instance   PCH_PWRGD.count_fb_1 (cell mux)
    output pin PCH_PWRGD.count_fb_1/OUT[0]
    net        PCH_PWRGD.count_fb_1
    input  pin PCH_PWRGD.count_latmux_1/B[0]
    instance   PCH_PWRGD.count_latmux_1 (cell mux)
    output pin PCH_PWRGD.count_latmux_1/OUT[0]
    net        PCH_PWRGD.count[13]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.count[14]</font>
19) instance PCH_PWRGD.count_latmux_0 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[14] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[14]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[14]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[14]
    net        PCH_PWRGD.un2_count_1[14]
    input  pin PCH_PWRGD.count_rst_0/I[0]
    instance   PCH_PWRGD.count_rst_0 (cell and)
    output pin PCH_PWRGD.count_rst_0/OUT
    net        PCH_PWRGD.count_rst_0
    input  pin PCH_PWRGD.count_fb_0/B[0]
    instance   PCH_PWRGD.count_fb_0 (cell mux)
    output pin PCH_PWRGD.count_fb_0/OUT[0]
    net        PCH_PWRGD.count_fb_0
    input  pin PCH_PWRGD.count_latmux_0/B[0]
    instance   PCH_PWRGD.count_latmux_0 (cell mux)
    output pin PCH_PWRGD.count_latmux_0/OUT[0]
    net        PCH_PWRGD.count[14]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:BN137:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.count[15]</font>
20) instance PCH_PWRGD.count_latmux (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[15] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[15]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[15]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[15]
    net        PCH_PWRGD.un2_count_1[15]
    input  pin PCH_PWRGD.count_rst/I[0]
    instance   PCH_PWRGD.count_rst (cell and)
    output pin PCH_PWRGD.count_rst/OUT
    net        PCH_PWRGD.count_rst
    input  pin PCH_PWRGD.count_fb/B[0]
    instance   PCH_PWRGD.count_fb (cell mux)
    output pin PCH_PWRGD.count_fb/OUT[0]
    net        PCH_PWRGD.count_fb
    input  pin PCH_PWRGD.count_latmux/B[0]
    instance   PCH_PWRGD.count_latmux (cell mux)
    output pin PCH_PWRGD.count_latmux/OUT[0]
    net        PCH_PWRGD.count[15]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:98:3:98:7:@W:BN137:@XP_MSG">pch_pwrok.vhd(98)</a><!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.curr_state_i_2[0]</font>
21) instance PCH_PWRGD.curr_state_i_0[0] (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state_i_2[0] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state_i_2[0]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/I[2]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0_a3/OUT
    net        N_253
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_0/OUT
    net        PCH_PWRGD.curr_state_7[1]
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_252
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_latmux/B[0]
    instance   PCH_PWRGD.curr_state_latmux (cell mux)
    output pin PCH_PWRGD.curr_state_latmux/OUT[0]
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD.curr_state_i_0[0]/I[0]
    instance   PCH_PWRGD.curr_state_i_0[0] (cell inv)
    output pin PCH_PWRGD.curr_state_i_0[0]/OUT[0]
    net        PCH_PWRGD.curr_state_i_2[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:99:3:99:7:@W:BN137:@XP_MSG">vpp_vddq.vhd(99)</a><!@TM:1654588805> | Found combinational loop during mapping at net N_362</font>
22) instance VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2_0 (in view: work.TOP(bdf_type)), output net N_362 (in view: work.TOP(bdf_type))
    net        N_362
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3/OUT
    net        N_213
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/OUT
    net        N_47
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_47_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_47_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_47_i/OUT[0]
    net        N_47_i_1
    input  pin VPP_VDDQ.curr_state_2_latmux_0/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux_0/OUT[0]
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_i_0[1]/I[0]
    instance   VPP_VDDQ.curr_state_2_i_0[1] (cell inv)
    output pin VPP_VDDQ.curr_state_2_i_0[1]/OUT[0]
    net        VPP_VDDQ.curr_state_2_i_2_0[1]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2_0/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2_0 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2_0/OUT
    net        N_362
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[1]</font>
23) instance VPP_VDDQ.curr_state_2_latmux_0 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2[1] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a2/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a2 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a2/OUT
    net        N_385
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3/OUT
    net        N_213
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/OUT
    net        N_47
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_47_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_47_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_47_i/OUT[0]
    net        N_47_i_1
    input  pin VPP_VDDQ.curr_state_2_latmux_0/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux_0/OUT[0]
    net        VPP_VDDQ.curr_state_2[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:99:3:99:7:@W:BN137:@XP_MSG">vpp_vddq.vhd(99)</a><!@TM:1654588805> | Found combinational loop during mapping at net N_385</font>
24) instance VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a2 (in view: work.TOP(bdf_type)), output net N_385 (in view: work.TOP(bdf_type))
    net        N_385
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/OUT
    net        N_259
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/OUT
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.un1_curr_state_210_i_a2_0/I[0]
    instance   VPP_VDDQ.un1_curr_state_210_i_a2_0 (cell and)
    output pin VPP_VDDQ.un1_curr_state_210_i_a2_0/OUT
    net        N_384
    input  pin VPP_VDDQ.un1_curr_state_210_i/I[1]
    instance   VPP_VDDQ.un1_curr_state_210_i (cell or)
    output pin VPP_VDDQ.un1_curr_state_210_i/OUT
    net        N_51_f0
    input  pin VPP_VDDQ.N_51_f0_i/I[0]
    instance   VPP_VDDQ.N_51_f0_i (cell inv)
    output pin VPP_VDDQ.N_51_f0_i/OUT[0]
    net        N_51_f0_i
    input  pin VPP_VDDQ.count_2_en/I[0]
    instance   VPP_VDDQ.count_2_en (cell and)
    output pin VPP_VDDQ.count_2_en/OUT
    net        VPP_VDDQ.count_2_en
    input  pin VPP_VDDQ.count_2_fb_6/SEL
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un9_clk_100khz_1/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_1 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_1/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_1
    input  pin VPP_VDDQ.un9_clk_100khz_9/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_9 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_9/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_9
    input  pin VPP_VDDQ.un9_clk_100khz_13/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_13 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_13/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_13
    input  pin VPP_VDDQ.un9_clk_100khz/I[0]
    instance   VPP_VDDQ.un9_clk_100khz (cell and)
    output pin VPP_VDDQ.un9_clk_100khz/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a2/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a2 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a2/OUT
    net        N_385
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[0]</font>
25) instance VPP_VDDQ.curr_state_2_latmux (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2[0] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_i_0[0]/I[0]
    instance   VPP_VDDQ.curr_state_2_i_0[0] (cell inv)
    output pin VPP_VDDQ.curr_state_2_i_0[0]/OUT[0]
    net        VPP_VDDQ.curr_state_2_i_2[0]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3/OUT
    net        N_259
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/OUT
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Found combinational loop during mapping at net N_384</font>
26) instance VPP_VDDQ.un1_curr_state_210_i_a2_0 (in view: work.TOP(bdf_type)), output net N_384 (in view: work.TOP(bdf_type))
    net        N_384
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3_0/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3_0 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a3_0/OUT
    net        N_260
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0/OUT
    net        VPP_VDDQ.curr_state_2_4[0]
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.un1_curr_state_210_i_a2_0/I[0]
    instance   VPP_VDDQ.un1_curr_state_210_i_a2_0 (cell and)
    output pin VPP_VDDQ.un1_curr_state_210_i_a2_0/OUT
    net        N_384
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:99:3:99:7:@W:BN137:@XP_MSG">vpp_vddq.vhd(99)</a><!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.curr_state_2_i_2_0[1]</font>
27) instance VPP_VDDQ.curr_state_2_i_0[1] (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2_i_2_0[1] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2_i_2_0[1]
    input  pin VPP_VDDQ.un1_curr_state_210_i_a2_0/I[1]
    instance   VPP_VDDQ.un1_curr_state_210_i_a2_0 (cell and)
    output pin VPP_VDDQ.un1_curr_state_210_i_a2_0/OUT
    net        N_384
    input  pin VPP_VDDQ.un1_curr_state_210_i/I[1]
    instance   VPP_VDDQ.un1_curr_state_210_i (cell or)
    output pin VPP_VDDQ.un1_curr_state_210_i/OUT
    net        N_51_f0
    input  pin VPP_VDDQ.N_51_f0_i/I[0]
    instance   VPP_VDDQ.N_51_f0_i (cell inv)
    output pin VPP_VDDQ.N_51_f0_i/OUT[0]
    net        N_51_f0_i
    input  pin VPP_VDDQ.count_2_en/I[0]
    instance   VPP_VDDQ.count_2_en (cell and)
    output pin VPP_VDDQ.count_2_en/OUT
    net        VPP_VDDQ.count_2_en
    input  pin VPP_VDDQ.count_2_fb_6/SEL
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un9_clk_100khz_1/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_1 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_1/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_1
    input  pin VPP_VDDQ.un9_clk_100khz_9/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_9 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_9/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_9
    input  pin VPP_VDDQ.un9_clk_100khz_13/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_13 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_13/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_13
    input  pin VPP_VDDQ.un9_clk_100khz/I[0]
    instance   VPP_VDDQ.un9_clk_100khz (cell and)
    output pin VPP_VDDQ.un9_clk_100khz/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a2/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a2 (cell and)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_0_a2/OUT
    net        N_385
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3 (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_o3/OUT
    net        N_213
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/OUT
    net        N_47
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_47_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_47_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_47_i/OUT[0]
    net        N_47_i_1
    input  pin VPP_VDDQ.curr_state_2_latmux_0/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux_0/OUT[0]
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_i_0[1]/I[0]
    instance   VPP_VDDQ.curr_state_2_i_0[1] (cell inv)
    output pin VPP_VDDQ.curr_state_2_i_0[1]/OUT[0]
    net        VPP_VDDQ.curr_state_2_i_2_0[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:111:9:111:31:@W:BN137:@XP_MSG">vpp_vddq.vhd(111)</a><!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.curr_state_2_4_1_0_.N_1_i</font>
28) instance VPP_VDDQ.un9_clk_100khz (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2_4_1_0_.N_1_i (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
    input  pin VPP_VDDQ.N_1_i_i/I[0]
    instance   VPP_VDDQ.N_1_i_i (cell inv)
    output pin VPP_VDDQ.N_1_i_i/OUT[0]
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_i_2
    input  pin VPP_VDDQ.count_2_1_sqmuxa_0_a3/I[1]
    instance   VPP_VDDQ.count_2_1_sqmuxa_0_a3 (cell and)
    output pin VPP_VDDQ.count_2_1_sqmuxa_0_a3/OUT
    net        VPP_VDDQ.count_2_1_sqmuxa
    input  pin VPP_VDDQ.count_2_1[2]/I[0]
    instance   VPP_VDDQ.count_2_1[2] (cell and)
    output pin VPP_VDDQ.count_2_1[2]/OUT
    net        VPP_VDDQ.count_2_1[2]
    input  pin VPP_VDDQ.count_2_fb_6/B[0]
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un9_clk_100khz_1/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_1 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_1/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_1
    input  pin VPP_VDDQ.un9_clk_100khz_9/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_9 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_9/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_9
    input  pin VPP_VDDQ.un9_clk_100khz_13/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_13 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_13/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_13
    input  pin VPP_VDDQ.un9_clk_100khz/I[0]
    instance   VPP_VDDQ.un9_clk_100khz (cell and)
    output pin VPP_VDDQ.un9_clk_100khz/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.count_2[0]</font>
29) instance VPP_VDDQ.count_2_latmux_8 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[0] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[0]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[0]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[0]
    net        VPP_VDDQ.un1_count_2_1[0]
    input  pin VPP_VDDQ.count_2_1[0]/I[1]
    instance   VPP_VDDQ.count_2_1[0] (cell and)
    output pin VPP_VDDQ.count_2_1[0]/OUT
    net        VPP_VDDQ.count_2_1[0]
    input  pin VPP_VDDQ.count_2_fb_8/B[0]
    instance   VPP_VDDQ.count_2_fb_8 (cell mux)
    output pin VPP_VDDQ.count_2_fb_8/OUT[0]
    net        VPP_VDDQ.count_2_fb_8
    input  pin VPP_VDDQ.count_2_latmux_8/B[0]
    instance   VPP_VDDQ.count_2_latmux_8 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_8/OUT[0]
    net        VPP_VDDQ.count_2[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.count_2[1]</font>
30) instance VPP_VDDQ.count_2_latmux_7 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[1] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[1]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[1]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[1]
    net        VPP_VDDQ.un1_count_2_1[1]
    input  pin VPP_VDDQ.count_2_1[1]/I[1]
    instance   VPP_VDDQ.count_2_1[1] (cell and)
    output pin VPP_VDDQ.count_2_1[1]/OUT
    net        VPP_VDDQ.count_2_1[1]
    input  pin VPP_VDDQ.count_2_fb_7/B[0]
    instance   VPP_VDDQ.count_2_fb_7 (cell mux)
    output pin VPP_VDDQ.count_2_fb_7/OUT[0]
    net        VPP_VDDQ.count_2_fb_7
    input  pin VPP_VDDQ.count_2_latmux_7/B[0]
    instance   VPP_VDDQ.count_2_latmux_7 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_7/OUT[0]
    net        VPP_VDDQ.count_2[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.count_2[2]</font>
31) instance VPP_VDDQ.count_2_latmux_6 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[2] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[2]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[2]
    net        VPP_VDDQ.un1_count_2_1[2]
    input  pin VPP_VDDQ.count_2_1[2]/I[1]
    instance   VPP_VDDQ.count_2_1[2] (cell and)
    output pin VPP_VDDQ.count_2_1[2]/OUT
    net        VPP_VDDQ.count_2_1[2]
    input  pin VPP_VDDQ.count_2_fb_6/B[0]
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.count_2[3]</font>
32) instance VPP_VDDQ.count_2_latmux_5 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[3] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[3]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[3]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[3]
    net        VPP_VDDQ.un1_count_2_1[3]
    input  pin VPP_VDDQ.count_2_1[3]/I[1]
    instance   VPP_VDDQ.count_2_1[3] (cell and)
    output pin VPP_VDDQ.count_2_1[3]/OUT
    net        VPP_VDDQ.count_2_1[3]
    input  pin VPP_VDDQ.count_2_fb_5/B[0]
    instance   VPP_VDDQ.count_2_fb_5 (cell mux)
    output pin VPP_VDDQ.count_2_fb_5/OUT[0]
    net        VPP_VDDQ.count_2_fb_5
    input  pin VPP_VDDQ.count_2_latmux_5/B[0]
    instance   VPP_VDDQ.count_2_latmux_5 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_5/OUT[0]
    net        VPP_VDDQ.count_2[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.count_2[4]</font>
33) instance VPP_VDDQ.count_2_latmux_4 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[4] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[4]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[4]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[4]
    net        VPP_VDDQ.un1_count_2_1[4]
    input  pin VPP_VDDQ.count_2_1[4]/I[1]
    instance   VPP_VDDQ.count_2_1[4] (cell and)
    output pin VPP_VDDQ.count_2_1[4]/OUT
    net        VPP_VDDQ.count_2_1[4]
    input  pin VPP_VDDQ.count_2_fb_4/B[0]
    instance   VPP_VDDQ.count_2_fb_4 (cell mux)
    output pin VPP_VDDQ.count_2_fb_4/OUT[0]
    net        VPP_VDDQ.count_2_fb_4
    input  pin VPP_VDDQ.count_2_latmux_4/B[0]
    instance   VPP_VDDQ.count_2_latmux_4 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_4/OUT[0]
    net        VPP_VDDQ.count_2[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.count_2[5]</font>
34) instance VPP_VDDQ.count_2_latmux_3 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[5] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[5]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[5]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[5]
    net        VPP_VDDQ.un1_count_2_1[5]
    input  pin VPP_VDDQ.count_2_1[5]/I[1]
    instance   VPP_VDDQ.count_2_1[5] (cell and)
    output pin VPP_VDDQ.count_2_1[5]/OUT
    net        VPP_VDDQ.count_2_1[5]
    input  pin VPP_VDDQ.count_2_fb_3/B[0]
    instance   VPP_VDDQ.count_2_fb_3 (cell mux)
    output pin VPP_VDDQ.count_2_fb_3/OUT[0]
    net        VPP_VDDQ.count_2_fb_3
    input  pin VPP_VDDQ.count_2_latmux_3/B[0]
    instance   VPP_VDDQ.count_2_latmux_3 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_3/OUT[0]
    net        VPP_VDDQ.count_2[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.count_2[6]</font>
35) instance VPP_VDDQ.count_2_latmux_2 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[6] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[6]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[6]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[6]
    net        VPP_VDDQ.un1_count_2_1[6]
    input  pin VPP_VDDQ.count_2_1[6]/I[1]
    instance   VPP_VDDQ.count_2_1[6] (cell and)
    output pin VPP_VDDQ.count_2_1[6]/OUT
    net        VPP_VDDQ.count_2_1[6]
    input  pin VPP_VDDQ.count_2_fb_2/B[0]
    instance   VPP_VDDQ.count_2_fb_2 (cell mux)
    output pin VPP_VDDQ.count_2_fb_2/OUT[0]
    net        VPP_VDDQ.count_2_fb_2
    input  pin VPP_VDDQ.count_2_latmux_2/B[0]
    instance   VPP_VDDQ.count_2_latmux_2 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_2/OUT[0]
    net        VPP_VDDQ.count_2[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.count_2[7]</font>
36) instance VPP_VDDQ.count_2_latmux_1 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[7] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[7]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[7]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[7]
    net        VPP_VDDQ.un1_count_2_1[7]
    input  pin VPP_VDDQ.count_2_1[7]/I[1]
    instance   VPP_VDDQ.count_2_1[7] (cell and)
    output pin VPP_VDDQ.count_2_1[7]/OUT
    net        VPP_VDDQ.count_2_1[7]
    input  pin VPP_VDDQ.count_2_fb_1/B[0]
    instance   VPP_VDDQ.count_2_fb_1 (cell mux)
    output pin VPP_VDDQ.count_2_fb_1/OUT[0]
    net        VPP_VDDQ.count_2_fb_1
    input  pin VPP_VDDQ.count_2_latmux_1/B[0]
    instance   VPP_VDDQ.count_2_latmux_1 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_1/OUT[0]
    net        VPP_VDDQ.count_2[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.count_2[8]</font>
37) instance VPP_VDDQ.count_2_latmux_0 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[8] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[8]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[8]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[8]
    net        VPP_VDDQ.un1_count_2_1[8]
    input  pin VPP_VDDQ.count_2_1[8]/I[1]
    instance   VPP_VDDQ.count_2_1[8] (cell and)
    output pin VPP_VDDQ.count_2_1[8]/OUT
    net        VPP_VDDQ.count_2_1[8]
    input  pin VPP_VDDQ.count_2_fb_0/B[0]
    instance   VPP_VDDQ.count_2_fb_0 (cell mux)
    output pin VPP_VDDQ.count_2_fb_0/OUT[0]
    net        VPP_VDDQ.count_2_fb_0
    input  pin VPP_VDDQ.count_2_latmux_0/B[0]
    instance   VPP_VDDQ.count_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_0/OUT[0]
    net        VPP_VDDQ.count_2[8]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.count_2[9]</font>
38) instance VPP_VDDQ.count_2_latmux (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[9] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[9]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[9]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[9]
    net        VPP_VDDQ.un1_count_2_1[9]
    input  pin VPP_VDDQ.count_2_1[9]/I[1]
    instance   VPP_VDDQ.count_2_1[9] (cell and)
    output pin VPP_VDDQ.count_2_1[9]/OUT
    net        VPP_VDDQ.count_2_1[9]
    input  pin VPP_VDDQ.count_2_fb/B[0]
    instance   VPP_VDDQ.count_2_fb (cell mux)
    output pin VPP_VDDQ.count_2_fb/OUT[0]
    net        VPP_VDDQ.count_2_fb
    input  pin VPP_VDDQ.count_2_latmux/B[0]
    instance   VPP_VDDQ.count_2_latmux (cell mux)
    output pin VPP_VDDQ.count_2_latmux/OUT[0]
    net        VPP_VDDQ.count_2[9]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.count_2[10]</font>
39) instance VPP_VDDQ.count_2_latmux_14 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[10] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[10]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[10]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[10]
    net        VPP_VDDQ.un1_count_2_1[10]
    input  pin VPP_VDDQ.count_2_1[10]/I[1]
    instance   VPP_VDDQ.count_2_1[10] (cell and)
    output pin VPP_VDDQ.count_2_1[10]/OUT
    net        VPP_VDDQ.count_2_1[10]
    input  pin VPP_VDDQ.count_2_fb_14/B[0]
    instance   VPP_VDDQ.count_2_fb_14 (cell mux)
    output pin VPP_VDDQ.count_2_fb_14/OUT[0]
    net        VPP_VDDQ.count_2_fb_14
    input  pin VPP_VDDQ.count_2_latmux_14/B[0]
    instance   VPP_VDDQ.count_2_latmux_14 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_14/OUT[0]
    net        VPP_VDDQ.count_2[10]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.count_2[11]</font>
40) instance VPP_VDDQ.count_2_latmux_13 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[11] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[11]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[11]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[11]
    net        VPP_VDDQ.un1_count_2_1[11]
    input  pin VPP_VDDQ.count_2_1[11]/I[1]
    instance   VPP_VDDQ.count_2_1[11] (cell and)
    output pin VPP_VDDQ.count_2_1[11]/OUT
    net        VPP_VDDQ.count_2_1[11]
    input  pin VPP_VDDQ.count_2_fb_13/B[0]
    instance   VPP_VDDQ.count_2_fb_13 (cell mux)
    output pin VPP_VDDQ.count_2_fb_13/OUT[0]
    net        VPP_VDDQ.count_2_fb_13
    input  pin VPP_VDDQ.count_2_latmux_13/B[0]
    instance   VPP_VDDQ.count_2_latmux_13 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_13/OUT[0]
    net        VPP_VDDQ.count_2[11]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.count_2[12]</font>
41) instance VPP_VDDQ.count_2_latmux_12 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[12] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[12]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[12]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[12]
    net        VPP_VDDQ.un1_count_2_1[12]
    input  pin VPP_VDDQ.count_2_1[12]/I[1]
    instance   VPP_VDDQ.count_2_1[12] (cell and)
    output pin VPP_VDDQ.count_2_1[12]/OUT
    net        VPP_VDDQ.count_2_1[12]
    input  pin VPP_VDDQ.count_2_fb_12/B[0]
    instance   VPP_VDDQ.count_2_fb_12 (cell mux)
    output pin VPP_VDDQ.count_2_fb_12/OUT[0]
    net        VPP_VDDQ.count_2_fb_12
    input  pin VPP_VDDQ.count_2_latmux_12/B[0]
    instance   VPP_VDDQ.count_2_latmux_12 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_12/OUT[0]
    net        VPP_VDDQ.count_2[12]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.count_2[13]</font>
42) instance VPP_VDDQ.count_2_latmux_11 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[13] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[13]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[13]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[13]
    net        VPP_VDDQ.un1_count_2_1[13]
    input  pin VPP_VDDQ.count_2_1[13]/I[1]
    instance   VPP_VDDQ.count_2_1[13] (cell and)
    output pin VPP_VDDQ.count_2_1[13]/OUT
    net        VPP_VDDQ.count_2_1[13]
    input  pin VPP_VDDQ.count_2_fb_11/B[0]
    instance   VPP_VDDQ.count_2_fb_11 (cell mux)
    output pin VPP_VDDQ.count_2_fb_11/OUT[0]
    net        VPP_VDDQ.count_2_fb_11
    input  pin VPP_VDDQ.count_2_latmux_11/B[0]
    instance   VPP_VDDQ.count_2_latmux_11 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_11/OUT[0]
    net        VPP_VDDQ.count_2[13]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.count_2[14]</font>
43) instance VPP_VDDQ.count_2_latmux_10 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[14] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[14]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[14]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[14]
    net        VPP_VDDQ.un1_count_2_1[14]
    input  pin VPP_VDDQ.count_2_1[14]/I[1]
    instance   VPP_VDDQ.count_2_1[14] (cell and)
    output pin VPP_VDDQ.count_2_1[14]/OUT
    net        VPP_VDDQ.count_2_1[14]
    input  pin VPP_VDDQ.count_2_fb_10/B[0]
    instance   VPP_VDDQ.count_2_fb_10 (cell mux)
    output pin VPP_VDDQ.count_2_fb_10/OUT[0]
    net        VPP_VDDQ.count_2_fb_10
    input  pin VPP_VDDQ.count_2_latmux_10/B[0]
    instance   VPP_VDDQ.count_2_latmux_10 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_10/OUT[0]
    net        VPP_VDDQ.count_2[14]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:BN137:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.count_2[15]</font>
44) instance VPP_VDDQ.count_2_latmux_9 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[15] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[15]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[15]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[15]
    net        VPP_VDDQ.un1_count_2_1[15]
    input  pin VPP_VDDQ.count_2_1[15]/I[1]
    instance   VPP_VDDQ.count_2_1[15] (cell and)
    output pin VPP_VDDQ.count_2_1[15]/OUT
    net        VPP_VDDQ.count_2_1[15]
    input  pin VPP_VDDQ.count_2_fb_9/B[0]
    instance   VPP_VDDQ.count_2_fb_9 (cell mux)
    output pin VPP_VDDQ.count_2_fb_9/OUT[0]
    net        VPP_VDDQ.count_2_fb_9
    input  pin VPP_VDDQ.count_2_latmux_9/B[0]
    instance   VPP_VDDQ.count_2_latmux_9 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_9/OUT[0]
    net        VPP_VDDQ.count_2[15]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:BN137:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.curr_state[0]</font>
45) instance POWERLED.curr_state_latmux (in view: work.TOP(bdf_type)), output net POWERLED.curr_state[0] (in view: work.TOP(bdf_type))
    net        POWERLED.curr_state[0]
    input  pin POWERLED.curr_state_3_i_m2[0]/SEL
    instance   POWERLED.curr_state_3_i_m2[0] (cell mux)
    output pin POWERLED.curr_state_3_i_m2[0]/OUT[0]
    net        POWERLED.curr_state_3[0]
    input  pin POWERLED.curr_state_latmux/B[0]
    instance   POWERLED.curr_state_latmux (cell mux)
    output pin POWERLED.curr_state_latmux/OUT[0]
    net        POWERLED.curr_state[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:160:4:160:18:@W:BN137:@XP_MSG">powerled.vhd(160)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.pwm_out_0_sqmuxa</font>
46) instance POWERLED.pwm_out_0_sqmuxa (in view: work.TOP(bdf_type)), output net POWERLED.pwm_out_0_sqmuxa (in view: work.TOP(bdf_type))
    net        POWERLED.pwm_out_0_sqmuxa
    input  pin POWERLED.count_0_sqmuxa/I[0]
    instance   POWERLED.count_0_sqmuxa (cell and)
    output pin POWERLED.count_0_sqmuxa/OUT
    net        POWERLED.count_0_sqmuxa
    input  pin POWERLED.count_0_sqmuxa_i/I[0]
    instance   POWERLED.count_0_sqmuxa_i (cell inv)
    output pin POWERLED.count_0_sqmuxa_i/OUT[0]
    net        POWERLED.count_0_sqmuxa_i_4
    input  pin POWERLED.count_1[14]/I[0]
    instance   POWERLED.count_1[14] (cell and)
    output pin POWERLED.count_1[14]/OUT
    net        POWERLED.count_1[14]
    input  pin POWERLED.count_latmux_13/B[0]
    instance   POWERLED.count_latmux_13 (cell mux)
    output pin POWERLED.count_latmux_13/OUT[0]
    net        POWERLED.count[14]
    input  pin POWERLED.count_i[14]/I[0]
    instance   POWERLED.count_i[14] (cell inv)
    output pin POWERLED.count_i[14]/OUT[0]
    net        POWERLED.count_i_4[14]
    input  pin POWERLED.un79_clk_100khzlto15_5/I[0]
    instance   POWERLED.un79_clk_100khzlto15_5 (cell and)
    output pin POWERLED.un79_clk_100khzlto15_5/OUT
    net        POWERLED.un79_clk_100khz_5
    input  pin POWERLED.un79_clk_100khzlto15/I[0]
    instance   POWERLED.un79_clk_100khzlto15 (cell and)
    output pin POWERLED.un79_clk_100khzlto15/OUT
    net        POWERLED.un79_clk_100khz
    input  pin POWERLED.un79_clk_100khz_i/I[0]
    instance   POWERLED.un79_clk_100khz_i (cell inv)
    output pin POWERLED.un79_clk_100khz_i/OUT[0]
    net        POWERLED.un79_clk_100khz_i_3
    input  pin POWERLED.curr_state_3_i_m2[0]/A[0]
    instance   POWERLED.curr_state_3_i_m2[0] (cell mux)
    output pin POWERLED.curr_state_3_i_m2[0]/OUT[0]
    net        POWERLED.curr_state_3[0]
    input  pin POWERLED.curr_state_latmux/B[0]
    instance   POWERLED.curr_state_latmux (cell mux)
    output pin POWERLED.curr_state_latmux/OUT[0]
    net        POWERLED.curr_state[0]
    input  pin POWERLED.curr_state_i[0]/I[0]
    instance   POWERLED.curr_state_i[0] (cell inv)
    output pin POWERLED.curr_state_i[0]/OUT[0]
    net        POWERLED.curr_state_i_3[0]
    input  pin POWERLED.pwm_out_0_sqmuxa/I[0]
    instance   POWERLED.pwm_out_0_sqmuxa (cell and)
    output pin POWERLED.pwm_out_0_sqmuxa/OUT
    net        POWERLED.pwm_out_0_sqmuxa
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:160:4:160:18:@W:BN137:@XP_MSG">powerled.vhd(160)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.un79_clk_100khz_i_3</font>
47) instance POWERLED.un79_clk_100khz_i (in view: work.TOP(bdf_type)), output net POWERLED.un79_clk_100khz_i_3 (in view: work.TOP(bdf_type))
    net        POWERLED.un79_clk_100khz_i_3
    input  pin POWERLED.count_0_sqmuxa/I[1]
    instance   POWERLED.count_0_sqmuxa (cell and)
    output pin POWERLED.count_0_sqmuxa/OUT
    net        POWERLED.count_0_sqmuxa
    input  pin POWERLED.count_0_sqmuxa_i/I[0]
    instance   POWERLED.count_0_sqmuxa_i (cell inv)
    output pin POWERLED.count_0_sqmuxa_i/OUT[0]
    net        POWERLED.count_0_sqmuxa_i_4
    input  pin POWERLED.count_1[14]/I[0]
    instance   POWERLED.count_1[14] (cell and)
    output pin POWERLED.count_1[14]/OUT
    net        POWERLED.count_1[14]
    input  pin POWERLED.count_latmux_13/B[0]
    instance   POWERLED.count_latmux_13 (cell mux)
    output pin POWERLED.count_latmux_13/OUT[0]
    net        POWERLED.count[14]
    input  pin POWERLED.count_i[14]/I[0]
    instance   POWERLED.count_i[14] (cell inv)
    output pin POWERLED.count_i[14]/OUT[0]
    net        POWERLED.count_i_4[14]
    input  pin POWERLED.un79_clk_100khzlto15_5/I[0]
    instance   POWERLED.un79_clk_100khzlto15_5 (cell and)
    output pin POWERLED.un79_clk_100khzlto15_5/OUT
    net        POWERLED.un79_clk_100khz_5
    input  pin POWERLED.un79_clk_100khzlto15/I[0]
    instance   POWERLED.un79_clk_100khzlto15 (cell and)
    output pin POWERLED.un79_clk_100khzlto15/OUT
    net        POWERLED.un79_clk_100khz
    input  pin POWERLED.un79_clk_100khz_i/I[0]
    instance   POWERLED.un79_clk_100khz_i (cell inv)
    output pin POWERLED.un79_clk_100khz_i/OUT[0]
    net        POWERLED.un79_clk_100khz_i_3
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:BN137:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count[0]</font>
48) instance POWERLED.count_latmux (in view: work.TOP(bdf_type)), output net POWERLED.count[0] (in view: work.TOP(bdf_type))
    net        POWERLED.count[0]
    input  pin POWERLED.un1_count[15:0]/D0[0]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[0]
    net        POWERLED.un1_count[0]
    input  pin POWERLED.count_1[0]/I[1]
    instance   POWERLED.count_1[0] (cell and)
    output pin POWERLED.count_1[0]/OUT
    net        POWERLED.count_1[0]
    input  pin POWERLED.count_latmux/B[0]
    instance   POWERLED.count_latmux (cell mux)
    output pin POWERLED.count_latmux/OUT[0]
    net        POWERLED.count[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:BN137:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count[1]</font>
49) instance POWERLED.count_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.count[1] (in view: work.TOP(bdf_type))
    net        POWERLED.count[1]
    input  pin POWERLED.un1_count[15:0]/D0[1]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[1]
    net        POWERLED.un1_count[1]
    input  pin POWERLED.count_1[1]/I[1]
    instance   POWERLED.count_1[1] (cell and)
    output pin POWERLED.count_1[1]/OUT
    net        POWERLED.count_1[1]
    input  pin POWERLED.count_latmux_0/B[0]
    instance   POWERLED.count_latmux_0 (cell mux)
    output pin POWERLED.count_latmux_0/OUT[0]
    net        POWERLED.count[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:BN137:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count[2]</font>
50) instance POWERLED.count_latmux_1 (in view: work.TOP(bdf_type)), output net POWERLED.count[2] (in view: work.TOP(bdf_type))
    net        POWERLED.count[2]
    input  pin POWERLED.un1_count[15:0]/D0[2]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[2]
    net        POWERLED.un1_count[2]
    input  pin POWERLED.count_1[2]/I[1]
    instance   POWERLED.count_1[2] (cell and)
    output pin POWERLED.count_1[2]/OUT
    net        POWERLED.count_1[2]
    input  pin POWERLED.count_latmux_1/B[0]
    instance   POWERLED.count_latmux_1 (cell mux)
    output pin POWERLED.count_latmux_1/OUT[0]
    net        POWERLED.count[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:BN137:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count[3]</font>
51) instance POWERLED.count_latmux_2 (in view: work.TOP(bdf_type)), output net POWERLED.count[3] (in view: work.TOP(bdf_type))
    net        POWERLED.count[3]
    input  pin POWERLED.un1_count[15:0]/D0[3]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[3]
    net        POWERLED.un1_count[3]
    input  pin POWERLED.count_1[3]/I[1]
    instance   POWERLED.count_1[3] (cell and)
    output pin POWERLED.count_1[3]/OUT
    net        POWERLED.count_1[3]
    input  pin POWERLED.count_latmux_2/B[0]
    instance   POWERLED.count_latmux_2 (cell mux)
    output pin POWERLED.count_latmux_2/OUT[0]
    net        POWERLED.count[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:BN137:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count[4]</font>
52) instance POWERLED.count_latmux_3 (in view: work.TOP(bdf_type)), output net POWERLED.count[4] (in view: work.TOP(bdf_type))
    net        POWERLED.count[4]
    input  pin POWERLED.un1_count[15:0]/D0[4]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[4]
    net        POWERLED.un1_count[4]
    input  pin POWERLED.count_1[4]/I[1]
    instance   POWERLED.count_1[4] (cell and)
    output pin POWERLED.count_1[4]/OUT
    net        POWERLED.count_1[4]
    input  pin POWERLED.count_latmux_3/B[0]
    instance   POWERLED.count_latmux_3 (cell mux)
    output pin POWERLED.count_latmux_3/OUT[0]
    net        POWERLED.count[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:BN137:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count[5]</font>
53) instance POWERLED.count_latmux_4 (in view: work.TOP(bdf_type)), output net POWERLED.count[5] (in view: work.TOP(bdf_type))
    net        POWERLED.count[5]
    input  pin POWERLED.un1_count[15:0]/D0[5]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[5]
    net        POWERLED.un1_count[5]
    input  pin POWERLED.count_1[5]/I[1]
    instance   POWERLED.count_1[5] (cell and)
    output pin POWERLED.count_1[5]/OUT
    net        POWERLED.count_1[5]
    input  pin POWERLED.count_latmux_4/B[0]
    instance   POWERLED.count_latmux_4 (cell mux)
    output pin POWERLED.count_latmux_4/OUT[0]
    net        POWERLED.count[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:BN137:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count[6]</font>
54) instance POWERLED.count_latmux_5 (in view: work.TOP(bdf_type)), output net POWERLED.count[6] (in view: work.TOP(bdf_type))
    net        POWERLED.count[6]
    input  pin POWERLED.un1_count[15:0]/D0[6]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[6]
    net        POWERLED.un1_count[6]
    input  pin POWERLED.count_1[6]/I[1]
    instance   POWERLED.count_1[6] (cell and)
    output pin POWERLED.count_1[6]/OUT
    net        POWERLED.count_1[6]
    input  pin POWERLED.count_latmux_5/B[0]
    instance   POWERLED.count_latmux_5 (cell mux)
    output pin POWERLED.count_latmux_5/OUT[0]
    net        POWERLED.count[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:BN137:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count[7]</font>
55) instance POWERLED.count_latmux_6 (in view: work.TOP(bdf_type)), output net POWERLED.count[7] (in view: work.TOP(bdf_type))
    net        POWERLED.count[7]
    input  pin POWERLED.un1_count[15:0]/D0[7]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[7]
    net        POWERLED.un1_count[7]
    input  pin POWERLED.count_1[7]/I[1]
    instance   POWERLED.count_1[7] (cell and)
    output pin POWERLED.count_1[7]/OUT
    net        POWERLED.count_1[7]
    input  pin POWERLED.count_latmux_6/B[0]
    instance   POWERLED.count_latmux_6 (cell mux)
    output pin POWERLED.count_latmux_6/OUT[0]
    net        POWERLED.count[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:BN137:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count[8]</font>
56) instance POWERLED.count_latmux_7 (in view: work.TOP(bdf_type)), output net POWERLED.count[8] (in view: work.TOP(bdf_type))
    net        POWERLED.count[8]
    input  pin POWERLED.un1_count[15:0]/D0[8]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[8]
    net        POWERLED.un1_count[8]
    input  pin POWERLED.count_1[8]/I[1]
    instance   POWERLED.count_1[8] (cell and)
    output pin POWERLED.count_1[8]/OUT
    net        POWERLED.count_1[8]
    input  pin POWERLED.count_latmux_7/B[0]
    instance   POWERLED.count_latmux_7 (cell mux)
    output pin POWERLED.count_latmux_7/OUT[0]
    net        POWERLED.count[8]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:BN137:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count[9]</font>
57) instance POWERLED.count_latmux_8 (in view: work.TOP(bdf_type)), output net POWERLED.count[9] (in view: work.TOP(bdf_type))
    net        POWERLED.count[9]
    input  pin POWERLED.un1_count[15:0]/D0[9]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[9]
    net        POWERLED.un1_count[9]
    input  pin POWERLED.count_1[9]/I[1]
    instance   POWERLED.count_1[9] (cell and)
    output pin POWERLED.count_1[9]/OUT
    net        POWERLED.count_1[9]
    input  pin POWERLED.count_latmux_8/B[0]
    instance   POWERLED.count_latmux_8 (cell mux)
    output pin POWERLED.count_latmux_8/OUT[0]
    net        POWERLED.count[9]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:BN137:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count[10]</font>
58) instance POWERLED.count_latmux_9 (in view: work.TOP(bdf_type)), output net POWERLED.count[10] (in view: work.TOP(bdf_type))
    net        POWERLED.count[10]
    input  pin POWERLED.un1_count[15:0]/D0[10]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[10]
    net        POWERLED.un1_count[10]
    input  pin POWERLED.count_1[10]/I[1]
    instance   POWERLED.count_1[10] (cell and)
    output pin POWERLED.count_1[10]/OUT
    net        POWERLED.count_1[10]
    input  pin POWERLED.count_latmux_9/B[0]
    instance   POWERLED.count_latmux_9 (cell mux)
    output pin POWERLED.count_latmux_9/OUT[0]
    net        POWERLED.count[10]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:BN137:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count[11]</font>
59) instance POWERLED.count_latmux_10 (in view: work.TOP(bdf_type)), output net POWERLED.count[11] (in view: work.TOP(bdf_type))
    net        POWERLED.count[11]
    input  pin POWERLED.un1_count[15:0]/D0[11]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[11]
    net        POWERLED.un1_count[11]
    input  pin POWERLED.count_1[11]/I[1]
    instance   POWERLED.count_1[11] (cell and)
    output pin POWERLED.count_1[11]/OUT
    net        POWERLED.count_1[11]
    input  pin POWERLED.count_latmux_10/B[0]
    instance   POWERLED.count_latmux_10 (cell mux)
    output pin POWERLED.count_latmux_10/OUT[0]
    net        POWERLED.count[11]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:BN137:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count[12]</font>
60) instance POWERLED.count_latmux_11 (in view: work.TOP(bdf_type)), output net POWERLED.count[12] (in view: work.TOP(bdf_type))
    net        POWERLED.count[12]
    input  pin POWERLED.un1_count[15:0]/D0[12]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[12]
    net        POWERLED.un1_count[12]
    input  pin POWERLED.count_1[12]/I[1]
    instance   POWERLED.count_1[12] (cell and)
    output pin POWERLED.count_1[12]/OUT
    net        POWERLED.count_1[12]
    input  pin POWERLED.count_latmux_11/B[0]
    instance   POWERLED.count_latmux_11 (cell mux)
    output pin POWERLED.count_latmux_11/OUT[0]
    net        POWERLED.count[12]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:BN137:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count[13]</font>
61) instance POWERLED.count_latmux_12 (in view: work.TOP(bdf_type)), output net POWERLED.count[13] (in view: work.TOP(bdf_type))
    net        POWERLED.count[13]
    input  pin POWERLED.un1_count[15:0]/D0[13]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[13]
    net        POWERLED.un1_count[13]
    input  pin POWERLED.count_1[13]/I[1]
    instance   POWERLED.count_1[13] (cell and)
    output pin POWERLED.count_1[13]/OUT
    net        POWERLED.count_1[13]
    input  pin POWERLED.count_latmux_12/B[0]
    instance   POWERLED.count_latmux_12 (cell mux)
    output pin POWERLED.count_latmux_12/OUT[0]
    net        POWERLED.count[13]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:BN137:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count[14]</font>
62) instance POWERLED.count_latmux_13 (in view: work.TOP(bdf_type)), output net POWERLED.count[14] (in view: work.TOP(bdf_type))
    net        POWERLED.count[14]
    input  pin POWERLED.un1_count[15:0]/D0[14]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[14]
    net        POWERLED.un1_count[14]
    input  pin POWERLED.count_1[14]/I[1]
    instance   POWERLED.count_1[14] (cell and)
    output pin POWERLED.count_1[14]/OUT
    net        POWERLED.count_1[14]
    input  pin POWERLED.count_latmux_13/B[0]
    instance   POWERLED.count_latmux_13 (cell mux)
    output pin POWERLED.count_latmux_13/OUT[0]
    net        POWERLED.count[14]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:BN137:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count[15]</font>
63) instance POWERLED.count_latmux_14 (in view: work.TOP(bdf_type)), output net POWERLED.count[15] (in view: work.TOP(bdf_type))
    net        POWERLED.count[15]
    input  pin POWERLED.un1_count[15:0]/D0[15]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[15]
    net        POWERLED.un1_count[15]
    input  pin POWERLED.count_1[15]/I[1]
    instance   POWERLED.count_1[15] (cell and)
    output pin POWERLED.count_1[15]/OUT
    net        POWERLED.count_1[15]
    input  pin POWERLED.count_latmux_14/B[0]
    instance   POWERLED.count_latmux_14 (cell mux)
    output pin POWERLED.count_latmux_14/OUT[0]
    net        POWERLED.count[15]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.func_state[1]</font>
64) instance POWERLED.func_state_latmux (in view: work.TOP(bdf_type)), output net POWERLED.func_state[1] (in view: work.TOP(bdf_type))
    net        POWERLED.func_state[1]
    input  pin POWERLED.un1_clk_100khz_2_i_o3/I[1]
    instance   POWERLED.un1_clk_100khz_2_i_o3 (cell or)
    output pin POWERLED.un1_clk_100khz_2_i_o3/OUT
    net        N_170
    input  pin POWERLED.N_170_i/I[0]
    instance   POWERLED.N_170_i (cell inv)
    output pin POWERLED.N_170_i/OUT[0]
    net        N_170_i_1
    input  pin POWERLED.un1_clk_100khz_40_and_i_a2_1/I[0]
    instance   POWERLED.un1_clk_100khz_40_and_i_a2_1 (cell and)
    output pin POWERLED.un1_clk_100khz_40_and_i_a2_1/OUT
    net        N_300_N
    input  pin POWERLED.un1_clk_100khz_33_and_i_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_33_and_i_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_33_and_i_o2_0/OUT
    net        N_143_N
    input  pin POWERLED.N_143_N_i/I[0]
    instance   POWERLED.N_143_N_i (cell inv)
    output pin POWERLED.N_143_N_i/OUT[0]
    net        N_143_N_i
    input  pin POWERLED.un1_clk_100khz_33_and_i_0/I[0]
    instance   POWERLED.un1_clk_100khz_33_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_33_and_i_0/OUT
    net        N_100_f0
    input  pin POWERLED.N_100_f0_i/I[0]
    instance   POWERLED.N_100_f0_i (cell inv)
    output pin POWERLED.N_100_f0_i/OUT[0]
    net        N_100_f0_i
    input  pin POWERLED.dutycycle_eena_4/I[1]
    instance   POWERLED.dutycycle_eena_4 (cell or)
    output pin POWERLED.dutycycle_eena_4/OUT
    net        POWERLED.dutycycle_eena_4
    input  pin POWERLED.dutycycle_en_4/I[0]
    instance   POWERLED.dutycycle_en_4 (cell and)
    output pin POWERLED.dutycycle_en_4/OUT
    net        POWERLED.dutycycle_en_4
    input  pin POWERLED.dutycycle_fb_4/SEL
    instance   POWERLED.dutycycle_fb_4 (cell mux)
    output pin POWERLED.dutycycle_fb_4/OUT[0]
    net        POWERLED.dutycycle_fb_4
    input  pin POWERLED.dutycycle_latmux_4/B[0]
    instance   POWERLED.dutycycle_latmux_4 (cell mux)
    output pin POWERLED.dutycycle_latmux_4/OUT[0]
    net        POWERLED.dutycycle[10]
    input  pin POWERLED.dutycycle_i[10]/I[0]
    instance   POWERLED.dutycycle_i[10] (cell inv)
    output pin POWERLED.dutycycle_i[10]/OUT[0]
    net        POWERLED.dutycycle_i_2[10]
    input  pin POWERLED.un2_count_clk_17_0_a2_3/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_3 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_3/OUT
    net        N_328
    input  pin POWERLED.un2_count_clk_17_0_a2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_1/OUT
    net        N_333
    input  pin POWERLED.un2_count_clk_17_0_a2/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2/OUT
    net        N_336
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_337
    input  pin POWERLED.func_state_1_m2s2_i_a3/I[0]
    instance   POWERLED.func_state_1_m2s2_i_a3 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_a3/OUT
    net        N_272
    input  pin POWERLED.func_state_1_m2s2_i/I[0]
    instance   POWERLED.func_state_1_m2s2_i (cell or)
    output pin POWERLED.func_state_1_m2s2_i/OUT
    net        N_67
    input  pin POWERLED.func_state_1_m2[1]/SEL
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net N_67</font>
65) instance POWERLED.func_state_1_m2s2_i (in view: work.TOP(bdf_type)), output net N_67 (in view: work.TOP(bdf_type))
    net        N_67
    input  pin POWERLED.func_state_1_m2[0]/SEL
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_294
    input  pin POWERLED.un1_func_state25_4_i_o2/I[0]
    instance   POWERLED.un1_func_state25_4_i_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o2/OUT
    net        N_179
    input  pin POWERLED.N_179_i/I[0]
    instance   POWERLED.N_179_i (cell inv)
    output pin POWERLED.N_179_i/OUT[0]
    net        N_179_i_1
    input  pin POWERLED.un1_func_state25_4_i_a2/I[1]
    instance   POWERLED.un1_func_state25_4_i_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2/OUT
    net        N_301
    input  pin POWERLED.un1_func_state25_4_i_o3_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_o3_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_0/OUT
    net        N_134_N
    input  pin POWERLED.un1_func_state25_4_i_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_114_f0
    input  pin POWERLED.N_114_f0_i/I[0]
    instance   POWERLED.N_114_f0_i (cell inv)
    output pin POWERLED.N_114_f0_i/OUT[0]
    net        N_114_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_10/SEL
    instance   POWERLED.count_clk_fb_10 (cell mux)
    output pin POWERLED.count_clk_fb_10/OUT[0]
    net        POWERLED.count_clk_fb_10
    input  pin POWERLED.count_clk_latmux_10/B[0]
    instance   POWERLED.count_clk_latmux_10 (cell mux)
    output pin POWERLED.count_clk_latmux_10/OUT[0]
    net        POWERLED.count_clk[14]
    input  pin POWERLED.un2_count_clk_17_0_o2_5/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2_5 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2_5/OUT
    net        N_158
    input  pin POWERLED.un2_count_clk_17_0_o2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2_1 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2_1/OUT
    net        N_163
    input  pin POWERLED.un2_count_clk_17_0_o2/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2/OUT
    net        N_176
    input  pin POWERLED.un2_count_clk_17_0_o3_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_o3_0 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o3_0/OUT
    net        N_192
    input  pin POWERLED.N_192_i/I[0]
    instance   POWERLED.N_192_i (cell inv)
    output pin POWERLED.N_192_i/OUT[0]
    net        N_192_i_1
    input  pin POWERLED.un1_clk_100khz_40_and_i_a2_1/I[1]
    instance   POWERLED.un1_clk_100khz_40_and_i_a2_1 (cell and)
    output pin POWERLED.un1_clk_100khz_40_and_i_a2_1/OUT
    net        N_300_N
    input  pin POWERLED.un1_clk_100khz_33_and_i_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_33_and_i_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_33_and_i_o2_0/OUT
    net        N_143_N
    input  pin POWERLED.N_143_N_i/I[0]
    instance   POWERLED.N_143_N_i (cell inv)
    output pin POWERLED.N_143_N_i/OUT[0]
    net        N_143_N_i
    input  pin POWERLED.un1_clk_100khz_33_and_i_0/I[0]
    instance   POWERLED.un1_clk_100khz_33_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_33_and_i_0/OUT
    net        N_100_f0
    input  pin POWERLED.N_100_f0_i/I[0]
    instance   POWERLED.N_100_f0_i (cell inv)
    output pin POWERLED.N_100_f0_i/OUT[0]
    net        N_100_f0_i
    input  pin POWERLED.dutycycle_eena_4/I[1]
    instance   POWERLED.dutycycle_eena_4 (cell or)
    output pin POWERLED.dutycycle_eena_4/OUT
    net        POWERLED.dutycycle_eena_4
    input  pin POWERLED.dutycycle_en_4/I[0]
    instance   POWERLED.dutycycle_en_4 (cell and)
    output pin POWERLED.dutycycle_en_4/OUT
    net        POWERLED.dutycycle_en_4
    input  pin POWERLED.dutycycle_fb_4/SEL
    instance   POWERLED.dutycycle_fb_4 (cell mux)
    output pin POWERLED.dutycycle_fb_4/OUT[0]
    net        POWERLED.dutycycle_fb_4
    input  pin POWERLED.dutycycle_latmux_4/B[0]
    instance   POWERLED.dutycycle_latmux_4 (cell mux)
    output pin POWERLED.dutycycle_latmux_4/OUT[0]
    net        POWERLED.dutycycle[10]
    input  pin POWERLED.dutycycle_i[10]/I[0]
    instance   POWERLED.dutycycle_i[10] (cell inv)
    output pin POWERLED.dutycycle_i[10]/OUT[0]
    net        POWERLED.dutycycle_i_2[10]
    input  pin POWERLED.un2_count_clk_17_0_a2_3/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_3 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_3/OUT
    net        N_328
    input  pin POWERLED.un2_count_clk_17_0_a2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_1/OUT
    net        N_333
    input  pin POWERLED.un2_count_clk_17_0_a2/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2/OUT
    net        N_336
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_337
    input  pin POWERLED.func_state_1_m2s2_i_a3/I[0]
    instance   POWERLED.func_state_1_m2s2_i_a3 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_a3/OUT
    net        N_272
    input  pin POWERLED.func_state_1_m2s2_i/I[0]
    instance   POWERLED.func_state_1_m2s2_i (cell or)
    output pin POWERLED.func_state_1_m2s2_i/OUT
    net        N_67
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net N_341</font>
66) instance POWERLED.un1_count_clk_1_sqmuxa_0_a2 (in view: work.TOP(bdf_type)), output net N_341 (in view: work.TOP(bdf_type))
    net        N_341
    input  pin POWERLED.un1_func_state25_6_0_a2_2_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_a2_2_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_a2_2_0/OUT
    net        N_303_2
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_303_3_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_303_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_135_1_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_135_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_341
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.func_state[0]</font>
67) instance POWERLED.func_state_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.func_state[0] (in view: work.TOP(bdf_type))
    net        POWERLED.func_state[0]
    input  pin POWERLED.func_state_i[0]/I[0]
    instance   POWERLED.func_state_i[0] (cell inv)
    output pin POWERLED.func_state_i[0]/OUT[0]
    net        POWERLED.func_state_i_2[0]
    input  pin POWERLED.un1_func_state25_6_0_a2_2_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_a2_2_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_a2_2_0/OUT
    net        N_303_2
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_303_3_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_303_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_135_1_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_135_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_341
    input  pin POWERLED.func_state_1_m0_0_a2[0]/I[1]
    instance   POWERLED.func_state_1_m0_0_a2[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a2[0]/OUT
    net        N_307
    input  pin POWERLED.func_state_1_m0_0_o3[0]/I[0]
    instance   POWERLED.func_state_1_m0_0_o3[0] (cell or)
    output pin POWERLED.func_state_1_m0_0_o3[0]/OUT
    net        N_136
    input  pin POWERLED.func_state_1_m0_0[0]/I[0]
    instance   POWERLED.func_state_1_m0_0[0] (cell or)
    output pin POWERLED.func_state_1_m0_0[0]/OUT
    net        POWERLED.func_state_1_m0[0]
    input  pin POWERLED.func_state_1_m2[0]/A[0]
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk_en</font>
68) instance POWERLED.count_clk_en (in view: work.TOP(bdf_type)), output net POWERLED.count_clk_en (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_6/SEL
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
    input  pin POWERLED.count_clk_i[2]/I[0]
    instance   POWERLED.count_clk_i[2] (cell inv)
    output pin POWERLED.count_clk_i[2]/OUT[0]
    net        POWERLED.count_clk_i_2[2]
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_6/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_6 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_6/OUT
    net        N_348
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3/OUT
    net        N_352
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2/OUT
    net        N_395
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0/I[2]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_304_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_135_1_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_135_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_341
    input  pin POWERLED.func_state_1_m0_0_a2[0]/I[1]
    instance   POWERLED.func_state_1_m0_0_a2[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a2[0]/OUT
    net        N_307
    input  pin POWERLED.func_state_1_m0_0_o3[0]/I[0]
    instance   POWERLED.func_state_1_m0_0_o3[0] (cell or)
    output pin POWERLED.func_state_1_m0_0_o3[0]/OUT
    net        N_136
    input  pin POWERLED.func_state_1_m0_0[0]/I[0]
    instance   POWERLED.func_state_1_m0_0[0] (cell or)
    output pin POWERLED.func_state_1_m0_0[0]/OUT
    net        POWERLED.func_state_1_m0[0]
    input  pin POWERLED.func_state_1_m2[0]/A[0]
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_294
    input  pin POWERLED.un1_func_state25_4_i_o2/I[0]
    instance   POWERLED.un1_func_state25_4_i_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o2/OUT
    net        N_179
    input  pin POWERLED.N_179_i/I[0]
    instance   POWERLED.N_179_i (cell inv)
    output pin POWERLED.N_179_i/OUT[0]
    net        N_179_i_1
    input  pin POWERLED.un1_func_state25_4_i_a2/I[1]
    instance   POWERLED.un1_func_state25_4_i_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2/OUT
    net        N_301
    input  pin POWERLED.un1_func_state25_4_i_o3_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_o3_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_0/OUT
    net        N_134_N
    input  pin POWERLED.un1_func_state25_4_i_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_114_f0
    input  pin POWERLED.N_114_f0_i/I[0]
    instance   POWERLED.N_114_f0_i (cell inv)
    output pin POWERLED.N_114_f0_i/OUT[0]
    net        N_114_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:68:10:68:34:@W:BN137:@XP_MSG">powerled.vhd(68)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.un34_clk_100khz</font>
69) instance POWERLED.un34_clk_100khz (in view: work.TOP(bdf_type)), output net POWERLED.un34_clk_100khz (in view: work.TOP(bdf_type))
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_o2_1/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_o2_1 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_o2_1/OUT
    net        N_227
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_o2_0/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_o2_0 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_o2_0/OUT
    net        N_228
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a3/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a3 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a3/OUT
    net        N_291
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_1/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_1 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_1/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_1
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_4/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_4 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_4/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_4
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        POWERLED.un1_count_clk_1_sqmuxa_0_i_3
    input  pin POWERLED.count_clk_1[2]/I[0]
    instance   POWERLED.count_clk_1[2] (cell and)
    output pin POWERLED.count_clk_1[2]/OUT
    net        POWERLED.count_clk_1[2]
    input  pin POWERLED.count_clk_fb_6/B[0]
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
    input  pin POWERLED.count_clk_i[2]/I[0]
    instance   POWERLED.count_clk_i[2] (cell inv)
    output pin POWERLED.count_clk_i[2]/OUT[0]
    net        POWERLED.count_clk_i_2[2]
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_6/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_6 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_6/OUT
    net        N_348
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3/OUT
    net        N_352
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2/OUT
    net        N_395
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0/I[2]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_304_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_135_1_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_135_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net N_176</font>
70) instance POWERLED.un2_count_clk_17_0_o2 (in view: work.TOP(bdf_type)), output net N_176 (in view: work.TOP(bdf_type))
    net        N_176
    input  pin POWERLED.N_176_i/I[0]
    instance   POWERLED.N_176_i (cell inv)
    output pin POWERLED.N_176_i/OUT[0]
    net        N_176_i_1
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_1/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_1 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_1/OUT
    net        N_394
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_0/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a3_0 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_0/OUT
    net        N_292
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_2 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_2/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_2
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_4/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_4 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_4/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_4
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        POWERLED.un1_count_clk_1_sqmuxa_0_i_3
    input  pin POWERLED.count_clk_1[2]/I[0]
    instance   POWERLED.count_clk_1[2] (cell and)
    output pin POWERLED.count_clk_1[2]/OUT
    net        POWERLED.count_clk_1[2]
    input  pin POWERLED.count_clk_fb_6/B[0]
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
    input  pin POWERLED.count_clk_i[2]/I[0]
    instance   POWERLED.count_clk_i[2] (cell inv)
    output pin POWERLED.count_clk_i[2]/OUT[0]
    net        POWERLED.count_clk_i_2[2]
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_6/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_6 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_6/OUT
    net        N_348
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3/OUT
    net        N_352
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2/OUT
    net        N_395
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0/I[2]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_304_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_135_1_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_135_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_341
    input  pin POWERLED.func_state_1_m0_0_a2[0]/I[1]
    instance   POWERLED.func_state_1_m0_0_a2[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a2[0]/OUT
    net        N_307
    input  pin POWERLED.func_state_1_m0_0_o3[0]/I[0]
    instance   POWERLED.func_state_1_m0_0_o3[0] (cell or)
    output pin POWERLED.func_state_1_m0_0_o3[0]/OUT
    net        N_136
    input  pin POWERLED.func_state_1_m0_0[0]/I[0]
    instance   POWERLED.func_state_1_m0_0[0] (cell or)
    output pin POWERLED.func_state_1_m0_0[0]/OUT
    net        POWERLED.func_state_1_m0[0]
    input  pin POWERLED.func_state_1_m2[0]/A[0]
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_294
    input  pin POWERLED.un1_func_state25_4_i_o2/I[0]
    instance   POWERLED.un1_func_state25_4_i_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o2/OUT
    net        N_179
    input  pin POWERLED.N_179_i/I[0]
    instance   POWERLED.N_179_i (cell inv)
    output pin POWERLED.N_179_i/OUT[0]
    net        N_179_i_1
    input  pin POWERLED.un1_func_state25_4_i_a2/I[1]
    instance   POWERLED.un1_func_state25_4_i_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2/OUT
    net        N_301
    input  pin POWERLED.un1_func_state25_4_i_o3_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_o3_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_0/OUT
    net        N_134_N
    input  pin POWERLED.un1_func_state25_4_i_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_114_f0
    input  pin POWERLED.N_114_f0_i/I[0]
    instance   POWERLED.N_114_f0_i (cell inv)
    output pin POWERLED.N_114_f0_i/OUT[0]
    net        N_114_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_10/SEL
    instance   POWERLED.count_clk_fb_10 (cell mux)
    output pin POWERLED.count_clk_fb_10/OUT[0]
    net        POWERLED.count_clk_fb_10
    input  pin POWERLED.count_clk_latmux_10/B[0]
    instance   POWERLED.count_clk_latmux_10 (cell mux)
    output pin POWERLED.count_clk_latmux_10/OUT[0]
    net        POWERLED.count_clk[14]
    input  pin POWERLED.un2_count_clk_17_0_o2_5/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2_5 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2_5/OUT
    net        N_158
    input  pin POWERLED.un2_count_clk_17_0_o2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2_1 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2_1/OUT
    net        N_163
    input  pin POWERLED.un2_count_clk_17_0_o2/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2/OUT
    net        N_176
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net N_352</font>
71) instance POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3 (in view: work.TOP(bdf_type)), output net N_352 (in view: work.TOP(bdf_type))
    net        N_352
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_5/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_5 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_5/OUT
    net        N_393
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_1/I[1]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_1 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_1/OUT
    net        N_394
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_0/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a3_0 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_0/OUT
    net        N_292
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_2 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_2/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_2
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_4/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_4 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_4/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_4
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        POWERLED.un1_count_clk_1_sqmuxa_0_i_3
    input  pin POWERLED.count_clk_1[2]/I[0]
    instance   POWERLED.count_clk_1[2] (cell and)
    output pin POWERLED.count_clk_1[2]/OUT
    net        POWERLED.count_clk_1[2]
    input  pin POWERLED.count_clk_fb_6/B[0]
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
    input  pin POWERLED.count_clk_i[2]/I[0]
    instance   POWERLED.count_clk_i[2] (cell inv)
    output pin POWERLED.count_clk_i[2]/OUT[0]
    net        POWERLED.count_clk_i_2[2]
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_6/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_6 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_6/OUT
    net        N_348
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3/OUT
    net        N_352
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.un1_count_clk_1_sqmuxa_0_i_3</font>
72) instance POWERLED.un1_count_clk_1_sqmuxa_0_i (in view: work.TOP(bdf_type)), output net POWERLED.un1_count_clk_1_sqmuxa_0_i_3 (in view: work.TOP(bdf_type))
    net        POWERLED.un1_count_clk_1_sqmuxa_0_i_3
    input  pin POWERLED.count_clk_1[7]/I[0]
    instance   POWERLED.count_clk_1[7] (cell and)
    output pin POWERLED.count_clk_1[7]/OUT
    net        POWERLED.count_clk_1[7]
    input  pin POWERLED.count_clk_fb_1/B[0]
    instance   POWERLED.count_clk_fb_1 (cell mux)
    output pin POWERLED.count_clk_fb_1/OUT[0]
    net        POWERLED.count_clk_fb_1
    input  pin POWERLED.count_clk_latmux_1/B[0]
    instance   POWERLED.count_clk_latmux_1 (cell mux)
    output pin POWERLED.count_clk_latmux_1/OUT[0]
    net        POWERLED.count_clk[7]
    input  pin POWERLED.count_clk_i[7]/I[0]
    instance   POWERLED.count_clk_i[7] (cell inv)
    output pin POWERLED.count_clk_i[7]/OUT[0]
    net        POWERLED.count_clk_i_2[7]
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_5/I[1]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_5 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_5/OUT
    net        N_393
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_1/I[1]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_1 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_1/OUT
    net        N_394
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_0/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a3_0 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_0/OUT
    net        N_292
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_2 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_2/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_2
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_4/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_4 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_4/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_4
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        POWERLED.un1_count_clk_1_sqmuxa_0_i_3
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk[0]</font>
73) instance POWERLED.count_clk_latmux_8 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[0] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[0]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[0]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[0]
    net        POWERLED.un1_count_clk_2[0]
    input  pin POWERLED.count_clk_1[0]/I[1]
    instance   POWERLED.count_clk_1[0] (cell and)
    output pin POWERLED.count_clk_1[0]/OUT
    net        POWERLED.count_clk_1[0]
    input  pin POWERLED.count_clk_fb_8/B[0]
    instance   POWERLED.count_clk_fb_8 (cell mux)
    output pin POWERLED.count_clk_fb_8/OUT[0]
    net        POWERLED.count_clk_fb_8
    input  pin POWERLED.count_clk_latmux_8/B[0]
    instance   POWERLED.count_clk_latmux_8 (cell mux)
    output pin POWERLED.count_clk_latmux_8/OUT[0]
    net        POWERLED.count_clk[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk[1]</font>
74) instance POWERLED.count_clk_latmux_7 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[1] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[1]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[1]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[1]
    net        POWERLED.un1_count_clk_2[1]
    input  pin POWERLED.count_clk_1[1]/I[1]
    instance   POWERLED.count_clk_1[1] (cell and)
    output pin POWERLED.count_clk_1[1]/OUT
    net        POWERLED.count_clk_1[1]
    input  pin POWERLED.count_clk_fb_7/B[0]
    instance   POWERLED.count_clk_fb_7 (cell mux)
    output pin POWERLED.count_clk_fb_7/OUT[0]
    net        POWERLED.count_clk_fb_7
    input  pin POWERLED.count_clk_latmux_7/B[0]
    instance   POWERLED.count_clk_latmux_7 (cell mux)
    output pin POWERLED.count_clk_latmux_7/OUT[0]
    net        POWERLED.count_clk[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk[2]</font>
75) instance POWERLED.count_clk_latmux_6 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[2] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[2]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[2]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[7]
    net        POWERLED.un1_count_clk_2[7]
    input  pin POWERLED.count_clk_1[7]/I[1]
    instance   POWERLED.count_clk_1[7] (cell and)
    output pin POWERLED.count_clk_1[7]/OUT
    net        POWERLED.count_clk_1[7]
    input  pin POWERLED.count_clk_fb_1/B[0]
    instance   POWERLED.count_clk_fb_1 (cell mux)
    output pin POWERLED.count_clk_fb_1/OUT[0]
    net        POWERLED.count_clk_fb_1
    input  pin POWERLED.count_clk_latmux_1/B[0]
    instance   POWERLED.count_clk_latmux_1 (cell mux)
    output pin POWERLED.count_clk_latmux_1/OUT[0]
    net        POWERLED.count_clk[7]
    input  pin POWERLED.count_clk_i[7]/I[0]
    instance   POWERLED.count_clk_i[7] (cell inv)
    output pin POWERLED.count_clk_i[7]/OUT[0]
    net        POWERLED.count_clk_i_2[7]
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_5/I[1]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_5 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_5/OUT
    net        N_393
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_1/I[1]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_1 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_1/OUT
    net        N_394
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_0/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a3_0 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_0/OUT
    net        N_292
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_2 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_2/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_2
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_4/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_4 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_4/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_4
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        POWERLED.un1_count_clk_1_sqmuxa_0_i_3
    input  pin POWERLED.count_clk_1[2]/I[0]
    instance   POWERLED.count_clk_1[2] (cell and)
    output pin POWERLED.count_clk_1[2]/OUT
    net        POWERLED.count_clk_1[2]
    input  pin POWERLED.count_clk_fb_6/B[0]
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk[3]</font>
76) instance POWERLED.count_clk_latmux_5 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[3] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[3]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[3]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[3]
    net        POWERLED.un1_count_clk_2[3]
    input  pin POWERLED.count_clk_1[3]/I[1]
    instance   POWERLED.count_clk_1[3] (cell and)
    output pin POWERLED.count_clk_1[3]/OUT
    net        POWERLED.count_clk_1[3]
    input  pin POWERLED.count_clk_fb_5/B[0]
    instance   POWERLED.count_clk_fb_5 (cell mux)
    output pin POWERLED.count_clk_fb_5/OUT[0]
    net        POWERLED.count_clk_fb_5
    input  pin POWERLED.count_clk_latmux_5/B[0]
    instance   POWERLED.count_clk_latmux_5 (cell mux)
    output pin POWERLED.count_clk_latmux_5/OUT[0]
    net        POWERLED.count_clk[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk[4]</font>
77) instance POWERLED.count_clk_latmux_4 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[4] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[4]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[4]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[4]
    net        POWERLED.un1_count_clk_2[4]
    input  pin POWERLED.count_clk_1[4]/I[1]
    instance   POWERLED.count_clk_1[4] (cell and)
    output pin POWERLED.count_clk_1[4]/OUT
    net        POWERLED.count_clk_1[4]
    input  pin POWERLED.count_clk_fb_4/B[0]
    instance   POWERLED.count_clk_fb_4 (cell mux)
    output pin POWERLED.count_clk_fb_4/OUT[0]
    net        POWERLED.count_clk_fb_4
    input  pin POWERLED.count_clk_latmux_4/B[0]
    instance   POWERLED.count_clk_latmux_4 (cell mux)
    output pin POWERLED.count_clk_latmux_4/OUT[0]
    net        POWERLED.count_clk[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk[5]</font>
78) instance POWERLED.count_clk_latmux_3 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[5] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[5]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[5]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[5]
    net        POWERLED.un1_count_clk_2[5]
    input  pin POWERLED.count_clk_1[5]/I[1]
    instance   POWERLED.count_clk_1[5] (cell and)
    output pin POWERLED.count_clk_1[5]/OUT
    net        POWERLED.count_clk_1[5]
    input  pin POWERLED.count_clk_fb_3/B[0]
    instance   POWERLED.count_clk_fb_3 (cell mux)
    output pin POWERLED.count_clk_fb_3/OUT[0]
    net        POWERLED.count_clk_fb_3
    input  pin POWERLED.count_clk_latmux_3/B[0]
    instance   POWERLED.count_clk_latmux_3 (cell mux)
    output pin POWERLED.count_clk_latmux_3/OUT[0]
    net        POWERLED.count_clk[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk[6]</font>
79) instance POWERLED.count_clk_latmux_2 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[6] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[6]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[6]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[6]
    net        POWERLED.un1_count_clk_2[6]
    input  pin POWERLED.count_clk_1[6]/I[1]
    instance   POWERLED.count_clk_1[6] (cell and)
    output pin POWERLED.count_clk_1[6]/OUT
    net        POWERLED.count_clk_1[6]
    input  pin POWERLED.count_clk_fb_2/B[0]
    instance   POWERLED.count_clk_fb_2 (cell mux)
    output pin POWERLED.count_clk_fb_2/OUT[0]
    net        POWERLED.count_clk_fb_2
    input  pin POWERLED.count_clk_latmux_2/B[0]
    instance   POWERLED.count_clk_latmux_2 (cell mux)
    output pin POWERLED.count_clk_latmux_2/OUT[0]
    net        POWERLED.count_clk[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk[7]</font>
80) instance POWERLED.count_clk_latmux_1 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[7] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[7]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[7]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[7]
    net        POWERLED.un1_count_clk_2[7]
    input  pin POWERLED.count_clk_1[7]/I[1]
    instance   POWERLED.count_clk_1[7] (cell and)
    output pin POWERLED.count_clk_1[7]/OUT
    net        POWERLED.count_clk_1[7]
    input  pin POWERLED.count_clk_fb_1/B[0]
    instance   POWERLED.count_clk_fb_1 (cell mux)
    output pin POWERLED.count_clk_fb_1/OUT[0]
    net        POWERLED.count_clk_fb_1
    input  pin POWERLED.count_clk_latmux_1/B[0]
    instance   POWERLED.count_clk_latmux_1 (cell mux)
    output pin POWERLED.count_clk_latmux_1/OUT[0]
    net        POWERLED.count_clk[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net N_192_i_1</font>
81) instance POWERLED.N_192_i (in view: work.TOP(bdf_type)), output net N_192_i_1 (in view: work.TOP(bdf_type))
    net        N_192_i_1
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_1/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a3_1 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_1/OUT
    net        N_293
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_2/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_2 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_2/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_2
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_4/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_4 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_4/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_4
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        POWERLED.un1_count_clk_1_sqmuxa_0_i_3
    input  pin POWERLED.count_clk_1[2]/I[0]
    instance   POWERLED.count_clk_1[2] (cell and)
    output pin POWERLED.count_clk_1[2]/OUT
    net        POWERLED.count_clk_1[2]
    input  pin POWERLED.count_clk_fb_6/B[0]
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
    input  pin POWERLED.count_clk_i[2]/I[0]
    instance   POWERLED.count_clk_i[2] (cell inv)
    output pin POWERLED.count_clk_i[2]/OUT[0]
    net        POWERLED.count_clk_i_2[2]
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_6/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_6 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_6/OUT
    net        N_348
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3/OUT
    net        N_352
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2/OUT
    net        N_395
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0/I[2]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_304_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_135_1_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_135_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_341
    input  pin POWERLED.func_state_1_m0_0_a2[0]/I[1]
    instance   POWERLED.func_state_1_m0_0_a2[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a2[0]/OUT
    net        N_307
    input  pin POWERLED.func_state_1_m0_0_o3[0]/I[0]
    instance   POWERLED.func_state_1_m0_0_o3[0] (cell or)
    output pin POWERLED.func_state_1_m0_0_o3[0]/OUT
    net        N_136
    input  pin POWERLED.func_state_1_m0_0[0]/I[0]
    instance   POWERLED.func_state_1_m0_0[0] (cell or)
    output pin POWERLED.func_state_1_m0_0[0]/OUT
    net        POWERLED.func_state_1_m0[0]
    input  pin POWERLED.func_state_1_m2[0]/A[0]
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_294
    input  pin POWERLED.un1_func_state25_4_i_o2/I[0]
    instance   POWERLED.un1_func_state25_4_i_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o2/OUT
    net        N_179
    input  pin POWERLED.N_179_i/I[0]
    instance   POWERLED.N_179_i (cell inv)
    output pin POWERLED.N_179_i/OUT[0]
    net        N_179_i_1
    input  pin POWERLED.un1_func_state25_4_i_a2/I[1]
    instance   POWERLED.un1_func_state25_4_i_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2/OUT
    net        N_301
    input  pin POWERLED.un1_func_state25_4_i_o3_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_o3_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_0/OUT
    net        N_134_N
    input  pin POWERLED.un1_func_state25_4_i_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_114_f0
    input  pin POWERLED.N_114_f0_i/I[0]
    instance   POWERLED.N_114_f0_i (cell inv)
    output pin POWERLED.N_114_f0_i/OUT[0]
    net        N_114_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_10/SEL
    instance   POWERLED.count_clk_fb_10 (cell mux)
    output pin POWERLED.count_clk_fb_10/OUT[0]
    net        POWERLED.count_clk_fb_10
    input  pin POWERLED.count_clk_latmux_10/B[0]
    instance   POWERLED.count_clk_latmux_10 (cell mux)
    output pin POWERLED.count_clk_latmux_10/OUT[0]
    net        POWERLED.count_clk[14]
    input  pin POWERLED.un2_count_clk_17_0_o2_5/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2_5 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2_5/OUT
    net        N_158
    input  pin POWERLED.un2_count_clk_17_0_o2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2_1 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2_1/OUT
    net        N_163
    input  pin POWERLED.un2_count_clk_17_0_o2/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2/OUT
    net        N_176
    input  pin POWERLED.un2_count_clk_17_0_o3_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_o3_0 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o3_0/OUT
    net        N_192
    input  pin POWERLED.N_192_i/I[0]
    instance   POWERLED.N_192_i (cell inv)
    output pin POWERLED.N_192_i/OUT[0]
    net        N_192_i_1
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net N_395</font>
82) instance POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2 (in view: work.TOP(bdf_type)), output net N_395 (in view: work.TOP(bdf_type))
    net        N_395
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_3/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a3_3 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_3/OUT
    net        N_295
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_5/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_5 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_5/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_5
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        POWERLED.un1_count_clk_1_sqmuxa_0_i_3
    input  pin POWERLED.count_clk_1[2]/I[0]
    instance   POWERLED.count_clk_1[2] (cell and)
    output pin POWERLED.count_clk_1[2]/OUT
    net        POWERLED.count_clk_1[2]
    input  pin POWERLED.count_clk_fb_6/B[0]
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
    input  pin POWERLED.count_clk_i[2]/I[0]
    instance   POWERLED.count_clk_i[2] (cell inv)
    output pin POWERLED.count_clk_i[2]/OUT[0]
    net        POWERLED.count_clk_i_2[2]
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_6/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_6 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_6/OUT
    net        N_348
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3/OUT
    net        N_352
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2/OUT
    net        N_395
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net N_294</font>
83) instance POWERLED.un1_count_clk_1_sqmuxa_0_a3_2 (in view: work.TOP(bdf_type)), output net N_294 (in view: work.TOP(bdf_type))
    net        N_294
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_3/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_3 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_3/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_3
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_5/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_5 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_5/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_5
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        POWERLED.un1_count_clk_1_sqmuxa_0_i_3
    input  pin POWERLED.count_clk_1[2]/I[0]
    instance   POWERLED.count_clk_1[2] (cell and)
    output pin POWERLED.count_clk_1[2]/OUT
    net        POWERLED.count_clk_1[2]
    input  pin POWERLED.count_clk_fb_6/B[0]
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
    input  pin POWERLED.count_clk_i[2]/I[0]
    instance   POWERLED.count_clk_i[2] (cell inv)
    output pin POWERLED.count_clk_i[2]/OUT[0]
    net        POWERLED.count_clk_i_2[2]
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_6/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_6 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_6/OUT
    net        N_348
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3/OUT
    net        N_352
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2/OUT
    net        N_395
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0/I[2]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_304_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_135_1_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_135_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_341
    input  pin POWERLED.func_state_1_m0_0_a2[0]/I[1]
    instance   POWERLED.func_state_1_m0_0_a2[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a2[0]/OUT
    net        N_307
    input  pin POWERLED.func_state_1_m0_0_o3[0]/I[0]
    instance   POWERLED.func_state_1_m0_0_o3[0] (cell or)
    output pin POWERLED.func_state_1_m0_0_o3[0]/OUT
    net        N_136
    input  pin POWERLED.func_state_1_m0_0[0]/I[0]
    instance   POWERLED.func_state_1_m0_0[0] (cell or)
    output pin POWERLED.func_state_1_m0_0[0]/OUT
    net        POWERLED.func_state_1_m0[0]
    input  pin POWERLED.func_state_1_m2[0]/A[0]
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_294
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk[8]</font>
84) instance POWERLED.count_clk_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[8] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[8]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[8]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[8]
    net        POWERLED.un1_count_clk_2[8]
    input  pin POWERLED.count_clk_1[8]/I[1]
    instance   POWERLED.count_clk_1[8] (cell and)
    output pin POWERLED.count_clk_1[8]/OUT
    net        POWERLED.count_clk_1[8]
    input  pin POWERLED.count_clk_fb_0/B[0]
    instance   POWERLED.count_clk_fb_0 (cell mux)
    output pin POWERLED.count_clk_fb_0/OUT[0]
    net        POWERLED.count_clk_fb_0
    input  pin POWERLED.count_clk_latmux_0/B[0]
    instance   POWERLED.count_clk_latmux_0 (cell mux)
    output pin POWERLED.count_clk_latmux_0/OUT[0]
    net        POWERLED.count_clk[8]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net N_163</font>
85) instance POWERLED.un2_count_clk_17_0_o2_1 (in view: work.TOP(bdf_type)), output net N_163 (in view: work.TOP(bdf_type))
    net        N_163
    input  pin POWERLED.N_163_i/I[0]
    instance   POWERLED.N_163_i (cell inv)
    output pin POWERLED.N_163_i/OUT[0]
    net        N_163_i_1
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_4/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_4 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_4/OUT
    net        N_388
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2/I[1]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2/OUT
    net        N_395
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0/I[2]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_304_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_135_1_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_135_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_341
    input  pin POWERLED.func_state_1_m0_0_a2[0]/I[1]
    instance   POWERLED.func_state_1_m0_0_a2[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a2[0]/OUT
    net        N_307
    input  pin POWERLED.func_state_1_m0_0_o3[0]/I[0]
    instance   POWERLED.func_state_1_m0_0_o3[0] (cell or)
    output pin POWERLED.func_state_1_m0_0_o3[0]/OUT
    net        N_136
    input  pin POWERLED.func_state_1_m0_0[0]/I[0]
    instance   POWERLED.func_state_1_m0_0[0] (cell or)
    output pin POWERLED.func_state_1_m0_0[0]/OUT
    net        POWERLED.func_state_1_m0[0]
    input  pin POWERLED.func_state_1_m2[0]/A[0]
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_294
    input  pin POWERLED.un1_func_state25_4_i_o2/I[0]
    instance   POWERLED.un1_func_state25_4_i_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o2/OUT
    net        N_179
    input  pin POWERLED.N_179_i/I[0]
    instance   POWERLED.N_179_i (cell inv)
    output pin POWERLED.N_179_i/OUT[0]
    net        N_179_i_1
    input  pin POWERLED.un1_func_state25_4_i_a2/I[1]
    instance   POWERLED.un1_func_state25_4_i_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2/OUT
    net        N_301
    input  pin POWERLED.un1_func_state25_4_i_o3_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_o3_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_0/OUT
    net        N_134_N
    input  pin POWERLED.un1_func_state25_4_i_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_114_f0
    input  pin POWERLED.N_114_f0_i/I[0]
    instance   POWERLED.N_114_f0_i (cell inv)
    output pin POWERLED.N_114_f0_i/OUT[0]
    net        N_114_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_10/SEL
    instance   POWERLED.count_clk_fb_10 (cell mux)
    output pin POWERLED.count_clk_fb_10/OUT[0]
    net        POWERLED.count_clk_fb_10
    input  pin POWERLED.count_clk_latmux_10/B[0]
    instance   POWERLED.count_clk_latmux_10 (cell mux)
    output pin POWERLED.count_clk_latmux_10/OUT[0]
    net        POWERLED.count_clk[14]
    input  pin POWERLED.un2_count_clk_17_0_o2_5/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2_5 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2_5/OUT
    net        N_158
    input  pin POWERLED.un2_count_clk_17_0_o2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2_1 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2_1/OUT
    net        N_163
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk[9]</font>
86) instance POWERLED.count_clk_latmux (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[9] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[9]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[9]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[9]
    net        POWERLED.un1_count_clk_2[9]
    input  pin POWERLED.count_clk_1[9]/I[1]
    instance   POWERLED.count_clk_1[9] (cell and)
    output pin POWERLED.count_clk_1[9]/OUT
    net        POWERLED.count_clk_1[9]
    input  pin POWERLED.count_clk_fb/B[0]
    instance   POWERLED.count_clk_fb (cell mux)
    output pin POWERLED.count_clk_fb/OUT[0]
    net        POWERLED.count_clk_fb
    input  pin POWERLED.count_clk_latmux/B[0]
    instance   POWERLED.count_clk_latmux (cell mux)
    output pin POWERLED.count_clk_latmux/OUT[0]
    net        POWERLED.count_clk[9]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net N_155_i_1</font>
87) instance POWERLED.N_155_i (in view: work.TOP(bdf_type)), output net N_155_i_1 (in view: work.TOP(bdf_type))
    net        N_155_i_1
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_1/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_1 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_305_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_2/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_2 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_2/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_135_2_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_135_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_341
    input  pin POWERLED.func_state_1_m0_0_a2[0]/I[1]
    instance   POWERLED.func_state_1_m0_0_a2[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a2[0]/OUT
    net        N_307
    input  pin POWERLED.func_state_1_m0_0_o3[0]/I[0]
    instance   POWERLED.func_state_1_m0_0_o3[0] (cell or)
    output pin POWERLED.func_state_1_m0_0_o3[0]/OUT
    net        N_136
    input  pin POWERLED.func_state_1_m0_0[0]/I[0]
    instance   POWERLED.func_state_1_m0_0[0] (cell or)
    output pin POWERLED.func_state_1_m0_0[0]/OUT
    net        POWERLED.func_state_1_m0[0]
    input  pin POWERLED.func_state_1_m2[0]/A[0]
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_294
    input  pin POWERLED.un1_func_state25_4_i_o2/I[0]
    instance   POWERLED.un1_func_state25_4_i_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o2/OUT
    net        N_179
    input  pin POWERLED.N_179_i/I[0]
    instance   POWERLED.N_179_i (cell inv)
    output pin POWERLED.N_179_i/OUT[0]
    net        N_179_i_1
    input  pin POWERLED.un1_func_state25_4_i_a2/I[1]
    instance   POWERLED.un1_func_state25_4_i_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2/OUT
    net        N_301
    input  pin POWERLED.un1_func_state25_4_i_o3_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_o3_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_0/OUT
    net        N_134_N
    input  pin POWERLED.un1_func_state25_4_i_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_114_f0
    input  pin POWERLED.N_114_f0_i/I[0]
    instance   POWERLED.N_114_f0_i (cell inv)
    output pin POWERLED.N_114_f0_i/OUT[0]
    net        N_114_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_10/SEL
    instance   POWERLED.count_clk_fb_10 (cell mux)
    output pin POWERLED.count_clk_fb_10/OUT[0]
    net        POWERLED.count_clk_fb_10
    input  pin POWERLED.count_clk_latmux_10/B[0]
    instance   POWERLED.count_clk_latmux_10 (cell mux)
    output pin POWERLED.count_clk_latmux_10/OUT[0]
    net        POWERLED.count_clk[14]
    input  pin POWERLED.un2_count_clk_17_0_o2_5/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2_5 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2_5/OUT
    net        N_158
    input  pin POWERLED.un2_count_clk_17_0_o2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2_1 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2_1/OUT
    net        N_163
    input  pin POWERLED.un2_count_clk_17_0_o2/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2/OUT
    net        N_176
    input  pin POWERLED.un2_count_clk_17_0_o3_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_o3_0 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o3_0/OUT
    net        N_192
    input  pin POWERLED.N_192_i/I[0]
    instance   POWERLED.N_192_i (cell inv)
    output pin POWERLED.N_192_i/OUT[0]
    net        N_192_i_1
    input  pin POWERLED.un1_clk_100khz_40_and_i_a2_1/I[1]
    instance   POWERLED.un1_clk_100khz_40_and_i_a2_1 (cell and)
    output pin POWERLED.un1_clk_100khz_40_and_i_a2_1/OUT
    net        N_300_N
    input  pin POWERLED.un1_clk_100khz_33_and_i_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_33_and_i_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_33_and_i_o2_0/OUT
    net        N_143_N
    input  pin POWERLED.N_143_N_i/I[0]
    instance   POWERLED.N_143_N_i (cell inv)
    output pin POWERLED.N_143_N_i/OUT[0]
    net        N_143_N_i
    input  pin POWERLED.un1_clk_100khz_33_and_i_0/I[0]
    instance   POWERLED.un1_clk_100khz_33_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_33_and_i_0/OUT
    net        N_100_f0
    input  pin POWERLED.N_100_f0_i/I[0]
    instance   POWERLED.N_100_f0_i (cell inv)
    output pin POWERLED.N_100_f0_i/OUT[0]
    net        N_100_f0_i
    input  pin POWERLED.dutycycle_eena_4/I[1]
    instance   POWERLED.dutycycle_eena_4 (cell or)
    output pin POWERLED.dutycycle_eena_4/OUT
    net        POWERLED.dutycycle_eena_4
    input  pin POWERLED.dutycycle_en_4/I[0]
    instance   POWERLED.dutycycle_en_4 (cell and)
    output pin POWERLED.dutycycle_en_4/OUT
    net        POWERLED.dutycycle_en_4
    input  pin POWERLED.dutycycle_fb_4/SEL
    instance   POWERLED.dutycycle_fb_4 (cell mux)
    output pin POWERLED.dutycycle_fb_4/OUT[0]
    net        POWERLED.dutycycle_fb_4
    input  pin POWERLED.dutycycle_latmux_4/B[0]
    instance   POWERLED.dutycycle_latmux_4 (cell mux)
    output pin POWERLED.dutycycle_latmux_4/OUT[0]
    net        POWERLED.dutycycle[10]
    input  pin POWERLED.dutycycle_i[10]/I[0]
    instance   POWERLED.dutycycle_i[10] (cell inv)
    output pin POWERLED.dutycycle_i[10]/OUT[0]
    net        POWERLED.dutycycle_i_2[10]
    input  pin POWERLED.un2_count_clk_17_0_a2_3/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_3 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_3/OUT
    net        N_328
    input  pin POWERLED.un2_count_clk_17_0_a2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_1/OUT
    net        N_333
    input  pin POWERLED.un2_count_clk_17_0_a2/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2/OUT
    net        N_336
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_337
    input  pin POWERLED.func_state_1_m2s2_i_a3/I[0]
    instance   POWERLED.func_state_1_m2s2_i_a3 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_a3/OUT
    net        N_272
    input  pin POWERLED.func_state_1_m2s2_i/I[0]
    instance   POWERLED.func_state_1_m2s2_i (cell or)
    output pin POWERLED.func_state_1_m2s2_i/OUT
    net        N_67
    input  pin POWERLED.func_state_1_m2[1]/SEL
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.un2_count_clk_17_0_o3/I[0]
    instance   POWERLED.un2_count_clk_17_0_o3 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o3/OUT
    net        N_155
    input  pin POWERLED.N_155_i/I[0]
    instance   POWERLED.N_155_i (cell inv)
    output pin POWERLED.N_155_i/OUT[0]
    net        N_155_i_1
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:84:3:84:5:@W:BN137:@XP_MSG">powerled.vhd(84)</a><!@TM:1654588805> | Found combinational loop during mapping at net N_337</font>
88) instance POWERLED.dutycycle_0_sqmuxa_i_i_a2 (in view: work.TOP(bdf_type)), output net N_337 (in view: work.TOP(bdf_type))
    net        N_337
    input  pin POWERLED.un1_func_state25_6_0_a3_2/I[1]
    instance   POWERLED.un1_func_state25_6_0_a3_2 (cell and)
    output pin POWERLED.un1_func_state25_6_0_a3_2/OUT
    net        N_287_2
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3_3/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3_3 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3_3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_287_3_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_287_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_341
    input  pin POWERLED.func_state_1_m0_0_a2[0]/I[1]
    instance   POWERLED.func_state_1_m0_0_a2[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a2[0]/OUT
    net        N_307
    input  pin POWERLED.func_state_1_m0_0_o3[0]/I[0]
    instance   POWERLED.func_state_1_m0_0_o3[0] (cell or)
    output pin POWERLED.func_state_1_m0_0_o3[0]/OUT
    net        N_136
    input  pin POWERLED.func_state_1_m0_0[0]/I[0]
    instance   POWERLED.func_state_1_m0_0[0] (cell or)
    output pin POWERLED.func_state_1_m0_0[0]/OUT
    net        POWERLED.func_state_1_m0[0]
    input  pin POWERLED.func_state_1_m2[0]/A[0]
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_294
    input  pin POWERLED.un1_func_state25_4_i_o2/I[0]
    instance   POWERLED.un1_func_state25_4_i_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o2/OUT
    net        N_179
    input  pin POWERLED.N_179_i/I[0]
    instance   POWERLED.N_179_i (cell inv)
    output pin POWERLED.N_179_i/OUT[0]
    net        N_179_i_1
    input  pin POWERLED.un1_func_state25_4_i_a2/I[1]
    instance   POWERLED.un1_func_state25_4_i_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2/OUT
    net        N_301
    input  pin POWERLED.un1_func_state25_4_i_o3_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_o3_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_0/OUT
    net        N_134_N
    input  pin POWERLED.un1_func_state25_4_i_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_114_f0
    input  pin POWERLED.N_114_f0_i/I[0]
    instance   POWERLED.N_114_f0_i (cell inv)
    output pin POWERLED.N_114_f0_i/OUT[0]
    net        N_114_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_10/SEL
    instance   POWERLED.count_clk_fb_10 (cell mux)
    output pin POWERLED.count_clk_fb_10/OUT[0]
    net        POWERLED.count_clk_fb_10
    input  pin POWERLED.count_clk_latmux_10/B[0]
    instance   POWERLED.count_clk_latmux_10 (cell mux)
    output pin POWERLED.count_clk_latmux_10/OUT[0]
    net        POWERLED.count_clk[14]
    input  pin POWERLED.un2_count_clk_17_0_o2_5/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2_5 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2_5/OUT
    net        N_158
    input  pin POWERLED.un2_count_clk_17_0_o2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2_1 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2_1/OUT
    net        N_163
    input  pin POWERLED.un2_count_clk_17_0_o2/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2/OUT
    net        N_176
    input  pin POWERLED.un2_count_clk_17_0_o3_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_o3_0 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o3_0/OUT
    net        N_192
    input  pin POWERLED.N_192_i/I[0]
    instance   POWERLED.N_192_i (cell inv)
    output pin POWERLED.N_192_i/OUT[0]
    net        N_192_i_1
    input  pin POWERLED.un1_clk_100khz_40_and_i_a2_1/I[1]
    instance   POWERLED.un1_clk_100khz_40_and_i_a2_1 (cell and)
    output pin POWERLED.un1_clk_100khz_40_and_i_a2_1/OUT
    net        N_300_N
    input  pin POWERLED.un1_clk_100khz_33_and_i_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_33_and_i_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_33_and_i_o2_0/OUT
    net        N_143_N
    input  pin POWERLED.N_143_N_i/I[0]
    instance   POWERLED.N_143_N_i (cell inv)
    output pin POWERLED.N_143_N_i/OUT[0]
    net        N_143_N_i
    input  pin POWERLED.un1_clk_100khz_33_and_i_0/I[0]
    instance   POWERLED.un1_clk_100khz_33_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_33_and_i_0/OUT
    net        N_100_f0
    input  pin POWERLED.N_100_f0_i/I[0]
    instance   POWERLED.N_100_f0_i (cell inv)
    output pin POWERLED.N_100_f0_i/OUT[0]
    net        N_100_f0_i
    input  pin POWERLED.dutycycle_eena_4/I[1]
    instance   POWERLED.dutycycle_eena_4 (cell or)
    output pin POWERLED.dutycycle_eena_4/OUT
    net        POWERLED.dutycycle_eena_4
    input  pin POWERLED.dutycycle_en_4/I[0]
    instance   POWERLED.dutycycle_en_4 (cell and)
    output pin POWERLED.dutycycle_en_4/OUT
    net        POWERLED.dutycycle_en_4
    input  pin POWERLED.dutycycle_fb_4/SEL
    instance   POWERLED.dutycycle_fb_4 (cell mux)
    output pin POWERLED.dutycycle_fb_4/OUT[0]
    net        POWERLED.dutycycle_fb_4
    input  pin POWERLED.dutycycle_latmux_4/B[0]
    instance   POWERLED.dutycycle_latmux_4 (cell mux)
    output pin POWERLED.dutycycle_latmux_4/OUT[0]
    net        POWERLED.dutycycle[10]
    input  pin POWERLED.dutycycle_i[10]/I[0]
    instance   POWERLED.dutycycle_i[10] (cell inv)
    output pin POWERLED.dutycycle_i[10]/OUT[0]
    net        POWERLED.dutycycle_i_2[10]
    input  pin POWERLED.un2_count_clk_17_0_a2_3/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_3 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_3/OUT
    net        N_328
    input  pin POWERLED.un2_count_clk_17_0_a2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_1/OUT
    net        N_333
    input  pin POWERLED.un2_count_clk_17_0_a2/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2/OUT
    net        N_336
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_337
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle[0]</font>
89) instance POWERLED.dutycycle_latmux (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[0] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle[0]
    input  pin POWERLED.un1_dutycycle_96_0_a2_0/I[0]
    instance   POWERLED.un1_dutycycle_96_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_96_0_a2_0/OUT
    net        N_339
    input  pin POWERLED.un2_count_clk_17_0_a2_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_0/OUT
    net        N_342
    input  pin POWERLED.un1_dutycycle_71_0_a2/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a2 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a2/OUT
    net        N_345
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_287_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_341
    input  pin POWERLED.func_state_1_m0_0_a2[0]/I[1]
    instance   POWERLED.func_state_1_m0_0_a2[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a2[0]/OUT
    net        N_307
    input  pin POWERLED.func_state_1_m0_0_o3[0]/I[0]
    instance   POWERLED.func_state_1_m0_0_o3[0] (cell or)
    output pin POWERLED.func_state_1_m0_0_o3[0]/OUT
    net        N_136
    input  pin POWERLED.func_state_1_m0_0[0]/I[0]
    instance   POWERLED.func_state_1_m0_0[0] (cell or)
    output pin POWERLED.func_state_1_m0_0[0]/OUT
    net        POWERLED.func_state_1_m0[0]
    input  pin POWERLED.func_state_1_m2[0]/A[0]
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_294
    input  pin POWERLED.un1_func_state25_4_i_o2/I[0]
    instance   POWERLED.un1_func_state25_4_i_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o2/OUT
    net        N_179
    input  pin POWERLED.N_179_i/I[0]
    instance   POWERLED.N_179_i (cell inv)
    output pin POWERLED.N_179_i/OUT[0]
    net        N_179_i_1
    input  pin POWERLED.un1_func_state25_4_i_a2/I[1]
    instance   POWERLED.un1_func_state25_4_i_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2/OUT
    net        N_301
    input  pin POWERLED.un1_func_state25_4_i_o3_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_o3_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_0/OUT
    net        N_134_N
    input  pin POWERLED.un1_func_state25_4_i_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_114_f0
    input  pin POWERLED.N_114_f0_i/I[0]
    instance   POWERLED.N_114_f0_i (cell inv)
    output pin POWERLED.N_114_f0_i/OUT[0]
    net        N_114_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_10/SEL
    instance   POWERLED.count_clk_fb_10 (cell mux)
    output pin POWERLED.count_clk_fb_10/OUT[0]
    net        POWERLED.count_clk_fb_10
    input  pin POWERLED.count_clk_latmux_10/B[0]
    instance   POWERLED.count_clk_latmux_10 (cell mux)
    output pin POWERLED.count_clk_latmux_10/OUT[0]
    net        POWERLED.count_clk[14]
    input  pin POWERLED.un2_count_clk_17_0_o2_5/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2_5 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2_5/OUT
    net        N_158
    input  pin POWERLED.un2_count_clk_17_0_o2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2_1 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2_1/OUT
    net        N_163
    input  pin POWERLED.un2_count_clk_17_0_o2/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2/OUT
    net        N_176
    input  pin POWERLED.un2_count_clk_17_0_o3_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_o3_0 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o3_0/OUT
    net        N_192
    input  pin POWERLED.N_192_i/I[0]
    instance   POWERLED.N_192_i (cell inv)
    output pin POWERLED.N_192_i/OUT[0]
    net        N_192_i_1
    input  pin POWERLED.un1_clk_100khz_40_and_i_a2_1/I[1]
    instance   POWERLED.un1_clk_100khz_40_and_i_a2_1 (cell and)
    output pin POWERLED.un1_clk_100khz_40_and_i_a2_1/OUT
    net        N_300_N
    input  pin POWERLED.un1_clk_100khz_33_and_i_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_33_and_i_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_33_and_i_o2_0/OUT
    net        N_143_N
    input  pin POWERLED.N_143_N_i/I[0]
    instance   POWERLED.N_143_N_i (cell inv)
    output pin POWERLED.N_143_N_i/OUT[0]
    net        N_143_N_i
    input  pin POWERLED.un1_clk_100khz_33_and_i_0/I[0]
    instance   POWERLED.un1_clk_100khz_33_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_33_and_i_0/OUT
    net        N_100_f0
    input  pin POWERLED.N_100_f0_i/I[0]
    instance   POWERLED.N_100_f0_i (cell inv)
    output pin POWERLED.N_100_f0_i/OUT[0]
    net        N_100_f0_i
    input  pin POWERLED.dutycycle_eena_4/I[1]
    instance   POWERLED.dutycycle_eena_4 (cell or)
    output pin POWERLED.dutycycle_eena_4/OUT
    net        POWERLED.dutycycle_eena_4
    input  pin POWERLED.dutycycle_en_4/I[0]
    instance   POWERLED.dutycycle_en_4 (cell and)
    output pin POWERLED.dutycycle_en_4/OUT
    net        POWERLED.dutycycle_en_4
    input  pin POWERLED.dutycycle_fb_4/SEL
    instance   POWERLED.dutycycle_fb_4 (cell mux)
    output pin POWERLED.dutycycle_fb_4/OUT[0]
    net        POWERLED.dutycycle_fb_4
    input  pin POWERLED.dutycycle_latmux_4/B[0]
    instance   POWERLED.dutycycle_latmux_4 (cell mux)
    output pin POWERLED.dutycycle_latmux_4/OUT[0]
    net        POWERLED.dutycycle[10]
    input  pin POWERLED.dutycycle_i[10]/I[0]
    instance   POWERLED.dutycycle_i[10] (cell inv)
    output pin POWERLED.dutycycle_i[10]/OUT[0]
    net        POWERLED.dutycycle_i_2[10]
    input  pin POWERLED.un2_count_clk_17_0_a2_3/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_3 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_3/OUT
    net        N_328
    input  pin POWERLED.un2_count_clk_17_0_a2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_1/OUT
    net        N_333
    input  pin POWERLED.un2_count_clk_17_0_a2/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2/OUT
    net        N_336
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_337
    input  pin POWERLED.func_state_1_m2s2_i_a3/I[0]
    instance   POWERLED.func_state_1_m2s2_i_a3 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_a3/OUT
    net        N_272
    input  pin POWERLED.func_state_1_m2s2_i/I[0]
    instance   POWERLED.func_state_1_m2s2_i (cell or)
    output pin POWERLED.func_state_1_m2s2_i/OUT
    net        N_67
    input  pin POWERLED.func_state_1_m2[1]/SEL
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.un2_count_clk_17_0_o3/I[0]
    instance   POWERLED.un2_count_clk_17_0_o3 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o3/OUT
    net        N_155
    input  pin POWERLED.N_155_i/I[0]
    instance   POWERLED.N_155_i (cell inv)
    output pin POWERLED.N_155_i/OUT[0]
    net        N_155_i_1
    input  pin POWERLED.un1_clk_100khz_inv_i/I[0]
    instance   POWERLED.un1_clk_100khz_inv_i (cell or)
    output pin POWERLED.un1_clk_100khz_inv_i/OUT
    net        N_20
    input  pin POWERLED.N_20_i/I[0]
    instance   POWERLED.N_20_i (cell inv)
    output pin POWERLED.N_20_i/OUT[0]
    net        N_20_i_1
    input  pin POWERLED.un1_count_off_1_sqmuxa_8/D0[0]
    instance   POWERLED.un1_count_off_1_sqmuxa_8 (cell primux)
    output pin POWERLED.un1_count_off_1_sqmuxa_8/OUT[0]
    net        POWERLED.un1_count_off_1_sqmuxa_8
    input  pin POWERLED.un1_count_off_1_sqmuxa_8_i/I[0]
    instance   POWERLED.un1_count_off_1_sqmuxa_8_i (cell inv)
    output pin POWERLED.un1_count_off_1_sqmuxa_8_i/OUT[0]
    net        POWERLED.un1_count_off_1_sqmuxa_8_i_1
    input  pin POWERLED.un1_clk_100khz_26_and_i_a2/I[0]
    instance   POWERLED.un1_clk_100khz_26_and_i_a2 (cell and)
    output pin POWERLED.un1_clk_100khz_26_and_i_a2/OUT
    net        N_334
    input  pin POWERLED.un1_clk_100khz_26_and_i_o3/I[1]
    instance   POWERLED.un1_clk_100khz_26_and_i_o3 (cell or)
    output pin POWERLED.un1_clk_100khz_26_and_i_o3/OUT
    net        N_171
    input  pin POWERLED.un1_clk_100khz_25_and_i_o3/I[0]
    instance   POWERLED.un1_clk_100khz_25_and_i_o3 (cell or)
    output pin POWERLED.un1_clk_100khz_25_and_i_o3/OUT
    net        N_208
    input  pin POWERLED.un1_clk_100khz_25_and_i_0/I[1]
    instance   POWERLED.un1_clk_100khz_25_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_25_and_i_0/OUT
    net        N_108_f0
    input  pin POWERLED.N_108_f0_i/I[0]
    instance   POWERLED.N_108_f0_i (cell inv)
    output pin POWERLED.N_108_f0_i/OUT[0]
    net        N_108_f0_i
    input  pin POWERLED.dutycycle_eena/I[1]
    instance   POWERLED.dutycycle_eena (cell or)
    output pin POWERLED.dutycycle_eena/OUT
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_en/I[0]
    instance   POWERLED.dutycycle_en (cell and)
    output pin POWERLED.dutycycle_en/OUT
    net        POWERLED.dutycycle_en
    input  pin POWERLED.dutycycle_fb/SEL
    instance   POWERLED.dutycycle_fb (cell mux)
    output pin POWERLED.dutycycle_fb/OUT[0]
    net        POWERLED.dutycycle_fb
    input  pin POWERLED.dutycycle_latmux/B[0]
    instance   POWERLED.dutycycle_latmux (cell mux)
    output pin POWERLED.dutycycle_latmux/OUT[0]
    net        POWERLED.dutycycle[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:BN137:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Found combinational loop during mapping at net N_208</font>
90) instance POWERLED.un1_clk_100khz_25_and_i_o3 (in view: work.TOP(bdf_type)), output net N_208 (in view: work.TOP(bdf_type))
    net        N_208
    input  pin POWERLED.un1_clk_100khz_24_and_i_0/I[1]
    instance   POWERLED.un1_clk_100khz_24_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_24_and_i_0/OUT
    net        N_110_f0
    input  pin POWERLED.N_110_f0_i/I[0]
    instance   POWERLED.N_110_f0_i (cell inv)
    output pin POWERLED.N_110_f0_i/OUT[0]
    net        N_110_f0_i
    input  pin POWERLED.dutycycle_eena_0/I[1]
    instance   POWERLED.dutycycle_eena_0 (cell or)
    output pin POWERLED.dutycycle_eena_0/OUT
    net        POWERLED.dutycycle_eena_0
    input  pin POWERLED.dutycycle_en_0/I[0]
    instance   POWERLED.dutycycle_en_0 (cell and)
    output pin POWERLED.dutycycle_en_0/OUT
    net        POWERLED.dutycycle_en_0
    input  pin POWERLED.dutycycle_fb_0/SEL
    instance   POWERLED.dutycycle_fb_0 (cell mux)
    output pin POWERLED.dutycycle_fb_0/OUT[0]
    net        POWERLED.dutycycle_fb_0
    input  pin POWERLED.dutycycle_latmux_0/B[0]
    instance   POWERLED.dutycycle_latmux_0 (cell mux)
    output pin POWERLED.dutycycle_latmux_0/OUT[0]
    net        POWERLED.dutycycle[1]
    input  pin POWERLED.un1_dutycycle_96_0_a2_0/I[1]
    instance   POWERLED.un1_dutycycle_96_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_96_0_a2_0/OUT
    net        N_339
    input  pin POWERLED.un2_count_clk_17_0_a2_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_0/OUT
    net        N_342
    input  pin POWERLED.un1_dutycycle_71_0_a2/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a2 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a2/OUT
    net        N_345
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_287_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_341
    input  pin POWERLED.func_state_1_m0_0_a2[0]/I[1]
    instance   POWERLED.func_state_1_m0_0_a2[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a2[0]/OUT
    net        N_307
    input  pin POWERLED.func_state_1_m0_0_o3[0]/I[0]
    instance   POWERLED.func_state_1_m0_0_o3[0] (cell or)
    output pin POWERLED.func_state_1_m0_0_o3[0]/OUT
    net        N_136
    input  pin POWERLED.func_state_1_m0_0[0]/I[0]
    instance   POWERLED.func_state_1_m0_0[0] (cell or)
    output pin POWERLED.func_state_1_m0_0[0]/OUT
    net        POWERLED.func_state_1_m0[0]
    input  pin POWERLED.func_state_1_m2[0]/A[0]
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_294
    input  pin POWERLED.un1_func_state25_4_i_o2/I[0]
    instance   POWERLED.un1_func_state25_4_i_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o2/OUT
    net        N_179
    input  pin POWERLED.N_179_i/I[0]
    instance   POWERLED.N_179_i (cell inv)
    output pin POWERLED.N_179_i/OUT[0]
    net        N_179_i_1
    input  pin POWERLED.un1_func_state25_4_i_a2/I[1]
    instance   POWERLED.un1_func_state25_4_i_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2/OUT
    net        N_301
    input  pin POWERLED.un1_func_state25_4_i_o3_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_o3_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_0/OUT
    net        N_134_N
    input  pin POWERLED.un1_func_state25_4_i_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_114_f0
    input  pin POWERLED.N_114_f0_i/I[0]
    instance   POWERLED.N_114_f0_i (cell inv)
    output pin POWERLED.N_114_f0_i/OUT[0]
    net        N_114_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_10/SEL
    instance   POWERLED.count_clk_fb_10 (cell mux)
    output pin POWERLED.count_clk_fb_10/OUT[0]
    net        POWERLED.count_clk_fb_10
    input  pin POWERLED.count_clk_latmux_10/B[0]
    instance   POWERLED.count_clk_latmux_10 (cell mux)
    output pin POWERLED.count_clk_latmux_10/OUT[0]
    net        POWERLED.count_clk[14]
    input  pin POWERLED.un2_count_clk_17_0_o2_5/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2_5 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2_5/OUT
    net        N_158
    input  pin POWERLED.un2_count_clk_17_0_o2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2_1 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2_1/OUT
    net        N_163
    input  pin POWERLED.un2_count_clk_17_0_o2/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2/OUT
    net        N_176
    input  pin POWERLED.un2_count_clk_17_0_o3_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_o3_0 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o3_0/OUT
    net        N_192
    input  pin POWERLED.N_192_i/I[0]
    instance   POWERLED.N_192_i (cell inv)
    output pin POWERLED.N_192_i/OUT[0]
    net        N_192_i_1
    input  pin POWERLED.un1_clk_100khz_40_and_i_a2_1/I[1]
    instance   POWERLED.un1_clk_100khz_40_and_i_a2_1 (cell and)
    output pin POWERLED.un1_clk_100khz_40_and_i_a2_1/OUT
    net        N_300_N
    input  pin POWERLED.un1_clk_100khz_33_and_i_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_33_and_i_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_33_and_i_o2_0/OUT
    net        N_143_N
    input  pin POWERLED.N_143_N_i/I[0]
    instance   POWERLED.N_143_N_i (cell inv)
    output pin POWERLED.N_143_N_i/OUT[0]
    net        N_143_N_i
    input  pin POWERLED.un1_clk_100khz_33_and_i_0/I[0]
    instance   POWERLED.un1_clk_100khz_33_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_33_and_i_0/OUT
    net        N_100_f0
    input  pin POWERLED.N_100_f0_i/I[0]
    instance   POWERLED.N_100_f0_i (cell inv)
    output pin POWERLED.N_100_f0_i/OUT[0]
    net        N_100_f0_i
    input  pin POWERLED.dutycycle_eena_4/I[1]
    instance   POWERLED.dutycycle_eena_4 (cell or)
    output pin POWERLED.dutycycle_eena_4/OUT
    net        POWERLED.dutycycle_eena_4
    input  pin POWERLED.dutycycle_en_4/I[0]
    instance   POWERLED.dutycycle_en_4 (cell and)
    output pin POWERLED.dutycycle_en_4/OUT
    net        POWERLED.dutycycle_en_4
    input  pin POWERLED.dutycycle_fb_4/SEL
    instance   POWERLED.dutycycle_fb_4 (cell mux)
    output pin POWERLED.dutycycle_fb_4/OUT[0]
    net        POWERLED.dutycycle_fb_4
    input  pin POWERLED.dutycycle_latmux_4/B[0]
    instance   POWERLED.dutycycle_latmux_4 (cell mux)
    output pin POWERLED.dutycycle_latmux_4/OUT[0]
    net        POWERLED.dutycycle[10]
    input  pin POWERLED.dutycycle_i[10]/I[0]
    instance   POWERLED.dutycycle_i[10] (cell inv)
    output pin POWERLED.dutycycle_i[10]/OUT[0]
    net        POWERLED.dutycycle_i_2[10]
    input  pin POWERLED.un2_count_clk_17_0_a2_3/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_3 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_3/OUT
    net        N_328
    input  pin POWERLED.un2_count_clk_17_0_a2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_1/OUT
    net        N_333
    input  pin POWERLED.un2_count_clk_17_0_a2/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2/OUT
    net        N_336
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_337
    input  pin POWERLED.func_state_1_m2s2_i_a3/I[0]
    instance   POWERLED.func_state_1_m2s2_i_a3 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_a3/OUT
    net        N_272
    input  pin POWERLED.func_state_1_m2s2_i/I[0]
    instance   POWERLED.func_state_1_m2s2_i (cell or)
    output pin POWERLED.func_state_1_m2s2_i/OUT
    net        N_67
    input  pin POWERLED.func_state_1_m2[1]/SEL
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.un2_count_clk_17_0_o3/I[0]
    instance   POWERLED.un2_count_clk_17_0_o3 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o3/OUT
    net        N_155
    input  pin POWERLED.N_155_i/I[0]
    instance   POWERLED.N_155_i (cell inv)
    output pin POWERLED.N_155_i/OUT[0]
    net        N_155_i_1
    input  pin POWERLED.un1_clk_100khz_inv_i/I[0]
    instance   POWERLED.un1_clk_100khz_inv_i (cell or)
    output pin POWERLED.un1_clk_100khz_inv_i/OUT
    net        N_20
    input  pin POWERLED.N_20_i/I[0]
    instance   POWERLED.N_20_i (cell inv)
    output pin POWERLED.N_20_i/OUT[0]
    net        N_20_i_1
    input  pin POWERLED.un1_count_off_1_sqmuxa_8/D0[0]
    instance   POWERLED.un1_count_off_1_sqmuxa_8 (cell primux)
    output pin POWERLED.un1_count_off_1_sqmuxa_8/OUT[0]
    net        POWERLED.un1_count_off_1_sqmuxa_8
    input  pin POWERLED.un1_count_off_1_sqmuxa_8_i/I[0]
    instance   POWERLED.un1_count_off_1_sqmuxa_8_i (cell inv)
    output pin POWERLED.un1_count_off_1_sqmuxa_8_i/OUT[0]
    net        POWERLED.un1_count_off_1_sqmuxa_8_i_1
    input  pin POWERLED.un1_clk_100khz_26_and_i_a2/I[0]
    instance   POWERLED.un1_clk_100khz_26_and_i_a2 (cell and)
    output pin POWERLED.un1_clk_100khz_26_and_i_a2/OUT
    net        N_334
    input  pin POWERLED.un1_clk_100khz_26_and_i_o3/I[1]
    instance   POWERLED.un1_clk_100khz_26_and_i_o3 (cell or)
    output pin POWERLED.un1_clk_100khz_26_and_i_o3/OUT
    net        N_171
    input  pin POWERLED.un1_clk_100khz_25_and_i_o3/I[0]
    instance   POWERLED.un1_clk_100khz_25_and_i_o3 (cell or)
    output pin POWERLED.un1_clk_100khz_25_and_i_o3/OUT
    net        N_208
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle[1]</font>
91) instance POWERLED.dutycycle_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[1] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle[1]
    input  pin POWERLED.dutycycle_i[1]/I[0]
    instance   POWERLED.dutycycle_i[1] (cell inv)
    output pin POWERLED.dutycycle_i[1]/OUT[0]
    net        POWERLED.dutycycle_i_2[1]
    input  pin POWERLED.un1_clk_100khz_24_and_i_a3/I[0]
    instance   POWERLED.un1_clk_100khz_24_and_i_a3 (cell and)
    output pin POWERLED.un1_clk_100khz_24_and_i_a3/OUT
    net        N_285
    input  pin POWERLED.un1_clk_100khz_24_and_i_0/I[2]
    instance   POWERLED.un1_clk_100khz_24_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_24_and_i_0/OUT
    net        N_110_f0
    input  pin POWERLED.N_110_f0_i/I[0]
    instance   POWERLED.N_110_f0_i (cell inv)
    output pin POWERLED.N_110_f0_i/OUT[0]
    net        N_110_f0_i
    input  pin POWERLED.dutycycle_eena_0/I[1]
    instance   POWERLED.dutycycle_eena_0 (cell or)
    output pin POWERLED.dutycycle_eena_0/OUT
    net        POWERLED.dutycycle_eena_0
    input  pin POWERLED.dutycycle_en_0/I[0]
    instance   POWERLED.dutycycle_en_0 (cell and)
    output pin POWERLED.dutycycle_en_0/OUT
    net        POWERLED.dutycycle_en_0
    input  pin POWERLED.dutycycle_fb_0/SEL
    instance   POWERLED.dutycycle_fb_0 (cell mux)
    output pin POWERLED.dutycycle_fb_0/OUT[0]
    net        POWERLED.dutycycle_fb_0
    input  pin POWERLED.dutycycle_latmux_0/B[0]
    instance   POWERLED.dutycycle_latmux_0 (cell mux)
    output pin POWERLED.dutycycle_latmux_0/OUT[0]
    net        POWERLED.dutycycle[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle[6]</font>
92) instance POWERLED.dutycycle_latmux_13 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[6] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.un1_clk_100khz_51_and_i_m2_0/SEL
    instance   POWERLED.un1_clk_100khz_51_and_i_m2_0 (cell mux)
    output pin POWERLED.un1_clk_100khz_51_and_i_m2_0/OUT[0]
    net        N_217_N
    input  pin POWERLED.N_217_N_i/I[0]
    instance   POWERLED.N_217_N_i (cell inv)
    output pin POWERLED.N_217_N_i/OUT[0]
    net        N_217_N_i
    input  pin POWERLED.un1_clk_100khz_51_and_i_0/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0/OUT
    net        N_82_f0
    input  pin POWERLED.N_82_f0_i/I[0]
    instance   POWERLED.N_82_f0_i (cell inv)
    output pin POWERLED.N_82_f0_i/OUT[0]
    net        N_82_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:BN137:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Found combinational loop during mapping at net N_300_N</font>
93) instance POWERLED.un1_clk_100khz_40_and_i_a2_1 (in view: work.TOP(bdf_type)), output net N_300_N (in view: work.TOP(bdf_type))
    net        N_300_N
    input  pin POWERLED.un1_clk_100khz_51_and_i_o2_1/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_o2_1 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_o2_1/OUT
    net        N_133_N
    input  pin POWERLED.un1_clk_100khz_51_and_i_m2_0/A[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_m2_0 (cell mux)
    output pin POWERLED.un1_clk_100khz_51_and_i_m2_0/OUT[0]
    net        N_217_N
    input  pin POWERLED.N_217_N_i/I[0]
    instance   POWERLED.N_217_N_i (cell inv)
    output pin POWERLED.N_217_N_i/OUT[0]
    net        N_217_N_i
    input  pin POWERLED.un1_clk_100khz_51_and_i_0/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0/OUT
    net        N_82_f0
    input  pin POWERLED.N_82_f0_i/I[0]
    instance   POWERLED.N_82_f0_i (cell inv)
    output pin POWERLED.N_82_f0_i/OUT[0]
    net        N_82_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_2[6]
    input  pin POWERLED.un2_count_clk_17_0_a2_0/I[1]
    instance   POWERLED.un2_count_clk_17_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_0/OUT
    net        N_342
    input  pin POWERLED.un1_dutycycle_71_0_a2/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a2 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a2/OUT
    net        N_345
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_287_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_341
    input  pin POWERLED.func_state_1_m0_0_a2[0]/I[1]
    instance   POWERLED.func_state_1_m0_0_a2[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a2[0]/OUT
    net        N_307
    input  pin POWERLED.func_state_1_m0_0_o3[0]/I[0]
    instance   POWERLED.func_state_1_m0_0_o3[0] (cell or)
    output pin POWERLED.func_state_1_m0_0_o3[0]/OUT
    net        N_136
    input  pin POWERLED.func_state_1_m0_0[0]/I[0]
    instance   POWERLED.func_state_1_m0_0[0] (cell or)
    output pin POWERLED.func_state_1_m0_0[0]/OUT
    net        POWERLED.func_state_1_m0[0]
    input  pin POWERLED.func_state_1_m2[0]/A[0]
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_294
    input  pin POWERLED.un1_func_state25_4_i_o2/I[0]
    instance   POWERLED.un1_func_state25_4_i_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o2/OUT
    net        N_179
    input  pin POWERLED.N_179_i/I[0]
    instance   POWERLED.N_179_i (cell inv)
    output pin POWERLED.N_179_i/OUT[0]
    net        N_179_i_1
    input  pin POWERLED.un1_func_state25_4_i_a2/I[1]
    instance   POWERLED.un1_func_state25_4_i_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2/OUT
    net        N_301
    input  pin POWERLED.un1_func_state25_4_i_o3_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_o3_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_0/OUT
    net        N_134_N
    input  pin POWERLED.un1_func_state25_4_i_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_114_f0
    input  pin POWERLED.N_114_f0_i/I[0]
    instance   POWERLED.N_114_f0_i (cell inv)
    output pin POWERLED.N_114_f0_i/OUT[0]
    net        N_114_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_10/SEL
    instance   POWERLED.count_clk_fb_10 (cell mux)
    output pin POWERLED.count_clk_fb_10/OUT[0]
    net        POWERLED.count_clk_fb_10
    input  pin POWERLED.count_clk_latmux_10/B[0]
    instance   POWERLED.count_clk_latmux_10 (cell mux)
    output pin POWERLED.count_clk_latmux_10/OUT[0]
    net        POWERLED.count_clk[14]
    input  pin POWERLED.un2_count_clk_17_0_o2_5/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2_5 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2_5/OUT
    net        N_158
    input  pin POWERLED.un2_count_clk_17_0_o2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2_1 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2_1/OUT
    net        N_163
    input  pin POWERLED.un2_count_clk_17_0_o2/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2/OUT
    net        N_176
    input  pin POWERLED.un2_count_clk_17_0_o3_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_o3_0 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o3_0/OUT
    net        N_192
    input  pin POWERLED.N_192_i/I[0]
    instance   POWERLED.N_192_i (cell inv)
    output pin POWERLED.N_192_i/OUT[0]
    net        N_192_i_1
    input  pin POWERLED.un1_clk_100khz_40_and_i_a2_1/I[1]
    instance   POWERLED.un1_clk_100khz_40_and_i_a2_1 (cell and)
    output pin POWERLED.un1_clk_100khz_40_and_i_a2_1/OUT
    net        N_300_N
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net N_345</font>
94) instance POWERLED.un1_dutycycle_71_0_a2 (in view: work.TOP(bdf_type)), output net N_345 (in view: work.TOP(bdf_type))
    net        N_345
    input  pin POWERLED.un1_clk_100khz_51_and_i_a2_0/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_a2_0 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a2_0/OUT
    net        N_355
    input  pin POWERLED.un1_clk_100khz_51_and_i_a2/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_a2 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a2/OUT
    net        N_374
    input  pin POWERLED.un1_clk_100khz_51_and_i_a3/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_a3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a3/OUT
    net        N_279
    input  pin POWERLED.un1_clk_100khz_51_and_i_0/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0/OUT
    net        N_82_f0
    input  pin POWERLED.N_82_f0_i/I[0]
    instance   POWERLED.N_82_f0_i (cell inv)
    output pin POWERLED.N_82_f0_i/OUT[0]
    net        N_82_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_2[6]
    input  pin POWERLED.un2_count_clk_17_0_a2_0/I[1]
    instance   POWERLED.un2_count_clk_17_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_0/OUT
    net        N_342
    input  pin POWERLED.un1_dutycycle_71_0_a2/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a2 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a2/OUT
    net        N_345
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net N_20_i_1</font>
95) instance POWERLED.N_20_i (in view: work.TOP(bdf_type)), output net N_20_i_1 (in view: work.TOP(bdf_type))
    net        N_20_i_1
    input  pin POWERLED.un1_dutycycle_172/D0[0]
    instance   POWERLED.un1_dutycycle_172 (cell primux)
    output pin POWERLED.un1_dutycycle_172/OUT[0]
    net        POWERLED.un1_dutycycle_172
    input  pin POWERLED.un1_clk_100khz_52_and_i_m2/A[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_52_and_i_m2/OUT[0]
    net        N_225
    input  pin POWERLED.N_225_i/I[0]
    instance   POWERLED.N_225_i (cell inv)
    output pin POWERLED.N_225_i/OUT[0]
    net        N_225_i_1
    input  pin POWERLED.un1_clk_100khz_52_and_i_0/I[2]
    instance   POWERLED.un1_clk_100khz_52_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i_0/OUT
    net        N_80_f0
    input  pin POWERLED.N_80_f0_i/I[0]
    instance   POWERLED.N_80_f0_i (cell inv)
    output pin POWERLED.N_80_f0_i/OUT[0]
    net        N_80_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.func_state_1_m2s2_i_a2/I[1]
    instance   POWERLED.func_state_1_m2s2_i_a2 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_a2/OUT
    net        N_368
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2_0/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2_0 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2_0/OUT
    net        N_369
    input  pin POWERLED.un1_clk_100khz_51_and_i_a3_0/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_a3_0 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a3_0/OUT
    net        N_280
    input  pin POWERLED.un1_clk_100khz_51_and_i_0/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0/OUT
    net        N_82_f0
    input  pin POWERLED.N_82_f0_i/I[0]
    instance   POWERLED.N_82_f0_i (cell inv)
    output pin POWERLED.N_82_f0_i/OUT[0]
    net        N_82_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_2[6]
    input  pin POWERLED.un2_count_clk_17_0_a2_0/I[1]
    instance   POWERLED.un2_count_clk_17_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_0/OUT
    net        N_342
    input  pin POWERLED.un1_dutycycle_71_0_a2/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a2 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a2/OUT
    net        N_345
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_287_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_341
    input  pin POWERLED.func_state_1_m0_0_a2[0]/I[1]
    instance   POWERLED.func_state_1_m0_0_a2[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a2[0]/OUT
    net        N_307
    input  pin POWERLED.func_state_1_m0_0_o3[0]/I[0]
    instance   POWERLED.func_state_1_m0_0_o3[0] (cell or)
    output pin POWERLED.func_state_1_m0_0_o3[0]/OUT
    net        N_136
    input  pin POWERLED.func_state_1_m0_0[0]/I[0]
    instance   POWERLED.func_state_1_m0_0[0] (cell or)
    output pin POWERLED.func_state_1_m0_0[0]/OUT
    net        POWERLED.func_state_1_m0[0]
    input  pin POWERLED.func_state_1_m2[0]/A[0]
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_294
    input  pin POWERLED.un1_func_state25_4_i_o2/I[0]
    instance   POWERLED.un1_func_state25_4_i_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o2/OUT
    net        N_179
    input  pin POWERLED.N_179_i/I[0]
    instance   POWERLED.N_179_i (cell inv)
    output pin POWERLED.N_179_i/OUT[0]
    net        N_179_i_1
    input  pin POWERLED.un1_func_state25_4_i_a2/I[1]
    instance   POWERLED.un1_func_state25_4_i_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2/OUT
    net        N_301
    input  pin POWERLED.un1_func_state25_4_i_o3_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_o3_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_0/OUT
    net        N_134_N
    input  pin POWERLED.un1_func_state25_4_i_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_114_f0
    input  pin POWERLED.N_114_f0_i/I[0]
    instance   POWERLED.N_114_f0_i (cell inv)
    output pin POWERLED.N_114_f0_i/OUT[0]
    net        N_114_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_10/SEL
    instance   POWERLED.count_clk_fb_10 (cell mux)
    output pin POWERLED.count_clk_fb_10/OUT[0]
    net        POWERLED.count_clk_fb_10
    input  pin POWERLED.count_clk_latmux_10/B[0]
    instance   POWERLED.count_clk_latmux_10 (cell mux)
    output pin POWERLED.count_clk_latmux_10/OUT[0]
    net        POWERLED.count_clk[14]
    input  pin POWERLED.un2_count_clk_17_0_o2_5/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2_5 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2_5/OUT
    net        N_158
    input  pin POWERLED.un2_count_clk_17_0_o2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2_1 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2_1/OUT
    net        N_163
    input  pin POWERLED.un2_count_clk_17_0_o2/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2/OUT
    net        N_176
    input  pin POWERLED.un2_count_clk_17_0_o3_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_o3_0 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o3_0/OUT
    net        N_192
    input  pin POWERLED.N_192_i/I[0]
    instance   POWERLED.N_192_i (cell inv)
    output pin POWERLED.N_192_i/OUT[0]
    net        N_192_i_1
    input  pin POWERLED.un1_clk_100khz_40_and_i_a2_1/I[1]
    instance   POWERLED.un1_clk_100khz_40_and_i_a2_1 (cell and)
    output pin POWERLED.un1_clk_100khz_40_and_i_a2_1/OUT
    net        N_300_N
    input  pin POWERLED.un1_clk_100khz_33_and_i_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_33_and_i_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_33_and_i_o2_0/OUT
    net        N_143_N
    input  pin POWERLED.N_143_N_i/I[0]
    instance   POWERLED.N_143_N_i (cell inv)
    output pin POWERLED.N_143_N_i/OUT[0]
    net        N_143_N_i
    input  pin POWERLED.un1_clk_100khz_33_and_i_0/I[0]
    instance   POWERLED.un1_clk_100khz_33_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_33_and_i_0/OUT
    net        N_100_f0
    input  pin POWERLED.N_100_f0_i/I[0]
    instance   POWERLED.N_100_f0_i (cell inv)
    output pin POWERLED.N_100_f0_i/OUT[0]
    net        N_100_f0_i
    input  pin POWERLED.dutycycle_eena_4/I[1]
    instance   POWERLED.dutycycle_eena_4 (cell or)
    output pin POWERLED.dutycycle_eena_4/OUT
    net        POWERLED.dutycycle_eena_4
    input  pin POWERLED.dutycycle_en_4/I[0]
    instance   POWERLED.dutycycle_en_4 (cell and)
    output pin POWERLED.dutycycle_en_4/OUT
    net        POWERLED.dutycycle_en_4
    input  pin POWERLED.dutycycle_fb_4/SEL
    instance   POWERLED.dutycycle_fb_4 (cell mux)
    output pin POWERLED.dutycycle_fb_4/OUT[0]
    net        POWERLED.dutycycle_fb_4
    input  pin POWERLED.dutycycle_latmux_4/B[0]
    instance   POWERLED.dutycycle_latmux_4 (cell mux)
    output pin POWERLED.dutycycle_latmux_4/OUT[0]
    net        POWERLED.dutycycle[10]
    input  pin POWERLED.dutycycle_i[10]/I[0]
    instance   POWERLED.dutycycle_i[10] (cell inv)
    output pin POWERLED.dutycycle_i[10]/OUT[0]
    net        POWERLED.dutycycle_i_2[10]
    input  pin POWERLED.un2_count_clk_17_0_a2_3/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_3 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_3/OUT
    net        N_328
    input  pin POWERLED.un2_count_clk_17_0_a2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_1/OUT
    net        N_333
    input  pin POWERLED.un2_count_clk_17_0_a2/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2/OUT
    net        N_336
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_337
    input  pin POWERLED.func_state_1_m2s2_i_a3/I[0]
    instance   POWERLED.func_state_1_m2s2_i_a3 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_a3/OUT
    net        N_272
    input  pin POWERLED.func_state_1_m2s2_i/I[0]
    instance   POWERLED.func_state_1_m2s2_i (cell or)
    output pin POWERLED.func_state_1_m2s2_i/OUT
    net        N_67
    input  pin POWERLED.func_state_1_m2[1]/SEL
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.un2_count_clk_17_0_o3/I[0]
    instance   POWERLED.un2_count_clk_17_0_o3 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o3/OUT
    net        N_155
    input  pin POWERLED.N_155_i/I[0]
    instance   POWERLED.N_155_i (cell inv)
    output pin POWERLED.N_155_i/OUT[0]
    net        N_155_i_1
    input  pin POWERLED.un1_clk_100khz_inv_i/I[0]
    instance   POWERLED.un1_clk_100khz_inv_i (cell or)
    output pin POWERLED.un1_clk_100khz_inv_i/OUT
    net        N_20
    input  pin POWERLED.N_20_i/I[0]
    instance   POWERLED.N_20_i (cell inv)
    output pin POWERLED.N_20_i/OUT[0]
    net        N_20_i_1
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle[5]</font>
96) instance POWERLED.dutycycle_latmux_14 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[5] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_i[5]/I[0]
    instance   POWERLED.dutycycle_i[5] (cell inv)
    output pin POWERLED.dutycycle_i[5]/OUT[0]
    net        POWERLED.dutycycle_i_2[5]
    input  pin POWERLED.un1_dutycycle_58_i/I[1]
    instance   POWERLED.un1_dutycycle_58_i (cell or)
    output pin POWERLED.un1_dutycycle_58_i/OUT
    net        N_122
    input  pin POWERLED.N_122_i/I[0]
    instance   POWERLED.N_122_i (cell inv)
    output pin POWERLED.N_122_i/OUT[0]
    net        N_122_i_1
    input  pin POWERLED.un1_dutycycle_172/D0[1]
    instance   POWERLED.un1_dutycycle_172 (cell primux)
    output pin POWERLED.un1_dutycycle_172/OUT[0]
    net        POWERLED.un1_dutycycle_172
    input  pin POWERLED.un1_clk_100khz_52_and_i_m2/A[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_52_and_i_m2/OUT[0]
    net        N_225
    input  pin POWERLED.N_225_i/I[0]
    instance   POWERLED.N_225_i (cell inv)
    output pin POWERLED.N_225_i/OUT[0]
    net        N_225_i_1
    input  pin POWERLED.un1_clk_100khz_52_and_i_0/I[2]
    instance   POWERLED.un1_clk_100khz_52_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i_0/OUT
    net        N_80_f0
    input  pin POWERLED.N_80_f0_i/I[0]
    instance   POWERLED.N_80_f0_i (cell inv)
    output pin POWERLED.N_80_f0_i/OUT[0]
    net        N_80_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net N_155</font>
97) instance POWERLED.un2_count_clk_17_0_o3 (in view: work.TOP(bdf_type)), output net N_155 (in view: work.TOP(bdf_type))
    net        N_155
    input  pin POWERLED.un2_count_clk_17_0/I[0]
    instance   POWERLED.un2_count_clk_17_0 (cell or)
    output pin POWERLED.un2_count_clk_17_0/OUT
    net        POWERLED.un2_count_clk_17_0
    input  pin POWERLED.un2_count_clk_17_0_i/I[0]
    instance   POWERLED.un2_count_clk_17_0_i (cell inv)
    output pin POWERLED.un2_count_clk_17_0_i/OUT[0]
    net        POWERLED.un2_count_clk_17_0_i_3
    input  pin POWERLED.un1_dutycycle_172/D1[0]
    instance   POWERLED.un1_dutycycle_172 (cell primux)
    output pin POWERLED.un1_dutycycle_172/OUT[0]
    net        POWERLED.un1_dutycycle_172
    input  pin POWERLED.un1_clk_100khz_52_and_i_m2/A[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_52_and_i_m2/OUT[0]
    net        N_225
    input  pin POWERLED.N_225_i/I[0]
    instance   POWERLED.N_225_i (cell inv)
    output pin POWERLED.N_225_i/OUT[0]
    net        N_225_i_1
    input  pin POWERLED.un1_clk_100khz_52_and_i_0/I[2]
    instance   POWERLED.un1_clk_100khz_52_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i_0/OUT
    net        N_80_f0
    input  pin POWERLED.N_80_f0_i/I[0]
    instance   POWERLED.N_80_f0_i (cell inv)
    output pin POWERLED.N_80_f0_i/OUT[0]
    net        N_80_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.func_state_1_m2s2_i_a2/I[1]
    instance   POWERLED.func_state_1_m2s2_i_a2 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_a2/OUT
    net        N_368
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2_0/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2_0 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2_0/OUT
    net        N_369
    input  pin POWERLED.un1_clk_100khz_51_and_i_a3_0/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_a3_0 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a3_0/OUT
    net        N_280
    input  pin POWERLED.un1_clk_100khz_51_and_i_0/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0/OUT
    net        N_82_f0
    input  pin POWERLED.N_82_f0_i/I[0]
    instance   POWERLED.N_82_f0_i (cell inv)
    output pin POWERLED.N_82_f0_i/OUT[0]
    net        N_82_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_2[6]
    input  pin POWERLED.un2_count_clk_17_0_a2_0/I[1]
    instance   POWERLED.un2_count_clk_17_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_0/OUT
    net        N_342
    input  pin POWERLED.un1_dutycycle_71_0_a2/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a2 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a2/OUT
    net        N_345
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_287_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_341
    input  pin POWERLED.func_state_1_m0_0_a2[0]/I[1]
    instance   POWERLED.func_state_1_m0_0_a2[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a2[0]/OUT
    net        N_307
    input  pin POWERLED.func_state_1_m0_0_o3[0]/I[0]
    instance   POWERLED.func_state_1_m0_0_o3[0] (cell or)
    output pin POWERLED.func_state_1_m0_0_o3[0]/OUT
    net        N_136
    input  pin POWERLED.func_state_1_m0_0[0]/I[0]
    instance   POWERLED.func_state_1_m0_0[0] (cell or)
    output pin POWERLED.func_state_1_m0_0[0]/OUT
    net        POWERLED.func_state_1_m0[0]
    input  pin POWERLED.func_state_1_m2[0]/A[0]
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_294
    input  pin POWERLED.un1_func_state25_4_i_o2/I[0]
    instance   POWERLED.un1_func_state25_4_i_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o2/OUT
    net        N_179
    input  pin POWERLED.N_179_i/I[0]
    instance   POWERLED.N_179_i (cell inv)
    output pin POWERLED.N_179_i/OUT[0]
    net        N_179_i_1
    input  pin POWERLED.un1_func_state25_4_i_a2/I[1]
    instance   POWERLED.un1_func_state25_4_i_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2/OUT
    net        N_301
    input  pin POWERLED.un1_func_state25_4_i_o3_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_o3_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_0/OUT
    net        N_134_N
    input  pin POWERLED.un1_func_state25_4_i_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_114_f0
    input  pin POWERLED.N_114_f0_i/I[0]
    instance   POWERLED.N_114_f0_i (cell inv)
    output pin POWERLED.N_114_f0_i/OUT[0]
    net        N_114_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_10/SEL
    instance   POWERLED.count_clk_fb_10 (cell mux)
    output pin POWERLED.count_clk_fb_10/OUT[0]
    net        POWERLED.count_clk_fb_10
    input  pin POWERLED.count_clk_latmux_10/B[0]
    instance   POWERLED.count_clk_latmux_10 (cell mux)
    output pin POWERLED.count_clk_latmux_10/OUT[0]
    net        POWERLED.count_clk[14]
    input  pin POWERLED.un2_count_clk_17_0_o2_5/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2_5 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2_5/OUT
    net        N_158
    input  pin POWERLED.un2_count_clk_17_0_o2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2_1 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2_1/OUT
    net        N_163
    input  pin POWERLED.un2_count_clk_17_0_o2/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2/OUT
    net        N_176
    input  pin POWERLED.un2_count_clk_17_0_o3_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_o3_0 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o3_0/OUT
    net        N_192
    input  pin POWERLED.N_192_i/I[0]
    instance   POWERLED.N_192_i (cell inv)
    output pin POWERLED.N_192_i/OUT[0]
    net        N_192_i_1
    input  pin POWERLED.un1_clk_100khz_40_and_i_a2_1/I[1]
    instance   POWERLED.un1_clk_100khz_40_and_i_a2_1 (cell and)
    output pin POWERLED.un1_clk_100khz_40_and_i_a2_1/OUT
    net        N_300_N
    input  pin POWERLED.un1_clk_100khz_33_and_i_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_33_and_i_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_33_and_i_o2_0/OUT
    net        N_143_N
    input  pin POWERLED.N_143_N_i/I[0]
    instance   POWERLED.N_143_N_i (cell inv)
    output pin POWERLED.N_143_N_i/OUT[0]
    net        N_143_N_i
    input  pin POWERLED.un1_clk_100khz_33_and_i_0/I[0]
    instance   POWERLED.un1_clk_100khz_33_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_33_and_i_0/OUT
    net        N_100_f0
    input  pin POWERLED.N_100_f0_i/I[0]
    instance   POWERLED.N_100_f0_i (cell inv)
    output pin POWERLED.N_100_f0_i/OUT[0]
    net        N_100_f0_i
    input  pin POWERLED.dutycycle_eena_4/I[1]
    instance   POWERLED.dutycycle_eena_4 (cell or)
    output pin POWERLED.dutycycle_eena_4/OUT
    net        POWERLED.dutycycle_eena_4
    input  pin POWERLED.dutycycle_en_4/I[0]
    instance   POWERLED.dutycycle_en_4 (cell and)
    output pin POWERLED.dutycycle_en_4/OUT
    net        POWERLED.dutycycle_en_4
    input  pin POWERLED.dutycycle_fb_4/SEL
    instance   POWERLED.dutycycle_fb_4 (cell mux)
    output pin POWERLED.dutycycle_fb_4/OUT[0]
    net        POWERLED.dutycycle_fb_4
    input  pin POWERLED.dutycycle_latmux_4/B[0]
    instance   POWERLED.dutycycle_latmux_4 (cell mux)
    output pin POWERLED.dutycycle_latmux_4/OUT[0]
    net        POWERLED.dutycycle[10]
    input  pin POWERLED.dutycycle_i[10]/I[0]
    instance   POWERLED.dutycycle_i[10] (cell inv)
    output pin POWERLED.dutycycle_i[10]/OUT[0]
    net        POWERLED.dutycycle_i_2[10]
    input  pin POWERLED.un2_count_clk_17_0_a2_3/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_3 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_3/OUT
    net        N_328
    input  pin POWERLED.un2_count_clk_17_0_a2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_1/OUT
    net        N_333
    input  pin POWERLED.un2_count_clk_17_0_a2/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2/OUT
    net        N_336
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_337
    input  pin POWERLED.func_state_1_m2s2_i_a3/I[0]
    instance   POWERLED.func_state_1_m2s2_i_a3 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_a3/OUT
    net        N_272
    input  pin POWERLED.func_state_1_m2s2_i/I[0]
    instance   POWERLED.func_state_1_m2s2_i (cell or)
    output pin POWERLED.func_state_1_m2s2_i/OUT
    net        N_67
    input  pin POWERLED.func_state_1_m2[1]/SEL
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.un2_count_clk_17_0_o3/I[0]
    instance   POWERLED.un2_count_clk_17_0_o3 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o3/OUT
    net        N_155
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net N_192</font>
98) instance POWERLED.un2_count_clk_17_0_o3_0 (in view: work.TOP(bdf_type)), output net N_192 (in view: work.TOP(bdf_type))
    net        N_192
    input  pin POWERLED.un2_count_clk_17_0/I[1]
    instance   POWERLED.un2_count_clk_17_0 (cell or)
    output pin POWERLED.un2_count_clk_17_0/OUT
    net        POWERLED.un2_count_clk_17_0
    input  pin POWERLED.un2_count_clk_17_0_i/I[0]
    instance   POWERLED.un2_count_clk_17_0_i (cell inv)
    output pin POWERLED.un2_count_clk_17_0_i/OUT[0]
    net        POWERLED.un2_count_clk_17_0_i_3
    input  pin POWERLED.un1_dutycycle_172/D1[0]
    instance   POWERLED.un1_dutycycle_172 (cell primux)
    output pin POWERLED.un1_dutycycle_172/OUT[0]
    net        POWERLED.un1_dutycycle_172
    input  pin POWERLED.un1_clk_100khz_52_and_i_m2/A[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_52_and_i_m2/OUT[0]
    net        N_225
    input  pin POWERLED.N_225_i/I[0]
    instance   POWERLED.N_225_i (cell inv)
    output pin POWERLED.N_225_i/OUT[0]
    net        N_225_i_1
    input  pin POWERLED.un1_clk_100khz_52_and_i_0/I[2]
    instance   POWERLED.un1_clk_100khz_52_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i_0/OUT
    net        N_80_f0
    input  pin POWERLED.N_80_f0_i/I[0]
    instance   POWERLED.N_80_f0_i (cell inv)
    output pin POWERLED.N_80_f0_i/OUT[0]
    net        N_80_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.func_state_1_m2s2_i_a2/I[1]
    instance   POWERLED.func_state_1_m2s2_i_a2 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_a2/OUT
    net        N_368
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2_0/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2_0 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2_0/OUT
    net        N_369
    input  pin POWERLED.un1_clk_100khz_51_and_i_a3_0/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_a3_0 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a3_0/OUT
    net        N_280
    input  pin POWERLED.un1_clk_100khz_51_and_i_0/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0/OUT
    net        N_82_f0
    input  pin POWERLED.N_82_f0_i/I[0]
    instance   POWERLED.N_82_f0_i (cell inv)
    output pin POWERLED.N_82_f0_i/OUT[0]
    net        N_82_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_2[6]
    input  pin POWERLED.un2_count_clk_17_0_a2_0/I[1]
    instance   POWERLED.un2_count_clk_17_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_0/OUT
    net        N_342
    input  pin POWERLED.un1_dutycycle_71_0_a2/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a2 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a2/OUT
    net        N_345
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_287_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_341
    input  pin POWERLED.func_state_1_m0_0_a2[0]/I[1]
    instance   POWERLED.func_state_1_m0_0_a2[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a2[0]/OUT
    net        N_307
    input  pin POWERLED.func_state_1_m0_0_o3[0]/I[0]
    instance   POWERLED.func_state_1_m0_0_o3[0] (cell or)
    output pin POWERLED.func_state_1_m0_0_o3[0]/OUT
    net        N_136
    input  pin POWERLED.func_state_1_m0_0[0]/I[0]
    instance   POWERLED.func_state_1_m0_0[0] (cell or)
    output pin POWERLED.func_state_1_m0_0[0]/OUT
    net        POWERLED.func_state_1_m0[0]
    input  pin POWERLED.func_state_1_m2[0]/A[0]
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_294
    input  pin POWERLED.un1_func_state25_4_i_o2/I[0]
    instance   POWERLED.un1_func_state25_4_i_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o2/OUT
    net        N_179
    input  pin POWERLED.N_179_i/I[0]
    instance   POWERLED.N_179_i (cell inv)
    output pin POWERLED.N_179_i/OUT[0]
    net        N_179_i_1
    input  pin POWERLED.un1_func_state25_4_i_a2/I[1]
    instance   POWERLED.un1_func_state25_4_i_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2/OUT
    net        N_301
    input  pin POWERLED.un1_func_state25_4_i_o3_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_o3_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_0/OUT
    net        N_134_N
    input  pin POWERLED.un1_func_state25_4_i_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_114_f0
    input  pin POWERLED.N_114_f0_i/I[0]
    instance   POWERLED.N_114_f0_i (cell inv)
    output pin POWERLED.N_114_f0_i/OUT[0]
    net        N_114_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_10/SEL
    instance   POWERLED.count_clk_fb_10 (cell mux)
    output pin POWERLED.count_clk_fb_10/OUT[0]
    net        POWERLED.count_clk_fb_10
    input  pin POWERLED.count_clk_latmux_10/B[0]
    instance   POWERLED.count_clk_latmux_10 (cell mux)
    output pin POWERLED.count_clk_latmux_10/OUT[0]
    net        POWERLED.count_clk[14]
    input  pin POWERLED.un2_count_clk_17_0_o2_5/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2_5 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2_5/OUT
    net        N_158
    input  pin POWERLED.un2_count_clk_17_0_o2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2_1 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2_1/OUT
    net        N_163
    input  pin POWERLED.un2_count_clk_17_0_o2/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2/OUT
    net        N_176
    input  pin POWERLED.un2_count_clk_17_0_o3_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_o3_0 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o3_0/OUT
    net        N_192
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net N_336</font>
99) instance POWERLED.un2_count_clk_17_0_a2 (in view: work.TOP(bdf_type)), output net N_336 (in view: work.TOP(bdf_type))
    net        N_336
    input  pin POWERLED.un2_count_clk_17_0_a3/I[0]
    instance   POWERLED.un2_count_clk_17_0_a3 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a3/OUT
    net        N_267
    input  pin POWERLED.un2_count_clk_17_0/I[2]
    instance   POWERLED.un2_count_clk_17_0 (cell or)
    output pin POWERLED.un2_count_clk_17_0/OUT
    net        POWERLED.un2_count_clk_17_0
    input  pin POWERLED.un2_count_clk_17_0_i/I[0]
    instance   POWERLED.un2_count_clk_17_0_i (cell inv)
    output pin POWERLED.un2_count_clk_17_0_i/OUT[0]
    net        POWERLED.un2_count_clk_17_0_i_3
    input  pin POWERLED.un1_dutycycle_172/D1[0]
    instance   POWERLED.un1_dutycycle_172 (cell primux)
    output pin POWERLED.un1_dutycycle_172/OUT[0]
    net        POWERLED.un1_dutycycle_172
    input  pin POWERLED.un1_clk_100khz_52_and_i_m2/A[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_52_and_i_m2/OUT[0]
    net        N_225
    input  pin POWERLED.N_225_i/I[0]
    instance   POWERLED.N_225_i (cell inv)
    output pin POWERLED.N_225_i/OUT[0]
    net        N_225_i_1
    input  pin POWERLED.un1_clk_100khz_52_and_i_0/I[2]
    instance   POWERLED.un1_clk_100khz_52_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i_0/OUT
    net        N_80_f0
    input  pin POWERLED.N_80_f0_i/I[0]
    instance   POWERLED.N_80_f0_i (cell inv)
    output pin POWERLED.N_80_f0_i/OUT[0]
    net        N_80_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.func_state_1_m2s2_i_a2/I[1]
    instance   POWERLED.func_state_1_m2s2_i_a2 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_a2/OUT
    net        N_368
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2_0/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2_0 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2_0/OUT
    net        N_369
    input  pin POWERLED.un1_clk_100khz_51_and_i_a3_0/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_a3_0 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a3_0/OUT
    net        N_280
    input  pin POWERLED.un1_clk_100khz_51_and_i_0/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0/OUT
    net        N_82_f0
    input  pin POWERLED.N_82_f0_i/I[0]
    instance   POWERLED.N_82_f0_i (cell inv)
    output pin POWERLED.N_82_f0_i/OUT[0]
    net        N_82_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_2[6]
    input  pin POWERLED.un2_count_clk_17_0_a2_0/I[1]
    instance   POWERLED.un2_count_clk_17_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_0/OUT
    net        N_342
    input  pin POWERLED.un1_dutycycle_71_0_a2/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a2 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a2/OUT
    net        N_345
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_287_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_341
    input  pin POWERLED.func_state_1_m0_0_a2[0]/I[1]
    instance   POWERLED.func_state_1_m0_0_a2[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a2[0]/OUT
    net        N_307
    input  pin POWERLED.func_state_1_m0_0_o3[0]/I[0]
    instance   POWERLED.func_state_1_m0_0_o3[0] (cell or)
    output pin POWERLED.func_state_1_m0_0_o3[0]/OUT
    net        N_136
    input  pin POWERLED.func_state_1_m0_0[0]/I[0]
    instance   POWERLED.func_state_1_m0_0[0] (cell or)
    output pin POWERLED.func_state_1_m0_0[0]/OUT
    net        POWERLED.func_state_1_m0[0]
    input  pin POWERLED.func_state_1_m2[0]/A[0]
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a3_2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_2/OUT
    net        N_294
    input  pin POWERLED.un1_func_state25_4_i_o2/I[0]
    instance   POWERLED.un1_func_state25_4_i_o2 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o2/OUT
    net        N_179
    input  pin POWERLED.N_179_i/I[0]
    instance   POWERLED.N_179_i (cell inv)
    output pin POWERLED.N_179_i/OUT[0]
    net        N_179_i_1
    input  pin POWERLED.un1_func_state25_4_i_a2/I[1]
    instance   POWERLED.un1_func_state25_4_i_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2/OUT
    net        N_301
    input  pin POWERLED.un1_func_state25_4_i_o3_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_o3_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_0/OUT
    net        N_134_N
    input  pin POWERLED.un1_func_state25_4_i_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_114_f0
    input  pin POWERLED.N_114_f0_i/I[0]
    instance   POWERLED.N_114_f0_i (cell inv)
    output pin POWERLED.N_114_f0_i/OUT[0]
    net        N_114_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_10/SEL
    instance   POWERLED.count_clk_fb_10 (cell mux)
    output pin POWERLED.count_clk_fb_10/OUT[0]
    net        POWERLED.count_clk_fb_10
    input  pin POWERLED.count_clk_latmux_10/B[0]
    instance   POWERLED.count_clk_latmux_10 (cell mux)
    output pin POWERLED.count_clk_latmux_10/OUT[0]
    net        POWERLED.count_clk[14]
    input  pin POWERLED.un2_count_clk_17_0_o2_5/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2_5 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2_5/OUT
    net        N_158
    input  pin POWERLED.un2_count_clk_17_0_o2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2_1 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2_1/OUT
    net        N_163
    input  pin POWERLED.un2_count_clk_17_0_o2/I[0]
    instance   POWERLED.un2_count_clk_17_0_o2 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o2/OUT
    net        N_176
    input  pin POWERLED.un2_count_clk_17_0_o3_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_o3_0 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o3_0/OUT
    net        N_192
    input  pin POWERLED.N_192_i/I[0]
    instance   POWERLED.N_192_i (cell inv)
    output pin POWERLED.N_192_i/OUT[0]
    net        N_192_i_1
    input  pin POWERLED.un1_clk_100khz_40_and_i_a2_1/I[1]
    instance   POWERLED.un1_clk_100khz_40_and_i_a2_1 (cell and)
    output pin POWERLED.un1_clk_100khz_40_and_i_a2_1/OUT
    net        N_300_N
    input  pin POWERLED.un1_clk_100khz_33_and_i_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_33_and_i_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_33_and_i_o2_0/OUT
    net        N_143_N
    input  pin POWERLED.N_143_N_i/I[0]
    instance   POWERLED.N_143_N_i (cell inv)
    output pin POWERLED.N_143_N_i/OUT[0]
    net        N_143_N_i
    input  pin POWERLED.un1_clk_100khz_33_and_i_0/I[0]
    instance   POWERLED.un1_clk_100khz_33_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_33_and_i_0/OUT
    net        N_100_f0
    input  pin POWERLED.N_100_f0_i/I[0]
    instance   POWERLED.N_100_f0_i (cell inv)
    output pin POWERLED.N_100_f0_i/OUT[0]
    net        N_100_f0_i
    input  pin POWERLED.dutycycle_eena_4/I[1]
    instance   POWERLED.dutycycle_eena_4 (cell or)
    output pin POWERLED.dutycycle_eena_4/OUT
    net        POWERLED.dutycycle_eena_4
    input  pin POWERLED.dutycycle_en_4/I[0]
    instance   POWERLED.dutycycle_en_4 (cell and)
    output pin POWERLED.dutycycle_en_4/OUT
    net        POWERLED.dutycycle_en_4
    input  pin POWERLED.dutycycle_fb_4/SEL
    instance   POWERLED.dutycycle_fb_4 (cell mux)
    output pin POWERLED.dutycycle_fb_4/OUT[0]
    net        POWERLED.dutycycle_fb_4
    input  pin POWERLED.dutycycle_latmux_4/B[0]
    instance   POWERLED.dutycycle_latmux_4 (cell mux)
    output pin POWERLED.dutycycle_latmux_4/OUT[0]
    net        POWERLED.dutycycle[10]
    input  pin POWERLED.dutycycle_i[10]/I[0]
    instance   POWERLED.dutycycle_i[10] (cell inv)
    output pin POWERLED.dutycycle_i[10]/OUT[0]
    net        POWERLED.dutycycle_i_2[10]
    input  pin POWERLED.un2_count_clk_17_0_a2_3/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_3 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_3/OUT
    net        N_328
    input  pin POWERLED.un2_count_clk_17_0_a2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_1/OUT
    net        N_333
    input  pin POWERLED.un2_count_clk_17_0_a2/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2/OUT
    net        N_336
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net N_342</font>
100) instance POWERLED.un2_count_clk_17_0_a2_0 (in view: work.TOP(bdf_type)), output net N_342 (in view: work.TOP(bdf_type))
    net        N_342
    input  pin POWERLED.un2_count_clk_17_0_a3/I[1]
    instance   POWERLED.un2_count_clk_17_0_a3 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a3/OUT
    net        N_267
    input  pin POWERLED.un2_count_clk_17_0/I[2]
    instance   POWERLED.un2_count_clk_17_0 (cell or)
    output pin POWERLED.un2_count_clk_17_0/OUT
    net        POWERLED.un2_count_clk_17_0
    input  pin POWERLED.un2_count_clk_17_0_i/I[0]
    instance   POWERLED.un2_count_clk_17_0_i (cell inv)
    output pin POWERLED.un2_count_clk_17_0_i/OUT[0]
    net        POWERLED.un2_count_clk_17_0_i_3
    input  pin POWERLED.un1_dutycycle_172/D1[0]
    instance   POWERLED.un1_dutycycle_172 (cell primux)
    output pin POWERLED.un1_dutycycle_172/OUT[0]
    net        POWERLED.un1_dutycycle_172
    input  pin POWERLED.un1_clk_100khz_52_and_i_m2/A[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_52_and_i_m2/OUT[0]
    net        N_225
    input  pin POWERLED.N_225_i/I[0]
    instance   POWERLED.N_225_i (cell inv)
    output pin POWERLED.N_225_i/OUT[0]
    net        N_225_i_1
    input  pin POWERLED.un1_clk_100khz_52_and_i_0/I[2]
    instance   POWERLED.un1_clk_100khz_52_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i_0/OUT
    net        N_80_f0
    input  pin POWERLED.N_80_f0_i/I[0]
    instance   POWERLED.N_80_f0_i (cell inv)
    output pin POWERLED.N_80_f0_i/OUT[0]
    net        N_80_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.func_state_1_m2s2_i_a2/I[1]
    instance   POWERLED.func_state_1_m2s2_i_a2 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_a2/OUT
    net        N_368
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2_0/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2_0 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2_0/OUT
    net        N_369
    input  pin POWERLED.un1_clk_100khz_51_and_i_a3_0/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_a3_0 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a3_0/OUT
    net        N_280
    input  pin POWERLED.un1_clk_100khz_51_and_i_0/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0/OUT
    net        N_82_f0
    input  pin POWERLED.N_82_f0_i/I[0]
    instance   POWERLED.N_82_f0_i (cell inv)
    output pin POWERLED.N_82_f0_i/OUT[0]
    net        N_82_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_2[6]
    input  pin POWERLED.un2_count_clk_17_0_a2_0/I[1]
    instance   POWERLED.un2_count_clk_17_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_0/OUT
    net        N_342
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle[3]</font>
101) instance POWERLED.dutycycle_latmux_8 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[3] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:84:3:84:5:@W:BN137:@XP_MSG">powerled.vhd(84)</a><!@TM:1654588805> | Found combinational loop during mapping at net N_369</font>
102) instance POWERLED.dutycycle_0_sqmuxa_i_i_a2_0 (in view: work.TOP(bdf_type)), output net N_369 (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:BN137:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Found combinational loop during mapping at net N_171</font>
103) instance POWERLED.un1_clk_100khz_26_and_i_o3 (in view: work.TOP(bdf_type)), output net N_171 (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle[2]</font>
104) instance POWERLED.dutycycle_latmux_1 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[2] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle[4]</font>
105) instance POWERLED.dutycycle_latmux_6 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[4] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle[7]</font>
106) instance POWERLED.dutycycle_latmux_5 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[7] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_off[0]</font>
107) instance POWERLED.count_off_latmux_5 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[0] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_off[1]</font>
108) instance POWERLED.count_off_latmux_6 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[1] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_off[2]</font>
109) instance POWERLED.count_off_latmux_7 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[2] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_off[3]</font>
110) instance POWERLED.count_off_latmux_8 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[3] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_off[4]</font>
111) instance POWERLED.count_off_latmux_9 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[4] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_off[5]</font>
112) instance POWERLED.count_off_latmux_10 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[5] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_off[6]</font>
113) instance POWERLED.count_off_latmux_11 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[6] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_off[7]</font>
114) instance POWERLED.count_off_latmux_12 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[7] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_off[8]</font>
115) instance POWERLED.count_off_latmux_13 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[8] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_off[9]</font>
116) instance POWERLED.count_off_latmux_14 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[9] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_off[10]</font>
117) instance POWERLED.count_off_latmux (in view: work.TOP(bdf_type)), output net POWERLED.count_off[10] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_off[11]</font>
118) instance POWERLED.count_off_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[11] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_off[12]</font>
119) instance POWERLED.count_off_latmux_1 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[12] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_off[13]</font>
120) instance POWERLED.count_off_latmux_2 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[13] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_off[14]</font>
121) instance POWERLED.count_off_latmux_3 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[14] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_off[15]</font>
122) instance POWERLED.count_off_latmux_4 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[15] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk[10]</font>
123) instance POWERLED.count_clk_latmux_14 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[10] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk[11]</font>
124) instance POWERLED.count_clk_latmux_13 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[11] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk[12]</font>
125) instance POWERLED.count_clk_latmux_12 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[12] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk[13]</font>
126) instance POWERLED.count_clk_latmux_11 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[13] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk[14]</font>
127) instance POWERLED.count_clk_latmux_10 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[14] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk[15]</font>
128) instance POWERLED.count_clk_latmux_9 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[15] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle[10]</font>
129) instance POWERLED.dutycycle_latmux_4 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[10] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle[8]</font>
130) instance POWERLED.dutycycle_latmux_3 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[8] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle[9]</font>
131) instance POWERLED.dutycycle_latmux_2 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[9] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle[11]</font>
132) instance POWERLED.dutycycle_latmux_7 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[11] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle[12]</font>
133) instance POWERLED.dutycycle_latmux_9 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[12] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle[13]</font>
134) instance POWERLED.dutycycle_latmux_10 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[13] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:BN137:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle_i_2[14]</font>
135) instance POWERLED.dutycycle_i[14] (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle_i_2[14] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle[14]</font>
136) instance POWERLED.dutycycle_latmux_11 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[14] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:BN137:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle_i_2[15]</font>
137) instance POWERLED.dutycycle_i[15] (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle_i_2[15] (in view: work.TOP(bdf_type))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:BN137:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle[15]</font>
138) instance POWERLED.dutycycle_latmux_12 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[15] (in view: work.TOP(bdf_type))
End of loops

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 144MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 144MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 144MB peak: 145MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 143MB peak: 145MB)


Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 143MB peak: 145MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 156MB peak: 158MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		   -13.68ns		 910 /       218
   2		0h:00m:04s		   -13.68ns		 904 /       218
   3		0h:00m:04s		   -13.24ns		 905 /       218
   4		0h:00m:04s		   -13.24ns		 905 /       218
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@N:FX271:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Replicating instance RSMRST_PWRGD.RSMRSTn_2 (in view: work.TOP(bdf_type)) with 11 loads 1 time to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@N:FX271:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Replicating instance COUNTER.tmp_0 (in view: work.TOP(bdf_type)) with 37 loads 2 times to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:137:3:137:7:@N:FX271:@XP_MSG">powerled.vhd(137)</a><!@TM:1654588805> | Replicating instance POWERLED.curr_state_3_i_m2[0] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@N:FX271:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Replicating instance POWERLED.g0_2 (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@N:FX271:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Replicating instance POWERLED.count_off_1[5] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@N:FX271:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Replicating instance POWERLED.count_off_1[1] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@N:FX271:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Replicating instance POWERLED.count_off_1[4] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@N:FX271:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Replicating instance POWERLED.count_off_1[13] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@N:FX271:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Replicating instance POWERLED.count_off_1[12] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@N:FX271:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Replicating instance POWERLED.count_off_1[2] (in view: work.TOP(bdf_type)) with 3 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@N:FX271:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Replicating instance POWERLED.count_off_1[10] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@N:FX271:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Replicating instance POWERLED.count_off_1[14] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@N:FX271:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Replicating instance POWERLED.count_off_1[7] (in view: work.TOP(bdf_type)) with 3 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@N:FX271:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Replicating instance POWERLED.count_off_1[6] (in view: work.TOP(bdf_type)) with 3 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@N:FX271:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Replicating instance POWERLED.count_off_1[3] (in view: work.TOP(bdf_type)) with 3 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@N:FX271:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Replicating instance POWERLED.count_off_1[9] (in view: work.TOP(bdf_type)) with 3 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@N:FX271:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Replicating instance POWERLED.count_off_1[11] (in view: work.TOP(bdf_type)) with 3 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@N:FX271:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Replicating instance POWERLED.count_off_1[0] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@N:FX271:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Replicating instance POWERLED.count_off_1[15] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
@N:<a href="@N:FX271:@XP_HELP">FX271</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@N:FX271:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Replicating instance POWERLED.count_off_1[8] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 21 LUTs via timing driven replication

   5		0h:00m:04s		   -11.47ns		 940 /       221
   6		0h:00m:04s		   -11.36ns		 940 /       221


   7		0h:00m:05s		   -10.79ns		 939 /       221
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd:1:1:1:3:@W:FX689:@XP_MSG">std.vhd(1)</a><!@TM:1654588805> | Unbuffered I/O false which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:150:9:150:30:@W:FX689:@XP_MSG">powerled.vhd(150)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un85_clk_100khz_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.un4_counter_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.un4_counter_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.un4_counter_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.un4_counter_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.un4_counter_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.un4_counter_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.un4_counter_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_16_0_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_15_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_16_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_17_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_18_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_19_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_20_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_21_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_22_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_23_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_24_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_25_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_26_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_27_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_28_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_29_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_30_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.g1_1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.g0_1_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:29:27:29:101:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(29)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd:1:1:1:3:@W:FX689:@XP_MSG">std.vhd(1)</a><!@TM:1654588805> | Unbuffered I/O true which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:90:8:90:23:@W:FX689:@XP_MSG">powerled.vhd(90)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.func_state_0_sqmuxa_0_o2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:101:9:101:23:@W:FX689:@XP_MSG">pch_pwrok.vhd(101)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.curr_state_0_sqmuxa_0_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:98:3:98:7:@W:FX689:@XP_MSG">pch_pwrok.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un1_curr_state10_i_a3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_a3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:78:24:78:66:@W:FX689:@XP_MSG">pch_pwrok.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un1_pch_pwrok which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.N_9_i which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:414:16:414:61:@W:FX689:@XP_MSG">top.vhd(414)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.VCCST_PWRGD which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654588805> | Unbuffered I/O HDA_STRAP.m4 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:414:16:414:61:@W:FX689:@XP_MSG">top.vhd(414)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.VCCST_PWRGD which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:426:20:426:46:@W:FX689:@XP_MSG">top.vhd(426)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.VCCST_EN_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.func_state_1[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.func_state_1[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654588805> | Unbuffered I/O POWERLED.g2_0_0 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_clk_100khz_48_and_i_o2_3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_0[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_1_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:44:22:44:56:@W:FX689:@XP_MSG">vpp_vddq.vhd(44)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.func_state_1_ss0_i_0_x2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un2_vpp_en_0_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:64:10:64:46:@W:FX689:@XP_MSG">vpp_vddq.vhd(64)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.delayed_vddq_pwrgd_0_sqmuxa_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654588805> | Unbuffered I/O HDA_STRAP.m14_bm which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:90:8:90:23:@W:FX689:@XP_MSG">powerled.vhd(90)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.func_state_0_sqmuxa_0_o2_x1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle_1_0_iv_i[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.g0_7 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.g0_8 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a3[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.func_state_1_m0_0_a2_0[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_clk_100khz_48_and_i_o2_3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle_eena_3_0_0_sx which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_func_state25_4_i_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.N_209_i which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.g0_9 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.func_state_1_m0_0_a2_1[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_clk_100khz_26_and_i_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_clk_100khz_48_and_i_a2_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_off_0_sqmuxa_4_i_a3_0_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:29:27:29:101:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(29)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654588805> | Unbuffered I/O SLP_SUSn_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:44:3:44:7:@W:FX689:@XP_MSG">dsw_pwrok.vhd(44)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_curr_state_0_sqmuxa which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:44:3:44:7:@W:FX689:@XP_MSG">dsw_pwrok.vhd(44)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.curr_state_7_1_0_.m4 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:44:3:44:7:@W:FX689:@XP_MSG">dsw_pwrok.vhd(44)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.curr_state_7_1_0_.m6 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:47:9:47:20:@W:FX689:@XP_MSG">dsw_pwrok.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.DSW_PWROK_0_sqmuxa which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:44:3:44:7:@W:FX689:@XP_MSG">dsw_pwrok.vhd(44)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_curr_state10 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.slp_s3n_signal_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:29:27:29:101:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(29)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:29:27:29:101:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(29)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:29:27:29:101:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(29)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:29:27:29:101:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(29)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.slp_s3n_signal_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.delayed_vddq_ok_en which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.delayed_vddq_ok_e which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:99:3:99:7:@W:FX689:@XP_MSG">vpp_vddq.vhd(99)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.m4_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:99:3:99:7:@W:FX689:@XP_MSG">vpp_vddq.vhd(99)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:64:10:64:46:@W:FX689:@XP_MSG">vpp_vddq.vhd(64)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.delayed_vddq_pwrgd_0_sqmuxa_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:44:22:44:56:@W:FX689:@XP_MSG">vpp_vddq.vhd(44)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:44:22:44:56:@W:FX689:@XP_MSG">vpp_vddq.vhd(44)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un2_vpp_en_0_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.tmp_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.g0_i_a3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_clk_100khz_2_i which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_latmux_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_latmux_1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_latmux_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_latmux_3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_latmux_4 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_latmux_5 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_latmux_6 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_latmux_7 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_latmux_8 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_latmux_9 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.N_209_i which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.curr_state_2_latmux_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_latmux which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.curr_state_latmux which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_latmux_10 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_latmux_11 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_latmux_12 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_latmux_13 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_latmux_14 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_0_sqmuxa_i which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:160:4:160:18:@W:FX689:@XP_MSG">powerled.vhd(160)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.pwm_out_1_sqmuxa which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.curr_state_latmux which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.curr_state_latmux_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.curr_state_2_latmux which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654588805> | Unbuffered I/O POWERLED.G_9 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.tmp_mx which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:119:4:119:20:@W:FX689:@XP_MSG">pch_pwrok.vhd(119)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd:1:1:1:3:@W:FX689:@XP_MSG">std.vhd(1)</a><!@TM:1654588805> | Unbuffered I/O false which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:150:9:150:30:@W:FX689:@XP_MSG">powerled.vhd(150)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un85_clk_100khz_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.un4_counter_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.un4_counter_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.un4_counter_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.un4_counter_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.un4_counter_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.un4_counter_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.un4_counter_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_16_0_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_15_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_16_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_17_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_18_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_19_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_20_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_21_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_22_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_23_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_24_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_25_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_26_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_27_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_28_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_29_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_30_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.g1_1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.g0_1_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:90:8:90:23:@W:FX689:@XP_MSG">powerled.vhd(90)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.func_state_0_sqmuxa_0_o2_x1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_off_0_sqmuxa_4_i_a2_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:90:8:90:23:@W:FX689:@XP_MSG">powerled.vhd(90)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.func_state_0_sqmuxa_0_o2_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_a2_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle_m1_e which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_m1_0_a2_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:421:19:421:45:@W:FX689:@XP_MSG">top.vhd(421)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.slp_s3n_signal_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.slp_s3n_signal_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:90:8:90:23:@W:FX689:@XP_MSG">powerled.vhd(90)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.func_state_0_sqmuxa_0_o2_x1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_off_0_sqmuxa_4_i_a2_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.g1_1_x0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:90:8:90:23:@W:FX689:@XP_MSG">powerled.vhd(90)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.func_state_0_sqmuxa_0_o2_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_a2_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.g0_9 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle_m1_e which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_clk_100khz_48_and_i_a2_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_m1_0_a2_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:426:20:426:46:@W:FX689:@XP_MSG">top.vhd(426)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.VCCST_EN_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:29:27:29:101:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(29)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654588805> | Unbuffered I/O SLP_SUSn_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.curr_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.curr_state[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[27] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[28] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[29] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[30] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[31] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[16] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[17] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[18] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[19] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[20] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[21] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[22] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[23] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[24] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[25] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[26] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[16] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[17] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.curr_state[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.curr_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.curr_state[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.HDA_SDO_ATP which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.curr_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.curr_state[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.DSW_PWROK which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.curr_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.curr_state[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.count[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.count[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.count[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.count[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.count[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.count[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.count[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.count[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.count[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.count[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.count[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.count[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.count[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.count[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.count[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.count[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.count[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.count[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.count[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.count[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.count[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.count[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.count[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.count[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.count[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.count[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.count[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.count[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.count[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.count[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.count[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.count[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.tmp_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.curr_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.curr_state[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.curr_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.count[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.curr_state_2[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.curr_state_2[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.count[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.count[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.count[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.count[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.count[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.count[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.count[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.count[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.count[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.count[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.count[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.count[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.count[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.count[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count_2[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count_2[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count_2[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.delayed_vccin_ok which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.count[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count_2[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count_2[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count_2[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count_2[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count_2[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count_2[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count_2[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count_2[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count_2[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count_2[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.delayed_vddq_ok which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count_2[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count_2[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count_2[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_clk[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_clk[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_clk[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_clk[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_clk[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_clk[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_clk[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_clk[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_clk[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_clk[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_clk[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_clk[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_clk[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_clk[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_clk[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.func_state[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.func_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_clk[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_off[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_off[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_off[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_off[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_off[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_off[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_off[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_off[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_off[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_off[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_off[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_off[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_off[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_off[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.pwm_out which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_off[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_off[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.delayed_vddq_pwrgd which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2_fast which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.tmp_0_fast which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.tmp_0_rep1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:78:24:78:66:@W:FX689:@XP_MSG">pch_pwrok.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un1_pch_pwrok which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.N_9_i which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:414:16:414:61:@W:FX689:@XP_MSG">top.vhd(414)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.VCCST_PWRGD which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654588805> | Unbuffered I/O HDA_STRAP.m4 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_off_0_sqmuxa_4_i_a2_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:90:8:90:23:@W:FX689:@XP_MSG">powerled.vhd(90)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.func_state_0_sqmuxa_0_o2_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_a2_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle_m1_e which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.slp_s3n_signal_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.DSW_PWROK which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.g0_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.HDA_SDO_ATP which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd:1:1:1:3:@W:FX689:@XP_MSG">std.vhd(1)</a><!@TM:1654588805> | Unbuffered I/O false which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:150:9:150:30:@W:FX689:@XP_MSG">powerled.vhd(150)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un85_clk_100khz_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.un4_counter_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.un4_counter_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.un4_counter_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.un4_counter_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.un4_counter_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.un4_counter_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.un4_counter_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_16_0_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_15_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_16_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_17_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_18_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_19_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_20_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_21_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_22_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_23_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_24_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_25_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_26_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_27_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_28_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_29_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_30_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.g1_1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.g0_1_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:29:27:29:101:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(29)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd:1:1:1:3:@W:FX689:@XP_MSG">std.vhd(1)</a><!@TM:1654588805> | Unbuffered I/O true which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:90:8:90:23:@W:FX689:@XP_MSG">powerled.vhd(90)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.func_state_0_sqmuxa_0_o2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:101:9:101:23:@W:FX689:@XP_MSG">pch_pwrok.vhd(101)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.curr_state_0_sqmuxa_0_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:98:3:98:7:@W:FX689:@XP_MSG">pch_pwrok.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.curr_state_7_1_0_.m6_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un1_curr_state10_i_a3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un1_count_1_sqmuxa_0_a3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:78:24:78:66:@W:FX689:@XP_MSG">pch_pwrok.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un1_pch_pwrok which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.N_9_i which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:414:16:414:61:@W:FX689:@XP_MSG">top.vhd(414)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.VCCST_PWRGD which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654588805> | Unbuffered I/O HDA_STRAP.m4 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:414:16:414:61:@W:FX689:@XP_MSG">top.vhd(414)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.VCCST_PWRGD which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:426:20:426:46:@W:FX689:@XP_MSG">top.vhd(426)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.VCCST_EN_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.func_state_1[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.func_state_1[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654588805> | Unbuffered I/O POWERLED.g2_0_0 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_clk_100khz_48_and_i_o2_3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_0[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_1_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:44:22:44:56:@W:FX689:@XP_MSG">vpp_vddq.vhd(44)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.func_state_1_ss0_i_0_x2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un2_vpp_en_0_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:64:10:64:46:@W:FX689:@XP_MSG">vpp_vddq.vhd(64)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.delayed_vddq_pwrgd_0_sqmuxa_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654588805> | Unbuffered I/O HDA_STRAP.m14_bm which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:90:8:90:23:@W:FX689:@XP_MSG">powerled.vhd(90)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.func_state_0_sqmuxa_0_o2_x1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle_1_0_iv_i[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.g0_7 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.g0_8 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a3[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.func_state_1_m0_0_a2_0[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_clk_100khz_48_and_i_o2_3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle_eena_3_0_0_sx which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_func_state25_4_i_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.N_209_i which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.g0_9 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.func_state_1_m0_0_a2_1[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_clk_100khz_26_and_i_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_clk_100khz_48_and_i_a2_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_off_0_sqmuxa_4_i_a3_0_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:29:27:29:101:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(29)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654588805> | Unbuffered I/O SLP_SUSn_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:44:3:44:7:@W:FX689:@XP_MSG">dsw_pwrok.vhd(44)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_curr_state_0_sqmuxa which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:44:3:44:7:@W:FX689:@XP_MSG">dsw_pwrok.vhd(44)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.curr_state_7_1_0_.m4 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:44:3:44:7:@W:FX689:@XP_MSG">dsw_pwrok.vhd(44)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.curr_state_7_1_0_.m6 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:47:9:47:20:@W:FX689:@XP_MSG">dsw_pwrok.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.DSW_PWROK_0_sqmuxa which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:44:3:44:7:@W:FX689:@XP_MSG">dsw_pwrok.vhd(44)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_curr_state10 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.slp_s3n_signal_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:29:27:29:101:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(29)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:29:27:29:101:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(29)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:29:27:29:101:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(29)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:29:27:29:101:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(29)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.slp_s3n_signal_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.delayed_vddq_ok_en which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.delayed_vddq_ok_e which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:99:3:99:7:@W:FX689:@XP_MSG">vpp_vddq.vhd(99)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.m4_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:99:3:99:7:@W:FX689:@XP_MSG">vpp_vddq.vhd(99)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.m6_i_a2_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:64:10:64:46:@W:FX689:@XP_MSG">vpp_vddq.vhd(64)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.delayed_vddq_pwrgd_0_sqmuxa_0_a2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:44:22:44:56:@W:FX689:@XP_MSG">vpp_vddq.vhd(44)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:44:22:44:56:@W:FX689:@XP_MSG">vpp_vddq.vhd(44)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un2_vpp_en_0_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.tmp_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.g0_i_a3_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_clk_100khz_2_i which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_latmux_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_latmux_1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_latmux_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_latmux_3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_latmux_4 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_latmux_5 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_latmux_6 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_latmux_7 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_latmux_8 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_latmux_9 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.N_209_i which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.curr_state_2_latmux_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_latmux which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.curr_state_latmux which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_latmux_10 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_latmux_11 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_latmux_12 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_latmux_13 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_latmux_14 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_0_sqmuxa_i which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:160:4:160:18:@W:FX689:@XP_MSG">powerled.vhd(160)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.pwm_out_1_sqmuxa which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.curr_state_latmux which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.curr_state_latmux_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.curr_state_2_latmux which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654588805> | Unbuffered I/O POWERLED.G_9 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.tmp_mx which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:119:4:119:20:@W:FX689:@XP_MSG">pch_pwrok.vhd(119)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_a3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd:1:1:1:3:@W:FX689:@XP_MSG">std.vhd(1)</a><!@TM:1654588805> | Unbuffered I/O false which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:150:9:150:30:@W:FX689:@XP_MSG">powerled.vhd(150)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un85_clk_100khz_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.un4_counter_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.un4_counter_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.un4_counter_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.un4_counter_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.un4_counter_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.un4_counter_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:48:8:48:21:@W:FX689:@XP_MSG">counter.vhd(48)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.un4_counter_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_53_cry_16_0_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:57:15:57:24:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(57)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:114:15:114:24:@W:FX689:@XP_MSG">pch_pwrok.vhd(114)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:62:20:62:29:@W:FX689:@XP_MSG">dsw_pwrok.vhd(62)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:40:15:40:24:@W:FX689:@XP_MSG">hda_strap.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_15_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_16_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_17_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_18_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_19_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_20_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_21_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_22_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_23_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_24_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_25_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_26_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_27_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_28_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_29_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:47:15:47:26:@W:FX689:@XP_MSG">counter.vhd(47)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter_1_cry_30_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:FX689:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:78:15:78:24:@W:FX689:@XP_MSG">vpp_vddq.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.un1_count_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:46:21:46:34:@W:FX689:@XP_MSG">powerled.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_2_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_9_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:74:21:74:34:@W:FX689:@XP_MSG">powerled.vhd(74)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un3_count_off_1_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_1_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_2_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_3_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_4_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_5_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_6_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_7_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_8_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_9_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_10_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_11_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_12_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_13_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:143:15:143:24:@W:FX689:@XP_MSG">powerled.vhd(143)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_cry_14_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_1_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_2_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_3_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_4_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_5_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_6_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_7_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_8_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_10_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_11_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_12_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_13_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_dutycycle_94_cry_14_s which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.g1_1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:49:@W:FX689:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.g0_1_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:90:8:90:23:@W:FX689:@XP_MSG">powerled.vhd(90)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.func_state_0_sqmuxa_0_o2_x1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_off_0_sqmuxa_4_i_a2_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:90:8:90:23:@W:FX689:@XP_MSG">powerled.vhd(90)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.func_state_0_sqmuxa_0_o2_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_a2_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle_m1_e which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_m1_0_a2_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:421:19:421:45:@W:FX689:@XP_MSG">top.vhd(421)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.slp_s3n_signal_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.slp_s3n_signal_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:90:8:90:23:@W:FX689:@XP_MSG">powerled.vhd(90)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.func_state_0_sqmuxa_0_o2_x1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_off_0_sqmuxa_4_i_a2_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.g1_1_x0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:90:8:90:23:@W:FX689:@XP_MSG">powerled.vhd(90)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.func_state_0_sqmuxa_0_o2_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_a2_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.g0_9 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle_m1_e which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_clk_100khz_48_and_i_a2_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_m1_0_a2_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:426:20:426:46:@W:FX689:@XP_MSG">top.vhd(426)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.VCCST_EN_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:29:27:29:101:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(29)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654588805> | Unbuffered I/O SLP_SUSn_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.curr_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.curr_state[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[27] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[28] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[29] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[30] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[31] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[16] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[17] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[18] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[19] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[20] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[21] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[22] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[23] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[24] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[25] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[26] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[16] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[17] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.curr_state[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.count[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.curr_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.curr_state[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.HDA_SDO_ATP which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.curr_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.curr_state[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.DSW_PWROK which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.curr_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.curr_state[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.count[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.count[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.count[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.count[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.count[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.count[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.count[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.count[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.count[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.count[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.count[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.count[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.count[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.count[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.count[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.count[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.count[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.count[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.count[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.count[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.count[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.count[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.count[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.count[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.count[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.count[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.count[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.count[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.count[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.count[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.count[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.count[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.tmp_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.curr_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.curr_state[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.curr_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.count[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.curr_state_2[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.curr_state_2[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.count[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.count[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.count[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.count[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.count[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.count[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.count[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.count[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.count[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.count[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.count[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.count[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.count[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.count[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count_2[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count_2[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count_2[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.delayed_vccin_ok which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:97:2:97:4:@W:FX689:@XP_MSG">pch_pwrok.vhd(97)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.count[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count_2[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count_2[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count_2[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count_2[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count_2[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count_2[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count_2[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count_2[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count_2[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count_2[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.delayed_vddq_ok which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count_2[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count_2[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:98:2:98:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(98)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.count_2[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_clk[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_clk[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_clk[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_clk[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_clk[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_clk[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_clk[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_clk[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_clk[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_clk[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_clk[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_clk[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_clk[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_clk[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_clk[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.func_state[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.func_state[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_clk[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_off[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_off[7] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_off[8] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_off[9] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_off[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_off[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_off[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_off[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_off[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_off[12] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_off[13] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_off[14] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_off[15] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_off[0] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.pwm_out which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_off[10] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.count_off[11] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[6] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[5] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[4] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[3] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[2] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.counter[1] which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:55:2:55:4:@W:FX689:@XP_MSG">vpp_vddq.vhd(55)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.delayed_vddq_pwrgd which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2_fast which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.tmp_0_fast which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd:46:3:46:5:@W:FX689:@XP_MSG">counter.vhd(46)</a><!@TM:1654588805> | Unbuffered I/O COUNTER.tmp_0_rep1 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd:78:24:78:66:@W:FX689:@XP_MSG">pch_pwrok.vhd(78)</a><!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.un1_pch_pwrok which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.N_9_i which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:414:16:414:61:@W:FX689:@XP_MSG">top.vhd(414)</a><!@TM:1654588805> | Unbuffered I/O VPP_VDDQ.VCCST_PWRGD which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654588805> | Unbuffered I/O HDA_STRAP.m4 which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd:40:2:40:4:@W:FX689:@XP_MSG">rsmrst_pwrgd.vhd(40)</a><!@TM:1654588805> | Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_o3 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_count_off_0_sqmuxa_4_i_a2_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_0_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:90:8:90:23:@W:FX689:@XP_MSG">powerled.vhd(90)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.func_state_0_sqmuxa_0_o2_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd:452:1:452:9:@W:FX689:@XP_MSG">top.vhd(452)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_a2_0 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:34:2:34:4:@W:FX689:@XP_MSG">powerled.vhd(34)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.dutycycle_m1_e which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <!@TM:1654588805> | Unbuffered I/O PCH_PWRGD.slp_s3n_signal_i which could cause problems in P&R </font> 
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd:43:2:43:4:@W:FX689:@XP_MSG">dsw_pwrok.vhd(43)</a><!@TM:1654588805> | Unbuffered I/O DSW_PWRGD.DSW_PWROK which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd:30:22:30:152:@W:FX689:@XP_MSG">vccin_en.vhd(30)</a><!@TM:1654588805> | Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:136:2:136:4:@W:FX689:@XP_MSG">powerled.vhd(136)</a><!@TM:1654588805> | Unbuffered I/O POWERLED.g0_2 which could cause problems in P&R </font>
<font color=#A52A2A>@W:<a href="@W:FX689:@XP_HELP">FX689</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd:24:2:24:4:@W:FX689:@XP_MSG">hda_strap.vhd(24)</a><!@TM:1654588805> | Unbuffered I/O HDA_STRAP.HDA_SDO_ATP which could cause problems in P&R </font>
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1654588805> | SB_GB inserted on the net N_27. 
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1654588805> | SB_GB inserted on the net N_579. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 173MB peak: 175MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 174MB peak: 175MB)

@N:<a href="@N:MT611:@XP_HELP">MT611</a> : <!@TM:1654588805> | Automatically generated clock counter_block|tmp_derived_clock is not used and is being removed 


@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 221 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
186 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance    
-------------------------------------------------------------------------------------------
<a href="@|S:FPGA_OSC@|E:PCH_PWRGD.count[15]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       FPGA_OSC            port                   221        PCH_PWRGD.count[15]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 146MB peak: 175MB)

Writing Analyst data base C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synwork\SBCTI22WORK3_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 172MB peak: 175MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1654588805> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1654588805> | Synopsys Constraint File capacitance units using default value of 1pF  
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1654588805> | Writing EDF file: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.edf 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 173MB peak: 176MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 171MB peak: 176MB)

Warning: Found 132 combinational loops!
         Loop details will only be printed for 100 loops.
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_0_sqmuxa_i</font> 
1) instance curr_state_RNIE5D5[0] (in view: work.powerled_block(netlist)), output net count_0_sqmuxa_i (in view: work.powerled_block(netlist))
    net        POWERLED.count_0_sqmuxa_i
    input  pin POWERLED.un1_count_cry_13_c_RNIUIJ7/I0
    instance   POWERLED.un1_count_cry_13_c_RNIUIJ7 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_13_c_RNIUIJ7/O
    net        POWERLED.un1_count_cry_13_c_RNIUIJ7
    input  pin POWERLED.count_RNI2P7O[14]/I1
    instance   POWERLED.count_RNI2P7O[14] (cell SB_LUT4)
    output pin POWERLED.count_RNI2P7O[14]/O
    net        POWERLED.count[14]
    input  pin POWERLED.count_RNI[15]/I0
    instance   POWERLED.count_RNI[15] (cell SB_LUT4)
    output pin POWERLED.count_RNI[15]/O
    net        POWERLED.count_RNI[15]
    input  pin POWERLED.curr_state_RNIE5D5[0]/I0
    instance   POWERLED.curr_state_RNIE5D5[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNIE5D5[0]/O
    net        POWERLED.count_0_sqmuxa_i
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count[14]</font> 
2) instance count_RNI2P7O[14] (in view: work.powerled_block(netlist)), output net count[14] (in view: work.powerled_block(netlist))
    net        POWERLED.count[14]
    input  pin POWERLED.un1_count_cry_13_c_RNIUIJ7/I1
    instance   POWERLED.un1_count_cry_13_c_RNIUIJ7 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_13_c_RNIUIJ7/O
    net        POWERLED.un1_count_cry_13_c_RNIUIJ7
    input  pin POWERLED.count_RNI2P7O[14]/I1
    instance   POWERLED.count_RNI2P7O[14] (cell SB_LUT4)
    output pin POWERLED.count_RNI2P7O[14]/O
    net        POWERLED.count[14]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count[13]</font> 
3) instance count_RNI0M6O[13] (in view: work.powerled_block(netlist)), output net count[13] (in view: work.powerled_block(netlist))
    net        POWERLED.count[13]
    input  pin POWERLED.un1_count_cry_12_c_RNITGI7/I1
    instance   POWERLED.un1_count_cry_12_c_RNITGI7 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_12_c_RNITGI7/O
    net        POWERLED.un1_count_cry_12_c_RNITGI7
    input  pin POWERLED.count_RNI0M6O[13]/I1
    instance   POWERLED.count_RNI0M6O[13] (cell SB_LUT4)
    output pin POWERLED.count_RNI0M6O[13]/O
    net        POWERLED.count[13]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count[12]</font> 
4) instance count_RNIUI5O[12] (in view: work.powerled_block(netlist)), output net count[12] (in view: work.powerled_block(netlist))
    net        POWERLED.count[12]
    input  pin POWERLED.un1_count_cry_11_c_RNISEH7/I1
    instance   POWERLED.un1_count_cry_11_c_RNISEH7 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_11_c_RNISEH7/O
    net        POWERLED.un1_count_cry_11_c_RNISEH7
    input  pin POWERLED.count_RNIUI5O[12]/I1
    instance   POWERLED.count_RNIUI5O[12] (cell SB_LUT4)
    output pin POWERLED.count_RNIUI5O[12]/O
    net        POWERLED.count[12]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count[11]</font> 
5) instance count_RNISF4O[11] (in view: work.powerled_block(netlist)), output net count[11] (in view: work.powerled_block(netlist))
    net        POWERLED.count[11]
    input  pin POWERLED.un1_count_cry_10_c_RNIRCG7/I1
    instance   POWERLED.un1_count_cry_10_c_RNIRCG7 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_10_c_RNIRCG7/O
    net        POWERLED.un1_count_cry_10_c_RNIRCG7
    input  pin POWERLED.count_RNISF4O[11]/I1
    instance   POWERLED.count_RNISF4O[11] (cell SB_LUT4)
    output pin POWERLED.count_RNISF4O[11]/O
    net        POWERLED.count[11]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count[10]</font> 
6) instance count_RNIJKSP[10] (in view: work.powerled_block(netlist)), output net count[10] (in view: work.powerled_block(netlist))
    net        POWERLED.count[10]
    input  pin POWERLED.un1_count_cry_9_c_RNIJI89/I1
    instance   POWERLED.un1_count_cry_9_c_RNIJI89 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_9_c_RNIJI89/O
    net        POWERLED.un1_count_cry_9_c_RNIJI89
    input  pin POWERLED.count_RNIJKSP[10]/I1
    instance   POWERLED.count_RNIJKSP[10] (cell SB_LUT4)
    output pin POWERLED.count_RNIJKSP[10]/O
    net        POWERLED.count[10]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count[9]</font> 
7) instance count_RNIA4NN[9] (in view: work.powerled_block(netlist)), output net count[9] (in view: work.powerled_block(netlist))
    net        POWERLED.count[9]
    input  pin POWERLED.un1_count_cry_8_c_RNIIG79/I1
    instance   POWERLED.un1_count_cry_8_c_RNIIG79 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_8_c_RNIIG79/O
    net        POWERLED.un1_count_cry_8_c_RNIIG79
    input  pin POWERLED.count_RNIA4NN[9]/I1
    instance   POWERLED.count_RNIA4NN[9] (cell SB_LUT4)
    output pin POWERLED.count_RNIA4NN[9]/O
    net        POWERLED.count[9]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count[8]</font> 
8) instance count_RNI81MN[8] (in view: work.powerled_block(netlist)), output net count[8] (in view: work.powerled_block(netlist))
    net        POWERLED.count[8]
    input  pin POWERLED.un1_count_cry_7_c_RNIHE69/I1
    instance   POWERLED.un1_count_cry_7_c_RNIHE69 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_7_c_RNIHE69/O
    net        POWERLED.un1_count_cry_7_c_RNIHE69
    input  pin POWERLED.count_RNI81MN[8]/I1
    instance   POWERLED.count_RNI81MN[8] (cell SB_LUT4)
    output pin POWERLED.count_RNI81MN[8]/O
    net        POWERLED.count[8]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count[7]</font> 
9) instance count_RNI6UKN[7] (in view: work.powerled_block(netlist)), output net count[7] (in view: work.powerled_block(netlist))
    net        POWERLED.count[7]
    input  pin POWERLED.un1_count_cry_6_c_RNIGC59/I1
    instance   POWERLED.un1_count_cry_6_c_RNIGC59 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_6_c_RNIGC59/O
    net        POWERLED.un1_count_cry_6_c_RNIGC59
    input  pin POWERLED.count_RNI6UKN[7]/I1
    instance   POWERLED.count_RNI6UKN[7] (cell SB_LUT4)
    output pin POWERLED.count_RNI6UKN[7]/O
    net        POWERLED.count[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count[6]</font> 
10) instance count_RNI4RJN[6] (in view: work.powerled_block(netlist)), output net count[6] (in view: work.powerled_block(netlist))
    net        POWERLED.count[6]
    input  pin POWERLED.un1_count_cry_5_c_RNIFA49/I1
    instance   POWERLED.un1_count_cry_5_c_RNIFA49 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_5_c_RNIFA49/O
    net        POWERLED.un1_count_cry_5_c_RNIFA49
    input  pin POWERLED.count_RNI4RJN[6]/I1
    instance   POWERLED.count_RNI4RJN[6] (cell SB_LUT4)
    output pin POWERLED.count_RNI4RJN[6]/O
    net        POWERLED.count[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count[5]</font> 
11) instance count_RNI2OIN[5] (in view: work.powerled_block(netlist)), output net count[5] (in view: work.powerled_block(netlist))
    net        POWERLED.count[5]
    input  pin POWERLED.un1_count_cry_4_c_RNIE839/I1
    instance   POWERLED.un1_count_cry_4_c_RNIE839 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_4_c_RNIE839/O
    net        POWERLED.un1_count_cry_4_c_RNIE839
    input  pin POWERLED.count_RNI2OIN[5]/I1
    instance   POWERLED.count_RNI2OIN[5] (cell SB_LUT4)
    output pin POWERLED.count_RNI2OIN[5]/O
    net        POWERLED.count[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count[4]</font> 
12) instance count_RNI0LHN[4] (in view: work.powerled_block(netlist)), output net count[4] (in view: work.powerled_block(netlist))
    net        POWERLED.count[4]
    input  pin POWERLED.un1_count_cry_3_c_RNID629/I1
    instance   POWERLED.un1_count_cry_3_c_RNID629 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_3_c_RNID629/O
    net        POWERLED.un1_count_cry_3_c_RNID629
    input  pin POWERLED.count_RNI0LHN[4]/I1
    instance   POWERLED.count_RNI0LHN[4] (cell SB_LUT4)
    output pin POWERLED.count_RNI0LHN[4]/O
    net        POWERLED.count[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count[3]</font> 
13) instance count_RNIUHGN[3] (in view: work.powerled_block(netlist)), output net count[3] (in view: work.powerled_block(netlist))
    net        POWERLED.count[3]
    input  pin POWERLED.un1_count_cry_2_c_RNIC419/I1
    instance   POWERLED.un1_count_cry_2_c_RNIC419 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_2_c_RNIC419/O
    net        POWERLED.un1_count_cry_2_c_RNIC419
    input  pin POWERLED.count_RNIUHGN[3]/I1
    instance   POWERLED.count_RNIUHGN[3] (cell SB_LUT4)
    output pin POWERLED.count_RNIUHGN[3]/O
    net        POWERLED.count[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count[2]</font> 
14) instance count_RNISEFN[2] (in view: work.powerled_block(netlist)), output net count[2] (in view: work.powerled_block(netlist))
    net        POWERLED.count[2]
    input  pin POWERLED.un1_count_cry_1_c_RNIB209/I1
    instance   POWERLED.un1_count_cry_1_c_RNIB209 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_1_c_RNIB209/O
    net        POWERLED.un1_count_cry_1_c_RNIB209
    input  pin POWERLED.count_RNISEFN[2]/I1
    instance   POWERLED.count_RNISEFN[2] (cell SB_LUT4)
    output pin POWERLED.count_RNISEFN[2]/O
    net        POWERLED.count[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count[1]</font> 
15) instance count_RNIGBFE[1] (in view: work.powerled_block(netlist)), output net count[1] (in view: work.powerled_block(netlist))
    net        POWERLED.count[1]
    input  pin POWERLED.count_RNI[1]/I0
    instance   POWERLED.count_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_RNI[1]/O
    net        POWERLED.count_RNI_0[1]
    input  pin POWERLED.count_RNIGBFE[1]/I1
    instance   POWERLED.count_RNIGBFE[1] (cell SB_LUT4)
    output pin POWERLED.count_RNIGBFE[1]/O
    net        POWERLED.count[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count[0]</font> 
16) instance count_RNIFAFE[0] (in view: work.powerled_block(netlist)), output net count[0] (in view: work.powerled_block(netlist))
    net        POWERLED.count[0]
    input  pin POWERLED.count_RNI[1]/I1
    instance   POWERLED.count_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_RNI[1]/O
    net        POWERLED.count_RNI_0[1]
    input  pin POWERLED.count_RNIGBFE[1]/I1
    instance   POWERLED.count_RNIGBFE[1] (cell SB_LUT4)
    output pin POWERLED.count_RNIGBFE[1]/O
    net        POWERLED.count[1]
    input  pin POWERLED.un1_count_cry_1_c/I0
    instance   POWERLED.un1_count_cry_1_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_1_c/CO
    net        POWERLED.un1_count_cry_1
    input  pin POWERLED.un1_count_cry_1_c_RNIB209/I3
    instance   POWERLED.un1_count_cry_1_c_RNIB209 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_1_c_RNIB209/O
    net        POWERLED.un1_count_cry_1_c_RNIB209
    input  pin POWERLED.count_RNISEFN[2]/I1
    instance   POWERLED.count_RNISEFN[2] (cell SB_LUT4)
    output pin POWERLED.count_RNISEFN[2]/O
    net        POWERLED.count[2]
    input  pin POWERLED.un1_count_cry_2_c/I0
    instance   POWERLED.un1_count_cry_2_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_2_c/CO
    net        POWERLED.un1_count_cry_2
    input  pin POWERLED.un1_count_cry_2_c_RNIC419/I3
    instance   POWERLED.un1_count_cry_2_c_RNIC419 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_2_c_RNIC419/O
    net        POWERLED.un1_count_cry_2_c_RNIC419
    input  pin POWERLED.count_RNIUHGN[3]/I1
    instance   POWERLED.count_RNIUHGN[3] (cell SB_LUT4)
    output pin POWERLED.count_RNIUHGN[3]/O
    net        POWERLED.count[3]
    input  pin POWERLED.un1_count_cry_3_c/I0
    instance   POWERLED.un1_count_cry_3_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_3_c/CO
    net        POWERLED.un1_count_cry_3
    input  pin POWERLED.un1_count_cry_3_c_RNID629/I3
    instance   POWERLED.un1_count_cry_3_c_RNID629 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_3_c_RNID629/O
    net        POWERLED.un1_count_cry_3_c_RNID629
    input  pin POWERLED.count_RNI0LHN[4]/I1
    instance   POWERLED.count_RNI0LHN[4] (cell SB_LUT4)
    output pin POWERLED.count_RNI0LHN[4]/O
    net        POWERLED.count[4]
    input  pin POWERLED.un1_count_cry_4_c/I0
    instance   POWERLED.un1_count_cry_4_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_4_c/CO
    net        POWERLED.un1_count_cry_4
    input  pin POWERLED.un1_count_cry_4_c_RNIE839/I3
    instance   POWERLED.un1_count_cry_4_c_RNIE839 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_4_c_RNIE839/O
    net        POWERLED.un1_count_cry_4_c_RNIE839
    input  pin POWERLED.count_RNI2OIN[5]/I1
    instance   POWERLED.count_RNI2OIN[5] (cell SB_LUT4)
    output pin POWERLED.count_RNI2OIN[5]/O
    net        POWERLED.count[5]
    input  pin POWERLED.un1_count_cry_5_c/I0
    instance   POWERLED.un1_count_cry_5_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_5_c/CO
    net        POWERLED.un1_count_cry_5
    input  pin POWERLED.un1_count_cry_5_c_RNIFA49/I3
    instance   POWERLED.un1_count_cry_5_c_RNIFA49 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_5_c_RNIFA49/O
    net        POWERLED.un1_count_cry_5_c_RNIFA49
    input  pin POWERLED.count_RNI4RJN[6]/I1
    instance   POWERLED.count_RNI4RJN[6] (cell SB_LUT4)
    output pin POWERLED.count_RNI4RJN[6]/O
    net        POWERLED.count[6]
    input  pin POWERLED.un1_count_cry_6_c/I0
    instance   POWERLED.un1_count_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_6_c/CO
    net        POWERLED.un1_count_cry_6
    input  pin POWERLED.un1_count_cry_6_c_RNIGC59/I3
    instance   POWERLED.un1_count_cry_6_c_RNIGC59 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_6_c_RNIGC59/O
    net        POWERLED.un1_count_cry_6_c_RNIGC59
    input  pin POWERLED.count_RNI6UKN[7]/I1
    instance   POWERLED.count_RNI6UKN[7] (cell SB_LUT4)
    output pin POWERLED.count_RNI6UKN[7]/O
    net        POWERLED.count[7]
    input  pin POWERLED.un1_count_cry_7_c/I0
    instance   POWERLED.un1_count_cry_7_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_7_c/CO
    net        POWERLED.un1_count_cry_7
    input  pin POWERLED.un1_count_cry_7_c_RNIHE69/I3
    instance   POWERLED.un1_count_cry_7_c_RNIHE69 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_7_c_RNIHE69/O
    net        POWERLED.un1_count_cry_7_c_RNIHE69
    input  pin POWERLED.count_RNI81MN[8]/I1
    instance   POWERLED.count_RNI81MN[8] (cell SB_LUT4)
    output pin POWERLED.count_RNI81MN[8]/O
    net        POWERLED.count[8]
    input  pin POWERLED.un1_count_cry_8_c/I0
    instance   POWERLED.un1_count_cry_8_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_8_c/CO
    net        POWERLED.un1_count_cry_8
    input  pin POWERLED.un1_count_cry_8_c_RNIIG79/I3
    instance   POWERLED.un1_count_cry_8_c_RNIIG79 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_8_c_RNIIG79/O
    net        POWERLED.un1_count_cry_8_c_RNIIG79
    input  pin POWERLED.count_RNIA4NN[9]/I1
    instance   POWERLED.count_RNIA4NN[9] (cell SB_LUT4)
    output pin POWERLED.count_RNIA4NN[9]/O
    net        POWERLED.count[9]
    input  pin POWERLED.un1_count_cry_9_c/I0
    instance   POWERLED.un1_count_cry_9_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_9_c/CO
    net        POWERLED.un1_count_cry_9
    input  pin POWERLED.un1_count_cry_9_c_RNIJI89/I3
    instance   POWERLED.un1_count_cry_9_c_RNIJI89 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_9_c_RNIJI89/O
    net        POWERLED.un1_count_cry_9_c_RNIJI89
    input  pin POWERLED.count_RNIJKSP[10]/I1
    instance   POWERLED.count_RNIJKSP[10] (cell SB_LUT4)
    output pin POWERLED.count_RNIJKSP[10]/O
    net        POWERLED.count[10]
    input  pin POWERLED.un1_count_cry_10_c/I0
    instance   POWERLED.un1_count_cry_10_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_10_c/CO
    net        POWERLED.un1_count_cry_10
    input  pin POWERLED.un1_count_cry_10_c_RNIRCG7/I3
    instance   POWERLED.un1_count_cry_10_c_RNIRCG7 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_10_c_RNIRCG7/O
    net        POWERLED.un1_count_cry_10_c_RNIRCG7
    input  pin POWERLED.count_RNISF4O[11]/I1
    instance   POWERLED.count_RNISF4O[11] (cell SB_LUT4)
    output pin POWERLED.count_RNISF4O[11]/O
    net        POWERLED.count[11]
    input  pin POWERLED.un1_count_cry_11_c/I0
    instance   POWERLED.un1_count_cry_11_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_11_c/CO
    net        POWERLED.un1_count_cry_11
    input  pin POWERLED.un1_count_cry_11_c_RNISEH7/I3
    instance   POWERLED.un1_count_cry_11_c_RNISEH7 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_11_c_RNISEH7/O
    net        POWERLED.un1_count_cry_11_c_RNISEH7
    input  pin POWERLED.count_RNIUI5O[12]/I1
    instance   POWERLED.count_RNIUI5O[12] (cell SB_LUT4)
    output pin POWERLED.count_RNIUI5O[12]/O
    net        POWERLED.count[12]
    input  pin POWERLED.un1_count_cry_12_c/I0
    instance   POWERLED.un1_count_cry_12_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_12_c/CO
    net        POWERLED.un1_count_cry_12
    input  pin POWERLED.un1_count_cry_12_c_RNITGI7/I3
    instance   POWERLED.un1_count_cry_12_c_RNITGI7 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_12_c_RNITGI7/O
    net        POWERLED.un1_count_cry_12_c_RNITGI7
    input  pin POWERLED.count_RNI0M6O[13]/I1
    instance   POWERLED.count_RNI0M6O[13] (cell SB_LUT4)
    output pin POWERLED.count_RNI0M6O[13]/O
    net        POWERLED.count[13]
    input  pin POWERLED.un1_count_cry_13_c/I0
    instance   POWERLED.un1_count_cry_13_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_13_c/CO
    net        POWERLED.un1_count_cry_13
    input  pin POWERLED.un1_count_cry_13_c_RNIUIJ7/I3
    instance   POWERLED.un1_count_cry_13_c_RNIUIJ7 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_13_c_RNIUIJ7/O
    net        POWERLED.un1_count_cry_13_c_RNIUIJ7
    input  pin POWERLED.count_RNI2P7O[14]/I1
    instance   POWERLED.count_RNI2P7O[14] (cell SB_LUT4)
    output pin POWERLED.count_RNI2P7O[14]/O
    net        POWERLED.count[14]
    input  pin POWERLED.count_RNI[15]/I0
    instance   POWERLED.count_RNI[15] (cell SB_LUT4)
    output pin POWERLED.count_RNI[15]/O
    net        POWERLED.count_RNI[15]
    input  pin POWERLED.curr_state_RNIE5D5[0]/I0
    instance   POWERLED.curr_state_RNIE5D5[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNIE5D5[0]/O
    net        POWERLED.count_0_sqmuxa_i
    input  pin POWERLED.count_RNI[0]/I0
    instance   POWERLED.count_RNI[0] (cell SB_LUT4)
    output pin POWERLED.count_RNI[0]/O
    net        POWERLED.count_RNI[0]
    input  pin POWERLED.count_RNIFAFE[0]/I1
    instance   POWERLED.count_RNIFAFE[0] (cell SB_LUT4)
    output pin POWERLED.count_RNIFAFE[0]/O
    net        POWERLED.count[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count[15]</font> 
17) instance count_RNI4S8O[15] (in view: work.powerled_block(netlist)), output net count[15] (in view: work.powerled_block(netlist))
    net        POWERLED.count[15]
    input  pin POWERLED.un1_count_cry_14_c_RNIVKK7/I0
    instance   POWERLED.un1_count_cry_14_c_RNIVKK7 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_14_c_RNIVKK7/O
    net        POWERLED.un1_count_cry_14_c_RNIVKK7
    input  pin POWERLED.count_RNI4S8O[15]/I1
    instance   POWERLED.count_RNI4S8O[15] (cell SB_LUT4)
    output pin POWERLED.count_RNI4S8O[15]/O
    net        POWERLED.count[15]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.curr_state[0]</font> 
18) instance curr_state_RNI2P6L[0] (in view: work.powerled_block(netlist)), output net curr_state[0] (in view: work.powerled_block(netlist))
    net        POWERLED.curr_state[0]
    input  pin POWERLED.un85_clk_100khz_cry_15_c_RNI/I1
    instance   POWERLED.un85_clk_100khz_cry_15_c_RNI (cell SB_LUT4)
    output pin POWERLED.un85_clk_100khz_cry_15_c_RNI/O
    net        POWERLED.curr_state_3[0]
    input  pin POWERLED.curr_state_RNI2P6L[0]/I1
    instance   POWERLED.curr_state_RNI2P6L[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNI2P6L[0]/O
    net        POWERLED.curr_state[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.func_state_RNIHDGK3_0[1]</font> 
19) instance func_state_RNIHDGK3_0[1] (in view: work.powerled_block(netlist)), output net func_state_RNIHDGK3_0[1] (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_RNIHDGK3_0[1]
    input  pin POWERLED.func_state_RNIB74H7[1]/I0
    instance   POWERLED.func_state_RNIB74H7[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIB74H7[1]/O
    net        POWERLED.func_state_RNIB74H7[1]
    input  pin POWERLED.func_state_RNIR2IB9[0]/I3
    instance   POWERLED.func_state_RNIR2IB9[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIR2IB9[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_1[0]/I0
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.func_state_RNI_1[0]
    input  pin POWERLED.func_state_RNIBK1U[0]/I1
    instance   POWERLED.func_state_RNIBK1U[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBK1U[0]/O
    net        POWERLED.func_state_RNIBK1U[0]
    input  pin POWERLED.func_state_RNIHDGK3_0[1]/I1
    instance   POWERLED.func_state_RNIHDGK3_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIHDGK3_0[1]/O
    net        POWERLED.func_state_RNIHDGK3_0[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.func_state</font> 
20) instance func_state_RNI12UT8[1] (in view: work.powerled_block(netlist)), output net func_state (in view: work.powerled_block(netlist))
    net        POWERLED.func_state
    input  pin POWERLED.func_state_RNIHDGK3[1]/I2
    instance   POWERLED.func_state_RNIHDGK3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIHDGK3[1]/O
    net        POWERLED.N_67
    input  pin POWERLED.func_state_RNIB74H7[1]/I1
    instance   POWERLED.func_state_RNIB74H7[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIB74H7[1]/O
    net        POWERLED.func_state_RNIB74H7[1]
    input  pin POWERLED.func_state_RNIR2IB9[0]/I3
    instance   POWERLED.func_state_RNIR2IB9[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIR2IB9[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_1[0]/I0
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.func_state_RNI_1[0]
    input  pin POWERLED.func_state_RNIBK1U[0]/I1
    instance   POWERLED.func_state_RNIBK1U[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBK1U[0]/O
    net        POWERLED.func_state_RNIBK1U[0]
    input  pin POWERLED.func_state_RNIHDGK3_0[1]/I1
    instance   POWERLED.func_state_RNIHDGK3_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIHDGK3_0[1]/O
    net        POWERLED.func_state_RNIHDGK3_0[1]
    input  pin POWERLED.func_state_RNIG5G37[1]/I0
    instance   POWERLED.func_state_RNIG5G37[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIG5G37[1]/O
    net        POWERLED.func_state_RNIG5G37[1]
    input  pin POWERLED.func_state_RNI12UT8[1]/I3
    instance   POWERLED.func_state_RNI12UT8[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI12UT8[1]/O
    net        POWERLED.func_state
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.func_state_0</font> 
21) instance func_state_RNIR2IB9[0] (in view: work.powerled_block(netlist)), output net func_state_0 (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_3[0]/I0
    instance   POWERLED.func_state_RNI_3[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_3[0]/O
    net        POWERLED.N_2171_i
    input  pin POWERLED.func_state_RNIBK1U_1[1]/I1
    instance   POWERLED.func_state_RNIBK1U_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBK1U_1[1]/O
    net        POWERLED.func_state_1_m2s2_i_1
    input  pin POWERLED.func_state_RNIHDGK3[1]/I3
    instance   POWERLED.func_state_RNIHDGK3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIHDGK3[1]/O
    net        POWERLED.N_67
    input  pin POWERLED.func_state_RNIB74H7[1]/I1
    instance   POWERLED.func_state_RNIB74H7[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIB74H7[1]/O
    net        POWERLED.func_state_RNIB74H7[1]
    input  pin POWERLED.func_state_RNIR2IB9[0]/I3
    instance   POWERLED.func_state_RNIR2IB9[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIR2IB9[0]/O
    net        POWERLED.func_state_0
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_off_RNIG5N6N1[11]</font> 
22) instance count_off_RNIG5N6N1[11] (in view: work.powerled_block(netlist)), output net count_off_RNIG5N6N1[11] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off_RNIG5N6N1[11]
    input  pin POWERLED.func_state_RNI_0[0]/I1
    instance   POWERLED.func_state_RNI_0[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_0[0]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_0
    input  pin POWERLED.func_state_RNICAC53[0]/I1
    instance   POWERLED.func_state_RNICAC53[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNICAC53[0]/O
    net        POWERLED.func_state_RNICAC53_0[0]
    input  pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/I0
    instance   POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/O
    net        POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2
    input  pin POWERLED.count_clk_RNITF0E[8]/I1
    instance   POWERLED.count_clk_RNITF0E[8] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNITF0E[8]/O
    net        POWERLED.count_clk[8]
    input  pin POWERLED.count_clk_RNI_0[2]/I0
    instance   POWERLED.count_clk_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[2]/O
    net        POWERLED.N_352
    input  pin POWERLED.count_clk_RNI[9]/I0
    instance   POWERLED.count_clk_RNI[9] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[9]/O
    net        POWERLED.count_clk_RNI[9]
    input  pin POWERLED.func_state_RNIJ9IE1[0]/I1
    instance   POWERLED.func_state_RNIJ9IE1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIJ9IE1[0]/O
    net        POWERLED.N_289
    input  pin POWERLED.count_clk_RNIU8AB2[7]/I0
    instance   POWERLED.count_clk_RNIU8AB2[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIU8AB2[7]/O
    net        POWERLED.N_116
    input  pin POWERLED.count_off_RNI4C959[10]/I0
    instance   POWERLED.count_off_RNI4C959[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI4C959[10]/O
    net        POWERLED.count_off[10]
    input  pin POWERLED.count_off_RNIR1479_0[9]/I1
    instance   POWERLED.count_off_RNIR1479_0[9] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIR1479_0[9]/O
    net        POWERLED.un34_clk_100khz_4
    input  pin POWERLED.count_off_RNIG5N6N1[11]/I0
    instance   POWERLED.count_off_RNIG5N6N1[11] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIG5N6N1[11]/O
    net        POWERLED.count_off_RNIG5N6N1[11]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk_RNI[9]</font> 
23) instance count_clk_RNI[9] (in view: work.powerled_block(netlist)), output net count_clk_RNI[9] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk_RNI[9]
    input  pin POWERLED.func_state_RNIRKB61[1]/I1
    instance   POWERLED.func_state_RNIRKB61[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIRKB61[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_2
    input  pin POWERLED.func_state_RNICAC53[0]/I2
    instance   POWERLED.func_state_RNICAC53[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNICAC53[0]/O
    net        POWERLED.func_state_RNICAC53_0[0]
    input  pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/I0
    instance   POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/O
    net        POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2
    input  pin POWERLED.count_clk_RNITF0E[8]/I1
    instance   POWERLED.count_clk_RNITF0E[8] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNITF0E[8]/O
    net        POWERLED.count_clk[8]
    input  pin POWERLED.count_clk_RNI_0[2]/I0
    instance   POWERLED.count_clk_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[2]/O
    net        POWERLED.N_352
    input  pin POWERLED.count_clk_RNI[9]/I0
    instance   POWERLED.count_clk_RNI[9] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[9]/O
    net        POWERLED.count_clk_RNI[9]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.func_state_RNICAC53_0[0]</font> 
24) instance func_state_RNICAC53[0] (in view: work.powerled_block(netlist)), output net func_state_RNICAC53_0[0] (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_RNICAC53_0[0]
    input  pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/I0
    instance   POWERLED.un1_count_clk_2_cry_13_c_RNI86E2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/O
    net        POWERLED.un1_count_clk_2_cry_13_c_RNI86E2
    input  pin POWERLED.count_clk_RNINA66[14]/I1
    instance   POWERLED.count_clk_RNINA66[14] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINA66[14]/O
    net        POWERLED.count_clk[14]
    input  pin POWERLED.count_clk_RNI[13]/I0
    instance   POWERLED.count_clk_RNI[13] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[13]/O
    net        POWERLED.N_163
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.N_176
    input  pin POWERLED.count_clk_RNI[7]/I0
    instance   POWERLED.count_clk_RNI[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[7]/O
    net        POWERLED.N_394
    input  pin POWERLED.func_state_RNIOGRS[1]/I0
    instance   POWERLED.func_state_RNIOGRS[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOGRS[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_2_0
    input  pin POWERLED.func_state_RNICAC53[0]/I3
    instance   POWERLED.func_state_RNICAC53[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNICAC53[0]/O
    net        POWERLED.func_state_RNICAC53_0[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk[14]</font> 
25) instance count_clk_RNINA66[14] (in view: work.powerled_block(netlist)), output net count_clk[14] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[14]
    input  pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/I1
    instance   POWERLED.un1_count_clk_2_cry_13_c_RNI86E2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/O
    net        POWERLED.un1_count_clk_2_cry_13_c_RNI86E2
    input  pin POWERLED.count_clk_RNINA66[14]/I1
    instance   POWERLED.count_clk_RNINA66[14] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINA66[14]/O
    net        POWERLED.count_clk[14]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk[13]</font> 
26) instance count_clk_RNIL756[13] (in view: work.powerled_block(netlist)), output net count_clk[13] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[13]
    input  pin POWERLED.un1_count_clk_2_cry_12_c_RNI74D2/I1
    instance   POWERLED.un1_count_clk_2_cry_12_c_RNI74D2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_12_c_RNI74D2/O
    net        POWERLED.un1_count_clk_2_cry_12_c_RNI74D2
    input  pin POWERLED.count_clk_RNIL756[13]/I1
    instance   POWERLED.count_clk_RNIL756[13] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIL756[13]/O
    net        POWERLED.count_clk[13]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.func_state_RNI_2[1]</font> 
27) instance func_state_RNI_2[1] (in view: work.powerled_block(netlist)), output net func_state_RNI_2[1] (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_RNI_2[1]
    input  pin POWERLED.func_state_RNIOTGO[0]/I1
    instance   POWERLED.func_state_RNIOTGO[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOTGO[0]/O
    net        POWERLED.N_301
    input  pin POWERLED.func_state_RNIES0I2[0]/I0
    instance   POWERLED.func_state_RNIES0I2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIES0I2[0]/O
    net        POWERLED.count_clk_en_1_0
    input  pin POWERLED.func_state_RNIQF354[1]/I3
    instance   POWERLED.func_state_RNIQF354[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIQF354[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNIJ446[12]/I0
    instance   POWERLED.count_clk_RNIJ446[12] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIJ446[12]/O
    net        POWERLED.count_clk[12]
    input  pin POWERLED.un1_count_clk_2_cry_12_c/I0
    instance   POWERLED.un1_count_clk_2_cry_12_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_12_c/CO
    net        POWERLED.un1_count_clk_2_cry_12
    input  pin POWERLED.un1_count_clk_2_cry_12_c_RNI74D2/I3
    instance   POWERLED.un1_count_clk_2_cry_12_c_RNI74D2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_12_c_RNI74D2/O
    net        POWERLED.un1_count_clk_2_cry_12_c_RNI74D2
    input  pin POWERLED.count_clk_RNIL756[13]/I1
    instance   POWERLED.count_clk_RNIL756[13] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIL756[13]/O
    net        POWERLED.count_clk[13]
    input  pin POWERLED.un1_count_clk_2_cry_13_c/I0
    instance   POWERLED.un1_count_clk_2_cry_13_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_13_c/CO
    net        POWERLED.un1_count_clk_2_cry_13
    input  pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/I3
    instance   POWERLED.un1_count_clk_2_cry_13_c_RNI86E2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/O
    net        POWERLED.un1_count_clk_2_cry_13_c_RNI86E2
    input  pin POWERLED.count_clk_RNINA66[14]/I1
    instance   POWERLED.count_clk_RNINA66[14] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINA66[14]/O
    net        POWERLED.count_clk[14]
    input  pin POWERLED.count_clk_RNI[13]/I0
    instance   POWERLED.count_clk_RNI[13] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[13]/O
    net        POWERLED.N_163
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.N_176
    input  pin POWERLED.count_clk_RNI[7]/I0
    instance   POWERLED.count_clk_RNI[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[7]/O
    net        POWERLED.N_394
    input  pin POWERLED.func_state_RNIOGRS[1]/I0
    instance   POWERLED.func_state_RNIOGRS[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOGRS[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_2_0
    input  pin POWERLED.func_state_RNICAC53[0]/I3
    instance   POWERLED.func_state_RNICAC53[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNICAC53[0]/O
    net        POWERLED.func_state_RNICAC53_0[0]
    input  pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/I0
    instance   POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/O
    net        POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2
    input  pin POWERLED.count_clk_RNITF0E[8]/I1
    instance   POWERLED.count_clk_RNITF0E[8] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNITF0E[8]/O
    net        POWERLED.count_clk[8]
    input  pin POWERLED.count_clk_RNI_0[2]/I0
    instance   POWERLED.count_clk_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[2]/O
    net        POWERLED.N_352
    input  pin POWERLED.count_clk_RNI[9]/I0
    instance   POWERLED.count_clk_RNI[9] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[9]/O
    net        POWERLED.count_clk_RNI[9]
    input  pin POWERLED.func_state_RNIJ9IE1[0]/I1
    instance   POWERLED.func_state_RNIJ9IE1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIJ9IE1[0]/O
    net        POWERLED.N_289
    input  pin POWERLED.count_clk_RNIU8AB2[7]/I0
    instance   POWERLED.count_clk_RNIU8AB2[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIU8AB2[7]/O
    net        POWERLED.N_116
    input  pin POWERLED.count_off_RNI4C959[10]/I0
    instance   POWERLED.count_off_RNI4C959[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI4C959[10]/O
    net        POWERLED.count_off[10]
    input  pin POWERLED.count_off_RNIR1479_0[9]/I1
    instance   POWERLED.count_off_RNIR1479_0[9] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIR1479_0[9]/O
    net        POWERLED.un34_clk_100khz_4
    input  pin POWERLED.count_off_RNIG5N6N1[11]/I0
    instance   POWERLED.count_off_RNIG5N6N1[11] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIG5N6N1[11]/O
    net        POWERLED.count_off_RNIG5N6N1[11]
    input  pin POWERLED.count_off_RNI[11]/I0
    instance   POWERLED.count_off_RNI[11] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[11]/O
    net        POWERLED.count_off_RNI[11]
    input  pin POWERLED.func_state_RNI_2[1]/I1
    instance   POWERLED.func_state_RNI_2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_2[1]/O
    net        POWERLED.func_state_RNI_2[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_off_RNI[11]</font> 
28) instance count_off_RNI[11] (in view: work.powerled_block(netlist)), output net count_off_RNI[11] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off_RNI[11]
    input  pin POWERLED.func_state_RNI_4[0]/I2
    instance   POWERLED.func_state_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_4[0]/O
    net        POWERLED.un1_func_state25_4_i_a2_1
    input  pin POWERLED.func_state_RNIOTGO[0]/I2
    instance   POWERLED.func_state_RNIOTGO[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOTGO[0]/O
    net        POWERLED.N_301
    input  pin POWERLED.func_state_RNIES0I2[0]/I0
    instance   POWERLED.func_state_RNIES0I2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIES0I2[0]/O
    net        POWERLED.count_clk_en_1_0
    input  pin POWERLED.func_state_RNIQF354[1]/I3
    instance   POWERLED.func_state_RNIQF354[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIQF354[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNIJ446[12]/I0
    instance   POWERLED.count_clk_RNIJ446[12] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIJ446[12]/O
    net        POWERLED.count_clk[12]
    input  pin POWERLED.un1_count_clk_2_cry_12_c/I0
    instance   POWERLED.un1_count_clk_2_cry_12_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_12_c/CO
    net        POWERLED.un1_count_clk_2_cry_12
    input  pin POWERLED.un1_count_clk_2_cry_12_c_RNI74D2/I3
    instance   POWERLED.un1_count_clk_2_cry_12_c_RNI74D2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_12_c_RNI74D2/O
    net        POWERLED.un1_count_clk_2_cry_12_c_RNI74D2
    input  pin POWERLED.count_clk_RNIL756[13]/I1
    instance   POWERLED.count_clk_RNIL756[13] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIL756[13]/O
    net        POWERLED.count_clk[13]
    input  pin POWERLED.un1_count_clk_2_cry_13_c/I0
    instance   POWERLED.un1_count_clk_2_cry_13_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_13_c/CO
    net        POWERLED.un1_count_clk_2_cry_13
    input  pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/I3
    instance   POWERLED.un1_count_clk_2_cry_13_c_RNI86E2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/O
    net        POWERLED.un1_count_clk_2_cry_13_c_RNI86E2
    input  pin POWERLED.count_clk_RNINA66[14]/I1
    instance   POWERLED.count_clk_RNINA66[14] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINA66[14]/O
    net        POWERLED.count_clk[14]
    input  pin POWERLED.count_clk_RNI[13]/I0
    instance   POWERLED.count_clk_RNI[13] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[13]/O
    net        POWERLED.N_163
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.N_176
    input  pin POWERLED.count_clk_RNI[7]/I0
    instance   POWERLED.count_clk_RNI[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[7]/O
    net        POWERLED.N_394
    input  pin POWERLED.func_state_RNIOGRS[1]/I0
    instance   POWERLED.func_state_RNIOGRS[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOGRS[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_2_0
    input  pin POWERLED.func_state_RNICAC53[0]/I3
    instance   POWERLED.func_state_RNICAC53[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNICAC53[0]/O
    net        POWERLED.func_state_RNICAC53_0[0]
    input  pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/I0
    instance   POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/O
    net        POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2
    input  pin POWERLED.count_clk_RNITF0E[8]/I1
    instance   POWERLED.count_clk_RNITF0E[8] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNITF0E[8]/O
    net        POWERLED.count_clk[8]
    input  pin POWERLED.count_clk_RNI_0[2]/I0
    instance   POWERLED.count_clk_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[2]/O
    net        POWERLED.N_352
    input  pin POWERLED.count_clk_RNI[9]/I0
    instance   POWERLED.count_clk_RNI[9] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[9]/O
    net        POWERLED.count_clk_RNI[9]
    input  pin POWERLED.func_state_RNIJ9IE1[0]/I1
    instance   POWERLED.func_state_RNIJ9IE1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIJ9IE1[0]/O
    net        POWERLED.N_289
    input  pin POWERLED.count_clk_RNIU8AB2[7]/I0
    instance   POWERLED.count_clk_RNIU8AB2[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIU8AB2[7]/O
    net        POWERLED.N_116
    input  pin POWERLED.count_off_RNI4C959[10]/I0
    instance   POWERLED.count_off_RNI4C959[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI4C959[10]/O
    net        POWERLED.count_off[10]
    input  pin POWERLED.count_off_RNIR1479_0[9]/I1
    instance   POWERLED.count_off_RNIR1479_0[9] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIR1479_0[9]/O
    net        POWERLED.un34_clk_100khz_4
    input  pin POWERLED.count_off_RNIG5N6N1[11]/I0
    instance   POWERLED.count_off_RNIG5N6N1[11] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIG5N6N1[11]/O
    net        POWERLED.count_off_RNIG5N6N1[11]
    input  pin POWERLED.count_off_RNI[11]/I0
    instance   POWERLED.count_off_RNI[11] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[11]/O
    net        POWERLED.count_off_RNI[11]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.func_state_RNIBVNS_0[1]</font> 
29) instance func_state_RNIBVNS_0[1] (in view: work.powerled_block(netlist)), output net func_state_RNIBVNS_0[1] (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_RNIBVNS_0[1]
    input  pin POWERLED.func_state_RNIES0I2[0]/I2
    instance   POWERLED.func_state_RNIES0I2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIES0I2[0]/O
    net        POWERLED.count_clk_en_1_0
    input  pin POWERLED.func_state_RNIQF354[1]/I3
    instance   POWERLED.func_state_RNIQF354[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIQF354[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNIJ446[12]/I0
    instance   POWERLED.count_clk_RNIJ446[12] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIJ446[12]/O
    net        POWERLED.count_clk[12]
    input  pin POWERLED.un1_count_clk_2_cry_12_c/I0
    instance   POWERLED.un1_count_clk_2_cry_12_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_12_c/CO
    net        POWERLED.un1_count_clk_2_cry_12
    input  pin POWERLED.un1_count_clk_2_cry_12_c_RNI74D2/I3
    instance   POWERLED.un1_count_clk_2_cry_12_c_RNI74D2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_12_c_RNI74D2/O
    net        POWERLED.un1_count_clk_2_cry_12_c_RNI74D2
    input  pin POWERLED.count_clk_RNIL756[13]/I1
    instance   POWERLED.count_clk_RNIL756[13] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIL756[13]/O
    net        POWERLED.count_clk[13]
    input  pin POWERLED.un1_count_clk_2_cry_13_c/I0
    instance   POWERLED.un1_count_clk_2_cry_13_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_13_c/CO
    net        POWERLED.un1_count_clk_2_cry_13
    input  pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/I3
    instance   POWERLED.un1_count_clk_2_cry_13_c_RNI86E2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/O
    net        POWERLED.un1_count_clk_2_cry_13_c_RNI86E2
    input  pin POWERLED.count_clk_RNINA66[14]/I1
    instance   POWERLED.count_clk_RNINA66[14] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINA66[14]/O
    net        POWERLED.count_clk[14]
    input  pin POWERLED.count_clk_RNI[13]/I0
    instance   POWERLED.count_clk_RNI[13] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[13]/O
    net        POWERLED.N_163
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.N_176
    input  pin POWERLED.count_clk_RNI[7]/I0
    instance   POWERLED.count_clk_RNI[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[7]/O
    net        POWERLED.N_394
    input  pin POWERLED.func_state_RNIOGRS[1]/I0
    instance   POWERLED.func_state_RNIOGRS[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOGRS[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_2_0
    input  pin POWERLED.func_state_RNICAC53[0]/I3
    instance   POWERLED.func_state_RNICAC53[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNICAC53[0]/O
    net        POWERLED.func_state_RNICAC53_0[0]
    input  pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/I0
    instance   POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/O
    net        POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2
    input  pin POWERLED.count_clk_RNITF0E[8]/I1
    instance   POWERLED.count_clk_RNITF0E[8] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNITF0E[8]/O
    net        POWERLED.count_clk[8]
    input  pin POWERLED.count_clk_RNI_0[2]/I0
    instance   POWERLED.count_clk_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[2]/O
    net        POWERLED.N_352
    input  pin POWERLED.count_clk_RNI[9]/I0
    instance   POWERLED.count_clk_RNI[9] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[9]/O
    net        POWERLED.count_clk_RNI[9]
    input  pin POWERLED.func_state_RNIJ9IE1[0]/I1
    instance   POWERLED.func_state_RNIJ9IE1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIJ9IE1[0]/O
    net        POWERLED.N_289
    input  pin POWERLED.count_clk_RNIU8AB2[7]/I0
    instance   POWERLED.count_clk_RNIU8AB2[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIU8AB2[7]/O
    net        POWERLED.N_116
    input  pin POWERLED.count_off_RNI4C959[10]/I0
    instance   POWERLED.count_off_RNI4C959[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI4C959[10]/O
    net        POWERLED.count_off[10]
    input  pin POWERLED.count_off_RNIR1479_0[9]/I1
    instance   POWERLED.count_off_RNIR1479_0[9] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIR1479_0[9]/O
    net        POWERLED.un34_clk_100khz_4
    input  pin POWERLED.count_off_RNIG5N6N1[11]/I0
    instance   POWERLED.count_off_RNIG5N6N1[11] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIG5N6N1[11]/O
    net        POWERLED.count_off_RNIG5N6N1[11]
    input  pin POWERLED.count_off_RNI[11]/I0
    instance   POWERLED.count_off_RNI[11] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[11]/O
    net        POWERLED.count_off_RNI[11]
    input  pin POWERLED.func_state_RNI_2[1]/I1
    instance   POWERLED.func_state_RNI_2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_2[1]/O
    net        POWERLED.func_state_RNI_2[1]
    input  pin POWERLED.func_state_RNIBK1U_1[1]/I2
    instance   POWERLED.func_state_RNIBK1U_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBK1U_1[1]/O
    net        POWERLED.func_state_1_m2s2_i_1
    input  pin POWERLED.func_state_RNIHDGK3[1]/I3
    instance   POWERLED.func_state_RNIHDGK3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIHDGK3[1]/O
    net        POWERLED.N_67
    input  pin POWERLED.func_state_RNIB74H7[1]/I1
    instance   POWERLED.func_state_RNIB74H7[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIB74H7[1]/O
    net        POWERLED.func_state_RNIB74H7[1]
    input  pin POWERLED.func_state_RNIR2IB9[0]/I3
    instance   POWERLED.func_state_RNIR2IB9[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIR2IB9[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_1[0]/I0
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.func_state_RNI_1[0]
    input  pin POWERLED.func_state_RNIBK1U[0]/I1
    instance   POWERLED.func_state_RNIBK1U[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBK1U[0]/O
    net        POWERLED.func_state_RNIBK1U[0]
    input  pin POWERLED.func_state_RNIHDGK3_0[1]/I1
    instance   POWERLED.func_state_RNIHDGK3_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIHDGK3_0[1]/O
    net        POWERLED.func_state_RNIHDGK3_0[1]
    input  pin POWERLED.func_state_RNIG5G37[1]/I0
    instance   POWERLED.func_state_RNIG5G37[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIG5G37[1]/O
    net        POWERLED.func_state_RNIG5G37[1]
    input  pin POWERLED.func_state_RNI12UT8[1]/I3
    instance   POWERLED.func_state_RNI12UT8[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI12UT8[1]/O
    net        POWERLED.func_state
    input  pin POWERLED.func_state_RNIBVNS[1]/I0
    instance   POWERLED.func_state_RNIBVNS[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBVNS[1]/O
    net        POWERLED.func_state_RNIBVNS[1]
    input  pin POWERLED.func_state_RNIBVNS_0[1]/I0
    instance   POWERLED.func_state_RNIBVNS_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBVNS_0[1]/O
    net        POWERLED.func_state_RNIBVNS_0[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.N_176</font> 
30) instance count_clk_RNI[1] (in view: work.powerled_block(netlist)), output net N_176 (in view: work.powerled_block(netlist))
    net        POWERLED.N_176
    input  pin POWERLED.count_clk_RNI[4]/I0
    instance   POWERLED.count_clk_RNI[4] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[4]/O
    net        POWERLED.N_2182_i
    input  pin POWERLED.func_state_RNI_1[1]/I0
    instance   POWERLED.func_state_RNI_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[1]/O
    net        POWERLED.un1_clk_100khz_48_and_i_o2_2_0
    input  pin POWERLED.func_state_RNIC4OR2[0]/I0
    instance   POWERLED.func_state_RNIC4OR2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIC4OR2[0]/O
    net        POWERLED.func_state_RNIC4OR2[0]
    input  pin POWERLED.dutycycle_RNIN3GO3[10]/I0
    instance   POWERLED.dutycycle_RNIN3GO3[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIN3GO3[10]/O
    net        POWERLED.N_143_N
    input  pin POWERLED.dutycycle_RNIEB706[10]/I0
    instance   POWERLED.dutycycle_RNIEB706[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIEB706[10]/O
    net        POWERLED.dutycycle_en_4
    input  pin POWERLED.dutycycle_RNI45I67[10]/I2
    instance   POWERLED.dutycycle_RNI45I67[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI45I67[10]/O
    net        POWERLED.dutycycle_2
    input  pin POWERLED.dutycycle_RNI_7[9]/I0
    instance   POWERLED.dutycycle_RNI_7[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[9]/O
    net        POWERLED.N_336
    input  pin POWERLED.dutycycle_RNI[2]/I0
    instance   POWERLED.dutycycle_RNI[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI[2]/O
    net        POWERLED.N_337
    input  pin POWERLED.func_state_RNI[0]/I1
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_390
    input  pin POWERLED.func_state_RNIES0I2[0]/I3
    instance   POWERLED.func_state_RNIES0I2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIES0I2[0]/O
    net        POWERLED.count_clk_en_1_0
    input  pin POWERLED.func_state_RNIQF354[1]/I3
    instance   POWERLED.func_state_RNIQF354[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIQF354[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNIJ446[12]/I0
    instance   POWERLED.count_clk_RNIJ446[12] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIJ446[12]/O
    net        POWERLED.count_clk[12]
    input  pin POWERLED.un1_count_clk_2_cry_12_c/I0
    instance   POWERLED.un1_count_clk_2_cry_12_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_12_c/CO
    net        POWERLED.un1_count_clk_2_cry_12
    input  pin POWERLED.un1_count_clk_2_cry_12_c_RNI74D2/I3
    instance   POWERLED.un1_count_clk_2_cry_12_c_RNI74D2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_12_c_RNI74D2/O
    net        POWERLED.un1_count_clk_2_cry_12_c_RNI74D2
    input  pin POWERLED.count_clk_RNIL756[13]/I1
    instance   POWERLED.count_clk_RNIL756[13] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIL756[13]/O
    net        POWERLED.count_clk[13]
    input  pin POWERLED.un1_count_clk_2_cry_13_c/I0
    instance   POWERLED.un1_count_clk_2_cry_13_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_13_c/CO
    net        POWERLED.un1_count_clk_2_cry_13
    input  pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/I3
    instance   POWERLED.un1_count_clk_2_cry_13_c_RNI86E2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/O
    net        POWERLED.un1_count_clk_2_cry_13_c_RNI86E2
    input  pin POWERLED.count_clk_RNINA66[14]/I1
    instance   POWERLED.count_clk_RNINA66[14] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINA66[14]/O
    net        POWERLED.count_clk[14]
    input  pin POWERLED.count_clk_RNI[13]/I0
    instance   POWERLED.count_clk_RNI[13] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[13]/O
    net        POWERLED.N_163
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.N_176
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk[4]</font> 
31) instance count_clk_RNIL3SD[4] (in view: work.powerled_block(netlist)), output net count_clk[4] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[4]
    input  pin POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2/I1
    instance   POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2/O
    net        POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2
    input  pin POWERLED.count_clk_RNIL3SD[4]/I1
    instance   POWERLED.count_clk_RNIL3SD[4] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIL3SD[4]/O
    net        POWERLED.count_clk[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk[3]</font> 
32) instance count_clk_RNIJ0RD[3] (in view: work.powerled_block(netlist)), output net count_clk[3] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[3]
    input  pin POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2/I1
    instance   POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2/O
    net        POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2
    input  pin POWERLED.count_clk_RNIJ0RD[3]/I1
    instance   POWERLED.count_clk_RNIJ0RD[3] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIJ0RD[3]/O
    net        POWERLED.count_clk[3]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk[2]</font> 
33) instance count_clk_RNIHTPD[2] (in view: work.powerled_block(netlist)), output net count_clk[2] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[2]
    input  pin POWERLED.un1_count_clk_2_cry_1_c_RNILBH2/I1
    instance   POWERLED.un1_count_clk_2_cry_1_c_RNILBH2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_1_c_RNILBH2/O
    net        POWERLED.un1_count_clk_2_cry_1_c_RNILBH2
    input  pin POWERLED.count_clk_RNIHTPD[2]/I1
    instance   POWERLED.count_clk_RNIHTPD[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIHTPD[2]/O
    net        POWERLED.count_clk[2]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk[1]</font> 
34) instance count_clk_RNIRG8B[1] (in view: work.powerled_block(netlist)), output net count_clk[1] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[1]
    input  pin POWERLED.count_clk_RNI[0]/I0
    instance   POWERLED.count_clk_RNI[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[0]/O
    net        POWERLED.count_clk_RNI[0]
    input  pin POWERLED.count_clk_RNIRG8B[1]/I1
    instance   POWERLED.count_clk_RNIRG8B[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIRG8B[1]/O
    net        POWERLED.count_clk[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk[0]</font> 
35) instance count_clk_RNIQF8B[0] (in view: work.powerled_block(netlist)), output net count_clk[0] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[0]
    input  pin POWERLED.count_clk_RNI_0[0]/I1
    instance   POWERLED.count_clk_RNI_0[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[0]/O
    net        POWERLED.count_clk_RNI_0[0]
    input  pin POWERLED.count_clk_RNIQF8B[0]/I1
    instance   POWERLED.count_clk_RNIQF8B[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIQF8B[0]/O
    net        POWERLED.count_clk[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk_en</font> 
36) instance func_state_RNIQF354[1] (in view: work.powerled_block(netlist)), output net count_clk_en (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNIQF8B[0]/I2
    instance   POWERLED.count_clk_RNIQF8B[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIQF8B[0]/O
    net        POWERLED.count_clk[0]
    input  pin POWERLED.count_clk_RNI[0]/I1
    instance   POWERLED.count_clk_RNI[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[0]/O
    net        POWERLED.count_clk_RNI[0]
    input  pin POWERLED.count_clk_RNIRG8B[1]/I1
    instance   POWERLED.count_clk_RNIRG8B[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIRG8B[1]/O
    net        POWERLED.count_clk[1]
    input  pin POWERLED.un1_count_clk_2_cry_1_c/I0
    instance   POWERLED.un1_count_clk_2_cry_1_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_1_c/CO
    net        POWERLED.un1_count_clk_2_cry_1
    input  pin POWERLED.un1_count_clk_2_cry_1_c_RNILBH2/I3
    instance   POWERLED.un1_count_clk_2_cry_1_c_RNILBH2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_1_c_RNILBH2/O
    net        POWERLED.un1_count_clk_2_cry_1_c_RNILBH2
    input  pin POWERLED.count_clk_RNIHTPD[2]/I1
    instance   POWERLED.count_clk_RNIHTPD[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIHTPD[2]/O
    net        POWERLED.count_clk[2]
    input  pin POWERLED.un1_count_clk_2_cry_2_c/I0
    instance   POWERLED.un1_count_clk_2_cry_2_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_2_c/CO
    net        POWERLED.un1_count_clk_2_cry_2
    input  pin POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2/I3
    instance   POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2/O
    net        POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2
    input  pin POWERLED.count_clk_RNIJ0RD[3]/I1
    instance   POWERLED.count_clk_RNIJ0RD[3] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIJ0RD[3]/O
    net        POWERLED.count_clk[3]
    input  pin POWERLED.un1_count_clk_2_cry_3_c/I0
    instance   POWERLED.un1_count_clk_2_cry_3_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_3_c/CO
    net        POWERLED.un1_count_clk_2_cry_3
    input  pin POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2/I3
    instance   POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2/O
    net        POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2
    input  pin POWERLED.count_clk_RNIL3SD[4]/I1
    instance   POWERLED.count_clk_RNIL3SD[4] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIL3SD[4]/O
    net        POWERLED.count_clk[4]
    input  pin POWERLED.count_clk_RNI[4]/I1
    instance   POWERLED.count_clk_RNI[4] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[4]/O
    net        POWERLED.N_2182_i
    input  pin POWERLED.func_state_RNI_1[1]/I0
    instance   POWERLED.func_state_RNI_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[1]/O
    net        POWERLED.un1_clk_100khz_48_and_i_o2_2_0
    input  pin POWERLED.func_state_RNIC4OR2[0]/I0
    instance   POWERLED.func_state_RNIC4OR2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIC4OR2[0]/O
    net        POWERLED.func_state_RNIC4OR2[0]
    input  pin POWERLED.dutycycle_RNIN3GO3[10]/I0
    instance   POWERLED.dutycycle_RNIN3GO3[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIN3GO3[10]/O
    net        POWERLED.N_143_N
    input  pin POWERLED.dutycycle_RNIEB706[10]/I0
    instance   POWERLED.dutycycle_RNIEB706[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIEB706[10]/O
    net        POWERLED.dutycycle_en_4
    input  pin POWERLED.dutycycle_RNI45I67[10]/I2
    instance   POWERLED.dutycycle_RNI45I67[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI45I67[10]/O
    net        POWERLED.dutycycle_2
    input  pin POWERLED.dutycycle_RNI_7[9]/I0
    instance   POWERLED.dutycycle_RNI_7[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[9]/O
    net        POWERLED.N_336
    input  pin POWERLED.dutycycle_RNI[2]/I0
    instance   POWERLED.dutycycle_RNI[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI[2]/O
    net        POWERLED.N_337
    input  pin POWERLED.func_state_RNI[0]/I1
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_390
    input  pin POWERLED.func_state_RNIES0I2[0]/I3
    instance   POWERLED.func_state_RNIES0I2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIES0I2[0]/O
    net        POWERLED.count_clk_en_1_0
    input  pin POWERLED.func_state_RNIQF354[1]/I3
    instance   POWERLED.func_state_RNIQF354[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIQF354[1]/O
    net        POWERLED.count_clk_en
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk[7]</font> 
37) instance count_clk_RNIRCVD[7] (in view: work.powerled_block(netlist)), output net count_clk[7] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[7]
    input  pin POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2/I1
    instance   POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2/O
    net        POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2
    input  pin POWERLED.count_clk_RNIRCVD[7]/I1
    instance   POWERLED.count_clk_RNIRCVD[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIRCVD[7]/O
    net        POWERLED.count_clk[7]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk[6]</font> 
38) instance count_clk_RNIP9UD[6] (in view: work.powerled_block(netlist)), output net count_clk[6] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[6]
    input  pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/I1
    instance   POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/O
    net        POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2
    input  pin POWERLED.count_clk_RNIP9UD[6]/I1
    instance   POWERLED.count_clk_RNIP9UD[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIP9UD[6]/O
    net        POWERLED.count_clk[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk[5]</font> 
39) instance count_clk_RNIN6TD[5] (in view: work.powerled_block(netlist)), output net count_clk[5] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[5]
    input  pin POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2/I1
    instance   POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2/O
    net        POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2
    input  pin POWERLED.count_clk_RNIN6TD[5]/I1
    instance   POWERLED.count_clk_RNIN6TD[5] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIN6TD[5]/O
    net        POWERLED.count_clk[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk[8]</font> 
40) instance count_clk_RNITF0E[8] (in view: work.powerled_block(netlist)), output net count_clk[8] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[8]
    input  pin POWERLED.count_clk_RNI[2]/I0
    instance   POWERLED.count_clk_RNI[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[2]/O
    net        POWERLED.un2_count_clk_17_0_o3_0_4
    input  pin POWERLED.count_clk_RNI[4]/I3
    instance   POWERLED.count_clk_RNI[4] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[4]/O
    net        POWERLED.N_2182_i
    input  pin POWERLED.func_state_RNI_1[1]/I0
    instance   POWERLED.func_state_RNI_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[1]/O
    net        POWERLED.un1_clk_100khz_48_and_i_o2_2_0
    input  pin POWERLED.func_state_RNIC4OR2[0]/I0
    instance   POWERLED.func_state_RNIC4OR2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIC4OR2[0]/O
    net        POWERLED.func_state_RNIC4OR2[0]
    input  pin POWERLED.dutycycle_RNIN3GO3[10]/I0
    instance   POWERLED.dutycycle_RNIN3GO3[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIN3GO3[10]/O
    net        POWERLED.N_143_N
    input  pin POWERLED.dutycycle_RNIEB706[10]/I0
    instance   POWERLED.dutycycle_RNIEB706[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIEB706[10]/O
    net        POWERLED.dutycycle_en_4
    input  pin POWERLED.dutycycle_RNI45I67[10]/I2
    instance   POWERLED.dutycycle_RNI45I67[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI45I67[10]/O
    net        POWERLED.dutycycle_2
    input  pin POWERLED.dutycycle_RNI_7[9]/I0
    instance   POWERLED.dutycycle_RNI_7[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[9]/O
    net        POWERLED.N_336
    input  pin POWERLED.dutycycle_RNI[2]/I0
    instance   POWERLED.dutycycle_RNI[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI[2]/O
    net        POWERLED.N_337
    input  pin POWERLED.func_state_RNI[0]/I1
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_390
    input  pin POWERLED.func_state_RNIES0I2[0]/I3
    instance   POWERLED.func_state_RNIES0I2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIES0I2[0]/O
    net        POWERLED.count_clk_en_1_0
    input  pin POWERLED.func_state_RNIQF354[1]/I3
    instance   POWERLED.func_state_RNIQF354[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIQF354[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNIJ446[12]/I0
    instance   POWERLED.count_clk_RNIJ446[12] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIJ446[12]/O
    net        POWERLED.count_clk[12]
    input  pin POWERLED.un1_count_clk_2_cry_12_c/I0
    instance   POWERLED.un1_count_clk_2_cry_12_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_12_c/CO
    net        POWERLED.un1_count_clk_2_cry_12
    input  pin POWERLED.un1_count_clk_2_cry_12_c_RNI74D2/I3
    instance   POWERLED.un1_count_clk_2_cry_12_c_RNI74D2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_12_c_RNI74D2/O
    net        POWERLED.un1_count_clk_2_cry_12_c_RNI74D2
    input  pin POWERLED.count_clk_RNIL756[13]/I1
    instance   POWERLED.count_clk_RNIL756[13] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIL756[13]/O
    net        POWERLED.count_clk[13]
    input  pin POWERLED.un1_count_clk_2_cry_13_c/I0
    instance   POWERLED.un1_count_clk_2_cry_13_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_13_c/CO
    net        POWERLED.un1_count_clk_2_cry_13
    input  pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/I3
    instance   POWERLED.un1_count_clk_2_cry_13_c_RNI86E2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/O
    net        POWERLED.un1_count_clk_2_cry_13_c_RNI86E2
    input  pin POWERLED.count_clk_RNINA66[14]/I1
    instance   POWERLED.count_clk_RNINA66[14] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINA66[14]/O
    net        POWERLED.count_clk[14]
    input  pin POWERLED.count_clk_RNI[13]/I0
    instance   POWERLED.count_clk_RNI[13] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[13]/O
    net        POWERLED.N_163
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.N_176
    input  pin POWERLED.count_clk_RNI[7]/I0
    instance   POWERLED.count_clk_RNI[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[7]/O
    net        POWERLED.N_394
    input  pin POWERLED.func_state_RNIOGRS[1]/I0
    instance   POWERLED.func_state_RNIOGRS[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOGRS[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_2_0
    input  pin POWERLED.func_state_RNICAC53[0]/I3
    instance   POWERLED.func_state_RNICAC53[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNICAC53[0]/O
    net        POWERLED.func_state_RNICAC53_0[0]
    input  pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/I0
    instance   POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/O
    net        POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2
    input  pin POWERLED.count_clk_RNITF0E[8]/I1
    instance   POWERLED.count_clk_RNITF0E[8] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNITF0E[8]/O
    net        POWERLED.count_clk[8]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle_2</font> 
41) instance dutycycle_RNI45I67[10] (in view: work.powerled_block(netlist)), output net dutycycle_2 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_2
    input  pin POWERLED.dutycycle_RNIN3GO3[10]/I3
    instance   POWERLED.dutycycle_RNIN3GO3[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIN3GO3[10]/O
    net        POWERLED.N_143_N
    input  pin POWERLED.dutycycle_RNIEB706[10]/I0
    instance   POWERLED.dutycycle_RNIEB706[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIEB706[10]/O
    net        POWERLED.dutycycle_en_4
    input  pin POWERLED.dutycycle_RNI45I67[10]/I2
    instance   POWERLED.dutycycle_RNI45I67[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI45I67[10]/O
    net        POWERLED.dutycycle_2
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.N_390</font> 
42) instance func_state_RNI[0] (in view: work.powerled_block(netlist)), output net N_390 (in view: work.powerled_block(netlist))
    net        POWERLED.N_390
    input  pin POWERLED.dutycycle_RNIEB706[10]/I3
    instance   POWERLED.dutycycle_RNIEB706[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIEB706[10]/O
    net        POWERLED.dutycycle_en_4
    input  pin POWERLED.dutycycle_RNI45I67[10]/I2
    instance   POWERLED.dutycycle_RNI45I67[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI45I67[10]/O
    net        POWERLED.dutycycle_2
    input  pin POWERLED.dutycycle_RNI_7[9]/I0
    instance   POWERLED.dutycycle_RNI_7[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[9]/O
    net        POWERLED.N_336
    input  pin POWERLED.dutycycle_RNI[2]/I0
    instance   POWERLED.dutycycle_RNI[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI[2]/O
    net        POWERLED.N_337
    input  pin POWERLED.func_state_RNI[0]/I1
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_390
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle_4</font> 
43) instance dutycycle_RNI67G18[9] (in view: work.powerled_block(netlist)), output net dutycycle_4 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_4
    input  pin POWERLED.dutycycle_RNIBVNS[9]/I2
    instance   POWERLED.dutycycle_RNIBVNS[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIBVNS[9]/O
    net        POWERLED.un1_clk_100khz_30_and_i_o2_0_0_1
    input  pin POWERLED.dutycycle_RNIOMK66[9]/I3
    instance   POWERLED.dutycycle_RNIOMK66[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIOMK66[9]/O
    net        POWERLED.dutycycle_eena_2
    input  pin POWERLED.dutycycle_RNI67G18[9]/I2
    instance   POWERLED.dutycycle_RNI67G18[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI67G18[9]/O
    net        POWERLED.dutycycle_4
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.func_state_RNIBVNS[1]</font> 
44) instance func_state_RNIBVNS[1] (in view: work.powerled_block(netlist)), output net func_state_RNIBVNS[1] (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_RNIBVNS[1]
    input  pin POWERLED.dutycycle_RNIBVNS[9]/I3
    instance   POWERLED.dutycycle_RNIBVNS[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIBVNS[9]/O
    net        POWERLED.un1_clk_100khz_30_and_i_o2_0_0_1
    input  pin POWERLED.dutycycle_RNIOMK66[9]/I3
    instance   POWERLED.dutycycle_RNIOMK66[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIOMK66[9]/O
    net        POWERLED.dutycycle_eena_2
    input  pin POWERLED.dutycycle_RNI67G18[9]/I2
    instance   POWERLED.dutycycle_RNI67G18[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI67G18[9]/O
    net        POWERLED.dutycycle_4
    input  pin POWERLED.un1_dutycycle_94_cry_9_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_9_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_9_c/CO
    net        POWERLED.un1_dutycycle_94_cry_9
    input  pin POWERLED.un1_dutycycle_94_cry_9_c_RNICS71/I3
    instance   POWERLED.un1_dutycycle_94_cry_9_c_RNICS71 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_9_c_RNICS71/O
    net        POWERLED.un1_dutycycle_94_cry_9_c_RNICS71
    input  pin POWERLED.dutycycle_RNI45I67[10]/I3
    instance   POWERLED.dutycycle_RNI45I67[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI45I67[10]/O
    net        POWERLED.dutycycle_2
    input  pin POWERLED.dutycycle_RNI_7[9]/I0
    instance   POWERLED.dutycycle_RNI_7[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[9]/O
    net        POWERLED.N_336
    input  pin POWERLED.dutycycle_RNI[2]/I0
    instance   POWERLED.dutycycle_RNI[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI[2]/O
    net        POWERLED.N_337
    input  pin POWERLED.func_state_RNI[0]/I1
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_390
    input  pin POWERLED.func_state_RNIES0I2[0]/I3
    instance   POWERLED.func_state_RNIES0I2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIES0I2[0]/O
    net        POWERLED.count_clk_en_1_0
    input  pin POWERLED.func_state_RNIQF354[1]/I3
    instance   POWERLED.func_state_RNIQF354[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIQF354[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNIJ446[12]/I0
    instance   POWERLED.count_clk_RNIJ446[12] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIJ446[12]/O
    net        POWERLED.count_clk[12]
    input  pin POWERLED.un1_count_clk_2_cry_12_c/I0
    instance   POWERLED.un1_count_clk_2_cry_12_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_12_c/CO
    net        POWERLED.un1_count_clk_2_cry_12
    input  pin POWERLED.un1_count_clk_2_cry_12_c_RNI74D2/I3
    instance   POWERLED.un1_count_clk_2_cry_12_c_RNI74D2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_12_c_RNI74D2/O
    net        POWERLED.un1_count_clk_2_cry_12_c_RNI74D2
    input  pin POWERLED.count_clk_RNIL756[13]/I1
    instance   POWERLED.count_clk_RNIL756[13] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIL756[13]/O
    net        POWERLED.count_clk[13]
    input  pin POWERLED.un1_count_clk_2_cry_13_c/I0
    instance   POWERLED.un1_count_clk_2_cry_13_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_13_c/CO
    net        POWERLED.un1_count_clk_2_cry_13
    input  pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/I3
    instance   POWERLED.un1_count_clk_2_cry_13_c_RNI86E2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/O
    net        POWERLED.un1_count_clk_2_cry_13_c_RNI86E2
    input  pin POWERLED.count_clk_RNINA66[14]/I1
    instance   POWERLED.count_clk_RNINA66[14] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINA66[14]/O
    net        POWERLED.count_clk[14]
    input  pin POWERLED.count_clk_RNI[13]/I0
    instance   POWERLED.count_clk_RNI[13] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[13]/O
    net        POWERLED.N_163
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.N_176
    input  pin POWERLED.count_clk_RNI[7]/I0
    instance   POWERLED.count_clk_RNI[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[7]/O
    net        POWERLED.N_394
    input  pin POWERLED.func_state_RNIOGRS[1]/I0
    instance   POWERLED.func_state_RNIOGRS[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOGRS[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_2_0
    input  pin POWERLED.func_state_RNICAC53[0]/I3
    instance   POWERLED.func_state_RNICAC53[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNICAC53[0]/O
    net        POWERLED.func_state_RNICAC53_0[0]
    input  pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/I0
    instance   POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/O
    net        POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2
    input  pin POWERLED.count_clk_RNITF0E[8]/I1
    instance   POWERLED.count_clk_RNITF0E[8] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNITF0E[8]/O
    net        POWERLED.count_clk[8]
    input  pin POWERLED.count_clk_RNI_0[2]/I0
    instance   POWERLED.count_clk_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[2]/O
    net        POWERLED.N_352
    input  pin POWERLED.count_clk_RNI[9]/I0
    instance   POWERLED.count_clk_RNI[9] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[9]/O
    net        POWERLED.count_clk_RNI[9]
    input  pin POWERLED.func_state_RNIJ9IE1[0]/I1
    instance   POWERLED.func_state_RNIJ9IE1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIJ9IE1[0]/O
    net        POWERLED.N_289
    input  pin POWERLED.count_clk_RNIU8AB2[7]/I0
    instance   POWERLED.count_clk_RNIU8AB2[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIU8AB2[7]/O
    net        POWERLED.N_116
    input  pin POWERLED.count_off_RNI4C959[10]/I0
    instance   POWERLED.count_off_RNI4C959[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI4C959[10]/O
    net        POWERLED.count_off[10]
    input  pin POWERLED.count_off_RNIR1479_0[9]/I1
    instance   POWERLED.count_off_RNIR1479_0[9] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIR1479_0[9]/O
    net        POWERLED.un34_clk_100khz_4
    input  pin POWERLED.count_off_RNIG5N6N1[11]/I0
    instance   POWERLED.count_off_RNIG5N6N1[11] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIG5N6N1[11]/O
    net        POWERLED.count_off_RNIG5N6N1[11]
    input  pin POWERLED.count_off_RNI[11]/I0
    instance   POWERLED.count_off_RNI[11] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[11]/O
    net        POWERLED.count_off_RNI[11]
    input  pin POWERLED.func_state_RNI_2[1]/I1
    instance   POWERLED.func_state_RNI_2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_2[1]/O
    net        POWERLED.func_state_RNI_2[1]
    input  pin POWERLED.func_state_RNIBK1U_1[1]/I2
    instance   POWERLED.func_state_RNIBK1U_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBK1U_1[1]/O
    net        POWERLED.func_state_1_m2s2_i_1
    input  pin POWERLED.func_state_RNIHDGK3[1]/I3
    instance   POWERLED.func_state_RNIHDGK3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIHDGK3[1]/O
    net        POWERLED.N_67
    input  pin POWERLED.func_state_RNIB74H7[1]/I1
    instance   POWERLED.func_state_RNIB74H7[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIB74H7[1]/O
    net        POWERLED.func_state_RNIB74H7[1]
    input  pin POWERLED.func_state_RNIR2IB9[0]/I3
    instance   POWERLED.func_state_RNIR2IB9[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIR2IB9[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_1[0]/I0
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.func_state_RNI_1[0]
    input  pin POWERLED.func_state_RNIBK1U[0]/I1
    instance   POWERLED.func_state_RNIBK1U[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBK1U[0]/O
    net        POWERLED.func_state_RNIBK1U[0]
    input  pin POWERLED.func_state_RNIHDGK3_0[1]/I1
    instance   POWERLED.func_state_RNIHDGK3_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIHDGK3_0[1]/O
    net        POWERLED.func_state_RNIHDGK3_0[1]
    input  pin POWERLED.func_state_RNIG5G37[1]/I0
    instance   POWERLED.func_state_RNIG5G37[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIG5G37[1]/O
    net        POWERLED.func_state_RNIG5G37[1]
    input  pin POWERLED.func_state_RNI12UT8[1]/I3
    instance   POWERLED.func_state_RNI12UT8[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI12UT8[1]/O
    net        POWERLED.func_state
    input  pin POWERLED.func_state_RNIBVNS[1]/I0
    instance   POWERLED.func_state_RNIBVNS[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBVNS[1]/O
    net        POWERLED.func_state_RNIBVNS[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle_3</font> 
45) instance dutycycle_RNIFO3M8[8] (in view: work.powerled_block(netlist)), output net dutycycle_3 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_3
    input  pin POWERLED.dutycycle_RNI4VJH7[8]/I1
    instance   POWERLED.dutycycle_RNI4VJH7[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI4VJH7[8]/O
    net        POWERLED.dutycycle_en_3
    input  pin POWERLED.dutycycle_RNIFO3M8[8]/I2
    instance   POWERLED.dutycycle_RNIFO3M8[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIFO3M8[8]/O
    net        POWERLED.dutycycle_3
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle_6</font> 
46) instance dutycycle_RNIN1M47[7] (in view: work.powerled_block(netlist)), output net dutycycle_6 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_6
    input  pin POWERLED.dutycycle_RNI_4[7]/I1
    instance   POWERLED.dutycycle_RNI_4[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[7]/O
    net        POWERLED.un1_clk_100khz_36_and_i_0_d_0
    input  pin POWERLED.dutycycle_RNIEB706[7]/I3
    instance   POWERLED.dutycycle_RNIEB706[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIEB706[7]/O
    net        POWERLED.dutycycle_RNIEB706[7]
    input  pin POWERLED.dutycycle_RNIN1M47[7]/I2
    instance   POWERLED.dutycycle_RNIN1M47[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIN1M47[7]/O
    net        POWERLED.dutycycle_6
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle[6]</font> 
47) instance dutycycle_RNIM1P2B[6] (in view: work.powerled_block(netlist)), output net dutycycle[6] (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_RNIN3GO3[6]/I1
    instance   POWERLED.dutycycle_RNIN3GO3[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIN3GO3[6]/O
    net        POWERLED.N_217_N_0
    input  pin POWERLED.dutycycle_RNIOBU76[6]/I1
    instance   POWERLED.dutycycle_RNIOBU76[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIOBU76[6]/O
    net        POWERLED.dutycycle_eena_13_0
    input  pin POWERLED.dutycycle_RNIM1P2B[6]/I2
    instance   POWERLED.dutycycle_RNIM1P2B[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIM1P2B[6]/O
    net        POWERLED.dutycycle[6]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.func_state_RNI_1[0]</font> 
48) instance func_state_RNI_1[0] (in view: work.powerled_block(netlist)), output net func_state_RNI_1[0] (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_RNI_1[0]
    input  pin POWERLED.func_state_RNIBK1U[1]/I0
    instance   POWERLED.func_state_RNIBK1U[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBK1U[1]/O
    net        POWERLED.g0_3_1
    input  pin POWERLED.dutycycle_RNIOBU76[6]/I2
    instance   POWERLED.dutycycle_RNIOBU76[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIOBU76[6]/O
    net        POWERLED.dutycycle_eena_13_0
    input  pin POWERLED.dutycycle_RNIM1P2B[6]/I2
    instance   POWERLED.dutycycle_RNIM1P2B[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIM1P2B[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.un1_dutycycle_94_cry_6_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_6_c/CO
    net        POWERLED.un1_dutycycle_94_cry_6_c
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/I3
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/O
    net        POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41
    input  pin POWERLED.dutycycle_RNIN1M47[7]/I3
    instance   POWERLED.dutycycle_RNIN1M47[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIN1M47[7]/O
    net        POWERLED.dutycycle_6
    input  pin POWERLED.un1_dutycycle_94_cry_7_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_7_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_7_c/CO
    net        POWERLED.un1_dutycycle_94_cry_7_c
    input  pin POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51/I3
    instance   POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51/O
    net        POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51
    input  pin POWERLED.dutycycle_RNIFO3M8[8]/I3
    instance   POWERLED.dutycycle_RNIFO3M8[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIFO3M8[8]/O
    net        POWERLED.dutycycle_3
    input  pin POWERLED.un1_dutycycle_94_cry_8_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_8_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_8_c/CO
    net        POWERLED.un1_dutycycle_94_cry_8_c
    input  pin POWERLED.un1_dutycycle_94_cry_8_c_RNIMPUT/I3
    instance   POWERLED.un1_dutycycle_94_cry_8_c_RNIMPUT (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_8_c_RNIMPUT/O
    net        POWERLED.dutycycle_rst_1
    input  pin POWERLED.dutycycle_RNI67G18[9]/I3
    instance   POWERLED.dutycycle_RNI67G18[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI67G18[9]/O
    net        POWERLED.dutycycle_4
    input  pin POWERLED.un1_dutycycle_94_cry_9_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_9_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_9_c/CO
    net        POWERLED.un1_dutycycle_94_cry_9
    input  pin POWERLED.un1_dutycycle_94_cry_9_c_RNICS71/I3
    instance   POWERLED.un1_dutycycle_94_cry_9_c_RNICS71 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_9_c_RNICS71/O
    net        POWERLED.un1_dutycycle_94_cry_9_c_RNICS71
    input  pin POWERLED.dutycycle_RNI45I67[10]/I3
    instance   POWERLED.dutycycle_RNI45I67[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI45I67[10]/O
    net        POWERLED.dutycycle_2
    input  pin POWERLED.dutycycle_RNI_7[9]/I0
    instance   POWERLED.dutycycle_RNI_7[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[9]/O
    net        POWERLED.N_336
    input  pin POWERLED.dutycycle_RNI[2]/I0
    instance   POWERLED.dutycycle_RNI[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI[2]/O
    net        POWERLED.N_337
    input  pin POWERLED.func_state_RNI[0]/I1
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_390
    input  pin POWERLED.func_state_RNIES0I2[0]/I3
    instance   POWERLED.func_state_RNIES0I2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIES0I2[0]/O
    net        POWERLED.count_clk_en_1_0
    input  pin POWERLED.func_state_RNIQF354[1]/I3
    instance   POWERLED.func_state_RNIQF354[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIQF354[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNIJ446[12]/I0
    instance   POWERLED.count_clk_RNIJ446[12] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIJ446[12]/O
    net        POWERLED.count_clk[12]
    input  pin POWERLED.un1_count_clk_2_cry_12_c/I0
    instance   POWERLED.un1_count_clk_2_cry_12_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_12_c/CO
    net        POWERLED.un1_count_clk_2_cry_12
    input  pin POWERLED.un1_count_clk_2_cry_12_c_RNI74D2/I3
    instance   POWERLED.un1_count_clk_2_cry_12_c_RNI74D2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_12_c_RNI74D2/O
    net        POWERLED.un1_count_clk_2_cry_12_c_RNI74D2
    input  pin POWERLED.count_clk_RNIL756[13]/I1
    instance   POWERLED.count_clk_RNIL756[13] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIL756[13]/O
    net        POWERLED.count_clk[13]
    input  pin POWERLED.un1_count_clk_2_cry_13_c/I0
    instance   POWERLED.un1_count_clk_2_cry_13_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_13_c/CO
    net        POWERLED.un1_count_clk_2_cry_13
    input  pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/I3
    instance   POWERLED.un1_count_clk_2_cry_13_c_RNI86E2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/O
    net        POWERLED.un1_count_clk_2_cry_13_c_RNI86E2
    input  pin POWERLED.count_clk_RNINA66[14]/I1
    instance   POWERLED.count_clk_RNINA66[14] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINA66[14]/O
    net        POWERLED.count_clk[14]
    input  pin POWERLED.count_clk_RNI[13]/I0
    instance   POWERLED.count_clk_RNI[13] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[13]/O
    net        POWERLED.N_163
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.N_176
    input  pin POWERLED.count_clk_RNI[7]/I0
    instance   POWERLED.count_clk_RNI[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[7]/O
    net        POWERLED.N_394
    input  pin POWERLED.func_state_RNIOGRS[1]/I0
    instance   POWERLED.func_state_RNIOGRS[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOGRS[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_2_0
    input  pin POWERLED.func_state_RNICAC53[0]/I3
    instance   POWERLED.func_state_RNICAC53[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNICAC53[0]/O
    net        POWERLED.func_state_RNICAC53_0[0]
    input  pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/I0
    instance   POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/O
    net        POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2
    input  pin POWERLED.count_clk_RNITF0E[8]/I1
    instance   POWERLED.count_clk_RNITF0E[8] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNITF0E[8]/O
    net        POWERLED.count_clk[8]
    input  pin POWERLED.count_clk_RNI_0[2]/I0
    instance   POWERLED.count_clk_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[2]/O
    net        POWERLED.N_352
    input  pin POWERLED.count_clk_RNI[9]/I0
    instance   POWERLED.count_clk_RNI[9] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[9]/O
    net        POWERLED.count_clk_RNI[9]
    input  pin POWERLED.func_state_RNIJ9IE1[0]/I1
    instance   POWERLED.func_state_RNIJ9IE1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIJ9IE1[0]/O
    net        POWERLED.N_289
    input  pin POWERLED.count_clk_RNIU8AB2[7]/I0
    instance   POWERLED.count_clk_RNIU8AB2[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIU8AB2[7]/O
    net        POWERLED.N_116
    input  pin POWERLED.count_off_RNI4C959[10]/I0
    instance   POWERLED.count_off_RNI4C959[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI4C959[10]/O
    net        POWERLED.count_off[10]
    input  pin POWERLED.count_off_RNIR1479_0[9]/I1
    instance   POWERLED.count_off_RNIR1479_0[9] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIR1479_0[9]/O
    net        POWERLED.un34_clk_100khz_4
    input  pin POWERLED.count_off_RNIG5N6N1[11]/I0
    instance   POWERLED.count_off_RNIG5N6N1[11] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIG5N6N1[11]/O
    net        POWERLED.count_off_RNIG5N6N1[11]
    input  pin POWERLED.count_off_RNI[11]/I0
    instance   POWERLED.count_off_RNI[11] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[11]/O
    net        POWERLED.count_off_RNI[11]
    input  pin POWERLED.func_state_RNI_2[1]/I1
    instance   POWERLED.func_state_RNI_2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_2[1]/O
    net        POWERLED.func_state_RNI_2[1]
    input  pin POWERLED.func_state_RNIBK1U_1[1]/I2
    instance   POWERLED.func_state_RNIBK1U_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBK1U_1[1]/O
    net        POWERLED.func_state_1_m2s2_i_1
    input  pin POWERLED.func_state_RNIHDGK3[1]/I3
    instance   POWERLED.func_state_RNIHDGK3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIHDGK3[1]/O
    net        POWERLED.N_67
    input  pin POWERLED.func_state_RNIB74H7[1]/I1
    instance   POWERLED.func_state_RNIB74H7[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIB74H7[1]/O
    net        POWERLED.func_state_RNIB74H7[1]
    input  pin POWERLED.func_state_RNIR2IB9[0]/I3
    instance   POWERLED.func_state_RNIR2IB9[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIR2IB9[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_1[0]/I0
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.func_state_RNI_1[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.N_337</font> 
49) instance dutycycle_RNI[2] (in view: work.powerled_block(netlist)), output net N_337 (in view: work.powerled_block(netlist))
    net        POWERLED.N_337
    input  pin POWERLED.func_state_RNI_6[1]/I1
    instance   POWERLED.func_state_RNI_6[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_6[1]/O
    net        POWERLED.g0_0_a3_1
    input  pin POWERLED.func_state_RNIBK1U[1]/I1
    instance   POWERLED.func_state_RNIBK1U[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBK1U[1]/O
    net        POWERLED.g0_3_1
    input  pin POWERLED.dutycycle_RNIOBU76[6]/I2
    instance   POWERLED.dutycycle_RNIOBU76[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIOBU76[6]/O
    net        POWERLED.dutycycle_eena_13_0
    input  pin POWERLED.dutycycle_RNIM1P2B[6]/I2
    instance   POWERLED.dutycycle_RNIM1P2B[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIM1P2B[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.un1_dutycycle_94_cry_6_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_6_c/CO
    net        POWERLED.un1_dutycycle_94_cry_6_c
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/I3
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/O
    net        POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41
    input  pin POWERLED.dutycycle_RNIN1M47[7]/I3
    instance   POWERLED.dutycycle_RNIN1M47[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIN1M47[7]/O
    net        POWERLED.dutycycle_6
    input  pin POWERLED.un1_dutycycle_94_cry_7_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_7_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_7_c/CO
    net        POWERLED.un1_dutycycle_94_cry_7_c
    input  pin POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51/I3
    instance   POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51/O
    net        POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51
    input  pin POWERLED.dutycycle_RNIFO3M8[8]/I3
    instance   POWERLED.dutycycle_RNIFO3M8[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIFO3M8[8]/O
    net        POWERLED.dutycycle_3
    input  pin POWERLED.un1_dutycycle_94_cry_8_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_8_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_8_c/CO
    net        POWERLED.un1_dutycycle_94_cry_8_c
    input  pin POWERLED.un1_dutycycle_94_cry_8_c_RNIMPUT/I3
    instance   POWERLED.un1_dutycycle_94_cry_8_c_RNIMPUT (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_8_c_RNIMPUT/O
    net        POWERLED.dutycycle_rst_1
    input  pin POWERLED.dutycycle_RNI67G18[9]/I3
    instance   POWERLED.dutycycle_RNI67G18[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI67G18[9]/O
    net        POWERLED.dutycycle_4
    input  pin POWERLED.un1_dutycycle_94_cry_9_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_9_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_9_c/CO
    net        POWERLED.un1_dutycycle_94_cry_9
    input  pin POWERLED.un1_dutycycle_94_cry_9_c_RNICS71/I3
    instance   POWERLED.un1_dutycycle_94_cry_9_c_RNICS71 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_9_c_RNICS71/O
    net        POWERLED.un1_dutycycle_94_cry_9_c_RNICS71
    input  pin POWERLED.dutycycle_RNI45I67[10]/I3
    instance   POWERLED.dutycycle_RNI45I67[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI45I67[10]/O
    net        POWERLED.dutycycle_2
    input  pin POWERLED.dutycycle_RNI_7[9]/I0
    instance   POWERLED.dutycycle_RNI_7[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[9]/O
    net        POWERLED.N_336
    input  pin POWERLED.dutycycle_RNI[2]/I0
    instance   POWERLED.dutycycle_RNI[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI[2]/O
    net        POWERLED.N_337
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle[5]</font> 
50) instance dutycycle_RNICPVSD[5] (in view: work.powerled_block(netlist)), output net dutycycle[5] (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_RNI_1[5]/I2
    instance   POWERLED.dutycycle_RNI_1[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_1[5]/O
    net        POWERLED.N_222
    input  pin POWERLED.dutycycle_RNILP0F[5]/I0
    instance   POWERLED.dutycycle_RNILP0F[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNILP0F[5]/O
    net        POWERLED.un1_clk_100khz_52_and_i_m2_1
    input  pin POWERLED.dutycycle_RNICFHA6[5]/I0
    instance   POWERLED.dutycycle_RNICFHA6[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNICFHA6[5]/O
    net        POWERLED.N_225
    input  pin POWERLED.dutycycle_RNIG6629[5]/I1
    instance   POWERLED.dutycycle_RNIG6629[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIG6629[5]/O
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_RNICPVSD[5]/I2
    instance   POWERLED.dutycycle_RNICPVSD[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNICPVSD[5]/O
    net        POWERLED.dutycycle[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.N_336</font> 
51) instance dutycycle_RNI_7[9] (in view: work.powerled_block(netlist)), output net N_336 (in view: work.powerled_block(netlist))
    net        POWERLED.N_336
    input  pin POWERLED.dutycycle_RNI_3[0]/I0
    instance   POWERLED.dutycycle_RNI_3[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[0]/O
    net        POWERLED.N_392
    input  pin POWERLED.dutycycle_RNI_6[0]/I0
    instance   POWERLED.dutycycle_RNI_6[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_6[0]/O
    net        POWERLED.un1_dutycycle_172_sm3
    input  pin POWERLED.dutycycle_RNILP0F[5]/I1
    instance   POWERLED.dutycycle_RNILP0F[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNILP0F[5]/O
    net        POWERLED.un1_clk_100khz_52_and_i_m2_1
    input  pin POWERLED.dutycycle_RNICFHA6[5]/I0
    instance   POWERLED.dutycycle_RNICFHA6[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNICFHA6[5]/O
    net        POWERLED.N_225
    input  pin POWERLED.dutycycle_RNIG6629[5]/I1
    instance   POWERLED.dutycycle_RNIG6629[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIG6629[5]/O
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_RNICPVSD[5]/I2
    instance   POWERLED.dutycycle_RNICPVSD[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNICPVSD[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_RNI_2[0]/I0
    instance   POWERLED.dutycycle_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[0]/O
    net        POWERLED.dutycycle_RNI_2[0]
    input  pin POWERLED.dutycycle_RNI_8[0]/I0
    instance   POWERLED.dutycycle_RNI_8[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_8[0]/O
    net        POWERLED.dutycycle_RNI_8[0]
    input  pin POWERLED.func_state_RNI_6[1]/I2
    instance   POWERLED.func_state_RNI_6[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_6[1]/O
    net        POWERLED.g0_0_a3_1
    input  pin POWERLED.func_state_RNIBK1U[1]/I1
    instance   POWERLED.func_state_RNIBK1U[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBK1U[1]/O
    net        POWERLED.g0_3_1
    input  pin POWERLED.dutycycle_RNIOBU76[6]/I2
    instance   POWERLED.dutycycle_RNIOBU76[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIOBU76[6]/O
    net        POWERLED.dutycycle_eena_13_0
    input  pin POWERLED.dutycycle_RNIM1P2B[6]/I2
    instance   POWERLED.dutycycle_RNIM1P2B[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIM1P2B[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.un1_dutycycle_94_cry_6_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_6_c/CO
    net        POWERLED.un1_dutycycle_94_cry_6_c
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/I3
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41/O
    net        POWERLED.un1_dutycycle_94_cry_6_c_RNI9M41
    input  pin POWERLED.dutycycle_RNIN1M47[7]/I3
    instance   POWERLED.dutycycle_RNIN1M47[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIN1M47[7]/O
    net        POWERLED.dutycycle_6
    input  pin POWERLED.un1_dutycycle_94_cry_7_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_7_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_7_c/CO
    net        POWERLED.un1_dutycycle_94_cry_7_c
    input  pin POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51/I3
    instance   POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51/O
    net        POWERLED.un1_dutycycle_94_cry_7_c_RNIAO51
    input  pin POWERLED.dutycycle_RNIFO3M8[8]/I3
    instance   POWERLED.dutycycle_RNIFO3M8[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIFO3M8[8]/O
    net        POWERLED.dutycycle_3
    input  pin POWERLED.un1_dutycycle_94_cry_8_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_8_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_8_c/CO
    net        POWERLED.un1_dutycycle_94_cry_8_c
    input  pin POWERLED.un1_dutycycle_94_cry_8_c_RNIMPUT/I3
    instance   POWERLED.un1_dutycycle_94_cry_8_c_RNIMPUT (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_8_c_RNIMPUT/O
    net        POWERLED.dutycycle_rst_1
    input  pin POWERLED.dutycycle_RNI67G18[9]/I3
    instance   POWERLED.dutycycle_RNI67G18[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI67G18[9]/O
    net        POWERLED.dutycycle_4
    input  pin POWERLED.un1_dutycycle_94_cry_9_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_9_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_9_c/CO
    net        POWERLED.un1_dutycycle_94_cry_9
    input  pin POWERLED.un1_dutycycle_94_cry_9_c_RNICS71/I3
    instance   POWERLED.un1_dutycycle_94_cry_9_c_RNICS71 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_9_c_RNICS71/O
    net        POWERLED.un1_dutycycle_94_cry_9_c_RNICS71
    input  pin POWERLED.dutycycle_RNI45I67[10]/I3
    instance   POWERLED.dutycycle_RNI45I67[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI45I67[10]/O
    net        POWERLED.dutycycle_2
    input  pin POWERLED.dutycycle_RNI_7[9]/I0
    instance   POWERLED.dutycycle_RNI_7[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[9]/O
    net        POWERLED.N_336
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle_1</font> 
52) instance dutycycle_RNINQPO7[1] (in view: work.powerled_block(netlist)), output net dutycycle_1 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_1
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I2
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNIE9MT/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNIE9MT (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNIE9MT/O
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_RNINQPO7[1]/I2
    instance   POWERLED.dutycycle_RNINQPO7[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNINQPO7[1]/O
    net        POWERLED.dutycycle_1
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle</font> 
53) instance dutycycle_RNIJFRN7[0] (in view: work.powerled_block(netlist)), output net dutycycle (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle
    input  pin POWERLED.func_state_RNIBVNS[0]/I2
    instance   POWERLED.func_state_RNIBVNS[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBVNS[0]/O
    net        POWERLED.dutycycle_1_0[0]
    input  pin POWERLED.dutycycle_RNIJFRN7[0]/I2
    instance   POWERLED.dutycycle_RNIJFRN7[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIJFRN7[0]/O
    net        POWERLED.dutycycle
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle_RNI_8[0]</font> 
54) instance dutycycle_RNI_8[0] (in view: work.powerled_block(netlist)), output net dutycycle_RNI_8[0] (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_RNI_8[0]
    input  pin POWERLED.dutycycle_RNI_3[2]/I1
    instance   POWERLED.dutycycle_RNI_3[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[2]/O
    net        POWERLED.dutycycle_0_sqmuxa_i_i_a3_0
    input  pin POWERLED.func_state_RNIBVNS_1[0]/I3
    instance   POWERLED.func_state_RNIBVNS_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBVNS_1[0]/O
    net        POWERLED.func_state_RNIBVNS_1[0]
    input  pin POWERLED.func_state_RNIMUFP1[1]/I2
    instance   POWERLED.func_state_RNIMUFP1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIMUFP1[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m2
    input  pin POWERLED.func_state_RNIES0I2[1]/I1
    instance   POWERLED.func_state_RNIES0I2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIES0I2[1]/O
    net        POWERLED.N_171
    input  pin POWERLED.func_state_RNIELPT3[1]/I2
    instance   POWERLED.func_state_RNIELPT3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIELPT3[1]/O
    net        POWERLED.N_108_f0_1
    input  pin POWERLED.dutycycle_RNIP27U5[0]/I0
    instance   POWERLED.dutycycle_RNIP27U5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIP27U5[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNIJFRN7[0]/I3
    instance   POWERLED.dutycycle_RNIJFRN7[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIJFRN7[0]/O
    net        POWERLED.dutycycle
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0_c
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNIE9MT/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNIE9MT (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNIE9MT/O
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_RNINQPO7[1]/I2
    instance   POWERLED.dutycycle_RNINQPO7[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNINQPO7[1]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.dutycycle_RNI_3[0]/I2
    instance   POWERLED.dutycycle_RNI_3[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[0]/O
    net        POWERLED.N_392
    input  pin POWERLED.dutycycle_RNI_6[0]/I0
    instance   POWERLED.dutycycle_RNI_6[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_6[0]/O
    net        POWERLED.un1_dutycycle_172_sm3
    input  pin POWERLED.dutycycle_RNILP0F[5]/I1
    instance   POWERLED.dutycycle_RNILP0F[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNILP0F[5]/O
    net        POWERLED.un1_clk_100khz_52_and_i_m2_1
    input  pin POWERLED.dutycycle_RNICFHA6[5]/I0
    instance   POWERLED.dutycycle_RNICFHA6[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNICFHA6[5]/O
    net        POWERLED.N_225
    input  pin POWERLED.dutycycle_RNIG6629[5]/I1
    instance   POWERLED.dutycycle_RNIG6629[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIG6629[5]/O
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_RNICPVSD[5]/I2
    instance   POWERLED.dutycycle_RNICPVSD[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNICPVSD[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_RNI_2[0]/I0
    instance   POWERLED.dutycycle_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[0]/O
    net        POWERLED.dutycycle_RNI_2[0]
    input  pin POWERLED.dutycycle_RNI_8[0]/I0
    instance   POWERLED.dutycycle_RNI_8[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_8[0]/O
    net        POWERLED.dutycycle_RNI_8[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle_5</font> 
55) instance dutycycle_RNI7CVL8[4] (in view: work.powerled_block(netlist)), output net dutycycle_5 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_5
    input  pin POWERLED.dutycycle_RNI4VJH7[4]/I1
    instance   POWERLED.dutycycle_RNI4VJH7[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI4VJH7[4]/O
    net        POWERLED.dutycycle_RNI4VJH7[4]
    input  pin POWERLED.dutycycle_RNI7CVL8[4]/I2
    instance   POWERLED.dutycycle_RNI7CVL8[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI7CVL8[4]/O
    net        POWERLED.dutycycle_5
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle_8</font> 
56) instance dutycycle_RNI59UL8[3] (in view: work.powerled_block(netlist)), output net dutycycle_8 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_8
    input  pin POWERLED.dutycycle_RNI4VJH7[3]/I1
    instance   POWERLED.dutycycle_RNI4VJH7[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI4VJH7[3]/O
    net        POWERLED.dutycycle_en_8
    input  pin POWERLED.dutycycle_RNI59UL8[3]/I2
    instance   POWERLED.dutycycle_RNI59UL8[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI59UL8[3]/O
    net        POWERLED.dutycycle_8
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle_0</font> 
57) instance dutycycle_RNIN2MP8[2] (in view: work.powerled_block(netlist)), output net dutycycle_0 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_0
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV/I2
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV/O
    net        POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNIF01V/I1
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNIF01V (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNIF01V/O
    net        POWERLED.dutycycle_1_0_iv_i_0[2]
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNI2AJD2/I2
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNI2AJD2 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNI2AJD2/O
    net        POWERLED.N_64
    input  pin POWERLED.dutycycle_RNIN2MP8[2]/I0
    instance   POWERLED.dutycycle_RNIN2MP8[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIN2MP8[2]/O
    net        POWERLED.dutycycle_0
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle_7</font> 
58) instance dutycycle_RNIFS4K7[12] (in view: work.powerled_block(netlist)), output net dutycycle_7 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_7
    input  pin POWERLED.dutycycle_RNIN3GO3[12]/I3
    instance   POWERLED.dutycycle_RNIN3GO3[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIN3GO3[12]/O
    net        POWERLED.N_145_N
    input  pin POWERLED.dutycycle_RNIEB706[12]/I0
    instance   POWERLED.dutycycle_RNIEB706[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIEB706[12]/O
    net        POWERLED.dutycycle_en_9
    input  pin POWERLED.dutycycle_RNIFS4K7[12]/I2
    instance   POWERLED.dutycycle_RNIFS4K7[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIFS4K7[12]/O
    net        POWERLED.dutycycle_7
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle_9</font> 
59) instance dutycycle_RNIDP3K7[11] (in view: work.powerled_block(netlist)), output net dutycycle_9 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_9
    input  pin POWERLED.dutycycle_RNIN3GO3[11]/I3
    instance   POWERLED.dutycycle_RNIN3GO3[11] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIN3GO3[11]/O
    net        POWERLED.N_144_N
    input  pin POWERLED.dutycycle_RNIEB706[11]/I0
    instance   POWERLED.dutycycle_RNIEB706[11] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIEB706[11]/O
    net        POWERLED.dutycycle_en_7
    input  pin POWERLED.dutycycle_RNIDP3K7[11]/I2
    instance   POWERLED.dutycycle_RNIDP3K7[11] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIDP3K7[11]/O
    net        POWERLED.dutycycle_9
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle_14</font> 
60) instance dutycycle_RNIL58K7[15] (in view: work.powerled_block(netlist)), output net dutycycle_14 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_14
    input  pin POWERLED.dutycycle_RNI[15]/I0
    instance   POWERLED.dutycycle_RNI[15] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI[15]/O
    net        POWERLED.N_2215_i
    input  pin POWERLED.dutycycle_RNI_2[14]/I1
    instance   POWERLED.dutycycle_RNI_2[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[14]/O
    net        POWERLED.un2_count_clk_17_0_a2_5
    input  pin POWERLED.dutycycle_RNI_7[9]/I3
    instance   POWERLED.dutycycle_RNI_7[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[9]/O
    net        POWERLED.N_336
    input  pin POWERLED.dutycycle_RNI[2]/I0
    instance   POWERLED.dutycycle_RNI[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI[2]/O
    net        POWERLED.N_337
    input  pin POWERLED.func_state_RNI[0]/I1
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_390
    input  pin POWERLED.func_state_RNIES0I2[0]/I3
    instance   POWERLED.func_state_RNIES0I2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIES0I2[0]/O
    net        POWERLED.count_clk_en_1_0
    input  pin POWERLED.func_state_RNIQF354[1]/I3
    instance   POWERLED.func_state_RNIQF354[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIQF354[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNIJ446[12]/I0
    instance   POWERLED.count_clk_RNIJ446[12] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIJ446[12]/O
    net        POWERLED.count_clk[12]
    input  pin POWERLED.un1_count_clk_2_cry_12_c/I0
    instance   POWERLED.un1_count_clk_2_cry_12_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_12_c/CO
    net        POWERLED.un1_count_clk_2_cry_12
    input  pin POWERLED.un1_count_clk_2_cry_12_c_RNI74D2/I3
    instance   POWERLED.un1_count_clk_2_cry_12_c_RNI74D2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_12_c_RNI74D2/O
    net        POWERLED.un1_count_clk_2_cry_12_c_RNI74D2
    input  pin POWERLED.count_clk_RNIL756[13]/I1
    instance   POWERLED.count_clk_RNIL756[13] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIL756[13]/O
    net        POWERLED.count_clk[13]
    input  pin POWERLED.un1_count_clk_2_cry_13_c/I0
    instance   POWERLED.un1_count_clk_2_cry_13_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_13_c/CO
    net        POWERLED.un1_count_clk_2_cry_13
    input  pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/I3
    instance   POWERLED.un1_count_clk_2_cry_13_c_RNI86E2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/O
    net        POWERLED.un1_count_clk_2_cry_13_c_RNI86E2
    input  pin POWERLED.count_clk_RNINA66[14]/I1
    instance   POWERLED.count_clk_RNINA66[14] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINA66[14]/O
    net        POWERLED.count_clk[14]
    input  pin POWERLED.count_clk_RNI[13]/I0
    instance   POWERLED.count_clk_RNI[13] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[13]/O
    net        POWERLED.N_163
    input  pin POWERLED.count_clk_RNI[1]/I0
    instance   POWERLED.count_clk_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[1]/O
    net        POWERLED.N_176
    input  pin POWERLED.count_clk_RNI[7]/I0
    instance   POWERLED.count_clk_RNI[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[7]/O
    net        POWERLED.N_394
    input  pin POWERLED.func_state_RNIOGRS[1]/I0
    instance   POWERLED.func_state_RNIOGRS[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOGRS[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_2_0
    input  pin POWERLED.func_state_RNICAC53[0]/I3
    instance   POWERLED.func_state_RNICAC53[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNICAC53[0]/O
    net        POWERLED.func_state_RNICAC53_0[0]
    input  pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/I0
    instance   POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/O
    net        POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2
    input  pin POWERLED.count_clk_RNITF0E[8]/I1
    instance   POWERLED.count_clk_RNITF0E[8] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNITF0E[8]/O
    net        POWERLED.count_clk[8]
    input  pin POWERLED.count_clk_RNI_0[2]/I0
    instance   POWERLED.count_clk_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[2]/O
    net        POWERLED.N_352
    input  pin POWERLED.count_clk_RNI[9]/I0
    instance   POWERLED.count_clk_RNI[9] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[9]/O
    net        POWERLED.count_clk_RNI[9]
    input  pin POWERLED.func_state_RNIJ9IE1[0]/I1
    instance   POWERLED.func_state_RNIJ9IE1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIJ9IE1[0]/O
    net        POWERLED.N_289
    input  pin POWERLED.count_clk_RNIU8AB2[7]/I0
    instance   POWERLED.count_clk_RNIU8AB2[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIU8AB2[7]/O
    net        POWERLED.N_116
    input  pin POWERLED.count_off_RNI4C959[10]/I0
    instance   POWERLED.count_off_RNI4C959[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI4C959[10]/O
    net        POWERLED.count_off[10]
    input  pin POWERLED.count_off_RNIR1479_0[9]/I1
    instance   POWERLED.count_off_RNIR1479_0[9] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIR1479_0[9]/O
    net        POWERLED.un34_clk_100khz_4
    input  pin POWERLED.count_off_RNIG5N6N1[11]/I0
    instance   POWERLED.count_off_RNIG5N6N1[11] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIG5N6N1[11]/O
    net        POWERLED.count_off_RNIG5N6N1[11]
    input  pin POWERLED.count_off_RNI[11]/I0
    instance   POWERLED.count_off_RNI[11] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[11]/O
    net        POWERLED.count_off_RNI[11]
    input  pin POWERLED.func_state_RNI_2[1]/I1
    instance   POWERLED.func_state_RNI_2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_2[1]/O
    net        POWERLED.func_state_RNI_2[1]
    input  pin POWERLED.func_state_RNIBK1U_1[1]/I2
    instance   POWERLED.func_state_RNIBK1U_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBK1U_1[1]/O
    net        POWERLED.func_state_1_m2s2_i_1
    input  pin POWERLED.func_state_RNIHDGK3[1]/I3
    instance   POWERLED.func_state_RNIHDGK3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIHDGK3[1]/O
    net        POWERLED.N_67
    input  pin POWERLED.func_state_RNIB74H7[1]/I1
    instance   POWERLED.func_state_RNIB74H7[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIB74H7[1]/O
    net        POWERLED.func_state_RNIB74H7[1]
    input  pin POWERLED.func_state_RNIR2IB9[0]/I3
    instance   POWERLED.func_state_RNIR2IB9[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIR2IB9[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_1[0]/I0
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.func_state_RNI_1[0]
    input  pin POWERLED.func_state_RNIBK1U[0]/I1
    instance   POWERLED.func_state_RNIBK1U[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBK1U[0]/O
    net        POWERLED.func_state_RNIBK1U[0]
    input  pin POWERLED.func_state_RNIHDGK3_0[1]/I1
    instance   POWERLED.func_state_RNIHDGK3_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIHDGK3_0[1]/O
    net        POWERLED.func_state_RNIHDGK3_0[1]
    input  pin POWERLED.func_state_RNIG5G37[1]/I0
    instance   POWERLED.func_state_RNIG5G37[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIG5G37[1]/O
    net        POWERLED.func_state_RNIG5G37[1]
    input  pin POWERLED.func_state_RNI12UT8[1]/I3
    instance   POWERLED.func_state_RNI12UT8[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI12UT8[1]/O
    net        POWERLED.func_state
    input  pin POWERLED.func_state_RNIBVNS[1]/I0
    instance   POWERLED.func_state_RNIBVNS[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBVNS[1]/O
    net        POWERLED.func_state_RNIBVNS[1]
    input  pin POWERLED.func_state_RNIBVNS_0[1]/I0
    instance   POWERLED.func_state_RNIBVNS_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBVNS_0[1]/O
    net        POWERLED.func_state_RNIBVNS_0[1]
    input  pin POWERLED.dutycycle_RNIL58K7[15]/I1
    instance   POWERLED.dutycycle_RNIL58K7[15] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIL58K7[15]/O
    net        POWERLED.dutycycle_14
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle_10</font> 
61) instance dutycycle_RNIJ27K7[14] (in view: work.powerled_block(netlist)), output net dutycycle_10 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_10
    input  pin POWERLED.dutycycle_RNIN3GO3[14]/I3
    instance   POWERLED.dutycycle_RNIN3GO3[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIN3GO3[14]/O
    net        POWERLED.N_86_f0
    input  pin POWERLED.dutycycle_RNIEB706[14]/I0
    instance   POWERLED.dutycycle_RNIEB706[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIEB706[14]/O
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_RNIJ27K7[14]/I2
    instance   POWERLED.dutycycle_RNIJ27K7[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIJ27K7[14]/O
    net        POWERLED.dutycycle_10
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.dutycycle_11</font> 
62) instance dutycycle_RNIHV5K7[13] (in view: work.powerled_block(netlist)), output net dutycycle_11 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_11
    input  pin POWERLED.dutycycle_RNIN3GO3[13]/I3
    instance   POWERLED.dutycycle_RNIN3GO3[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIN3GO3[13]/O
    net        POWERLED.N_148_N
    input  pin POWERLED.dutycycle_RNIEB706[13]/I0
    instance   POWERLED.dutycycle_RNIEB706[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIEB706[13]/O
    net        POWERLED.dutycycle_en_10
    input  pin POWERLED.dutycycle_RNIHV5K7[13]/I2
    instance   POWERLED.dutycycle_RNIHV5K7[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIHV5K7[13]/O
    net        POWERLED.dutycycle_11
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk[12]</font> 
63) instance count_clk_RNIJ446[12] (in view: work.powerled_block(netlist)), output net count_clk[12] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[12]
    input  pin POWERLED.un1_count_clk_2_cry_11_c_RNI62C2/I1
    instance   POWERLED.un1_count_clk_2_cry_11_c_RNI62C2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_11_c_RNI62C2/O
    net        POWERLED.un1_count_clk_2_cry_11_c_RNI62C2
    input  pin POWERLED.count_clk_RNIJ446[12]/I3
    instance   POWERLED.count_clk_RNIJ446[12] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIJ446[12]/O
    net        POWERLED.count_clk[12]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk[11]</font> 
64) instance count_clk_RNIH136[11] (in view: work.powerled_block(netlist)), output net count_clk[11] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[11]
    input  pin POWERLED.un1_count_clk_2_cry_10_c_RNI50B2/I1
    instance   POWERLED.un1_count_clk_2_cry_10_c_RNI50B2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_10_c_RNI50B2/O
    net        POWERLED.un1_count_clk_2_cry_10_c_RNI50B2
    input  pin POWERLED.count_clk_RNIH136[11]/I3
    instance   POWERLED.count_clk_RNIH136[11] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIH136[11]/O
    net        POWERLED.count_clk[11]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk[10]</font> 
65) instance count_clk_RNI8SH6[10] (in view: work.powerled_block(netlist)), output net count_clk[10] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[10]
    input  pin POWERLED.un1_count_clk_2_cry_9_c_RNITRP2/I1
    instance   POWERLED.un1_count_clk_2_cry_9_c_RNITRP2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_9_c_RNITRP2/O
    net        POWERLED.un1_count_clk_2_cry_9_c_RNITRP2
    input  pin POWERLED.count_clk_RNI8SH6[10]/I3
    instance   POWERLED.count_clk_RNI8SH6[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI8SH6[10]/O
    net        POWERLED.count_clk[10]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk[9]</font> 
66) instance count_clk_RNIVI1E[9] (in view: work.powerled_block(netlist)), output net count_clk[9] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[9]
    input  pin POWERLED.un1_count_clk_2_cry_8_c_RNISPO2/I1
    instance   POWERLED.un1_count_clk_2_cry_8_c_RNISPO2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_8_c_RNISPO2/O
    net        POWERLED.un1_count_clk_2_cry_8_c_RNISPO2
    input  pin POWERLED.count_clk_RNIVI1E[9]/I1
    instance   POWERLED.count_clk_RNIVI1E[9] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIVI1E[9]/O
    net        POWERLED.count_clk[9]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_clk[15]</font> 
67) instance count_clk_RNIPD76[15] (in view: work.powerled_block(netlist)), output net count_clk[15] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[15]
    input  pin POWERLED.un1_count_clk_2_cry_14_c_RNI98F2/I0
    instance   POWERLED.un1_count_clk_2_cry_14_c_RNI98F2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_14_c_RNI98F2/O
    net        POWERLED.un1_count_clk_2_cry_14_c_RNI98F2
    input  pin POWERLED.count_clk_RNIPD76[15]/I1
    instance   POWERLED.count_clk_RNIPD76[15] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIPD76[15]/O
    net        POWERLED.count_clk[15]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.N_352</font> 
68) instance count_clk_RNI_0[2] (in view: work.powerled_block(netlist)), output net N_352 (in view: work.powerled_block(netlist))
    net        POWERLED.N_352
    input  pin POWERLED.count_clk_RNI[7]/I1
    instance   POWERLED.count_clk_RNI[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[7]/O
    net        POWERLED.N_394
    input  pin POWERLED.func_state_RNIOGRS[1]/I0
    instance   POWERLED.func_state_RNIOGRS[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOGRS[1]/O
    net        POWERLED.un1_count_clk_1_sqmuxa_0_2_0
    input  pin POWERLED.func_state_RNICAC53[0]/I3
    instance   POWERLED.func_state_RNICAC53[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNICAC53[0]/O
    net        POWERLED.func_state_RNICAC53_0[0]
    input  pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/I0
    instance   POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/O
    net        POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2
    input  pin POWERLED.count_clk_RNITF0E[8]/I1
    instance   POWERLED.count_clk_RNITF0E[8] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNITF0E[8]/O
    net        POWERLED.count_clk[8]
    input  pin POWERLED.count_clk_RNI_0[2]/I0
    instance   POWERLED.count_clk_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[2]/O
    net        POWERLED.N_352
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_off[10]</font> 
69) instance count_off_RNI4C959[10] (in view: work.powerled_block(netlist)), output net count_off[10] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[10]
    input  pin POWERLED.un3_count_off_1_cry_9_c_RNIVN8F/I1
    instance   POWERLED.un3_count_off_1_cry_9_c_RNIVN8F (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_9_c_RNIVN8F/O
    net        POWERLED.un3_count_off_1_cry_9_c_RNIVN8F
    input  pin POWERLED.count_off_RNI4C959[10]/I2
    instance   POWERLED.count_off_RNI4C959[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI4C959[10]/O
    net        POWERLED.count_off[10]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.un3_count_off_1_axb_9</font> 
70) instance count_off_RNIR1479[9] (in view: work.powerled_block(netlist)), output net un3_count_off_1_axb_9 (in view: work.powerled_block(netlist))
    net        POWERLED.un3_count_off_1_axb_9
    input  pin POWERLED.un3_count_off_1_cry_8_c_RNIUL7F/I1
    instance   POWERLED.un3_count_off_1_cry_8_c_RNIUL7F (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_8_c_RNIUL7F/O
    net        POWERLED.un3_count_off_1_cry_8_c_RNIUL7F
    input  pin POWERLED.un3_count_off_1_cry_8_c_RNISUHQ2/I1
    instance   POWERLED.un3_count_off_1_cry_8_c_RNISUHQ2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_8_c_RNISUHQ2/O
    net        POWERLED.count_off_1[9]
    input  pin POWERLED.count_off_RNIR1479[9]/I1
    instance   POWERLED.count_off_RNIR1479[9] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIR1479[9]/O
    net        POWERLED.un3_count_off_1_axb_9
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_off[8]</font> 
71) instance count_off_RNIPU279[8] (in view: work.powerled_block(netlist)), output net count_off[8] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[8]
    input  pin POWERLED.un3_count_off_1_cry_7_c_RNITJ6F/I1
    instance   POWERLED.un3_count_off_1_cry_7_c_RNITJ6F (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_7_c_RNITJ6F/O
    net        POWERLED.un3_count_off_1_cry_7_c_RNITJ6F
    input  pin POWERLED.count_off_RNIPU279[8]/I2
    instance   POWERLED.count_off_RNIPU279[8] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIPU279[8]/O
    net        POWERLED.count_off[8]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.un3_count_off_1_axb_7</font> 
72) instance count_off_RNINR179[7] (in view: work.powerled_block(netlist)), output net un3_count_off_1_axb_7 (in view: work.powerled_block(netlist))
    net        POWERLED.un3_count_off_1_axb_7
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNISH5F/I1
    instance   POWERLED.un3_count_off_1_cry_6_c_RNISH5F (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNISH5F/O
    net        POWERLED.un3_count_off_1_cry_6_c_RNISH5F
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNIQQFQ2/I1
    instance   POWERLED.un3_count_off_1_cry_6_c_RNIQQFQ2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNIQQFQ2/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNINR179[7]/I1
    instance   POWERLED.count_off_RNINR179[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNINR179[7]/O
    net        POWERLED.un3_count_off_1_axb_7
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.un3_count_off_1_axb_6</font> 
73) instance count_off_RNILO079[6] (in view: work.powerled_block(netlist)), output net un3_count_off_1_axb_6 (in view: work.powerled_block(netlist))
    net        POWERLED.un3_count_off_1_axb_6
    input  pin POWERLED.un3_count_off_1_cry_5_c_RNIRF4F/I1
    instance   POWERLED.un3_count_off_1_cry_5_c_RNIRF4F (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_5_c_RNIRF4F/O
    net        POWERLED.un3_count_off_1_cry_5_c_RNIRF4F
    input  pin POWERLED.un3_count_off_1_cry_5_c_RNIPOEQ2/I1
    instance   POWERLED.un3_count_off_1_cry_5_c_RNIPOEQ2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_5_c_RNIPOEQ2/O
    net        POWERLED.count_off_1[6]
    input  pin POWERLED.count_off_RNILO079[6]/I1
    instance   POWERLED.count_off_RNILO079[6] (cell SB_LUT4)
    output pin POWERLED.count_off_RNILO079[6]/O
    net        POWERLED.un3_count_off_1_axb_6
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_off[5]</font> 
74) instance count_off_RNIJLV69[5] (in view: work.powerled_block(netlist)), output net count_off[5] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[5]
    input  pin POWERLED.un3_count_off_1_cry_4_c_RNIQD3F/I1
    instance   POWERLED.un3_count_off_1_cry_4_c_RNIQD3F (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_4_c_RNIQD3F/O
    net        POWERLED.un3_count_off_1_cry_4_c_RNIQD3F
    input  pin POWERLED.count_off_RNIJLV69[5]/I2
    instance   POWERLED.count_off_RNIJLV69[5] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIJLV69[5]/O
    net        POWERLED.count_off[5]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_off[4]</font> 
75) instance count_off_RNIHIU69[4] (in view: work.powerled_block(netlist)), output net count_off[4] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[4]
    input  pin POWERLED.un3_count_off_1_cry_3_c_RNIPB2F/I1
    instance   POWERLED.un3_count_off_1_cry_3_c_RNIPB2F (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_3_c_RNIPB2F/O
    net        POWERLED.un3_count_off_1_cry_3_c_RNIPB2F
    input  pin POWERLED.count_off_RNIHIU69[4]/I2
    instance   POWERLED.count_off_RNIHIU69[4] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIHIU69[4]/O
    net        POWERLED.count_off[4]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.un3_count_off_1_axb_3</font> 
76) instance count_off_RNIFFT69[3] (in view: work.powerled_block(netlist)), output net un3_count_off_1_axb_3 (in view: work.powerled_block(netlist))
    net        POWERLED.un3_count_off_1_axb_3
    input  pin POWERLED.un3_count_off_1_cry_2_c_RNIO91F/I1
    instance   POWERLED.un3_count_off_1_cry_2_c_RNIO91F (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_2_c_RNIO91F/O
    net        POWERLED.un3_count_off_1_cry_2_c_RNIO91F
    input  pin POWERLED.un3_count_off_1_cry_2_c_RNIMIBQ2/I1
    instance   POWERLED.un3_count_off_1_cry_2_c_RNIMIBQ2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_2_c_RNIMIBQ2/O
    net        POWERLED.count_off_1[3]
    input  pin POWERLED.count_off_RNIFFT69[3]/I1
    instance   POWERLED.count_off_RNIFFT69[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIFFT69[3]/O
    net        POWERLED.un3_count_off_1_axb_3
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.un3_count_off_1_axb_2</font> 
77) instance count_off_RNIDCS69[2] (in view: work.powerled_block(netlist)), output net un3_count_off_1_axb_2 (in view: work.powerled_block(netlist))
    net        POWERLED.un3_count_off_1_axb_2
    input  pin POWERLED.un3_count_off_1_cry_1_c_RNIN70F/I1
    instance   POWERLED.un3_count_off_1_cry_1_c_RNIN70F (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_1_c_RNIN70F/O
    net        POWERLED.un3_count_off_1_cry_1_c_RNIN70F
    input  pin POWERLED.un3_count_off_1_cry_1_c_RNILGAQ2/I1
    instance   POWERLED.un3_count_off_1_cry_1_c_RNILGAQ2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_1_c_RNILGAQ2/O
    net        POWERLED.count_off_1[2]
    input  pin POWERLED.count_off_RNIDCS69[2]/I1
    instance   POWERLED.count_off_RNIDCS69[2] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIDCS69[2]/O
    net        POWERLED.un3_count_off_1_axb_2
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_off[1]</font> 
78) instance count_off_RNIL3SN8[1] (in view: work.powerled_block(netlist)), output net count_off[1] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[1]
    input  pin POWERLED.count_off_RNI[1]/I1
    instance   POWERLED.count_off_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[1]/O
    net        POWERLED.count_off_RNI[1]
    input  pin POWERLED.count_off_RNIL3SN8[1]/I2
    instance   POWERLED.count_off_RNIL3SN8[1] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIL3SN8[1]/O
    net        POWERLED.count_off[1]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_off[0]</font> 
79) instance count_off_RNIK2SN8[0] (in view: work.powerled_block(netlist)), output net count_off[0] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[0]
    input  pin POWERLED.count_off_RNIK2SN8[0]/I3
    instance   POWERLED.count_off_RNIK2SN8[0] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIK2SN8[0]/O
    net        POWERLED.count_off[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_off[12]</font> 
80) instance count_off_RNIFMN39[12] (in view: work.powerled_block(netlist)), output net count_off[12] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[12]
    input  pin POWERLED.un3_count_off_1_cry_11_c_RNI80ND/I1
    instance   POWERLED.un3_count_off_1_cry_11_c_RNI80ND (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_11_c_RNI80ND/O
    net        POWERLED.un3_count_off_1_cry_11_c_RNI80ND
    input  pin POWERLED.count_off_RNIFMN39[12]/I2
    instance   POWERLED.count_off_RNIFMN39[12] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIFMN39[12]/O
    net        POWERLED.count_off[12]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.un3_count_off_1_axb_11</font> 
81) instance count_off_RNIDJM39[11] (in view: work.powerled_block(netlist)), output net un3_count_off_1_axb_11 (in view: work.powerled_block(netlist))
    net        POWERLED.un3_count_off_1_axb_11
    input  pin POWERLED.un3_count_off_1_cry_10_c_RNI7ULD/I1
    instance   POWERLED.un3_count_off_1_cry_10_c_RNI7ULD (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_10_c_RNI7ULD/O
    net        POWERLED.un3_count_off_1_cry_10_c_RNI7ULD
    input  pin POWERLED.un3_count_off_1_cry_10_c_RNI570P2/I1
    instance   POWERLED.un3_count_off_1_cry_10_c_RNI570P2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_10_c_RNI570P2/O
    net        POWERLED.count_off_1[11]
    input  pin POWERLED.count_off_RNIDJM39[11]/I1
    instance   POWERLED.count_off_RNIDJM39[11] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIDJM39[11]/O
    net        POWERLED.un3_count_off_1_axb_11
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_off[15]</font> 
82) instance count_off_RNILVQ39[15] (in view: work.powerled_block(netlist)), output net count_off[15] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[15]
    input  pin POWERLED.un3_count_off_1_cry_14_c_RNIB6QD/I0
    instance   POWERLED.un3_count_off_1_cry_14_c_RNIB6QD (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_14_c_RNIB6QD/O
    net        POWERLED.un3_count_off_1_cry_14_c_RNIB6QD
    input  pin POWERLED.count_off_RNILVQ39[15]/I2
    instance   POWERLED.count_off_RNILVQ39[15] (cell SB_LUT4)
    output pin POWERLED.count_off_RNILVQ39[15]/O
    net        POWERLED.count_off[15]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_off[14]</font> 
83) instance count_off_RNIJSP39[14] (in view: work.powerled_block(netlist)), output net count_off[14] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[14]
    input  pin POWERLED.un3_count_off_1_cry_13_c_RNIA4PD/I1
    instance   POWERLED.un3_count_off_1_cry_13_c_RNIA4PD (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_13_c_RNIA4PD/O
    net        POWERLED.un3_count_off_1_cry_13_c_RNIA4PD
    input  pin POWERLED.count_off_RNIJSP39[14]/I2
    instance   POWERLED.count_off_RNIJSP39[14] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIJSP39[14]/O
    net        POWERLED.count_off[14]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.count_off[13]</font> 
84) instance count_off_RNIHPO39[13] (in view: work.powerled_block(netlist)), output net count_off[13] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[13]
    input  pin POWERLED.un3_count_off_1_cry_12_c_RNI92OD/I1
    instance   POWERLED.un3_count_off_1_cry_12_c_RNI92OD (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_12_c_RNI92OD/O
    net        POWERLED.un3_count_off_1_cry_12_c_RNI92OD
    input  pin POWERLED.count_off_RNIHPO39[13]/I2
    instance   POWERLED.count_off_RNIHPO39[13] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIHPO39[13]/O
    net        POWERLED.count_off[13]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.func_state_RNIBK1U[0]</font> 
85) instance func_state_RNIBK1U[0] (in view: work.powerled_block(netlist)), output net func_state_RNIBK1U[0] (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_RNIBK1U[0]
    input  pin POWERLED.func_state_RNI4VID3[0]/I0
    instance   POWERLED.func_state_RNI4VID3[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4VID3[0]/O
    net        POWERLED.func_state_1_m0[0]
    input  pin POWERLED.func_state_RNIB74H7[1]/I2
    instance   POWERLED.func_state_RNIB74H7[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIB74H7[1]/O
    net        POWERLED.func_state_RNIB74H7[1]
    input  pin POWERLED.func_state_RNIR2IB9[0]/I3
    instance   POWERLED.func_state_RNIR2IB9[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIR2IB9[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_1[0]/I0
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.func_state_RNI_1[0]
    input  pin POWERLED.func_state_RNIBK1U[0]/I1
    instance   POWERLED.func_state_RNIBK1U[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBK1U[0]/O
    net        POWERLED.func_state_RNIBK1U[0]
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd:30:25:30:56:@W:BN137:@XP_MSG">powerled.vhd(30)</a><!@TM:1654588805> | Found combinational loop during mapping at net POWERLED.mult1_un159_sum_i_0[8]</font>
86) instance un1_onclocks.if_generate_plus\.mult1_un166_sum_cry_1_c_inv (in view: work.powerled_block(netlist)), output net mult1_un159_sum_i_0[8] (in view: work.powerled_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.count_2[12]</font> 
87) instance count_2_RNI75M41[12] (in view: work.vpp_vddq_block(netlist)), output net count_2[12] (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.count_2[11]</font> 
88) instance count_2_RNI52L41[11] (in view: work.vpp_vddq_block(netlist)), output net count_2[11] (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_10</font> 
89) instance count_2_RNIS3FU[10] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_10 (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.count_2[9]</font> 
90) instance count_2_RNIJ0QU[9] (in view: work.vpp_vddq_block(netlist)), output net count_2[9] (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.count_2[8]</font> 
91) instance count_2_RNIHTOU[8] (in view: work.vpp_vddq_block(netlist)), output net count_2[8] (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_7</font> 
92) instance count_2_RNIFQNU[7] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_7 (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.count_2[6]</font> 
93) instance count_2_RNIDNMU[6] (in view: work.vpp_vddq_block(netlist)), output net count_2[6] (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_5</font> 
94) instance count_2_RNIBKLU[5] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_5 (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_4</font> 
95) instance count_2_RNI9HKU[4] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_4 (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.count_2[3]</font> 
96) instance count_2_RNI7EJU[3] (in view: work.vpp_vddq_block(netlist)), output net count_2[3] (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_2</font> 
97) instance count_2_RNI5BIU[2] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_2 (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_1</font> 
98) instance count_2_RNIM9AN[1] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_1 (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[0]</font> 
99) instance curr_state_2_RNITHRH[0] (in view: work.vpp_vddq_block(netlist)), output net curr_state_2[0] (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[1]</font> 
100) instance curr_state_2_RNIMPBA[1] (in view: work.vpp_vddq_block(netlist)), output net curr_state_2[1] (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.count_2_1[7]</font> 
101) instance un1_count_2_1_cry_6_c_RNIJAD7_0 (in view: work.vpp_vddq_block(netlist)), output net count_2_1[7] (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.count_2_1[10]</font> 
102) instance un1_count_2_1_cry_9_c_RNIMGG7_0 (in view: work.vpp_vddq_block(netlist)), output net count_2_1[10] (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.count_2[15]</font> 
103) instance count_2_RNIDEP41[15] (in view: work.vpp_vddq_block(netlist)), output net count_2[15] (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.count_2[14]</font> 
104) instance count_2_RNIBBO41[14] (in view: work.vpp_vddq_block(netlist)), output net count_2[14] (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.count_2[13]</font> 
105) instance count_2_RNI98N41[13] (in view: work.vpp_vddq_block(netlist)), output net count_2[13] (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <a href="c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd:115:20:115:31:@W:BN137:@XP_MSG">vpp_vddq.vhd(115)</a><!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_cry_11</font>
106) instance un1_count_2_1_cry_11_c (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_cry_11 (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.N_1_i</font> 
107) instance count_2_RNIQODG5[10] (in view: work.vpp_vddq_block(netlist)), output net N_1_i (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.count_2_1[2]</font> 
108) instance un1_count_2_1_cry_1_c_RNIE087_0 (in view: work.vpp_vddq_block(netlist)), output net count_2_1[2] (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.count_2_1[5]</font> 
109) instance un1_count_2_1_cry_4_c_RNIH6B7_0 (in view: work.vpp_vddq_block(netlist)), output net count_2_1[5] (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.count_2_1[1]</font> 
110) instance curr_state_2_RNI_0[1] (in view: work.vpp_vddq_block(netlist)), output net count_2_1[1] (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.count_2[0]</font> 
111) instance count_2_RNIL8AN[0] (in view: work.vpp_vddq_block(netlist)), output net count_2[0] (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net VPP_VDDQ.count_2_1[4]</font> 
112) instance un1_count_2_1_cry_3_c_RNIG4A7_0 (in view: work.vpp_vddq_block(netlist)), output net count_2_1[4] (in view: work.vpp_vddq_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.N_381</font> 
113) instance curr_state_RNI[0] (in view: work.pch_pwrok_block(netlist)), output net N_381 (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.curr_state[1]</font> 
114) instance curr_state_RNI2UUH1[1] (in view: work.pch_pwrok_block(netlist)), output net curr_state[1] (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.curr_state[0]</font> 
115) instance curr_state_RNI09KEQ[0] (in view: work.pch_pwrok_block(netlist)), output net curr_state[0] (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.count[12]</font> 
116) instance count_RNI37554[12] (in view: work.pch_pwrok_block(netlist)), output net count[12] (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_11</font> 
117) instance count_RNI14454[11] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_11 (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_10</font> 
118) instance count_RNIORHA4[10] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_10 (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.count[9]</font> 
119) instance count_RNIFF124[9] (in view: work.pch_pwrok_block(netlist)), output net count[9] (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_8</font> 
120) instance count_RNIDC024[8] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_8 (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.count[7]</font> 
121) instance count_RNIB9V14[7] (in view: work.pch_pwrok_block(netlist)), output net count[7] (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.count[6]</font> 
122) instance count_RNI96U14[6] (in view: work.pch_pwrok_block(netlist)), output net count[6] (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_5</font> 
123) instance count_RNI73T14[5] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_5 (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.count[4]</font> 
124) instance count_RNI50S14[4] (in view: work.pch_pwrok_block(netlist)), output net count[4] (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_3</font> 
125) instance count_RNI3TQ14[3] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_3 (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_2</font> 
126) instance count_RNIFV674[2] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_2 (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.count[1]</font> 
127) instance count_RNI8CTK3[1] (in view: work.pch_pwrok_block(netlist)), output net count[1] (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.count_RNIVBLSO_0[2]</font> 
128) instance count_RNIVBLSO_0[2] (in view: work.pch_pwrok_block(netlist)), output net count_RNIVBLSO_0[2] (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.count[0]</font> 
129) instance count_RNI7BTK3[0] (in view: work.pch_pwrok_block(netlist)), output net count[0] (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.count[14]</font> 
130) instance count_RNILIKA4[14] (in view: work.pch_pwrok_block(netlist)), output net count[14] (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.count[13]</font> 
131) instance count_RNI5A654[13] (in view: work.pch_pwrok_block(netlist)), output net count[13] (in view: work.pch_pwrok_block(netlist))
<font color=#A52A2A>@W:<a href="@W:BN137:@XP_HELP">BN137</a> : <!@TM:1654588805> | Found combinational loop during mapping at net PCH_PWRGD.count[15]</font> 
132) instance count_RNI9G854[15] (in view: work.pch_pwrok_block(netlist)), output net count[15] (in view: work.pch_pwrok_block(netlist))
End of loops
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1654588805> | Found inferred clock TOP|FPGA_OSC with period 25.27ns. Please declare a user-defined clock on object "p:FPGA_OSC"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Tue Jun 07 11:00:05 2022
#


Top view:               TOP
Requested Frequency:    39.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1654588805> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1654588805> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -91.992

                   Requested     Estimated     Requested     Estimated                 Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group                
-------------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC       39.6 MHz      8.5 MHz       25.266        117.258       -91.992     inferred     Autoconstr_clkgroup_0
=========================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC  TOP|FPGA_OSC  |  25.266      -91.992  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: TOP|FPGA_OSC</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                Starting                                                Arrival            
Instance                        Reference        Type        Pin     Net                Time        Slack  
                                Clock                                                                      
-----------------------------------------------------------------------------------------------------------
RSMRST_PWRGD.RSMRSTn_2          TOP|FPGA_OSC     SB_DFFE     Q       RSMRSTn            0.796       -91.992
RSMRST_PWRGD.RSMRSTn_2_fast     TOP|FPGA_OSC     SB_DFFE     Q       RSMRSTn_2_fast     0.796       -90.561
COUNTER.counter[0]              TOP|FPGA_OSC     SB_DFF      Q       counter[0]         0.796       -90.331
COUNTER.counter[2]              TOP|FPGA_OSC     SB_DFF      Q       counter[2]         0.796       -90.259
COUNTER.counter[3]              TOP|FPGA_OSC     SB_DFF      Q       counter[3]         0.796       -90.228
COUNTER.tmp_0_fast              TOP|FPGA_OSC     SB_DFF      Q       SUSWARN_N_fast     0.796       -90.189
COUNTER.counter[4]              TOP|FPGA_OSC     SB_DFF      Q       counter[4]         0.796       -90.135
COUNTER.counter[1]              TOP|FPGA_OSC     SB_DFF      Q       counter[1]         0.796       -90.131
COUNTER.counter[5]              TOP|FPGA_OSC     SB_DFF      Q       counter[5]         0.796       -90.059
COUNTER.counter[6]              TOP|FPGA_OSC     SB_DFF      Q       counter[6]         0.796       -90.028
===========================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                            Starting                                                     Required            
Instance                    Reference        Type        Pin     Net                     Time         Slack  
                            Clock                                                                            
-------------------------------------------------------------------------------------------------------------
POWERLED.curr_state[0]      TOP|FPGA_OSC     SB_DFFE     D       curr_state_3_0_rep1     25.111       -91.992
POWERLED.pwm_out            TOP|FPGA_OSC     SB_DFFR     D       PWRBTN_LED_rep1         25.111       -91.992
HDA_STRAP.curr_state[2]     TOP|FPGA_OSC     SB_DFFE     D       i4_mux_i                25.111       -3.860 
PCH_PWRGD.curr_state[0]     TOP|FPGA_OSC     SB_DFFE     D       m4_0_0                  25.111       -3.664 
POWERLED.count_off[0]       TOP|FPGA_OSC     SB_DFFE     E       count_off_en            25.266       -2.550 
POWERLED.count_off[1]       TOP|FPGA_OSC     SB_DFFE     E       count_off_en            25.266       -2.550 
POWERLED.count_off[2]       TOP|FPGA_OSC     SB_DFFE     E       count_off_en            25.266       -2.550 
POWERLED.count_off[3]       TOP|FPGA_OSC     SB_DFFE     E       count_off_en            25.266       -2.550 
POWERLED.count_off[4]       TOP|FPGA_OSC     SB_DFFE     E       count_off_en            25.266       -2.550 
POWERLED.count_off[5]       TOP|FPGA_OSC     SB_DFFE     E       count_off_en            25.266       -2.550 
=============================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.srr:srsfC:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.srs:fp:1066255:1128565:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      25.266
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.111

    - Propagation time:                      117.103
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -91.992

    Number of logic level(s):                154
    Starting point:                          RSMRST_PWRGD.RSMRSTn_2 / Q
    Ending point:                            POWERLED.curr_state[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
RSMRST_PWRGD.RSMRSTn_2                                                SB_DFFE      Q        Out     0.796     0.796       -         
RSMRSTn                                                               Net          -        -       1.599     -           8         
POWERLED.dutycycle_m1_e                                               SB_LUT4      I0       In      -         2.395       -         
POWERLED.dutycycle_m1_e                                               SB_LUT4      O        Out     0.661     3.056       -         
dutycycle_N_3_mux_0                                                   Net          -        -       1.371     -           7         
POWERLED.dutycycle_RNIMUFP1[2]                                        SB_LUT4      I0       In      -         4.427       -         
POWERLED.dutycycle_RNIMUFP1[2]                                        SB_LUT4      O        Out     0.661     5.089       -         
dutycycle_RNIMUFP1[2]                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI1U7M2[5]                                        SB_LUT4      I2       In      -         6.460       -         
POWERLED.dutycycle_RNI1U7M2[5]                                        SB_LUT4      O        Out     0.558     7.018       -         
un1_dutycycle_172_m4                                                  Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNICFHA6[5]                                        SB_LUT4      I2       In      -         8.389       -         
POWERLED.dutycycle_RNICFHA6[5]                                        SB_LUT4      O        Out     0.558     8.947       -         
N_225                                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNIG6629[5]                                        SB_LUT4      I1       In      -         10.318      -         
POWERLED.dutycycle_RNIG6629[5]                                        SB_LUT4      O        Out     0.589     10.907      -         
dutycycle_eena_14                                                     Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNICPVSD[5]                                        SB_LUT4      I2       In      -         12.278      -         
POWERLED.dutycycle_RNICPVSD[5]                                        SB_LUT4      O        Out     0.558     12.836      -         
dutycycle[5]                                                          Net          -        -       1.371     -           16        
POWERLED.dutycycle_RNI_2[5]                                           SB_LUT4      I0       In      -         14.207      -         
POWERLED.dutycycle_RNI_2[5]                                           SB_LUT4      O        Out     0.661     14.869      -         
dutycycle_RNI_2[5]                                                    Net          -        -       1.371     -           5         
POWERLED.dutycycle_RNI_0[1]                                           SB_LUT4      I2       In      -         16.240      -         
POWERLED.dutycycle_RNI_0[1]                                           SB_LUT4      O        Out     0.558     16.798      -         
dutycycle_RNI_0[1]                                                    Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_0[2]                                           SB_LUT4      I1       In      -         18.169      -         
POWERLED.dutycycle_RNI_0[2]                                           SB_LUT4      O        Out     0.589     18.758      -         
dutycycle_RNI_0[2]                                                    Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_3_c                                     SB_CARRY     I0       In      -         19.663      -         
POWERLED.un1_dutycycle_53_cry_3_c                                     SB_CARRY     CO       Out     0.380     20.043      -         
un1_dutycycle_53_cry_3_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_4_c                                     SB_CARRY     CI       In      -         20.057      -         
POWERLED.un1_dutycycle_53_cry_4_c                                     SB_CARRY     CO       Out     0.186     20.243      -         
un1_dutycycle_53_cry_4_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_5_c                                     SB_CARRY     CI       In      -         20.257      -         
POWERLED.un1_dutycycle_53_cry_5_c                                     SB_CARRY     CO       Out     0.186     20.443      -         
un1_dutycycle_53_cry_5_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_6_c                                     SB_CARRY     CI       In      -         20.457      -         
POWERLED.un1_dutycycle_53_cry_6_c                                     SB_CARRY     CO       Out     0.186     20.643      -         
un1_dutycycle_53_cry_6_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_7_c                                     SB_CARRY     CI       In      -         20.657      -         
POWERLED.un1_dutycycle_53_cry_7_c                                     SB_CARRY     CO       Out     0.186     20.843      -         
un1_dutycycle_53_cry_7_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_8_c                                     SB_CARRY     CI       In      -         20.857      -         
POWERLED.un1_dutycycle_53_cry_8_c                                     SB_CARRY     CO       Out     0.186     21.043      -         
un1_dutycycle_53_cry_8_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_9_c                                     SB_CARRY     CI       In      -         21.057      -         
POWERLED.un1_dutycycle_53_cry_9_c                                     SB_CARRY     CO       Out     0.186     21.243      -         
un1_dutycycle_53_cry_9_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_10_c                                    SB_CARRY     CI       In      -         21.257      -         
POWERLED.un1_dutycycle_53_cry_10_c                                    SB_CARRY     CO       Out     0.186     21.443      -         
un1_dutycycle_53_cry_10                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CI       In      -         21.457      -         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.186     21.643      -         
un1_dutycycle_53_cry_11                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         21.657      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     21.843      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         21.857      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     22.043      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         22.057      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     22.243      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      I3       In      -         22.629      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      O        Out     0.465     23.094      -         
un1_dutycycle_53_cry_14_c_RNIJ644                                     Net          -        -       1.371     -           4         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      I0       In      -         24.465      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      O        Out     0.661     25.126      -         
un1_dutycycle_53_i[29]                                                Net          -        -       1.371     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      I2       In      -         26.497      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      O        Out     0.558     27.055      -         
mult1_un47_sum_cry_3_s                                                Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      I0       In      -         28.426      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      O        Out     0.661     29.088      -         
mult1_un47_sum_l_fx[3]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     I0       In      -         29.993      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     CO       Out     0.380     30.372      -         
mult1_un54_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CI       In      -         30.386      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CO       Out     0.186     30.572      -         
mult1_un54_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CI       In      -         30.586      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CO       Out     0.186     30.772      -         
mult1_un54_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CI       In      -         30.786      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.186     30.972      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I2       In      -         31.358      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.558     31.916      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         33.288      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     33.949      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         34.854      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     35.233      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         35.248      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     35.434      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         35.447      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     35.633      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         35.648      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     35.834      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         35.847      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     36.033      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         36.419      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     36.885      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         38.256      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     38.917      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         39.822      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     40.202      -         
mult1_un68_sum_cry_3_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         40.216      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     40.402      -         
mult1_un68_sum_cry_4_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         40.416      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     40.602      -         
mult1_un68_sum_cry_5_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         40.616      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     40.802      -         
mult1_un68_sum_cry_6_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         40.816      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     41.002      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         41.388      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     41.853      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         43.224      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     43.885      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         44.790      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     45.170      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         45.184      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     45.370      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         45.384      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     45.570      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         45.584      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     45.770      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         45.784      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     45.970      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         46.356      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     46.821      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         48.192      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     48.853      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         49.758      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     50.138      -         
mult1_un82_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         50.152      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     50.338      -         
mult1_un82_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         50.352      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     50.538      -         
mult1_un82_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         50.552      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     50.738      -         
mult1_un82_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         50.752      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     50.938      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         51.324      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     51.789      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         53.160      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     53.821      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         54.726      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     55.106      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         55.120      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     55.306      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         55.320      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     55.506      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         55.520      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     55.706      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         55.720      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     55.906      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         56.292      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     56.757      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         58.128      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     58.789      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         59.694      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     60.074      -         
mult1_un96_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         60.088      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     60.274      -         
mult1_un96_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         60.288      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     60.474      -         
mult1_un96_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         60.488      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     60.674      -         
mult1_un96_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         60.688      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     60.874      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         61.260      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     61.725      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         63.096      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     63.758      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         64.663      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     65.042      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         65.056      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     65.242      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         65.256      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     65.442      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         65.456      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     65.642      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         65.656      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     65.842      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         66.228      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     66.693      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         68.064      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     68.726      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         69.631      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     70.010      -         
mult1_un110_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         70.024      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     70.210      -         
mult1_un110_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         70.224      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     70.410      -         
mult1_un110_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         70.424      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     70.610      -         
mult1_un110_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         70.624      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     70.810      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         71.196      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     71.661      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         73.032      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     73.694      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         74.599      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     74.978      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         74.992      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     75.178      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         75.192      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     75.378      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         75.392      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     75.578      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         75.592      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     75.778      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         76.164      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     76.629      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         78.000      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     78.662      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         79.567      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     79.946      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         79.960      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     80.146      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         80.160      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     80.346      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         80.360      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     80.546      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         80.560      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     80.746      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         81.132      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     81.597      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         82.969      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     83.630      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         84.535      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     84.915      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         84.929      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     85.115      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         85.129      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     85.314      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         85.329      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     85.514      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         85.528      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     85.715      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         86.100      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     86.566      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         87.937      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     88.598      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         89.503      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     89.883      -         
mult1_un138_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         89.897      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     90.083      -         
mult1_un138_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         90.097      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     90.283      -         
mult1_un138_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         90.297      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     90.483      -         
mult1_un138_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         90.497      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     90.683      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         91.069      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     91.534      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         92.905      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     93.566      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         94.471      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     94.851      -         
mult1_un145_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         94.865      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     95.051      -         
mult1_un145_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         95.065      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     95.251      -         
mult1_un145_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         95.265      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     95.451      -         
mult1_un145_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         95.465      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     95.651      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         96.037      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     96.502      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         97.873      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     98.534      -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         99.439      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     99.819      -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         99.833      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     100.019     -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         100.033     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     100.219     -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         100.233     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     100.419     -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         100.433     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     100.619     -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         101.005     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     101.470     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         102.841     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     103.502     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         104.407     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     104.787     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         104.801     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     104.987     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         105.001     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     105.187     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         105.201     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     105.387     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         105.401     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     105.587     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         105.973     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     106.438     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         107.809     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     108.471     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         109.842     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     110.503     -         
un85_clk_100khz_0                                                     Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         111.408     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     111.745     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         111.759     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     111.945     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         111.959     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     112.145     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         112.159     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     112.345     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         112.359     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     112.545     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         112.559     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     112.745     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         112.759     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     112.945     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         112.959     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     113.145     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         113.159     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     113.345     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         113.359     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     113.545     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         113.559     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     113.745     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         113.759     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     113.945     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         113.959     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     114.145     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         114.159     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     114.345     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         114.359     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     114.545     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         114.559     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     114.745     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      I3       In      -         115.131     -         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      O        Out     0.465     115.596     -         
curr_state_3_0_rep1                                                   Net          -        -       1.507     -           1         
POWERLED.curr_state[0]                                                SB_DFFE      D        In      -         117.103     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 117.258 is 51.280(43.7%) logic and 65.978(56.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      25.266
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.111

    - Propagation time:                      117.103
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -91.992

    Number of logic level(s):                154
    Starting point:                          RSMRST_PWRGD.RSMRSTn_2 / Q
    Ending point:                            POWERLED.pwm_out / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
RSMRST_PWRGD.RSMRSTn_2                                                SB_DFFE      Q        Out     0.796     0.796       -         
RSMRSTn                                                               Net          -        -       1.599     -           8         
POWERLED.dutycycle_m1_e                                               SB_LUT4      I0       In      -         2.395       -         
POWERLED.dutycycle_m1_e                                               SB_LUT4      O        Out     0.661     3.056       -         
dutycycle_N_3_mux_0                                                   Net          -        -       1.371     -           7         
POWERLED.dutycycle_RNIMUFP1[2]                                        SB_LUT4      I0       In      -         4.427       -         
POWERLED.dutycycle_RNIMUFP1[2]                                        SB_LUT4      O        Out     0.661     5.089       -         
dutycycle_RNIMUFP1[2]                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI1U7M2[5]                                        SB_LUT4      I2       In      -         6.460       -         
POWERLED.dutycycle_RNI1U7M2[5]                                        SB_LUT4      O        Out     0.558     7.018       -         
un1_dutycycle_172_m4                                                  Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNICFHA6[5]                                        SB_LUT4      I2       In      -         8.389       -         
POWERLED.dutycycle_RNICFHA6[5]                                        SB_LUT4      O        Out     0.558     8.947       -         
N_225                                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNIG6629[5]                                        SB_LUT4      I1       In      -         10.318      -         
POWERLED.dutycycle_RNIG6629[5]                                        SB_LUT4      O        Out     0.589     10.907      -         
dutycycle_eena_14                                                     Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNICPVSD[5]                                        SB_LUT4      I2       In      -         12.278      -         
POWERLED.dutycycle_RNICPVSD[5]                                        SB_LUT4      O        Out     0.558     12.836      -         
dutycycle[5]                                                          Net          -        -       1.371     -           16        
POWERLED.dutycycle_RNI_2[5]                                           SB_LUT4      I0       In      -         14.207      -         
POWERLED.dutycycle_RNI_2[5]                                           SB_LUT4      O        Out     0.661     14.869      -         
dutycycle_RNI_2[5]                                                    Net          -        -       1.371     -           5         
POWERLED.dutycycle_RNI_0[1]                                           SB_LUT4      I2       In      -         16.240      -         
POWERLED.dutycycle_RNI_0[1]                                           SB_LUT4      O        Out     0.558     16.798      -         
dutycycle_RNI_0[1]                                                    Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_0[2]                                           SB_LUT4      I1       In      -         18.169      -         
POWERLED.dutycycle_RNI_0[2]                                           SB_LUT4      O        Out     0.589     18.758      -         
dutycycle_RNI_0[2]                                                    Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_3_c                                     SB_CARRY     I0       In      -         19.663      -         
POWERLED.un1_dutycycle_53_cry_3_c                                     SB_CARRY     CO       Out     0.380     20.043      -         
un1_dutycycle_53_cry_3_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_4_c                                     SB_CARRY     CI       In      -         20.057      -         
POWERLED.un1_dutycycle_53_cry_4_c                                     SB_CARRY     CO       Out     0.186     20.243      -         
un1_dutycycle_53_cry_4_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_5_c                                     SB_CARRY     CI       In      -         20.257      -         
POWERLED.un1_dutycycle_53_cry_5_c                                     SB_CARRY     CO       Out     0.186     20.443      -         
un1_dutycycle_53_cry_5_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_6_c                                     SB_CARRY     CI       In      -         20.457      -         
POWERLED.un1_dutycycle_53_cry_6_c                                     SB_CARRY     CO       Out     0.186     20.643      -         
un1_dutycycle_53_cry_6_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_7_c                                     SB_CARRY     CI       In      -         20.657      -         
POWERLED.un1_dutycycle_53_cry_7_c                                     SB_CARRY     CO       Out     0.186     20.843      -         
un1_dutycycle_53_cry_7_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_8_c                                     SB_CARRY     CI       In      -         20.857      -         
POWERLED.un1_dutycycle_53_cry_8_c                                     SB_CARRY     CO       Out     0.186     21.043      -         
un1_dutycycle_53_cry_8_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_9_c                                     SB_CARRY     CI       In      -         21.057      -         
POWERLED.un1_dutycycle_53_cry_9_c                                     SB_CARRY     CO       Out     0.186     21.243      -         
un1_dutycycle_53_cry_9_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_10_c                                    SB_CARRY     CI       In      -         21.257      -         
POWERLED.un1_dutycycle_53_cry_10_c                                    SB_CARRY     CO       Out     0.186     21.443      -         
un1_dutycycle_53_cry_10                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CI       In      -         21.457      -         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.186     21.643      -         
un1_dutycycle_53_cry_11                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         21.657      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     21.843      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         21.857      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     22.043      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         22.057      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     22.243      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      I3       In      -         22.629      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      O        Out     0.465     23.094      -         
un1_dutycycle_53_cry_14_c_RNIJ644                                     Net          -        -       1.371     -           4         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      I0       In      -         24.465      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      O        Out     0.661     25.126      -         
un1_dutycycle_53_i[29]                                                Net          -        -       1.371     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      I2       In      -         26.497      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      O        Out     0.558     27.055      -         
mult1_un47_sum_cry_3_s                                                Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      I0       In      -         28.426      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      O        Out     0.661     29.088      -         
mult1_un47_sum_l_fx[3]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     I0       In      -         29.993      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     CO       Out     0.380     30.372      -         
mult1_un54_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CI       In      -         30.386      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CO       Out     0.186     30.572      -         
mult1_un54_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CI       In      -         30.586      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CO       Out     0.186     30.772      -         
mult1_un54_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CI       In      -         30.786      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.186     30.972      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I2       In      -         31.358      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.558     31.916      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         33.288      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     33.949      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         34.854      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     35.233      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         35.248      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     35.434      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         35.447      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     35.633      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         35.648      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     35.834      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         35.847      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     36.033      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         36.419      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     36.885      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         38.256      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     38.917      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         39.822      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     40.202      -         
mult1_un68_sum_cry_3_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         40.216      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     40.402      -         
mult1_un68_sum_cry_4_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         40.416      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     40.602      -         
mult1_un68_sum_cry_5_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         40.616      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     40.802      -         
mult1_un68_sum_cry_6_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         40.816      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     41.002      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         41.388      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     41.853      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         43.224      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     43.885      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         44.790      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     45.170      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         45.184      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     45.370      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         45.384      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     45.570      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         45.584      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     45.770      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         45.784      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     45.970      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         46.356      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     46.821      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         48.192      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     48.853      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         49.758      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     50.138      -         
mult1_un82_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         50.152      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     50.338      -         
mult1_un82_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         50.352      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     50.538      -         
mult1_un82_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         50.552      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     50.738      -         
mult1_un82_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         50.752      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     50.938      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         51.324      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     51.789      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         53.160      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     53.821      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         54.726      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     55.106      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         55.120      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     55.306      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         55.320      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     55.506      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         55.520      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     55.706      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         55.720      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     55.906      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         56.292      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     56.757      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         58.128      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     58.789      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         59.694      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     60.074      -         
mult1_un96_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         60.088      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     60.274      -         
mult1_un96_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         60.288      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     60.474      -         
mult1_un96_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         60.488      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     60.674      -         
mult1_un96_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         60.688      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     60.874      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         61.260      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     61.725      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         63.096      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     63.758      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         64.663      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     65.042      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         65.056      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     65.242      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         65.256      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     65.442      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         65.456      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     65.642      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         65.656      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     65.842      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         66.228      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     66.693      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         68.064      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     68.726      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         69.631      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     70.010      -         
mult1_un110_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         70.024      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     70.210      -         
mult1_un110_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         70.224      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     70.410      -         
mult1_un110_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         70.424      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     70.610      -         
mult1_un110_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         70.624      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     70.810      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         71.196      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     71.661      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         73.032      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     73.694      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         74.599      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     74.978      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         74.992      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     75.178      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         75.192      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     75.378      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         75.392      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     75.578      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         75.592      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     75.778      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         76.164      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     76.629      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         78.000      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     78.662      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         79.567      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     79.946      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         79.960      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     80.146      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         80.160      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     80.346      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         80.360      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     80.546      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         80.560      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     80.746      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         81.132      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     81.597      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         82.969      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     83.630      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         84.535      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     84.915      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         84.929      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     85.115      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         85.129      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     85.314      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         85.329      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     85.514      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         85.528      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     85.715      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         86.100      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     86.566      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         87.937      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     88.598      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         89.503      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     89.883      -         
mult1_un138_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         89.897      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     90.083      -         
mult1_un138_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         90.097      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     90.283      -         
mult1_un138_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         90.297      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     90.483      -         
mult1_un138_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         90.497      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     90.683      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         91.069      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     91.534      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         92.905      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     93.566      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         94.471      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     94.851      -         
mult1_un145_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         94.865      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     95.051      -         
mult1_un145_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         95.065      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     95.251      -         
mult1_un145_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         95.265      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     95.451      -         
mult1_un145_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         95.465      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     95.651      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         96.037      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     96.502      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         97.873      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     98.534      -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         99.439      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     99.819      -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         99.833      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     100.019     -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         100.033     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     100.219     -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         100.233     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     100.419     -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         100.433     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     100.619     -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         101.005     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     101.470     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         102.841     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     103.502     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         104.407     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     104.787     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         104.801     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     104.987     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         105.001     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     105.187     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         105.201     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     105.387     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         105.401     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     105.587     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         105.973     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     106.438     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         107.809     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     108.471     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         109.842     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     110.503     -         
un85_clk_100khz_0                                                     Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         111.408     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     111.745     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         111.759     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     111.945     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         111.959     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     112.145     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         112.159     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     112.345     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         112.359     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     112.545     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         112.559     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     112.745     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         112.759     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     112.945     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         112.959     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     113.145     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         113.159     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     113.345     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         113.359     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     113.545     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         113.559     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     113.745     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         113.759     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     113.945     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         113.959     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     114.145     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         114.159     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     114.345     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         114.359     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     114.545     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         114.559     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     114.745     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.pwm_out_RNO                                                  SB_LUT4      I3       In      -         115.131     -         
POWERLED.pwm_out_RNO                                                  SB_LUT4      O        Out     0.465     115.596     -         
PWRBTN_LED_rep1                                                       Net          -        -       1.507     -           1         
POWERLED.pwm_out                                                      SB_DFFR      D        In      -         117.103     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 117.258 is 51.280(43.7%) logic and 65.978(56.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      25.266
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.111

    - Propagation time:                      117.068
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -91.956

    Number of logic level(s):                154
    Starting point:                          RSMRST_PWRGD.RSMRSTn_2 / Q
    Ending point:                            POWERLED.curr_state[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
RSMRST_PWRGD.RSMRSTn_2                                                SB_DFFE      Q        Out     0.796     0.796       -         
RSMRSTn                                                               Net          -        -       1.599     -           8         
POWERLED.dutycycle_m1_e                                               SB_LUT4      I0       In      -         2.395       -         
POWERLED.dutycycle_m1_e                                               SB_LUT4      O        Out     0.661     3.056       -         
dutycycle_N_3_mux_0                                                   Net          -        -       1.371     -           7         
POWERLED.dutycycle_RNIMUFP1[2]                                        SB_LUT4      I0       In      -         4.427       -         
POWERLED.dutycycle_RNIMUFP1[2]                                        SB_LUT4      O        Out     0.661     5.089       -         
dutycycle_RNIMUFP1[2]                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI1U7M2[5]                                        SB_LUT4      I2       In      -         6.460       -         
POWERLED.dutycycle_RNI1U7M2[5]                                        SB_LUT4      O        Out     0.558     7.018       -         
un1_dutycycle_172_m4                                                  Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNICFHA6[5]                                        SB_LUT4      I2       In      -         8.389       -         
POWERLED.dutycycle_RNICFHA6[5]                                        SB_LUT4      O        Out     0.558     8.947       -         
N_225                                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNIG6629[5]                                        SB_LUT4      I1       In      -         10.318      -         
POWERLED.dutycycle_RNIG6629[5]                                        SB_LUT4      O        Out     0.589     10.907      -         
dutycycle_eena_14                                                     Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNICPVSD[5]                                        SB_LUT4      I2       In      -         12.278      -         
POWERLED.dutycycle_RNICPVSD[5]                                        SB_LUT4      O        Out     0.558     12.836      -         
dutycycle[5]                                                          Net          -        -       1.371     -           16        
POWERLED.dutycycle_RNI_2[5]                                           SB_LUT4      I0       In      -         14.207      -         
POWERLED.dutycycle_RNI_2[5]                                           SB_LUT4      O        Out     0.661     14.869      -         
dutycycle_RNI_2[5]                                                    Net          -        -       1.371     -           5         
POWERLED.dutycycle_RNI_0[1]                                           SB_LUT4      I2       In      -         16.240      -         
POWERLED.dutycycle_RNI_0[1]                                           SB_LUT4      O        Out     0.558     16.798      -         
dutycycle_RNI_0[1]                                                    Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_0[2]                                           SB_LUT4      I1       In      -         18.169      -         
POWERLED.dutycycle_RNI_0[2]                                           SB_LUT4      O        Out     0.589     18.758      -         
dutycycle_RNI_0[2]                                                    Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_3_c                                     SB_CARRY     I0       In      -         19.663      -         
POWERLED.un1_dutycycle_53_cry_3_c                                     SB_CARRY     CO       Out     0.380     20.043      -         
un1_dutycycle_53_cry_3_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_4_c                                     SB_CARRY     CI       In      -         20.057      -         
POWERLED.un1_dutycycle_53_cry_4_c                                     SB_CARRY     CO       Out     0.186     20.243      -         
un1_dutycycle_53_cry_4_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_5_c                                     SB_CARRY     CI       In      -         20.257      -         
POWERLED.un1_dutycycle_53_cry_5_c                                     SB_CARRY     CO       Out     0.186     20.443      -         
un1_dutycycle_53_cry_5_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_6_c                                     SB_CARRY     CI       In      -         20.457      -         
POWERLED.un1_dutycycle_53_cry_6_c                                     SB_CARRY     CO       Out     0.186     20.643      -         
un1_dutycycle_53_cry_6_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_7_c                                     SB_CARRY     CI       In      -         20.657      -         
POWERLED.un1_dutycycle_53_cry_7_c                                     SB_CARRY     CO       Out     0.186     20.843      -         
un1_dutycycle_53_cry_7_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_8_c                                     SB_CARRY     CI       In      -         20.857      -         
POWERLED.un1_dutycycle_53_cry_8_c                                     SB_CARRY     CO       Out     0.186     21.043      -         
un1_dutycycle_53_cry_8_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_9_c                                     SB_CARRY     CI       In      -         21.057      -         
POWERLED.un1_dutycycle_53_cry_9_c                                     SB_CARRY     CO       Out     0.186     21.243      -         
un1_dutycycle_53_cry_9_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_10_c                                    SB_CARRY     CI       In      -         21.257      -         
POWERLED.un1_dutycycle_53_cry_10_c                                    SB_CARRY     CO       Out     0.186     21.443      -         
un1_dutycycle_53_cry_10                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CI       In      -         21.457      -         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.186     21.643      -         
un1_dutycycle_53_cry_11                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         21.657      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     21.843      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         21.857      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     22.043      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         22.057      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     22.243      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      I3       In      -         22.629      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      O        Out     0.465     23.094      -         
un1_dutycycle_53_cry_14_c_RNIJ644                                     Net          -        -       1.371     -           4         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      I0       In      -         24.465      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      O        Out     0.661     25.126      -         
un1_dutycycle_53_i[29]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_c        SB_CARRY     I1       In      -         26.031      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_c        SB_CARRY     CO       Out     0.337     26.369      -         
mult1_un47_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_4_c        SB_CARRY     CI       In      -         26.383      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_4_c        SB_CARRY     CO       Out     0.186     26.569      -         
mult1_un47_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_5_c        SB_CARRY     CI       In      -         26.583      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_5_c        SB_CARRY     CO       Out     0.186     26.769      -         
mult1_un47_sum_cry_5                                                  Net          -        -       0.386     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_s_6            SB_LUT4      I3       In      -         27.155      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_s_6            SB_LUT4      O        Out     0.465     27.620      -         
mult1_un47_sum_s_6                                                    Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[6]        SB_LUT4      I0       In      -         28.991      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[6]        SB_LUT4      O        Out     0.661     29.652      -         
mult1_un47_sum_l_fx[6]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     I0       In      -         30.557      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.380     30.937      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I2       In      -         31.323      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.558     31.881      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         33.252      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     33.913      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         34.818      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     35.198      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         35.212      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     35.398      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         35.412      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     35.598      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         35.612      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     35.798      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         35.812      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     35.998      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         36.384      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     36.849      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         38.220      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     38.881      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         39.786      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     40.166      -         
mult1_un68_sum_cry_3_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         40.180      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     40.366      -         
mult1_un68_sum_cry_4_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         40.380      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     40.566      -         
mult1_un68_sum_cry_5_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         40.580      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     40.766      -         
mult1_un68_sum_cry_6_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         40.780      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     40.966      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         41.352      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     41.817      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         43.188      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     43.849      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         44.755      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     45.134      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         45.148      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     45.334      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         45.348      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     45.534      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         45.548      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     45.734      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         45.748      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     45.934      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         46.320      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     46.785      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         48.156      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     48.818      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         49.723      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     50.102      -         
mult1_un82_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         50.116      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     50.302      -         
mult1_un82_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         50.316      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     50.502      -         
mult1_un82_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         50.516      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     50.702      -         
mult1_un82_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         50.716      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     50.902      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         51.288      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     51.753      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         53.124      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     53.786      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         54.691      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     55.070      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         55.084      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     55.270      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         55.284      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     55.470      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         55.484      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     55.670      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         55.684      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     55.870      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         56.256      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     56.721      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         58.092      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     58.754      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         59.659      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     60.038      -         
mult1_un96_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         60.052      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     60.238      -         
mult1_un96_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         60.252      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     60.438      -         
mult1_un96_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         60.452      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     60.638      -         
mult1_un96_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         60.652      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     60.838      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         61.224      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     61.689      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         63.060      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     63.722      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         64.627      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     65.006      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         65.020      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     65.206      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         65.220      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     65.406      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         65.420      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     65.606      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         65.620      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     65.806      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         66.192      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     66.657      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         68.028      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     68.690      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         69.595      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     69.975      -         
mult1_un110_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         69.989      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     70.174      -         
mult1_un110_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         70.189      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     70.374      -         
mult1_un110_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         70.388      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     70.575      -         
mult1_un110_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         70.588      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     70.775      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         71.160      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     71.626      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         72.997      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     73.658      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         74.563      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     74.943      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         74.957      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     75.143      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         75.157      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     75.343      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         75.357      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     75.543      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         75.557      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     75.743      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         76.129      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     76.594      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         77.965      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     78.626      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         79.531      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     79.911      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         79.925      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     80.111      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         80.125      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     80.311      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         80.325      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     80.511      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         80.525      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     80.711      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         81.097      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     81.562      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         82.933      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     83.594      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         84.499      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     84.879      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         84.893      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     85.079      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         85.093      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     85.279      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         85.293      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     85.479      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         85.493      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     85.679      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         86.065      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     86.530      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         87.901      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     88.562      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         89.467      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     89.847      -         
mult1_un138_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         89.861      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     90.047      -         
mult1_un138_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         90.061      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     90.247      -         
mult1_un138_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         90.261      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     90.447      -         
mult1_un138_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         90.461      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     90.647      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         91.033      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     91.498      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         92.869      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     93.531      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         94.436      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     94.815      -         
mult1_un145_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         94.829      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     95.015      -         
mult1_un145_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         95.029      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     95.215      -         
mult1_un145_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         95.229      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     95.415      -         
mult1_un145_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         95.429      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     95.615      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         96.001      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     96.466      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         97.837      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     98.499      -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         99.404      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     99.783      -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         99.797      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     99.983      -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         99.997      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     100.183     -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         100.197     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     100.383     -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         100.397     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     100.583     -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         100.969     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     101.434     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         102.805     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     103.467     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         104.372     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     104.751     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         104.765     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     104.951     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         104.965     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     105.151     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         105.165     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     105.351     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         105.365     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     105.551     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         105.937     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     106.402     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         107.773     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     108.435     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         109.806     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     110.467     -         
un85_clk_100khz_0                                                     Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         111.372     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     111.710     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         111.724     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     111.910     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         111.924     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     112.110     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         112.124     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     112.310     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         112.324     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     112.510     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         112.524     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     112.710     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         112.724     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     112.910     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         112.924     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     113.110     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         113.124     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     113.310     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         113.324     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     113.510     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         113.524     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     113.710     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         113.724     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     113.910     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         113.924     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     114.110     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         114.124     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     114.310     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         114.324     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     114.510     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         114.524     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     114.710     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      I3       In      -         115.096     -         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      O        Out     0.465     115.561     -         
curr_state_3_0_rep1                                                   Net          -        -       1.507     -           1         
POWERLED.curr_state[0]                                                SB_DFFE      D        In      -         117.068     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 117.223 is 51.339(43.8%) logic and 65.884(56.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      25.266
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.111

    - Propagation time:                      117.068
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -91.956

    Number of logic level(s):                154
    Starting point:                          RSMRST_PWRGD.RSMRSTn_2 / Q
    Ending point:                            POWERLED.pwm_out / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
RSMRST_PWRGD.RSMRSTn_2                                                SB_DFFE      Q        Out     0.796     0.796       -         
RSMRSTn                                                               Net          -        -       1.599     -           8         
POWERLED.dutycycle_m1_e                                               SB_LUT4      I0       In      -         2.395       -         
POWERLED.dutycycle_m1_e                                               SB_LUT4      O        Out     0.661     3.056       -         
dutycycle_N_3_mux_0                                                   Net          -        -       1.371     -           7         
POWERLED.dutycycle_RNIMUFP1[2]                                        SB_LUT4      I0       In      -         4.427       -         
POWERLED.dutycycle_RNIMUFP1[2]                                        SB_LUT4      O        Out     0.661     5.089       -         
dutycycle_RNIMUFP1[2]                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI1U7M2[5]                                        SB_LUT4      I2       In      -         6.460       -         
POWERLED.dutycycle_RNI1U7M2[5]                                        SB_LUT4      O        Out     0.558     7.018       -         
un1_dutycycle_172_m4                                                  Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNICFHA6[5]                                        SB_LUT4      I2       In      -         8.389       -         
POWERLED.dutycycle_RNICFHA6[5]                                        SB_LUT4      O        Out     0.558     8.947       -         
N_225                                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNIG6629[5]                                        SB_LUT4      I1       In      -         10.318      -         
POWERLED.dutycycle_RNIG6629[5]                                        SB_LUT4      O        Out     0.589     10.907      -         
dutycycle_eena_14                                                     Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNICPVSD[5]                                        SB_LUT4      I2       In      -         12.278      -         
POWERLED.dutycycle_RNICPVSD[5]                                        SB_LUT4      O        Out     0.558     12.836      -         
dutycycle[5]                                                          Net          -        -       1.371     -           16        
POWERLED.dutycycle_RNI_2[5]                                           SB_LUT4      I0       In      -         14.207      -         
POWERLED.dutycycle_RNI_2[5]                                           SB_LUT4      O        Out     0.661     14.869      -         
dutycycle_RNI_2[5]                                                    Net          -        -       1.371     -           5         
POWERLED.dutycycle_RNI_0[1]                                           SB_LUT4      I2       In      -         16.240      -         
POWERLED.dutycycle_RNI_0[1]                                           SB_LUT4      O        Out     0.558     16.798      -         
dutycycle_RNI_0[1]                                                    Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_0[2]                                           SB_LUT4      I1       In      -         18.169      -         
POWERLED.dutycycle_RNI_0[2]                                           SB_LUT4      O        Out     0.589     18.758      -         
dutycycle_RNI_0[2]                                                    Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_3_c                                     SB_CARRY     I0       In      -         19.663      -         
POWERLED.un1_dutycycle_53_cry_3_c                                     SB_CARRY     CO       Out     0.380     20.043      -         
un1_dutycycle_53_cry_3_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_4_c                                     SB_CARRY     CI       In      -         20.057      -         
POWERLED.un1_dutycycle_53_cry_4_c                                     SB_CARRY     CO       Out     0.186     20.243      -         
un1_dutycycle_53_cry_4_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_5_c                                     SB_CARRY     CI       In      -         20.257      -         
POWERLED.un1_dutycycle_53_cry_5_c                                     SB_CARRY     CO       Out     0.186     20.443      -         
un1_dutycycle_53_cry_5_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_6_c                                     SB_CARRY     CI       In      -         20.457      -         
POWERLED.un1_dutycycle_53_cry_6_c                                     SB_CARRY     CO       Out     0.186     20.643      -         
un1_dutycycle_53_cry_6_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_7_c                                     SB_CARRY     CI       In      -         20.657      -         
POWERLED.un1_dutycycle_53_cry_7_c                                     SB_CARRY     CO       Out     0.186     20.843      -         
un1_dutycycle_53_cry_7_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_8_c                                     SB_CARRY     CI       In      -         20.857      -         
POWERLED.un1_dutycycle_53_cry_8_c                                     SB_CARRY     CO       Out     0.186     21.043      -         
un1_dutycycle_53_cry_8_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_9_c                                     SB_CARRY     CI       In      -         21.057      -         
POWERLED.un1_dutycycle_53_cry_9_c                                     SB_CARRY     CO       Out     0.186     21.243      -         
un1_dutycycle_53_cry_9_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_10_c                                    SB_CARRY     CI       In      -         21.257      -         
POWERLED.un1_dutycycle_53_cry_10_c                                    SB_CARRY     CO       Out     0.186     21.443      -         
un1_dutycycle_53_cry_10                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CI       In      -         21.457      -         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.186     21.643      -         
un1_dutycycle_53_cry_11                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         21.657      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     21.843      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         21.857      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     22.043      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         22.057      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     22.243      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      I3       In      -         22.629      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      O        Out     0.465     23.094      -         
un1_dutycycle_53_cry_14_c_RNIJ644                                     Net          -        -       1.371     -           4         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      I0       In      -         24.465      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      O        Out     0.661     25.126      -         
un1_dutycycle_53_i[29]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_c        SB_CARRY     I1       In      -         26.031      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_c        SB_CARRY     CO       Out     0.337     26.369      -         
mult1_un47_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_4_c        SB_CARRY     CI       In      -         26.383      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_4_c        SB_CARRY     CO       Out     0.186     26.569      -         
mult1_un47_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_5_c        SB_CARRY     CI       In      -         26.583      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_5_c        SB_CARRY     CO       Out     0.186     26.769      -         
mult1_un47_sum_cry_5                                                  Net          -        -       0.386     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_s_6            SB_LUT4      I3       In      -         27.155      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_s_6            SB_LUT4      O        Out     0.465     27.620      -         
mult1_un47_sum_s_6                                                    Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[6]        SB_LUT4      I0       In      -         28.991      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[6]        SB_LUT4      O        Out     0.661     29.652      -         
mult1_un47_sum_l_fx[6]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     I0       In      -         30.557      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.380     30.937      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I2       In      -         31.323      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.558     31.881      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         33.252      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     33.913      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         34.818      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     35.198      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         35.212      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     35.398      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         35.412      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     35.598      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         35.612      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     35.798      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         35.812      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     35.998      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         36.384      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     36.849      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         38.220      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     38.881      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         39.786      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     40.166      -         
mult1_un68_sum_cry_3_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         40.180      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     40.366      -         
mult1_un68_sum_cry_4_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         40.380      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     40.566      -         
mult1_un68_sum_cry_5_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         40.580      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     40.766      -         
mult1_un68_sum_cry_6_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         40.780      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     40.966      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         41.352      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     41.817      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         43.188      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     43.849      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         44.755      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     45.134      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         45.148      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     45.334      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         45.348      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     45.534      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         45.548      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     45.734      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         45.748      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     45.934      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         46.320      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     46.785      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         48.156      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     48.818      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         49.723      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     50.102      -         
mult1_un82_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         50.116      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     50.302      -         
mult1_un82_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         50.316      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     50.502      -         
mult1_un82_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         50.516      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     50.702      -         
mult1_un82_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         50.716      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     50.902      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         51.288      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     51.753      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         53.124      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     53.786      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         54.691      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     55.070      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         55.084      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     55.270      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         55.284      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     55.470      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         55.484      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     55.670      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         55.684      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     55.870      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         56.256      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     56.721      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         58.092      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     58.754      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         59.659      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     60.038      -         
mult1_un96_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         60.052      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     60.238      -         
mult1_un96_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         60.252      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     60.438      -         
mult1_un96_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         60.452      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     60.638      -         
mult1_un96_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         60.652      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     60.838      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         61.224      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     61.689      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         63.060      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     63.722      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         64.627      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     65.006      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         65.020      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     65.206      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         65.220      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     65.406      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         65.420      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     65.606      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         65.620      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     65.806      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         66.192      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     66.657      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         68.028      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     68.690      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         69.595      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     69.975      -         
mult1_un110_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         69.989      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     70.174      -         
mult1_un110_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         70.189      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     70.374      -         
mult1_un110_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         70.388      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     70.575      -         
mult1_un110_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         70.588      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     70.775      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         71.160      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     71.626      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         72.997      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     73.658      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         74.563      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     74.943      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         74.957      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     75.143      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         75.157      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     75.343      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         75.357      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     75.543      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         75.557      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     75.743      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         76.129      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     76.594      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         77.965      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     78.626      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         79.531      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     79.911      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         79.925      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     80.111      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         80.125      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     80.311      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         80.325      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     80.511      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         80.525      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     80.711      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         81.097      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     81.562      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         82.933      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     83.594      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         84.499      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     84.879      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         84.893      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     85.079      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         85.093      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     85.279      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         85.293      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     85.479      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         85.493      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     85.679      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         86.065      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     86.530      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         87.901      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     88.562      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         89.467      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     89.847      -         
mult1_un138_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         89.861      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     90.047      -         
mult1_un138_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         90.061      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     90.247      -         
mult1_un138_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         90.261      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     90.447      -         
mult1_un138_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         90.461      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     90.647      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         91.033      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     91.498      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         92.869      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     93.531      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         94.436      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     94.815      -         
mult1_un145_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         94.829      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     95.015      -         
mult1_un145_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         95.029      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     95.215      -         
mult1_un145_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         95.229      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     95.415      -         
mult1_un145_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         95.429      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     95.615      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         96.001      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     96.466      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         97.837      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     98.499      -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         99.404      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     99.783      -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         99.797      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     99.983      -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         99.997      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     100.183     -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         100.197     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     100.383     -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         100.397     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     100.583     -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         100.969     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     101.434     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         102.805     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     103.467     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         104.372     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     104.751     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         104.765     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     104.951     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         104.965     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     105.151     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         105.165     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     105.351     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         105.365     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     105.551     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         105.937     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     106.402     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         107.773     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     108.435     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         109.806     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     110.467     -         
un85_clk_100khz_0                                                     Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         111.372     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     111.710     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         111.724     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     111.910     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         111.924     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     112.110     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         112.124     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     112.310     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         112.324     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     112.510     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         112.524     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     112.710     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         112.724     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     112.910     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         112.924     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     113.110     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         113.124     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     113.310     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         113.324     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     113.510     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         113.524     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     113.710     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         113.724     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     113.910     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         113.924     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     114.110     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         114.124     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     114.310     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         114.324     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     114.510     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         114.524     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     114.710     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.pwm_out_RNO                                                  SB_LUT4      I3       In      -         115.096     -         
POWERLED.pwm_out_RNO                                                  SB_LUT4      O        Out     0.465     115.561     -         
PWRBTN_LED_rep1                                                       Net          -        -       1.507     -           1         
POWERLED.pwm_out                                                      SB_DFFR      D        In      -         117.068     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 117.223 is 51.339(43.8%) logic and 65.884(56.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      25.266
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         25.111

    - Propagation time:                      117.038
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -91.926

    Number of logic level(s):                154
    Starting point:                          RSMRST_PWRGD.RSMRSTn_2 / Q
    Ending point:                            POWERLED.curr_state[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
RSMRST_PWRGD.RSMRSTn_2                                                SB_DFFE      Q        Out     0.796     0.796       -         
RSMRSTn                                                               Net          -        -       1.599     -           8         
POWERLED.dutycycle_m1_e                                               SB_LUT4      I0       In      -         2.395       -         
POWERLED.dutycycle_m1_e                                               SB_LUT4      O        Out     0.661     3.056       -         
dutycycle_N_3_mux_0                                                   Net          -        -       1.371     -           7         
POWERLED.dutycycle_RNIMUFP1[2]                                        SB_LUT4      I0       In      -         4.427       -         
POWERLED.dutycycle_RNIMUFP1[2]                                        SB_LUT4      O        Out     0.661     5.089       -         
dutycycle_RNIMUFP1[2]                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI1U7M2[5]                                        SB_LUT4      I2       In      -         6.460       -         
POWERLED.dutycycle_RNI1U7M2[5]                                        SB_LUT4      O        Out     0.558     7.018       -         
un1_dutycycle_172_m4                                                  Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNICFHA6[5]                                        SB_LUT4      I2       In      -         8.389       -         
POWERLED.dutycycle_RNICFHA6[5]                                        SB_LUT4      O        Out     0.558     8.947       -         
N_225                                                                 Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNIG6629[5]                                        SB_LUT4      I1       In      -         10.318      -         
POWERLED.dutycycle_RNIG6629[5]                                        SB_LUT4      O        Out     0.589     10.907      -         
dutycycle_eena_14                                                     Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNICPVSD[5]                                        SB_LUT4      I2       In      -         12.278      -         
POWERLED.dutycycle_RNICPVSD[5]                                        SB_LUT4      O        Out     0.558     12.836      -         
dutycycle[5]                                                          Net          -        -       1.371     -           16        
POWERLED.dutycycle_RNI_2[5]                                           SB_LUT4      I0       In      -         14.207      -         
POWERLED.dutycycle_RNI_2[5]                                           SB_LUT4      O        Out     0.661     14.869      -         
dutycycle_RNI_2[5]                                                    Net          -        -       1.371     -           5         
POWERLED.dutycycle_RNI_0[1]                                           SB_LUT4      I2       In      -         16.240      -         
POWERLED.dutycycle_RNI_0[1]                                           SB_LUT4      O        Out     0.558     16.798      -         
dutycycle_RNI_0[1]                                                    Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_0[2]                                           SB_LUT4      I1       In      -         18.169      -         
POWERLED.dutycycle_RNI_0[2]                                           SB_LUT4      O        Out     0.589     18.758      -         
dutycycle_RNI_0[2]                                                    Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_3_c                                     SB_CARRY     I0       In      -         19.663      -         
POWERLED.un1_dutycycle_53_cry_3_c                                     SB_CARRY     CO       Out     0.380     20.043      -         
un1_dutycycle_53_cry_3_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_4_c                                     SB_CARRY     CI       In      -         20.057      -         
POWERLED.un1_dutycycle_53_cry_4_c                                     SB_CARRY     CO       Out     0.186     20.243      -         
un1_dutycycle_53_cry_4_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_5_c                                     SB_CARRY     CI       In      -         20.257      -         
POWERLED.un1_dutycycle_53_cry_5_c                                     SB_CARRY     CO       Out     0.186     20.443      -         
un1_dutycycle_53_cry_5_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_6_c                                     SB_CARRY     CI       In      -         20.457      -         
POWERLED.un1_dutycycle_53_cry_6_c                                     SB_CARRY     CO       Out     0.186     20.643      -         
un1_dutycycle_53_cry_6_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_7_c                                     SB_CARRY     CI       In      -         20.657      -         
POWERLED.un1_dutycycle_53_cry_7_c                                     SB_CARRY     CO       Out     0.186     20.843      -         
un1_dutycycle_53_cry_7_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_8_c                                     SB_CARRY     CI       In      -         20.857      -         
POWERLED.un1_dutycycle_53_cry_8_c                                     SB_CARRY     CO       Out     0.186     21.043      -         
un1_dutycycle_53_cry_8_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_9_c                                     SB_CARRY     CI       In      -         21.057      -         
POWERLED.un1_dutycycle_53_cry_9_c                                     SB_CARRY     CO       Out     0.186     21.243      -         
un1_dutycycle_53_cry_9_c                                              Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_10_c                                    SB_CARRY     CI       In      -         21.257      -         
POWERLED.un1_dutycycle_53_cry_10_c                                    SB_CARRY     CO       Out     0.186     21.443      -         
un1_dutycycle_53_cry_10                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CI       In      -         21.457      -         
POWERLED.un1_dutycycle_53_cry_11_c                                    SB_CARRY     CO       Out     0.186     21.643      -         
un1_dutycycle_53_cry_11                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CI       In      -         21.657      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.186     21.843      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         21.857      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     22.043      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         22.057      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     22.243      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_15_c                                    SB_CARRY     CI       In      -         22.257      -         
POWERLED.un1_dutycycle_53_cry_15_c                                    SB_CARRY     CO       Out     0.186     22.443      -         
un1_dutycycle_53_cry_15                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_15_c_RNIK854                            SB_LUT4      I3       In      -         22.829      -         
POWERLED.un1_dutycycle_53_cry_15_c_RNIK854                            SB_LUT4      O        Out     0.465     23.294      -         
un1_dutycycle_53_cry_15_c_RNIK854                                     Net          -        -       1.371     -           3         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un40_sum_axbxc3         SB_LUT4      I1       In      -         24.665      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un40_sum_axbxc3         SB_LUT4      O        Out     0.589     25.254      -         
mult1_un47_sum_s_4_sf                                                 Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_4_c        SB_CARRY     I0       In      -         26.159      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_4_c        SB_CARRY     CO       Out     0.380     26.538      -         
mult1_un47_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_5_c        SB_CARRY     CI       In      -         26.552      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_5_c        SB_CARRY     CO       Out     0.186     26.738      -         
mult1_un47_sum_cry_5                                                  Net          -        -       0.386     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_s_6            SB_LUT4      I3       In      -         27.125      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_s_6            SB_LUT4      O        Out     0.465     27.590      -         
mult1_un47_sum_s_6                                                    Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[6]        SB_LUT4      I0       In      -         28.961      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[6]        SB_LUT4      O        Out     0.661     29.622      -         
mult1_un47_sum_l_fx[6]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     I0       In      -         30.527      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.380     30.907      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I2       In      -         31.293      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.558     31.851      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         33.222      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     33.883      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         34.788      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     35.168      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         35.182      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     35.368      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         35.382      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     35.568      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         35.582      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     35.768      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         35.782      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     35.968      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         36.354      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     36.819      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         38.190      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     38.851      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         39.756      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     40.136      -         
mult1_un68_sum_cry_3_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         40.150      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     40.336      -         
mult1_un68_sum_cry_4_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         40.350      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     40.536      -         
mult1_un68_sum_cry_5_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         40.550      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     40.736      -         
mult1_un68_sum_cry_6_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         40.750      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     40.936      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         41.322      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     41.787      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         43.158      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     43.819      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         44.724      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     45.104      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         45.118      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     45.304      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         45.318      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     45.504      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         45.518      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     45.704      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         45.718      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     45.904      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         46.290      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     46.755      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         48.126      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     48.788      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         49.693      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     50.072      -         
mult1_un82_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         50.086      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     50.272      -         
mult1_un82_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         50.286      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     50.472      -         
mult1_un82_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         50.486      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     50.672      -         
mult1_un82_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         50.686      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     50.872      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         51.258      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     51.723      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         53.094      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     53.756      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         54.661      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     55.040      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         55.054      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     55.240      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         55.254      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     55.440      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         55.454      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     55.640      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         55.654      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     55.840      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         56.226      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     56.691      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         58.062      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     58.724      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         59.629      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     60.008      -         
mult1_un96_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         60.022      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     60.208      -         
mult1_un96_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         60.222      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     60.408      -         
mult1_un96_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         60.422      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     60.608      -         
mult1_un96_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         60.622      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     60.808      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         61.194      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     61.659      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         63.030      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     63.692      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         64.597      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     64.976      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         64.990      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     65.176      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         65.190      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     65.376      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         65.390      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     65.576      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         65.590      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     65.776      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         66.162      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     66.627      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         67.998      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     68.660      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         69.565      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     69.944      -         
mult1_un110_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         69.958      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     70.144      -         
mult1_un110_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         70.158      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     70.344      -         
mult1_un110_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         70.358      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     70.544      -         
mult1_un110_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         70.558      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     70.744      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         71.130      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     71.596      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         72.966      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     73.628      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         74.533      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     74.912      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         74.927      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     75.112      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         75.126      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     75.313      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         75.326      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     75.513      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         75.526      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     75.713      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         76.099      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     76.564      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         77.935      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     78.596      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         79.501      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     79.881      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         79.895      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     80.081      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         80.095      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     80.281      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         80.295      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     80.481      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         80.495      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     80.681      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         81.067      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     81.532      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         82.903      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     83.564      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         84.469      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     84.849      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         84.863      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     85.049      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         85.063      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     85.249      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         85.263      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     85.449      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         85.463      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     85.649      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         86.035      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     86.500      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         87.871      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     88.532      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         89.437      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     89.817      -         
mult1_un138_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         89.831      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     90.017      -         
mult1_un138_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         90.031      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     90.217      -         
mult1_un138_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         90.231      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     90.417      -         
mult1_un138_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         90.431      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     90.617      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         91.003      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     91.468      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         92.839      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     93.500      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         94.405      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     94.785      -         
mult1_un145_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         94.799      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     94.985      -         
mult1_un145_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         94.999      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     95.185      -         
mult1_un145_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         95.199      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     95.385      -         
mult1_un145_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         95.399      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     95.585      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         95.971      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     96.436      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         97.807      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     98.469      -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         99.374      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     99.753      -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         99.767      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     99.953      -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         99.967      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     100.153     -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         100.167     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     100.353     -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         100.367     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     100.553     -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         100.939     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     101.404     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         102.775     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     103.437     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         104.342     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     104.721     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         104.735     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     104.921     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         104.935     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     105.121     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         105.135     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     105.321     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         105.335     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     105.521     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         105.907     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     106.372     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         107.743     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     108.405     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         109.776     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     110.437     -         
un85_clk_100khz_0                                                     Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         111.342     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     111.680     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         111.694     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     111.879     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         111.894     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     112.080     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         112.094     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     112.280     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         112.293     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     112.480     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         112.494     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     112.680     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         112.694     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     112.879     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         112.894     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     113.080     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         113.094     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     113.280     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         113.293     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     113.480     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         113.494     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     113.680     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         113.694     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     113.879     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         113.894     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     114.080     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         114.094     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     114.280     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         114.293     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     114.480     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         114.494     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     114.680     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      I3       In      -         115.066     -         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      O        Out     0.465     115.531     -         
curr_state_3_0_rep1                                                   Net          -        -       1.507     -           1         
POWERLED.curr_state[0]                                                SB_DFFE      D        In      -         117.038     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 117.193 is 51.309(43.8%) logic and 65.884(56.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 172MB peak: 176MB)


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 172MB peak: 176MB)

---------------------------------------
<a name=resourceUsage17></a>Resource Usage Report for TOP </a>

Mapping to part: ice40lp1kqn84
Cell usage:
GND             8 uses
SB_CARRY        324 uses
SB_DFF          39 uses
SB_DFFE         100 uses
SB_DFFER        16 uses
SB_DFFESR       3 uses
SB_DFFR         15 uses
SB_DFFS         3 uses
SB_DFFSR        45 uses
SB_GB           2 uses
VCC             8 uses
SB_LUT4         887 uses

I/O Register bits:                  0
Register bits not including I/Os:   221 (17%)
Total load per clock:
   TOP|FPGA_OSC: 221

@S |Mapping Summary:
Total  LUTs: 887 (69%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 887 = 887 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 30MB peak: 176MB)

Process took 0h:00m:06s realtime, 0h:00m:06s cputime
# Tue Jun 07 11:00:05 2022

###########################################################]

</pre></samp></body></html>
