// Seed: 3130387314
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign module_0 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7 = id_7;
  module_0(
      id_4, id_6
  );
endmodule
module module_2;
  wire id_1;
  module_0(
      id_1, id_1
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
  module_0(
      id_3, id_6
  );
  wire id_7;
endmodule
