// Seed: 4158995521
module module_0 (
    input wand id_0
);
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input wand id_2,
    input wor id_3
);
  assign id_1 = 1;
  module_0 modCall_1 (id_2);
  wire [-1 : 1] id_5;
  wire id_6;
endmodule
module module_2 (
    output supply0 id_0
);
  logic id_2;
  ;
  assign module_3.id_0 = 0;
endmodule
module module_3 #(
    parameter id_1 = 32'd21
) (
    output uwire id_0,
    input  tri   _id_1[id_1 : -1],
    output wand  id_2
);
  always $unsigned(28);
  ;
  module_2 modCall_1 (id_2);
  assign id_2 = -1 * id_1;
  wire [id_1 : -1] id_4;
endmodule
