+====================+===================+======================================================================================================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                                                                                                                  |
+====================+===================+======================================================================================================================================================================================================================+
| sys_clk_pin        | sys_clk_pin       | vespa_soc_i/timerSlave_0/inst/o_RData_reg[30]/D                                                                                                                                                                      |
| sys_clk_pin        | sys_clk_pin       | vespa_soc_i/timerSlave_0/inst/o_RData_reg[29]/D                                                                                                                                                                      |
| sys_clk_pin        | sys_clk_pin       | vespa_soc_i/timerSlave_0/inst/o_RData_reg[25]/D                                                                                                                                                                      |
| sys_clk_pin        | sys_clk_pin       | vespa_soc_i/timerSlave_0/inst/o_RData_reg[21]/D                                                                                                                                                                      |
| sys_clk_pin        | sys_clk_pin       | vespa_soc_i/timerSlave_0/inst/o_RData_reg[18]/D                                                                                                                                                                      |
| sys_clk_pin        | sys_clk_pin       | vespa_soc_i/timerSlave_0/inst/o_RData_reg[17]/D                                                                                                                                                                      |
| sys_clk_pin        | sys_clk_pin       | vespa_soc_i/timerSlave_0/inst/o_RData_reg[15]/D                                                                                                                                                                      |
| sys_clk_pin        | sys_clk_pin       | vespa_soc_i/timerSlave_0/inst/o_RData_reg[13]/D                                                                                                                                                                      |
| sys_clk_pin        | sys_clk_pin       | vespa_soc_i/timerSlave_0/inst/o_RData_reg[11]/D                                                                                                                                                                      |
| sys_clk_pin        | sys_clk_pin       | vespa_soc_i/PS2_0/inst/r_DataRdy_reg/D                                                                                                                                                                               |
| sys_clk_pin        | sys_clk_pin       | vespa_soc_i/timerSlave_0/inst/r_TimerOverflow_reg/D                                                                                                                                                                  |
| sys_clk_pin        | sys_clk_pin       | vespa_soc_i/PS2_0/inst/o_RData_reg[1]/D                                                                                                                                                                              |
| sys_clk_pin        | sys_clk_pin       | vespa_soc_i/PS2_0/inst/o_RData_reg[0]/D                                                                                                                                                                              |
| sys_clk_pin        | sys_clk_pin       | vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14] |
| sys_clk_pin        | sys_clk_pin       | vespa_soc_i/vespa_cpu_0/inst/DATAPATH/REG_FILE/rf1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14] |
+--------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
