flopoco FixIIR lsbIn=-16 lsbOut=-16 guardBits=-1 coeffb="0x3fd713df11810bb7:0x3fe32826f05611ca:0x3fd713df11810bb7" coeffa="0x3fbee0aad976cc5d:0x3fd6228d4db93927" outputFile=lp4_dw16_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw16_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="2:6" coeffb="3:5:3" shifta=4 shiftb=3 method="plain" outputFile=lp4_dw16_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw16_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="2:6" coeffb="3:5:3" shifta=4 shiftb=3 method="plain" outputFile=lp4_dw16_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw16_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="2:6" coeffb="3:5:3" shifta=4 shiftb=3 graphb="{{'O',[3],3,[3],1,0},{'O',[5],3,[5],2,0},{'A',[5],2,[1],0,1,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[2],2,[1],0,1},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp4_dw16_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw16_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="3:1" coeffb="1:2:1" shifta=4 shiftb=2 graphb="{{'O',[1],1,[1],0,0},{'O',[2],1,[1],0,1}}" grapha="{{'O',[3],2,[3],1,0},{'O',[1],2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp4_dw16_cw04_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw16_cw04_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="4:11" coeffb="6:10:6" shifta=5 shiftb=4 method="plain" outputFile=lp4_dw16_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw16_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="4:11" coeffb="6:10:6" shifta=5 shiftb=4 method="plain" outputFile=lp4_dw16_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw16_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="4:11" coeffb="6:10:6" shifta=5 shiftb=4 graphb="{{'O',[6],3,[3],1,1},{'O',[10],3,[5],2,1},{'A',[5],2,[1],0,1,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[4],3,[1],0,2},{'O',[11],3,[11],2,0},{'A',[11],2,[1],0,1,[9],1,0},{'A',[9],1,[1],0,3,[1],0,0}}" method="multiplierless" outputFile=lp4_dw16_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw16_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="0:8" coeffb="8:9:2" shifta=32 shiftb=16 graphb="{{'O',[8],2,[1],0,3},{'O',[9],2,[9],1,0},{'O',[2],2,[1],0,1},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[8],1,[1],0,3}}" method="multiplierless" outputFile=lp4_dw16_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw16_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="8:22" coeffb="12:19:12" shifta=6 shiftb=5 method="plain" outputFile=lp4_dw16_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw16_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="8:22" coeffb="12:19:12" shifta=6 shiftb=5 method="plain" outputFile=lp4_dw16_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw16_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="8:22" coeffb="12:19:12" shifta=6 shiftb=5 graphb="{{'O',[12],3,[3],1,2},{'O',[19],3,[19],2,0},{'A',[19],2,[1],0,4,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[8],3,[1],0,3},{'O',[22],3,[11],2,1},{'A',[11],2,[1],0,2,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" method="multiplierless" outputFile=lp4_dw16_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw16_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="0:8" coeffb="8:9:2" shifta=32 shiftb=16 graphb="{{'O',[8],2,[1],0,3},{'O',[9],2,[9],1,0},{'O',[2],2,[1],0,1},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[8],1,[1],0,3}}" method="multiplierless" outputFile=lp4_dw16_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw16_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="15:44" coeffb="23:38:23" shifta=7 shiftb=6 method="plain" outputFile=lp4_dw16_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw16_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="15:44" coeffb="23:38:23" shifta=7 shiftb=6 method="plain" outputFile=lp4_dw16_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw16_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="15:44" coeffb="23:38:23" shifta=7 shiftb=6 graphb="{{'O',[23],4,[23],3,0},{'O',[38],4,[19],2,1},{'A',[23],3,[1],0,2,[19],2,0},{'A',[19],2,[1],0,4,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[15],3,[15],1,0},{'O',[44],3,[11],2,2},{'A',[11],2,[-1],0,2,[15],1,0},{'A',[15],1,[1],0,4,[-1],0,0}}" method="multiplierless" outputFile=lp4_dw16_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw16_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="0:8" coeffb="8:9:2" shifta=32 shiftb=16 graphb="{{'O',[8],2,[1],0,3},{'O',[9],2,[9],1,0},{'O',[2],2,[1],0,1},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[8],1,[1],0,3}}" method="multiplierless" outputFile=lp4_dw16_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw16_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="31:89" coeffb="46:77:46" shifta=8 shiftb=7 method="plain" outputFile=lp4_dw16_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw16_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="31:89" coeffb="46:77:46" shifta=8 shiftb=7 method="plain" outputFile=lp4_dw16_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw16_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="31:89" coeffb="46:77:46" shifta=8 shiftb=7 graphb="{{'O',[46],4,[23],2,1},{'O',[77],4,[77],3,0},{'A',[77],3,[23],2,2,[-15],1,0},{'A',[23],2,[1],0,3,[15],1,0},{'A',[15],1,[1],0,4,[-1],0,0}}" grapha="{{'O',[31],4,[31],1,0},{'O',[89],4,[89],3,0},{'A',[89],3,[31],1,1,[27],2,0},{'A',[27],2,[-1],0,2,[31],1,0},{'A',[31],1,[1],0,5,[-1],0,0}}" method="multiplierless" outputFile=lp4_dw16_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw16_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="0:32" coeffb="32:36:8" shifta=128 shiftb=64 graphb="{{'O',[32],2,[1],0,5},{'O',[36],2,[9],1,2},{'O',[8],2,[1],0,3},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[32],1,[1],0,5}}" method="multiplierless" outputFile=lp4_dw16_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw16_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="62:177" coeffb="92:153:92" shifta=9 shiftb=8 method="plain" outputFile=lp4_dw16_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw16_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="62:177" coeffb="92:153:92" shifta=9 shiftb=8 method="plain" outputFile=lp4_dw16_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw16_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="62:177" coeffb="92:153:92" shifta=9 shiftb=8 graphb="{{'O',[92],4,[23],2,2},{'O',[153],4,[153],3,0},{'A',[153],3,[23],2,3,[-31],1,0},{'A',[23],2,[-1],0,3,[31],1,0},{'A',[31],1,[1],0,5,[-1],0,0}}" grapha="{{'O',[62],3,[31],2,1},{'O',[177],3,[177],2,0},{'A',[177],2,[9],1,4,[33],1,0},{'A',[9],1,[1],0,3,[1],0,0},{'A',[31],2,[-1],0,1,[33],1,0},{'A',[33],1,[1],0,5,[1],0,0}}" method="multiplierless" outputFile=lp4_dw16_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw16_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="0:64" coeffb="64:72:16" shifta=256 shiftb=128 graphb="{{'O',[64],2,[1],0,6},{'O',[72],2,[9],1,3},{'O',[16],2,[1],0,4},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[64],1,[1],0,6}}" method="multiplierless" outputFile=lp4_dw16_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw16_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="124:354" coeffb="185:307:185" shifta=10 shiftb=9 method="plain" outputFile=lp4_dw16_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw16_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="124:354" coeffb="185:307:185" shifta=10 shiftb=9 method="plain" outputFile=lp4_dw16_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw16_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="124:354" coeffb="185:307:185" shifta=10 shiftb=9 graphb="{{'O',[185],5,[185],3,0},{'O',[307],5,[307],4,0},{'A',[307],4,[185],3,1,[-63],1,0},{'A',[185],3,[63],1,1,[59],2,0},{'A',[59],2,[-1],0,2,[63],1,0},{'A',[63],1,[1],0,6,[-1],0,0}}" grapha="{{'O',[124],5,[31],1,2},{'O',[354],5,[177],4,1},{'A',[177],4,[89],3,1,[-1],0,0},{'A',[89],3,[31],1,1,[27],2,0},{'A',[27],2,[-1],0,2,[31],1,0},{'A',[31],1,[1],0,5,[-1],0,0}}" method="multiplierless" outputFile=lp4_dw16_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw16_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="0:64" coeffb="64:72:16" shifta=256 shiftb=128 graphb="{{'O',[64],2,[1],0,6},{'O',[72],2,[9],1,3},{'O',[16],2,[1],0,4},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[64],1,[1],0,6}}" method="multiplierless" outputFile=lp4_dw16_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw16_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-12 lsbOut=-12 guardBits=-1 coeffb="0x3fd713df11810bb7:0x3fe32826f05611ca:0x3fd713df11810bb7" coeffa="0x3fbee0aad976cc5d:0x3fd6228d4db93927" outputFile=lp4_dw12_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw12_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="2:6" coeffb="3:5:3" shifta=4 shiftb=3 method="plain" outputFile=lp4_dw12_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw12_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="2:6" coeffb="3:5:3" shifta=4 shiftb=3 method="plain" outputFile=lp4_dw12_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw12_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="2:6" coeffb="3:5:3" shifta=4 shiftb=3 graphb="{{'O',[3],3,[3],1,0},{'O',[5],3,[5],2,0},{'A',[5],2,[1],0,1,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[2],2,[1],0,1},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp4_dw12_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw12_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="3:1" coeffb="1:2:1" shifta=4 shiftb=2 graphb="{{'O',[1],1,[1],0,0},{'O',[2],1,[1],0,1}}" grapha="{{'O',[3],2,[3],1,0},{'O',[1],2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp4_dw12_cw04_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw12_cw04_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="4:11" coeffb="6:10:6" shifta=5 shiftb=4 method="plain" outputFile=lp4_dw12_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw12_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="4:11" coeffb="6:10:6" shifta=5 shiftb=4 method="plain" outputFile=lp4_dw12_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw12_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="4:11" coeffb="6:10:6" shifta=5 shiftb=4 graphb="{{'O',[6],3,[3],1,1},{'O',[10],3,[5],2,1},{'A',[5],2,[1],0,1,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[4],3,[1],0,2},{'O',[11],3,[11],2,0},{'A',[11],2,[1],0,1,[9],1,0},{'A',[9],1,[1],0,3,[1],0,0}}" method="multiplierless" outputFile=lp4_dw12_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw12_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="0:8" coeffb="8:9:2" shifta=32 shiftb=16 graphb="{{'O',[8],2,[1],0,3},{'O',[9],2,[9],1,0},{'O',[2],2,[1],0,1},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[8],1,[1],0,3}}" method="multiplierless" outputFile=lp4_dw12_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw12_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="8:22" coeffb="12:19:12" shifta=6 shiftb=5 method="plain" outputFile=lp4_dw12_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw12_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="8:22" coeffb="12:19:12" shifta=6 shiftb=5 method="plain" outputFile=lp4_dw12_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw12_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="8:22" coeffb="12:19:12" shifta=6 shiftb=5 graphb="{{'O',[12],3,[3],1,2},{'O',[19],3,[19],2,0},{'A',[19],2,[1],0,4,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[8],3,[1],0,3},{'O',[22],3,[11],2,1},{'A',[11],2,[1],0,2,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" method="multiplierless" outputFile=lp4_dw12_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw12_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="0:8" coeffb="8:9:2" shifta=32 shiftb=16 graphb="{{'O',[8],2,[1],0,3},{'O',[9],2,[9],1,0},{'O',[2],2,[1],0,1},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[8],1,[1],0,3}}" method="multiplierless" outputFile=lp4_dw12_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw12_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="15:44" coeffb="23:38:23" shifta=7 shiftb=6 method="plain" outputFile=lp4_dw12_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw12_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="15:44" coeffb="23:38:23" shifta=7 shiftb=6 method="plain" outputFile=lp4_dw12_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw12_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="15:44" coeffb="23:38:23" shifta=7 shiftb=6 graphb="{{'O',[23],4,[23],3,0},{'O',[38],4,[19],2,1},{'A',[23],3,[1],0,2,[19],2,0},{'A',[19],2,[1],0,4,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[15],3,[15],1,0},{'O',[44],3,[11],2,2},{'A',[11],2,[-1],0,2,[15],1,0},{'A',[15],1,[1],0,4,[-1],0,0}}" method="multiplierless" outputFile=lp4_dw12_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw12_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="0:8" coeffb="8:9:2" shifta=32 shiftb=16 graphb="{{'O',[8],2,[1],0,3},{'O',[9],2,[9],1,0},{'O',[2],2,[1],0,1},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[8],1,[1],0,3}}" method="multiplierless" outputFile=lp4_dw12_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw12_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="31:89" coeffb="46:77:46" shifta=8 shiftb=7 method="plain" outputFile=lp4_dw12_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw12_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="31:89" coeffb="46:77:46" shifta=8 shiftb=7 method="plain" outputFile=lp4_dw12_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw12_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="31:89" coeffb="46:77:46" shifta=8 shiftb=7 graphb="{{'O',[46],4,[23],2,1},{'O',[77],4,[77],3,0},{'A',[77],3,[23],2,2,[-15],1,0},{'A',[23],2,[1],0,3,[15],1,0},{'A',[15],1,[1],0,4,[-1],0,0}}" grapha="{{'O',[31],4,[31],1,0},{'O',[89],4,[89],3,0},{'A',[89],3,[31],1,1,[27],2,0},{'A',[27],2,[-1],0,2,[31],1,0},{'A',[31],1,[1],0,5,[-1],0,0}}" method="multiplierless" outputFile=lp4_dw12_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw12_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="0:32" coeffb="32:36:8" shifta=128 shiftb=64 graphb="{{'O',[32],2,[1],0,5},{'O',[36],2,[9],1,2},{'O',[8],2,[1],0,3},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[32],1,[1],0,5}}" method="multiplierless" outputFile=lp4_dw12_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw12_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="62:177" coeffb="92:153:92" shifta=9 shiftb=8 method="plain" outputFile=lp4_dw12_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw12_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="62:177" coeffb="92:153:92" shifta=9 shiftb=8 method="plain" outputFile=lp4_dw12_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw12_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="62:177" coeffb="92:153:92" shifta=9 shiftb=8 graphb="{{'O',[92],4,[23],2,2},{'O',[153],4,[153],3,0},{'A',[153],3,[23],2,3,[-31],1,0},{'A',[23],2,[-1],0,3,[31],1,0},{'A',[31],1,[1],0,5,[-1],0,0}}" grapha="{{'O',[62],3,[31],2,1},{'O',[177],3,[177],2,0},{'A',[177],2,[9],1,4,[33],1,0},{'A',[9],1,[1],0,3,[1],0,0},{'A',[31],2,[-1],0,1,[33],1,0},{'A',[33],1,[1],0,5,[1],0,0}}" method="multiplierless" outputFile=lp4_dw12_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw12_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="0:64" coeffb="64:72:16" shifta=256 shiftb=128 graphb="{{'O',[64],2,[1],0,6},{'O',[72],2,[9],1,3},{'O',[16],2,[1],0,4},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[64],1,[1],0,6}}" method="multiplierless" outputFile=lp4_dw12_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw12_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="124:354" coeffb="185:307:185" shifta=10 shiftb=9 method="plain" outputFile=lp4_dw12_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw12_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="124:354" coeffb="185:307:185" shifta=10 shiftb=9 method="plain" outputFile=lp4_dw12_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw12_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="124:354" coeffb="185:307:185" shifta=10 shiftb=9 graphb="{{'O',[185],5,[185],3,0},{'O',[307],5,[307],4,0},{'A',[307],4,[185],3,1,[-63],1,0},{'A',[185],3,[63],1,1,[59],2,0},{'A',[59],2,[-1],0,2,[63],1,0},{'A',[63],1,[1],0,6,[-1],0,0}}" grapha="{{'O',[124],5,[31],1,2},{'O',[354],5,[177],4,1},{'A',[177],4,[89],3,1,[-1],0,0},{'A',[89],3,[31],1,1,[27],2,0},{'A',[27],2,[-1],0,2,[31],1,0},{'A',[31],1,[1],0,5,[-1],0,0}}" method="multiplierless" outputFile=lp4_dw12_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw12_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="0:64" coeffb="64:72:16" shifta=256 shiftb=128 graphb="{{'O',[64],2,[1],0,6},{'O',[72],2,[9],1,3},{'O',[16],2,[1],0,4},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[64],1,[1],0,6}}" method="multiplierless" outputFile=lp4_dw12_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw12_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-8 lsbOut=-8 guardBits=-1 coeffb="0x3fd713df11810bb7:0x3fe32826f05611ca:0x3fd713df11810bb7" coeffa="0x3fbee0aad976cc5d:0x3fd6228d4db93927" outputFile=lp4_dw08_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw08_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="2:6" coeffb="3:5:3" shifta=4 shiftb=3 method="plain" outputFile=lp4_dw08_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw08_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="2:6" coeffb="3:5:3" shifta=4 shiftb=3 method="plain" outputFile=lp4_dw08_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw08_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="2:6" coeffb="3:5:3" shifta=4 shiftb=3 graphb="{{'O',[3],3,[3],1,0},{'O',[5],3,[5],2,0},{'A',[5],2,[1],0,1,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[2],2,[1],0,1},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp4_dw08_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw08_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="3:1" coeffb="1:2:1" shifta=4 shiftb=2 graphb="{{'O',[1],1,[1],0,0},{'O',[2],1,[1],0,1}}" grapha="{{'O',[3],2,[3],1,0},{'O',[1],2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp4_dw08_cw04_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw08_cw04_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="4:11" coeffb="6:10:6" shifta=5 shiftb=4 method="plain" outputFile=lp4_dw08_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw08_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="4:11" coeffb="6:10:6" shifta=5 shiftb=4 method="plain" outputFile=lp4_dw08_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw08_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="4:11" coeffb="6:10:6" shifta=5 shiftb=4 graphb="{{'O',[6],3,[3],1,1},{'O',[10],3,[5],2,1},{'A',[5],2,[1],0,1,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[4],3,[1],0,2},{'O',[11],3,[11],2,0},{'A',[11],2,[1],0,1,[9],1,0},{'A',[9],1,[1],0,3,[1],0,0}}" method="multiplierless" outputFile=lp4_dw08_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw08_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="0:8" coeffb="8:9:2" shifta=32 shiftb=16 graphb="{{'O',[8],2,[1],0,3},{'O',[9],2,[9],1,0},{'O',[2],2,[1],0,1},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[8],1,[1],0,3}}" method="multiplierless" outputFile=lp4_dw08_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw08_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="8:22" coeffb="12:19:12" shifta=6 shiftb=5 method="plain" outputFile=lp4_dw08_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw08_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="8:22" coeffb="12:19:12" shifta=6 shiftb=5 method="plain" outputFile=lp4_dw08_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw08_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="8:22" coeffb="12:19:12" shifta=6 shiftb=5 graphb="{{'O',[12],3,[3],1,2},{'O',[19],3,[19],2,0},{'A',[19],2,[1],0,4,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[8],3,[1],0,3},{'O',[22],3,[11],2,1},{'A',[11],2,[1],0,2,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" method="multiplierless" outputFile=lp4_dw08_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw08_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="0:8" coeffb="8:9:2" shifta=32 shiftb=16 graphb="{{'O',[8],2,[1],0,3},{'O',[9],2,[9],1,0},{'O',[2],2,[1],0,1},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[8],1,[1],0,3}}" method="multiplierless" outputFile=lp4_dw08_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw08_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="15:44" coeffb="23:38:23" shifta=7 shiftb=6 method="plain" outputFile=lp4_dw08_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw08_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="15:44" coeffb="23:38:23" shifta=7 shiftb=6 method="plain" outputFile=lp4_dw08_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw08_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="15:44" coeffb="23:38:23" shifta=7 shiftb=6 graphb="{{'O',[23],4,[23],3,0},{'O',[38],4,[19],2,1},{'A',[23],3,[1],0,2,[19],2,0},{'A',[19],2,[1],0,4,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[15],3,[15],1,0},{'O',[44],3,[11],2,2},{'A',[11],2,[-1],0,2,[15],1,0},{'A',[15],1,[1],0,4,[-1],0,0}}" method="multiplierless" outputFile=lp4_dw08_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw08_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="0:8" coeffb="8:9:2" shifta=32 shiftb=16 graphb="{{'O',[8],2,[1],0,3},{'O',[9],2,[9],1,0},{'O',[2],2,[1],0,1},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[8],1,[1],0,3}}" method="multiplierless" outputFile=lp4_dw08_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw08_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="31:89" coeffb="46:77:46" shifta=8 shiftb=7 method="plain" outputFile=lp4_dw08_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw08_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="31:89" coeffb="46:77:46" shifta=8 shiftb=7 method="plain" outputFile=lp4_dw08_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw08_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="31:89" coeffb="46:77:46" shifta=8 shiftb=7 graphb="{{'O',[46],4,[23],2,1},{'O',[77],4,[77],3,0},{'A',[77],3,[23],2,2,[-15],1,0},{'A',[23],2,[1],0,3,[15],1,0},{'A',[15],1,[1],0,4,[-1],0,0}}" grapha="{{'O',[31],4,[31],1,0},{'O',[89],4,[89],3,0},{'A',[89],3,[31],1,1,[27],2,0},{'A',[27],2,[-1],0,2,[31],1,0},{'A',[31],1,[1],0,5,[-1],0,0}}" method="multiplierless" outputFile=lp4_dw08_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw08_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="0:32" coeffb="32:36:8" shifta=128 shiftb=64 graphb="{{'O',[32],2,[1],0,5},{'O',[36],2,[9],1,2},{'O',[8],2,[1],0,3},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[32],1,[1],0,5}}" method="multiplierless" outputFile=lp4_dw08_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw08_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="62:177" coeffb="92:153:92" shifta=9 shiftb=8 method="plain" outputFile=lp4_dw08_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw08_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="62:177" coeffb="92:153:92" shifta=9 shiftb=8 method="plain" outputFile=lp4_dw08_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw08_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="62:177" coeffb="92:153:92" shifta=9 shiftb=8 graphb="{{'O',[92],4,[23],2,2},{'O',[153],4,[153],3,0},{'A',[153],3,[23],2,3,[-31],1,0},{'A',[23],2,[-1],0,3,[31],1,0},{'A',[31],1,[1],0,5,[-1],0,0}}" grapha="{{'O',[62],3,[31],2,1},{'O',[177],3,[177],2,0},{'A',[177],2,[9],1,4,[33],1,0},{'A',[9],1,[1],0,3,[1],0,0},{'A',[31],2,[-1],0,1,[33],1,0},{'A',[33],1,[1],0,5,[1],0,0}}" method="multiplierless" outputFile=lp4_dw08_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw08_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="0:64" coeffb="64:72:16" shifta=256 shiftb=128 graphb="{{'O',[64],2,[1],0,6},{'O',[72],2,[9],1,3},{'O',[16],2,[1],0,4},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[64],1,[1],0,6}}" method="multiplierless" outputFile=lp4_dw08_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw08_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="124:354" coeffb="185:307:185" shifta=10 shiftb=9 method="plain" outputFile=lp4_dw08_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw08_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="124:354" coeffb="185:307:185" shifta=10 shiftb=9 method="plain" outputFile=lp4_dw08_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw08_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="124:354" coeffb="185:307:185" shifta=10 shiftb=9 graphb="{{'O',[185],5,[185],3,0},{'O',[307],5,[307],4,0},{'A',[307],4,[185],3,1,[-63],1,0},{'A',[185],3,[63],1,1,[59],2,0},{'A',[59],2,[-1],0,2,[63],1,0},{'A',[63],1,[1],0,6,[-1],0,0}}" grapha="{{'O',[124],5,[31],1,2},{'O',[354],5,[177],4,1},{'A',[177],4,[89],3,1,[-1],0,0},{'A',[89],3,[31],1,1,[27],2,0},{'A',[27],2,[-1],0,2,[31],1,0},{'A',[31],1,[1],0,5,[-1],0,0}}" method="multiplierless" outputFile=lp4_dw08_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw08_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="0:64" coeffb="64:72:16" shifta=256 shiftb=128 graphb="{{'O',[64],2,[1],0,6},{'O',[72],2,[9],1,3},{'O',[16],2,[1],0,4},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[64],1,[1],0,6}}" method="multiplierless" outputFile=lp4_dw08_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp4_dw08_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-16 lsbOut=-16 guardBits=-1 coeffb="0x3fca334c2df947b5:0x3fc8cbe9ab6479e7:0x3fca334c2df947b5" coeffa="0xbfe7c88f69e58411:0x3fda744a9efb62a7" outputFile=lp1x0_dw16_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw16_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 method="plain" outputFile=lp1x0_dw16_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw16_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 method="plain" outputFile=lp1x0_dw16_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw16_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 graphb="{{'O',[7],2,[7],1,0},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x0_dw16_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw16_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-6:3" coeffb="2:2:1" shifta=8 shiftb=8 graphb="{{'O',[2],1,[1],0,1},{'O',[1],1,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x0_dw16_cw04_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw16_cw04_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 method="plain" outputFile=lp1x0_dw16_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw16_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 method="plain" outputFile=lp1x0_dw16_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw16_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 graphb="{{'O',[13],3,[13],2,0},{'O',[12],3,[3],1,2},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[12],2,[3],1,2},{'O',[7],2,[7],1,0},{'A',[3],1,[1],0,1,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" method="multiplierless" outputFile=lp1x0_dw16_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw16_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-6:3" coeffb="2:2:1" shifta=8 shiftb=8 graphb="{{'O',[2],1,[1],0,1},{'O',[1],1,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x0_dw16_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw16_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 method="plain" outputFile=lp1x0_dw16_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw16_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 method="plain" outputFile=lp1x0_dw16_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw16_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 graphb="{{'O',[26],4,[13],2,1},{'O',[25],4,[25],3,0},{'A',[25],3,[13],2,1,[-1],0,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[24],3,[3],1,3},{'O',[13],3,[13],2,0},{'A',[13],2,[1],0,4,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x0_dw16_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw16_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-8:4" coeffb="4:6:3" shifta=16 shiftb=16 graphb="{{'O',[4],2,[1],0,2},{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[8],1,[1],0,3},{'O',[4],1,[1],0,2}}" method="multiplierless" outputFile=lp1x0_dw16_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw16_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 method="plain" outputFile=lp1x0_dw16_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw16_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 method="plain" outputFile=lp1x0_dw16_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw16_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 graphb="{{'O',[52],4,[13],2,2},{'O',[50],4,[25],3,1},{'A',[25],3,[13],2,1,[-1],0,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[48],3,[3],1,4},{'O',[26],3,[13],2,1},{'A',[13],2,[1],0,4,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x0_dw16_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw16_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-24:12" coeffb="8:8:4" shifta=32 shiftb=32 graphb="{{'O',[8],1,[1],0,3},{'O',[4],1,[1],0,2}}" grapha="{{'O',[24],2,[3],1,3},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x0_dw16_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw16_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 method="plain" outputFile=lp1x0_dw16_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw16_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 method="plain" outputFile=lp1x0_dw16_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw16_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 graphb="{{'O',[105],4,[105],3,0},{'O',[99],4,[99],2,0},{'A',[105],3,[3],1,1,[99],2,0},{'A',[99],2,[3],1,5,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[95],3,[95],2,0},{'O',[53],3,[53],2,0},{'A',[95],2,[3],1,5,[-1],0,0},{'A',[53],2,[-3],1,2,[65],1,0},{'A',[3],1,[1],0,2,[-1],0,0},{'A',[65],1,[1],0,6,[1],0,0}}" method="multiplierless" outputFile=lp1x0_dw16_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw16_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-32:16" coeffb="16:24:12" shifta=64 shiftb=64 graphb="{{'O',[16],2,[1],0,4},{'O',[24],2,[3],1,3},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[32],1,[1],0,5},{'O',[16],1,[1],0,4}}" method="multiplierless" outputFile=lp1x0_dw16_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw16_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 method="plain" outputFile=lp1x0_dw16_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw16_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 method="plain" outputFile=lp1x0_dw16_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw16_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 graphb="{{'O',[210],4,[105],3,1},{'O',[198],4,[99],2,1},{'A',[105],3,[3],1,1,[99],2,0},{'A',[99],2,[3],1,5,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[190],3,[95],2,1},{'O',[106],3,[53],2,1},{'A',[95],2,[3],1,5,[-1],0,0},{'A',[53],2,[-3],1,2,[65],1,0},{'A',[65],1,[1],0,6,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x0_dw16_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw16_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-96:48" coeffb="32:32:16" shifta=128 shiftb=128 graphb="{{'O',[32],1,[1],0,5},{'O',[16],1,[1],0,4}}" grapha="{{'O',[96],2,[3],1,5},{'O',[48],2,[3],1,4},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x0_dw16_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw16_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 method="plain" outputFile=lp1x0_dw16_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw16_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 method="plain" outputFile=lp1x0_dw16_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw16_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 graphb="{{'O',[419],4,[419],3,0},{'O',[397],4,[397],3,0},{'A',[397],3,[3],1,7,[13],2,0},{'A',[419],3,[13],2,5,[3],1,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[381],3,[381],2,0},{'O',[212],3,[53],2,2},{'A',[381],2,[3],1,7,[-3],1,0},{'A',[53],2,[7],1,3,[-3],1,0},{'A',[7],1,[1],0,3,[-1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x0_dw16_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw16_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-384:192" coeffb="128:128:64" shifta=512 shiftb=512 graphb="{{'O',[128],1,[1],0,7},{'O',[64],1,[1],0,6}}" grapha="{{'O',[384],2,[3],1,7},{'O',[192],2,[3],1,6},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x0_dw16_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw16_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-12 lsbOut=-12 guardBits=-1 coeffb="0x3fca334c2df947b5:0x3fc8cbe9ab6479e7:0x3fca334c2df947b5" coeffa="0xbfe7c88f69e58411:0x3fda744a9efb62a7" outputFile=lp1x0_dw12_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw12_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 method="plain" outputFile=lp1x0_dw12_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw12_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 method="plain" outputFile=lp1x0_dw12_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw12_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 graphb="{{'O',[7],2,[7],1,0},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x0_dw12_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw12_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-6:3" coeffb="2:2:1" shifta=8 shiftb=8 graphb="{{'O',[2],1,[1],0,1},{'O',[1],1,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x0_dw12_cw04_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw12_cw04_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 method="plain" outputFile=lp1x0_dw12_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw12_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 method="plain" outputFile=lp1x0_dw12_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw12_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 graphb="{{'O',[13],3,[13],2,0},{'O',[12],3,[3],1,2},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[12],2,[3],1,2},{'O',[7],2,[7],1,0},{'A',[3],1,[1],0,1,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" method="multiplierless" outputFile=lp1x0_dw12_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw12_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-6:3" coeffb="2:2:1" shifta=8 shiftb=8 graphb="{{'O',[2],1,[1],0,1},{'O',[1],1,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x0_dw12_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw12_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 method="plain" outputFile=lp1x0_dw12_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw12_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 method="plain" outputFile=lp1x0_dw12_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw12_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 graphb="{{'O',[26],4,[13],2,1},{'O',[25],4,[25],3,0},{'A',[25],3,[13],2,1,[-1],0,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[24],3,[3],1,3},{'O',[13],3,[13],2,0},{'A',[13],2,[1],0,4,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x0_dw12_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw12_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-8:4" coeffb="4:6:3" shifta=16 shiftb=16 graphb="{{'O',[4],2,[1],0,2},{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[8],1,[1],0,3},{'O',[4],1,[1],0,2}}" method="multiplierless" outputFile=lp1x0_dw12_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw12_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 method="plain" outputFile=lp1x0_dw12_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw12_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 method="plain" outputFile=lp1x0_dw12_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw12_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 graphb="{{'O',[52],4,[13],2,2},{'O',[50],4,[25],3,1},{'A',[25],3,[13],2,1,[-1],0,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[48],3,[3],1,4},{'O',[26],3,[13],2,1},{'A',[13],2,[1],0,4,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x0_dw12_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw12_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-24:12" coeffb="8:8:4" shifta=32 shiftb=32 graphb="{{'O',[8],1,[1],0,3},{'O',[4],1,[1],0,2}}" grapha="{{'O',[24],2,[3],1,3},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x0_dw12_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw12_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 method="plain" outputFile=lp1x0_dw12_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw12_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 method="plain" outputFile=lp1x0_dw12_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw12_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 graphb="{{'O',[105],4,[105],3,0},{'O',[99],4,[99],2,0},{'A',[105],3,[3],1,1,[99],2,0},{'A',[99],2,[3],1,5,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[95],3,[95],2,0},{'O',[53],3,[53],2,0},{'A',[95],2,[3],1,5,[-1],0,0},{'A',[53],2,[-3],1,2,[65],1,0},{'A',[3],1,[1],0,2,[-1],0,0},{'A',[65],1,[1],0,6,[1],0,0}}" method="multiplierless" outputFile=lp1x0_dw12_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw12_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-32:16" coeffb="16:24:12" shifta=64 shiftb=64 graphb="{{'O',[16],2,[1],0,4},{'O',[24],2,[3],1,3},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[32],1,[1],0,5},{'O',[16],1,[1],0,4}}" method="multiplierless" outputFile=lp1x0_dw12_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw12_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 method="plain" outputFile=lp1x0_dw12_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw12_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 method="plain" outputFile=lp1x0_dw12_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw12_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 graphb="{{'O',[210],4,[105],3,1},{'O',[198],4,[99],2,1},{'A',[105],3,[3],1,1,[99],2,0},{'A',[99],2,[3],1,5,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[190],3,[95],2,1},{'O',[106],3,[53],2,1},{'A',[95],2,[3],1,5,[-1],0,0},{'A',[53],2,[-3],1,2,[65],1,0},{'A',[65],1,[1],0,6,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x0_dw12_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw12_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-96:48" coeffb="32:32:16" shifta=128 shiftb=128 graphb="{{'O',[32],1,[1],0,5},{'O',[16],1,[1],0,4}}" grapha="{{'O',[96],2,[3],1,5},{'O',[48],2,[3],1,4},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x0_dw12_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw12_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 method="plain" outputFile=lp1x0_dw12_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw12_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 method="plain" outputFile=lp1x0_dw12_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw12_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 graphb="{{'O',[419],4,[419],3,0},{'O',[397],4,[397],3,0},{'A',[397],3,[3],1,7,[13],2,0},{'A',[419],3,[13],2,5,[3],1,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[381],3,[381],2,0},{'O',[212],3,[53],2,2},{'A',[381],2,[3],1,7,[-3],1,0},{'A',[53],2,[7],1,3,[-3],1,0},{'A',[7],1,[1],0,3,[-1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x0_dw12_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw12_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-384:192" coeffb="128:128:64" shifta=512 shiftb=512 graphb="{{'O',[128],1,[1],0,7},{'O',[64],1,[1],0,6}}" grapha="{{'O',[384],2,[3],1,7},{'O',[192],2,[3],1,6},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x0_dw12_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw12_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-8 lsbOut=-8 guardBits=-1 coeffb="0x3fca334c2df947b5:0x3fc8cbe9ab6479e7:0x3fca334c2df947b5" coeffa="0xbfe7c88f69e58411:0x3fda744a9efb62a7" outputFile=lp1x0_dw08_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw08_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 method="plain" outputFile=lp1x0_dw08_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw08_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 method="plain" outputFile=lp1x0_dw08_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw08_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 graphb="{{'O',[7],2,[7],1,0},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x0_dw08_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw08_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-6:3" coeffb="2:2:1" shifta=8 shiftb=8 graphb="{{'O',[2],1,[1],0,1},{'O',[1],1,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x0_dw08_cw04_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw08_cw04_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 method="plain" outputFile=lp1x0_dw08_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw08_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 method="plain" outputFile=lp1x0_dw08_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw08_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 graphb="{{'O',[13],3,[13],2,0},{'O',[12],3,[3],1,2},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[12],2,[3],1,2},{'O',[7],2,[7],1,0},{'A',[3],1,[1],0,1,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" method="multiplierless" outputFile=lp1x0_dw08_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw08_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-6:3" coeffb="2:2:1" shifta=8 shiftb=8 graphb="{{'O',[2],1,[1],0,1},{'O',[1],1,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x0_dw08_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw08_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 method="plain" outputFile=lp1x0_dw08_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw08_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 method="plain" outputFile=lp1x0_dw08_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw08_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 graphb="{{'O',[26],4,[13],2,1},{'O',[25],4,[25],3,0},{'A',[25],3,[13],2,1,[-1],0,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[24],3,[3],1,3},{'O',[13],3,[13],2,0},{'A',[13],2,[1],0,4,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x0_dw08_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw08_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-8:4" coeffb="4:6:3" shifta=16 shiftb=16 graphb="{{'O',[4],2,[1],0,2},{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[8],1,[1],0,3},{'O',[4],1,[1],0,2}}" method="multiplierless" outputFile=lp1x0_dw08_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw08_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 method="plain" outputFile=lp1x0_dw08_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw08_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 method="plain" outputFile=lp1x0_dw08_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw08_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 graphb="{{'O',[52],4,[13],2,2},{'O',[50],4,[25],3,1},{'A',[25],3,[13],2,1,[-1],0,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[48],3,[3],1,4},{'O',[26],3,[13],2,1},{'A',[13],2,[1],0,4,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x0_dw08_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw08_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-24:12" coeffb="8:8:4" shifta=32 shiftb=32 graphb="{{'O',[8],1,[1],0,3},{'O',[4],1,[1],0,2}}" grapha="{{'O',[24],2,[3],1,3},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x0_dw08_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw08_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 method="plain" outputFile=lp1x0_dw08_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw08_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 method="plain" outputFile=lp1x0_dw08_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw08_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 graphb="{{'O',[105],4,[105],3,0},{'O',[99],4,[99],2,0},{'A',[105],3,[3],1,1,[99],2,0},{'A',[99],2,[3],1,5,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[95],3,[95],2,0},{'O',[53],3,[53],2,0},{'A',[95],2,[3],1,5,[-1],0,0},{'A',[53],2,[-3],1,2,[65],1,0},{'A',[3],1,[1],0,2,[-1],0,0},{'A',[65],1,[1],0,6,[1],0,0}}" method="multiplierless" outputFile=lp1x0_dw08_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw08_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-32:16" coeffb="16:24:12" shifta=64 shiftb=64 graphb="{{'O',[16],2,[1],0,4},{'O',[24],2,[3],1,3},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[32],1,[1],0,5},{'O',[16],1,[1],0,4}}" method="multiplierless" outputFile=lp1x0_dw08_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw08_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 method="plain" outputFile=lp1x0_dw08_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw08_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 method="plain" outputFile=lp1x0_dw08_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw08_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 graphb="{{'O',[210],4,[105],3,1},{'O',[198],4,[99],2,1},{'A',[105],3,[3],1,1,[99],2,0},{'A',[99],2,[3],1,5,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[190],3,[95],2,1},{'O',[106],3,[53],2,1},{'A',[95],2,[3],1,5,[-1],0,0},{'A',[53],2,[-3],1,2,[65],1,0},{'A',[65],1,[1],0,6,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x0_dw08_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw08_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-96:48" coeffb="32:32:16" shifta=128 shiftb=128 graphb="{{'O',[32],1,[1],0,5},{'O',[16],1,[1],0,4}}" grapha="{{'O',[96],2,[3],1,5},{'O',[48],2,[3],1,4},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x0_dw08_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw08_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 method="plain" outputFile=lp1x0_dw08_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw08_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 method="plain" outputFile=lp1x0_dw08_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw08_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 graphb="{{'O',[419],4,[419],3,0},{'O',[397],4,[397],3,0},{'A',[397],3,[3],1,7,[13],2,0},{'A',[419],3,[13],2,5,[3],1,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[381],3,[381],2,0},{'O',[212],3,[53],2,2},{'A',[381],2,[3],1,7,[-3],1,0},{'A',[53],2,[7],1,3,[-3],1,0},{'A',[7],1,[1],0,3,[-1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x0_dw08_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw08_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-384:192" coeffb="128:128:64" shifta=512 shiftb=512 graphb="{{'O',[128],1,[1],0,7},{'O',[64],1,[1],0,6}}" grapha="{{'O',[384],2,[3],1,7},{'O',[192],2,[3],1,6},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x0_dw08_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x0_dw08_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-16 lsbOut=-16 guardBits=-1 coeffb="0x3fca008441ca9136:0x3fcbb7c7de30f49f:0x3fca008441ca9136" coeffa="0xbfe6c7aa185b9b8a:0x3fd95cf68291c524" outputFile=lp1x1_dw16_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw16_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-6:3" coeffb="7:7:7" shifta=3 shiftb=5 method="plain" outputFile=lp1x1_dw16_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw16_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-6:3" coeffb="7:7:7" shifta=3 shiftb=5 method="plain" outputFile=lp1x1_dw16_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw16_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-6:3" coeffb="7:7:7" shifta=3 shiftb=5 graphb="{{'O',[7],2,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x1_dw16_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw16_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-6:3" coeffb="2:2:1" shifta=8 shiftb=8 graphb="{{'O',[2],1,[1],0,1},{'O',[1],1,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x1_dw16_cw04_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw16_cw04_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-11:6" coeffb="13:14:13" shifta=4 shiftb=6 method="plain" outputFile=lp1x1_dw16_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw16_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-11:6" coeffb="13:14:13" shifta=4 shiftb=6 method="plain" outputFile=lp1x1_dw16_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw16_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-11:6" coeffb="13:14:13" shifta=4 shiftb=6 graphb="{{'O',[13],3,[13],2,0},{'O',[14],3,[7],1,1},{'A',[13],2,[7],1,1,[-1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[11],3,[11],2,0},{'O',[6],3,[3],1,1},{'A',[11],2,[1],0,3,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x1_dw16_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw16_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-6:3" coeffb="2:2:1" shifta=8 shiftb=8 graphb="{{'O',[2],1,[1],0,1},{'O',[1],1,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x1_dw16_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw16_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-23:13" coeffb="26:28:26" shifta=5 shiftb=7 method="plain" outputFile=lp1x1_dw16_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw16_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-23:13" coeffb="26:28:26" shifta=5 shiftb=7 method="plain" outputFile=lp1x1_dw16_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw16_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-23:13" coeffb="26:28:26" shifta=5 shiftb=7 graphb="{{'O',[26],3,[13],2,1},{'O',[28],3,[7],1,2},{'A',[13],2,[7],1,1,[-1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[23],3,[23],2,0},{'O',[13],3,[13],2,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[23],2,[3],1,3,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x1_dw16_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw16_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-12:6" coeffb="4:4:2" shifta=16 shiftb=16 graphb="{{'O',[4],1,[1],0,2},{'O',[2],1,[1],0,1}}" grapha="{{'O',[12],2,[3],1,2},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x1_dw16_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw16_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-46:25" coeffb="52:55:52" shifta=6 shiftb=8 method="plain" outputFile=lp1x1_dw16_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw16_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-46:25" coeffb="52:55:52" shifta=6 shiftb=8 method="plain" outputFile=lp1x1_dw16_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw16_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-46:25" coeffb="52:55:52" shifta=6 shiftb=8 graphb="{{'O',[52],4,[13],2,2},{'O',[55],4,[55],3,0},{'A',[55],3,[13],2,2,[3],1,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[46],3,[23],2,1},{'O',[25],3,[25],2,0},{'A',[25],2,[3],1,3,[1],0,0},{'A',[23],2,[3],1,3,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x1_dw16_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw16_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-24:12" coeffb="8:8:4" shifta=32 shiftb=32 graphb="{{'O',[8],1,[1],0,3},{'O',[4],1,[1],0,2}}" grapha="{{'O',[24],2,[3],1,3},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x1_dw16_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw16_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-91:51" coeffb="104:111:104" shifta=7 shiftb=9 method="plain" outputFile=lp1x1_dw16_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw16_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-91:51" coeffb="104:111:104" shifta=7 shiftb=9 method="plain" outputFile=lp1x1_dw16_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw16_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-91:51" coeffb="104:111:104" shifta=7 shiftb=9 graphb="{{'O',[104],4,[13],2,3},{'O',[111],4,[111],3,0},{'A',[111],3,[13],2,3,[7],1,0},{'A',[13],2,[7],1,1,[-1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[91],4,[91],3,0},{'O',[51],4,[51],2,0},{'A',[91],3,[5],1,3,[51],2,0},{'A',[51],2,[3],1,4,[3],1,0},{'A',[5],1,[1],0,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x1_dw16_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw16_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-96:48" coeffb="32:32:16" shifta=128 shiftb=128 graphb="{{'O',[32],1,[1],0,5},{'O',[16],1,[1],0,4}}" grapha="{{'O',[96],2,[3],1,5},{'O',[48],2,[3],1,4},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x1_dw16_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw16_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-182:101" coeffb="208:222:208" shifta=8 shiftb=10 method="plain" outputFile=lp1x1_dw16_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw16_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-182:101" coeffb="208:222:208" shifta=8 shiftb=10 method="plain" outputFile=lp1x1_dw16_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw16_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-182:101" coeffb="208:222:208" shifta=8 shiftb=10 graphb="{{'O',[208],3,[13],2,4},{'O',[222],3,[111],2,1},{'A',[13],2,[7],1,1,[-1],0,0},{'A',[111],2,[7],1,4,[-1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[182],5,[91],3,1},{'O',[101],5,[101],4,0},{'A',[101],4,[91],3,1,[-81],2,0},{'A',[91],3,[5],1,1,[81],2,0},{'A',[81],2,[5],1,4,[1],0,0},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp1x1_dw16_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw16_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-96:48" coeffb="32:32:16" shifta=128 shiftb=128 graphb="{{'O',[32],1,[1],0,5},{'O',[16],1,[1],0,4}}" grapha="{{'O',[96],2,[3],1,5},{'O',[48],2,[3],1,4},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x1_dw16_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw16_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-364:203" coeffb="416:443:416" shifta=9 shiftb=11 method="plain" outputFile=lp1x1_dw16_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw16_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-364:203" coeffb="416:443:416" shifta=9 shiftb=11 method="plain" outputFile=lp1x1_dw16_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw16_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-364:203" coeffb="416:443:416" shifta=9 shiftb=11 graphb="{{'O',[416],4,[13],3,5},{'O',[443],4,[443],3,0},{'A',[443],3,[7],1,6,[-5],2,0},{'A',[13],3,[5],2,2,[-7],1,0},{'A',[5],2,[-1],0,1,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[364],5,[91],3,2},{'O',[203],5,[203],4,0},{'A',[203],4,[91],3,1,[21],2,0},{'A',[91],3,[21],2,2,[7],1,0},{'A',[21],2,[7],1,1,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" method="multiplierless" outputFile=lp1x1_dw16_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw16_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-384:192" coeffb="128:128:64" shifta=512 shiftb=512 graphb="{{'O',[128],1,[1],0,7},{'O',[64],1,[1],0,6}}" grapha="{{'O',[384],2,[3],1,7},{'O',[192],2,[3],1,6},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x1_dw16_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw16_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-12 lsbOut=-12 guardBits=-1 coeffb="0x3fca008441ca9136:0x3fcbb7c7de30f49f:0x3fca008441ca9136" coeffa="0xbfe6c7aa185b9b8a:0x3fd95cf68291c524" outputFile=lp1x1_dw12_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw12_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-6:3" coeffb="7:7:7" shifta=3 shiftb=5 method="plain" outputFile=lp1x1_dw12_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw12_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-6:3" coeffb="7:7:7" shifta=3 shiftb=5 method="plain" outputFile=lp1x1_dw12_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw12_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-6:3" coeffb="7:7:7" shifta=3 shiftb=5 graphb="{{'O',[7],2,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x1_dw12_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw12_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-6:3" coeffb="2:2:1" shifta=8 shiftb=8 graphb="{{'O',[2],1,[1],0,1},{'O',[1],1,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x1_dw12_cw04_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw12_cw04_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-11:6" coeffb="13:14:13" shifta=4 shiftb=6 method="plain" outputFile=lp1x1_dw12_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw12_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-11:6" coeffb="13:14:13" shifta=4 shiftb=6 method="plain" outputFile=lp1x1_dw12_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw12_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-11:6" coeffb="13:14:13" shifta=4 shiftb=6 graphb="{{'O',[13],3,[13],2,0},{'O',[14],3,[7],1,1},{'A',[13],2,[7],1,1,[-1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[11],3,[11],2,0},{'O',[6],3,[3],1,1},{'A',[11],2,[1],0,3,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x1_dw12_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw12_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-6:3" coeffb="2:2:1" shifta=8 shiftb=8 graphb="{{'O',[2],1,[1],0,1},{'O',[1],1,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x1_dw12_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw12_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-23:13" coeffb="26:28:26" shifta=5 shiftb=7 method="plain" outputFile=lp1x1_dw12_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw12_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-23:13" coeffb="26:28:26" shifta=5 shiftb=7 method="plain" outputFile=lp1x1_dw12_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw12_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-23:13" coeffb="26:28:26" shifta=5 shiftb=7 graphb="{{'O',[26],3,[13],2,1},{'O',[28],3,[7],1,2},{'A',[13],2,[7],1,1,[-1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[23],3,[23],2,0},{'O',[13],3,[13],2,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[23],2,[3],1,3,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x1_dw12_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw12_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-12:6" coeffb="4:4:2" shifta=16 shiftb=16 graphb="{{'O',[4],1,[1],0,2},{'O',[2],1,[1],0,1}}" grapha="{{'O',[12],2,[3],1,2},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x1_dw12_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw12_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-46:25" coeffb="52:55:52" shifta=6 shiftb=8 method="plain" outputFile=lp1x1_dw12_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw12_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-46:25" coeffb="52:55:52" shifta=6 shiftb=8 method="plain" outputFile=lp1x1_dw12_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw12_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-46:25" coeffb="52:55:52" shifta=6 shiftb=8 graphb="{{'O',[52],4,[13],2,2},{'O',[55],4,[55],3,0},{'A',[55],3,[13],2,2,[3],1,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[46],3,[23],2,1},{'O',[25],3,[25],2,0},{'A',[25],2,[3],1,3,[1],0,0},{'A',[23],2,[3],1,3,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x1_dw12_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw12_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-24:12" coeffb="8:8:4" shifta=32 shiftb=32 graphb="{{'O',[8],1,[1],0,3},{'O',[4],1,[1],0,2}}" grapha="{{'O',[24],2,[3],1,3},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x1_dw12_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw12_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-91:51" coeffb="104:111:104" shifta=7 shiftb=9 method="plain" outputFile=lp1x1_dw12_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw12_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-91:51" coeffb="104:111:104" shifta=7 shiftb=9 method="plain" outputFile=lp1x1_dw12_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw12_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-91:51" coeffb="104:111:104" shifta=7 shiftb=9 graphb="{{'O',[104],4,[13],2,3},{'O',[111],4,[111],3,0},{'A',[111],3,[13],2,3,[7],1,0},{'A',[13],2,[7],1,1,[-1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[91],4,[91],3,0},{'O',[51],4,[51],2,0},{'A',[91],3,[5],1,3,[51],2,0},{'A',[51],2,[3],1,4,[3],1,0},{'A',[5],1,[1],0,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x1_dw12_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw12_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-96:48" coeffb="32:32:16" shifta=128 shiftb=128 graphb="{{'O',[32],1,[1],0,5},{'O',[16],1,[1],0,4}}" grapha="{{'O',[96],2,[3],1,5},{'O',[48],2,[3],1,4},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x1_dw12_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw12_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-182:101" coeffb="208:222:208" shifta=8 shiftb=10 method="plain" outputFile=lp1x1_dw12_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw12_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-182:101" coeffb="208:222:208" shifta=8 shiftb=10 method="plain" outputFile=lp1x1_dw12_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw12_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-182:101" coeffb="208:222:208" shifta=8 shiftb=10 graphb="{{'O',[208],3,[13],2,4},{'O',[222],3,[111],2,1},{'A',[13],2,[7],1,1,[-1],0,0},{'A',[111],2,[7],1,4,[-1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[182],5,[91],3,1},{'O',[101],5,[101],4,0},{'A',[101],4,[91],3,1,[-81],2,0},{'A',[91],3,[5],1,1,[81],2,0},{'A',[81],2,[5],1,4,[1],0,0},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp1x1_dw12_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw12_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-96:48" coeffb="32:32:16" shifta=128 shiftb=128 graphb="{{'O',[32],1,[1],0,5},{'O',[16],1,[1],0,4}}" grapha="{{'O',[96],2,[3],1,5},{'O',[48],2,[3],1,4},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x1_dw12_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw12_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-364:203" coeffb="416:443:416" shifta=9 shiftb=11 method="plain" outputFile=lp1x1_dw12_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw12_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-364:203" coeffb="416:443:416" shifta=9 shiftb=11 method="plain" outputFile=lp1x1_dw12_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw12_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-364:203" coeffb="416:443:416" shifta=9 shiftb=11 graphb="{{'O',[416],4,[13],3,5},{'O',[443],4,[443],3,0},{'A',[443],3,[7],1,6,[-5],2,0},{'A',[13],3,[5],2,2,[-7],1,0},{'A',[5],2,[-1],0,1,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[364],5,[91],3,2},{'O',[203],5,[203],4,0},{'A',[203],4,[91],3,1,[21],2,0},{'A',[91],3,[21],2,2,[7],1,0},{'A',[21],2,[7],1,1,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" method="multiplierless" outputFile=lp1x1_dw12_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw12_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-384:192" coeffb="128:128:64" shifta=512 shiftb=512 graphb="{{'O',[128],1,[1],0,7},{'O',[64],1,[1],0,6}}" grapha="{{'O',[384],2,[3],1,7},{'O',[192],2,[3],1,6},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x1_dw12_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw12_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-8 lsbOut=-8 guardBits=-1 coeffb="0x3fca008441ca9136:0x3fcbb7c7de30f49f:0x3fca008441ca9136" coeffa="0xbfe6c7aa185b9b8a:0x3fd95cf68291c524" outputFile=lp1x1_dw08_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw08_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-6:3" coeffb="7:7:7" shifta=3 shiftb=5 method="plain" outputFile=lp1x1_dw08_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw08_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-6:3" coeffb="7:7:7" shifta=3 shiftb=5 method="plain" outputFile=lp1x1_dw08_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw08_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-6:3" coeffb="7:7:7" shifta=3 shiftb=5 graphb="{{'O',[7],2,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x1_dw08_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw08_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-6:3" coeffb="2:2:1" shifta=8 shiftb=8 graphb="{{'O',[2],1,[1],0,1},{'O',[1],1,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x1_dw08_cw04_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw08_cw04_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-11:6" coeffb="13:14:13" shifta=4 shiftb=6 method="plain" outputFile=lp1x1_dw08_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw08_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-11:6" coeffb="13:14:13" shifta=4 shiftb=6 method="plain" outputFile=lp1x1_dw08_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw08_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-11:6" coeffb="13:14:13" shifta=4 shiftb=6 graphb="{{'O',[13],3,[13],2,0},{'O',[14],3,[7],1,1},{'A',[13],2,[7],1,1,[-1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[11],3,[11],2,0},{'O',[6],3,[3],1,1},{'A',[11],2,[1],0,3,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x1_dw08_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw08_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-6:3" coeffb="2:2:1" shifta=8 shiftb=8 graphb="{{'O',[2],1,[1],0,1},{'O',[1],1,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x1_dw08_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw08_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-23:13" coeffb="26:28:26" shifta=5 shiftb=7 method="plain" outputFile=lp1x1_dw08_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw08_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-23:13" coeffb="26:28:26" shifta=5 shiftb=7 method="plain" outputFile=lp1x1_dw08_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw08_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-23:13" coeffb="26:28:26" shifta=5 shiftb=7 graphb="{{'O',[26],3,[13],2,1},{'O',[28],3,[7],1,2},{'A',[13],2,[7],1,1,[-1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[23],3,[23],2,0},{'O',[13],3,[13],2,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[23],2,[3],1,3,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x1_dw08_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw08_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-12:6" coeffb="4:4:2" shifta=16 shiftb=16 graphb="{{'O',[4],1,[1],0,2},{'O',[2],1,[1],0,1}}" grapha="{{'O',[12],2,[3],1,2},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x1_dw08_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw08_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-46:25" coeffb="52:55:52" shifta=6 shiftb=8 method="plain" outputFile=lp1x1_dw08_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw08_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-46:25" coeffb="52:55:52" shifta=6 shiftb=8 method="plain" outputFile=lp1x1_dw08_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw08_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-46:25" coeffb="52:55:52" shifta=6 shiftb=8 graphb="{{'O',[52],4,[13],2,2},{'O',[55],4,[55],3,0},{'A',[55],3,[13],2,2,[3],1,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[46],3,[23],2,1},{'O',[25],3,[25],2,0},{'A',[25],2,[3],1,3,[1],0,0},{'A',[23],2,[3],1,3,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x1_dw08_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw08_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-24:12" coeffb="8:8:4" shifta=32 shiftb=32 graphb="{{'O',[8],1,[1],0,3},{'O',[4],1,[1],0,2}}" grapha="{{'O',[24],2,[3],1,3},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x1_dw08_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw08_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-91:51" coeffb="104:111:104" shifta=7 shiftb=9 method="plain" outputFile=lp1x1_dw08_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw08_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-91:51" coeffb="104:111:104" shifta=7 shiftb=9 method="plain" outputFile=lp1x1_dw08_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw08_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-91:51" coeffb="104:111:104" shifta=7 shiftb=9 graphb="{{'O',[104],4,[13],2,3},{'O',[111],4,[111],3,0},{'A',[111],3,[13],2,3,[7],1,0},{'A',[13],2,[7],1,1,[-1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[91],4,[91],3,0},{'O',[51],4,[51],2,0},{'A',[91],3,[5],1,3,[51],2,0},{'A',[51],2,[3],1,4,[3],1,0},{'A',[5],1,[1],0,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x1_dw08_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw08_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-96:48" coeffb="32:32:16" shifta=128 shiftb=128 graphb="{{'O',[32],1,[1],0,5},{'O',[16],1,[1],0,4}}" grapha="{{'O',[96],2,[3],1,5},{'O',[48],2,[3],1,4},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x1_dw08_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw08_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-182:101" coeffb="208:222:208" shifta=8 shiftb=10 method="plain" outputFile=lp1x1_dw08_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw08_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-182:101" coeffb="208:222:208" shifta=8 shiftb=10 method="plain" outputFile=lp1x1_dw08_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw08_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-182:101" coeffb="208:222:208" shifta=8 shiftb=10 graphb="{{'O',[208],3,[13],2,4},{'O',[222],3,[111],2,1},{'A',[13],2,[7],1,1,[-1],0,0},{'A',[111],2,[7],1,4,[-1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[182],5,[91],3,1},{'O',[101],5,[101],4,0},{'A',[101],4,[91],3,1,[-81],2,0},{'A',[91],3,[5],1,1,[81],2,0},{'A',[81],2,[5],1,4,[1],0,0},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp1x1_dw08_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw08_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-96:48" coeffb="32:32:16" shifta=128 shiftb=128 graphb="{{'O',[32],1,[1],0,5},{'O',[16],1,[1],0,4}}" grapha="{{'O',[96],2,[3],1,5},{'O',[48],2,[3],1,4},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x1_dw08_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw08_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-364:203" coeffb="416:443:416" shifta=9 shiftb=11 method="plain" outputFile=lp1x1_dw08_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw08_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-364:203" coeffb="416:443:416" shifta=9 shiftb=11 method="plain" outputFile=lp1x1_dw08_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw08_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-364:203" coeffb="416:443:416" shifta=9 shiftb=11 graphb="{{'O',[416],4,[13],3,5},{'O',[443],4,[443],3,0},{'A',[443],3,[7],1,6,[-5],2,0},{'A',[13],3,[5],2,2,[-7],1,0},{'A',[5],2,[-1],0,1,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[364],5,[91],3,2},{'O',[203],5,[203],4,0},{'A',[203],4,[91],3,1,[21],2,0},{'A',[91],3,[21],2,2,[7],1,0},{'A',[21],2,[7],1,1,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" method="multiplierless" outputFile=lp1x1_dw08_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw08_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-384:192" coeffb="128:128:64" shifta=512 shiftb=512 graphb="{{'O',[128],1,[1],0,7},{'O',[64],1,[1],0,6}}" grapha="{{'O',[384],2,[3],1,7},{'O',[192],2,[3],1,6},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x1_dw08_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x1_dw08_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-16 lsbOut=-16 guardBits=-1 coeffb="0x3fc9eb84ac7fa8a6:0x3fcecb77652acaef:0x3fc9eb84ac7fa8a6" coeffa="0xbfe5a7d3410f6385:0x3fd838a9b1d17d55" outputFile=lp1x2_dw16_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw16_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-5:3" coeffb="6:8:6" shifta=3 shiftb=5 method="plain" outputFile=lp1x2_dw16_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw16_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-5:3" coeffb="6:8:6" shifta=3 shiftb=5 method="plain" outputFile=lp1x2_dw16_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw16_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-5:3" coeffb="6:8:6" shifta=3 shiftb=5 graphb="{{'O',[6],2,[3],1,1},{'O',[8],2,[1],0,3},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[5],3,[5],2,0},{'O',[3],3,[3],1,0},{'A',[5],2,[1],0,1,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x2_dw16_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw16_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-3:2" coeffb="2:3:2" shifta=8 shiftb=8 graphb="{{'O',[2],2,[1],0,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[3],2,[3],1,0},{'O',[2],2,[1],0,1},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x2_dw16_cw04_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw16_cw04_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-11:6" coeffb="13:15:13" shifta=4 shiftb=6 method="plain" outputFile=lp1x2_dw16_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw16_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-11:6" coeffb="13:15:13" shifta=4 shiftb=6 method="plain" outputFile=lp1x2_dw16_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw16_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-11:6" coeffb="13:15:13" shifta=4 shiftb=6 graphb="{{'O',[13],3,[13],2,0},{'O',[15],3,[15],1,0},{'A',[13],2,[-1],0,1,[15],1,0},{'A',[15],1,[1],0,4,[-1],0,0}}" grapha="{{'O',[11],3,[11],2,0},{'O',[6],3,[3],1,1},{'A',[11],2,[1],0,3,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x2_dw16_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw16_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-3:2" coeffb="2:3:2" shifta=8 shiftb=8 graphb="{{'O',[2],2,[1],0,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[3],2,[3],1,0},{'O',[2],2,[1],0,1},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x2_dw16_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw16_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-22:12" coeffb="26:31:26" shifta=5 shiftb=7 method="plain" outputFile=lp1x2_dw16_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw16_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-22:12" coeffb="26:31:26" shifta=5 shiftb=7 method="plain" outputFile=lp1x2_dw16_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw16_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-22:12" coeffb="26:31:26" shifta=5 shiftb=7 graphb="{{'O',[26],3,[13],2,1},{'O',[31],3,[31],1,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0},{'A',[31],1,[1],0,5,[-1],0,0}}" grapha="{{'O',[22],3,[11],2,1},{'O',[12],3,[3],1,2},{'A',[11],2,[3],1,2,[-1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x2_dw16_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw16_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-12:6" coeffb="3:4:3" shifta=16 shiftb=16 graphb="{{'O',[3],2,[3],1,0},{'O',[4],2,[1],0,2},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[12],2,[3],1,2},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x2_dw16_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw16_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-43:24" coeffb="52:62:52" shifta=6 shiftb=8 method="plain" outputFile=lp1x2_dw16_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw16_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-43:24" coeffb="52:62:52" shifta=6 shiftb=8 method="plain" outputFile=lp1x2_dw16_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw16_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-43:24" coeffb="52:62:52" shifta=6 shiftb=8 graphb="{{'O',[52],3,[13],2,2},{'O',[62],3,[31],1,1},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0},{'A',[31],1,[1],0,5,[-1],0,0}}" grapha="{{'O',[43],4,[43],3,0},{'O',[24],4,[3],1,3},{'A',[43],3,[11],2,2,[-1],0,0},{'A',[11],2,[3],1,2,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x2_dw16_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw16_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-24:12" coeffb="6:8:6" shifta=32 shiftb=32 graphb="{{'O',[6],2,[3],1,1},{'O',[8],2,[1],0,3},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[24],2,[3],1,3},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x2_dw16_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw16_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-87:48" coeffb="104:123:104" shifta=7 shiftb=9 method="plain" outputFile=lp1x2_dw16_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw16_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-87:48" coeffb="104:123:104" shifta=7 shiftb=9 method="plain" outputFile=lp1x2_dw16_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw16_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-87:48" coeffb="104:123:104" shifta=7 shiftb=9 graphb="{{'O',[104],3,[13],2,3},{'O',[123],3,[123],2,0},{'A',[123],2,[1],0,7,[-5],1,0},{'A',[13],2,[1],0,3,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[87],4,[87],3,0},{'O',[48],4,[3],1,4},{'A',[87],3,[11],2,3,[-1],0,0},{'A',[11],2,[3],1,2,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x2_dw16_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw16_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-48:24" coeffb="15:16:8" shifta=64 shiftb=64 graphb="{{'O',[15],2,[15],1,0},{'O',[16],2,[1],0,4},{'O',[8],2,[1],0,3},{'A',[15],1,[1],0,4,[-1],0,0}}" grapha="{{'O',[48],2,[3],1,4},{'O',[24],2,[3],1,3},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x2_dw16_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw16_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-173:97" coeffb="207:246:207" shifta=8 shiftb=10 method="plain" outputFile=lp1x2_dw16_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw16_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-173:97" coeffb="207:246:207" shifta=8 shiftb=10 method="plain" outputFile=lp1x2_dw16_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw16_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-173:97" coeffb="207:246:207" shifta=8 shiftb=10 graphb="{{'O',[207],5,[207],4,0},{'O',[246],5,[123],2,1},{'A',[207],4,[-5],1,3,[247],3,0},{'A',[247],3,[123],2,1,[1],0,0},{'A',[123],2,[1],0,7,[-5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[173],5,[173],3,0},{'O',[97],5,[97],4,0},{'A',[97],4,[-19],2,2,[173],3,0},{'A',[173],3,[3],1,6,[-19],2,0},{'A',[19],2,[1],0,4,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x2_dw16_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw16_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-48:32" coeffb="32:48:32" shifta=128 shiftb=128 graphb="{{'O',[32],2,[1],0,5},{'O',[48],2,[3],1,4},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[48],2,[3],1,4},{'O',[32],2,[1],0,5},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x2_dw16_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw16_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-346:194" coeffb="415:493:415" shifta=9 shiftb=11 method="plain" outputFile=lp1x2_dw16_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw16_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-346:194" coeffb="415:493:415" shifta=9 shiftb=11 method="plain" outputFile=lp1x2_dw16_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw16_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-346:194" coeffb="415:493:415" shifta=9 shiftb=11 graphb="{{'O',[415],3,[415],2,0},{'O',[493],3,[493],2,0},{'A',[493],2,[31],1,4,[-3],1,0},{'A',[415],2,[3],1,7,[31],1,0},{'A',[31],1,[1],0,5,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[346],4,[173],3,1},{'O',[194],4,[97],2,1},{'A',[173],3,[11],2,4,[-3],1,0},{'A',[11],2,[1],0,3,[3],1,0},{'A',[97],2,[3],1,5,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x2_dw16_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw16_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-192:128" coeffb="128:192:128" shifta=512 shiftb=512 graphb="{{'O',[128],2,[1],0,7},{'O',[192],2,[3],1,6},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[192],2,[3],1,6},{'O',[128],2,[1],0,7},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x2_dw16_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw16_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-12 lsbOut=-12 guardBits=-1 coeffb="0x3fc9eb84ac7fa8a6:0x3fcecb77652acaef:0x3fc9eb84ac7fa8a6" coeffa="0xbfe5a7d3410f6385:0x3fd838a9b1d17d55" outputFile=lp1x2_dw12_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw12_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-5:3" coeffb="6:8:6" shifta=3 shiftb=5 method="plain" outputFile=lp1x2_dw12_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw12_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-5:3" coeffb="6:8:6" shifta=3 shiftb=5 method="plain" outputFile=lp1x2_dw12_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw12_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-5:3" coeffb="6:8:6" shifta=3 shiftb=5 graphb="{{'O',[6],2,[3],1,1},{'O',[8],2,[1],0,3},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[5],3,[5],2,0},{'O',[3],3,[3],1,0},{'A',[5],2,[1],0,1,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x2_dw12_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw12_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-3:2" coeffb="2:3:2" shifta=8 shiftb=8 graphb="{{'O',[2],2,[1],0,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[3],2,[3],1,0},{'O',[2],2,[1],0,1},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x2_dw12_cw04_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw12_cw04_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-11:6" coeffb="13:15:13" shifta=4 shiftb=6 method="plain" outputFile=lp1x2_dw12_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw12_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-11:6" coeffb="13:15:13" shifta=4 shiftb=6 method="plain" outputFile=lp1x2_dw12_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw12_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-11:6" coeffb="13:15:13" shifta=4 shiftb=6 graphb="{{'O',[13],3,[13],2,0},{'O',[15],3,[15],1,0},{'A',[13],2,[-1],0,1,[15],1,0},{'A',[15],1,[1],0,4,[-1],0,0}}" grapha="{{'O',[11],3,[11],2,0},{'O',[6],3,[3],1,1},{'A',[11],2,[1],0,3,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x2_dw12_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw12_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-3:2" coeffb="2:3:2" shifta=8 shiftb=8 graphb="{{'O',[2],2,[1],0,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[3],2,[3],1,0},{'O',[2],2,[1],0,1},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x2_dw12_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw12_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-22:12" coeffb="26:31:26" shifta=5 shiftb=7 method="plain" outputFile=lp1x2_dw12_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw12_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-22:12" coeffb="26:31:26" shifta=5 shiftb=7 method="plain" outputFile=lp1x2_dw12_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw12_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-22:12" coeffb="26:31:26" shifta=5 shiftb=7 graphb="{{'O',[26],3,[13],2,1},{'O',[31],3,[31],1,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0},{'A',[31],1,[1],0,5,[-1],0,0}}" grapha="{{'O',[22],3,[11],2,1},{'O',[12],3,[3],1,2},{'A',[11],2,[3],1,2,[-1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x2_dw12_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw12_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-12:6" coeffb="3:4:3" shifta=16 shiftb=16 graphb="{{'O',[3],2,[3],1,0},{'O',[4],2,[1],0,2},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[12],2,[3],1,2},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x2_dw12_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw12_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-43:24" coeffb="52:62:52" shifta=6 shiftb=8 method="plain" outputFile=lp1x2_dw12_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw12_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-43:24" coeffb="52:62:52" shifta=6 shiftb=8 method="plain" outputFile=lp1x2_dw12_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw12_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-43:24" coeffb="52:62:52" shifta=6 shiftb=8 graphb="{{'O',[52],3,[13],2,2},{'O',[62],3,[31],1,1},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0},{'A',[31],1,[1],0,5,[-1],0,0}}" grapha="{{'O',[43],4,[43],3,0},{'O',[24],4,[3],1,3},{'A',[43],3,[11],2,2,[-1],0,0},{'A',[11],2,[3],1,2,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x2_dw12_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw12_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-24:12" coeffb="6:8:6" shifta=32 shiftb=32 graphb="{{'O',[6],2,[3],1,1},{'O',[8],2,[1],0,3},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[24],2,[3],1,3},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x2_dw12_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw12_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-87:48" coeffb="104:123:104" shifta=7 shiftb=9 method="plain" outputFile=lp1x2_dw12_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw12_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-87:48" coeffb="104:123:104" shifta=7 shiftb=9 method="plain" outputFile=lp1x2_dw12_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw12_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-87:48" coeffb="104:123:104" shifta=7 shiftb=9 graphb="{{'O',[104],3,[13],2,3},{'O',[123],3,[123],2,0},{'A',[123],2,[1],0,7,[-5],1,0},{'A',[13],2,[1],0,3,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[87],4,[87],3,0},{'O',[48],4,[3],1,4},{'A',[87],3,[11],2,3,[-1],0,0},{'A',[11],2,[3],1,2,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x2_dw12_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw12_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-48:24" coeffb="15:16:8" shifta=64 shiftb=64 graphb="{{'O',[15],2,[15],1,0},{'O',[16],2,[1],0,4},{'O',[8],2,[1],0,3},{'A',[15],1,[1],0,4,[-1],0,0}}" grapha="{{'O',[48],2,[3],1,4},{'O',[24],2,[3],1,3},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x2_dw12_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw12_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-173:97" coeffb="207:246:207" shifta=8 shiftb=10 method="plain" outputFile=lp1x2_dw12_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw12_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-173:97" coeffb="207:246:207" shifta=8 shiftb=10 method="plain" outputFile=lp1x2_dw12_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw12_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-173:97" coeffb="207:246:207" shifta=8 shiftb=10 graphb="{{'O',[207],5,[207],4,0},{'O',[246],5,[123],2,1},{'A',[207],4,[-5],1,3,[247],3,0},{'A',[247],3,[123],2,1,[1],0,0},{'A',[123],2,[1],0,7,[-5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[173],5,[173],3,0},{'O',[97],5,[97],4,0},{'A',[97],4,[-19],2,2,[173],3,0},{'A',[173],3,[3],1,6,[-19],2,0},{'A',[19],2,[1],0,4,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x2_dw12_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw12_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-48:32" coeffb="32:48:32" shifta=128 shiftb=128 graphb="{{'O',[32],2,[1],0,5},{'O',[48],2,[3],1,4},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[48],2,[3],1,4},{'O',[32],2,[1],0,5},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x2_dw12_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw12_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-346:194" coeffb="415:493:415" shifta=9 shiftb=11 method="plain" outputFile=lp1x2_dw12_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw12_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-346:194" coeffb="415:493:415" shifta=9 shiftb=11 method="plain" outputFile=lp1x2_dw12_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw12_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-346:194" coeffb="415:493:415" shifta=9 shiftb=11 graphb="{{'O',[415],3,[415],2,0},{'O',[493],3,[493],2,0},{'A',[493],2,[31],1,4,[-3],1,0},{'A',[415],2,[3],1,7,[31],1,0},{'A',[31],1,[1],0,5,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[346],4,[173],3,1},{'O',[194],4,[97],2,1},{'A',[173],3,[11],2,4,[-3],1,0},{'A',[11],2,[1],0,3,[3],1,0},{'A',[97],2,[3],1,5,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x2_dw12_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw12_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-192:128" coeffb="128:192:128" shifta=512 shiftb=512 graphb="{{'O',[128],2,[1],0,7},{'O',[192],2,[3],1,6},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[192],2,[3],1,6},{'O',[128],2,[1],0,7},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x2_dw12_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw12_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-8 lsbOut=-8 guardBits=-1 coeffb="0x3fc9eb84ac7fa8a6:0x3fcecb77652acaef:0x3fc9eb84ac7fa8a6" coeffa="0xbfe5a7d3410f6385:0x3fd838a9b1d17d55" outputFile=lp1x2_dw08_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw08_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-5:3" coeffb="6:8:6" shifta=3 shiftb=5 method="plain" outputFile=lp1x2_dw08_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw08_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-5:3" coeffb="6:8:6" shifta=3 shiftb=5 method="plain" outputFile=lp1x2_dw08_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw08_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-5:3" coeffb="6:8:6" shifta=3 shiftb=5 graphb="{{'O',[6],2,[3],1,1},{'O',[8],2,[1],0,3},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[5],3,[5],2,0},{'O',[3],3,[3],1,0},{'A',[5],2,[1],0,1,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x2_dw08_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw08_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-3:2" coeffb="2:3:2" shifta=8 shiftb=8 graphb="{{'O',[2],2,[1],0,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[3],2,[3],1,0},{'O',[2],2,[1],0,1},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x2_dw08_cw04_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw08_cw04_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-11:6" coeffb="13:15:13" shifta=4 shiftb=6 method="plain" outputFile=lp1x2_dw08_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw08_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-11:6" coeffb="13:15:13" shifta=4 shiftb=6 method="plain" outputFile=lp1x2_dw08_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw08_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-11:6" coeffb="13:15:13" shifta=4 shiftb=6 graphb="{{'O',[13],3,[13],2,0},{'O',[15],3,[15],1,0},{'A',[13],2,[-1],0,1,[15],1,0},{'A',[15],1,[1],0,4,[-1],0,0}}" grapha="{{'O',[11],3,[11],2,0},{'O',[6],3,[3],1,1},{'A',[11],2,[1],0,3,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x2_dw08_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw08_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-3:2" coeffb="2:3:2" shifta=8 shiftb=8 graphb="{{'O',[2],2,[1],0,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[3],2,[3],1,0},{'O',[2],2,[1],0,1},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x2_dw08_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw08_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-22:12" coeffb="26:31:26" shifta=5 shiftb=7 method="plain" outputFile=lp1x2_dw08_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw08_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-22:12" coeffb="26:31:26" shifta=5 shiftb=7 method="plain" outputFile=lp1x2_dw08_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw08_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-22:12" coeffb="26:31:26" shifta=5 shiftb=7 graphb="{{'O',[26],3,[13],2,1},{'O',[31],3,[31],1,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0},{'A',[31],1,[1],0,5,[-1],0,0}}" grapha="{{'O',[22],3,[11],2,1},{'O',[12],3,[3],1,2},{'A',[11],2,[3],1,2,[-1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x2_dw08_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw08_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-12:6" coeffb="3:4:3" shifta=16 shiftb=16 graphb="{{'O',[3],2,[3],1,0},{'O',[4],2,[1],0,2},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[12],2,[3],1,2},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x2_dw08_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw08_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-43:24" coeffb="52:62:52" shifta=6 shiftb=8 method="plain" outputFile=lp1x2_dw08_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw08_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-43:24" coeffb="52:62:52" shifta=6 shiftb=8 method="plain" outputFile=lp1x2_dw08_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw08_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-43:24" coeffb="52:62:52" shifta=6 shiftb=8 graphb="{{'O',[52],3,[13],2,2},{'O',[62],3,[31],1,1},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0},{'A',[31],1,[1],0,5,[-1],0,0}}" grapha="{{'O',[43],4,[43],3,0},{'O',[24],4,[3],1,3},{'A',[43],3,[11],2,2,[-1],0,0},{'A',[11],2,[3],1,2,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x2_dw08_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw08_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-24:12" coeffb="6:8:6" shifta=32 shiftb=32 graphb="{{'O',[6],2,[3],1,1},{'O',[8],2,[1],0,3},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[24],2,[3],1,3},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x2_dw08_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw08_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-87:48" coeffb="104:123:104" shifta=7 shiftb=9 method="plain" outputFile=lp1x2_dw08_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw08_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-87:48" coeffb="104:123:104" shifta=7 shiftb=9 method="plain" outputFile=lp1x2_dw08_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw08_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-87:48" coeffb="104:123:104" shifta=7 shiftb=9 graphb="{{'O',[104],3,[13],2,3},{'O',[123],3,[123],2,0},{'A',[123],2,[1],0,7,[-5],1,0},{'A',[13],2,[1],0,3,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[87],4,[87],3,0},{'O',[48],4,[3],1,4},{'A',[87],3,[11],2,3,[-1],0,0},{'A',[11],2,[3],1,2,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x2_dw08_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw08_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-48:24" coeffb="15:16:8" shifta=64 shiftb=64 graphb="{{'O',[15],2,[15],1,0},{'O',[16],2,[1],0,4},{'O',[8],2,[1],0,3},{'A',[15],1,[1],0,4,[-1],0,0}}" grapha="{{'O',[48],2,[3],1,4},{'O',[24],2,[3],1,3},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x2_dw08_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw08_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-173:97" coeffb="207:246:207" shifta=8 shiftb=10 method="plain" outputFile=lp1x2_dw08_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw08_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-173:97" coeffb="207:246:207" shifta=8 shiftb=10 method="plain" outputFile=lp1x2_dw08_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw08_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-173:97" coeffb="207:246:207" shifta=8 shiftb=10 graphb="{{'O',[207],5,[207],4,0},{'O',[246],5,[123],2,1},{'A',[207],4,[-5],1,3,[247],3,0},{'A',[247],3,[123],2,1,[1],0,0},{'A',[123],2,[1],0,7,[-5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[173],5,[173],3,0},{'O',[97],5,[97],4,0},{'A',[97],4,[-19],2,2,[173],3,0},{'A',[173],3,[3],1,6,[-19],2,0},{'A',[19],2,[1],0,4,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x2_dw08_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw08_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-48:32" coeffb="32:48:32" shifta=128 shiftb=128 graphb="{{'O',[32],2,[1],0,5},{'O',[48],2,[3],1,4},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[48],2,[3],1,4},{'O',[32],2,[1],0,5},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x2_dw08_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw08_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-346:194" coeffb="415:493:415" shifta=9 shiftb=11 method="plain" outputFile=lp1x2_dw08_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw08_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-346:194" coeffb="415:493:415" shifta=9 shiftb=11 method="plain" outputFile=lp1x2_dw08_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw08_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-346:194" coeffb="415:493:415" shifta=9 shiftb=11 graphb="{{'O',[415],3,[415],2,0},{'O',[493],3,[493],2,0},{'A',[493],2,[31],1,4,[-3],1,0},{'A',[415],2,[3],1,7,[31],1,0},{'A',[31],1,[1],0,5,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[346],4,[173],3,1},{'O',[194],4,[97],2,1},{'A',[173],3,[11],2,4,[-3],1,0},{'A',[11],2,[1],0,3,[3],1,0},{'A',[97],2,[3],1,5,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x2_dw08_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw08_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-192:128" coeffb="128:192:128" shifta=512 shiftb=512 graphb="{{'O',[128],2,[1],0,7},{'O',[192],2,[3],1,6},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[192],2,[3],1,6},{'O',[128],2,[1],0,7},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x2_dw08_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x2_dw08_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-16 lsbOut=-16 guardBits=-1 coeffb="0x3fc9fbf805887d61:0x3fd10a41a15def2b:0x3fc9fbf805887d61" coeffa="0xbfe460bb361e42c7:0x3fd704b72ab5aa74" outputFile=lp1x3_dw16_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw16_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-5:3" coeffb="3:4:3" shifta=3 shiftb=4 method="plain" outputFile=lp1x3_dw16_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw16_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-5:3" coeffb="3:4:3" shifta=3 shiftb=4 method="plain" outputFile=lp1x3_dw16_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw16_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-5:3" coeffb="3:4:3" shifta=3 shiftb=4 graphb="{{'O',[3],2,[3],1,0},{'O',[4],2,[1],0,2},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[5],3,[5],2,0},{'O',[3],3,[3],1,0},{'A',[5],2,[1],0,1,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x3_dw16_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw16_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-7:6" coeffb="4:6:4" shifta=16 shiftb=16 graphb="{{'O',[4],2,[1],0,2},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[7],3,[7],2,0},{'O',[6],3,[3],1,1},{'A',[7],2,[1],0,2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x3_dw16_cw04_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw16_cw04_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-10:6" coeffb="6:9:6" shifta=4 shiftb=5 method="plain" outputFile=lp1x3_dw16_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw16_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-10:6" coeffb="6:9:6" shifta=4 shiftb=5 method="plain" outputFile=lp1x3_dw16_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw16_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-10:6" coeffb="6:9:6" shifta=4 shiftb=5 graphb="{{'O',[6],2,[3],1,1},{'O',[9],2,[9],1,0},{'A',[3],1,[1],0,1,[1],0,0},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[10],3,[5],2,1},{'O',[6],3,[3],1,1},{'A',[5],2,[1],0,1,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x3_dw16_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw16_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-7:6" coeffb="4:6:4" shifta=16 shiftb=16 graphb="{{'O',[4],2,[1],0,2},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[7],3,[7],1,0},{'O',[6],3,[3],2,1},{'A',[3],2,[-1],0,2,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" method="multiplierless" outputFile=lp1x3_dw16_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw16_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-20:12" coeffb="13:17:13" shifta=5 shiftb=6 method="plain" outputFile=lp1x3_dw16_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw16_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-20:12" coeffb="13:17:13" shifta=5 shiftb=6 method="plain" outputFile=lp1x3_dw16_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw16_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-20:12" coeffb="13:17:13" shifta=5 shiftb=6 graphb="{{'O',[13],3,[13],2,0},{'O',[17],3,[17],1,0},{'A',[13],2,[-1],0,2,[17],1,0},{'A',[17],1,[1],0,4,[1],0,0}}" grapha="{{'O',[20],3,[5],2,2},{'O',[12],3,[3],1,2},{'A',[5],2,[1],0,1,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x3_dw16_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw16_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-23:12" coeffb="8:8:4" shifta=32 shiftb=32 graphb="{{'O',[8],1,[1],0,3},{'O',[4],1,[1],0,2}}" grapha="{{'O',[23],3,[23],2,0},{'O',[12],3,[3],1,2},{'A',[23],2,[3],1,3,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x3_dw16_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw16_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-41:23" coeffb="26:34:26" shifta=6 shiftb=7 method="plain" outputFile=lp1x3_dw16_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw16_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-41:23" coeffb="26:34:26" shifta=6 shiftb=7 method="plain" outputFile=lp1x3_dw16_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw16_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-41:23" coeffb="26:34:26" shifta=6 shiftb=7 graphb="{{'O',[26],3,[13],2,1},{'O',[34],3,[17],1,1},{'A',[13],2,[-1],0,2,[17],1,0},{'A',[17],1,[1],0,4,[1],0,0}}" grapha="{{'O',[41],4,[41],3,0},{'O',[23],4,[23],2,0},{'A',[41],3,[9],1,1,[23],2,0},{'A',[23],2,[1],0,5,[-9],1,0},{'A',[9],1,[1],0,3,[1],0,0}}" method="multiplierless" outputFile=lp1x3_dw16_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw16_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-23:12" coeffb="8:8:4" shifta=32 shiftb=32 graphb="{{'O',[8],1,[1],0,3},{'O',[4],1,[1],0,2}}" grapha="{{'O',[23],3,[23],2,0},{'O',[12],3,[3],1,2},{'A',[23],2,[3],1,3,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x3_dw16_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw16_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-82:46" coeffb="52:68:52" shifta=7 shiftb=8 method="plain" outputFile=lp1x3_dw16_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw16_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-82:46" coeffb="52:68:52" shifta=7 shiftb=8 method="plain" outputFile=lp1x3_dw16_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw16_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-82:46" coeffb="52:68:52" shifta=7 shiftb=8 graphb="{{'O',[52],3,[13],2,2},{'O',[68],3,[17],1,2},{'A',[13],2,[-1],0,2,[17],1,0},{'A',[17],1,[1],0,4,[1],0,0}}" grapha="{{'O',[82],4,[41],3,1},{'O',[46],4,[23],2,1},{'A',[41],3,[9],1,1,[23],2,0},{'A',[23],2,[1],0,5,[-9],1,0},{'A',[9],1,[1],0,3,[1],0,0}}" method="multiplierless" outputFile=lp1x3_dw16_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw16_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-47:24" coeffb="16:16:8" shifta=64 shiftb=64 graphb="{{'O',[16],1,[1],0,4},{'O',[8],1,[1],0,3}}" grapha="{{'O',[47],3,[47],2,0},{'O',[24],3,[3],1,3},{'A',[47],2,[3],1,4,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x3_dw16_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw16_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-163:92" coeffb="104:136:104" shifta=8 shiftb=9 method="plain" outputFile=lp1x3_dw16_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw16_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-163:92" coeffb="104:136:104" shifta=8 shiftb=9 method="plain" outputFile=lp1x3_dw16_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw16_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-163:92" coeffb="104:136:104" shifta=8 shiftb=9 graphb="{{'O',[104],3,[13],2,3},{'O',[136],3,[17],1,3},{'A',[13],2,[-1],0,2,[17],1,0},{'A',[17],1,[1],0,4,[1],0,0}}" grapha="{{'O',[163],5,[163],4,0},{'O',[92],5,[23],2,2},{'A',[163],4,[23],2,3,[-21],3,0},{'A',[21],3,[-1],0,1,[23],2,0},{'A',[23],2,[1],0,5,[-9],1,0},{'A',[9],1,[1],0,3,[1],0,0}}" method="multiplierless" outputFile=lp1x3_dw16_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw16_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-94:48" coeffb="32:32:16" shifta=128 shiftb=128 graphb="{{'O',[32],1,[1],0,5},{'O',[16],1,[1],0,4}}" grapha="{{'O',[94],3,[47],2,1},{'O',[48],3,[3],1,4},{'A',[47],2,[3],1,4,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x3_dw16_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw16_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-326:184" coeffb="208:273:208" shifta=9 shiftb=10 method="plain" outputFile=lp1x3_dw16_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw16_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-326:184" coeffb="208:273:208" shifta=9 shiftb=10 method="plain" outputFile=lp1x3_dw16_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw16_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-326:184" coeffb="208:273:208" shifta=9 shiftb=10 graphb="{{'O',[208],3,[13],2,4},{'O',[273],3,[273],2,0},{'A',[273],2,[17],1,4,[1],0,0},{'A',[13],2,[-1],0,2,[17],1,0},{'A',[17],1,[1],0,4,[1],0,0}}" grapha="{{'O',[326],4,[163],3,1},{'O',[184],4,[23],2,3},{'A',[163],3,[33],2,2,[31],1,0},{'A',[33],2,[1],0,1,[31],1,0},{'A',[23],2,[-1],0,3,[31],1,0},{'A',[31],1,[1],0,5,[-1],0,0}}" method="multiplierless" outputFile=lp1x3_dw16_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw16_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-378:189" coeffb="128:128:64" shifta=512 shiftb=512 graphb="{{'O',[128],1,[1],0,7},{'O',[64],1,[1],0,6}}" grapha="{{'O',[378],3,[189],2,1},{'O',[189],3,[189],2,0},{'A',[189],2,[3],1,6,[-3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x3_dw16_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw16_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-12 lsbOut=-12 guardBits=-1 coeffb="0x3fc9fbf805887d61:0x3fd10a41a15def2b:0x3fc9fbf805887d61" coeffa="0xbfe460bb361e42c7:0x3fd704b72ab5aa74" outputFile=lp1x3_dw12_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw12_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-5:3" coeffb="3:4:3" shifta=3 shiftb=4 method="plain" outputFile=lp1x3_dw12_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw12_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-5:3" coeffb="3:4:3" shifta=3 shiftb=4 method="plain" outputFile=lp1x3_dw12_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw12_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-5:3" coeffb="3:4:3" shifta=3 shiftb=4 graphb="{{'O',[3],2,[3],1,0},{'O',[4],2,[1],0,2},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[5],3,[5],2,0},{'O',[3],3,[3],1,0},{'A',[5],2,[1],0,1,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x3_dw12_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw12_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-7:6" coeffb="4:6:4" shifta=16 shiftb=16 graphb="{{'O',[4],2,[1],0,2},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[7],3,[7],2,0},{'O',[6],3,[3],1,1},{'A',[7],2,[1],0,2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x3_dw12_cw04_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw12_cw04_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-10:6" coeffb="6:9:6" shifta=4 shiftb=5 method="plain" outputFile=lp1x3_dw12_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw12_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-10:6" coeffb="6:9:6" shifta=4 shiftb=5 method="plain" outputFile=lp1x3_dw12_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw12_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-10:6" coeffb="6:9:6" shifta=4 shiftb=5 graphb="{{'O',[6],2,[3],1,1},{'O',[9],2,[9],1,0},{'A',[3],1,[1],0,1,[1],0,0},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[10],3,[5],2,1},{'O',[6],3,[3],1,1},{'A',[5],2,[1],0,1,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x3_dw12_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw12_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-7:6" coeffb="4:6:4" shifta=16 shiftb=16 graphb="{{'O',[4],2,[1],0,2},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[7],3,[7],1,0},{'O',[6],3,[3],2,1},{'A',[3],2,[-1],0,2,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" method="multiplierless" outputFile=lp1x3_dw12_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw12_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-20:12" coeffb="13:17:13" shifta=5 shiftb=6 method="plain" outputFile=lp1x3_dw12_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw12_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-20:12" coeffb="13:17:13" shifta=5 shiftb=6 method="plain" outputFile=lp1x3_dw12_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw12_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-20:12" coeffb="13:17:13" shifta=5 shiftb=6 graphb="{{'O',[13],3,[13],2,0},{'O',[17],3,[17],1,0},{'A',[13],2,[-1],0,2,[17],1,0},{'A',[17],1,[1],0,4,[1],0,0}}" grapha="{{'O',[20],3,[5],2,2},{'O',[12],3,[3],1,2},{'A',[5],2,[1],0,1,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x3_dw12_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw12_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-23:12" coeffb="8:8:4" shifta=32 shiftb=32 graphb="{{'O',[8],1,[1],0,3},{'O',[4],1,[1],0,2}}" grapha="{{'O',[23],3,[23],2,0},{'O',[12],3,[3],1,2},{'A',[23],2,[3],1,3,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x3_dw12_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw12_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-41:23" coeffb="26:34:26" shifta=6 shiftb=7 method="plain" outputFile=lp1x3_dw12_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw12_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-41:23" coeffb="26:34:26" shifta=6 shiftb=7 method="plain" outputFile=lp1x3_dw12_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw12_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-41:23" coeffb="26:34:26" shifta=6 shiftb=7 graphb="{{'O',[26],3,[13],2,1},{'O',[34],3,[17],1,1},{'A',[13],2,[-1],0,2,[17],1,0},{'A',[17],1,[1],0,4,[1],0,0}}" grapha="{{'O',[41],4,[41],3,0},{'O',[23],4,[23],2,0},{'A',[41],3,[9],1,1,[23],2,0},{'A',[23],2,[1],0,5,[-9],1,0},{'A',[9],1,[1],0,3,[1],0,0}}" method="multiplierless" outputFile=lp1x3_dw12_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw12_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-23:12" coeffb="8:8:4" shifta=32 shiftb=32 graphb="{{'O',[8],1,[1],0,3},{'O',[4],1,[1],0,2}}" grapha="{{'O',[23],3,[23],2,0},{'O',[12],3,[3],1,2},{'A',[23],2,[3],1,3,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x3_dw12_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw12_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-82:46" coeffb="52:68:52" shifta=7 shiftb=8 method="plain" outputFile=lp1x3_dw12_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw12_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-82:46" coeffb="52:68:52" shifta=7 shiftb=8 method="plain" outputFile=lp1x3_dw12_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw12_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-82:46" coeffb="52:68:52" shifta=7 shiftb=8 graphb="{{'O',[52],3,[13],2,2},{'O',[68],3,[17],1,2},{'A',[13],2,[-1],0,2,[17],1,0},{'A',[17],1,[1],0,4,[1],0,0}}" grapha="{{'O',[82],4,[41],3,1},{'O',[46],4,[23],2,1},{'A',[41],3,[9],1,1,[23],2,0},{'A',[23],2,[1],0,5,[-9],1,0},{'A',[9],1,[1],0,3,[1],0,0}}" method="multiplierless" outputFile=lp1x3_dw12_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw12_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-47:24" coeffb="16:16:8" shifta=64 shiftb=64 graphb="{{'O',[16],1,[1],0,4},{'O',[8],1,[1],0,3}}" grapha="{{'O',[47],3,[47],2,0},{'O',[24],3,[3],1,3},{'A',[47],2,[3],1,4,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x3_dw12_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw12_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-163:92" coeffb="104:136:104" shifta=8 shiftb=9 method="plain" outputFile=lp1x3_dw12_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw12_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-163:92" coeffb="104:136:104" shifta=8 shiftb=9 method="plain" outputFile=lp1x3_dw12_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw12_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-163:92" coeffb="104:136:104" shifta=8 shiftb=9 graphb="{{'O',[104],3,[13],2,3},{'O',[136],3,[17],1,3},{'A',[13],2,[-1],0,2,[17],1,0},{'A',[17],1,[1],0,4,[1],0,0}}" grapha="{{'O',[163],5,[163],4,0},{'O',[92],5,[23],2,2},{'A',[163],4,[23],2,3,[-21],3,0},{'A',[21],3,[-1],0,1,[23],2,0},{'A',[23],2,[1],0,5,[-9],1,0},{'A',[9],1,[1],0,3,[1],0,0}}" method="multiplierless" outputFile=lp1x3_dw12_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw12_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-94:48" coeffb="32:32:16" shifta=128 shiftb=128 graphb="{{'O',[32],1,[1],0,5},{'O',[16],1,[1],0,4}}" grapha="{{'O',[94],3,[47],2,1},{'O',[48],3,[3],1,4},{'A',[47],2,[3],1,4,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x3_dw12_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw12_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-326:184" coeffb="208:273:208" shifta=9 shiftb=10 method="plain" outputFile=lp1x3_dw12_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw12_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-326:184" coeffb="208:273:208" shifta=9 shiftb=10 method="plain" outputFile=lp1x3_dw12_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw12_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-326:184" coeffb="208:273:208" shifta=9 shiftb=10 graphb="{{'O',[208],3,[13],2,4},{'O',[273],3,[273],2,0},{'A',[273],2,[17],1,4,[1],0,0},{'A',[13],2,[-1],0,2,[17],1,0},{'A',[17],1,[1],0,4,[1],0,0}}" grapha="{{'O',[326],4,[163],3,1},{'O',[184],4,[23],2,3},{'A',[163],3,[33],2,2,[31],1,0},{'A',[33],2,[1],0,1,[31],1,0},{'A',[23],2,[-1],0,3,[31],1,0},{'A',[31],1,[1],0,5,[-1],0,0}}" method="multiplierless" outputFile=lp1x3_dw12_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw12_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-378:189" coeffb="128:128:64" shifta=512 shiftb=512 graphb="{{'O',[128],1,[1],0,7},{'O',[64],1,[1],0,6}}" grapha="{{'O',[378],3,[189],2,1},{'O',[189],3,[189],2,0},{'A',[189],2,[3],1,6,[-3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x3_dw12_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw12_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-8 lsbOut=-8 guardBits=-1 coeffb="0x3fc9fbf805887d61:0x3fd10a41a15def2b:0x3fc9fbf805887d61" coeffa="0xbfe460bb361e42c7:0x3fd704b72ab5aa74" outputFile=lp1x3_dw08_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw08_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-5:3" coeffb="3:4:3" shifta=3 shiftb=4 method="plain" outputFile=lp1x3_dw08_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw08_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-5:3" coeffb="3:4:3" shifta=3 shiftb=4 method="plain" outputFile=lp1x3_dw08_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw08_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-5:3" coeffb="3:4:3" shifta=3 shiftb=4 graphb="{{'O',[3],2,[3],1,0},{'O',[4],2,[1],0,2},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[5],3,[5],2,0},{'O',[3],3,[3],1,0},{'A',[5],2,[1],0,1,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x3_dw08_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw08_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-7:6" coeffb="4:6:4" shifta=16 shiftb=16 graphb="{{'O',[4],2,[1],0,2},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[7],3,[7],2,0},{'O',[6],3,[3],1,1},{'A',[7],2,[1],0,2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x3_dw08_cw04_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw08_cw04_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-10:6" coeffb="6:9:6" shifta=4 shiftb=5 method="plain" outputFile=lp1x3_dw08_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw08_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-10:6" coeffb="6:9:6" shifta=4 shiftb=5 method="plain" outputFile=lp1x3_dw08_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw08_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-10:6" coeffb="6:9:6" shifta=4 shiftb=5 graphb="{{'O',[6],2,[3],1,1},{'O',[9],2,[9],1,0},{'A',[3],1,[1],0,1,[1],0,0},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[10],3,[5],2,1},{'O',[6],3,[3],1,1},{'A',[5],2,[1],0,1,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x3_dw08_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw08_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-7:6" coeffb="4:6:4" shifta=16 shiftb=16 graphb="{{'O',[4],2,[1],0,2},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[7],3,[7],1,0},{'O',[6],3,[3],2,1},{'A',[3],2,[-1],0,2,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" method="multiplierless" outputFile=lp1x3_dw08_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw08_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-20:12" coeffb="13:17:13" shifta=5 shiftb=6 method="plain" outputFile=lp1x3_dw08_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw08_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-20:12" coeffb="13:17:13" shifta=5 shiftb=6 method="plain" outputFile=lp1x3_dw08_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw08_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-20:12" coeffb="13:17:13" shifta=5 shiftb=6 graphb="{{'O',[13],3,[13],2,0},{'O',[17],3,[17],1,0},{'A',[13],2,[-1],0,2,[17],1,0},{'A',[17],1,[1],0,4,[1],0,0}}" grapha="{{'O',[20],3,[5],2,2},{'O',[12],3,[3],1,2},{'A',[5],2,[1],0,1,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x3_dw08_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw08_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-23:12" coeffb="8:8:4" shifta=32 shiftb=32 graphb="{{'O',[8],1,[1],0,3},{'O',[4],1,[1],0,2}}" grapha="{{'O',[23],3,[23],2,0},{'O',[12],3,[3],1,2},{'A',[23],2,[3],1,3,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x3_dw08_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw08_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-41:23" coeffb="26:34:26" shifta=6 shiftb=7 method="plain" outputFile=lp1x3_dw08_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw08_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-41:23" coeffb="26:34:26" shifta=6 shiftb=7 method="plain" outputFile=lp1x3_dw08_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw08_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-41:23" coeffb="26:34:26" shifta=6 shiftb=7 graphb="{{'O',[26],3,[13],2,1},{'O',[34],3,[17],1,1},{'A',[13],2,[-1],0,2,[17],1,0},{'A',[17],1,[1],0,4,[1],0,0}}" grapha="{{'O',[41],4,[41],3,0},{'O',[23],4,[23],2,0},{'A',[41],3,[9],1,1,[23],2,0},{'A',[23],2,[1],0,5,[-9],1,0},{'A',[9],1,[1],0,3,[1],0,0}}" method="multiplierless" outputFile=lp1x3_dw08_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw08_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-23:12" coeffb="8:8:4" shifta=32 shiftb=32 graphb="{{'O',[8],1,[1],0,3},{'O',[4],1,[1],0,2}}" grapha="{{'O',[23],3,[23],2,0},{'O',[12],3,[3],1,2},{'A',[23],2,[3],1,3,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x3_dw08_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw08_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-82:46" coeffb="52:68:52" shifta=7 shiftb=8 method="plain" outputFile=lp1x3_dw08_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw08_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-82:46" coeffb="52:68:52" shifta=7 shiftb=8 method="plain" outputFile=lp1x3_dw08_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw08_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-82:46" coeffb="52:68:52" shifta=7 shiftb=8 graphb="{{'O',[52],3,[13],2,2},{'O',[68],3,[17],1,2},{'A',[13],2,[-1],0,2,[17],1,0},{'A',[17],1,[1],0,4,[1],0,0}}" grapha="{{'O',[82],4,[41],3,1},{'O',[46],4,[23],2,1},{'A',[41],3,[9],1,1,[23],2,0},{'A',[23],2,[1],0,5,[-9],1,0},{'A',[9],1,[1],0,3,[1],0,0}}" method="multiplierless" outputFile=lp1x3_dw08_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw08_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-47:24" coeffb="16:16:8" shifta=64 shiftb=64 graphb="{{'O',[16],1,[1],0,4},{'O',[8],1,[1],0,3}}" grapha="{{'O',[47],3,[47],2,0},{'O',[24],3,[3],1,3},{'A',[47],2,[3],1,4,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x3_dw08_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw08_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-163:92" coeffb="104:136:104" shifta=8 shiftb=9 method="plain" outputFile=lp1x3_dw08_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw08_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-163:92" coeffb="104:136:104" shifta=8 shiftb=9 method="plain" outputFile=lp1x3_dw08_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw08_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-163:92" coeffb="104:136:104" shifta=8 shiftb=9 graphb="{{'O',[104],3,[13],2,3},{'O',[136],3,[17],1,3},{'A',[13],2,[-1],0,2,[17],1,0},{'A',[17],1,[1],0,4,[1],0,0}}" grapha="{{'O',[163],5,[163],4,0},{'O',[92],5,[23],2,2},{'A',[163],4,[23],2,3,[-21],3,0},{'A',[21],3,[-1],0,1,[23],2,0},{'A',[23],2,[1],0,5,[-9],1,0},{'A',[9],1,[1],0,3,[1],0,0}}" method="multiplierless" outputFile=lp1x3_dw08_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw08_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-94:48" coeffb="32:32:16" shifta=128 shiftb=128 graphb="{{'O',[32],1,[1],0,5},{'O',[16],1,[1],0,4}}" grapha="{{'O',[94],3,[47],2,1},{'O',[48],3,[3],1,4},{'A',[47],2,[3],1,4,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x3_dw08_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw08_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-326:184" coeffb="208:273:208" shifta=9 shiftb=10 method="plain" outputFile=lp1x3_dw08_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw08_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-326:184" coeffb="208:273:208" shifta=9 shiftb=10 method="plain" outputFile=lp1x3_dw08_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw08_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-326:184" coeffb="208:273:208" shifta=9 shiftb=10 graphb="{{'O',[208],3,[13],2,4},{'O',[273],3,[273],2,0},{'A',[273],2,[17],1,4,[1],0,0},{'A',[13],2,[-1],0,2,[17],1,0},{'A',[17],1,[1],0,4,[1],0,0}}" grapha="{{'O',[326],4,[163],3,1},{'O',[184],4,[23],2,3},{'A',[163],3,[33],2,2,[31],1,0},{'A',[33],2,[1],0,1,[31],1,0},{'A',[23],2,[-1],0,3,[31],1,0},{'A',[31],1,[1],0,5,[-1],0,0}}" method="multiplierless" outputFile=lp1x3_dw08_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw08_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-378:189" coeffb="128:128:64" shifta=512 shiftb=512 graphb="{{'O',[128],1,[1],0,7},{'O',[64],1,[1],0,6}}" grapha="{{'O',[378],3,[189],2,1},{'O',[189],3,[189],2,0},{'A',[189],2,[3],1,6,[-3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x3_dw08_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x3_dw08_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-16 lsbOut=-16 guardBits=-1 coeffb="0x3fca3d37103fd7c1:0x3fd2d3a6daf6bf21:0x3fca3d37103fd7c1" coeffa="0xbfe2e632b9caea25:0x3fd5bda8af2c7fb4" outputFile=lp1x4_dw16_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw16_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-5:3" coeffb="3:5:3" shifta=3 shiftb=4 method="plain" outputFile=lp1x4_dw16_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw16_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-5:3" coeffb="3:5:3" shifta=3 shiftb=4 method="plain" outputFile=lp1x4_dw16_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw16_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-5:3" coeffb="3:5:3" shifta=3 shiftb=4 graphb="{{'O',[3],3,[3],1,0},{'O',[5],3,[5],2,0},{'A',[5],2,[1],0,1,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[5],3,[5],2,0},{'O',[3],3,[3],1,0},{'A',[5],2,[1],0,1,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x4_dw16_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw16_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-9:5" coeffb="7:9:7" shifta=4 shiftb=5 method="plain" outputFile=lp1x4_dw16_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw16_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-9:5" coeffb="7:9:7" shifta=4 shiftb=5 method="plain" outputFile=lp1x4_dw16_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw16_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-9:5" coeffb="7:9:7" shifta=4 shiftb=5 graphb="{{'O',[7],3,[7],2,0},{'O',[9],3,[9],1,0},{'A',[7],2,[-1],0,1,[9],1,0},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[9],2,[9],1,0},{'O',[5],2,[5],1,0},{'A',[9],1,[1],0,3,[1],0,0},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp1x4_dw16_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw16_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-11:6" coeffb="6:9:6" shifta=16 shiftb=32 graphb="{{'O',[6],2,[3],1,1},{'O',[9],2,[9],1,0},{'A',[9],1,[1],0,3,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[11],3,[11],2,0},{'O',[6],3,[3],1,1},{'A',[11],2,[1],0,3,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x4_dw16_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw16_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-19:11" coeffb="13:19:13" shifta=5 shiftb=6 method="plain" outputFile=lp1x4_dw16_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw16_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-19:11" coeffb="13:19:13" shifta=5 shiftb=6 method="plain" outputFile=lp1x4_dw16_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw16_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-19:11" coeffb="13:19:13" shifta=5 shiftb=6 graphb="{{'O',[13],3,[13],2,0},{'O',[19],3,[19],2,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[19],2,[1],0,4,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[19],3,[19],2,0},{'O',[11],3,[11],2,0},{'A',[19],2,[1],0,4,[3],1,0},{'A',[11],2,[3],1,2,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x4_dw16_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw16_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-11:6" coeffb="6:9:6" shifta=16 shiftb=32 graphb="{{'O',[6],2,[3],1,1},{'O',[9],2,[9],1,0},{'A',[9],1,[1],0,3,[1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[11],3,[11],2,0},{'O',[6],3,[3],1,1},{'A',[11],2,[3],1,2,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x4_dw16_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw16_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-38:22" coeffb="26:38:26" shifta=6 shiftb=7 method="plain" outputFile=lp1x4_dw16_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw16_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-38:22" coeffb="26:38:26" shifta=6 shiftb=7 method="plain" outputFile=lp1x4_dw16_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw16_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-38:22" coeffb="26:38:26" shifta=6 shiftb=7 graphb="{{'O',[26],3,[13],2,1},{'O',[38],3,[19],2,1},{'A',[19],2,[1],0,4,[3],1,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[38],4,[19],3,1},{'O',[22],4,[11],2,1},{'A',[19],3,[1],0,3,[11],2,0},{'A',[11],2,[1],0,3,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x4_dw16_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw16_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-40:20" coeffb="25:40:25" shifta=64 shiftb=128 graphb="{{'O',[25],3,[25],2,0},{'O',[40],3,[5],1,3},{'A',[25],2,[5],1,2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[40],2,[5],1,3},{'O',[20],2,[5],1,2},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp1x4_dw16_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw16_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-76:43" coeffb="52:75:52" shifta=7 shiftb=8 method="plain" outputFile=lp1x4_dw16_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw16_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-76:43" coeffb="52:75:52" shifta=7 shiftb=8 method="plain" outputFile=lp1x4_dw16_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw16_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-76:43" coeffb="52:75:52" shifta=7 shiftb=8 graphb="{{'O',[52],3,[13],2,2},{'O',[75],3,[75],2,0},{'A',[13],2,[-1],0,1,[15],1,0},{'A',[75],2,[15],1,2,[15],1,0},{'A',[15],1,[1],0,4,[-1],0,0}}" grapha="{{'O',[76],4,[19],2,2},{'O',[43],4,[43],3,0},{'A',[43],3,[19],2,1,[5],1,0},{'A',[19],2,[5],1,2,[-1],0,0},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp1x4_dw16_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw16_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-40:20" coeffb="25:40:25" shifta=64 shiftb=128 graphb="{{'O',[25],3,[25],2,0},{'O',[40],3,[5],1,3},{'A',[25],2,[5],1,2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[40],2,[5],1,3},{'O',[20],2,[5],1,2},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp1x4_dw16_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw16_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-151:87" coeffb="105:151:105" shifta=8 shiftb=9 method="plain" outputFile=lp1x4_dw16_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw16_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-151:87" coeffb="105:151:105" shifta=8 shiftb=9 method="plain" outputFile=lp1x4_dw16_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw16_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-151:87" coeffb="105:151:105" shifta=8 shiftb=9 graphb="{{'O',[105],4,[105],2,0},{'O',[151],4,[151],3,0},{'A',[151],3,[1],0,8,[-105],2,0},{'A',[105],2,[7],1,4,[-7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[151],4,[151],3,0},{'O',[87],4,[87],2,0},{'A',[151],3,[1],0,6,[87],2,0},{'A',[87],2,[3],1,5,[-9],1,0},{'A',[3],1,[1],0,2,[-1],0,0},{'A',[9],1,[1],0,3,[1],0,0}}" method="multiplierless" outputFile=lp1x4_dw16_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw16_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-80:40" coeffb="50:80:50" shifta=128 shiftb=256 graphb="{{'O',[50],3,[25],2,1},{'O',[80],3,[5],1,4},{'A',[25],2,[5],1,2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[80],2,[5],1,4},{'O',[40],2,[5],1,3},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp1x4_dw16_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw16_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-302:174" coeffb="210:301:210" shifta=9 shiftb=10 method="plain" outputFile=lp1x4_dw16_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw16_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-302:174" coeffb="210:301:210" shifta=9 shiftb=10 method="plain" outputFile=lp1x4_dw16_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw16_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-302:174" coeffb="210:301:210" shifta=9 shiftb=10 graphb="{{'O',[210],4,[105],3,1},{'O',[301],4,[301],3,0},{'A',[301],3,[75],2,2,[1],0,0},{'A',[105],3,[15],1,1,[75],2,0},{'A',[75],2,[15],1,2,[15],1,0},{'A',[15],1,[1],0,4,[-1],0,0}}" grapha="{{'O',[302],5,[151],3,1},{'O',[174],5,[87],4,1},{'A',[87],4,[-1],0,6,[151],3,0},{'A',[151],3,[1],0,7,[23],2,0},{'A',[23],2,[3],1,3,[-1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x4_dw16_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw16_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-160:80" coeffb="100:160:100" shifta=256 shiftb=512 graphb="{{'O',[100],3,[25],2,2},{'O',[160],3,[5],1,5},{'A',[25],2,[5],1,2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[160],2,[5],1,5},{'O',[80],2,[5],1,4},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp1x4_dw16_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw16_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-12 lsbOut=-12 guardBits=-1 coeffb="0x3fca3d37103fd7c1:0x3fd2d3a6daf6bf21:0x3fca3d37103fd7c1" coeffa="0xbfe2e632b9caea25:0x3fd5bda8af2c7fb4" outputFile=lp1x4_dw12_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw12_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-5:3" coeffb="3:5:3" shifta=3 shiftb=4 method="plain" outputFile=lp1x4_dw12_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw12_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-5:3" coeffb="3:5:3" shifta=3 shiftb=4 method="plain" outputFile=lp1x4_dw12_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw12_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-5:3" coeffb="3:5:3" shifta=3 shiftb=4 graphb="{{'O',[3],3,[3],1,0},{'O',[5],3,[5],2,0},{'A',[5],2,[1],0,1,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[5],3,[5],2,0},{'O',[3],3,[3],1,0},{'A',[5],2,[1],0,1,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x4_dw12_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw12_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-9:5" coeffb="7:9:7" shifta=4 shiftb=5 method="plain" outputFile=lp1x4_dw12_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw12_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-9:5" coeffb="7:9:7" shifta=4 shiftb=5 method="plain" outputFile=lp1x4_dw12_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw12_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-9:5" coeffb="7:9:7" shifta=4 shiftb=5 graphb="{{'O',[7],3,[7],2,0},{'O',[9],3,[9],1,0},{'A',[7],2,[-1],0,1,[9],1,0},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[9],2,[9],1,0},{'O',[5],2,[5],1,0},{'A',[9],1,[1],0,3,[1],0,0},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp1x4_dw12_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw12_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-11:6" coeffb="6:9:6" shifta=16 shiftb=32 graphb="{{'O',[6],2,[3],1,1},{'O',[9],2,[9],1,0},{'A',[9],1,[1],0,3,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[11],3,[11],2,0},{'O',[6],3,[3],1,1},{'A',[11],2,[1],0,3,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x4_dw12_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw12_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-19:11" coeffb="13:19:13" shifta=5 shiftb=6 method="plain" outputFile=lp1x4_dw12_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw12_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-19:11" coeffb="13:19:13" shifta=5 shiftb=6 method="plain" outputFile=lp1x4_dw12_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw12_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-19:11" coeffb="13:19:13" shifta=5 shiftb=6 graphb="{{'O',[13],3,[13],2,0},{'O',[19],3,[19],2,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[19],2,[1],0,4,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[19],3,[19],2,0},{'O',[11],3,[11],2,0},{'A',[19],2,[1],0,4,[3],1,0},{'A',[11],2,[3],1,2,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x4_dw12_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw12_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-11:6" coeffb="6:9:6" shifta=16 shiftb=32 graphb="{{'O',[6],2,[3],1,1},{'O',[9],2,[9],1,0},{'A',[9],1,[1],0,3,[1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[11],3,[11],2,0},{'O',[6],3,[3],1,1},{'A',[11],2,[3],1,2,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x4_dw12_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw12_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-38:22" coeffb="26:38:26" shifta=6 shiftb=7 method="plain" outputFile=lp1x4_dw12_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw12_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-38:22" coeffb="26:38:26" shifta=6 shiftb=7 method="plain" outputFile=lp1x4_dw12_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw12_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-38:22" coeffb="26:38:26" shifta=6 shiftb=7 graphb="{{'O',[26],3,[13],2,1},{'O',[38],3,[19],2,1},{'A',[19],2,[1],0,4,[3],1,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[38],4,[19],3,1},{'O',[22],4,[11],2,1},{'A',[19],3,[1],0,3,[11],2,0},{'A',[11],2,[1],0,3,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x4_dw12_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw12_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-40:20" coeffb="25:40:25" shifta=64 shiftb=128 graphb="{{'O',[25],3,[25],2,0},{'O',[40],3,[5],1,3},{'A',[25],2,[5],1,2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[40],2,[5],1,3},{'O',[20],2,[5],1,2},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp1x4_dw12_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw12_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-76:43" coeffb="52:75:52" shifta=7 shiftb=8 method="plain" outputFile=lp1x4_dw12_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw12_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-76:43" coeffb="52:75:52" shifta=7 shiftb=8 method="plain" outputFile=lp1x4_dw12_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw12_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-76:43" coeffb="52:75:52" shifta=7 shiftb=8 graphb="{{'O',[52],3,[13],2,2},{'O',[75],3,[75],2,0},{'A',[13],2,[-1],0,1,[15],1,0},{'A',[75],2,[15],1,2,[15],1,0},{'A',[15],1,[1],0,4,[-1],0,0}}" grapha="{{'O',[76],4,[19],2,2},{'O',[43],4,[43],3,0},{'A',[43],3,[19],2,1,[5],1,0},{'A',[19],2,[5],1,2,[-1],0,0},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp1x4_dw12_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw12_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-40:20" coeffb="25:40:25" shifta=64 shiftb=128 graphb="{{'O',[25],3,[25],2,0},{'O',[40],3,[5],1,3},{'A',[25],2,[5],1,2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[40],2,[5],1,3},{'O',[20],2,[5],1,2},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp1x4_dw12_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw12_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-151:87" coeffb="105:151:105" shifta=8 shiftb=9 method="plain" outputFile=lp1x4_dw12_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw12_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-151:87" coeffb="105:151:105" shifta=8 shiftb=9 method="plain" outputFile=lp1x4_dw12_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw12_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-151:87" coeffb="105:151:105" shifta=8 shiftb=9 graphb="{{'O',[105],4,[105],2,0},{'O',[151],4,[151],3,0},{'A',[151],3,[1],0,8,[-105],2,0},{'A',[105],2,[7],1,4,[-7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[151],4,[151],3,0},{'O',[87],4,[87],2,0},{'A',[151],3,[1],0,6,[87],2,0},{'A',[87],2,[3],1,5,[-9],1,0},{'A',[3],1,[1],0,2,[-1],0,0},{'A',[9],1,[1],0,3,[1],0,0}}" method="multiplierless" outputFile=lp1x4_dw12_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw12_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-80:40" coeffb="50:80:50" shifta=128 shiftb=256 graphb="{{'O',[50],3,[25],2,1},{'O',[80],3,[5],1,4},{'A',[25],2,[5],1,2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[80],2,[5],1,4},{'O',[40],2,[5],1,3},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp1x4_dw12_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw12_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-302:174" coeffb="210:301:210" shifta=9 shiftb=10 method="plain" outputFile=lp1x4_dw12_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw12_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-302:174" coeffb="210:301:210" shifta=9 shiftb=10 method="plain" outputFile=lp1x4_dw12_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw12_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-302:174" coeffb="210:301:210" shifta=9 shiftb=10 graphb="{{'O',[210],4,[105],3,1},{'O',[301],4,[301],3,0},{'A',[301],3,[75],2,2,[1],0,0},{'A',[105],3,[15],1,1,[75],2,0},{'A',[75],2,[15],1,2,[15],1,0},{'A',[15],1,[1],0,4,[-1],0,0}}" grapha="{{'O',[302],5,[151],3,1},{'O',[174],5,[87],4,1},{'A',[87],4,[-1],0,6,[151],3,0},{'A',[151],3,[1],0,7,[23],2,0},{'A',[23],2,[3],1,3,[-1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x4_dw12_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw12_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-160:80" coeffb="100:160:100" shifta=256 shiftb=512 graphb="{{'O',[100],3,[25],2,2},{'O',[160],3,[5],1,5},{'A',[25],2,[5],1,2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[160],2,[5],1,5},{'O',[80],2,[5],1,4},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp1x4_dw12_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw12_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-8 lsbOut=-8 guardBits=-1 coeffb="0x3fca3d37103fd7c1:0x3fd2d3a6daf6bf21:0x3fca3d37103fd7c1" coeffa="0xbfe2e632b9caea25:0x3fd5bda8af2c7fb4" outputFile=lp1x4_dw08_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw08_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-5:3" coeffb="3:5:3" shifta=3 shiftb=4 method="plain" outputFile=lp1x4_dw08_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw08_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-5:3" coeffb="3:5:3" shifta=3 shiftb=4 method="plain" outputFile=lp1x4_dw08_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw08_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-5:3" coeffb="3:5:3" shifta=3 shiftb=4 graphb="{{'O',[3],3,[3],1,0},{'O',[5],3,[5],2,0},{'A',[5],2,[1],0,1,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[5],3,[5],2,0},{'O',[3],3,[3],1,0},{'A',[5],2,[1],0,1,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x4_dw08_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw08_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-9:5" coeffb="7:9:7" shifta=4 shiftb=5 method="plain" outputFile=lp1x4_dw08_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw08_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-9:5" coeffb="7:9:7" shifta=4 shiftb=5 method="plain" outputFile=lp1x4_dw08_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw08_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-9:5" coeffb="7:9:7" shifta=4 shiftb=5 graphb="{{'O',[7],3,[7],2,0},{'O',[9],3,[9],1,0},{'A',[7],2,[-1],0,1,[9],1,0},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[9],2,[9],1,0},{'O',[5],2,[5],1,0},{'A',[9],1,[1],0,3,[1],0,0},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp1x4_dw08_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw08_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-11:6" coeffb="6:9:6" shifta=16 shiftb=32 graphb="{{'O',[6],2,[3],1,1},{'O',[9],2,[9],1,0},{'A',[9],1,[1],0,3,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[11],3,[11],2,0},{'O',[6],3,[3],1,1},{'A',[11],2,[1],0,3,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x4_dw08_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw08_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-19:11" coeffb="13:19:13" shifta=5 shiftb=6 method="plain" outputFile=lp1x4_dw08_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw08_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-19:11" coeffb="13:19:13" shifta=5 shiftb=6 method="plain" outputFile=lp1x4_dw08_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw08_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-19:11" coeffb="13:19:13" shifta=5 shiftb=6 graphb="{{'O',[13],3,[13],2,0},{'O',[19],3,[19],2,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[19],2,[1],0,4,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[19],3,[19],2,0},{'O',[11],3,[11],2,0},{'A',[19],2,[1],0,4,[3],1,0},{'A',[11],2,[3],1,2,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x4_dw08_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw08_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-11:6" coeffb="6:9:6" shifta=16 shiftb=32 graphb="{{'O',[6],2,[3],1,1},{'O',[9],2,[9],1,0},{'A',[9],1,[1],0,3,[1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[11],3,[11],2,0},{'O',[6],3,[3],1,1},{'A',[11],2,[3],1,2,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x4_dw08_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw08_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-38:22" coeffb="26:38:26" shifta=6 shiftb=7 method="plain" outputFile=lp1x4_dw08_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw08_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-38:22" coeffb="26:38:26" shifta=6 shiftb=7 method="plain" outputFile=lp1x4_dw08_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw08_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-38:22" coeffb="26:38:26" shifta=6 shiftb=7 graphb="{{'O',[26],3,[13],2,1},{'O',[38],3,[19],2,1},{'A',[19],2,[1],0,4,[3],1,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[38],4,[19],3,1},{'O',[22],4,[11],2,1},{'A',[19],3,[1],0,3,[11],2,0},{'A',[11],2,[1],0,3,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x4_dw08_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw08_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-40:20" coeffb="25:40:25" shifta=64 shiftb=128 graphb="{{'O',[25],3,[25],2,0},{'O',[40],3,[5],1,3},{'A',[25],2,[5],1,2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[40],2,[5],1,3},{'O',[20],2,[5],1,2},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp1x4_dw08_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw08_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-76:43" coeffb="52:75:52" shifta=7 shiftb=8 method="plain" outputFile=lp1x4_dw08_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw08_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-76:43" coeffb="52:75:52" shifta=7 shiftb=8 method="plain" outputFile=lp1x4_dw08_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw08_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-76:43" coeffb="52:75:52" shifta=7 shiftb=8 graphb="{{'O',[52],3,[13],2,2},{'O',[75],3,[75],2,0},{'A',[13],2,[-1],0,1,[15],1,0},{'A',[75],2,[15],1,2,[15],1,0},{'A',[15],1,[1],0,4,[-1],0,0}}" grapha="{{'O',[76],4,[19],2,2},{'O',[43],4,[43],3,0},{'A',[43],3,[19],2,1,[5],1,0},{'A',[19],2,[5],1,2,[-1],0,0},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp1x4_dw08_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw08_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-40:20" coeffb="25:40:25" shifta=64 shiftb=128 graphb="{{'O',[25],3,[25],2,0},{'O',[40],3,[5],1,3},{'A',[25],2,[5],1,2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[40],2,[5],1,3},{'O',[20],2,[5],1,2},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp1x4_dw08_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw08_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-151:87" coeffb="105:151:105" shifta=8 shiftb=9 method="plain" outputFile=lp1x4_dw08_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw08_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-151:87" coeffb="105:151:105" shifta=8 shiftb=9 method="plain" outputFile=lp1x4_dw08_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw08_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-151:87" coeffb="105:151:105" shifta=8 shiftb=9 graphb="{{'O',[105],4,[105],2,0},{'O',[151],4,[151],3,0},{'A',[151],3,[1],0,8,[-105],2,0},{'A',[105],2,[7],1,4,[-7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[151],4,[151],3,0},{'O',[87],4,[87],2,0},{'A',[151],3,[1],0,6,[87],2,0},{'A',[87],2,[3],1,5,[-9],1,0},{'A',[3],1,[1],0,2,[-1],0,0},{'A',[9],1,[1],0,3,[1],0,0}}" method="multiplierless" outputFile=lp1x4_dw08_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw08_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-80:40" coeffb="50:80:50" shifta=128 shiftb=256 graphb="{{'O',[50],3,[25],2,1},{'O',[80],3,[5],1,4},{'A',[25],2,[5],1,2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[80],2,[5],1,4},{'O',[40],2,[5],1,3},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp1x4_dw08_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw08_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-302:174" coeffb="210:301:210" shifta=9 shiftb=10 method="plain" outputFile=lp1x4_dw08_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw08_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-302:174" coeffb="210:301:210" shifta=9 shiftb=10 method="plain" outputFile=lp1x4_dw08_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw08_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-302:174" coeffb="210:301:210" shifta=9 shiftb=10 graphb="{{'O',[210],4,[105],3,1},{'O',[301],4,[301],3,0},{'A',[301],3,[75],2,2,[1],0,0},{'A',[105],3,[15],1,1,[75],2,0},{'A',[75],2,[15],1,2,[15],1,0},{'A',[15],1,[1],0,4,[-1],0,0}}" grapha="{{'O',[302],5,[151],3,1},{'O',[174],5,[87],4,1},{'A',[87],4,[-1],0,6,[151],3,0},{'A',[151],3,[1],0,7,[23],2,0},{'A',[23],2,[3],1,3,[-1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x4_dw08_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw08_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-160:80" coeffb="100:160:100" shifta=256 shiftb=512 graphb="{{'O',[100],3,[25],2,2},{'O',[160],3,[5],1,5},{'A',[25],2,[5],1,2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[160],2,[5],1,5},{'O',[80],2,[5],1,4},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp1x4_dw08_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x4_dw08_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-16 lsbOut=-16 guardBits=-1 coeffb="0x3fca334c2df947b5:0x3fc8cbe9ab6479e7:0x3fca334c2df947b5" coeffa="0xbfe7c88f69e58411:0x3fda744a9efb62a7" outputFile=lp2x0_dw16_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw16_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 method="plain" outputFile=lp2x0_dw16_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw16_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 method="plain" outputFile=lp2x0_dw16_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw16_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 graphb="{{'O',[7],2,[7],1,0},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x0_dw16_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw16_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-6:3" coeffb="2:2:1" shifta=8 shiftb=8 graphb="{{'O',[2],1,[1],0,1},{'O',[1],1,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x0_dw16_cw04_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw16_cw04_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 method="plain" outputFile=lp2x0_dw16_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw16_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 method="plain" outputFile=lp2x0_dw16_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw16_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 graphb="{{'O',[13],3,[13],2,0},{'O',[12],3,[3],1,2},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[12],2,[3],1,2},{'O',[7],2,[7],1,0},{'A',[3],1,[1],0,1,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" method="multiplierless" outputFile=lp2x0_dw16_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw16_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-6:3" coeffb="2:2:1" shifta=8 shiftb=8 graphb="{{'O',[2],1,[1],0,1},{'O',[1],1,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x0_dw16_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw16_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 method="plain" outputFile=lp2x0_dw16_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw16_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 method="plain" outputFile=lp2x0_dw16_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw16_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 graphb="{{'O',[26],4,[13],2,1},{'O',[25],4,[25],3,0},{'A',[25],3,[13],2,1,[-1],0,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[24],3,[3],1,3},{'O',[13],3,[13],2,0},{'A',[13],2,[1],0,4,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x0_dw16_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw16_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-8:4" coeffb="4:6:3" shifta=16 shiftb=16 graphb="{{'O',[4],2,[1],0,2},{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[8],1,[1],0,3},{'O',[4],1,[1],0,2}}" method="multiplierless" outputFile=lp2x0_dw16_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw16_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 method="plain" outputFile=lp2x0_dw16_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw16_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 method="plain" outputFile=lp2x0_dw16_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw16_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 graphb="{{'O',[52],4,[13],2,2},{'O',[50],4,[25],3,1},{'A',[25],3,[13],2,1,[-1],0,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[48],3,[3],1,4},{'O',[26],3,[13],2,1},{'A',[13],2,[1],0,4,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x0_dw16_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw16_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-24:12" coeffb="8:8:4" shifta=32 shiftb=32 graphb="{{'O',[8],1,[1],0,3},{'O',[4],1,[1],0,2}}" grapha="{{'O',[24],2,[3],1,3},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x0_dw16_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw16_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 method="plain" outputFile=lp2x0_dw16_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw16_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 method="plain" outputFile=lp2x0_dw16_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw16_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 graphb="{{'O',[105],4,[105],3,0},{'O',[99],4,[99],2,0},{'A',[105],3,[3],1,1,[99],2,0},{'A',[99],2,[3],1,5,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[95],3,[95],2,0},{'O',[53],3,[53],2,0},{'A',[95],2,[3],1,5,[-1],0,0},{'A',[53],2,[-3],1,2,[65],1,0},{'A',[3],1,[1],0,2,[-1],0,0},{'A',[65],1,[1],0,6,[1],0,0}}" method="multiplierless" outputFile=lp2x0_dw16_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw16_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-32:16" coeffb="16:24:12" shifta=64 shiftb=64 graphb="{{'O',[16],2,[1],0,4},{'O',[24],2,[3],1,3},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[32],1,[1],0,5},{'O',[16],1,[1],0,4}}" method="multiplierless" outputFile=lp2x0_dw16_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw16_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 method="plain" outputFile=lp2x0_dw16_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw16_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 method="plain" outputFile=lp2x0_dw16_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw16_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 graphb="{{'O',[210],4,[105],3,1},{'O',[198],4,[99],2,1},{'A',[105],3,[3],1,1,[99],2,0},{'A',[99],2,[3],1,5,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[190],3,[95],2,1},{'O',[106],3,[53],2,1},{'A',[95],2,[3],1,5,[-1],0,0},{'A',[53],2,[-3],1,2,[65],1,0},{'A',[65],1,[1],0,6,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x0_dw16_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw16_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-96:48" coeffb="32:32:16" shifta=128 shiftb=128 graphb="{{'O',[32],1,[1],0,5},{'O',[16],1,[1],0,4}}" grapha="{{'O',[96],2,[3],1,5},{'O',[48],2,[3],1,4},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x0_dw16_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw16_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 method="plain" outputFile=lp2x0_dw16_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw16_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 method="plain" outputFile=lp2x0_dw16_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw16_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 graphb="{{'O',[419],4,[419],3,0},{'O',[397],4,[397],3,0},{'A',[397],3,[3],1,7,[13],2,0},{'A',[419],3,[13],2,5,[3],1,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[381],3,[381],2,0},{'O',[212],3,[53],2,2},{'A',[381],2,[3],1,7,[-3],1,0},{'A',[53],2,[7],1,3,[-3],1,0},{'A',[7],1,[1],0,3,[-1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x0_dw16_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw16_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-384:192" coeffb="128:128:64" shifta=512 shiftb=512 graphb="{{'O',[128],1,[1],0,7},{'O',[64],1,[1],0,6}}" grapha="{{'O',[384],2,[3],1,7},{'O',[192],2,[3],1,6},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x0_dw16_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw16_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-12 lsbOut=-12 guardBits=-1 coeffb="0x3fca334c2df947b5:0x3fc8cbe9ab6479e7:0x3fca334c2df947b5" coeffa="0xbfe7c88f69e58411:0x3fda744a9efb62a7" outputFile=lp2x0_dw12_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw12_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 method="plain" outputFile=lp2x0_dw12_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw12_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 method="plain" outputFile=lp2x0_dw12_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw12_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 graphb="{{'O',[7],2,[7],1,0},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x0_dw12_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw12_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-6:3" coeffb="2:2:1" shifta=8 shiftb=8 graphb="{{'O',[2],1,[1],0,1},{'O',[1],1,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x0_dw12_cw04_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw12_cw04_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 method="plain" outputFile=lp2x0_dw12_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw12_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 method="plain" outputFile=lp2x0_dw12_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw12_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 graphb="{{'O',[13],3,[13],2,0},{'O',[12],3,[3],1,2},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[12],2,[3],1,2},{'O',[7],2,[7],1,0},{'A',[3],1,[1],0,1,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" method="multiplierless" outputFile=lp2x0_dw12_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw12_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-6:3" coeffb="2:2:1" shifta=8 shiftb=8 graphb="{{'O',[2],1,[1],0,1},{'O',[1],1,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x0_dw12_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw12_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 method="plain" outputFile=lp2x0_dw12_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw12_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 method="plain" outputFile=lp2x0_dw12_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw12_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 graphb="{{'O',[26],4,[13],2,1},{'O',[25],4,[25],3,0},{'A',[25],3,[13],2,1,[-1],0,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[24],3,[3],1,3},{'O',[13],3,[13],2,0},{'A',[13],2,[1],0,4,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x0_dw12_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw12_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-8:4" coeffb="4:6:3" shifta=16 shiftb=16 graphb="{{'O',[4],2,[1],0,2},{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[8],1,[1],0,3},{'O',[4],1,[1],0,2}}" method="multiplierless" outputFile=lp2x0_dw12_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw12_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 method="plain" outputFile=lp2x0_dw12_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw12_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 method="plain" outputFile=lp2x0_dw12_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw12_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 graphb="{{'O',[52],4,[13],2,2},{'O',[50],4,[25],3,1},{'A',[25],3,[13],2,1,[-1],0,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[48],3,[3],1,4},{'O',[26],3,[13],2,1},{'A',[13],2,[1],0,4,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x0_dw12_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw12_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-24:12" coeffb="8:8:4" shifta=32 shiftb=32 graphb="{{'O',[8],1,[1],0,3},{'O',[4],1,[1],0,2}}" grapha="{{'O',[24],2,[3],1,3},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x0_dw12_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw12_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 method="plain" outputFile=lp2x0_dw12_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw12_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 method="plain" outputFile=lp2x0_dw12_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw12_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 graphb="{{'O',[105],4,[105],3,0},{'O',[99],4,[99],2,0},{'A',[105],3,[3],1,1,[99],2,0},{'A',[99],2,[3],1,5,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[95],3,[95],2,0},{'O',[53],3,[53],2,0},{'A',[95],2,[3],1,5,[-1],0,0},{'A',[53],2,[-3],1,2,[65],1,0},{'A',[3],1,[1],0,2,[-1],0,0},{'A',[65],1,[1],0,6,[1],0,0}}" method="multiplierless" outputFile=lp2x0_dw12_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw12_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-32:16" coeffb="16:24:12" shifta=64 shiftb=64 graphb="{{'O',[16],2,[1],0,4},{'O',[24],2,[3],1,3},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[32],1,[1],0,5},{'O',[16],1,[1],0,4}}" method="multiplierless" outputFile=lp2x0_dw12_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw12_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 method="plain" outputFile=lp2x0_dw12_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw12_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 method="plain" outputFile=lp2x0_dw12_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw12_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 graphb="{{'O',[210],4,[105],3,1},{'O',[198],4,[99],2,1},{'A',[105],3,[3],1,1,[99],2,0},{'A',[99],2,[3],1,5,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[190],3,[95],2,1},{'O',[106],3,[53],2,1},{'A',[95],2,[3],1,5,[-1],0,0},{'A',[53],2,[-3],1,2,[65],1,0},{'A',[65],1,[1],0,6,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x0_dw12_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw12_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-96:48" coeffb="32:32:16" shifta=128 shiftb=128 graphb="{{'O',[32],1,[1],0,5},{'O',[16],1,[1],0,4}}" grapha="{{'O',[96],2,[3],1,5},{'O',[48],2,[3],1,4},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x0_dw12_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw12_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 method="plain" outputFile=lp2x0_dw12_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw12_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 method="plain" outputFile=lp2x0_dw12_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw12_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 graphb="{{'O',[419],4,[419],3,0},{'O',[397],4,[397],3,0},{'A',[397],3,[3],1,7,[13],2,0},{'A',[419],3,[13],2,5,[3],1,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[381],3,[381],2,0},{'O',[212],3,[53],2,2},{'A',[381],2,[3],1,7,[-3],1,0},{'A',[53],2,[7],1,3,[-3],1,0},{'A',[7],1,[1],0,3,[-1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x0_dw12_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw12_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-384:192" coeffb="128:128:64" shifta=512 shiftb=512 graphb="{{'O',[128],1,[1],0,7},{'O',[64],1,[1],0,6}}" grapha="{{'O',[384],2,[3],1,7},{'O',[192],2,[3],1,6},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x0_dw12_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw12_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-8 lsbOut=-8 guardBits=-1 coeffb="0x3fca334c2df947b5:0x3fc8cbe9ab6479e7:0x3fca334c2df947b5" coeffa="0xbfe7c88f69e58411:0x3fda744a9efb62a7" outputFile=lp2x0_dw08_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw08_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 method="plain" outputFile=lp2x0_dw08_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw08_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 method="plain" outputFile=lp2x0_dw08_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw08_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 graphb="{{'O',[7],2,[7],1,0},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x0_dw08_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw08_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-6:3" coeffb="2:2:1" shifta=8 shiftb=8 graphb="{{'O',[2],1,[1],0,1},{'O',[1],1,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x0_dw08_cw04_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw08_cw04_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 method="plain" outputFile=lp2x0_dw08_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw08_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 method="plain" outputFile=lp2x0_dw08_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw08_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 graphb="{{'O',[13],3,[13],2,0},{'O',[12],3,[3],1,2},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[12],2,[3],1,2},{'O',[7],2,[7],1,0},{'A',[3],1,[1],0,1,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" method="multiplierless" outputFile=lp2x0_dw08_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw08_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-6:3" coeffb="2:2:1" shifta=8 shiftb=8 graphb="{{'O',[2],1,[1],0,1},{'O',[1],1,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x0_dw08_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw08_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 method="plain" outputFile=lp2x0_dw08_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw08_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 method="plain" outputFile=lp2x0_dw08_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw08_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 graphb="{{'O',[26],4,[13],2,1},{'O',[25],4,[25],3,0},{'A',[25],3,[13],2,1,[-1],0,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[24],3,[3],1,3},{'O',[13],3,[13],2,0},{'A',[13],2,[1],0,4,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x0_dw08_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw08_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-8:4" coeffb="4:6:3" shifta=16 shiftb=16 graphb="{{'O',[4],2,[1],0,2},{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[8],1,[1],0,3},{'O',[4],1,[1],0,2}}" method="multiplierless" outputFile=lp2x0_dw08_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw08_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 method="plain" outputFile=lp2x0_dw08_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw08_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 method="plain" outputFile=lp2x0_dw08_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw08_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 graphb="{{'O',[52],4,[13],2,2},{'O',[50],4,[25],3,1},{'A',[25],3,[13],2,1,[-1],0,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[48],3,[3],1,4},{'O',[26],3,[13],2,1},{'A',[13],2,[1],0,4,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x0_dw08_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw08_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-24:12" coeffb="8:8:4" shifta=32 shiftb=32 graphb="{{'O',[8],1,[1],0,3},{'O',[4],1,[1],0,2}}" grapha="{{'O',[24],2,[3],1,3},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x0_dw08_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw08_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 method="plain" outputFile=lp2x0_dw08_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw08_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 method="plain" outputFile=lp2x0_dw08_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw08_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 graphb="{{'O',[105],4,[105],3,0},{'O',[99],4,[99],2,0},{'A',[105],3,[3],1,1,[99],2,0},{'A',[99],2,[3],1,5,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[95],3,[95],2,0},{'O',[53],3,[53],2,0},{'A',[95],2,[3],1,5,[-1],0,0},{'A',[53],2,[-3],1,2,[65],1,0},{'A',[3],1,[1],0,2,[-1],0,0},{'A',[65],1,[1],0,6,[1],0,0}}" method="multiplierless" outputFile=lp2x0_dw08_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw08_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-32:16" coeffb="16:24:12" shifta=64 shiftb=64 graphb="{{'O',[16],2,[1],0,4},{'O',[24],2,[3],1,3},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[32],1,[1],0,5},{'O',[16],1,[1],0,4}}" method="multiplierless" outputFile=lp2x0_dw08_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw08_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 method="plain" outputFile=lp2x0_dw08_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw08_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 method="plain" outputFile=lp2x0_dw08_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw08_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 graphb="{{'O',[210],4,[105],3,1},{'O',[198],4,[99],2,1},{'A',[105],3,[3],1,1,[99],2,0},{'A',[99],2,[3],1,5,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[190],3,[95],2,1},{'O',[106],3,[53],2,1},{'A',[95],2,[3],1,5,[-1],0,0},{'A',[53],2,[-3],1,2,[65],1,0},{'A',[65],1,[1],0,6,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x0_dw08_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw08_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-96:48" coeffb="32:32:16" shifta=128 shiftb=128 graphb="{{'O',[32],1,[1],0,5},{'O',[16],1,[1],0,4}}" grapha="{{'O',[96],2,[3],1,5},{'O',[48],2,[3],1,4},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x0_dw08_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw08_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 method="plain" outputFile=lp2x0_dw08_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw08_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 method="plain" outputFile=lp2x0_dw08_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw08_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 graphb="{{'O',[419],4,[419],3,0},{'O',[397],4,[397],3,0},{'A',[397],3,[3],1,7,[13],2,0},{'A',[419],3,[13],2,5,[3],1,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[381],3,[381],2,0},{'O',[212],3,[53],2,2},{'A',[381],2,[3],1,7,[-3],1,0},{'A',[53],2,[7],1,3,[-3],1,0},{'A',[7],1,[1],0,3,[-1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x0_dw08_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw08_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-384:192" coeffb="128:128:64" shifta=512 shiftb=512 graphb="{{'O',[128],1,[1],0,7},{'O',[64],1,[1],0,6}}" grapha="{{'O',[384],2,[3],1,7},{'O',[192],2,[3],1,6},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x0_dw08_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x0_dw08_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-16 lsbOut=-16 guardBits=-1 coeffb="0x3fca334c2df947b5:0x3fc8cbe9ab6479e7:0x3fca334c2df947b5" coeffa="0xbfe7c88f69e58411:0x3fda744a9efb62a7" outputFile=lp2x1_dw16_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw16_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 method="plain" outputFile=lp2x1_dw16_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw16_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 method="plain" outputFile=lp2x1_dw16_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw16_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 graphb="{{'O',[7],2,[7],1,0},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x1_dw16_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw16_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-6:3" coeffb="2:2:1" shifta=8 shiftb=8 graphb="{{'O',[2],1,[1],0,1},{'O',[1],1,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x1_dw16_cw04_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw16_cw04_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 method="plain" outputFile=lp2x1_dw16_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw16_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 method="plain" outputFile=lp2x1_dw16_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw16_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 graphb="{{'O',[13],3,[13],2,0},{'O',[12],3,[3],1,2},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[12],2,[3],1,2},{'O',[7],2,[7],1,0},{'A',[3],1,[1],0,1,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" method="multiplierless" outputFile=lp2x1_dw16_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw16_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-6:3" coeffb="2:2:1" shifta=8 shiftb=8 graphb="{{'O',[2],1,[1],0,1},{'O',[1],1,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x1_dw16_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw16_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 method="plain" outputFile=lp2x1_dw16_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw16_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 method="plain" outputFile=lp2x1_dw16_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw16_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 graphb="{{'O',[26],4,[13],2,1},{'O',[25],4,[25],3,0},{'A',[25],3,[13],2,1,[-1],0,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[24],3,[3],1,3},{'O',[13],3,[13],2,0},{'A',[13],2,[1],0,4,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x1_dw16_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw16_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-12:6" coeffb="4:4:2" shifta=16 shiftb=16 graphb="{{'O',[4],1,[1],0,2},{'O',[2],1,[1],0,1}}" grapha="{{'O',[12],2,[3],1,2},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x1_dw16_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw16_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 method="plain" outputFile=lp2x1_dw16_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw16_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 method="plain" outputFile=lp2x1_dw16_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw16_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 graphb="{{'O',[52],4,[13],2,2},{'O',[50],4,[25],3,1},{'A',[25],3,[13],2,1,[-1],0,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[48],3,[3],1,4},{'O',[26],3,[13],2,1},{'A',[13],2,[1],0,4,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x1_dw16_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw16_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-24:12" coeffb="8:8:4" shifta=32 shiftb=32 graphb="{{'O',[8],1,[1],0,3},{'O',[4],1,[1],0,2}}" grapha="{{'O',[24],2,[3],1,3},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x1_dw16_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw16_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 method="plain" outputFile=lp2x1_dw16_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw16_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 method="plain" outputFile=lp2x1_dw16_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw16_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 graphb="{{'O',[105],4,[105],3,0},{'O',[99],4,[99],2,0},{'A',[105],3,[3],1,1,[99],2,0},{'A',[99],2,[3],1,5,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[95],3,[95],2,0},{'O',[53],3,[53],2,0},{'A',[95],2,[3],1,5,[-1],0,0},{'A',[53],2,[-3],1,2,[65],1,0},{'A',[3],1,[1],0,2,[-1],0,0},{'A',[65],1,[1],0,6,[1],0,0}}" method="multiplierless" outputFile=lp2x1_dw16_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw16_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-96:48" coeffb="32:32:16" shifta=128 shiftb=128 graphb="{{'O',[32],1,[1],0,5},{'O',[16],1,[1],0,4}}" grapha="{{'O',[96],2,[3],1,5},{'O',[48],2,[3],1,4},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x1_dw16_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw16_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 method="plain" outputFile=lp2x1_dw16_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw16_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 method="plain" outputFile=lp2x1_dw16_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw16_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 graphb="{{'O',[210],4,[105],3,1},{'O',[198],4,[99],2,1},{'A',[105],3,[3],1,1,[99],2,0},{'A',[99],2,[3],1,5,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[190],3,[95],2,1},{'O',[106],3,[53],2,1},{'A',[95],2,[3],1,5,[-1],0,0},{'A',[53],2,[-3],1,2,[65],1,0},{'A',[65],1,[1],0,6,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x1_dw16_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw16_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-96:48" coeffb="32:32:16" shifta=128 shiftb=128 graphb="{{'O',[32],1,[1],0,5},{'O',[16],1,[1],0,4}}" grapha="{{'O',[96],2,[3],1,5},{'O',[48],2,[3],1,4},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x1_dw16_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw16_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 method="plain" outputFile=lp2x1_dw16_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw16_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 method="plain" outputFile=lp2x1_dw16_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw16_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 graphb="{{'O',[419],4,[419],3,0},{'O',[397],4,[397],3,0},{'A',[397],3,[3],1,7,[13],2,0},{'A',[419],3,[13],2,5,[3],1,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[381],3,[381],2,0},{'O',[212],3,[53],2,2},{'A',[381],2,[3],1,7,[-3],1,0},{'A',[53],2,[7],1,3,[-3],1,0},{'A',[7],1,[1],0,3,[-1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x1_dw16_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw16_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-192:96" coeffb="64:64:32" shifta=256 shiftb=256 graphb="{{'O',[64],1,[1],0,6},{'O',[32],1,[1],0,5}}" grapha="{{'O',[192],2,[3],1,6},{'O',[96],2,[3],1,5},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x1_dw16_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw16_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-12 lsbOut=-12 guardBits=-1 coeffb="0x3fca334c2df947b5:0x3fc8cbe9ab6479e7:0x3fca334c2df947b5" coeffa="0xbfe7c88f69e58411:0x3fda744a9efb62a7" outputFile=lp2x1_dw12_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw12_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 method="plain" outputFile=lp2x1_dw12_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw12_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 method="plain" outputFile=lp2x1_dw12_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw12_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 graphb="{{'O',[7],2,[7],1,0},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x1_dw12_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw12_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-6:3" coeffb="2:2:1" shifta=8 shiftb=8 graphb="{{'O',[2],1,[1],0,1},{'O',[1],1,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x1_dw12_cw04_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw12_cw04_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 method="plain" outputFile=lp2x1_dw12_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw12_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 method="plain" outputFile=lp2x1_dw12_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw12_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 graphb="{{'O',[13],3,[13],2,0},{'O',[12],3,[3],1,2},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[12],2,[3],1,2},{'O',[7],2,[7],1,0},{'A',[3],1,[1],0,1,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" method="multiplierless" outputFile=lp2x1_dw12_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw12_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-6:3" coeffb="2:2:1" shifta=8 shiftb=8 graphb="{{'O',[2],1,[1],0,1},{'O',[1],1,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x1_dw12_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw12_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 method="plain" outputFile=lp2x1_dw12_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw12_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 method="plain" outputFile=lp2x1_dw12_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw12_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 graphb="{{'O',[26],4,[13],2,1},{'O',[25],4,[25],3,0},{'A',[25],3,[13],2,1,[-1],0,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[24],3,[3],1,3},{'O',[13],3,[13],2,0},{'A',[13],2,[1],0,4,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x1_dw12_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw12_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-12:6" coeffb="4:4:2" shifta=16 shiftb=16 graphb="{{'O',[4],1,[1],0,2},{'O',[2],1,[1],0,1}}" grapha="{{'O',[12],2,[3],1,2},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x1_dw12_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw12_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 method="plain" outputFile=lp2x1_dw12_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw12_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 method="plain" outputFile=lp2x1_dw12_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw12_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 graphb="{{'O',[52],4,[13],2,2},{'O',[50],4,[25],3,1},{'A',[25],3,[13],2,1,[-1],0,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[48],3,[3],1,4},{'O',[26],3,[13],2,1},{'A',[13],2,[1],0,4,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x1_dw12_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw12_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-24:12" coeffb="8:8:4" shifta=32 shiftb=32 graphb="{{'O',[8],1,[1],0,3},{'O',[4],1,[1],0,2}}" grapha="{{'O',[24],2,[3],1,3},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x1_dw12_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw12_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 method="plain" outputFile=lp2x1_dw12_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw12_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 method="plain" outputFile=lp2x1_dw12_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw12_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 graphb="{{'O',[105],4,[105],3,0},{'O',[99],4,[99],2,0},{'A',[105],3,[3],1,1,[99],2,0},{'A',[99],2,[3],1,5,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[95],3,[95],2,0},{'O',[53],3,[53],2,0},{'A',[95],2,[3],1,5,[-1],0,0},{'A',[53],2,[-3],1,2,[65],1,0},{'A',[3],1,[1],0,2,[-1],0,0},{'A',[65],1,[1],0,6,[1],0,0}}" method="multiplierless" outputFile=lp2x1_dw12_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw12_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-96:48" coeffb="32:32:16" shifta=128 shiftb=128 graphb="{{'O',[32],1,[1],0,5},{'O',[16],1,[1],0,4}}" grapha="{{'O',[96],2,[3],1,5},{'O',[48],2,[3],1,4},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x1_dw12_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw12_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 method="plain" outputFile=lp2x1_dw12_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw12_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 method="plain" outputFile=lp2x1_dw12_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw12_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 graphb="{{'O',[210],4,[105],3,1},{'O',[198],4,[99],2,1},{'A',[105],3,[3],1,1,[99],2,0},{'A',[99],2,[3],1,5,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[190],3,[95],2,1},{'O',[106],3,[53],2,1},{'A',[95],2,[3],1,5,[-1],0,0},{'A',[53],2,[-3],1,2,[65],1,0},{'A',[65],1,[1],0,6,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x1_dw12_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw12_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-96:48" coeffb="32:32:16" shifta=128 shiftb=128 graphb="{{'O',[32],1,[1],0,5},{'O',[16],1,[1],0,4}}" grapha="{{'O',[96],2,[3],1,5},{'O',[48],2,[3],1,4},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x1_dw12_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw12_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 method="plain" outputFile=lp2x1_dw12_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw12_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 method="plain" outputFile=lp2x1_dw12_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw12_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 graphb="{{'O',[419],4,[419],3,0},{'O',[397],4,[397],3,0},{'A',[397],3,[3],1,7,[13],2,0},{'A',[419],3,[13],2,5,[3],1,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[381],3,[381],2,0},{'O',[212],3,[53],2,2},{'A',[381],2,[3],1,7,[-3],1,0},{'A',[53],2,[7],1,3,[-3],1,0},{'A',[7],1,[1],0,3,[-1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x1_dw12_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw12_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-192:96" coeffb="64:64:32" shifta=256 shiftb=256 graphb="{{'O',[64],1,[1],0,6},{'O',[32],1,[1],0,5}}" grapha="{{'O',[192],2,[3],1,6},{'O',[96],2,[3],1,5},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x1_dw12_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw12_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-8 lsbOut=-8 guardBits=-1 coeffb="0x3fca334c2df947b5:0x3fc8cbe9ab6479e7:0x3fca334c2df947b5" coeffa="0xbfe7c88f69e58411:0x3fda744a9efb62a7" outputFile=lp2x1_dw08_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw08_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 method="plain" outputFile=lp2x1_dw08_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw08_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 method="plain" outputFile=lp2x1_dw08_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw08_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 graphb="{{'O',[7],2,[7],1,0},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x1_dw08_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw08_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-6:3" coeffb="2:2:1" shifta=8 shiftb=8 graphb="{{'O',[2],1,[1],0,1},{'O',[1],1,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x1_dw08_cw04_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw08_cw04_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 method="plain" outputFile=lp2x1_dw08_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw08_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 method="plain" outputFile=lp2x1_dw08_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw08_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 graphb="{{'O',[13],3,[13],2,0},{'O',[12],3,[3],1,2},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[12],2,[3],1,2},{'O',[7],2,[7],1,0},{'A',[3],1,[1],0,1,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" method="multiplierless" outputFile=lp2x1_dw08_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw08_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-6:3" coeffb="2:2:1" shifta=8 shiftb=8 graphb="{{'O',[2],1,[1],0,1},{'O',[1],1,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x1_dw08_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw08_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 method="plain" outputFile=lp2x1_dw08_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw08_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 method="plain" outputFile=lp2x1_dw08_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw08_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 graphb="{{'O',[26],4,[13],2,1},{'O',[25],4,[25],3,0},{'A',[25],3,[13],2,1,[-1],0,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[24],3,[3],1,3},{'O',[13],3,[13],2,0},{'A',[13],2,[1],0,4,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x1_dw08_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw08_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-12:6" coeffb="4:4:2" shifta=16 shiftb=16 graphb="{{'O',[4],1,[1],0,2},{'O',[2],1,[1],0,1}}" grapha="{{'O',[12],2,[3],1,2},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x1_dw08_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw08_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 method="plain" outputFile=lp2x1_dw08_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw08_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 method="plain" outputFile=lp2x1_dw08_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw08_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 graphb="{{'O',[52],4,[13],2,2},{'O',[50],4,[25],3,1},{'A',[25],3,[13],2,1,[-1],0,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[48],3,[3],1,4},{'O',[26],3,[13],2,1},{'A',[13],2,[1],0,4,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x1_dw08_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw08_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-24:12" coeffb="8:8:4" shifta=32 shiftb=32 graphb="{{'O',[8],1,[1],0,3},{'O',[4],1,[1],0,2}}" grapha="{{'O',[24],2,[3],1,3},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x1_dw08_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw08_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 method="plain" outputFile=lp2x1_dw08_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw08_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 method="plain" outputFile=lp2x1_dw08_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw08_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 graphb="{{'O',[105],4,[105],3,0},{'O',[99],4,[99],2,0},{'A',[105],3,[3],1,1,[99],2,0},{'A',[99],2,[3],1,5,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[95],3,[95],2,0},{'O',[53],3,[53],2,0},{'A',[95],2,[3],1,5,[-1],0,0},{'A',[53],2,[-3],1,2,[65],1,0},{'A',[3],1,[1],0,2,[-1],0,0},{'A',[65],1,[1],0,6,[1],0,0}}" method="multiplierless" outputFile=lp2x1_dw08_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw08_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-96:48" coeffb="32:32:16" shifta=128 shiftb=128 graphb="{{'O',[32],1,[1],0,5},{'O',[16],1,[1],0,4}}" grapha="{{'O',[96],2,[3],1,5},{'O',[48],2,[3],1,4},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x1_dw08_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw08_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 method="plain" outputFile=lp2x1_dw08_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw08_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 method="plain" outputFile=lp2x1_dw08_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw08_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 graphb="{{'O',[210],4,[105],3,1},{'O',[198],4,[99],2,1},{'A',[105],3,[3],1,1,[99],2,0},{'A',[99],2,[3],1,5,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[190],3,[95],2,1},{'O',[106],3,[53],2,1},{'A',[95],2,[3],1,5,[-1],0,0},{'A',[53],2,[-3],1,2,[65],1,0},{'A',[65],1,[1],0,6,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x1_dw08_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw08_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-96:48" coeffb="32:32:16" shifta=128 shiftb=128 graphb="{{'O',[32],1,[1],0,5},{'O',[16],1,[1],0,4}}" grapha="{{'O',[96],2,[3],1,5},{'O',[48],2,[3],1,4},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x1_dw08_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw08_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 method="plain" outputFile=lp2x1_dw08_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw08_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 method="plain" outputFile=lp2x1_dw08_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw08_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 graphb="{{'O',[419],4,[419],3,0},{'O',[397],4,[397],3,0},{'A',[397],3,[3],1,7,[13],2,0},{'A',[419],3,[13],2,5,[3],1,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[381],3,[381],2,0},{'O',[212],3,[53],2,2},{'A',[381],2,[3],1,7,[-3],1,0},{'A',[53],2,[7],1,3,[-3],1,0},{'A',[7],1,[1],0,3,[-1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x1_dw08_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw08_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-192:96" coeffb="64:64:32" shifta=256 shiftb=256 graphb="{{'O',[64],1,[1],0,6},{'O',[32],1,[1],0,5}}" grapha="{{'O',[192],2,[3],1,6},{'O',[96],2,[3],1,5},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x1_dw08_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x1_dw08_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-16 lsbOut=-16 guardBits=-1 coeffb="0x3fca334c2df947b5:0x3fc8cbe9ab6479e7:0x3fca334c2df947b5" coeffa="0xbfe7c88f69e58411:0x3fda744a9efb62a7" outputFile=lp2x2_dw16_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw16_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 method="plain" outputFile=lp2x2_dw16_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw16_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 method="plain" outputFile=lp2x2_dw16_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw16_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 graphb="{{'O',[7],2,[7],1,0},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x2_dw16_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw16_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-6:3" coeffb="7:7:6" shifta=8 shiftb=32 graphb="{{'O',[7],2,[7],1,0},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x2_dw16_cw04_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw16_cw04_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 method="plain" outputFile=lp2x2_dw16_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw16_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 method="plain" outputFile=lp2x2_dw16_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw16_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 graphb="{{'O',[13],3,[13],2,0},{'O',[12],3,[3],1,2},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[12],2,[3],1,2},{'O',[7],2,[7],1,0},{'A',[3],1,[1],0,1,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" method="multiplierless" outputFile=lp2x2_dw16_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw16_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-12:6" coeffb="8:7:5" shifta=16 shiftb=32 graphb="{{'O',[8],2,[1],0,3},{'O',[7],2,[7],1,0},{'O',[5],2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[12],2,[3],1,2},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x2_dw16_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw16_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 method="plain" outputFile=lp2x2_dw16_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw16_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 method="plain" outputFile=lp2x2_dw16_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw16_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 graphb="{{'O',[26],4,[13],2,1},{'O',[25],4,[25],3,0},{'A',[25],3,[13],2,1,[-1],0,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[24],3,[3],1,3},{'O',[13],3,[13],2,0},{'A',[13],2,[1],0,4,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x2_dw16_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw16_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-12:6" coeffb="8:7:5" shifta=16 shiftb=32 graphb="{{'O',[8],2,[1],0,3},{'O',[7],2,[7],1,0},{'O',[5],2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[12],2,[3],1,2},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x2_dw16_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw16_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 method="plain" outputFile=lp2x2_dw16_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw16_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 method="plain" outputFile=lp2x2_dw16_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw16_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 graphb="{{'O',[52],4,[13],2,2},{'O',[50],4,[25],3,1},{'A',[25],3,[13],2,1,[-1],0,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[48],3,[3],1,4},{'O',[26],3,[13],2,1},{'A',[13],2,[1],0,4,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x2_dw16_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw16_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-27:14" coeffb="16:12:8" shifta=32 shiftb=64 graphb="{{'O',[16],2,[1],0,4},{'O',[12],2,[3],1,2},{'O',[8],2,[1],0,3},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[27],3,[27],2,0},{'O',[14],3,[7],1,1},{'A',[27],2,[7],1,2,[-1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" method="multiplierless" outputFile=lp2x2_dw16_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw16_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 method="plain" outputFile=lp2x2_dw16_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw16_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 method="plain" outputFile=lp2x2_dw16_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw16_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 graphb="{{'O',[105],4,[105],3,0},{'O',[99],4,[99],2,0},{'A',[105],3,[3],1,1,[99],2,0},{'A',[99],2,[3],1,5,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[95],3,[95],2,0},{'O',[53],3,[53],2,0},{'A',[95],2,[3],1,5,[-1],0,0},{'A',[53],2,[-3],1,2,[65],1,0},{'A',[3],1,[1],0,2,[-1],0,0},{'A',[65],1,[1],0,6,[1],0,0}}" method="multiplierless" outputFile=lp2x2_dw16_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw16_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-48:24" coeffb="26:32:24" shifta=64 shiftb=128 graphb="{{'O',[26],3,[13],2,1},{'O',[32],3,[1],0,5},{'O',[24],3,[3],1,3},{'A',[13],2,[1],0,4,[-3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[48],2,[3],1,4},{'O',[24],2,[3],1,3},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x2_dw16_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw16_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 method="plain" outputFile=lp2x2_dw16_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw16_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 method="plain" outputFile=lp2x2_dw16_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw16_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 graphb="{{'O',[210],4,[105],3,1},{'O',[198],4,[99],2,1},{'A',[105],3,[3],1,1,[99],2,0},{'A',[99],2,[3],1,5,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[190],3,[95],2,1},{'O',[106],3,[53],2,1},{'A',[95],2,[3],1,5,[-1],0,0},{'A',[53],2,[-3],1,2,[65],1,0},{'A',[65],1,[1],0,6,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x2_dw16_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw16_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-80:48" coeffb="56:64:56" shifta=128 shiftb=256 graphb="{{'O',[56],2,[7],1,3},{'O',[64],2,[1],0,6},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[80],2,[5],1,4},{'O',[48],2,[3],1,4},{'A',[5],1,[1],0,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x2_dw16_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw16_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 method="plain" outputFile=lp2x2_dw16_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw16_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 method="plain" outputFile=lp2x2_dw16_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw16_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 graphb="{{'O',[419],4,[419],3,0},{'O',[397],4,[397],3,0},{'A',[397],3,[3],1,7,[13],2,0},{'A',[419],3,[13],2,5,[3],1,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[381],3,[381],2,0},{'O',[212],3,[53],2,2},{'A',[381],2,[3],1,7,[-3],1,0},{'A',[53],2,[7],1,3,[-3],1,0},{'A',[7],1,[1],0,3,[-1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x2_dw16_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw16_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-217:112" coeffb="128:96:64" shifta=256 shiftb=512 graphb="{{'O',[128],2,[1],0,7},{'O',[96],2,[3],1,5},{'O',[64],2,[1],0,6},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[217],3,[217],2,0},{'O',[112],3,[7],1,4},{'A',[217],2,[7],1,5,[-7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" method="multiplierless" outputFile=lp2x2_dw16_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw16_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-12 lsbOut=-12 guardBits=-1 coeffb="0x3fca334c2df947b5:0x3fc8cbe9ab6479e7:0x3fca334c2df947b5" coeffa="0xbfe7c88f69e58411:0x3fda744a9efb62a7" outputFile=lp2x2_dw12_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw12_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 method="plain" outputFile=lp2x2_dw12_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw12_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 method="plain" outputFile=lp2x2_dw12_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw12_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 graphb="{{'O',[7],2,[7],1,0},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x2_dw12_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw12_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-6:3" coeffb="7:7:6" shifta=8 shiftb=32 graphb="{{'O',[7],2,[7],1,0},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x2_dw12_cw04_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw12_cw04_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 method="plain" outputFile=lp2x2_dw12_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw12_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 method="plain" outputFile=lp2x2_dw12_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw12_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 graphb="{{'O',[13],3,[13],2,0},{'O',[12],3,[3],1,2},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[12],2,[3],1,2},{'O',[7],2,[7],1,0},{'A',[3],1,[1],0,1,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" method="multiplierless" outputFile=lp2x2_dw12_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw12_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-12:6" coeffb="8:7:5" shifta=16 shiftb=32 graphb="{{'O',[8],2,[1],0,3},{'O',[7],2,[7],1,0},{'O',[5],2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[12],2,[3],1,2},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x2_dw12_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw12_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 method="plain" outputFile=lp2x2_dw12_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw12_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 method="plain" outputFile=lp2x2_dw12_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw12_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 graphb="{{'O',[26],4,[13],2,1},{'O',[25],4,[25],3,0},{'A',[25],3,[13],2,1,[-1],0,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[24],3,[3],1,3},{'O',[13],3,[13],2,0},{'A',[13],2,[1],0,4,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x2_dw12_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw12_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-12:6" coeffb="8:7:5" shifta=16 shiftb=32 graphb="{{'O',[8],2,[1],0,3},{'O',[7],2,[7],1,0},{'O',[5],2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[12],2,[3],1,2},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x2_dw12_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw12_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 method="plain" outputFile=lp2x2_dw12_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw12_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 method="plain" outputFile=lp2x2_dw12_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw12_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 graphb="{{'O',[52],4,[13],2,2},{'O',[50],4,[25],3,1},{'A',[25],3,[13],2,1,[-1],0,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[48],3,[3],1,4},{'O',[26],3,[13],2,1},{'A',[13],2,[1],0,4,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x2_dw12_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw12_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-27:14" coeffb="16:12:8" shifta=32 shiftb=64 graphb="{{'O',[16],2,[1],0,4},{'O',[12],2,[3],1,2},{'O',[8],2,[1],0,3},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[27],3,[27],2,0},{'O',[14],3,[7],1,1},{'A',[27],2,[7],1,2,[-1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" method="multiplierless" outputFile=lp2x2_dw12_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw12_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 method="plain" outputFile=lp2x2_dw12_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw12_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 method="plain" outputFile=lp2x2_dw12_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw12_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 graphb="{{'O',[105],4,[105],3,0},{'O',[99],4,[99],2,0},{'A',[105],3,[3],1,1,[99],2,0},{'A',[99],2,[3],1,5,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[95],3,[95],2,0},{'O',[53],3,[53],2,0},{'A',[95],2,[3],1,5,[-1],0,0},{'A',[53],2,[-3],1,2,[65],1,0},{'A',[3],1,[1],0,2,[-1],0,0},{'A',[65],1,[1],0,6,[1],0,0}}" method="multiplierless" outputFile=lp2x2_dw12_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw12_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-48:24" coeffb="26:32:24" shifta=64 shiftb=128 graphb="{{'O',[26],3,[13],2,1},{'O',[32],3,[1],0,5},{'O',[24],3,[3],1,3},{'A',[13],2,[1],0,4,[-3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[48],2,[3],1,4},{'O',[24],2,[3],1,3},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x2_dw12_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw12_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 method="plain" outputFile=lp2x2_dw12_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw12_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 method="plain" outputFile=lp2x2_dw12_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw12_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 graphb="{{'O',[210],4,[105],3,1},{'O',[198],4,[99],2,1},{'A',[105],3,[3],1,1,[99],2,0},{'A',[99],2,[3],1,5,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[190],3,[95],2,1},{'O',[106],3,[53],2,1},{'A',[95],2,[3],1,5,[-1],0,0},{'A',[53],2,[-3],1,2,[65],1,0},{'A',[65],1,[1],0,6,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x2_dw12_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw12_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-80:48" coeffb="56:64:56" shifta=128 shiftb=256 graphb="{{'O',[56],2,[7],1,3},{'O',[64],2,[1],0,6},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[80],2,[5],1,4},{'O',[48],2,[3],1,4},{'A',[5],1,[1],0,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x2_dw12_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw12_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 method="plain" outputFile=lp2x2_dw12_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw12_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 method="plain" outputFile=lp2x2_dw12_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw12_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 graphb="{{'O',[419],4,[419],3,0},{'O',[397],4,[397],3,0},{'A',[397],3,[3],1,7,[13],2,0},{'A',[419],3,[13],2,5,[3],1,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[381],3,[381],2,0},{'O',[212],3,[53],2,2},{'A',[381],2,[3],1,7,[-3],1,0},{'A',[53],2,[7],1,3,[-3],1,0},{'A',[7],1,[1],0,3,[-1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x2_dw12_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw12_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-217:112" coeffb="128:96:64" shifta=256 shiftb=512 graphb="{{'O',[128],2,[1],0,7},{'O',[96],2,[3],1,5},{'O',[64],2,[1],0,6},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[217],3,[217],2,0},{'O',[112],3,[7],1,4},{'A',[217],2,[7],1,5,[-7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" method="multiplierless" outputFile=lp2x2_dw12_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw12_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-8 lsbOut=-8 guardBits=-1 coeffb="0x3fca334c2df947b5:0x3fc8cbe9ab6479e7:0x3fca334c2df947b5" coeffa="0xbfe7c88f69e58411:0x3fda744a9efb62a7" outputFile=lp2x2_dw08_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw08_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 method="plain" outputFile=lp2x2_dw08_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw08_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 method="plain" outputFile=lp2x2_dw08_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw08_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 graphb="{{'O',[7],2,[7],1,0},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x2_dw08_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw08_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-6:3" coeffb="7:7:6" shifta=8 shiftb=32 graphb="{{'O',[7],2,[7],1,0},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x2_dw08_cw04_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw08_cw04_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 method="plain" outputFile=lp2x2_dw08_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw08_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 method="plain" outputFile=lp2x2_dw08_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw08_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 graphb="{{'O',[13],3,[13],2,0},{'O',[12],3,[3],1,2},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[12],2,[3],1,2},{'O',[7],2,[7],1,0},{'A',[3],1,[1],0,1,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" method="multiplierless" outputFile=lp2x2_dw08_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw08_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-12:6" coeffb="8:7:5" shifta=16 shiftb=32 graphb="{{'O',[8],2,[1],0,3},{'O',[7],2,[7],1,0},{'O',[5],2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[12],2,[3],1,2},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x2_dw08_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw08_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 method="plain" outputFile=lp2x2_dw08_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw08_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 method="plain" outputFile=lp2x2_dw08_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw08_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 graphb="{{'O',[26],4,[13],2,1},{'O',[25],4,[25],3,0},{'A',[25],3,[13],2,1,[-1],0,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[24],3,[3],1,3},{'O',[13],3,[13],2,0},{'A',[13],2,[1],0,4,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x2_dw08_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw08_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-12:6" coeffb="8:7:5" shifta=16 shiftb=32 graphb="{{'O',[8],2,[1],0,3},{'O',[7],2,[7],1,0},{'O',[5],2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[12],2,[3],1,2},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x2_dw08_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw08_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 method="plain" outputFile=lp2x2_dw08_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw08_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 method="plain" outputFile=lp2x2_dw08_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw08_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 graphb="{{'O',[52],4,[13],2,2},{'O',[50],4,[25],3,1},{'A',[25],3,[13],2,1,[-1],0,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[48],3,[3],1,4},{'O',[26],3,[13],2,1},{'A',[13],2,[1],0,4,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x2_dw08_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw08_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-27:14" coeffb="16:12:8" shifta=32 shiftb=64 graphb="{{'O',[16],2,[1],0,4},{'O',[12],2,[3],1,2},{'O',[8],2,[1],0,3},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[27],3,[27],2,0},{'O',[14],3,[7],1,1},{'A',[27],2,[7],1,2,[-1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" method="multiplierless" outputFile=lp2x2_dw08_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw08_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 method="plain" outputFile=lp2x2_dw08_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw08_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 method="plain" outputFile=lp2x2_dw08_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw08_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 graphb="{{'O',[105],4,[105],3,0},{'O',[99],4,[99],2,0},{'A',[105],3,[3],1,1,[99],2,0},{'A',[99],2,[3],1,5,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[95],3,[95],2,0},{'O',[53],3,[53],2,0},{'A',[95],2,[3],1,5,[-1],0,0},{'A',[53],2,[-3],1,2,[65],1,0},{'A',[3],1,[1],0,2,[-1],0,0},{'A',[65],1,[1],0,6,[1],0,0}}" method="multiplierless" outputFile=lp2x2_dw08_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw08_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-48:24" coeffb="26:32:24" shifta=64 shiftb=128 graphb="{{'O',[26],3,[13],2,1},{'O',[32],3,[1],0,5},{'O',[24],3,[3],1,3},{'A',[13],2,[1],0,4,[-3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[48],2,[3],1,4},{'O',[24],2,[3],1,3},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x2_dw08_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw08_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 method="plain" outputFile=lp2x2_dw08_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw08_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 method="plain" outputFile=lp2x2_dw08_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw08_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 graphb="{{'O',[210],4,[105],3,1},{'O',[198],4,[99],2,1},{'A',[105],3,[3],1,1,[99],2,0},{'A',[99],2,[3],1,5,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[190],3,[95],2,1},{'O',[106],3,[53],2,1},{'A',[95],2,[3],1,5,[-1],0,0},{'A',[53],2,[-3],1,2,[65],1,0},{'A',[65],1,[1],0,6,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x2_dw08_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw08_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-80:48" coeffb="56:64:56" shifta=128 shiftb=256 graphb="{{'O',[56],2,[7],1,3},{'O',[64],2,[1],0,6},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[80],2,[5],1,4},{'O',[48],2,[3],1,4},{'A',[5],1,[1],0,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp2x2_dw08_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw08_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 method="plain" outputFile=lp2x2_dw08_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw08_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 method="plain" outputFile=lp2x2_dw08_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw08_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 graphb="{{'O',[419],4,[419],3,0},{'O',[397],4,[397],3,0},{'A',[397],3,[3],1,7,[13],2,0},{'A',[419],3,[13],2,5,[3],1,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[381],3,[381],2,0},{'O',[212],3,[53],2,2},{'A',[381],2,[3],1,7,[-3],1,0},{'A',[53],2,[7],1,3,[-3],1,0},{'A',[7],1,[1],0,3,[-1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp2x2_dw08_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw08_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-217:112" coeffb="128:96:64" shifta=256 shiftb=512 graphb="{{'O',[128],2,[1],0,7},{'O',[96],2,[3],1,5},{'O',[64],2,[1],0,6},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[217],3,[217],2,0},{'O',[112],3,[7],1,4},{'A',[217],2,[7],1,5,[-7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" method="multiplierless" outputFile=lp2x2_dw08_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x2_dw08_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-16 lsbOut=-16 guardBits=-1 coeffb="0x3fca334c2df947b5:0x3fc8cbe9ab6479e7:0x3fca334c2df947b5" coeffa="0xbfe7c88f69e58411:0x3fda744a9efb62a7" outputFile=lp3x0_dw16_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw16_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 method="plain" outputFile=lp3x0_dw16_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw16_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 method="plain" outputFile=lp3x0_dw16_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw16_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 graphb="{{'O',[7],2,[7],1,0},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp3x0_dw16_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw16_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-6:3" coeffb="2:2:1" shifta=8 shiftb=8 graphb="{{'O',[2],1,[1],0,1},{'O',[1],1,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x0_dw16_cw04_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw16_cw04_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 method="plain" outputFile=lp3x0_dw16_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw16_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 method="plain" outputFile=lp3x0_dw16_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw16_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 graphb="{{'O',[13],3,[13],2,0},{'O',[12],3,[3],1,2},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[12],2,[3],1,2},{'O',[7],2,[7],1,0},{'A',[3],1,[1],0,1,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" method="multiplierless" outputFile=lp3x0_dw16_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw16_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-6:3" coeffb="2:2:1" shifta=8 shiftb=8 graphb="{{'O',[2],1,[1],0,1},{'O',[1],1,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x0_dw16_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw16_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 method="plain" outputFile=lp3x0_dw16_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw16_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 method="plain" outputFile=lp3x0_dw16_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw16_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 graphb="{{'O',[26],4,[13],2,1},{'O',[25],4,[25],3,0},{'A',[25],3,[13],2,1,[-1],0,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[24],3,[3],1,3},{'O',[13],3,[13],2,0},{'A',[13],2,[1],0,4,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp3x0_dw16_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw16_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-8:4" coeffb="4:6:3" shifta=16 shiftb=16 graphb="{{'O',[4],2,[1],0,2},{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[8],1,[1],0,3},{'O',[4],1,[1],0,2}}" method="multiplierless" outputFile=lp3x0_dw16_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw16_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 method="plain" outputFile=lp3x0_dw16_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw16_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 method="plain" outputFile=lp3x0_dw16_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw16_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 graphb="{{'O',[52],4,[13],2,2},{'O',[50],4,[25],3,1},{'A',[25],3,[13],2,1,[-1],0,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[48],3,[3],1,4},{'O',[26],3,[13],2,1},{'A',[13],2,[1],0,4,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp3x0_dw16_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw16_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-24:12" coeffb="8:8:4" shifta=32 shiftb=32 graphb="{{'O',[8],1,[1],0,3},{'O',[4],1,[1],0,2}}" grapha="{{'O',[24],2,[3],1,3},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp3x0_dw16_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw16_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 method="plain" outputFile=lp3x0_dw16_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw16_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 method="plain" outputFile=lp3x0_dw16_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw16_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 graphb="{{'O',[105],4,[105],3,0},{'O',[99],4,[99],2,0},{'A',[105],3,[3],1,1,[99],2,0},{'A',[99],2,[3],1,5,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[95],3,[95],2,0},{'O',[53],3,[53],2,0},{'A',[95],2,[3],1,5,[-1],0,0},{'A',[53],2,[-3],1,2,[65],1,0},{'A',[3],1,[1],0,2,[-1],0,0},{'A',[65],1,[1],0,6,[1],0,0}}" method="multiplierless" outputFile=lp3x0_dw16_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw16_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-32:16" coeffb="16:24:12" shifta=64 shiftb=64 graphb="{{'O',[16],2,[1],0,4},{'O',[24],2,[3],1,3},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[32],1,[1],0,5},{'O',[16],1,[1],0,4}}" method="multiplierless" outputFile=lp3x0_dw16_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw16_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 method="plain" outputFile=lp3x0_dw16_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw16_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 method="plain" outputFile=lp3x0_dw16_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw16_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 graphb="{{'O',[210],4,[105],3,1},{'O',[198],4,[99],2,1},{'A',[105],3,[3],1,1,[99],2,0},{'A',[99],2,[3],1,5,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[190],3,[95],2,1},{'O',[106],3,[53],2,1},{'A',[95],2,[3],1,5,[-1],0,0},{'A',[53],2,[-3],1,2,[65],1,0},{'A',[65],1,[1],0,6,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x0_dw16_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw16_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-96:48" coeffb="32:32:16" shifta=128 shiftb=128 graphb="{{'O',[32],1,[1],0,5},{'O',[16],1,[1],0,4}}" grapha="{{'O',[96],2,[3],1,5},{'O',[48],2,[3],1,4},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x0_dw16_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw16_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 method="plain" outputFile=lp3x0_dw16_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw16_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 method="plain" outputFile=lp3x0_dw16_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw16_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 graphb="{{'O',[419],4,[419],3,0},{'O',[397],4,[397],3,0},{'A',[397],3,[3],1,7,[13],2,0},{'A',[419],3,[13],2,5,[3],1,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[381],3,[381],2,0},{'O',[212],3,[53],2,2},{'A',[381],2,[3],1,7,[-3],1,0},{'A',[53],2,[7],1,3,[-3],1,0},{'A',[7],1,[1],0,3,[-1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp3x0_dw16_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw16_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-384:192" coeffb="128:128:64" shifta=512 shiftb=512 graphb="{{'O',[128],1,[1],0,7},{'O',[64],1,[1],0,6}}" grapha="{{'O',[384],2,[3],1,7},{'O',[192],2,[3],1,6},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x0_dw16_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw16_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-12 lsbOut=-12 guardBits=-1 coeffb="0x3fca334c2df947b5:0x3fc8cbe9ab6479e7:0x3fca334c2df947b5" coeffa="0xbfe7c88f69e58411:0x3fda744a9efb62a7" outputFile=lp3x0_dw12_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw12_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 method="plain" outputFile=lp3x0_dw12_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw12_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 method="plain" outputFile=lp3x0_dw12_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw12_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 graphb="{{'O',[7],2,[7],1,0},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp3x0_dw12_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw12_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-6:3" coeffb="2:2:1" shifta=8 shiftb=8 graphb="{{'O',[2],1,[1],0,1},{'O',[1],1,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x0_dw12_cw04_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw12_cw04_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 method="plain" outputFile=lp3x0_dw12_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw12_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 method="plain" outputFile=lp3x0_dw12_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw12_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 graphb="{{'O',[13],3,[13],2,0},{'O',[12],3,[3],1,2},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[12],2,[3],1,2},{'O',[7],2,[7],1,0},{'A',[3],1,[1],0,1,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" method="multiplierless" outputFile=lp3x0_dw12_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw12_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-6:3" coeffb="2:2:1" shifta=8 shiftb=8 graphb="{{'O',[2],1,[1],0,1},{'O',[1],1,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x0_dw12_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw12_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 method="plain" outputFile=lp3x0_dw12_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw12_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 method="plain" outputFile=lp3x0_dw12_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw12_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 graphb="{{'O',[26],4,[13],2,1},{'O',[25],4,[25],3,0},{'A',[25],3,[13],2,1,[-1],0,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[24],3,[3],1,3},{'O',[13],3,[13],2,0},{'A',[13],2,[1],0,4,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp3x0_dw12_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw12_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-8:4" coeffb="4:6:3" shifta=16 shiftb=16 graphb="{{'O',[4],2,[1],0,2},{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[8],1,[1],0,3},{'O',[4],1,[1],0,2}}" method="multiplierless" outputFile=lp3x0_dw12_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw12_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 method="plain" outputFile=lp3x0_dw12_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw12_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 method="plain" outputFile=lp3x0_dw12_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw12_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 graphb="{{'O',[52],4,[13],2,2},{'O',[50],4,[25],3,1},{'A',[25],3,[13],2,1,[-1],0,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[48],3,[3],1,4},{'O',[26],3,[13],2,1},{'A',[13],2,[1],0,4,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp3x0_dw12_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw12_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-24:12" coeffb="8:8:4" shifta=32 shiftb=32 graphb="{{'O',[8],1,[1],0,3},{'O',[4],1,[1],0,2}}" grapha="{{'O',[24],2,[3],1,3},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp3x0_dw12_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw12_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 method="plain" outputFile=lp3x0_dw12_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw12_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 method="plain" outputFile=lp3x0_dw12_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw12_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 graphb="{{'O',[105],4,[105],3,0},{'O',[99],4,[99],2,0},{'A',[105],3,[3],1,1,[99],2,0},{'A',[99],2,[3],1,5,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[95],3,[95],2,0},{'O',[53],3,[53],2,0},{'A',[95],2,[3],1,5,[-1],0,0},{'A',[53],2,[-3],1,2,[65],1,0},{'A',[3],1,[1],0,2,[-1],0,0},{'A',[65],1,[1],0,6,[1],0,0}}" method="multiplierless" outputFile=lp3x0_dw12_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw12_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-32:16" coeffb="16:24:12" shifta=64 shiftb=64 graphb="{{'O',[16],2,[1],0,4},{'O',[24],2,[3],1,3},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[32],1,[1],0,5},{'O',[16],1,[1],0,4}}" method="multiplierless" outputFile=lp3x0_dw12_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw12_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 method="plain" outputFile=lp3x0_dw12_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw12_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 method="plain" outputFile=lp3x0_dw12_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw12_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 graphb="{{'O',[210],4,[105],3,1},{'O',[198],4,[99],2,1},{'A',[105],3,[3],1,1,[99],2,0},{'A',[99],2,[3],1,5,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[190],3,[95],2,1},{'O',[106],3,[53],2,1},{'A',[95],2,[3],1,5,[-1],0,0},{'A',[53],2,[-3],1,2,[65],1,0},{'A',[65],1,[1],0,6,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x0_dw12_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw12_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-96:48" coeffb="32:32:16" shifta=128 shiftb=128 graphb="{{'O',[32],1,[1],0,5},{'O',[16],1,[1],0,4}}" grapha="{{'O',[96],2,[3],1,5},{'O',[48],2,[3],1,4},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x0_dw12_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw12_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 method="plain" outputFile=lp3x0_dw12_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw12_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 method="plain" outputFile=lp3x0_dw12_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw12_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 graphb="{{'O',[419],4,[419],3,0},{'O',[397],4,[397],3,0},{'A',[397],3,[3],1,7,[13],2,0},{'A',[419],3,[13],2,5,[3],1,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[381],3,[381],2,0},{'O',[212],3,[53],2,2},{'A',[381],2,[3],1,7,[-3],1,0},{'A',[53],2,[7],1,3,[-3],1,0},{'A',[7],1,[1],0,3,[-1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp3x0_dw12_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw12_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-384:192" coeffb="128:128:64" shifta=512 shiftb=512 graphb="{{'O',[128],1,[1],0,7},{'O',[64],1,[1],0,6}}" grapha="{{'O',[384],2,[3],1,7},{'O',[192],2,[3],1,6},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x0_dw12_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw12_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-8 lsbOut=-8 guardBits=-1 coeffb="0x3fca334c2df947b5:0x3fc8cbe9ab6479e7:0x3fca334c2df947b5" coeffa="0xbfe7c88f69e58411:0x3fda744a9efb62a7" outputFile=lp3x0_dw08_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw08_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 method="plain" outputFile=lp3x0_dw08_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw08_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 method="plain" outputFile=lp3x0_dw08_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw08_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-6:3" coeffb="7:6:7" shifta=3 shiftb=5 graphb="{{'O',[7],2,[7],1,0},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp3x0_dw08_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw08_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-6:3" coeffb="2:2:1" shifta=8 shiftb=8 graphb="{{'O',[2],1,[1],0,1},{'O',[1],1,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x0_dw08_cw04_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw08_cw04_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 method="plain" outputFile=lp3x0_dw08_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw08_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 method="plain" outputFile=lp3x0_dw08_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw08_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-12:7" coeffb="13:12:13" shifta=4 shiftb=6 graphb="{{'O',[13],3,[13],2,0},{'O',[12],3,[3],1,2},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[12],2,[3],1,2},{'O',[7],2,[7],1,0},{'A',[3],1,[1],0,1,[1],0,0},{'A',[7],1,[1],0,3,[-1],0,0}}" method="multiplierless" outputFile=lp3x0_dw08_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw08_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-6:3" coeffb="2:2:1" shifta=8 shiftb=8 graphb="{{'O',[2],1,[1],0,1},{'O',[1],1,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x0_dw08_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw08_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 method="plain" outputFile=lp3x0_dw08_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw08_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 method="plain" outputFile=lp3x0_dw08_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw08_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-24:13" coeffb="26:25:26" shifta=5 shiftb=7 graphb="{{'O',[26],4,[13],2,1},{'O',[25],4,[25],3,0},{'A',[25],3,[13],2,1,[-1],0,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[24],3,[3],1,3},{'O',[13],3,[13],2,0},{'A',[13],2,[1],0,4,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp3x0_dw08_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw08_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-8:4" coeffb="4:6:3" shifta=16 shiftb=16 graphb="{{'O',[4],2,[1],0,2},{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[8],1,[1],0,3},{'O',[4],1,[1],0,2}}" method="multiplierless" outputFile=lp3x0_dw08_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw08_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 method="plain" outputFile=lp3x0_dw08_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw08_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 method="plain" outputFile=lp3x0_dw08_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw08_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-48:26" coeffb="52:50:52" shifta=6 shiftb=8 graphb="{{'O',[52],4,[13],2,2},{'O',[50],4,[25],3,1},{'A',[25],3,[13],2,1,[-1],0,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[48],3,[3],1,4},{'O',[26],3,[13],2,1},{'A',[13],2,[1],0,4,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp3x0_dw08_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw08_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-24:12" coeffb="8:8:4" shifta=32 shiftb=32 graphb="{{'O',[8],1,[1],0,3},{'O',[4],1,[1],0,2}}" grapha="{{'O',[24],2,[3],1,3},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp3x0_dw08_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw08_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 method="plain" outputFile=lp3x0_dw08_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw08_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 method="plain" outputFile=lp3x0_dw08_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw08_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-95:53" coeffb="105:99:105" shifta=7 shiftb=9 graphb="{{'O',[105],4,[105],3,0},{'O',[99],4,[99],2,0},{'A',[105],3,[3],1,1,[99],2,0},{'A',[99],2,[3],1,5,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[95],3,[95],2,0},{'O',[53],3,[53],2,0},{'A',[95],2,[3],1,5,[-1],0,0},{'A',[53],2,[-3],1,2,[65],1,0},{'A',[3],1,[1],0,2,[-1],0,0},{'A',[65],1,[1],0,6,[1],0,0}}" method="multiplierless" outputFile=lp3x0_dw08_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw08_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-32:16" coeffb="16:24:12" shifta=64 shiftb=64 graphb="{{'O',[16],2,[1],0,4},{'O',[24],2,[3],1,3},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[32],1,[1],0,5},{'O',[16],1,[1],0,4}}" method="multiplierless" outputFile=lp3x0_dw08_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw08_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 method="plain" outputFile=lp3x0_dw08_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw08_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 method="plain" outputFile=lp3x0_dw08_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw08_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-190:106" coeffb="210:198:210" shifta=8 shiftb=10 graphb="{{'O',[210],4,[105],3,1},{'O',[198],4,[99],2,1},{'A',[105],3,[3],1,1,[99],2,0},{'A',[99],2,[3],1,5,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[190],3,[95],2,1},{'O',[106],3,[53],2,1},{'A',[95],2,[3],1,5,[-1],0,0},{'A',[53],2,[-3],1,2,[65],1,0},{'A',[65],1,[1],0,6,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x0_dw08_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw08_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-96:48" coeffb="32:32:16" shifta=128 shiftb=128 graphb="{{'O',[32],1,[1],0,5},{'O',[16],1,[1],0,4}}" grapha="{{'O',[96],2,[3],1,5},{'O',[48],2,[3],1,4},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x0_dw08_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw08_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 method="plain" outputFile=lp3x0_dw08_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw08_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 method="plain" outputFile=lp3x0_dw08_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw08_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-381:212" coeffb="419:397:419" shifta=9 shiftb=11 graphb="{{'O',[419],4,[419],3,0},{'O',[397],4,[397],3,0},{'A',[397],3,[3],1,7,[13],2,0},{'A',[419],3,[13],2,5,[3],1,0},{'A',[13],2,[3],1,2,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[381],3,[381],2,0},{'O',[212],3,[53],2,2},{'A',[381],2,[3],1,7,[-3],1,0},{'A',[53],2,[7],1,3,[-3],1,0},{'A',[7],1,[1],0,3,[-1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp3x0_dw08_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw08_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-384:192" coeffb="128:128:64" shifta=512 shiftb=512 graphb="{{'O',[128],1,[1],0,7},{'O',[64],1,[1],0,6}}" grapha="{{'O',[384],2,[3],1,7},{'O',[192],2,[3],1,6},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x0_dw08_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x0_dw08_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-16 lsbOut=-16 guardBits=-1 coeffb="0x3fceb225a2cfabff:0x3fd28702af12dcb3:0x3fceb225a2cfabff" coeffa="0xbfe0bf8511b58ac4:0x3fd8305361f502c1" outputFile=lp3x1_dw16_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw16_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-4:3" coeffb="4:5:4" shifta=3 shiftb=4 method="plain" outputFile=lp3x1_dw16_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw16_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-4:3" coeffb="4:5:4" shifta=3 shiftb=4 method="plain" outputFile=lp3x1_dw16_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw16_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-4:3" coeffb="4:5:4" shifta=3 shiftb=4 graphb="{{'O',[4],2,[1],0,2},{'O',[5],2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[4],2,[1],0,2},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp3x1_dw16_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw16_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-4:3" coeffb="4:6:3" shifta=8 shiftb=16 graphb="{{'O',[4],2,[1],0,2},{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[4],2,[1],0,2},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw16_cw04_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw16_cw04_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-8:6" coeffb="8:9:8" shifta=4 shiftb=5 method="plain" outputFile=lp3x1_dw16_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw16_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-8:6" coeffb="8:9:8" shifta=4 shiftb=5 method="plain" outputFile=lp3x1_dw16_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw16_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-8:6" coeffb="8:9:8" shifta=4 shiftb=5 graphb="{{'O',[8],2,[1],0,3},{'O',[9],2,[9],1,0},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[8],2,[1],0,3},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw16_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw16_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-8:6" coeffb="4:5:4" shifta=16 shiftb=16 graphb="{{'O',[4],2,[1],0,2},{'O',[5],2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[8],2,[1],0,3},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw16_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw16_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-17:12" coeffb="15:19:15" shifta=5 shiftb=6 method="plain" outputFile=lp3x1_dw16_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw16_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-17:12" coeffb="15:19:15" shifta=5 shiftb=6 method="plain" outputFile=lp3x1_dw16_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw16_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-17:12" coeffb="15:19:15" shifta=5 shiftb=6 graphb="{{'O',[15],3,[15],1,0},{'O',[19],3,[19],2,0},{'A',[19],2,[1],0,2,[15],1,0},{'A',[15],1,[1],0,4,[-1],0,0}}" grapha="{{'O',[17],2,[17],1,0},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,1,[1],0,0},{'A',[17],1,[1],0,4,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw16_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw16_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-8:6" coeffb="4:5:4" shifta=16 shiftb=16 graphb="{{'O',[4],2,[1],0,2},{'O',[5],2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[8],2,[1],0,3},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw16_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw16_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-33:24" coeffb="31:37:31" shifta=6 shiftb=7 method="plain" outputFile=lp3x1_dw16_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw16_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-33:24" coeffb="31:37:31" shifta=6 shiftb=7 method="plain" outputFile=lp3x1_dw16_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw16_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-33:24" coeffb="31:37:31" shifta=6 shiftb=7 graphb="{{'O',[31],3,[31],2,0},{'O',[37],3,[37],2,0},{'A',[37],2,[1],0,2,[33],1,0},{'A',[31],2,[-1],0,1,[33],1,0},{'A',[33],1,[1],0,5,[1],0,0}}" grapha="{{'O',[33],2,[33],1,0},{'O',[24],2,[3],1,3},{'A',[3],1,[1],0,1,[1],0,0},{'A',[33],1,[1],0,5,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw16_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw16_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-8:8" coeffb="9:14:9" shifta=32 shiftb=32 graphb="{{'O',[9],3,[9],1,0},{'O',[14],3,[7],2,1},{'A',[7],2,[-1],0,1,[9],1,0},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[8],1,[1],0,3}}" method="multiplierless" outputFile=lp3x1_dw16_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw16_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-67:48" coeffb="61:74:61" shifta=7 shiftb=8 method="plain" outputFile=lp3x1_dw16_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw16_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-67:48" coeffb="61:74:61" shifta=7 shiftb=8 method="plain" outputFile=lp3x1_dw16_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw16_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-67:48" coeffb="61:74:61" shifta=7 shiftb=8 graphb="{{'O',[61],4,[61],2,0},{'O',[74],4,[37],3,1},{'A',[37],3,[-3],1,3,[61],2,0},{'A',[61],2,[1],0,6,[-3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[67],3,[67],2,0},{'O',[48],3,[3],1,4},{'A',[67],2,[1],0,6,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw16_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw16_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-32:24" coeffb="16:24:12" shifta=64 shiftb=64 graphb="{{'O',[16],2,[1],0,4},{'O',[24],2,[3],1,3},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[32],2,[1],0,5},{'O',[24],2,[3],1,3},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw16_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw16_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-134:97" coeffb="123:148:123" shifta=8 shiftb=9 method="plain" outputFile=lp3x1_dw16_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw16_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-134:97" coeffb="123:148:123" shifta=8 shiftb=9 method="plain" outputFile=lp3x1_dw16_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw16_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-134:97" coeffb="123:148:123" shifta=8 shiftb=9 graphb="{{'O',[123],3,[123],2,0},{'O',[148],3,[37],2,2},{'A',[37],2,[1],0,5,[5],1,0},{'A',[123],2,[1],0,7,[-5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[134],3,[67],2,1},{'O',[97],3,[97],2,0},{'A',[67],2,[1],0,6,[3],1,0},{'A',[97],2,[3],1,5,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw16_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw16_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-64:40" coeffb="32:48:24" shifta=128 shiftb=128 graphb="{{'O',[32],2,[1],0,5},{'O',[48],2,[3],1,4},{'O',[24],2,[3],1,3},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[64],2,[1],0,6},{'O',[40],2,[5],1,3},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw16_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw16_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-268:194" coeffb="246:296:246" shifta=9 shiftb=10 method="plain" outputFile=lp3x1_dw16_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw16_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-268:194" coeffb="246:296:246" shifta=9 shiftb=10 method="plain" outputFile=lp3x1_dw16_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw16_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-268:194" coeffb="246:296:246" shifta=9 shiftb=10 graphb="{{'O',[246],3,[123],2,1},{'O',[296],3,[37],2,3},{'A',[123],2,[1],0,7,[-5],1,0},{'A',[37],2,[1],0,5,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[268],3,[67],2,2},{'O',[194],3,[97],2,1},{'A',[97],2,[3],1,5,[1],0,0},{'A',[67],2,[1],0,6,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw16_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw16_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-256:192" coeffb="128:160:128" shifta=512 shiftb=512 graphb="{{'O',[128],2,[1],0,7},{'O',[160],2,[5],1,5},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[256],2,[1],0,8},{'O',[192],2,[3],1,6},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw16_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw16_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-12 lsbOut=-12 guardBits=-1 coeffb="0x3fceb225a2cfabff:0x3fd28702af12dcb3:0x3fceb225a2cfabff" coeffa="0xbfe0bf8511b58ac4:0x3fd8305361f502c1" outputFile=lp3x1_dw12_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw12_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-4:3" coeffb="4:5:4" shifta=3 shiftb=4 method="plain" outputFile=lp3x1_dw12_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw12_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-4:3" coeffb="4:5:4" shifta=3 shiftb=4 method="plain" outputFile=lp3x1_dw12_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw12_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-4:3" coeffb="4:5:4" shifta=3 shiftb=4 graphb="{{'O',[4],2,[1],0,2},{'O',[5],2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[4],2,[1],0,2},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp3x1_dw12_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw12_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-4:3" coeffb="4:6:3" shifta=8 shiftb=16 graphb="{{'O',[4],2,[1],0,2},{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[4],2,[1],0,2},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw12_cw04_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw12_cw04_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-8:6" coeffb="8:9:8" shifta=4 shiftb=5 method="plain" outputFile=lp3x1_dw12_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw12_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-8:6" coeffb="8:9:8" shifta=4 shiftb=5 method="plain" outputFile=lp3x1_dw12_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw12_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-8:6" coeffb="8:9:8" shifta=4 shiftb=5 graphb="{{'O',[8],2,[1],0,3},{'O',[9],2,[9],1,0},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[8],2,[1],0,3},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw12_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw12_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-8:6" coeffb="4:5:4" shifta=16 shiftb=16 graphb="{{'O',[4],2,[1],0,2},{'O',[5],2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[8],2,[1],0,3},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw12_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw12_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-17:12" coeffb="15:19:15" shifta=5 shiftb=6 method="plain" outputFile=lp3x1_dw12_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw12_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-17:12" coeffb="15:19:15" shifta=5 shiftb=6 method="plain" outputFile=lp3x1_dw12_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw12_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-17:12" coeffb="15:19:15" shifta=5 shiftb=6 graphb="{{'O',[15],3,[15],1,0},{'O',[19],3,[19],2,0},{'A',[19],2,[1],0,2,[15],1,0},{'A',[15],1,[1],0,4,[-1],0,0}}" grapha="{{'O',[17],2,[17],1,0},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,1,[1],0,0},{'A',[17],1,[1],0,4,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw12_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw12_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-8:6" coeffb="4:5:4" shifta=16 shiftb=16 graphb="{{'O',[4],2,[1],0,2},{'O',[5],2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[8],2,[1],0,3},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw12_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw12_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-33:24" coeffb="31:37:31" shifta=6 shiftb=7 method="plain" outputFile=lp3x1_dw12_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw12_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-33:24" coeffb="31:37:31" shifta=6 shiftb=7 method="plain" outputFile=lp3x1_dw12_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw12_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-33:24" coeffb="31:37:31" shifta=6 shiftb=7 graphb="{{'O',[31],3,[31],2,0},{'O',[37],3,[37],2,0},{'A',[37],2,[1],0,2,[33],1,0},{'A',[31],2,[-1],0,1,[33],1,0},{'A',[33],1,[1],0,5,[1],0,0}}" grapha="{{'O',[33],2,[33],1,0},{'O',[24],2,[3],1,3},{'A',[3],1,[1],0,1,[1],0,0},{'A',[33],1,[1],0,5,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw12_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw12_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-8:8" coeffb="9:14:9" shifta=32 shiftb=32 graphb="{{'O',[9],3,[9],1,0},{'O',[14],3,[7],2,1},{'A',[7],2,[-1],0,1,[9],1,0},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[8],1,[1],0,3}}" method="multiplierless" outputFile=lp3x1_dw12_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw12_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-67:48" coeffb="61:74:61" shifta=7 shiftb=8 method="plain" outputFile=lp3x1_dw12_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw12_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-67:48" coeffb="61:74:61" shifta=7 shiftb=8 method="plain" outputFile=lp3x1_dw12_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw12_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-67:48" coeffb="61:74:61" shifta=7 shiftb=8 graphb="{{'O',[61],4,[61],2,0},{'O',[74],4,[37],3,1},{'A',[37],3,[-3],1,3,[61],2,0},{'A',[61],2,[1],0,6,[-3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[67],3,[67],2,0},{'O',[48],3,[3],1,4},{'A',[67],2,[1],0,6,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw12_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw12_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-32:24" coeffb="16:24:12" shifta=64 shiftb=64 graphb="{{'O',[16],2,[1],0,4},{'O',[24],2,[3],1,3},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[32],2,[1],0,5},{'O',[24],2,[3],1,3},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw12_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw12_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-134:97" coeffb="123:148:123" shifta=8 shiftb=9 method="plain" outputFile=lp3x1_dw12_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw12_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-134:97" coeffb="123:148:123" shifta=8 shiftb=9 method="plain" outputFile=lp3x1_dw12_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw12_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-134:97" coeffb="123:148:123" shifta=8 shiftb=9 graphb="{{'O',[123],3,[123],2,0},{'O',[148],3,[37],2,2},{'A',[37],2,[1],0,5,[5],1,0},{'A',[123],2,[1],0,7,[-5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[134],3,[67],2,1},{'O',[97],3,[97],2,0},{'A',[67],2,[1],0,6,[3],1,0},{'A',[97],2,[3],1,5,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw12_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw12_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-64:40" coeffb="32:48:24" shifta=128 shiftb=128 graphb="{{'O',[32],2,[1],0,5},{'O',[48],2,[3],1,4},{'O',[24],2,[3],1,3},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[64],2,[1],0,6},{'O',[40],2,[5],1,3},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw12_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw12_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-268:194" coeffb="246:296:246" shifta=9 shiftb=10 method="plain" outputFile=lp3x1_dw12_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw12_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-268:194" coeffb="246:296:246" shifta=9 shiftb=10 method="plain" outputFile=lp3x1_dw12_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw12_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-268:194" coeffb="246:296:246" shifta=9 shiftb=10 graphb="{{'O',[246],3,[123],2,1},{'O',[296],3,[37],2,3},{'A',[123],2,[1],0,7,[-5],1,0},{'A',[37],2,[1],0,5,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[268],3,[67],2,2},{'O',[194],3,[97],2,1},{'A',[97],2,[3],1,5,[1],0,0},{'A',[67],2,[1],0,6,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw12_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw12_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-256:192" coeffb="128:160:128" shifta=512 shiftb=512 graphb="{{'O',[128],2,[1],0,7},{'O',[160],2,[5],1,5},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[256],2,[1],0,8},{'O',[192],2,[3],1,6},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw12_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw12_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-8 lsbOut=-8 guardBits=-1 coeffb="0x3fceb225a2cfabff:0x3fd28702af12dcb3:0x3fceb225a2cfabff" coeffa="0xbfe0bf8511b58ac4:0x3fd8305361f502c1" outputFile=lp3x1_dw08_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw08_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-4:3" coeffb="4:5:4" shifta=3 shiftb=4 method="plain" outputFile=lp3x1_dw08_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw08_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-4:3" coeffb="4:5:4" shifta=3 shiftb=4 method="plain" outputFile=lp3x1_dw08_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw08_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-4:3" coeffb="4:5:4" shifta=3 shiftb=4 graphb="{{'O',[4],2,[1],0,2},{'O',[5],2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[4],2,[1],0,2},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp3x1_dw08_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw08_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-4:3" coeffb="4:6:3" shifta=8 shiftb=16 graphb="{{'O',[4],2,[1],0,2},{'O',[6],2,[3],1,1},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[4],2,[1],0,2},{'O',[3],2,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw08_cw04_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw08_cw04_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-8:6" coeffb="8:9:8" shifta=4 shiftb=5 method="plain" outputFile=lp3x1_dw08_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw08_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-8:6" coeffb="8:9:8" shifta=4 shiftb=5 method="plain" outputFile=lp3x1_dw08_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw08_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-8:6" coeffb="8:9:8" shifta=4 shiftb=5 graphb="{{'O',[8],2,[1],0,3},{'O',[9],2,[9],1,0},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[8],2,[1],0,3},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw08_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw08_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-8:6" coeffb="4:5:4" shifta=16 shiftb=16 graphb="{{'O',[4],2,[1],0,2},{'O',[5],2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[8],2,[1],0,3},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw08_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw08_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-17:12" coeffb="15:19:15" shifta=5 shiftb=6 method="plain" outputFile=lp3x1_dw08_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw08_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-17:12" coeffb="15:19:15" shifta=5 shiftb=6 method="plain" outputFile=lp3x1_dw08_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw08_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-17:12" coeffb="15:19:15" shifta=5 shiftb=6 graphb="{{'O',[15],3,[15],1,0},{'O',[19],3,[19],2,0},{'A',[19],2,[1],0,2,[15],1,0},{'A',[15],1,[1],0,4,[-1],0,0}}" grapha="{{'O',[17],2,[17],1,0},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,1,[1],0,0},{'A',[17],1,[1],0,4,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw08_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw08_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-8:6" coeffb="4:5:4" shifta=16 shiftb=16 graphb="{{'O',[4],2,[1],0,2},{'O',[5],2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[8],2,[1],0,3},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw08_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw08_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-33:24" coeffb="31:37:31" shifta=6 shiftb=7 method="plain" outputFile=lp3x1_dw08_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw08_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-33:24" coeffb="31:37:31" shifta=6 shiftb=7 method="plain" outputFile=lp3x1_dw08_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw08_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-33:24" coeffb="31:37:31" shifta=6 shiftb=7 graphb="{{'O',[31],3,[31],2,0},{'O',[37],3,[37],2,0},{'A',[37],2,[1],0,2,[33],1,0},{'A',[31],2,[-1],0,1,[33],1,0},{'A',[33],1,[1],0,5,[1],0,0}}" grapha="{{'O',[33],2,[33],1,0},{'O',[24],2,[3],1,3},{'A',[3],1,[1],0,1,[1],0,0},{'A',[33],1,[1],0,5,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw08_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw08_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-8:8" coeffb="9:14:9" shifta=32 shiftb=32 graphb="{{'O',[9],3,[9],1,0},{'O',[14],3,[7],2,1},{'A',[7],2,[-1],0,1,[9],1,0},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[8],1,[1],0,3}}" method="multiplierless" outputFile=lp3x1_dw08_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw08_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-67:48" coeffb="61:74:61" shifta=7 shiftb=8 method="plain" outputFile=lp3x1_dw08_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw08_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-67:48" coeffb="61:74:61" shifta=7 shiftb=8 method="plain" outputFile=lp3x1_dw08_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw08_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-67:48" coeffb="61:74:61" shifta=7 shiftb=8 graphb="{{'O',[61],4,[61],2,0},{'O',[74],4,[37],3,1},{'A',[37],3,[-3],1,3,[61],2,0},{'A',[61],2,[1],0,6,[-3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[67],3,[67],2,0},{'O',[48],3,[3],1,4},{'A',[67],2,[1],0,6,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw08_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw08_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-32:24" coeffb="16:24:12" shifta=64 shiftb=64 graphb="{{'O',[16],2,[1],0,4},{'O',[24],2,[3],1,3},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[32],2,[1],0,5},{'O',[24],2,[3],1,3},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw08_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw08_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-134:97" coeffb="123:148:123" shifta=8 shiftb=9 method="plain" outputFile=lp3x1_dw08_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw08_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-134:97" coeffb="123:148:123" shifta=8 shiftb=9 method="plain" outputFile=lp3x1_dw08_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw08_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-134:97" coeffb="123:148:123" shifta=8 shiftb=9 graphb="{{'O',[123],3,[123],2,0},{'O',[148],3,[37],2,2},{'A',[37],2,[1],0,5,[5],1,0},{'A',[123],2,[1],0,7,[-5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[134],3,[67],2,1},{'O',[97],3,[97],2,0},{'A',[67],2,[1],0,6,[3],1,0},{'A',[97],2,[3],1,5,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw08_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw08_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-64:40" coeffb="32:48:24" shifta=128 shiftb=128 graphb="{{'O',[32],2,[1],0,5},{'O',[48],2,[3],1,4},{'O',[24],2,[3],1,3},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[64],2,[1],0,6},{'O',[40],2,[5],1,3},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw08_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw08_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-268:194" coeffb="246:296:246" shifta=9 shiftb=10 method="plain" outputFile=lp3x1_dw08_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw08_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-268:194" coeffb="246:296:246" shifta=9 shiftb=10 method="plain" outputFile=lp3x1_dw08_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw08_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-268:194" coeffb="246:296:246" shifta=9 shiftb=10 graphb="{{'O',[246],3,[123],2,1},{'O',[296],3,[37],2,3},{'A',[123],2,[1],0,7,[-5],1,0},{'A',[37],2,[1],0,5,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[268],3,[67],2,2},{'O',[194],3,[97],2,1},{'A',[97],2,[3],1,5,[1],0,0},{'A',[67],2,[1],0,6,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw08_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw08_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-256:192" coeffb="128:160:128" shifta=512 shiftb=512 graphb="{{'O',[128],2,[1],0,7},{'O',[160],2,[5],1,5},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[256],2,[1],0,8},{'O',[192],2,[3],1,6},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x1_dw08_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x1_dw08_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-16 lsbOut=-16 guardBits=-1 coeffb="0x3fd1c6097a9173d4:0x3fd8e9ffc1572149:0x3fd1c6097a9173d4" coeffa="0xbfd393720f61be23:0x3fd6c14df69400f8" outputFile=lp3x2_dw16_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw16_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-5:6" coeffb="4:6:4" shifta=4 shiftb=4 method="plain" outputFile=lp3x2_dw16_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw16_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-5:6" coeffb="4:6:4" shifta=4 shiftb=4 method="plain" outputFile=lp3x2_dw16_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw16_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-5:6" coeffb="4:6:4" shifta=4 shiftb=4 graphb="{{'O',[4],2,[1],0,2},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[5],3,[5],2,0},{'O',[6],3,[3],1,1},{'A',[5],2,[1],0,1,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp3x2_dw16_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw16_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-5:5" coeffb="5:7:4" shifta=16 shiftb=16 graphb="{{'O',[5],3,[5],1,0},{'O',[7],3,[7],2,0},{'O',[4],3,[1],0,2},{'A',[7],2,[1],0,1,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[5],2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp3x2_dw16_cw04_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw16_cw04_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-10:11" coeffb="9:12:9" shifta=5 shiftb=5 method="plain" outputFile=lp3x2_dw16_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw16_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-10:11" coeffb="9:12:9" shifta=5 shiftb=5 method="plain" outputFile=lp3x2_dw16_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw16_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-10:11" coeffb="9:12:9" shifta=5 shiftb=5 graphb="{{'O',[9],2,[9],1,0},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,1,[1],0,0},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[10],3,[5],1,1},{'O',[11],3,[11],2,0},{'A',[11],2,[5],1,1,[1],0,0},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp3x2_dw16_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw16_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-5:5" coeffb="5:7:4" shifta=16 shiftb=16 graphb="{{'O',[5],3,[5],2,0},{'O',[7],3,[7],1,0},{'O',[4],3,[1],0,2},{'A',[5],2,[-1],0,1,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[5],2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp3x2_dw16_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw16_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-20:23" coeffb="18:25:18" shifta=6 shiftb=6 method="plain" outputFile=lp3x2_dw16_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw16_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-20:23" coeffb="18:25:18" shifta=6 shiftb=6 method="plain" outputFile=lp3x2_dw16_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw16_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-20:23" coeffb="18:25:18" shifta=6 shiftb=6 graphb="{{'O',[18],3,[9],1,1},{'O',[25],3,[25],2,0},{'A',[25],2,[1],0,4,[9],1,0},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[20],4,[5],1,2},{'O',[23],4,[23],3,0},{'A',[23],3,[11],2,1,[1],0,0},{'A',[11],2,[5],1,1,[1],0,0},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp3x2_dw16_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw16_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-5:5" coeffb="5:7:4" shifta=16 shiftb=16 graphb="{{'O',[5],3,[5],2,0},{'O',[7],3,[7],1,0},{'O',[4],3,[1],0,2},{'A',[5],2,[-1],0,1,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[5],2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp3x2_dw16_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw16_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-39:46" coeffb="36:50:36" shifta=7 shiftb=7 method="plain" outputFile=lp3x2_dw16_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw16_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-39:46" coeffb="36:50:36" shifta=7 shiftb=7 method="plain" outputFile=lp3x2_dw16_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw16_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-39:46" coeffb="36:50:36" shifta=7 shiftb=7 graphb="{{'O',[36],3,[9],1,2},{'O',[50],3,[25],2,1},{'A',[25],2,[1],0,4,[9],1,0},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[39],4,[39],3,0},{'O',[46],4,[23],2,1},{'A',[39],3,[1],0,4,[23],2,0},{'A',[23],2,[3],1,3,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x2_dw16_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw16_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-8:10" coeffb="9:14:9" shifta=32 shiftb=32 graphb="{{'O',[9],3,[9],2,0},{'O',[14],3,[7],1,1},{'A',[9],2,[1],0,1,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[8],2,[1],0,3},{'O',[10],2,[5],1,1},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp3x2_dw16_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw16_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-78:91" coeffb="71:100:71" shifta=8 shiftb=8 method="plain" outputFile=lp3x2_dw16_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw16_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-78:91" coeffb="71:100:71" shifta=8 shiftb=8 method="plain" outputFile=lp3x2_dw16_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw16_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-78:91" coeffb="71:100:71" shifta=8 shiftb=8 graphb="{{'O',[71],3,[71],2,0},{'O',[100],3,[25],2,2},{'A',[71],2,[1],0,6,[7],1,0},{'A',[25],2,[1],0,5,[-7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[78],4,[39],2,1},{'O',[91],4,[91],3,0},{'A',[39],2,[1],0,3,[31],1,0},{'A',[91],3,[-1],0,1,[93],2,0},{'A',[93],2,[31],1,1,[31],1,0},{'A',[31],1,[1],0,5,[-1],0,0}}" method="multiplierless" outputFile=lp3x2_dw16_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw16_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-32:40" coeffb="40:60:40" shifta=128 shiftb=128 graphb="{{'O',[40],2,[5],1,3},{'O',[60],2,[15],1,2},{'A',[5],1,[1],0,2,[1],0,0},{'A',[15],1,[1],0,4,[-1],0,0}}" grapha="{{'O',[32],2,[1],0,5},{'O',[40],2,[5],1,3},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp3x2_dw16_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw16_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-157:182" coeffb="142:199:142" shifta=9 shiftb=9 method="plain" outputFile=lp3x2_dw16_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw16_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-157:182" coeffb="142:199:142" shifta=9 shiftb=9 method="plain" outputFile=lp3x2_dw16_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw16_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-157:182" coeffb="142:199:142" shifta=9 shiftb=9 graphb="{{'O',[142],4,[71],2,1},{'O',[199],4,[199],3,0},{'A',[199],3,[1],0,7,[71],2,0},{'A',[71],2,[1],0,6,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[157],5,[157],4,0},{'O',[182],5,[91],3,1},{'A',[157],4,[31],1,3,[-91],3,0},{'A',[91],3,[-1],0,1,[93],2,0},{'A',[93],2,[31],1,1,[31],1,0},{'A',[31],1,[1],0,5,[-1],0,0}}" method="multiplierless" outputFile=lp3x2_dw16_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw16_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-80:80" coeffb="80:112:64" shifta=256 shiftb=256 graphb="{{'O',[80],3,[5],2,4},{'O',[112],3,[7],1,4},{'O',[64],3,[1],0,6},{'A',[5],2,[-1],0,1,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[80],2,[5],1,4},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp3x2_dw16_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw16_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-313:364" coeffb="284:399:284" shifta=10 shiftb=10 method="plain" outputFile=lp3x2_dw16_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw16_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-313:364" coeffb="284:399:284" shifta=10 shiftb=10 method="plain" outputFile=lp3x2_dw16_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw16_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-313:364" coeffb="284:399:284" shifta=10 shiftb=10 graphb="{{'O',[284],4,[71],2,2},{'O',[399],4,[399],3,0},{'A',[71],2,[1],0,6,[7],1,0},{'A',[399],3,[-7],1,3,[455],2,0},{'A',[455],2,[7],1,6,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[313],4,[313],3,0},{'O',[364],4,[91],3,2},{'A',[313],3,[19],2,4,[9],1,0},{'A',[91],3,[9],1,3,[19],2,0},{'A',[19],2,[9],1,1,[1],0,0},{'A',[9],1,[1],0,3,[1],0,0}}" method="multiplierless" outputFile=lp3x2_dw16_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw16_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-63:63" coeffb="79:120:79" shifta=256 shiftb=256 graphb="{{'O',[79],3,[79],2,0},{'O',[120],3,[15],1,3},{'A',[79],2,[1],0,6,[15],1,0},{'A',[15],1,[1],0,4,[-1],0,0}}" grapha="{{'O',[63],2,[63],1,0},{'A',[63],1,[1],0,6,[-1],0,0}}" method="multiplierless" outputFile=lp3x2_dw16_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw16_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-12 lsbOut=-12 guardBits=-1 coeffb="0x3fd1c6097a9173d4:0x3fd8e9ffc1572149:0x3fd1c6097a9173d4" coeffa="0xbfd393720f61be23:0x3fd6c14df69400f8" outputFile=lp3x2_dw12_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw12_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-5:6" coeffb="4:6:4" shifta=4 shiftb=4 method="plain" outputFile=lp3x2_dw12_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw12_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-5:6" coeffb="4:6:4" shifta=4 shiftb=4 method="plain" outputFile=lp3x2_dw12_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw12_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-5:6" coeffb="4:6:4" shifta=4 shiftb=4 graphb="{{'O',[4],2,[1],0,2},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[5],3,[5],2,0},{'O',[6],3,[3],1,1},{'A',[5],2,[1],0,1,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp3x2_dw12_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw12_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-5:5" coeffb="5:7:4" shifta=16 shiftb=16 graphb="{{'O',[5],3,[5],1,0},{'O',[7],3,[7],2,0},{'O',[4],3,[1],0,2},{'A',[7],2,[1],0,1,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[5],2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp3x2_dw12_cw04_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw12_cw04_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-10:11" coeffb="9:12:9" shifta=5 shiftb=5 method="plain" outputFile=lp3x2_dw12_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw12_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-10:11" coeffb="9:12:9" shifta=5 shiftb=5 method="plain" outputFile=lp3x2_dw12_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw12_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-10:11" coeffb="9:12:9" shifta=5 shiftb=5 graphb="{{'O',[9],2,[9],1,0},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,1,[1],0,0},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[10],3,[5],1,1},{'O',[11],3,[11],2,0},{'A',[11],2,[5],1,1,[1],0,0},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp3x2_dw12_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw12_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-5:5" coeffb="5:7:4" shifta=16 shiftb=16 graphb="{{'O',[5],3,[5],2,0},{'O',[7],3,[7],1,0},{'O',[4],3,[1],0,2},{'A',[5],2,[-1],0,1,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[5],2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp3x2_dw12_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw12_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-20:23" coeffb="18:25:18" shifta=6 shiftb=6 method="plain" outputFile=lp3x2_dw12_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw12_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-20:23" coeffb="18:25:18" shifta=6 shiftb=6 method="plain" outputFile=lp3x2_dw12_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw12_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-20:23" coeffb="18:25:18" shifta=6 shiftb=6 graphb="{{'O',[18],3,[9],1,1},{'O',[25],3,[25],2,0},{'A',[25],2,[1],0,4,[9],1,0},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[20],4,[5],1,2},{'O',[23],4,[23],3,0},{'A',[23],3,[11],2,1,[1],0,0},{'A',[11],2,[5],1,1,[1],0,0},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp3x2_dw12_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw12_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-5:5" coeffb="5:7:4" shifta=16 shiftb=16 graphb="{{'O',[5],3,[5],2,0},{'O',[7],3,[7],1,0},{'O',[4],3,[1],0,2},{'A',[5],2,[-1],0,1,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[5],2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp3x2_dw12_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw12_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-39:46" coeffb="36:50:36" shifta=7 shiftb=7 method="plain" outputFile=lp3x2_dw12_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw12_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-39:46" coeffb="36:50:36" shifta=7 shiftb=7 method="plain" outputFile=lp3x2_dw12_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw12_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-39:46" coeffb="36:50:36" shifta=7 shiftb=7 graphb="{{'O',[36],3,[9],1,2},{'O',[50],3,[25],2,1},{'A',[25],2,[1],0,4,[9],1,0},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[39],4,[39],3,0},{'O',[46],4,[23],2,1},{'A',[39],3,[1],0,4,[23],2,0},{'A',[23],2,[3],1,3,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x2_dw12_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw12_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-8:10" coeffb="9:14:9" shifta=32 shiftb=32 graphb="{{'O',[9],3,[9],2,0},{'O',[14],3,[7],1,1},{'A',[9],2,[1],0,1,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[8],2,[1],0,3},{'O',[10],2,[5],1,1},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp3x2_dw12_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw12_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-78:91" coeffb="71:100:71" shifta=8 shiftb=8 method="plain" outputFile=lp3x2_dw12_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw12_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-78:91" coeffb="71:100:71" shifta=8 shiftb=8 method="plain" outputFile=lp3x2_dw12_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw12_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-78:91" coeffb="71:100:71" shifta=8 shiftb=8 graphb="{{'O',[71],3,[71],2,0},{'O',[100],3,[25],2,2},{'A',[71],2,[1],0,6,[7],1,0},{'A',[25],2,[1],0,5,[-7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[78],4,[39],2,1},{'O',[91],4,[91],3,0},{'A',[39],2,[1],0,3,[31],1,0},{'A',[91],3,[-1],0,1,[93],2,0},{'A',[93],2,[31],1,1,[31],1,0},{'A',[31],1,[1],0,5,[-1],0,0}}" method="multiplierless" outputFile=lp3x2_dw12_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw12_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-32:40" coeffb="40:60:40" shifta=128 shiftb=128 graphb="{{'O',[40],2,[5],1,3},{'O',[60],2,[15],1,2},{'A',[5],1,[1],0,2,[1],0,0},{'A',[15],1,[1],0,4,[-1],0,0}}" grapha="{{'O',[32],2,[1],0,5},{'O',[40],2,[5],1,3},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp3x2_dw12_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw12_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-157:182" coeffb="142:199:142" shifta=9 shiftb=9 method="plain" outputFile=lp3x2_dw12_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw12_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-157:182" coeffb="142:199:142" shifta=9 shiftb=9 method="plain" outputFile=lp3x2_dw12_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw12_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-157:182" coeffb="142:199:142" shifta=9 shiftb=9 graphb="{{'O',[142],4,[71],2,1},{'O',[199],4,[199],3,0},{'A',[199],3,[1],0,7,[71],2,0},{'A',[71],2,[1],0,6,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[157],5,[157],4,0},{'O',[182],5,[91],3,1},{'A',[157],4,[31],1,3,[-91],3,0},{'A',[91],3,[-1],0,1,[93],2,0},{'A',[93],2,[31],1,1,[31],1,0},{'A',[31],1,[1],0,5,[-1],0,0}}" method="multiplierless" outputFile=lp3x2_dw12_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw12_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-80:80" coeffb="80:112:64" shifta=256 shiftb=256 graphb="{{'O',[80],3,[5],2,4},{'O',[112],3,[7],1,4},{'O',[64],3,[1],0,6},{'A',[5],2,[-1],0,1,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[80],2,[5],1,4},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp3x2_dw12_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw12_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-313:364" coeffb="284:399:284" shifta=10 shiftb=10 method="plain" outputFile=lp3x2_dw12_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw12_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-313:364" coeffb="284:399:284" shifta=10 shiftb=10 method="plain" outputFile=lp3x2_dw12_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw12_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-313:364" coeffb="284:399:284" shifta=10 shiftb=10 graphb="{{'O',[284],4,[71],2,2},{'O',[399],4,[399],3,0},{'A',[71],2,[1],0,6,[7],1,0},{'A',[399],3,[-7],1,3,[455],2,0},{'A',[455],2,[7],1,6,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[313],4,[313],3,0},{'O',[364],4,[91],3,2},{'A',[313],3,[19],2,4,[9],1,0},{'A',[91],3,[9],1,3,[19],2,0},{'A',[19],2,[9],1,1,[1],0,0},{'A',[9],1,[1],0,3,[1],0,0}}" method="multiplierless" outputFile=lp3x2_dw12_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw12_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-63:63" coeffb="79:120:79" shifta=256 shiftb=256 graphb="{{'O',[79],3,[79],2,0},{'O',[120],3,[15],1,3},{'A',[79],2,[1],0,6,[15],1,0},{'A',[15],1,[1],0,4,[-1],0,0}}" grapha="{{'O',[63],2,[63],1,0},{'A',[63],1,[1],0,6,[-1],0,0}}" method="multiplierless" outputFile=lp3x2_dw12_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw12_cw10_shiftandadd.vhd
flopoco FixIIR lsbIn=-8 lsbOut=-8 guardBits=-1 coeffb="0x3fd1c6097a9173d4:0x3fd8e9ffc1572149:0x3fd1c6097a9173d4" coeffa="0xbfd393720f61be23:0x3fd6c14df69400f8" outputFile=lp3x2_dw08_cw00_fixiir.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw08_cw00_fixiir.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-5:6" coeffb="4:6:4" shifta=4 shiftb=4 method="plain" outputFile=lp3x2_dw08_cw04_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw08_cw04_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-5:6" coeffb="4:6:4" shifta=4 shiftb=4 method="plain" outputFile=lp3x2_dw08_cw04_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw08_cw04_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-5:6" coeffb="4:6:4" shifta=4 shiftb=4 graphb="{{'O',[4],2,[1],0,2},{'O',[6],2,[3],1,1},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[5],3,[5],2,0},{'O',[6],3,[3],1,1},{'A',[5],2,[1],0,1,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp3x2_dw08_cw04_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw08_cw04_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-5:5" coeffb="5:7:4" shifta=16 shiftb=16 graphb="{{'O',[5],3,[5],1,0},{'O',[7],3,[7],2,0},{'O',[4],3,[1],0,2},{'A',[7],2,[1],0,1,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[5],2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp3x2_dw08_cw04_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw08_cw04_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-10:11" coeffb="9:12:9" shifta=5 shiftb=5 method="plain" outputFile=lp3x2_dw08_cw05_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw08_cw05_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-10:11" coeffb="9:12:9" shifta=5 shiftb=5 method="plain" outputFile=lp3x2_dw08_cw05_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw08_cw05_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-10:11" coeffb="9:12:9" shifta=5 shiftb=5 graphb="{{'O',[9],2,[9],1,0},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,1,[1],0,0},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[10],3,[5],1,1},{'O',[11],3,[11],2,0},{'A',[11],2,[5],1,1,[1],0,0},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp3x2_dw08_cw05_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw08_cw05_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-5:5" coeffb="5:7:4" shifta=16 shiftb=16 graphb="{{'O',[5],3,[5],2,0},{'O',[7],3,[7],1,0},{'O',[4],3,[1],0,2},{'A',[5],2,[-1],0,1,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[5],2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp3x2_dw08_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw08_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-20:23" coeffb="18:25:18" shifta=6 shiftb=6 method="plain" outputFile=lp3x2_dw08_cw06_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw08_cw06_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-20:23" coeffb="18:25:18" shifta=6 shiftb=6 method="plain" outputFile=lp3x2_dw08_cw06_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw08_cw06_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-20:23" coeffb="18:25:18" shifta=6 shiftb=6 graphb="{{'O',[18],3,[9],1,1},{'O',[25],3,[25],2,0},{'A',[25],2,[1],0,4,[9],1,0},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[20],4,[5],1,2},{'O',[23],4,[23],3,0},{'A',[23],3,[11],2,1,[1],0,0},{'A',[11],2,[5],1,1,[1],0,0},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp3x2_dw08_cw06_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw08_cw06_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-5:5" coeffb="5:7:4" shifta=16 shiftb=16 graphb="{{'O',[5],3,[5],2,0},{'O',[7],3,[7],1,0},{'O',[4],3,[1],0,2},{'A',[5],2,[-1],0,1,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[5],2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp3x2_dw08_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw08_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-39:46" coeffb="36:50:36" shifta=7 shiftb=7 method="plain" outputFile=lp3x2_dw08_cw07_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw08_cw07_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-39:46" coeffb="36:50:36" shifta=7 shiftb=7 method="plain" outputFile=lp3x2_dw08_cw07_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw08_cw07_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-39:46" coeffb="36:50:36" shifta=7 shiftb=7 graphb="{{'O',[36],3,[9],1,2},{'O',[50],3,[25],2,1},{'A',[25],2,[1],0,4,[9],1,0},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[39],4,[39],3,0},{'O',[46],4,[23],2,1},{'A',[39],3,[1],0,4,[23],2,0},{'A',[23],2,[3],1,3,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x2_dw08_cw07_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw08_cw07_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-8:10" coeffb="9:14:9" shifta=32 shiftb=32 graphb="{{'O',[9],3,[9],2,0},{'O',[14],3,[7],1,1},{'A',[9],2,[1],0,1,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[8],2,[1],0,3},{'O',[10],2,[5],1,1},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp3x2_dw08_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw08_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-78:91" coeffb="71:100:71" shifta=8 shiftb=8 method="plain" outputFile=lp3x2_dw08_cw08_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw08_cw08_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-78:91" coeffb="71:100:71" shifta=8 shiftb=8 method="plain" outputFile=lp3x2_dw08_cw08_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw08_cw08_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-78:91" coeffb="71:100:71" shifta=8 shiftb=8 graphb="{{'O',[71],3,[71],2,0},{'O',[100],3,[25],2,2},{'A',[71],2,[1],0,6,[7],1,0},{'A',[25],2,[1],0,5,[-7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[78],4,[39],2,1},{'O',[91],4,[91],3,0},{'A',[39],2,[1],0,3,[31],1,0},{'A',[91],3,[-1],0,1,[93],2,0},{'A',[93],2,[31],1,1,[31],1,0},{'A',[31],1,[1],0,5,[-1],0,0}}" method="multiplierless" outputFile=lp3x2_dw08_cw08_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw08_cw08_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-32:40" coeffb="40:60:40" shifta=128 shiftb=128 graphb="{{'O',[40],2,[5],1,3},{'O',[60],2,[15],1,2},{'A',[5],1,[1],0,2,[1],0,0},{'A',[15],1,[1],0,4,[-1],0,0}}" grapha="{{'O',[32],2,[1],0,5},{'O',[40],2,[5],1,3},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp3x2_dw08_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw08_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-157:182" coeffb="142:199:142" shifta=9 shiftb=9 method="plain" outputFile=lp3x2_dw08_cw09_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw08_cw09_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-157:182" coeffb="142:199:142" shifta=9 shiftb=9 method="plain" outputFile=lp3x2_dw08_cw09_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw08_cw09_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-157:182" coeffb="142:199:142" shifta=9 shiftb=9 graphb="{{'O',[142],4,[71],2,1},{'O',[199],4,[199],3,0},{'A',[199],3,[1],0,7,[71],2,0},{'A',[71],2,[1],0,6,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[157],5,[157],4,0},{'O',[182],5,[91],3,1},{'A',[157],4,[31],1,3,[-91],3,0},{'A',[91],3,[-1],0,1,[93],2,0},{'A',[93],2,[31],1,1,[31],1,0},{'A',[31],1,[1],0,5,[-1],0,0}}" method="multiplierless" outputFile=lp3x2_dw08_cw09_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw08_cw09_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-80:80" coeffb="80:112:64" shifta=256 shiftb=256 graphb="{{'O',[80],3,[5],2,4},{'O',[112],3,[7],1,4},{'O',[64],3,[1],0,6},{'A',[5],2,[-1],0,1,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[80],2,[5],1,4},{'A',[5],1,[1],0,2,[1],0,0}}" method="multiplierless" outputFile=lp3x2_dw08_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw08_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-313:364" coeffb="284:399:284" shifta=10 shiftb=10 method="plain" outputFile=lp3x2_dw08_cw10_truncatedplain.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw08_cw10_truncatedplain.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-313:364" coeffb="284:399:284" shifta=10 shiftb=10 method="plain" outputFile=lp3x2_dw08_cw10_truncatedplain0dsp.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw08_cw10_truncatedplain0dsp.vhd --maxdsp 0
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-313:364" coeffb="284:399:284" shifta=10 shiftb=10 graphb="{{'O',[284],4,[71],2,2},{'O',[399],4,[399],3,0},{'A',[71],2,[1],0,6,[7],1,0},{'A',[399],3,[-7],1,3,[455],2,0},{'A',[455],2,[7],1,6,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[313],4,[313],3,0},{'O',[364],4,[91],3,2},{'A',[313],3,[19],2,4,[9],1,0},{'A',[91],3,[9],1,3,[19],2,0},{'A',[19],2,[9],1,1,[1],0,0},{'A',[9],1,[1],0,3,[1],0,0}}" method="multiplierless" outputFile=lp3x2_dw08_cw10_truncatedshiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw08_cw10_truncatedshiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-63:63" coeffb="79:120:79" shifta=256 shiftb=256 graphb="{{'O',[79],3,[79],2,0},{'O',[120],3,[15],1,3},{'A',[79],2,[1],0,6,[15],1,0},{'A',[15],1,[1],0,4,[-1],0,0}}" grapha="{{'O',[63],2,[63],1,0},{'A',[63],1,[1],0,6,[-1],0,0}}" method="multiplierless" outputFile=lp3x2_dw08_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x2_dw08_cw10_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-11:6" coeffb="6:9:6" shifta=16 shiftb=32 graphb="{{'O',[6],2,[3],1,1},{'O',[9],2,[9],1,0},{'A',[9],1,[1],0,3,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[11],3,[11],2,0},{'O',[6],3,[3],1,1},{'A',[11],2,[1],0,3,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x5_dw16_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x5_dw16_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-11:6" coeffb="6:9:6" shifta=16 shiftb=32 graphb="{{'O',[6],2,[3],1,1},{'O',[9],2,[9],1,0},{'A',[9],1,[1],0,3,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[11],3,[11],2,0},{'O',[6],3,[3],1,1},{'A',[11],2,[1],0,3,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x5_dw16_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x5_dw16_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-22:12" coeffb="12:18:12" shifta=32 shiftb=64 graphb="{{'O',[12],3,[3],1,2},{'O',[18],3,[9],2,1},{'A',[9],2,[3],1,1,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[22],3,[11],2,1},{'O',[12],3,[3],1,2},{'A',[11],2,[3],1,2,[-1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x5_dw16_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x5_dw16_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-45:24" coeffb="23:36:23" shifta=64 shiftb=128 graphb="{{'O',[23],3,[23],2,0},{'O',[36],3,[9],1,2},{'A',[23],2,[1],0,5,[-9],1,0},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[45],3,[45],2,0},{'O',[24],3,[3],1,3},{'A',[45],2,[3],1,4,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x5_dw16_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x5_dw16_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-176:96" coeffb="96:144:96" shifta=256 shiftb=512 graphb="{{'O',[96],2,[3],1,5},{'O',[144],2,[9],1,4},{'A',[3],1,[1],0,1,[1],0,0},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[176],3,[11],2,4},{'O',[96],3,[3],1,5},{'A',[11],2,[1],0,3,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x5_dw16_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x5_dw16_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-176:96" coeffb="96:144:96" shifta=256 shiftb=512 graphb="{{'O',[96],3,[3],1,5},{'O',[144],3,[9],2,4},{'A',[9],2,[3],1,2,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[176],3,[11],2,4},{'O',[96],3,[3],1,5},{'A',[11],2,[3],1,2,[-1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x5_dw16_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x5_dw16_cw10_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-11:6" coeffb="6:9:6" shifta=16 shiftb=32 graphb="{{'O',[6],2,[3],1,1},{'O',[9],2,[9],1,0},{'A',[9],1,[1],0,3,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[11],3,[11],2,0},{'O',[6],3,[3],1,1},{'A',[11],2,[1],0,3,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x5_dw12_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x5_dw12_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-11:6" coeffb="6:9:6" shifta=16 shiftb=32 graphb="{{'O',[6],2,[3],1,1},{'O',[9],2,[9],1,0},{'A',[9],1,[1],0,3,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[11],3,[11],2,0},{'O',[6],3,[3],1,1},{'A',[11],2,[1],0,3,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x5_dw12_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x5_dw12_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-22:12" coeffb="12:18:12" shifta=32 shiftb=64 graphb="{{'O',[12],3,[3],1,2},{'O',[18],3,[9],2,1},{'A',[9],2,[3],1,1,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[22],3,[11],2,1},{'O',[12],3,[3],1,2},{'A',[11],2,[3],1,2,[-1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x5_dw12_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x5_dw12_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-45:24" coeffb="23:36:23" shifta=64 shiftb=128 graphb="{{'O',[23],3,[23],2,0},{'O',[36],3,[9],1,2},{'A',[23],2,[1],0,5,[-9],1,0},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[45],3,[45],2,0},{'O',[24],3,[3],1,3},{'A',[45],2,[3],1,4,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x5_dw12_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x5_dw12_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-176:96" coeffb="96:144:96" shifta=256 shiftb=512 graphb="{{'O',[96],2,[3],1,5},{'O',[144],2,[9],1,4},{'A',[3],1,[1],0,1,[1],0,0},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[176],3,[11],2,4},{'O',[96],3,[3],1,5},{'A',[11],2,[1],0,3,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x5_dw12_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x5_dw12_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-176:96" coeffb="96:144:96" shifta=256 shiftb=512 graphb="{{'O',[96],3,[3],1,5},{'O',[144],3,[9],2,4},{'A',[9],2,[3],1,2,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[176],3,[11],2,4},{'O',[96],3,[3],1,5},{'A',[11],2,[3],1,2,[-1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x5_dw12_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x5_dw12_cw10_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-11:6" coeffb="6:9:6" shifta=16 shiftb=32 graphb="{{'O',[6],2,[3],1,1},{'O',[9],2,[9],1,0},{'A',[9],1,[1],0,3,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[11],3,[11],2,0},{'O',[6],3,[3],1,1},{'A',[11],2,[1],0,3,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x5_dw08_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x5_dw08_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-11:6" coeffb="6:9:6" shifta=16 shiftb=32 graphb="{{'O',[6],2,[3],1,1},{'O',[9],2,[9],1,0},{'A',[9],1,[1],0,3,[1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[11],3,[11],2,0},{'O',[6],3,[3],1,1},{'A',[11],2,[1],0,3,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x5_dw08_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x5_dw08_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-22:12" coeffb="12:18:12" shifta=32 shiftb=64 graphb="{{'O',[12],3,[3],1,2},{'O',[18],3,[9],2,1},{'A',[9],2,[3],1,1,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[22],3,[11],2,1},{'O',[12],3,[3],1,2},{'A',[11],2,[3],1,2,[-1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x5_dw08_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x5_dw08_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-45:24" coeffb="23:36:23" shifta=64 shiftb=128 graphb="{{'O',[23],3,[23],2,0},{'O',[36],3,[9],1,2},{'A',[23],2,[1],0,5,[-9],1,0},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[45],3,[45],2,0},{'O',[24],3,[3],1,3},{'A',[45],2,[3],1,4,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x5_dw08_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x5_dw08_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-176:96" coeffb="96:144:96" shifta=256 shiftb=512 graphb="{{'O',[96],2,[3],1,5},{'O',[144],2,[9],1,4},{'A',[3],1,[1],0,1,[1],0,0},{'A',[9],1,[1],0,3,[1],0,0}}" grapha="{{'O',[176],3,[11],2,4},{'O',[96],3,[3],1,5},{'A',[11],2,[1],0,3,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp1x5_dw08_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x5_dw08_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-176:96" coeffb="96:144:96" shifta=256 shiftb=512 graphb="{{'O',[96],3,[3],1,5},{'O',[144],3,[9],2,4},{'A',[9],2,[3],1,2,[-3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[176],3,[11],2,4},{'O',[96],3,[3],1,5},{'A',[11],2,[3],1,2,[-1],0,0},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp1x5_dw08_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp1x5_dw08_cw10_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-28:15" coeffb="12:11:12" shifta=32 shiftb=64 graphb="{{'O',[12],3,[3],1,2},{'O',[11],3,[11],2,0},{'A',[11],2,[3],1,2,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[28],3,[7],1,2},{'O',[15],3,[15],2,0},{'A',[15],2,[1],0,3,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" method="multiplierless" outputFile=lp2x3_dw16_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x3_dw16_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-28:15" coeffb="12:11:12" shifta=32 shiftb=64 graphb="{{'O',[12],3,[3],1,2},{'O',[11],3,[11],2,0},{'A',[11],2,[1],0,3,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[28],3,[7],2,2},{'O',[15],3,[15],1,0},{'A',[7],2,[-1],0,3,[15],1,0},{'A',[15],1,[1],0,4,[-1],0,0}}" method="multiplierless" outputFile=lp2x3_dw16_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x3_dw16_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-56:30" coeffb="24:22:24" shifta=64 shiftb=128 graphb="{{'O',[24],3,[3],1,3},{'O',[22],3,[11],2,1},{'A',[11],2,[1],0,3,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[56],2,[7],1,3},{'O',[30],2,[15],1,1},{'A',[7],1,[1],0,3,[-1],0,0},{'A',[15],1,[1],0,4,[-1],0,0}}" method="multiplierless" outputFile=lp2x3_dw16_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x3_dw16_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-113:60" coeffb="56:42:42" shifta=128 shiftb=256 graphb="{{'O',[56],3,[7],1,3},{'O',[42],3,[21],2,1},{'A',[21],2,[7],1,1,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[113],3,[113],2,0},{'O',[60],3,[15],1,2},{'A',[113],2,[1],0,7,[-15],1,0},{'A',[15],1,[1],0,4,[-1],0,0}}" method="multiplierless" outputFile=lp2x3_dw16_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x3_dw16_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-225:124" coeffb="100:80:100" shifta=256 shiftb=512 graphb="{{'O',[100],3,[25],2,2},{'O',[80],3,[5],1,4},{'A',[25],2,[5],1,2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[225],3,[225],2,0},{'O',[124],3,[31],1,2},{'A',[225],2,[1],0,8,[-31],1,0},{'A',[31],1,[1],0,5,[-1],0,0}}" method="multiplierless" outputFile=lp2x3_dw16_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x3_dw16_cw10_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-28:15" coeffb="12:11:12" shifta=32 shiftb=64 graphb="{{'O',[12],3,[3],1,2},{'O',[11],3,[11],2,0},{'A',[11],2,[3],1,2,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[28],3,[7],1,2},{'O',[15],3,[15],2,0},{'A',[15],2,[1],0,3,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" method="multiplierless" outputFile=lp2x3_dw12_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x3_dw12_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-28:15" coeffb="12:11:12" shifta=32 shiftb=64 graphb="{{'O',[12],3,[3],1,2},{'O',[11],3,[11],2,0},{'A',[11],2,[1],0,3,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[28],3,[7],2,2},{'O',[15],3,[15],1,0},{'A',[7],2,[-1],0,3,[15],1,0},{'A',[15],1,[1],0,4,[-1],0,0}}" method="multiplierless" outputFile=lp2x3_dw12_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x3_dw12_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-56:30" coeffb="24:22:24" shifta=64 shiftb=128 graphb="{{'O',[24],3,[3],1,3},{'O',[22],3,[11],2,1},{'A',[11],2,[1],0,3,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[56],2,[7],1,3},{'O',[30],2,[15],1,1},{'A',[7],1,[1],0,3,[-1],0,0},{'A',[15],1,[1],0,4,[-1],0,0}}" method="multiplierless" outputFile=lp2x3_dw12_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x3_dw12_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-113:60" coeffb="56:42:42" shifta=128 shiftb=256 graphb="{{'O',[56],3,[7],1,3},{'O',[42],3,[21],2,1},{'A',[21],2,[7],1,1,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[113],3,[113],2,0},{'O',[60],3,[15],1,2},{'A',[113],2,[1],0,7,[-15],1,0},{'A',[15],1,[1],0,4,[-1],0,0}}" method="multiplierless" outputFile=lp2x3_dw12_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x3_dw12_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-225:124" coeffb="100:80:100" shifta=256 shiftb=512 graphb="{{'O',[100],3,[25],2,2},{'O',[80],3,[5],1,4},{'A',[25],2,[5],1,2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[225],3,[225],2,0},{'O',[124],3,[31],1,2},{'A',[225],2,[1],0,8,[-31],1,0},{'A',[31],1,[1],0,5,[-1],0,0}}" method="multiplierless" outputFile=lp2x3_dw12_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x3_dw12_cw10_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-28:15" coeffb="12:11:12" shifta=32 shiftb=64 graphb="{{'O',[12],3,[3],1,2},{'O',[11],3,[11],2,0},{'A',[11],2,[3],1,2,[-1],0,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[28],3,[7],1,2},{'O',[15],3,[15],2,0},{'A',[15],2,[1],0,3,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" method="multiplierless" outputFile=lp2x3_dw08_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x3_dw08_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-28:15" coeffb="12:11:12" shifta=32 shiftb=64 graphb="{{'O',[12],3,[3],1,2},{'O',[11],3,[11],2,0},{'A',[11],2,[1],0,3,[3],1,0},{'A',[3],1,[1],0,2,[-1],0,0}}" grapha="{{'O',[28],3,[7],2,2},{'O',[15],3,[15],1,0},{'A',[7],2,[-1],0,3,[15],1,0},{'A',[15],1,[1],0,4,[-1],0,0}}" method="multiplierless" outputFile=lp2x3_dw08_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x3_dw08_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-56:30" coeffb="24:22:24" shifta=64 shiftb=128 graphb="{{'O',[24],3,[3],1,3},{'O',[22],3,[11],2,1},{'A',[11],2,[1],0,3,[3],1,0},{'A',[3],1,[1],0,1,[1],0,0}}" grapha="{{'O',[56],2,[7],1,3},{'O',[30],2,[15],1,1},{'A',[7],1,[1],0,3,[-1],0,0},{'A',[15],1,[1],0,4,[-1],0,0}}" method="multiplierless" outputFile=lp2x3_dw08_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x3_dw08_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-113:60" coeffb="56:42:42" shifta=128 shiftb=256 graphb="{{'O',[56],3,[7],1,3},{'O',[42],3,[21],2,1},{'A',[21],2,[7],1,1,[7],1,0},{'A',[7],1,[1],0,3,[-1],0,0}}" grapha="{{'O',[113],3,[113],2,0},{'O',[60],3,[15],1,2},{'A',[113],2,[1],0,7,[-15],1,0},{'A',[15],1,[1],0,4,[-1],0,0}}" method="multiplierless" outputFile=lp2x3_dw08_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x3_dw08_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-225:124" coeffb="100:80:100" shifta=256 shiftb=512 graphb="{{'O',[100],3,[25],2,2},{'O',[80],3,[5],1,4},{'A',[25],2,[5],1,2,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[225],3,[225],2,0},{'O',[124],3,[31],1,2},{'A',[225],2,[1],0,8,[-31],1,0},{'A',[31],1,[1],0,5,[-1],0,0}}" method="multiplierless" outputFile=lp2x3_dw08_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp2x3_dw08_cw10_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-6:12" coeffb="10:15:10" shifta=32 shiftb=32 graphb="{{'O',[10],3,[5],1,1},{'O',[15],3,[15],2,0},{'A',[15],2,[5],1,1,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x3_dw16_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x3_dw16_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-6:12" coeffb="10:15:10" shifta=32 shiftb=32 graphb="{{'O',[10],2,[5],1,1},{'O',[15],2,[15],1,0},{'A',[5],1,[1],0,2,[1],0,0},{'A',[15],1,[1],0,4,[-1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x3_dw16_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x3_dw16_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-6:12" coeffb="10:15:10" shifta=32 shiftb=32 graphb="{{'O',[10],3,[5],1,1},{'O',[15],3,[15],2,0},{'A',[15],2,[5],1,2,[-5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp3x3_dw16_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x3_dw16_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-12:24" coeffb="20:30:20" shifta=64 shiftb=64 graphb="{{'O',[20],3,[5],1,2},{'O',[30],3,[15],2,1},{'A',[15],2,[5],1,1,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[12],2,[3],1,2},{'O',[24],2,[3],1,3},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp3x3_dw16_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x3_dw16_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-24:48" coeffb="40:60:40" shifta=128 shiftb=128 graphb="{{'O',[40],2,[5],1,3},{'O',[60],2,[15],1,2},{'A',[5],1,[1],0,2,[1],0,0},{'A',[15],1,[1],0,4,[-1],0,0}}" grapha="{{'O',[24],2,[3],1,3},{'O',[48],2,[3],1,4},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp3x3_dw16_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x3_dw16_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-16 lsbOut=-16 guardBits=-1 coeffa="-48:96" coeffb="80:120:80" shifta=256 shiftb=256 graphb="{{'O',[80],2,[5],1,4},{'O',[120],2,[15],1,3},{'A',[5],1,[1],0,2,[1],0,0},{'A',[15],1,[1],0,4,[-1],0,0}}" grapha="{{'O',[48],2,[3],1,4},{'O',[96],2,[3],1,5},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x3_dw16_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x3_dw16_cw10_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-6:12" coeffb="10:15:10" shifta=32 shiftb=32 graphb="{{'O',[10],3,[5],1,1},{'O',[15],3,[15],2,0},{'A',[15],2,[5],1,1,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x3_dw12_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x3_dw12_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-6:12" coeffb="10:15:10" shifta=32 shiftb=32 graphb="{{'O',[10],2,[5],1,1},{'O',[15],2,[15],1,0},{'A',[5],1,[1],0,2,[1],0,0},{'A',[15],1,[1],0,4,[-1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x3_dw12_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x3_dw12_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-6:12" coeffb="10:15:10" shifta=32 shiftb=32 graphb="{{'O',[10],3,[5],1,1},{'O',[15],3,[15],2,0},{'A',[15],2,[5],1,2,[-5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp3x3_dw12_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x3_dw12_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-12:24" coeffb="20:30:20" shifta=64 shiftb=64 graphb="{{'O',[20],3,[5],1,2},{'O',[30],3,[15],2,1},{'A',[15],2,[5],1,1,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[12],2,[3],1,2},{'O',[24],2,[3],1,3},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp3x3_dw12_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x3_dw12_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-24:48" coeffb="40:60:40" shifta=128 shiftb=128 graphb="{{'O',[40],2,[5],1,3},{'O',[60],2,[15],1,2},{'A',[5],1,[1],0,2,[1],0,0},{'A',[15],1,[1],0,4,[-1],0,0}}" grapha="{{'O',[24],2,[3],1,3},{'O',[48],2,[3],1,4},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp3x3_dw12_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x3_dw12_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-12 lsbOut=-12 guardBits=-1 coeffa="-48:96" coeffb="80:120:80" shifta=256 shiftb=256 graphb="{{'O',[80],2,[5],1,4},{'O',[120],2,[15],1,3},{'A',[5],1,[1],0,2,[1],0,0},{'A',[15],1,[1],0,4,[-1],0,0}}" grapha="{{'O',[48],2,[3],1,4},{'O',[96],2,[3],1,5},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x3_dw12_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x3_dw12_cw10_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-6:12" coeffb="10:15:10" shifta=32 shiftb=32 graphb="{{'O',[10],3,[5],1,1},{'O',[15],3,[15],2,0},{'A',[15],2,[5],1,1,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x3_dw08_cw05_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x3_dw08_cw05_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-6:12" coeffb="10:15:10" shifta=32 shiftb=32 graphb="{{'O',[10],2,[5],1,1},{'O',[15],2,[15],1,0},{'A',[5],1,[1],0,2,[1],0,0},{'A',[15],1,[1],0,4,[-1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x3_dw08_cw06_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x3_dw08_cw06_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-6:12" coeffb="10:15:10" shifta=32 shiftb=32 graphb="{{'O',[10],3,[5],1,1},{'O',[15],3,[15],2,0},{'A',[15],2,[5],1,2,[-5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[6],2,[3],1,1},{'O',[12],2,[3],1,2},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp3x3_dw08_cw07_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x3_dw08_cw07_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-12:24" coeffb="20:30:20" shifta=64 shiftb=64 graphb="{{'O',[20],3,[5],1,2},{'O',[30],3,[15],2,1},{'A',[15],2,[5],1,1,[5],1,0},{'A',[5],1,[1],0,2,[1],0,0}}" grapha="{{'O',[12],2,[3],1,2},{'O',[24],2,[3],1,3},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp3x3_dw08_cw08_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x3_dw08_cw08_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-24:48" coeffb="40:60:40" shifta=128 shiftb=128 graphb="{{'O',[40],2,[5],1,3},{'O',[60],2,[15],1,2},{'A',[5],1,[1],0,2,[1],0,0},{'A',[15],1,[1],0,4,[-1],0,0}}" grapha="{{'O',[24],2,[3],1,3},{'O',[48],2,[3],1,4},{'A',[3],1,[1],0,2,[-1],0,0}}" method="multiplierless" outputFile=lp3x3_dw08_cw09_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x3_dw08_cw09_shiftandadd.vhd
flopoco FixIIRShiftAdd msbIn=-1 lsbIn=-8 lsbOut=-8 guardBits=-1 coeffa="-48:96" coeffb="80:120:80" shifta=256 shiftb=256 graphb="{{'O',[80],2,[5],1,4},{'O',[120],2,[15],1,3},{'A',[5],1,[1],0,2,[1],0,0},{'A',[15],1,[1],0,4,[-1],0,0}}" grapha="{{'O',[48],2,[3],1,4},{'O',[96],2,[3],1,5},{'A',[3],1,[1],0,1,[1],0,0}}" method="multiplierless" outputFile=lp3x3_dw08_cw10_shiftandadd.vhd
python ../tools/vivado-runsyn.py --implement --vhdl lp3x3_dw08_cw10_shiftandadd.vhd
