{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1658928637307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658928637308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 27 10:30:37 2022 " "Processing started: Wed Jul 27 10:30:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658928637308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658928637308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BIP -c BIP " "Command: quartus_map --read_settings_files=on --write_settings_files=off BIP -c BIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658928637308 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1658928638335 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1658928638336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom_intel_sreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom/rom_intel_sreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_intel_sreg-SYN " "Found design unit 1: rom_intel_sreg-SYN" {  } { { "ROM/ROM_INTEL_SREG.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM_INTEL_SREG.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658928657968 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_INTEL_SREG " "Found entity 1: ROM_INTEL_SREG" {  } { { "ROM/ROM_INTEL_SREG.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM_INTEL_SREG.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658928657968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658928657968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-Behavioral " "Found design unit 1: ROM-Behavioral" {  } { { "ROM/ROM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658928657972 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM/ROM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658928657972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658928657972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-Behavioral " "Found design unit 1: RAM-Behavioral" {  } { { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658928657976 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658928657976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658928657976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram/memoria_intel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram/memoria_intel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_intel-SYN " "Found design unit 1: memoria_intel-SYN" {  } { { "RAM/MEMORIA_INTEL.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/MEMORIA_INTEL.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658928657980 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMORIA_INTEL " "Found entity 1: MEMORIA_INTEL" {  } { { "RAM/MEMORIA_INTEL.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/MEMORIA_INTEL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658928657980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658928657980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bip_core/caminho_dados/caminho_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bip_core/caminho_dados/caminho_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAMINHO_DADOS-behavior " "Found design unit 1: CAMINHO_DADOS-behavior" {  } { { "BIP_CORE/Caminho_Dados/CAMINHO_DADOS.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/CAMINHO_DADOS.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658928657984 ""} { "Info" "ISGN_ENTITY_NAME" "1 CAMINHO_DADOS " "Found entity 1: CAMINHO_DADOS" {  } { { "BIP_CORE/Caminho_Dados/CAMINHO_DADOS.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/CAMINHO_DADOS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658928657984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658928657984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bip_core/caminho_dados/registrador_instrucao/instruction_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bip_core/caminho_dados/registrador_instrucao/instruction_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INSTRUCTION_REGISTER-behavior " "Found design unit 1: INSTRUCTION_REGISTER-behavior" {  } { { "BIP_CORE/Caminho_Dados/registrador_instrucao/INSTRUCTION_REGISTER.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/registrador_instrucao/INSTRUCTION_REGISTER.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658928657988 ""} { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_REGISTER " "Found entity 1: INSTRUCTION_REGISTER" {  } { { "BIP_CORE/Caminho_Dados/registrador_instrucao/INSTRUCTION_REGISTER.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/registrador_instrucao/INSTRUCTION_REGISTER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658928657988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658928657988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bip_core/caminho_dados/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bip_core/caminho_dados/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavior " "Found design unit 1: ALU-behavior" {  } { { "BIP_CORE/Caminho_Dados/ALU/ALU.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/ALU/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658928657991 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "BIP_CORE/Caminho_Dados/ALU/ALU.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/ALU/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658928657991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658928657991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bip_core/caminho_dados/acumulador/acc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bip_core/caminho_dados/acumulador/acc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ACC-behavior " "Found design unit 1: ACC-behavior" {  } { { "BIP_CORE/Caminho_Dados/acumulador/ACC.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/acumulador/ACC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658928657995 ""} { "Info" "ISGN_ENTITY_NAME" "1 ACC " "Found entity 1: ACC" {  } { { "BIP_CORE/Caminho_Dados/acumulador/ACC.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/acumulador/ACC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658928657995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658928657995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bip_core/caminho_controle/caminho_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bip_core/caminho_controle/caminho_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAMINHO_CONTROLE-behavior " "Found design unit 1: CAMINHO_CONTROLE-behavior" {  } { { "BIP_CORE/Caminho_Controle/CAMINHO_CONTROLE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Controle/CAMINHO_CONTROLE.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658928657999 ""} { "Info" "ISGN_ENTITY_NAME" "1 CAMINHO_CONTROLE " "Found entity 1: CAMINHO_CONTROLE" {  } { { "BIP_CORE/Caminho_Controle/CAMINHO_CONTROLE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Controle/CAMINHO_CONTROLE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658928657999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658928657999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bip_core/caminho_controle/logica_controle/logica_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bip_core/caminho_controle/logica_controle/logica_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOGICA_CONTROLE-behavior " "Found design unit 1: LOGICA_CONTROLE-behavior" {  } { { "BIP_CORE/Caminho_Controle/Logica_Controle/LOGICA_CONTROLE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Controle/Logica_Controle/LOGICA_CONTROLE.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658928658002 ""} { "Info" "ISGN_ENTITY_NAME" "1 LOGICA_CONTROLE " "Found entity 1: LOGICA_CONTROLE" {  } { { "BIP_CORE/Caminho_Controle/Logica_Controle/LOGICA_CONTROLE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Controle/Logica_Controle/LOGICA_CONTROLE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658928658002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658928658002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bip_core/caminho_controle/address_counter/address_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bip_core/caminho_controle/address_counter/address_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDRESS_COUNTER-behavior " "Found design unit 1: ADDRESS_COUNTER-behavior" {  } { { "BIP_CORE/Caminho_Controle/Address_Counter/ADDRESS_COUNTER.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Controle/Address_Counter/ADDRESS_COUNTER.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658928658006 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDRESS_COUNTER " "Found entity 1: ADDRESS_COUNTER" {  } { { "BIP_CORE/Caminho_Controle/Address_Counter/ADDRESS_COUNTER.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Controle/Address_Counter/ADDRESS_COUNTER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658928658006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658928658006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bip_core/bip_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bip_core/bip_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BIP_CORE-behavior " "Found design unit 1: BIP_CORE-behavior" {  } { { "BIP_CORE/BIP_CORE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/BIP_CORE.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658928658010 ""} { "Info" "ISGN_ENTITY_NAME" "1 BIP_CORE " "Found entity 1: BIP_CORE" {  } { { "BIP_CORE/BIP_CORE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/BIP_CORE.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658928658010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658928658010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BIP-behavior " "Found design unit 1: BIP-behavior" {  } { { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658928658013 ""} { "Info" "ISGN_ENTITY_NAME" "1 BIP " "Found entity 1: BIP" {  } { { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658928658013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658928658013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_bip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_bip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_BIP-behavioral " "Found design unit 1: TB_BIP-behavioral" {  } { { "TB_BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/TB_BIP.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658928658017 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_BIP " "Found entity 1: TB_BIP" {  } { { "TB_BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/TB_BIP.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658928658017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658928658017 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BIP " "Elaborating entity \"BIP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1658928658109 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_wr_ram BIP.vhd(20) " "VHDL Signal Declaration warning at BIP.vhd(20): used explicit default value for signal \"w_wr_ram\" because signal was never assigned a value" {  } { { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1658928658111 "|BIP"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_en_ram BIP.vhd(21) " "VHDL Signal Declaration warning at BIP.vhd(21): used explicit default value for signal \"w_en_ram\" because signal was never assigned a value" {  } { { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1658928658112 "|BIP"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w_en_rom BIP.vhd(22) " "VHDL Signal Declaration warning at BIP.vhd(22): used explicit default value for signal \"w_en_rom\" because signal was never assigned a value" {  } { { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1658928658112 "|BIP"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_out_acc BIP.vhd(29) " "Verilog HDL or VHDL warning at BIP.vhd(29): object \"w_out_acc\" assigned a value but never read" {  } { { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658928658112 "|BIP"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "w_switches\[9..0\] BIP.vhd(26) " "Using initial value X (don't care) for net \"w_switches\[9..0\]\" at BIP.vhd(26)" {  } { { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1658928658115 "|BIP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:U_RAM " "Elaborating entity \"RAM\" for hierarchy \"RAM:U_RAM\"" {  } { { "BIP.vhd" "U_RAM" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658928658128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMORIA_INTEL RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01 " "Elaborating entity \"MEMORIA_INTEL\" for hierarchy \"RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\"" {  } { { "RAM/RAM.vhd" "\\intel:U01" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658928658143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\"" {  } { { "RAM/MEMORIA_INTEL.vhd" "altsyncram_component" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/MEMORIA_INTEL.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658928658260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\"" {  } { { "RAM/MEMORIA_INTEL.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/MEMORIA_INTEL.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658928658280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658281 ""}  } { { "RAM/MEMORIA_INTEL.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/MEMORIA_INTEL.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1658928658281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_74q3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_74q3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_74q3 " "Found entity 1: altsyncram_74q3" {  } { { "db/altsyncram_74q3.tdf" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/db/altsyncram_74q3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658928658381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658928658381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_74q3 RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_74q3:auto_generated " "Elaborating entity \"altsyncram_74q3\" for hierarchy \"RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_74q3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/programfiles/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658928658382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:U_ROM " "Elaborating entity \"ROM\" for hierarchy \"ROM:U_ROM\"" {  } { { "BIP.vhd" "U_ROM" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658928658412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_INTEL_SREG ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01 " "Elaborating entity \"ROM_INTEL_SREG\" for hierarchy \"ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\"" {  } { { "ROM/ROM.vhd" "\\intel:U01" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658928658423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\"" {  } { { "ROM/ROM_INTEL_SREG.vhd" "altsyncram_component" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM_INTEL_SREG.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658928658513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\"" {  } { { "ROM/ROM_INTEL_SREG.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM_INTEL_SREG.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658928658530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM_MIF.mif " "Parameter \"init_file\" = \"E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM_MIF.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658928658531 ""}  } { { "ROM/ROM_INTEL_SREG.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM_INTEL_SREG.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1658928658531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1c24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1c24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1c24 " "Found entity 1: altsyncram_1c24" {  } { { "db/altsyncram_1c24.tdf" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/db/altsyncram_1c24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658928658634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658928658634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1c24 ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_1c24:auto_generated " "Elaborating entity \"altsyncram_1c24\" for hierarchy \"ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_1c24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/programfiles/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658928658635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIP_CORE BIP_CORE:U_CORE " "Elaborating entity \"BIP_CORE\" for hierarchy \"BIP_CORE:U_CORE\"" {  } { { "BIP.vhd" "U_CORE" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658928658698 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_en_ram BIP_CORE.vhd(29) " "Verilog HDL or VHDL warning at BIP_CORE.vhd(29): object \"w_en_ram\" assigned a value but never read" {  } { { "BIP_CORE/BIP_CORE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/BIP_CORE.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658928658699 "|BIP|BIP_CORE:U_CORE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_wr_ram BIP_CORE.vhd(30) " "Verilog HDL or VHDL warning at BIP_CORE.vhd(30): object \"w_wr_ram\" assigned a value but never read" {  } { { "BIP_CORE/BIP_CORE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/BIP_CORE.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658928658699 "|BIP|BIP_CORE:U_CORE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_en_rom BIP_CORE.vhd(31) " "Verilog HDL or VHDL warning at BIP_CORE.vhd(31): object \"w_en_rom\" assigned a value but never read" {  } { { "BIP_CORE/BIP_CORE.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/BIP_CORE.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658928658699 "|BIP|BIP_CORE:U_CORE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAMINHO_CONTROLE BIP_CORE:U_CORE\|CAMINHO_CONTROLE:cam_controle " "Elaborating entity \"CAMINHO_CONTROLE\" for hierarchy \"BIP_CORE:U_CORE\|CAMINHO_CONTROLE:cam_controle\"" {  } { { "BIP_CORE/BIP_CORE.vhd" "cam_controle" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/BIP_CORE.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658928658713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDRESS_COUNTER BIP_CORE:U_CORE\|CAMINHO_CONTROLE:cam_controle\|ADDRESS_COUNTER:add_counter " "Elaborating entity \"ADDRESS_COUNTER\" for hierarchy \"BIP_CORE:U_CORE\|CAMINHO_CONTROLE:cam_controle\|ADDRESS_COUNTER:add_counter\"" {  } { { "BIP_CORE/Caminho_Controle/CAMINHO_CONTROLE.vhd" "add_counter" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Controle/CAMINHO_CONTROLE.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658928658728 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_rst ADDRESS_COUNTER.vhd(24) " "VHDL Process Statement warning at ADDRESS_COUNTER.vhd(24): signal \"i_rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BIP_CORE/Caminho_Controle/Address_Counter/ADDRESS_COUNTER.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Controle/Address_Counter/ADDRESS_COUNTER.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658928658728 "|BIP|BIP_CORE:U_CORE|CAMINHO_CONTROLE:cam_controle|ADDRESS_COUNTER:add_counter"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_en_pc ADDRESS_COUNTER.vhd(26) " "VHDL Process Statement warning at ADDRESS_COUNTER.vhd(26): signal \"i_en_pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BIP_CORE/Caminho_Controle/Address_Counter/ADDRESS_COUNTER.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Controle/Address_Counter/ADDRESS_COUNTER.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658928658729 "|BIP|BIP_CORE:U_CORE|CAMINHO_CONTROLE:cam_controle|ADDRESS_COUNTER:add_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGICA_CONTROLE BIP_CORE:U_CORE\|CAMINHO_CONTROLE:cam_controle\|LOGICA_CONTROLE:log_controle " "Elaborating entity \"LOGICA_CONTROLE\" for hierarchy \"BIP_CORE:U_CORE\|CAMINHO_CONTROLE:cam_controle\|LOGICA_CONTROLE:log_controle\"" {  } { { "BIP_CORE/Caminho_Controle/CAMINHO_CONTROLE.vhd" "log_controle" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Controle/CAMINHO_CONTROLE.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658928658744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAMINHO_DADOS BIP_CORE:U_CORE\|CAMINHO_DADOS:cam_dados " "Elaborating entity \"CAMINHO_DADOS\" for hierarchy \"BIP_CORE:U_CORE\|CAMINHO_DADOS:cam_dados\"" {  } { { "BIP_CORE/BIP_CORE.vhd" "cam_dados" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/BIP_CORE.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658928658757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU BIP_CORE:U_CORE\|CAMINHO_DADOS:cam_dados\|ALU:uni_logica_arit " "Elaborating entity \"ALU\" for hierarchy \"BIP_CORE:U_CORE\|CAMINHO_DADOS:cam_dados\|ALU:uni_logica_arit\"" {  } { { "BIP_CORE/Caminho_Dados/CAMINHO_DADOS.vhd" "uni_logica_arit" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/CAMINHO_DADOS.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658928658780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACC BIP_CORE:U_CORE\|CAMINHO_DADOS:cam_dados\|ACC:acumulador " "Elaborating entity \"ACC\" for hierarchy \"BIP_CORE:U_CORE\|CAMINHO_DADOS:cam_dados\|ACC:acumulador\"" {  } { { "BIP_CORE/Caminho_Dados/CAMINHO_DADOS.vhd" "acumulador" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/CAMINHO_DADOS.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658928658795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTRUCTION_REGISTER BIP_CORE:U_CORE\|CAMINHO_DADOS:cam_dados\|INSTRUCTION_REGISTER:registrador_instrucao " "Elaborating entity \"INSTRUCTION_REGISTER\" for hierarchy \"BIP_CORE:U_CORE\|CAMINHO_DADOS:cam_dados\|INSTRUCTION_REGISTER:registrador_instrucao\"" {  } { { "BIP_CORE/Caminho_Dados/CAMINHO_DADOS.vhd" "registrador_instrucao" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP_CORE/Caminho_Dados/CAMINHO_DADOS.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658928658807 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_1c24:auto_generated\|q_a\[0\] " "Synthesized away node \"ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_1c24:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_1c24.tdf" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/db/altsyncram_1c24.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM/ROM_INTEL_SREG.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM_INTEL_SREG.vhd" 61 0 0 } } { "ROM/ROM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM.vhd" 61 0 0 } } { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928658965 "|BIP|ROM:U_ROM|ROM_INTEL_SREG:\intel:U01|altsyncram:altsyncram_component|altsyncram_1c24:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_1c24:auto_generated\|q_a\[1\] " "Synthesized away node \"ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_1c24:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_1c24.tdf" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/db/altsyncram_1c24.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM/ROM_INTEL_SREG.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM_INTEL_SREG.vhd" 61 0 0 } } { "ROM/ROM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM.vhd" 61 0 0 } } { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928658965 "|BIP|ROM:U_ROM|ROM_INTEL_SREG:\intel:U01|altsyncram:altsyncram_component|altsyncram_1c24:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_1c24:auto_generated\|q_a\[2\] " "Synthesized away node \"ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_1c24:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_1c24.tdf" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/db/altsyncram_1c24.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM/ROM_INTEL_SREG.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM_INTEL_SREG.vhd" 61 0 0 } } { "ROM/ROM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM.vhd" 61 0 0 } } { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928658965 "|BIP|ROM:U_ROM|ROM_INTEL_SREG:\intel:U01|altsyncram:altsyncram_component|altsyncram_1c24:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_1c24:auto_generated\|q_a\[3\] " "Synthesized away node \"ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_1c24:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_1c24.tdf" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/db/altsyncram_1c24.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM/ROM_INTEL_SREG.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM_INTEL_SREG.vhd" 61 0 0 } } { "ROM/ROM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM.vhd" 61 0 0 } } { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928658965 "|BIP|ROM:U_ROM|ROM_INTEL_SREG:\intel:U01|altsyncram:altsyncram_component|altsyncram_1c24:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_1c24:auto_generated\|q_a\[4\] " "Synthesized away node \"ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_1c24:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_1c24.tdf" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/db/altsyncram_1c24.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM/ROM_INTEL_SREG.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM_INTEL_SREG.vhd" 61 0 0 } } { "ROM/ROM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM.vhd" 61 0 0 } } { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928658965 "|BIP|ROM:U_ROM|ROM_INTEL_SREG:\intel:U01|altsyncram:altsyncram_component|altsyncram_1c24:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_1c24:auto_generated\|q_a\[5\] " "Synthesized away node \"ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_1c24:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_1c24.tdf" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/db/altsyncram_1c24.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM/ROM_INTEL_SREG.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM_INTEL_SREG.vhd" 61 0 0 } } { "ROM/ROM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM.vhd" 61 0 0 } } { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928658965 "|BIP|ROM:U_ROM|ROM_INTEL_SREG:\intel:U01|altsyncram:altsyncram_component|altsyncram_1c24:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_1c24:auto_generated\|q_a\[6\] " "Synthesized away node \"ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_1c24:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_1c24.tdf" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/db/altsyncram_1c24.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM/ROM_INTEL_SREG.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM_INTEL_SREG.vhd" 61 0 0 } } { "ROM/ROM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM.vhd" 61 0 0 } } { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928658965 "|BIP|ROM:U_ROM|ROM_INTEL_SREG:\intel:U01|altsyncram:altsyncram_component|altsyncram_1c24:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_1c24:auto_generated\|q_a\[7\] " "Synthesized away node \"ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_1c24:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_1c24.tdf" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/db/altsyncram_1c24.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM/ROM_INTEL_SREG.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM_INTEL_SREG.vhd" 61 0 0 } } { "ROM/ROM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM.vhd" 61 0 0 } } { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928658965 "|BIP|ROM:U_ROM|ROM_INTEL_SREG:\intel:U01|altsyncram:altsyncram_component|altsyncram_1c24:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_1c24:auto_generated\|q_a\[8\] " "Synthesized away node \"ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_1c24:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_1c24.tdf" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/db/altsyncram_1c24.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM/ROM_INTEL_SREG.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM_INTEL_SREG.vhd" 61 0 0 } } { "ROM/ROM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM.vhd" 61 0 0 } } { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928658965 "|BIP|ROM:U_ROM|ROM_INTEL_SREG:\intel:U01|altsyncram:altsyncram_component|altsyncram_1c24:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_1c24:auto_generated\|q_a\[9\] " "Synthesized away node \"ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_1c24:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_1c24.tdf" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/db/altsyncram_1c24.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM/ROM_INTEL_SREG.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM_INTEL_SREG.vhd" 61 0 0 } } { "ROM/ROM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM.vhd" 61 0 0 } } { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928658965 "|BIP|ROM:U_ROM|ROM_INTEL_SREG:\intel:U01|altsyncram:altsyncram_component|altsyncram_1c24:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_1c24:auto_generated\|q_a\[10\] " "Synthesized away node \"ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_1c24:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_1c24.tdf" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/db/altsyncram_1c24.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM/ROM_INTEL_SREG.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM_INTEL_SREG.vhd" 61 0 0 } } { "ROM/ROM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM.vhd" 61 0 0 } } { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928658965 "|BIP|ROM:U_ROM|ROM_INTEL_SREG:\intel:U01|altsyncram:altsyncram_component|altsyncram_1c24:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_1c24:auto_generated\|q_a\[11\] " "Synthesized away node \"ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_1c24:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_1c24.tdf" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/db/altsyncram_1c24.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM/ROM_INTEL_SREG.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM_INTEL_SREG.vhd" 61 0 0 } } { "ROM/ROM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM.vhd" 61 0 0 } } { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928658965 "|BIP|ROM:U_ROM|ROM_INTEL_SREG:\intel:U01|altsyncram:altsyncram_component|altsyncram_1c24:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_1c24:auto_generated\|q_a\[12\] " "Synthesized away node \"ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_1c24:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_1c24.tdf" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/db/altsyncram_1c24.tdf" 300 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM/ROM_INTEL_SREG.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM_INTEL_SREG.vhd" 61 0 0 } } { "ROM/ROM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM.vhd" 61 0 0 } } { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928658965 "|BIP|ROM:U_ROM|ROM_INTEL_SREG:\intel:U01|altsyncram:altsyncram_component|altsyncram_1c24:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_1c24:auto_generated\|q_a\[13\] " "Synthesized away node \"ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_1c24:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_1c24.tdf" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/db/altsyncram_1c24.tdf" 322 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM/ROM_INTEL_SREG.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM_INTEL_SREG.vhd" 61 0 0 } } { "ROM/ROM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM.vhd" 61 0 0 } } { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928658965 "|BIP|ROM:U_ROM|ROM_INTEL_SREG:\intel:U01|altsyncram:altsyncram_component|altsyncram_1c24:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_1c24:auto_generated\|q_a\[14\] " "Synthesized away node \"ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_1c24:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_1c24.tdf" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/db/altsyncram_1c24.tdf" 344 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM/ROM_INTEL_SREG.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM_INTEL_SREG.vhd" 61 0 0 } } { "ROM/ROM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM.vhd" 61 0 0 } } { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928658965 "|BIP|ROM:U_ROM|ROM_INTEL_SREG:\intel:U01|altsyncram:altsyncram_component|altsyncram_1c24:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_1c24:auto_generated\|q_a\[15\] " "Synthesized away node \"ROM:U_ROM\|ROM_INTEL_SREG:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_1c24:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_1c24.tdf" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/db/altsyncram_1c24.tdf" 366 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ROM/ROM_INTEL_SREG.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM_INTEL_SREG.vhd" 61 0 0 } } { "ROM/ROM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/ROM/ROM.vhd" 61 0 0 } } { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928658965 "|BIP|ROM:U_ROM|ROM_INTEL_SREG:\intel:U01|altsyncram:altsyncram_component|altsyncram_1c24:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_74q3:auto_generated\|q_a\[0\] " "Synthesized away node \"RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_74q3:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_74q3.tdf" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/db/altsyncram_74q3.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/MEMORIA_INTEL.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/MEMORIA_INTEL.vhd" 64 0 0 } } { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 76 0 0 } } { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928658965 "|BIP|RAM:U_RAM|MEMORIA_INTEL:\intel:U01|altsyncram:altsyncram_component|altsyncram_74q3:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_74q3:auto_generated\|q_a\[1\] " "Synthesized away node \"RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_74q3:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_74q3.tdf" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/db/altsyncram_74q3.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/MEMORIA_INTEL.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/MEMORIA_INTEL.vhd" 64 0 0 } } { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 76 0 0 } } { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928658965 "|BIP|RAM:U_RAM|MEMORIA_INTEL:\intel:U01|altsyncram:altsyncram_component|altsyncram_74q3:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_74q3:auto_generated\|q_a\[2\] " "Synthesized away node \"RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_74q3:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_74q3.tdf" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/db/altsyncram_74q3.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/MEMORIA_INTEL.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/MEMORIA_INTEL.vhd" 64 0 0 } } { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 76 0 0 } } { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928658965 "|BIP|RAM:U_RAM|MEMORIA_INTEL:\intel:U01|altsyncram:altsyncram_component|altsyncram_74q3:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_74q3:auto_generated\|q_a\[3\] " "Synthesized away node \"RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_74q3:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_74q3.tdf" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/db/altsyncram_74q3.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/MEMORIA_INTEL.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/MEMORIA_INTEL.vhd" 64 0 0 } } { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 76 0 0 } } { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928658965 "|BIP|RAM:U_RAM|MEMORIA_INTEL:\intel:U01|altsyncram:altsyncram_component|altsyncram_74q3:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_74q3:auto_generated\|q_a\[4\] " "Synthesized away node \"RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_74q3:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_74q3.tdf" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/db/altsyncram_74q3.tdf" 131 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/MEMORIA_INTEL.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/MEMORIA_INTEL.vhd" 64 0 0 } } { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 76 0 0 } } { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928658965 "|BIP|RAM:U_RAM|MEMORIA_INTEL:\intel:U01|altsyncram:altsyncram_component|altsyncram_74q3:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_74q3:auto_generated\|q_a\[5\] " "Synthesized away node \"RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_74q3:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_74q3.tdf" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/db/altsyncram_74q3.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/MEMORIA_INTEL.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/MEMORIA_INTEL.vhd" 64 0 0 } } { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 76 0 0 } } { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928658965 "|BIP|RAM:U_RAM|MEMORIA_INTEL:\intel:U01|altsyncram:altsyncram_component|altsyncram_74q3:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_74q3:auto_generated\|q_a\[6\] " "Synthesized away node \"RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_74q3:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_74q3.tdf" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/db/altsyncram_74q3.tdf" 177 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/MEMORIA_INTEL.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/MEMORIA_INTEL.vhd" 64 0 0 } } { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 76 0 0 } } { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928658965 "|BIP|RAM:U_RAM|MEMORIA_INTEL:\intel:U01|altsyncram:altsyncram_component|altsyncram_74q3:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_74q3:auto_generated\|q_a\[7\] " "Synthesized away node \"RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_74q3:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_74q3.tdf" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/db/altsyncram_74q3.tdf" 200 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/MEMORIA_INTEL.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/MEMORIA_INTEL.vhd" 64 0 0 } } { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 76 0 0 } } { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928658965 "|BIP|RAM:U_RAM|MEMORIA_INTEL:\intel:U01|altsyncram:altsyncram_component|altsyncram_74q3:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_74q3:auto_generated\|q_a\[8\] " "Synthesized away node \"RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_74q3:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_74q3.tdf" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/db/altsyncram_74q3.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/MEMORIA_INTEL.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/MEMORIA_INTEL.vhd" 64 0 0 } } { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 76 0 0 } } { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928658965 "|BIP|RAM:U_RAM|MEMORIA_INTEL:\intel:U01|altsyncram:altsyncram_component|altsyncram_74q3:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_74q3:auto_generated\|q_a\[9\] " "Synthesized away node \"RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_74q3:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_74q3.tdf" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/db/altsyncram_74q3.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/MEMORIA_INTEL.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/MEMORIA_INTEL.vhd" 64 0 0 } } { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 76 0 0 } } { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928658965 "|BIP|RAM:U_RAM|MEMORIA_INTEL:\intel:U01|altsyncram:altsyncram_component|altsyncram_74q3:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_74q3:auto_generated\|q_a\[10\] " "Synthesized away node \"RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_74q3:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_74q3.tdf" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/db/altsyncram_74q3.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/MEMORIA_INTEL.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/MEMORIA_INTEL.vhd" 64 0 0 } } { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 76 0 0 } } { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928658965 "|BIP|RAM:U_RAM|MEMORIA_INTEL:\intel:U01|altsyncram:altsyncram_component|altsyncram_74q3:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_74q3:auto_generated\|q_a\[11\] " "Synthesized away node \"RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_74q3:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_74q3.tdf" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/db/altsyncram_74q3.tdf" 292 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/MEMORIA_INTEL.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/MEMORIA_INTEL.vhd" 64 0 0 } } { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 76 0 0 } } { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928658965 "|BIP|RAM:U_RAM|MEMORIA_INTEL:\intel:U01|altsyncram:altsyncram_component|altsyncram_74q3:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_74q3:auto_generated\|q_a\[12\] " "Synthesized away node \"RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_74q3:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_74q3.tdf" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/db/altsyncram_74q3.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/MEMORIA_INTEL.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/MEMORIA_INTEL.vhd" 64 0 0 } } { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 76 0 0 } } { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928658965 "|BIP|RAM:U_RAM|MEMORIA_INTEL:\intel:U01|altsyncram:altsyncram_component|altsyncram_74q3:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_74q3:auto_generated\|q_a\[13\] " "Synthesized away node \"RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_74q3:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_74q3.tdf" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/db/altsyncram_74q3.tdf" 338 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/MEMORIA_INTEL.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/MEMORIA_INTEL.vhd" 64 0 0 } } { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 76 0 0 } } { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928658965 "|BIP|RAM:U_RAM|MEMORIA_INTEL:\intel:U01|altsyncram:altsyncram_component|altsyncram_74q3:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_74q3:auto_generated\|q_a\[14\] " "Synthesized away node \"RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_74q3:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_74q3.tdf" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/db/altsyncram_74q3.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/MEMORIA_INTEL.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/MEMORIA_INTEL.vhd" 64 0 0 } } { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 76 0 0 } } { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928658965 "|BIP|RAM:U_RAM|MEMORIA_INTEL:\intel:U01|altsyncram:altsyncram_component|altsyncram_74q3:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_74q3:auto_generated\|q_a\[15\] " "Synthesized away node \"RAM:U_RAM\|MEMORIA_INTEL:\\intel:U01\|altsyncram:altsyncram_component\|altsyncram_74q3:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_74q3.tdf" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/db/altsyncram_74q3.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "e:/programfiles/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "RAM/MEMORIA_INTEL.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/MEMORIA_INTEL.vhd" 64 0 0 } } { "RAM/RAM.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/RAM/RAM.vhd" 76 0 0 } } { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 84 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928658965 "|BIP|RAM:U_RAM|MEMORIA_INTEL:\intel:U01|altsyncram:altsyncram_component|altsyncram_74q3:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1658928658965 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1658928658965 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658928659506 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1658928659798 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658928659798 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_clk " "No output dependent on input pin \"i_clk\"" {  } { { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928659853 "|BIP|i_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_switches\[0\] " "No output dependent on input pin \"i_switches\[0\]\"" {  } { { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928659853 "|BIP|i_switches[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_switches\[1\] " "No output dependent on input pin \"i_switches\[1\]\"" {  } { { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928659853 "|BIP|i_switches[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_switches\[2\] " "No output dependent on input pin \"i_switches\[2\]\"" {  } { { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928659853 "|BIP|i_switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_switches\[3\] " "No output dependent on input pin \"i_switches\[3\]\"" {  } { { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928659853 "|BIP|i_switches[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_switches\[4\] " "No output dependent on input pin \"i_switches\[4\]\"" {  } { { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928659853 "|BIP|i_switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_switches\[5\] " "No output dependent on input pin \"i_switches\[5\]\"" {  } { { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928659853 "|BIP|i_switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_switches\[6\] " "No output dependent on input pin \"i_switches\[6\]\"" {  } { { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928659853 "|BIP|i_switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_switches\[7\] " "No output dependent on input pin \"i_switches\[7\]\"" {  } { { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928659853 "|BIP|i_switches[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_switches\[8\] " "No output dependent on input pin \"i_switches\[8\]\"" {  } { { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928659853 "|BIP|i_switches[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_switches\[9\] " "No output dependent on input pin \"i_switches\[9\]\"" {  } { { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928659853 "|BIP|i_switches[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_switches\[10\] " "No output dependent on input pin \"i_switches\[10\]\"" {  } { { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928659853 "|BIP|i_switches[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_switches\[11\] " "No output dependent on input pin \"i_switches\[11\]\"" {  } { { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928659853 "|BIP|i_switches[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_rst " "No output dependent on input pin \"i_rst\"" {  } { { "BIP.vhd" "" { Text "E:/Projetos/UFSC/Aulas/Linguagem_E_Descricao_De_Hardware/BIP/BIP.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658928659853 "|BIP|i_rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1658928659853 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1658928659854 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1658928659854 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1658928659854 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658928659906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 27 10:30:59 2022 " "Processing ended: Wed Jul 27 10:30:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658928659906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658928659906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658928659906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1658928659906 ""}
