{
  "family": "MB9BF12xJ",
  "architecture": "arm-cortex-m3",
  "vendor": "Unknown",
  "mcus": {
    "MB9BF12xJ": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "FLASH": {
          "instances": [
            {
              "name": "FLASH_IF",
              "base": "0x40000000"
            }
          ],
          "registers": {
            "FRWTR": {
              "offset": "0x04",
              "size": 32,
              "description": "register FRWTR"
            },
            "FSTR": {
              "offset": "0x08",
              "size": 32,
              "description": "register FSTR"
            },
            "FICR": {
              "offset": "0x20",
              "size": 32,
              "description": "register FICR"
            },
            "FISR": {
              "offset": "0x24",
              "size": 32,
              "description": "register FISR"
            },
            "FICLR": {
              "offset": "0x28",
              "size": 32,
              "description": "register FICLR"
            },
            "CRTRMM": {
              "offset": "0x100",
              "size": 32,
              "description": "register CRTRMM"
            }
          },
          "bits": {
            "FRWTR": {
              "RWT": {
                "bit": 0,
                "description": "bitfield RWT",
                "width": 2
              }
            },
            "FSTR": {
              "PGMS": {
                "bit": 5,
                "description": "bitfield PGMS"
              },
              "SERS": {
                "bit": 4,
                "description": "bitfield SERS"
              },
              "ESPS": {
                "bit": 3,
                "description": "bitfield ESPS"
              },
              "CERS": {
                "bit": 2,
                "description": "bitfield CERS"
              },
              "HNG": {
                "bit": 1,
                "description": "bitfield HNG"
              },
              "RDY": {
                "bit": 0,
                "description": "bitfield RDY"
              }
            },
            "FICR": {
              "HANGIE": {
                "bit": 1,
                "description": "bitfield HANGIE"
              },
              "RDYIE": {
                "bit": 0,
                "description": "bitfield RDYIE"
              }
            },
            "FISR": {
              "HANGIF": {
                "bit": 1,
                "description": "bitfield HANGIF"
              },
              "RDYIF": {
                "bit": 0,
                "description": "bitfield RDYIF"
              }
            },
            "FICLR": {
              "HANGC": {
                "bit": 1,
                "description": "bitfield HANGC"
              },
              "RDYC": {
                "bit": 0,
                "description": "bitfield RDYC"
              }
            },
            "CRTRMM": {
              "TTRMM": {
                "bit": 16,
                "description": "bitfield TTRMM",
                "width": 5
              },
              "TRMM": {
                "bit": 0,
                "description": "bitfield TRMM",
                "width": 10
              }
            }
          }
        },
        "UNIQUE": {
          "instances": [
            {
              "name": "UNIQUE_ID",
              "base": "0x40000200"
            }
          ],
          "registers": {
            "UIDR0": {
              "offset": "0x00",
              "size": 32,
              "description": "register UIDR0"
            },
            "UIDR1": {
              "offset": "0x04",
              "size": 32,
              "description": "register UIDR1"
            }
          },
          "bits": {
            "UIDR0": {
              "UID27": {
                "bit": 31,
                "description": "bitfield UID27"
              },
              "UID26": {
                "bit": 30,
                "description": "bitfield UID26"
              },
              "UID25": {
                "bit": 29,
                "description": "bitfield UID25"
              },
              "UID24": {
                "bit": 28,
                "description": "bitfield UID24"
              },
              "UID23": {
                "bit": 27,
                "description": "bitfield UID23"
              },
              "UID22": {
                "bit": 26,
                "description": "bitfield UID22"
              },
              "UID21": {
                "bit": 25,
                "description": "bitfield UID21"
              },
              "UID20": {
                "bit": 24,
                "description": "bitfield UID20"
              },
              "UID19": {
                "bit": 23,
                "description": "bitfield UID19"
              },
              "UID18": {
                "bit": 22,
                "description": "bitfield UID18"
              },
              "UID17": {
                "bit": 21,
                "description": "bitfield UID17"
              },
              "UID16": {
                "bit": 20,
                "description": "bitfield UID16"
              },
              "UID15": {
                "bit": 19,
                "description": "bitfield UID15"
              },
              "UID14": {
                "bit": 18,
                "description": "bitfield UID14"
              },
              "UID13": {
                "bit": 17,
                "description": "bitfield UID13"
              },
              "UID12": {
                "bit": 16,
                "description": "bitfield UID12"
              },
              "UID11": {
                "bit": 15,
                "description": "bitfield UID11"
              },
              "UID10": {
                "bit": 14,
                "description": "bitfield UID10"
              },
              "UID9": {
                "bit": 13,
                "description": "bitfield UID9"
              },
              "UID8": {
                "bit": 12,
                "description": "bitfield UID8"
              },
              "UID7": {
                "bit": 11,
                "description": "bitfield UID7"
              },
              "UID6": {
                "bit": 10,
                "description": "bitfield UID6"
              },
              "UID5": {
                "bit": 9,
                "description": "bitfield UID5"
              },
              "UID4": {
                "bit": 8,
                "description": "bitfield UID4"
              },
              "UID3": {
                "bit": 7,
                "description": "bitfield UID3"
              },
              "UID2": {
                "bit": 6,
                "description": "bitfield UID2"
              },
              "UID1": {
                "bit": 5,
                "description": "bitfield UID1"
              },
              "UID0": {
                "bit": 4,
                "description": "bitfield UID0"
              }
            },
            "UIDR1": {
              "UID40": {
                "bit": 12,
                "description": "bitfield UID40"
              },
              "UID39": {
                "bit": 11,
                "description": "bitfield UID39"
              },
              "UID38": {
                "bit": 10,
                "description": "bitfield UID38"
              },
              "UID37": {
                "bit": 9,
                "description": "bitfield UID37"
              },
              "UID36": {
                "bit": 8,
                "description": "bitfield UID36"
              },
              "UID35": {
                "bit": 7,
                "description": "bitfield UID35"
              },
              "UID34": {
                "bit": 6,
                "description": "bitfield UID34"
              },
              "UID33": {
                "bit": 5,
                "description": "bitfield UID33"
              },
              "UID32": {
                "bit": 4,
                "description": "bitfield UID32"
              },
              "UID31": {
                "bit": 3,
                "description": "bitfield UID31"
              },
              "UID30": {
                "bit": 2,
                "description": "bitfield UID30"
              },
              "UID29": {
                "bit": 1,
                "description": "bitfield UID29"
              },
              "UID28": {
                "bit": 0,
                "description": "bitfield UID28"
              }
            }
          }
        },
        "CRG": {
          "instances": [
            {
              "name": "CRG",
              "base": "0x40010000",
              "irq": 0
            }
          ],
          "registers": {
            "SCM_CTL": {
              "offset": "0x00",
              "size": 8,
              "description": "register SCM_CTL"
            },
            "SCM_STR": {
              "offset": "0x04",
              "size": 8,
              "description": "register SCM_STR"
            },
            "BSC_PSR": {
              "offset": "0x10",
              "size": 8,
              "description": "register BSC_PSR"
            },
            "APBC0_PSR": {
              "offset": "0x14",
              "size": 8,
              "description": "register APBC0_PSR"
            },
            "APBC1_PSR": {
              "offset": "0x18",
              "size": 8,
              "description": "register APBC1_PSR"
            },
            "APBC2_PSR": {
              "offset": "0x1C",
              "size": 8,
              "description": "register APBC2_PSR"
            },
            "SWC_PSR": {
              "offset": "0x20",
              "size": 8,
              "description": "register SWC_PSR"
            },
            "TTC_PSR": {
              "offset": "0x28",
              "size": 8,
              "description": "register TTC_PSR"
            },
            "CSW_TMR": {
              "offset": "0x30",
              "size": 8,
              "description": "register CSW_TMR"
            },
            "PSW_TMR": {
              "offset": "0x34",
              "size": 8,
              "description": "register PSW_TMR"
            },
            "PLL_CTL1": {
              "offset": "0x38",
              "size": 8,
              "description": "register PLL_CTL1"
            },
            "PLL_CTL2": {
              "offset": "0x3C",
              "size": 8,
              "description": "register PLL_CTL2"
            },
            "DBWDT_CTL": {
              "offset": "0x54",
              "size": 8,
              "description": "register DBWDT_CTL"
            },
            "INT_ENR": {
              "offset": "0x60",
              "size": 8,
              "description": "register INT_ENR"
            },
            "INT_STR": {
              "offset": "0x64",
              "size": 8,
              "description": "register INT_STR"
            },
            "INT_CLR": {
              "offset": "0x68",
              "size": 8,
              "description": "register INT_CLR"
            },
            "RST_STR": {
              "offset": "0x0C",
              "size": 16,
              "description": "register RST_STR"
            },
            "STB_CTL": {
              "offset": "0x08",
              "size": 32,
              "description": "register STB_CTL"
            },
            "CSV_CTL": {
              "offset": "0x40",
              "size": 16,
              "description": "register CSV_CTL"
            },
            "CSV_STR": {
              "offset": "0x44",
              "size": 8,
              "description": "register CSV_STR"
            },
            "FCSWH_CTL": {
              "offset": "0x48",
              "size": 16,
              "description": "register FCSWH_CTL"
            },
            "FCSWL_CTL": {
              "offset": "0x4C",
              "size": 16,
              "description": "register FCSWL_CTL"
            },
            "FCSWD_CTL": {
              "offset": "0x50",
              "size": 16,
              "description": "register FCSWD_CTL"
            }
          },
          "bits": {
            "SCM_CTL": {
              "RCS": {
                "bit": 5,
                "description": "bitfield RCS",
                "width": 3
              },
              "PLLE": {
                "bit": 4,
                "description": "bitfield PLLE"
              },
              "SOSCE": {
                "bit": 3,
                "description": "bitfield SOSCE"
              },
              "MOSCE": {
                "bit": 1,
                "description": "bitfield MOSCE"
              }
            },
            "SCM_STR": {
              "RCM": {
                "bit": 5,
                "description": "bitfield RCM",
                "width": 3
              },
              "PLRDY": {
                "bit": 4,
                "description": "bitfield PLRDY"
              },
              "SORDY": {
                "bit": 3,
                "description": "bitfield SORDY"
              },
              "MORDY": {
                "bit": 1,
                "description": "bitfield MORDY"
              }
            },
            "BSC_PSR": {
              "BSR": {
                "bit": 0,
                "description": "bitfield BSR",
                "width": 3
              }
            },
            "APBC0_PSR": {
              "APBC0": {
                "bit": 0,
                "description": "bitfield APBC0",
                "width": 2
              }
            },
            "APBC1_PSR": {
              "APBC1EN": {
                "bit": 7,
                "description": "bitfield APBC1EN"
              },
              "APBC1RST": {
                "bit": 4,
                "description": "bitfield APBC1RST"
              },
              "APBC1": {
                "bit": 0,
                "description": "bitfield APBC1",
                "width": 2
              }
            },
            "APBC2_PSR": {
              "APBC2EN": {
                "bit": 7,
                "description": "bitfield APBC2EN"
              },
              "APBC2RST": {
                "bit": 4,
                "description": "bitfield APBC2RST"
              },
              "APBC2": {
                "bit": 0,
                "description": "bitfield APBC2",
                "width": 2
              }
            },
            "SWC_PSR": {
              "TESTB": {
                "bit": 7,
                "description": "bitfield TESTB"
              },
              "SWDS": {
                "bit": 0,
                "description": "bitfield SWDS",
                "width": 2
              }
            },
            "TTC_PSR": {
              "TTC": {
                "bit": 0,
                "description": "bitfield TTC",
                "width": 2
              }
            },
            "CSW_TMR": {
              "SOWT": {
                "bit": 4,
                "description": "bitfield SOWT",
                "width": 3
              },
              "MOWT": {
                "bit": 0,
                "description": "bitfield MOWT",
                "width": 4
              }
            },
            "PSW_TMR": {
              "PINC": {
                "bit": 4,
                "description": "bitfield PINC"
              },
              "POWT": {
                "bit": 0,
                "description": "bitfield POWT",
                "width": 3
              }
            },
            "PLL_CTL1": {
              "PLLK": {
                "bit": 4,
                "description": "bitfield PLLK",
                "width": 4
              },
              "PLLM": {
                "bit": 0,
                "description": "bitfield PLLM",
                "width": 4
              }
            },
            "PLL_CTL2": {
              "PLLN": {
                "bit": 0,
                "description": "bitfield PLLN",
                "width": 6
              }
            },
            "DBWDT_CTL": {
              "DPHWBE": {
                "bit": 7,
                "description": "bitfield DPHWBE"
              },
              "DPSWBE": {
                "bit": 5,
                "description": "bitfield DPSWBE"
              }
            },
            "INT_ENR": {
              "FCSE": {
                "bit": 5,
                "description": "bitfield FCSE"
              },
              "PCSE": {
                "bit": 2,
                "description": "bitfield PCSE"
              },
              "SCSE": {
                "bit": 1,
                "description": "bitfield SCSE"
              },
              "MCSE": {
                "bit": 0,
                "description": "bitfield MCSE"
              }
            },
            "INT_STR": {
              "FCSI": {
                "bit": 5,
                "description": "bitfield FCSI"
              },
              "PCSI": {
                "bit": 2,
                "description": "bitfield PCSI"
              },
              "SCSI": {
                "bit": 1,
                "description": "bitfield SCSI"
              },
              "MCSI": {
                "bit": 0,
                "description": "bitfield MCSI"
              }
            },
            "INT_CLR": {
              "FCSC": {
                "bit": 5,
                "description": "bitfield FCSC"
              },
              "PCSC": {
                "bit": 2,
                "description": "bitfield PCSC"
              },
              "SCSC": {
                "bit": 1,
                "description": "bitfield SCSC"
              },
              "MCSC": {
                "bit": 0,
                "description": "bitfield MCSC"
              }
            },
            "RST_STR": {
              "SRST": {
                "bit": 8,
                "description": "bitfield SRST"
              },
              "FCSR": {
                "bit": 7,
                "description": "bitfield FCSR"
              },
              "CSVR": {
                "bit": 6,
                "description": "bitfield CSVR"
              },
              "HWDT": {
                "bit": 5,
                "description": "bitfield HWDT"
              },
              "SWDT": {
                "bit": 4,
                "description": "bitfield SWDT"
              },
              "INITX": {
                "bit": 1,
                "description": "bitfield INITX"
              },
              "PONR": {
                "bit": 0,
                "description": "bitfield PONR"
              }
            },
            "STB_CTL": {
              "KEY": {
                "bit": 16,
                "description": "bitfield KEY",
                "width": 16
              },
              "SPL": {
                "bit": 4,
                "description": "bitfield SPL"
              },
              "STM": {
                "bit": 0,
                "description": "bitfield STM",
                "width": 2
              }
            },
            "CSV_CTL": {
              "FCD": {
                "bit": 12,
                "description": "bitfield FCD",
                "width": 3
              },
              "FCSRE": {
                "bit": 9,
                "description": "bitfield FCSRE"
              },
              "FCSDE": {
                "bit": 8,
                "description": "bitfield FCSDE"
              },
              "SCSVE": {
                "bit": 1,
                "description": "bitfield SCSVE"
              },
              "MCSVE": {
                "bit": 0,
                "description": "bitfield MCSVE"
              }
            },
            "CSV_STR": {
              "SCMF": {
                "bit": 1,
                "description": "bitfield SCMF"
              },
              "MCMF": {
                "bit": 0,
                "description": "bitfield MCMF"
              }
            }
          }
        },
        "CRTRIM": {
          "instances": [
            {
              "name": "CRTRIM",
              "base": "0x4002E000"
            }
          ],
          "registers": {
            "MCR_PSR": {
              "offset": "0x00",
              "size": 8,
              "description": "register MCR_PSR"
            },
            "MCR_FTRM": {
              "offset": "0x04",
              "size": 16,
              "description": "register MCR_FTRM"
            },
            "MCR_TTRM": {
              "offset": "0x08",
              "size": 8,
              "description": "register MCR_TTRM"
            },
            "MCR_RLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "register MCR_RLR"
            }
          },
          "bits": {
            "MCR_PSR": {
              "CSR": {
                "bit": 0,
                "description": "bitfield CSR",
                "width": 2
              }
            },
            "MCR_FTRM": {
              "TRD": {
                "bit": 0,
                "description": "bitfield TRD",
                "width": 10
              }
            },
            "MCR_TTRM": {
              "TRT": {
                "bit": 0,
                "description": "bitfield TRT",
                "width": 5
              }
            },
            "MCR_RLR": {
              "TRMLCK": {
                "bit": 0,
                "description": "bitfield TRMLCK",
                "width": 32
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "SWWDT",
              "base": "0x40012000",
              "irq": 1
            },
            {
              "name": "HWWDT",
              "base": "0x40011000"
            }
          ],
          "registers": {
            "WDOGLOAD": {
              "offset": "0x00",
              "size": 32,
              "description": "register WDOGLOAD"
            },
            "WDOGVALUE": {
              "offset": "0x04",
              "size": 32,
              "description": "register WDOGVALUE"
            },
            "WDOGCONTROL": {
              "offset": "0x08",
              "size": 8,
              "description": "register WDOGCONTROL"
            },
            "WDOGINTCLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "register WDOGINTCLR"
            },
            "WDOGRIS": {
              "offset": "0x10",
              "size": 8,
              "description": "register WDOGRIS"
            },
            "WDOGLOCK": {
              "offset": "0xC00",
              "size": 32,
              "description": "register WDOGLOCK"
            }
          },
          "bits": {
            "WDOGCONTROL": {
              "RESEN": {
                "bit": 1,
                "description": "bitfield RESEN"
              },
              "INTEN": {
                "bit": 0,
                "description": "bitfield INTEN"
              }
            },
            "WDOGRIS": {
              "RIS": {
                "bit": 0,
                "description": "bitfield RIS"
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "DTIM",
              "base": "0x40015000",
              "irq": 6
            }
          ],
          "registers": {
            "TIMER1LOAD": {
              "offset": "0x00",
              "size": 32,
              "description": "register TIMER1LOAD"
            },
            "TIMER1VALUE": {
              "offset": "0x04",
              "size": 32,
              "description": "register TIMER1VALUE"
            },
            "TIMER1CONTROL": {
              "offset": "0x08",
              "size": 32,
              "description": "register TIMER1CONTROL"
            },
            "TIMER1INTCLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "register TIMER1INTCLR"
            },
            "TIMER1RIS": {
              "offset": "0x10",
              "size": 32,
              "description": "register TIMER1RIS"
            },
            "TIMER1MIS": {
              "offset": "0x14",
              "size": 32,
              "description": "register TIMER1MIS"
            },
            "TIMER1BGLOAD": {
              "offset": "0x18",
              "size": 32,
              "description": "register TIMER1BGLOAD"
            },
            "TIMER2LOAD": {
              "offset": "0x20",
              "size": 32,
              "description": "register TIMER2LOAD"
            },
            "TIMER2VALUE": {
              "offset": "0x24",
              "size": 32,
              "description": "register TIMER2VALUE"
            },
            "TIMER2CONTROL": {
              "offset": "0x28",
              "size": 32,
              "description": "register TIMER2CONTROL"
            },
            "TIMER2INTCLR": {
              "offset": "0x2C",
              "size": 32,
              "description": "register TIMER2INTCLR"
            },
            "TIMER2RIS": {
              "offset": "0x30",
              "size": 32,
              "description": "register TIMER2RIS"
            },
            "TIMER2MIS": {
              "offset": "0x34",
              "size": 32,
              "description": "register TIMER2MIS"
            },
            "TIMER2BGLOAD": {
              "offset": "0x38",
              "size": 32,
              "description": "register TIMER2BGLOAD"
            }
          },
          "bits": {
            "TIMER1CONTROL": {
              "TimerEn": {
                "bit": 7,
                "description": "bitfield TimerEn"
              },
              "TimerMode": {
                "bit": 6,
                "description": "bitfield TimerMode"
              },
              "IntEnable": {
                "bit": 5,
                "description": "bitfield IntEnable"
              },
              "TimerPre": {
                "bit": 2,
                "description": "bitfield TimerPre",
                "width": 2
              },
              "TimerSize": {
                "bit": 1,
                "description": "bitfield TimerSize"
              },
              "OneShot": {
                "bit": 0,
                "description": "bitfield OneShot"
              }
            },
            "TIMER1RIS": {
              "TIMER1RIS": {
                "bit": 0,
                "description": "bitfield TIMER1RIS"
              }
            },
            "TIMER1MIS": {
              "TIMER1MIS": {
                "bit": 0,
                "description": "bitfield TIMER1MIS"
              }
            }
          }
        },
        "MFT0": {
          "instances": [
            {
              "name": "MFT0",
              "base": "0x40020000",
              "irq": 3
            }
          ],
          "registers": {
            "FRT_TCSA0": {
              "offset": "0x30",
              "size": 16,
              "description": "register FRT_TCSA0"
            },
            "FRT_TCSA1": {
              "offset": "0x40",
              "size": 32,
              "description": "register FRT_TCSA1"
            },
            "FRT_TCSA2": {
              "offset": "0x50",
              "size": 32,
              "description": "register FRT_TCSA2"
            },
            "FRT_TCSB0": {
              "offset": "0x34",
              "size": 16,
              "description": "register FRT_TCSB0"
            },
            "FRT_TCSB1": {
              "offset": "0x44",
              "size": 32,
              "description": "register FRT_TCSB1"
            },
            "FRT_TCSB2": {
              "offset": "0x54",
              "size": 32,
              "description": "register FRT_TCSB2"
            },
            "FRT_TCCP0": {
              "offset": "0x28",
              "size": 16,
              "description": "register FRT_TCCP0"
            },
            "FRT_TCCP1": {
              "offset": "0x38",
              "size": 32,
              "description": "register FRT_TCCP1"
            },
            "FRT_TCCP2": {
              "offset": "0x48",
              "size": 32,
              "description": "register FRT_TCCP2"
            },
            "FRT_TCDT0": {
              "offset": "0x2C",
              "size": 16,
              "description": "register FRT_TCDT0"
            },
            "FRT_TCDT1": {
              "offset": "0x3C",
              "size": 32,
              "description": "register FRT_TCDT1"
            },
            "FRT_TCDT2": {
              "offset": "0x4C",
              "size": 32,
              "description": "register FRT_TCDT2"
            },
            "OCU_OCFS10": {
              "offset": "0x58",
              "size": 8,
              "description": "register OCU_OCFS10"
            },
            "OCU_OCFS32": {
              "offset": "0x59",
              "size": 32,
              "description": "register OCU_OCFS32"
            },
            "OCU_OCFS54": {
              "offset": "0x5C",
              "size": 32,
              "description": "register OCU_OCFS54"
            },
            "OCU_OCSA10": {
              "offset": "0x18",
              "size": 8,
              "description": "register OCU_OCSA10"
            },
            "OCU_OCSA32": {
              "offset": "0x1C",
              "size": 32,
              "description": "register OCU_OCSA32"
            },
            "OCU_OCSA54": {
              "offset": "0x20",
              "size": 32,
              "description": "register OCU_OCSA54"
            },
            "OCU_OCSB10": {
              "offset": "0x19",
              "size": 8,
              "description": "register OCU_OCSB10"
            },
            "OCU_OCSB32": {
              "offset": "0x1D",
              "size": 32,
              "description": "register OCU_OCSB32"
            },
            "OCU_OCSB54": {
              "offset": "0x21",
              "size": 32,
              "description": "register OCU_OCSB54"
            },
            "OCU_OCSC": {
              "offset": "0x24",
              "size": 16,
              "description": "register OCU_OCSC"
            },
            "OCU_OCCP0": {
              "offset": "0x00",
              "size": 16,
              "description": "register OCU_OCCP0"
            },
            "OCU_OCCP1": {
              "offset": "0x04",
              "size": 32,
              "description": "register OCU_OCCP1"
            },
            "OCU_OCCP2": {
              "offset": "0x08",
              "size": 32,
              "description": "register OCU_OCCP2"
            },
            "OCU_OCCP3": {
              "offset": "0x0C",
              "size": 32,
              "description": "register OCU_OCCP3"
            },
            "OCU_OCCP4": {
              "offset": "0x10",
              "size": 32,
              "description": "register OCU_OCCP4"
            },
            "OCU_OCCP5": {
              "offset": "0x14",
              "size": 32,
              "description": "register OCU_OCCP5"
            },
            "WFG_WFSA10": {
              "offset": "0x8C",
              "size": 16,
              "description": "register WFG_WFSA10"
            },
            "WFG_WFSA32": {
              "offset": "0x90",
              "size": 32,
              "description": "register WFG_WFSA32"
            },
            "WFG_WFSA54": {
              "offset": "0x94",
              "size": 32,
              "description": "register WFG_WFSA54"
            },
            "WFG_WFTM10": {
              "offset": "0x80",
              "size": 16,
              "description": "register WFG_WFTM10"
            },
            "WFG_WFTM32": {
              "offset": "0x84",
              "size": 32,
              "description": "register WFG_WFTM32"
            },
            "WFG_WFTM54": {
              "offset": "0x88",
              "size": 32,
              "description": "register WFG_WFTM54"
            },
            "WFG_NZCL": {
              "offset": "0x9C",
              "size": 16,
              "description": "register WFG_NZCL"
            },
            "WFG_WFIR": {
              "offset": "0x98",
              "size": 16,
              "description": "register WFG_WFIR"
            },
            "ICU_ICFS10": {
              "offset": "0x60",
              "size": 8,
              "description": "register ICU_ICFS10"
            },
            "ICU_ICFS32": {
              "offset": "0x61",
              "size": 32,
              "description": "register ICU_ICFS32"
            },
            "ICU_ICSA10": {
              "offset": "0x78",
              "size": 8,
              "description": "register ICU_ICSA10"
            },
            "ICU_ICSA32": {
              "offset": "0x7C",
              "size": 32,
              "description": "register ICU_ICSA32"
            },
            "ICU_ICSB10": {
              "offset": "0x79",
              "size": 8,
              "description": "register ICU_ICSB10"
            },
            "ICU_ICSB32": {
              "offset": "0x7D",
              "size": 32,
              "description": "register ICU_ICSB32"
            },
            "ICU_ICCP0": {
              "offset": "0x68",
              "size": 16,
              "description": "register ICU_ICCP0"
            },
            "ICU_ICCP1": {
              "offset": "0x6C",
              "size": 32,
              "description": "register ICU_ICCP1"
            },
            "ICU_ICCP2": {
              "offset": "0x70",
              "size": 32,
              "description": "register ICU_ICCP2"
            },
            "ICU_ICCP3": {
              "offset": "0x74",
              "size": 32,
              "description": "register ICU_ICCP3"
            },
            "ADCMP_ACSA": {
              "offset": "0xBC",
              "size": 16,
              "description": "register ADCMP_ACSA"
            },
            "ADCMP_ACSB": {
              "offset": "0xB8",
              "size": 8,
              "description": "register ADCMP_ACSB"
            },
            "ADCMP_ACCP0": {
              "offset": "0xA0",
              "size": 16,
              "description": "register ADCMP_ACCP0"
            },
            "ADCMP_ACCP1": {
              "offset": "0xA8",
              "size": 32,
              "description": "register ADCMP_ACCP1"
            },
            "ADCMP_ACCP2": {
              "offset": "0xB0",
              "size": 32,
              "description": "register ADCMP_ACCP2"
            },
            "ADCMP_ACCPDN0": {
              "offset": "0xA4",
              "size": 16,
              "description": "register ADCMP_ACCPDN0"
            },
            "ADCMP_ACCPDN1": {
              "offset": "0xAC",
              "size": 32,
              "description": "register ADCMP_ACCPDN1"
            },
            "ADCMP_ACCPDN2": {
              "offset": "0xB4",
              "size": 32,
              "description": "register ADCMP_ACCPDN2"
            },
            "ADCMP_ATSA": {
              "offset": "0xC0",
              "size": 16,
              "description": "register ADCMP_ATSA"
            }
          },
          "bits": {
            "FRT_TCSA0": {
              "CLK": {
                "bit": 0,
                "description": "bitfield CLK",
                "width": 4
              },
              "SCLR": {
                "bit": 4,
                "description": "bitfield SCLR"
              },
              "MODE": {
                "bit": 5,
                "description": "bitfield MODE"
              },
              "STOP": {
                "bit": 6,
                "description": "bitfield STOP"
              },
              "BFE": {
                "bit": 7,
                "description": "bitfield BFE"
              },
              "ICRE": {
                "bit": 8,
                "description": "bitfield ICRE"
              },
              "ICLR": {
                "bit": 9,
                "description": "bitfield ICLR"
              },
              "IRQZE": {
                "bit": 13,
                "description": "bitfield IRQZE"
              },
              "IRQZF": {
                "bit": 14,
                "description": "bitfield IRQZF"
              },
              "ECKE": {
                "bit": 15,
                "description": "bitfield ECKE"
              }
            },
            "FRT_TCSB0": {
              "AD0E": {
                "bit": 0,
                "description": "bitfield AD0E"
              }
            },
            "OCU_OCFS10": {
              "FSO0": {
                "bit": 0,
                "description": "bitfield FSO0",
                "width": 4
              },
              "FSO1": {
                "bit": 4,
                "description": "bitfield FSO1",
                "width": 4
              }
            },
            "OCU_OCSA10": {
              "CST0": {
                "bit": 0,
                "description": "bitfield CST0"
              },
              "CST1": {
                "bit": 1,
                "description": "bitfield CST1"
              },
              "BDIS0": {
                "bit": 2,
                "description": "bitfield BDIS0"
              },
              "BDIS1": {
                "bit": 3,
                "description": "bitfield BDIS1"
              },
              "IOE0": {
                "bit": 4,
                "description": "bitfield IOE0"
              },
              "IOE1": {
                "bit": 5,
                "description": "bitfield IOE1"
              },
              "IOP0": {
                "bit": 6,
                "description": "bitfield IOP0"
              },
              "IOP1": {
                "bit": 7,
                "description": "bitfield IOP1"
              }
            },
            "OCU_OCSB10": {
              "OTD0": {
                "bit": 0,
                "description": "bitfield OTD0"
              },
              "OTD1": {
                "bit": 1,
                "description": "bitfield OTD1"
              },
              "CMOD": {
                "bit": 4,
                "description": "bitfield CMOD"
              },
              "BTS0": {
                "bit": 5,
                "description": "bitfield BTS0"
              },
              "BTS1": {
                "bit": 6,
                "description": "bitfield BTS1"
              }
            },
            "OCU_OCSC": {
              "MOD0": {
                "bit": 8,
                "description": "bitfield MOD0"
              },
              "MOD1": {
                "bit": 9,
                "description": "bitfield MOD1"
              },
              "MOD2": {
                "bit": 10,
                "description": "bitfield MOD2"
              },
              "MOD3": {
                "bit": 11,
                "description": "bitfield MOD3"
              },
              "MOD4": {
                "bit": 12,
                "description": "bitfield MOD4"
              },
              "MOD5": {
                "bit": 13,
                "description": "bitfield MOD5"
              }
            },
            "WFG_WFSA10": {
              "DCK": {
                "bit": 0,
                "description": "bitfield DCK",
                "width": 3
              },
              "TMD": {
                "bit": 3,
                "description": "bitfield TMD",
                "width": 3
              },
              "GTEN": {
                "bit": 6,
                "description": "bitfield GTEN",
                "width": 2
              },
              "PSEL": {
                "bit": 8,
                "description": "bitfield PSEL",
                "width": 2
              },
              "PGEN": {
                "bit": 10,
                "description": "bitfield PGEN",
                "width": 2
              },
              "DMOD": {
                "bit": 12,
                "description": "bitfield DMOD"
              }
            },
            "WFG_NZCL": {
              "DTIE": {
                "bit": 0,
                "description": "bitfield DTIE"
              },
              "NWS": {
                "bit": 1,
                "description": "bitfield NWS",
                "width": 3
              },
              "SDTI": {
                "bit": 4,
                "description": "bitfield SDTI"
              }
            },
            "WFG_WFIR": {
              "DTIF": {
                "bit": 0,
                "description": "bitfield DTIF"
              },
              "DTIC": {
                "bit": 1,
                "description": "bitfield DTIC"
              },
              "TMIF10": {
                "bit": 4,
                "description": "bitfield TMIF10"
              },
              "TMIC10": {
                "bit": 5,
                "description": "bitfield TMIC10"
              },
              "TMIE10": {
                "bit": 6,
                "description": "bitfield TMIE10"
              },
              "TMIS10": {
                "bit": 7,
                "description": "bitfield TMIS10"
              },
              "TMIF32": {
                "bit": 8,
                "description": "bitfield TMIF32"
              },
              "TMIC32": {
                "bit": 9,
                "description": "bitfield TMIC32"
              },
              "TMIE32": {
                "bit": 10,
                "description": "bitfield TMIE32"
              },
              "TMIS32": {
                "bit": 11,
                "description": "bitfield TMIS32"
              },
              "TMIF54": {
                "bit": 12,
                "description": "bitfield TMIF54"
              },
              "TMIC54": {
                "bit": 13,
                "description": "bitfield TMIC54"
              },
              "TMIE54": {
                "bit": 14,
                "description": "bitfield TMIE54"
              },
              "TMIS54": {
                "bit": 15,
                "description": "bitfield TMIS54"
              }
            },
            "ICU_ICFS10": {
              "FSI0": {
                "bit": 0,
                "description": "bitfield FSI0",
                "width": 4
              },
              "FSI1": {
                "bit": 4,
                "description": "bitfield FSI1",
                "width": 4
              }
            },
            "ICU_ICSA10": {
              "EG0": {
                "bit": 0,
                "description": "bitfield EG0",
                "width": 2
              },
              "EG1": {
                "bit": 2,
                "description": "bitfield EG1",
                "width": 2
              },
              "ICE0": {
                "bit": 4,
                "description": "bitfield ICE0"
              },
              "ICE1": {
                "bit": 5,
                "description": "bitfield ICE1"
              },
              "ICP0": {
                "bit": 6,
                "description": "bitfield ICP0"
              },
              "ICP1": {
                "bit": 7,
                "description": "bitfield ICP1"
              }
            },
            "ICU_ICSB10": {
              "IEI0": {
                "bit": 0,
                "description": "bitfield IEI0"
              },
              "IEI1": {
                "bit": 1,
                "description": "bitfield IEI1"
              }
            },
            "ADCMP_ACSA": {
              "CE0": {
                "bit": 0,
                "description": "bitfield CE0",
                "width": 2
              },
              "CE1": {
                "bit": 2,
                "description": "bitfield CE1",
                "width": 2
              },
              "CE2": {
                "bit": 4,
                "description": "bitfield CE2",
                "width": 2
              },
              "SEL0": {
                "bit": 8,
                "description": "bitfield SEL0",
                "width": 2
              },
              "SEL1": {
                "bit": 10,
                "description": "bitfield SEL1",
                "width": 2
              },
              "SEL2": {
                "bit": 12,
                "description": "bitfield SEL2",
                "width": 2
              }
            },
            "ADCMP_ACSB": {
              "BDIS0": {
                "bit": 0,
                "description": "bitfield BDIS0"
              },
              "BDIS1": {
                "bit": 1,
                "description": "bitfield BDIS1"
              },
              "BDIS2": {
                "bit": 2,
                "description": "bitfield BDIS2"
              },
              "BTS0": {
                "bit": 4,
                "description": "bitfield BTS0"
              },
              "BTS1": {
                "bit": 5,
                "description": "bitfield BTS1"
              },
              "BTS2": {
                "bit": 6,
                "description": "bitfield BTS2"
              }
            },
            "ADCMP_ATSA": {
              "AD0S": {
                "bit": 0,
                "description": "bitfield AD0S",
                "width": 2
              },
              "AD0P": {
                "bit": 8,
                "description": "bitfield AD0P",
                "width": 2
              }
            }
          }
        },
        "BTIOSEL03": {
          "instances": [
            {
              "name": "BTIOSEL03",
              "base": "0x40025100"
            }
          ],
          "registers": {
            "BTSEL0123": {
              "offset": "0x00",
              "size": 16,
              "description": "register BTSEL0123"
            }
          },
          "bits": {
            "BTSEL0123": {
              "SEL23_": {
                "bit": 12,
                "description": "bitfield SEL23_",
                "width": 4
              },
              "SEL01_": {
                "bit": 8,
                "description": "bitfield SEL01_",
                "width": 4
              }
            }
          }
        },
        "BTIOSEL47": {
          "instances": [
            {
              "name": "BTIOSEL47",
              "base": "0x40025300"
            }
          ],
          "registers": {
            "BTSEL4567": {
              "offset": "0x00",
              "size": 16,
              "description": "register BTSEL4567"
            }
          },
          "bits": {
            "BTSEL4567": {
              "SEL67_": {
                "bit": 12,
                "description": "bitfield SEL67_",
                "width": 4
              },
              "SEL45_": {
                "bit": 8,
                "description": "bitfield SEL45_",
                "width": 4
              }
            }
          }
        },
        "SBSSR": {
          "instances": [
            {
              "name": "SBSSR",
              "base": "0x40025F00"
            }
          ],
          "registers": {
            "BTSSSR": {
              "offset": "0xFC",
              "size": 16,
              "description": "register BTSSSR"
            }
          },
          "bits": {
            "BTSSSR": {
              "SSSR15": {
                "bit": 15,
                "description": "bitfield SSSR15"
              },
              "SSSR14": {
                "bit": 14,
                "description": "bitfield SSSR14"
              },
              "SSSR13": {
                "bit": 13,
                "description": "bitfield SSSR13"
              },
              "SSSR12": {
                "bit": 12,
                "description": "bitfield SSSR12"
              },
              "SSSR11": {
                "bit": 11,
                "description": "bitfield SSSR11"
              },
              "SSSR10": {
                "bit": 10,
                "description": "bitfield SSSR10"
              },
              "SSSR9": {
                "bit": 9,
                "description": "bitfield SSSR9"
              },
              "SSSR8": {
                "bit": 8,
                "description": "bitfield SSSR8"
              },
              "SSSR7": {
                "bit": 7,
                "description": "bitfield SSSR7"
              },
              "SSSR6": {
                "bit": 6,
                "description": "bitfield SSSR6"
              },
              "SSSR5": {
                "bit": 5,
                "description": "bitfield SSSR5"
              },
              "SSSR4": {
                "bit": 4,
                "description": "bitfield SSSR4"
              },
              "SSSR3": {
                "bit": 3,
                "description": "bitfield SSSR3"
              },
              "SSSR2": {
                "bit": 2,
                "description": "bitfield SSSR2"
              },
              "SSSR1": {
                "bit": 1,
                "description": "bitfield SSSR1"
              },
              "SSSR0": {
                "bit": 0,
                "description": "bitfield SSSR0"
              }
            }
          }
        },
        "BT0": {
          "instances": [
            {
              "name": "BT0",
              "base": "0x40025000",
              "irq": 31
            }
          ],
          "registers": {
            "PWM_TMCR": {
              "offset": "0x0C",
              "size": 16,
              "description": "register PWM_TMCR"
            },
            "PWM_TMCR2": {
              "offset": "0x11",
              "size": 8,
              "description": "register PWM_TMCR2"
            },
            "PWM_STC": {
              "offset": "0x10",
              "size": 8,
              "description": "register PWM_STC"
            },
            "PWM_PCSR": {
              "offset": "0x00",
              "size": 16,
              "description": "register PWM_PCSR"
            },
            "PWM_PDUT": {
              "offset": "0x04",
              "size": 16,
              "description": "register PWM_PDUT"
            },
            "PWM_TMR": {
              "offset": "0x08",
              "size": 16,
              "description": "register PWM_TMR"
            },
            "PPG_TMCR": {
              "offset": "0x0C",
              "size": 16,
              "description": "register PPG_TMCR"
            },
            "PPG_TMCR2": {
              "offset": "0x11",
              "size": 8,
              "description": "register PPG_TMCR2"
            },
            "PPG_STC": {
              "offset": "0x10",
              "size": 8,
              "description": "register PPG_STC"
            },
            "PPG_PRLL": {
              "offset": "0x00",
              "size": 16,
              "description": "register PPG_PRLL"
            },
            "PPG_PRLH": {
              "offset": "0x04",
              "size": 16,
              "description": "register PPG_PRLH"
            },
            "PPG_TMR": {
              "offset": "0x08",
              "size": 16,
              "description": "register PPG_TMR"
            },
            "RT_TMCR": {
              "offset": "0x0C",
              "size": 16,
              "description": "register RT_TMCR"
            },
            "RT_TMCR2": {
              "offset": "0x11",
              "size": 8,
              "description": "register RT_TMCR2"
            },
            "RT_STC": {
              "offset": "0x10",
              "size": 8,
              "description": "register RT_STC"
            },
            "RT_PCSR": {
              "offset": "0x00",
              "size": 16,
              "description": "register RT_PCSR"
            },
            "RT_TMR": {
              "offset": "0x08",
              "size": 16,
              "description": "register RT_TMR"
            },
            "PWC_TMCR": {
              "offset": "0x0C",
              "size": 16,
              "description": "register PWC_TMCR"
            },
            "PWC_TMCR2": {
              "offset": "0x11",
              "size": 8,
              "description": "register PWC_TMCR2"
            },
            "PWC_STC": {
              "offset": "0x10",
              "size": 8,
              "description": "register PWC_STC"
            },
            "PWC_DTBF": {
              "offset": "0x04",
              "size": 16,
              "description": "register PWC_DTBF"
            }
          },
          "bits": {
            "PWM_TMCR": {
              "CKS2_0": {
                "bit": 12,
                "description": "bitfield CKS2_0",
                "width": 3
              },
              "RTGEN": {
                "bit": 11,
                "description": "bitfield RTGEN"
              },
              "PMSK": {
                "bit": 10,
                "description": "bitfield PMSK"
              },
              "EGS": {
                "bit": 8,
                "description": "bitfield EGS",
                "width": 2
              },
              "FMD": {
                "bit": 4,
                "description": "bitfield FMD",
                "width": 3
              },
              "OSEL": {
                "bit": 3,
                "description": "bitfield OSEL"
              },
              "MDSE": {
                "bit": 2,
                "description": "bitfield MDSE"
              },
              "CTEN": {
                "bit": 1,
                "description": "bitfield CTEN"
              },
              "STRG": {
                "bit": 0,
                "description": "bitfield STRG"
              }
            },
            "PWM_TMCR2": {
              "CKS3": {
                "bit": 0,
                "description": "bitfield CKS3"
              }
            },
            "PWM_STC": {
              "TGIE": {
                "bit": 6,
                "description": "bitfield TGIE"
              },
              "DTIE": {
                "bit": 5,
                "description": "bitfield DTIE"
              },
              "UDIE": {
                "bit": 4,
                "description": "bitfield UDIE"
              },
              "TGIR": {
                "bit": 2,
                "description": "bitfield TGIR"
              },
              "DTIR": {
                "bit": 1,
                "description": "bitfield DTIR"
              },
              "UDIR": {
                "bit": 0,
                "description": "bitfield UDIR"
              }
            },
            "PPG_TMCR": {
              "CKS2_0": {
                "bit": 12,
                "description": "bitfield CKS2_0",
                "width": 3
              },
              "RTGEN": {
                "bit": 11,
                "description": "bitfield RTGEN"
              },
              "PMSK": {
                "bit": 10,
                "description": "bitfield PMSK"
              },
              "EGS": {
                "bit": 8,
                "description": "bitfield EGS",
                "width": 2
              },
              "FMD": {
                "bit": 4,
                "description": "bitfield FMD",
                "width": 3
              },
              "OSEL": {
                "bit": 3,
                "description": "bitfield OSEL"
              },
              "MDSE": {
                "bit": 2,
                "description": "bitfield MDSE"
              },
              "CTEN": {
                "bit": 1,
                "description": "bitfield CTEN"
              },
              "STRG": {
                "bit": 0,
                "description": "bitfield STRG"
              }
            },
            "PPG_TMCR2": {
              "CKS3": {
                "bit": 1,
                "description": "bitfield CKS3"
              }
            },
            "PPG_STC": {
              "TGIE": {
                "bit": 6,
                "description": "bitfield TGIE"
              },
              "UDIE": {
                "bit": 4,
                "description": "bitfield UDIE"
              },
              "TGIR": {
                "bit": 2,
                "description": "bitfield TGIR"
              },
              "UDIR": {
                "bit": 0,
                "description": "bitfield UDIR"
              }
            },
            "RT_TMCR": {
              "CKS2_0": {
                "bit": 12,
                "description": "bitfield CKS2_0",
                "width": 3
              },
              "EGS": {
                "bit": 8,
                "description": "bitfield EGS",
                "width": 2
              },
              "T32": {
                "bit": 7,
                "description": "bitfield T32"
              },
              "FMD": {
                "bit": 4,
                "description": "bitfield FMD",
                "width": 3
              },
              "OSEL": {
                "bit": 3,
                "description": "bitfield OSEL"
              },
              "MDSE": {
                "bit": 2,
                "description": "bitfield MDSE"
              },
              "CTEN": {
                "bit": 1,
                "description": "bitfield CTEN"
              },
              "STRG": {
                "bit": 0,
                "description": "bitfield STRG"
              }
            },
            "RT_TMCR2": {
              "CKS3": {
                "bit": 0,
                "description": "bitfield CKS3"
              }
            },
            "RT_STC": {
              "TGIE": {
                "bit": 6,
                "description": "bitfield TGIE"
              },
              "UDIE": {
                "bit": 4,
                "description": "bitfield UDIE"
              },
              "TGIR": {
                "bit": 2,
                "description": "bitfield TGIR"
              },
              "UDIR": {
                "bit": 0,
                "description": "bitfield UDIR"
              }
            },
            "PWC_TMCR": {
              "CKS2_0": {
                "bit": 12,
                "description": "bitfield CKS2_0",
                "width": 3
              },
              "EGS": {
                "bit": 8,
                "description": "bitfield EGS",
                "width": 3
              },
              "T32": {
                "bit": 7,
                "description": "bitfield T32"
              },
              "FMD": {
                "bit": 4,
                "description": "bitfield FMD",
                "width": 3
              },
              "MDSE": {
                "bit": 2,
                "description": "bitfield MDSE"
              },
              "CTEN": {
                "bit": 1,
                "description": "bitfield CTEN"
              }
            },
            "PWC_TMCR2": {
              "CKS3": {
                "bit": 0,
                "description": "bitfield CKS3"
              }
            },
            "PWC_STC": {
              "ERR": {
                "bit": 7,
                "description": "bitfield ERR"
              },
              "EDIE": {
                "bit": 6,
                "description": "bitfield EDIE"
              },
              "OVIE": {
                "bit": 4,
                "description": "bitfield OVIE"
              },
              "EDIR": {
                "bit": 2,
                "description": "bitfield EDIR"
              },
              "OVIR": {
                "bit": 0,
                "description": "bitfield OVIR"
              }
            }
          }
        },
        "BT1": {
          "instances": [
            {
              "name": "BT1",
              "base": "0x40025040"
            }
          ],
          "registers": {}
        },
        "BT2": {
          "instances": [
            {
              "name": "BT2",
              "base": "0x40025080"
            }
          ],
          "registers": {}
        },
        "BT3": {
          "instances": [
            {
              "name": "BT3",
              "base": "0x400250C0"
            }
          ],
          "registers": {}
        },
        "BT4": {
          "instances": [
            {
              "name": "BT4",
              "base": "0x40025200"
            }
          ],
          "registers": {}
        },
        "BT5": {
          "instances": [
            {
              "name": "BT5",
              "base": "0x40025240"
            }
          ],
          "registers": {}
        },
        "BT6": {
          "instances": [
            {
              "name": "BT6",
              "base": "0x40025280"
            }
          ],
          "registers": {}
        },
        "BT7": {
          "instances": [
            {
              "name": "BT7",
              "base": "0x400252C0"
            }
          ],
          "registers": {}
        },
        "QPRC1": {
          "instances": [
            {
              "name": "QPRC1",
              "base": "0x40026040"
            }
          ],
          "registers": {
            "QPCR": {
              "offset": "0x00",
              "size": 16,
              "description": "register QPCR"
            },
            "QRCR": {
              "offset": "0x04",
              "size": 16,
              "description": "register QRCR"
            },
            "QPCCR": {
              "offset": "0x08",
              "size": 16,
              "description": "register QPCCR"
            },
            "QPRCR": {
              "offset": "0x0C",
              "size": 16,
              "description": "register QPRCR"
            },
            "QCR": {
              "offset": "0x18",
              "size": 16,
              "description": "register QCR"
            },
            "QECR": {
              "offset": "0x1C",
              "size": 16,
              "description": "register QECR"
            },
            "QICRL": {
              "offset": "0x14",
              "size": 8,
              "description": "register QICRL"
            },
            "QICRH": {
              "offset": "0x15",
              "size": 8,
              "description": "register QICRH"
            },
            "QMPR": {
              "offset": "0x10",
              "size": 16,
              "description": "register QMPR"
            },
            "QRCRR": {
              "offset": "0x3C",
              "size": 16,
              "description": "register QRCRR"
            },
            "QPCRR": {
              "offset": "0x3E",
              "size": 16,
              "description": "register QPCRR"
            }
          },
          "bits": {
            "QCR": {
              "CGE": {
                "bit": 14,
                "description": "bitfield CGE",
                "width": 2
              },
              "BES": {
                "bit": 12,
                "description": "bitfield BES",
                "width": 2
              },
              "AES": {
                "bit": 10,
                "description": "bitfield AES",
                "width": 2
              },
              "PCRM": {
                "bit": 8,
                "description": "bitfield PCRM",
                "width": 2
              },
              "SWAP": {
                "bit": 7,
                "description": "bitfield SWAP"
              },
              "RSEL": {
                "bit": 6,
                "description": "bitfield RSEL"
              },
              "CGSC": {
                "bit": 5,
                "description": "bitfield CGSC"
              },
              "PSTP": {
                "bit": 4,
                "description": "bitfield PSTP"
              },
              "RCM": {
                "bit": 2,
                "description": "bitfield RCM",
                "width": 2
              },
              "PCM": {
                "bit": 0,
                "description": "bitfield PCM",
                "width": 2
              }
            },
            "QECR": {
              "ORNGIE": {
                "bit": 2,
                "description": "bitfield ORNGIE"
              },
              "ORNGF": {
                "bit": 1,
                "description": "bitfield ORNGF"
              },
              "ORNGMD": {
                "bit": 0,
                "description": "bitfield ORNGMD"
              }
            },
            "QICRL": {
              "ZIIF": {
                "bit": 7,
                "description": "bitfield ZIIF"
              },
              "OFDF": {
                "bit": 6,
                "description": "bitfield OFDF"
              },
              "UFDF": {
                "bit": 5,
                "description": "bitfield UFDF"
              },
              "OUZIE": {
                "bit": 4,
                "description": "bitfield OUZIE"
              },
              "QPRCMF": {
                "bit": 3,
                "description": "bitfield QPRCMF"
              },
              "QPRCMIE": {
                "bit": 2,
                "description": "bitfield QPRCMIE"
              },
              "QPCMF": {
                "bit": 1,
                "description": "bitfield QPCMF"
              },
              "QPCMIE": {
                "bit": 0,
                "description": "bitfield QPCMIE"
              }
            },
            "QICRH": {
              "QPCNRCMF": {
                "bit": 5,
                "description": "bitfield QPCNRCMF"
              },
              "QPCNRCMIE": {
                "bit": 4,
                "description": "bitfield QPCNRCMIE"
              },
              "DIROU": {
                "bit": 3,
                "description": "bitfield DIROU"
              },
              "DIRPC": {
                "bit": 2,
                "description": "bitfield DIRPC"
              },
              "CDCF": {
                "bit": 1,
                "description": "bitfield CDCF"
              },
              "CDCIE": {
                "bit": 0,
                "description": "bitfield CDCIE"
              }
            }
          }
        },
        "MFT": {
          "instances": [
            {
              "name": "MFT_PPG",
              "base": "0x40024000",
              "irq": 23
            }
          ],
          "registers": {
            "TTCR0": {
              "offset": "0x00",
              "size": 16,
              "description": "register TTCR0"
            },
            "COMP0": {
              "offset": "0x08",
              "size": 16,
              "description": "register COMP0"
            },
            "COMP2": {
              "offset": "0x0C",
              "size": 8,
              "description": "register COMP2"
            },
            "COMP4": {
              "offset": "0x10",
              "size": 32,
              "description": "register COMP4"
            },
            "COMP6": {
              "offset": "0x14",
              "size": 32,
              "description": "register COMP6"
            },
            "TRG": {
              "offset": "0x100",
              "size": 16,
              "description": "register TRG"
            },
            "REVC": {
              "offset": "0x104",
              "size": 16,
              "description": "register REVC"
            },
            "PPGC0": {
              "offset": "0x201",
              "size": 8,
              "description": "register PPGC0"
            },
            "PPGC1": {
              "offset": "0x200",
              "size": 32,
              "description": "register PPGC1"
            },
            "PPGC2": {
              "offset": "0x205",
              "size": 32,
              "description": "register PPGC2"
            },
            "PPGC3": {
              "offset": "0x204",
              "size": 32,
              "description": "register PPGC3"
            },
            "PPGC4": {
              "offset": "0x241",
              "size": 32,
              "description": "register PPGC4"
            },
            "PPGC5": {
              "offset": "0x240",
              "size": 32,
              "description": "register PPGC5"
            },
            "PPGC6": {
              "offset": "0x245",
              "size": 32,
              "description": "register PPGC6"
            },
            "PPGC7": {
              "offset": "0x244",
              "size": 32,
              "description": "register PPGC7"
            },
            "PRLH0": {
              "offset": "0x209",
              "size": 8,
              "description": "register PRLH0"
            },
            "PRLL0": {
              "offset": "0x208",
              "size": 8,
              "description": "register PRLL0"
            },
            "PRLH1": {
              "offset": "0x20D",
              "size": 32,
              "description": "register PRLH1"
            },
            "PRLL1": {
              "offset": "0x20C",
              "size": 32,
              "description": "register PRLL1"
            },
            "PRLH2": {
              "offset": "0x211",
              "size": 32,
              "description": "register PRLH2"
            },
            "PRLL2": {
              "offset": "0x210",
              "size": 32,
              "description": "register PRLL2"
            },
            "PRLH3": {
              "offset": "0x215",
              "size": 32,
              "description": "register PRLH3"
            },
            "PRLL3": {
              "offset": "0x214",
              "size": 32,
              "description": "register PRLL3"
            },
            "PRLH4": {
              "offset": "0x249",
              "size": 32,
              "description": "register PRLH4"
            },
            "PRLL4": {
              "offset": "0x248",
              "size": 32,
              "description": "register PRLL4"
            },
            "PRLH5": {
              "offset": "0x24D",
              "size": 32,
              "description": "register PRLH5"
            },
            "PRLL5": {
              "offset": "0x24C",
              "size": 32,
              "description": "register PRLL5"
            },
            "PRLH6": {
              "offset": "0x251",
              "size": 32,
              "description": "register PRLH6"
            },
            "PRLL6": {
              "offset": "0x250",
              "size": 32,
              "description": "register PRLL6"
            },
            "PRLH7": {
              "offset": "0x255",
              "size": 32,
              "description": "register PRLH7"
            },
            "PRLL7": {
              "offset": "0x254",
              "size": 32,
              "description": "register PRLL7"
            },
            "GATEC0": {
              "offset": "0x218",
              "size": 8,
              "description": "register GATEC0"
            },
            "GATEC4": {
              "offset": "0x258",
              "size": 8,
              "description": "register GATEC4"
            },
            "IGBTC": {
              "offset": "0x380",
              "size": 8,
              "description": "register IGBTC"
            }
          },
          "bits": {
            "TTCR0": {
              "TRG6O": {
                "bit": 15,
                "description": "bitfield TRG6O"
              },
              "TRG4O": {
                "bit": 14,
                "description": "bitfield TRG4O"
              },
              "TRG2O": {
                "bit": 13,
                "description": "bitfield TRG2O"
              },
              "TRG0O": {
                "bit": 12,
                "description": "bitfield TRG0O"
              },
              "CS0": {
                "bit": 10,
                "description": "bitfield CS0",
                "width": 2
              },
              "MONI0": {
                "bit": 9,
                "description": "bitfield MONI0"
              },
              "STR0": {
                "bit": 8,
                "description": "bitfield STR0"
              }
            },
            "TRG": {
              "PEN07": {
                "bit": 7,
                "description": "bitfield PEN07"
              },
              "PEN06": {
                "bit": 6,
                "description": "bitfield PEN06"
              },
              "PEN05": {
                "bit": 5,
                "description": "bitfield PEN05"
              },
              "PEN04": {
                "bit": 4,
                "description": "bitfield PEN04"
              },
              "PEN03": {
                "bit": 3,
                "description": "bitfield PEN03"
              },
              "PEN02": {
                "bit": 2,
                "description": "bitfield PEN02"
              },
              "PEN01": {
                "bit": 1,
                "description": "bitfield PEN01"
              },
              "PEN00": {
                "bit": 0,
                "description": "bitfield PEN00"
              }
            },
            "REVC": {
              "REV07": {
                "bit": 7,
                "description": "bitfield REV07"
              },
              "REV06": {
                "bit": 6,
                "description": "bitfield REV06"
              },
              "REV05": {
                "bit": 5,
                "description": "bitfield REV05"
              },
              "REV04": {
                "bit": 4,
                "description": "bitfield REV04"
              },
              "REV03": {
                "bit": 3,
                "description": "bitfield REV03"
              },
              "REV02": {
                "bit": 2,
                "description": "bitfield REV02"
              },
              "REV01": {
                "bit": 1,
                "description": "bitfield REV01"
              },
              "REV00": {
                "bit": 0,
                "description": "bitfield REV00"
              }
            },
            "PPGC0": {
              "PIE": {
                "bit": 7,
                "description": "bitfield PIE"
              },
              "PUF": {
                "bit": 6,
                "description": "bitfield PUF"
              },
              "INTM": {
                "bit": 5,
                "description": "bitfield INTM"
              },
              "PCS": {
                "bit": 3,
                "description": "bitfield PCS",
                "width": 2
              },
              "MD": {
                "bit": 1,
                "description": "bitfield MD",
                "width": 2
              },
              "TTRG": {
                "bit": 0,
                "description": "bitfield TTRG"
              }
            },
            "PRLH0": {
              "PRLH": {
                "bit": 0,
                "description": "bitfield PRLH",
                "width": 8
              }
            },
            "PRLL0": {
              "PRLL": {
                "bit": 0,
                "description": "bitfield PRLL",
                "width": 8
              }
            },
            "GATEC0": {
              "STRG2": {
                "bit": 5,
                "description": "bitfield STRG2"
              },
              "EDGE2": {
                "bit": 4,
                "description": "bitfield EDGE2"
              },
              "STRG0": {
                "bit": 1,
                "description": "bitfield STRG0"
              },
              "EDGE0": {
                "bit": 0,
                "description": "bitfield EDGE0"
              }
            },
            "GATEC4": {
              "STRG6": {
                "bit": 5,
                "description": "bitfield STRG6"
              },
              "EDGE6": {
                "bit": 4,
                "description": "bitfield EDGE6"
              },
              "STRG4": {
                "bit": 1,
                "description": "bitfield STRG4"
              },
              "EDGE4": {
                "bit": 0,
                "description": "bitfield EDGE4"
              }
            },
            "IGBTC": {
              "IGATIH": {
                "bit": 7,
                "description": "bitfield IGATIH"
              },
              "IGNFW": {
                "bit": 4,
                "description": "bitfield IGNFW",
                "width": 3
              },
              "IGOSEL": {
                "bit": 2,
                "description": "bitfield IGOSEL",
                "width": 2
              },
              "IGTRGLV": {
                "bit": 1,
                "description": "bitfield IGTRGLV"
              },
              "IGBTMD": {
                "bit": 0,
                "description": "bitfield IGBTMD"
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC0",
              "base": "0x40027000",
              "irq": 25
            }
          ],
          "registers": {
            "ADCR": {
              "offset": "0x01",
              "size": 8,
              "description": "register ADCR"
            },
            "ADSR": {
              "offset": "0x00",
              "size": 8,
              "description": "register ADSR"
            },
            "SCCR": {
              "offset": "0x09",
              "size": 8,
              "description": "register SCCR"
            },
            "SFNS": {
              "offset": "0x08",
              "size": 8,
              "description": "register SFNS"
            },
            "SCFD": {
              "offset": "0x0C",
              "size": 32,
              "description": "register SCFD"
            },
            "SCIS3": {
              "offset": "0x11",
              "size": 8,
              "description": "register SCIS3"
            },
            "SCIS2": {
              "offset": "0x10",
              "size": 8,
              "description": "register SCIS2"
            },
            "SCIS1": {
              "offset": "0x15",
              "size": 8,
              "description": "register SCIS1"
            },
            "SCIS0": {
              "offset": "0x14",
              "size": 8,
              "description": "register SCIS0"
            },
            "PFNS": {
              "offset": "0x18",
              "size": 8,
              "description": "register PFNS"
            },
            "PCCR": {
              "offset": "0x19",
              "size": 8,
              "description": "register PCCR"
            },
            "PCFD": {
              "offset": "0x1C",
              "size": 32,
              "description": "register PCFD"
            },
            "PCIS": {
              "offset": "0x20",
              "size": 8,
              "description": "register PCIS"
            },
            "CMPCR": {
              "offset": "0x24",
              "size": 8,
              "description": "register CMPCR"
            },
            "CMPD": {
              "offset": "0x26",
              "size": 16,
              "description": "register CMPD"
            },
            "ADSS3": {
              "offset": "0x29",
              "size": 8,
              "description": "register ADSS3"
            },
            "ADSS2": {
              "offset": "0x28",
              "size": 8,
              "description": "register ADSS2"
            },
            "ADSS1": {
              "offset": "0x2D",
              "size": 8,
              "description": "register ADSS1"
            },
            "ADSS0": {
              "offset": "0x2C",
              "size": 8,
              "description": "register ADSS0"
            },
            "ADST1": {
              "offset": "0x30",
              "size": 8,
              "description": "register ADST1"
            },
            "ADST0": {
              "offset": "0x31",
              "size": 8,
              "description": "register ADST0"
            },
            "ADCT": {
              "offset": "0x34",
              "size": 8,
              "description": "register ADCT"
            },
            "PRTSL": {
              "offset": "0x38",
              "size": 8,
              "description": "register PRTSL"
            },
            "SCTSL": {
              "offset": "0x39",
              "size": 8,
              "description": "register SCTSL"
            },
            "ADCEN": {
              "offset": "0x3C",
              "size": 16,
              "description": "register ADCEN"
            }
          },
          "bits": {
            "ADCR": {
              "SCIF": {
                "bit": 7,
                "description": "bitfield SCIF"
              },
              "PCIF": {
                "bit": 6,
                "description": "bitfield PCIF"
              },
              "CMPIF": {
                "bit": 5,
                "description": "bitfield CMPIF"
              },
              "SCIE": {
                "bit": 3,
                "description": "bitfield SCIE"
              },
              "PCIE": {
                "bit": 2,
                "description": "bitfield PCIE"
              },
              "CMPIE": {
                "bit": 1,
                "description": "bitfield CMPIE"
              },
              "OVRIE": {
                "bit": 0,
                "description": "bitfield OVRIE"
              }
            },
            "ADSR": {
              "ADSTP": {
                "bit": 7,
                "description": "bitfield ADSTP"
              },
              "FDAS": {
                "bit": 6,
                "description": "bitfield FDAS"
              },
              "PCNS": {
                "bit": 2,
                "description": "bitfield PCNS"
              },
              "PCS": {
                "bit": 1,
                "description": "bitfield PCS"
              },
              "SCS": {
                "bit": 0,
                "description": "bitfield SCS"
              }
            },
            "SCCR": {
              "SEMP": {
                "bit": 7,
                "description": "bitfield SEMP"
              },
              "SFUL": {
                "bit": 6,
                "description": "bitfield SFUL"
              },
              "SOVR": {
                "bit": 5,
                "description": "bitfield SOVR"
              },
              "SFCLR": {
                "bit": 4,
                "description": "bitfield SFCLR"
              },
              "RPT": {
                "bit": 2,
                "description": "bitfield RPT"
              },
              "SHEN": {
                "bit": 1,
                "description": "bitfield SHEN"
              },
              "SSTR": {
                "bit": 0,
                "description": "bitfield SSTR"
              }
            },
            "SFNS": {
              "SFS": {
                "bit": 0,
                "description": "bitfield SFS",
                "width": 4
              }
            },
            "SCFD": {
              "SD": {
                "bit": 20,
                "description": "bitfield SD",
                "width": 12
              },
              "INVL": {
                "bit": 12,
                "description": "bitfield INVL"
              },
              "RS": {
                "bit": 8,
                "description": "bitfield RS",
                "width": 2
              },
              "SC": {
                "bit": 0,
                "description": "bitfield SC",
                "width": 5
              }
            },
            "SCIS3": {
              "AN31": {
                "bit": 7,
                "description": "bitfield AN31"
              },
              "AN30": {
                "bit": 6,
                "description": "bitfield AN30"
              },
              "AN29": {
                "bit": 5,
                "description": "bitfield AN29"
              },
              "AN28": {
                "bit": 4,
                "description": "bitfield AN28"
              },
              "AN27": {
                "bit": 3,
                "description": "bitfield AN27"
              },
              "AN26": {
                "bit": 2,
                "description": "bitfield AN26"
              },
              "AN25": {
                "bit": 1,
                "description": "bitfield AN25"
              },
              "AN24": {
                "bit": 0,
                "description": "bitfield AN24"
              }
            },
            "SCIS2": {
              "AN23": {
                "bit": 7,
                "description": "bitfield AN23"
              },
              "AN22": {
                "bit": 6,
                "description": "bitfield AN22"
              },
              "AN21": {
                "bit": 5,
                "description": "bitfield AN21"
              },
              "AN20": {
                "bit": 4,
                "description": "bitfield AN20"
              },
              "AN19": {
                "bit": 3,
                "description": "bitfield AN19"
              },
              "AN18": {
                "bit": 2,
                "description": "bitfield AN18"
              },
              "AN17": {
                "bit": 1,
                "description": "bitfield AN17"
              },
              "AN16": {
                "bit": 0,
                "description": "bitfield AN16"
              }
            },
            "SCIS1": {
              "AN15": {
                "bit": 7,
                "description": "bitfield AN15"
              },
              "AN14": {
                "bit": 6,
                "description": "bitfield AN14"
              },
              "AN13": {
                "bit": 5,
                "description": "bitfield AN13"
              },
              "AN12": {
                "bit": 4,
                "description": "bitfield AN12"
              },
              "AN11": {
                "bit": 3,
                "description": "bitfield AN11"
              },
              "AN10": {
                "bit": 2,
                "description": "bitfield AN10"
              },
              "AN9": {
                "bit": 1,
                "description": "bitfield AN9"
              },
              "AN8": {
                "bit": 0,
                "description": "bitfield AN8"
              }
            },
            "SCIS0": {
              "AN7": {
                "bit": 7,
                "description": "bitfield AN7"
              },
              "AN6": {
                "bit": 6,
                "description": "bitfield AN6"
              },
              "AN5": {
                "bit": 5,
                "description": "bitfield AN5"
              },
              "AN4": {
                "bit": 4,
                "description": "bitfield AN4"
              },
              "AN3": {
                "bit": 3,
                "description": "bitfield AN3"
              },
              "AN2": {
                "bit": 2,
                "description": "bitfield AN2"
              },
              "AN1": {
                "bit": 1,
                "description": "bitfield AN1"
              },
              "AN0": {
                "bit": 0,
                "description": "bitfield AN0"
              }
            },
            "PFNS": {
              "TEST": {
                "bit": 4,
                "description": "bitfield TEST",
                "width": 2
              },
              "PFS": {
                "bit": 0,
                "description": "bitfield PFS",
                "width": 2
              }
            },
            "PCCR": {
              "PEMP": {
                "bit": 7,
                "description": "bitfield PEMP"
              },
              "PFUL": {
                "bit": 6,
                "description": "bitfield PFUL"
              },
              "POVR": {
                "bit": 5,
                "description": "bitfield POVR"
              },
              "PFCLR": {
                "bit": 4,
                "description": "bitfield PFCLR"
              },
              "ESCE": {
                "bit": 3,
                "description": "bitfield ESCE"
              },
              "PEEN": {
                "bit": 2,
                "description": "bitfield PEEN"
              },
              "PHEN": {
                "bit": 1,
                "description": "bitfield PHEN"
              },
              "PSTR": {
                "bit": 0,
                "description": "bitfield PSTR"
              }
            },
            "PCFD": {
              "PD": {
                "bit": 20,
                "description": "bitfield PD",
                "width": 12
              },
              "INVL": {
                "bit": 12,
                "description": "bitfield INVL"
              },
              "RS": {
                "bit": 8,
                "description": "bitfield RS",
                "width": 3
              },
              "PC": {
                "bit": 0,
                "description": "bitfield PC",
                "width": 5
              }
            },
            "PCIS": {
              "P2A": {
                "bit": 3,
                "description": "bitfield P2A",
                "width": 5
              },
              "P1A": {
                "bit": 0,
                "description": "bitfield P1A",
                "width": 3
              }
            },
            "CMPCR": {
              "CMPEN": {
                "bit": 7,
                "description": "bitfield CMPEN"
              },
              "CMD1": {
                "bit": 6,
                "description": "bitfield CMD1"
              },
              "CMD0": {
                "bit": 5,
                "description": "bitfield CMD0"
              },
              "CCH": {
                "bit": 0,
                "description": "bitfield CCH",
                "width": 5
              }
            },
            "CMPD": {
              "CMAD": {
                "bit": 6,
                "description": "bitfield CMAD",
                "width": 10
              }
            },
            "ADSS3": {
              "TS31": {
                "bit": 7,
                "description": "bitfield TS31"
              },
              "TS30": {
                "bit": 6,
                "description": "bitfield TS30"
              },
              "TS29": {
                "bit": 5,
                "description": "bitfield TS29"
              },
              "TS28": {
                "bit": 4,
                "description": "bitfield TS28"
              },
              "TS27": {
                "bit": 3,
                "description": "bitfield TS27"
              },
              "TS26": {
                "bit": 2,
                "description": "bitfield TS26"
              },
              "TS25": {
                "bit": 1,
                "description": "bitfield TS25"
              },
              "TS24": {
                "bit": 0,
                "description": "bitfield TS24"
              }
            },
            "ADSS2": {
              "TS23": {
                "bit": 7,
                "description": "bitfield TS23"
              },
              "TS22": {
                "bit": 6,
                "description": "bitfield TS22"
              },
              "TS21": {
                "bit": 5,
                "description": "bitfield TS21"
              },
              "TS20": {
                "bit": 4,
                "description": "bitfield TS20"
              },
              "TS19": {
                "bit": 3,
                "description": "bitfield TS19"
              },
              "TS18": {
                "bit": 2,
                "description": "bitfield TS18"
              },
              "TS17": {
                "bit": 1,
                "description": "bitfield TS17"
              },
              "TS16": {
                "bit": 0,
                "description": "bitfield TS16"
              }
            },
            "ADSS1": {
              "TS15": {
                "bit": 7,
                "description": "bitfield TS15"
              },
              "TS14": {
                "bit": 6,
                "description": "bitfield TS14"
              },
              "TS13": {
                "bit": 5,
                "description": "bitfield TS13"
              },
              "TS12": {
                "bit": 4,
                "description": "bitfield TS12"
              },
              "TS11": {
                "bit": 3,
                "description": "bitfield TS11"
              },
              "TS10": {
                "bit": 2,
                "description": "bitfield TS10"
              },
              "TS9": {
                "bit": 1,
                "description": "bitfield TS9"
              },
              "TS8": {
                "bit": 0,
                "description": "bitfield TS8"
              }
            },
            "ADSS0": {
              "TS7": {
                "bit": 7,
                "description": "bitfield TS7"
              },
              "TS6": {
                "bit": 6,
                "description": "bitfield TS6"
              },
              "TS5": {
                "bit": 5,
                "description": "bitfield TS5"
              },
              "TS4": {
                "bit": 4,
                "description": "bitfield TS4"
              },
              "TS3": {
                "bit": 3,
                "description": "bitfield TS3"
              },
              "TS2": {
                "bit": 2,
                "description": "bitfield TS2"
              },
              "TS1": {
                "bit": 1,
                "description": "bitfield TS1"
              },
              "TS0": {
                "bit": 0,
                "description": "bitfield TS0"
              }
            },
            "ADST1": {
              "STX1": {
                "bit": 5,
                "description": "bitfield STX1",
                "width": 3
              },
              "ST1": {
                "bit": 0,
                "description": "bitfield ST1",
                "width": 5
              }
            },
            "ADST0": {
              "STX0": {
                "bit": 5,
                "description": "bitfield STX0",
                "width": 3
              },
              "ST0": {
                "bit": 0,
                "description": "bitfield ST0",
                "width": 5
              }
            },
            "ADCT": {
              "CT": {
                "bit": 0,
                "description": "bitfield CT",
                "width": 8
              }
            },
            "PRTSL": {
              "PRTSL": {
                "bit": 0,
                "description": "bitfield PRTSL",
                "width": 4
              }
            },
            "SCTSL": {
              "SCTSL": {
                "bit": 0,
                "description": "bitfield SCTSL",
                "width": 4
              }
            },
            "ADCEN": {
              "ENBLTIME": {
                "bit": 8,
                "description": "bitfield ENBLTIME",
                "width": 8
              },
              "READY": {
                "bit": 1,
                "description": "bitfield READY"
              },
              "ENBL": {
                "bit": 0,
                "description": "bitfield ENBL"
              }
            }
          }
        },
        "EXTI": {
          "instances": [
            {
              "name": "EXTI",
              "base": "0x40030000",
              "irq": 4
            }
          ],
          "registers": {
            "ENIR": {
              "offset": "0x00",
              "size": 32,
              "description": "register ENIR"
            },
            "EIRR": {
              "offset": "0x04",
              "size": 32,
              "description": "register EIRR"
            },
            "EICL": {
              "offset": "0x08",
              "size": 32,
              "description": "register EICL"
            },
            "ELVR": {
              "offset": "0x0C",
              "size": 32,
              "description": "register ELVR"
            },
            "ELVR1": {
              "offset": "0x10",
              "size": 32,
              "description": "register ELVR1"
            },
            "NMIRR": {
              "offset": "0x14",
              "size": 8,
              "description": "register NMIRR"
            },
            "NMICL": {
              "offset": "0x18",
              "size": 8,
              "description": "register NMICL"
            }
          },
          "bits": {
            "ENIR": {
              "EN19": {
                "bit": 19,
                "description": "bitfield EN19"
              },
              "EN18": {
                "bit": 18,
                "description": "bitfield EN18"
              },
              "EN14": {
                "bit": 14,
                "description": "bitfield EN14"
              },
              "EN7": {
                "bit": 7,
                "description": "bitfield EN7"
              },
              "EN6": {
                "bit": 6,
                "description": "bitfield EN6"
              },
              "EN3": {
                "bit": 3,
                "description": "bitfield EN3"
              },
              "EN2": {
                "bit": 2,
                "description": "bitfield EN2"
              }
            },
            "EIRR": {
              "ER19": {
                "bit": 19,
                "description": "bitfield ER19"
              },
              "ER18": {
                "bit": 18,
                "description": "bitfield ER18"
              },
              "ER14": {
                "bit": 14,
                "description": "bitfield ER14"
              },
              "ER7": {
                "bit": 7,
                "description": "bitfield ER7"
              },
              "ER6": {
                "bit": 6,
                "description": "bitfield ER6"
              },
              "ER3": {
                "bit": 3,
                "description": "bitfield ER3"
              },
              "ER2": {
                "bit": 2,
                "description": "bitfield ER2"
              }
            },
            "EICL": {
              "ECL19": {
                "bit": 19,
                "description": "bitfield ECL19"
              },
              "ECL18": {
                "bit": 18,
                "description": "bitfield ECL18"
              },
              "ECL14": {
                "bit": 14,
                "description": "bitfield ECL14"
              },
              "ECL7": {
                "bit": 7,
                "description": "bitfield ECL7"
              },
              "ECL6": {
                "bit": 6,
                "description": "bitfield ECL6"
              },
              "ECL3": {
                "bit": 3,
                "description": "bitfield ECL3"
              },
              "ECL2": {
                "bit": 2,
                "description": "bitfield ECL2"
              }
            },
            "ELVR": {
              "LB14": {
                "bit": 29,
                "description": "bitfield LB14"
              },
              "LA14": {
                "bit": 28,
                "description": "bitfield LA14"
              },
              "LB7": {
                "bit": 15,
                "description": "bitfield LB7"
              },
              "LA7": {
                "bit": 14,
                "description": "bitfield LA7"
              },
              "LB6": {
                "bit": 13,
                "description": "bitfield LB6"
              },
              "LA6": {
                "bit": 12,
                "description": "bitfield LA6"
              },
              "LB3": {
                "bit": 7,
                "description": "bitfield LB3"
              },
              "LA3": {
                "bit": 6,
                "description": "bitfield LA3"
              },
              "LB2": {
                "bit": 5,
                "description": "bitfield LB2"
              },
              "LA2": {
                "bit": 4,
                "description": "bitfield LA2"
              }
            },
            "ELVR1": {
              "LB19": {
                "bit": 7,
                "description": "bitfield LB19"
              },
              "LA19": {
                "bit": 6,
                "description": "bitfield LA19"
              },
              "LB18": {
                "bit": 5,
                "description": "bitfield LB18"
              },
              "LA18": {
                "bit": 4,
                "description": "bitfield LA18"
              }
            },
            "NMIRR": {
              "NR": {
                "bit": 0,
                "description": "bitfield NR"
              }
            },
            "NMICL": {
              "NCL": {
                "bit": 0,
                "description": "bitfield NCL"
              }
            }
          }
        },
        "INTREQ": {
          "instances": [
            {
              "name": "INTREQ",
              "base": "0x40031000"
            }
          ],
          "registers": {
            "DRQSEL": {
              "offset": "0x00",
              "size": 32,
              "description": "register DRQSEL"
            },
            "ODDPKS": {
              "offset": "0x0B",
              "size": 8,
              "description": "register ODDPKS"
            },
            "IRQCMODE": {
              "offset": "0x0C",
              "size": 32,
              "description": "register IRQCMODE"
            },
            "EXC02MON": {
              "offset": "0x10",
              "size": 32,
              "description": "register EXC02MON"
            },
            "IRQ00MON": {
              "offset": "0x14",
              "size": 32,
              "description": "register IRQ00MON"
            },
            "IRQ01MON": {
              "offset": "0x18",
              "size": 32,
              "description": "register IRQ01MON"
            },
            "IRQ02MON": {
              "offset": "0x1C",
              "size": 32,
              "description": "register IRQ02MON"
            },
            "IRQ03MON": {
              "offset": "0x20",
              "size": 32,
              "description": "register IRQ03MON"
            },
            "IRQ04MON": {
              "offset": "0x24",
              "size": 32,
              "description": "register IRQ04MON"
            },
            "IRQ05MON": {
              "offset": "0x28",
              "size": 32,
              "description": "register IRQ05MON"
            },
            "IRQ06MON": {
              "offset": "0x2C",
              "size": 32,
              "description": "register IRQ06MON"
            },
            "IRQ07MON": {
              "offset": "0x30",
              "size": 32,
              "description": "register IRQ07MON"
            },
            "IRQ08MON": {
              "offset": "0x34",
              "size": 32,
              "description": "register IRQ08MON"
            },
            "IRQ09MON": {
              "offset": "0x38",
              "size": 32,
              "description": "register IRQ09MON"
            },
            "IRQ10MON": {
              "offset": "0x3C",
              "size": 32,
              "description": "register IRQ10MON"
            },
            "IRQ11MON": {
              "offset": "0x40",
              "size": 32,
              "description": "register IRQ11MON"
            },
            "IRQ12MON": {
              "offset": "0x44",
              "size": 32,
              "description": "register IRQ12MON"
            },
            "IRQ13MON": {
              "offset": "0x48",
              "size": 32,
              "description": "register IRQ13MON"
            },
            "IRQ14MON": {
              "offset": "0x4C",
              "size": 32,
              "description": "register IRQ14MON"
            },
            "IRQ15MON": {
              "offset": "0x50",
              "size": 32,
              "description": "register IRQ15MON"
            },
            "IRQ16MON": {
              "offset": "0x54",
              "size": 32,
              "description": "register IRQ16MON"
            },
            "IRQ17MON": {
              "offset": "0x58",
              "size": 32,
              "description": "register IRQ17MON"
            },
            "IRQ18MON": {
              "offset": "0x5C",
              "size": 32,
              "description": "register IRQ18MON"
            },
            "IRQ19MON": {
              "offset": "0x60",
              "size": 32,
              "description": "register IRQ19MON"
            },
            "IRQ20MON": {
              "offset": "0x64",
              "size": 32,
              "description": "register IRQ20MON"
            },
            "IRQ21MON": {
              "offset": "0x68",
              "size": 32,
              "description": "register IRQ21MON"
            },
            "IRQ22MON": {
              "offset": "0x6C",
              "size": 32,
              "description": "register IRQ22MON"
            },
            "IRQ23MON": {
              "offset": "0x70",
              "size": 32,
              "description": "register IRQ23MON"
            },
            "IRQ24MON": {
              "offset": "0x74",
              "size": 32,
              "description": "register IRQ24MON"
            },
            "IRQ25MON": {
              "offset": "0x78",
              "size": 32,
              "description": "register IRQ25MON"
            },
            "IRQ26MON": {
              "offset": "0x7C",
              "size": 32,
              "description": "register IRQ26MON"
            },
            "IRQ27MON": {
              "offset": "0x80",
              "size": 32,
              "description": "register IRQ27MON"
            },
            "IRQ28MON": {
              "offset": "0x84",
              "size": 32,
              "description": "register IRQ28MON"
            },
            "IRQ29MON": {
              "offset": "0x88",
              "size": 32,
              "description": "register IRQ29MON"
            },
            "IRQ30MON": {
              "offset": "0x8C",
              "size": 32,
              "description": "register IRQ30MON"
            },
            "IRQ31MON": {
              "offset": "0x90",
              "size": 32,
              "description": "register IRQ31MON"
            },
            "IRQ32MON": {
              "offset": "0x94",
              "size": 32,
              "description": "register IRQ32MON"
            },
            "IRQ33MON": {
              "offset": "0x98",
              "size": 32,
              "description": "register IRQ33MON"
            },
            "IRQ34MON": {
              "offset": "0x9C",
              "size": 32,
              "description": "register IRQ34MON"
            },
            "IRQ35MON": {
              "offset": "0xA0",
              "size": 32,
              "description": "register IRQ35MON"
            },
            "IRQ36MON": {
              "offset": "0xA4",
              "size": 32,
              "description": "register IRQ36MON"
            },
            "IRQ37MON": {
              "offset": "0xA8",
              "size": 32,
              "description": "register IRQ37MON"
            },
            "IRQ38MON": {
              "offset": "0xAC",
              "size": 32,
              "description": "register IRQ38MON"
            },
            "IRQ39MON": {
              "offset": "0xB0",
              "size": 32,
              "description": "register IRQ39MON"
            },
            "IRQ40MON": {
              "offset": "0xB4",
              "size": 32,
              "description": "register IRQ40MON"
            },
            "IRQ41MON": {
              "offset": "0xB8",
              "size": 32,
              "description": "register IRQ41MON"
            },
            "IRQ42MON": {
              "offset": "0xBC",
              "size": 32,
              "description": "register IRQ42MON"
            },
            "IRQ43MON": {
              "offset": "0xC0",
              "size": 32,
              "description": "register IRQ43MON"
            },
            "IRQ44MON": {
              "offset": "0xC4",
              "size": 32,
              "description": "register IRQ44MON"
            },
            "IRQ45MON": {
              "offset": "0xC8",
              "size": 32,
              "description": "register IRQ45MON"
            },
            "IRQ46MON": {
              "offset": "0xCC",
              "size": 32,
              "description": "register IRQ46MON"
            },
            "IRQ47MON": {
              "offset": "0xD0",
              "size": 32,
              "description": "register IRQ47MON"
            },
            "RCINTSEL0": {
              "offset": "0x210",
              "size": 32,
              "description": "register RCINTSEL0"
            },
            "RCINTSEL1": {
              "offset": "0x214",
              "size": 32,
              "description": "register RCINTSEL1"
            }
          },
          "bits": {
            "DRQSEL": {
              "EXINT3": {
                "bit": 31,
                "description": "bitfield EXINT3"
              },
              "EXINT2": {
                "bit": 30,
                "description": "bitfield EXINT2"
              },
              "EXINT1": {
                "bit": 29,
                "description": "bitfield EXINT1"
              },
              "EXINT0": {
                "bit": 28,
                "description": "bitfield EXINT0"
              },
              "MFS7TX": {
                "bit": 27,
                "description": "bitfield MFS7TX"
              },
              "MFS7RX": {
                "bit": 26,
                "description": "bitfield MFS7RX"
              },
              "MFS6TX": {
                "bit": 25,
                "description": "bitfield MFS6TX"
              },
              "MFS6RX": {
                "bit": 24,
                "description": "bitfield MFS6RX"
              },
              "MFS5TX": {
                "bit": 23,
                "description": "bitfield MFS5TX"
              },
              "MFS5RX": {
                "bit": 22,
                "description": "bitfield MFS5RX"
              },
              "MFS4TX": {
                "bit": 21,
                "description": "bitfield MFS4TX"
              },
              "MFS4RX": {
                "bit": 20,
                "description": "bitfield MFS4RX"
              },
              "MFS3TX": {
                "bit": 19,
                "description": "bitfield MFS3TX"
              },
              "MFS3RX": {
                "bit": 18,
                "description": "bitfield MFS3RX"
              },
              "MFS2TX": {
                "bit": 17,
                "description": "bitfield MFS2TX"
              },
              "MFS2RX": {
                "bit": 16,
                "description": "bitfield MFS2RX"
              },
              "MFS1TX": {
                "bit": 15,
                "description": "bitfield MFS1TX"
              },
              "MFS1RX": {
                "bit": 14,
                "description": "bitfield MFS1RX"
              },
              "MFS0TX": {
                "bit": 13,
                "description": "bitfield MFS0TX"
              },
              "MFS0RX": {
                "bit": 12,
                "description": "bitfield MFS0RX"
              },
              "IRQ0BT6": {
                "bit": 11,
                "description": "bitfield IRQ0BT6"
              },
              "IRQ0BT4": {
                "bit": 10,
                "description": "bitfield IRQ0BT4"
              },
              "IRQ0BT2": {
                "bit": 9,
                "description": "bitfield IRQ0BT2"
              },
              "IRQ0BT0": {
                "bit": 8,
                "description": "bitfield IRQ0BT0"
              },
              "ADCSCAN2": {
                "bit": 7,
                "description": "bitfield ADCSCAN2"
              },
              "ADCSCAN1": {
                "bit": 6,
                "description": "bitfield ADCSCAN1"
              },
              "ADCSCAN0": {
                "bit": 5,
                "description": "bitfield ADCSCAN0"
              },
              "USBEP5": {
                "bit": 4,
                "description": "bitfield USBEP5"
              },
              "USBEP4": {
                "bit": 3,
                "description": "bitfield USBEP4"
              },
              "USBEP3": {
                "bit": 2,
                "description": "bitfield USBEP3"
              },
              "USBEP2": {
                "bit": 1,
                "description": "bitfield USBEP2"
              },
              "USBEP1": {
                "bit": 0,
                "description": "bitfield USBEP1"
              }
            },
            "IRQCMODE": {
              "IRQCMODE": {
                "bit": 0,
                "description": "bitfield IRQCMODE"
              }
            },
            "EXC02MON": {
              "HWINT": {
                "bit": 1,
                "description": "bitfield HWINT"
              },
              "NMI": {
                "bit": 0,
                "description": "bitfield NMI"
              }
            },
            "IRQ00MON": {
              "FCSINT": {
                "bit": 0,
                "description": "bitfield FCSINT"
              }
            },
            "IRQ01MON": {
              "SWWDTINT": {
                "bit": 0,
                "description": "bitfield SWWDTINT"
              }
            },
            "IRQ02MON": {
              "LVDINT": {
                "bit": 0,
                "description": "bitfield LVDINT"
              }
            },
            "IRQ03MON": {
              "WAVE0INT3": {
                "bit": 3,
                "description": "bitfield WAVE0INT3"
              },
              "WAVE0INT2": {
                "bit": 2,
                "description": "bitfield WAVE0INT2"
              },
              "WAVE0INT1": {
                "bit": 1,
                "description": "bitfield WAVE0INT1"
              },
              "WAVE0INT0": {
                "bit": 0,
                "description": "bitfield WAVE0INT0"
              }
            },
            "IRQ04MON": {
              "EXTINT7": {
                "bit": 7,
                "description": "bitfield EXTINT7"
              },
              "EXTINT6": {
                "bit": 6,
                "description": "bitfield EXTINT6"
              },
              "EXTINT3": {
                "bit": 3,
                "description": "bitfield EXTINT3"
              },
              "EXTINT2": {
                "bit": 2,
                "description": "bitfield EXTINT2"
              }
            },
            "IRQ05MON": {
              "EXTINT11": {
                "bit": 11,
                "description": "bitfield EXTINT11"
              },
              "EXTINT10": {
                "bit": 10,
                "description": "bitfield EXTINT10"
              },
              "EXTINT6": {
                "bit": 6,
                "description": "bitfield EXTINT6"
              }
            },
            "IRQ06MON": {
              "QUD1INT5": {
                "bit": 13,
                "description": "bitfield QUD1INT5"
              },
              "QUD1INT4": {
                "bit": 12,
                "description": "bitfield QUD1INT4"
              },
              "QUD1INT3": {
                "bit": 11,
                "description": "bitfield QUD1INT3"
              },
              "QUD1INT2": {
                "bit": 10,
                "description": "bitfield QUD1INT2"
              },
              "QUD1INT1": {
                "bit": 9,
                "description": "bitfield QUD1INT1"
              },
              "QUD1INT0": {
                "bit": 8,
                "description": "bitfield QUD1INT0"
              },
              "TIMINT2": {
                "bit": 1,
                "description": "bitfield TIMINT2"
              },
              "TIMINT1": {
                "bit": 0,
                "description": "bitfield TIMINT1"
              }
            },
            "IRQ07MON": {
              "MFSINT0": {
                "bit": 0,
                "description": "bitfield MFSINT0"
              }
            },
            "IRQ08MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "bitfield MFSINT1"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "bitfield MFSINT0"
              }
            },
            "IRQ09MON": {
              "MFSINT0": {
                "bit": 0,
                "description": "bitfield MFSINT0"
              }
            },
            "IRQ10MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "bitfield MFSINT1"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "bitfield MFSINT0"
              }
            },
            "IRQ11MON": {
              "MFSINT0": {
                "bit": 0,
                "description": "bitfield MFSINT0"
              }
            },
            "IRQ12MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "bitfield MFSINT1"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "bitfield MFSINT0"
              }
            },
            "IRQ17MON": {
              "MFSINT0": {
                "bit": 0,
                "description": "bitfield MFSINT0"
              }
            },
            "IRQ18MON": {
              "MFSINT1": {
                "bit": 1,
                "description": "bitfield MFSINT1"
              },
              "MFSINT0": {
                "bit": 0,
                "description": "bitfield MFSINT0"
              }
            },
            "IRQ23MON": {
              "PPGINT2": {
                "bit": 2,
                "description": "bitfield PPGINT2"
              },
              "PPGINT1": {
                "bit": 1,
                "description": "bitfield PPGINT1"
              },
              "PPGINT0": {
                "bit": 0,
                "description": "bitfield PPGINT0"
              }
            },
            "IRQ24MON": {
              "RTCINT": {
                "bit": 5,
                "description": "bitfield RTCINT"
              },
              "MPLLINT": {
                "bit": 2,
                "description": "bitfield MPLLINT"
              },
              "SOSCINT": {
                "bit": 1,
                "description": "bitfield SOSCINT"
              },
              "MOSCINT": {
                "bit": 0,
                "description": "bitfield MOSCINT"
              }
            },
            "IRQ25MON": {
              "ADCINT3": {
                "bit": 3,
                "description": "bitfield ADCINT3"
              },
              "ADCINT2": {
                "bit": 2,
                "description": "bitfield ADCINT2"
              },
              "ADCINT1": {
                "bit": 1,
                "description": "bitfield ADCINT1"
              },
              "ADCINT0": {
                "bit": 0,
                "description": "bitfield ADCINT0"
              }
            },
            "IRQ28MON": {
              "FRT0INT5": {
                "bit": 5,
                "description": "bitfield FRT0INT5"
              },
              "FRT0INT4": {
                "bit": 4,
                "description": "bitfield FRT0INT4"
              },
              "FRT0INT3": {
                "bit": 3,
                "description": "bitfield FRT0INT3"
              },
              "FRT0INT2": {
                "bit": 2,
                "description": "bitfield FRT0INT2"
              },
              "FRT0INT1": {
                "bit": 1,
                "description": "bitfield FRT0INT1"
              },
              "FRT0INT0": {
                "bit": 0,
                "description": "bitfield FRT0INT0"
              }
            },
            "IRQ29MON": {
              "ICU0INT3": {
                "bit": 3,
                "description": "bitfield ICU0INT3"
              },
              "ICU0INT2": {
                "bit": 2,
                "description": "bitfield ICU0INT2"
              },
              "ICU0INT1": {
                "bit": 1,
                "description": "bitfield ICU0INT1"
              },
              "ICU0INT0": {
                "bit": 0,
                "description": "bitfield ICU0INT0"
              }
            },
            "IRQ30MON": {
              "OCU0INT5": {
                "bit": 5,
                "description": "bitfield OCU0INT5"
              },
              "OCU0INT4": {
                "bit": 4,
                "description": "bitfield OCU0INT4"
              },
              "OCU0INT3": {
                "bit": 3,
                "description": "bitfield OCU0INT3"
              },
              "OCU0INT2": {
                "bit": 2,
                "description": "bitfield OCU0INT2"
              },
              "OCU0INT1": {
                "bit": 1,
                "description": "bitfield OCU0INT1"
              },
              "OCU0INT0": {
                "bit": 0,
                "description": "bitfield OCU0INT0"
              }
            },
            "IRQ31MON": {
              "BTINT15": {
                "bit": 15,
                "description": "bitfield BTINT15"
              },
              "BTINT14": {
                "bit": 14,
                "description": "bitfield BTINT14"
              },
              "BTINT13": {
                "bit": 13,
                "description": "bitfield BTINT13"
              },
              "BTINT12": {
                "bit": 12,
                "description": "bitfield BTINT12"
              },
              "BTINT11": {
                "bit": 11,
                "description": "bitfield BTINT11"
              },
              "BTINT10": {
                "bit": 10,
                "description": "bitfield BTINT10"
              },
              "BTINT9": {
                "bit": 9,
                "description": "bitfield BTINT9"
              },
              "BTINT8": {
                "bit": 8,
                "description": "bitfield BTINT8"
              },
              "BTINT7": {
                "bit": 7,
                "description": "bitfield BTINT7"
              },
              "BTINT6": {
                "bit": 6,
                "description": "bitfield BTINT6"
              },
              "BTINT5": {
                "bit": 5,
                "description": "bitfield BTINT5"
              },
              "BTINT4": {
                "bit": 4,
                "description": "bitfield BTINT4"
              },
              "BTINT3": {
                "bit": 3,
                "description": "bitfield BTINT3"
              },
              "BTINT2": {
                "bit": 2,
                "description": "bitfield BTINT2"
              },
              "BTINT1": {
                "bit": 1,
                "description": "bitfield BTINT1"
              },
              "BTINT0": {
                "bit": 0,
                "description": "bitfield BTINT0"
              }
            },
            "IRQ38MON": {
              "DMAINT": {
                "bit": 0,
                "description": "bitfield DMAINT"
              }
            },
            "IRQ39MON": {
              "DMAINT": {
                "bit": 0,
                "description": "bitfield DMAINT"
              }
            },
            "IRQ40MON": {
              "DMAINT": {
                "bit": 0,
                "description": "bitfield DMAINT"
              }
            },
            "IRQ41MON": {
              "DMAINT": {
                "bit": 0,
                "description": "bitfield DMAINT"
              }
            },
            "IRQ47MON": {
              "FLASHINT": {
                "bit": 11,
                "description": "bitfield FLASHINT"
              }
            },
            "RCINTSEL0": {
              "INTSEL3": {
                "bit": 24,
                "description": "bitfield INTSEL3",
                "width": 8
              },
              "INTSEL2": {
                "bit": 16,
                "description": "bitfield INTSEL2",
                "width": 8
              },
              "INTSEL1": {
                "bit": 8,
                "description": "bitfield INTSEL1",
                "width": 8
              },
              "INTSEL0": {
                "bit": 0,
                "description": "bitfield INTSEL0",
                "width": 8
              }
            },
            "RCINTSEL1": {
              "INTSEL7": {
                "bit": 24,
                "description": "bitfield INTSEL7",
                "width": 8
              },
              "INTSEL6": {
                "bit": 16,
                "description": "bitfield INTSEL6",
                "width": 8
              },
              "INTSEL5": {
                "bit": 8,
                "description": "bitfield INTSEL5",
                "width": 8
              },
              "INTSEL4": {
                "bit": 0,
                "description": "bitfield INTSEL4",
                "width": 8
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIO",
              "base": "0x40033000"
            }
          ],
          "registers": {
            "PFR0": {
              "offset": "0x00",
              "size": 32,
              "description": "register PFR0"
            },
            "PFR1": {
              "offset": "0x04",
              "size": 32,
              "description": "register PFR1"
            },
            "PFR2": {
              "offset": "0x08",
              "size": 32,
              "description": "register PFR2"
            },
            "PFR3": {
              "offset": "0x0C",
              "size": 32,
              "description": "register PFR3"
            },
            "PFR4": {
              "offset": "0x10",
              "size": 32,
              "description": "register PFR4"
            },
            "PFRE": {
              "offset": "0x38",
              "size": 32,
              "description": "register PFRE"
            },
            "PCR0": {
              "offset": "0x100",
              "size": 32,
              "description": "register PCR0"
            },
            "PCR1": {
              "offset": "0x104",
              "size": 32,
              "description": "register PCR1"
            },
            "PCR2": {
              "offset": "0x108",
              "size": 32,
              "description": "register PCR2"
            },
            "PCR3": {
              "offset": "0x10C",
              "size": 32,
              "description": "register PCR3"
            },
            "PCR4": {
              "offset": "0x110",
              "size": 32,
              "description": "register PCR4"
            },
            "PCRE": {
              "offset": "0x138",
              "size": 32,
              "description": "register PCRE"
            },
            "DDR0": {
              "offset": "0x200",
              "size": 32,
              "description": "register DDR0"
            },
            "DDR1": {
              "offset": "0x204",
              "size": 32,
              "description": "register DDR1"
            },
            "DDR2": {
              "offset": "0x208",
              "size": 32,
              "description": "register DDR2"
            },
            "DDR3": {
              "offset": "0x20C",
              "size": 32,
              "description": "register DDR3"
            },
            "DDR4": {
              "offset": "0x210",
              "size": 32,
              "description": "register DDR4"
            },
            "DDRE": {
              "offset": "0x238",
              "size": 32,
              "description": "register DDRE"
            },
            "PDIR0": {
              "offset": "0x300",
              "size": 32,
              "description": "register PDIR0"
            },
            "PDIR1": {
              "offset": "0x304",
              "size": 32,
              "description": "register PDIR1"
            },
            "PDIR2": {
              "offset": "0x308",
              "size": 32,
              "description": "register PDIR2"
            },
            "PDIR3": {
              "offset": "0x30C",
              "size": 32,
              "description": "register PDIR3"
            },
            "PDIR4": {
              "offset": "0x310",
              "size": 32,
              "description": "register PDIR4"
            },
            "PDIRE": {
              "offset": "0x338",
              "size": 32,
              "description": "register PDIRE"
            },
            "PDOR0": {
              "offset": "0x400",
              "size": 32,
              "description": "register PDOR0"
            },
            "PDOR1": {
              "offset": "0x404",
              "size": 32,
              "description": "register PDOR1"
            },
            "PDOR2": {
              "offset": "0x408",
              "size": 32,
              "description": "register PDOR2"
            },
            "PDOR3": {
              "offset": "0x40C",
              "size": 32,
              "description": "register PDOR3"
            },
            "PDOR4": {
              "offset": "0x410",
              "size": 32,
              "description": "register PDOR4"
            },
            "PDORE": {
              "offset": "0x438",
              "size": 32,
              "description": "register PDORE"
            },
            "ADE": {
              "offset": "0x500",
              "size": 32,
              "description": "register ADE"
            },
            "SPSR": {
              "offset": "0x580",
              "size": 32,
              "description": "register SPSR"
            },
            "EPFR00": {
              "offset": "0x600",
              "size": 32,
              "description": "register EPFR00"
            },
            "EPFR01": {
              "offset": "0x604",
              "size": 32,
              "description": "register EPFR01"
            },
            "EPFR02": {
              "offset": "0x608",
              "size": 32,
              "description": "register EPFR02"
            },
            "EPFR03": {
              "offset": "0x60C",
              "size": 32,
              "description": "register EPFR03"
            },
            "EPFR04": {
              "offset": "0x610",
              "size": 32,
              "description": "register EPFR04"
            },
            "EPFR05": {
              "offset": "0x614",
              "size": 32,
              "description": "register EPFR05"
            },
            "EPFR06": {
              "offset": "0x618",
              "size": 32,
              "description": "register EPFR06"
            },
            "EPFR07": {
              "offset": "0x61C",
              "size": 32,
              "description": "register EPFR07"
            },
            "EPFR08": {
              "offset": "0x620",
              "size": 32,
              "description": "register EPFR08"
            },
            "EPFR09": {
              "offset": "0x624",
              "size": 32,
              "description": "register EPFR09"
            },
            "EPFR10": {
              "offset": "0x628",
              "size": 32,
              "description": "register EPFR10"
            },
            "EPFR11": {
              "offset": "0x62C",
              "size": 32,
              "description": "register EPFR11"
            },
            "EPFR12": {
              "offset": "0x630",
              "size": 32,
              "description": "register EPFR12"
            },
            "EPFR13": {
              "offset": "0x634",
              "size": 32,
              "description": "register EPFR13"
            },
            "EPFR14": {
              "offset": "0x638",
              "size": 32,
              "description": "register EPFR14"
            },
            "EPFR15": {
              "offset": "0x63C",
              "size": 32,
              "description": "register EPFR15"
            },
            "EPFR16": {
              "offset": "0x640",
              "size": 32,
              "description": "register EPFR16"
            },
            "EPFR17": {
              "offset": "0x644",
              "size": 32,
              "description": "register EPFR17"
            },
            "EPFR18": {
              "offset": "0x648",
              "size": 32,
              "description": "register EPFR18"
            },
            "PZR1": {
              "offset": "0x704",
              "size": 32,
              "description": "register PZR1"
            },
            "PZR2": {
              "offset": "0x708",
              "size": 32,
              "description": "register PZR2"
            }
          },
          "bits": {
            "PFR0": {
              "PF": {
                "bit": 15,
                "description": "bitfield PF"
              },
              "P4": {
                "bit": 4,
                "description": "bitfield P4"
              },
              "P3": {
                "bit": 3,
                "description": "bitfield P3"
              },
              "P1": {
                "bit": 1,
                "description": "bitfield P1"
              }
            },
            "PFR1": {
              "P5": {
                "bit": 5,
                "description": "bitfield P5"
              },
              "P4": {
                "bit": 4,
                "description": "bitfield P4"
              },
              "P3": {
                "bit": 3,
                "description": "bitfield P3"
              },
              "P2": {
                "bit": 2,
                "description": "bitfield P2"
              },
              "P1": {
                "bit": 1,
                "description": "bitfield P1"
              }
            },
            "PFR2": {
              "P3": {
                "bit": 3,
                "description": "bitfield P3"
              },
              "P2": {
                "bit": 2,
                "description": "bitfield P2"
              },
              "P1": {
                "bit": 1,
                "description": "bitfield P1"
              }
            },
            "PFR3": {
              "PF": {
                "bit": 15,
                "description": "bitfield PF"
              },
              "PE": {
                "bit": 14,
                "description": "bitfield PE"
              },
              "PD": {
                "bit": 13,
                "description": "bitfield PD"
              },
              "PC": {
                "bit": 12,
                "description": "bitfield PC"
              },
              "PB": {
                "bit": 11,
                "description": "bitfield PB"
              },
              "PA": {
                "bit": 10,
                "description": "bitfield PA"
              }
            },
            "PFR4": {
              "P7": {
                "bit": 7,
                "description": "bitfield P7"
              },
              "P6": {
                "bit": 6,
                "description": "bitfield P6"
              }
            },
            "PFRE": {
              "P3": {
                "bit": 3,
                "description": "bitfield P3"
              },
              "P2": {
                "bit": 2,
                "description": "bitfield P2"
              },
              "P0": {
                "bit": 0,
                "description": "bitfield P0"
              }
            },
            "DDR0": {
              "PF": {
                "bit": 15,
                "description": "bitfield PF"
              },
              "P4": {
                "bit": 4,
                "description": "bitfield P4"
              },
              "P3": {
                "bit": 3,
                "description": "bitfield P3"
              },
              "P1": {
                "bit": 1,
                "description": "bitfield P1"
              }
            },
            "ADE": {
              "AN14": {
                "bit": 14,
                "description": "bitfield AN14"
              },
              "AN13": {
                "bit": 13,
                "description": "bitfield AN13"
              },
              "AN12": {
                "bit": 12,
                "description": "bitfield AN12"
              },
              "AN5": {
                "bit": 5,
                "description": "bitfield AN5"
              },
              "AN4": {
                "bit": 4,
                "description": "bitfield AN4"
              },
              "AN3": {
                "bit": 3,
                "description": "bitfield AN3"
              },
              "AN2": {
                "bit": 2,
                "description": "bitfield AN2"
              },
              "AN1": {
                "bit": 1,
                "description": "bitfield AN1"
              }
            },
            "SPSR": {
              "MAINXC": {
                "bit": 2,
                "description": "bitfield MAINXC",
                "width": 2
              },
              "SUBXC": {
                "bit": 0,
                "description": "bitfield SUBXC",
                "width": 2
              }
            },
            "EPFR00": {
              "SUBOUTE": {
                "bit": 6,
                "description": "bitfield SUBOUTE",
                "width": 2
              },
              "RTCCOE": {
                "bit": 4,
                "description": "bitfield RTCCOE",
                "width": 2
              },
              "CROUTE": {
                "bit": 1,
                "description": "bitfield CROUTE",
                "width": 2
              },
              "NMIS": {
                "bit": 0,
                "description": "bitfield NMIS"
              }
            },
            "EPFR01": {
              "IC03S": {
                "bit": 29,
                "description": "bitfield IC03S",
                "width": 3
              },
              "IC02S": {
                "bit": 26,
                "description": "bitfield IC02S",
                "width": 3
              },
              "IC01S": {
                "bit": 23,
                "description": "bitfield IC01S",
                "width": 3
              },
              "IC00S": {
                "bit": 20,
                "description": "bitfield IC00S",
                "width": 3
              },
              "FRCK0S": {
                "bit": 18,
                "description": "bitfield FRCK0S",
                "width": 2
              },
              "DTTI0S": {
                "bit": 16,
                "description": "bitfield DTTI0S",
                "width": 2
              },
              "DTTI0C": {
                "bit": 12,
                "description": "bitfield DTTI0C"
              },
              "RTO05E": {
                "bit": 10,
                "description": "bitfield RTO05E",
                "width": 2
              },
              "RTO04E": {
                "bit": 8,
                "description": "bitfield RTO04E",
                "width": 2
              },
              "RTO03E": {
                "bit": 6,
                "description": "bitfield RTO03E",
                "width": 2
              },
              "RTO02E": {
                "bit": 4,
                "description": "bitfield RTO02E",
                "width": 2
              },
              "RTO01E": {
                "bit": 2,
                "description": "bitfield RTO01E",
                "width": 2
              },
              "RTO00E": {
                "bit": 0,
                "description": "bitfield RTO00E",
                "width": 2
              }
            },
            "EPFR04": {
              "TIOB3S": {
                "bit": 28,
                "description": "bitfield TIOB3S",
                "width": 2
              },
              "TIOA3E": {
                "bit": 26,
                "description": "bitfield TIOA3E",
                "width": 2
              },
              "TIOA3S": {
                "bit": 24,
                "description": "bitfield TIOA3S",
                "width": 2
              },
              "TIOB2S": {
                "bit": 20,
                "description": "bitfield TIOB2S",
                "width": 2
              },
              "TIOA2E": {
                "bit": 18,
                "description": "bitfield TIOA2E",
                "width": 2
              },
              "TIOB1S": {
                "bit": 12,
                "description": "bitfield TIOB1S",
                "width": 2
              },
              "TIOA1E": {
                "bit": 10,
                "description": "bitfield TIOA1E",
                "width": 2
              },
              "TIOA1S": {
                "bit": 8,
                "description": "bitfield TIOA1S",
                "width": 2
              },
              "TIOB0S": {
                "bit": 4,
                "description": "bitfield TIOB0S",
                "width": 3
              },
              "TIOA0E": {
                "bit": 2,
                "description": "bitfield TIOA0E",
                "width": 2
              }
            },
            "EPFR05": {
              "TIOB7S": {
                "bit": 28,
                "description": "bitfield TIOB7S",
                "width": 2
              },
              "TIOA7E": {
                "bit": 26,
                "description": "bitfield TIOA7E",
                "width": 2
              },
              "TIOA7S": {
                "bit": 24,
                "description": "bitfield TIOA7S",
                "width": 2
              },
              "TIOB6S": {
                "bit": 20,
                "description": "bitfield TIOB6S",
                "width": 2
              },
              "TIOA6E": {
                "bit": 18,
                "description": "bitfield TIOA6E",
                "width": 2
              },
              "TIOB5S": {
                "bit": 12,
                "description": "bitfield TIOB5S",
                "width": 2
              },
              "TIOA5E": {
                "bit": 10,
                "description": "bitfield TIOA5E",
                "width": 2
              },
              "TIOA5S": {
                "bit": 8,
                "description": "bitfield TIOA5S",
                "width": 2
              },
              "TIOB4S": {
                "bit": 4,
                "description": "bitfield TIOB4S",
                "width": 2
              },
              "TIOA4E": {
                "bit": 2,
                "description": "bitfield TIOA4E",
                "width": 2
              }
            },
            "EPFR06": {
              "EINT14S": {
                "bit": 28,
                "description": "bitfield EINT14S",
                "width": 2
              },
              "EINT07S": {
                "bit": 14,
                "description": "bitfield EINT07S",
                "width": 2
              },
              "EINT06S": {
                "bit": 12,
                "description": "bitfield EINT06S",
                "width": 2
              },
              "EINT03S": {
                "bit": 6,
                "description": "bitfield EINT03S",
                "width": 2
              },
              "EINT02S": {
                "bit": 4,
                "description": "bitfield EINT02S",
                "width": 2
              }
            },
            "EPFR07": {
              "SCK2B": {
                "bit": 20,
                "description": "bitfield SCK2B",
                "width": 2
              },
              "SOT2B": {
                "bit": 18,
                "description": "bitfield SOT2B",
                "width": 2
              },
              "SIN2S": {
                "bit": 16,
                "description": "bitfield SIN2S",
                "width": 2
              },
              "SCK1B": {
                "bit": 14,
                "description": "bitfield SCK1B",
                "width": 2
              },
              "SOT1B": {
                "bit": 12,
                "description": "bitfield SOT1B",
                "width": 2
              },
              "SIN1S": {
                "bit": 10,
                "description": "bitfield SIN1S",
                "width": 2
              },
              "SCK0B": {
                "bit": 8,
                "description": "bitfield SCK0B",
                "width": 2
              },
              "SOT0B": {
                "bit": 6,
                "description": "bitfield SOT0B",
                "width": 2
              },
              "SIN0S": {
                "bit": 4,
                "description": "bitfield SIN0S",
                "width": 2
              }
            },
            "EPFR08": {
              "SCK5B": {
                "bit": 14,
                "description": "bitfield SCK5B",
                "width": 2
              },
              "SOT5B": {
                "bit": 12,
                "description": "bitfield SOT5B",
                "width": 2
              },
              "SIN5S": {
                "bit": 10,
                "description": "bitfield SIN5S",
                "width": 2
              }
            },
            "EPFR09": {
              "ADTRG0S": {
                "bit": 12,
                "description": "bitfield ADTRG0S",
                "width": 4
              },
              "QZIN1S": {
                "bit": 10,
                "description": "bitfield QZIN1S",
                "width": 2
              },
              "QBIN1S": {
                "bit": 8,
                "description": "bitfield QBIN1S",
                "width": 2
              },
              "QAIN1S": {
                "bit": 6,
                "description": "bitfield QAIN1S",
                "width": 2
              }
            },
            "EPFR15": {
              "EINT19S": {
                "bit": 6,
                "description": "bitfield EINT19S",
                "width": 2
              },
              "EINT18S": {
                "bit": 4,
                "description": "bitfield EINT18S",
                "width": 2
              }
            },
            "PZR1": {
              "P5": {
                "bit": 5,
                "description": "bitfield P5"
              },
              "P4": {
                "bit": 4,
                "description": "bitfield P4"
              },
              "P3": {
                "bit": 3,
                "description": "bitfield P3"
              },
              "P2": {
                "bit": 2,
                "description": "bitfield P2"
              },
              "P1": {
                "bit": 1,
                "description": "bitfield P1"
              }
            },
            "PZR2": {
              "P3": {
                "bit": 3,
                "description": "bitfield P3"
              },
              "P2": {
                "bit": 2,
                "description": "bitfield P2"
              },
              "P1": {
                "bit": 1,
                "description": "bitfield P1"
              }
            }
          }
        },
        "LVD": {
          "instances": [
            {
              "name": "LVD",
              "base": "0x40035000",
              "irq": 2
            }
          ],
          "registers": {
            "LVD_CTL": {
              "offset": "0x00",
              "size": 16,
              "description": "register LVD_CTL"
            },
            "LVD_STR": {
              "offset": "0x04",
              "size": 8,
              "description": "register LVD_STR"
            },
            "LVD_CLR": {
              "offset": "0x08",
              "size": 8,
              "description": "register LVD_CLR"
            },
            "LVD_RLR": {
              "offset": "0x0C",
              "size": 32,
              "description": "register LVD_RLR"
            },
            "LVD_STR2": {
              "offset": "0x10",
              "size": 8,
              "description": "register LVD_STR2"
            }
          },
          "bits": {
            "LVD_CTL": {
              "LVDRE": {
                "bit": 15,
                "description": "bitfield LVDRE"
              },
              "SVHR": {
                "bit": 10,
                "description": "bitfield SVHR",
                "width": 5
              },
              "LVDIE": {
                "bit": 7,
                "description": "bitfield LVDIE"
              },
              "SVHI": {
                "bit": 2,
                "description": "bitfield SVHI",
                "width": 5
              }
            },
            "LVD_STR": {
              "LVDIR": {
                "bit": 7,
                "description": "bitfield LVDIR"
              }
            },
            "LVD_CLR": {
              "LVDCL": {
                "bit": 7,
                "description": "bitfield LVDCL"
              }
            },
            "LVD_RLR": {
              "LVDLCK": {
                "bit": 0,
                "description": "bitfield LVDLCK",
                "width": 32
              }
            },
            "LVD_STR2": {
              "LVDIRDY": {
                "bit": 7,
                "description": "bitfield LVDIRDY"
              },
              "LVDRRDY": {
                "bit": 6,
                "description": "bitfield LVDRRDY"
              }
            }
          }
        },
        "DS": {
          "instances": [
            {
              "name": "DS",
              "base": "0x40035100"
            }
          ],
          "registers": {
            "REG_CTL": {
              "offset": "0x00",
              "size": 8,
              "description": "register REG_CTL"
            },
            "RCK_CTL": {
              "offset": "0x04",
              "size": 8,
              "description": "register RCK_CTL"
            },
            "PMD_CTL": {
              "offset": "0x700",
              "size": 8,
              "description": "register PMD_CTL"
            }
          },
          "bits": {
            "REG_CTL": {
              "ISUBSEL": {
                "bit": 1,
                "description": "bitfield ISUBSEL",
                "width": 2
              }
            },
            "RCK_CTL": {
              "RTCCKE": {
                "bit": 0,
                "description": "bitfield RTCCKE"
              }
            },
            "PMD_CTL": {
              "RTCE": {
                "bit": 0,
                "description": "bitfield RTCE"
              }
            }
          }
        },
        "MFS0": {
          "instances": [
            {
              "name": "MFS0",
              "base": "0x40038000",
              "irq": 7
            }
          ],
          "registers": {
            "UART_SCR": {
              "offset": "0x01",
              "size": 8,
              "description": "register UART_SCR"
            },
            "UART_SMR": {
              "offset": "0x00",
              "size": 8,
              "description": "register UART_SMR"
            },
            "UART_SSR": {
              "offset": "0x05",
              "size": 8,
              "description": "register UART_SSR"
            },
            "UART_ESCR": {
              "offset": "0x04",
              "size": 8,
              "description": "register UART_ESCR"
            },
            "UART_RDR": {
              "offset": "0x08",
              "size": 16,
              "description": "register UART_RDR"
            },
            "UART_TDR": {
              "offset": "0x08",
              "size": 16,
              "description": "register UART_TDR"
            },
            "UART_BGR": {
              "offset": "0x0C",
              "size": 16,
              "description": "register UART_BGR"
            },
            "UART_FCR1": {
              "offset": "0x15",
              "size": 8,
              "description": "register UART_FCR1"
            },
            "UART_FCR0": {
              "offset": "0x14",
              "size": 8,
              "description": "register UART_FCR0"
            },
            "UART_FBYTE1": {
              "offset": "0x18",
              "size": 8,
              "description": "register UART_FBYTE1"
            },
            "UART_FBYTE2": {
              "offset": "0x19",
              "size": 8,
              "description": "register UART_FBYTE2"
            },
            "CSIO_SCR": {
              "offset": "0x01",
              "size": 8,
              "description": "register CSIO_SCR"
            },
            "CSIO_SMR": {
              "offset": "0x00",
              "size": 8,
              "description": "register CSIO_SMR"
            },
            "CSIO_SSR": {
              "offset": "0x05",
              "size": 8,
              "description": "register CSIO_SSR"
            },
            "CSIO_ESCR": {
              "offset": "0x04",
              "size": 8,
              "description": "register CSIO_ESCR"
            },
            "CSIO_RDR": {
              "offset": "0x08",
              "size": 16,
              "description": "register CSIO_RDR"
            },
            "CSIO_TDR": {
              "offset": "0x08",
              "size": 16,
              "description": "register CSIO_TDR"
            },
            "CSIO_BGR": {
              "offset": "0x0C",
              "size": 16,
              "description": "register CSIO_BGR"
            },
            "CSIO_FCR1": {
              "offset": "0x15",
              "size": 8,
              "description": "register CSIO_FCR1"
            },
            "CSIO_FCR0": {
              "offset": "0x14",
              "size": 8,
              "description": "register CSIO_FCR0"
            },
            "CSIO_FBYTE1": {
              "offset": "0x18",
              "size": 8,
              "description": "register CSIO_FBYTE1"
            },
            "CSIO_FBYTE2": {
              "offset": "0x19",
              "size": 8,
              "description": "register CSIO_FBYTE2"
            },
            "LIN_SCR": {
              "offset": "0x01",
              "size": 8,
              "description": "register LIN_SCR"
            },
            "LIN_SMR": {
              "offset": "0x00",
              "size": 8,
              "description": "register LIN_SMR"
            },
            "LIN_SSR": {
              "offset": "0x05",
              "size": 8,
              "description": "register LIN_SSR"
            },
            "LIN_ESCR": {
              "offset": "0x04",
              "size": 8,
              "description": "register LIN_ESCR"
            },
            "LIN_RDR": {
              "offset": "0x08",
              "size": 16,
              "description": "register LIN_RDR"
            },
            "LIN_TDR": {
              "offset": "0x08",
              "size": 16,
              "description": "register LIN_TDR"
            },
            "LIN_BGR": {
              "offset": "0x0C",
              "size": 16,
              "description": "register LIN_BGR"
            },
            "LIN_FCR1": {
              "offset": "0x15",
              "size": 8,
              "description": "register LIN_FCR1"
            },
            "LIN_FCR0": {
              "offset": "0x14",
              "size": 8,
              "description": "register LIN_FCR0"
            },
            "LIN_FBYTE1": {
              "offset": "0x18",
              "size": 8,
              "description": "register LIN_FBYTE1"
            },
            "LIN_FBYTE2": {
              "offset": "0x19",
              "size": 8,
              "description": "register LIN_FBYTE2"
            },
            "I2C_IBCR": {
              "offset": "0x01",
              "size": 8,
              "description": "register I2C_IBCR"
            },
            "I2C_SMR": {
              "offset": "0x00",
              "size": 8,
              "description": "register I2C_SMR"
            },
            "I2C_IBSR": {
              "offset": "0x04",
              "size": 8,
              "description": "register I2C_IBSR"
            },
            "I2C_SSR": {
              "offset": "0x05",
              "size": 8,
              "description": "register I2C_SSR"
            },
            "I2C_RDR": {
              "offset": "0x08",
              "size": 16,
              "description": "register I2C_RDR"
            },
            "I2C_TDR": {
              "offset": "0x08",
              "size": 16,
              "description": "register I2C_TDR"
            },
            "I2C_BGR": {
              "offset": "0x0C",
              "size": 16,
              "description": "register I2C_BGR"
            },
            "I2C_ISMK": {
              "offset": "0x11",
              "size": 8,
              "description": "register I2C_ISMK"
            },
            "I2C_ISBA": {
              "offset": "0x10",
              "size": 8,
              "description": "register I2C_ISBA"
            },
            "I2C_FCR1": {
              "offset": "0x15",
              "size": 8,
              "description": "register I2C_FCR1"
            },
            "I2C_FCR0": {
              "offset": "0x14",
              "size": 8,
              "description": "register I2C_FCR0"
            },
            "I2C_FBYTE1": {
              "offset": "0x18",
              "size": 8,
              "description": "register I2C_FBYTE1"
            },
            "I2C_FBYTE2": {
              "offset": "0x19",
              "size": 8,
              "description": "register I2C_FBYTE2"
            },
            "I2C_EIBCR": {
              "offset": "0x1D",
              "size": 8,
              "description": "register I2C_EIBCR"
            }
          },
          "bits": {
            "UART_SCR": {
              "UPCL": {
                "bit": 7,
                "description": "bitfield UPCL"
              },
              "RIE": {
                "bit": 4,
                "description": "bitfield RIE"
              },
              "TIE": {
                "bit": 3,
                "description": "bitfield TIE"
              },
              "TBIE": {
                "bit": 2,
                "description": "bitfield TBIE"
              },
              "RXE": {
                "bit": 1,
                "description": "bitfield RXE"
              },
              "TXE": {
                "bit": 0,
                "description": "bitfield TXE"
              }
            },
            "UART_SMR": {
              "MD": {
                "bit": 5,
                "description": "bitfield MD",
                "width": 3
              },
              "WUCR": {
                "bit": 4,
                "description": "bitfield WUCR"
              },
              "SBL": {
                "bit": 3,
                "description": "bitfield SBL"
              },
              "BDS": {
                "bit": 2,
                "description": "bitfield BDS"
              },
              "SOE": {
                "bit": 0,
                "description": "bitfield SOE"
              }
            },
            "UART_SSR": {
              "REC": {
                "bit": 7,
                "description": "bitfield REC"
              },
              "PE": {
                "bit": 5,
                "description": "bitfield PE"
              },
              "FRE": {
                "bit": 4,
                "description": "bitfield FRE"
              },
              "ORE": {
                "bit": 3,
                "description": "bitfield ORE"
              },
              "RDRF": {
                "bit": 2,
                "description": "bitfield RDRF"
              },
              "TDRE": {
                "bit": 1,
                "description": "bitfield TDRE"
              },
              "TBI": {
                "bit": 0,
                "description": "bitfield TBI"
              }
            },
            "UART_ESCR": {
              "FLWEN": {
                "bit": 7,
                "description": "bitfield FLWEN"
              },
              "ESBL": {
                "bit": 6,
                "description": "bitfield ESBL"
              },
              "INV": {
                "bit": 5,
                "description": "bitfield INV"
              },
              "PEN": {
                "bit": 4,
                "description": "bitfield PEN"
              },
              "P": {
                "bit": 3,
                "description": "bitfield P"
              },
              "L": {
                "bit": 0,
                "description": "bitfield L",
                "width": 3
              }
            },
            "UART_BGR": {
              "EXT": {
                "bit": 15,
                "description": "bitfield EXT"
              },
              "BGR1": {
                "bit": 8,
                "description": "bitfield BGR1",
                "width": 7
              },
              "BGR0": {
                "bit": 0,
                "description": "bitfield BGR0",
                "width": 8
              }
            },
            "UART_FCR1": {
              "FLSTE": {
                "bit": 4,
                "description": "bitfield FLSTE"
              },
              "FRIIE": {
                "bit": 3,
                "description": "bitfield FRIIE"
              },
              "FDRQ": {
                "bit": 2,
                "description": "bitfield FDRQ"
              },
              "FTIE": {
                "bit": 1,
                "description": "bitfield FTIE"
              },
              "FSEL": {
                "bit": 0,
                "description": "bitfield FSEL"
              }
            },
            "UART_FCR0": {
              "FLST": {
                "bit": 6,
                "description": "bitfield FLST"
              },
              "FLD": {
                "bit": 5,
                "description": "bitfield FLD"
              },
              "FSET": {
                "bit": 4,
                "description": "bitfield FSET"
              },
              "FCL2": {
                "bit": 3,
                "description": "bitfield FCL2"
              },
              "FCL1": {
                "bit": 2,
                "description": "bitfield FCL1"
              },
              "FE2": {
                "bit": 1,
                "description": "bitfield FE2"
              },
              "FE1": {
                "bit": 0,
                "description": "bitfield FE1"
              }
            },
            "CSIO_SCR": {
              "UPCL": {
                "bit": 7,
                "description": "bitfield UPCL"
              },
              "MS": {
                "bit": 6,
                "description": "bitfield MS"
              },
              "SPI": {
                "bit": 5,
                "description": "bitfield SPI"
              },
              "RIE": {
                "bit": 4,
                "description": "bitfield RIE"
              },
              "TIE": {
                "bit": 3,
                "description": "bitfield TIE"
              },
              "TBIE": {
                "bit": 2,
                "description": "bitfield TBIE"
              },
              "RXE": {
                "bit": 1,
                "description": "bitfield RXE"
              },
              "TXE": {
                "bit": 0,
                "description": "bitfield TXE"
              }
            },
            "CSIO_SMR": {
              "MD": {
                "bit": 5,
                "description": "bitfield MD",
                "width": 3
              },
              "WUCR": {
                "bit": 4,
                "description": "bitfield WUCR"
              },
              "SCINV": {
                "bit": 3,
                "description": "bitfield SCINV"
              },
              "BDS": {
                "bit": 2,
                "description": "bitfield BDS"
              },
              "SCKE": {
                "bit": 1,
                "description": "bitfield SCKE"
              },
              "SOE": {
                "bit": 0,
                "description": "bitfield SOE"
              }
            },
            "CSIO_SSR": {
              "REC": {
                "bit": 7,
                "description": "bitfield REC"
              },
              "ORE": {
                "bit": 3,
                "description": "bitfield ORE"
              },
              "RDRF": {
                "bit": 2,
                "description": "bitfield RDRF"
              },
              "TDRE": {
                "bit": 1,
                "description": "bitfield TDRE"
              },
              "TBI": {
                "bit": 0,
                "description": "bitfield TBI"
              }
            },
            "CSIO_ESCR": {
              "SOP": {
                "bit": 7,
                "description": "bitfield SOP"
              },
              "WT": {
                "bit": 3,
                "description": "bitfield WT",
                "width": 2
              },
              "L": {
                "bit": 0,
                "description": "bitfield L",
                "width": 3
              }
            },
            "CSIO_BGR": {
              "BGR1": {
                "bit": 8,
                "description": "bitfield BGR1",
                "width": 7
              },
              "BGR0": {
                "bit": 0,
                "description": "bitfield BGR0",
                "width": 8
              }
            },
            "CSIO_FCR1": {
              "FLSTE": {
                "bit": 4,
                "description": "bitfield FLSTE"
              },
              "FRIIE": {
                "bit": 3,
                "description": "bitfield FRIIE"
              },
              "FDRQ": {
                "bit": 2,
                "description": "bitfield FDRQ"
              },
              "FTIE": {
                "bit": 1,
                "description": "bitfield FTIE"
              },
              "FSEL": {
                "bit": 0,
                "description": "bitfield FSEL"
              }
            },
            "CSIO_FCR0": {
              "FLST": {
                "bit": 6,
                "description": "bitfield FLST"
              },
              "FLD": {
                "bit": 5,
                "description": "bitfield FLD"
              },
              "FSET": {
                "bit": 4,
                "description": "bitfield FSET"
              },
              "FCL2": {
                "bit": 3,
                "description": "bitfield FCL2"
              },
              "FCL1": {
                "bit": 2,
                "description": "bitfield FCL1"
              },
              "FE2": {
                "bit": 1,
                "description": "bitfield FE2"
              },
              "FE1": {
                "bit": 0,
                "description": "bitfield FE1"
              }
            },
            "LIN_SCR": {
              "UPCL": {
                "bit": 7,
                "description": "bitfield UPCL"
              },
              "MS": {
                "bit": 6,
                "description": "bitfield MS"
              },
              "LBR": {
                "bit": 5,
                "description": "bitfield LBR"
              },
              "RIE": {
                "bit": 4,
                "description": "bitfield RIE"
              },
              "TIE": {
                "bit": 3,
                "description": "bitfield TIE"
              },
              "TBIE": {
                "bit": 2,
                "description": "bitfield TBIE"
              },
              "RXE": {
                "bit": 1,
                "description": "bitfield RXE"
              },
              "TXE": {
                "bit": 0,
                "description": "bitfield TXE"
              }
            },
            "LIN_SMR": {
              "MD": {
                "bit": 5,
                "description": "bitfield MD",
                "width": 3
              },
              "WUCR": {
                "bit": 4,
                "description": "bitfield WUCR"
              },
              "SBL": {
                "bit": 3,
                "description": "bitfield SBL"
              },
              "SOE": {
                "bit": 0,
                "description": "bitfield SOE"
              }
            },
            "LIN_SSR": {
              "REC": {
                "bit": 7,
                "description": "bitfield REC"
              },
              "LBD": {
                "bit": 5,
                "description": "bitfield LBD"
              },
              "FRE": {
                "bit": 4,
                "description": "bitfield FRE"
              },
              "ORE": {
                "bit": 3,
                "description": "bitfield ORE"
              },
              "RDRF": {
                "bit": 2,
                "description": "bitfield RDRF"
              },
              "TDRE": {
                "bit": 1,
                "description": "bitfield TDRE"
              },
              "TBI": {
                "bit": 0,
                "description": "bitfield TBI"
              }
            },
            "LIN_ESCR": {
              "ESBL": {
                "bit": 6,
                "description": "bitfield ESBL"
              },
              "LBIE": {
                "bit": 4,
                "description": "bitfield LBIE"
              },
              "LBL": {
                "bit": 2,
                "description": "bitfield LBL",
                "width": 2
              },
              "DEL": {
                "bit": 0,
                "description": "bitfield DEL",
                "width": 2
              }
            },
            "LIN_BGR": {
              "EXT": {
                "bit": 15,
                "description": "bitfield EXT"
              },
              "BGR1": {
                "bit": 8,
                "description": "bitfield BGR1",
                "width": 7
              },
              "BGR0": {
                "bit": 0,
                "description": "bitfield BGR0",
                "width": 8
              }
            },
            "LIN_FCR1": {
              "FLSTE": {
                "bit": 4,
                "description": "bitfield FLSTE"
              },
              "FRIIE": {
                "bit": 3,
                "description": "bitfield FRIIE"
              },
              "FDRQ": {
                "bit": 2,
                "description": "bitfield FDRQ"
              },
              "FTIE": {
                "bit": 1,
                "description": "bitfield FTIE"
              },
              "FSEL": {
                "bit": 0,
                "description": "bitfield FSEL"
              }
            },
            "LIN_FCR0": {
              "FLST": {
                "bit": 6,
                "description": "bitfield FLST"
              },
              "FLD": {
                "bit": 5,
                "description": "bitfield FLD"
              },
              "FSET": {
                "bit": 4,
                "description": "bitfield FSET"
              },
              "FCL2": {
                "bit": 3,
                "description": "bitfield FCL2"
              },
              "FCL1": {
                "bit": 2,
                "description": "bitfield FCL1"
              },
              "FE2": {
                "bit": 1,
                "description": "bitfield FE2"
              },
              "FE1": {
                "bit": 0,
                "description": "bitfield FE1"
              }
            },
            "I2C_IBCR": {
              "MSS": {
                "bit": 7,
                "description": "bitfield MSS"
              },
              "ACT_SCC": {
                "bit": 6,
                "description": "bitfield ACT_SCC"
              },
              "ACKE": {
                "bit": 5,
                "description": "bitfield ACKE"
              },
              "WSEL": {
                "bit": 4,
                "description": "bitfield WSEL"
              },
              "CNDE": {
                "bit": 3,
                "description": "bitfield CNDE"
              },
              "INTE": {
                "bit": 2,
                "description": "bitfield INTE"
              },
              "BER": {
                "bit": 1,
                "description": "bitfield BER"
              },
              "INT": {
                "bit": 0,
                "description": "bitfield INT"
              }
            },
            "I2C_SMR": {
              "MD": {
                "bit": 5,
                "description": "bitfield MD",
                "width": 3
              },
              "WUCR": {
                "bit": 4,
                "description": "bitfield WUCR"
              },
              "RIE": {
                "bit": 3,
                "description": "bitfield RIE"
              },
              "TIE": {
                "bit": 2,
                "description": "bitfield TIE"
              }
            },
            "I2C_IBSR": {
              "FBT": {
                "bit": 7,
                "description": "bitfield FBT"
              },
              "RACK": {
                "bit": 6,
                "description": "bitfield RACK"
              },
              "RSA": {
                "bit": 5,
                "description": "bitfield RSA"
              },
              "TRX": {
                "bit": 4,
                "description": "bitfield TRX"
              },
              "AL": {
                "bit": 3,
                "description": "bitfield AL"
              },
              "RSC": {
                "bit": 2,
                "description": "bitfield RSC"
              },
              "SPC": {
                "bit": 1,
                "description": "bitfield SPC"
              },
              "BB": {
                "bit": 0,
                "description": "bitfield BB"
              }
            },
            "I2C_SSR": {
              "REC": {
                "bit": 7,
                "description": "bitfield REC"
              },
              "TSET": {
                "bit": 6,
                "description": "bitfield TSET"
              },
              "DMA": {
                "bit": 5,
                "description": "bitfield DMA"
              },
              "TBIE": {
                "bit": 4,
                "description": "bitfield TBIE"
              },
              "ORE": {
                "bit": 3,
                "description": "bitfield ORE"
              },
              "RDRF": {
                "bit": 2,
                "description": "bitfield RDRF"
              },
              "TDRE": {
                "bit": 1,
                "description": "bitfield TDRE"
              },
              "TBI": {
                "bit": 0,
                "description": "bitfield TBI"
              }
            },
            "I2C_BGR": {
              "BGR1": {
                "bit": 8,
                "description": "bitfield BGR1",
                "width": 7
              },
              "BGR0": {
                "bit": 0,
                "description": "bitfield BGR0",
                "width": 8
              }
            },
            "I2C_ISMK": {
              "EN": {
                "bit": 7,
                "description": "bitfield EN"
              },
              "SM": {
                "bit": 0,
                "description": "bitfield SM",
                "width": 7
              }
            },
            "I2C_ISBA": {
              "SAEN": {
                "bit": 7,
                "description": "bitfield SAEN"
              },
              "SA": {
                "bit": 0,
                "description": "bitfield SA",
                "width": 7
              }
            },
            "I2C_FCR1": {
              "FLSTE": {
                "bit": 4,
                "description": "bitfield FLSTE"
              },
              "FRIIE": {
                "bit": 3,
                "description": "bitfield FRIIE"
              },
              "FDRQ": {
                "bit": 2,
                "description": "bitfield FDRQ"
              },
              "FTIE": {
                "bit": 1,
                "description": "bitfield FTIE"
              },
              "FSEL": {
                "bit": 0,
                "description": "bitfield FSEL"
              }
            },
            "I2C_FCR0": {
              "FLST": {
                "bit": 6,
                "description": "bitfield FLST"
              },
              "FLD": {
                "bit": 5,
                "description": "bitfield FLD"
              },
              "FSET": {
                "bit": 4,
                "description": "bitfield FSET"
              },
              "FCL2": {
                "bit": 3,
                "description": "bitfield FCL2"
              },
              "FCL1": {
                "bit": 2,
                "description": "bitfield FCL1"
              },
              "FE2": {
                "bit": 1,
                "description": "bitfield FE2"
              },
              "FE1": {
                "bit": 0,
                "description": "bitfield FE1"
              }
            },
            "I2C_EIBCR": {
              "SDAS": {
                "bit": 5,
                "description": "bitfield SDAS"
              },
              "SCLS": {
                "bit": 4,
                "description": "bitfield SCLS"
              },
              "SDAC": {
                "bit": 3,
                "description": "bitfield SDAC"
              },
              "SCLC": {
                "bit": 2,
                "description": "bitfield SCLC"
              },
              "SOCE": {
                "bit": 1,
                "description": "bitfield SOCE"
              },
              "BEC": {
                "bit": 0,
                "description": "bitfield BEC"
              }
            }
          }
        },
        "MFS1": {
          "instances": [
            {
              "name": "MFS1",
              "base": "0x40038100",
              "irq": 9
            }
          ],
          "registers": {}
        },
        "MFS2": {
          "instances": [
            {
              "name": "MFS2",
              "base": "0x40038200",
              "irq": 11
            }
          ],
          "registers": {}
        },
        "MFS5": {
          "instances": [
            {
              "name": "MFS5",
              "base": "0x40038500",
              "irq": 17
            }
          ],
          "registers": {}
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x4003B000"
            }
          ],
          "registers": {
            "WTCR1": {
              "offset": "0x00",
              "size": 32,
              "description": "register WTCR1"
            },
            "WTCR2": {
              "offset": "0x04",
              "size": 32,
              "description": "register WTCR2"
            },
            "WTBR": {
              "offset": "0x08",
              "size": 32,
              "description": "register WTBR"
            },
            "WTDR": {
              "offset": "0x0F",
              "size": 8,
              "description": "register WTDR"
            },
            "WTHR": {
              "offset": "0x0E",
              "size": 8,
              "description": "register WTHR"
            },
            "WTMIR": {
              "offset": "0x0D",
              "size": 8,
              "description": "register WTMIR"
            },
            "WTSR": {
              "offset": "0x0C",
              "size": 8,
              "description": "register WTSR"
            },
            "WTYR": {
              "offset": "0x12",
              "size": 8,
              "description": "register WTYR"
            },
            "WTMOR": {
              "offset": "0x11",
              "size": 8,
              "description": "register WTMOR"
            },
            "WTDW": {
              "offset": "0x10",
              "size": 8,
              "description": "register WTDW"
            },
            "ALDR": {
              "offset": "0x17",
              "size": 8,
              "description": "register ALDR"
            },
            "ALHR": {
              "offset": "0x16",
              "size": 8,
              "description": "register ALHR"
            },
            "ALMIR": {
              "offset": "0x15",
              "size": 8,
              "description": "register ALMIR"
            },
            "ALYR": {
              "offset": "0x1A",
              "size": 8,
              "description": "register ALYR"
            },
            "ALMOR": {
              "offset": "0x19",
              "size": 8,
              "description": "register ALMOR"
            },
            "WTTR": {
              "offset": "0x1C",
              "size": 32,
              "description": "register WTTR"
            },
            "WTCLKS": {
              "offset": "0x20",
              "size": 8,
              "description": "register WTCLKS"
            },
            "WTCLKM": {
              "offset": "0x21",
              "size": 8,
              "description": "register WTCLKM"
            },
            "WTCAL": {
              "offset": "0x24",
              "size": 16,
              "description": "register WTCAL"
            },
            "WTCALEN": {
              "offset": "0x26",
              "size": 8,
              "description": "register WTCALEN"
            },
            "WTDIV": {
              "offset": "0x28",
              "size": 8,
              "description": "register WTDIV"
            },
            "WTDIVEN": {
              "offset": "0x29",
              "size": 8,
              "description": "register WTDIVEN"
            },
            "WTCALPRD": {
              "offset": "0x2C",
              "size": 8,
              "description": "register WTCALPRD"
            },
            "WTCOSEL": {
              "offset": "0x30",
              "size": 8,
              "description": "register WTCOSEL"
            }
          },
          "bits": {
            "WTCR1": {
              "INTCRIE": {
                "bit": 31,
                "description": "bitfield INTCRIE"
              },
              "INTERIE": {
                "bit": 30,
                "description": "bitfield INTERIE"
              },
              "INTALIE": {
                "bit": 29,
                "description": "bitfield INTALIE"
              },
              "INTTMIE": {
                "bit": 28,
                "description": "bitfield INTTMIE"
              },
              "INTHIE": {
                "bit": 27,
                "description": "bitfield INTHIE"
              },
              "INTMIE": {
                "bit": 26,
                "description": "bitfield INTMIE"
              },
              "INTSIE": {
                "bit": 25,
                "description": "bitfield INTSIE"
              },
              "INTSSIE": {
                "bit": 24,
                "description": "bitfield INTSSIE"
              },
              "INTCRI": {
                "bit": 23,
                "description": "bitfield INTCRI"
              },
              "INTERI": {
                "bit": 22,
                "description": "bitfield INTERI"
              },
              "INTALI": {
                "bit": 21,
                "description": "bitfield INTALI"
              },
              "INTTMI": {
                "bit": 20,
                "description": "bitfield INTTMI"
              },
              "INTHI": {
                "bit": 19,
                "description": "bitfield INTHI"
              },
              "INTMI": {
                "bit": 18,
                "description": "bitfield INTMI"
              },
              "INTSI": {
                "bit": 17,
                "description": "bitfield INTSI"
              },
              "INTSSI": {
                "bit": 16,
                "description": "bitfield INTSSI"
              },
              "YEN": {
                "bit": 12,
                "description": "bitfield YEN"
              },
              "MOEN": {
                "bit": 11,
                "description": "bitfield MOEN"
              },
              "DEN": {
                "bit": 10,
                "description": "bitfield DEN"
              },
              "HEN": {
                "bit": 9,
                "description": "bitfield HEN"
              },
              "MIEN": {
                "bit": 8,
                "description": "bitfield MIEN"
              },
              "BUSY": {
                "bit": 6,
                "description": "bitfield BUSY"
              },
              "SCRST": {
                "bit": 5,
                "description": "bitfield SCRST"
              },
              "SCST": {
                "bit": 4,
                "description": "bitfield SCST"
              },
              "SRST": {
                "bit": 3,
                "description": "bitfield SRST"
              },
              "RUN": {
                "bit": 2,
                "description": "bitfield RUN"
              },
              "ST": {
                "bit": 0,
                "description": "bitfield ST"
              }
            },
            "WTCR2": {
              "TMRUN": {
                "bit": 10,
                "description": "bitfield TMRUN"
              },
              "TMEN": {
                "bit": 9,
                "description": "bitfield TMEN"
              },
              "TMST": {
                "bit": 8,
                "description": "bitfield TMST"
              },
              "CREAD": {
                "bit": 0,
                "description": "bitfield CREAD"
              }
            },
            "WTBR": {
              "BR23": {
                "bit": 23,
                "description": "bitfield BR23"
              },
              "BR22": {
                "bit": 22,
                "description": "bitfield BR22"
              },
              "BR21": {
                "bit": 21,
                "description": "bitfield BR21"
              },
              "BR20": {
                "bit": 20,
                "description": "bitfield BR20"
              },
              "BR19": {
                "bit": 19,
                "description": "bitfield BR19"
              },
              "BR18": {
                "bit": 18,
                "description": "bitfield BR18"
              },
              "BR17": {
                "bit": 17,
                "description": "bitfield BR17"
              },
              "BR16": {
                "bit": 16,
                "description": "bitfield BR16"
              },
              "BR15": {
                "bit": 15,
                "description": "bitfield BR15"
              },
              "BR14": {
                "bit": 14,
                "description": "bitfield BR14"
              },
              "BR13": {
                "bit": 13,
                "description": "bitfield BR13"
              },
              "BR12": {
                "bit": 12,
                "description": "bitfield BR12"
              },
              "BR11": {
                "bit": 11,
                "description": "bitfield BR11"
              },
              "BR10": {
                "bit": 10,
                "description": "bitfield BR10"
              },
              "BR9": {
                "bit": 9,
                "description": "bitfield BR9"
              },
              "BR8": {
                "bit": 8,
                "description": "bitfield BR8"
              },
              "BR7": {
                "bit": 7,
                "description": "bitfield BR7"
              },
              "BR6": {
                "bit": 6,
                "description": "bitfield BR6"
              },
              "BR5": {
                "bit": 5,
                "description": "bitfield BR5"
              },
              "BR4": {
                "bit": 4,
                "description": "bitfield BR4"
              },
              "BR3": {
                "bit": 3,
                "description": "bitfield BR3"
              },
              "BR2": {
                "bit": 2,
                "description": "bitfield BR2"
              },
              "BR1": {
                "bit": 1,
                "description": "bitfield BR1"
              },
              "BR0": {
                "bit": 0,
                "description": "bitfield BR0"
              }
            },
            "WTDR": {
              "TD": {
                "bit": 4,
                "description": "bitfield TD",
                "width": 2
              },
              "D": {
                "bit": 0,
                "description": "bitfield D",
                "width": 4
              }
            },
            "WTHR": {
              "TH": {
                "bit": 4,
                "description": "bitfield TH",
                "width": 2
              },
              "H": {
                "bit": 0,
                "description": "bitfield H",
                "width": 4
              }
            },
            "WTMIR": {
              "TMI": {
                "bit": 4,
                "description": "bitfield TMI",
                "width": 3
              },
              "MI": {
                "bit": 0,
                "description": "bitfield MI",
                "width": 4
              }
            },
            "WTSR": {
              "TS": {
                "bit": 4,
                "description": "bitfield TS",
                "width": 3
              },
              "S": {
                "bit": 0,
                "description": "bitfield S",
                "width": 4
              }
            },
            "WTYR": {
              "TY": {
                "bit": 4,
                "description": "bitfield TY",
                "width": 4
              },
              "Y": {
                "bit": 0,
                "description": "bitfield Y",
                "width": 4
              }
            },
            "WTMOR": {
              "TMO0": {
                "bit": 4,
                "description": "bitfield TMO0"
              },
              "MO": {
                "bit": 0,
                "description": "bitfield MO",
                "width": 4
              }
            },
            "WTDW": {
              "DW": {
                "bit": 0,
                "description": "bitfield DW",
                "width": 3
              }
            },
            "ALDR": {
              "TAD": {
                "bit": 4,
                "description": "bitfield TAD",
                "width": 2
              },
              "AD": {
                "bit": 0,
                "description": "bitfield AD",
                "width": 4
              }
            },
            "ALHR": {
              "TAH": {
                "bit": 4,
                "description": "bitfield TAH",
                "width": 2
              },
              "AH": {
                "bit": 0,
                "description": "bitfield AH",
                "width": 4
              }
            },
            "ALMIR": {
              "TAMI": {
                "bit": 4,
                "description": "bitfield TAMI",
                "width": 3
              },
              "AMI": {
                "bit": 0,
                "description": "bitfield AMI",
                "width": 4
              }
            },
            "ALYR": {
              "TAY": {
                "bit": 4,
                "description": "bitfield TAY",
                "width": 4
              },
              "AY": {
                "bit": 0,
                "description": "bitfield AY",
                "width": 4
              }
            },
            "ALMOR": {
              "TAMO0": {
                "bit": 4,
                "description": "bitfield TAMO0"
              },
              "AMO": {
                "bit": 0,
                "description": "bitfield AMO",
                "width": 4
              }
            },
            "WTTR": {
              "TM17": {
                "bit": 17,
                "description": "bitfield TM17"
              },
              "TM16": {
                "bit": 16,
                "description": "bitfield TM16"
              },
              "TM15": {
                "bit": 15,
                "description": "bitfield TM15"
              },
              "TM14": {
                "bit": 14,
                "description": "bitfield TM14"
              },
              "TM13": {
                "bit": 13,
                "description": "bitfield TM13"
              },
              "TM12": {
                "bit": 12,
                "description": "bitfield TM12"
              },
              "TM11": {
                "bit": 11,
                "description": "bitfield TM11"
              },
              "TM10": {
                "bit": 10,
                "description": "bitfield TM10"
              },
              "TM9": {
                "bit": 9,
                "description": "bitfield TM9"
              },
              "TM8": {
                "bit": 8,
                "description": "bitfield TM8"
              },
              "TM7": {
                "bit": 7,
                "description": "bitfield TM7"
              },
              "TM6": {
                "bit": 6,
                "description": "bitfield TM6"
              },
              "TM5": {
                "bit": 5,
                "description": "bitfield TM5"
              },
              "TM4": {
                "bit": 4,
                "description": "bitfield TM4"
              },
              "TM3": {
                "bit": 3,
                "description": "bitfield TM3"
              },
              "TM2": {
                "bit": 2,
                "description": "bitfield TM2"
              },
              "TM1": {
                "bit": 1,
                "description": "bitfield TM1"
              },
              "TM0": {
                "bit": 0,
                "description": "bitfield TM0"
              }
            },
            "WTCLKS": {
              "WTCLKS": {
                "bit": 0,
                "description": "bitfield WTCLKS"
              }
            },
            "WTCLKM": {
              "WTCLKM": {
                "bit": 0,
                "description": "bitfield WTCLKM",
                "width": 2
              }
            },
            "WTCAL": {
              "WTCAL": {
                "bit": 0,
                "description": "bitfield WTCAL",
                "width": 10
              }
            },
            "WTCALEN": {
              "WTCALEN": {
                "bit": 0,
                "description": "bitfield WTCALEN"
              }
            },
            "WTDIV": {
              "WTDIV": {
                "bit": 0,
                "description": "bitfield WTDIV",
                "width": 4
              }
            },
            "WTDIVEN": {
              "WTDIVRDY": {
                "bit": 1,
                "description": "bitfield WTDIVRDY"
              },
              "WTDIVEN": {
                "bit": 0,
                "description": "bitfield WTDIVEN"
              }
            },
            "WTCALPRD": {
              "WTCALPRD": {
                "bit": 0,
                "description": "bitfield WTCALPRD",
                "width": 6
              }
            },
            "WTCOSEL": {
              "WTCOSEL": {
                "bit": 0,
                "description": "bitfield WTCOSEL"
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMAC",
              "base": "0x40060000",
              "irq": 38
            }
          ],
          "registers": {
            "DMACR": {
              "offset": "0x00",
              "size": 32,
              "description": "register DMACR"
            },
            "DMACA0": {
              "offset": "0x10",
              "size": 32,
              "description": "register DMACA0"
            },
            "DMACB0": {
              "offset": "0x14",
              "size": 32,
              "description": "register DMACB0"
            },
            "DMACSA0": {
              "offset": "0x18",
              "size": 32,
              "description": "register DMACSA0"
            },
            "DMACDA0": {
              "offset": "0x1C",
              "size": 32,
              "description": "register DMACDA0"
            },
            "DMACA1": {
              "offset": "0x20",
              "size": 32,
              "description": "register DMACA1"
            },
            "DMACB1": {
              "offset": "0x24",
              "size": 32,
              "description": "register DMACB1"
            },
            "DMACSA1": {
              "offset": "0x28",
              "size": 32,
              "description": "register DMACSA1"
            },
            "DMACDA1": {
              "offset": "0x2C",
              "size": 32,
              "description": "register DMACDA1"
            },
            "DMACA2": {
              "offset": "0x30",
              "size": 32,
              "description": "register DMACA2"
            },
            "DMACB2": {
              "offset": "0x34",
              "size": 32,
              "description": "register DMACB2"
            },
            "DMACSA2": {
              "offset": "0x38",
              "size": 32,
              "description": "register DMACSA2"
            },
            "DMACDA2": {
              "offset": "0x3C",
              "size": 32,
              "description": "register DMACDA2"
            },
            "DMACA3": {
              "offset": "0x40",
              "size": 32,
              "description": "register DMACA3"
            },
            "DMACB3": {
              "offset": "0x44",
              "size": 32,
              "description": "register DMACB3"
            },
            "DMACSA3": {
              "offset": "0x48",
              "size": 32,
              "description": "register DMACSA3"
            },
            "DMACDA3": {
              "offset": "0x4C",
              "size": 32,
              "description": "register DMACDA3"
            }
          },
          "bits": {
            "DMACR": {
              "DE": {
                "bit": 31,
                "description": "bitfield DE"
              },
              "DS": {
                "bit": 30,
                "description": "bitfield DS"
              },
              "PR": {
                "bit": 28,
                "description": "bitfield PR"
              },
              "DH": {
                "bit": 24,
                "description": "bitfield DH",
                "width": 4
              }
            },
            "DMACA0": {
              "EB": {
                "bit": 31,
                "description": "bitfield EB"
              },
              "PB": {
                "bit": 30,
                "description": "bitfield PB"
              },
              "ST": {
                "bit": 29,
                "description": "bitfield ST"
              },
              "IS": {
                "bit": 23,
                "description": "bitfield IS",
                "width": 6
              },
              "BC": {
                "bit": 16,
                "description": "bitfield BC",
                "width": 4
              },
              "TC": {
                "bit": 0,
                "description": "bitfield TC",
                "width": 16
              }
            },
            "DMACB0": {
              "MS": {
                "bit": 28,
                "description": "bitfield MS",
                "width": 2
              },
              "TW": {
                "bit": 26,
                "description": "bitfield TW",
                "width": 2
              },
              "FS": {
                "bit": 25,
                "description": "bitfield FS"
              },
              "FD": {
                "bit": 24,
                "description": "bitfield FD"
              },
              "RC": {
                "bit": 23,
                "description": "bitfield RC"
              },
              "RS": {
                "bit": 22,
                "description": "bitfield RS"
              },
              "RD": {
                "bit": 21,
                "description": "bitfield RD"
              },
              "EI": {
                "bit": 20,
                "description": "bitfield EI"
              },
              "CI": {
                "bit": 19,
                "description": "bitfield CI"
              },
              "SS": {
                "bit": 16,
                "description": "bitfield SS",
                "width": 3
              },
              "EM": {
                "bit": 0,
                "description": "bitfield EM"
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 58,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "CSV_IRQHandler"
          },
          {
            "number": 17,
            "name": "SWDT_IRQHandler"
          },
          {
            "number": 18,
            "name": "LVD_IRQHandler"
          },
          {
            "number": 19,
            "name": "WFG_IRQHandler"
          },
          {
            "number": 20,
            "name": "EXTINT0_7_IRQHandler"
          },
          {
            "number": 21,
            "name": "EXTINT8_23_IRQHandler"
          },
          {
            "number": 22,
            "name": "DTIM_QDU_IRQHandler"
          },
          {
            "number": 23,
            "name": "MFS0RX_IRQHandler"
          },
          {
            "number": 24,
            "name": "MFS0TX_IRQHandler"
          },
          {
            "number": 25,
            "name": "MFS1RX_IRQHandler"
          },
          {
            "number": 26,
            "name": "MFS1TX_IRQHandler"
          },
          {
            "number": 27,
            "name": "MFS2RX_IRQHandler"
          },
          {
            "number": 28,
            "name": "MFS2TX_IRQHandler"
          },
          {
            "number": 33,
            "name": "MFS5RX_IRQHandler"
          },
          {
            "number": 34,
            "name": "MFS5TX_IRQHandler"
          },
          {
            "number": 39,
            "name": "PPG_IRQHandler"
          },
          {
            "number": 40,
            "name": "OSC_PLL_WC_IRQHandler"
          },
          {
            "number": 41,
            "name": "ADC0_IRQHandler"
          },
          {
            "number": 44,
            "name": "FRTIM_IRQHandler"
          },
          {
            "number": 45,
            "name": "INCAP_IRQHandler"
          },
          {
            "number": 46,
            "name": "OUTCOMP_IRQHandler"
          },
          {
            "number": 47,
            "name": "BTIM0_7_IRQHandler"
          },
          {
            "number": 54,
            "name": "DMAC0_IRQHandler"
          },
          {
            "number": 55,
            "name": "DMAC1_IRQHandler"
          },
          {
            "number": 56,
            "name": "DMAC2_IRQHandler"
          },
          {
            "number": 57,
            "name": "DMAC3_IRQHandler"
          }
        ]
      }
    }
  }
}