# Tiny Tapeout project information
project:
  title:        "AND Gate"      # Project title
  author:       "Evan"      # Your name
  discord:      "estods3"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Single AND gate example"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_and_gate_example"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "Input: Number 1"
  ui[1]: "Input: Number 2"
  ui[2]: "Input: Number 2"
  ui[3]: "Input: Number 2"
  ui[4]: "Input: Number 2"
  ui[5]: "Input: Number 2"
  ui[6]: "Input: Number 2"
  ui[7]: "Input: Number 2"

  # Outputs
  uo[0]: "7 Segment Dislay: Segment a"
  uo[1]: "7 Segment Dislay: Segment b"
  uo[2]: "7 Segment Dislay: Segment c"
  uo[3]: "7 Segment Dislay: Segment d"
  uo[4]: "7 Segment Dislay: Segment e"
  uo[5]: "7 Segment Dislay: Segment f"
  uo[6]: "7 Segment Dislay: Segment g"
  uo[7]: ""

  # Bidirectional pins
  uio[0]: "Input: Number 2"
  uio[1]: "Input: Number 2"
  uio[2]: "Input: Number 2"
  uio[3]: "Input: Number 2"
  uio[4]: "Input: Number 2"
  uio[5]: "Input: Number 2"
  uio[6]: "Input: Number 2"
  uio[7]: "Input: Number 2"

# Do not change!
yaml_version: 6
