Source Block: hdl/library/util_wfifo/util_wfifo.v@104:114@HdlIdDef

  // internal signals

  wire                            m_wovf_s;
  wire    [S_DATA_WIDTH-1:0]      s_wdata_s;
  wire                            s_wready_s;

  // defaults

  assign fifo_rst = ~rstn;


Diff Content:
- 109   wire                            s_wready_s;
+ 109   wire                            dma_wready_s;
+ 109   wire    [DMA_DATA_WIDTH-1:0]    dma_wdata_s;

Clone Blocks:
Clone Blocks 1:
hdl/library/util_wfifo/util_wfifo.v@103:113
  reg                             s_wr_int = 'd0;

  // internal signals

  wire                            m_wovf_s;
  wire    [S_DATA_WIDTH-1:0]      s_wdata_s;
  wire                            s_wready_s;

  // defaults

  assign fifo_rst = ~rstn;

