./preprocesado.v {1 {vlog -work work -stats=none C:/Users/jororoc/Documents/PSFPGA/Practica6/preprocesado.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module preprocesado

Top level modules:
	preprocesado

} {} {}} ./CIC.v {1 {vlog -work work -stats=none C:/Users/jororoc/Documents/PSFPGA/Practica6/CIC.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module CIC

Top level modules:
	CIC

} {} {}} ./accumulator.v {1 {vlog -work work -stats=none C:/Users/jororoc/Documents/PSFPGA/Practica6/accumulator.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module accumulator

Top level modules:
	accumulator

} {} {}} ./MULT_ACC.v {1 {vlog -work work -stats=none C:/Users/jororoc/Documents/PSFPGA/Practica6/MULT_ACC.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MULT_ACC

Top level modules:
	MULT_ACC

} {} {}} ./COMB.v {1 {vlog -work work -stats=none C:/Users/jororoc/Documents/PSFPGA/Practica6/COMB.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module COMB

Top level modules:
	COMB

} {} {}} ./DDS.v {1 {vlog -work work -stats=none C:/Users/jororoc/Documents/PSFPGA/Practica6/DDS.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module DDS
-- Compiling module rom_mem

Top level modules:
	DDS

} {} {}} ./INT.v {1 {vlog -work work -stats=none C:/Users/jororoc/Documents/PSFPGA/Practica6/INT.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module INT

Top level modules:
	INT

} {} {}} ./RS232COM.v {1 {vlog -work work -stats=none C:/Users/jororoc/Documents/PSFPGA/Practica6/RS232COM.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module RS232COM

Top level modules:
	RS232COM

} {} {}} ./DP_MOD.v {1 {vlog -work work -stats=none C:/Users/jororoc/Documents/PSFPGA/Practica6/DP_MOD.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module DP_MOD

Top level modules:
	DP_MOD

} {} {}} ./postprocesado.v {1 {vlog -work work -stats=none C:/Users/jororoc/Documents/PSFPGA/Practica6/postprocesado.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module postprocesado

Top level modules:
	postprocesado

} {} {}} ./REG_MUX.v {1 {vlog -work work -stats=none C:/Users/jororoc/Documents/PSFPGA/Practica6/REG_MUX.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module REG_MUX

Top level modules:
	REG_MUX

} {} {}} ./DP_COMPLETMOD.v {1 {vlog -work work -stats=none C:/Users/jororoc/Documents/PSFPGA/Practica6/DP_COMPLETMOD.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module DP_COMPLETMOD

Top level modules:
	DP_COMPLETMOD

} {} {}} ./SEC_FILTER.v {1 {vlog -work work -stats=none C:/Users/jororoc/Documents/PSFPGA/Practica6/SEC_FILTER.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module SEC_FILTER

Top level modules:
	SEC_FILTER

} {} {}} ./CONTROL.v {1 {vlog -work work -stats=none C:/Users/jororoc/Documents/PSFPGA/Practica6/CONTROL.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module CONTROL

Top level modules:
	CONTROL

} {} {}} ./DDS_test.v {1 {vlog -work work -stats=none C:/Users/jororoc/Documents/PSFPGA/Practica6/DDS_test.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module DDS_test
-- Compiling module rom_mem

Top level modules:
	DDS_test

} {} {}} ./TB_DP_COMPLETMOD.v {1 {vlog -work work -stats=none C:/Users/jororoc/Documents/PSFPGA/Practica6/TB_DP_COMPLETMOD.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module TB_DP_COMPLETMOD

Top level modules:
	TB_DP_COMPLETMOD

} {} {}} ./R_INT.v {1 {vlog -work work -stats=none C:/Users/jororoc/Documents/PSFPGA/Practica6/R_INT.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module R_INT

Top level modules:
	R_INT

} {} {}} ./ROM.v {1 {vlog -work work -stats=none C:/Users/jororoc/Documents/PSFPGA/Practica6/ROM.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ROM

Top level modules:
	ROM

} {} {}}
