// Seed: 2362497526
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    input tri0 id_2,
    output wire id_3,
    input supply1 id_4
);
  wire id_6;
  assign id_3 = id_4;
  supply1 id_7, id_8;
  tri id_9 = 1 | 1;
  assign module_1.type_3 = 0;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1
    , id_8,
    output supply1 id_2,
    input wand id_3,
    input wand id_4,
    output supply0 id_5,
    output tri1 id_6
);
  wand id_9;
  assign id_8 = (1'h0 ? 1 : 1 - (1));
  module_0 modCall_1 (
      id_3,
      id_2,
      id_1,
      id_2,
      id_3
  );
  wire id_10;
  assign id_9 = (1);
endmodule
