#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Jan 22 18:56:49 2024
# Process ID: 29064
# Current directory: F:/MastersProgram/ECE6740/Labs/Lab1/PartA/Lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29828 F:\MastersProgram\ECE6740\Labs\Lab1\PartA\Lab1\Lab1.xpr
# Log file: F:/MastersProgram/ECE6740/Labs/Lab1/PartA/Lab1/vivado.log
# Journal file: F:/MastersProgram/ECE6740/Labs/Lab1/PartA/Lab1\vivado.jou
# Running On: DESKTOP-LF8951D, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 16, Host memory: 34276 MB
#-----------------------------------------------------------
start_gui
open_project F:/MastersProgram/ECE6740/Labs/Lab1/PartA/Lab1/Lab1.xpr
update_compile_order -fileset sources_1
open_bd_design {F:/MastersProgram/ECE6740/Labs/Lab1/PartA/Lab1/Lab1.srcs/sources_1/bd/uart_bd/uart_bd.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:design_1_wrapper:1.0 design_1_wrapper_0
endgroup
set_property location {2.5 893 388} [get_bd_cells design_1_wrapper_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/design_1_wrapper_0/S00_AXI_0} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins design_1_wrapper_0/S00_AXI_0]
regenerate_bd_layout
validate_bd_design
connect_bd_net [get_bd_pins design_1_wrapper_0/s00_axi_aclk_0] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins design_1_wrapper_0/s00_axi_aresetn_0] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins design_1_wrapper_0/led]
endgroup
save_bd_design
set_property name led [get_bd_ports led_0]
save_bd_design
make_wrapper -files [get_files F:/MastersProgram/ECE6740/Labs/Lab1/PartA/Lab1/Lab1.srcs/sources_1/bd/uart_bd/uart_bd.bd] -top
regenerate_bd_layout
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file F:/MastersProgram/ECE6740/Labs/Lab1/PartA/Lab1/uart_bd_wrapper.xsa
