The following files were generated for 'xlx_v6_chipscope_vio' in directory
D:\cern\glib\orig\gbt-fpga-4.0.0_orig\example_designs\xilinx_v6\core_sources\chipscope_vio\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * xlx_v6_chipscope_vio.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * xlx_v6_chipscope_vio.cdc
   * xlx_v6_chipscope_vio.constraints/xlx_v6_chipscope_vio.ucf
   * xlx_v6_chipscope_vio.constraints/xlx_v6_chipscope_vio.xdc
   * xlx_v6_chipscope_vio.ngc
   * xlx_v6_chipscope_vio.ucf
   * xlx_v6_chipscope_vio.vhd
   * xlx_v6_chipscope_vio.vho
   * xlx_v6_chipscope_vio.xdc
   * xlx_v6_chipscope_vio_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * xlx_v6_chipscope_vio.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * xlx_v6_chipscope_vio.sym

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * xlx_v6_chipscope_vio.gise
   * xlx_v6_chipscope_vio.xise

Deliver Readme:
   Readme file for the IP.

   * xlx_v6_chipscope_vio_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * xlx_v6_chipscope_vio_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

