

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Sun Jul 14 20:14:42 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       OPT6
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    14.635|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1021|  1021|  1021|  1021|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  1019|  1019|         7|          1|          1|  1014|    yes   |
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      3|       -|      -|    -|
|Expression       |        -|      -|       0|    570|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     264|    956|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    102|    -|
|Register         |        0|      -|     593|    128|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|     857|   1756|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |cnn_fcmp_32ns_32ndEe_U34  |cnn_fcmp_32ns_32ndEe  |        0|      0|  66|  239|    0|
    |cnn_fcmp_32ns_32ndEe_U35  |cnn_fcmp_32ns_32ndEe  |        0|      0|  66|  239|    0|
    |cnn_fcmp_32ns_32ndEe_U36  |cnn_fcmp_32ns_32ndEe  |        0|      0|  66|  239|    0|
    |cnn_fcmp_32ns_32ndEe_U37  |cnn_fcmp_32ns_32ndEe  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0| 264|  956|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_5neOg_U38  |cnn_mac_muladd_5neOg  | i0 + i1 * i2 |
    |cnn_mac_muladd_5neOg_U39  |cnn_mac_muladd_5neOg  | i0 + i1 * i2 |
    |cnn_mac_muladd_5nfYi_U40  |cnn_mac_muladd_5nfYi  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln10_fu_326_p2       |     +    |      0|  0|  14|          10|           1|
    |add_ln13_fu_412_p2       |     +    |      0|  0|  15|           8|           1|
    |add_ln29_4_fu_503_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln29_6_fu_538_p2     |     +    |      0|  0|  12|          12|          12|
    |c_fu_406_p2              |     +    |      0|  0|  13|           4|           1|
    |f_fu_332_p2              |     +    |      0|  0|  12|           1|           3|
    |r_fu_378_p2              |     +    |      0|  0|  13|           1|           4|
    |sub_ln29_1_fu_532_p2     |     -    |      0|  0|  12|          12|          12|
    |sub_ln29_fu_497_p2       |     -    |      0|  0|  12|          12|          12|
    |and_ln29_10_fu_372_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln29_4_fu_667_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_5_fu_673_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_6_fu_756_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_7_fu_762_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_8_fu_860_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_9_fu_866_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_fu_583_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_320_p2      |   icmp   |      0|  0|  13|          10|           5|
    |icmp_ln13_fu_338_p2      |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln16_fu_366_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln29_10_fu_637_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_11_fu_649_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_12_fu_655_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_13_fu_720_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_14_fu_726_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_15_fu_738_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_16_fu_744_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_17_fu_824_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_18_fu_830_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_19_fu_842_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_20_fu_848_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_8_fu_571_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_9_fu_631_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_fu_565_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln13_fu_384_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln26_1_fu_459_p2      |    or    |      0|  0|   5|           5|           1|
    |or_ln26_fu_314_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln29_4_fu_643_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_5_fu_661_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_6_fu_732_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_7_fu_750_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_8_fu_836_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_9_fu_854_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_fu_577_p2        |    or    |      0|  0|   2|           1|           1|
    |grp_fu_291_p1            |  select  |      0|  0|  32|           1|          32|
    |grp_fu_296_p1            |  select  |      0|  0|  32|           1|          32|
    |grp_fu_301_p1            |  select  |      0|  0|  32|           1|          32|
    |select_ln13_6_fu_398_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln13_7_fu_448_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln13_8_fu_465_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln13_9_fu_418_p3  |  select  |      0|  0|   8|           1|           1|
    |select_ln13_fu_390_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln29_4_fu_872_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln29_5_fu_344_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln29_6_fu_352_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln29_7_fu_429_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln29_8_fu_435_p3  |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln29_fu_360_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 570|         354|         268|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6       |   9|          2|    1|          2|
    |ap_phi_mux_f_0_phi_fu_245_p4  |   9|          2|    3|          6|
    |ap_phi_mux_r_0_phi_fu_267_p4  |   9|          2|    4|          8|
    |c_0_reg_274                   |   9|          2|    4|          8|
    |f_0_reg_241                   |   9|          2|    3|          6|
    |indvar_flatten23_reg_230      |   9|          2|   10|         20|
    |indvar_flatten_reg_252        |   9|          2|    8|         16|
    |r_0_reg_263                   |   9|          2|    4|          8|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 102|         22|   39|         80|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln29_6_reg_987                |  12|   0|   12|          0|
    |add_ln29_6_reg_987_pp0_iter2_reg  |  12|   0|   12|          0|
    |and_ln29_10_reg_944               |   1|   0|    1|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |c_0_reg_274                       |   4|   0|    4|          0|
    |conv_1_out_0_load_1_reg_1040      |  32|   0|   32|          0|
    |conv_1_out_0_load_reg_997         |  32|   0|   32|          0|
    |conv_1_out_1_load_1_reg_1054      |  32|   0|   32|          0|
    |conv_1_out_1_load_reg_1021        |  32|   0|   32|          0|
    |f_0_reg_241                       |   3|   0|    3|          0|
    |icmp_ln10_reg_923                 |   1|   0|    1|          0|
    |icmp_ln13_reg_932                 |   1|   0|    1|          0|
    |indvar_flatten23_reg_230          |  10|   0|   10|          0|
    |indvar_flatten_reg_252            |   8|   0|    8|          0|
    |or_ln26_reg_918                   |   4|   0|    5|          1|
    |r_0_reg_263                       |   4|   0|    4|          0|
    |r_reg_950                         |   4|   0|    4|          0|
    |select_ln13_6_reg_961             |   4|   0|    4|          0|
    |select_ln13_reg_955               |   4|   0|    4|          0|
    |select_ln29_2_reg_1033            |  32|   0|   32|          0|
    |select_ln29_3_reg_1047            |  32|   0|   32|          0|
    |select_ln29_6_reg_938             |   3|   0|    3|          0|
    |select_ln29_reg_1014              |  32|   0|   32|          0|
    |shl_ln_reg_913                    |   4|   0|    5|          1|
    |zext_ln29_10_reg_1004             |  12|   0|   64|         52|
    |zext_ln29_8_reg_977               |  12|   0|   64|         52|
    |icmp_ln10_reg_923                 |  64|  32|    1|          0|
    |select_ln13_6_reg_961             |  64|  32|    4|          0|
    |select_ln13_reg_955               |  64|  32|    4|          0|
    |select_ln29_6_reg_938             |  64|  32|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 593| 128|  455|        106|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|max_pool_out_0_address0  | out |    8|  ap_memory | max_pool_out_0 |     array    |
|max_pool_out_0_ce0       | out |    1|  ap_memory | max_pool_out_0 |     array    |
|max_pool_out_0_we0       | out |    1|  ap_memory | max_pool_out_0 |     array    |
|max_pool_out_0_d0        | out |   32|  ap_memory | max_pool_out_0 |     array    |
|max_pool_out_1_address0  | out |    8|  ap_memory | max_pool_out_1 |     array    |
|max_pool_out_1_ce0       | out |    1|  ap_memory | max_pool_out_1 |     array    |
|max_pool_out_1_we0       | out |    1|  ap_memory | max_pool_out_1 |     array    |
|max_pool_out_1_d0        | out |   32|  ap_memory | max_pool_out_1 |     array    |
|max_pool_out_2_address0  | out |    8|  ap_memory | max_pool_out_2 |     array    |
|max_pool_out_2_ce0       | out |    1|  ap_memory | max_pool_out_2 |     array    |
|max_pool_out_2_we0       | out |    1|  ap_memory | max_pool_out_2 |     array    |
|max_pool_out_2_d0        | out |   32|  ap_memory | max_pool_out_2 |     array    |
|max_pool_out_3_address0  | out |    8|  ap_memory | max_pool_out_3 |     array    |
|max_pool_out_3_ce0       | out |    1|  ap_memory | max_pool_out_3 |     array    |
|max_pool_out_3_we0       | out |    1|  ap_memory | max_pool_out_3 |     array    |
|max_pool_out_3_d0        | out |   32|  ap_memory | max_pool_out_3 |     array    |
|max_pool_out_4_address0  | out |    8|  ap_memory | max_pool_out_4 |     array    |
|max_pool_out_4_ce0       | out |    1|  ap_memory | max_pool_out_4 |     array    |
|max_pool_out_4_we0       | out |    1|  ap_memory | max_pool_out_4 |     array    |
|max_pool_out_4_d0        | out |   32|  ap_memory | max_pool_out_4 |     array    |
|max_pool_out_5_address0  | out |    8|  ap_memory | max_pool_out_5 |     array    |
|max_pool_out_5_ce0       | out |    1|  ap_memory | max_pool_out_5 |     array    |
|max_pool_out_5_we0       | out |    1|  ap_memory | max_pool_out_5 |     array    |
|max_pool_out_5_d0        | out |   32|  ap_memory | max_pool_out_5 |     array    |
|conv_1_out_0_address0    | out |   11|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_ce0         | out |    1|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_q0          |  in |   32|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_address1    | out |   11|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_ce1         | out |    1|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_q1          |  in |   32|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_1_address0    | out |   11|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_ce0         | out |    1|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_q0          |  in |   32|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_address1    | out |   11|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_ce1         | out |    1|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_q1          |  in |   32|  ap_memory |  conv_1_out_1  |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

