// Seed: 3449078248
module module_0 (
    input uwire id_0,
    input uwire id_1,
    output supply0 id_2,
    output tri id_3
);
  always @(1'b0 or id_0) id_2 = id_1 - id_0 == 1'b0;
  tri id_5;
  supply1 id_6;
  assign id_3 = id_5;
  wire id_7;
  wire id_8 = id_6++;
endmodule
module module_1 (
    output supply1 id_0,
    output wor id_1,
    input supply0 id_2,
    input supply1 id_3,
    input wand id_4,
    input supply1 id_5,
    input tri id_6,
    input supply0 id_7,
    output tri1 id_8,
    output tri id_9,
    input wand id_10,
    input supply1 id_11,
    output wand id_12
);
  assign id_9 = 1;
  wire id_14;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_12,
      id_9
  );
  assign modCall_1.id_1 = 0;
endmodule
