<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CZ3001_project.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="pipelined_regfile_2stage.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="pipelined_regfile_2stage.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="pipelined_regfile_2stage.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="pipelined_regfile_2stage.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pipelined_regfile_2stage.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="pipelined_regfile_2stage.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="pipelined_regfile_2stage.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="pipelined_regfile_2stage.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="pipelined_regfile_2stage_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="pipelined_regfile_2stage_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pipelined_regfile_2stage_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_4stqg_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testbench_4stqg_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testbench_4stqg_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_4stqg_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1415350854" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1415350853">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415371845" xil_pn:in_ck="-683434584836204212" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1415371845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="EXE_MEM_stage.v"/>
      <outfile xil_pn:name="ID_EXEstage.v"/>
      <outfile xil_pn:name="MEM_WBstage.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="data_mem.v"/>
      <outfile xil_pn:name="define.v"/>
      <outfile xil_pn:name="memory.v"/>
      <outfile xil_pn:name="pipelined_2_stage.v"/>
      <outfile xil_pn:name="regfile.v"/>
      <outfile xil_pn:name="sign_extend.v"/>
      <outfile xil_pn:name="testbench_4stqg.v"/>
    </transform>
    <transform xil_pn:end_ts="1415350867" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-728113436539288151" xil_pn:start_ts="1415350867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415350867" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5907324581258809191" xil_pn:start_ts="1415350867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415350867" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-1281906028076768979" xil_pn:start_ts="1415350867">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415371845" xil_pn:in_ck="-683434584836204212" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1415371845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="EXE_MEM_stage.v"/>
      <outfile xil_pn:name="ID_EXEstage.v"/>
      <outfile xil_pn:name="MEM_WBstage.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="control.v"/>
      <outfile xil_pn:name="data_mem.v"/>
      <outfile xil_pn:name="define.v"/>
      <outfile xil_pn:name="memory.v"/>
      <outfile xil_pn:name="pipelined_2_stage.v"/>
      <outfile xil_pn:name="regfile.v"/>
      <outfile xil_pn:name="sign_extend.v"/>
      <outfile xil_pn:name="testbench_4stqg.v"/>
    </transform>
    <transform xil_pn:end_ts="1415371854" xil_pn:in_ck="-683434584836204212" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="207946282584477393" xil_pn:start_ts="1415371845">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_4stqg_beh.prj"/>
      <outfile xil_pn:name="testbench_4stqg_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1415371855" xil_pn:in_ck="-8755073357398658847" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3893882751306731828" xil_pn:start_ts="1415371854">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_4stqg_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1414857206" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1414857205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414857206" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2447988618381508465" xil_pn:start_ts="1414857206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414857206" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-1281906028076768979" xil_pn:start_ts="1414857206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414857206" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1414857206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414857206" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4774675475325459085" xil_pn:start_ts="1414857206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414857206" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5609353908610680735" xil_pn:start_ts="1414857206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1414857206" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2405831288329951479" xil_pn:start_ts="1414857206">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415371695" xil_pn:in_ck="4184589822834514966" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="5055090226184514972" xil_pn:start_ts="1415371498">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="pipelined_regfile_2stage.lso"/>
      <outfile xil_pn:name="pipelined_regfile_2stage.ngc"/>
      <outfile xil_pn:name="pipelined_regfile_2stage.ngr"/>
      <outfile xil_pn:name="pipelined_regfile_2stage.prj"/>
      <outfile xil_pn:name="pipelined_regfile_2stage.stx"/>
      <outfile xil_pn:name="pipelined_regfile_2stage.syr"/>
      <outfile xil_pn:name="pipelined_regfile_2stage.xst"/>
      <outfile xil_pn:name="pipelined_regfile_2stage_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
