{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702053813163 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702053813178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 11:43:33 2023 " "Processing started: Fri Dec 08 11:43:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702053813178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702053813178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off frogger -c frogger " "Command: quartus_map --read_settings_files=on --write_settings_files=off frogger -c frogger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702053813178 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702053813630 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702053813630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger.v 1 1 " "Found 1 design units, including 1 entities, in source file frogger.v" { { "Info" "ISGN_ENTITY_NAME" "1 frogger " "Found entity 1: frogger" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702053822038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702053822038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_driver.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/vga_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702053822041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702053822041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "Clock_divider.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/Clock_divider.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702053822043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702053822043 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 debounce.v(19) " "Verilog HDL Expression warning at debounce.v(19): truncated literal to match 3 bits" {  } { { "debounce.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/debounce.v" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1702053822045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702053822046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702053822046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_e1.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_e1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider_E1 " "Found entity 1: Clock_divider_E1" {  } { { "Clock_divider_E1.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/Clock_divider_E1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702053822048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702053822048 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "frogger " "Elaborating entity \"frogger\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702053822085 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "E1_x frogger.v(74) " "Verilog HDL or VHDL warning at frogger.v(74): object \"E1_x\" assigned a value but never read" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1702053822086 "|frogger"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "E1s " "Can't recognize finite state machine \"E1s\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1702053822090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider Clock_divider:clk_25_MHz " "Elaborating entity \"Clock_divider\" for hierarchy \"Clock_divider:clk_25_MHz\"" {  } { { "frogger.v" "clk_25_MHz" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702053822101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_driver:driver " "Elaborating entity \"vga_driver\" for hierarchy \"vga_driver:driver\"" {  } { { "frogger.v" "driver" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702053822103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider_E1 Clock_divider_E1:clk_E1 " "Elaborating entity \"Clock_divider_E1\" for hierarchy \"Clock_divider_E1:clk_E1\"" {  } { { "frogger.v" "clk_E1" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702053822105 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "color_in\[2\] color_in\[2\]~_emulated color_in\[2\]~1 " "Register \"color_in\[2\]\" is converted into an equivalent circuit using register \"color_in\[2\]~_emulated\" and latch \"color_in\[2\]~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 315 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702053822540 "|frogger|color_in[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M20 E1s.E1M20~_emulated E1s.E1M20~1 " "Register \"E1s.E1M20\" is converted into an equivalent circuit using register \"E1s.E1M20~_emulated\" and latch \"E1s.E1M20~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702053822540 "|frogger|E1s.E1M20"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M19 E1s.E1M19~_emulated E1s.E1M19~1 " "Register \"E1s.E1M19\" is converted into an equivalent circuit using register \"E1s.E1M19~_emulated\" and latch \"E1s.E1M19~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702053822540 "|frogger|E1s.E1M19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M18 E1s.E1M18~_emulated E1s.E1M18~1 " "Register \"E1s.E1M18\" is converted into an equivalent circuit using register \"E1s.E1M18~_emulated\" and latch \"E1s.E1M18~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702053822540 "|frogger|E1s.E1M18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M17 E1s.E1M17~_emulated E1s.E1M17~1 " "Register \"E1s.E1M17\" is converted into an equivalent circuit using register \"E1s.E1M17~_emulated\" and latch \"E1s.E1M17~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702053822540 "|frogger|E1s.E1M17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M16 E1s.E1M16~_emulated E1s.E1M16~1 " "Register \"E1s.E1M16\" is converted into an equivalent circuit using register \"E1s.E1M16~_emulated\" and latch \"E1s.E1M16~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702053822540 "|frogger|E1s.E1M16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M15 E1s.E1M15~_emulated E1s.E1M15~1 " "Register \"E1s.E1M15\" is converted into an equivalent circuit using register \"E1s.E1M15~_emulated\" and latch \"E1s.E1M15~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702053822540 "|frogger|E1s.E1M15"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M14 E1s.E1M14~_emulated E1s.E1M14~1 " "Register \"E1s.E1M14\" is converted into an equivalent circuit using register \"E1s.E1M14~_emulated\" and latch \"E1s.E1M14~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702053822540 "|frogger|E1s.E1M14"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M13 E1s.E1M13~_emulated E1s.E1M13~1 " "Register \"E1s.E1M13\" is converted into an equivalent circuit using register \"E1s.E1M13~_emulated\" and latch \"E1s.E1M13~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702053822540 "|frogger|E1s.E1M13"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M12 E1s.E1M12~_emulated E1s.E1M12~1 " "Register \"E1s.E1M12\" is converted into an equivalent circuit using register \"E1s.E1M12~_emulated\" and latch \"E1s.E1M12~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702053822540 "|frogger|E1s.E1M12"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M11 E1s.E1M11~_emulated E1s.E1M11~1 " "Register \"E1s.E1M11\" is converted into an equivalent circuit using register \"E1s.E1M11~_emulated\" and latch \"E1s.E1M11~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702053822540 "|frogger|E1s.E1M11"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M10 E1s.E1M10~_emulated E1s.E1M10~1 " "Register \"E1s.E1M10\" is converted into an equivalent circuit using register \"E1s.E1M10~_emulated\" and latch \"E1s.E1M10~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702053822540 "|frogger|E1s.E1M10"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M9 E1s.E1M9~_emulated E1s.E1M9~1 " "Register \"E1s.E1M9\" is converted into an equivalent circuit using register \"E1s.E1M9~_emulated\" and latch \"E1s.E1M9~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702053822540 "|frogger|E1s.E1M9"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M8 E1s.E1M8~_emulated E1s.E1M8~1 " "Register \"E1s.E1M8\" is converted into an equivalent circuit using register \"E1s.E1M8~_emulated\" and latch \"E1s.E1M8~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702053822540 "|frogger|E1s.E1M8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M7 E1s.E1M7~_emulated E1s.E1M7~1 " "Register \"E1s.E1M7\" is converted into an equivalent circuit using register \"E1s.E1M7~_emulated\" and latch \"E1s.E1M7~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702053822540 "|frogger|E1s.E1M7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M6 E1s.E1M6~_emulated E1s.E1M6~1 " "Register \"E1s.E1M6\" is converted into an equivalent circuit using register \"E1s.E1M6~_emulated\" and latch \"E1s.E1M6~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702053822540 "|frogger|E1s.E1M6"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M5 E1s.E1M5~_emulated E1s.E1M5~1 " "Register \"E1s.E1M5\" is converted into an equivalent circuit using register \"E1s.E1M5~_emulated\" and latch \"E1s.E1M5~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702053822540 "|frogger|E1s.E1M5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M4 E1s.E1M4~_emulated E1s.E1M4~1 " "Register \"E1s.E1M4\" is converted into an equivalent circuit using register \"E1s.E1M4~_emulated\" and latch \"E1s.E1M4~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702053822540 "|frogger|E1s.E1M4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M3 E1s.E1M3~_emulated E1s.E1M3~1 " "Register \"E1s.E1M3\" is converted into an equivalent circuit using register \"E1s.E1M3~_emulated\" and latch \"E1s.E1M3~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702053822540 "|frogger|E1s.E1M3"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M2 E1s.E1M2~_emulated E1s.E1M2~1 " "Register \"E1s.E1M2\" is converted into an equivalent circuit using register \"E1s.E1M2~_emulated\" and latch \"E1s.E1M2~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702053822540 "|frogger|E1s.E1M2"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "E1s.E1M1 E1s.E1M1~_emulated E1s.E1M1~1 " "Register \"E1s.E1M1\" is converted into an equivalent circuit using register \"E1s.E1M1~_emulated\" and latch \"E1s.E1M1~1\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1702053822540 "|frogger|E1s.E1M1"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1702053822540 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "red\[0\] GND " "Pin \"red\[0\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702053822622 "|frogger|red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[1\] GND " "Pin \"red\[1\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702053822622 "|frogger|red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[2\] GND " "Pin \"red\[2\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702053822622 "|frogger|red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[3\] GND " "Pin \"red\[3\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702053822622 "|frogger|red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[4\] GND " "Pin \"red\[4\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702053822622 "|frogger|red[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[5\] GND " "Pin \"red\[5\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702053822622 "|frogger|red[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[6\] GND " "Pin \"red\[6\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702053822622 "|frogger|red[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[7\] GND " "Pin \"red\[7\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702053822622 "|frogger|red[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[0\] GND " "Pin \"green\[0\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702053822622 "|frogger|green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[1\] GND " "Pin \"green\[1\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702053822622 "|frogger|green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[2\] GND " "Pin \"green\[2\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702053822622 "|frogger|green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[3\] GND " "Pin \"green\[3\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702053822622 "|frogger|green[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[4\] GND " "Pin \"green\[4\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702053822622 "|frogger|green[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[0\] GND " "Pin \"blue\[0\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702053822622 "|frogger|blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[1\] GND " "Pin \"blue\[1\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702053822622 "|frogger|blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[2\] GND " "Pin \"blue\[2\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702053822622 "|frogger|blue[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[3\] GND " "Pin \"blue\[3\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702053822622 "|frogger|blue[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[4\] GND " "Pin \"blue\[4\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702053822622 "|frogger|blue[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[5\] GND " "Pin \"blue\[5\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702053822622 "|frogger|blue[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[6\] GND " "Pin \"blue\[6\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702053822622 "|frogger|blue[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[7\] GND " "Pin \"blue\[7\]\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702053822622 "|frogger|blue[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sync GND " "Pin \"sync\" is stuck at GND" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702053822622 "|frogger|sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702053822622 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702053822764 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702053823266 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702053823385 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702053823385 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053823446 "|frogger|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053823446 "|frogger|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053823446 "|frogger|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053823446 "|frogger|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053823446 "|frogger|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053823446 "|frogger|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053823446 "|frogger|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053823446 "|frogger|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053823446 "|frogger|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053823446 "|frogger|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053823446 "|frogger|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053823446 "|frogger|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053823446 "|frogger|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053823446 "|frogger|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053823446 "|frogger|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053823446 "|frogger|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053823446 "|frogger|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053823446 "|frogger|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1702053823446 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "303 " "Implemented 303 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702053823447 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702053823447 ""} { "Info" "ICUT_CUT_TM_LCELLS" "254 " "Implemented 254 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702053823447 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702053823447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702053823468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 11:43:43 2023 " "Processing ended: Fri Dec 08 11:43:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702053823468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702053823468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702053823468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702053823468 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1702053824929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702053824944 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 11:43:44 2023 " "Processing started: Fri Dec 08 11:43:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702053824944 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702053824944 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off frogger -c frogger " "Command: quartus_fit --read_settings_files=off --write_settings_files=off frogger -c frogger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702053824944 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1702053825124 ""}
{ "Info" "0" "" "Project  = frogger" {  } {  } 0 0 "Project  = frogger" 0 0 "Fitter" 0 0 1702053825125 ""}
{ "Info" "0" "" "Revision = frogger" {  } {  } 0 0 "Revision = frogger" 0 0 "Fitter" 0 0 1702053825125 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702053825183 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702053825184 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "frogger EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"frogger\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702053825192 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702053825247 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1702053825247 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702053825529 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702053825534 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702053825649 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702053825649 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702053825649 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702053825649 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702053825649 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702053825649 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702053825649 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702053825649 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1702053825649 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1702053825649 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/" { { 0 { 0 ""} 0 602 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702053825652 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/" { { 0 { 0 ""} 0 604 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702053825652 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/" { { 0 { 0 ""} 0 606 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702053825652 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/" { { 0 { 0 ""} 0 608 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702053825652 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/" { { 0 { 0 ""} 0 610 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1702053825652 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1702053825652 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702053825653 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1702053826484 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "frogger.sdc " "Synopsys Design Constraints File file not found: 'frogger.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1702053826484 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702053826484 ""}
{ "Warning" "WSTA_SCC_LOOP" "40 " "Found combinational loop of 40 nodes" { { "Warning" "WSTA_SCC_NODE" "E1s.E1M18~2\|combout " "Node \"E1s.E1M18~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M19~2\|datad " "Node \"E1s.E1M19~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M19~2\|combout " "Node \"E1s.E1M19~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M20~2\|datad " "Node \"E1s.E1M20~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M20~2\|combout " "Node \"E1s.E1M20~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M1~2\|datad " "Node \"E1s.E1M1~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M1~2\|combout " "Node \"E1s.E1M1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M2~2\|datad " "Node \"E1s.E1M2~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M2~2\|combout " "Node \"E1s.E1M2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M3~2\|datad " "Node \"E1s.E1M3~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M3~2\|combout " "Node \"E1s.E1M3~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M4~2\|datad " "Node \"E1s.E1M4~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M4~2\|combout " "Node \"E1s.E1M4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M5~2\|datad " "Node \"E1s.E1M5~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M5~2\|combout " "Node \"E1s.E1M5~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M6~2\|datad " "Node \"E1s.E1M6~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M6~2\|combout " "Node \"E1s.E1M6~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M7~2\|datad " "Node \"E1s.E1M7~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M7~2\|combout " "Node \"E1s.E1M7~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M8~2\|datad " "Node \"E1s.E1M8~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M8~2\|combout " "Node \"E1s.E1M8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M9~2\|datad " "Node \"E1s.E1M9~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M9~2\|combout " "Node \"E1s.E1M9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M10~2\|datad " "Node \"E1s.E1M10~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M10~2\|combout " "Node \"E1s.E1M10~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M11~2\|datad " "Node \"E1s.E1M11~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M11~2\|combout " "Node \"E1s.E1M11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M12~2\|datad " "Node \"E1s.E1M12~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M12~2\|combout " "Node \"E1s.E1M12~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M13~2\|datad " "Node \"E1s.E1M13~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M13~2\|combout " "Node \"E1s.E1M13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M14~2\|datad " "Node \"E1s.E1M14~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M14~2\|combout " "Node \"E1s.E1M14~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M15~2\|datad " "Node \"E1s.E1M15~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M15~2\|combout " "Node \"E1s.E1M15~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M16~2\|datad " "Node \"E1s.E1M16~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M16~2\|combout " "Node \"E1s.E1M16~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M17~2\|datad " "Node \"E1s.E1M17~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M17~2\|combout " "Node \"E1s.E1M17~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M18~2\|datad " "Node \"E1s.E1M18~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053826486 ""}  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1702053826486 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1702053826538 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1702053826538 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1702053826539 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702053826556 ""}  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/" { { 0 { 0 ""} 0 597 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702053826556 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_divider:clk_25_MHz\|clock_out  " "Automatically promoted node Clock_divider:clk_25_MHz\|clock_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702053826556 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk~output " "Destination node clk~output" {  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/" { { 0 { 0 ""} 0 592 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1702053826556 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1702053826556 ""}  } { { "Clock_divider.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/Clock_divider.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/" { { 0 { 0 ""} 0 171 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702053826556 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_divider_E1:clk_E1\|clock_out  " "Automatically promoted node Clock_divider_E1:clk_E1\|clock_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1702053826557 ""}  } { { "Clock_divider_E1.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/Clock_divider_E1.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/" { { 0 { 0 ""} 0 90 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1702053826557 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702053826810 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702053826811 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1702053826811 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702053826811 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702053826812 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702053826813 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702053826813 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702053826813 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702053826932 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1702053826933 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702053826933 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702053826998 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1702053827004 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702053828960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702053829097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702053829128 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702053834165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702053834165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702053834407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X104_Y24 X115_Y36 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36" {  } { { "loc" "" { Generic "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y24 to location X115_Y36"} { { 12 { 0 ""} 104 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702053838523 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702053838523 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1702053840123 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702053840123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702053840127 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.90 " "Total time spent on timing analysis during the Fitter is 2.90 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702053840238 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702053840246 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702053840436 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702053840436 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702053840597 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702053841158 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/output_files/frogger.fit.smsg " "Generated suppressed messages file C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/output_files/frogger.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1702053841508 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 46 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5687 " "Peak virtual memory: 5687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702053841802 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 11:44:01 2023 " "Processing ended: Fri Dec 08 11:44:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702053841802 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702053841802 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702053841802 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702053841802 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1702053842913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702053842929 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 11:44:02 2023 " "Processing started: Fri Dec 08 11:44:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702053842929 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702053842929 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off frogger -c frogger " "Command: quartus_asm --read_settings_files=off --write_settings_files=off frogger -c frogger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702053842929 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1702053843296 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1702053845237 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702053845323 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702053845577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 11:44:05 2023 " "Processing ended: Fri Dec 08 11:44:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702053845577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702053845577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702053845577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702053845577 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1702053846170 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1702053846877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702053846892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 11:44:06 2023 " "Processing started: Fri Dec 08 11:44:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702053846892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053846892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta frogger -c frogger " "Command: quartus_sta frogger -c frogger" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053846892 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1702053847093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053847255 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053847255 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053847307 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053847307 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053847645 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "frogger.sdc " "Synopsys Design Constraints File file not found: 'frogger.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053847668 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053847668 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702053847669 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_divider:clk_25_MHz\|clock_out Clock_divider:clk_25_MHz\|clock_out " "create_clock -period 1.000 -name Clock_divider:clk_25_MHz\|clock_out Clock_divider:clk_25_MHz\|clock_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702053847669 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_divider_E1:clk_E1\|clock_out Clock_divider_E1:clk_E1\|clock_out " "create_clock -period 1.000 -name Clock_divider_E1:clk_E1\|clock_out Clock_divider_E1:clk_E1\|clock_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702053847669 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702053847669 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053847669 ""}
{ "Warning" "WSTA_SCC_LOOP" "40 " "Found combinational loop of 40 nodes" { { "Warning" "WSTA_SCC_NODE" "E1s.E1M17~2\|combout " "Node \"E1s.E1M17~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M18~2\|dataa " "Node \"E1s.E1M18~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M18~2\|combout " "Node \"E1s.E1M18~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M19~2\|dataa " "Node \"E1s.E1M19~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M19~2\|combout " "Node \"E1s.E1M19~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M20~2\|datab " "Node \"E1s.E1M20~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M20~2\|combout " "Node \"E1s.E1M20~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M1~2\|datac " "Node \"E1s.E1M1~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M1~2\|combout " "Node \"E1s.E1M1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M2~2\|datab " "Node \"E1s.E1M2~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M2~2\|combout " "Node \"E1s.E1M2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M3~2\|datab " "Node \"E1s.E1M3~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M3~2\|combout " "Node \"E1s.E1M3~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M4~2\|datab " "Node \"E1s.E1M4~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M4~2\|combout " "Node \"E1s.E1M4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M5~2\|datab " "Node \"E1s.E1M5~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M5~2\|combout " "Node \"E1s.E1M5~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M6~2\|datab " "Node \"E1s.E1M6~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M6~2\|combout " "Node \"E1s.E1M6~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M7~2\|datab " "Node \"E1s.E1M7~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M7~2\|combout " "Node \"E1s.E1M7~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M8~2\|dataa " "Node \"E1s.E1M8~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M8~2\|combout " "Node \"E1s.E1M8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M9~2\|datab " "Node \"E1s.E1M9~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M9~2\|combout " "Node \"E1s.E1M9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M10~2\|dataa " "Node \"E1s.E1M10~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M10~2\|combout " "Node \"E1s.E1M10~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M11~2\|dataa " "Node \"E1s.E1M11~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M11~2\|combout " "Node \"E1s.E1M11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M12~2\|datab " "Node \"E1s.E1M12~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M12~2\|combout " "Node \"E1s.E1M12~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M13~2\|datab " "Node \"E1s.E1M13~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M13~2\|combout " "Node \"E1s.E1M13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M14~2\|datab " "Node \"E1s.E1M14~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M14~2\|combout " "Node \"E1s.E1M14~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M15~2\|dataa " "Node \"E1s.E1M15~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M15~2\|combout " "Node \"E1s.E1M15~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M16~2\|datab " "Node \"E1s.E1M16~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M16~2\|combout " "Node \"E1s.E1M16~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""} { "Warning" "WSTA_SCC_NODE" "E1s.E1M17~2\|datab " "Node \"E1s.E1M17~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1702053847670 ""}  } { { "frogger.v" "" { Text "C:/Users/benjamad/Documents/GitHub/ECE306_Final_Project/frogger.v" 68 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053847670 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053847721 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053847723 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1702053847724 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1702053847737 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1702053847766 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053847766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.605 " "Worst-case setup slack is -22.605" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053847770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053847770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.605            -431.296 reset  " "  -22.605            -431.296 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053847770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.183            -156.657 Clock_divider:clk_25_MHz\|clock_out  " "  -21.183            -156.657 Clock_divider:clk_25_MHz\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053847770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.290            -161.807 clock  " "   -3.290            -161.807 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053847770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 Clock_divider_E1:clk_E1\|clock_out  " "    0.375               0.000 Clock_divider_E1:clk_E1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053847770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053847770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.115 " "Worst-case hold slack is -0.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053847779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053847779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.115              -0.280 Clock_divider_E1:clk_E1\|clock_out  " "   -0.115              -0.280 Clock_divider_E1:clk_E1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053847779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Clock_divider:clk_25_MHz\|clock_out  " "    0.402               0.000 Clock_divider:clk_25_MHz\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053847779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.530               0.000 clock  " "    0.530               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053847779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.868               0.000 reset  " "    0.868               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053847779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053847779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.765 " "Worst-case recovery slack is -1.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053847783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053847783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.765             -35.145 Clock_divider_E1:clk_E1\|clock_out  " "   -1.765             -35.145 Clock_divider_E1:clk_E1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053847783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053847783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.478 " "Worst-case removal slack is 1.478" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053847787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053847787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.478               0.000 Clock_divider_E1:clk_E1\|clock_out  " "    1.478               0.000 Clock_divider_E1:clk_E1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053847787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053847787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053847790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053847790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -77.530 clock  " "   -3.000             -77.530 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053847790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053847790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -43.690 Clock_divider:clk_25_MHz\|clock_out  " "   -1.285             -43.690 Clock_divider:clk_25_MHz\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053847790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -26.985 Clock_divider_E1:clk_E1\|clock_out  " "   -1.285             -26.985 Clock_divider_E1:clk_E1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053847790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053847790 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1702053847895 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053847914 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053848117 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053848205 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1702053848223 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053848223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.275 " "Worst-case setup slack is -20.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.275            -385.637 reset  " "  -20.275            -385.637 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.956            -138.411 Clock_divider:clk_25_MHz\|clock_out  " "  -18.956            -138.411 Clock_divider:clk_25_MHz\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.944            -142.988 clock  " "   -2.944            -142.988 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848229 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 Clock_divider_E1:clk_E1\|clock_out  " "    0.328               0.000 Clock_divider_E1:clk_E1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848229 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053848229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.039 " "Worst-case hold slack is -0.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.039              -0.061 Clock_divider_E1:clk_E1\|clock_out  " "   -0.039              -0.061 Clock_divider_E1:clk_E1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 Clock_divider:clk_25_MHz\|clock_out  " "    0.353               0.000 Clock_divider:clk_25_MHz\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480               0.000 clock  " "    0.480               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.770               0.000 reset  " "    0.770               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053848241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.548 " "Worst-case recovery slack is -1.548" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.548             -30.924 Clock_divider_E1:clk_E1\|clock_out  " "   -1.548             -30.924 Clock_divider_E1:clk_E1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053848250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.475 " "Worst-case removal slack is 1.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848258 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.475               0.000 Clock_divider_E1:clk_E1\|clock_out  " "    1.475               0.000 Clock_divider_E1:clk_E1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848258 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053848258 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -77.530 clock  " "   -3.000             -77.530 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -43.690 Clock_divider:clk_25_MHz\|clock_out  " "   -1.285             -43.690 Clock_divider:clk_25_MHz\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -26.985 Clock_divider_E1:clk_E1\|clock_out  " "   -1.285             -26.985 Clock_divider_E1:clk_E1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053848266 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1702053848415 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053848539 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1702053848543 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053848543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.761 " "Worst-case setup slack is -10.761" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.761            -205.079 reset  " "  -10.761            -205.079 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.386             -77.712 Clock_divider:clk_25_MHz\|clock_out  " "  -10.386             -77.712 Clock_divider:clk_25_MHz\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.008             -47.088 clock  " "   -1.008             -47.088 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 Clock_divider_E1:clk_E1\|clock_out  " "    0.180               0.000 Clock_divider_E1:clk_E1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053848552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 Clock_divider:clk_25_MHz\|clock_out  " "    0.181               0.000 Clock_divider:clk_25_MHz\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 clock  " "    0.240               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 Clock_divider_E1:clk_E1\|clock_out  " "    0.374               0.000 Clock_divider_E1:clk_E1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 reset  " "    0.392               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053848564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.050 " "Worst-case recovery slack is -1.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.050             -21.341 Clock_divider_E1:clk_E1\|clock_out  " "   -1.050             -21.341 Clock_divider_E1:clk_E1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053848574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.601 " "Worst-case removal slack is 0.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.601               0.000 Clock_divider_E1:clk_E1\|clock_out  " "    0.601               0.000 Clock_divider_E1:clk_E1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053848583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -64.922 clock  " "   -3.000             -64.922 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -34.000 Clock_divider:clk_25_MHz\|clock_out  " "   -1.000             -34.000 Clock_divider:clk_25_MHz\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 Clock_divider_E1:clk_E1\|clock_out  " "   -1.000             -21.000 Clock_divider_E1:clk_E1\|clock_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702053848591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053848591 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053849090 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053849090 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 47 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702053849194 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 11:44:09 2023 " "Processing ended: Fri Dec 08 11:44:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702053849194 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702053849194 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702053849194 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053849194 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 161 s " "Quartus Prime Full Compilation was successful. 0 errors, 161 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1702053849932 ""}
