\hypertarget{group___t_i_m___output___compare___n___idle___state}{}\section{T\+IM Output Compare N Idle State}
\label{group___t_i_m___output___compare___n___idle___state}\index{T\+I\+M Output Compare N Idle State@{T\+I\+M Output Compare N Idle State}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+N\+I\+D\+L\+E\+S\+T\+A\+T\+E\+\_\+\+S\+ET}~(\hyperlink{group___peripheral___registers___bits___definition_gae61f8d54923999fffb6db381e81f2b69}{T\+I\+M\+\_\+\+C\+R2\+\_\+\+O\+I\+S1N})\hypertarget{group___t_i_m___output___compare___n___idle___state_ga1f781774c71822b2502633dfc849c5ea}{}\label{group___t_i_m___output___compare___n___idle___state_ga1f781774c71822b2502633dfc849c5ea}

\item 
\#define {\bfseries T\+I\+M\+\_\+\+O\+C\+N\+I\+D\+L\+E\+S\+T\+A\+T\+E\+\_\+\+R\+E\+S\+ET}~((uint32\+\_\+t)0x0000)\hypertarget{group___t_i_m___output___compare___n___idle___state_ga7586655652e3c3f1cb4af1ed59d25901}{}\label{group___t_i_m___output___compare___n___idle___state_ga7586655652e3c3f1cb4af1ed59d25901}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
