[11/25 13:40:00      0s] 
[11/25 13:40:00      0s] Cadence Innovus(TM) Implementation System.
[11/25 13:40:00      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/25 13:40:00      0s] 
[11/25 13:40:00      0s] Version:	v23.12-s091_1, built Tue Jul 30 16:11:30 PDT 2024
[11/25 13:40:00      0s] Options:	
[11/25 13:40:00      0s] Date:		Mon Nov 25 13:40:00 2024
[11/25 13:40:00      0s] Host:		ecelinux-14.ece.cornell.edu (x86_64 w/Linux 4.18.0-553.27.1.el8_10.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 6252N CPU @ 2.30GHz 36608KB)
[11/25 13:40:00      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[11/25 13:40:00      0s] 
[11/25 13:40:00      0s] License:
[11/25 13:40:00      0s] 		[13:40:00.473921] Configured Lic search path (23.02-s005): 5280@flex.ece.cornell.edu

[11/25 13:40:00      0s] 		invs	Innovus Implementation System	23.1	checkout succeeded
[11/25 13:40:00      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/25 13:40:00      0s] **WARN: (IMPSYT-1507):	The display is invalid and will start in no window mode
[11/25 13:40:12     11s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v23.12-s091_1 (64bit) 07/30/2024 16:11 (Linux 3.10.0-693.el7.x86_64)
[11/25 13:40:14     14s] @(#)CDS: NanoRoute 23.12-s091_1 NR240717-0458/23_12-UB (database version 18.20.633) {superthreading v2.20}
[11/25 13:40:14     14s] @(#)CDS: AAE 23.12-s024 (64bit) 07/30/2024 (Linux 3.10.0-693.el7.x86_64)
[11/25 13:40:14     14s] @(#)CDS: CTE 23.12-s018_1 () Jul 26 2024 06:03:48 ( )
[11/25 13:40:14     14s] @(#)CDS: SYNTECH 23.12-s010_1 () Jul 16 2024 00:01:03 ( )
[11/25 13:40:14     14s] @(#)CDS: CPE v23.12-s039
[11/25 13:40:14     14s] @(#)CDS: IQuantus/TQuantus 23.1.1-s122 (64bit) Tue May 28 20:12:45 PDT 2024 (Linux 3.10.0-693.el7.x86_64)
[11/25 13:40:14     14s] @(#)CDS: OA 22.61-p014 Tue Apr 16 14:38:48 2024
[11/25 13:40:14     14s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[11/25 13:40:14     14s] @(#)CDS: RCDB 11.15.0
[11/25 13:40:14     14s] @(#)CDS: STYLUS 23.10-a014_1 (03/28/2024 09:42 PDT)
[11/25 13:40:14     14s] @(#)CDS: IntegrityPlanner-23.12-15697 (23.12) (2024-06-27 11:26:54+0800)
[11/25 13:40:14     14s] @(#)CDS: SYNTHESIS_ENGINE 23.12-s086
[11/25 13:40:14     14s] Create and set the environment variable TMPDIR to /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_770412_44555931-77b5-4cf7-ac57-d7ff48982175_ecelinux-14.ece.cornell.edu_sh2663_orzca9.

[11/25 13:40:14     14s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[11/25 13:40:15     15s] 
[11/25 13:40:15     15s] **INFO:  MMMC transition support version v31-84 
[11/25 13:40:15     15s] 
[11/25 13:40:15     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/25 13:40:15     15s] <CMD> suppressMessage ENCEXT-2799
[11/25 13:40:16     15s] <CMD> getVersion
[11/25 13:40:16     15s] <CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
        {-window "window coordinates" "" list optional}
        {-window_size "window size in microns" "" string optional}
    
    }
[11/25 13:40:16     15s] [INFO] Loading Pegasus 23.23 fill procedures
[11/25 13:40:16     15s] **WARN: Tk package not loaded. The Pegasus fill DRC monitor is disabled.
[11/25 13:40:16     15s] <CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[11/25 13:40:16     15s] <CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[11/25 13:40:16     15s] <CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
[11/25 13:40:16     15s] <CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
[11/25 13:40:16     15s] <CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
[11/25 13:40:16     15s] <CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
[11/25 13:40:20     15s] <CMD> setLibraryUnit -time 1ps
[11/25 13:40:20     15s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[11/25 13:40:20     15s] <CMD> set conf_qxconf_file NULL
[11/25 13:40:20     15s] <CMD> set conf_qxlib_file NULL
[11/25 13:40:20     15s] <CMD> set defHierChar /
[11/25 13:40:20     15s] <CMD> set distributed_client_message_echo 1
[11/25 13:40:20     15s] <CMD> set gpsPrivate::dpgNewAddBufsDBUpdate 1
[11/25 13:40:20     15s] <CMD> set gpsPrivate::lsgEnableNewDbApiInRestruct 1
[11/25 13:40:20     15s] <CMD> set init_gnd_net vss
[11/25 13:40:20     15s] <CMD> set init_lef_file {./asap7_tech_4x_170803.lef ./asap7sc7p5t_24_R_4x_170912.lef}
[11/25 13:40:20     15s] <CMD> set init_mmmc_file ./Default.view
[11/25 13:40:20     15s] <CMD> set init_pwr_net vdd
[11/25 13:40:20     15s] <CMD> set init_verilog ../synthesis/dist_sort.ALL.1080.syn.v
[11/25 13:40:20     15s] <CMD> set pegDefaultResScaleFactor 1.000000
[11/25 13:40:20     15s] <CMD> set pegDetailResScaleFactor 1.000000
[11/25 13:40:20     15s] <CMD> set timing_library_float_precision_tol 0.000010
[11/25 13:40:20     15s] <CMD> set timing_library_load_pin_cap_indices {}
[11/25 13:40:20     15s] <CMD> set tso_post_client_restore_command {update_timing ; write_eco_opt_db ;}
[11/25 13:40:20     15s] <CMD> init_design
[11/25 13:40:20     15s] #% Begin Load MMMC data ... (date=11/25 13:40:20, mem=1729.1M)
[11/25 13:40:20     15s] #% End Load MMMC data ... (date=11/25 13:40:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1730.3M, current mem=1730.3M)
[11/25 13:40:20     15s] 
[11/25 13:40:20     15s] Loading LEF file ./asap7_tech_4x_170803.lef ...
[11/25 13:40:20     15s] 
[11/25 13:40:20     15s] Loading LEF file ./asap7sc7p5t_24_R_4x_170912.lef ...
[11/25 13:40:20     15s] Set DBUPerIGU to M1 pitch 576.
[11/25 13:40:20     15s] **WARN: (IMPLF-45):	Macro 'A2O1A1Ixp33_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:40:20     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:40:20     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:40:20     15s] SIZE height.
[11/25 13:40:20     15s] **WARN: (IMPLF-45):	Macro 'A2O1A1O1Ixp25_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:40:20     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:40:20     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:40:20     15s] SIZE height.
[11/25 13:40:20     15s] **WARN: (IMPLF-45):	Macro 'AND2x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:40:20     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:40:20     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:40:20     15s] SIZE height.
[11/25 13:40:20     15s] **WARN: (IMPLF-45):	Macro 'AND2x4_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:40:20     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:40:20     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:40:20     15s] SIZE height.
[11/25 13:40:20     15s] **WARN: (IMPLF-45):	Macro 'AND2x6_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:40:20     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:40:20     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:40:20     15s] SIZE height.
[11/25 13:40:20     15s] **WARN: (IMPLF-45):	Macro 'AND3x1_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:40:20     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:40:20     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:40:20     15s] SIZE height.
[11/25 13:40:20     15s] **WARN: (IMPLF-45):	Macro 'AND3x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:40:20     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:40:20     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:40:20     15s] SIZE height.
[11/25 13:40:20     15s] **WARN: (IMPLF-45):	Macro 'AND3x4_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:40:20     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:40:20     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:40:20     15s] SIZE height.
[11/25 13:40:20     15s] **WARN: (IMPLF-45):	Macro 'AND4x1_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:40:20     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:40:20     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:40:20     15s] SIZE height.
[11/25 13:40:20     15s] **WARN: (IMPLF-45):	Macro 'AND4x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:40:20     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:40:20     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:40:20     15s] SIZE height.
[11/25 13:40:20     15s] **WARN: (IMPLF-45):	Macro 'AND5x1_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:40:20     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:40:20     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:40:20     15s] SIZE height.
[11/25 13:40:20     15s] **WARN: (IMPLF-45):	Macro 'AND5x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:40:20     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:40:20     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:40:20     15s] SIZE height.
[11/25 13:40:20     15s] **WARN: (IMPLF-45):	Macro 'AO211x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:40:20     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:40:20     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:40:20     15s] SIZE height.
[11/25 13:40:20     15s] **WARN: (IMPLF-45):	Macro 'AO21x1_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:40:20     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:40:20     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:40:20     15s] SIZE height.
[11/25 13:40:20     15s] **WARN: (IMPLF-45):	Macro 'AO21x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:40:20     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:40:20     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:40:20     15s] SIZE height.
[11/25 13:40:20     15s] **WARN: (IMPLF-45):	Macro 'AO221x1_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:40:20     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:40:20     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:40:20     15s] SIZE height.
[11/25 13:40:20     15s] **WARN: (IMPLF-45):	Macro 'AO221x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:40:20     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:40:20     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:40:20     15s] SIZE height.
[11/25 13:40:20     15s] **WARN: (IMPLF-45):	Macro 'AO222x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:40:20     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:40:20     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:40:20     15s] SIZE height.
[11/25 13:40:20     15s] **WARN: (IMPLF-45):	Macro 'AO22x1_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:40:20     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:40:20     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:40:20     15s] SIZE height.
[11/25 13:40:20     15s] **WARN: (IMPLF-45):	Macro 'AO22x2_ASAP7_75t_R' has no SITE statement and it is a class
[11/25 13:40:20     15s] CORE macro that requires a SITE statement. The SITE coreSite is
[11/25 13:40:20     15s] chosen because it is a core site with height 1.0800 that matches the macro
[11/25 13:40:20     15s] SIZE height.
[11/25 13:40:20     15s] **WARN: (EMS-27):	Message (IMPLF-45) has exceeded the current message display limit of 20.
[11/25 13:40:20     15s] To increase the message display limit, refer to the product command reference manual.
[11/25 13:40:20     15s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[11/25 13:40:20     15s] Loading view definition file from ./Default.view
[11/25 13:40:20     15s] Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_INVBUF_RVT_TT.lib' ...
[11/25 13:40:20     15s] Read 27 cells in library 'asap7sc7p5t_22b_INVBUF_RVT_TT_170906' 
[11/25 13:40:20     15s] Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_AO_RVT_TT.lib' ...
[11/25 13:40:21     16s] Read 42 cells in library 'asap7sc7p5t_22b_AO_RVT_TT_170906' 
[11/25 13:40:21     16s] Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_OA_RVT_TT.lib' ...
[11/25 13:40:22     17s] Read 34 cells in library 'asap7sc7p5t_22b_OA_RVT_TT_170906' 
[11/25 13:40:22     17s] Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_SEQ_RVT_TT.lib' ...
[11/25 13:40:22     17s] Read 26 cells in library 'asap7sc7p5t_22b_SEQ_RVT_TT_170906' 
[11/25 13:40:22     17s] Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_SIMPLE_RVT_TT.lib' ...
[11/25 13:40:22     17s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /classes/ece5746/asap7libs/lib/asap7sc7p5t_24_SIMPLE_RVT_TT.lib, Line 11230)
[11/25 13:40:22     17s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /classes/ece5746/asap7libs/lib/asap7sc7p5t_24_SIMPLE_RVT_TT.lib, Line 14483)
[11/25 13:40:22     17s] Read 56 cells in library 'asap7sc7p5t_22b_SIMPLE_RVT_TT_170906' 
[11/25 13:40:22     17s] Ending "PreSetAnalysisView" (total cpu=0:00:02.2, real=0:00:02.0, peak res=1882.9M, current mem=1750.9M)
[11/25 13:40:22     17s] *** End library_loading (cpu=0.04min, real=0.03min, mem=65.0M, fe_cpu=0.30min, fe_real=0.37min, fe_mem=1755.2M) ***
[11/25 13:40:22     17s] #% Begin Load netlist data ... (date=11/25 13:40:22, mem=1750.9M)
[11/25 13:40:22     17s] *** Begin netlist parsing (mem=1755.2M) ***
[11/25 13:40:22     17s] Created 185 new cells from 5 timing libraries.
[11/25 13:40:22     17s] Reading netlist ...
[11/25 13:40:22     17s] Backslashed names will retain backslash and a trailing blank character.
[11/25 13:40:22     17s] Reading verilog netlist '../synthesis/dist_sort.ALL.1080.syn.v'
[11/25 13:40:22     17s] **WARN: (IMPVL-346):	Module 'ASYNC_DFFHx1_ASAP7_75t_L' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:40:22     17s] Type 'man IMPVL-346' for more detail.
[11/25 13:40:22     17s] **WARN: (IMPVL-346):	Module 'ASYNC_DFFHx1_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:40:22     17s] Type 'man IMPVL-346' for more detail.
[11/25 13:40:22     17s] **WARN: (IMPVL-346):	Module 'FAx1_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:40:22     17s] Type 'man IMPVL-346' for more detail.
[11/25 13:40:22     17s] **WARN: (IMPVL-346):	Module 'FAx1_ASAP7_75t_L' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:40:22     17s] Type 'man IMPVL-346' for more detail.
[11/25 13:40:22     17s] **WARN: (IMPVL-346):	Module 'NOR2xp33_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:40:22     17s] Type 'man IMPVL-346' for more detail.
[11/25 13:40:22     17s] **WARN: (IMPVL-346):	Module 'BUFx2_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:40:22     17s] Type 'man IMPVL-346' for more detail.
[11/25 13:40:22     17s] **WARN: (IMPVL-346):	Module 'NOR2xp33_ASAP7_75t_L' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:40:22     17s] Type 'man IMPVL-346' for more detail.
[11/25 13:40:22     17s] **WARN: (IMPVL-346):	Module 'AOI21xp5_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:40:22     17s] Type 'man IMPVL-346' for more detail.
[11/25 13:40:22     17s] **WARN: (IMPVL-346):	Module 'AOI31xp33_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:40:22     17s] Type 'man IMPVL-346' for more detail.
[11/25 13:40:22     17s] **WARN: (IMPVL-346):	Module 'NAND2x1_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:40:22     17s] Type 'man IMPVL-346' for more detail.
[11/25 13:40:22     17s] **WARN: (IMPVL-346):	Module 'HB1xp67_ASAP7_75t_L' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:40:22     17s] Type 'man IMPVL-346' for more detail.
[11/25 13:40:22     17s] **WARN: (IMPVL-346):	Module 'INVx4_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:40:22     17s] Type 'man IMPVL-346' for more detail.
[11/25 13:40:22     17s] **WARN: (IMPVL-346):	Module 'NAND2xp5_ASAP7_75t_L' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:40:22     17s] Type 'man IMPVL-346' for more detail.
[11/25 13:40:22     17s] **WARN: (IMPVL-346):	Module 'INVx1_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:40:22     17s] Type 'man IMPVL-346' for more detail.
[11/25 13:40:22     17s] **WARN: (IMPVL-346):	Module 'NOR2x1_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:40:22     17s] Type 'man IMPVL-346' for more detail.
[11/25 13:40:22     17s] **WARN: (IMPVL-346):	Module 'HB1xp67_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:40:22     17s] Type 'man IMPVL-346' for more detail.
[11/25 13:40:22     17s] **WARN: (IMPVL-346):	Module 'NAND2xp5_ASAP7_75t_SL' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:40:22     17s] Type 'man IMPVL-346' for more detail.
[11/25 13:40:22     17s] **WARN: (IMPVL-346):	Module 'BUFx2_ASAP7_75t_L' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:40:22     17s] Type 'man IMPVL-346' for more detail.
[11/25 13:40:22     17s] **WARN: (IMPVL-346):	Module 'INVx1_ASAP7_75t_L' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:40:22     17s] Type 'man IMPVL-346' for more detail.
[11/25 13:40:22     17s] **WARN: (IMPVL-346):	Module 'INVxp67_ASAP7_75t_L' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/25 13:40:22     17s] Type 'man IMPVL-346' for more detail.
[11/25 13:40:22     17s] **WARN: (EMS-27):	Message (IMPVL-346) has exceeded the current message display limit of 20.
[11/25 13:40:22     17s] To increase the message display limit, refer to the product command reference manual.
[11/25 13:40:22     17s] 
[11/25 13:40:22     17s] *** Memory Usage v#1 (Current mem = 1755.172M, initial mem = 836.516M) ***
[11/25 13:40:22     17s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1755.2M) ***
[11/25 13:40:22     17s] #% End Load netlist data ... (date=11/25 13:40:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=1772.3M, current mem=1772.3M)
[11/25 13:40:22     17s] Top level cell is dist_sort.
[11/25 13:40:22     18s] Hooked 185 DB cells to tlib cells.
[11/25 13:40:22     18s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1795.8M, current mem=1795.8M)
[11/25 13:40:22     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'ASYNC_DFFHx1_ASAP7_75t_L' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:40:22     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:40:22     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'BUFx2_ASAP7_75t_SL' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:40:22     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:40:22     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'NOR2xp33_ASAP7_75t_SL' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:40:22     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:40:22     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'FAx1_ASAP7_75t_L' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:40:22     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:40:22     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'FAx1_ASAP7_75t_SL' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:40:22     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:40:22     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'ASYNC_DFFHx1_ASAP7_75t_SL' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:40:22     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:40:22     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'AND2x2_ASAP7_75t_SL' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:40:22     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:40:22     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'BUFx5_ASAP7_75t_SL' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:40:22     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:40:22     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'INVx2_ASAP7_75t_L' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:40:22     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:40:22     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'BUFx3_ASAP7_75t_L' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:40:22     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:40:22     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'BUFx4f_ASAP7_75t_L' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:40:22     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:40:22     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'XOR2x2_ASAP7_75t_L' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:40:22     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:40:22     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'NAND2xp33_ASAP7_75t_L' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:40:22     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:40:22     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'OAI21xp5_ASAP7_75t_L' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:40:22     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:40:22     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'XNOR2xp5_ASAP7_75t_SL' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:40:22     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:40:22     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'XOR2xp5_ASAP7_75t_SL' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:40:22     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:40:22     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'OAI22xp5_ASAP7_75t_SL' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:40:22     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:40:22     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'AO21x1_ASAP7_75t_SL' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:40:22     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:40:22     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'AOI21xp5_ASAP7_75t_L' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:40:22     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:40:22     18s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'XNOR2xp5_ASAP7_75t_L' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/25 13:40:22     18s] Type 'man IMPDB-2504' for more detail.
[11/25 13:40:22     18s] **WARN: (EMS-27):	Message (IMPDB-2504) has exceeded the current message display limit of 20.
[11/25 13:40:22     18s] To increase the message display limit, refer to the product command reference manual.
[11/25 13:40:22     18s] Cell 'XNOR2xp5_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'XNOR2xp5_ASAP7_75t_L' as output for net 'N16351' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'FAx1_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'SN' of cell 'FAx1_ASAP7_75t_L' as output for net 'N16599' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'AOI21xp5_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI21xp5_ASAP7_75t_SL' as output for net 'N17563' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'NOR2xp33_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NOR2xp33_ASAP7_75t_L' as output for net 'N17566' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'ASYNC_DFFHx1_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QN' of cell 'ASYNC_DFFHx1_ASAP7_75t_L' as output for net 'n440' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'ASYNC_DFFHx1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'QN' of cell 'ASYNC_DFFHx1_ASAP7_75t_SL' as output for net 'n444' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'INVx1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'INVx1_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n988' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'AND2x2_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AND2x2_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n979' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'NOR2x1p5_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NOR2x1p5_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n978' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'OR2x2_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OR2x2_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n972' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'XNOR2x1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'XNOR2x1_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n967' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'NOR2x1_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NOR2x1_ASAP7_75t_L' as output for net 'DP_OP_680J1_122_2455_n933' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'AND2x2_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AND2x2_ASAP7_75t_L' as output for net 'DP_OP_680J1_122_2455_n931' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'NOR2xp67_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NOR2xp67_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n930' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'NOR2x1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NOR2x1_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n906' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'NAND2xp5_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND2xp5_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n904' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'XNOR2x2_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'XNOR2x2_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n853' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'XNOR2x1_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'XNOR2x1_ASAP7_75t_L' as output for net 'DP_OP_680J1_122_2455_n831' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'INVx2_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'INVx2_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n830' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'NOR2xp67_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NOR2xp67_ASAP7_75t_L' as output for net 'DP_OP_680J1_122_2455_n813' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'INVx1_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'INVx1_ASAP7_75t_L' as output for net 'DP_OP_680J1_122_2455_n804' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'XNOR2xp5_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'XNOR2xp5_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n785' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'XNOR2x2_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'XNOR2x2_ASAP7_75t_L' as output for net 'DP_OP_680J1_122_2455_n716' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'XOR2xp5_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'XOR2xp5_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n646' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'FAx1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'SN' of cell 'FAx1_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n622' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'FAx1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'CON' of cell 'FAx1_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n621' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'FAx1_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'CON' of cell 'FAx1_ASAP7_75t_L' as output for net 'DP_OP_680J1_122_2455_n613' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'MAJIxp5_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'MAJIxp5_ASAP7_75t_L' as output for net 'DP_OP_680J1_122_2455_n611' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'XOR2xp5_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'XOR2xp5_ASAP7_75t_L' as output for net 'DP_OP_680J1_122_2455_n608' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'MAJIxp5_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'MAJIxp5_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n596' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'MAJx2_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'MAJx2_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n447' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'XOR2x2_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'XOR2x2_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n394' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'OAI21xp5_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OAI21xp5_ASAP7_75t_L' as output for net 'DP_OP_680J1_122_2455_n260' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'AO21x1_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AO21x1_ASAP7_75t_L' as output for net 'DP_OP_680J1_122_2455_n258' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'INVxp33_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'INVxp33_ASAP7_75t_SL' as output for net 'DP_OP_680J1_122_2455_n243' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'OR2x2_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OR2x2_ASAP7_75t_L' as output for net 'DP_OP_681J1_123_2455_n903' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'NAND2xp5_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND2xp5_ASAP7_75t_L' as output for net 'DP_OP_681J1_123_2455_n878' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'NAND2x1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND2x1_ASAP7_75t_SL' as output for net 'DP_OP_681J1_123_2455_n809' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'OA21x2_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OA21x2_ASAP7_75t_SL' as output for net 'DP_OP_681J1_123_2455_n758' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'NOR2xp33_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NOR2xp33_ASAP7_75t_SL' as output for net 'DP_OP_681J1_123_2455_n657' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'MAJx2_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'MAJx2_ASAP7_75t_L' as output for net 'DP_OP_681J1_123_2455_n621' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'AO21x1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AO21x1_ASAP7_75t_SL' as output for net 'DP_OP_681J1_123_2455_n588' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'INVxp67_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'INVxp67_ASAP7_75t_SL' as output for net 'DP_OP_681J1_123_2455_n532' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'A2O1A1Ixp33_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'A2O1A1Ixp33_ASAP7_75t_SL' as output for net 'DP_OP_681J1_123_2455_n528' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'OAI21xp5_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OAI21xp5_ASAP7_75t_SL' as output for net 'DP_OP_681J1_123_2455_n401' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'XOR2x2_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'XOR2x2_ASAP7_75t_L' as output for net 'DP_OP_682J1_124_2455_n920' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'AOI21x1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI21x1_ASAP7_75t_SL' as output for net 'DP_OP_682J1_124_2455_n894' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'XOR2x1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'XOR2x1_ASAP7_75t_SL' as output for net 'DP_OP_682J1_124_2455_n851' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'INVx2_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'INVx2_ASAP7_75t_L' as output for net 'DP_OP_682J1_124_2455_n827' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'AOI21x1_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI21x1_ASAP7_75t_L' as output for net 'DP_OP_682J1_124_2455_n756' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'XOR2x1_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'XOR2x1_ASAP7_75t_L' as output for net 'DP_OP_682J1_124_2455_n350' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'BUFx6f_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'BUFx6f_ASAP7_75t_SL' as output for net 'DP_OP_687J1_129_2455_n1471' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'BUFx4f_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'BUFx4f_ASAP7_75t_L' as output for net 'DP_OP_687J1_129_2455_n1423' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'OAI22xp33_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OAI22xp33_ASAP7_75t_L' as output for net 'DP_OP_687J1_129_2455_n447' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'AOI22xp33_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI22xp33_ASAP7_75t_L' as output for net 'DP_OP_687J1_129_2455_n249' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'OAI22xp5_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OAI22xp5_ASAP7_75t_L' as output for net 'DP_OP_687J1_129_2455_n188' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'A2O1A1Ixp33_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'A2O1A1Ixp33_ASAP7_75t_L' as output for net 'DP_OP_686J1_128_2455_n1152' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'INVxp67_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'INVxp67_ASAP7_75t_L' as output for net 'DP_OP_686J1_128_2455_n901' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'AOI21xp5_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI21xp5_ASAP7_75t_L' as output for net 'DP_OP_683J1_125_2455_n966' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'OAI21x1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OAI21x1_ASAP7_75t_SL' as output for net 'n449' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'HB1xp67_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'HB1xp67_ASAP7_75t_SL' as output for net 'n452' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'BUFx2_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'BUFx2_ASAP7_75t_L' as output for net 'n457' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'INVx3_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'INVx3_ASAP7_75t_L' as output for net 'n568' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'BUFx2_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'BUFx2_ASAP7_75t_SL' as output for net 'n590' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'HB1xp67_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'HB1xp67_ASAP7_75t_L' as output for net 'n591' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'AOI22x1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI22x1_ASAP7_75t_SL' as output for net 'n592' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'AOI211xp5_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI211xp5_ASAP7_75t_SL' as output for net 'n593' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'NAND3xp33_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3xp33_ASAP7_75t_SL' as output for net 'n601' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'INVxp33_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'INVxp33_ASAP7_75t_L' as output for net 'n670' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'NAND2xp33_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND2xp33_ASAP7_75t_L' as output for net 'n672' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'AOI22xp5_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI22xp5_ASAP7_75t_SL' as output for net 'n682' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'OAI22x1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OAI22x1_ASAP7_75t_SL' as output for net 'n693' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'BUFx4f_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'BUFx4f_ASAP7_75t_SL' as output for net 'n706' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'BUFx3_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'BUFx3_ASAP7_75t_SL' as output for net 'n760' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'OAI211xp5_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OAI211xp5_ASAP7_75t_SL' as output for net 'n776' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'AOI31xp33_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI31xp33_ASAP7_75t_L' as output for net 'n779' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'NAND4xp25_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4xp25_ASAP7_75t_SL' as output for net 'n780' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'NAND2x1p5_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND2x1p5_ASAP7_75t_SL' as output for net 'n815' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'AND3x1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AND3x1_ASAP7_75t_SL' as output for net 'n884' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'OAI21xp33_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OAI21xp33_ASAP7_75t_L' as output for net 'n913' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'AOI21xp33_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI21xp33_ASAP7_75t_L' as output for net 'n918' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'O2A1O1Ixp5_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'O2A1O1Ixp5_ASAP7_75t_SL' as output for net 'n953' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'AND2x4_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AND2x4_ASAP7_75t_SL' as output for net 'n963' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'OAI22xp5_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OAI22xp5_ASAP7_75t_SL' as output for net 'n1104' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'NOR3xp33_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NOR3xp33_ASAP7_75t_SL' as output for net 'n1119' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'O2A1O1Ixp33_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'O2A1O1Ixp33_ASAP7_75t_SL' as output for net 'n1124' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'NAND3xp33_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3xp33_ASAP7_75t_L' as output for net 'n1148' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'AOI31xp67_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI31xp67_ASAP7_75t_SL' as output for net 'n1152' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'OAI31xp33_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OAI31xp33_ASAP7_75t_SL' as output for net 'n1210' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'BUFx3_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'BUFx3_ASAP7_75t_L' as output for net 'n1270' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'AOI211x1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI211x1_ASAP7_75t_SL' as output for net 'n1383' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'NAND2x1_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND2x1_ASAP7_75t_L' as output for net 'n1479' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'INVx3_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'INVx3_ASAP7_75t_SL' as output for net 'n1493' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'BUFx5_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'BUFx5_ASAP7_75t_SL' as output for net 'n1607' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'BUFx5_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'BUFx5_ASAP7_75t_L' as output for net 'n1921' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'OAI21xp33_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OAI21xp33_ASAP7_75t_SL' as output for net 'n2041' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'BUFx6f_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'BUFx6f_ASAP7_75t_L' as output for net 'n2107' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'AOI21xp33_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI21xp33_ASAP7_75t_SL' as output for net 'n2177' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'OA21x2_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OA21x2_ASAP7_75t_L' as output for net 'n2631' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'NOR2x2_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NOR2x2_ASAP7_75t_SL' as output for net 'n2880' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'NOR2x1p5_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NOR2x1p5_ASAP7_75t_L' as output for net 'n3009' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'NAND2xp33_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND2xp33_ASAP7_75t_SL' as output for net 'n3400' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'OAI31xp67_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OAI31xp67_ASAP7_75t_SL' as output for net 'n3566' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'AND3x1_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AND3x1_ASAP7_75t_L' as output for net 'n3624' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'AOI31xp33_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI31xp33_ASAP7_75t_SL' as output for net 'n3627' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'AOI22xp33_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI22xp33_ASAP7_75t_SL' as output for net 'n3661' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'NOR3xp33_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NOR3xp33_ASAP7_75t_L' as output for net 'n3689' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'NAND4xp75_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND4xp75_ASAP7_75t_SL' as output for net 'n3696' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'NOR4xp75_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NOR4xp75_ASAP7_75t_SL' as output for net 'n3714' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'OR3x1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OR3x1_ASAP7_75t_SL' as output for net 'n3771' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'NAND3x1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3x1_ASAP7_75t_SL' as output for net 'n3843' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'NAND2xp67_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND2xp67_ASAP7_75t_SL' as output for net 'n3857' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'INVx4_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'INVx4_ASAP7_75t_SL' as output for net 'n3933' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'NOR4xp25_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NOR4xp25_ASAP7_75t_SL' as output for net 'n4058' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'OAI211xp5_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OAI211xp5_ASAP7_75t_L' as output for net 'n4086' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'NAND2x2_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND2x2_ASAP7_75t_L' as output for net 'n4147' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'AOI22xp5_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AOI22xp5_ASAP7_75t_L' as output for net 'n4183' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'NAND3x2_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND3x2_ASAP7_75t_SL' as output for net 'n4233' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'NAND2x2_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND2x2_ASAP7_75t_SL' as output for net 'n4352' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'NOR3x1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NOR3x1_ASAP7_75t_SL' as output for net 'n4370' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'AND2x6_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AND2x6_ASAP7_75t_SL' as output for net 'n4778' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'NAND2x1p5_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'NAND2x1p5_ASAP7_75t_L' as output for net 'n6119' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'OAI21x1_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'OAI21x1_ASAP7_75t_L' as output for net 'n6213' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'AO21x2_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AO21x2_ASAP7_75t_L' as output for net 'n6255' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'AO21x2_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AO21x2_ASAP7_75t_SL' as output for net 'n6275' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'ASYNC_DFFHx1_ASAP7_75t_L' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'RESET' of cell 'ASYNC_DFFHx1_ASAP7_75t_L' as output for net 'n441' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'AND4x1_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AND4x1_ASAP7_75t_SL' as output for net 'n3653' in module 'dist_sort'.
[11/25 13:40:22     18s] Cell 'AO31x2_ASAP7_75t_SL' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'Y' of cell 'AO31x2_ASAP7_75t_SL' as output for net 'n3887' in module 'dist_sort'.
[11/25 13:40:22     18s] 126 empty module found.
[11/25 13:40:22     18s] Starting recursive module instantiation check.
[11/25 13:40:22     18s] No recursion found.
[11/25 13:40:22     18s] Term dir updated for 0 vinsts of 126 cells.
[11/25 13:40:22     18s] Building hierarchical netlist for Cell dist_sort ...
[11/25 13:40:22     18s] ***** UseNewTieNetMode *****.
[11/25 13:40:22     18s] *** Netlist is unique.
[11/25 13:40:22     18s] Set DBUPerIGU to techSite coreSite width 864.
[11/25 13:40:22     18s] Setting Std. cell height to 4320 DBU (smallest netlist inst).
[11/25 13:40:22     18s] ** info: there are 323 modules.
[11/25 13:40:22     18s] ** info: there are 1795 stdCell insts.
[11/25 13:40:22     18s] ** info: there are 1795 stdCell insts with at least one signal pin.
[11/25 13:40:22     18s] 
[11/25 13:40:22     18s] *** Memory Usage v#1 (Current mem = 1823.586M, initial mem = 836.516M) ***
[11/25 13:40:23     18s] Start create_tracks
[11/25 13:40:23     18s] Extraction setup Started for TopCell dist_sort 
[11/25 13:40:23     18s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/25 13:40:23     18s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[11/25 13:40:23     18s] eee: __QRC_SADV_USE_LE__ is set 0
[11/25 13:40:23     18s] Generating auto layer map file.
[11/25 13:40:23     18s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[11/25 13:40:23     18s] eee:        1	      M1	        2	       lisd	Metal          
[11/25 13:40:23     18s] eee:       34	      V1	        3	         v0	Via            
[11/25 13:40:23     18s] eee:        2	      M2	        4	         m1	Metal          
[11/25 13:40:23     18s] eee:       35	      V2	        5	         v1	Via            
[11/25 13:40:23     18s] eee:        3	      M3	        6	         m2	Metal          
[11/25 13:40:23     18s] eee:       36	      V3	        7	         v2	Via            
[11/25 13:40:23     18s] eee:        4	      M4	        8	         m3	Metal          
[11/25 13:40:23     18s] eee:       37	      V4	        9	         v3	Via            
[11/25 13:40:23     18s] eee:        5	      M5	       10	         m4	Metal          
[11/25 13:40:23     18s] eee:       38	      V5	       11	         v4	Via            
[11/25 13:40:23     18s] eee:        6	      M6	       12	         m5	Metal          
[11/25 13:40:23     18s] eee:       39	      V6	       13	         v5	Via            
[11/25 13:40:23     18s] eee:        7	      M7	       14	         m6	Metal          
[11/25 13:40:23     18s] eee:       40	      V7	       15	         v6	Via            
[11/25 13:40:23     18s] eee:        8	      M8	       16	         m7	Metal          
[11/25 13:40:23     18s] eee:       41	      V8	       17	         v7	Via            
[11/25 13:40:23     18s] eee:        9	      M9	       18	         m8	Metal          
[11/25 13:40:23     18s] eee:       42	      V9	       19	         v8	Via            
[11/25 13:40:23     18s] eee:       10	     Pad	       20	         m9	Metal          
[11/25 13:40:23     18s] eee: TechFile: /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06
[11/25 13:40:23     18s] eee: HoWee  : 0 0 0 0 0 0 0 0 0 0 
[11/25 13:40:23     18s] eee: Erosn  : 0 0 0 0 0 0 0 0 0 0 
[11/25 13:40:23     18s] eee: nrColor: 0 0 0 0 0 0 0 0 0 0 
[11/25 13:40:23     18s] eee: Save / Restore of RC patterns enabled 
[11/25 13:40:23     18s] eee: Pattern meta data file doesn't exist
[11/25 13:40:23     18s] eee: Pattern data restore failed for 1 tech files
[11/25 13:40:23     18s] eee: Pattern extraction started for 1 tech files
[11/25 13:40:23     18s] Importing multi-corner technology file(s) for preRoute extraction...
[11/25 13:40:23      0s] /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06
[11/25 13:40:24      0s] Generating auto layer map file.
[11/25 13:40:24      0s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[11/25 13:40:24      0s] eee:        1	      M1	        2	       lisd	Metal          
[11/25 13:40:24      0s] eee:       34	      V1	        3	         v0	Via            
[11/25 13:40:24      0s] eee:        2	      M2	        4	         m1	Metal          
[11/25 13:40:24      0s] eee:       35	      V2	        5	         v1	Via            
[11/25 13:40:24      0s] eee:        3	      M3	        6	         m2	Metal          
[11/25 13:40:24      0s] eee:       36	      V3	        7	         v2	Via            
[11/25 13:40:24      0s] eee:        4	      M4	        8	         m3	Metal          
[11/25 13:40:24      0s] eee:       37	      V4	        9	         v3	Via            
[11/25 13:40:24      0s] eee:        5	      M5	       10	         m4	Metal          
[11/25 13:40:24      0s] eee:       38	      V5	       11	         v4	Via            
[11/25 13:40:24      0s] eee:        6	      M6	       12	         m5	Metal          
[11/25 13:40:24      0s] eee:       39	      V6	       13	         v5	Via            
[11/25 13:40:24      0s] eee:        7	      M7	       14	         m6	Metal          
[11/25 13:40:24      0s] eee:       40	      V7	       15	         v6	Via            
[11/25 13:40:24      0s] eee:        8	      M8	       16	         m7	Metal          
[11/25 13:40:24      0s] eee:       41	      V8	       17	         v7	Via            
[11/25 13:40:24      0s] eee:        9	      M9	       18	         m8	Metal          
[11/25 13:40:24      0s] eee:       42	      V9	       19	         v8	Via            
[11/25 13:40:24      0s] eee:       10	     Pad	       20	         m9	Metal          

[11/25 13:40:27     19s] eee: Pattern extraction completed
[11/25 13:40:27     19s] Completed (cpu: 0:00:01.4 real: 0:00:04.0)
[11/25 13:40:27     19s] Set Shrink Factor to 1.00000
[11/25 13:40:27     19s] Summary of Active RC-Corners : 
[11/25 13:40:27     19s]  
[11/25 13:40:27     19s]  Analysis View: default_setup_view
[11/25 13:40:27     19s]     RC-Corner Name        : RC_corner_25
[11/25 13:40:27     19s]     RC-Corner Index       : 0
[11/25 13:40:27     19s]     RC-Corner Temperature : 25 Celsius
[11/25 13:40:27     19s]     RC-Corner Cap Table   : ''
[11/25 13:40:27     19s]     RC-Corner PreRoute Res Factor         : 1
[11/25 13:40:27     19s]     RC-Corner PreRoute Cap Factor         : 1
[11/25 13:40:27     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/25 13:40:27     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/25 13:40:27     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/25 13:40:27     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/25 13:40:27     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/25 13:40:27     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/25 13:40:27     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/25 13:40:27     19s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/25 13:40:27     19s]     RC-Corner Technology file: '/classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06'
[11/25 13:40:27     19s]  
[11/25 13:40:27     19s]  Analysis View: default_hold_view
[11/25 13:40:27     19s]     RC-Corner Name        : RC_corner_25
[11/25 13:40:27     19s]     RC-Corner Index       : 0
[11/25 13:40:27     19s]     RC-Corner Temperature : 25 Celsius
[11/25 13:40:27     19s]     RC-Corner Cap Table   : ''
[11/25 13:40:27     19s]     RC-Corner PreRoute Res Factor         : 1
[11/25 13:40:27     19s]     RC-Corner PreRoute Cap Factor         : 1
[11/25 13:40:27     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/25 13:40:27     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/25 13:40:27     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/25 13:40:27     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/25 13:40:27     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/25 13:40:27     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/25 13:40:27     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/25 13:40:27     19s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/25 13:40:27     19s]     RC-Corner Technology file: '/classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06'
[11/25 13:40:27     19s] eee: RC Grid memory allocated = 4320 (6 X 6 X 10 X 12b)
[11/25 13:40:27     19s] Updating RC Grid density data for preRoute extraction ...
[11/25 13:40:27     19s] eee: pegSigSF=1.070000
[11/25 13:40:27     19s] Initializing multi-corner resistance tables ...
[11/25 13:40:27     19s] eee: Grid unit RC data computation started
[11/25 13:40:27     19s] eee: Grid unit RC data computation completed
[11/25 13:40:27     19s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:40:27     19s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:40:27     19s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:40:27     19s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:40:27     19s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:40:27     19s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:40:27     19s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:40:27     19s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:40:27     19s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:40:27     19s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/25 13:40:27     19s] {RT RC_corner_25 0 2 10  {4 1} {6 0} {8 0} {9 0} 4}
[11/25 13:40:27     19s] eee: LAM-FP: thresh=1 ; dimX=347.805556 ; dimY=345.000000 ; multX=1.000000 ; multY=1.000000 ; minP=576 ; fpMult=1.000000 ;
[11/25 13:40:27     19s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.640700 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.601800 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/25 13:40:27     19s] eee: NetCapCache creation started. (Current Mem: 1985.281M) 
[11/25 13:40:27     19s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 1985.281M) 
[11/25 13:40:27     19s] eee: dbu = 4000, Design = [ll(0.000000, 0.000000) ur(50.084000, 49.680000)], Layers = [f(10) b(0)], Grid size = 10.800000 um, Grid Dim = (5 X 5)
[11/25 13:40:27     19s] eee: Metal Layers Info:
[11/25 13:40:27     19s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/25 13:40:27     19s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/25 13:40:27     19s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/25 13:40:27     19s] eee: |       M1 |   1 |   0.072 |   0.072 |   0.144 |  0.039 |  13.89 | V | 0 |  1 |
[11/25 13:40:27     19s] eee: |       M2 |   2 |   0.072 |   0.072 |   0.144 |  0.049 |  16.96 | H | 0 |  1 |
[11/25 13:40:27     19s] eee: |       M3 |   3 |   0.072 |   0.072 |   0.144 |  0.047 |  16.96 | V | 0 |  1 |
[11/25 13:40:27     19s] eee: |       M4 |   4 |   0.096 |   0.096 |   0.192 |  0.043 |  11.74 | H | 0 |  1 |
[11/25 13:40:27     19s] eee: |       M5 |   5 |   0.096 |   0.096 |   0.216 |  0.044 |  10.27 | V | 0 |  1 |
[11/25 13:40:27     19s] eee: |       M6 |   6 |   0.128 |   0.128 |   0.288 |  0.038 |   7.26 | H | 0 |  1 |
[11/25 13:40:27     19s] eee: |       M7 |   7 |   0.128 |   0.128 |   0.288 |  0.045 |   6.77 | V | 0 |  1 |
[11/25 13:40:27     19s] eee: |       M8 |   8 |   0.160 |   0.160 |   0.384 |  0.039 |   5.20 | H | 0 |  1 |
[11/25 13:40:27     19s] eee: |       M9 |   9 |   0.160 |   0.160 |   0.360 |  0.044 |   4.83 | V | 0 |  1 |
[11/25 13:40:27     19s] eee: |      Pad |  10 |   0.160 |   8.000 |   0.384 |  0.042 |   4.83 | H | 0 |  1 |
[11/25 13:40:27     19s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/25 13:40:27     19s] eee: uC/uR for corner RC_corner_25, min-width/min-spacing, 30 perc over/under densities.
[11/25 13:40:27     19s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[11/25 13:40:27     19s] *Info: initialize multi-corner CTS.
[11/25 13:40:27     19s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2086.1M, current mem=1868.3M)
[11/25 13:40:27     20s] Reading timing constraints file './dist_sort.ALL.1080.syn.sdc' ...
[11/25 13:40:27     20s] Current (total cpu=0:00:20.4, real=0:00:27.0, peak res=2233.7M, current mem=2233.7M)
[11/25 13:40:27     20s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ./dist_sort.ALL.1080.syn.sdc, Line 8).
[11/25 13:40:27     20s] 
[11/25 13:40:27     20s] INFO (CTE): Reading of timing constraints file ./dist_sort.ALL.1080.syn.sdc completed, with 1 WARNING
[11/25 13:40:27     20s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2249.1M, current mem=2249.1M)
[11/25 13:40:28     20s] Current (total cpu=0:00:20.4, real=0:00:28.0, peak res=2249.1M, current mem=2249.1M)
[11/25 13:40:28     20s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/25 13:40:28     20s] 
[11/25 13:40:28     20s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[11/25 13:40:28     20s] Summary for sequential cells identification: 
[11/25 13:40:28     20s]   Identified SBFF number: 17
[11/25 13:40:28     20s]   Identified MBFF number: 0
[11/25 13:40:28     20s]   Identified SB Latch number: 6
[11/25 13:40:28     20s]   Identified MB Latch number: 0
[11/25 13:40:28     20s]   Not identified SBFF number: 0
[11/25 13:40:28     20s]   Not identified MBFF number: 0
[11/25 13:40:28     20s]   Not identified SB Latch number: 0
[11/25 13:40:28     20s]   Not identified MB Latch number: 0
[11/25 13:40:28     20s]   Number of sequential cells which are not FFs: 3
[11/25 13:40:28     20s] Total number of combinational cells: 159
[11/25 13:40:28     20s] Total number of sequential cells: 26
[11/25 13:40:28     20s] Total number of tristate cells: 0
[11/25 13:40:28     20s] Total number of level shifter cells: 0
[11/25 13:40:28     20s] Total number of power gating cells: 0
[11/25 13:40:28     20s] Total number of isolation cells: 0
[11/25 13:40:28     20s] Total number of power switch cells: 0
[11/25 13:40:28     20s] Total number of pulse generator cells: 0
[11/25 13:40:28     20s] Total number of always on buffers: 0
[11/25 13:40:28     20s] Total number of retention cells: 0
[11/25 13:40:28     20s] Total number of physical cells: 0
[11/25 13:40:28     20s] List of usable buffers: BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R
[11/25 13:40:28     20s] Total number of usable buffers: 14
[11/25 13:40:28     20s] List of unusable buffers:
[11/25 13:40:28     20s] Total number of unusable buffers: 0
[11/25 13:40:28     20s] List of usable inverters: INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
[11/25 13:40:28     20s] Total number of usable inverters: 11
[11/25 13:40:28     20s] List of unusable inverters:
[11/25 13:40:28     20s] Total number of unusable inverters: 0
[11/25 13:40:28     20s] List of identified usable delay cells: HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
[11/25 13:40:28     20s] Total number of identified usable delay cells: 2
[11/25 13:40:28     20s] List of identified unusable delay cells:
[11/25 13:40:28     20s] Total number of identified unusable delay cells: 0
[11/25 13:40:28     20s] 
[11/25 13:40:28     20s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[11/25 13:40:28     20s] 
[11/25 13:40:28     20s] TimeStamp Deleting Cell Server Begin ...
[11/25 13:40:28     20s] 
[11/25 13:40:28     20s] TimeStamp Deleting Cell Server End ...
[11/25 13:40:28     20s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2268.8M, current mem=2268.7M)
[11/25 13:40:28     20s] 
[11/25 13:40:28     20s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/25 13:40:28     20s] Summary for sequential cells identification: 
[11/25 13:40:28     20s]   Identified SBFF number: 17
[11/25 13:40:28     20s]   Identified MBFF number: 0
[11/25 13:40:28     20s]   Identified SB Latch number: 6
[11/25 13:40:28     20s]   Identified MB Latch number: 0
[11/25 13:40:28     20s]   Not identified SBFF number: 0
[11/25 13:40:28     20s]   Not identified MBFF number: 0
[11/25 13:40:28     20s]   Not identified SB Latch number: 0
[11/25 13:40:28     20s]   Not identified MB Latch number: 0
[11/25 13:40:28     20s]   Number of sequential cells which are not FFs: 3
[11/25 13:40:28     20s]  Visiting view : default_setup_view
[11/25 13:40:28     20s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:40:28     20s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:40:28     20s]  Visiting view : default_hold_view
[11/25 13:40:28     20s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = 0
[11/25 13:40:28     20s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[11/25 13:40:28     20s] TLC MultiMap info (StdDelay):
[11/25 13:40:28     20s]   : delayCorner_fast + libset_fast + 1 + no RcCorner := 2.8ps
[11/25 13:40:28     20s]   : delayCorner_fast + libset_fast + 1 + RC_corner_25 := 4.2ps
[11/25 13:40:28     20s]   : delayCorner_slow + libset_slow + 1 + no RcCorner := 2.8ps
[11/25 13:40:28     20s]   : delayCorner_slow + libset_slow + 1 + RC_corner_25 := 4.2ps
[11/25 13:40:28     20s]  Setting StdDelay to: 4.2ps
[11/25 13:40:28     20s] 
[11/25 13:40:28     20s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/25 13:40:28     20s] 
[11/25 13:40:28     20s] TimeStamp Deleting Cell Server Begin ...
[11/25 13:40:28     20s] 
[11/25 13:40:28     20s] TimeStamp Deleting Cell Server End ...
[11/25 13:40:28     20s] 
[11/25 13:40:28     20s] *** Summary of all messages that are not suppressed in this session:
[11/25 13:40:28     20s] Severity  ID               Count  Summary                                  
[11/25 13:40:28     20s] WARNING   IMPLF-45           196  Macro '%s' has no SITE statement and it ...
[11/25 13:40:28     20s] WARNING   IMPVL-346          126  Module '%s' is instantiated in the netli...
[11/25 13:40:28     20s] WARNING   IMPDB-2504         126  Unable to find netlist cell in the desig...
[11/25 13:40:28     20s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[11/25 13:40:28     20s] WARNING   TECHLIB-1277         2  The %s '%s' has been defined for %s %s '...
[11/25 13:40:28     20s] *** Message Summary: 451 warning(s), 0 error(s)
[11/25 13:40:28     20s] 
[11/25 13:40:28     20s] <CMD> floorPlan -site coreSite -r 1 0.8 10 10 10 10
[11/25 13:40:28     20s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :10.08
[11/25 13:40:28     20s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :10.08
[11/25 13:40:28     20s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :10.08
[11/25 13:40:28     20s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :10.08
[11/25 13:40:28     20s] Adjusting core size to PlacementGrid : width :46.944 height : 46.512
[11/25 13:40:28     20s] Start create_tracks
[11/25 13:40:28     20s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/25 13:40:28     20s] <CMD> setDontUse asap7sc7p5t_22b_SEQ_RVT_TT_170906/*x2_ASAP7_75t_R true
[11/25 13:40:28     20s] <CMD> setDontUse asap7sc7p5t_22b_INVBUF_RVT_TT_170906/BUFx16f_ASAP7_75t_R true
[11/25 13:40:28     20s] <CMD> add_tracks -honor_pitch
[11/25 13:40:28     20s] Start create_tracks
[11/25 13:40:28     20s] <CMD> clearGlobalNets
[11/25 13:40:28     20s] <CMD> globalNetConnect vdd -type pgpin -pin VDD -inst * -module {}
[11/25 13:40:28     20s] <CMD> globalNetConnect vss -type pgpin -pin VSS -inst * -module {}
[11/25 13:40:28     20s] <CMD> addWellTap -cell TAPCELL_ASAP7_75t_R -cellInterval 50 -inRowOffset 10.564 -prefix WELLTAP
[11/25 13:40:28     20s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:2280.5M, EPOCH TIME: 1732560028.099625
[11/25 13:40:28     20s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2280.5M, EPOCH TIME: 1732560028.099768
[11/25 13:40:28     20s] Processing tracks to init pin-track alignment.
[11/25 13:40:28     20s] z: 1, totalTracks: 1
[11/25 13:40:28     20s] z: 3, totalTracks: 1
[11/25 13:40:28     20s] z: 5, totalTracks: 1
[11/25 13:40:28     20s] z: 7, totalTracks: 1
[11/25 13:40:28     20s] #spOpts: VtWidth hrOri=1 hrSnap=1 rpCkHalo=4 
[11/25 13:40:28     20s] Cell dist_sort LLGs are deleted
[11/25 13:40:28     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:40:28     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:40:28     20s] # Building dist_sort llgBox search-tree.
[11/25 13:40:28     20s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:2280.5M, EPOCH TIME: 1732560028.107894
[11/25 13:40:28     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:40:28     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:40:28     20s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:2280.5M, EPOCH TIME: 1732560028.108248
[11/25 13:40:28     20s] Max number of tech site patterns supported in site array is 256.
[11/25 13:40:28     20s] **WARN: (IMPSP-362):	Site 'coreSite' has one std.Cell height, so ignoring its X-symmetry.
[11/25 13:40:28     20s] Type 'man IMPSP-362' for more detail.
[11/25 13:40:28     20s] Core basic site is coreSite
[11/25 13:40:28     20s] DP-Init: Signature of floorplan is ec752f111443c800. Signature of routing blockage is 0.
[11/25 13:40:28     20s] After signature check, allow fast init is false, keep pre-filter is false.
[11/25 13:40:28     20s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/25 13:40:28     20s] Use non-trimmed site array because memory saving is not enough.
[11/25 13:40:28     20s] SiteArray: non-trimmed site array dimensions = 43 x 217
[11/25 13:40:28     20s] SiteArray: use 57,344 bytes
[11/25 13:40:28     20s] SiteArray: current memory after site array memory allocation 2280.5M
[11/25 13:40:28     20s] SiteArray: FP blocked sites are writable
[11/25 13:40:28     20s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x48f931e0): Create thread pool 0x7f23268b85c0.
[11/25 13:40:28     20s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x48f931e0): 0 out of 1 thread pools are available.
[11/25 13:40:28     20s] Keep-away cache is enable on metals: 1-10
[11/25 13:40:28     20s] Estimated cell power/ground rail width = 0.135 um
[11/25 13:40:28     20s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[11/25 13:40:28     20s] OPERPROF:         Starting Routing-Blockage-From-Wire-Via-StBox at level 5, MEM:2408.5M, EPOCH TIME: 1732560028.113960
[11/25 13:40:28     20s] Process 0 (called=0 computed=0) wires and vias for routing blockage analysis
[11/25 13:40:28     20s] OPERPROF:         Finished Routing-Blockage-From-Wire-Via-StBox at level 5, CPU:0.000, REAL:0.000, MEM:2408.5M, EPOCH TIME: 1732560028.114046
[11/25 13:40:28     20s] SiteArray: number of non floorplan blocked sites for llg default is 9331
[11/25 13:40:28     20s] Atter site array init, number of instance map data is 0.
[11/25 13:40:28     20s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.006, REAL:0.006, MEM:2408.5M, EPOCH TIME: 1732560028.114238
[11/25 13:40:28     20s] 
[11/25 13:40:28     20s] Scanning PG Shapes for Pre-Colorizing...Done.
[11/25 13:40:28     20s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:40:28     20s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:40:28     20s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.006, REAL:0.007, MEM:2408.5M, EPOCH TIME: 1732560028.114863
[11/25 13:40:28     20s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:2408.5M, EPOCH TIME: 1732560028.114937
[11/25 13:40:28     20s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:2408.5M, EPOCH TIME: 1732560028.115045
[11/25 13:40:28     20s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2408.5MB).
[11/25 13:40:28     20s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.014, REAL:0.016, MEM:2408.5M, EPOCH TIME: 1732560028.115505
[11/25 13:40:28     20s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.015, REAL:0.016, MEM:2408.5M, EPOCH TIME: 1732560028.115523
[11/25 13:40:28     20s] **WARN: (IMPSP-5134):	Setting cellInterval to 49.896 (microns) as a multiple of cell TAPCELL_ASAP7_75t_R's techSite 'coreSite' width of 0.216 microns
[11/25 13:40:28     20s] Type 'man IMPSP-5134' for more detail.
[11/25 13:40:28     20s] **WARN: (IMPSP-5134):	Setting inRowOffset to 10.368 (microns) as a multiple of cell TAPCELL_ASAP7_75t_R's techSite 'coreSite' width of 0.216 microns
[11/25 13:40:28     20s] Type 'man IMPSP-5134' for more detail.
[11/25 13:40:28     20s] For 86 new insts, OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:2408.6M, EPOCH TIME: 1732560028.117704
[11/25 13:40:28     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:86).
[11/25 13:40:28     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:40:28     20s] Cell dist_sort LLGs are deleted
[11/25 13:40:28     20s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:40:28     20s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:40:28     20s] # Resetting pin-track-align track data.
[11/25 13:40:28     20s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:2406.5M, EPOCH TIME: 1732560028.119696
[11/25 13:40:28     20s] Inserted 86 well-taps <TAPCELL_ASAP7_75t_R> cells (prefix WELLTAP).
[11/25 13:40:28     20s] <CMD> saveDesign dist_sort.pre_power.enc
[11/25 13:40:28     20s] #% Begin save design ... (date=11/25 13:40:28, mem=2293.8M)
[11/25 13:40:28     20s] INFO: Current data have to be saved into a temporary db: 'dist_sort.pre_power.enc.dat.tmp' first. It will be renamed to the correct name 'dist_sort.pre_power.enc.dat' after the old db was deleted.
[11/25 13:40:28     20s] % Begin Save ccopt configuration ... (date=11/25 13:40:28, mem=2293.8M)
[11/25 13:40:28     20s] % End Save ccopt configuration ... (date=11/25 13:40:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=2295.5M, current mem=2295.5M)
[11/25 13:40:28     20s] % Begin Save netlist data ... (date=11/25 13:40:28, mem=2295.5M)
[11/25 13:40:28     20s] Writing Binary DB to dist_sort.pre_power.enc.dat.tmp/dist_sort.v.bin in single-threaded mode...
[11/25 13:40:28     20s] % End Save netlist data ... (date=11/25 13:40:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=2296.7M, current mem=2295.8M)
[11/25 13:40:28     20s] Saving symbol-table file ...
[11/25 13:40:28     20s] Saving congestion map file dist_sort.pre_power.enc.dat.tmp/dist_sort.route.congmap.gz ...
[11/25 13:40:28     20s] % Begin Save AAE data ... (date=11/25 13:40:28, mem=2296.1M)
[11/25 13:40:28     20s] Saving AAE Data ...
[11/25 13:40:28     20s] % End Save AAE data ... (date=11/25 13:40:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=2302.6M, current mem=2295.7M)
[11/25 13:40:28     20s] Saving mode setting ...
[11/25 13:40:28     20s] Saving global file ...
[11/25 13:40:28     20s] % Begin Save floorplan data ... (date=11/25 13:40:28, mem=2301.9M)
[11/25 13:40:28     20s] Saving floorplan file ...
[11/25 13:40:28     21s] % End Save floorplan data ... (date=11/25 13:40:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=2301.9M, current mem=2301.9M)
[11/25 13:40:28     21s] Saving PG file dist_sort.pre_power.enc.dat.tmp/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Mon Nov 25 13:40:28 2024)
[11/25 13:40:28     21s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2386.0M) ***
[11/25 13:40:28     21s] *info - save blackBox cells to lef file dist_sort.pre_power.enc.dat.tmp/dist_sort.bbox.lef
[11/25 13:40:28     21s] Saving Drc markers ...
[11/25 13:40:28     21s] ... No Drc file written since there is no markers found.
[11/25 13:40:28     21s] % Begin Save placement data ... (date=11/25 13:40:28, mem=2302.4M)
[11/25 13:40:28     21s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/25 13:40:28     21s] Save Adaptive View Pruning View Names to Binary file
[11/25 13:40:28     21s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2389.0M) ***
[11/25 13:40:28     21s] % End Save placement data ... (date=11/25 13:40:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=2302.8M, current mem=2302.8M)
[11/25 13:40:28     21s] % Begin Save routing data ... (date=11/25 13:40:28, mem=2302.8M)
[11/25 13:40:28     21s] Saving route file ...
[11/25 13:40:28     21s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2386.0M) ***
[11/25 13:40:29     21s] % End Save routing data ... (date=11/25 13:40:28, total cpu=0:00:00.0, real=0:00:01.0, peak res=2303.1M, current mem=2303.1M)
[11/25 13:40:29     21s] Saving property file dist_sort.pre_power.enc.dat.tmp/dist_sort.prop
[11/25 13:40:29     21s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2389.0M) ***
[11/25 13:40:29     21s] Saving preRoute extracted patterns in file 'dist_sort.pre_power.enc.dat.tmp/dist_sort.techData.gz' ...
[11/25 13:40:29     21s] Saving preRoute extraction data in directory 'dist_sort.pre_power.enc.dat.tmp/extraction/' ...
[11/25 13:40:29     21s] eee: Checksum of RC Grid density data=120
[11/25 13:40:29     21s] % Begin Save power constraints data ... (date=11/25 13:40:29, mem=2307.2M)
[11/25 13:40:29     21s] % End Save power constraints data ... (date=11/25 13:40:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=2307.2M, current mem=2307.2M)
[11/25 13:40:29     21s] Generated self-contained design dist_sort.pre_power.enc.dat.tmp
[11/25 13:40:29     21s] #% End save design ... (date=11/25 13:40:29, total cpu=0:00:00.9, real=0:00:01.0, peak res=2333.3M, current mem=2306.8M)
[11/25 13:40:29     21s] *** Message Summary: 0 warning(s), 0 error(s)
[11/25 13:40:29     21s] 
[11/25 13:40:29     21s] <CMD> addRing -nets {vdd vss } -around default_power_domain -center 1 -width 1.224 -spacing 0.5 -layer {left M1 right M1 bottom M2 top M2} -extend_corner {lb lt rb rt bl tl br tr} -snap_wire_center_to_grid grid
[11/25 13:40:29     21s] #% Begin addRing (date=11/25 13:40:29, mem=2306.8M)
[11/25 13:40:29     21s] 
[11/25 13:40:29     21s] 
[11/25 13:40:29     21s] viaInitial starts at Mon Nov 25 13:40:29 2024
viaInitial ends at Mon Nov 25 13:40:29 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2442.4M)
[11/25 13:40:29     21s] Ring generation is complete.
[11/25 13:40:29     21s] vias are now being generated.
[11/25 13:40:29     21s] addRing created 8 wires.
[11/25 13:40:29     21s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/25 13:40:29     21s] +--------+----------------+----------------+
[11/25 13:40:29     21s] |  Layer |     Created    |     Deleted    |
[11/25 13:40:29     21s] +--------+----------------+----------------+
[11/25 13:40:29     21s] |   M1   |        4       |       NA       |
[11/25 13:40:29     21s] |   V1   |        8       |        0       |
[11/25 13:40:29     21s] |   M2   |        4       |       NA       |
[11/25 13:40:29     21s] +--------+----------------+----------------+
[11/25 13:40:29     21s] #% End addRing (date=11/25 13:40:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=2309.9M, current mem=2309.9M)
[11/25 13:40:29     21s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -nets {vdd vss } -layerChangeRange { M1 M3 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1 Pad } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1 Pad }
[11/25 13:40:29     21s] #% Begin sroute (date=11/25 13:40:29, mem=2309.9M)
[11/25 13:40:29     21s] *** Begin SPECIAL ROUTE on Mon Nov 25 13:40:29 2024 ***
[11/25 13:40:29     21s] SPECIAL ROUTE ran on directory: /home/sh2663/asap7_rundir/asic-final/apr
[11/25 13:40:29     21s] SPECIAL ROUTE ran on machine: ecelinux-14.ece.cornell.edu (Linux 4.18.0-553.27.1.el8_10.x86_64 Xeon 2.29Ghz)
[11/25 13:40:29     21s] 
[11/25 13:40:29     21s] Begin option processing ...
[11/25 13:40:29     21s] srouteConnectPowerBump set to false
[11/25 13:40:29     21s] routeSelectNet set to "vdd vss"
[11/25 13:40:29     21s] routeSpecial set to true
[11/25 13:40:29     21s] srouteBlockPin set to "useLef"
[11/25 13:40:29     21s] srouteBottomLayerLimit set to 1
[11/25 13:40:29     21s] srouteBottomTargetLayerLimit set to 1
[11/25 13:40:29     21s] srouteConnectConverterPin set to false
[11/25 13:40:29     21s] srouteCrossoverViaBottomLayer set to 1
[11/25 13:40:29     21s] srouteCrossoverViaTopLayer set to 10
[11/25 13:40:29     21s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/25 13:40:29     21s] srouteFollowCorePinEnd set to 3
[11/25 13:40:29     21s] srouteJogControl set to "preferWithChanges differentLayer"
[11/25 13:40:29     21s] sroutePadPinAllPorts set to true
[11/25 13:40:29     21s] sroutePreserveExistingRoutes set to true
[11/25 13:40:29     21s] srouteRoutePowerBarPortOnBothDir set to true
[11/25 13:40:29     21s] srouteStopBlockPin set to "nearestTarget"
[11/25 13:40:29     21s] srouteTopLayerLimit set to 3
[11/25 13:40:29     21s] srouteTopTargetLayerLimit set to 10
[11/25 13:40:29     21s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 4088.00 megs.
[11/25 13:40:29     21s] 
[11/25 13:40:29     21s] Reading DB technology information...
[11/25 13:40:29     21s] Finished reading DB technology information.
[11/25 13:40:29     21s] Reading floorplan and netlist information...
[11/25 13:40:29     21s] Finished reading floorplan and netlist information.
[11/25 13:40:29     21s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[11/25 13:40:29     21s] Read in 21 layers, 10 routing layers, 1 overlap layer
[11/25 13:40:29     21s] Read in 1 nondefault rule, 0 used
[11/25 13:40:29     21s] Read in 196 macros, 41 used
[11/25 13:40:29     21s] Read in 126 components
[11/25 13:40:29     21s]   126 core components: 40 unplaced, 0 placed, 86 fixed
[11/25 13:40:29     21s] Read in 16 physical pins
[11/25 13:40:29     21s]   16 physical pins: 0 unplaced, 0 placed, 16 fixed
[11/25 13:40:29     21s] Read in 586 logical pins
[11/25 13:40:29     21s] Read in 586 nets
[11/25 13:40:29     21s] Read in 2 special nets, 2 routed
[11/25 13:40:29     21s] Read in 268 terminals
[11/25 13:40:29     21s] 2 nets selected.
[11/25 13:40:29     21s] 
[11/25 13:40:29     21s] Begin power routing ...
[11/25 13:40:29     21s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V3 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[11/25 13:40:29     21s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V3 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[11/25 13:40:29     21s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V5 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[11/25 13:40:29     21s] #WARNING (NRDB-407) pitch for LAYER Pad is defined too small, reset to 1280
[11/25 13:40:29     21s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1 timing=1 sns=1 ppa_info=1
[11/25 13:40:29     21s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[11/25 13:40:29     21s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
[11/25 13:40:29     21s] **WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 3.
[11/25 13:40:29     21s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/25 13:40:29     21s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/25 13:40:29     21s] Type 'man IMPSR-1256' for more detail.
[11/25 13:40:29     21s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/25 13:40:29     21s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vss net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/25 13:40:29     21s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vss net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/25 13:40:29     21s] Type 'man IMPSR-1256' for more detail.
[11/25 13:40:29     21s] Cannot find any AREAIO class pad pin of net vss. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/25 13:40:29     21s] ### info: trigger incremental cell import ( 196 new cells ).
[11/25 13:40:29     21s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V3 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[11/25 13:40:29     21s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V3 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[11/25 13:40:29     21s] #WARNING (NRDB-2012) The ENCLOSURE statement in layer V5 has the syntax for overhang values without END/SIDE keywords but contains CUTCLASS attribute and the cut defined in the CUTCLASS is rectangular. The new syntax 'END overhang1 SIDE overhang2' must be used in this case. Without the END/SIDE keywords, the larger value is assigned as end overhang and smaller value is assigned as side overhang. 
[11/25 13:40:29     21s] #WARNING (NRDB-407) pitch for LAYER Pad is defined too small, reset to 1280
[11/25 13:40:29     21s] #WARNING (NRDB-733) PIN A in CELL_VIEW BUFx16f_ASAP7_75t_R does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[11/25 13:40:29     21s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1 timing=1 sns=1 ppa_info=1
[11/25 13:40:29     21s] CPU time for vdd FollowPin 0 seconds
[11/25 13:40:29     21s] CPU time for vss FollowPin 0 seconds
[11/25 13:40:29     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (-33.55, -33.34).
[11/25 13:40:29     21s] Type 'man IMPPP-610' for more detail.
[11/25 13:40:29     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 0.07 x 0.07 at (-33.55, -33.34).
[11/25 13:40:29     21s] Type 'man IMPPP-610' for more detail.
[11/25 13:40:29     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M4 & M5, size: 0.07 x 0.07 at (-33.55, -33.34).
[11/25 13:40:29     21s] Type 'man IMPPP-610' for more detail.
[11/25 13:40:29     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M5 & M6, size: 0.07 x 0.07 at (-33.55, -33.34).
[11/25 13:40:29     21s] Type 'man IMPPP-610' for more detail.
[11/25 13:40:29     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M6 & M7, size: 0.07 x 0.07 at (-33.55, -33.34).
[11/25 13:40:29     21s] Type 'man IMPPP-610' for more detail.
[11/25 13:40:29     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 0.07 x 0.07 at (-33.55, -33.34).
[11/25 13:40:29     21s] Type 'man IMPPP-610' for more detail.
[11/25 13:40:29     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (-33.55, -33.34).
[11/25 13:40:29     21s] Type 'man IMPPP-610' for more detail.
[11/25 13:40:29     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 0.07 x 0.07 at (-33.55, -33.34).
[11/25 13:40:29     21s] Type 'man IMPPP-610' for more detail.
[11/25 13:40:29     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M4 & M5, size: 0.07 x 0.07 at (-33.55, -33.34).
[11/25 13:40:29     21s] Type 'man IMPPP-610' for more detail.
[11/25 13:40:29     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M5 & M6, size: 0.07 x 0.07 at (-33.55, -33.34).
[11/25 13:40:29     21s] Type 'man IMPPP-610' for more detail.
[11/25 13:40:29     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M6 & M7, size: 0.07 x 0.07 at (-33.55, -33.34).
[11/25 13:40:29     21s] Type 'man IMPPP-610' for more detail.
[11/25 13:40:29     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 0.07 x 0.07 at (-33.55, -33.34).
[11/25 13:40:29     21s] Type 'man IMPPP-610' for more detail.
[11/25 13:40:29     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (-33.55, -33.34).
[11/25 13:40:29     21s] Type 'man IMPPP-610' for more detail.
[11/25 13:40:29     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 0.07 x 0.07 at (-33.55, -33.34).
[11/25 13:40:29     21s] Type 'man IMPPP-610' for more detail.
[11/25 13:40:29     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M4 & M5, size: 0.07 x 0.07 at (-33.55, -33.34).
[11/25 13:40:29     21s] Type 'man IMPPP-610' for more detail.
[11/25 13:40:29     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M5 & M6, size: 0.07 x 0.07 at (-33.55, -33.34).
[11/25 13:40:29     21s] Type 'man IMPPP-610' for more detail.
[11/25 13:40:29     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M6 & M7, size: 0.07 x 0.07 at (-33.55, -33.34).
[11/25 13:40:29     21s] Type 'man IMPPP-610' for more detail.
[11/25 13:40:29     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 0.07 x 0.07 at (-33.55, -33.34).
[11/25 13:40:29     21s] Type 'man IMPPP-610' for more detail.
[11/25 13:40:29     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (-33.55, -33.34).
[11/25 13:40:29     21s] Type 'man IMPPP-610' for more detail.
[11/25 13:40:29     21s] **WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 0.07 x 0.07 at (-33.55, -33.34).
[11/25 13:40:29     21s] Type 'man IMPPP-610' for more detail.
[11/25 13:40:29     21s] **WARN: (EMS-27):	Message (IMPPP-610) has exceeded the current message display limit of 20.
[11/25 13:40:29     21s] To increase the message display limit, refer to the product command reference manual.
[11/25 13:40:29     21s]   Number of IO ports routed: 0
[11/25 13:40:29     21s]   Number of Block ports routed: 0
[11/25 13:40:29     21s]   Number of Stripe ports routed: 0
[11/25 13:40:29     21s]   Number of Core ports routed: 88
[11/25 13:40:29     21s]   Number of Pad ports routed: 0
[11/25 13:40:29     21s]   Number of Power Bump ports routed: 0
[11/25 13:40:29     21s]   Number of Followpin connections: 44
[11/25 13:40:29     21s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 4088.00 megs.
[11/25 13:40:29     21s] 
[11/25 13:40:29     21s] 
[11/25 13:40:29     21s] 
[11/25 13:40:29     21s]  Begin updating DB with routing results ...
[11/25 13:40:29     21s]  Updating DB with 16 io pins ...
[11/25 13:40:29     21s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[11/25 13:40:29     21s] **WARN: (IMPTR-2104):	Layer M10: Pitch=1280 is less than min width=640 + min spacing=32000.
[11/25 13:40:29     21s] Temporarily expand pitch on layer M10 from 1280 to 11520 (9x).
[11/25 13:40:29     21s] **ERROR: (IMPTR-2101):	Layer M10: Pitch=11520x9 is still less than min width=32000 + min spacing=640.
**WARN: (IMPTR-2108):	For layer M10, the gaps of 206 out of 206 tracks are narrower than 8.160um (space 8.000 + width 0.160).
[11/25 13:40:29     21s] Type 'man IMPTR-2108' for more detail.
[11/25 13:40:29     21s]  As a result, your trialRoute congestion could be incorrect.
[11/25 13:40:29     21s] Pin and blockage extraction finished
[11/25 13:40:29     21s] 
[11/25 13:40:29     21s] sroute created 176 wires.
[11/25 13:40:29     21s] ViaGen created 88 vias, deleted 0 via to avoid violation.
[11/25 13:40:29     21s] +--------+----------------+----------------+
[11/25 13:40:29     21s] |  Layer |     Created    |     Deleted    |
[11/25 13:40:29     21s] +--------+----------------+----------------+
[11/25 13:40:29     21s] |   M1   |       132      |       NA       |
[11/25 13:40:29     21s] |   V1   |       88       |        0       |
[11/25 13:40:29     21s] |   M2   |       44       |       NA       |
[11/25 13:40:29     21s] +--------+----------------+----------------+
[11/25 13:40:29     21s] #% End sroute (date=11/25 13:40:29, total cpu=0:00:00.2, real=0:00:00.0, peak res=2338.7M, current mem=2331.9M)
[11/25 13:40:29     21s] <CMD> saveDesign dist_sort.specialRoute.enc
[11/25 13:40:29     21s] #% Begin save design ... (date=11/25 13:40:29, mem=2331.9M)
[11/25 13:40:29     21s] INFO: Current data have to be saved into a temporary db: 'dist_sort.specialRoute.enc.dat.tmp' first. It will be renamed to the correct name 'dist_sort.specialRoute.enc.dat' after the old db was deleted.
[11/25 13:40:29     21s] % Begin Save ccopt configuration ... (date=11/25 13:40:29, mem=2331.9M)
[11/25 13:40:29     21s] % End Save ccopt configuration ... (date=11/25 13:40:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=2331.9M, current mem=2330.4M)
[11/25 13:40:29     21s] % Begin Save netlist data ... (date=11/25 13:40:29, mem=2330.4M)
[11/25 13:40:29     21s] Writing Binary DB to dist_sort.specialRoute.enc.dat.tmp/dist_sort.v.bin in single-threaded mode...
[11/25 13:40:30     21s] % End Save netlist data ... (date=11/25 13:40:30, total cpu=0:00:00.1, real=0:00:01.0, peak res=2330.9M, current mem=2330.9M)
[11/25 13:40:30     21s] Saving symbol-table file ...
[11/25 13:40:30     21s] Saving congestion map file dist_sort.specialRoute.enc.dat.tmp/dist_sort.route.congmap.gz ...
[11/25 13:40:30     21s] % Begin Save AAE data ... (date=11/25 13:40:30, mem=2330.9M)
[11/25 13:40:30     21s] Saving AAE Data ...
[11/25 13:40:30     21s] % End Save AAE data ... (date=11/25 13:40:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=2330.9M, current mem=2329.5M)
[11/25 13:40:30     22s] Saving mode setting ...
[11/25 13:40:30     22s] Saving global file ...
[11/25 13:40:30     22s] % Begin Save floorplan data ... (date=11/25 13:40:30, mem=2331.2M)
[11/25 13:40:30     22s] Saving floorplan file ...
[11/25 13:40:30     22s] % End Save floorplan data ... (date=11/25 13:40:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=2331.3M, current mem=2331.3M)
[11/25 13:40:30     22s] Saving PG file dist_sort.specialRoute.enc.dat.tmp/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Mon Nov 25 13:40:30 2024)
[11/25 13:40:30     22s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2448.2M) ***
[11/25 13:40:30     22s] *info - save blackBox cells to lef file dist_sort.specialRoute.enc.dat.tmp/dist_sort.bbox.lef
[11/25 13:40:30     22s] Saving Drc markers ...
[11/25 13:40:30     22s] ... No Drc file written since there is no markers found.
[11/25 13:40:30     22s] % Begin Save placement data ... (date=11/25 13:40:30, mem=2331.3M)
[11/25 13:40:30     22s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/25 13:40:30     22s] Save Adaptive View Pruning View Names to Binary file
[11/25 13:40:30     22s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2452.2M) ***
[11/25 13:40:30     22s] % End Save placement data ... (date=11/25 13:40:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=2331.5M, current mem=2331.5M)
[11/25 13:40:30     22s] % Begin Save routing data ... (date=11/25 13:40:30, mem=2331.5M)
[11/25 13:40:30     22s] Saving route file ...
[11/25 13:40:30     22s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2448.2M) ***
[11/25 13:40:30     22s] % End Save routing data ... (date=11/25 13:40:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=2331.5M, current mem=2331.5M)
[11/25 13:40:30     22s] Saving property file dist_sort.specialRoute.enc.dat.tmp/dist_sort.prop
[11/25 13:40:30     22s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2452.2M) ***
[11/25 13:40:30     22s] Saving preRoute extracted patterns in file 'dist_sort.specialRoute.enc.dat.tmp/dist_sort.techData.gz' ...
[11/25 13:40:30     22s] Saving preRoute extraction data in directory 'dist_sort.specialRoute.enc.dat.tmp/extraction/' ...
[11/25 13:40:30     22s] eee: Checksum of RC Grid density data=120
[11/25 13:40:30     22s] % Begin Save power constraints data ... (date=11/25 13:40:30, mem=2333.0M)
[11/25 13:40:30     22s] % End Save power constraints data ... (date=11/25 13:40:30, total cpu=0:00:00.0, real=0:00:00.0, peak res=2333.0M, current mem=2333.0M)
[11/25 13:40:31     22s] Generated self-contained design dist_sort.specialRoute.enc.dat.tmp
[11/25 13:40:31     22s] #% End save design ... (date=11/25 13:40:31, total cpu=0:00:00.9, real=0:00:02.0, peak res=2363.7M, current mem=2332.3M)
[11/25 13:40:31     22s] *** Message Summary: 0 warning(s), 0 error(s)
[11/25 13:40:31     22s] 
[11/25 13:40:31     22s] <CMD> setViaGenMode -viarule_preference { M6_M5widePWR1p152 M5_M4widePWR0p864 M4_M3widePWR0p864 }
[11/25 13:40:31     22s] <CMD> setViaGenMode -bar_cut_orientation vertical
[11/25 13:40:31     22s] <CMD> saveDesign dist_sort.power_complete.enc
[11/25 13:40:31     22s] #% Begin save design ... (date=11/25 13:40:31, mem=2332.3M)
[11/25 13:40:31     22s] INFO: Current data have to be saved into a temporary db: 'dist_sort.power_complete.enc.dat.tmp' first. It will be renamed to the correct name 'dist_sort.power_complete.enc.dat' after the old db was deleted.
[11/25 13:40:31     22s] % Begin Save ccopt configuration ... (date=11/25 13:40:31, mem=2332.3M)
[11/25 13:40:31     22s] % End Save ccopt configuration ... (date=11/25 13:40:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=2332.5M, current mem=2332.5M)
[11/25 13:40:31     22s] % Begin Save netlist data ... (date=11/25 13:40:31, mem=2332.5M)
[11/25 13:40:31     22s] Writing Binary DB to dist_sort.power_complete.enc.dat.tmp/dist_sort.v.bin in single-threaded mode...
[11/25 13:40:31     22s] % End Save netlist data ... (date=11/25 13:40:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=2332.5M, current mem=2332.5M)
[11/25 13:40:31     22s] Saving symbol-table file ...
[11/25 13:40:31     22s] Saving congestion map file dist_sort.power_complete.enc.dat.tmp/dist_sort.route.congmap.gz ...
[11/25 13:40:31     22s] % Begin Save AAE data ... (date=11/25 13:40:31, mem=2332.5M)
[11/25 13:40:31     22s] Saving AAE Data ...
[11/25 13:40:31     22s] % End Save AAE data ... (date=11/25 13:40:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=2332.5M, current mem=2331.0M)
[11/25 13:40:31     22s] Saving mode setting ...
[11/25 13:40:31     22s] Saving global file ...
[11/25 13:40:32     23s] % Begin Save floorplan data ... (date=11/25 13:40:32, mem=2331.0M)
[11/25 13:40:32     23s] Saving floorplan file ...
[11/25 13:40:32     23s] % End Save floorplan data ... (date=11/25 13:40:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=2331.0M, current mem=2331.0M)
[11/25 13:40:32     23s] Saving PG file dist_sort.power_complete.enc.dat.tmp/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Mon Nov 25 13:40:32 2024)
[11/25 13:40:32     23s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2462.9M) ***
[11/25 13:40:32     23s] *info - save blackBox cells to lef file dist_sort.power_complete.enc.dat.tmp/dist_sort.bbox.lef
[11/25 13:40:32     23s] Saving Drc markers ...
[11/25 13:40:32     23s] ... No Drc file written since there is no markers found.
[11/25 13:40:32     23s] % Begin Save placement data ... (date=11/25 13:40:32, mem=2331.0M)
[11/25 13:40:32     23s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/25 13:40:32     23s] Save Adaptive View Pruning View Names to Binary file
[11/25 13:40:32     23s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2465.9M) ***
[11/25 13:40:32     23s] % End Save placement data ... (date=11/25 13:40:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=2331.0M, current mem=2331.0M)
[11/25 13:40:32     23s] % Begin Save routing data ... (date=11/25 13:40:32, mem=2331.0M)
[11/25 13:40:32     23s] Saving route file ...
[11/25 13:40:32     23s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2462.9M) ***
[11/25 13:40:32     23s] % End Save routing data ... (date=11/25 13:40:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=2331.0M, current mem=2331.0M)
[11/25 13:40:32     23s] Saving property file dist_sort.power_complete.enc.dat.tmp/dist_sort.prop
[11/25 13:40:32     23s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2465.9M) ***
[11/25 13:40:32     23s] Saving preRoute extracted patterns in file 'dist_sort.power_complete.enc.dat.tmp/dist_sort.techData.gz' ...
[11/25 13:40:32     23s] Saving preRoute extraction data in directory 'dist_sort.power_complete.enc.dat.tmp/extraction/' ...
[11/25 13:40:32     23s] eee: Checksum of RC Grid density data=120
[11/25 13:40:32     23s] % Begin Save power constraints data ... (date=11/25 13:40:32, mem=2332.6M)
[11/25 13:40:32     23s] % End Save power constraints data ... (date=11/25 13:40:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=2332.6M, current mem=2332.6M)
[11/25 13:40:32     23s] Generated self-contained design dist_sort.power_complete.enc.dat.tmp
[11/25 13:40:33     23s] #% End save design ... (date=11/25 13:40:32, total cpu=0:00:00.8, real=0:00:02.0, peak res=2364.0M, current mem=2332.6M)
[11/25 13:40:33     23s] *** Message Summary: 0 warning(s), 0 error(s)
[11/25 13:40:33     23s] 
[11/25 13:40:33     23s] <CMD> timeDesign -prePlace
[11/25 13:40:33     23s] *** timeDesign #1 [begin] () : totSession cpu/real = 0:00:23.5/0:00:31.7 (0.7), mem = 2477.9M
[11/25 13:40:33     23s] Info: 1 threads available for lower-level modules during optimization.
[11/25 13:40:33     23s] Set Using Default Delay Limit as 101.
[11/25 13:40:33     23s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/25 13:40:33     23s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[11/25 13:40:33     23s] Set Default Net Delay as 0 ps.
[11/25 13:40:33     23s] Set Default Net Load as 0 pF. 
[11/25 13:40:33     23s] Set Default Input Pin Transition as 1 ps.
[11/25 13:40:33     23s] INFO: setAnalysisMode clkSrcPath true -> false
[11/25 13:40:33     23s] INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
[11/25 13:40:33     23s] Cell dist_sort LLGs are deleted
[11/25 13:40:33     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:40:33     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:40:33     23s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2479.9M, EPOCH TIME: 1732560033.100465
[11/25 13:40:33     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:40:33     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:40:33     23s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2479.9M, EPOCH TIME: 1732560033.100614
[11/25 13:40:33     23s] Max number of tech site patterns supported in site array is 256.
[11/25 13:40:33     23s] Core basic site is coreSite
[11/25 13:40:33     23s] After signature check, allow fast init is false, keep pre-filter is true.
[11/25 13:40:33     23s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/25 13:40:33     23s] SiteArray: non-trimmed site array dimensions = 43 x 217
[11/25 13:40:33     23s] SiteArray: use 57,344 bytes
[11/25 13:40:33     23s] SiteArray: current memory after site array memory allocation 2479.9M
[11/25 13:40:33     23s] SiteArray: FP blocked sites are writable
[11/25 13:40:33     23s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2479.9M, EPOCH TIME: 1732560033.103522
[11/25 13:40:33     23s] Process 132 (called=0 computed=0) wires and vias for routing blockage analysis
[11/25 13:40:33     23s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.000, REAL:0.000, MEM:2479.9M, EPOCH TIME: 1732560033.103874
[11/25 13:40:33     23s] SiteArray: number of non floorplan blocked sites for llg default is 9331
[11/25 13:40:33     23s] Atter site array init, number of instance map data is 0.
[11/25 13:40:33     23s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.002, REAL:0.004, MEM:2479.9M, EPOCH TIME: 1732560033.104253
[11/25 13:40:33     23s] 
[11/25 13:40:33     23s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/25 13:40:33     23s]  Pre_CCE_Colorizing is not ON! (0:0:196:0)
[11/25 13:40:33     23s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.003, REAL:0.005, MEM:2479.9M, EPOCH TIME: 1732560033.105159
[11/25 13:40:33     23s] Cell dist_sort LLGs are deleted
[11/25 13:40:33     23s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:86).
[11/25 13:40:33     23s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/25 13:40:33     23s] Starting delay calculation for Setup views
[11/25 13:40:33     23s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/25 13:40:33     24s] AAE DB initialization (MEM=2516.38 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/25 13:40:33     24s] #################################################################################
[11/25 13:40:33     24s] # Design Stage: PreRoute
[11/25 13:40:33     24s] # Design Name: dist_sort
[11/25 13:40:33     24s] # Design Mode: 90nm
[11/25 13:40:33     24s] # Analysis Mode: MMMC Non-OCV 
[11/25 13:40:33     24s] # Parasitics Mode: No SPEF/RCDB 
[11/25 13:40:33     24s] # Signoff Settings: SI Off 
[11/25 13:40:33     24s] #################################################################################
[11/25 13:40:33     24s] Calculate delays in Single mode...
[11/25 13:40:33     24s] Topological Sorting (REAL = 0:00:00.0, MEM = 2535.5M, InitMEM = 2533.5M)
[11/25 13:40:33     24s] Start delay calculation (fullDC) (1 T). (MEM=2338.28)
[11/25 13:40:33     24s] siFlow : Timing analysis mode is single, using late cdB files
[11/25 13:40:33     24s] Start AAE Lib Loading. (MEM=2547.04)
[11/25 13:40:33     24s] End AAE Lib Loading. (MEM=2767.12 CPU=0:00:00.0 Real=0:00:00.0)
[11/25 13:40:33     24s] End AAE Lib Interpolated Model. (MEM=2767.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:40:33     24s] Total number of fetched objects 2143
[11/25 13:40:33     24s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/25 13:40:33     24s] End delay calculation. (MEM=2342.08 CPU=0:00:00.1 REAL=0:00:00.0)
[11/25 13:40:34     24s] End delay calculation (fullDC). (MEM=2333.62 CPU=0:00:00.3 REAL=0:00:01.0)
[11/25 13:40:34     24s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 2947.4M) ***
[11/25 13:40:34     24s] *** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:00:24.6 mem=2939.4M)
[11/25 13:40:34     24s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

Density: 81.515%
------------------------------------------------------------------

[11/25 13:40:34     24s] Resetting back High Fanout Nets as non-ideal
[11/25 13:40:34     24s] Set Using Default Delay Limit as 1000.
[11/25 13:40:34     24s] Set Default Net Delay as 1000 ps.
[11/25 13:40:34     24s] Set Default Input Pin Transition as 0.1 ps.
[11/25 13:40:34     24s] Set Default Net Load as 0.5 pF. 
[11/25 13:40:34     24s] Reported timing to dir ./timingReports
[11/25 13:40:34     24s] Total CPU time: 1.12 sec
[11/25 13:40:34     24s] Total Real time: 1.0 sec
[11/25 13:40:34     24s] Total Memory Usage: 2873.914062 Mbytes
[11/25 13:40:34     24s] Info: pop threads available for lower-level modules during optimization.
[11/25 13:40:34     24s] *** timeDesign #1 [finish] () : cpu/real = 0:00:01.1/0:00:01.3 (0.9), totSession cpu/real = 0:00:24.6/0:00:33.0 (0.7), mem = 2873.9M
[11/25 13:40:34     24s] 
[11/25 13:40:34     24s] =============================================================================================
[11/25 13:40:34     24s]  Final TAT Report : timeDesign #1                                               23.12-s091_1
[11/25 13:40:34     24s] =============================================================================================
[11/25 13:40:34     24s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/25 13:40:34     24s] ---------------------------------------------------------------------------------------------
[11/25 13:40:34     24s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/25 13:40:34     24s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.2 % )     0:00:01.2 /  0:00:01.0    0.9
[11/25 13:40:34     24s] [ UpdateTimingGraph      ]      1   0:00:00.6  (  48.7 % )     0:00:01.1 /  0:00:00.9    0.8
[11/25 13:40:34     24s] [ FullDelayCalc          ]      1   0:00:00.5  (  36.8 % )     0:00:00.5 /  0:00:00.3    0.6
[11/25 13:40:34     24s] [ TimingUpdate           ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.8
[11/25 13:40:34     24s] [ TimingReport           ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.7
[11/25 13:40:34     24s] [ GenerateReports        ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.5
[11/25 13:40:34     24s] [ MISC                   ]          0:00:00.1  (   9.9 % )     0:00:00.1 /  0:00:00.1    0.9
[11/25 13:40:34     24s] ---------------------------------------------------------------------------------------------
[11/25 13:40:34     24s]  timeDesign #1 TOTAL                0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.1    0.9
[11/25 13:40:34     24s] ---------------------------------------------------------------------------------------------
[11/25 13:40:34     24s] <CMD> createBasicPathGroups
[11/25 13:40:34     24s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 3
[11/25 13:40:34     24s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/25 13:40:34     24s] <CMD> setPinAssignMode -maxLayer 3
[11/25 13:40:34     24s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[11/25 13:40:34     24s] <CMD> setNanoRouteMode -routeTopRoutingLayer 3
[11/25 13:40:34     24s] #WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[11/25 13:40:34     24s] <CMD> setDesignMode -topRoutingLayer M3
[11/25 13:40:34     24s] **WARN: (IMPSYT-21024):	Command "setMaxRouteLayer" has become obsolete. It will be removed in the next release and is replaced by "setDesignMode -topRoutingLayer". The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your scripts.
[11/25 13:40:34     24s] <CMD> set_interactive_constraint_modes common
[11/25 13:40:34     24s] <CMD> report_clocks
[11/25 13:40:34     24s] <CMD> setOptMode -usefulSkew false -allEndPoints true -fixHoldAllowSetupTnsDegrade false -fixDrc true -fixFanoutLoad true -fixSISlew true -checkRoutingCongestion true
[11/25 13:40:34     24s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[11/25 13:40:34     24s] <CMD> setPinAssignMode -pinEditInBatch true
[11/25 13:40:34     24s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[11/25 13:40:34     24s] <CMD> editPin -fixedPin 1 -fixOverlap 1 -spreadDirection clockwise -edge 0 -layer 2 -offsetEnd 15 -offsetStart 15 -spreadType side -pin {clk rst {inp_a[15]} {inp_a[14]} {inp_a[13]} {inp_a[12]} {inp_a[11]} {inp_a[10]} {inp_a[9]} {inp_a[8]} {inp_a[7]} {inp_a[6]} {inp_a[5]} {inp_a[4]} {inp_a[3]} {inp_a[2]} {inp_a[1]} {inp_a[0]} {inp_b[15]} {inp_b[14]} {inp_b[13]} {inp_b[12]} {inp_b[11]} {inp_b[10]} {inp_b[9]} {inp_b[8]} {inp_b[7]} {inp_b[6]} {inp_b[5]} {inp_b[4]} {inp_b[3]} {inp_b[2]} {inp_b[1]} {inp_b[0]} } -snap TRACK
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin inp_a[15] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin inp_a[14] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin inp_a[13] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin inp_a[12] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin inp_a[11] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin inp_a[10] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin inp_a[9] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin inp_a[8] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin inp_a[7] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin inp_a[6] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin inp_a[5] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin inp_a[4] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin inp_a[3] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin inp_a[2] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin inp_a[1] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin inp_a[0] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin inp_b[15] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin inp_b[14] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin inp_b[13] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin inp_b[12] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (EMS-27):	Message (IMPPTN-1235) has exceeded the current message display limit of 20.
[11/25 13:40:34     24s] To increase the message display limit, refer to the product command reference manual.
[11/25 13:40:34     24s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=2127493176 routing_via=1 timing=1 sns=1 ppa_info=1
[11/25 13:40:34     24s] Successfully spread [2] pins.
[11/25 13:40:34     24s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2874.9M).
[11/25 13:40:34     24s] <CMD> setPinAssignMode -pinEditInBatch false
[11/25 13:40:34     24s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[11/25 13:40:34     24s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[11/25 13:40:34     24s] <CMD> setPinAssignMode -pinEditInBatch true
[11/25 13:40:34     24s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[11/25 13:40:34     24s] <CMD> editPin -fixedPin 1 -fixOverlap 1 -spreadDirection clockwise -edge 2 -layer 2 -offsetEnd 15 -offsetStart 15 -spreadType side -pin {{prod[31]} {prod[30]} {prod[29]} {prod[28]} {prod[27]} {prod[26]} {prod[25]} {prod[24]} {prod[23]} {prod[22]} {prod[21]} {prod[20]} {prod[19]} {prod[18]} {prod[17]} {prod[16]} {prod[15]} {prod[14]} {prod[13]} {prod[12]} {prod[11]} {prod[10]} {prod[9]} {prod[8]} {prod[7]} {prod[6]} {prod[5]} {prod[4]} {prod[3]} {prod[2]} {prod[1]} {prod[0]} } -snap TRACK
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin prod[31] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin prod[30] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin prod[29] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin prod[28] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin prod[27] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin prod[26] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin prod[25] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin prod[24] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin prod[23] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin prod[22] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin prod[21] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin prod[20] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin prod[19] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin prod[18] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin prod[17] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin prod[16] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin prod[15] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin prod[14] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin prod[13] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (IMPPTN-1235):	Cannot find pin prod[12] on partition dist_sort
[11/25 13:40:34     24s] **WARN: (EMS-27):	Message (IMPPTN-1235) has exceeded the current message display limit of 20.
[11/25 13:40:34     24s] To increase the message display limit, refer to the product command reference manual.
[11/25 13:40:34     24s] **ERROR: (IMPPTN-963):	Either specified pin name for the selected partition does not exist or has status 'cover'. Specify the pin or the list of pins correctly and run the command again.

[11/25 13:43:10     24s] 
[11/25 13:43:10     24s] *** Memory Usage v#1 (Current mem = 2874.914M, initial mem = 836.516M) ***
[11/25 13:43:10     24s] 
[11/25 13:43:10     24s] *** Summary of all messages that are not suppressed in this session:
[11/25 13:43:10     24s] Severity  ID               Count  Summary                                  
[11/25 13:43:10     24s] WARNING   IMPLF-45           196  Macro '%s' has no SITE statement and it ...
[11/25 13:43:10     24s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[11/25 13:43:10     24s] WARNING   IMPPTN-1235         64  Cannot find pin %s on partition %s       
[11/25 13:43:10     24s] WARNING   IMPPTN-867           4  Found use of %s. This will continue to w...
[11/25 13:43:10     24s] ERROR     IMPPTN-963           1  Either specified pin name for the select...
[11/25 13:43:10     24s] WARNING   IMPSYT-21024         1  Command "setMaxRouteLayer" has become ob...
[11/25 13:43:10     24s] WARNING   IMPVL-346          126  Module '%s' is instantiated in the netli...
[11/25 13:43:10     24s] WARNING   IMPDB-2504         126  Unable to find netlist cell in the desig...
[11/25 13:43:10     24s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[11/25 13:43:10     24s] WARNING   IMPPP-610          528  The power planner failed to find a match...
[11/25 13:43:10     24s] WARNING   IMPSR-554            1  The specified top target layer is beyond...
[11/25 13:43:10     24s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[11/25 13:43:10     24s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[11/25 13:43:10     24s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[11/25 13:43:10     24s] WARNING   IMPSP-5134           2  Setting %s to %0.3f (microns) as a multi...
[11/25 13:43:10     24s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[11/25 13:43:10     24s] ERROR     IMPTR-2101           1  Layer %s: Pitch=%dx%d is still less than...
[11/25 13:43:10     24s] WARNING   IMPTR-2104           1  Layer %s: Pitch=%d is less than min widt...
[11/25 13:43:10     24s] WARNING   IMPTR-2108           1  For layer M%d, the gaps of %d out of %d ...
[11/25 13:43:10     24s] WARNING   NRDB-733             1  %s %s in %s %s does not have a physical ...
[11/25 13:43:10     24s] WARNING   NRDB-407             2  pitch for %s %s is defined too small, re...
[11/25 13:43:10     24s] WARNING   NRDB-2012            6  The ENCLOSURE statement in layer %s has ...
[11/25 13:43:10     24s] WARNING   NRIF-91              1  Option setNanoRouteMode -route_top_routi...
[11/25 13:43:10     24s] WARNING   NRIF-95              2  Option setNanoRouteMode -routeTopRouting...
[11/25 13:43:10     24s] WARNING   IMPPSP-1003          1  Found use of '%s'. This will continue to...
[11/25 13:43:10     24s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[11/25 13:43:10     24s] WARNING   TECHLIB-1277         2  The %s '%s' has been defined for %s %s '...
[11/25 13:43:10     24s] *** Message Summary: 1074 warning(s), 2 error(s)
[11/25 13:43:10     24s] 
[11/25 13:43:10     24s] --- Ending "Innovus" (totcpu=0:00:24.9, real=0:03:10, mem=2874.9M) ---
