#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "E:\Softwares\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\Softwares\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\Softwares\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\Softwares\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\Softwares\iverilog\lib\ivl\va_math.vpi";
S_0000017d36e2ba50 .scope module, "tb_GCC" "tb_GCC" 2 1;
 .timescale 0 0;
v0000017d36e8d470_0 .var "clk", 0 0;
v0000017d36e8db50_0 .net "q1", 0 0, v0000017d36e19f00_0;  1 drivers
v0000017d36e8c9d0_0 .net "q2", 0 0, v0000017d36e84210_0;  1 drivers
v0000017d36e8e2d0_0 .net "q3", 0 0, v0000017d36e83310_0;  1 drivers
v0000017d36e8e730_0 .net "q4", 0 0, v0000017d36e83090_0;  1 drivers
v0000017d36e8de70_0 .var "rst", 0 0;
S_0000017d36e2bbe0 .scope module, "DUT" "GCC" 2 5, 3 1 0, S_0000017d36e2ba50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "q1";
    .port_info 2 /OUTPUT 1 "q2";
    .port_info 3 /OUTPUT 1 "q3";
    .port_info 4 /OUTPUT 1 "q4";
    .port_info 5 /INPUT 1 "rst";
L_0000017d36e231e0 .functor AND 1, v0000017d36e84210_0, v0000017d36e83310_0, C4<1>, C4<1>;
L_0000017d36e23480 .functor AND 1, L_0000017d36e231e0, v0000017d36e83090_0, C4<1>, C4<1>;
L_0000017d36e23d40 .functor NOT 1, v0000017d36e19f00_0, C4<0>, C4<0>, C4<0>;
L_0000017d36e23250 .functor AND 1, L_0000017d36e23d40, v0000017d36e83310_0, C4<1>, C4<1>;
L_0000017d36e23db0 .functor NOT 1, v0000017d36e83090_0, C4<0>, C4<0>, C4<0>;
L_0000017d36e232c0 .functor AND 1, L_0000017d36e23250, L_0000017d36e23db0, C4<1>, C4<1>;
L_0000017d36e23b10 .functor NOT 1, v0000017d36e19f00_0, C4<0>, C4<0>, C4<0>;
L_0000017d36e23e20 .functor AND 1, L_0000017d36e23b10, v0000017d36e83090_0, C4<1>, C4<1>;
L_0000017d36e23560 .functor NOT 1, v0000017d36e84210_0, C4<0>, C4<0>, C4<0>;
L_0000017d36e23b80 .functor AND 1, L_0000017d36e23560, v0000017d36e83090_0, C4<1>, C4<1>;
L_0000017d36e23330 .functor OR 1, L_0000017d36e23e20, L_0000017d36e23b80, C4<0>, C4<0>;
L_0000017d36e23e90 .functor NOT 1, v0000017d36e83310_0, C4<0>, C4<0>, C4<0>;
L_0000017d36e23640 .functor NOT 1, v0000017d36e19f00_0, C4<0>, C4<0>, C4<0>;
L_0000017d36e23f00 .functor OR 1, L_0000017d36e23640, v0000017d36e84210_0, C4<0>, C4<0>;
L_0000017d36e23f70 .functor AND 1, L_0000017d36e23e90, L_0000017d36e23f00, C4<1>, C4<1>;
L_0000017d36e23790 .functor NOT 1, v0000017d36e84210_0, C4<0>, C4<0>, C4<0>;
L_0000017d36e233a0 .functor NOT 1, v0000017d36e83310_0, C4<0>, C4<0>, C4<0>;
L_0000017d36e23bf0 .functor AND 1, L_0000017d36e23790, L_0000017d36e233a0, C4<1>, C4<1>;
L_0000017d36e23870 .functor NOT 1, v0000017d36e83090_0, C4<0>, C4<0>, C4<0>;
L_0000017d36e23c60 .functor AND 1, L_0000017d36e23bf0, L_0000017d36e23870, C4<1>, C4<1>;
L_0000017d36e23090 .functor NOT 1, v0000017d36e83310_0, C4<0>, C4<0>, C4<0>;
L_0000017d36e235d0 .functor AND 1, v0000017d36e19f00_0, L_0000017d36e23090, C4<1>, C4<1>;
L_0000017d36e23aa0 .functor AND 1, L_0000017d36e235d0, v0000017d36e83090_0, C4<1>, C4<1>;
L_0000017d36e238e0 .functor NOT 1, v0000017d36e83090_0, C4<0>, C4<0>, C4<0>;
L_0000017d36e23170 .functor AND 1, v0000017d36e19f00_0, L_0000017d36e238e0, C4<1>, C4<1>;
L_0000017d36e23800 .functor NOT 1, v0000017d36e83090_0, C4<0>, C4<0>, C4<0>;
L_0000017d36e23100 .functor AND 1, v0000017d36e84210_0, L_0000017d36e23800, C4<1>, C4<1>;
L_0000017d36e23410 .functor OR 1, L_0000017d36e23170, L_0000017d36e23100, C4<0>, C4<0>;
L_0000017d36e23950 .functor NOT 1, v0000017d36e84210_0, C4<0>, C4<0>, C4<0>;
L_0000017d36e236b0 .functor OR 1, v0000017d36e19f00_0, L_0000017d36e23950, C4<0>, C4<0>;
L_0000017d36e23a30 .functor AND 1, v0000017d36e83310_0, L_0000017d36e236b0, C4<1>, C4<1>;
v0000017d36e83f90_0 .net *"_ivl_1", 0 0, L_0000017d36e231e0;  1 drivers
v0000017d36e84710_0 .net *"_ivl_12", 0 0, L_0000017d36e23b10;  1 drivers
v0000017d36e83950_0 .net *"_ivl_15", 0 0, L_0000017d36e23e20;  1 drivers
v0000017d36e83590_0 .net *"_ivl_16", 0 0, L_0000017d36e23560;  1 drivers
v0000017d36e83bd0_0 .net *"_ivl_19", 0 0, L_0000017d36e23b80;  1 drivers
v0000017d36e847b0_0 .net *"_ivl_22", 0 0, L_0000017d36e23e90;  1 drivers
v0000017d36e83c70_0 .net *"_ivl_24", 0 0, L_0000017d36e23640;  1 drivers
v0000017d36e83db0_0 .net *"_ivl_27", 0 0, L_0000017d36e23f00;  1 drivers
v0000017d36e83e50_0 .net *"_ivl_30", 0 0, L_0000017d36e23790;  1 drivers
v0000017d36e840d0_0 .net *"_ivl_32", 0 0, L_0000017d36e233a0;  1 drivers
v0000017d36e83450_0 .net *"_ivl_35", 0 0, L_0000017d36e23bf0;  1 drivers
v0000017d36e83630_0 .net *"_ivl_36", 0 0, L_0000017d36e23870;  1 drivers
v0000017d36e834f0_0 .net *"_ivl_4", 0 0, L_0000017d36e23d40;  1 drivers
v0000017d36e836d0_0 .net *"_ivl_40", 0 0, L_0000017d36e23090;  1 drivers
v0000017d36e831d0_0 .net *"_ivl_43", 0 0, L_0000017d36e235d0;  1 drivers
v0000017d36e82cd0_0 .net *"_ivl_46", 0 0, L_0000017d36e238e0;  1 drivers
v0000017d36e84030_0 .net *"_ivl_49", 0 0, L_0000017d36e23170;  1 drivers
v0000017d36e83810_0 .net *"_ivl_50", 0 0, L_0000017d36e23800;  1 drivers
v0000017d36e82c30_0 .net *"_ivl_53", 0 0, L_0000017d36e23100;  1 drivers
v0000017d36e84170_0 .net *"_ivl_56", 0 0, L_0000017d36e23950;  1 drivers
v0000017d36e833b0_0 .net *"_ivl_59", 0 0, L_0000017d36e236b0;  1 drivers
v0000017d36e84350_0 .net *"_ivl_7", 0 0, L_0000017d36e23250;  1 drivers
v0000017d36e843f0_0 .net *"_ivl_8", 0 0, L_0000017d36e23db0;  1 drivers
v0000017d36e83270_0 .net "clk", 0 0, v0000017d36e8d470_0;  1 drivers
v0000017d36e82910_0 .net "q1", 0 0, v0000017d36e19f00_0;  alias, 1 drivers
v0000017d36e84490_0 .net "q2", 0 0, v0000017d36e84210_0;  alias, 1 drivers
v0000017d36e829b0_0 .net "q3", 0 0, v0000017d36e83310_0;  alias, 1 drivers
v0000017d36e82a50_0 .net "q4", 0 0, v0000017d36e83090_0;  alias, 1 drivers
v0000017d36e82af0_0 .net "r1", 0 0, L_0000017d36e23c60;  1 drivers
v0000017d36e82b90_0 .net "r2", 0 0, L_0000017d36e23aa0;  1 drivers
v0000017d36e82d70_0 .net "r3", 0 0, L_0000017d36e23410;  1 drivers
v0000017d36e8c930_0 .net "r4", 0 0, L_0000017d36e23a30;  1 drivers
v0000017d36e8e050_0 .net "rst", 0 0, v0000017d36e8de70_0;  1 drivers
v0000017d36e8d010_0 .net "s1", 0 0, L_0000017d36e23480;  1 drivers
v0000017d36e8dab0_0 .net "s2", 0 0, L_0000017d36e232c0;  1 drivers
v0000017d36e8da10_0 .net "s3", 0 0, L_0000017d36e23330;  1 drivers
v0000017d36e8e410_0 .net "s4", 0 0, L_0000017d36e23f70;  1 drivers
S_0000017d36f3b680 .scope module, "S1" "SR_new" 3 16, 4 1 0, S_0000017d36e2bbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /INPUT 1 "rst";
v0000017d36e19f00_0 .var "Q", 0 0;
v0000017d36e839f0_0 .net "R", 0 0, L_0000017d36e23c60;  alias, 1 drivers
v0000017d36e82eb0_0 .net "S", 0 0, L_0000017d36e23480;  alias, 1 drivers
v0000017d36e842b0_0 .net "clk", 0 0, v0000017d36e8d470_0;  alias, 1 drivers
v0000017d36e83770_0 .net "rst", 0 0, v0000017d36e8de70_0;  alias, 1 drivers
E_0000017d36e22200 .event posedge, v0000017d36e842b0_0;
S_0000017d36f3b810 .scope module, "S2" "SR_new" 3 17, 4 1 0, S_0000017d36e2bbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /INPUT 1 "rst";
v0000017d36e84210_0 .var "Q", 0 0;
v0000017d36e83b30_0 .net "R", 0 0, L_0000017d36e23aa0;  alias, 1 drivers
v0000017d36e84530_0 .net "S", 0 0, L_0000017d36e232c0;  alias, 1 drivers
v0000017d36e82e10_0 .net "clk", 0 0, v0000017d36e8d470_0;  alias, 1 drivers
v0000017d36e83a90_0 .net "rst", 0 0, v0000017d36e8de70_0;  alias, 1 drivers
S_0000017d36f3b9a0 .scope module, "S3" "SR_new" 3 18, 4 1 0, S_0000017d36e2bbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /INPUT 1 "rst";
v0000017d36e83310_0 .var "Q", 0 0;
v0000017d36e838b0_0 .net "R", 0 0, L_0000017d36e23410;  alias, 1 drivers
v0000017d36e83d10_0 .net "S", 0 0, L_0000017d36e23330;  alias, 1 drivers
v0000017d36e82f50_0 .net "clk", 0 0, v0000017d36e8d470_0;  alias, 1 drivers
v0000017d36e82ff0_0 .net "rst", 0 0, v0000017d36e8de70_0;  alias, 1 drivers
S_0000017d36e24230 .scope module, "S4" "SR_new" 3 19, 4 1 0, S_0000017d36e2bbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "Q";
    .port_info 4 /INPUT 1 "rst";
v0000017d36e83090_0 .var "Q", 0 0;
v0000017d36e84670_0 .net "R", 0 0, L_0000017d36e23a30;  alias, 1 drivers
v0000017d36e83130_0 .net "S", 0 0, L_0000017d36e23f70;  alias, 1 drivers
v0000017d36e83ef0_0 .net "clk", 0 0, v0000017d36e8d470_0;  alias, 1 drivers
v0000017d36e845d0_0 .net "rst", 0 0, v0000017d36e8de70_0;  alias, 1 drivers
    .scope S_0000017d36f3b680;
T_0 ;
    %wait E_0000017d36e22200;
    %load/vec4 v0000017d36e83770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d36e19f00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000017d36e82eb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017d36e19f00_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000017d36e839f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d36e19f00_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000017d36e82eb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000017d36e839f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0000017d36e19f00_0;
    %assign/vec4 v0000017d36e19f00_0, 0;
T_0.6 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000017d36f3b810;
T_1 ;
    %wait E_0000017d36e22200;
    %load/vec4 v0000017d36e83a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d36e84210_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000017d36e84530_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017d36e84210_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000017d36e83b30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d36e84210_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0000017d36e84530_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000017d36e83b30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0000017d36e84210_0;
    %assign/vec4 v0000017d36e84210_0, 0;
T_1.6 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000017d36f3b9a0;
T_2 ;
    %wait E_0000017d36e22200;
    %load/vec4 v0000017d36e82ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d36e83310_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000017d36e83d10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017d36e83310_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000017d36e838b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d36e83310_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0000017d36e83d10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000017d36e838b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0000017d36e83310_0;
    %assign/vec4 v0000017d36e83310_0, 0;
T_2.6 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000017d36e24230;
T_3 ;
    %wait E_0000017d36e22200;
    %load/vec4 v0000017d36e845d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d36e83090_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000017d36e83130_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017d36e83090_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000017d36e84670_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017d36e83090_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0000017d36e83130_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000017d36e84670_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %load/vec4 v0000017d36e83090_0;
    %assign/vec4 v0000017d36e83090_0, 0;
T_3.6 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000017d36e2ba50;
T_4 ;
    %delay 2, 0;
    %load/vec4 v0000017d36e8d470_0;
    %inv;
    %store/vec4 v0000017d36e8d470_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000017d36e2ba50;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017d36e8d470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017d36e8de70_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017d36e8de70_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017d36e8de70_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0000017d36e2ba50;
T_6 ;
    %vpi_call 2 16 "$dumpfile", "GCC.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000017d36e2ba50 {0 0 0};
    %vpi_call 2 18 "$monitor", "SimTime=%g, Clk=%b, Reset=%b Output: %b %b %b %b", $time, v0000017d36e8d470_0, v0000017d36e8de70_0, v0000017d36e8db50_0, v0000017d36e8c9d0_0, v0000017d36e8e2d0_0, v0000017d36e8e730_0 {0 0 0};
    %delay 90, 0;
    %vpi_call 2 19 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_GCC.v";
    "GCC.v";
    "SR_new.v";
