set ::env(PROJECT_NAME) cf_fft_24_16_16
set ::env(DESIGN_TOP) top
set ::env(DESIGN_DIR) RTL_Benchmark/ql_designs/cf_fft_24_16_16
set ::env(TOP_VERILOG) RTL_Benchmark/ql_designs/cf_fft_24_16_16/cf_fft_24_16_16.v
set ::env(CLOCK_PORT) clock_c
set ::env(DOMAIN) digital_design
