0.6
2018.2
Jun 14 2018
20:41:02
E:/Vivado/Verilog/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/Vivado/Verilog/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.srcs/sim_1/new/full_adder_using_two_half_adder_tb.v,1722612585,verilog,,,,full_adder_using_two_half_adder_tb,,,,,,,,
E:/Vivado/Verilog/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.srcs/sources_1/new/full_adder_using_two_half_adder.v,1722176597,verilog,,E:/Vivado/Verilog/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.srcs/sources_1/new/half_adder.v,,full_adder_using_two_half_adder,,,,,,,,
E:/Vivado/Verilog/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.srcs/sources_1/new/half_adder.v,1722176766,verilog,,E:/Vivado/Verilog/Gate_Level_Designs/full_adder_using_two_half_adder/full_adder_using_two_half_adder.srcs/sim_1/new/full_adder_using_two_half_adder_tb.v,,half_adder,,,,,,,,
