#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55708f6b9a60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55708f946b40 .scope module, "top_tb" "top_tb" 3 3;
 .timescale -9 -12;
v0x55708fa5b450_0 .var "awaddr_reg", 31 0;
v0x55708fa5b550_0 .var "busy_now", 0 0;
v0x55708fa5b610_0 .var "busy_prev", 0 0;
v0x55708fa5b6b0_0 .var "clk", 0 0;
v0x55708fa5b750_0 .net "cs_n", 0 0, L_0x55708fa84ed0;  1 drivers
v0x55708fa5b840_0 .var "fstat", 31 0;
o0x7fd77c01da58 .functor BUFZ 4, C4<zzzz>; HiZ drive
I0x55708f712f50 .island tran;
p0x7fd77c01da58 .port I0x55708f712f50, o0x7fd77c01da58;
v0x55708fa5b920_0 .net8 "io", 3 0, p0x7fd77c01da58;  0 drivers, strength-aware
v0x55708fa5b9e0_0 .net "irq", 0 0, L_0x55708fa741b0;  1 drivers
v0x55708fa5bad0_0 .var/i "j", 31 0;
v0x55708fa5bb90_0 .net "m_araddr", 31 0, L_0x55708fa780a0;  1 drivers
v0x55708fa5bc50_0 .var "m_arready", 0 0;
v0x55708fa5bcf0_0 .net "m_arvalid", 0 0, L_0x55708fa78160;  1 drivers
v0x55708fa5bde0_0 .net "m_awaddr", 31 0, L_0x55708fa784c0;  1 drivers
v0x55708fa5bef0_0 .var "m_awready", 0 0;
v0x55708fa5bf90_0 .net "m_awvalid", 0 0, L_0x55708fa78530;  1 drivers
v0x55708fa5c080_0 .net "m_bready", 0 0, L_0x55708fa788b0;  1 drivers
v0x55708fa5c170_0 .var "m_bvalid", 0 0;
L_0x7fd77bfcb8d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55708fa5c210_0 .net "m_rdata", 31 0, L_0x7fd77bfcb8d8;  1 drivers
v0x55708fa5c2d0_0 .net "m_rready", 0 0, L_0x55708fa78220;  1 drivers
v0x55708fa5c3c0_0 .var "m_rvalid", 0 0;
v0x55708fa5c460_0 .net "m_wdata", 31 0, L_0x55708fa78660;  1 drivers
v0x55708fa5c570_0 .var "m_wready", 0 0;
v0x55708fa5c610_0 .net "m_wstrb", 3 0, L_0x55708fa785f0;  1 drivers
v0x55708fa5c720_0 .net "m_wvalid", 0 0, L_0x55708fa78720;  1 drivers
v0x55708fa5c810 .array "mem", 3 0, 31 0;
v0x55708fa5c8d0_0 .var "paddr", 11 0;
v0x55708fa5c9e0_0 .var "penable", 0 0;
v0x55708fa5cad0_0 .net "prdata", 31 0, v0x55708f9bb1d0_0;  1 drivers
L_0x7fd77bfca018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55708fa5cbe0_0 .net "pready", 0 0, L_0x7fd77bfca018;  1 drivers
v0x55708fa5ccd0_0 .var "psel", 0 0;
v0x55708fa5cdc0_0 .net "pslverr", 0 0, v0x55708f9ba850_0;  1 drivers
v0x55708fa5ceb0_0 .var "pstrb", 3 0;
v0x55708fa5cfc0_0 .var "pwdata", 31 0;
v0x55708fa5d2e0_0 .var "pwrite", 0 0;
v0x55708fa5d3d0_0 .var "resetn", 0 0;
v0x55708fa5d470_0 .var "rx_lvl_now", 3 0;
v0x55708fa5d550_0 .var "rx_lvl_prev", 3 0;
v0x55708fa5d630_0 .var "s_araddr", 31 0;
v0x55708fa5d740_0 .net "s_arready", 0 0, v0x55708fa4dd40_0;  1 drivers
v0x55708fa5d830_0 .var "s_arvalid", 0 0;
v0x55708fa5d920_0 .net "s_rdata", 31 0, v0x55708fa4fa70_0;  1 drivers
v0x55708fa5da30_0 .var "s_rready", 0 0;
v0x55708fa5db20_0 .net "s_rresp", 1 0, v0x55708fa4fc50_0;  1 drivers
v0x55708fa5dc30_0 .net "s_rvalid", 0 0, v0x55708fa4fcf0_0;  1 drivers
v0x55708fa5dd20_0 .net "sclk", 0 0, L_0x55708fa84d90;  1 drivers
v0x55708fa5de10_0 .var/i "sclk_edges", 31 0;
v0x55708fa5def0_0 .var "stat", 31 0;
p0x7fd77c01ead8 .port I0x55708f712f50, L_0x55708fa85340;
 .tranvp 4 1 0, I0x55708f712f50, p0x7fd77c01da58 p0x7fd77c01ead8;
p0x7fd77c01eb08 .port I0x55708f712f50, L_0x55708fa85660;
 .tranvp 4 1 1, I0x55708f712f50, p0x7fd77c01da58 p0x7fd77c01eb08;
p0x7fd77c01eb38 .port I0x55708f712f50, L_0x55708fa85980;
 .tranvp 4 1 2, I0x55708f712f50, p0x7fd77c01da58 p0x7fd77c01eb38;
p0x7fd77c01eb68 .port I0x55708f712f50, L_0x55708fa85d90;
 .tranvp 4 1 3, I0x55708f712f50, p0x7fd77c01da58 p0x7fd77c01eb68;
S_0x55708f9ba420 .scope task, "apb_read" "apb_read" 3 150, 3 150 0, S_0x55708f946b40;
 .timescale -9 -12;
v0x55708fa042b0_0 .var "addr", 11 0;
v0x55708f9ca8c0_0 .var "data", 31 0;
E_0x55708f7127c0 .event posedge, v0x55708f998d00_0;
TD_top_tb.apb_read ;
    %wait E_0x55708f7127c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708fa5ccd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa5c9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa5d2e0_0, 0;
    %load/vec4 v0x55708fa042b0_0;
    %assign/vec4 v0x55708fa5c8d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55708fa5ceb0_0, 0;
    %wait E_0x55708f7127c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708fa5c9e0_0, 0;
    %wait E_0x55708f7127c0;
    %load/vec4 v0x55708fa5cad0_0;
    %store/vec4 v0x55708f9ca8c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa5ccd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa5c9e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55708fa5c8d0_0, 0;
    %end;
S_0x55708f9ac320 .scope task, "apb_write" "apb_write" 3 141, 3 141 0, S_0x55708f946b40;
 .timescale -9 -12;
v0x55708f9c9760_0 .var "addr", 11 0;
v0x55708f9c8600_0 .var "data", 31 0;
TD_top_tb.apb_write ;
    %wait E_0x55708f7127c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708fa5ccd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa5c9e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708fa5d2e0_0, 0;
    %load/vec4 v0x55708f9c9760_0;
    %assign/vec4 v0x55708fa5c8d0_0, 0;
    %load/vec4 v0x55708f9c8600_0;
    %assign/vec4 v0x55708fa5cfc0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55708fa5ceb0_0, 0;
    %wait E_0x55708f7127c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708fa5c9e0_0, 0;
    %wait E_0x55708f7127c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa5ccd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa5c9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa5d2e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x55708fa5c8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708fa5cfc0_0, 0;
    %end;
S_0x55708f9ac700 .scope module, "dut" "qspi_controller" 3 52, 4 7 0, S_0x55708f946b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "psel";
    .port_info 3 /INPUT 1 "penable";
    .port_info 4 /INPUT 1 "pwrite";
    .port_info 5 /INPUT 12 "paddr";
    .port_info 6 /INPUT 32 "pwdata";
    .port_info 7 /INPUT 4 "pstrb";
    .port_info 8 /OUTPUT 32 "prdata";
    .port_info 9 /OUTPUT 1 "pready";
    .port_info 10 /OUTPUT 1 "pslverr";
    .port_info 11 /OUTPUT 32 "m_axi_awaddr";
    .port_info 12 /OUTPUT 1 "m_axi_awvalid";
    .port_info 13 /INPUT 1 "m_axi_awready";
    .port_info 14 /OUTPUT 32 "m_axi_wdata";
    .port_info 15 /OUTPUT 1 "m_axi_wvalid";
    .port_info 16 /OUTPUT 4 "m_axi_wstrb";
    .port_info 17 /INPUT 1 "m_axi_wready";
    .port_info 18 /INPUT 1 "m_axi_bvalid";
    .port_info 19 /INPUT 2 "m_axi_bresp";
    .port_info 20 /OUTPUT 1 "m_axi_bready";
    .port_info 21 /OUTPUT 32 "m_axi_araddr";
    .port_info 22 /OUTPUT 1 "m_axi_arvalid";
    .port_info 23 /INPUT 1 "m_axi_arready";
    .port_info 24 /INPUT 32 "m_axi_rdata";
    .port_info 25 /INPUT 1 "m_axi_rvalid";
    .port_info 26 /INPUT 2 "m_axi_rresp";
    .port_info 27 /OUTPUT 1 "m_axi_rready";
    .port_info 28 /INPUT 32 "s_axi_awaddr";
    .port_info 29 /INPUT 1 "s_axi_awvalid";
    .port_info 30 /OUTPUT 1 "s_axi_awready";
    .port_info 31 /INPUT 32 "s_axi_wdata";
    .port_info 32 /INPUT 4 "s_axi_wstrb";
    .port_info 33 /INPUT 1 "s_axi_wvalid";
    .port_info 34 /OUTPUT 1 "s_axi_wready";
    .port_info 35 /OUTPUT 2 "s_axi_bresp";
    .port_info 36 /OUTPUT 1 "s_axi_bvalid";
    .port_info 37 /INPUT 1 "s_axi_bready";
    .port_info 38 /INPUT 32 "s_axi_araddr";
    .port_info 39 /INPUT 1 "s_axi_arvalid";
    .port_info 40 /OUTPUT 1 "s_axi_arready";
    .port_info 41 /OUTPUT 32 "s_axi_rdata";
    .port_info 42 /OUTPUT 2 "s_axi_rresp";
    .port_info 43 /OUTPUT 1 "s_axi_rvalid";
    .port_info 44 /INPUT 1 "s_axi_rready";
    .port_info 45 /OUTPUT 1 "sclk";
    .port_info 46 /OUTPUT 1 "cs_n";
    .port_info 47 /INOUT 4 "io";
    .port_info 48 /OUTPUT 1 "irq";
P_0x55708f9606e0 .param/l "ADDR_WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
P_0x55708f960720 .param/l "APB_ADDR_WIDTH" 0 4 9, +C4<00000000000000000000000000001100>;
P_0x55708f960760 .param/l "APB_WINDOW_LSB" 0 4 10, +C4<00000000000000000000000000001100>;
P_0x55708f9607a0 .param/l "FIFO_DEPTH" 0 4 13, +C4<00000000000000000000000000010000>;
P_0x55708f9607e0 .param/l "HAS_PSTRB" 0 4 11, +C4<00000000000000000000000000000000>;
P_0x55708f960820 .param/l "HAS_WP" 0 4 12, +C4<00000000000000000000000000000000>;
P_0x55708f960860 .param/l "LEVEL_WIDTH" 1 4 131, +C4<00000000000000000000000000000101>;
L_0x55708fa74460 .functor OR 1, v0x55708f9b5db0_0, L_0x55708fa76830, C4<0>, C4<0>;
L_0x55708fa74520 .functor OR 1, L_0x55708fa74460, v0x55708fa4e2e0_0, C4<0>, C4<0>;
L_0x55708fa747c0 .functor OR 1, L_0x55708fa783f0, L_0x55708fa6e440, C4<0>, C4<0>;
L_0x55708fa75230 .functor OR 1, L_0x55708fa6e660, L_0x55708fa78a00, C4<0>, C4<0>;
L_0x55708fa752a0 .functor OR 1, L_0x55708fa75230, v0x55708fa4f2f0_0, C4<0>, C4<0>;
L_0x55708fa753b0 .functor NOT 1, L_0x55708fa70b60, C4<0>, C4<0>, C4<0>;
L_0x55708fa754b0 .functor AND 1, v0x55708f944fc0_0, L_0x55708fa753b0, C4<1>, C4<1>;
L_0x55708fa75520 .functor NOT 1, v0x55708fa4e2e0_0, C4<0>, C4<0>, C4<0>;
L_0x55708fa755e0 .functor AND 1, L_0x55708fa754b0, L_0x55708fa75520, C4<1>, C4<1>;
L_0x55708fa78ac0 .functor NOT 1, L_0x55708fa70b60, C4<0>, C4<0>, C4<0>;
L_0x55708fa78b90 .functor AND 1, L_0x55708fa712b0, L_0x55708fa78ac0, C4<1>, C4<1>;
L_0x55708fa79f90 .functor OR 1, v0x55708f710b90_0, v0x55708fa4fd90_0, C4<0>, C4<0>;
L_0x55708fa7a8e0 .functor BUFZ 1, v0x55708f710780_0, C4<0>, C4<0>, C4<0>;
L_0x55708fa7a9a0 .functor BUFZ 1, v0x55708f599b20_0, C4<0>, C4<0>, C4<0>;
L_0x55708fa7a0f0 .functor BUFZ 2, L_0x55708fa71890, C4<00>, C4<00>, C4<00>;
L_0x55708fa7ac40 .functor BUFZ 1, v0x55708f65ab10_0, C4<0>, C4<0>, C4<0>;
L_0x55708fa7b630 .functor BUFZ 1, v0x55708f65aea0_0, C4<0>, C4<0>, C4<0>;
L_0x55708fa7b9c0 .functor NOT 1, L_0x55708fa75c00, C4<0>, C4<0>, C4<0>;
L_0x55708fa7bb60 .functor AND 1, v0x55708f710b90_0, L_0x55708fa7b9c0, C4<1>, C4<1>;
L_0x55708fa7bc70 .functor AND 1, L_0x55708fa7bb60, L_0x55708fa7bbd0, C4<1>, C4<1>;
L_0x55708fa7be30 .functor NOT 1, v0x55708fa4e2e0_0, C4<0>, C4<0>, C4<0>;
L_0x55708fa7bea0 .functor AND 1, L_0x55708fa84550, L_0x55708fa7be30, C4<1>, C4<1>;
L_0x55708fa7c020 .functor OR 1, L_0x55708fa7bea0, L_0x55708fa7bc70, C4<0>, C4<0>;
L_0x55708fa84d90 .functor BUFZ 1, L_0x55708fa7c620, C4<0>, C4<0>, C4<0>;
L_0x55708fa84ed0 .functor BUFZ 1, v0x55708fa4a600_0, C4<0>, C4<0>, C4<0>;
v0x55708fa50c90_0 .net *"_ivl_100", 0 0, L_0x55708fa7bb60;  1 drivers
L_0x7fd77bfcae28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55708fa50d30_0 .net/2u *"_ivl_102", 31 0, L_0x7fd77bfcae28;  1 drivers
v0x55708fa50dd0_0 .net *"_ivl_104", 0 0, L_0x55708fa7bbd0;  1 drivers
v0x55708fa50e70_0 .net *"_ivl_108", 0 0, L_0x55708fa7be30;  1 drivers
v0x55708fa50f10_0 .net *"_ivl_110", 0 0, L_0x55708fa7bea0;  1 drivers
v0x55708fa50fb0_0 .net *"_ivl_28", 0 0, L_0x55708fa75230;  1 drivers
v0x55708fa51050_0 .net *"_ivl_32", 0 0, L_0x55708fa753b0;  1 drivers
v0x55708fa510f0_0 .net *"_ivl_34", 0 0, L_0x55708fa754b0;  1 drivers
v0x55708fa51190_0 .net *"_ivl_36", 0 0, L_0x55708fa75520;  1 drivers
v0x55708fa51230_0 .net *"_ivl_40", 0 0, L_0x55708fa78ac0;  1 drivers
L_0x7fd77bfcac78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55708fa512d0_0 .net/2u *"_ivl_46", 1 0, L_0x7fd77bfcac78;  1 drivers
L_0x7fd77bfcacc0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55708fa51370_0 .net/2u *"_ivl_50", 1 0, L_0x7fd77bfcacc0;  1 drivers
v0x55708fa51410_0 .net *"_ivl_6", 0 0, L_0x55708fa74460;  1 drivers
L_0x7fd77bfcad08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55708fa514b0_0 .net/2u *"_ivl_62", 0 0, L_0x7fd77bfcad08;  1 drivers
L_0x7fd77bfcad50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55708fa51550_0 .net/2u *"_ivl_78", 31 0, L_0x7fd77bfcad50;  1 drivers
L_0x7fd77bfcad98 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55708fa515f0_0 .net/2u *"_ivl_82", 31 0, L_0x7fd77bfcad98;  1 drivers
L_0x7fd77bfcade0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55708fa51690_0 .net/2u *"_ivl_86", 28 0, L_0x7fd77bfcade0;  1 drivers
v0x55708fa51730_0 .net *"_ivl_98", 0 0, L_0x55708fa7b9c0;  1 drivers
v0x55708fa517d0_0 .net "addr_bytes_w", 1 0, L_0x55708fa72a50;  1 drivers
v0x55708fa51870_0 .net "addr_lanes_w", 1 0, L_0x55708fa727c0;  1 drivers
v0x55708fa51910_0 .net "burst_size_w", 3 0, L_0x55708fa73570;  1 drivers
v0x55708fa519b0_0 .net "ce_addr_bytes_w", 1 0, v0x55708f6a3130_0;  1 drivers
v0x55708fa51a50_0 .net "ce_addr_lanes_w", 1 0, v0x55708fa44b80_0;  1 drivers
v0x55708fa51af0_0 .net "ce_addr_w", 31 0, v0x55708fa45270_0;  1 drivers
v0x55708fa51b90_0 .net "ce_clk_div_w", 2 0, v0x55708f5b2480_0;  1 drivers
v0x55708fa51c30_0 .net "ce_cmd_lanes_w", 1 0, v0x55708fa3c160_0;  1 drivers
v0x55708fa51cd0_0 .net "ce_cpha_w", 0 0, v0x55708f65aea0_0;  1 drivers
v0x55708fa51d70_0 .net "ce_cpol_w", 0 0, v0x55708f65ab10_0;  1 drivers
v0x55708fa51e10_0 .net "ce_cs_auto_w", 0 0, v0x55708f599b20_0;  1 drivers
v0x55708fa51eb0_0 .net "ce_data_lanes_w", 1 0, v0x55708f58fd30_0;  1 drivers
v0x55708fa51f50_0 .net "ce_dir_w", 0 0, L_0x55708fa75c00;  1 drivers
v0x55708fa51ff0_0 .net "ce_dummy_cycles_w", 3 0, v0x55708f69efc0_0;  1 drivers
v0x55708fa52090_0 .net "ce_len_w", 31 0, v0x55708f70bb90_0;  1 drivers
v0x55708fa52130_0 .net "ce_mode_bits_w", 7 0, v0x55708f715dc0_0;  1 drivers
v0x55708fa521d0_0 .net "ce_mode_en_w", 0 0, v0x55708f715aa0_0;  1 drivers
v0x55708fa52270_0 .net "ce_opcode_w", 7 0, v0x55708f711000_0;  1 drivers
v0x55708fa52310_0 .net "ce_quad_en_w", 0 0, v0x55708f710780_0;  1 drivers
v0x55708fa523b0_0 .net "ce_xip_cont_w", 0 0, v0x55708f70cda0_0;  1 drivers
v0x55708fa52450_0 .net "clk", 0 0, v0x55708fa5b6b0_0;  1 drivers
v0x55708fa524f0_0 .net "clk_div_w", 2 0, L_0x55708fa715d0;  1 drivers
v0x55708fa52590_0 .net "cmd_addr_w", 31 0, L_0x55708fa732f0;  1 drivers
v0x55708fa52630_0 .net "cmd_busy_w", 0 0, v0x55708f9b5db0_0;  1 drivers
v0x55708fa526d0_0 .net "cmd_done_set_w", 0 0, v0x55708f606910_0;  1 drivers
v0x55708fa52770_0 .net "cmd_lanes_w", 1 0, L_0x55708fa725e0;  1 drivers
v0x55708fa52810_0 .net "cmd_len_w", 31 0, L_0x55708fa73360;  1 drivers
v0x55708fa528b0_0 .net "cmd_start_pulse", 0 0, L_0x55708fa755e0;  1 drivers
v0x55708fa52950_0 .net "cmd_start_w", 0 0, v0x55708f944fc0_0;  1 drivers
v0x55708fa529f0_0 .net "cmd_trigger_clr_w", 0 0, v0x55708f6aec20_0;  1 drivers
v0x55708fa52a90_0 .net "cpha_w", 0 0, L_0x55708fa70c90;  1 drivers
v0x55708fa52b30_0 .net "cpol_w", 0 0, L_0x55708fa70dd0;  1 drivers
v0x55708fa52bd0_0 .net "cs_auto_w", 0 0, L_0x55708fa71670;  1 drivers
v0x55708fa52c70_0 .net "cs_delay_w", 1 0, L_0x55708fa71890;  1 drivers
v0x55708fa52d10_0 .net "cs_level_w", 1 0, L_0x55708fa717f0;  1 drivers
v0x55708fa52db0_0 .net "cs_n", 0 0, L_0x55708fa84ed0;  alias, 1 drivers
v0x55708fa52e50_0 .net "cs_n_int", 0 0, v0x55708fa4a600_0;  1 drivers
v0x55708fa52ef0_0 .net "data_lanes_w", 1 0, L_0x55708fa72860;  1 drivers
v0x55708fa52f90_0 .net "dma_addr_w", 31 0, L_0x55708fa73ad0;  1 drivers
v0x55708fa53030_0 .net "dma_axi_err_w", 0 0, v0x55708f97beb0_0;  1 drivers
v0x55708fa530d0_0 .net "dma_busy_w", 0 0, L_0x55708fa76830;  1 drivers
v0x55708fa53170_0 .net "dma_dir_w", 0 0, L_0x55708fa737a0;  1 drivers
v0x55708fa53210_0 .net "dma_done_set_w", 0 0, v0x55708f9a0820_0;  1 drivers
v0x55708fa532b0_0 .net "dma_en_w", 0 0, L_0x55708fa712b0;  1 drivers
v0x55708fa53350_0 .net "dma_len_w", 31 0, L_0x55708fa73b40;  1 drivers
v0x55708fa533f0_0 .net "dummy_cycles_w", 3 0, L_0x55708fa72d80;  1 drivers
v0x55708fa53490_0 .net "enable_w", 0 0, L_0x55708fa70a70;  1 drivers
v0x55708fa53940_0 .net "extra_dummy_w", 7 0, L_0x55708fa734d0;  1 drivers
v0x55708fa539e0_0 .net "fifo_rx_empty_w", 0 0, L_0x55708fa74f80;  1 drivers
v0x55708fa53a80_0 .net "fifo_rx_full_w", 0 0, L_0x55708fa74e50;  1 drivers
v0x55708fa53b20_0 .net "fifo_rx_level_w", 4 0, L_0x55708fa75130;  1 drivers
v0x55708fa53bc0_0 .net "fifo_rx_rd_data_w", 31 0, L_0x55708fa750c0;  1 drivers
v0x55708fa53c60_0 .net "fifo_rx_re_csr_w", 0 0, L_0x55708fa6e660;  1 drivers
v0x55708fa53d00_0 .net "fifo_rx_re_dma_w", 0 0, L_0x55708fa78a00;  1 drivers
v0x55708fa53da0_0 .net "fifo_tx_data_csr_w", 31 0, L_0x55708fa6e5a0;  1 drivers
v0x55708fa53e40_0 .net "fifo_tx_data_dma_w", 31 0, L_0x55708fa78330;  1 drivers
v0x55708fa53ee0_0 .net "fifo_tx_data_w", 31 0, L_0x55708fa748d0;  1 drivers
v0x55708fa53f80_0 .net "fifo_tx_empty_w", 0 0, L_0x55708fa74b50;  1 drivers
v0x55708fa54020_0 .net "fifo_tx_full_w", 0 0, L_0x55708fa74a10;  1 drivers
v0x55708fa540c0_0 .net "fifo_tx_level_w", 4 0, L_0x55708fa74d50;  1 drivers
v0x55708fa54160_0 .net "fifo_tx_rd_data_w", 31 0, v0x55708f9caa60_0;  1 drivers
v0x55708fa54200_0 .net "fifo_tx_rd_en_w", 0 0, L_0x55708fa7c020;  1 drivers
v0x55708fa542a0_0 .net "fifo_tx_we_csr_w", 0 0, L_0x55708fa6e440;  1 drivers
v0x55708fa54340_0 .net "fifo_tx_we_dma_w", 0 0, L_0x55708fa783f0;  1 drivers
v0x55708fa543e0_0 .net "fifo_tx_we_w", 0 0, L_0x55708fa747c0;  1 drivers
v0x55708fa54480_0 .net "fsm_addr_bytes_w", 1 0, L_0x55708fa7a4f0;  1 drivers
v0x55708fa54520_0 .net "fsm_addr_lanes_w", 1 0, L_0x55708fa7a230;  1 drivers
v0x55708fa545c0_0 .net "fsm_addr_w", 31 0, L_0x55708fa7aec0;  1 drivers
v0x55708fa54660_0 .net "fsm_clk_div_w", 31 0, L_0x55708fa7b380;  1 drivers
v0x55708fa54700_0 .net "fsm_cmd_lanes_w", 1 0, L_0x55708fa79b30;  1 drivers
v0x55708fa547a0_0 .net "fsm_cpha_w", 0 0, L_0x55708fa7b630;  1 drivers
v0x55708fa54840_0 .net "fsm_cpol_w", 0 0, L_0x55708fa7ac40;  1 drivers
v0x55708fa548e0_0 .net "fsm_cs_auto_w", 0 0, L_0x55708fa7a9a0;  1 drivers
v0x55708fa54980_0 .net "fsm_cs_delay_w", 1 0, L_0x55708fa7a0f0;  1 drivers
v0x55708fa54a20_0 .net "fsm_data_lanes_w", 1 0, L_0x55708fa7a370;  1 drivers
v0x55708fa54ac0_0 .net "fsm_dir_w", 0 0, L_0x55708fa7a840;  1 drivers
v0x55708fa54b60_0 .net "fsm_done_w", 0 0, L_0x55708fa7e4a0;  1 drivers
v0x55708fa54c00_0 .net "fsm_dummy_cycles_w", 3 0, L_0x55708fa7a710;  1 drivers
v0x55708fa54ca0_0 .net "fsm_len_w", 31 0, L_0x55708fa7b030;  1 drivers
v0x55708fa54d40_0 .net "fsm_mode_bits_w", 7 0, L_0x55708fa7ad90;  1 drivers
v0x55708fa54de0_0 .net "fsm_mode_en_w", 0 0, L_0x55708fa7a590;  1 drivers
v0x55708fa54e80_0 .net "fsm_opcode_w", 7 0, L_0x55708fa7aba0;  1 drivers
v0x55708fa54f20_0 .net "fsm_quad_en_w", 0 0, L_0x55708fa7a8e0;  1 drivers
v0x55708fa54fc0_0 .net "fsm_rx_data_w", 31 0, v0x55708fa4bb40_0;  1 drivers
v0x55708fa55060_0 .net "fsm_rx_wen_w", 0 0, v0x55708fa4bc80_0;  1 drivers
v0x55708fa55100_0 .net "fsm_start_from_cmd", 0 0, v0x55708f710b90_0;  1 drivers
v0x55708fa551a0_0 .net "fsm_start_w", 0 0, L_0x55708fa79f90;  1 drivers
v0x55708fa55240_0 .net "fsm_tx_data_w", 31 0, L_0x55708fa7b6f0;  1 drivers
v0x55708fa552e0_0 .net "fsm_tx_empty_w", 0 0, L_0x55708fa7b830;  1 drivers
v0x55708fa55380_0 .net "fsm_tx_ren_w", 0 0, L_0x55708fa84550;  1 drivers
v0x55708fa55420_0 .net "fsm_xip_cont_w", 0 0, L_0x55708fa7aab0;  1 drivers
v0x55708fa554c0_0 .net "hold_en_w", 0 0, L_0x55708fa71350;  1 drivers
v0x55708fa55560_0 .net "incr_addr_w", 0 0, L_0x55708fa73890;  1 drivers
v0x55708fa55600_0 .net8 "io", 3 0, p0x7fd77c01da58;  alias, 0 drivers, strength-aware
v0x55708fa556a0_0 .net "irq", 0 0, L_0x55708fa741b0;  alias, 1 drivers
v0x55708fa55740_0 .net "is_write_w", 0 0, L_0x55708fa72e20;  1 drivers
v0x55708fa557e0_0 .net "m_axi_araddr", 31 0, L_0x55708fa780a0;  alias, 1 drivers
v0x55708fa55880_0 .net "m_axi_arready", 0 0, v0x55708fa5bc50_0;  1 drivers
v0x55708fa55920_0 .net "m_axi_arvalid", 0 0, L_0x55708fa78160;  alias, 1 drivers
v0x55708fa559c0_0 .net "m_axi_awaddr", 31 0, L_0x55708fa784c0;  alias, 1 drivers
v0x55708fa55a60_0 .net "m_axi_awready", 0 0, v0x55708fa5bef0_0;  1 drivers
v0x55708fa55b00_0 .net "m_axi_awvalid", 0 0, L_0x55708fa78530;  alias, 1 drivers
v0x55708fa55ba0_0 .net "m_axi_bready", 0 0, L_0x55708fa788b0;  alias, 1 drivers
L_0x7fd77bfcb770 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55708fa55c40_0 .net "m_axi_bresp", 1 0, L_0x7fd77bfcb770;  1 drivers
v0x55708fa55ce0_0 .net "m_axi_bvalid", 0 0, v0x55708fa5c170_0;  1 drivers
v0x55708fa55d80_0 .net "m_axi_rdata", 31 0, L_0x7fd77bfcb8d8;  alias, 1 drivers
v0x55708fa55e20_0 .net "m_axi_rready", 0 0, L_0x55708fa78220;  alias, 1 drivers
L_0x7fd77bfcb7b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55708fa55ec0_0 .net "m_axi_rresp", 1 0, L_0x7fd77bfcb7b8;  1 drivers
v0x55708fa55f60_0 .net "m_axi_rvalid", 0 0, v0x55708fa5c3c0_0;  1 drivers
v0x55708fa56000_0 .net "m_axi_wdata", 31 0, L_0x55708fa78660;  alias, 1 drivers
v0x55708fa560a0_0 .net "m_axi_wready", 0 0, v0x55708fa5c570_0;  1 drivers
v0x55708f95a1d0_0 .net "m_axi_wstrb", 3 0, L_0x55708fa785f0;  alias, 1 drivers
v0x55708fa56950_0 .net "m_axi_wvalid", 0 0, L_0x55708fa78720;  alias, 1 drivers
v0x55708fa569f0_0 .net "mode_bits_w", 7 0, L_0x55708fa730d0;  1 drivers
v0x55708fa56a90_0 .net "mode_en_cfg_w", 0 0, L_0x55708fa72b80;  1 drivers
v0x55708fa56b30_0 .net "opcode_w", 7 0, L_0x55708fa73030;  1 drivers
v0x55708fa56bd0_0 .net "paddr", 11 0, v0x55708fa5c8d0_0;  1 drivers
v0x55708fa56c70_0 .net "penable", 0 0, v0x55708fa5c9e0_0;  1 drivers
v0x55708fa56d10_0 .net "prdata", 31 0, v0x55708f9bb1d0_0;  alias, 1 drivers
v0x55708fa56db0_0 .net "pready", 0 0, L_0x7fd77bfca018;  alias, 1 drivers
v0x55708fa56e50_0 .net "prefetch_tx_w", 0 0, L_0x55708fa7bc70;  1 drivers
v0x55708fa56ef0_0 .net "psel", 0 0, v0x55708fa5ccd0_0;  1 drivers
v0x55708fa56f90_0 .net "pslverr", 0 0, v0x55708f9ba850_0;  alias, 1 drivers
v0x55708fa57030_0 .net "pstrb", 3 0, v0x55708fa5ceb0_0;  1 drivers
v0x55708fa570d0_0 .net "pwdata", 31 0, v0x55708fa5cfc0_0;  1 drivers
v0x55708fa57170_0 .net "pwrite", 0 0, v0x55708fa5d2e0_0;  1 drivers
v0x55708fa57210_0 .net "quad_en_w", 0 0, L_0x55708fa70d30;  1 drivers
v0x55708fa572b0_0 .net "resetn", 0 0, v0x55708fa5d3d0_0;  1 drivers
v0x55708fa57350_0 .net "s_axi_araddr", 31 0, v0x55708fa5d630_0;  1 drivers
v0x55708fa573f0_0 .net "s_axi_arready", 0 0, v0x55708fa4dd40_0;  alias, 1 drivers
v0x55708fa57490_0 .net "s_axi_arvalid", 0 0, v0x55708fa5d830_0;  1 drivers
o0x7fd77c01c228 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55708fa57530_0 .net "s_axi_awaddr", 31 0, o0x7fd77c01c228;  0 drivers
v0x55708fa575d0_0 .net "s_axi_awready", 0 0, v0x55708fa4dfc0_0;  1 drivers
L_0x7fd77bfcb800 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55708fa57670_0 .net "s_axi_awvalid", 0 0, L_0x7fd77bfcb800;  1 drivers
L_0x7fd77bfcb890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55708fa57710_0 .net "s_axi_bready", 0 0, L_0x7fd77bfcb890;  1 drivers
v0x55708fa577b0_0 .net "s_axi_bresp", 1 0, v0x55708fa4e1a0_0;  1 drivers
v0x55708fa57850_0 .net "s_axi_bvalid", 0 0, v0x55708fa4e380_0;  1 drivers
v0x55708fa578f0_0 .net "s_axi_rdata", 31 0, v0x55708fa4fa70_0;  alias, 1 drivers
v0x55708fa57990_0 .net "s_axi_rready", 0 0, v0x55708fa5da30_0;  1 drivers
v0x55708fa57a30_0 .net "s_axi_rresp", 1 0, v0x55708fa4fc50_0;  alias, 1 drivers
v0x55708fa57ad0_0 .net "s_axi_rvalid", 0 0, v0x55708fa4fcf0_0;  alias, 1 drivers
o0x7fd77c01ca08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55708fa57b70_0 .net "s_axi_wdata", 31 0, o0x7fd77c01ca08;  0 drivers
v0x55708fa57c10_0 .net "s_axi_wready", 0 0, v0x55708fa50290_0;  1 drivers
o0x7fd77c01ca98 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55708fa57cb0_0 .net "s_axi_wstrb", 3 0, o0x7fd77c01ca98;  0 drivers
L_0x7fd77bfcb848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55708fa57d50_0 .net "s_axi_wvalid", 0 0, L_0x7fd77bfcb848;  1 drivers
v0x55708fa57df0_0 .net "sclk", 0 0, L_0x55708fa84d90;  alias, 1 drivers
v0x55708fa57e90_0 .net "sclk_int", 0 0, L_0x55708fa7c620;  1 drivers
L_0x7fd77bfca498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55708fa57f30_0 .net "wp_en_w", 0 0, L_0x7fd77bfca498;  1 drivers
v0x55708fa57fd0_0 .net "xip_active_w", 0 0, v0x55708fa50470_0;  1 drivers
v0x55708fa58070_0 .net "xip_addr_bytes_w", 1 0, L_0x55708fa71a70;  1 drivers
v0x55708fa58110_0 .net "xip_busy_w", 0 0, v0x55708fa4e2e0_0;  1 drivers
v0x55708fa581b0_0 .net "xip_cont_read_w", 0 0, L_0x55708fa71da0;  1 drivers
v0x55708fa58250_0 .net "xip_data_lanes_w", 1 0, L_0x55708fa71b10;  1 drivers
v0x55708fa582f0_0 .net "xip_dummy_cycles_w", 3 0, L_0x55708fa71d00;  1 drivers
v0x55708fa58390_0 .net "xip_en_w", 0 0, L_0x55708fa70b60;  1 drivers
v0x55708fa58430_0 .net "xip_fifo_rx_re_w", 0 0, v0x55708fa4f2f0_0;  1 drivers
v0x55708fa584d0_0 .net "xip_mode_bits_w", 7 0, L_0x55708fa72540;  1 drivers
v0x55708fa58570_0 .net "xip_mode_en_w", 0 0, L_0x55708fa72070;  1 drivers
v0x55708fa58610_0 .net "xip_read_op_w", 7 0, L_0x55708fa722d0;  1 drivers
v0x55708fa586b0_0 .net "xip_start_w", 0 0, v0x55708fa4fd90_0;  1 drivers
v0x55708fa58750_0 .net "xip_tx_data_w", 31 0, v0x55708fa4fed0_0;  1 drivers
v0x55708fa587f0_0 .net "xip_tx_empty_w", 0 0, v0x55708fa4ff70_0;  1 drivers
v0x55708fa58890_0 .net "xip_write_en_w", 0 0, L_0x55708fa72110;  1 drivers
v0x55708fa58930_0 .net "xip_write_op_w", 7 0, L_0x55708fa72370;  1 drivers
L_0x55708fa74680 .part L_0x55708fa74d50, 0, 4;
L_0x55708fa74720 .part L_0x55708fa75130, 0, 4;
L_0x55708fa748d0 .functor MUXZ 32, L_0x55708fa6e5a0, L_0x55708fa78330, L_0x55708fa783f0, C4<>;
L_0x55708fa79b30 .functor MUXZ 2, v0x55708fa3c160_0, L_0x7fd77bfcac78, v0x55708fa4e2e0_0, C4<>;
L_0x55708fa7a230 .functor MUXZ 2, v0x55708fa44b80_0, L_0x7fd77bfcacc0, v0x55708fa4e2e0_0, C4<>;
L_0x55708fa7a370 .functor MUXZ 2, v0x55708f58fd30_0, L_0x55708fa71b10, v0x55708fa4e2e0_0, C4<>;
L_0x55708fa7a4f0 .functor MUXZ 2, v0x55708f6a3130_0, L_0x55708fa71a70, v0x55708fa4e2e0_0, C4<>;
L_0x55708fa7a590 .functor MUXZ 1, v0x55708f715aa0_0, L_0x55708fa72070, v0x55708fa4e2e0_0, C4<>;
L_0x55708fa7a710 .functor MUXZ 4, v0x55708f69efc0_0, L_0x55708fa71d00, v0x55708fa4e2e0_0, C4<>;
L_0x55708fa7a840 .functor MUXZ 1, L_0x55708fa75c00, L_0x7fd77bfcad08, v0x55708fa4e2e0_0, C4<>;
L_0x55708fa7aab0 .functor MUXZ 1, v0x55708f70cda0_0, L_0x55708fa71da0, v0x55708fa4e2e0_0, C4<>;
L_0x55708fa7aba0 .functor MUXZ 8, v0x55708f711000_0, L_0x55708fa722d0, v0x55708fa4e2e0_0, C4<>;
L_0x55708fa7ad90 .functor MUXZ 8, v0x55708f715dc0_0, L_0x55708fa72540, v0x55708fa4e2e0_0, C4<>;
L_0x55708fa7aec0 .functor MUXZ 32, v0x55708fa45270_0, L_0x7fd77bfcad50, v0x55708fa4e2e0_0, C4<>;
L_0x55708fa7b030 .functor MUXZ 32, v0x55708f70bb90_0, L_0x7fd77bfcad98, v0x55708fa4e2e0_0, C4<>;
L_0x55708fa7b380 .concat [ 3 29 0 0], v0x55708f5b2480_0, L_0x7fd77bfcade0;
L_0x55708fa7b6f0 .functor MUXZ 32, v0x55708f9caa60_0, v0x55708fa4fed0_0, v0x55708fa4e2e0_0, C4<>;
L_0x55708fa7b830 .functor MUXZ 1, L_0x55708fa74b50, v0x55708fa4ff70_0, v0x55708fa4e2e0_0, C4<>;
L_0x55708fa7bbd0 .cmp/ne 32, v0x55708f70bb90_0, L_0x7fd77bfcae28;
p0x7fd77c01b028 .port I0x55708f712f50, L_0x55708fa7cf60;
 .tranvp 4 1 0, I0x55708f712f50, p0x7fd77c01da58 p0x7fd77c01b028;
p0x7fd77c01b058 .port I0x55708f712f50, L_0x55708fa7d2f0;
 .tranvp 4 1 1, I0x55708f712f50, p0x7fd77c01da58 p0x7fd77c01b058;
p0x7fd77c01b088 .port I0x55708f712f50, L_0x55708fa7d650;
 .tranvp 4 1 2, I0x55708f712f50, p0x7fd77c01da58 p0x7fd77c01b088;
p0x7fd77c01b0b8 .port I0x55708f712f50, L_0x55708fa7da50;
 .tranvp 4 1 3, I0x55708f712f50, p0x7fd77c01da58 p0x7fd77c01b0b8;
S_0x55708f9a8fd0 .scope module, "u_cmd_engine" "cmd_engine" 4 391, 5 6 0, S_0x55708f9ac700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "cmd_start_i";
    .port_info 3 /OUTPUT 1 "cmd_trigger_clr_o";
    .port_info 4 /OUTPUT 1 "cmd_done_set_o";
    .port_info 5 /OUTPUT 1 "busy_o";
    .port_info 6 /INPUT 2 "cmd_lanes_i";
    .port_info 7 /INPUT 2 "addr_lanes_i";
    .port_info 8 /INPUT 2 "data_lanes_i";
    .port_info 9 /INPUT 2 "addr_bytes_i";
    .port_info 10 /INPUT 1 "mode_en_i";
    .port_info 11 /INPUT 4 "dummy_cycles_i";
    .port_info 12 /INPUT 8 "extra_dummy_i";
    .port_info 13 /INPUT 1 "is_write_i";
    .port_info 14 /INPUT 8 "opcode_i";
    .port_info 15 /INPUT 8 "mode_bits_i";
    .port_info 16 /INPUT 32 "cmd_addr_i";
    .port_info 17 /INPUT 32 "cmd_len_i";
    .port_info 18 /INPUT 1 "quad_en_i";
    .port_info 19 /INPUT 1 "cs_auto_i";
    .port_info 20 /INPUT 1 "xip_cont_read_i";
    .port_info 21 /INPUT 3 "clk_div_i";
    .port_info 22 /INPUT 1 "cpol_i";
    .port_info 23 /INPUT 1 "cpha_i";
    .port_info 24 /OUTPUT 1 "start_o";
    .port_info 25 /INPUT 1 "done_i";
    .port_info 26 /OUTPUT 2 "cmd_lanes_o";
    .port_info 27 /OUTPUT 2 "addr_lanes_o";
    .port_info 28 /OUTPUT 2 "data_lanes_o";
    .port_info 29 /OUTPUT 2 "addr_bytes_o";
    .port_info 30 /OUTPUT 1 "mode_en_o";
    .port_info 31 /OUTPUT 4 "dummy_cycles_o";
    .port_info 32 /OUTPUT 1 "dir_o";
    .port_info 33 /OUTPUT 1 "quad_en_o";
    .port_info 34 /OUTPUT 1 "cs_auto_o";
    .port_info 35 /OUTPUT 1 "xip_cont_read_o";
    .port_info 36 /OUTPUT 8 "opcode_o";
    .port_info 37 /OUTPUT 8 "mode_bits_o";
    .port_info 38 /OUTPUT 32 "addr_o";
    .port_info 39 /OUTPUT 32 "len_o";
    .port_info 40 /OUTPUT 3 "clk_div_o";
    .port_info 41 /OUTPUT 1 "cpol_o";
    .port_info 42 /OUTPUT 1 "cpha_o";
P_0x55708f501650 .param/l "ADDR_WIDTH" 0 5 7, +C4<00000000000000000000000000100000>;
P_0x55708f501690 .param/l "S_IDLE" 1 5 76, C4<0>;
P_0x55708f5016d0 .param/l "S_RUN" 1 5 76, C4<1>;
L_0x55708fa75c00 .functor NOT 1, v0x55708f4f0530_0, C4<0>, C4<0>, C4<0>;
v0x55708f9c74a0_0 .net "addr_bytes_i", 1 0, L_0x55708fa72a50;  alias, 1 drivers
v0x55708f64bdf0_0 .net "addr_bytes_o", 1 0, v0x55708f6a3130_0;  alias, 1 drivers
v0x55708f6a3130_0 .var "addr_bytes_r", 1 0;
v0x55708f99e260_0 .net "addr_lanes_i", 1 0, L_0x55708fa727c0;  alias, 1 drivers
v0x55708fa44930_0 .net "addr_lanes_o", 1 0, v0x55708fa44b80_0;  alias, 1 drivers
v0x55708fa44b80_0 .var "addr_lanes_r", 1 0;
v0x55708fa45020_0 .net "addr_o", 31 0, v0x55708fa45270_0;  alias, 1 drivers
v0x55708fa45270_0 .var "addr_r", 31 0;
v0x55708f9b5db0_0 .var "busy_o", 0 0;
v0x55708f998d00_0 .net "clk", 0 0, v0x55708fa5b6b0_0;  alias, 1 drivers
v0x55708f9a7670_0 .net "clk_div_i", 2 0, L_0x55708fa715d0;  alias, 1 drivers
v0x55708fa43a90_0 .net "clk_div_o", 2 0, v0x55708f5b2480_0;  alias, 1 drivers
v0x55708f5b2480_0 .var "clk_div_r", 2 0;
v0x55708f6f56d0_0 .net "cmd_addr_i", 31 0, L_0x55708fa732f0;  alias, 1 drivers
v0x55708f606910_0 .var "cmd_done_set_o", 0 0;
v0x55708f5f7b20_0 .net "cmd_lanes_i", 1 0, L_0x55708fa725e0;  alias, 1 drivers
v0x55708fa3a100_0 .net "cmd_lanes_o", 1 0, v0x55708fa3c160_0;  alias, 1 drivers
v0x55708fa3c160_0 .var "cmd_lanes_r", 1 0;
v0x55708fa3d050_0 .net "cmd_len_i", 31 0, L_0x55708fa73360;  alias, 1 drivers
v0x55708f5baf20_0 .net "cmd_start_i", 0 0, L_0x55708fa755e0;  alias, 1 drivers
v0x55708f6aec20_0 .var "cmd_trigger_clr_o", 0 0;
v0x55708f6ae870_0 .net "cpha_i", 0 0, L_0x55708fa70c90;  alias, 1 drivers
v0x55708f65b270_0 .net "cpha_o", 0 0, v0x55708f65aea0_0;  alias, 1 drivers
v0x55708f65aea0_0 .var "cpha_r", 0 0;
v0x55708f65a730_0 .net "cpol_i", 0 0, L_0x55708fa70dd0;  alias, 1 drivers
v0x55708f65b630_0 .net "cpol_o", 0 0, v0x55708f65ab10_0;  alias, 1 drivers
v0x55708f65ab10_0 .var "cpol_r", 0 0;
v0x55708f6aefd0_0 .net "cs_auto_i", 0 0, L_0x55708fa71670;  alias, 1 drivers
v0x55708f619ac0_0 .net "cs_auto_o", 0 0, v0x55708f599b20_0;  alias, 1 drivers
v0x55708f599b20_0 .var "cs_auto_r", 0 0;
v0x55708f599ed0_0 .net "data_lanes_i", 1 0, L_0x55708fa72860;  alias, 1 drivers
v0x55708f58f980_0 .net "data_lanes_o", 1 0, v0x55708f58fd30_0;  alias, 1 drivers
v0x55708f58fd30_0 .var "data_lanes_r", 1 0;
v0x55708f6c8a30_0 .net "dir_o", 0 0, L_0x55708fa75c00;  alias, 1 drivers
v0x55708f6afae0_0 .net "done_i", 0 0, L_0x55708fa7e4a0;  alias, 1 drivers
v0x55708f619e70_0 .net "dummy_cycles_i", 3 0, L_0x55708fa72d80;  alias, 1 drivers
v0x55708f6e6040_0 .net "dummy_cycles_o", 3 0, v0x55708f69efc0_0;  alias, 1 drivers
v0x55708f69efc0_0 .var "dummy_cycles_r", 3 0;
v0x55708f69ec10_0 .net "extra_dummy_i", 7 0, L_0x55708fa734d0;  alias, 1 drivers
v0x55708f5787a0_0 .var "extra_dummy_r", 7 0;
v0x55708f55a000_0 .net "is_write_i", 0 0, L_0x55708fa72e20;  alias, 1 drivers
v0x55708f4f0530_0 .var "is_write_r", 0 0;
v0x55708f623750_0 .net "len_o", 31 0, v0x55708f70bb90_0;  alias, 1 drivers
v0x55708f70bb90_0 .var "len_r", 31 0;
v0x55708f7160e0_0 .net "mode_bits_i", 7 0, L_0x55708fa730d0;  alias, 1 drivers
v0x55708f70ff90_0 .net "mode_bits_o", 7 0, v0x55708f715dc0_0;  alias, 1 drivers
v0x55708f715dc0_0 .var "mode_bits_r", 7 0;
v0x55708f715c30_0 .net "mode_en_i", 0 0, L_0x55708fa72b80;  alias, 1 drivers
v0x55708f70be80_0 .net "mode_en_o", 0 0, v0x55708f715aa0_0;  alias, 1 drivers
v0x55708f715aa0_0 .var "mode_en_r", 0 0;
v0x55708f716720_0 .net "opcode_i", 7 0, L_0x55708fa73030;  alias, 1 drivers
v0x55708f717530_0 .net "opcode_o", 7 0, v0x55708f711000_0;  alias, 1 drivers
v0x55708f711000_0 .var "opcode_r", 7 0;
v0x55708f716bd0_0 .net "quad_en_i", 0 0, L_0x55708fa70d30;  alias, 1 drivers
v0x55708f717b70_0 .net "quad_en_o", 0 0, v0x55708f710780_0;  alias, 1 drivers
v0x55708f710780_0 .var "quad_en_r", 0 0;
v0x55708f710370_0 .net "resetn", 0 0, v0x55708fa5d3d0_0;  alias, 1 drivers
v0x55708f710b90_0 .var "start_o", 0 0;
v0x55708f716a40_0 .var "state", 0 0;
v0x55708f715780_0 .net "xip_cont_read_i", 0 0, L_0x55708fa71da0;  alias, 1 drivers
v0x55708f70c9b0_0 .net "xip_cont_read_o", 0 0, v0x55708f70cda0_0;  alias, 1 drivers
v0x55708f70cda0_0 .var "xip_cont_read_r", 0 0;
E_0x55708f70a9b0/0 .event negedge, v0x55708f710370_0;
E_0x55708f70a9b0/1 .event posedge, v0x55708f998d00_0;
E_0x55708f70a9b0 .event/or E_0x55708f70a9b0/0, E_0x55708f70a9b0/1;
S_0x55708f9a93b0 .scope module, "u_csr" "csr" 4 255, 6 10 0, S_0x55708f9ac700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "pclk";
    .port_info 1 /INPUT 1 "presetn";
    .port_info 2 /INPUT 1 "psel";
    .port_info 3 /INPUT 1 "penable";
    .port_info 4 /INPUT 1 "pwrite";
    .port_info 5 /INPUT 12 "paddr";
    .port_info 6 /INPUT 32 "pwdata";
    .port_info 7 /INPUT 4 "pstrb";
    .port_info 8 /OUTPUT 32 "prdata";
    .port_info 9 /OUTPUT 1 "pready";
    .port_info 10 /OUTPUT 1 "pslverr";
    .port_info 11 /OUTPUT 1 "enable_o";
    .port_info 12 /OUTPUT 1 "xip_en_o";
    .port_info 13 /OUTPUT 1 "quad_en_o";
    .port_info 14 /OUTPUT 1 "cpol_o";
    .port_info 15 /OUTPUT 1 "cpha_o";
    .port_info 16 /OUTPUT 1 "lsb_first_o";
    .port_info 17 /OUTPUT 1 "cmd_start_o";
    .port_info 18 /OUTPUT 1 "dma_en_o";
    .port_info 19 /OUTPUT 1 "hold_en_o";
    .port_info 20 /OUTPUT 1 "wp_en_o";
    .port_info 21 /INPUT 1 "cmd_trigger_clr_i";
    .port_info 22 /OUTPUT 3 "clk_div_o";
    .port_info 23 /OUTPUT 1 "cs_auto_o";
    .port_info 24 /OUTPUT 2 "cs_level_o";
    .port_info 25 /OUTPUT 2 "cs_delay_o";
    .port_info 26 /OUTPUT 2 "xip_addr_bytes_o";
    .port_info 27 /OUTPUT 2 "xip_data_lanes_o";
    .port_info 28 /OUTPUT 4 "xip_dummy_cycles_o";
    .port_info 29 /OUTPUT 1 "xip_cont_read_o";
    .port_info 30 /OUTPUT 1 "xip_mode_en_o";
    .port_info 31 /OUTPUT 1 "xip_write_en_o";
    .port_info 32 /OUTPUT 8 "xip_read_op_o";
    .port_info 33 /OUTPUT 8 "xip_mode_bits_o";
    .port_info 34 /OUTPUT 8 "xip_write_op_o";
    .port_info 35 /OUTPUT 2 "cmd_lanes_o";
    .port_info 36 /OUTPUT 2 "addr_lanes_o";
    .port_info 37 /OUTPUT 2 "data_lanes_o";
    .port_info 38 /OUTPUT 2 "addr_bytes_o";
    .port_info 39 /OUTPUT 1 "mode_en_cfg_o";
    .port_info 40 /OUTPUT 4 "dummy_cycles_o";
    .port_info 41 /OUTPUT 1 "is_write_o";
    .port_info 42 /OUTPUT 8 "opcode_o";
    .port_info 43 /OUTPUT 8 "mode_bits_o";
    .port_info 44 /OUTPUT 32 "cmd_addr_o";
    .port_info 45 /OUTPUT 32 "cmd_len_o";
    .port_info 46 /OUTPUT 8 "extra_dummy_o";
    .port_info 47 /OUTPUT 4 "burst_size_o";
    .port_info 48 /OUTPUT 1 "dma_dir_o";
    .port_info 49 /OUTPUT 1 "incr_addr_o";
    .port_info 50 /OUTPUT 32 "dma_addr_o";
    .port_info 51 /OUTPUT 32 "dma_len_o";
    .port_info 52 /OUTPUT 32 "fifo_tx_data_o";
    .port_info 53 /OUTPUT 1 "fifo_tx_we_o";
    .port_info 54 /INPUT 32 "fifo_rx_data_i";
    .port_info 55 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 56 /OUTPUT 5 "int_en_o";
    .port_info 57 /INPUT 1 "cmd_done_set_i";
    .port_info 58 /INPUT 1 "dma_done_set_i";
    .port_info 59 /INPUT 1 "err_set_i";
    .port_info 60 /INPUT 1 "fifo_tx_empty_set_i";
    .port_info 61 /INPUT 1 "fifo_rx_full_set_i";
    .port_info 62 /INPUT 1 "busy_i";
    .port_info 63 /INPUT 1 "xip_active_i";
    .port_info 64 /INPUT 1 "cmd_done_i";
    .port_info 65 /INPUT 1 "dma_done_i";
    .port_info 66 /INPUT 4 "tx_level_i";
    .port_info 67 /INPUT 4 "rx_level_i";
    .port_info 68 /INPUT 1 "tx_empty_i";
    .port_info 69 /INPUT 1 "rx_full_i";
    .port_info 70 /INPUT 1 "timeout_i";
    .port_info 71 /INPUT 1 "overrun_i";
    .port_info 72 /INPUT 1 "underrun_i";
    .port_info 73 /INPUT 1 "axi_err_i";
    .port_info 74 /OUTPUT 1 "irq";
P_0x55708fa47180 .param/l "APB_ADDR_WIDTH" 0 6 11, +C4<00000000000000000000000000001100>;
P_0x55708fa471c0 .param/l "APB_WINDOW_LSB" 0 6 12, +C4<00000000000000000000000000001100>;
P_0x55708fa47200 .param/l "CLK_DIV_ADDR" 1 6 130, C4<000000010100>;
P_0x55708fa47240 .param/l "CMD_ADDR_ADDR" 1 6 136, C4<000000101100>;
P_0x55708fa47280 .param/l "CMD_CFG_ADDR" 1 6 134, C4<000000100100>;
P_0x55708fa472c0 .param/l "CMD_DUMMY_ADDR" 1 6 138, C4<000000110100>;
P_0x55708fa47300 .param/l "CMD_LEN_ADDR" 1 6 137, C4<000000110000>;
P_0x55708fa47340 .param/l "CMD_OP_ADDR" 1 6 135, C4<000000101000>;
P_0x55708fa47380 .param/l "CS_CTRL_ADDR" 1 6 131, C4<000000011000>;
P_0x55708fa473c0 .param/l "CTRL_ADDR" 1 6 126, C4<000000000100>;
P_0x55708fa47400 .param/l "DMA_CFG_ADDR" 1 6 139, C4<000000111000>;
P_0x55708fa47440 .param/l "DMA_DST_ADDR" 1 6 140, C4<000000111100>;
P_0x55708fa47480 .param/l "DMA_LEN_ADDR" 1 6 141, C4<000001000000>;
P_0x55708fa474c0 .param/l "ERR_STAT_ADDR" 1 6 145, C4<000001010000>;
P_0x55708fa47500 .param/l "FIFO_RX_ADDR" 1 6 143, C4<000001001000>;
P_0x55708fa47540 .param/l "FIFO_STAT_ADDR" 1 6 144, C4<000001001100>;
P_0x55708fa47580 .param/l "FIFO_TX_ADDR" 1 6 142, C4<000001000100>;
P_0x55708fa475c0 .param/l "HAS_PSTRB" 0 6 13, +C4<00000000000000000000000000000000>;
P_0x55708fa47600 .param/l "HAS_WP" 0 6 14, +C4<00000000000000000000000000000000>;
P_0x55708fa47640 .param/l "ID_ADDR" 1 6 125, C4<000000000000>;
P_0x55708fa47680 .param/l "ID_VALUE" 1 6 157, C4<00011010000000000001000010000001>;
P_0x55708fa476c0 .param/l "INT_EN_ADDR" 1 6 128, C4<000000001100>;
P_0x55708fa47700 .param/l "INT_STAT_ADDR" 1 6 129, C4<000000010000>;
P_0x55708fa47740 .param/l "STATUS_ADDR" 1 6 127, C4<000000001000>;
P_0x55708fa47780 .param/l "WIN" 1 6 122, +C4<00000000000000000000000000001100>;
P_0x55708fa477c0 .param/l "XIP_CFG_ADDR" 1 6 132, C4<000000011100>;
P_0x55708fa47800 .param/l "XIP_CMD_ADDR" 1 6 133, C4<000000100000>;
L_0x55708f945820 .functor NOT 1, v0x55708fa5c9e0_0, C4<0>, C4<0>, C4<0>;
L_0x55708f9460d0 .functor AND 1, v0x55708fa5ccd0_0, L_0x55708f945820, C4<1>, C4<1>;
L_0x55708f946430 .functor AND 1, v0x55708fa5ccd0_0, v0x55708fa5c9e0_0, C4<1>, C4<1>;
L_0x55708f522570 .functor AND 1, L_0x55708f946430, v0x55708fa5d2e0_0, C4<1>, C4<1>;
L_0x55708f944e60 .functor NOT 1, v0x55708fa5d2e0_0, C4<0>, C4<0>, C4<0>;
L_0x55708fa460e0 .functor AND 1, L_0x55708f946430, L_0x55708f944e60, C4<1>, C4<1>;
L_0x55708fa45e40 .functor BUFZ 12, v0x55708fa5c8d0_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x55708fa5e0a0 .functor AND 1, L_0x55708f522570, v0x55708f979e80_0, C4<1>, C4<1>;
L_0x55708fa5e160 .functor NOT 1, v0x55708f9b82c0_0, C4<0>, C4<0>, C4<0>;
L_0x55708fa5e1d0 .functor AND 1, L_0x55708fa5e0a0, L_0x55708fa5e160, C4<1>, C4<1>;
L_0x55708fa6e440 .functor AND 1, L_0x55708fa5e1d0, L_0x55708fa6e350, C4<1>, C4<1>;
L_0x55708fa6e5a0 .functor BUFZ 32, v0x55708fa5cfc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55708fa6e6d0 .functor AND 1, L_0x55708fa460e0, v0x55708f979e80_0, C4<1>, C4<1>;
L_0x55708fa6e8d0 .functor AND 1, L_0x55708fa6e6d0, L_0x55708fa6e7e0, C4<1>, C4<1>;
L_0x55708fa6e660 .functor AND 1, L_0x55708fa6e8d0, L_0x55708fa6ea60, C4<1>, C4<1>;
L_0x55708fa6ee00 .functor AND 1, L_0x55708fa5e1d0, L_0x55708fa6ecd0, C4<1>, C4<1>;
L_0x55708fa6eff0 .functor AND 1, L_0x55708fa6ee00, L_0x55708fa6ef00, C4<1>, C4<1>;
L_0x55708fa6f270 .functor AND 1, L_0x55708fa6eff0, L_0x55708fa6f100, C4<1>, C4<1>;
L_0x55708fa6f4c0 .functor AND 1, L_0x55708fa5e1d0, L_0x55708fa6f3d0, C4<1>, C4<1>;
L_0x55708fa6f620 .functor AND 1, L_0x55708fa6f4c0, L_0x55708fa6f530, C4<1>, C4<1>;
L_0x55708fa6fb80 .functor AND 1, L_0x55708fa5e1d0, L_0x55708fa6fa20, C4<1>, C4<1>;
L_0x55708fa6fd70 .functor AND 1, L_0x55708fa6fb80, L_0x55708fa6fc40, C4<1>, C4<1>;
L_0x55708fa6fb10 .functor AND 1, L_0x55708fa6f270, L_0x55708fa6f8e0, C4<1>, C4<1>;
L_0x55708fa703c0 .functor NOT 1, L_0x55708fa70100, C4<0>, C4<0>, C4<0>;
L_0x55708fa70550 .functor AND 1, L_0x55708fa6fb10, L_0x55708fa703c0, C4<1>, C4<1>;
L_0x55708fa70660 .functor NOT 1, L_0x55708fa74520, C4<0>, C4<0>, C4<0>;
L_0x55708fa707b0 .functor AND 1, L_0x55708fa70550, L_0x55708fa70660, C4<1>, C4<1>;
L_0x55708fa732f0 .functor BUFZ 32, v0x55708f9a8d30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55708fa73360 .functor BUFZ 32, v0x55708f63b560_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55708fa73ad0 .functor BUFZ 32, v0x55708fa06710_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55708fa73b40 .functor BUFZ 32, v0x55708f982180_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55708fa740a0 .functor AND 5, L_0x55708fa73d60, L_0x55708fa74000, C4<11111>, C4<11111>;
L_0x7fd77bfca180 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x55708f717210_0 .net "CLKDIV_WMASK", 31 0, L_0x7fd77bfca180;  1 drivers
L_0x7fd77bfca2a0 .functor BUFT 1, C4<00000000000000000011111111111111>, C4<0>, C4<0>, C4<0>;
v0x55708f7184d0_0 .net "CMDCFG_WMASK", 31 0, L_0x7fd77bfca2a0;  1 drivers
L_0x7fd77bfca330 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x55708f716ef0_0 .net "CMDDMY_WMASK", 31 0, L_0x7fd77bfca330;  1 drivers
L_0x7fd77bfca2e8 .functor BUFT 1, C4<00000000000000001111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55708f716270_0 .net "CMDOP_WMASK", 31 0, L_0x7fd77bfca2e8;  1 drivers
L_0x7fd77bfca1c8 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x55708f714fb0_0 .net "CSCTRL_WMASK", 31 0, L_0x7fd77bfca1c8;  1 drivers
L_0x7fd77bfca138 .functor BUFT 1, C4<00000000000000000000001001111111>, C4<0>, C4<0>, C4<0>;
v0x55708f718020_0 .net "CTRL_WMASK", 31 0, L_0x7fd77bfca138;  1 drivers
L_0x7fd77bfca378 .functor BUFT 1, C4<00000000000000000000000000111111>, C4<0>, C4<0>, C4<0>;
v0x55708f715460_0 .net "DMACFG_WMASK", 31 0, L_0x7fd77bfca378;  1 drivers
L_0x7fd77bfca210 .functor BUFT 1, C4<00000000000000000011111111111111>, C4<0>, C4<0>, C4<0>;
v0x55708f7176c0_0 .net "XIPCFG_WMASK", 31 0, L_0x7fd77bfca210;  1 drivers
L_0x7fd77bfca258 .functor BUFT 1, C4<00000000111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55708f715f50_0 .net "XIPCMD_WMASK", 31 0, L_0x7fd77bfca258;  1 drivers
v0x55708f717d00_0 .net *"_ivl_0", 0 0, L_0x55708f945820;  1 drivers
v0x55708f718ca0_0 .net *"_ivl_101", 0 0, L_0x55708fa6fd70;  1 drivers
v0x55708f716400_0 .net *"_ivl_103", 0 0, L_0x55708fa6fef0;  1 drivers
v0x55708f716590_0 .net *"_ivl_105", 0 0, L_0x55708fa70010;  1 drivers
v0x55708f717080_0 .net *"_ivl_108", 0 0, L_0x55708fa6fb10;  1 drivers
v0x55708f7168b0_0 .net *"_ivl_110", 0 0, L_0x55708fa703c0;  1 drivers
v0x55708f7155f0_0 .net *"_ivl_112", 0 0, L_0x55708fa70550;  1 drivers
v0x55708f715140_0 .net *"_ivl_114", 0 0, L_0x55708fa70660;  1 drivers
v0x55708f7187f0_0 .net *"_ivl_18", 0 0, L_0x55708fa5e0a0;  1 drivers
v0x55708f714e20_0 .net *"_ivl_20", 0 0, L_0x55708fa5e160;  1 drivers
v0x55708f717850_0 .net *"_ivl_201", 4 0, L_0x55708fa73d60;  1 drivers
v0x55708f718b10_0 .net *"_ivl_203", 4 0, L_0x55708fa74000;  1 drivers
v0x55708f718980_0 .net *"_ivl_204", 4 0, L_0x55708fa740a0;  1 drivers
L_0x7fd77bfca0a8 .functor BUFT 1, C4<000001000100>, C4<0>, C4<0>, C4<0>;
v0x55708f7173a0_0 .net/2u *"_ivl_24", 11 0, L_0x7fd77bfca0a8;  1 drivers
v0x55708f715910_0 .net *"_ivl_26", 0 0, L_0x55708fa6e350;  1 drivers
v0x55708f718660_0 .net *"_ivl_33", 0 0, L_0x55708fa6e6d0;  1 drivers
L_0x7fd77bfca0f0 .functor BUFT 1, C4<000001001000>, C4<0>, C4<0>, C4<0>;
v0x55708f717e90_0 .net/2u *"_ivl_34", 11 0, L_0x7fd77bfca0f0;  1 drivers
v0x55708f70d630_0 .net *"_ivl_36", 0 0, L_0x55708fa6e7e0;  1 drivers
v0x55708f70dc00_0 .net *"_ivl_39", 0 0, L_0x55708fa6e8d0;  1 drivers
v0x55708f70da20_0 .net *"_ivl_41", 0 0, L_0x55708fa6ea60;  1 drivers
L_0x7fd77bfca3c0 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x55708f7152d0_0 .net/2u *"_ivl_62", 11 0, L_0x7fd77bfca3c0;  1 drivers
v0x55708f7179e0_0 .net *"_ivl_64", 0 0, L_0x55708fa6ecd0;  1 drivers
v0x55708f716d60_0 .net *"_ivl_66", 0 0, L_0x55708fa6ee00;  1 drivers
v0x55708f714c90_0 .net *"_ivl_69", 0 0, L_0x55708fa6ef00;  1 drivers
v0x55708f70ddb0_0 .net *"_ivl_70", 0 0, L_0x55708fa6eff0;  1 drivers
v0x55708f70fc40_0 .net *"_ivl_73", 0 0, L_0x55708fa6f100;  1 drivers
L_0x7fd77bfca408 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x55708f70dfe0_0 .net/2u *"_ivl_76", 11 0, L_0x7fd77bfca408;  1 drivers
v0x55708f70f5d0_0 .net *"_ivl_78", 0 0, L_0x55708fa6f3d0;  1 drivers
v0x55708f70f8e0_0 .net *"_ivl_8", 0 0, L_0x55708f944e60;  1 drivers
v0x55708f70f730_0 .net *"_ivl_81", 0 0, L_0x55708fa6f4c0;  1 drivers
v0x55708f70fe00_0 .net *"_ivl_83", 0 0, L_0x55708fa6f530;  1 drivers
v0x55708f70d320_0 .net *"_ivl_85", 0 0, L_0x55708fa6f620;  1 drivers
v0x55708f70fa90_0 .net *"_ivl_87", 0 0, L_0x55708fa6f330;  1 drivers
v0x55708f70e1c0_0 .net *"_ivl_89", 0 0, L_0x55708fa6f7e0;  1 drivers
L_0x7fd77bfca450 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x55708f70f3e0_0 .net/2u *"_ivl_92", 11 0, L_0x7fd77bfca450;  1 drivers
v0x55708f70d1a0_0 .net *"_ivl_94", 0 0, L_0x55708fa6fa20;  1 drivers
v0x55708f70d820_0 .net *"_ivl_97", 0 0, L_0x55708fa6fb80;  1 drivers
v0x55708f70e900_0 .net *"_ivl_99", 0 0, L_0x55708fa6fc40;  1 drivers
v0x55708f70eab0_0 .net "a", 11 0, L_0x55708fa45e40;  1 drivers
v0x55708f70ec10_0 .net "access_phase", 0 0, L_0x55708f946430;  1 drivers
v0x55708f70e5b0_0 .net "addr_bytes_o", 1 0, L_0x55708fa72a50;  alias, 1 drivers
v0x55708f8c2c00_0 .net "addr_lanes_o", 1 0, L_0x55708fa727c0;  alias, 1 drivers
v0x55708f70e400_0 .net "axi_err_i", 0 0, v0x55708f97beb0_0;  alias, 1 drivers
v0x55708f70e7a0_0 .net "burst_size_o", 3 0, L_0x55708fa73570;  alias, 1 drivers
v0x55708f97e890_0 .net "busy_i", 0 0, L_0x55708fa74520;  1 drivers
v0x55708f69e840_0 .net "clk_div_o", 2 0, L_0x55708fa715d0;  alias, 1 drivers
v0x55708f9fe970_0 .var "clk_div_reg", 31 0;
v0x55708f9abca0_0 .net "cmd_addr_o", 31 0, L_0x55708fa732f0;  alias, 1 drivers
v0x55708f9a8d30_0 .var "cmd_addr_reg", 31 0;
v0x55708f9c5400_0 .var "cmd_cfg_reg", 31 0;
L_0x7fd77bfca5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55708f60a460_0 .net "cmd_done_i", 0 0, L_0x7fd77bfca5b8;  1 drivers
v0x55708f65a280_0 .var "cmd_done_latched", 0 0;
v0x55708f70b320_0 .net "cmd_done_set_i", 0 0, v0x55708f606910_0;  alias, 1 drivers
v0x55708f70c190_0 .var "cmd_dummy_reg", 31 0;
v0x55708f70b9f0_0 .net "cmd_lanes_o", 1 0, L_0x55708fa725e0;  alias, 1 drivers
v0x55708f9459c0_0 .net "cmd_len_o", 31 0, L_0x55708fa73360;  alias, 1 drivers
v0x55708f63b560_0 .var "cmd_len_reg", 31 0;
v0x55708f944810_0 .var "cmd_op_reg", 31 0;
v0x55708f946590_0 .net "cmd_start_o", 0 0, v0x55708f944fc0_0;  alias, 1 drivers
v0x55708f946230_0 .net "cmd_trig_ok", 0 0, L_0x55708fa707b0;  1 drivers
v0x55708f944fc0_0 .var "cmd_trig_q", 0 0;
v0x55708f983960_0 .net "cmd_trig_wr", 0 0, L_0x55708fa6f270;  1 drivers
v0x55708f714a90_0 .net "cmd_trigger_clr_i", 0 0, v0x55708f6aec20_0;  alias, 1 drivers
v0x55708f70c470_0 .net "cpha_o", 0 0, L_0x55708fa70c90;  alias, 1 drivers
v0x55708f94a530_0 .net "cpol_o", 0 0, L_0x55708fa70dd0;  alias, 1 drivers
v0x55708f98c520_0 .net "cs_auto_o", 0 0, L_0x55708fa71670;  alias, 1 drivers
v0x55708f976c70_0 .var "cs_ctrl_reg", 31 0;
v0x55708fa01800_0 .net "cs_delay_o", 1 0, L_0x55708fa71890;  alias, 1 drivers
v0x55708fa019d0_0 .net "cs_level_o", 1 0, L_0x55708fa717f0;  alias, 1 drivers
v0x55708f9bfd90_0 .net "ctrl_enable_n", 0 0, L_0x55708fa6f8e0;  1 drivers
v0x55708fa01ba0_0 .var "ctrl_reg", 31 0;
v0x55708f97a480_0 .net "ctrl_xip_n", 0 0, L_0x55708fa70100;  1 drivers
v0x55708f9b6e50_0 .net "data_lanes_o", 1 0, L_0x55708fa72860;  alias, 1 drivers
v0x55708f9bc3b0_0 .net "dma_addr_o", 31 0, L_0x55708fa73ad0;  alias, 1 drivers
v0x55708fa06710_0 .var "dma_addr_reg", 31 0;
v0x55708fa07870_0 .var "dma_cfg_reg", 31 0;
v0x55708fa02ca0_0 .net "dma_dir_o", 0 0, L_0x55708fa737a0;  alias, 1 drivers
L_0x7fd77bfca600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55708fa02200_0 .net "dma_done_i", 0 0, L_0x7fd77bfca600;  1 drivers
v0x55708f973c10_0 .var "dma_done_latched", 0 0;
v0x55708f96a190_0 .net "dma_done_set_i", 0 0, v0x55708f9a0820_0;  alias, 1 drivers
v0x55708f9697e0_0 .net "dma_en_o", 0 0, L_0x55708fa712b0;  alias, 1 drivers
v0x55708f968f40_0 .net "dma_len_o", 31 0, L_0x55708fa73b40;  alias, 1 drivers
v0x55708f982180_0 .var "dma_len_reg", 31 0;
v0x55708f97e580_0 .net "dummy_cycles_o", 3 0, L_0x55708fa72d80;  alias, 1 drivers
v0x55708f9ea720_0 .net "enable_o", 0 0, L_0x55708fa70a70;  alias, 1 drivers
L_0x7fd77bfca4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55708f9ea7c0_0 .net "err_set_i", 0 0, L_0x7fd77bfca4e0;  1 drivers
v0x55708f9e6b50_0 .var "err_stat_reg", 31 0;
v0x55708f9bd410_0 .net "extra_dummy_o", 7 0, L_0x55708fa734d0;  alias, 1 drivers
v0x55708f9bd7a0_0 .net "fifo_rx_data_i", 31 0, L_0x55708fa750c0;  alias, 1 drivers
v0x55708f9bdc60_0 .var "fifo_rx_data_q", 31 0;
L_0x7fd77bfca570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55708fa04450_0 .net "fifo_rx_full_set_i", 0 0, L_0x7fd77bfca570;  1 drivers
v0x55708f97a930_0 .var "fifo_rx_pop_seen", 0 0;
v0x55708f97b300_0 .net "fifo_rx_re_o", 0 0, L_0x55708fa6e660;  alias, 1 drivers
v0x55708f97ece0_0 .var "fifo_rx_re_q", 0 0;
v0x55708f993c50_0 .net "fifo_tx_data_o", 31 0, L_0x55708fa6e5a0;  alias, 1 drivers
L_0x7fd77bfca528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55708f98c910_0 .net "fifo_tx_empty_set_i", 0 0, L_0x7fd77bfca528;  1 drivers
v0x55708f949d40_0 .net "fifo_tx_we_o", 0 0, L_0x55708fa6e440;  alias, 1 drivers
v0x55708f95a130_0 .net "hold_en_o", 0 0, L_0x55708fa71350;  alias, 1 drivers
v0x55708fa00910_0 .net "incr_addr_o", 0 0, L_0x55708fa73890;  alias, 1 drivers
v0x55708f99f350_0 .net "int_en_o", 4 0, L_0x55708fa73cc0;  1 drivers
v0x55708f99f110_0 .var "int_en_reg", 31 0;
v0x55708f943a20_0 .var "int_stat_reg", 31 0;
v0x55708f9bcbf0_0 .net "irq", 0 0, L_0x55708fa741b0;  alias, 1 drivers
v0x55708f9bccb0_0 .net "is_write_o", 0 0, L_0x55708fa72e20;  alias, 1 drivers
v0x55708fa03190_0 .net "lsb_first_o", 0 0, L_0x55708fa71040;  1 drivers
v0x55708fa03230_0 .net "mode_bits_o", 7 0, L_0x55708fa730d0;  alias, 1 drivers
v0x55708fa023c0_0 .net "mode_en_cfg_o", 0 0, L_0x55708fa72b80;  alias, 1 drivers
v0x55708fa38d60_0 .net "opcode_o", 7 0, L_0x55708fa73030;  alias, 1 drivers
L_0x7fd77bfca690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55708f9bbac0_0 .net "overrun_i", 0 0, L_0x7fd77bfca690;  1 drivers
v0x55708f9bbb60_0 .net "paddr", 11 0, v0x55708fa5c8d0_0;  alias, 1 drivers
v0x55708f978960_0 .net "pclk", 0 0, v0x55708fa5b6b0_0;  alias, 1 drivers
v0x55708f9bb130_0 .net "penable", 0 0, v0x55708fa5c9e0_0;  alias, 1 drivers
v0x55708f9bb1d0_0 .var "prdata", 31 0;
v0x55708f9bac70_0 .net "pready", 0 0, L_0x7fd77bfca018;  alias, 1 drivers
v0x55708f9bad30_0 .net "presetn", 0 0, v0x55708fa5d3d0_0;  alias, 1 drivers
v0x55708f9ba7b0_0 .net "psel", 0 0, v0x55708fa5ccd0_0;  alias, 1 drivers
v0x55708f9ba850_0 .var "pslverr", 0 0;
v0x55708f9b9830_0 .net "pstrb", 3 0, v0x55708fa5ceb0_0;  alias, 1 drivers
L_0x7fd77bfca060 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x55708f9b9060_0 .net "pstrb_eff", 3 0, L_0x7fd77bfca060;  1 drivers
v0x55708f9b8ba0_0 .net "pwdata", 31 0, v0x55708fa5cfc0_0;  alias, 1 drivers
v0x55708f9b8c40_0 .net "pwrite", 0 0, v0x55708fa5d2e0_0;  alias, 1 drivers
v0x55708f9b86e0_0 .net "quad_en_o", 0 0, L_0x55708fa70d30;  alias, 1 drivers
v0x55708f9b8220_0 .net "read_phase", 0 0, L_0x55708fa460e0;  1 drivers
v0x55708f9b82c0_0 .var "ro_addr", 0 0;
v0x55708f9b7d20_0 .net "rx_full_i", 0 0, L_0x55708fa74e50;  alias, 1 drivers
v0x55708f9b7de0_0 .net "rx_level_i", 3 0, L_0x55708fa74720;  1 drivers
v0x55708f9b75a0_0 .net "setup_phase", 0 0, L_0x55708f9460d0;  1 drivers
L_0x7fd77bfca648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55708f9b7640_0 .net "timeout_i", 0 0, L_0x7fd77bfca648;  1 drivers
v0x55708f9828a0_0 .net "tx_empty_i", 0 0, L_0x55708fa74b50;  alias, 1 drivers
v0x55708f982960_0 .net "tx_level_i", 3 0, L_0x55708fa74680;  1 drivers
L_0x7fd77bfca6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55708f979de0_0 .net "underrun_i", 0 0, L_0x7fd77bfca6d8;  1 drivers
v0x55708f979e80_0 .var "valid_addr", 0 0;
v0x55708f977370_0 .net "wp_en_o", 0 0, L_0x7fd77bfca498;  alias, 1 drivers
v0x55708f977430_0 .net "wr_ok", 0 0, L_0x55708fa5e1d0;  1 drivers
v0x55708f979ae0_0 .net "write_phase", 0 0, L_0x55708f522570;  1 drivers
v0x55708f979ba0_0 .net "xip_active_i", 0 0, v0x55708fa50470_0;  alias, 1 drivers
v0x55708f9795d0_0 .net "xip_addr_bytes_o", 1 0, L_0x55708fa71a70;  alias, 1 drivers
v0x55708f979690_0 .var "xip_cfg_reg", 31 0;
v0x55708f979010_0 .var "xip_cmd_reg", 31 0;
v0x55708f9790d0_0 .net "xip_cont_read_o", 0 0, L_0x55708fa71da0;  alias, 1 drivers
v0x55708f978d10_0 .net "xip_data_lanes_o", 1 0, L_0x55708fa71b10;  alias, 1 drivers
v0x55708f978dd0_0 .net "xip_dummy_cycles_o", 3 0, L_0x55708fa71d00;  alias, 1 drivers
v0x55708f9a8a80_0 .net "xip_en_o", 0 0, L_0x55708fa70b60;  alias, 1 drivers
v0x55708f9a8b40_0 .net "xip_mode_bits_o", 7 0, L_0x55708fa72540;  alias, 1 drivers
v0x55708f9aba10_0 .net "xip_mode_en_o", 0 0, L_0x55708fa72070;  alias, 1 drivers
v0x55708f9abad0_0 .net "xip_read_op_o", 7 0, L_0x55708fa722d0;  alias, 1 drivers
v0x55708f9a86e0_0 .net "xip_write_en_o", 0 0, L_0x55708fa72110;  alias, 1 drivers
v0x55708f9a8780_0 .net "xip_write_op_o", 7 0, L_0x55708fa72370;  alias, 1 drivers
E_0x55708f514250/0 .event edge, v0x55708f9b8220_0, v0x55708f979e80_0, v0x55708f70eab0_0, v0x55708fa01ba0_0;
E_0x55708f514250/1 .event edge, v0x55708f9b7de0_0, v0x55708f982960_0, v0x55708f97e890_0, v0x55708f979ba0_0;
E_0x55708f514250/2 .event edge, v0x55708f65a280_0, v0x55708f973c10_0, v0x55708f99f110_0, v0x55708f943a20_0;
E_0x55708f514250/3 .event edge, v0x55708f9fe970_0, v0x55708f976c70_0, v0x55708f979690_0, v0x55708f979010_0;
E_0x55708f514250/4 .event edge, v0x55708f9c5400_0, v0x55708f944810_0, v0x55708f9a8d30_0, v0x55708f63b560_0;
E_0x55708f514250/5 .event edge, v0x55708f70c190_0, v0x55708fa07870_0, v0x55708fa06710_0, v0x55708f982180_0;
E_0x55708f514250/6 .event edge, v0x55708f9bdc60_0, v0x55708f9b7d20_0, v0x55708f9828a0_0, v0x55708f9e6b50_0;
E_0x55708f514250 .event/or E_0x55708f514250/0, E_0x55708f514250/1, E_0x55708f514250/2, E_0x55708f514250/3, E_0x55708f514250/4, E_0x55708f514250/5, E_0x55708f514250/6;
E_0x55708fa45f60/0 .event edge, v0x55708f979ae0_0, v0x55708f979e80_0, v0x55708f9b82c0_0, v0x55708f70eab0_0;
E_0x55708fa45f60/1 .event edge, v0x55708f9b9060_0, v0x55708f9b8ba0_0, v0x55708f97e890_0;
E_0x55708fa45f60 .event/or E_0x55708fa45f60/0, E_0x55708fa45f60/1;
E_0x55708fa45fa0 .event edge, v0x55708f70eab0_0;
L_0x55708fa6e350 .cmp/eq 12, L_0x55708fa45e40, L_0x7fd77bfca0a8;
L_0x55708fa6e7e0 .cmp/eq 12, L_0x55708fa45e40, L_0x7fd77bfca0f0;
L_0x55708fa6ea60 .reduce/nor v0x55708f97a930_0;
L_0x55708fa6ecd0 .cmp/eq 12, L_0x55708fa45e40, L_0x7fd77bfca3c0;
L_0x55708fa6ef00 .part L_0x7fd77bfca060, 1, 1;
L_0x55708fa6f100 .part v0x55708fa5cfc0_0, 8, 1;
L_0x55708fa6f3d0 .cmp/eq 12, L_0x55708fa45e40, L_0x7fd77bfca408;
L_0x55708fa6f530 .part L_0x7fd77bfca060, 0, 1;
L_0x55708fa6f330 .part v0x55708fa5cfc0_0, 0, 1;
L_0x55708fa6f7e0 .part v0x55708fa01ba0_0, 0, 1;
L_0x55708fa6f8e0 .functor MUXZ 1, L_0x55708fa6f7e0, L_0x55708fa6f330, L_0x55708fa6f620, C4<>;
L_0x55708fa6fa20 .cmp/eq 12, L_0x55708fa45e40, L_0x7fd77bfca450;
L_0x55708fa6fc40 .part L_0x7fd77bfca060, 0, 1;
L_0x55708fa6fef0 .part v0x55708fa5cfc0_0, 1, 1;
L_0x55708fa70010 .part v0x55708fa01ba0_0, 1, 1;
L_0x55708fa70100 .functor MUXZ 1, L_0x55708fa70010, L_0x55708fa6fef0, L_0x55708fa6fd70, C4<>;
L_0x55708fa70a70 .part v0x55708fa01ba0_0, 0, 1;
L_0x55708fa70b60 .part v0x55708fa01ba0_0, 1, 1;
L_0x55708fa70d30 .part v0x55708fa01ba0_0, 2, 1;
L_0x55708fa70dd0 .part v0x55708fa01ba0_0, 3, 1;
L_0x55708fa70c90 .part v0x55708fa01ba0_0, 4, 1;
L_0x55708fa71040 .part v0x55708fa01ba0_0, 5, 1;
L_0x55708fa712b0 .part v0x55708fa01ba0_0, 6, 1;
L_0x55708fa71350 .part v0x55708fa01ba0_0, 9, 1;
L_0x55708fa715d0 .part v0x55708f9fe970_0, 0, 3;
L_0x55708fa71670 .part v0x55708f976c70_0, 0, 1;
L_0x55708fa717f0 .part v0x55708f976c70_0, 1, 2;
L_0x55708fa71890 .part v0x55708f976c70_0, 3, 2;
L_0x55708fa71a70 .part v0x55708f979690_0, 0, 2;
L_0x55708fa71b10 .part v0x55708f979690_0, 2, 2;
L_0x55708fa71d00 .part v0x55708f979690_0, 4, 4;
L_0x55708fa71da0 .part v0x55708f979690_0, 8, 1;
L_0x55708fa72070 .part v0x55708f979690_0, 9, 1;
L_0x55708fa72110 .part v0x55708f979690_0, 10, 1;
L_0x55708fa722d0 .part v0x55708f979010_0, 0, 8;
L_0x55708fa72370 .part v0x55708f979010_0, 8, 8;
L_0x55708fa72540 .part v0x55708f979010_0, 16, 8;
L_0x55708fa725e0 .part v0x55708f9c5400_0, 0, 2;
L_0x55708fa727c0 .part v0x55708f9c5400_0, 2, 2;
L_0x55708fa72860 .part v0x55708f9c5400_0, 4, 2;
L_0x55708fa72a50 .part v0x55708f9c5400_0, 6, 2;
L_0x55708fa72b80 .part v0x55708f9c5400_0, 13, 1;
L_0x55708fa72d80 .part v0x55708f9c5400_0, 8, 4;
L_0x55708fa72e20 .part v0x55708f9c5400_0, 12, 1;
L_0x55708fa73030 .part v0x55708f944810_0, 0, 8;
L_0x55708fa730d0 .part v0x55708f944810_0, 8, 8;
L_0x55708fa734d0 .part v0x55708f70c190_0, 0, 8;
L_0x55708fa73570 .part v0x55708fa07870_0, 0, 4;
L_0x55708fa737a0 .part v0x55708fa07870_0, 4, 1;
L_0x55708fa73890 .part v0x55708fa07870_0, 5, 1;
L_0x55708fa73cc0 .part v0x55708f99f110_0, 0, 5;
L_0x55708fa73d60 .part v0x55708f99f110_0, 0, 5;
L_0x55708fa74000 .part v0x55708f943a20_0, 0, 5;
L_0x55708fa741b0 .reduce/or L_0x55708fa740a0;
S_0x55708f9b9d20 .scope begin, "$unm_blk_38" "$unm_blk_38" 6 323, 6 323 0, S_0x55708f9a93b0;
 .timescale 0 0;
v0x55708f70cf00_0 .var "next_ctrl", 31 0;
S_0x55708f9ba0a0 .scope function.vec4.s32, "apply_strb" "apply_strb" 6 242, 6 242 0, S_0x55708f9a93b0;
 .timescale 0 0;
; Variable apply_strb is vec4 return value of scope S_0x55708f9ba0a0
v0x55708f718340_0 .var "cur", 31 0;
v0x55708f7181b0_0 .var "data", 31 0;
TD_top_tb.dut.u_csr.apply_strb ;
    %load/vec4 v0x55708f9b9060_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %load/vec4 v0x55708f7181b0_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x55708f718340_0;
    %parti/s 8, 24, 6;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %load/vec4 v0x55708f9b9060_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.2, 8;
    %load/vec4 v0x55708f7181b0_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v0x55708f718340_0;
    %parti/s 8, 16, 6;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55708f9b9060_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.4, 8;
    %load/vec4 v0x55708f7181b0_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %load/vec4 v0x55708f718340_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55708f9b9060_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.6, 8;
    %load/vec4 v0x55708f7181b0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %load/vec4 v0x55708f718340_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to apply_strb (store_vec4_to_lval)
    %end;
S_0x55708f9abf40 .scope module, "u_dma_engine" "dma_engine" 4 444, 7 16 0, S_0x55708f9ac700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "dma_en_i";
    .port_info 3 /INPUT 1 "dma_dir_i";
    .port_info 4 /INPUT 4 "burst_size_i";
    .port_info 5 /INPUT 1 "incr_addr_i";
    .port_info 6 /INPUT 32 "dma_addr_i";
    .port_info 7 /INPUT 32 "dma_len_i";
    .port_info 8 /INPUT 5 "tx_level_i";
    .port_info 9 /OUTPUT 32 "fifo_tx_data_o";
    .port_info 10 /OUTPUT 1 "fifo_tx_we_o";
    .port_info 11 /INPUT 5 "rx_level_i";
    .port_info 12 /INPUT 32 "fifo_rx_data_i";
    .port_info 13 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 14 /OUTPUT 1 "dma_done_set_o";
    .port_info 15 /OUTPUT 1 "axi_err_o";
    .port_info 16 /OUTPUT 1 "busy_o";
    .port_info 17 /OUTPUT 32 "awaddr_o";
    .port_info 18 /OUTPUT 1 "awvalid_o";
    .port_info 19 /INPUT 1 "awready_i";
    .port_info 20 /OUTPUT 32 "wdata_o";
    .port_info 21 /OUTPUT 1 "wvalid_o";
    .port_info 22 /OUTPUT 4 "wstrb_o";
    .port_info 23 /INPUT 1 "wready_i";
    .port_info 24 /INPUT 1 "bvalid_i";
    .port_info 25 /INPUT 2 "bresp_i";
    .port_info 26 /OUTPUT 1 "bready_o";
    .port_info 27 /OUTPUT 32 "araddr_o";
    .port_info 28 /OUTPUT 1 "arvalid_o";
    .port_info 29 /INPUT 1 "arready_i";
    .port_info 30 /INPUT 32 "rdata_i";
    .port_info 31 /INPUT 1 "rvalid_i";
    .port_info 32 /INPUT 2 "rresp_i";
    .port_info 33 /OUTPUT 1 "rready_o";
P_0x55708fa3a770 .param/l "ADDR_WIDTH" 0 7 17, +C4<00000000000000000000000000100000>;
P_0x55708fa3a7b0 .param/l "LEVEL_WIDTH" 0 7 19, +C4<00000000000000000000000000000101>;
P_0x55708fa3a7f0 .param/l "S_DONE" 1 7 219, C4<101>;
P_0x55708fa3a830 .param/l "S_IDLE" 1 7 214, C4<000>;
P_0x55708fa3a870 .param/l "S_RUN_RD" 1 7 216, C4<010>;
P_0x55708fa3a8b0 .param/l "S_RUN_WR" 1 7 218, C4<100>;
P_0x55708fa3a8f0 .param/l "S_WAIT_RD" 1 7 215, C4<001>;
P_0x55708fa3a930 .param/l "S_WAIT_WR" 1 7 217, C4<011>;
P_0x55708fa3a970 .param/l "TX_DEPTH_LEVEL" 1 7 104, C4<10000>;
P_0x55708fa3a9b0 .param/l "TX_FIFO_DEPTH" 0 7 18, +C4<00000000000000000000000000010000>;
L_0x55708fa76830 .functor AND 1, v0x55708f9a12c0_0, L_0x55708fa78b90, C4<1>, C4<1>;
L_0x55708fa768a0 .functor NOT 1, v0x55708f9a0400_0, C4<0>, C4<0>, C4<0>;
L_0x55708fa76910 .functor AND 1, L_0x55708fa78b90, L_0x55708fa768a0, C4<1>, C4<1>;
L_0x55708fa77780 .functor NOT 1, v0x55708fa5d3d0_0, C4<0>, C4<0>, C4<0>;
L_0x55708fa77f40 .functor NOT 1, v0x55708fa5d3d0_0, C4<0>, C4<0>, C4<0>;
L_0x55708fa780a0 .functor BUFZ 32, v0x55708f9c5b40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55708fa78160 .functor BUFZ 1, v0x55708f9c5650_0, C4<0>, C4<0>, C4<0>;
L_0x55708fa78220 .functor BUFZ 1, v0x55708f992e60_0, C4<0>, C4<0>, C4<0>;
L_0x55708fa78330 .functor BUFZ 32, v0x55708f99ead0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55708fa783f0 .functor BUFZ 1, v0x55708f948d60_0, C4<0>, C4<0>, C4<0>;
L_0x55708fa784c0 .functor BUFZ 32, v0x55708f94f0d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55708fa78530 .functor BUFZ 1, v0x55708f94ec50_0, C4<0>, C4<0>, C4<0>;
L_0x55708fa78660 .functor BUFZ 32, v0x55708f95f8f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55708fa78720 .functor BUFZ 1, v0x55708f95e720_0, C4<0>, C4<0>, C4<0>;
L_0x55708fa785f0 .functor BUFZ 4, v0x55708f95ec20_0, C4<0000>, C4<0000>, C4<0000>;
L_0x55708fa788b0 .functor BUFZ 1, v0x55708f94e7d0_0, C4<0>, C4<0>, C4<0>;
L_0x55708fa78a00 .functor BUFZ 1, v0x55708f9489e0_0, C4<0>, C4<0>, C4<0>;
L_0x7fd77bfca840 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55708f94f490_0 .net/2u *"_ivl_0", 4 0, L_0x7fd77bfca840;  1 drivers
v0x55708f95de40_0 .net *"_ivl_10", 0 0, L_0x55708fa768a0;  1 drivers
v0x55708f95da00_0 .net *"_ivl_16", 29 0, L_0x55708fa76a20;  1 drivers
L_0x7fd77bfca8d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55708f95d560_0 .net *"_ivl_18", 1 0, L_0x7fd77bfca8d0;  1 drivers
L_0x7fd77bfca918 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55708f95c1f0_0 .net/2u *"_ivl_20", 3 0, L_0x7fd77bfca918;  1 drivers
v0x55708f95bdb0_0 .net *"_ivl_22", 0 0, L_0x55708fa76e10;  1 drivers
L_0x7fd77bfca960 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55708f95be70_0 .net/2u *"_ivl_24", 3 0, L_0x7fd77bfca960;  1 drivers
v0x55708f95b910_0 .net *"_ivl_28", 31 0, L_0x55708fa77090;  1 drivers
L_0x7fd77bfca9a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55708f95b9d0_0 .net *"_ivl_31", 27 0, L_0x7fd77bfca9a8;  1 drivers
v0x55708f95b4d0_0 .net *"_ivl_35", 3 0, L_0x55708fa77360;  1 drivers
L_0x7fd77bfca9f0 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55708f95b090_0 .net/2u *"_ivl_38", 27 0, L_0x7fd77bfca9f0;  1 drivers
L_0x7fd77bfca888 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55708f95ab20_0 .net/2u *"_ivl_4", 4 0, L_0x7fd77bfca888;  1 drivers
v0x55708f95a680_0 .net *"_ivl_40", 31 0, L_0x55708fa77550;  1 drivers
v0x55708f9498d0_0 .net *"_ivl_44", 29 0, L_0x55708fa77690;  1 drivers
L_0x7fd77bfcaa38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55708fa38ac0_0 .net *"_ivl_46", 1 0, L_0x7fd77bfcaa38;  1 drivers
L_0x7fd77bfcaa80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55708f99e3e0_0 .net/2u *"_ivl_48", 0 0, L_0x7fd77bfcaa80;  1 drivers
L_0x7fd77bfcaac8 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55708f99e4c0_0 .net/2u *"_ivl_52", 4 0, L_0x7fd77bfcaac8;  1 drivers
v0x55708f97f600_0 .net *"_ivl_54", 4 0, L_0x55708fa77aa0;  1 drivers
v0x55708f97f6e0_0 .var "addr_r", 31 0;
v0x55708f98d100_0 .net "araddr_o", 31 0, L_0x55708fa780a0;  alias, 1 drivers
v0x55708f98d1e0_0 .net "araddr_w", 31 0, v0x55708f9c5b40_0;  1 drivers
v0x55708f9937d0_0 .net "arready_i", 0 0, v0x55708fa5bc50_0;  alias, 1 drivers
v0x55708f993870_0 .net "arvalid_o", 0 0, L_0x55708fa78160;  alias, 1 drivers
v0x55708f990520_0 .net "arvalid_w", 0 0, v0x55708f9c5650_0;  1 drivers
v0x55708f9905f0_0 .net "awaddr_o", 31 0, L_0x55708fa784c0;  alias, 1 drivers
v0x55708f9a9790_0 .net "awaddr_w", 31 0, v0x55708f94f0d0_0;  1 drivers
v0x55708f9a9880_0 .net "awready_i", 0 0, v0x55708fa5bef0_0;  alias, 1 drivers
v0x55708f9c5ff0_0 .net "awvalid_o", 0 0, L_0x55708fa78530;  alias, 1 drivers
v0x55708f9c6090_0 .net "awvalid_w", 0 0, v0x55708f94ec50_0;  1 drivers
v0x55708f97beb0_0 .var "axi_err_o", 0 0;
v0x55708f97bf50_0 .net "beats_level", 4 0, L_0x55708fa77930;  1 drivers
v0x55708f97c1a0_0 .net "beats_w", 3 0, L_0x55708fa77400;  1 drivers
v0x55708f97c280_0 .net "bready_o", 0 0, L_0x55708fa788b0;  alias, 1 drivers
v0x55708f97fab0_0 .net "bready_w", 0 0, v0x55708f94e7d0_0;  1 drivers
v0x55708f97fb80_0 .net "bresp_i", 1 0, L_0x7fd77bfcb770;  alias, 1 drivers
v0x55708f97fda0_0 .var "burst_len_r", 31 0;
v0x55708f97fe80_0 .net "burst_size_i", 3 0, L_0x55708fa73570;  alias, 1 drivers
v0x55708f9a1580_0 .var "burst_size_r", 3 0;
v0x55708f9a1640_0 .net "burst_words_w", 3 0, L_0x55708fa76f00;  1 drivers
v0x55708f9a1200_0 .net "busy_o", 0 0, L_0x55708fa76830;  alias, 1 drivers
v0x55708f9a12c0_0 .var "busy_r", 0 0;
v0x55708f9a0e80_0 .net "bvalid_i", 0 0, v0x55708fa5c170_0;  alias, 1 drivers
v0x55708f9a0f50_0 .net "clk", 0 0, v0x55708fa5b6b0_0;  alias, 1 drivers
v0x55708f9a0b00_0 .net "data_out_w", 31 0, v0x55708f99ead0_0;  1 drivers
v0x55708f9a0bd0_0 .net "dma_addr_i", 31 0, L_0x55708fa73ad0;  alias, 1 drivers
v0x55708f9a0780_0 .net "dma_dir_i", 0 0, L_0x55708fa737a0;  alias, 1 drivers
v0x55708f9a0820_0 .var "dma_done_set_o", 0 0;
v0x55708f9a0400_0 .var "dma_en_d", 0 0;
v0x55708f9a04a0_0 .net "dma_en_i", 0 0, L_0x55708fa78b90;  1 drivers
v0x55708f9a0080_0 .net "dma_len_i", 31 0, L_0x55708fa73b40;  alias, 1 drivers
v0x55708f9a0150_0 .net "fifo_rx_data_i", 31 0, L_0x55708fa750c0;  alias, 1 drivers
v0x55708f99fd00_0 .net "fifo_rx_re_o", 0 0, L_0x55708fa78a00;  alias, 1 drivers
v0x55708f99fda0_0 .net "fifo_tx_data_o", 31 0, L_0x55708fa78330;  alias, 1 drivers
v0x55708f99f980_0 .net "fifo_tx_we_o", 0 0, L_0x55708fa783f0;  alias, 1 drivers
v0x55708f99fa20_0 .net "incr_addr_i", 0 0, L_0x55708fa73890;  alias, 1 drivers
v0x55708f99f600_0 .var "incr_addr_r", 0 0;
v0x55708f99f6a0_0 .net "len_w", 31 0, L_0x55708fa777f0;  1 drivers
v0x55708f94bdb0_0 .net "rd_done", 0 0, v0x55708f998890_0;  1 drivers
v0x55708f94be80_0 .net "rd_en_w", 0 0, v0x55708f9489e0_0;  1 drivers
v0x55708f9627a0_0 .var "rd_start", 0 0;
v0x55708f962870_0 .net "rdata_i", 31 0, L_0x7fd77bfcb8d8;  alias, 1 drivers
v0x55708f9623c0_0 .var "rem_bytes_r", 31 0;
v0x55708f962460_0 .net "rem_lt_burst", 0 0, L_0x55708fa771d0;  1 drivers
v0x55708f960d10_0 .net "rem_words_w", 31 0, L_0x55708fa76ac0;  1 drivers
v0x55708f960db0_0 .net "resetn", 0 0, v0x55708fa5d3d0_0;  alias, 1 drivers
v0x55708f9609c0_0 .net "rready_o", 0 0, L_0x55708fa78220;  alias, 1 drivers
v0x55708f960a60_0 .net "rready_w", 0 0, v0x55708f992e60_0;  1 drivers
v0x55708f9573a0_0 .net "rresp_i", 1 0, L_0x7fd77bfcb7b8;  alias, 1 drivers
v0x55708f957440_0 .net "rvalid_i", 0 0, v0x55708fa5c3c0_0;  alias, 1 drivers
v0x55708f9849f0_0 .net "rx_data_ok", 0 0, L_0x55708fa77d60;  1 drivers
v0x55708f984a90_0 .net "rx_empty", 0 0, L_0x55708fa766f0;  1 drivers
v0x55708f984610_0 .net "rx_level_i", 4 0, L_0x55708fa75130;  alias, 1 drivers
v0x55708f9846b0_0 .net "start_pulse", 0 0, L_0x55708fa76910;  1 drivers
v0x55708f984230_0 .var "state", 2 0;
v0x55708f984310_0 .net "tx_full", 0 0, L_0x55708fa765b0;  1 drivers
v0x55708f9878c0_0 .net "tx_level_i", 4 0, L_0x55708fa74d50;  alias, 1 drivers
v0x55708f987960_0 .net "tx_space_ok", 0 0, L_0x55708fa77be0;  1 drivers
v0x55708f9874e0_0 .net "wdata_o", 31 0, L_0x55708fa78660;  alias, 1 drivers
v0x55708f9875c0_0 .net "wdata_w", 31 0, v0x55708f95f8f0_0;  1 drivers
v0x55708f983ee0_0 .net "wr_done", 0 0, v0x55708f94da30_0;  1 drivers
v0x55708f983fb0_0 .net "wr_en_w", 0 0, v0x55708f948d60_0;  1 drivers
v0x55708f987100_0 .var "wr_start", 0 0;
v0x55708f9871d0_0 .net "wready_i", 0 0, v0x55708fa5c570_0;  alias, 1 drivers
v0x55708f986d20_0 .net "wstrb_o", 3 0, L_0x55708fa785f0;  alias, 1 drivers
v0x55708f986dc0_0 .net "wstrb_w", 3 0, v0x55708f95ec20_0;  1 drivers
v0x55708f986940_0 .net "wvalid_o", 0 0, L_0x55708fa78720;  alias, 1 drivers
v0x55708f9869e0_0 .net "wvalid_w", 0 0, v0x55708f95e720_0;  1 drivers
L_0x55708fa765b0 .cmp/eq 5, L_0x55708fa74d50, L_0x7fd77bfca840;
L_0x55708fa766f0 .cmp/eq 5, L_0x55708fa75130, L_0x7fd77bfca888;
L_0x55708fa76a20 .part v0x55708f9623c0_0, 2, 30;
L_0x55708fa76ac0 .concat [ 30 2 0 0], L_0x55708fa76a20, L_0x7fd77bfca8d0;
L_0x55708fa76e10 .cmp/eq 4, v0x55708f9a1580_0, L_0x7fd77bfca918;
L_0x55708fa76f00 .functor MUXZ 4, v0x55708f9a1580_0, L_0x7fd77bfca960, L_0x55708fa76e10, C4<>;
L_0x55708fa77090 .concat [ 4 28 0 0], L_0x55708fa76f00, L_0x7fd77bfca9a8;
L_0x55708fa771d0 .cmp/gt 32, L_0x55708fa77090, L_0x55708fa76ac0;
L_0x55708fa77360 .part L_0x55708fa76ac0, 0, 4;
L_0x55708fa77400 .functor MUXZ 4, L_0x55708fa76f00, L_0x55708fa77360, L_0x55708fa771d0, C4<>;
L_0x55708fa77550 .concat [ 4 28 0 0], L_0x55708fa77400, L_0x7fd77bfca9f0;
L_0x55708fa77690 .part L_0x55708fa77550, 0, 30;
L_0x55708fa777f0 .concat [ 2 30 0 0], L_0x7fd77bfcaa38, L_0x55708fa77690;
L_0x55708fa77930 .concat [ 4 1 0 0], L_0x55708fa77400, L_0x7fd77bfcaa80;
L_0x55708fa77aa0 .arith/sub 5, L_0x7fd77bfcaac8, L_0x55708fa77930;
L_0x55708fa77be0 .cmp/ge 5, L_0x55708fa77aa0, L_0x55708fa74d50;
L_0x55708fa77d60 .cmp/ge 5, L_0x55708fa75130, L_0x55708fa77930;
L_0x55708fa77e00 .part v0x55708f97fda0_0, 0, 16;
L_0x55708fa77fb0 .part v0x55708f97fda0_0, 0, 16;
S_0x55708f9a9b70 .scope module, "u_axi_read_block" "axi_read_block" 7 156, 7 338 0, S_0x55708f9abf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 16 "transfer_size";
    .port_info 5 /OUTPUT 32 "araddr";
    .port_info 6 /OUTPUT 1 "arvalid";
    .port_info 7 /INPUT 1 "arready";
    .port_info 8 /INPUT 1 "rvalid";
    .port_info 9 /INPUT 32 "rdata";
    .port_info 10 /OUTPUT 1 "rready";
    .port_info 11 /OUTPUT 32 "data_out";
    .port_info 12 /OUTPUT 1 "wr_en";
    .port_info 13 /INPUT 1 "full";
    .port_info 14 /OUTPUT 1 "busy";
    .port_info 15 /OUTPUT 1 "done";
P_0x55708f64b760 .param/l "ADDR" 1 7 360, C4<01>;
P_0x55708f64b7a0 .param/l "DATA" 1 7 360, C4<10>;
P_0x55708f64b7e0 .param/l "IDLE" 1 7 360, C4<00>;
P_0x55708f64b820 .param/l "RESP" 1 7 360, C4<11>;
v0x55708f9a9e10_0 .net "addr", 31 0, v0x55708f97f6e0_0;  1 drivers
v0x55708f9c6430_0 .var "addr_reg", 31 0;
v0x55708f9c5b40_0 .var "araddr", 31 0;
v0x55708f9c5c00_0 .net "arready", 0 0, v0x55708fa5bc50_0;  alias, 1 drivers
v0x55708f9c5650_0 .var "arvalid", 0 0;
v0x55708f9c4000_0 .var "arvalid_r", 0 0;
v0x55708f9c40c0_0 .var "busy", 0 0;
v0x55708f98d580_0 .net "clk", 0 0, v0x55708fa5b6b0_0;  alias, 1 drivers
v0x55708f98d620_0 .var "count", 15 0;
v0x55708f99ead0_0 .var "data_out", 31 0;
v0x55708f998890_0 .var "done", 0 0;
v0x55708f998950_0 .net "full", 0 0, L_0x55708fa765b0;  alias, 1 drivers
v0x55708f998100_0 .net "rdata", 31 0, L_0x7fd77bfcb8d8;  alias, 1 drivers
v0x55708f992da0_0 .net "reset", 0 0, L_0x55708fa77780;  1 drivers
v0x55708f992e60_0 .var "rready", 0 0;
v0x55708f991050_0 .net "rvalid", 0 0, v0x55708fa5c3c0_0;  alias, 1 drivers
v0x55708f9910f0_0 .net "start", 0 0, v0x55708f9627a0_0;  1 drivers
v0x55708f98e4b0_0 .var "state", 1 0;
v0x55708f94f910_0 .net "transfer_size", 15 0, L_0x55708fa77e00;  1 drivers
v0x55708f948d60_0 .var "wr_en", 0 0;
S_0x55708f9aa760 .scope module, "u_axi_write_block" "axi_write_block" 7 175, 7 431 0, S_0x55708f9abf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 16 "transfer_size";
    .port_info 5 /OUTPUT 32 "awaddr";
    .port_info 6 /OUTPUT 1 "awvalid";
    .port_info 7 /INPUT 1 "awready";
    .port_info 8 /OUTPUT 32 "wdata";
    .port_info 9 /OUTPUT 1 "wvalid";
    .port_info 10 /OUTPUT 4 "wstrb";
    .port_info 11 /INPUT 1 "wready";
    .port_info 12 /INPUT 1 "bvalid";
    .port_info 13 /OUTPUT 1 "bready";
    .port_info 14 /INPUT 32 "data_in";
    .port_info 15 /INPUT 1 "empty";
    .port_info 16 /OUTPUT 1 "rd_en";
    .port_info 17 /OUTPUT 1 "busy";
    .port_info 18 /OUTPUT 1 "done";
P_0x55708f9fffc0 .param/l "ADDR" 1 7 460, C4<01>;
P_0x55708fa00000 .param/l "DATA" 1 7 460, C4<10>;
P_0x55708fa00040 .param/l "IDLE" 1 7 460, C4<00>;
P_0x55708fa00080 .param/l "RESP" 1 7 460, C4<11>;
v0x55708f94f530_0 .net "addr", 31 0, v0x55708f97f6e0_0;  alias, 1 drivers
v0x55708f94f010_0 .var "addr_reg", 31 0;
v0x55708f94f0d0_0 .var "awaddr", 31 0;
v0x55708f94eb90_0 .net "awready", 0 0, v0x55708fa5bef0_0;  alias, 1 drivers
v0x55708f94ec50_0 .var "awvalid", 0 0;
v0x55708f94e710_0 .var "awvalid_r", 0 0;
v0x55708f94e7d0_0 .var "bready", 0 0;
v0x55708f94e290_0 .var "busy", 0 0;
v0x55708f94e350_0 .net "bvalid", 0 0, v0x55708fa5c170_0;  alias, 1 drivers
v0x55708f94de10_0 .net "clk", 0 0, v0x55708fa5b6b0_0;  alias, 1 drivers
v0x55708f94deb0_0 .var "count", 15 0;
v0x55708f94d990_0 .net "data_in", 31 0, L_0x55708fa750c0;  alias, 1 drivers
v0x55708f94da30_0 .var "done", 0 0;
v0x55708f94d5a0_0 .net "empty", 0 0, L_0x55708fa766f0;  alias, 1 drivers
v0x55708f94d640_0 .var "have_word", 0 0;
v0x55708f948920_0 .var "hold_bready", 0 0;
v0x55708f9489e0_0 .var "rd_en", 0 0;
v0x55708f961780_0 .var "rd_pending", 0 0;
v0x55708f961840_0 .net "reset", 0 0, L_0x55708fa77f40;  1 drivers
v0x55708f9612e0_0 .net "start", 0 0, v0x55708f987100_0;  1 drivers
v0x55708f9613a0_0 .var "state", 1 0;
v0x55708f960240_0 .net "transfer_size", 15 0, L_0x55708fa77fb0;  1 drivers
v0x55708f95f8f0_0 .var "wdata", 31 0;
v0x55708f95efa0_0 .var "word_q", 31 0;
v0x55708f95eb60_0 .net "wready", 0 0, v0x55708fa5c570_0;  alias, 1 drivers
v0x55708f95ec20_0 .var "wstrb", 3 0;
v0x55708f95e720_0 .var "wvalid", 0 0;
v0x55708f95e7e0_0 .var "wvalid_r", 0 0;
S_0x55708f9aab40 .scope module, "u_fifo_rx" "fifo_rx" 4 360, 8 2 0, S_0x55708f9ac700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "wr_data_i";
    .port_info 4 /OUTPUT 1 "full_o";
    .port_info 5 /OUTPUT 5 "level_o";
    .port_info 6 /INPUT 1 "rd_en_i";
    .port_info 7 /OUTPUT 32 "rd_data_o";
    .port_info 8 /OUTPUT 1 "empty_o";
P_0x55708fa41e20 .param/l "DEPTH" 0 8 4, +C4<00000000000000000000000000010000>;
P_0x55708fa41e60 .param/l "WIDTH" 0 8 3, +C4<00000000000000000000000000100000>;
L_0x55708fa750c0 .functor BUFZ 32, v0x55708fa055b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55708fa75130 .functor BUFZ 5, v0x55708f985da0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fd77bfca7b0 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55708f986640_0 .net/2u *"_ivl_0", 4 0, L_0x7fd77bfca7b0;  1 drivers
L_0x7fd77bfca7f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55708f986180_0 .net/2u *"_ivl_4", 4 0, L_0x7fd77bfca7f8;  1 drivers
v0x55708f986260_0 .net "clk", 0 0, v0x55708fa5b6b0_0;  alias, 1 drivers
v0x55708f985da0_0 .var "count", 4 0;
v0x55708f985e60_0 .net "empty_o", 0 0, L_0x55708fa74f80;  alias, 1 drivers
v0x55708fa028a0_0 .net "full_o", 0 0, L_0x55708fa74e50;  alias, 1 drivers
v0x55708fa02940_0 .net "level_o", 4 0, L_0x55708fa75130;  alias, 1 drivers
v0x55708fa02620 .array "mem", 15 0, 31 0;
v0x55708fa026c0_0 .net "rd_data_o", 31 0, L_0x55708fa750c0;  alias, 1 drivers
v0x55708fa055b0_0 .var "rd_data_r", 31 0;
v0x55708fa05690_0 .net "rd_en_i", 0 0, L_0x55708fa752a0;  1 drivers
v0x55708f9a7df0_0 .var "rd_ptr", 3 0;
v0x55708f9a7ed0_0 .net "resetn", 0 0, v0x55708fa5d3d0_0;  alias, 1 drivers
v0x55708f977660_0 .net "wr_data_i", 31 0, v0x55708fa4bb40_0;  alias, 1 drivers
v0x55708f977720_0 .net "wr_en_i", 0 0, v0x55708fa4bc80_0;  alias, 1 drivers
v0x55708f9834d0_0 .var "wr_ptr", 3 0;
L_0x55708fa74e50 .cmp/eq 5, v0x55708f985da0_0, L_0x7fd77bfca7b0;
L_0x55708fa74f80 .cmp/eq 5, v0x55708f985da0_0, L_0x7fd77bfca7f8;
S_0x55708f9aaf20 .scope module, "u_fifo_tx" "fifo_tx" 4 342, 9 2 0, S_0x55708f9ac700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "wr_data_i";
    .port_info 4 /OUTPUT 1 "full_o";
    .port_info 5 /OUTPUT 5 "level_o";
    .port_info 6 /INPUT 1 "rd_en_i";
    .port_info 7 /OUTPUT 32 "rd_data_o";
    .port_info 8 /OUTPUT 1 "empty_o";
P_0x55708fa009d0 .param/l "DEPTH" 0 9 4, +C4<00000000000000000000000000010000>;
P_0x55708fa00a10 .param/l "WIDTH" 0 9 3, +C4<00000000000000000000000000100000>;
L_0x55708fa74d50 .functor BUFZ 5, v0x55708f9bfa80_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fd77bfca720 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x55708f97a1c0_0 .net/2u *"_ivl_0", 4 0, L_0x7fd77bfca720;  1 drivers
L_0x7fd77bfca768 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55708f979910_0 .net/2u *"_ivl_4", 4 0, L_0x7fd77bfca768;  1 drivers
v0x55708f9799f0_0 .net "clk", 0 0, v0x55708fa5b6b0_0;  alias, 1 drivers
v0x55708f9bfa80_0 .var "count", 4 0;
v0x55708f9bfb20_0 .net "empty_o", 0 0, L_0x55708fa74b50;  alias, 1 drivers
v0x55708f9beed0_0 .net "full_o", 0 0, L_0x55708fa74a10;  alias, 1 drivers
v0x55708f9bef70_0 .net "level_o", 4 0, L_0x55708fa74d50;  alias, 1 drivers
v0x55708f9cb7d0 .array "mem", 15 0, 31 0;
v0x55708f9cb870_0 .net "rd_data_o", 31 0, v0x55708f9caa60_0;  alias, 1 drivers
v0x55708f9caa60_0 .var "rd_data_r", 31 0;
v0x55708f9cab20_0 .net "rd_en_i", 0 0, L_0x55708fa7c020;  alias, 1 drivers
v0x55708f9c9900_0 .var "rd_ptr", 3 0;
v0x55708f9c99c0_0 .net "resetn", 0 0, v0x55708fa5d3d0_0;  alias, 1 drivers
v0x55708f9c87a0_0 .net "wr_data_i", 31 0, L_0x55708fa748d0;  alias, 1 drivers
v0x55708f9c8880_0 .net "wr_en_i", 0 0, L_0x55708fa747c0;  alias, 1 drivers
v0x55708f9c7640_0 .var "wr_ptr", 3 0;
L_0x55708fa74a10 .cmp/eq 5, v0x55708f9bfa80_0, L_0x7fd77bfca720;
L_0x55708fa74b50 .cmp/eq 5, v0x55708f9bfa80_0, L_0x7fd77bfca768;
S_0x55708f9ab300 .scope module, "u_qspi_fsm" "qspi_fsm" 4 581, 10 7 0, S_0x55708f9ac700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 2 "cmd_lanes_sel";
    .port_info 5 /INPUT 2 "addr_lanes_sel";
    .port_info 6 /INPUT 2 "data_lanes_sel";
    .port_info 7 /INPUT 2 "addr_bytes_sel";
    .port_info 8 /INPUT 1 "mode_en";
    .port_info 9 /INPUT 4 "dummy_cycles";
    .port_info 10 /INPUT 1 "dir";
    .port_info 11 /INPUT 1 "quad_en";
    .port_info 12 /INPUT 1 "cs_auto";
    .port_info 13 /INPUT 2 "cs_delay";
    .port_info 14 /INPUT 1 "xip_cont_read";
    .port_info 15 /INPUT 8 "cmd_opcode";
    .port_info 16 /INPUT 8 "mode_bits";
    .port_info 17 /INPUT 32 "addr";
    .port_info 18 /INPUT 32 "len_bytes";
    .port_info 19 /INPUT 32 "clk_div";
    .port_info 20 /INPUT 1 "cpol";
    .port_info 21 /INPUT 1 "cpha";
    .port_info 22 /INPUT 32 "tx_data_fifo";
    .port_info 23 /INPUT 1 "tx_empty";
    .port_info 24 /OUTPUT 1 "tx_ren";
    .port_info 25 /OUTPUT 32 "rx_data_fifo";
    .port_info 26 /OUTPUT 1 "rx_wen";
    .port_info 27 /INPUT 1 "rx_full";
    .port_info 28 /OUTPUT 1 "sclk";
    .port_info 29 /OUTPUT 1 "cs_n";
    .port_info 30 /INOUT 1 "io0";
    .port_info 31 /INOUT 1 "io1";
    .port_info 32 /INOUT 1 "io2";
    .port_info 33 /INOUT 1 "io3";
P_0x55708f647c40 .param/l "ADDR_BIT" 1 10 229, C4<0011>;
P_0x55708f647c80 .param/l "ADDR_WIDTH" 0 10 8, +C4<00000000000000000000000000100000>;
P_0x55708f647cc0 .param/l "CMD_BIT" 1 10 228, C4<0010>;
P_0x55708f647d00 .param/l "CS_DELAY_SHIFT" 1 10 256, +C4<00000000000000000000000000000100>;
P_0x55708f647d40 .param/l "CS_DONE" 1 10 234, C4<1000>;
P_0x55708f647d80 .param/l "CS_HOLD" 1 10 233, C4<0111>;
P_0x55708f647dc0 .param/l "CS_SETUP" 1 10 227, C4<0001>;
P_0x55708f647e00 .param/l "DATA_BIT" 1 10 232, C4<0110>;
P_0x55708f647e40 .param/l "DUMMY_BIT" 1 10 231, C4<0101>;
P_0x55708f647e80 .param/l "ERASE" 1 10 235, C4<1001>;
P_0x55708f647ec0 .param/l "IDLE" 1 10 226, C4<0000>;
P_0x55708f647f00 .param/l "MODE_BIT" 1 10 230, C4<0100>;
P_0x55708f647f40 .param/l "POST_WRITE_HOLD_CYCLES" 1 10 252, +C4<00000000000000000000000001000000>;
P_0x55708f647f80 .param/l "RD_SETUP" 1 10 237, C4<1011>;
P_0x55708f647fc0 .param/l "WR_SETUP" 1 10 236, C4<1010>;
L_0x55708fa7c710 .functor XNOR 1, v0x55708fa4c220_0, L_0x55708fa7ac40, C4<0>, C4<0>;
L_0x55708fa7c810 .functor AND 1, v0x55708fa4bfa0_0, L_0x55708fa7c710, C4<1>, C4<1>;
L_0x55708fa7c880 .functor XOR 1, v0x55708fa4c220_0, L_0x55708fa7ac40, C4<0>, C4<0>;
L_0x55708fa7c940 .functor AND 1, v0x55708fa4bfa0_0, L_0x55708fa7c880, C4<1>, C4<1>;
L_0x55708fa7ccc0 .functor BUFZ 1, L_0x55708fa7ca50, C4<0>, C4<0>, C4<0>;
L_0x55708fa7d190 .functor AND 1, L_0x55708fa7df30, L_0x55708fa7e0f0, C4<1>, C4<1>;
L_0x55708fa7e4a0 .functor OR 1, L_0x55708fa7d190, L_0x55708fa7e280, C4<0>, C4<0>;
L_0x55708fa7e9b0 .functor AND 1, L_0x55708fa7e690, L_0x55708fa7e870, C4<1>, C4<1>;
L_0x55708fa7ecb0 .functor AND 1, L_0x55708fa7e9b0, L_0x55708fa7eb10, C4<1>, C4<1>;
L_0x55708fa7eeb0 .functor AND 1, L_0x55708fa7ecb0, L_0x55708fa7edc0, C4<1>, C4<1>;
L_0x55708fa79430 .functor AND 1, L_0x55708fa7eeb0, L_0x55708fa7f3d0, C4<1>, C4<1>;
L_0x55708fa7f580 .functor AND 1, L_0x55708fa79430, L_0x55708fa7ccc0, C4<1>, C4<1>;
L_0x55708fa7f890 .functor AND 1, L_0x55708fa7f580, L_0x55708fa7fa70, C4<1>, C4<1>;
L_0x55708fa7fe20 .functor AND 1, L_0x55708fa7f890, L_0x55708fa7fc50, C4<1>, C4<1>;
L_0x55708fa7f690 .functor AND 1, L_0x55708fa7ffb0, L_0x55708fa7ccc0, C4<1>, C4<1>;
L_0x55708fa80450 .functor AND 1, L_0x55708fa7f690, L_0x55708fa80560, C4<1>, C4<1>;
L_0x55708fa80a00 .functor AND 1, L_0x55708fa80450, L_0x55708fa808d0, C4<1>, C4<1>;
L_0x55708fa80d50 .functor AND 1, L_0x55708fa80a00, L_0x55708fa80ac0, C4<1>, C4<1>;
L_0x55708fa80fa0 .functor AND 1, L_0x55708fa80d50, L_0x55708fa80f00, C4<1>, C4<1>;
L_0x55708fa81350 .functor AND 1, L_0x55708fa80fa0, L_0x55708fa810b0, C4<1>, C4<1>;
L_0x55708fa814c0 .functor OR 1, L_0x55708fa7fe20, L_0x55708fa81350, C4<0>, C4<0>;
L_0x55708fa81620 .functor AND 1, L_0x55708fa80e60, L_0x55708fa7ccc0, C4<1>, C4<1>;
L_0x55708fa81af0 .functor AND 1, L_0x55708fa81620, L_0x55708fa81bb0, C4<1>, C4<1>;
L_0x55708fa82010 .functor AND 1, L_0x55708fa81af0, L_0x55708fa81f20, C4<1>, C4<1>;
L_0x55708fa82480 .functor AND 1, L_0x55708fa82010, L_0x55708fa821f0, C4<1>, C4<1>;
L_0x55708fa82630 .functor AND 1, L_0x55708fa82480, L_0x55708fa82590, C4<1>, C4<1>;
L_0x55708fa82820 .functor OR 1, L_0x55708fa814c0, L_0x55708fa82630, C4<0>, C4<0>;
L_0x55708fa82bd0 .functor AND 1, L_0x55708fa82930, L_0x55708fa7ccc0, C4<1>, C4<1>;
L_0x55708fa82e70 .functor AND 1, L_0x55708fa82bd0, L_0x55708fa82d80, C4<1>, C4<1>;
L_0x55708fa83230 .functor AND 1, L_0x55708fa82e70, L_0x55708fa82f80, C4<1>, C4<1>;
L_0x55708fa83440 .functor AND 1, L_0x55708fa83230, L_0x55708fa82c90, C4<1>, C4<1>;
L_0x55708fa83500 .functor OR 1, L_0x55708fa82820, L_0x55708fa83440, C4<0>, C4<0>;
L_0x55708fa83bb0 .functor AND 1, L_0x55708fa83720, L_0x55708fa83e90, C4<1>, C4<1>;
L_0x55708fa84110 .functor AND 1, L_0x55708fa83bb0, L_0x55708fa843c0, C4<1>, C4<1>;
L_0x55708fa84910 .functor AND 1, L_0x55708fa84110, L_0x55708fa84670, C4<1>, C4<1>;
L_0x55708fa84a20 .functor OR 1, L_0x55708fa83500, L_0x55708fa84910, C4<0>, C4<0>;
L_0x55708fa84550 .functor AND 1, L_0x55708fa7e5f0, L_0x55708fa84a20, C4<1>, C4<1>;
L_0x7fd77bfcae70 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55708f98ddb0_0 .net/2u *"_ivl_0", 1 0, L_0x7fd77bfcae70;  1 drivers
L_0x7fd77bfcaf48 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x55708f98deb0_0 .net/2u *"_ivl_10", 5 0, L_0x7fd77bfcaf48;  1 drivers
L_0x7fd77bfcb188 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x55708f953840_0 .net/2u *"_ivl_100", 5 0, L_0x7fd77bfcb188;  1 drivers
v0x55708f953900_0 .net *"_ivl_102", 0 0, L_0x55708fa7e870;  1 drivers
v0x55708f9515c0_0 .net *"_ivl_105", 0 0, L_0x55708fa7e9b0;  1 drivers
v0x55708f9516b0_0 .net *"_ivl_107", 0 0, L_0x55708fa7eb10;  1 drivers
v0x55708f94b8c0_0 .net *"_ivl_109", 0 0, L_0x55708fa7ecb0;  1 drivers
L_0x7fd77bfcb1d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55708f94b960_0 .net/2u *"_ivl_110", 3 0, L_0x7fd77bfcb1d0;  1 drivers
v0x55708f94ae40_0 .net *"_ivl_112", 0 0, L_0x55708fa7edc0;  1 drivers
v0x55708f94aee0_0 .net *"_ivl_115", 0 0, L_0x55708fa7eeb0;  1 drivers
L_0x7fd77bfcb218 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55708f948430_0 .net/2u *"_ivl_116", 31 0, L_0x7fd77bfcb218;  1 drivers
v0x55708f948510_0 .net *"_ivl_118", 0 0, L_0x55708fa7f3d0;  1 drivers
L_0x7fd77bfcaf90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x55708f961c20_0 .net/2u *"_ivl_12", 5 0, L_0x7fd77bfcaf90;  1 drivers
v0x55708f961d00_0 .net *"_ivl_121", 0 0, L_0x55708fa79430;  1 drivers
v0x55708f95fd30_0 .net *"_ivl_123", 0 0, L_0x55708fa7f580;  1 drivers
L_0x7fd77bfcb260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55708f95fdf0_0 .net/2u *"_ivl_124", 2 0, L_0x7fd77bfcb260;  1 drivers
v0x55708f95f3e0_0 .net *"_ivl_126", 5 0, L_0x55708fa7f700;  1 drivers
v0x55708f95f4c0_0 .net *"_ivl_128", 5 0, L_0x55708fa7f7f0;  1 drivers
L_0x7fd77bfcb2a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55708f95cfc0_0 .net/2u *"_ivl_130", 5 0, L_0x7fd77bfcb2a8;  1 drivers
v0x55708f95d080_0 .net *"_ivl_132", 0 0, L_0x55708fa7fa70;  1 drivers
v0x55708f95cab0_0 .net *"_ivl_135", 0 0, L_0x55708fa7f890;  1 drivers
v0x55708f95cb50_0 .net *"_ivl_137", 0 0, L_0x55708fa7fc50;  1 drivers
v0x55708f95c630_0 .net *"_ivl_139", 0 0, L_0x55708fa7fe20;  1 drivers
v0x55708f95c6f0_0 .net *"_ivl_14", 5 0, L_0x55708fa7c300;  1 drivers
L_0x7fd77bfcb2f0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x55708f959ce0_0 .net/2u *"_ivl_140", 3 0, L_0x7fd77bfcb2f0;  1 drivers
v0x55708f959dc0_0 .net *"_ivl_142", 0 0, L_0x55708fa7ffb0;  1 drivers
v0x55708f9597d0_0 .net *"_ivl_145", 0 0, L_0x55708fa7f690;  1 drivers
L_0x7fd77bfcb338 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55708f959890_0 .net/2u *"_ivl_146", 2 0, L_0x7fd77bfcb338;  1 drivers
v0x55708f9592c0_0 .net *"_ivl_148", 5 0, L_0x55708fa80130;  1 drivers
v0x55708f9593a0_0 .net *"_ivl_150", 5 0, L_0x55708fa803b0;  1 drivers
v0x55708f958db0_0 .net *"_ivl_152", 0 0, L_0x55708fa80560;  1 drivers
v0x55708f958e50_0 .net *"_ivl_155", 0 0, L_0x55708fa80450;  1 drivers
v0x55708f9588a0_0 .net *"_ivl_157", 0 0, L_0x55708fa808d0;  1 drivers
v0x55708f958960_0 .net *"_ivl_159", 0 0, L_0x55708fa80a00;  1 drivers
L_0x7fd77bfcb380 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55708f958390_0 .net/2u *"_ivl_160", 3 0, L_0x7fd77bfcb380;  1 drivers
v0x55708f958450_0 .net *"_ivl_162", 0 0, L_0x55708fa80ac0;  1 drivers
v0x55708f957e80_0 .net *"_ivl_165", 0 0, L_0x55708fa80d50;  1 drivers
L_0x7fd77bfcb3c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55708f957f20_0 .net/2u *"_ivl_166", 31 0, L_0x7fd77bfcb3c8;  1 drivers
v0x55708f957970_0 .net *"_ivl_168", 0 0, L_0x55708fa80f00;  1 drivers
v0x55708f957a10_0 .net *"_ivl_171", 0 0, L_0x55708fa80fa0;  1 drivers
v0x55708f956df0_0 .net *"_ivl_173", 0 0, L_0x55708fa810b0;  1 drivers
v0x55708f956eb0_0 .net *"_ivl_175", 0 0, L_0x55708fa81350;  1 drivers
v0x55708f955a80_0 .net *"_ivl_177", 0 0, L_0x55708fa814c0;  1 drivers
L_0x7fd77bfcb410 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x55708f955b20_0 .net/2u *"_ivl_178", 3 0, L_0x7fd77bfcb410;  1 drivers
v0x55708f9494d0_0 .net *"_ivl_180", 0 0, L_0x55708fa80e60;  1 drivers
v0x55708f949570_0 .net *"_ivl_183", 0 0, L_0x55708fa81620;  1 drivers
L_0x7fd77bfcb458 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55708f9aeef0_0 .net/2u *"_ivl_184", 2 0, L_0x7fd77bfcb458;  1 drivers
v0x55708f9aefd0_0 .net *"_ivl_186", 5 0, L_0x55708fa81830;  1 drivers
v0x55708f9ad890_0 .net *"_ivl_188", 5 0, L_0x55708fa81a50;  1 drivers
L_0x7fd77bfcb4a0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55708f9ad950_0 .net/2u *"_ivl_190", 5 0, L_0x7fd77bfcb4a0;  1 drivers
v0x55708f9cdd10_0 .net *"_ivl_192", 0 0, L_0x55708fa81bb0;  1 drivers
v0x55708f9cddd0_0 .net *"_ivl_195", 0 0, L_0x55708fa81af0;  1 drivers
L_0x7fd77bfcb4e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55708f9e2da0_0 .net/2u *"_ivl_196", 3 0, L_0x7fd77bfcb4e8;  1 drivers
v0x55708f9e2e80_0 .net *"_ivl_198", 0 0, L_0x55708fa81f20;  1 drivers
v0x55708f97bb10_0 .net *"_ivl_2", 0 0, L_0x55708fa7bac0;  1 drivers
v0x55708f97bbd0_0 .net *"_ivl_20", 0 0, L_0x55708fa7c710;  1 drivers
v0x55708f94d1b0_0 .net *"_ivl_201", 0 0, L_0x55708fa82010;  1 drivers
L_0x7fd77bfcb530 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55708f94d270_0 .net/2u *"_ivl_202", 31 0, L_0x7fd77bfcb530;  1 drivers
v0x55708f963c70_0 .net *"_ivl_204", 0 0, L_0x55708fa821f0;  1 drivers
v0x55708f963d30_0 .net *"_ivl_207", 0 0, L_0x55708fa82480;  1 drivers
v0x55708f619320_0 .net *"_ivl_209", 0 0, L_0x55708fa82590;  1 drivers
v0x55708f6193e0_0 .net *"_ivl_211", 0 0, L_0x55708fa82630;  1 drivers
v0x55708f6194a0_0 .net *"_ivl_213", 0 0, L_0x55708fa82820;  1 drivers
L_0x7fd77bfcb578 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x55708f619560_0 .net/2u *"_ivl_214", 3 0, L_0x7fd77bfcb578;  1 drivers
v0x55708f619640_0 .net *"_ivl_216", 0 0, L_0x55708fa82930;  1 drivers
v0x55708f599770_0 .net *"_ivl_219", 0 0, L_0x55708fa82bd0;  1 drivers
L_0x7fd77bfcb5c0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x55708f6196e0_0 .net/2u *"_ivl_220", 3 0, L_0x7fd77bfcb5c0;  1 drivers
v0x55708f58f180_0 .net *"_ivl_222", 0 0, L_0x55708fa82d80;  1 drivers
v0x55708f58f240_0 .net *"_ivl_225", 0 0, L_0x55708fa82e70;  1 drivers
L_0x7fd77bfcb608 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55708f58f300_0 .net/2u *"_ivl_226", 31 0, L_0x7fd77bfcb608;  1 drivers
v0x55708f58f3e0_0 .net *"_ivl_228", 0 0, L_0x55708fa82f80;  1 drivers
v0x55708f58f4a0_0 .net *"_ivl_231", 0 0, L_0x55708fa83230;  1 drivers
v0x55708f58f560_0 .net *"_ivl_233", 0 0, L_0x55708fa82c90;  1 drivers
v0x55708f6ae100_0 .net *"_ivl_235", 0 0, L_0x55708fa83440;  1 drivers
v0x55708f6ae1a0_0 .net *"_ivl_237", 0 0, L_0x55708fa83500;  1 drivers
L_0x7fd77bfcb650 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x55708f6ae260_0 .net/2u *"_ivl_238", 3 0, L_0x7fd77bfcb650;  1 drivers
v0x55708f6ae340_0 .net *"_ivl_24", 0 0, L_0x55708fa7c880;  1 drivers
v0x55708f6ae400_0 .net *"_ivl_240", 0 0, L_0x55708fa83720;  1 drivers
L_0x7fd77bfcb698 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55708f6ae4c0_0 .net/2u *"_ivl_242", 2 0, L_0x7fd77bfcb698;  1 drivers
v0x55708f6590a0_0 .net *"_ivl_244", 5 0, L_0x55708fa839e0;  1 drivers
v0x55708f659160_0 .net *"_ivl_246", 5 0, L_0x55708fa83b10;  1 drivers
L_0x7fd77bfcb6e0 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x55708f659240_0 .net/2u *"_ivl_248", 5 0, L_0x7fd77bfcb6e0;  1 drivers
v0x55708f659320_0 .net *"_ivl_250", 0 0, L_0x55708fa83e90;  1 drivers
v0x55708f6593e0_0 .net *"_ivl_253", 0 0, L_0x55708fa83bb0;  1 drivers
L_0x7fd77bfcb728 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55708f6594a0_0 .net/2u *"_ivl_254", 31 0, L_0x7fd77bfcb728;  1 drivers
v0x55708f5a3550_0 .net *"_ivl_256", 31 0, L_0x55708fa84070;  1 drivers
v0x55708f5a3610_0 .net *"_ivl_258", 0 0, L_0x55708fa843c0;  1 drivers
v0x55708f5a36d0_0 .net *"_ivl_261", 0 0, L_0x55708fa84110;  1 drivers
v0x55708f5a3790_0 .net *"_ivl_263", 0 0, L_0x55708fa84670;  1 drivers
v0x55708f5a3850_0 .net *"_ivl_265", 0 0, L_0x55708fa84910;  1 drivers
v0x55708f5a3910_0 .net *"_ivl_267", 0 0, L_0x55708fa84a20;  1 drivers
v0x55708f6ecbe0_0 .net *"_ivl_37", 0 0, L_0x55708fa7ce20;  1 drivers
v0x55708f6eccc0_0 .net *"_ivl_39", 0 0, L_0x55708fa7cec0;  1 drivers
L_0x7fd77bfcaeb8 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x55708f6ecda0_0 .net/2u *"_ivl_4", 5 0, L_0x7fd77bfcaeb8;  1 drivers
o0x7fd77c01a5a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55708f6ece80_0 name=_ivl_40
v0x55708f6ecf60_0 .net *"_ivl_45", 0 0, L_0x55708fa7d0a0;  1 drivers
v0x55708f5f7580_0 .net *"_ivl_47", 0 0, L_0x55708fa7d200;  1 drivers
o0x7fd77c01a638 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55708f5f7660_0 name=_ivl_48
v0x55708f5f7740_0 .net *"_ivl_53", 0 0, L_0x55708fa7d480;  1 drivers
v0x55708f5f7820_0 .net *"_ivl_55", 0 0, L_0x55708fa7d520;  1 drivers
o0x7fd77c01a6c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55708f5f7900_0 name=_ivl_56
L_0x7fd77bfcaf00 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55708f709f10_0 .net/2u *"_ivl_6", 1 0, L_0x7fd77bfcaf00;  1 drivers
v0x55708f709ff0_0 .net *"_ivl_61", 0 0, L_0x55708fa7d7e0;  1 drivers
v0x55708f70a0d0_0 .net *"_ivl_63", 0 0, L_0x55708fa7d9b0;  1 drivers
o0x7fd77c01a788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55708f70a1b0_0 name=_ivl_64
L_0x7fd77bfcafd8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x55708f70a290_0 .net/2u *"_ivl_68", 5 0, L_0x7fd77bfcafd8;  1 drivers
v0x55708fa48770_0 .net *"_ivl_70", 7 0, L_0x55708fa7d910;  1 drivers
v0x55708fa48810_0 .net *"_ivl_74", 3 0, L_0x55708fa7dc40;  1 drivers
L_0x7fd77bfcb020 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x55708fa488b0_0 .net *"_ivl_76", 3 0, L_0x7fd77bfcb020;  1 drivers
L_0x7fd77bfcb068 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x55708fa48950_0 .net/2u *"_ivl_78", 3 0, L_0x7fd77bfcb068;  1 drivers
v0x55708fa489f0_0 .net *"_ivl_8", 0 0, L_0x55708fa7c1d0;  1 drivers
v0x55708fa48a90_0 .net *"_ivl_80", 0 0, L_0x55708fa7df30;  1 drivers
L_0x7fd77bfcb0b0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55708fa48b30_0 .net/2u *"_ivl_82", 7 0, L_0x7fd77bfcb0b0;  1 drivers
v0x55708fa48bd0_0 .net *"_ivl_84", 0 0, L_0x55708fa7e0f0;  1 drivers
v0x55708fa48c70_0 .net *"_ivl_87", 0 0, L_0x55708fa7d190;  1 drivers
L_0x7fd77bfcb0f8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x55708fa48d10_0 .net/2u *"_ivl_88", 3 0, L_0x7fd77bfcb0f8;  1 drivers
v0x55708fa48db0_0 .net *"_ivl_90", 0 0, L_0x55708fa7e280;  1 drivers
v0x55708fa48e50_0 .net *"_ivl_95", 0 0, L_0x55708fa7e5f0;  1 drivers
L_0x7fd77bfcb140 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55708fa48ef0_0 .net/2u *"_ivl_96", 3 0, L_0x7fd77bfcb140;  1 drivers
v0x55708fa48f90_0 .net *"_ivl_98", 0 0, L_0x55708fa7e690;  1 drivers
v0x55708fa49030_0 .net "addr", 31 0, L_0x55708fa7aec0;  alias, 1 drivers
v0x55708fa490d0_0 .net "addr_bits", 5 0, L_0x55708fa7c490;  1 drivers
v0x55708fa49170_0 .net "addr_bytes_sel", 1 0, L_0x55708fa7a4f0;  alias, 1 drivers
v0x55708fa49210_0 .var "addr_lanes_eff", 2 0;
v0x55708fa492b0_0 .net "addr_lanes_sel", 1 0, L_0x55708fa7a230;  alias, 1 drivers
v0x55708fa49350_0 .var "bit_cnt", 5 0;
v0x55708fa493f0_0 .var "bit_cnt_n", 5 0;
v0x55708fa49490_0 .net "bit_tick", 0 0, L_0x55708fa7ccc0;  1 drivers
v0x55708fa49530_0 .var "byte_cnt", 31 0;
v0x55708fa49de0_0 .var "byte_cnt_n", 31 0;
v0x55708fa49e80_0 .net "clk", 0 0, v0x55708fa5b6b0_0;  alias, 1 drivers
v0x55708fa49f20_0 .net "clk_div", 31 0, L_0x55708fa7b380;  alias, 1 drivers
v0x55708fa49fc0_0 .var "cmd_lanes_eff", 2 0;
v0x55708fa4a060_0 .net "cmd_lanes_sel", 1 0, L_0x55708fa79b30;  alias, 1 drivers
v0x55708fa4a100_0 .net "cmd_opcode", 7 0, L_0x55708fa7aba0;  alias, 1 drivers
v0x55708fa4a1a0_0 .net "cpha", 0 0, L_0x55708fa7b630;  alias, 1 drivers
v0x55708fa4a240_0 .net "cpol", 0 0, L_0x55708fa7ac40;  alias, 1 drivers
v0x55708fa4a2e0_0 .net "cs_auto", 0 0, L_0x55708fa7a9a0;  alias, 1 drivers
v0x55708fa4a380_0 .var "cs_cnt", 7 0;
v0x55708fa4a420_0 .var "cs_cnt_n", 7 0;
v0x55708fa4a4c0_0 .net "cs_delay", 1 0, L_0x55708fa7a0f0;  alias, 1 drivers
v0x55708fa4a560_0 .net "cs_delay_cycles", 7 0, L_0x55708fa7ddf0;  1 drivers
v0x55708fa4a600_0 .var "cs_n", 0 0;
v0x55708fa4a6a0_0 .var "cs_n_n", 0 0;
v0x55708fa4a740_0 .var "data_lanes_eff", 2 0;
v0x55708fa4a7e0_0 .net "data_lanes_sel", 1 0, L_0x55708fa7a370;  alias, 1 drivers
v0x55708fa4a880_0 .net "dir", 0 0, L_0x55708fa7a840;  alias, 1 drivers
v0x55708fa4a920_0 .net "done", 0 0, L_0x55708fa7e4a0;  alias, 1 drivers
v0x55708fa4a9c0_0 .var "dummy_cnt", 3 0;
v0x55708fa4aa60_0 .var "dummy_cnt_n", 3 0;
v0x55708fa4ab00_0 .net "dummy_cycles", 3 0, L_0x55708fa7a710;  alias, 1 drivers
v0x55708fa4aba0_0 .var "in_bits", 3 0;
v0x55708fa4ac40_0 .net8 "io0", 0 0, p0x7fd77c01b028;  1 drivers, strength-aware
v0x55708fa4ace0_0 .net8 "io1", 0 0, p0x7fd77c01b058;  1 drivers, strength-aware
v0x55708fa4ad80_0 .net8 "io2", 0 0, p0x7fd77c01b088;  1 drivers, strength-aware
v0x55708fa4ae20_0 .net8 "io3", 0 0, p0x7fd77c01b0b8;  1 drivers, strength-aware
v0x55708fa4aec0_0 .net "io_di", 3 0, L_0x55708fa7cd30;  1 drivers
v0x55708fa4af60_0 .var "io_oe", 3 0;
v0x55708fa4b000_0 .var "io_oe_n", 3 0;
v0x55708fa4b0a0_0 .var "is_write_cmd", 0 0;
v0x55708fa4b140_0 .var "is_write_cmd_n", 0 0;
v0x55708fa4b1e0_0 .var "lanes", 2 0;
v0x55708fa4b280_0 .var "lanes_n", 2 0;
v0x55708fa4b320_0 .net "leading_edge", 0 0, L_0x55708fa7c810;  1 drivers
v0x55708fa4b3c0_0 .net "len_bytes", 31 0, L_0x55708fa7b030;  alias, 1 drivers
v0x55708fa4b460_0 .net "mode_bits", 7 0, L_0x55708fa7ad90;  alias, 1 drivers
v0x55708fa4b500_0 .net "mode_en", 0 0, L_0x55708fa7a590;  alias, 1 drivers
v0x55708fa4b5a0_0 .var "out_bits", 3 0;
v0x55708fa4b640_0 .var "post_hold_write", 0 0;
v0x55708fa4b6e0_0 .var "post_hold_write_n", 0 0;
v0x55708fa4b780_0 .net "quad_en", 0 0, L_0x55708fa7a8e0;  alias, 1 drivers
v0x55708fa4b820_0 .var "rd_warmup", 0 0;
v0x55708fa4b8c0_0 .var "rd_warmup_cnt", 3 0;
v0x55708fa4b960_0 .var "rd_warmup_cnt_n", 3 0;
v0x55708fa4ba00_0 .var "rd_warmup_n", 0 0;
v0x55708fa4baa0_0 .net "resetn", 0 0, v0x55708fa5d3d0_0;  alias, 1 drivers
v0x55708fa4bb40_0 .var "rx_data_fifo", 31 0;
v0x55708fa4bbe0_0 .net "rx_full", 0 0, L_0x55708fa74e50;  alias, 1 drivers
v0x55708fa4bc80_0 .var "rx_wen", 0 0;
v0x55708fa4bd20_0 .net "sample_pulse", 0 0, L_0x55708fa7ca50;  1 drivers
v0x55708fa4bdc0_0 .net "sclk", 0 0, L_0x55708fa7c620;  alias, 1 drivers
v0x55708fa4be60_0 .var "sclk_armed", 0 0;
v0x55708fa4bf00_0 .var "sclk_cnt", 31 0;
v0x55708fa4bfa0_0 .var "sclk_edge", 0 0;
v0x55708fa4c040_0 .var "sclk_en", 0 0;
v0x55708fa4c0e0_0 .var "sclk_en_n", 0 0;
v0x55708fa4c180_0 .var "sclk_q", 0 0;
v0x55708fa4c220_0 .var "sclk_q_prev", 0 0;
v0x55708fa4c2c0_0 .net "shift_pulse", 0 0, L_0x55708fa7cb90;  1 drivers
v0x55708fa4c360_0 .var "shreg", 31 0;
v0x55708fa4c400_0 .var "shreg_n", 31 0;
v0x55708fa4c4a0_0 .net "start", 0 0, L_0x55708fa79f90;  alias, 1 drivers
v0x55708fa4c540_0 .var "state", 3 0;
v0x55708fa4c5e0_0 .var "state_n", 3 0;
v0x55708fa4c680_0 .net "trailing_edge", 0 0, L_0x55708fa7c940;  1 drivers
v0x55708fa4c720_0 .net "tx_data_fifo", 31 0, L_0x55708fa7b6f0;  alias, 1 drivers
v0x55708fa4c7c0_0 .net "tx_empty", 0 0, L_0x55708fa7b830;  alias, 1 drivers
v0x55708fa4c860_0 .net "tx_ren", 0 0, L_0x55708fa84550;  alias, 1 drivers
v0x55708fa4c900_0 .net "xip_cont_read", 0 0, L_0x55708fa7aab0;  alias, 1 drivers
E_0x55708f726a10/0 .event edge, v0x55708fa4c540_0, v0x55708fa4b1e0_0, v0x55708fa4c360_0, v0x55708fa49350_0;
E_0x55708f726a10/1 .event edge, v0x55708fa49530_0, v0x55708fa4a9c0_0, v0x55708fa4a600_0, v0x55708fa4a380_0;
E_0x55708f726a10/2 .event edge, v0x55708fa4b0a0_0, v0x55708fa4b640_0, v0x55708fa4b820_0, v0x55708fa4b8c0_0;
E_0x55708f726a10/3 .event edge, v0x55708fa4c4a0_0, v0x55708fa49fc0_0, v0x55708fa4a100_0, v0x55708fa4a4c0_0;
E_0x55708f726a10/4 .event edge, v0x55708fa4a880_0, v0x55708fa4bd20_0, v0x55708fa49490_0, v0x55708fa493f0_0;
E_0x55708f726a10/5 .event edge, v0x55708fa490d0_0, v0x55708fa49210_0, v0x55708fa49170_0, v0x55708fa49030_0;
E_0x55708f726a10/6 .event edge, v0x55708fa4b500_0, v0x55708fa4a740_0, v0x55708fa4b460_0, v0x55708fa4ab00_0;
E_0x55708f726a10/7 .event edge, v0x55708fa4b3c0_0, v0x55708fa4a560_0, v0x55708fa4c2c0_0, v0x55708fa4c720_0;
E_0x55708f726a10/8 .event edge, v0x55708fa4aba0_0, v0x55708f9b7d20_0, v0x55708fa4c400_0, v0x55708fa49de0_0;
E_0x55708f726a10/9 .event edge, v0x55708fa4c900_0, v0x55708fa4a2e0_0, v0x55708fa4c7c0_0;
E_0x55708f726a10 .event/or E_0x55708f726a10/0, E_0x55708f726a10/1, E_0x55708f726a10/2, E_0x55708f726a10/3, E_0x55708f726a10/4, E_0x55708f726a10/5, E_0x55708f726a10/6, E_0x55708f726a10/7, E_0x55708f726a10/8, E_0x55708f726a10/9;
E_0x55708f578420 .event edge, v0x55708fa4b1e0_0, v0x55708fa4c360_0, v0x55708fa4aec0_0;
E_0x55708f71f2c0/0 .event edge, v0x55708fa4a100_0, v0x55708fa4b780_0, v0x55708fa4a060_0, v0x55708fa492b0_0;
E_0x55708f71f2c0/1 .event edge, v0x55708fa4a7e0_0;
E_0x55708f71f2c0 .event/or E_0x55708f71f2c0/0, E_0x55708f71f2c0/1;
L_0x55708fa7bac0 .cmp/eq 2, L_0x55708fa7a4f0, L_0x7fd77bfcae70;
L_0x55708fa7c1d0 .cmp/eq 2, L_0x55708fa7a4f0, L_0x7fd77bfcaf00;
L_0x55708fa7c300 .functor MUXZ 6, L_0x7fd77bfcaf90, L_0x7fd77bfcaf48, L_0x55708fa7c1d0, C4<>;
L_0x55708fa7c490 .functor MUXZ 6, L_0x55708fa7c300, L_0x7fd77bfcaeb8, L_0x55708fa7bac0, C4<>;
L_0x55708fa7c620 .functor MUXZ 1, L_0x55708fa7ac40, v0x55708fa4c180_0, v0x55708fa4c040_0, C4<>;
L_0x55708fa7ca50 .functor MUXZ 1, L_0x55708fa7c810, L_0x55708fa7c940, L_0x55708fa7b630, C4<>;
L_0x55708fa7cb90 .functor MUXZ 1, L_0x55708fa7c940, L_0x55708fa7c810, L_0x55708fa7b630, C4<>;
L_0x55708fa7cd30 .concat [ 1 1 1 1], p0x7fd77c01b028, p0x7fd77c01b058, p0x7fd77c01b088, p0x7fd77c01b0b8;
L_0x55708fa7ce20 .part v0x55708fa4af60_0, 0, 1;
L_0x55708fa7cec0 .part v0x55708fa4b5a0_0, 0, 1;
L_0x55708fa7cf60 .functor MUXZ 1, o0x7fd77c01a5a8, L_0x55708fa7cec0, L_0x55708fa7ce20, C4<>;
L_0x55708fa7d0a0 .part v0x55708fa4af60_0, 1, 1;
L_0x55708fa7d200 .part v0x55708fa4b5a0_0, 1, 1;
L_0x55708fa7d2f0 .functor MUXZ 1, o0x7fd77c01a638, L_0x55708fa7d200, L_0x55708fa7d0a0, C4<>;
L_0x55708fa7d480 .part v0x55708fa4af60_0, 2, 1;
L_0x55708fa7d520 .part v0x55708fa4b5a0_0, 2, 1;
L_0x55708fa7d650 .functor MUXZ 1, o0x7fd77c01a6c8, L_0x55708fa7d520, L_0x55708fa7d480, C4<>;
L_0x55708fa7d7e0 .part v0x55708fa4af60_0, 3, 1;
L_0x55708fa7d9b0 .part v0x55708fa4b5a0_0, 3, 1;
L_0x55708fa7da50 .functor MUXZ 1, o0x7fd77c01a788, L_0x55708fa7d9b0, L_0x55708fa7d7e0, C4<>;
L_0x55708fa7d910 .concat [ 2 6 0 0], L_0x55708fa7a0f0, L_0x7fd77bfcafd8;
L_0x55708fa7dc40 .part L_0x55708fa7d910, 0, 4;
L_0x55708fa7ddf0 .concat [ 4 4 0 0], L_0x7fd77bfcb020, L_0x55708fa7dc40;
L_0x55708fa7df30 .cmp/eq 4, v0x55708fa4c540_0, L_0x7fd77bfcb068;
L_0x55708fa7e0f0 .cmp/eq 8, v0x55708fa4a380_0, L_0x7fd77bfcb0b0;
L_0x55708fa7e280 .cmp/eq 4, v0x55708fa4c540_0, L_0x7fd77bfcb0f8;
L_0x55708fa7e5f0 .reduce/nor L_0x55708fa7a840;
L_0x55708fa7e690 .cmp/eq 4, v0x55708fa4c540_0, L_0x7fd77bfcb140;
L_0x55708fa7e870 .cmp/eq 6, L_0x55708fa7c490, L_0x7fd77bfcb188;
L_0x55708fa7eb10 .reduce/nor L_0x55708fa7a590;
L_0x55708fa7edc0 .cmp/eq 4, L_0x55708fa7a710, L_0x7fd77bfcb1d0;
L_0x55708fa7f3d0 .cmp/ne 32, L_0x55708fa7b030, L_0x7fd77bfcb218;
L_0x55708fa7f700 .concat [ 3 3 0 0], v0x55708fa4b1e0_0, L_0x7fd77bfcb260;
L_0x55708fa7f7f0 .arith/sum 6, v0x55708fa49350_0, L_0x55708fa7f700;
L_0x55708fa7fa70 .cmp/ge 6, L_0x55708fa7f7f0, L_0x7fd77bfcb2a8;
L_0x55708fa7fc50 .reduce/nor L_0x55708fa7b830;
L_0x55708fa7ffb0 .cmp/eq 4, v0x55708fa4c540_0, L_0x7fd77bfcb2f0;
L_0x55708fa80130 .concat [ 3 3 0 0], v0x55708fa4b1e0_0, L_0x7fd77bfcb338;
L_0x55708fa803b0 .arith/sum 6, v0x55708fa49350_0, L_0x55708fa80130;
L_0x55708fa80560 .cmp/ge 6, L_0x55708fa803b0, L_0x55708fa7c490;
L_0x55708fa808d0 .reduce/nor L_0x55708fa7a590;
L_0x55708fa80ac0 .cmp/eq 4, L_0x55708fa7a710, L_0x7fd77bfcb380;
L_0x55708fa80f00 .cmp/ne 32, L_0x55708fa7b030, L_0x7fd77bfcb3c8;
L_0x55708fa810b0 .reduce/nor L_0x55708fa7b830;
L_0x55708fa80e60 .cmp/eq 4, v0x55708fa4c540_0, L_0x7fd77bfcb410;
L_0x55708fa81830 .concat [ 3 3 0 0], v0x55708fa4b1e0_0, L_0x7fd77bfcb458;
L_0x55708fa81a50 .arith/sum 6, v0x55708fa49350_0, L_0x55708fa81830;
L_0x55708fa81bb0 .cmp/ge 6, L_0x55708fa81a50, L_0x7fd77bfcb4a0;
L_0x55708fa81f20 .cmp/eq 4, L_0x55708fa7a710, L_0x7fd77bfcb4e8;
L_0x55708fa821f0 .cmp/ne 32, L_0x55708fa7b030, L_0x7fd77bfcb530;
L_0x55708fa82590 .reduce/nor L_0x55708fa7b830;
L_0x55708fa82930 .cmp/eq 4, v0x55708fa4c540_0, L_0x7fd77bfcb578;
L_0x55708fa82d80 .cmp/eq 4, v0x55708fa4a9c0_0, L_0x7fd77bfcb5c0;
L_0x55708fa82f80 .cmp/ne 32, L_0x55708fa7b030, L_0x7fd77bfcb608;
L_0x55708fa82c90 .reduce/nor L_0x55708fa7b830;
L_0x55708fa83720 .cmp/eq 4, v0x55708fa4c540_0, L_0x7fd77bfcb650;
L_0x55708fa839e0 .concat [ 3 3 0 0], v0x55708fa4b1e0_0, L_0x7fd77bfcb698;
L_0x55708fa83b10 .arith/sum 6, v0x55708fa49350_0, L_0x55708fa839e0;
L_0x55708fa83e90 .cmp/ge 6, L_0x55708fa83b10, L_0x7fd77bfcb6e0;
L_0x55708fa84070 .arith/sum 32, v0x55708fa49530_0, L_0x7fd77bfcb728;
L_0x55708fa843c0 .cmp/gt 32, L_0x55708fa7b030, L_0x55708fa84070;
L_0x55708fa84670 .reduce/nor L_0x55708fa7b830;
S_0x55708f9ab6e0 .scope function.vec4.s3, "lane_decode" "lane_decode" 10 63, 10 63 0, S_0x55708f9ab300;
 .timescale 0 0;
; Variable lane_decode is vec4 return value of scope S_0x55708f9ab6e0
v0x55708f9c51f0_0 .var "sel", 1 0;
TD_top_tb.dut.u_qspi_fsm.lane_decode ;
    %load/vec4 v0x55708f9c51f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %load/vec4 v0x55708fa4b780_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 1, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %end;
S_0x55708f9c48a0 .scope function.vec4.s4, "lane_mask" "lane_mask" 10 74, 10 74 0, S_0x55708f9ab300;
 .timescale 0 0;
; Variable lane_mask is vec4 return value of scope S_0x55708f9c48a0
v0x55708f9c3b60_0 .var "lanes", 2 0;
TD_top_tb.dut.u_qspi_fsm.lane_mask ;
    %load/vec4 v0x55708f9c3b60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %pushi/vec4 0, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 1, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 3, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 15, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %end;
S_0x55708f991c10 .scope function.vec4.s8, "rev8" "rev8" 10 185, 10 185 0, S_0x55708f9ab300;
 .timescale 0 0;
v0x55708f98f9b0_0 .var "b", 7 0;
; Variable rev8 is vec4 return value of scope S_0x55708f991c10
TD_top_tb.dut.u_qspi_fsm.rev8 ;
    %load/vec4 v0x55708f98f9b0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55708f98f9b0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55708f98f9b0_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55708f98f9b0_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55708f98f9b0_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55708f98f9b0_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55708f98f9b0_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55708f98f9b0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 8;  Assign to rev8 (store_vec4_to_lval)
    %end;
S_0x55708fa4c9a0 .scope module, "u_xip_engine" "xip_engine" 4 486, 11 18 0, S_0x55708f9ac700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "xip_en_i";
    .port_info 3 /INPUT 2 "xip_addr_bytes_i";
    .port_info 4 /INPUT 2 "xip_data_lanes_i";
    .port_info 5 /INPUT 4 "xip_dummy_cycles_i";
    .port_info 6 /INPUT 1 "xip_cont_read_i";
    .port_info 7 /INPUT 1 "xip_mode_en_i";
    .port_info 8 /INPUT 1 "xip_write_en_i";
    .port_info 9 /INPUT 8 "xip_read_op_i";
    .port_info 10 /INPUT 8 "xip_mode_bits_i";
    .port_info 11 /INPUT 8 "xip_write_op_i";
    .port_info 12 /INPUT 3 "clk_div_i";
    .port_info 13 /INPUT 1 "cpol_i";
    .port_info 14 /INPUT 1 "cpha_i";
    .port_info 15 /INPUT 1 "quad_en_i";
    .port_info 16 /INPUT 1 "cs_auto_i";
    .port_info 17 /INPUT 1 "cmd_busy_i";
    .port_info 18 /INPUT 32 "awaddr_i";
    .port_info 19 /INPUT 1 "awvalid_i";
    .port_info 20 /OUTPUT 1 "awready_o";
    .port_info 21 /INPUT 32 "wdata_i";
    .port_info 22 /INPUT 4 "wstrb_i";
    .port_info 23 /INPUT 1 "wvalid_i";
    .port_info 24 /OUTPUT 1 "wready_o";
    .port_info 25 /OUTPUT 2 "bresp_o";
    .port_info 26 /OUTPUT 1 "bvalid_o";
    .port_info 27 /INPUT 1 "bready_i";
    .port_info 28 /INPUT 32 "araddr_i";
    .port_info 29 /INPUT 1 "arvalid_i";
    .port_info 30 /OUTPUT 1 "arready_o";
    .port_info 31 /OUTPUT 32 "rdata_o";
    .port_info 32 /OUTPUT 2 "rresp_o";
    .port_info 33 /OUTPUT 1 "rvalid_o";
    .port_info 34 /INPUT 1 "rready_i";
    .port_info 35 /INPUT 32 "fifo_rx_data_i";
    .port_info 36 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 37 /OUTPUT 1 "start_o";
    .port_info 38 /INPUT 1 "done_i";
    .port_info 39 /INPUT 1 "tx_ren_i";
    .port_info 40 /OUTPUT 32 "tx_data_o";
    .port_info 41 /OUTPUT 1 "tx_empty_o";
    .port_info 42 /OUTPUT 2 "cmd_lanes_o";
    .port_info 43 /OUTPUT 2 "addr_lanes_o";
    .port_info 44 /OUTPUT 2 "data_lanes_o";
    .port_info 45 /OUTPUT 2 "addr_bytes_o";
    .port_info 46 /OUTPUT 1 "mode_en_o";
    .port_info 47 /OUTPUT 4 "dummy_cycles_o";
    .port_info 48 /OUTPUT 1 "dir_o";
    .port_info 49 /OUTPUT 1 "quad_en_o";
    .port_info 50 /OUTPUT 1 "cs_auto_o";
    .port_info 51 /OUTPUT 1 "xip_cont_read_o";
    .port_info 52 /OUTPUT 8 "opcode_o";
    .port_info 53 /OUTPUT 8 "mode_bits_o";
    .port_info 54 /OUTPUT 32 "addr_o";
    .port_info 55 /OUTPUT 32 "len_o";
    .port_info 56 /OUTPUT 32 "clk_div_o";
    .port_info 57 /OUTPUT 1 "cpol_o";
    .port_info 58 /OUTPUT 1 "cpha_o";
    .port_info 59 /OUTPUT 1 "busy_o";
    .port_info 60 /OUTPUT 1 "xip_active_o";
P_0x55708fa4cb30 .param/l "ADDR_WIDTH" 0 11 19, +C4<00000000000000000000000000100000>;
P_0x55708fa4cb70 .param/l "S_IDLE" 1 11 136, C4<000>;
P_0x55708fa4cbb0 .param/l "S_RD_CAP" 1 11 142, C4<110>;
P_0x55708fa4cbf0 .param/l "S_RD_POP" 1 11 138, C4<010>;
P_0x55708fa4cc30 .param/l "S_RD_RESP" 1 11 139, C4<011>;
P_0x55708fa4cc70 .param/l "S_RD_WAIT" 1 11 137, C4<001>;
P_0x55708fa4ccb0 .param/l "S_RD_WAIT2" 1 11 143, C4<111>;
P_0x55708fa4ccf0 .param/l "S_WR_RESP" 1 11 141, C4<101>;
P_0x55708fa4cd30 .param/l "S_WR_WAIT" 1 11 140, C4<100>;
L_0x55708fa78d00 .functor BUFZ 2, v0x55708fa4ef30_0, C4<00>, C4<00>, C4<00>;
L_0x55708fa78d70 .functor BUFZ 2, v0x55708fa4d980_0, C4<00>, C4<00>, C4<00>;
L_0x55708fa78de0 .functor BUFZ 1, v0x55708fa4f6b0_0, C4<0>, C4<0>, C4<0>;
L_0x55708fa78e50 .functor BUFZ 4, v0x55708fa4f1b0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x55708fa78ec0 .functor NOT 1, v0x55708fa4f390_0, C4<0>, C4<0>, C4<0>;
L_0x55708fa78f30 .functor BUFZ 1, v0x55708fa4f9d0_0, C4<0>, C4<0>, C4<0>;
L_0x55708fa78fa0 .functor BUFZ 1, v0x55708fa4edf0_0, C4<0>, C4<0>, C4<0>;
L_0x55708fa79060 .functor BUFZ 1, v0x55708fa506f0_0, C4<0>, C4<0>, C4<0>;
L_0x55708fa790d0 .functor BUFZ 8, v0x55708fa4f7f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55708fa791a0 .functor BUFZ 8, v0x55708fa4f570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55708fa79210 .functor BUFZ 32, v0x55708fa4db60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55708fa792f0 .functor BUFZ 32, v0x55708fa4e710_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55708fa79390 .functor BUFZ 1, v0x55708fa4ec10_0, C4<0>, C4<0>, C4<0>;
L_0x55708fa79280 .functor BUFZ 1, v0x55708fa4ea30_0, C4<0>, C4<0>, C4<0>;
L_0x55708fa79610 .functor AND 1, L_0x55708fa79510, L_0x55708fa70b60, C4<1>, C4<1>;
L_0x55708fa79840 .functor AND 1, L_0x55708fa79610, L_0x55708fa79710, C4<1>, C4<1>;
L_0x55708fa79a70 .functor AND 1, L_0x55708fa79930, L_0x55708fa70b60, C4<1>, C4<1>;
L_0x55708fa79bd0 .functor AND 1, L_0x55708fa79a70, L_0x55708fa72110, C4<1>, C4<1>;
L_0x55708fa79d60 .functor AND 1, L_0x55708fa79bd0, L_0x55708fa79c90, C4<1>, C4<1>;
L_0x55708fa79ed0 .functor BUFZ 1, L_0x55708fa79d60, C4<0>, C4<0>, C4<0>;
L_0x7fd77bfcabe8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55708fa4d340_0 .net/2u *"_ivl_36", 2 0, L_0x7fd77bfcabe8;  1 drivers
v0x55708fa4d3e0_0 .net *"_ivl_38", 0 0, L_0x55708fa79510;  1 drivers
v0x55708fa4d480_0 .net *"_ivl_41", 0 0, L_0x55708fa79610;  1 drivers
v0x55708fa4d520_0 .net *"_ivl_43", 0 0, L_0x55708fa79710;  1 drivers
L_0x7fd77bfcac30 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55708fa4d5c0_0 .net/2u *"_ivl_46", 2 0, L_0x7fd77bfcac30;  1 drivers
v0x55708fa4d660_0 .net *"_ivl_48", 0 0, L_0x55708fa79930;  1 drivers
v0x55708fa4d700_0 .net *"_ivl_51", 0 0, L_0x55708fa79a70;  1 drivers
v0x55708fa4d7a0_0 .net *"_ivl_53", 0 0, L_0x55708fa79bd0;  1 drivers
v0x55708fa4d840_0 .net *"_ivl_55", 0 0, L_0x55708fa79c90;  1 drivers
v0x55708fa4d8e0_0 .net "addr_bytes_o", 1 0, L_0x55708fa78d70;  1 drivers
v0x55708fa4d980_0 .var "addr_bytes_r", 1 0;
L_0x7fd77bfcab58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55708fa4da20_0 .net "addr_lanes_o", 1 0, L_0x7fd77bfcab58;  1 drivers
v0x55708fa4dac0_0 .net "addr_o", 31 0, L_0x55708fa79210;  1 drivers
v0x55708fa4db60_0 .var "addr_r", 31 0;
v0x55708fa4dc00_0 .net "ar_ready_w", 0 0, L_0x55708fa79840;  1 drivers
v0x55708fa4dca0_0 .net "araddr_i", 31 0, v0x55708fa5d630_0;  alias, 1 drivers
v0x55708fa4dd40_0 .var "arready_o", 0 0;
v0x55708fa4dde0_0 .net "arvalid_i", 0 0, v0x55708fa5d830_0;  alias, 1 drivers
v0x55708fa4de80_0 .net "aw_ready_w", 0 0, L_0x55708fa79d60;  1 drivers
v0x55708fa4df20_0 .net "awaddr_i", 31 0, o0x7fd77c01c228;  alias, 0 drivers
v0x55708fa4dfc0_0 .var "awready_o", 0 0;
v0x55708fa4e060_0 .net "awvalid_i", 0 0, L_0x7fd77bfcb800;  alias, 1 drivers
v0x55708fa4e100_0 .net "bready_i", 0 0, L_0x7fd77bfcb890;  alias, 1 drivers
v0x55708fa4e1a0_0 .var "bresp_o", 1 0;
v0x55708fa4e240_0 .net "busy_o", 0 0, v0x55708fa4e2e0_0;  alias, 1 drivers
v0x55708fa4e2e0_0 .var "busy_r", 0 0;
v0x55708fa4e380_0 .var "bvalid_o", 0 0;
v0x55708fa4e420_0 .net "clk", 0 0, v0x55708fa5b6b0_0;  alias, 1 drivers
v0x55708fa4e5d0_0 .net "clk_div_i", 2 0, L_0x55708fa715d0;  alias, 1 drivers
v0x55708fa4e670_0 .net "clk_div_o", 31 0, L_0x55708fa792f0;  1 drivers
v0x55708fa4e710_0 .var "clk_div_r", 31 0;
v0x55708fa4e7b0_0 .net "cmd_busy_i", 0 0, v0x55708f9b5db0_0;  alias, 1 drivers
L_0x7fd77bfcab10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55708fa4e850_0 .net "cmd_lanes_o", 1 0, L_0x7fd77bfcab10;  1 drivers
v0x55708fa4e8f0_0 .net "cpha_i", 0 0, L_0x55708fa70c90;  alias, 1 drivers
v0x55708fa4e990_0 .net "cpha_o", 0 0, L_0x55708fa79280;  1 drivers
v0x55708fa4ea30_0 .var "cpha_r", 0 0;
v0x55708fa4ead0_0 .net "cpol_i", 0 0, L_0x55708fa70dd0;  alias, 1 drivers
v0x55708fa4eb70_0 .net "cpol_o", 0 0, L_0x55708fa79390;  1 drivers
v0x55708fa4ec10_0 .var "cpol_r", 0 0;
v0x55708fa4ecb0_0 .net "cs_auto_i", 0 0, L_0x55708fa71670;  alias, 1 drivers
v0x55708fa4ed50_0 .net "cs_auto_o", 0 0, L_0x55708fa78fa0;  1 drivers
v0x55708fa4edf0_0 .var "cs_auto_r", 0 0;
v0x55708fa4ee90_0 .net "data_lanes_o", 1 0, L_0x55708fa78d00;  1 drivers
v0x55708fa4ef30_0 .var "data_lanes_r", 1 0;
v0x55708fa4efd0_0 .net "dir_o", 0 0, L_0x55708fa78ec0;  1 drivers
v0x55708fa4f070_0 .net "done_i", 0 0, L_0x55708fa7e4a0;  alias, 1 drivers
v0x55708fa4f110_0 .net "dummy_cycles_o", 3 0, L_0x55708fa78e50;  1 drivers
v0x55708fa4f1b0_0 .var "dummy_cycles_r", 3 0;
v0x55708fa4f250_0 .net "fifo_rx_data_i", 31 0, L_0x55708fa750c0;  alias, 1 drivers
v0x55708fa4f2f0_0 .var "fifo_rx_re_o", 0 0;
v0x55708fa4f390_0 .var "is_write_r", 0 0;
L_0x7fd77bfcaba0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55708fa4f430_0 .net "len_o", 31 0, L_0x7fd77bfcaba0;  1 drivers
v0x55708fa4f4d0_0 .net "mode_bits_o", 7 0, L_0x55708fa791a0;  1 drivers
v0x55708fa4f570_0 .var "mode_bits_r", 7 0;
v0x55708fa4f610_0 .net "mode_en_o", 0 0, L_0x55708fa78de0;  1 drivers
v0x55708fa4f6b0_0 .var "mode_en_r", 0 0;
v0x55708fa4f750_0 .net "opcode_o", 7 0, L_0x55708fa790d0;  1 drivers
v0x55708fa4f7f0_0 .var "opcode_r", 7 0;
v0x55708fa4f890_0 .net "quad_en_i", 0 0, L_0x55708fa70d30;  alias, 1 drivers
v0x55708fa4f930_0 .net "quad_en_o", 0 0, L_0x55708fa78f30;  1 drivers
v0x55708fa4f9d0_0 .var "quad_en_r", 0 0;
v0x55708fa4fa70_0 .var "rdata_o", 31 0;
v0x55708fa4fb10_0 .net "resetn", 0 0, v0x55708fa5d3d0_0;  alias, 1 drivers
v0x55708fa4fbb0_0 .net "rready_i", 0 0, v0x55708fa5da30_0;  alias, 1 drivers
v0x55708fa4fc50_0 .var "rresp_o", 1 0;
v0x55708fa4fcf0_0 .var "rvalid_o", 0 0;
v0x55708fa4fd90_0 .var "start_o", 0 0;
v0x55708fa4fe30_0 .var "state", 2 0;
v0x55708fa4fed0_0 .var "tx_data_o", 31 0;
v0x55708fa4ff70_0 .var "tx_empty_o", 0 0;
v0x55708fa50010_0 .net "tx_ren_i", 0 0, L_0x55708fa84550;  alias, 1 drivers
v0x55708fa500b0_0 .net "w_ready_w", 0 0, L_0x55708fa79ed0;  1 drivers
v0x55708fa50150_0 .net "wdata_i", 31 0, o0x7fd77c01ca08;  alias, 0 drivers
v0x55708fa501f0_0 .var "wdata_r", 31 0;
v0x55708fa50290_0 .var "wready_o", 0 0;
v0x55708fa50330_0 .net "wstrb_i", 3 0, o0x7fd77c01ca98;  alias, 0 drivers
v0x55708fa503d0_0 .net "wvalid_i", 0 0, L_0x7fd77bfcb848;  alias, 1 drivers
v0x55708fa50470_0 .var "xip_active_o", 0 0;
v0x55708fa50510_0 .net "xip_addr_bytes_i", 1 0, L_0x55708fa71a70;  alias, 1 drivers
v0x55708fa505b0_0 .net "xip_cont_read_i", 0 0, L_0x55708fa71da0;  alias, 1 drivers
v0x55708fa50650_0 .net "xip_cont_read_o", 0 0, L_0x55708fa79060;  1 drivers
v0x55708fa506f0_0 .var "xip_cont_read_r", 0 0;
v0x55708fa50790_0 .net "xip_data_lanes_i", 1 0, L_0x55708fa71b10;  alias, 1 drivers
v0x55708fa50830_0 .net "xip_dummy_cycles_i", 3 0, L_0x55708fa71d00;  alias, 1 drivers
v0x55708fa508d0_0 .net "xip_en_i", 0 0, L_0x55708fa70b60;  alias, 1 drivers
v0x55708fa50970_0 .net "xip_mode_bits_i", 7 0, L_0x55708fa72540;  alias, 1 drivers
v0x55708fa50a10_0 .net "xip_mode_en_i", 0 0, L_0x55708fa72070;  alias, 1 drivers
v0x55708fa50ab0_0 .net "xip_read_op_i", 7 0, L_0x55708fa722d0;  alias, 1 drivers
v0x55708fa50b50_0 .net "xip_write_en_i", 0 0, L_0x55708fa72110;  alias, 1 drivers
v0x55708fa50bf0_0 .net "xip_write_op_i", 7 0, L_0x55708fa72370;  alias, 1 drivers
L_0x55708fa79510 .cmp/eq 3, v0x55708fa4fe30_0, L_0x7fd77bfcabe8;
L_0x55708fa79710 .reduce/nor v0x55708f9b5db0_0;
L_0x55708fa79930 .cmp/eq 3, v0x55708fa4fe30_0, L_0x7fd77bfcac30;
L_0x55708fa79c90 .reduce/nor v0x55708f9b5db0_0;
S_0x55708f9af310 .scope module, "flash" "qspi_device" 3 127, 12 10 0, S_0x55708f946b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "qspi_sclk";
    .port_info 1 /INPUT 1 "qspi_cs_n";
    .port_info 2 /INOUT 1 "qspi_io0";
    .port_info 3 /INOUT 1 "qspi_io1";
    .port_info 4 /INOUT 1 "qspi_io2";
    .port_info 5 /INOUT 1 "qspi_io3";
P_0x55708fa53530 .param/l "ADDR_BITS" 0 12 20, +C4<00000000000000000000000000011000>;
P_0x55708fa53570 .param/l "CS_HIGH_MIN_NS" 0 12 55, +C4<00000000000000000000000000000000>;
P_0x55708fa535b0 .param/l "ERASE_TIME" 0 12 23, +C4<00000000000000000000000001100100>;
P_0x55708fa535f0 .param/l "MEM_SIZE" 0 12 19, +C4<00000000000100000000000000000000>;
P_0x55708fa53630 .param/l "PAGE_SIZE" 0 12 21, +C4<00000000000000000000000100000000>;
P_0x55708fa53670 .param/l "SECTOR_SIZE" 0 12 22, +C4<00000000000000000001000000000000>;
P_0x55708fa536b0 .param/l "ST_ADDR" 1 12 65, C4<0010>;
P_0x55708fa536f0 .param/l "ST_CMD" 1 12 64, C4<0001>;
P_0x55708fa53730 .param/l "ST_DATA_READ" 1 12 68, C4<0101>;
P_0x55708fa53770 .param/l "ST_DATA_WRITE" 1 12 69, C4<0110>;
P_0x55708fa537b0 .param/l "ST_DUMMY" 1 12 67, C4<0100>;
P_0x55708fa537f0 .param/l "ST_ERASE" 1 12 70, C4<0111>;
P_0x55708fa53830 .param/l "ST_IDLE" 1 12 63, C4<0000>;
P_0x55708fa53870 .param/l "ST_ID_READ" 1 12 72, C4<1001>;
P_0x55708fa538b0 .param/l "ST_MODE" 1 12 66, C4<0011>;
P_0x55708fa538f0 .param/l "ST_STATUS" 1 12 71, C4<1000>;
v0x55708fa59290_0 .net *"_ivl_11", 0 0, L_0x55708fa85480;  1 drivers
v0x55708fa59330_0 .net *"_ivl_13", 0 0, L_0x55708fa85570;  1 drivers
o0x7fd77c01e508 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55708fa593d0_0 name=_ivl_14
v0x55708fa59470_0 .net *"_ivl_19", 0 0, L_0x55708fa857f0;  1 drivers
v0x55708fa59510_0 .net *"_ivl_21", 0 0, L_0x55708fa858e0;  1 drivers
o0x7fd77c01e598 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55708fa595b0_0 name=_ivl_22
v0x55708fa59650_0 .net *"_ivl_27", 0 0, L_0x55708fa85ac0;  1 drivers
v0x55708fa596f0_0 .net *"_ivl_29", 0 0, L_0x55708fa85bf0;  1 drivers
v0x55708fa59790_0 .net *"_ivl_3", 0 0, L_0x55708fa85200;  1 drivers
o0x7fd77c01e658 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55708fa59830_0 name=_ivl_30
v0x55708fa598d0_0 .net *"_ivl_5", 0 0, L_0x55708fa852a0;  1 drivers
o0x7fd77c01e6b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x55708fa59970_0 name=_ivl_6
v0x55708fa59a10_0 .var "addr_reg", 23 0;
v0x55708fa59ab0_0 .var "bit_cnt", 31 0;
v0x55708fa59b50_0 .var "byte_cnt", 31 0;
v0x55708fa59bf0_0 .var "cmd_reg", 7 0;
v0x55708fa59c90_0 .var "continuous_read", 0 0;
v0x55708fa59d30_0 .var "cs_high_accum_t", 63 0;
v0x55708fa59dd0_0 .var "cs_high_last_t", 63 0;
v0x55708fa59e70_0 .var "cs_high_start_t", 63 0;
v0x55708fa59f10_0 .var "dummy_cycles", 4 0;
v0x55708fa59ff0_0 .var "erase_counter", 31 0;
v0x55708fa5a0d0_0 .var "id_idx", 1 0;
v0x55708fa5a1b0_0 .var "id_reg", 23 0;
v0x55708fa5a290_0 .net "io_di", 3 0, L_0x55708fa85160;  1 drivers
v0x55708fa5a370_0 .var "io_do", 3 0;
v0x55708fa5a450_0 .var "io_oe", 3 0;
v0x55708fa5a530_0 .var "lanes", 3 0;
v0x55708fa5a610_0 .var "last_cmd_wren", 0 0;
v0x55708fa5a6d0 .array "memory", 1048575 0, 7 0;
v0x55708fa5a790_0 .var "mode_bits", 7 0;
v0x55708fa5a870_0 .var "nxt_addr_reg", 31 0;
v0x55708fa5a950_0 .var "nxt_bit_cnt", 31 0;
v0x55708fa5aa30_0 .var "nxt_cmd_reg", 7 0;
v0x55708fa5ab10_0 .net "qspi_cs_n", 0 0, L_0x55708fa84ed0;  alias, 1 drivers
v0x55708fa5abb0_0 .net8 "qspi_io0", 0 0, p0x7fd77c01ead8;  1 drivers, strength-aware
v0x55708fa5ac50_0 .net8 "qspi_io1", 0 0, p0x7fd77c01eb08;  1 drivers, strength-aware
v0x55708fa5ad10_0 .net8 "qspi_io2", 0 0, p0x7fd77c01eb38;  1 drivers, strength-aware
v0x55708fa5add0_0 .net8 "qspi_io3", 0 0, p0x7fd77c01eb68;  1 drivers, strength-aware
v0x55708fa5ae90_0 .net "qspi_sclk", 0 0, L_0x55708fa84d90;  alias, 1 drivers
v0x55708fa5af30_0 .var "shift_in", 7 0;
v0x55708fa5aff0_0 .var "shift_out", 7 0;
v0x55708fa5b0d0_0 .var "state", 3 0;
v0x55708fa5b1b0_0 .var "status_reg", 7 0;
v0x55708fa5b290_0 .var "wip", 0 0;
E_0x55708fa067f0/0 .event edge, v0x55708fa5b290_0, v0x55708fa5af30_0, v0x55708fa5a290_0, v0x55708fa59ab0_0;
E_0x55708fa067f0/1 .event edge, v0x55708fa59a10_0, v0x55708fa5a530_0;
E_0x55708fa067f0 .event/or E_0x55708fa067f0/0, E_0x55708fa067f0/1;
E_0x55708f9bf030 .event posedge, v0x55708fa52db0_0, v0x55708fa57df0_0;
E_0x55708f714b30 .event negedge, v0x55708fa52db0_0;
E_0x55708f9c6550 .event posedge, v0x55708fa52db0_0;
E_0x55708f99ebd0 .event posedge, v0x55708fa57df0_0;
L_0x55708fa85160 .concat [ 1 1 1 1], p0x7fd77c01ead8, p0x7fd77c01eb08, p0x7fd77c01eb38, p0x7fd77c01eb68;
L_0x55708fa85200 .part v0x55708fa5a450_0, 0, 1;
L_0x55708fa852a0 .part v0x55708fa5a370_0, 0, 1;
L_0x55708fa85340 .functor MUXZ 1, o0x7fd77c01e6b8, L_0x55708fa852a0, L_0x55708fa85200, C4<>;
L_0x55708fa85480 .part v0x55708fa5a450_0, 1, 1;
L_0x55708fa85570 .part v0x55708fa5a370_0, 1, 1;
L_0x55708fa85660 .functor MUXZ 1, o0x7fd77c01e508, L_0x55708fa85570, L_0x55708fa85480, C4<>;
L_0x55708fa857f0 .part v0x55708fa5a450_0, 2, 1;
L_0x55708fa858e0 .part v0x55708fa5a370_0, 2, 1;
L_0x55708fa85980 .functor MUXZ 1, o0x7fd77c01e598, L_0x55708fa858e0, L_0x55708fa857f0, C4<>;
L_0x55708fa85ac0 .part v0x55708fa5a450_0, 3, 1;
L_0x55708fa85bf0 .part v0x55708fa5a370_0, 3, 1;
L_0x55708fa85d90 .functor MUXZ 1, o0x7fd77c01e658, L_0x55708fa85bf0, L_0x55708fa85ac0, C4<>;
S_0x55708fa58c00 .scope begin, "$unm_blk_215" "$unm_blk_215" 12 84, 12 84 0, S_0x55708f9af310;
 .timescale 0 0;
v0x55708fa58d90_0 .var/i "i", 31 0;
S_0x55708fa58e30 .scope begin, "$unm_blk_241" "$unm_blk_241" 12 210, 12 210 0, S_0x55708f9af310;
 .timescale 0 0;
v0x55708fa58fc0_0 .var/i "j", 31 0;
S_0x55708fa59060 .scope begin, "$unm_blk_252" "$unm_blk_252" 12 255, 12 255 0, S_0x55708f9af310;
 .timescale 0 0;
v0x55708fa591f0_0 .var/i "j", 31 0;
    .scope S_0x55708f9a93b0;
T_6 ;
    %wait E_0x55708fa45fa0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55708f979e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55708f9b82c0_0, 0, 1;
    %load/vec4 v0x55708f70eab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 12;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 12;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 12;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 12;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 12;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 12;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 12;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 12;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 12;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 12;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 12;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 12;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 12;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 12;
    %cmp/u;
    %jmp/1 T_6.19, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 12;
    %cmp/u;
    %jmp/1 T_6.20, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55708f979e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55708f9b82c0_0, 0, 1;
    %jmp T_6.22;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708f979e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708f9b82c0_0, 0, 1;
    %jmp T_6.22;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708f979e80_0, 0, 1;
    %jmp T_6.22;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708f979e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708f9b82c0_0, 0, 1;
    %jmp T_6.22;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708f979e80_0, 0, 1;
    %jmp T_6.22;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708f979e80_0, 0, 1;
    %jmp T_6.22;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708f979e80_0, 0, 1;
    %jmp T_6.22;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708f979e80_0, 0, 1;
    %jmp T_6.22;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708f979e80_0, 0, 1;
    %jmp T_6.22;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708f979e80_0, 0, 1;
    %jmp T_6.22;
T_6.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708f979e80_0, 0, 1;
    %jmp T_6.22;
T_6.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708f979e80_0, 0, 1;
    %jmp T_6.22;
T_6.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708f979e80_0, 0, 1;
    %jmp T_6.22;
T_6.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708f979e80_0, 0, 1;
    %jmp T_6.22;
T_6.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708f979e80_0, 0, 1;
    %jmp T_6.22;
T_6.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708f979e80_0, 0, 1;
    %jmp T_6.22;
T_6.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708f979e80_0, 0, 1;
    %jmp T_6.22;
T_6.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708f979e80_0, 0, 1;
    %jmp T_6.22;
T_6.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708f979e80_0, 0, 1;
    %jmp T_6.22;
T_6.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708f979e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708f9b82c0_0, 0, 1;
    %jmp T_6.22;
T_6.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708f979e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708f9b82c0_0, 0, 1;
    %jmp T_6.22;
T_6.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708f979e80_0, 0, 1;
    %jmp T_6.22;
T_6.22 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55708f9a93b0;
T_7 ;
    %wait E_0x55708fa45f60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55708f9ba850_0, 0, 1;
    %load/vec4 v0x55708f979ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55708f979e80_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x55708f9b82c0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.2, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708f9ba850_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55708f70eab0_0;
    %pushi/vec4 4, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55708f9b9060_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x55708f9b8ba0_0;
    %parti/s 1, 8, 5;
    %and;
    %load/vec4 v0x55708f97e890_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708f9ba850_0, 0, 1;
T_7.4 ;
T_7.3 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55708f9a93b0;
T_8 ;
    %wait E_0x55708f70a9b0;
    %load/vec4 v0x55708f9bad30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f97a930_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55708f9b8220_0;
    %load/vec4 v0x55708f979e80_0;
    %and;
    %load/vec4 v0x55708f70eab0_0;
    %pushi/vec4 72, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708f97a930_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55708f9ba7b0_0;
    %load/vec4 v0x55708f70eab0_0;
    %pushi/vec4 72, 0, 12;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f97a930_0, 0;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55708f9a93b0;
T_9 ;
    %wait E_0x55708f70a9b0;
    %load/vec4 v0x55708f9bad30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f944fc0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55708f714a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f944fc0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55708f946230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708f944fc0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x55708f983960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
T_9.6 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55708f9a93b0;
T_10 ;
    %wait E_0x55708f70a9b0;
    %load/vec4 v0x55708f9bad30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708f9bdc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f97ece0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55708f97b300_0;
    %assign/vec4 v0x55708f97ece0_0, 0;
    %load/vec4 v0x55708f97ece0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x55708f9bd7a0_0;
    %assign/vec4 v0x55708f9bdc60_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55708f9a93b0;
T_11 ;
    %wait E_0x55708f70a9b0;
    %load/vec4 v0x55708f9bad30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708fa01ba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708f99f110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708f943a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708f9fe970_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55708f976c70_0, 0;
    %pushi/vec4 129, 0, 32;
    %assign/vec4 v0x55708f979690_0, 0;
    %pushi/vec4 11, 0, 32;
    %assign/vec4 v0x55708f979010_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708f9c5400_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708f944810_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708f9a8d30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708f63b560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708f70c190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708fa07870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708fa06710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708f982180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708f9e6b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f65a280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f973c10_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55708f977430_0;
    %load/vec4 v0x55708f70eab0_0;
    %pushi/vec4 4, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %fork t_1, S_0x55708f9b9d20;
    %jmp t_0;
    .scope S_0x55708f9b9d20;
t_1 ;
    %load/vec4 v0x55708fa01ba0_0;
    %load/vec4 v0x55708f9b8ba0_0;
    %store/vec4 v0x55708f7181b0_0, 0, 32;
    %store/vec4 v0x55708f718340_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55708f9ba0a0;
    %store/vec4 v0x55708f70cf00_0, 0, 32;
    %load/vec4 v0x55708f70cf00_0;
    %load/vec4 v0x55708f718020_0;
    %and;
    %load/vec4 v0x55708fa01ba0_0;
    %load/vec4 v0x55708f718020_0;
    %inv;
    %and;
    %or;
    %store/vec4 v0x55708f70cf00_0, 0, 32;
    %load/vec4 v0x55708f97e890_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55708f70cf00_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_11.4, 9;
    %load/vec4 v0x55708fa01ba0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55708f70cf00_0, 4, 1;
T_11.4 ;
    %load/vec4 v0x55708f70cf00_0;
    %assign/vec4 v0x55708fa01ba0_0, 0;
    %end;
    .scope S_0x55708f9a93b0;
t_0 %join;
T_11.2 ;
    %load/vec4 v0x55708f977430_0;
    %load/vec4 v0x55708f70eab0_0;
    %pushi/vec4 12, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x55708f9b9060_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_11.8, 8;
    %load/vec4 v0x55708f9b8ba0_0;
    %parti/s 5, 0, 2;
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %load/vec4 v0x55708f99f110_0;
    %parti/s 5, 0, 2;
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55708f99f110_0, 4, 5;
T_11.6 ;
    %load/vec4 v0x55708f977430_0;
    %load/vec4 v0x55708f70eab0_0;
    %pushi/vec4 20, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %load/vec4 v0x55708f9fe970_0;
    %load/vec4 v0x55708f9b8ba0_0;
    %store/vec4 v0x55708f7181b0_0, 0, 32;
    %store/vec4 v0x55708f718340_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55708f9ba0a0;
    %load/vec4 v0x55708f717210_0;
    %and;
    %assign/vec4 v0x55708f9fe970_0, 0;
T_11.10 ;
    %load/vec4 v0x55708f977430_0;
    %load/vec4 v0x55708f70eab0_0;
    %pushi/vec4 24, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %load/vec4 v0x55708f976c70_0;
    %load/vec4 v0x55708f9b8ba0_0;
    %store/vec4 v0x55708f7181b0_0, 0, 32;
    %store/vec4 v0x55708f718340_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55708f9ba0a0;
    %load/vec4 v0x55708f714fb0_0;
    %and;
    %assign/vec4 v0x55708f976c70_0, 0;
T_11.12 ;
    %load/vec4 v0x55708f977430_0;
    %load/vec4 v0x55708f70eab0_0;
    %pushi/vec4 28, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.14, 8;
    %load/vec4 v0x55708f979690_0;
    %load/vec4 v0x55708f9b8ba0_0;
    %store/vec4 v0x55708f7181b0_0, 0, 32;
    %store/vec4 v0x55708f718340_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55708f9ba0a0;
    %load/vec4 v0x55708f7176c0_0;
    %and;
    %assign/vec4 v0x55708f979690_0, 0;
T_11.14 ;
    %load/vec4 v0x55708f977430_0;
    %load/vec4 v0x55708f70eab0_0;
    %pushi/vec4 32, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %load/vec4 v0x55708f979010_0;
    %load/vec4 v0x55708f9b8ba0_0;
    %store/vec4 v0x55708f7181b0_0, 0, 32;
    %store/vec4 v0x55708f718340_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55708f9ba0a0;
    %load/vec4 v0x55708f715f50_0;
    %and;
    %assign/vec4 v0x55708f979010_0, 0;
T_11.16 ;
    %load/vec4 v0x55708f977430_0;
    %load/vec4 v0x55708f70eab0_0;
    %pushi/vec4 36, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.18, 8;
    %load/vec4 v0x55708f9c5400_0;
    %load/vec4 v0x55708f9b8ba0_0;
    %store/vec4 v0x55708f7181b0_0, 0, 32;
    %store/vec4 v0x55708f718340_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55708f9ba0a0;
    %load/vec4 v0x55708f7184d0_0;
    %and;
    %assign/vec4 v0x55708f9c5400_0, 0;
T_11.18 ;
    %load/vec4 v0x55708f977430_0;
    %load/vec4 v0x55708f70eab0_0;
    %pushi/vec4 40, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.20, 8;
    %load/vec4 v0x55708f944810_0;
    %load/vec4 v0x55708f9b8ba0_0;
    %store/vec4 v0x55708f7181b0_0, 0, 32;
    %store/vec4 v0x55708f718340_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55708f9ba0a0;
    %load/vec4 v0x55708f716270_0;
    %and;
    %assign/vec4 v0x55708f944810_0, 0;
T_11.20 ;
    %load/vec4 v0x55708f977430_0;
    %load/vec4 v0x55708f70eab0_0;
    %pushi/vec4 44, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.22, 8;
    %load/vec4 v0x55708f9a8d30_0;
    %load/vec4 v0x55708f9b8ba0_0;
    %store/vec4 v0x55708f7181b0_0, 0, 32;
    %store/vec4 v0x55708f718340_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55708f9ba0a0;
    %assign/vec4 v0x55708f9a8d30_0, 0;
T_11.22 ;
    %load/vec4 v0x55708f977430_0;
    %load/vec4 v0x55708f70eab0_0;
    %pushi/vec4 48, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.24, 8;
    %load/vec4 v0x55708f63b560_0;
    %load/vec4 v0x55708f9b8ba0_0;
    %store/vec4 v0x55708f7181b0_0, 0, 32;
    %store/vec4 v0x55708f718340_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55708f9ba0a0;
    %assign/vec4 v0x55708f63b560_0, 0;
T_11.24 ;
    %load/vec4 v0x55708f977430_0;
    %load/vec4 v0x55708f70eab0_0;
    %pushi/vec4 52, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.26, 8;
    %load/vec4 v0x55708f70c190_0;
    %load/vec4 v0x55708f9b8ba0_0;
    %store/vec4 v0x55708f7181b0_0, 0, 32;
    %store/vec4 v0x55708f718340_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55708f9ba0a0;
    %load/vec4 v0x55708f716ef0_0;
    %and;
    %assign/vec4 v0x55708f70c190_0, 0;
T_11.26 ;
    %load/vec4 v0x55708f977430_0;
    %load/vec4 v0x55708f70eab0_0;
    %pushi/vec4 56, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.28, 8;
    %load/vec4 v0x55708fa07870_0;
    %load/vec4 v0x55708f9b8ba0_0;
    %store/vec4 v0x55708f7181b0_0, 0, 32;
    %store/vec4 v0x55708f718340_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55708f9ba0a0;
    %load/vec4 v0x55708f715460_0;
    %and;
    %assign/vec4 v0x55708fa07870_0, 0;
T_11.28 ;
    %load/vec4 v0x55708f977430_0;
    %load/vec4 v0x55708f70eab0_0;
    %pushi/vec4 60, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.30, 8;
    %load/vec4 v0x55708fa06710_0;
    %load/vec4 v0x55708f9b8ba0_0;
    %store/vec4 v0x55708f7181b0_0, 0, 32;
    %store/vec4 v0x55708f718340_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55708f9ba0a0;
    %assign/vec4 v0x55708fa06710_0, 0;
T_11.30 ;
    %load/vec4 v0x55708f977430_0;
    %load/vec4 v0x55708f70eab0_0;
    %pushi/vec4 64, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.32, 8;
    %load/vec4 v0x55708f982180_0;
    %load/vec4 v0x55708f9b8ba0_0;
    %store/vec4 v0x55708f7181b0_0, 0, 32;
    %store/vec4 v0x55708f718340_0, 0, 32;
    %callf/vec4 TD_top_tb.dut.u_csr.apply_strb, S_0x55708f9ba0a0;
    %assign/vec4 v0x55708f982180_0, 0;
T_11.32 ;
    %load/vec4 v0x55708f977430_0;
    %load/vec4 v0x55708f70eab0_0;
    %pushi/vec4 16, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.34, 8;
    %load/vec4 v0x55708f943a20_0;
    %load/vec4 v0x55708f9b8ba0_0;
    %inv;
    %and;
    %assign/vec4 v0x55708f943a20_0, 0;
T_11.34 ;
    %load/vec4 v0x55708f977430_0;
    %load/vec4 v0x55708f70eab0_0;
    %pushi/vec4 80, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.36, 8;
    %load/vec4 v0x55708f9e6b50_0;
    %load/vec4 v0x55708f9b8ba0_0;
    %inv;
    %and;
    %assign/vec4 v0x55708f9e6b50_0, 0;
T_11.36 ;
    %load/vec4 v0x55708f70b320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.38, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55708f943a20_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708f65a280_0, 0;
T_11.38 ;
    %load/vec4 v0x55708f96a190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.40, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55708f943a20_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708f973c10_0, 0;
T_11.40 ;
    %load/vec4 v0x55708f9ea7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.42, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55708f943a20_0, 4, 5;
T_11.42 ;
    %load/vec4 v0x55708f98c910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.44, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55708f943a20_0, 4, 5;
T_11.44 ;
    %load/vec4 v0x55708fa04450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.46, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55708f943a20_0, 4, 5;
T_11.46 ;
    %load/vec4 v0x55708f9b7640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.48, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55708f9e6b50_0, 4, 5;
T_11.48 ;
    %load/vec4 v0x55708f9bbac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.50, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55708f9e6b50_0, 4, 5;
T_11.50 ;
    %load/vec4 v0x55708f979de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.52, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55708f9e6b50_0, 4, 5;
T_11.52 ;
    %load/vec4 v0x55708f70e400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.54, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55708f9e6b50_0, 4, 5;
T_11.54 ;
    %load/vec4 v0x55708f977430_0;
    %load/vec4 v0x55708f70eab0_0;
    %pushi/vec4 8, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55708f9b9060_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.56, 8;
    %load/vec4 v0x55708f9b8ba0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.58, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f65a280_0, 0;
T_11.58 ;
    %load/vec4 v0x55708f9b8ba0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.60, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f973c10_0, 0;
T_11.60 ;
T_11.56 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55708f9a93b0;
T_12 ;
    %wait E_0x55708f514250;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55708f9bb1d0_0, 0, 32;
    %load/vec4 v0x55708f9b8220_0;
    %load/vec4 v0x55708f979e80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55708f70eab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 12;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 12;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 12;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 12;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 12;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 12;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 12;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 12;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 12;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 12;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 12;
    %cmp/u;
    %jmp/1 T_12.18, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 12;
    %cmp/u;
    %jmp/1 T_12.19, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 12;
    %cmp/u;
    %jmp/1 T_12.20, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 12;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55708f9bb1d0_0, 0, 32;
    %jmp T_12.23;
T_12.2 ;
    %pushi/vec4 436211841, 0, 32;
    %store/vec4 v0x55708f9bb1d0_0, 0, 32;
    %jmp T_12.23;
T_12.3 ;
    %load/vec4 v0x55708fa01ba0_0;
    %store/vec4 v0x55708f9bb1d0_0, 0, 32;
    %jmp T_12.23;
T_12.4 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x55708f9b7de0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55708f982960_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55708f97e890_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55708f979ba0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55708f65a280_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55708f973c10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55708f9bb1d0_0, 0, 32;
    %jmp T_12.23;
T_12.5 ;
    %load/vec4 v0x55708f99f110_0;
    %store/vec4 v0x55708f9bb1d0_0, 0, 32;
    %jmp T_12.23;
T_12.6 ;
    %load/vec4 v0x55708f943a20_0;
    %store/vec4 v0x55708f9bb1d0_0, 0, 32;
    %jmp T_12.23;
T_12.7 ;
    %load/vec4 v0x55708f9fe970_0;
    %store/vec4 v0x55708f9bb1d0_0, 0, 32;
    %jmp T_12.23;
T_12.8 ;
    %load/vec4 v0x55708f976c70_0;
    %store/vec4 v0x55708f9bb1d0_0, 0, 32;
    %jmp T_12.23;
T_12.9 ;
    %load/vec4 v0x55708f979690_0;
    %store/vec4 v0x55708f9bb1d0_0, 0, 32;
    %jmp T_12.23;
T_12.10 ;
    %load/vec4 v0x55708f979010_0;
    %store/vec4 v0x55708f9bb1d0_0, 0, 32;
    %jmp T_12.23;
T_12.11 ;
    %load/vec4 v0x55708f9c5400_0;
    %store/vec4 v0x55708f9bb1d0_0, 0, 32;
    %jmp T_12.23;
T_12.12 ;
    %load/vec4 v0x55708f944810_0;
    %store/vec4 v0x55708f9bb1d0_0, 0, 32;
    %jmp T_12.23;
T_12.13 ;
    %load/vec4 v0x55708f9a8d30_0;
    %store/vec4 v0x55708f9bb1d0_0, 0, 32;
    %jmp T_12.23;
T_12.14 ;
    %load/vec4 v0x55708f63b560_0;
    %store/vec4 v0x55708f9bb1d0_0, 0, 32;
    %jmp T_12.23;
T_12.15 ;
    %load/vec4 v0x55708f70c190_0;
    %store/vec4 v0x55708f9bb1d0_0, 0, 32;
    %jmp T_12.23;
T_12.16 ;
    %load/vec4 v0x55708fa07870_0;
    %store/vec4 v0x55708f9bb1d0_0, 0, 32;
    %jmp T_12.23;
T_12.17 ;
    %load/vec4 v0x55708fa06710_0;
    %store/vec4 v0x55708f9bb1d0_0, 0, 32;
    %jmp T_12.23;
T_12.18 ;
    %load/vec4 v0x55708f982180_0;
    %store/vec4 v0x55708f9bb1d0_0, 0, 32;
    %jmp T_12.23;
T_12.19 ;
    %load/vec4 v0x55708f9bdc60_0;
    %store/vec4 v0x55708f9bb1d0_0, 0, 32;
    %jmp T_12.23;
T_12.20 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x55708f9b7d20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55708f9828a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55708f9b7de0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55708f982960_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55708f9bb1d0_0, 0, 32;
    %jmp T_12.23;
T_12.21 ;
    %load/vec4 v0x55708f9e6b50_0;
    %store/vec4 v0x55708f9bb1d0_0, 0, 32;
    %jmp T_12.23;
T_12.23 ;
    %pop/vec4 1;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55708f9aaf20;
T_13 ;
    %wait E_0x55708f70a9b0;
    %load/vec4 v0x55708f9c99c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55708f9c7640_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55708f9c9900_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55708f9bfa80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708f9caa60_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55708f9c8880_0;
    %load/vec4 v0x55708f9beed0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x55708f9c87a0_0;
    %load/vec4 v0x55708f9c7640_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55708f9cb7d0, 0, 4;
    %load/vec4 v0x55708f9c7640_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55708f9c7640_0, 0;
T_13.2 ;
    %load/vec4 v0x55708f9cab20_0;
    %load/vec4 v0x55708f9bfb20_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x55708f9c9900_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55708f9cb7d0, 4;
    %assign/vec4 v0x55708f9caa60_0, 0;
    %load/vec4 v0x55708f9c9900_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55708f9c9900_0, 0;
T_13.4 ;
    %load/vec4 v0x55708f9c8880_0;
    %load/vec4 v0x55708f9beed0_0;
    %nor/r;
    %and;
    %load/vec4 v0x55708f9cab20_0;
    %load/vec4 v0x55708f9bfb20_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %load/vec4 v0x55708f9bfa80_0;
    %assign/vec4 v0x55708f9bfa80_0, 0;
    %jmp T_13.9;
T_13.6 ;
    %load/vec4 v0x55708f9bfa80_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55708f9bfa80_0, 0;
    %jmp T_13.9;
T_13.7 ;
    %load/vec4 v0x55708f9bfa80_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x55708f9bfa80_0, 0;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55708f9aab40;
T_14 ;
    %wait E_0x55708f70a9b0;
    %load/vec4 v0x55708f9a7ed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55708f9834d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55708f9a7df0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55708f985da0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708fa055b0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55708f977720_0;
    %load/vec4 v0x55708fa028a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x55708f977660_0;
    %load/vec4 v0x55708f9834d0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55708fa02620, 0, 4;
    %load/vec4 v0x55708f9834d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55708f9834d0_0, 0;
T_14.2 ;
    %load/vec4 v0x55708fa05690_0;
    %load/vec4 v0x55708f985e60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x55708f9a7df0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55708fa02620, 4;
    %assign/vec4 v0x55708fa055b0_0, 0;
    %load/vec4 v0x55708f9a7df0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x55708f9a7df0_0, 0;
T_14.4 ;
    %load/vec4 v0x55708f977720_0;
    %load/vec4 v0x55708fa028a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x55708fa05690_0;
    %load/vec4 v0x55708f985e60_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %load/vec4 v0x55708f985da0_0;
    %assign/vec4 v0x55708f985da0_0, 0;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v0x55708f985da0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55708f985da0_0, 0;
    %jmp T_14.9;
T_14.7 ;
    %load/vec4 v0x55708f985da0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x55708f985da0_0, 0;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55708f9a8fd0;
T_15 ;
    %wait E_0x55708f70a9b0;
    %load/vec4 v0x55708f710370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f6aec20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f606910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f710b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f9b5db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f716a40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55708fa3c160_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55708fa44b80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55708f58fd30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55708f6a3130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f715aa0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55708f69efc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55708f5787a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f4f0530_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55708f711000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55708f715dc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708fa45270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708f70bb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f710780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708f599b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f70cda0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55708f5b2480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f65ab10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f65aea0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f6aec20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f606910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f710b90_0, 0;
    %load/vec4 v0x55708f716a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %jmp T_15.4;
T_15.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f9b5db0_0, 0;
    %load/vec4 v0x55708f5baf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.5, 8;
    %load/vec4 v0x55708f5f7b20_0;
    %assign/vec4 v0x55708fa3c160_0, 0;
    %load/vec4 v0x55708f99e260_0;
    %assign/vec4 v0x55708fa44b80_0, 0;
    %load/vec4 v0x55708f599ed0_0;
    %assign/vec4 v0x55708f58fd30_0, 0;
    %load/vec4 v0x55708f9c74a0_0;
    %assign/vec4 v0x55708f6a3130_0, 0;
    %load/vec4 v0x55708f715c30_0;
    %assign/vec4 v0x55708f715aa0_0, 0;
    %load/vec4 v0x55708f619e70_0;
    %assign/vec4 v0x55708f69efc0_0, 0;
    %load/vec4 v0x55708f69ec10_0;
    %assign/vec4 v0x55708f5787a0_0, 0;
    %load/vec4 v0x55708f55a000_0;
    %assign/vec4 v0x55708f4f0530_0, 0;
    %load/vec4 v0x55708f716720_0;
    %assign/vec4 v0x55708f711000_0, 0;
    %load/vec4 v0x55708f7160e0_0;
    %assign/vec4 v0x55708f715dc0_0, 0;
    %load/vec4 v0x55708f6f56d0_0;
    %assign/vec4 v0x55708fa45270_0, 0;
    %load/vec4 v0x55708fa3d050_0;
    %assign/vec4 v0x55708f70bb90_0, 0;
    %load/vec4 v0x55708f716bd0_0;
    %assign/vec4 v0x55708f710780_0, 0;
    %load/vec4 v0x55708f6aefd0_0;
    %assign/vec4 v0x55708f599b20_0, 0;
    %load/vec4 v0x55708f715780_0;
    %assign/vec4 v0x55708f70cda0_0, 0;
    %load/vec4 v0x55708f9a7670_0;
    %assign/vec4 v0x55708f5b2480_0, 0;
    %load/vec4 v0x55708f65a730_0;
    %assign/vec4 v0x55708f65ab10_0, 0;
    %load/vec4 v0x55708f6ae870_0;
    %assign/vec4 v0x55708f65aea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708f710b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708f6aec20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708f9b5db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708f716a40_0, 0;
T_15.5 ;
    %jmp T_15.4;
T_15.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708f9b5db0_0, 0;
    %load/vec4 v0x55708f6afae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708f606910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f9b5db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f716a40_0, 0;
T_15.7 ;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55708f9a9b70;
T_16 ;
    %wait E_0x55708f7127c0;
    %load/vec4 v0x55708f992da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55708f98e4b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708f9c5b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f9c5650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f9c4000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f992e60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708f99ead0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f948d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f9c40c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f998890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708f9c6430_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55708f98d620_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55708f9c4000_0;
    %assign/vec4 v0x55708f9c5650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f992e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f948d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f998890_0, 0;
    %load/vec4 v0x55708f98e4b0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x55708f9c40c0_0, 0;
    %load/vec4 v0x55708f98e4b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %jmp T_16.6;
T_16.2 ;
    %load/vec4 v0x55708f9910f0_0;
    %load/vec4 v0x55708f998950_0;
    %nor/r;
    %and;
    %load/vec4 v0x55708f94f910_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.7, 8;
    %load/vec4 v0x55708f9a9e10_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55708f9c6430_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55708f98d620_0, 0;
    %load/vec4 v0x55708f9a9e10_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55708f9c5b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708f9c4000_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55708f98e4b0_0, 0;
T_16.7 ;
    %jmp T_16.6;
T_16.3 ;
    %load/vec4 v0x55708f9c5650_0;
    %load/vec4 v0x55708f9c5c00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f9c4000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708f992e60_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55708f98e4b0_0, 0;
T_16.9 ;
    %jmp T_16.6;
T_16.4 ;
    %load/vec4 v0x55708f991050_0;
    %load/vec4 v0x55708f998950_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.11, 8;
    %load/vec4 v0x55708f998100_0;
    %assign/vec4 v0x55708f99ead0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708f948d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708f992e60_0, 0;
    %load/vec4 v0x55708f98d620_0;
    %addi 4, 0, 16;
    %assign/vec4 v0x55708f98d620_0, 0;
    %load/vec4 v0x55708f98d620_0;
    %addi 4, 0, 16;
    %load/vec4 v0x55708f94f910_0;
    %cmp/u;
    %jmp/0xz  T_16.13, 5;
    %load/vec4 v0x55708f9c6430_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55708f9c6430_0, 0;
    %load/vec4 v0x55708f9c6430_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55708f9c5b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708f9c4000_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55708f98e4b0_0, 0;
    %jmp T_16.14;
T_16.13 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55708f98e4b0_0, 0;
T_16.14 ;
T_16.11 ;
    %jmp T_16.6;
T_16.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708f998890_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55708f98e4b0_0, 0;
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55708f9aa760;
T_17 ;
    %wait E_0x55708f7127c0;
    %load/vec4 v0x55708f961840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55708f9613a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708f94f0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f94ec50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f94e710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708f95f8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f95e720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f95e7e0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55708f95ec20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f94e7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f9489e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f94e290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f94da30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708f94f010_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55708f94deb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f94d640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f961780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708f95efa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f948920_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55708f94e710_0;
    %assign/vec4 v0x55708f94ec50_0, 0;
    %load/vec4 v0x55708f95e7e0_0;
    %assign/vec4 v0x55708f95e720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f94e7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f9489e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f94da30_0, 0;
    %load/vec4 v0x55708f9613a0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x55708f94e290_0, 0;
    %load/vec4 v0x55708f9613a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %jmp T_17.6;
T_17.2 ;
    %load/vec4 v0x55708f9612e0_0;
    %load/vec4 v0x55708f94d5a0_0;
    %nor/r;
    %and;
    %load/vec4 v0x55708f960240_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.7, 8;
    %load/vec4 v0x55708f94f530_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55708f94f010_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55708f94deb0_0, 0;
    %load/vec4 v0x55708f94f530_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %assign/vec4 v0x55708f94f0d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708f94e710_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55708f9613a0_0, 0;
T_17.7 ;
    %jmp T_17.6;
T_17.3 ;
    %load/vec4 v0x55708f94ec50_0;
    %load/vec4 v0x55708f94eb90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.9, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f94e710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f94d640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708f961780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708f9489e0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55708f9613a0_0, 0;
T_17.9 ;
    %jmp T_17.6;
T_17.4 ;
    %load/vec4 v0x55708f961780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f961780_0, 0;
    %jmp T_17.12;
T_17.11 ;
    %load/vec4 v0x55708f94d640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.13, 8;
    %load/vec4 v0x55708f94d990_0;
    %assign/vec4 v0x55708f95efa0_0, 0;
    %load/vec4 v0x55708f94d990_0;
    %assign/vec4 v0x55708f95f8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708f95e7e0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55708f95ec20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708f94d640_0, 0;
    %jmp T_17.14;
T_17.13 ;
    %load/vec4 v0x55708f95efa0_0;
    %assign/vec4 v0x55708f95f8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708f95e7e0_0, 0;
T_17.14 ;
T_17.12 ;
    %load/vec4 v0x55708f95e720_0;
    %load/vec4 v0x55708f95eb60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708f94e7d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708f948920_0, 0;
    %load/vec4 v0x55708f94deb0_0;
    %addi 4, 0, 16;
    %assign/vec4 v0x55708f94deb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f95e7e0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55708f9613a0_0, 0;
T_17.15 ;
    %jmp T_17.6;
T_17.5 ;
    %load/vec4 v0x55708f948920_0;
    %assign/vec4 v0x55708f94e7d0_0, 0;
    %load/vec4 v0x55708f94e350_0;
    %load/vec4 v0x55708f94e7d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.17, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f948920_0, 0;
    %load/vec4 v0x55708f94deb0_0;
    %load/vec4 v0x55708f960240_0;
    %cmp/u;
    %jmp/0xz  T_17.19, 5;
    %load/vec4 v0x55708f94f010_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55708f94f0d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708f94e710_0, 0;
    %load/vec4 v0x55708f94f010_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55708f94f010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f94d640_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55708f9613a0_0, 0;
    %jmp T_17.20;
T_17.19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708f94da30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55708f9613a0_0, 0;
T_17.20 ;
T_17.17 ;
    %jmp T_17.6;
T_17.6 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55708f9abf40;
T_18 ;
    %wait E_0x55708f7127c0;
    %load/vec4 v0x55708f960db0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f9a0400_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55708f9a04a0_0;
    %assign/vec4 v0x55708f9a0400_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55708f9abf40;
T_19 ;
    %wait E_0x55708f7127c0;
    %load/vec4 v0x55708f960db0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55708f984230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f9a0820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f97beb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f9a12c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f99f600_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55708f9a1580_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708f97f6e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708f9623c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708f97fda0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f9627a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f987100_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f9a0820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f9627a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f987100_0, 0;
    %load/vec4 v0x55708f9a04a0_0;
    %nor/r;
    %load/vec4 v0x55708f9a12c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55708f984230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f97beb0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x55708f984230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55708f984230_0, 0;
    %jmp T_19.11;
T_19.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f97beb0_0, 0;
    %load/vec4 v0x55708f9846b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.12, 8;
    %load/vec4 v0x55708f99fa20_0;
    %assign/vec4 v0x55708f99f600_0, 0;
    %load/vec4 v0x55708f97fe80_0;
    %assign/vec4 v0x55708f9a1580_0, 0;
    %load/vec4 v0x55708f9a0bd0_0;
    %assign/vec4 v0x55708f97f6e0_0, 0;
    %load/vec4 v0x55708f9a0080_0;
    %assign/vec4 v0x55708f9623c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708f9a12c0_0, 0;
    %load/vec4 v0x55708f9a0780_0;
    %flag_set/vec4 8;
    %jmp/0 T_19.14, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_19.15, 8;
T_19.14 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_19.15, 8;
 ; End of false expr.
    %blend;
T_19.15;
    %assign/vec4 v0x55708f984230_0, 0;
T_19.12 ;
    %jmp T_19.11;
T_19.5 ;
    %load/vec4 v0x55708f9623c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.16, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55708f984230_0, 0;
    %jmp T_19.17;
T_19.16 ;
    %load/vec4 v0x55708f987960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.18, 8;
    %load/vec4 v0x55708f99f6a0_0;
    %assign/vec4 v0x55708f97fda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708f9627a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55708f984230_0, 0;
T_19.18 ;
T_19.17 ;
    %jmp T_19.11;
T_19.6 ;
    %load/vec4 v0x55708f957440_0;
    %load/vec4 v0x55708f9609c0_0;
    %and;
    %load/vec4 v0x55708f9573a0_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708f97beb0_0, 0;
T_19.20 ;
    %load/vec4 v0x55708f94bdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.22, 8;
    %load/vec4 v0x55708f99f600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.24, 8;
    %load/vec4 v0x55708f97f6e0_0;
    %load/vec4 v0x55708f97fda0_0;
    %add;
    %assign/vec4 v0x55708f97f6e0_0, 0;
T_19.24 ;
    %load/vec4 v0x55708f97beb0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55708f9623c0_0;
    %load/vec4 v0x55708f97fda0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_19.26, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708f9623c0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55708f984230_0, 0;
    %jmp T_19.27;
T_19.26 ;
    %load/vec4 v0x55708f9623c0_0;
    %load/vec4 v0x55708f97fda0_0;
    %sub;
    %assign/vec4 v0x55708f9623c0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55708f984230_0, 0;
T_19.27 ;
T_19.22 ;
    %jmp T_19.11;
T_19.7 ;
    %load/vec4 v0x55708f9623c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_19.28, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55708f984230_0, 0;
    %jmp T_19.29;
T_19.28 ;
    %load/vec4 v0x55708f9849f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.30, 8;
    %load/vec4 v0x55708f99f6a0_0;
    %assign/vec4 v0x55708f97fda0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708f987100_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55708f984230_0, 0;
T_19.30 ;
T_19.29 ;
    %jmp T_19.11;
T_19.8 ;
    %load/vec4 v0x55708f9a0e80_0;
    %load/vec4 v0x55708f97c280_0;
    %and;
    %load/vec4 v0x55708f97fb80_0;
    %parti/s 1, 1, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.32, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708f97beb0_0, 0;
T_19.32 ;
    %load/vec4 v0x55708f983ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.34, 8;
    %load/vec4 v0x55708f99f600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.36, 8;
    %load/vec4 v0x55708f97f6e0_0;
    %load/vec4 v0x55708f97fda0_0;
    %add;
    %assign/vec4 v0x55708f97f6e0_0, 0;
T_19.36 ;
    %load/vec4 v0x55708f97beb0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55708f9623c0_0;
    %load/vec4 v0x55708f97fda0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_or 5, 8;
    %jmp/0xz  T_19.38, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708f9623c0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55708f984230_0, 0;
    %jmp T_19.39;
T_19.38 ;
    %load/vec4 v0x55708f9623c0_0;
    %load/vec4 v0x55708f97fda0_0;
    %sub;
    %assign/vec4 v0x55708f9623c0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55708f984230_0, 0;
T_19.39 ;
T_19.34 ;
    %jmp T_19.11;
T_19.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708f9a0820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708f9a12c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55708f984230_0, 0;
    %jmp T_19.11;
T_19.11 ;
    %pop/vec4 1;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55708fa4c9a0;
T_20 ;
    %wait E_0x55708f7127c0;
    %load/vec4 v0x55708fa4fb10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55708fa4fe30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa4e2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa4fd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa4f2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa4dd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa4dfc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa50290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa4fcf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa4e380_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55708fa4e1a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55708fa4fc50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708fa4fed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708fa4ff70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa50470_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa4fd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa4f2f0_0, 0;
    %load/vec4 v0x55708fa4fe30_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55708fa4fcf0_0, 0;
    %load/vec4 v0x55708fa4fe30_0;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55708fa4e380_0, 0;
    %load/vec4 v0x55708fa4dc00_0;
    %assign/vec4 v0x55708fa4dd40_0, 0;
    %load/vec4 v0x55708fa4de80_0;
    %assign/vec4 v0x55708fa4dfc0_0, 0;
    %load/vec4 v0x55708fa500b0_0;
    %assign/vec4 v0x55708fa50290_0, 0;
    %load/vec4 v0x55708fa4fe30_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x55708fa50470_0, 0;
    %load/vec4 v0x55708fa4fe30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55708fa4fe30_0, 0;
    %jmp T_20.11;
T_20.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa4e2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708fa4ff70_0, 0;
    %load/vec4 v0x55708fa4dde0_0;
    %load/vec4 v0x55708fa4dc00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.12, 8;
    %load/vec4 v0x55708fa4dca0_0;
    %assign/vec4 v0x55708fa4db60_0, 0;
    %load/vec4 v0x55708fa50ab0_0;
    %assign/vec4 v0x55708fa4f7f0_0, 0;
    %load/vec4 v0x55708fa50970_0;
    %assign/vec4 v0x55708fa4f570_0, 0;
    %load/vec4 v0x55708fa50510_0;
    %assign/vec4 v0x55708fa4d980_0, 0;
    %load/vec4 v0x55708fa50790_0;
    %assign/vec4 v0x55708fa4ef30_0, 0;
    %load/vec4 v0x55708fa50830_0;
    %assign/vec4 v0x55708fa4f1b0_0, 0;
    %load/vec4 v0x55708fa50a10_0;
    %assign/vec4 v0x55708fa4f6b0_0, 0;
    %load/vec4 v0x55708fa505b0_0;
    %assign/vec4 v0x55708fa506f0_0, 0;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x55708fa4e5d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55708fa4e710_0, 0;
    %load/vec4 v0x55708fa4ead0_0;
    %assign/vec4 v0x55708fa4ec10_0, 0;
    %load/vec4 v0x55708fa4e8f0_0;
    %assign/vec4 v0x55708fa4ea30_0, 0;
    %load/vec4 v0x55708fa4f890_0;
    %assign/vec4 v0x55708fa4f9d0_0, 0;
    %load/vec4 v0x55708fa4ecb0_0;
    %assign/vec4 v0x55708fa4edf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa4f390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708fa4e2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708fa4fd90_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55708fa4fe30_0, 0;
    %jmp T_20.13;
T_20.12 ;
    %load/vec4 v0x55708fa4e060_0;
    %load/vec4 v0x55708fa503d0_0;
    %and;
    %load/vec4 v0x55708fa4de80_0;
    %and;
    %load/vec4 v0x55708fa500b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.14, 8;
    %load/vec4 v0x55708fa4df20_0;
    %assign/vec4 v0x55708fa4db60_0, 0;
    %load/vec4 v0x55708fa50150_0;
    %assign/vec4 v0x55708fa501f0_0, 0;
    %load/vec4 v0x55708fa50bf0_0;
    %assign/vec4 v0x55708fa4f7f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55708fa4f570_0, 0;
    %load/vec4 v0x55708fa50510_0;
    %assign/vec4 v0x55708fa4d980_0, 0;
    %load/vec4 v0x55708fa50790_0;
    %assign/vec4 v0x55708fa4ef30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55708fa4f1b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa4f6b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa506f0_0, 0;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x55708fa4e5d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55708fa4e710_0, 0;
    %load/vec4 v0x55708fa4ead0_0;
    %assign/vec4 v0x55708fa4ec10_0, 0;
    %load/vec4 v0x55708fa4e8f0_0;
    %assign/vec4 v0x55708fa4ea30_0, 0;
    %load/vec4 v0x55708fa4f890_0;
    %assign/vec4 v0x55708fa4f9d0_0, 0;
    %load/vec4 v0x55708fa4ecb0_0;
    %assign/vec4 v0x55708fa4edf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708fa4f390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708fa4e2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708fa4fd90_0, 0;
    %load/vec4 v0x55708fa50150_0;
    %assign/vec4 v0x55708fa4fed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa4ff70_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55708fa4fe30_0, 0;
T_20.14 ;
T_20.13 ;
    %jmp T_20.11;
T_20.3 ;
    %load/vec4 v0x55708fa4f070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.16, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55708fa4fe30_0, 0;
T_20.16 ;
    %jmp T_20.11;
T_20.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708fa4f2f0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55708fa4fe30_0, 0;
    %jmp T_20.11;
T_20.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55708fa4fe30_0, 0;
    %jmp T_20.11;
T_20.6 ;
    %load/vec4 v0x55708fa4f250_0;
    %assign/vec4 v0x55708fa4fa70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55708fa4fe30_0, 0;
    %jmp T_20.11;
T_20.7 ;
    %load/vec4 v0x55708fa4fcf0_0;
    %load/vec4 v0x55708fa4fbb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa4e2e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55708fa4fe30_0, 0;
T_20.18 ;
    %jmp T_20.11;
T_20.8 ;
    %load/vec4 v0x55708fa50010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708fa4ff70_0, 0;
T_20.20 ;
    %load/vec4 v0x55708fa4f070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.22, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55708fa4e1a0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55708fa4fe30_0, 0;
T_20.22 ;
    %jmp T_20.11;
T_20.9 ;
    %load/vec4 v0x55708fa4e380_0;
    %load/vec4 v0x55708fa4e100_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa4e2e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55708fa4fe30_0, 0;
T_20.24 ;
    %jmp T_20.11;
T_20.11 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55708f9ab300;
T_21 ;
    %wait E_0x55708f71f2c0;
    %load/vec4 v0x55708fa4a100_0;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %load/vec4 v0x55708fa4a060_0;
    %store/vec4 v0x55708f9c51f0_0, 0, 2;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_decode, S_0x55708f9ab6e0;
    %store/vec4 v0x55708fa49fc0_0, 0, 3;
    %load/vec4 v0x55708fa492b0_0;
    %store/vec4 v0x55708f9c51f0_0, 0, 2;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_decode, S_0x55708f9ab6e0;
    %store/vec4 v0x55708fa49210_0, 0, 3;
    %load/vec4 v0x55708fa4a7e0_0;
    %store/vec4 v0x55708f9c51f0_0, 0, 2;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_decode, S_0x55708f9ab6e0;
    %store/vec4 v0x55708fa4a740_0, 0, 3;
    %jmp T_21.5;
T_21.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55708fa49fc0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55708fa49210_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55708fa4a740_0, 0, 3;
    %jmp T_21.5;
T_21.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55708fa49fc0_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55708fa49210_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55708fa4a740_0, 0, 3;
    %jmp T_21.5;
T_21.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55708fa49fc0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55708fa49210_0, 0, 3;
    %load/vec4 v0x55708fa4b780_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.6, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_21.7, 8;
T_21.6 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_21.7, 8;
 ; End of false expr.
    %blend;
T_21.7;
    %store/vec4 v0x55708fa4a740_0, 0, 3;
    %jmp T_21.5;
T_21.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55708fa49fc0_0, 0, 3;
    %load/vec4 v0x55708fa4b780_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.8, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_21.9, 8;
T_21.8 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_21.9, 8;
 ; End of false expr.
    %blend;
T_21.9;
    %store/vec4 v0x55708fa49210_0, 0, 3;
    %load/vec4 v0x55708fa4b780_0;
    %flag_set/vec4 8;
    %jmp/0 T_21.10, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_21.11, 8;
T_21.10 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_21.11, 8;
 ; End of false expr.
    %blend;
T_21.11;
    %store/vec4 v0x55708fa4a740_0, 0, 3;
    %jmp T_21.5;
T_21.5 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x55708f9ab300;
T_22 ;
    %wait E_0x55708f70a9b0;
    %load/vec4 v0x55708fa4baa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708fa4bf00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa4c180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa4c220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa4bfa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa4be60_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa4bfa0_0, 0;
    %load/vec4 v0x55708fa4c040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708fa4bf00_0, 0;
    %load/vec4 v0x55708fa4a240_0;
    %assign/vec4 v0x55708fa4c180_0, 0;
    %load/vec4 v0x55708fa4a240_0;
    %assign/vec4 v0x55708fa4c220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa4be60_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x55708fa4be60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708fa4be60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708fa4bf00_0, 0;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x55708fa49f20_0;
    %load/vec4 v0x55708fa4bf00_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_22.6, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708fa4bf00_0, 0;
    %load/vec4 v0x55708fa4c180_0;
    %assign/vec4 v0x55708fa4c220_0, 0;
    %load/vec4 v0x55708fa4c180_0;
    %inv;
    %assign/vec4 v0x55708fa4c180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708fa4bfa0_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x55708fa4bf00_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55708fa4bf00_0, 0;
T_22.7 ;
T_22.5 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55708f9ab300;
T_23 ;
    %wait E_0x55708f578420;
    %load/vec4 v0x55708fa4b1e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55708fa4b5a0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55708fa4aba0_0, 0, 4;
    %jmp T_23.4;
T_23.0 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55708fa4c360_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55708fa4b5a0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55708fa4aec0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55708fa4aba0_0, 0, 4;
    %jmp T_23.4;
T_23.1 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55708fa4c360_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55708fa4c360_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55708fa4b5a0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x55708fa4aec0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55708fa4aba0_0, 0, 4;
    %jmp T_23.4;
T_23.2 ;
    %load/vec4 v0x55708fa4c360_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x55708fa4b5a0_0, 0, 4;
    %load/vec4 v0x55708fa4aec0_0;
    %store/vec4 v0x55708fa4aba0_0, 0, 4;
    %jmp T_23.4;
T_23.4 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x55708f9ab300;
T_24 ;
    %wait E_0x55708f70a9b0;
    %load/vec4 v0x55708fa4baa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55708fa4c540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708fa4a600_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55708fa4b1e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708fa4c360_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55708fa49350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708fa49530_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55708fa4a9c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55708fa4af60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa4c040_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55708fa4a380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa4b820_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55708fa4b8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa4b0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa4b640_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x55708fa4c5e0_0;
    %assign/vec4 v0x55708fa4c540_0, 0;
    %load/vec4 v0x55708fa4a6a0_0;
    %assign/vec4 v0x55708fa4a600_0, 0;
    %load/vec4 v0x55708fa4b280_0;
    %assign/vec4 v0x55708fa4b1e0_0, 0;
    %load/vec4 v0x55708fa4c400_0;
    %assign/vec4 v0x55708fa4c360_0, 0;
    %load/vec4 v0x55708fa493f0_0;
    %assign/vec4 v0x55708fa49350_0, 0;
    %load/vec4 v0x55708fa49de0_0;
    %assign/vec4 v0x55708fa49530_0, 0;
    %load/vec4 v0x55708fa4aa60_0;
    %assign/vec4 v0x55708fa4a9c0_0, 0;
    %load/vec4 v0x55708fa4b000_0;
    %assign/vec4 v0x55708fa4af60_0, 0;
    %load/vec4 v0x55708fa4c0e0_0;
    %assign/vec4 v0x55708fa4c040_0, 0;
    %load/vec4 v0x55708fa4a420_0;
    %assign/vec4 v0x55708fa4a380_0, 0;
    %load/vec4 v0x55708fa4ba00_0;
    %assign/vec4 v0x55708fa4b820_0, 0;
    %load/vec4 v0x55708fa4b960_0;
    %assign/vec4 v0x55708fa4b8c0_0, 0;
    %load/vec4 v0x55708fa4b140_0;
    %assign/vec4 v0x55708fa4b0a0_0, 0;
    %load/vec4 v0x55708fa4b6e0_0;
    %assign/vec4 v0x55708fa4b640_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55708f9ab300;
T_25 ;
    %wait E_0x55708f726a10;
    %load/vec4 v0x55708fa4c540_0;
    %store/vec4 v0x55708fa4c5e0_0, 0, 4;
    %load/vec4 v0x55708fa4b1e0_0;
    %store/vec4 v0x55708fa4b280_0, 0, 3;
    %load/vec4 v0x55708fa4c360_0;
    %store/vec4 v0x55708fa4c400_0, 0, 32;
    %load/vec4 v0x55708fa49350_0;
    %store/vec4 v0x55708fa493f0_0, 0, 6;
    %load/vec4 v0x55708fa49530_0;
    %store/vec4 v0x55708fa49de0_0, 0, 32;
    %load/vec4 v0x55708fa4a9c0_0;
    %store/vec4 v0x55708fa4aa60_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55708fa4b000_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55708fa4c0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55708fa4bc80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55708fa4bb40_0, 0, 32;
    %load/vec4 v0x55708fa4a600_0;
    %store/vec4 v0x55708fa4a6a0_0, 0, 1;
    %load/vec4 v0x55708fa4a380_0;
    %store/vec4 v0x55708fa4a420_0, 0, 8;
    %load/vec4 v0x55708fa4b0a0_0;
    %store/vec4 v0x55708fa4b140_0, 0, 1;
    %load/vec4 v0x55708fa4b640_0;
    %store/vec4 v0x55708fa4b6e0_0, 0, 1;
    %load/vec4 v0x55708fa4b820_0;
    %store/vec4 v0x55708fa4ba00_0, 0, 1;
    %load/vec4 v0x55708fa4b8c0_0;
    %store/vec4 v0x55708fa4b960_0, 0, 4;
    %load/vec4 v0x55708fa4c540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_25.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_25.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_25.11, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55708fa4c5e0_0, 0, 4;
    %jmp T_25.13;
T_25.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708fa4a6a0_0, 0, 1;
    %load/vec4 v0x55708fa4c4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.14, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55708fa4c5e0_0, 0, 4;
    %load/vec4 v0x55708fa49fc0_0;
    %store/vec4 v0x55708fa4b280_0, 0, 3;
    %load/vec4 v0x55708fa4a100_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x55708fa4c400_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55708fa493f0_0, 0, 6;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55708fa4a4c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55708fa4a420_0, 0, 8;
    %load/vec4 v0x55708fa4a880_0;
    %inv;
    %store/vec4 v0x55708fa4b140_0, 0, 1;
    %load/vec4 v0x55708fa4a880_0;
    %inv;
    %load/vec4 v0x55708fa4a100_0;
    %pushi/vec4 6, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55708fa4a100_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55708fa4a100_0;
    %pushi/vec4 2, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55708fa4a100_0;
    %pushi/vec4 32, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55708fa4a100_0;
    %pushi/vec4 216, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55708fa4a100_0;
    %pushi/vec4 199, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55708fa4a100_0;
    %pushi/vec4 96, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x55708fa4b6e0_0, 0, 1;
T_25.14 ;
    %jmp T_25.13;
T_25.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55708fa4b000_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55708fa4a6a0_0, 0, 1;
    %load/vec4 v0x55708fa4a380_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.16, 4;
    %load/vec4 v0x55708fa4a380_0;
    %subi 1, 0, 8;
    %store/vec4 v0x55708fa4a420_0, 0, 8;
    %jmp T_25.17;
T_25.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55708fa4c5e0_0, 0, 4;
T_25.17 ;
    %jmp T_25.13;
T_25.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708fa4c0e0_0, 0, 1;
    %load/vec4 v0x55708fa4b1e0_0;
    %store/vec4 v0x55708f9c3b60_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x55708f9c48a0;
    %store/vec4 v0x55708fa4b000_0, 0, 4;
    %load/vec4 v0x55708fa4bd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.18, 8;
    %load/vec4 v0x55708fa4c360_0;
    %ix/getv 4, v0x55708fa4b1e0_0;
    %shiftl 4;
    %store/vec4 v0x55708fa4c400_0, 0, 32;
T_25.18 ;
    %load/vec4 v0x55708fa49490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.20, 8;
    %load/vec4 v0x55708fa49350_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55708fa4b1e0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55708fa493f0_0, 0, 6;
    %load/vec4 v0x55708fa493f0_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_25.22, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55708fa493f0_0, 0, 6;
    %load/vec4 v0x55708fa490d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.24, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55708fa4c5e0_0, 0, 4;
    %load/vec4 v0x55708fa49210_0;
    %store/vec4 v0x55708fa4b280_0, 0, 3;
    %load/vec4 v0x55708fa49170_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_25.26, 8;
    %load/vec4 v0x55708fa49030_0;
    %parti/s 24, 0, 2;
    %concati/vec4 0, 0, 8;
    %jmp/1 T_25.27, 8;
T_25.26 ; End of true expr.
    %load/vec4 v0x55708fa49170_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_25.28, 9;
    %load/vec4 v0x55708fa49030_0;
    %jmp/1 T_25.29, 9;
T_25.28 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_25.29, 9;
 ; End of false expr.
    %blend;
T_25.29;
    %jmp/0 T_25.27, 8;
 ; End of false expr.
    %blend;
T_25.27;
    %store/vec4 v0x55708fa4c400_0, 0, 32;
    %jmp T_25.25;
T_25.24 ;
    %load/vec4 v0x55708fa4b500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.30, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55708fa4c5e0_0, 0, 4;
    %load/vec4 v0x55708fa4a740_0;
    %store/vec4 v0x55708fa4b280_0, 0, 3;
    %load/vec4 v0x55708fa4b460_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x55708fa4c400_0, 0, 32;
    %jmp T_25.31;
T_25.30 ;
    %load/vec4 v0x55708fa4ab00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.32, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55708fa4c5e0_0, 0, 4;
    %load/vec4 v0x55708fa4a740_0;
    %store/vec4 v0x55708fa4b280_0, 0, 3;
    %load/vec4 v0x55708fa4ab00_0;
    %store/vec4 v0x55708fa4aa60_0, 0, 4;
    %jmp T_25.33;
T_25.32 ;
    %load/vec4 v0x55708fa4b3c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.34, 4;
    %load/vec4 v0x55708fa4a740_0;
    %store/vec4 v0x55708fa4b280_0, 0, 3;
    %load/vec4 v0x55708fa4a880_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.36, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_25.37, 8;
T_25.36 ; End of true expr.
    %load/vec4 v0x55708fa4a740_0;
    %store/vec4 v0x55708f9c3b60_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x55708f9c48a0;
    %jmp/0 T_25.37, 8;
 ; End of false expr.
    %blend;
T_25.37;
    %store/vec4 v0x55708fa4b000_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55708fa49de0_0, 0, 32;
    %load/vec4 v0x55708fa4a880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.38, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55708fa4c5e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708fa4ba00_0, 0, 1;
    %jmp T_25.39;
T_25.38 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55708fa4c5e0_0, 0, 4;
T_25.39 ;
    %jmp T_25.35;
T_25.34 ;
    %load/vec4 v0x55708fa4a100_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa4a100_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa4a100_0;
    %cmpi/e 199, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa4a100_0;
    %cmpi/e 96, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_25.40, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55708fa4c5e0_0, 0, 4;
    %jmp T_25.41;
T_25.40 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55708fa4c5e0_0, 0, 4;
    %load/vec4 v0x55708fa4a560_0;
    %load/vec4 v0x55708fa4b640_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.42, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_25.43, 8;
T_25.42 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_25.43, 8;
 ; End of false expr.
    %blend;
T_25.43;
    %add;
    %store/vec4 v0x55708fa4a420_0, 0, 8;
T_25.41 ;
T_25.35 ;
T_25.33 ;
T_25.31 ;
T_25.25 ;
T_25.22 ;
T_25.20 ;
    %jmp T_25.13;
T_25.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708fa4c0e0_0, 0, 1;
    %load/vec4 v0x55708fa4b1e0_0;
    %store/vec4 v0x55708f9c3b60_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x55708f9c48a0;
    %store/vec4 v0x55708fa4b000_0, 0, 4;
    %load/vec4 v0x55708fa4c2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.44, 8;
    %load/vec4 v0x55708fa4c360_0;
    %ix/getv 4, v0x55708fa4b1e0_0;
    %shiftl 4;
    %store/vec4 v0x55708fa4c400_0, 0, 32;
T_25.44 ;
    %load/vec4 v0x55708fa49490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.46, 8;
    %load/vec4 v0x55708fa49350_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55708fa4b1e0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55708fa493f0_0, 0, 6;
    %load/vec4 v0x55708fa490d0_0;
    %load/vec4 v0x55708fa493f0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_25.48, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55708fa493f0_0, 0, 6;
    %load/vec4 v0x55708fa4b500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.50, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55708fa4c5e0_0, 0, 4;
    %load/vec4 v0x55708fa4a740_0;
    %store/vec4 v0x55708fa4b280_0, 0, 3;
    %load/vec4 v0x55708fa4b460_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x55708fa4c400_0, 0, 32;
    %jmp T_25.51;
T_25.50 ;
    %load/vec4 v0x55708fa4ab00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.52, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55708fa4c5e0_0, 0, 4;
    %load/vec4 v0x55708fa4a740_0;
    %store/vec4 v0x55708fa4b280_0, 0, 3;
    %load/vec4 v0x55708fa4ab00_0;
    %store/vec4 v0x55708fa4aa60_0, 0, 4;
    %jmp T_25.53;
T_25.52 ;
    %load/vec4 v0x55708fa4b3c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.54, 4;
    %load/vec4 v0x55708fa4a740_0;
    %store/vec4 v0x55708fa4b280_0, 0, 3;
    %load/vec4 v0x55708fa4a880_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.56, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_25.57, 8;
T_25.56 ; End of true expr.
    %load/vec4 v0x55708fa4a740_0;
    %store/vec4 v0x55708f9c3b60_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x55708f9c48a0;
    %jmp/0 T_25.57, 8;
 ; End of false expr.
    %blend;
T_25.57;
    %store/vec4 v0x55708fa4b000_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55708fa49de0_0, 0, 32;
    %load/vec4 v0x55708fa4a880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.58, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55708fa4c5e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708fa4ba00_0, 0, 1;
    %jmp T_25.59;
T_25.58 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55708fa4c5e0_0, 0, 4;
T_25.59 ;
    %jmp T_25.55;
T_25.54 ;
    %load/vec4 v0x55708fa4a100_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa4a100_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_25.60, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55708fa4c5e0_0, 0, 4;
    %jmp T_25.61;
T_25.60 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55708fa4c5e0_0, 0, 4;
    %load/vec4 v0x55708fa4a560_0;
    %load/vec4 v0x55708fa4b640_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.62, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_25.63, 8;
T_25.62 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_25.63, 8;
 ; End of false expr.
    %blend;
T_25.63;
    %add;
    %store/vec4 v0x55708fa4a420_0, 0, 8;
T_25.61 ;
T_25.55 ;
T_25.53 ;
T_25.51 ;
T_25.48 ;
T_25.46 ;
    %jmp T_25.13;
T_25.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708fa4c0e0_0, 0, 1;
    %load/vec4 v0x55708fa4b1e0_0;
    %store/vec4 v0x55708f9c3b60_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x55708f9c48a0;
    %store/vec4 v0x55708fa4b000_0, 0, 4;
    %load/vec4 v0x55708fa4c2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.64, 8;
    %load/vec4 v0x55708fa4c360_0;
    %ix/getv 4, v0x55708fa4b1e0_0;
    %shiftl 4;
    %store/vec4 v0x55708fa4c400_0, 0, 32;
T_25.64 ;
    %load/vec4 v0x55708fa49490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.66, 8;
    %load/vec4 v0x55708fa49350_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55708fa4b1e0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55708fa493f0_0, 0, 6;
    %load/vec4 v0x55708fa493f0_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_25.68, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55708fa493f0_0, 0, 6;
    %load/vec4 v0x55708fa4ab00_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.70, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55708fa4c5e0_0, 0, 4;
    %load/vec4 v0x55708fa4a740_0;
    %store/vec4 v0x55708fa4b280_0, 0, 3;
    %load/vec4 v0x55708fa4ab00_0;
    %store/vec4 v0x55708fa4aa60_0, 0, 4;
    %jmp T_25.71;
T_25.70 ;
    %load/vec4 v0x55708fa4b3c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.72, 4;
    %load/vec4 v0x55708fa4a740_0;
    %store/vec4 v0x55708fa4b280_0, 0, 3;
    %load/vec4 v0x55708fa4a880_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.74, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_25.75, 8;
T_25.74 ; End of true expr.
    %load/vec4 v0x55708fa4a740_0;
    %store/vec4 v0x55708f9c3b60_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x55708f9c48a0;
    %jmp/0 T_25.75, 8;
 ; End of false expr.
    %blend;
T_25.75;
    %store/vec4 v0x55708fa4b000_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55708fa49de0_0, 0, 32;
    %load/vec4 v0x55708fa4a880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.76, 8;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x55708fa4c5e0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708fa4ba00_0, 0, 1;
    %jmp T_25.77;
T_25.76 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55708fa4c5e0_0, 0, 4;
T_25.77 ;
    %jmp T_25.73;
T_25.72 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55708fa4c5e0_0, 0, 4;
    %load/vec4 v0x55708fa4a560_0;
    %load/vec4 v0x55708fa4b640_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.78, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_25.79, 8;
T_25.78 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_25.79, 8;
 ; End of false expr.
    %blend;
T_25.79;
    %add;
    %store/vec4 v0x55708fa4a420_0, 0, 8;
T_25.73 ;
T_25.71 ;
T_25.68 ;
T_25.66 ;
    %jmp T_25.13;
T_25.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55708fa4c0e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55708fa4b000_0, 0, 4;
    %load/vec4 v0x55708fa4a100_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_25.80, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55708fa4b960_0, 0, 4;
    %jmp T_25.81;
T_25.80 ;
    %load/vec4 v0x55708fa4a100_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_25.82, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55708fa4b960_0, 0, 4;
    %jmp T_25.83;
T_25.82 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55708fa4b960_0, 0, 4;
T_25.83 ;
T_25.81 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55708fa4c5e0_0, 0, 4;
    %jmp T_25.13;
T_25.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708fa4c0e0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55708fa4b000_0, 0, 4;
    %load/vec4 v0x55708fa49490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.84, 8;
    %load/vec4 v0x55708fa4a9c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.86, 4;
    %load/vec4 v0x55708fa4a9c0_0;
    %subi 1, 0, 4;
    %store/vec4 v0x55708fa4aa60_0, 0, 4;
T_25.86 ;
    %load/vec4 v0x55708fa4a9c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.88, 4;
    %load/vec4 v0x55708fa4b3c0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.90, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55708fa4c5e0_0, 0, 4;
    %load/vec4 v0x55708fa4a740_0;
    %store/vec4 v0x55708fa4b280_0, 0, 3;
    %load/vec4 v0x55708fa4a880_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.92, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_25.93, 8;
T_25.92 ; End of true expr.
    %load/vec4 v0x55708fa4c720_0;
    %jmp/0 T_25.93, 8;
 ; End of false expr.
    %blend;
T_25.93;
    %store/vec4 v0x55708fa4c400_0, 0, 32;
    %load/vec4 v0x55708fa4a880_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.94, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_25.95, 8;
T_25.94 ; End of true expr.
    %load/vec4 v0x55708fa4a740_0;
    %store/vec4 v0x55708f9c3b60_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x55708f9c48a0;
    %jmp/0 T_25.95, 8;
 ; End of false expr.
    %blend;
T_25.95;
    %store/vec4 v0x55708fa4b000_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55708fa49de0_0, 0, 32;
    %load/vec4 v0x55708fa4a880_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.96, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_25.97, 8;
T_25.96 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_25.97, 8;
 ; End of false expr.
    %blend;
T_25.97;
    %store/vec4 v0x55708fa4ba00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55708fa4b960_0, 0, 4;
    %jmp T_25.91;
T_25.90 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55708fa4c5e0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55708fa4a4c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55708fa4b640_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.98, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_25.99, 8;
T_25.98 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_25.99, 8;
 ; End of false expr.
    %blend;
T_25.99;
    %add;
    %store/vec4 v0x55708fa4a420_0, 0, 8;
T_25.91 ;
T_25.88 ;
T_25.84 ;
    %jmp T_25.13;
T_25.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708fa4c0e0_0, 0, 1;
    %load/vec4 v0x55708fa4a880_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.100, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_25.101, 8;
T_25.100 ; End of true expr.
    %load/vec4 v0x55708fa4b1e0_0;
    %store/vec4 v0x55708f9c3b60_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x55708f9c48a0;
    %jmp/0 T_25.101, 8;
 ; End of false expr.
    %blend;
T_25.101;
    %store/vec4 v0x55708fa4b000_0, 0, 4;
    %load/vec4 v0x55708fa4a880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.102, 8;
    %load/vec4 v0x55708fa4b8c0_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55708fa4b820_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.104, 8;
    %load/vec4 v0x55708fa4bd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.106, 8;
    %load/vec4 v0x55708fa4b1e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.108, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.109, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.110, 6;
    %load/vec4 v0x55708fa4c360_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55708fa4c400_0, 0, 32;
    %jmp T_25.112;
T_25.108 ;
    %load/vec4 v0x55708fa4c360_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55708fa4aba0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x55708fa4c400_0, 0, 32;
    %jmp T_25.112;
T_25.109 ;
    %load/vec4 v0x55708fa4c360_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 30;
    %load/vec4 v0x55708fa4aba0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x55708fa4c400_0, 0, 32;
    %jmp T_25.112;
T_25.110 ;
    %load/vec4 v0x55708fa4c360_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x55708fa4aba0_0;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x55708fa4c400_0, 0, 32;
    %jmp T_25.112;
T_25.112 ;
    %pop/vec4 1;
T_25.106 ;
T_25.104 ;
    %load/vec4 v0x55708fa49490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.113, 8;
    %load/vec4 v0x55708fa4b8c0_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_25.115, 4;
    %load/vec4 v0x55708fa4b8c0_0;
    %subi 1, 0, 4;
    %store/vec4 v0x55708fa4b960_0, 0, 4;
    %jmp T_25.116;
T_25.115 ;
    %load/vec4 v0x55708fa4b820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.117, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55708fa4ba00_0, 0, 1;
    %jmp T_25.118;
T_25.117 ;
    %load/vec4 v0x55708fa49350_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55708fa4b1e0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55708fa493f0_0, 0, 6;
    %load/vec4 v0x55708fa493f0_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_25.119, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55708fa493f0_0, 0, 6;
    %load/vec4 v0x55708fa49530_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55708fa49de0_0, 0, 32;
    %load/vec4 v0x55708fa4bbe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.121, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708fa4bc80_0, 0, 1;
    %load/vec4 v0x55708fa4a100_0;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_25.123, 4;
    %load/vec4 v0x55708fa4c400_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x55708f98f9b0_0, 0, 8;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.rev8, S_0x55708f991c10;
    %load/vec4 v0x55708fa4c400_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x55708f98f9b0_0, 0, 8;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.rev8, S_0x55708f991c10;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55708fa4c400_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x55708f98f9b0_0, 0, 8;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.rev8, S_0x55708f991c10;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55708fa4c400_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55708f98f9b0_0, 0, 8;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.rev8, S_0x55708f991c10;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55708fa4bb40_0, 0, 32;
    %jmp T_25.124;
T_25.123 ;
    %load/vec4 v0x55708fa4c400_0;
    %store/vec4 v0x55708fa4bb40_0, 0, 32;
T_25.124 ;
T_25.121 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55708fa4c400_0, 0, 32;
T_25.119 ;
    %load/vec4 v0x55708fa4b3c0_0;
    %load/vec4 v0x55708fa49de0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_25.125, 5;
    %load/vec4 v0x55708fa4c900_0;
    %load/vec4 v0x55708fa4a2e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.127, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55708fa4c5e0_0, 0, 4;
    %jmp T_25.128;
T_25.127 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55708fa4c5e0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55708fa4a4c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55708fa4b640_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.129, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_25.130, 8;
T_25.129 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_25.130, 8;
 ; End of false expr.
    %blend;
T_25.130;
    %add;
    %store/vec4 v0x55708fa4a420_0, 0, 8;
T_25.128 ;
T_25.125 ;
T_25.118 ;
T_25.116 ;
T_25.113 ;
    %jmp T_25.103;
T_25.102 ;
    %load/vec4 v0x55708fa4c2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.131, 8;
    %load/vec4 v0x55708fa4c360_0;
    %ix/getv 4, v0x55708fa4b1e0_0;
    %shiftl 4;
    %store/vec4 v0x55708fa4c400_0, 0, 32;
T_25.131 ;
    %load/vec4 v0x55708fa49490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.133, 8;
    %load/vec4 v0x55708fa49350_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x55708fa4b1e0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55708fa493f0_0, 0, 6;
    %load/vec4 v0x55708fa493f0_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_25.135, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55708fa493f0_0, 0, 6;
    %load/vec4 v0x55708fa49530_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55708fa49de0_0, 0, 32;
    %load/vec4 v0x55708fa49530_0;
    %addi 4, 0, 32;
    %load/vec4 v0x55708fa4b3c0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55708fa4c7c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.137, 8;
    %load/vec4 v0x55708fa4c720_0;
    %store/vec4 v0x55708fa4c400_0, 0, 32;
    %jmp T_25.138;
T_25.137 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55708fa4c400_0, 0, 32;
T_25.138 ;
T_25.135 ;
    %load/vec4 v0x55708fa4b3c0_0;
    %load/vec4 v0x55708fa49de0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_25.139, 5;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55708fa4c5e0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55708fa4a4c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55708fa4b640_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.141, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_25.142, 8;
T_25.141 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_25.142, 8;
 ; End of false expr.
    %blend;
T_25.142;
    %add;
    %store/vec4 v0x55708fa4a420_0, 0, 8;
T_25.139 ;
T_25.133 ;
T_25.103 ;
    %jmp T_25.13;
T_25.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55708fa4c0e0_0, 0, 1;
    %load/vec4 v0x55708fa4b1e0_0;
    %store/vec4 v0x55708f9c3b60_0, 0, 3;
    %callf/vec4 TD_top_tb.dut.u_qspi_fsm.lane_mask, S_0x55708f9c48a0;
    %store/vec4 v0x55708fa4b000_0, 0, 4;
    %load/vec4 v0x55708fa4c720_0;
    %store/vec4 v0x55708fa4c400_0, 0, 32;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55708fa4c5e0_0, 0, 4;
    %jmp T_25.13;
T_25.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55708fa4a6a0_0, 0, 1;
    %load/vec4 v0x55708fa4a2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.143, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55708fa4c5e0_0, 0, 4;
    %load/vec4 v0x55708fa4a4c0_0;
    %pad/u 8;
    %store/vec4 v0x55708fa4a420_0, 0, 8;
T_25.143 ;
    %jmp T_25.13;
T_25.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708fa4a6a0_0, 0, 1;
    %load/vec4 v0x55708fa4a380_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_25.145, 4;
    %load/vec4 v0x55708fa4a380_0;
    %subi 1, 0, 8;
    %store/vec4 v0x55708fa4a420_0, 0, 8;
    %jmp T_25.146;
T_25.145 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55708fa4c5e0_0, 0, 4;
T_25.146 ;
    %jmp T_25.13;
T_25.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55708fa4a6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55708fa4c0e0_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55708fa4c5e0_0, 0, 4;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x55708fa4a4c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55708fa4b640_0;
    %flag_set/vec4 8;
    %jmp/0 T_25.147, 8;
    %pushi/vec4 64, 0, 8;
    %jmp/1 T_25.148, 8;
T_25.147 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_25.148, 8;
 ; End of false expr.
    %blend;
T_25.148;
    %add;
    %store/vec4 v0x55708fa4a420_0, 0, 8;
    %jmp T_25.13;
T_25.13 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x55708f9af310;
T_26 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55708fa5b1b0_0, 0, 8;
    %pushi/vec4 12722199, 0, 24;
    %store/vec4 v0x55708fa5a1b0_0, 0, 24;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55708fa59bf0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55708fa5aa30_0, 0, 8;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0x55708fa59a10_0, 0, 24;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55708fa5a790_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55708fa5af30_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55708fa5aff0_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55708fa5a530_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55708fa59f10_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55708fa59c90_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55708fa59e70_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55708fa59dd0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x55708fa59d30_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55708fa5a610_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55708fa5b0d0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55708fa5a0d0_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55708fa59ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55708fa5a950_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55708fa5a870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55708fa59b50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55708fa5b290_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55708fa59ff0_0, 0, 32;
    %end;
    .thread T_26, $init;
    .scope S_0x55708f9af310;
T_27 ;
    %fork t_3, S_0x55708fa58c00;
    %jmp t_2;
    .scope S_0x55708fa58c00;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55708fa58d90_0, 0, 32;
T_27.0 ;
    %load/vec4 v0x55708fa58d90_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_27.1, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x55708fa58d90_0;
    %store/vec4a v0x55708fa5a6d0, 4, 0;
    %load/vec4 v0x55708fa58d90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55708fa58d90_0, 0, 32;
    %jmp T_27.0;
T_27.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55708fa5b290_0, 0, 1;
    %end;
    .scope S_0x55708f9af310;
t_2 %join;
    %end;
    .thread T_27;
    .scope S_0x55708f9af310;
T_28 ;
    %wait E_0x55708f99ebd0;
    %load/vec4 v0x55708fa5b290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x55708fa59ff0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55708fa59ff0_0, 0;
    %load/vec4 v0x55708fa59ff0_0;
    %cmpi/u 100, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_28.2, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa5b290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708fa59ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55708fa5b1b0_0, 4, 5;
T_28.2 ;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55708f9af310;
T_29 ;
    %wait E_0x55708f9c6550;
    %vpi_func 12 106 "$time" 64 {0 0 0};
    %assign/vec4 v0x55708fa59e70_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55708f9af310;
T_30 ;
    %wait E_0x55708f714b30;
    %vpi_func 12 109 "$time" 64 {0 0 0};
    %load/vec4 v0x55708fa59e70_0;
    %sub;
    %assign/vec4 v0x55708fa59dd0_0, 0;
    %load/vec4 v0x55708fa5a610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x55708fa59d30_0;
    %vpi_func 12 111 "$time" 64 {0 0 0};
    %load/vec4 v0x55708fa59e70_0;
    %sub;
    %add;
    %assign/vec4 v0x55708fa59d30_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55708f9af310;
T_31 ;
    %wait E_0x55708f9bf030;
    %load/vec4 v0x55708fa5ab10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55708fa5b0d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55708fa5a450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa59c90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55708fa5af30_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x55708fa5b0d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_31.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_31.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_31.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_31.11, 6;
    %jmp T_31.12;
T_31.2 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55708fa5b0d0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55708fa59ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55708fa5a530_0, 0;
    %load/vec4 v0x55708fa5af30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55708fa5a290_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55708fa5af30_0, 0;
    %jmp T_31.12;
T_31.3 ;
    %load/vec4 v0x55708fa5af30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55708fa5a290_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55708fa5af30_0, 0;
    %load/vec4 v0x55708fa59ab0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55708fa59ab0_0, 0;
    %load/vec4 v0x55708fa59ab0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_31.13, 4;
    %load/vec4 v0x55708fa5af30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55708fa5a290_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55708fa59bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708fa59ab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708fa59b50_0, 0;
    %load/vec4 v0x55708fa5aa30_0;
    %dup/vec4;
    %pushi/vec4 159, 0, 8;
    %cmp/u;
    %jmp/1 T_31.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_31.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_31.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_31.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_31.20, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_31.21, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_31.22, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_31.23, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_31.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.25, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.26, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 8;
    %cmp/u;
    %jmp/1 T_31.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_31.28, 6;
    %dup/vec4;
    %pushi/vec4 216, 0, 8;
    %cmp/u;
    %jmp/1 T_31.29, 6;
    %dup/vec4;
    %pushi/vec4 199, 0, 8;
    %cmp/u;
    %jmp/1 T_31.30, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55708fa5b0d0_0, 0;
    %jmp T_31.32;
T_31.15 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x55708fa5b0d0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55708fa5a530_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55708fa59f10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55708fa5a0d0_0, 0;
    %load/vec4 v0x55708fa5a1b0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x55708fa5aff0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55708fa5a450_0, 0;
    %jmp T_31.32;
T_31.16 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55708fa5b0d0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55708fa5a530_0, 0;
    %load/vec4 v0x55708fa5b1b0_0;
    %assign/vec4 v0x55708fa5aff0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55708fa5a450_0, 0;
    %jmp T_31.32;
T_31.17 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55708fa5b1b0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708fa5a610_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55708fa59d30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55708fa5b0d0_0, 0;
    %jmp T_31.32;
T_31.18 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55708fa5b1b0_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55708fa5b0d0_0, 0;
    %jmp T_31.32;
T_31.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55708fa5b0d0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55708fa59a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55708fa5af30_0, 0;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.33, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_31.34, 8;
T_31.33 ; End of true expr.
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.35, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_31.36, 9;
T_31.35 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_31.36, 9;
 ; End of false expr.
    %blend;
T_31.36;
    %jmp/0 T_31.34, 8;
 ; End of false expr.
    %blend;
T_31.34;
    %assign/vec4 v0x55708fa5a530_0, 0;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.37, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_31.38, 8;
T_31.37 ; End of true expr.
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.39, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.40, 9;
T_31.39 ; End of true expr.
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_31.41, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.42, 10;
T_31.41 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_31.42, 10;
 ; End of false expr.
    %blend;
T_31.42;
    %jmp/0 T_31.40, 9;
 ; End of false expr.
    %blend;
T_31.40;
    %jmp/0 T_31.38, 8;
 ; End of false expr.
    %blend;
T_31.38;
    %assign/vec4 v0x55708fa59f10_0, 0;
    %jmp T_31.32;
T_31.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55708fa5b0d0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55708fa59a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55708fa5af30_0, 0;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.43, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_31.44, 8;
T_31.43 ; End of true expr.
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.45, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_31.46, 9;
T_31.45 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_31.46, 9;
 ; End of false expr.
    %blend;
T_31.46;
    %jmp/0 T_31.44, 8;
 ; End of false expr.
    %blend;
T_31.44;
    %assign/vec4 v0x55708fa5a530_0, 0;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.47, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_31.48, 8;
T_31.47 ; End of true expr.
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.49, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.50, 9;
T_31.49 ; End of true expr.
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_31.51, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.52, 10;
T_31.51 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_31.52, 10;
 ; End of false expr.
    %blend;
T_31.52;
    %jmp/0 T_31.50, 9;
 ; End of false expr.
    %blend;
T_31.50;
    %jmp/0 T_31.48, 8;
 ; End of false expr.
    %blend;
T_31.48;
    %assign/vec4 v0x55708fa59f10_0, 0;
    %jmp T_31.32;
T_31.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55708fa5b0d0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55708fa59a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55708fa5af30_0, 0;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.53, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_31.54, 8;
T_31.53 ; End of true expr.
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.55, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_31.56, 9;
T_31.55 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_31.56, 9;
 ; End of false expr.
    %blend;
T_31.56;
    %jmp/0 T_31.54, 8;
 ; End of false expr.
    %blend;
T_31.54;
    %assign/vec4 v0x55708fa5a530_0, 0;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.57, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_31.58, 8;
T_31.57 ; End of true expr.
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.59, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.60, 9;
T_31.59 ; End of true expr.
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_31.61, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.62, 10;
T_31.61 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_31.62, 10;
 ; End of false expr.
    %blend;
T_31.62;
    %jmp/0 T_31.60, 9;
 ; End of false expr.
    %blend;
T_31.60;
    %jmp/0 T_31.58, 8;
 ; End of false expr.
    %blend;
T_31.58;
    %assign/vec4 v0x55708fa59f10_0, 0;
    %jmp T_31.32;
T_31.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55708fa5b0d0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55708fa59a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55708fa5af30_0, 0;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.63, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_31.64, 8;
T_31.63 ; End of true expr.
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.65, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_31.66, 9;
T_31.65 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_31.66, 9;
 ; End of false expr.
    %blend;
T_31.66;
    %jmp/0 T_31.64, 8;
 ; End of false expr.
    %blend;
T_31.64;
    %assign/vec4 v0x55708fa5a530_0, 0;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.67, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_31.68, 8;
T_31.67 ; End of true expr.
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.69, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.70, 9;
T_31.69 ; End of true expr.
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_31.71, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.72, 10;
T_31.71 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_31.72, 10;
 ; End of false expr.
    %blend;
T_31.72;
    %jmp/0 T_31.70, 9;
 ; End of false expr.
    %blend;
T_31.70;
    %jmp/0 T_31.68, 8;
 ; End of false expr.
    %blend;
T_31.68;
    %assign/vec4 v0x55708fa59f10_0, 0;
    %jmp T_31.32;
T_31.23 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55708fa5b0d0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55708fa59a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55708fa5af30_0, 0;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.73, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_31.74, 8;
T_31.73 ; End of true expr.
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.75, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_31.76, 9;
T_31.75 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_31.76, 9;
 ; End of false expr.
    %blend;
T_31.76;
    %jmp/0 T_31.74, 8;
 ; End of false expr.
    %blend;
T_31.74;
    %assign/vec4 v0x55708fa5a530_0, 0;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.77, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_31.78, 8;
T_31.77 ; End of true expr.
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.79, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.80, 9;
T_31.79 ; End of true expr.
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_31.81, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.82, 10;
T_31.81 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_31.82, 10;
 ; End of false expr.
    %blend;
T_31.82;
    %jmp/0 T_31.80, 9;
 ; End of false expr.
    %blend;
T_31.80;
    %jmp/0 T_31.78, 8;
 ; End of false expr.
    %blend;
T_31.78;
    %assign/vec4 v0x55708fa59f10_0, 0;
    %jmp T_31.32;
T_31.24 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55708fa5b0d0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55708fa59a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55708fa5af30_0, 0;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 11, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 107, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.83, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_31.84, 8;
T_31.83 ; End of true expr.
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.85, 9;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_31.86, 9;
T_31.85 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_31.86, 9;
 ; End of false expr.
    %blend;
T_31.86;
    %jmp/0 T_31.84, 8;
 ; End of false expr.
    %blend;
T_31.84;
    %assign/vec4 v0x55708fa5a530_0, 0;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 3, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.87, 8;
    %pushi/vec4 0, 0, 5;
    %jmp/1 T_31.88, 8;
T_31.87 ; End of true expr.
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 235, 0, 8;
    %flag_mov 9, 4;
    %jmp/0 T_31.89, 9;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.90, 9;
T_31.89 ; End of true expr.
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 187, 0, 8;
    %flag_mov 10, 4;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 59, 0, 8;
    %flag_or 4, 10;
    %flag_mov 10, 4;
    %jmp/0 T_31.91, 10;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_31.92, 10;
T_31.91 ; End of true expr.
    %pushi/vec4 8, 0, 5;
    %jmp/0 T_31.92, 10;
 ; End of false expr.
    %blend;
T_31.92;
    %jmp/0 T_31.90, 9;
 ; End of false expr.
    %blend;
T_31.90;
    %jmp/0 T_31.88, 8;
 ; End of false expr.
    %blend;
T_31.88;
    %assign/vec4 v0x55708fa59f10_0, 0;
    %jmp T_31.32;
T_31.25 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55708fa59f10_0, 0;
    %load/vec4 v0x55708fa5b1b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.93, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55708fa59a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55708fa5af30_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55708fa5b0d0_0, 0;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.95, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_31.96, 8;
T_31.95 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_31.96, 8;
 ; End of false expr.
    %blend;
T_31.96;
    %assign/vec4 v0x55708fa5a530_0, 0;
    %load/vec4 v0x55708fa5a610_0;
    %load/vec4 v0x55708fa59d30_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.97, 8;
    %vpi_call/w 12 183 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and PROGRAM (got %0t ns, need %0d ns)", v0x55708fa59d30_0, P_0x55708fa53570 {0 0 0};
T_31.97 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa5a610_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55708fa59d30_0, 0;
    %jmp T_31.94;
T_31.93 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55708fa5b0d0_0, 0;
T_31.94 ;
    %jmp T_31.32;
T_31.26 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55708fa59f10_0, 0;
    %load/vec4 v0x55708fa5b1b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.99, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55708fa59a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55708fa5af30_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55708fa5b0d0_0, 0;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.101, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_31.102, 8;
T_31.101 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_31.102, 8;
 ; End of false expr.
    %blend;
T_31.102;
    %assign/vec4 v0x55708fa5a530_0, 0;
    %load/vec4 v0x55708fa5a610_0;
    %load/vec4 v0x55708fa59d30_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.103, 8;
    %vpi_call/w 12 183 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and PROGRAM (got %0t ns, need %0d ns)", v0x55708fa59d30_0, P_0x55708fa53570 {0 0 0};
T_31.103 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa5a610_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55708fa59d30_0, 0;
    %jmp T_31.100;
T_31.99 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55708fa5b0d0_0, 0;
T_31.100 ;
    %jmp T_31.32;
T_31.27 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55708fa59f10_0, 0;
    %load/vec4 v0x55708fa5b1b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.105, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55708fa59a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55708fa5af30_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55708fa5b0d0_0, 0;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa5aa30_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.107, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_31.108, 8;
T_31.107 ; End of true expr.
    %pushi/vec4 4, 0, 4;
    %jmp/0 T_31.108, 8;
 ; End of false expr.
    %blend;
T_31.108;
    %assign/vec4 v0x55708fa5a530_0, 0;
    %load/vec4 v0x55708fa5a610_0;
    %load/vec4 v0x55708fa59d30_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.109, 8;
    %vpi_call/w 12 183 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and PROGRAM (got %0t ns, need %0d ns)", v0x55708fa59d30_0, P_0x55708fa53570 {0 0 0};
T_31.109 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa5a610_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55708fa59d30_0, 0;
    %jmp T_31.106;
T_31.105 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55708fa5b0d0_0, 0;
T_31.106 ;
    %jmp T_31.32;
T_31.28 ;
    %load/vec4 v0x55708fa5b1b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.111, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55708fa59a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55708fa5af30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55708fa5a530_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55708fa5b0d0_0, 0;
    %load/vec4 v0x55708fa5a610_0;
    %load/vec4 v0x55708fa59d30_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.113, 8;
    %vpi_call/w 12 201 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and ERASE (got %0t ns, need %0d ns)", v0x55708fa59d30_0, P_0x55708fa53570 {0 0 0};
T_31.113 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa5a610_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55708fa59d30_0, 0;
    %jmp T_31.112;
T_31.111 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55708fa5b0d0_0, 0;
T_31.112 ;
    %jmp T_31.32;
T_31.29 ;
    %load/vec4 v0x55708fa5b1b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.115, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x55708fa59a10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55708fa5af30_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55708fa5a530_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55708fa5b0d0_0, 0;
    %load/vec4 v0x55708fa5a610_0;
    %load/vec4 v0x55708fa59d30_0;
    %cmpi/u 0, 0, 64;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.117, 8;
    %vpi_call/w 12 201 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] CS# high time too short between WREN and ERASE (got %0t ns, need %0d ns)", v0x55708fa59d30_0, P_0x55708fa53570 {0 0 0};
T_31.117 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa5a610_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x55708fa59d30_0, 0;
    %jmp T_31.116;
T_31.115 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55708fa5b0d0_0, 0;
T_31.116 ;
    %jmp T_31.32;
T_31.30 ;
    %load/vec4 v0x55708fa5b1b0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.119, 8;
    %fork t_5, S_0x55708fa58e30;
    %jmp t_4;
    .scope S_0x55708fa58e30;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55708fa58fc0_0, 0, 32;
T_31.121 ;
    %load/vec4 v0x55708fa58fc0_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_31.122, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x55708fa58fc0_0;
    %store/vec4a v0x55708fa5a6d0, 4, 0;
    %load/vec4 v0x55708fa58fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55708fa58fc0_0, 0, 32;
    %jmp T_31.121;
T_31.122 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708fa5b290_0, 0;
    %end;
    .scope S_0x55708f9af310;
t_4 %join;
    %jmp T_31.120;
T_31.119 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55708fa5b0d0_0, 0;
T_31.120 ;
    %jmp T_31.32;
T_31.32 ;
    %pop/vec4 1;
T_31.13 ;
    %jmp T_31.12;
T_31.4 ;
    %load/vec4 v0x55708fa59bf0_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa59bf0_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_31.123, 4;
    %load/vec4 v0x55708fa5a530_0;
    %cmpi/ne 1, 0, 4;
    %jmp/0xz  T_31.125, 4;
    %vpi_call/w 12 230 "$fatal", 32'sb00000000000000000000000000000001, "[QSPI_DEV] Erase address phase must use single lane (lanes=%0d)", v0x55708fa5a530_0 {0 0 0};
T_31.125 ;
T_31.123 ;
    %load/vec4 v0x55708fa5a530_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_31.127, 4;
    %load/vec4 v0x55708fa5af30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55708fa5a290_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55708fa5af30_0, 0;
    %jmp T_31.128;
T_31.127 ;
    %load/vec4 v0x55708fa5a530_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_31.129, 4;
    %load/vec4 v0x55708fa5af30_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55708fa5a290_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55708fa5af30_0, 0;
    %jmp T_31.130;
T_31.129 ;
    %load/vec4 v0x55708fa5a530_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_31.131, 4;
    %load/vec4 v0x55708fa5af30_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55708fa5a290_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55708fa5af30_0, 0;
T_31.131 ;
T_31.130 ;
T_31.128 ;
    %load/vec4 v0x55708fa59ab0_0;
    %load/vec4 v0x55708fa5a530_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55708fa59ab0_0, 0;
    %load/vec4 v0x55708fa59ab0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55708fa5a530_0;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55708fa59ab0_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55708fa5a530_0;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55708fa59ab0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55708fa5a530_0;
    %pushi/vec4 4, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_31.133, 8;
    %load/vec4 v0x55708fa59a10_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55708fa5a530_0;
    %cmpi/e 1, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_31.135, 8;
    %load/vec4 v0x55708fa5af30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55708fa5a290_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_31.136, 8;
T_31.135 ; End of true expr.
    %load/vec4 v0x55708fa5a530_0;
    %cmpi/e 2, 0, 4;
    %flag_mov 9, 4;
    %jmp/0 T_31.137, 9;
    %load/vec4 v0x55708fa5af30_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55708fa5a290_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_31.138, 9;
T_31.137 ; End of true expr.
    %load/vec4 v0x55708fa5af30_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55708fa5a290_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_31.138, 9;
 ; End of false expr.
    %blend;
T_31.138;
    %jmp/0 T_31.136, 8;
 ; End of false expr.
    %blend;
T_31.136;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55708fa59a10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708fa59ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55708fa5af30_0, 0;
    %load/vec4 v0x55708fa59b50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55708fa59b50_0, 0;
    %load/vec4 v0x55708fa59b50_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_31.139, 4;
    %load/vec4 v0x55708fa59bf0_0;
    %cmpi/e 235, 0, 8;
    %jmp/0xz  T_31.141, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55708fa5b0d0_0, 0;
    %jmp T_31.142;
T_31.141 ;
    %load/vec4 v0x55708fa59bf0_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa59bf0_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_31.143, 4;
    %fork t_7, S_0x55708fa59060;
    %jmp t_6;
    .scope S_0x55708fa59060;
t_7 ;
    %load/vec4 v0x55708fa59bf0_0;
    %cmpi/e 32, 0, 8;
    %jmp/0xz  T_31.145, 4;
    %load/vec4 v0x55708fa5a870_0;
    %store/vec4 v0x55708fa591f0_0, 0, 32;
T_31.147 ;
    %load/vec4 v0x55708fa591f0_0;
    %load/vec4 v0x55708fa5a870_0;
    %addi 4096, 0, 32;
    %cmp/u;
    %jmp/0xz T_31.148, 5;
    %load/vec4 v0x55708fa591f0_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz  T_31.149, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 3, v0x55708fa591f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55708fa5a6d0, 0, 4;
T_31.149 ;
    %load/vec4 v0x55708fa591f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55708fa591f0_0, 0, 32;
    %jmp T_31.147;
T_31.148 ;
    %jmp T_31.146;
T_31.145 ;
    %load/vec4 v0x55708fa59bf0_0;
    %cmpi/e 216, 0, 8;
    %jmp/0xz  T_31.151, 4;
    %load/vec4 v0x55708fa5a870_0;
    %store/vec4 v0x55708fa591f0_0, 0, 32;
T_31.153 ;
    %load/vec4 v0x55708fa591f0_0;
    %load/vec4 v0x55708fa5a870_0;
    %addi 65536, 0, 32;
    %cmp/u;
    %jmp/0xz T_31.154, 5;
    %load/vec4 v0x55708fa591f0_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz  T_31.155, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 3, v0x55708fa591f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55708fa5a6d0, 0, 4;
T_31.155 ;
    %load/vec4 v0x55708fa591f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55708fa591f0_0, 0, 32;
    %jmp T_31.153;
T_31.154 ;
T_31.151 ;
T_31.146 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708fa5b290_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55708fa5b0d0_0, 0;
    %end;
    .scope S_0x55708f9af310;
t_6 %join;
    %jmp T_31.144;
T_31.143 ;
    %load/vec4 v0x55708fa59f10_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_31.157, 5;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55708fa5b0d0_0, 0;
    %jmp T_31.158;
T_31.157 ;
    %load/vec4 v0x55708fa59bf0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa59bf0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa59bf0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.159, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_31.160, 8;
T_31.159 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_31.160, 8;
 ; End of false expr.
    %blend;
T_31.160;
    %assign/vec4 v0x55708fa5b0d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708fa59ab0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708fa59b50_0, 0;
    %load/vec4 v0x55708fa59bf0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa59bf0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa59bf0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_31.161, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55708fa5a450_0, 0;
    %jmp T_31.162;
T_31.161 ;
    %load/vec4 v0x55708fa59bf0_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_31.163, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55708fa5a450_0, 0;
    %jmp T_31.164;
T_31.163 ;
    %load/vec4 v0x55708fa5a530_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_31.165, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55708fa5a450_0, 0;
    %jmp T_31.166;
T_31.165 ;
    %load/vec4 v0x55708fa5a530_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_31.167, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55708fa5a450_0, 0;
    %jmp T_31.168;
T_31.167 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55708fa5a450_0, 0;
T_31.168 ;
T_31.166 ;
T_31.164 ;
T_31.162 ;
    %load/vec4 v0x55708fa59bf0_0;
    %cmpi/e 50, 0, 8;
    %jmp/0xz  T_31.169, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55708fa5a530_0, 0;
T_31.169 ;
    %ix/getv 4, v0x55708fa59a10_0;
    %load/vec4a v0x55708fa5a6d0, 4;
    %assign/vec4 v0x55708fa5aff0_0, 0;
T_31.158 ;
T_31.144 ;
T_31.142 ;
T_31.139 ;
T_31.133 ;
    %jmp T_31.12;
T_31.5 ;
    %load/vec4 v0x55708fa5a530_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_31.171, 4;
    %load/vec4 v0x55708fa5af30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55708fa5a290_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55708fa5af30_0, 0;
    %jmp T_31.172;
T_31.171 ;
    %load/vec4 v0x55708fa5a530_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_31.173, 4;
    %load/vec4 v0x55708fa5af30_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55708fa5a290_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55708fa5af30_0, 0;
    %jmp T_31.174;
T_31.173 ;
    %load/vec4 v0x55708fa5a530_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_31.175, 4;
    %load/vec4 v0x55708fa5af30_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55708fa5a290_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55708fa5af30_0, 0;
T_31.175 ;
T_31.174 ;
T_31.172 ;
    %load/vec4 v0x55708fa59ab0_0;
    %load/vec4 v0x55708fa5a530_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55708fa59ab0_0, 0;
    %load/vec4 v0x55708fa59ab0_0;
    %load/vec4 v0x55708fa5a530_0;
    %pad/u 32;
    %add;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_31.177, 5;
    %load/vec4 v0x55708fa5af30_0;
    %assign/vec4 v0x55708fa5a790_0, 0;
    %load/vec4 v0x55708fa5af30_0;
    %pushi/vec4 160, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x55708fa59c90_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55708fa5b0d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708fa59ab0_0, 0;
T_31.177 ;
    %jmp T_31.12;
T_31.6 ;
    %load/vec4 v0x55708fa59ab0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55708fa59ab0_0, 0;
    %load/vec4 v0x55708fa59ab0_0;
    %load/vec4 v0x55708fa59f10_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_31.179, 4;
    %load/vec4 v0x55708fa59bf0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa59bf0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa59bf0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_31.181, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_31.182, 8;
T_31.181 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_31.182, 8;
 ; End of false expr.
    %blend;
T_31.182;
    %assign/vec4 v0x55708fa5b0d0_0, 0;
    %load/vec4 v0x55708fa59bf0_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_31.183, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55708fa5a530_0, 0;
    %jmp T_31.184;
T_31.183 ;
    %load/vec4 v0x55708fa59bf0_0;
    %cmpi/e 59, 0, 8;
    %jmp/0xz  T_31.185, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55708fa5a530_0, 0;
T_31.185 ;
T_31.184 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708fa59ab0_0, 0;
    %load/vec4 v0x55708fa59bf0_0;
    %cmpi/e 2, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa59bf0_0;
    %cmpi/e 50, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55708fa59bf0_0;
    %cmpi/e 56, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_31.187, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55708fa5a450_0, 0;
    %jmp T_31.188;
T_31.187 ;
    %load/vec4 v0x55708fa59bf0_0;
    %cmpi/e 107, 0, 8;
    %jmp/0xz  T_31.189, 4;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55708fa5a450_0, 0;
    %jmp T_31.190;
T_31.189 ;
    %load/vec4 v0x55708fa5a530_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_31.191, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55708fa5a450_0, 0;
    %jmp T_31.192;
T_31.191 ;
    %load/vec4 v0x55708fa5a530_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_31.193, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55708fa5a450_0, 0;
    %jmp T_31.194;
T_31.193 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55708fa5a450_0, 0;
T_31.194 ;
T_31.192 ;
T_31.190 ;
T_31.188 ;
    %ix/getv 4, v0x55708fa59a10_0;
    %load/vec4a v0x55708fa5a6d0, 4;
    %assign/vec4 v0x55708fa5aff0_0, 0;
T_31.179 ;
    %jmp T_31.12;
T_31.7 ;
    %load/vec4 v0x55708fa5a530_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_31.195, 4;
    %load/vec4 v0x55708fa5aff0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55708fa5a370_0, 4, 1;
    %load/vec4 v0x55708fa5aff0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55708fa5aff0_0, 0;
    %load/vec4 v0x55708fa59ab0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55708fa59ab0_0, 0;
    %jmp T_31.196;
T_31.195 ;
    %load/vec4 v0x55708fa5a530_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_31.197, 4;
    %load/vec4 v0x55708fa5aff0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55708fa5a370_0, 4, 1;
    %load/vec4 v0x55708fa5aff0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55708fa5a370_0, 4, 1;
    %load/vec4 v0x55708fa5aff0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55708fa5aff0_0, 0;
    %load/vec4 v0x55708fa59ab0_0;
    %addi 2, 0, 32;
    %assign/vec4 v0x55708fa59ab0_0, 0;
    %jmp T_31.198;
T_31.197 ;
    %load/vec4 v0x55708fa5a530_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_31.199, 4;
    %load/vec4 v0x55708fa5aff0_0;
    %parti/s 1, 4, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55708fa5a370_0, 4, 1;
    %load/vec4 v0x55708fa5aff0_0;
    %parti/s 1, 5, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55708fa5a370_0, 4, 1;
    %load/vec4 v0x55708fa5aff0_0;
    %parti/s 1, 6, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55708fa5a370_0, 4, 1;
    %load/vec4 v0x55708fa5aff0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55708fa5a370_0, 4, 1;
    %load/vec4 v0x55708fa5aff0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55708fa5aff0_0, 0;
    %load/vec4 v0x55708fa59ab0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x55708fa59ab0_0, 0;
T_31.199 ;
T_31.198 ;
T_31.196 ;
    %load/vec4 v0x55708fa59ab0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55708fa5a530_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55708fa59ab0_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55708fa5a530_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55708fa59ab0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55708fa5a530_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_31.201, 8;
    %load/vec4 v0x55708fa59a10_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x55708fa59a10_0, 0;
    %load/vec4 v0x55708fa59a10_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55708fa5a6d0, 4;
    %assign/vec4 v0x55708fa5aff0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708fa59ab0_0, 0;
    %load/vec4 v0x55708fa59c90_0;
    %nor/r;
    %load/vec4 v0x55708fa59b50_0;
    %pushi/vec4 1048576, 0, 32;
    %load/vec4 v0x55708fa59a10_0;
    %pad/u 32;
    %sub;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.203, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55708fa5b0d0_0, 0;
T_31.203 ;
    %load/vec4 v0x55708fa59b50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55708fa59b50_0, 0;
T_31.201 ;
    %jmp T_31.12;
T_31.8 ;
    %load/vec4 v0x55708fa5a530_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_31.205, 4;
    %load/vec4 v0x55708fa5af30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55708fa5a290_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55708fa5af30_0, 0;
    %jmp T_31.206;
T_31.205 ;
    %load/vec4 v0x55708fa5a530_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_31.207, 4;
    %load/vec4 v0x55708fa5af30_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55708fa5a290_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55708fa5af30_0, 0;
    %jmp T_31.208;
T_31.207 ;
    %load/vec4 v0x55708fa5a530_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_31.209, 4;
    %load/vec4 v0x55708fa5af30_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55708fa5a290_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55708fa5af30_0, 0;
T_31.209 ;
T_31.208 ;
T_31.206 ;
    %load/vec4 v0x55708fa59ab0_0;
    %load/vec4 v0x55708fa5a530_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55708fa59ab0_0, 0;
    %load/vec4 v0x55708fa59ab0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55708fa5a530_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x55708fa59ab0_0;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55708fa5a530_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x55708fa59ab0_0;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55708fa5a530_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_31.211, 8;
    %load/vec4 v0x55708fa59a10_0;
    %pad/u 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x55708fa59a10_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %mod;
    %pushi/vec4 255, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.213, 8;
    %load/vec4 v0x55708fa5a530_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_31.215, 8;
    %load/vec4 v0x55708fa5af30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55708fa5a290_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_31.216, 8;
T_31.215 ; End of true expr.
    %load/vec4 v0x55708fa5a530_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_31.217, 9;
    %load/vec4 v0x55708fa5af30_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55708fa5a290_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_31.218, 9;
T_31.217 ; End of true expr.
    %load/vec4 v0x55708fa5af30_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55708fa5a290_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_31.218, 9;
 ; End of false expr.
    %blend;
T_31.218;
    %jmp/0 T_31.216, 8;
 ; End of false expr.
    %blend;
T_31.216;
    %ix/getv 3, v0x55708fa59a10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55708fa5a6d0, 0, 4;
    %load/vec4 v0x55708fa59a10_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x55708fa59a10_0, 0;
T_31.213 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708fa59ab0_0, 0;
    %load/vec4 v0x55708fa59b50_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55708fa59b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708fa5b290_0, 0;
T_31.211 ;
    %jmp T_31.12;
T_31.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55708fa5b0d0_0, 0;
    %jmp T_31.12;
T_31.10 ;
    %load/vec4 v0x55708fa5aff0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55708fa5a370_0, 4, 1;
    %load/vec4 v0x55708fa5aff0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55708fa5aff0_0, 0;
    %load/vec4 v0x55708fa59ab0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55708fa59ab0_0, 0;
    %load/vec4 v0x55708fa59ab0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_31.219, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708fa59ab0_0, 0;
    %load/vec4 v0x55708fa5b1b0_0;
    %assign/vec4 v0x55708fa5aff0_0, 0;
T_31.219 ;
    %jmp T_31.12;
T_31.11 ;
    %load/vec4 v0x55708fa5aff0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55708fa5a370_0, 4, 1;
    %load/vec4 v0x55708fa5aff0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x55708fa5aff0_0, 0;
    %load/vec4 v0x55708fa59ab0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55708fa59ab0_0, 0;
    %load/vec4 v0x55708fa59ab0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_31.221, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708fa59ab0_0, 0;
    %load/vec4 v0x55708fa5a0d0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_31.223, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55708fa5a0d0_0, 0;
    %load/vec4 v0x55708fa5a1b0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x55708fa5aff0_0, 0;
    %jmp T_31.224;
T_31.223 ;
    %load/vec4 v0x55708fa5a0d0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_31.225, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55708fa5a0d0_0, 0;
    %load/vec4 v0x55708fa5a1b0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x55708fa5aff0_0, 0;
    %jmp T_31.226;
T_31.225 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55708fa5b0d0_0, 0;
T_31.226 ;
T_31.224 ;
T_31.221 ;
    %jmp T_31.12;
T_31.12 ;
    %pop/vec4 1;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55708f9af310;
T_32 ;
    %wait E_0x55708fa067f0;
    %load/vec4 v0x55708fa5b290_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55708fa5b1b0_0, 4, 1;
    %load/vec4 v0x55708fa5af30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55708fa5a290_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55708fa5aa30_0, 0, 8;
    %load/vec4 v0x55708fa59ab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55708fa5a950_0, 0, 32;
    %load/vec4 v0x55708fa59a10_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55708fa5a530_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_32.0, 8;
    %load/vec4 v0x55708fa5af30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55708fa5a290_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_32.1, 8;
T_32.0 ; End of true expr.
    %load/vec4 v0x55708fa5a530_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_32.2, 9;
    %load/vec4 v0x55708fa5af30_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x55708fa5a290_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_32.3, 9;
T_32.2 ; End of true expr.
    %load/vec4 v0x55708fa5af30_0;
    %parti/s 4, 0, 2;
    %load/vec4 v0x55708fa5a290_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_32.3, 9;
 ; End of false expr.
    %blend;
T_32.3;
    %jmp/0 T_32.1, 8;
 ; End of false expr.
    %blend;
T_32.1;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x55708fa5a870_0, 0, 32;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x55708f946b40;
T_33 ;
    %wait E_0x55708f7127c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa5bef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa5c570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa5c170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa5bc50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa5c3c0_0, 0;
    %load/vec4 v0x55708fa5bf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708fa5bef0_0, 0;
    %load/vec4 v0x55708fa5bde0_0;
    %assign/vec4 v0x55708fa5b450_0, 0;
T_33.0 ;
    %load/vec4 v0x55708fa5c720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708fa5c570_0, 0;
    %load/vec4 v0x55708fa5c460_0;
    %load/vec4 v0x55708fa5b450_0;
    %parti/s 2, 2, 3;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55708fa5c810, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708fa5c170_0, 0;
T_33.2 ;
    %load/vec4 v0x55708fa5c2d0_0;
    %load/vec4 v0x55708fa5c3c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa5c3c0_0, 0;
T_33.4 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x55708f946b40;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55708fa5b6b0_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x55708f946b40;
T_35 ;
    %delay 5000, 0;
    %load/vec4 v0x55708fa5b6b0_0;
    %inv;
    %store/vec4 v0x55708fa5b6b0_0, 0, 1;
    %jmp T_35;
    .thread T_35;
    .scope S_0x55708f946b40;
T_36 ;
    %wait E_0x55708f7127c0;
    %load/vec4 v0x55708fa5bf90_0;
    %load/vec4 v0x55708fa5bef0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %vpi_call/w 3 163 "$display", "[AXI] AW 0x%08h @%0t", v0x55708fa5bde0_0, $time {0 0 0};
T_36.0 ;
    %load/vec4 v0x55708fa5c720_0;
    %load/vec4 v0x55708fa5c570_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %vpi_call/w 3 165 "$display", "[AXI]  W 0x%08h strb=%b @%0t", v0x55708fa5c460_0, v0x55708fa5c610_0, $time {0 0 0};
T_36.2 ;
    %load/vec4 v0x55708fa5c170_0;
    %load/vec4 v0x55708fa5c080_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %vpi_call/w 3 167 "$display", "[AXI]  B resp OK @%0t", $time {0 0 0};
T_36.4 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x55708f946b40;
T_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55708fa5de10_0, 0, 32;
    %end;
    .thread T_37;
    .scope S_0x55708f946b40;
T_38 ;
    %wait E_0x55708f99ebd0;
    %load/vec4 v0x55708fa5de10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55708fa5de10_0, 0, 32;
    %load/vec4 v0x55708fa5de10_0;
    %cmpi/s 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_38.0, 5;
    %vpi_call/w 3 176 "$display", "[QSPI] SCLK posedge #%0d @%0t", v0x55708fa5de10_0, $time {0 0 0};
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x55708f946b40;
T_39 ;
    %vpi_call/w 3 187 "$display", "[top_tb] Starting test at %0t", $time {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55708fa5d3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55708fa5ccd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55708fa5c9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55708fa5d2e0_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x55708fa5c8d0_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55708fa5cfc0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55708fa5ceb0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55708fa5d830_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55708fa5d630_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55708fa5da30_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55708fa5d3d0_0, 0, 1;
    %pushi/vec4 36, 0, 12;
    %store/vec4 v0x55708f9c9760_0, 0, 12;
    %pushi/vec4 2112, 0, 32;
    %store/vec4 v0x55708f9c8600_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x55708f9ac320;
    %join;
    %pushi/vec4 40, 0, 12;
    %store/vec4 v0x55708f9c9760_0, 0, 12;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0x55708f9c8600_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x55708f9ac320;
    %join;
    %pushi/vec4 44, 0, 12;
    %store/vec4 v0x55708f9c9760_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55708f9c8600_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x55708f9ac320;
    %join;
    %pushi/vec4 48, 0, 12;
    %store/vec4 v0x55708f9c9760_0, 0, 12;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55708f9c8600_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x55708f9ac320;
    %join;
    %pushi/vec4 56, 0, 12;
    %store/vec4 v0x55708f9c9760_0, 0, 12;
    %pushi/vec4 52, 0, 32;
    %store/vec4 v0x55708f9c8600_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x55708f9ac320;
    %join;
    %pushi/vec4 60, 0, 12;
    %store/vec4 v0x55708f9c9760_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55708f9c8600_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x55708f9ac320;
    %join;
    %pushi/vec4 64, 0, 12;
    %store/vec4 v0x55708f9c9760_0, 0, 12;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x55708f9c8600_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x55708f9ac320;
    %join;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x55708f9c9760_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55708f9c8600_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x55708f9ac320;
    %join;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x55708f9c9760_0, 0, 12;
    %pushi/vec4 321, 0, 32;
    %store/vec4 v0x55708f9c8600_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x55708f9ac320;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55708fa5d550_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55708fa5b610_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55708fa5bad0_0, 0, 32;
T_39.0 ;
    %load/vec4 v0x55708fa5bad0_0;
    %cmpi/s 400, 0, 32;
    %jmp/0xz T_39.1, 5;
    %pushi/vec4 8, 0, 12;
    %store/vec4 v0x55708fa042b0_0, 0, 12;
    %fork TD_top_tb.apb_read, S_0x55708f9ba420;
    %join;
    %load/vec4 v0x55708f9ca8c0_0;
    %store/vec4 v0x55708fa5def0_0, 0, 32;
    %load/vec4 v0x55708fa5def0_0;
    %parti/s 1, 11, 5;
    %store/vec4 v0x55708fa5b550_0, 0, 1;
    %load/vec4 v0x55708fa5bad0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz  T_39.2, 5;
    %vpi_call/w 3 215 "$display", "[CSR] STATUS=0x%08h @%0t", v0x55708fa5def0_0, $time {0 0 0};
T_39.2 ;
    %load/vec4 v0x55708fa5b550_0;
    %load/vec4 v0x55708fa5b610_0;
    %cmp/ne;
    %jmp/0xz  T_39.4, 4;
    %vpi_call/w 3 217 "$display", "[CSR] busy %0d -> %0d @%0t (STATUS=0x%08h)", v0x55708fa5b610_0, v0x55708fa5b550_0, $time, v0x55708fa5def0_0 {0 0 0};
    %load/vec4 v0x55708fa5b550_0;
    %store/vec4 v0x55708fa5b610_0, 0, 1;
T_39.4 ;
    %pushi/vec4 76, 0, 12;
    %store/vec4 v0x55708fa042b0_0, 0, 12;
    %fork TD_top_tb.apb_read, S_0x55708f9ba420;
    %join;
    %load/vec4 v0x55708f9ca8c0_0;
    %store/vec4 v0x55708fa5b840_0, 0, 32;
    %load/vec4 v0x55708fa5b840_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x55708fa5d470_0, 0, 4;
    %load/vec4 v0x55708fa5bad0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz  T_39.6, 5;
    %vpi_call/w 3 222 "$display", "[CSR] FIFO_STAT=0x%08h @%0t", v0x55708fa5b840_0, $time {0 0 0};
T_39.6 ;
    %load/vec4 v0x55708fa5d470_0;
    %load/vec4 v0x55708fa5d550_0;
    %cmp/ne;
    %jmp/0xz  T_39.8, 4;
    %vpi_call/w 3 224 "$display", "[CSR] RX level %0d -> %0d @%0t (FIFO_STAT=0x%08h)", v0x55708fa5d550_0, v0x55708fa5d470_0, $time, v0x55708fa5b840_0 {0 0 0};
    %load/vec4 v0x55708fa5d470_0;
    %store/vec4 v0x55708fa5d550_0, 0, 4;
T_39.8 ;
    %load/vec4 v0x55708fa5bad0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55708fa5bad0_0, 0, 32;
    %jmp T_39.0;
T_39.1 ;
    %pushi/vec4 50, 0, 32;
T_39.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_39.11, 5;
    %jmp/1 T_39.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55708f7127c0;
    %jmp T_39.10;
T_39.11 ;
    %pop/vec4 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55708fa5c810, 4;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_39.12, 6;
    %vpi_call/w 3 230 "$fatal", 32'sb00000000000000000000000000000001, "DMA read failed" {0 0 0};
T_39.12 ;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x55708f9c9760_0, 0, 12;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x55708f9c8600_0, 0, 32;
    %fork TD_top_tb.apb_write, S_0x55708f9ac320;
    %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55708fa5d630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708fa5d830_0, 0;
    %wait E_0x55708f7127c0;
T_39.14 ;
    %load/vec4 v0x55708fa5d740_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_39.15, 8;
    %wait E_0x55708f7127c0;
    %jmp T_39.14;
T_39.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa5d830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55708fa5da30_0, 0;
    %wait E_0x55708f7127c0;
T_39.16 ;
    %load/vec4 v0x55708fa5dc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_39.17, 8;
    %wait E_0x55708f7127c0;
    %jmp T_39.16;
T_39.17 ;
    %load/vec4 v0x55708fa5d920_0;
    %cmpi/ne 4294967295, 0, 32;
    %jmp/0xz  T_39.18, 6;
    %vpi_call/w 3 237 "$fatal", 32'sb00000000000000000000000000000001, "XIP read mismatch" {0 0 0};
T_39.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55708fa5da30_0, 0;
    %vpi_call/w 3 240 "$display", "Top-level integration test passed" {0 0 0};
    %vpi_call/w 3 241 "$finish" {0 0 0};
    %end;
    .thread T_39;
    .scope S_0x55708f946b40;
T_40 ;
    %delay 3000000000, 0;
    %vpi_call/w 3 247 "$display", "[top_tb] Global timeout reached \342\200\224 finishing." {0 0 0};
    %vpi_call/w 3 248 "$finish" {0 0 0};
    %end;
    .thread T_40;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "tb/top_tb.v";
    "src/qspi_controller.v";
    "src/cmd_engine.v";
    "src/csr.v";
    "src/dma_engine.v";
    "src/fifo_rx.v";
    "src/fifo_tx.v";
    "src/qspi_fsm.v";
    "src/xip_engine.v";
    "src/qspi_device.v";
