# compile vhdl design source files
vhdl xil_defaultlib  "../../../MEMORY.srcs/sources_1/new/RAM.vhd"

# Do not sort compile order
nosort
