INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ECE385/Lab3/Lab3/Lab3.srcs/sources_1/new/FA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
<<<<<<< Updated upstream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ECE385/Lab3/Lab3/Lab3.srcs/sources_1/imports/design_source/lookahead_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lookahead_adder
INFO: [VRFC 10-311] analyzing module lookahead4
=======
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ECE385/Lab3/Lab3/Lab3.srcs/sources_1/new/FA4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ECE385/Lab3/Lab3/Lab3.srcs/sources_1/imports/design_source/select_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select_adder
>>>>>>> Stashed changes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/ECE385/Lab3/Lab3/Lab3.srcs/sim_1/imports/sim_sources/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
