

================================================================
== Vitis HLS Report for 'krnl_vadd_Pipeline_vadd1'
================================================================
* Date:           Mon Jan 24 11:45:19 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        krnl_vadd
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8267|     8267|  33.068 us|  33.068 us|  8267|  8267|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- vadd1   |     8265|     8265|        75|          2|          1|  4096|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      260|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      100|    -|
|Register             |        -|     -|      397|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      397|      392|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln51_fu_144_p2                  |         +|   0|  0|  38|          31|           1|
    |add_ln55_1_fu_170_p2                |         +|   0|  0|  70|          63|          63|
    |add_ln55_2_fu_196_p2                |         +|   0|  0|  39|          32|          32|
    |add_ln55_fu_154_p2                  |         +|   0|  0|  70|          63|          63|
    |ap_block_pp0_stage0_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state72_pp0_stage1_iter35  |       and|   0|  0|   2|           1|           1|
    |ap_condition_530                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_535                    |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_cur_n               |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                   |       and|   0|  0|   2|           1|           2|
    |ap_int_blocking_n                   |       and|   0|  0|   2|           2|           2|
    |ap_str_blocking_n                   |       and|   0|  0|   2|           2|           2|
    |icmp_ln51_fu_138_p2                 |      icmp|   0|  0|  19|          31|          31|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001           |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 260|         234|         206|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  14|          3|    1|          3|
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter37  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1      |   9|          2|   31|         62|
    |gmem_blk_n_AR             |   9|          2|    1|          2|
    |gmem_blk_n_R              |   9|          2|    1|          2|
    |gmem_blk_n_W              |   9|          2|    1|          2|
    |i_fu_58                   |   9|          2|   31|         62|
    |m_axi_gmem_ARADDR         |  14|          3|   64|        192|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 100|         22|  133|        331|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln55_2_reg_243                 |  32|   0|   32|          0|
    |ap_CS_fsm                          |   2|   0|    2|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |gmem_addr_1_read_reg_228           |  32|   0|   32|          0|
    |gmem_addr_1_reg_216                |  64|   0|   64|          0|
    |gmem_addr_2_read_reg_233           |  32|   0|   32|          0|
    |gmem_addr_2_reg_222                |  64|   0|   64|          0|
    |i_fu_58                            |  31|   0|   31|          0|
    |icmp_ln51_reg_212                  |   1|   0|    1|          0|
    |icmp_ln51_reg_212                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 397|  32|  334|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  krnl_vadd_Pipeline_vadd1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  krnl_vadd_Pipeline_vadd1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  krnl_vadd_Pipeline_vadd1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  krnl_vadd_Pipeline_vadd1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  krnl_vadd_Pipeline_vadd1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  krnl_vadd_Pipeline_vadd1|  return value|
|ap_ext_blocking_n    |  out|    1|  ap_ctrl_hs|  krnl_vadd_Pipeline_vadd1|  return value|
|ap_str_blocking_n    |  out|    1|  ap_ctrl_hs|  krnl_vadd_Pipeline_vadd1|  return value|
|ap_int_blocking_n    |  out|    1|  ap_ctrl_hs|  krnl_vadd_Pipeline_vadd1|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                      gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                      gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                      gmem|       pointer|
|sext_ln51_2          |   in|   62|     ap_none|               sext_ln51_2|        scalar|
|trunc_ln51_3         |   in|   31|     ap_none|              trunc_ln51_3|        scalar|
|sext_ln51            |   in|   62|     ap_none|                 sext_ln51|        scalar|
|sext_ln51_1          |   in|   62|     ap_none|               sext_ln51_1|        scalar|
+---------------------+-----+-----+------------+--------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 75


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 75
* Pipeline : 1
  Pipeline-0 : II = 2, D = 75, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.26>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 78 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln51_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln51_1"   --->   Operation 79 'read' 'sext_ln51_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln51_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln51"   --->   Operation 80 'read' 'sext_ln51_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln51_3_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %trunc_ln51_3"   --->   Operation 81 'read' 'trunc_ln51_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln51_2_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln51_2"   --->   Operation 82 'read' 'sext_ln51_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln51_1_cast = sext i62 %sext_ln51_1_read"   --->   Operation 83 'sext' 'sext_ln51_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln51_cast = sext i62 %sext_ln51_read"   --->   Operation 84 'sext' 'sext_ln51_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln51_2_cast = sext i62 %sext_ln51_2_read"   --->   Operation 85 'sext' 'sext_ln51_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_12, i32 0, i32 0, void @empty, i32 64, i32 0, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 87 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 88 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%i_1 = load i31 %i" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:51]   --->   Operation 89 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.84ns)   --->   "%icmp_ln51 = icmp_eq  i31 %i_1, i31 %trunc_ln51_3_read" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:51]   --->   Operation 90 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.87ns)   --->   "%add_ln51 = add i31 %i_1, i31 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:51]   --->   Operation 91 'add' 'add_ln51' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %.split, void %._crit_edge.loopexit.exitStub" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:51]   --->   Operation 92 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i_1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:51]   --->   Operation 93 'zext' 'i_cast' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (1.12ns)   --->   "%add_ln55 = add i63 %i_cast, i63 %sext_ln51_cast" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 94 'add' 'add_ln55' <Predicate = (!icmp_ln51)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i63 %add_ln55" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 95 'sext' 'sext_ln55' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln55" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 96 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (1.12ns)   --->   "%add_ln55_1 = add i63 %i_cast, i63 %sext_ln51_1_cast" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 97 'add' 'add_ln55_1' <Predicate = (!icmp_ln51)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln55_1 = sext i63 %add_ln55_1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 98 'sext' 'sext_ln55_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln55_1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 99 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.38ns)   --->   "%store_ln51 = store i31 %add_ln51, i31 %i" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:51]   --->   Operation 100 'store' 'store_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 101 [70/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 101 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 102 [69/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 102 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 103 [70/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 103 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 104 [68/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 104 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 105 [69/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 105 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 106 [67/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 106 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 107 [68/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 107 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 108 [66/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 108 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 109 [67/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 109 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 110 [65/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 110 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 111 [66/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 111 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 112 [64/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 112 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 113 [65/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 113 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 114 [63/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 114 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 115 [64/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 115 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 116 [62/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 116 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 117 [63/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 117 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 118 [61/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 118 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 119 [62/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 119 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 120 [60/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 120 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 121 [61/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 121 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 122 [59/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 122 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 123 [60/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 123 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.92>
ST_14 : Operation 124 [58/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 124 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 125 [59/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 125 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.92>
ST_15 : Operation 126 [57/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 126 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 127 [58/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 127 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.92>
ST_16 : Operation 128 [56/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 128 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 129 [57/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 129 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.92>
ST_17 : Operation 130 [55/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 130 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 131 [56/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 131 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 2.92>
ST_18 : Operation 132 [54/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 132 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 133 [55/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 133 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 2.92>
ST_19 : Operation 134 [53/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 134 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 135 [54/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 135 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 2.92>
ST_20 : Operation 136 [52/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 136 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 137 [53/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 137 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 2.92>
ST_21 : Operation 138 [51/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 138 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 139 [52/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 139 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 2.92>
ST_22 : Operation 140 [50/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 140 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 141 [51/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 141 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 2.92>
ST_23 : Operation 142 [49/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 142 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 143 [50/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 143 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 2.92>
ST_24 : Operation 144 [48/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 144 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 145 [49/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 145 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 2.92>
ST_25 : Operation 146 [47/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 146 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 147 [48/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 147 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 2.92>
ST_26 : Operation 148 [46/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 148 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 149 [47/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 149 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.92>
ST_27 : Operation 150 [45/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 150 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 151 [46/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 151 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 2.92>
ST_28 : Operation 152 [44/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 152 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 153 [45/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 153 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 2.92>
ST_29 : Operation 154 [43/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 154 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 155 [44/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 155 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.92>
ST_30 : Operation 156 [42/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 156 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 157 [43/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 157 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.92>
ST_31 : Operation 158 [41/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 158 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 159 [42/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 159 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.92>
ST_32 : Operation 160 [40/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 160 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 161 [41/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 161 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.92>
ST_33 : Operation 162 [39/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 162 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 163 [40/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 163 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.92>
ST_34 : Operation 164 [38/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 164 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 165 [39/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 165 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.92>
ST_35 : Operation 166 [37/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 166 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 167 [38/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 167 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.92>
ST_36 : Operation 168 [36/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 168 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 169 [37/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 169 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.92>
ST_37 : Operation 170 [35/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 170 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 171 [36/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 171 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.92>
ST_38 : Operation 172 [34/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 172 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 173 [35/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 173 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.92>
ST_39 : Operation 174 [33/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 174 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 175 [34/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 175 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.92>
ST_40 : Operation 176 [32/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 176 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 177 [33/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 177 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.92>
ST_41 : Operation 178 [31/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 178 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 179 [32/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 179 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.92>
ST_42 : Operation 180 [30/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 180 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 181 [31/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 181 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.92>
ST_43 : Operation 182 [29/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 182 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 183 [30/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 183 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.92>
ST_44 : Operation 184 [28/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 184 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 185 [29/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 185 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.92>
ST_45 : Operation 186 [27/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 186 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 187 [28/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 187 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.92>
ST_46 : Operation 188 [26/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 188 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 189 [27/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 189 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.92>
ST_47 : Operation 190 [25/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 190 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 191 [26/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 191 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.92>
ST_48 : Operation 192 [24/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 192 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 193 [25/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 193 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.92>
ST_49 : Operation 194 [23/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 194 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 195 [24/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 195 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.92>
ST_50 : Operation 196 [22/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 196 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 197 [23/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 197 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.92>
ST_51 : Operation 198 [21/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 198 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_51 : Operation 199 [22/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 199 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.92>
ST_52 : Operation 200 [20/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 200 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 201 [21/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 201 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.92>
ST_53 : Operation 202 [19/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 202 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 203 [20/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 203 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.92>
ST_54 : Operation 204 [18/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 204 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_54 : Operation 205 [19/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 205 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.92>
ST_55 : Operation 206 [17/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 206 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 207 [18/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 207 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.92>
ST_56 : Operation 208 [16/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 208 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_56 : Operation 209 [17/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 209 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.92>
ST_57 : Operation 210 [15/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 210 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 211 [16/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 211 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.92>
ST_58 : Operation 212 [14/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 212 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 213 [15/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 213 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.92>
ST_59 : Operation 214 [13/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 214 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_59 : Operation 215 [14/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 215 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.92>
ST_60 : Operation 216 [12/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 216 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_60 : Operation 217 [13/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 217 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.92>
ST_61 : Operation 218 [11/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 218 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 219 [12/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 219 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.92>
ST_62 : Operation 220 [10/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 220 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 221 [11/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 221 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.92>
ST_63 : Operation 222 [9/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 222 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 223 [10/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 223 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.92>
ST_64 : Operation 224 [8/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 224 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 225 [9/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 225 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.92>
ST_65 : Operation 226 [7/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 226 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_65 : Operation 227 [8/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 227 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.92>
ST_66 : Operation 228 [6/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 228 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 229 [7/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 229 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.92>
ST_67 : Operation 230 [5/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 230 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 231 [6/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 231 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.92>
ST_68 : Operation 232 [4/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 232 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 233 [5/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 233 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.92>
ST_69 : Operation 234 [3/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 234 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 235 [4/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 235 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.92>
ST_70 : Operation 236 [2/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 236 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 237 [3/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 237 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.92>
ST_71 : Operation 238 [1/70] (2.92ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_1, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 238 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 239 [2/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 239 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.92>
ST_72 : Operation 240 [1/1] (2.92ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 240 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 241 [1/70] (2.92ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr_2, i32 1" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 241 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 2.92>
ST_73 : Operation 242 [1/1] (2.92ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr_2" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 242 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln51)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 0.88>
ST_74 : Operation 243 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln51_2_cast" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:51]   --->   Operation 243 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 244 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 244 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 245 [1/1] (0.88ns)   --->   "%add_ln55_2 = add i32 %gmem_addr_2_read, i32 %gmem_addr_1_read" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 245 'add' 'add_ln55_2' <Predicate = (!icmp_ln51)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 250 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 250 'ret' 'ret_ln0' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 75 <SV = 74> <Delay = 2.92>
ST_75 : Operation 246 [1/1] (0.00ns)   --->   "%speclooptripcount_ln51 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:51]   --->   Operation 246 'speclooptripcount' 'speclooptripcount_ln51' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 247 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:51]   --->   Operation 247 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 248 [1/1] (2.92ns)   --->   "%write_ln55 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_addr, i32 %add_ln55_2, i4 15" [/home/centos/workspace/vadd_kernels/src/krnl_vadd.cpp:55]   --->   Operation 248 'write' 'write_ln55' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 249 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln51_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln51_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln51]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln51_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln51_1_read       (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln51_read         (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln51_3_read      (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln51_2_read       (read             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln51_1_cast       (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln51_cast         (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln51_2_cast       (sext             ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111110]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln0              (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1                    (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln51              (icmp             ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111110]
add_ln51               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln51                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
i_cast                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln55               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln55              (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1            (getelementptr    ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111000]
add_ln55_1             (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln55_1            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_2            (getelementptr    ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111100]
store_ln51             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_load_req          (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1_read       (read             ) [ 0110000000000000000000000000000000000000000000000000000000000000000000000110]
gmem_load_1_req        (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_2_read       (read             ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000010]
gmem_addr              (getelementptr    ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000001]
specpipeline_ln0       (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln55_2             (add              ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000001]
speclooptripcount_ln51 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln51      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln55             (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln0                (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln51_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln51_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="trunc_ln51_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln51_3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln51">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln51"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sext_ln51_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln51_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="sext_ln51_1_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="62" slack="0"/>
<pin id="64" dir="0" index="1" bw="62" slack="0"/>
<pin id="65" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln51_1_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="sext_ln51_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="62" slack="0"/>
<pin id="70" dir="0" index="1" bw="62" slack="0"/>
<pin id="71" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln51_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="trunc_ln51_3_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="31" slack="0"/>
<pin id="76" dir="0" index="1" bw="31" slack="0"/>
<pin id="77" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln51_3_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="sext_ln51_2_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="62" slack="0"/>
<pin id="82" dir="0" index="1" bw="62" slack="0"/>
<pin id="83" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln51_2_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_readreq_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="1"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_readreq_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2"/>
<pin id="96" dir="0" index="2" bw="1" slack="0"/>
<pin id="97" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="gmem_addr_1_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="71"/>
<pin id="103" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/72 "/>
</bind>
</comp>

<comp id="105" class="1004" name="gmem_addr_2_read_read_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="72"/>
<pin id="108" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/73 "/>
</bind>
</comp>

<comp id="110" class="1004" name="write_ln55_write_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="0" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="1"/>
<pin id="113" dir="0" index="2" bw="32" slack="1"/>
<pin id="114" dir="0" index="3" bw="1" slack="0"/>
<pin id="115" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln55/75 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sext_ln51_1_cast_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="62" slack="0"/>
<pin id="120" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln51_1_cast/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="sext_ln51_cast_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="62" slack="0"/>
<pin id="124" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln51_cast/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="sext_ln51_2_cast_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="62" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="73"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln51_2_cast/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln0_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="31" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="i_1_load_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="31" slack="0"/>
<pin id="137" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln51_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="31" slack="0"/>
<pin id="140" dir="0" index="1" bw="31" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln51/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="add_ln51_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="31" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_cast_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="31" slack="0"/>
<pin id="152" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_ln55_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="31" slack="0"/>
<pin id="156" dir="0" index="1" bw="62" slack="0"/>
<pin id="157" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="sext_ln55_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="63" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="gmem_addr_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="64" slack="0"/>
<pin id="167" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln55_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="31" slack="0"/>
<pin id="172" dir="0" index="1" bw="62" slack="0"/>
<pin id="173" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_1/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="sext_ln55_1_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="63" slack="0"/>
<pin id="178" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55_1/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="gmem_addr_2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln51_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="31" slack="0"/>
<pin id="188" dir="0" index="1" bw="31" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="gmem_addr_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="0"/>
<pin id="193" dir="0" index="1" bw="64" slack="73"/>
<pin id="194" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/74 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln55_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="0" index="1" bw="32" slack="2"/>
<pin id="199" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln55_2/74 "/>
</bind>
</comp>

<comp id="200" class="1005" name="i_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="31" slack="0"/>
<pin id="202" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="207" class="1005" name="sext_ln51_2_cast_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="73"/>
<pin id="209" dir="1" index="1" bw="64" slack="73"/>
</pin_list>
<bind>
<opset="sext_ln51_2_cast "/>
</bind>
</comp>

<comp id="212" class="1005" name="icmp_ln51_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln51 "/>
</bind>
</comp>

<comp id="216" class="1005" name="gmem_addr_1_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="222" class="1005" name="gmem_addr_2_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="2"/>
<pin id="224" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="228" class="1005" name="gmem_addr_1_read_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="2"/>
<pin id="230" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="233" class="1005" name="gmem_addr_2_read_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="238" class="1005" name="gmem_addr_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="243" class="1005" name="add_ln55_2_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln55_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="36" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="98"><net_src comp="36" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="104"><net_src comp="38" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="54" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="56" pin="0"/><net_sink comp="110" pin=3"/></net>

<net id="121"><net_src comp="62" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="68" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="80" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="142"><net_src comp="135" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="74" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="135" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="135" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="122" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="154" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="0" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="160" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="150" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="118" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="179"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="0" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="176" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="144" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="203"><net_src comp="58" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="206"><net_src comp="200" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="210"><net_src comp="126" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="215"><net_src comp="138" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="164" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="225"><net_src comp="180" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="231"><net_src comp="100" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="236"><net_src comp="105" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="241"><net_src comp="191" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="246"><net_src comp="196" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="110" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {75 }
 - Input state : 
	Port: krnl_vadd_Pipeline_vadd1 : gmem | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 }
	Port: krnl_vadd_Pipeline_vadd1 : sext_ln51_2 | {1 }
	Port: krnl_vadd_Pipeline_vadd1 : trunc_ln51_3 | {1 }
	Port: krnl_vadd_Pipeline_vadd1 : sext_ln51 | {1 }
	Port: krnl_vadd_Pipeline_vadd1 : sext_ln51_1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln51 : 2
		add_ln51 : 2
		br_ln51 : 3
		i_cast : 2
		add_ln55 : 3
		sext_ln55 : 4
		gmem_addr_1 : 5
		add_ln55_1 : 3
		sext_ln55_1 : 4
		gmem_addr_2 : 5
		store_ln51 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |        add_ln51_fu_144       |    0    |    38   |
|    add   |        add_ln55_fu_154       |    0    |    69   |
|          |       add_ln55_1_fu_170      |    0    |    69   |
|          |       add_ln55_2_fu_196      |    0    |    39   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln51_fu_138       |    0    |    19   |
|----------|------------------------------|---------|---------|
|          |  sext_ln51_1_read_read_fu_62 |    0    |    0    |
|          |   sext_ln51_read_read_fu_68  |    0    |    0    |
|   read   | trunc_ln51_3_read_read_fu_74 |    0    |    0    |
|          |  sext_ln51_2_read_read_fu_80 |    0    |    0    |
|          | gmem_addr_1_read_read_fu_100 |    0    |    0    |
|          | gmem_addr_2_read_read_fu_105 |    0    |    0    |
|----------|------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_86      |    0    |    0    |
|          |       grp_readreq_fu_93      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |    write_ln55_write_fu_110   |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |    sext_ln51_1_cast_fu_118   |    0    |    0    |
|          |     sext_ln51_cast_fu_122    |    0    |    0    |
|   sext   |    sext_ln51_2_cast_fu_126   |    0    |    0    |
|          |       sext_ln55_fu_160       |    0    |    0    |
|          |      sext_ln55_1_fu_176      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |         i_cast_fu_150        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   234   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln55_2_reg_243   |   32   |
|gmem_addr_1_read_reg_228|   32   |
|   gmem_addr_1_reg_216  |   32   |
|gmem_addr_2_read_reg_233|   32   |
|   gmem_addr_2_reg_222  |   32   |
|    gmem_addr_reg_238   |   32   |
|        i_reg_200       |   31   |
|    icmp_ln51_reg_212   |    1   |
|sext_ln51_2_cast_reg_207|   64   |
+------------------------+--------+
|          Total         |   288  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   234  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   288  |    -   |
+-----------+--------+--------+
|   Total   |   288  |   234  |
+-----------+--------+--------+
