================================================================================ 
Commit: 20b4cec1f03fe5c82eaf899ddd315ecdc8dafbd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:38:49 2021 +0530 
-------------------------------------------------------------------------------- 
Removed redundant files

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSRvpTbtRtd3.asl

================================================================================ 
Commit: 950f2b89efaf7a527a09b135d696eea85d603d42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:33:55 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] Rollback the microcode patch

Rollback ADL_B1 patch to 0x00000019

Hsd-es-id: 16013334466
Original commit date: Tue May 18 14:57:28 2021 +0800
Change-Id: I05de030236453d5b7346011776a7f3abbe6b8d04
Original commit hash: 7e7d2a5c8c4cd99b53673237f707e0293fd10bba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: e3e77ae5caec408477e73c8640c0a8e80e3fbb5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:33:53 2021 +0530 
-------------------------------------------------------------------------------- 
WA for Caterr during system reset from pre-boot

- Hook system reset and un-power TBT controller in system reset hook function.

Hsd-es-id: 1509144523
Original commit date: Mon May 17 17:43:13 2021 +0800
Change-Id: Ie734e4e669fa98f0c474687f5da4f246d8557213
Original commit hash: cf665e5cdabfd816340fa496a342ed3d8caf6015

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/PostPciUsb4Cm.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4Cm.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4Hr.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4Hr.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4IhrPci.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4IhrPci.h

================================================================================ 
Commit: dc9e18a943605c7eaf1b39bfd21bb5b0a4ee5170 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:33:50 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Removing the GPIO programming of CLK OEB

Removed the CLK OEB GPIO programming.

Hsd-es-id: 1509198035, 1509197822
Original commit date: Mon May 17 03:27:52 2021 -0700
Change-Id: I19cae8ce7c08507cddc3e0764448605308dbf6fb
Original commit hash: 0748bfae5a064d8afa60e31718030d95ec28bf8f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc

================================================================================ 
Commit: 6f7404330cb0daebdc922c44f0d1d6c47c068eee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:33:48 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] Integrate GOP V1066

Hsd-es-id: 16013345117
Original commit date: Mon May 17 14:24:40 2021 +0530
Change-Id: I1fbaba28d87bbc425dda2d93a2a7edbdd05e07cd
Original commit hash: b05a6e39bc3e526bc66efe6fb43752f22b222458

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 44847b9eab865f8f9647ea07af8d46b0c1586252 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:33:44 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][XmlCli]: [Part 2/5] Integration of XmlCli to ADL

- Integrating XmlCli Core 5.0.0

Hsd-es-id: 22012745041
Original commit date: Mon May 3 16:33:50 2021 +0530
Change-Id: I6b516b328fa60e3d0d5ab5b4af1c11123295418c
Original commit hash: f3f541d0e2623595d4106d0fb2c81e37816b5e0f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/PostBuild.sh
AlderLakeBoardPkg/postbuild.bat
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
AlderLakePlatSamplePkg/Library/PlatformVarCheckLib/PlatformVarCheckLib.inf
AlderLakePlatSamplePkg/Library/PlatformVarCheckLib/PlatformVarCheckLibNullClass.c
AlderLakePlatSamplePkg/PlatformDxeLib.dsc
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/PlatformPkg.dsc
AlderLakePlatSamplePkg/Setup/Advanced.vfr
AlderLakePlatSamplePkg/Setup/HiiConfigAccess.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/Setup.inf
AlderLakePlatSamplePkg/Setup/Setup.uni
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 9fa3c606d3aa4efe1aa9f4cc1df9c9b0df5c78ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:33:40 2021 +0530 
-------------------------------------------------------------------------------- 
[XmlCli] [Part 1/5] XmlCli Core 5.0.0

- Making XmlCli available for external ready
Check-in includes New Core 5.0.0 version of XmlCli which is independent of platform specific code.

Hsd-es-id: 22012745041, 22011886450
Original commit date: Mon May 3 12:55:35 2021 +0530
Change-Id: Ic8800212cf015a2916b7869240df0060998fd6ab
Original commit hash: dbb0f35d73ec5eb30c29c534e46bf8e008b728d1

-------------------------------------------------------------------------------- 
[Changed Files]
Features/XmlCliFeaturePkg/Include/Library/SharedMailbox.h
Features/XmlCliFeaturePkg/Include/Library/XmlCliApi.h
Features/XmlCliFeaturePkg/Include/Library/XmlCliCommon.h
Features/XmlCliFeaturePkg/Include/Library/XmlCliSetup.h
Features/XmlCliFeaturePkg/Include/PostMemory.fdf
Features/XmlCliFeaturePkg/Include/PreMemory.fdf
Features/XmlCliFeaturePkg/Include/XmlCliFeature.dsc
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/BiosKnobsElement.c
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/Cli.h
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/CliMain.c
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/SharedMailbox.c
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/XmlCliComLib.c
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/XmlCliComLib.h
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/XmlCliCommonLib.inf
Features/XmlCliFeaturePkg/LibraryPrivate/XmlCliCommonLib/XmlWriter.c
Features/XmlCliFeaturePkg/Readme.md
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/TianoCompress.c
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/TianoCompress.h
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliCommonDxe.c
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliCommonDxe.inf
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliSetup.hfr
Features/XmlCliFeaturePkg/XmlCliCommon/Dxe/XmlCliSetup.uni
Features/XmlCliFeaturePkg/XmlCliCommon/Pei/XmlCliCommonPei.c
Features/XmlCliFeaturePkg/XmlCliCommon/Pei/XmlCliCommonPei.inf
Features/XmlCliFeaturePkg/XmlCliCommon/Smm/XmlCliCommonSmm.c
Features/XmlCliFeaturePkg/XmlCliCommon/Smm/XmlCliCommonSmm.inf
Features/XmlCliFeaturePkg/XmlCliCommon/Tool/ParseSetup.py
Features/XmlCliFeaturePkg/XmlCliCommon/Tool/readme.txt
Features/XmlCliFeaturePkg/XmlCliFeaturePkg.dec
Features/XmlCliFeaturePkg/XmlCliFeaturePkg.dsc

================================================================================ 
Commit: c7065a0484f41d0aec9dfb7c650392336d085494 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:33:38 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Fix AMT HTTP ISO file Cannot Retrieve Problem

Fix AMT HTTP ISO file Cannot Retrieve Problem.

Original commit date: Thu May 13 15:13:22 2021 +0800
Change-Id: I06e3f6de726a5c09b64717882649814cd76a546e
Original commit hash: c28c693068f5107c6a0635586e5523d91e3763c0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecovery.c
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c

================================================================================ 
Commit: fd1dfe1e246ade067faa89bfec42ff479e97e7c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:33:37 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon May 17 01:34:52 2021 -0700
Change-Id: Ib7ffcdcf2c80b00ee1ac26b1abd68ba7e8fb51c0
Original commit hash: ed8c5047e2843f1a046c02e1f573a34072472e3a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2f36f658ecf22068335f49a28043e0bbfdcfc5f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:33:35 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.18

(cherry picked from commit 4189c89b1c8007e0249b047732624ddb35100661)

Mon May 17 06:30:47 2021 +0000
Original commit date: Mon May 17 06:30:47 2021 +0000
Original commit hash: 87bdf5b283ba6a98fc40ee8cadf29515e9cfeda9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b5c1a65d03e8fc37afa7c93529670956d7de04dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:33:32 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][22013133108][ADLS][G0][PO]DDR5-2DPC-1R MRC Training Failures at 3200G2 and 3600G2

Changes:
1. G0 only: set default DIMM DFE values: Tap1 = -25 and Tap2 = -10, only at 3200 and above
2. G0 only: Change the GroupA CaOdt for 2DPC 1R1R from 240 to 480 Ohm
3. G0 only: Skip ReadAmplifierPower and DiffDcc
4. GetMinRequiredEyeWidth: set to 2 for DDR5 2DPC at 3600 and above

Hsd-es-id: 22013133108,22013133064
Original commit date: Thu May 6 21:46:36 2021 +0800
Change-Id: Iba91541bf5e2181f63bf66192e603dad3a58f10a
Original commit hash: c3471e678e670a68233b9c127becfef8f729cebc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 0ffe9e74438001ad20e50f735a969c79fe8611c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:33:27 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL-P] Sata port D3cold/D3hot switch support in non-VMD case

Add D3cold/D3hot switch support for non-VMD sata port for ADL-P platform.

Hsd-es-id: 1509173248
Original commit date: Fri May 7 10:13:11 2021 +0800
Change-Id: I236a27d6dc89f5ec096a580b5f18ef635b0aaaf3
Original commit hash: 48578abec3a1a94428a670a442b0b56055bd79f2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3SataPort.asl

================================================================================ 
Commit: f9358977588602a0d5eb2ef2bc7ef2bce85be753 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:33:25 2021 +0530 
-------------------------------------------------------------------------------- 
[RPL-S][S14] RTD3 support Initial version

Add the necessary files for RPL S14 RTD3 support

Hsd-es-id: 1509126975
Original commit date: Thu May 13 13:17:21 2021 +0800
Change-Id: I40ad8f575ce7cc4d6e0a60f8d25116e2764ef964
Original commit hash: 6e1fa9fe4f472d05f165b3f3580fd8d084419926

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/RplSRvpTbtRtd3.asl

================================================================================ 
Commit: 84010ec0240098dfe66f69274c2bb5a79229f502 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:33:23 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2207_01

Hsd-es-id: N/A
Original commit date: Sun May 16 19:55:08 2021 -0700
Change-Id: If51fd6fe856f5f11105ded8847c9fd3b03018f6e
Original commit hash: 8beccc3dddf2a92bbe6050d0a18236da8a7060b6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 846154e52eff5c1ef81da2dacb037e6a2d636918 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:33:20 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLP] Dynamic switching between iGFx Display to dGFx Display fails on Type C ports

Hsd-es-id: 16013211859
Original commit date: Thu May 13 21:32:30 2021 -0700
Change-Id: I46dbc3fbd90965e3f9ddec859f8c753dfa8c05da
Original commit hash: 7303965fd192d4b007795ecbc9c49cbe7f249f8e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlSPostMem.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/Setup.c
AlderLakePlatSamplePkg/Setup/Setup.inf
ClientOneSiliconPkg/IpBlock/Graphics/AcpiTables/IgfxCommon.asl

================================================================================ 
Commit: 7afef272528fb40cc006f8577341a2a8c2b2c6f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:33:17 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2207_00

Hsd-es-id: N/A
Original commit date: Sun May 16 08:49:30 2021 -0700
Change-Id: Icdcf7175fc5cd66310dbf4f297764003476134ed
Original commit hash: 82e4f83ad1ad3518c215675417a863edbd136303

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9c24674199bbe5ebd9fd57cb2256bcbac06010de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:33:15 2021 +0530 
-------------------------------------------------------------------------------- 
OverClocking: [ADL][OC]Hide Atom Core and Atom L2 options not to expose with ADL S 601 CPU

Hide Atom options exposed in BIOS setup for ADLS 601

Hsd-es-id: 1509186783
Original commit date: Wed May 12 15:29:59 2021 +0800
Change-Id: If2b7e1f525391d09f51edd80a0ff06fae514d556
Original commit hash: 3e96da5b2d7ed613a4acfce2998b28eef6fd8cbc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: f04109f8fb5413c46cd002f0dbdc7b1be4820361 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:33:12 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun May 16 01:24:09 2021 -0700
Change-Id: I23fdc44bdd38a7b8830923f93271a5146a801d3c
Original commit hash: b9a5af1c35804d88a7bb26598485f65ff2e147e9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 0a4cc1f6e467569ae984fd0fa339839a56a31de2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:33:10 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.17

(cherry picked from commit c64235cc55fba70080d0a2a257609ea2a2f7a911)

Sun May 16 05:58:14 2021 +0000
Original commit date: Sun May 16 05:58:14 2021 +0000
Original commit hash: 776c6f1f429b31ac28f105075d3de3feb02c34f4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4983bdca71429d0f8f68ade7a865622ec313a55c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:33:07 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][14014138976][ADL-S][DDR5]CPGC Hang w\ specific dimm populations

Issue:
 MRC hangs in ECT with asymmetric DDR5 population: empty / 1R / 1R / empty
 Hang is in CATM routine, when CA Parity is used.

Root cause:
 MrcCustomRunCADB() uses Cadb20TestDoneStatus() to poll for CADB test completion.
 CADB is started only on selected channels using Cadb20ControlRegWrite() which has McChBitMask argument.
 But Cadb20TestDoneStatus() is using global Outputs->McChBitMask for polling.
 Hence in asymmetric config it polls for channels that are not participating in the test.

Solution:
 Add McChBitMask argument to Cadb20TestDoneStatus() and poll only on participating channels.

Additional change:
 - Added DDR5 support in SetupMcMprConfig() which was missed in MRC 0.0.2.16

Hsd-es-id: 14014138976
Original commit date: Sat May 15 18:09:37 2021 -0700
Change-Id: I24f4805183466261e22a1ba7f5162e014851a5ab
Original commit hash: 06174821e7a3067b368a4d426a96cc0ee62f85ce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 518d81d09241567bb254b81f84fe0466cc3f10a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:33:04 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.16

(cherry picked from commit 5e96a0eb7825977d9f0fc986509af54ae9c42f15)

Sat May 15 23:08:43 2021 +0000
Original commit date: Sat May 15 23:08:43 2021 +0000
Original commit hash: 02b8978695d7c905660bb825d75083d51cfc7837

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f3f6a6b8be06564c41c2c1a4eac108af5e1b9db7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:33:01 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1508971330][ADL-S] Limit RdRdSG and RdRdDG in RdMpr training

[Title]
 Limit RdRdSG and RdRdDG in RdMpr and ReadLeveling

[Issue/Feature Description]
 If DDR4 tRDRD_sg is increased above max spec value of 8, as in OC scenario,
 then we need to keep it at 8 during RDMPR and Read Leveling training steps,
 otherwise B2B traffic is broken.

[Resolution]
 Updated SetupMcMprConfig to ensure tRDRD_sg/dg are correct for B2B traffic.
 Updated SetupMcMprConfig to use MC_MPR_CONFIG_SAVE struct for register save/restore.
 Fixed issue with MC0_CR_CPGC2_V_CHICKEN not being properly restored.
 Removed bank group mapping programming from SetupMcMprConfig, this is done in PreTraining.
 Added SetupMcMprConfig call in ReadLeveling, for DDR4/5 only.

[Impacted Platform]
ADL-S DDR4.

Hsd-es-id: 1508971330
Original commit date: Mon Mar 15 19:19:47 2021 +0800
Change-Id: I15f1a71a3ef387db8f2f0f70c2516ca39cf2a933
Original commit hash: 07c86bd021f0ffd2bddcb38bcde9d4d8f19aeece

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: b741fcae736f7015023580e6ee3461c31786bed7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:32:56 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2206_00

Hsd-es-id: N/A
Original commit date: Sat May 15 08:49:08 2021 -0700
Change-Id: I7e98f8768550b3d973b500ad2f4d0ea042884aea
Original commit hash: d28e1344b7e2b554f133f9d75c693137b02c6162

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 48be1d37e62b5f53f81a0975bf39cedd3403aa35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:32:54 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat May 15 01:24:07 2021 -0700
Change-Id: I08c03aa6cec52fd618c62731408a724a3240d422
Original commit hash: 59d40727b8e4edfc6453a28e10918b4640701596

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8a3bdf9f9dfc09ce40cd59dc10e8d1a90ced4255 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:32:51 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.15

(cherry picked from commit 02be4a8675089b8bb6e101ab55ede25b7124c7e4)

Sat May 15 00:33:35 2021 +0000
Original commit date: Sat May 15 00:33:35 2021 +0000
Original commit hash: b4334fbf2d4dc6d84b010173341437c1217102ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2e181de47df9b9c530c78e61c6f23f49af32de40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:32:49 2021 +0530 
-------------------------------------------------------------------------------- 
[MRC][22012129963][ADL-S][DDR5]: Dynamic Memory Boost with SAGV

[Title]
Dynamic Memory Boost with SAGV

[Issue/Feature Description]
New Setup option added for Dynamic Memory Boost (DMB) feature
DMB is enabled only for XMP Profiles 1, 2, and 3. (Profile 3 supported with DDR5 only)

MRC's role is to train both default and DMB profile, and store in SAGV space, when this feature is enabled.

[Resolution]
If MRC training fails with DMB enabled, a reset will be issued to revert back to Standard SPD profile, with DMB disabled.
Optimize MRC training for Standard SPD Profile with DMB enabled

[Impacted Platform]
ADL-S DDR4 DDR5.

Hsd-es-id: 22012129963
Original commit date: Mon Apr 19 21:11:02 2021 +0800
Change-Id: Ie49303f2e7da3d2adb8e7df27416de8fe0ba6ba0
Original commit hash: 48e55d50773222072c84d69ce0e685af96b2e8c5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/SystemAgent/Include/MemInfoHob.h
ClientOneSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h

================================================================================ 
Commit: 7cb3142e1a202b17d484c364caef1b80b9915a3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:32:45 2021 +0530 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:Pmc] BIOS needs to clear TNTE_RTC_ERROR_LOAD_OFFSET.LOAD_OFFSET_EN

Cleared LOAD_OFFSET_EN bit as per request

Hsd-es-id: 22013116016
Original commit date: Tue May 4 13:08:40 2021 -0700
Change-Id: I1fefe7c88a4c5a2e654b322ba25c2fa412268283
Original commit hash: 1389d8f8c5716221da31a81fa6c667d3d9409c82

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c

================================================================================ 
Commit: 70549094e7f61da546bda272b91c20ba1dfc2596 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:32:43 2021 +0530 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:PcieRp]Request bios to remove the RP/BP timeouts for ADPS

The required programming is moved out of BIOS to chipsetinit, so getting rid of the programming in BIOS

Hsd-es-id: 22013074343
Original commit date: Thu May 6 17:28:44 2021 -0700
Change-Id: I0418cf84ccd5474427eded834aac68a23499fe1d
Original commit hash: 8bf5a412d0c142c15513b7433c062188ec0b285d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 5802c4cca7c91d03b358dd8cea9290a521e28b52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:32:38 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2205_00

Hsd-es-id: N/A
Original commit date: Fri May 14 08:48:53 2021 -0700
Change-Id: I6336b4598f1a58a1c92122c9fd52e821885bbbd8
Original commit hash: 11a87f4b4d634f6ceeda802f5b610a77695d45af

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: fb614ad91a0820dd08807a23c53fbd710296385c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:32:37 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri May 14 01:46:55 2021 -0700
Change-Id: I9322004f8f3b6858e62249a8e52ce6a6c38e2739
Original commit hash: 3df7c910d1b09da19f083ae4c43dadac261e3ab2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: f371b463588a59e524bfc4d3718ce060084dc9d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:32:34 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509196045]OverClockSetup: ConvertClock2FreqRatio need use correct value for RefClk

[Title]
 ConvertClock2FreqRatio need use correct value for RefClk

[Issue/Feature Description]
 ConvertClock2FreqRatio assumed RefClk = 0 is Auto, while Setup option does not have Auto anymore.

[Resolution]
 Updated this function to return correct RefClk using MrcRefClkSelect encoding.
 Also removed OddRatioMode as it's not used anymore.

[Impacted Platform]
 ADL ALL.

Hsd-es-id: 1509196045
Original commit date: Thu May 13 20:27:53 2021 +0800
Change-Id: I85a3141de05838775cedfaef082ce9002671ae26
Original commit hash: defbb23878b9ea3ff6b980a9584212dc20d01bd2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/OverClockSetup.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 272c02b8752433a3aba96b1b056708e5155f26aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:32:31 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Fix WPCN/N393 and CLP[0..5]/DSC[0//5] _HID/_UID conflict in fwts test

[Description]
the error log is:
High failures:
 uniqueid: \_SB_.PC00.LPCB.WPCN.UAR5._HID/_UID conflict with \_SB_.PC00.LPCB.N393.UAR4._HID/_UID
 uniqueid: \_SB_.PC00.LPCB.WPCN.LPT2._HID/_UID conflict with \_SB_.PC00.LPCB.N393.PBI1._HID/_UID
 uniqueid: \_SB_.PC00.LPCB.WPCN.PBI2._HID/_UID conflict with \_SB_.PC00.LPCB.N393.PBI1._HID/_UID
 uniqueid: \_SB_.PC00.LPCB.WPCN.PEP2._HID/_UID conflict with \_SB_.PC00.LPCB.N393.PBI1._HID/_UID
 uniqueid: \_SB_.PC00.CLP0._HID/_UID conflict with \_SB_.PC00.DSC0._HID/_UID
 uniqueid: \_SB_.PC00.CLP1._HID/_UID conflict with \_SB_.PC00.DSC1._HID/_UID
 uniqueid: \_SB_.PC00.CLP2._HID/_UID conflict with \_SB_.PC00.DSC2._HID/_UID
 uniqueid: \_SB_.PC00.CLP3._HID/_UID conflict with \_SB_.PC00.DSC3._HID/_UID
 uniqueid: \_SB_.PC00.CLP4._HID/_UID conflict with \_SB_.PC00.DSC4._HID/_UID
 uniqueid: \_SB_.PC00.CLP5._HID/_UID conflict with \_SB_.PC00.DSC5._HID/_UID
 uniqueid: \_SB_.PC00.I2C5.SMKB._CID/_UID conflict with \_SB_.PC00.I2C1.TPL1._CID/_UID

[Resolution]
Change the _UID of devices to unique value.

[Impacted Platform]
ADL/RPL

Hsd-es-id: 16013201863
Original commit date: Thu May 13 10:19:34 2021 +0800
Change-Id: I9323ff8f48f0a425a13ac777fbee85303c50ea23
Original commit hash: 23118d08eaaf6a61facbb270596de938558d12e5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Sio/Wpcn381UCom.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Sio/Wpcn381ULpt.asl

================================================================================ 
Commit: 0a93958c79673ee6dea83c88085840e94340f075 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:32:28 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Fix BAT[0/1/2]._HID/_UID conflict in fwts test

[Description]
the error log is:
High failures:
 uniqueid: \_SB_.PC00.LPCB.H_EC.BAT1._HID/_UID conflict with \_SB_.PC00.LPCB.H_EC.BAT0._HID/_UID
 uniqueid: \_SB_.PC00.LPCB.H_EC.BAT2._HID/_UID conflict with \_SB_.PC00.LPCB.H_EC.BAT0._HID/_UID

[Resolution]
_UID method return a number instead of GNVS field.

[Impacted Platform]
ADL/RPL

Hsd-es-id: 16013201863
Original commit date: Thu May 13 15:15:58 2021 +0800
Change-Id: I5e202a922f2ab9aa8b6cc804c2c526c3c8fa44b8
Original commit hash: 7e62493a7f600d063c23a90fff8b1e912a0c2742

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/Asl/Bat1Real.asl
AlderLakePlatSamplePkg/EC/Asl/Bat2Real.asl

================================================================================ 
Commit: bce985d1e2fe1c5b06b4659840a0fb6b1e9e7184 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:32:26 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Remove deprecated skuid check for ADL-S

Hsd-es-id: 1509133213
Original commit date: Sat May 8 17:29:42 2021 +0800
Change-Id: I8ae1f9de46675c0c178d6e9443bd9288440500f2
Original commit hash: 39387dcfae79db2cda45c5d148a9baff467a163f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfigPreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 9b28a580033d340f019cb09bcc2100cbf86f8c86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:32:23 2021 +0530 
-------------------------------------------------------------------------------- 
[RPL] BIOS to override PLATFORM_IS_RPL in CpuStrapSetData2

BIOS to override PLATFORM_IS_RPL base on VendorId and ProdID

Hsd-es-id: 1509147777
Original commit date: Mon May 10 15:57:17 2021 +0800
Change-Id: I2ae1f48195a1c5cbc4219acf4052dfc74d1a7fe6
Original commit hash: 2b670e4dd8f7be3ecdb9ce671539f33db4e45ef9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/PeiCpuInitFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h

================================================================================ 
Commit: d1e5a7147f9e4108c5af1d4e30733fbc05f6ad12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:32:21 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.14

(cherry picked from commit 280ab7c6ee130cdedfd52d512fef925b920ae90b)

Fri May 14 00:02:12 2021 +0000
Original commit date: Fri May 14 00:02:12 2021 +0000
Original commit hash: 2f7a3945191a5ef16b2c8c0274019701bacb7f57

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 189b1d111e53bf03005ca37e495d59bc8b6e46e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:32:19 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1508971266]ConvertClock2Freq need check Gear2 and Gear4

[Title]
ConvertClock2Freq need check Gear2 and Gear4

[Issue/Feature Description]
Sometimes, ConvertClock2Freq returns a freq which doesn't support
Gear2 or Gear4, but GEar2=TRUE, or GEAR4=TRUE. Later on, Frequency
Lock reports failure.

[Resolution]
Check Gear2 and Gear4.

[Impacted Platform]
ADL-S all.

Hsd-es-id: 1508971266
Original commit date: Fri Mar 12 22:50:04 2021 +0800
Change-Id: I2376ca7b7879d32609619372fb3133445ba99da6
Original commit hash: be854d917fccae773e654b827827523753be800b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: d4dc2cd4acca611786c0223d44d5c9e97256578c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:32:17 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.13

(cherry picked from commit 45a91952a3f77e032cac0dba07098d296308c269)

Thu May 13 22:45:34 2021 +0000
Original commit date: Thu May 13 22:45:34 2021 +0000
Original commit hash: 6b80c6af37eee96c8bca588d84aa3ccb94b9f6d7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 078aecabc81769d8dbd425787212a74f6ca26cf5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:32:15 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509191630][ADL-S | DDR5] 2DPC CLK Shift in ECT

DDR5 ECT: shift CLK/CTL across two DIMMs in 2DPC case to enlarge the composite CMD eye.
This is done after CSTM and before CATM, based on CTL centering per rank.

Additional changes:
 - DQTimeCentering1D - allow using WrT for DDR5 for recentering after basic training is done
 - WRDSEQT - recenter using WrT instead of WrTDdr5, for speedup
 - Increase the PcdFlashFvFspmSize from 0x00120000 to 0x00123000 for ADLP and ADLN

Hsd-es-id: 1509191630
Original commit date: Wed Feb 3 15:25:17 2021 +0800
Change-Id: I54b803b41ed6142238cf5c4aa2323569936b21d5
Original commit hash: c800375b3918ccd6b24a0d7c5fe155a34df450bd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeAdlp.fdf
AlderLakeFspPkg/AlderLakeFspPkg.fdf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 9a1e3c45a85df2975732aa3a0366aa53b1f1dc82 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:32:11 2021 +0530 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg]IPCLKCTR.MDPCCEN should not set by BIOS

MDPCCEN bit is not present on ADL-S systems, getting rid of all access to that bit.

Hsd-es-id: 22013008283
Original commit date: Thu May 6 17:09:53 2021 -0700
Change-Id: I2482cbaa1cffe48c36e5b27d0b6cb1943d58453b
Original commit hash: 11e833acf92cc793fdc87e1af7fb2f2705229c5e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 12c771be068d9ba0da0ed029cb102ccc6e21e0a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:32:09 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Add support for BIOS control over Serial IO SPI

Part 2:
- Added Serial Io Spi early initialization support in Fspt phase

Hsd-es-id: 22012976123
Original commit date: Tue May 11 14:07:58 2021 -0700
Change-Id: Ifd473912188d378101066ec1252dd43104540bd7
Original commit hash: e50b648766bdab7006b2f141e95d4dfaab70fe08

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FsptUpd.dsc
AlderLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.nasm
ClientOneSiliconPkg/Fsp/Library/SecFspSiliconLib/SecFspSiliconLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/PeiSerialIoInitLib.h
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLib.c
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLib.inf
ClientOneSiliconPkg/Pch/Library/SecPchLib/SecPchLibFsp.inf

================================================================================ 
Commit: f9e793a4063c0a5cc2b8ca8be57ffd2cb6bf7073 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:32:07 2021 +0530 
-------------------------------------------------------------------------------- 
HSTI: P2SB EPMASK7 Remove Access Mask is not Configured is reported by HSTI

Modify the EPMASK7 test to align strictly with PSCS spec.

Hsd-es-id: 16013040359
Original commit date: Fri Apr 16 19:23:48 2021 +0200
Change-Id: I27e8be6b21a62a748b15ba9f173d18d12dd5a9d6
Original commit hash: 1862ad249c29a702496b89418d8eac249eb9b6ed

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Hsti/HstiIhvSmm/SecurePchSmmConfiguration.c

================================================================================ 
Commit: 3e6a02790b7d9c16954d202b6474a0fbcd9c423b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:32:03 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2204_00

Hsd-es-id: N/A
Original commit date: Thu May 13 08:50:00 2021 -0700
Change-Id: Ied9d282c283aef20036dfec4b136cc16884181d7
Original commit hash: e53deebe57e69f164db5cccf28d7fe99c61fa617

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4665ed202ea9dceed10b4e4b123466cefe8df8c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:32:00 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Removing the GPIO programming of CLK OEB

Removed the CLK OEB GPIO programming.

Hsd-es-id: 16013233348
Original commit date: Thu May 13 16:54:58 2021 +0530
Change-Id: Ieb7da19acbbe22ee3c16c3353757c51f4d0ad108
Original commit hash: 98cee45870fbf4847777493994de7280552ce2f8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPreMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc

================================================================================ 
Commit: da2c48e13fba2292864939a4e5cf93f211c27d44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:31:58 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Updating the Soundwire policy.

Soundwire Setup option should match with Config policy.

Hsd-es-id: 1509068240
Original commit date: Tue May 4 14:21:40 2021 +0530
Change-Id: I61c480c3a82a01b6aa1b490e903071f371b90e06
Original commit hash: dc76146e9baea80030a6851602d5c13e9ed6a939

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c

================================================================================ 
Commit: 072aa07a10d81ded1630262b66b012eb198d08ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:31:55 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] Add support for BIOS control over Serial IO SPI

Part 1:
- Added Serial Io Spi Lib with Read/Write/WriteRead support

Hsd-es-id: 22012976123
Original commit date: Fri Apr 23 14:09:35 2021 -0700
Change-Id: Ie96adf47f571bf6f546419dadf43fda9c7b59863
Original commit hash: 1ec1299ea4a466e17f4ac7d917109665d3a4be34

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc
ClientOneSiliconPkg/Include/Library/SerialIoSpiLib.h
ClientOneSiliconPkg/Include/Register/SerialIoSpiRegs.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoSpiLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Spi/Library/BaseSerialIoSpiLib/BaseSerialIoSpiLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/Spi/Library/BaseSerialIoSpiLib/SerialIoSpiLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Spi/Library/BaseSerialIoSpiLib/SerialIoSpiPrivateLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/Spi/Library/BaseSerialIoSpiLib/SerialIoSpiPrivateLib.h
ClientOneSiliconPkg/Product/AlderLake/SiPkgCommonLib.dsc

================================================================================ 
Commit: 6e56716c4b730c295d4393c5175a9850b98e2676 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:31:51 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.12

(cherry picked from commit 1a6e330036df1b66da26022385af576b04a9d245)

Thu May 13 11:39:32 2021 +0000
Original commit date: Thu May 13 11:39:32 2021 +0000
Original commit hash: c43eade52aa6e36a2e10fe1a67b11d16bfba3877

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 531e5cba0aa6720cf3fe5fc055fbc1f02df54c63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:31:48 2021 +0530 
-------------------------------------------------------------------------------- 
[ICL/TGL/RKL/ADL/MTL] Both IGD & PEG display works in BIOS Setup when PEG Gfx Card is connected.
- GGC[VAMEN] (bit 2) is set along with IVD bit, so the sub-class field changes to 0x80.
- Remove GfxIsVersatileAcceleration related code

Hsd-es-id: 14013537582
Original commit date: Sun May 2 20:14:33 2021 +0530
Change-Id: I9bbc9bca28f63ea2a37f5fac2241f12b8380a5ff
Original commit hash: 9e96e9ad2c9b7b642e9081a971393a30a02e7f7c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/AdditionalDisableSteps.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/AdditionalDisableSteps.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMemoryMap.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: b8fc0a91f5682c2841f129ce0ec21b1f0a2d8e94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:31:45 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL] Add codes support for I2C6 and I2C7
      Added SerialIoTiming Parameters and PEP Constraint for I2C6 and I2C7

Hsd-es-id: 16013310829
Original commit date: Tue May 11 12:49:20 2021 +0530
Change-Id: Ia59a6593dd9b0928ff7120e92ba593c970380a26
Original commit hash: 0b2f09ac72bd3ddf9f73101a1be89eba62dc4369

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoTimingParameters.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/AcpiSetup.hfr
AlderLakePlatSamplePkg/Setup/AcpiSetup.uni
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: de09d0a0b4ef8892f2fdbde7d0dbadfca9e9d981 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:31:42 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Fix PlatformConfigurationChangeVariable.h typos in Intel Reference Code

Replace EFI_TREE_PHYSICAL_PRESENCE_DATA_GUID with PLATFORM_CONFIGURATION_CHANGE_VARIABLE_GUID

Hsd-es-id: 22012976694
Original commit date: Thu May 13 10:34:25 2021 +0530
Change-Id: I10748078043cacdec84e579e4a8fbaedf18ae9b3
Original commit hash: 9ca290a0af0c909bb7d5bbbb1e362419b18ad7bf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/PlatformConfigurationChangeVariable.h

================================================================================ 
Commit: 64d39225f67a4193fff0f0144cb5515ea642f6fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:31:40 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu May 13 01:58:40 2021 -0700
Change-Id: I2dd4c8d31f23173793af4ec77f5916dffe28608b
Original commit hash: 392264b00bbbafd0561be967350f72a219760edd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1f2f1a6e9fbb65c465d5230976eb8681603cbfc5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:31:38 2021 +0530 
-------------------------------------------------------------------------------- 
Adding WCS binaries with debug and release build options.
Code improvement with free memory in WifiConnectionManager driver

Hsd-es-id: 22012512195
Original commit date: Mon May 10 15:25:43 2021 -0700
Change-Id: I58ad0dbff7183ff3f1db65cbacc857b21e7dd571
Original commit hash: c184a88454583c8e439b53f43f3e941328bec1dc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Features/WifiConnectionManagerDxe/WifiConnectionMgrImpl.c

================================================================================ 
Commit: 275bd91ba539d810f111ef0395cd0b4f29868c21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:31:34 2021 +0530 
-------------------------------------------------------------------------------- 
Feature/RPE: Enable Remote Platform Erase by default

- Enabled the PCD for RPL.
- Fixed some build issues

Hsd-es-id: 16013305881
Original commit date: Sun May 9 21:59:32 2021 +0530
Change-Id: Id4560925038721e74a1d9d4870f1db1313475a2d
Original commit hash: 685dd26b2366822870a54d756132f58507bfd765

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: f7bf8d429a1c2fc5701cd135c445d86e30b687e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:31:29 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P]: Fix Cpu policy defaults mismatch with Setup

Hsd-es-id: 16013290452
Original commit date: Tue May 11 10:44:06 2021 +0800
Change-Id: I0e68fe2de6eb2f194ab009881d06d3d7ddf2631e
Original commit hash: 4b9adde7b3733fd7ae66437cd427ab8bfe15e63e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c

================================================================================ 
Commit: a34f66d0e87b8d7fdcca0c7aeae594d8ae088735 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:31:27 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] This line "If(CondRefOf(\_OSI,Local0))" causes this warning "Method Local is set but never used ^  (Local0)"

Because Local0 reused as string storage but never used, remove parameter Local0 will fix this warning.

Hsd-es-id: 22013019692
Original commit date: Wed May 12 14:19:48 2021 +0800
Change-Id: If9ce2a7ffa4e3781f898cb6ddd8695e877398aaa
Original commit hash: d99991eb7fc82bfd3f736cd3ced8541b122d8d13

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl

================================================================================ 
Commit: c727f35bbbfad0bfadf8521216d12260b477c183 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:31:25 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.11

(cherry picked from commit bb00455931a353c84a32331ce8ecf9f8f9e84fcd)

Wed May 12 19:35:49 2021 +0000
Original commit date: Wed May 12 19:35:49 2021 +0000
Original commit hash: 7f9e6618568abe7243bc873a62e64e441daa7704

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: da72c35699f44aee6d52b52088417e645c9319b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:31:22 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16013257911][ADL-P | LP5 DDR5] MiniBIOS support for ADL-P Boards.
  - Add MiniBIOS support for ADL-P LP5 T3 RVP, GCS RVP and DDR5 MR RVP.
  Other changes:
  - Update MiniBIOS ucode for B0/J0 and Q0.
  - Correct tRCDmin to 18ns in LP5 GCS SPD table.
  - Add missing CPU device ID's for ADL-P/M/N

Hsd-es-id: 16013257911
Original commit date: Wed Apr 14 06:16:28 2021 +0530
Change-Id: Ifcf5cefb3b3eee93b12dc40c5b2c0bc96af1bfc2
Original commit hash: c691786a89c04c33e7531ba9f0a210680472b3ee

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlPSpdMap.dsc

================================================================================ 
Commit: 4b8fd87230285e8c76b776706a02bcd65ff3e0b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:31:20 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][BIOS RCR] ADL-P to support PCIe-Gen 4 and intel H20(Pyramid Glacier) with a single M.2 with x2 MUX via RVP - Part2

Added hybrid check for CPU port

Hsd-es-id: 16013098654
Original commit date: Tue May 11 11:48:09 2021 -0700
Change-Id: I77951d8b97e10249e120ae6764c9ca958e93693d
Original commit hash: b51394ca9c0cb3a545fdf2bfab2350d06743945b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/PcieRpGenericPcieDeviceRtd3.asl

================================================================================ 
Commit: d5f4d594fef574dbb99d12f5a64c06786d246cfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:31:18 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.10

(cherry picked from commit c1ef08eb75a86eb71c5c3c8a9c69745f56abff29)

Wed May 12 18:00:43 2021 +0000
Original commit date: Wed May 12 18:00:43 2021 +0000
Original commit hash: 7eb6ef4f6ac8a40122e87f7c35ccef5170bec789

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5156e182a3e0a597b915267870cd895d342ba24f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:31:15 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16013330967][ADL-P ADL-M | LP5] Enable Command Mirroring feature on LP5
  - Enable Command Mirroring feature on LP5

Hsd-es-id: 16013330967
Original commit date: Wed May 12 21:26:19 2021 +0530
Change-Id: Ib1152a262b9eb47c281cd0d754ec49bf91e116bc
Original commit hash: c5cfa36882671bba26e33078762c99e8f6e31350

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 4895df4d1f78a515041fb441d906de03b256e554 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:31:13 2021 +0530 
-------------------------------------------------------------------------------- 
Code clean up klockwork issues with NULL check's and reference fixes.

Original commit date: Thu May 6 12:38:47 2021 -0700
Change-Id: I1cf763c65056bda623be32ded43d669aa03d00fb
Original commit hash: c866f6d414ca6864d0e709f0a9b14d8ca8a86142

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/OneClickRecovery/OneClickRecoveryHttpsSupport.c
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.c

================================================================================ 
Commit: 6d4515f49271d699fb8fb1e609b3aec079a717b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:31:09 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2203_00

Hsd-es-id: N/A
Original commit date: Wed May 12 08:49:44 2021 -0700
Change-Id: If33eee61cf16d6bb1d56e529996d8e19efc3aa12
Original commit hash: ac8b36b198f7efea51ff11a21e3b4a75aec2e210

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9ddba237ec8e7201a699cee9e45dbae22650a7c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:31:06 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH] SB hang while active USB2Dbc Trace active with ITH tool connected

Skip configurations (LPP_EN/IxTOT/DbCTrace) when ITH tool is in use
Defer setting CMD until EndOfPei when ITH tool is in use

Hsd-es-id: 18016282725
Original commit date: Tue May 11 19:47:09 2021 +0800
Change-Id: Ia89b36fa44650b67cb77a91e8bcf0dac96de63a6
Original commit hash: b24fa2f96b0b12c97fbf44f759d14556a809b958

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubLib/PeiPchTraceHubLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiTraceHubLib/PeiTraceHubLib.c

================================================================================ 
Commit: a56b05151fe9581b3974e4f4b2d2b4671717cca6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:31:04 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Correct BIOS setup option for VR ICCMAX range maximum description should be 512A

Hsd-es-id: 1509188031
Original commit date: Mon May 10 01:21:13 2021 -0700
Change-Id: Id55860ae0be9a3fd8ce92b89003f5a1d67d15429
Original commit hash: ee738513ce9121a7bc0bcaec6ba27b2a1737222c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h

================================================================================ 
Commit: 2b9fb1dcc86ca2803aca9196a220038b61bf3a83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:31:00 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed May 12 01:47:46 2021 -0700
Change-Id: I672586078dacd19f4f6735ea3c37d03cd030ac7c
Original commit hash: d8aca899ffc20cacdc0e31a0699b7b18f4b25c55

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 8e61a4269632e2beda5932379dd7589838843c32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:30:58 2021 +0530 
-------------------------------------------------------------------------------- 
[RSE] BIOS does not set "in progress" BiosLastStatus

Report BIOS Status as In_Progess before performing secure erase.

Original commit date: Wed May 12 10:38:12 2021 +0800
Change-Id: I6f2005f4485b76854f7182a48757427f34bfa1aa
Original commit hash: 7402dee5df4917c7a060a6fbeb33a0f5776bcb70

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/Include/Library/SecureEraseDxeLib.h
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.c
AlderLakePlatSamplePkg/Features/Amt/SecureEraseDxe/SecureErase.c

================================================================================ 
Commit: 1b880280284b35779dc101fc54344b3617479faa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:30:56 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][Camera] Flash ID 0 can not return correct value.

  Add condition to make _DSM can works will.

Hsd-es-id: 16013047124
Original commit date: Tue May 11 14:05:40 2021 +0800
Change-Id: I71df8a8e850ecca012913eb90f7caff492f9553a
Original commit hash: d23ed5ed903c2939857317fd6a1efc2783a9fc5e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: 43505aefe0b307e85f06eb483bc58ae4b34d7a0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:30:53 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Dekel FW download fail when PEG60 is disabled

Hsd-es-id: 1509186086
Original commit date: Fri May 7 13:57:46 2021 +0530
Change-Id: I0959c15adbe667e3a394eccef6693bd329367842
Original commit hash: d7374ad0a9b92660367fd68ebe951f88dc0273fd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c

================================================================================ 
Commit: 585ec63a088b871986996cc4ba6ec01e274b3370 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:30:51 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P]: CastroCovePmicNvmUpdateProcess Assert

Fix for the assert "CastroCovePmicNvmUpdateProcess" observed on
addition of CastroCove driver.

Hsd-es-id: 16013118231
Original commit date: Thu Apr 29 16:37:51 2021 +0530
Change-Id: I787d9910e022fc5c77054ce420a6bfeee21ff831
Original commit hash: b8ed44c8a4a520f49e296f25e275f895836e37e9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Features/Pmic/PmicNvm/CastroCove/CastroCovePmicNvm.c

================================================================================ 
Commit: 3c9723a4a3aebf73c8f2e8fe458f6298db3d6bb8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:30:48 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-M] BIOS showing ROOT PORT 2 and 3 in the Menu

Hsd-es-id: 16013280962
Original commit date: Mon May 10 13:47:15 2021 +0530
Change-Id: I0e94911ab7a06594e31d4ae151cc0a8ce78ba7cb
Original commit hash: 828a6d0446087b51f2e8cc068a27d35ce8614478

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Include/Library/CpuPcieInfoFruLib.h

================================================================================ 
Commit: a526c80642e96f3a4915a9c88052938913caae61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:30:45 2021 +0530 
-------------------------------------------------------------------------------- 
DGR:[ADL] Fixed the issue - SMM Isolation Level: 10 while running Seclaunch tool.

Fixed the issue - SMM Isolation Level: 10 while running Seclaunch tool.

Hsd-es-id: 16013197127
Original commit date: Mon May 10 15:58:46 2021 +0530
Change-Id: Iad15b6f6a6b3ac7146f033718cbafed21cfa7687
Original commit hash: d6947a86e17c1db68f5a6b61280230538ba92d39

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c

================================================================================ 
Commit: ea423021823bb4ce7caaf9b5d4048398e19d3122 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:30:43 2021 +0530 
-------------------------------------------------------------------------------- 
[Corp][Manageability]MEBx password is not reset to default after unconfigure ME

Issue: The UnConfigure ME function is not executed if system is not signaled ReadyToBoot event.
       This could happens when system reboots and re-enter setup function. The UnConfigureMe will be restored to disabled.
Solution: Bios should perform UnConfigure ME process in MebxDisplay protocol notification since user interaction is required.

Original commit date: Fri May 7 19:03:32 2021 +0800
Change-Id: Id198f4ef3f840d78f55fcf9bae49b2b70060131e
Original commit hash: fab279270a973c906bd43164ca13d1e7bab285bc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Protocol/MebxDisplayProtocol.h
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/Mebx.inf
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
Features/Manageability/MebxFeaturePkg/MebxDisplay/MebxDisplay.c
Features/Manageability/MebxFeaturePkg/MebxDisplay/MebxDisplay.inf
Features/Manageability/MebxFeaturePkg/Readme.md

================================================================================ 
Commit: 8f53ea84ac6a4de9d66c4997308d829313babb02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:30:40 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Fix _CID/_UID conflict with _HID/_UID in fwts test

[Description]
the error log is:
High failures:
 uniqueid: \_SB_.PC00.I2C0.PD01._CID/_UID conflict with \_SB_.PC00.I2C0.PD01._HID/_UID
 uniqueid: \_SB_.PC00.I2C0.I0D0._CID/_UID conflict with \_SB_.PC00.I2C0.I0D0._HID/_UID
 ...
 uniqueid: \_SB_.PC00.FLM4._CID/_UID conflict with \_SB_.PC00.FLM0._HID/_UID
 uniqueid: \_SB_.PC00.FLM5._CID/_UID conflict with \_SB_.PC00.FLM0._HID/_UID

[Resolution]
_HID is used by PnP to determine the correct driver to load for this device.
The _HID value matches an entry in the driver's .inf file.
_CID is only used if the _HID value is not found in an .inf;
therefore having the _HID value in _CID is pointless.
So remove all _CID that match the_HID for a given device.

[Impacted Platform]
ADL/RPL

Hsd-es-id: 16013201863
Original commit date: Sat May 8 09:35:46 2021 +0800
Change-Id: Id23bbf74d82195a3b932073fae2ed1d7fc3be87a
Original commit hash: 31376e240a7e4a4cb6c6e6c8bcf13018aa692384

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaI2sCodec.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cUcmx.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: 6f2d56aa90cac2c95b553321975895ce446137e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:30:38 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.9

(cherry picked from commit f613476e96251db816a88ce2515af6640cec749f)

Wed May 12 00:34:12 2021 +0000
Original commit date: Wed May 12 00:34:12 2021 +0000
Original commit hash: bfe96c221cc3283bbd5761b14414e6572f2d4503

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 945ef7d851a0d2fee9e7ea192597f65bee450b25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:30:36 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][22012132405][ADL-S | DDR4 | DDR5] Comp Optimization Training

Implement COMP Optimization step.
- Only run on ADL-S (DDR4/5)
- Re-enable WRDSEQT on DDR4 only, and increase OptWrDS sweep range from {-10, 10} to {-10, 15}

Additional changes:
 - WRDSEQT: add WrT recentering at the end, including per-bit
 - DDR5 ECT: Use CaVref from CATM phase 0 in DDR5 ECT, and skip the 2D in CATM phase 1.
   This gives better CaVref centering in CATM.

Hsd-es-id: 22012132405, 22012132406
Original commit date: Tue Apr 13 14:05:16 2021 +0300
Change-Id: Id1f52cd11cc11ca96a88c99237dc6a3dd081e3e0
Original commit hash: 7911f6314c5763975efbbb3ec04b1df4e1e822fa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: b467b6a0e665c3d222d1e4e2ba9829d6772ee7c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:30:30 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2202_01

Hsd-es-id: N/A
Original commit date: Tue May 11 08:48:37 2021 -0700
Change-Id: Iaa3a751df14c52f123f9676781c70d132cf13320
Original commit hash: 5e04bda1f0417e94f5ced418544a4876f3456554

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f9d34011486be21be10dd1b2a9dac3cf0e7debdc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:30:28 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Adding new UEFI driver for Ethernet

The EFI LAN driver of Foxville I225 (902X7) should be included in BIOS
build.

Hsd-es-id: 22013008328
Original commit date: Wed Apr 28 20:27:07 2021 +0530
Change-Id: I54a732327aeef79881a981802cb733f675c4f16b
Original commit hash: c7e2ee74777ca2fa60f546428bbb89c546ff815a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeAdlp.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeGcc.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
AlderLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: efe25b8c4e41a0680cdcf1a6fc6f2e8022738ede 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:30:26 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][CNV][WIFI] Dynamic SAR wrong Default values

The default values of the dynamic SAR by shall point to WRDS (Static SAR)
as defined by OEM i.e, Chain A and Chain B set to Index 1

Hsd-es-id: 1308719163
Original commit date: Wed May 5 12:21:24 2021 +0530
Change-Id: Ia23d80e7cbec430c73757b4c9443d180c8681242
Original commit hash: f1908f20aa7a27c4359653bdcdb16d975b5780e7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WifiDynamicSar.asl

================================================================================ 
Commit: 0937848da7155312531d3f9985c94bc0fc85d394 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:30:23 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.8

(cherry picked from commit c0a124118dedac7be47a30e7e06a427fa64ab124)

Tue May 11 11:55:05 2021 +0000
Original commit date: Tue May 11 11:55:05 2021 +0000
Original commit hash: be918c46efa8d5f6357d017b6e53fa005c48389a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 235c3c8b9f83a65897bc55b594f629abc580a57d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:30:21 2021 +0530 
-------------------------------------------------------------------------------- 
MebxFeaturePkg/MebxDisplay: User confirm message can't show up within UsbProvison flow and cause system stop with black screen

Driver which produces simple text out need be restarted when resolution is not same as MebxMode.

Hsd-es-id: 22012995883
Original commit date: Fri May 7 16:40:49 2021 +0800
Change-Id: If233f5295fadd1a664f98e462d3335dd1042bef1
Original commit hash: 6f988cc83ab7c956978acee335ad52da80243df3

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/MebxFeaturePkg/MebxDisplay/MebxDisplay.c
Features/Manageability/MebxFeaturePkg/MebxDisplay/MebxDisplay.inf
Features/Manageability/MebxFeaturePkg/Readme.md

================================================================================ 
Commit: 8a47e70210177007f44b26f60905d6177126236b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:30:16 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2202_00

Hsd-es-id: N/A
Original commit date: Tue May 11 02:11:29 2021 -0700
Change-Id: I2d6cf991dc9c00d3934e7cc080a74aba2e727c11
Original commit hash: 3bb22a7a94e18b74c1ed71e6e684358d7ecd77a8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f9fa8d3e458e459b3666caf635f1c39d1926caa3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:30:15 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue May 11 01:47:30 2021 -0700
Change-Id: I9a9f5a721181a17097ddaccf4d36790924a1c36b
Original commit hash: 8b183f0a0678f3f75b48c6b0326284ec12c1c66f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 47a866d111bf4ae9e478e7c702dfff66248afcd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:30:13 2021 +0530 
-------------------------------------------------------------------------------- 
[ICL/TGL/RKL/XCOMP/ADL/MTL]Correction for DMI Link and Speed information that is displayed wrongly in BIOS Setup

Hsd-es-id: 22013033580
Original commit date: Wed May 5 11:04:29 2021 +0530
Change-Id: I76e15cdd4cd8090605073c870ea140b85e345a3f
Original commit hash: 0d2a357176972ac287cbb252f76994edcaed71a5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: 9c6cc2804ad0891941edde0dc500f088bb743490 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:30:11 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][GCS] Yellow bangs on ADL-P GCS

Flash LM3643 and CloverFalls(CVF) is not supported on ADL-P GCS.
Disable LM3643 and CVF by default.

Hsd-es-id: 22013062164
Original commit date: Mon May 10 17:33:07 2021 +0800
Change-Id: I48d79b5bddaaf66706bd76de7d12ccbda301ea51
Original commit hash: c7bec65a88eb4a00fce2432e24e528e01c333bad

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h

================================================================================ 
Commit: dcafd5d4deaff808fb363ed1a765ec818be0226c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:30:09 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL] Code formatting and clean up

Hsd-es-id: 16012972360
Original commit date: Fri Apr 30 16:46:55 2021 +0800
Change-Id: Iad5cca4ce8978b82664477c23ec42b8615cf9e74
Original commit hash: c80c417948767b95316e4b051fc9b566a5780189

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/EC.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: c317f2e5a76151db6aa1584543083daa2c5446ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:30:07 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLP]:Changing device name of the UF,WF and Flash device in PmaxDev.asl in order to align with RVP config

Hsd-es-id: 16012993092
Original commit date: Thu May 6 10:52:57 2021 +0530
Change-Id: Ifbb80b1b4548ea2f1b5b1aacfdb6a0a900c88361
Original commit hash: 4e0ac6ebe83cbb4d0c27aed40ea457dd421698b8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PmaxDev.asl

================================================================================ 
Commit: 76251eae1c81a6d19760d7a6683affb6fd208d0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:30:05 2021 +0530 
-------------------------------------------------------------------------------- 
TDC related options should be hidden if VR TDC is set to disable.

Renamed TDC Enable to TDCOverrideEnable

Hsd-es-id: 16013263744
Original commit date: Tue May 4 15:24:04 2021 +0530
Change-Id: I2692eec2ac5b8051538467333861991993df01ba
Original commit hash: bb0772332c8daa331b0c6ad69d66a967b60c857b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
ClientOneSiliconPkg/Include/ConfigBlock/VoltageRegulator/CpuPowerMgmtVrConfig.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c

================================================================================ 
Commit: a732830411322689970517fcd0ab21391788276b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:30:03 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL] Fix PowerMeter _HID/_UID conflict in fwts test

[Description]
the error log is:
High failures:
 uniqueid: \_SB_.PC00.I2C5.PA01._HID/_UID conflict with \_SB_.PC00.I2C0.PA01._HID/_UID
 uniqueid: \_SB_.PC00.I2C5.PA02._HID/_UID conflict with \_SB_.PC00.I2C0.PA02._HID/_UID
 uniqueid: \_SB_.PC00.I2C5.PA03._HID/_UID conflict with \_SB_.PC00.I2C0.PA03._HID/_UID
 uniqueid: \_SB_.PC00.I2C5.PA04._HID/_UID conflict with \_SB_.PC00.I2C0.PA04._HID/_UID

[Resolution]
 Only include dedicated asl file for ADLP or ADLS platform

[Impacted Platform]
ADL/RPL

Hsd-es-id: 16013201863
Original commit date: Fri May 7 15:52:43 2021 +0800
Change-Id: Idf06a85af717ce7e040365ccfed3d6c21256beaa
Original commit hash: 2f67b8e8a9cf77ad454113c95944845a1edd3d43

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl

================================================================================ 
Commit: 094f176e4f994cc01ee4106062732fa3273ec517 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:30:00 2021 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL] Fix I2C[0..3].[TPL1/PD01]._HID/_UID conflict in fwts test

[Description]
the error log is:
High failures:
 uniqueid: \_SB_.PC00.I2C1.TPL1._HID/_UID conflict with \_SB_.PC00.I2C0.TPL1._HID/_UID
 uniqueid: \_SB_.PC00.I2C1.PD01._HID/_UID conflict with \_SB_.PC00.I2C0.PD01._HID/_UID
 uniqueid: \_SB_.PC00.I2C2.TPL1._HID/_UID conflict with \_SB_.PC00.I2C0.TPL1._HID/_UID
 uniqueid: \_SB_.PC00.I2C2.PD01._HID/_UID conflict with \_SB_.PC00.I2C0.PD01._HID/_UID
 uniqueid: \_SB_.PC00.I2C3.TPL1._HID/_UID conflict with \_SB_.PC00.I2C0.TPL1._HID/_UID
 uniqueid: \_SB_.PC00.I2C3.PD01._HID/_UID conflict with \_SB_.PC00.I2C0.PD01._HID/_UID

[Resolution]
 Change the _UID of devices to unique value.

[Impacted Platform]
ADL

Hsd-es-id: 16013201863
Original commit date: Fri Apr 16 16:20:25 2021 +0800
Change-Id: Ieedc3894014b88b6dce587d94fc0666cad1b1648
Original commit hash: 6ae95ea3ee6dd2352afb9694d175083cde108240

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cTouchPanel.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cUcmx.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl

================================================================================ 
Commit: 8b40a9f5887cf99a52f1e6da5244aa5ab395499d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:29:58 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.7

(cherry picked from commit 79a2893f7c27bfdb0e4bb0869c819e2378d524ce)

Tue May 11 00:42:26 2021 +0000
Original commit date: Tue May 11 00:42:26 2021 +0000
Original commit hash: 81e9e4b9c101191fcb9a6e4cd3f5b938c66cc4ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2aa1570d3a59dd36832902e779249b761f92d70e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:29:56 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1508847028] RowHammer modify refresh_hp/panic_wm to meet design recommendation

[Title]
  RowHammer modify refresh_OEMx_wm to meet design recommendation

[Issue/Feature Description]
  RowHammer modify refresh_OEMx_wm to meet design recommendation

[Resolution]
 1) pTRR register field BlockState_Delay need be configured to 4 for DDR5
 2) Change default WM values:
  Default: Panic_wm=8, high_wm=7
  If pTRR enabled:  Panic_wm=7, high_wm=6

 3) GsmMccRefreshAbrRelease: need be = RefreshHpWm
 4) Swizzling for Micron: use Density+DieRev as index to find swizzling data for DDR4, and Density for DDR5/LPDDR4/5.
 5) In 2DPC cases, if one DIMM requires RFM while the other doesn't, and
    user chooses RFM, MRC will configure RFM only for that channel. Don't
    fallback to pTRR for the other dimm. User can choose pTRR in BIOS menu.
6) In MrcRhConfigPTRR, add checking Inputs->J0.
7) Change default lfsr_0_mask = lfsr_1_mask = 0xb.

[Impacted Platform]
ADL ALL.

Hsd-es-id: 1508847028,18014948090
Original commit date: Mon Apr 19 17:54:14 2021 +0800
Change-Id: I86c8b6d95e48258509b0a9d2848d7ce02bceb32c
Original commit hash: e849c9d2522372ad4b8cf3b1c39157d0e9ee70c9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c

================================================================================ 
Commit: 0ca5aa2965e1b0d9fe52860dbabba1c7da91fad9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:29:53 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.6

(cherry picked from commit 53efd51ca44fa1b10a67435319df2ad70a4781db)

Mon May 10 21:35:06 2021 +0000
Original commit date: Mon May 10 21:35:06 2021 +0000
Original commit hash: db608124ebbbd6c12cb5335f37cef26c3088408b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e762b34917022b57dd454525ba73d6630f25733d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:29:51 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][22012131001][ADL-P | DDR4 DDR5 LP5] Ibecc: Add Error Injection Feature

Issue:
This feature will allow validation teams to inject errors without PySV interface.
Will be useful for customers testing too.

Changes:
-Added BIOS Menu Error Injection options.
-Added FSPM UPD Error Injection options.

Addtional:
-Refactored some Ibecc printing

Hsd-es-id: 22012131001
Original commit date: Mon Mar 1 11:02:40 2021 +0800
Change-Id: Ic88f4799067681fd9009bb410ce0a508bbfabc61
Original commit hash: 4f93b08885efe3467a9cbf5f72368bbeff673a1a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h

================================================================================ 
Commit: 36456900dc825435f4b9f8288b16fbb92a69b967 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:29:45 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.5

(cherry picked from commit 887fbc488f151d4adfdd81f7b4c655aa5064a95a)

Mon May 10 16:30:36 2021 +0000
Original commit date: Mon May 10 16:30:36 2021 +0000
Original commit hash: a2196a99d4c9f8da1611e49df55c99e13cd7ddf9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bdf0f367e3fb6cad693e3e479a33b816af0d0c77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:29:43 2021 +0530 
-------------------------------------------------------------------------------- 
Revert of Removal of mrIndexMR36 and MR36

This removal of MR36 was added as part of MRC version 2.4
This was causing boot failure in LP5.

Hsd-es-id: 16013306592
Original commit date: Mon May 10 18:04:50 2021 +0530
Change-Id: Ic00cd348865f0cc119b32a6f366f1d32e22189bc
Original commit hash: 1fde653002b740634ecb453b68df0b5babc9511f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 85e1e9a95c82241870c44662932d2f0103cbeb2a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:29:40 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S + ADPS B0] Additional steps are required to be added in EQ flow

Several lines of description for the change.

Hsd-es-id: 22012646603
Original commit date: Wed May 5 20:42:35 2021 +0530
Change-Id: Ib916b679c0e1edff7a2531e646aa6ada44174118
Original commit hash: efbe06bed70a87d879bf771977c5a8e4be9e3eab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/PchDmi/IncludePrivate/Library/PeiPchDmiLib.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmiLib.c

================================================================================ 
Commit: 10af90069c066fd8f14009713f38e3acaebc0add 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:29:37 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2201_00

Hsd-es-id: N/A
Original commit date: Mon May 10 08:49:12 2021 -0700
Change-Id: I3d7b17b379ff37ff949e2e09a5fd47ea5ee57606
Original commit hash: 4bd6801592b134a48fc8b8271c66066c3b79c783

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8b5a50ca5dcf8fe09660287707a6d3afb086c21f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:29:35 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg:PCIe: Remove Atomic Ops erroneus setting.

Merge of I80e1fb7da351d8ba5d2eaef733adbbd99feffa9e.

Hsd-es-id: 22012120643
Original commit date: Fri May 7 13:40:06 2021 +0200
Change-Id: Ia6b8c608958c96cba8339d631fa6695543bc33c3
Original commit hash: 56f61e77aa3212cfaab820ab1bf2b264a8e91b10

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: d812792c62b0d943195cc49a71007c0adaea327e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:29:33 2021 +0530 
-------------------------------------------------------------------------------- 
[AMT][Redirection][SOL] SOL COM port disappears in Device Manager after DUT boots from S3 state. Recovery: Reset

Issue: AmtSolEnabled is set disabled in S3 resume since GetMbp command can't be invoked in S3 boot path.
Solution: If MBP is not available, like S3 resume, retrieve Feature Capabilities and State from CSME.

Hsd-es-id: 1308730401
Original commit date: Fri May 7 21:22:28 2021 +0800
Change-Id: I33ab1b6cb1bc0b865a898fac851b4415b4190d32
Original commit hash: aea6b0b437c7bda3cd6937d46d44ef4e5f6dc5f6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c

================================================================================ 
Commit: 9bbff361fbb5b8f0e3ca333b44ba11f66b913f55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:29:31 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon May 10 01:30:46 2021 -0700
Change-Id: Ibab0cbf0c8455a722a32e18fd3575914866f2aaa
Original commit hash: 885265f77158bf113b54d80cf0ba3f2e7ea6ccb0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 510420af43f1d2e2e4310b241daf47ba26c367eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:29:29 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][IMAGING] BIOS change request to support UID value update for each Flash devices

UID of Flash devices are set uniquely as follows.
FLM0 UID = 0, FLM1 UID = 1, .., FLM5 UID = 5

Hsd-es-id: 16013242378
Original commit date: Wed May 5 16:21:07 2021 +0800
Change-Id: I2089bbe0acc536b3c615efa21e14a32743fb247b
Original commit hash: 4d7a3f7f6058fde987460807617f987bb24ef614

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: cf71baffbbb10383eee1d2a06dcfcdad22140ab9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:29:27 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL][Camera]BIOS change request to add FlashID for discrete flash driver

  1. Created a field for flash ID in LNK SSDB to associate the Flash and camera sensor driver.
  2. Returned FlashID via _DSM in Flash driver (FLM) For unique identification of flash driver.

Hsd-es-id: 16013047124
Original commit date: Fri Apr 30 17:42:59 2021 +0800
Change-Id: Ifb7ff0e132496852f16bc3eddc85a4c8c34905e4
Original commit hash: 6548e0dcea34470dc6c2c320c7686b376433a788

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 7a0bb8db0b3846d67a5bb406cc62ceeb8555c256 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue May 25 10:29:20 2021 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Mon May 17 03:43:48 2021 -0700
Original commit date: Mon May 17 03:43:48 2021 -0700
Original commit hash: 45bdb0b0f72d46fc8aa154830c01eabd740ec6d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
