

================================================================
== Vitis HLS Report for 'nondf_kernel_heat_x0'
================================================================
* Date:           Fri Sep 16 23:44:26 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.432 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  19564324|  19564324|  65.208 ms|  65.208 ms|  19564324|  19564324|     none|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------------+----------+----------+----------+-----------+-----------+--------+----------+
        |                                                                                       |   Latency (cycles)  | Iteration|  Initiation Interval  |  Trip  |          |
        |                                       Loop Name                                       |    min   |    max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------------------------------------------------------------+----------+----------+----------+-----------+-----------+--------+----------+
        |- nondf_kernel_heat_x0_loop_1                                                          |    100416|    100416|      3138|          -|          -|      32|        no|
        | + nondf_kernel_heat_x0_loop_2                                                         |      3136|      3136|        98|          -|          -|      32|        no|
        |  ++ nondf_kernel_heat_x0_loop_3                                                       |        96|        96|         3|          -|          -|      32|        no|
        |- nondf_kernel_heat_x0_loop_4_nondf_kernel_heat_x0_loop_6_nondf_kernel_heat_x0_loop_7  |   1080067|   1080067|        72|          4|          4|  270000|       yes|
        |- nondf_kernel_heat_x0_loop_8                                                          |  18378620|  18378620|   1837862|          -|          -|      10|        no|
        | + nondf_kernel_heat_x0_loop_9                                                         |   1837860|   1837860|     61262|          -|          -|      30|        no|
        |  ++ nondf_kernel_heat_x0_loop_10                                                      |     61260|     61260|      2042|          -|          -|      30|        no|
        |   +++ nondf_kernel_heat_x0_loop_11                                                    |      2040|      2040|        68|          -|          -|      30|        no|
        |- nondf_kernel_heat_x0_loop_12                                                         |      5216|      5216|       163|          -|          -|      32|        no|
        | + nondf_kernel_heat_x0_loop_13                                                        |       161|       161|         5|          -|          -|      32|        no|
        +---------------------------------------------------------------------------------------+----------+----------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 72


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 156
* Pipeline : 1
  Pipeline-0 : II = 4, D = 72, States = { 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 7 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 4 
7 --> 79 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 7 
79 --> 80 
80 --> 81 151 
81 --> 82 80 
82 --> 83 81 
83 --> 84 82 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 83 
151 --> 152 
152 --> 153 
153 --> 154 151 
154 --> 155 
155 --> 156 
156 --> 152 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%A_V = alloca i64 1" [./dut.cpp:25]   --->   Operation 157 'alloca' 'A_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%B_V = alloca i64 1" [./dut.cpp:26]   --->   Operation 158 'alloca' 'B_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%specmemcore_ln25 = specmemcore void @_ssdm_op_SpecMemCore, i512 %A_V, i64 666, i64 24, i64 18446744073709551615" [./dut.cpp:25]   --->   Operation 159 'specmemcore' 'specmemcore_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%specmemcore_ln26 = specmemcore void @_ssdm_op_SpecMemCore, i512 %B_V, i64 666, i64 24, i64 18446744073709551615" [./dut.cpp:26]   --->   Operation 160 'specmemcore' 'specmemcore_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.38ns)   --->   "%br_ln29 = br void" [./dut.cpp:29]   --->   Operation 161 'br' 'br_ln29' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%k = phi i6 %add_ln29, void, i6 0, void" [./dut.cpp:29]   --->   Operation 162 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.70ns)   --->   "%add_ln29 = add i6 %k, i6 1" [./dut.cpp:29]   --->   Operation 163 'add' 'add_ln29' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i6 %k" [./dut.cpp:29]   --->   Operation 164 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.61ns)   --->   "%icmp_ln29 = icmp_eq  i6 %k, i6 32" [./dut.cpp:29]   --->   Operation 165 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 166 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %.split28, void %.preheader4.preheader.preheader" [./dut.cpp:29]   --->   Operation 167 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_819" [./dut.cpp:29]   --->   Operation 168 'specloopname' 'specloopname_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.38ns)   --->   "%br_ln30 = br void" [./dut.cpp:30]   --->   Operation 169 'br' 'br_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.38>
ST_2 : Operation 170 [1/1] (0.38ns)   --->   "%br_ln24 = br void %.preheader4.preheader" [./dut.cpp:24]   --->   Operation 170 'br' 'br_ln24' <Predicate = (icmp_ln29)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.70>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%i = phi i6 %add_ln30, void, i6 0, void %.split28" [./dut.cpp:30]   --->   Operation 171 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.70ns)   --->   "%add_ln30 = add i6 %i, i6 1" [./dut.cpp:30]   --->   Operation 172 'add' 'add_ln30' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i6 %i" [./dut.cpp:32]   --->   Operation 173 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln32, i5 0" [./dut.cpp:32]   --->   Operation 174 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.61ns)   --->   "%icmp_ln30 = icmp_eq  i6 %i, i6 32" [./dut.cpp:30]   --->   Operation 175 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 176 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %.split26, void" [./dut.cpp:30]   --->   Operation 177 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1374" [./dut.cpp:30]   --->   Operation 178 'specloopname' 'specloopname_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%empty = trunc i6 %i" [./dut.cpp:30]   --->   Operation 179 'trunc' 'empty' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty, i5 0" [./dut.cpp:30]   --->   Operation 180 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.38ns)   --->   "%br_ln31 = br void" [./dut.cpp:31]   --->   Operation 181 'br' 'br_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.38>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 182 'br' 'br_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.92>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%j = phi i6 %add_ln31, void %.split24, i6 0, void %.split26" [./dut.cpp:31]   --->   Operation 183 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (0.70ns)   --->   "%add_ln31 = add i6 %j, i6 1" [./dut.cpp:31]   --->   Operation 184 'add' 'add_ln31' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i6 %j" [./dut.cpp:32]   --->   Operation 185 'zext' 'zext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.72ns)   --->   "%add_ln32_1 = add i10 %tmp_cast, i10 %zext_ln32_1" [./dut.cpp:32]   --->   Operation 186 'add' 'add_ln32_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_50_cast = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i10.i5, i10 %add_ln32_1, i5 0" [./dut.cpp:32]   --->   Operation 187 'bitconcatenate' 'tmp_50_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.77ns)   --->   "%add_ln32_2 = add i15 %tmp_50_cast, i15 %zext_ln29" [./dut.cpp:32]   --->   Operation 188 'add' 'add_ln32_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln32_2 = zext i15 %add_ln32_2" [./dut.cpp:32]   --->   Operation 189 'zext' 'zext_ln32_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%A_V_addr = getelementptr i512 %A_V, i64 0, i64 %zext_ln32_2" [./dut.cpp:32]   --->   Operation 190 'getelementptr' 'A_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%B_V_addr = getelementptr i512 %B_V, i64 0, i64 %zext_ln32_2" [./dut.cpp:33]   --->   Operation 191 'getelementptr' 'B_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i6 %j" [./dut.cpp:31]   --->   Operation 192 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.61ns)   --->   "%icmp_ln31 = icmp_eq  i6 %j, i6 32" [./dut.cpp:31]   --->   Operation 193 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 194 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %.split24, void" [./dut.cpp:31]   --->   Operation 195 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.72ns)   --->   "%add_ln32 = add i10 %tmp_s, i10 %zext_ln31" [./dut.cpp:32]   --->   Operation 196 'add' 'add_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i10 %add_ln32" [./dut.cpp:32]   --->   Operation 197 'zext' 'zext_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns)   --->   "%xout_addr = getelementptr i512 %xout, i64 0, i64 %zext_ln32" [./dut.cpp:32]   --->   Operation 198 'getelementptr' 'xout_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_4 : Operation 199 [2/2] (1.20ns)   --->   "%xout_load = load i10 %xout_addr" [./dut.cpp:32]   --->   Operation 199 'load' 'xout_load' <Predicate = (!icmp_ln31)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 200 'br' 'br_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 201 [1/2] (1.20ns)   --->   "%xout_load = load i10 %xout_addr" [./dut.cpp:32]   --->   Operation 201 'load' 'xout_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 1.86>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_798" [./dut.cpp:31]   --->   Operation 202 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (1.86ns)   --->   "%store_ln32 = store i512 %xout_load, i15 %A_V_addr" [./dut.cpp:32]   --->   Operation 203 'store' 'store_ln32' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_6 : Operation 204 [1/1] (1.86ns)   --->   "%store_ln33 = store i512 %xout_load, i15 %B_V_addr" [./dut.cpp:33]   --->   Operation 204 'store' 'store_ln33' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 205 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 2.29>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%indvar_flatten62 = phi i19 %add_ln37, void %.preheader4, i19 0, void %.preheader4.preheader.preheader" [./dut.cpp:37]   --->   Operation 206 'phi' 'indvar_flatten62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%indvar_flatten24 = phi i15 %select_ln38_6, void %.preheader4, i15 0, void %.preheader4.preheader.preheader" [./dut.cpp:38]   --->   Operation 207 'phi' 'indvar_flatten24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%i_4 = phi i5 %select_ln38_1, void %.preheader4, i5 1, void %.preheader4.preheader.preheader" [./dut.cpp:38]   --->   Operation 208 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 %select_ln39_4, void %.preheader4, i10 0, void %.preheader4.preheader.preheader" [./dut.cpp:39]   --->   Operation 209 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%j_4 = phi i5 %select_ln39_1, void %.preheader4, i5 1, void %.preheader4.preheader.preheader" [./dut.cpp:39]   --->   Operation 210 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%k_3 = phi i5 %add_ln41, void %.preheader4, i5 1, void %.preheader4.preheader.preheader" [./dut.cpp:41]   --->   Operation 211 'phi' 'k_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.80ns)   --->   "%add_ln37 = add i19 %indvar_flatten62, i19 1" [./dut.cpp:37]   --->   Operation 212 'add' 'add_ln37' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 213 [1/1] (0.70ns)   --->   "%indvars_iv_next69 = add i5 %j_4, i5 1" [./dut.cpp:39]   --->   Operation 213 'add' 'indvars_iv_next69' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 214 [1/1] (0.70ns)   --->   "%empty_2291 = add i5 %j_4, i5 31" [./dut.cpp:39]   --->   Operation 214 'add' 'empty_2291' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 215 [1/1] (0.71ns)   --->   "%icmp_ln37 = icmp_eq  i19 %indvar_flatten62, i19 270000" [./dut.cpp:37]   --->   Operation 215 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %.preheader4, void %.preheader3.preheader" [./dut.cpp:37]   --->   Operation 216 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.66ns)   --->   "%icmp_ln38 = icmp_eq  i15 %indvar_flatten24, i15 27000" [./dut.cpp:38]   --->   Operation 217 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 218 [1/1] (0.27ns)   --->   "%select_ln37 = select i1 %icmp_ln38, i5 1, i5 %i_4" [./dut.cpp:37]   --->   Operation 218 'select' 'select_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 219 [1/1] (0.12ns)   --->   "%xor_ln37 = xor i1 %icmp_ln38, i1 1" [./dut.cpp:37]   --->   Operation 219 'xor' 'xor_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 220 [1/1] (0.63ns)   --->   "%icmp_ln40 = icmp_eq  i5 %k_3, i5 31" [./dut.cpp:40]   --->   Operation 220 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln37)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node and_ln38)   --->   "%and_ln37 = and i1 %icmp_ln40, i1 %xor_ln37" [./dut.cpp:37]   --->   Operation 221 'and' 'and_ln37' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 222 [1/1] (0.60ns)   --->   "%icmp_ln39 = icmp_eq  i10 %indvar_flatten, i10 900" [./dut.cpp:39]   --->   Operation 222 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 223 [1/1] (0.12ns)   --->   "%and_ln37_1 = and i1 %icmp_ln39, i1 %xor_ln37" [./dut.cpp:37]   --->   Operation 223 'and' 'and_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 224 [1/1] (0.70ns)   --->   "%indvars_iv_next73_dup = add i5 %select_ln37, i5 1" [./dut.cpp:37]   --->   Operation 224 'add' 'indvars_iv_next73_dup' <Predicate = (!icmp_ln37)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 225 [1/1] (0.12ns)   --->   "%or_ln38 = or i1 %and_ln37_1, i1 %icmp_ln38" [./dut.cpp:38]   --->   Operation 225 'or' 'or_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 226 [1/1] (0.27ns)   --->   "%select_ln38 = select i1 %or_ln38, i5 1, i5 %j_4" [./dut.cpp:38]   --->   Operation 226 'select' 'select_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 227 [1/1] (0.27ns)   --->   "%select_ln38_1 = select i1 %and_ln37_1, i5 %indvars_iv_next73_dup, i5 %select_ln37" [./dut.cpp:38]   --->   Operation 227 'select' 'select_ln38_1' <Predicate = (!icmp_ln37)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 228 [1/1] (0.70ns)   --->   "%indvars_iv_next73_mid1 = add i5 %select_ln37, i5 2" [./dut.cpp:37]   --->   Operation 228 'add' 'indvars_iv_next73_mid1' <Predicate = (!icmp_ln37)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 229 [1/1] (0.70ns)   --->   "%indvars_iv_next7379 = add i5 %i_4, i5 1" [./dut.cpp:38]   --->   Operation 229 'add' 'indvars_iv_next7379' <Predicate = (!icmp_ln37)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_2)   --->   "%select_ln37_1 = select i1 %icmp_ln38, i5 2, i5 %indvars_iv_next7379" [./dut.cpp:37]   --->   Operation 230 'select' 'select_ln37_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 231 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln38_2 = select i1 %and_ln37_1, i5 %indvars_iv_next73_mid1, i5 %select_ln37_1" [./dut.cpp:38]   --->   Operation 231 'select' 'select_ln38_2' <Predicate = (!icmp_ln37)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 232 [1/1] (0.70ns)   --->   "%empty_2292 = add i5 %i_4, i5 31" [./dut.cpp:38]   --->   Operation 232 'add' 'empty_2292' <Predicate = (!icmp_ln37)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_3)   --->   "%select_ln37_2 = select i1 %icmp_ln38, i5 0, i5 %empty_2292" [./dut.cpp:37]   --->   Operation 233 'select' 'select_ln37_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 234 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln38_3 = select i1 %and_ln37_1, i5 %select_ln37, i5 %select_ln37_2" [./dut.cpp:38]   --->   Operation 234 'select' 'select_ln38_3' <Predicate = (!icmp_ln37)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_2)   --->   "%select_ln38_4 = select i1 %or_ln38, i5 2, i5 %indvars_iv_next69" [./dut.cpp:38]   --->   Operation 235 'select' 'select_ln38_4' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_3)   --->   "%select_ln38_5 = select i1 %or_ln38, i5 0, i5 %empty_2291" [./dut.cpp:38]   --->   Operation 236 'select' 'select_ln38_5' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node and_ln38)   --->   "%xor_ln38 = xor i1 %icmp_ln39, i1 1" [./dut.cpp:38]   --->   Operation 237 'xor' 'xor_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln38)   --->   "%or_ln38_1 = or i1 %icmp_ln38, i1 %xor_ln38" [./dut.cpp:38]   --->   Operation 238 'or' 'or_ln38_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 239 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln38 = and i1 %and_ln37, i1 %or_ln38_1" [./dut.cpp:38]   --->   Operation 239 'and' 'and_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 240 [1/1] (0.70ns)   --->   "%indvars_iv_next69_dup = add i5 %select_ln38, i5 1" [./dut.cpp:38]   --->   Operation 240 'add' 'indvars_iv_next69_dup' <Predicate = (!icmp_ln37)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node select_ln39)   --->   "%or_ln39 = or i1 %and_ln38, i1 %and_ln37_1" [./dut.cpp:39]   --->   Operation 241 'or' 'or_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node select_ln39)   --->   "%or_ln39_1 = or i1 %or_ln39, i1 %icmp_ln38" [./dut.cpp:39]   --->   Operation 242 'or' 'or_ln39_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 243 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln39 = select i1 %or_ln39_1, i5 1, i5 %k_3" [./dut.cpp:39]   --->   Operation 243 'select' 'select_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 244 [1/1] (0.27ns)   --->   "%select_ln39_1 = select i1 %and_ln38, i5 %indvars_iv_next69_dup, i5 %select_ln38" [./dut.cpp:39]   --->   Operation 244 'select' 'select_ln39_1' <Predicate = (!icmp_ln37)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 245 [1/1] (0.70ns)   --->   "%indvars_iv_next69_mid1 = add i5 %select_ln38, i5 2" [./dut.cpp:38]   --->   Operation 245 'add' 'indvars_iv_next69_mid1' <Predicate = (!icmp_ln37)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 246 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln39_2 = select i1 %and_ln38, i5 %indvars_iv_next69_mid1, i5 %select_ln38_4" [./dut.cpp:39]   --->   Operation 246 'select' 'select_ln39_2' <Predicate = (!icmp_ln37)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 247 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln39_3 = select i1 %and_ln38, i5 %select_ln38, i5 %select_ln38_5" [./dut.cpp:39]   --->   Operation 247 'select' 'select_ln39_3' <Predicate = (!icmp_ln37)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 248 [1/1] (0.72ns)   --->   "%add_ln39 = add i10 %indvar_flatten, i10 1" [./dut.cpp:39]   --->   Operation 248 'add' 'add_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 249 [1/1] (0.30ns)   --->   "%select_ln39_4 = select i1 %or_ln38, i10 1, i10 %add_ln39" [./dut.cpp:39]   --->   Operation 249 'select' 'select_ln39_4' <Predicate = (!icmp_ln37)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 250 [1/1] (0.77ns)   --->   "%add_ln38 = add i15 %indvar_flatten24, i15 1" [./dut.cpp:38]   --->   Operation 250 'add' 'add_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 251 [1/1] (0.29ns)   --->   "%select_ln38_6 = select i1 %icmp_ln38, i15 1, i15 %add_ln38" [./dut.cpp:38]   --->   Operation 251 'select' 'select_ln38_6' <Predicate = (!icmp_ln37)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 3> <Delay = 1.86>
ST_8 : Operation 252 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %select_ln38_1, i5 %select_ln39_1, i5 %select_ln39"   --->   Operation 252 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i15 %tmp"   --->   Operation 253 'zext' 'zext_ln534' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%A_V_addr_11 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534"   --->   Operation 254 'getelementptr' 'A_V_addr_11' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %select_ln38_2, i5 %select_ln39_1, i5 %select_ln39"   --->   Operation 255 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln534_13 = zext i15 %tmp_20"   --->   Operation 256 'zext' 'zext_ln534_13' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 257 [1/1] (0.00ns)   --->   "%A_V_addr_12 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534_13"   --->   Operation 257 'getelementptr' 'A_V_addr_12' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 258 [2/2] (1.86ns)   --->   "%A_V_load_8 = load i15 %A_V_addr_11"   --->   Operation 258 'load' 'A_V_load_8' <Predicate = (!icmp_ln37)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_8 : Operation 259 [2/2] (1.86ns)   --->   "%A_V_load_9 = load i15 %A_V_addr_12"   --->   Operation 259 'load' 'A_V_load_9' <Predicate = (!icmp_ln37)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>

State 9 <SV = 4> <Delay = 1.86>
ST_9 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %select_ln38_3, i5 %select_ln39_1, i5 %select_ln39"   --->   Operation 260 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_9 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln534_14 = zext i15 %tmp_21"   --->   Operation 261 'zext' 'zext_ln534_14' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_9 : Operation 262 [1/1] (0.00ns)   --->   "%A_V_addr_13 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534_14"   --->   Operation 262 'getelementptr' 'A_V_addr_13' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_9 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %select_ln38_1, i5 %select_ln39_2, i5 %select_ln39"   --->   Operation 263 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln534_15 = zext i15 %tmp_22"   --->   Operation 264 'zext' 'zext_ln534_15' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_9 : Operation 265 [1/1] (0.00ns)   --->   "%A_V_addr_14 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534_15"   --->   Operation 265 'getelementptr' 'A_V_addr_14' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_9 : Operation 266 [1/2] (1.86ns)   --->   "%A_V_load_8 = load i15 %A_V_addr_11"   --->   Operation 266 'load' 'A_V_load_8' <Predicate = (!icmp_ln37)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_9 : Operation 267 [1/1] (0.00ns)   --->   "%op2 = trunc i512 %A_V_load_8"   --->   Operation 267 'trunc' 'op2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_9 : Operation 268 [1/2] (1.86ns)   --->   "%A_V_load_9 = load i15 %A_V_addr_12"   --->   Operation 268 'load' 'A_V_load_9' <Predicate = (!icmp_ln37)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_9 : Operation 269 [1/1] (0.00ns)   --->   "%op2_14 = trunc i512 %A_V_load_9"   --->   Operation 269 'trunc' 'op2_14' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_9 : Operation 270 [2/2] (1.86ns)   --->   "%A_V_load_10 = load i15 %A_V_addr_13"   --->   Operation 270 'load' 'A_V_load_10' <Predicate = (!icmp_ln37)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_9 : Operation 271 [2/2] (1.86ns)   --->   "%A_V_load_11 = load i15 %A_V_addr_14"   --->   Operation 271 'load' 'A_V_load_11' <Predicate = (!icmp_ln37)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_9 : Operation 272 [1/1] (0.70ns)   --->   "%add_ln41 = add i5 %select_ln39, i5 1" [./dut.cpp:41]   --->   Operation 272 'add' 'add_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 5> <Delay = 2.21>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %select_ln38_1, i5 %select_ln39_3, i5 %select_ln39"   --->   Operation 273 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln534_16 = zext i15 %tmp_23"   --->   Operation 274 'zext' 'zext_ln534_16' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_10 : Operation 275 [1/1] (0.00ns)   --->   "%A_V_addr_15 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534_16"   --->   Operation 275 'getelementptr' 'A_V_addr_15' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_10 : Operation 276 [5/5] (2.21ns)   --->   "%conv_i = uitodp i64 %op2"   --->   Operation 276 'uitodp' 'conv_i' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 277 [5/5] (2.21ns)   --->   "%conv_i14 = uitodp i64 %op2_14"   --->   Operation 277 'uitodp' 'conv_i14' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 278 [1/2] (1.86ns)   --->   "%A_V_load_10 = load i15 %A_V_addr_13"   --->   Operation 278 'load' 'A_V_load_10' <Predicate = (!icmp_ln37)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_10 : Operation 279 [1/1] (0.00ns)   --->   "%op2_15 = trunc i512 %A_V_load_10"   --->   Operation 279 'trunc' 'op2_15' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_10 : Operation 280 [1/2] (1.86ns)   --->   "%A_V_load_11 = load i15 %A_V_addr_14"   --->   Operation 280 'load' 'A_V_load_11' <Predicate = (!icmp_ln37)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_10 : Operation 281 [1/1] (0.00ns)   --->   "%op2_16 = trunc i512 %A_V_load_11"   --->   Operation 281 'trunc' 'op2_16' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_10 : Operation 282 [2/2] (1.86ns)   --->   "%A_V_load_12 = load i15 %A_V_addr_15"   --->   Operation 282 'load' 'A_V_load_12' <Predicate = (!icmp_ln37)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_10 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %select_ln38_1, i5 %select_ln39_1, i5 %add_ln41"   --->   Operation 283 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_10 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln534_23 = zext i15 %tmp_24"   --->   Operation 284 'zext' 'zext_ln534_23' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_10 : Operation 285 [1/1] (0.00ns)   --->   "%A_V_addr_16 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534_23"   --->   Operation 285 'getelementptr' 'A_V_addr_16' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_10 : Operation 286 [2/2] (1.86ns)   --->   "%A_V_load_13 = load i15 %A_V_addr_16"   --->   Operation 286 'load' 'A_V_load_13' <Predicate = (!icmp_ln37)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_10 : Operation 287 [1/1] (0.70ns)   --->   "%add_ln41_1 = add i5 %select_ln39, i5 31" [./dut.cpp:41]   --->   Operation 287 'add' 'add_ln41_1' <Predicate = (!icmp_ln37)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 6> <Delay = 2.21>
ST_11 : Operation 288 [4/5] (2.21ns)   --->   "%conv_i = uitodp i64 %op2"   --->   Operation 288 'uitodp' 'conv_i' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 289 [4/5] (2.21ns)   --->   "%conv_i14 = uitodp i64 %op2_14"   --->   Operation 289 'uitodp' 'conv_i14' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 290 [5/5] (2.21ns)   --->   "%conv_i15 = uitodp i64 %op2_15"   --->   Operation 290 'uitodp' 'conv_i15' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 291 [5/5] (2.21ns)   --->   "%conv_i16 = uitodp i64 %op2_16"   --->   Operation 291 'uitodp' 'conv_i16' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 292 [1/2] (1.86ns)   --->   "%A_V_load_12 = load i15 %A_V_addr_15"   --->   Operation 292 'load' 'A_V_load_12' <Predicate = (!icmp_ln37)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_11 : Operation 293 [1/1] (0.00ns)   --->   "%op2_17 = trunc i512 %A_V_load_12"   --->   Operation 293 'trunc' 'op2_17' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 294 [1/2] (1.86ns)   --->   "%A_V_load_13 = load i15 %A_V_addr_16"   --->   Operation 294 'load' 'A_V_load_13' <Predicate = (!icmp_ln37)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_11 : Operation 295 [1/1] (0.00ns)   --->   "%op2_18 = trunc i512 %A_V_load_13"   --->   Operation 295 'trunc' 'op2_18' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %select_ln38_1, i5 %select_ln39_1, i5 %add_ln41_1"   --->   Operation 296 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln534_24 = zext i15 %tmp_25"   --->   Operation 297 'zext' 'zext_ln534_24' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 298 [1/1] (0.00ns)   --->   "%A_V_addr_17 = getelementptr i512 %A_V, i64 0, i64 %zext_ln534_24"   --->   Operation 298 'getelementptr' 'A_V_addr_17' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_11 : Operation 299 [2/2] (1.86ns)   --->   "%A_V_load_14 = load i15 %A_V_addr_17"   --->   Operation 299 'load' 'A_V_load_14' <Predicate = (!icmp_ln37)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>

State 12 <SV = 7> <Delay = 2.21>
ST_12 : Operation 300 [3/5] (2.21ns)   --->   "%conv_i = uitodp i64 %op2"   --->   Operation 300 'uitodp' 'conv_i' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 301 [3/5] (2.21ns)   --->   "%conv_i14 = uitodp i64 %op2_14"   --->   Operation 301 'uitodp' 'conv_i14' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 302 [4/5] (2.21ns)   --->   "%conv_i15 = uitodp i64 %op2_15"   --->   Operation 302 'uitodp' 'conv_i15' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 303 [4/5] (2.21ns)   --->   "%conv_i16 = uitodp i64 %op2_16"   --->   Operation 303 'uitodp' 'conv_i16' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 304 [5/5] (2.21ns)   --->   "%conv_i17 = uitodp i64 %op2_17"   --->   Operation 304 'uitodp' 'conv_i17' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 305 [5/5] (2.21ns)   --->   "%conv_i18 = uitodp i64 %op2_18"   --->   Operation 305 'uitodp' 'conv_i18' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 306 [1/2] (1.86ns)   --->   "%A_V_load_14 = load i15 %A_V_addr_17"   --->   Operation 306 'load' 'A_V_load_14' <Predicate = (!icmp_ln37)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_12 : Operation 307 [1/1] (0.00ns)   --->   "%op2_19 = trunc i512 %A_V_load_14"   --->   Operation 307 'trunc' 'op2_19' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 13 <SV = 8> <Delay = 2.21>
ST_13 : Operation 308 [2/5] (2.21ns)   --->   "%conv_i = uitodp i64 %op2"   --->   Operation 308 'uitodp' 'conv_i' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 309 [2/5] (2.21ns)   --->   "%conv_i14 = uitodp i64 %op2_14"   --->   Operation 309 'uitodp' 'conv_i14' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 310 [3/5] (2.21ns)   --->   "%conv_i15 = uitodp i64 %op2_15"   --->   Operation 310 'uitodp' 'conv_i15' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 311 [3/5] (2.21ns)   --->   "%conv_i16 = uitodp i64 %op2_16"   --->   Operation 311 'uitodp' 'conv_i16' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 312 [4/5] (2.21ns)   --->   "%conv_i17 = uitodp i64 %op2_17"   --->   Operation 312 'uitodp' 'conv_i17' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 313 [4/5] (2.21ns)   --->   "%conv_i18 = uitodp i64 %op2_18"   --->   Operation 313 'uitodp' 'conv_i18' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 314 [5/5] (2.21ns)   --->   "%conv_i19 = uitodp i64 %op2_19"   --->   Operation 314 'uitodp' 'conv_i19' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 9> <Delay = 2.21>
ST_14 : Operation 315 [1/5] (2.21ns)   --->   "%conv_i = uitodp i64 %op2"   --->   Operation 315 'uitodp' 'conv_i' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 316 [1/5] (2.21ns)   --->   "%conv_i14 = uitodp i64 %op2_14"   --->   Operation 316 'uitodp' 'conv_i14' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 317 [2/5] (2.21ns)   --->   "%conv_i15 = uitodp i64 %op2_15"   --->   Operation 317 'uitodp' 'conv_i15' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 318 [2/5] (2.21ns)   --->   "%conv_i16 = uitodp i64 %op2_16"   --->   Operation 318 'uitodp' 'conv_i16' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 319 [3/5] (2.21ns)   --->   "%conv_i17 = uitodp i64 %op2_17"   --->   Operation 319 'uitodp' 'conv_i17' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 320 [3/5] (2.21ns)   --->   "%conv_i18 = uitodp i64 %op2_18"   --->   Operation 320 'uitodp' 'conv_i18' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 321 [4/5] (2.21ns)   --->   "%conv_i19 = uitodp i64 %op2_19"   --->   Operation 321 'uitodp' 'conv_i19' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 10> <Delay = 2.32>
ST_15 : Operation 322 [8/8] (2.32ns)   --->   "%i_op_assign = dmul i64 %conv_i, i64 2"   --->   Operation 322 'dmul' 'i_op_assign' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 323 [1/5] (2.21ns)   --->   "%conv_i15 = uitodp i64 %op2_15"   --->   Operation 323 'uitodp' 'conv_i15' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 324 [1/5] (2.21ns)   --->   "%conv_i16 = uitodp i64 %op2_16"   --->   Operation 324 'uitodp' 'conv_i16' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 325 [2/5] (2.21ns)   --->   "%conv_i17 = uitodp i64 %op2_17"   --->   Operation 325 'uitodp' 'conv_i17' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 326 [2/5] (2.21ns)   --->   "%conv_i18 = uitodp i64 %op2_18"   --->   Operation 326 'uitodp' 'conv_i18' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 327 [3/5] (2.21ns)   --->   "%conv_i19 = uitodp i64 %op2_19"   --->   Operation 327 'uitodp' 'conv_i19' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 11> <Delay = 2.32>
ST_16 : Operation 328 [7/8] (2.32ns)   --->   "%i_op_assign = dmul i64 %conv_i, i64 2"   --->   Operation 328 'dmul' 'i_op_assign' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 329 [1/5] (2.21ns)   --->   "%conv_i17 = uitodp i64 %op2_17"   --->   Operation 329 'uitodp' 'conv_i17' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 330 [1/5] (2.21ns)   --->   "%conv_i18 = uitodp i64 %op2_18"   --->   Operation 330 'uitodp' 'conv_i18' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 331 [2/5] (2.21ns)   --->   "%conv_i19 = uitodp i64 %op2_19"   --->   Operation 331 'uitodp' 'conv_i19' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 12> <Delay = 2.32>
ST_17 : Operation 332 [6/8] (2.32ns)   --->   "%i_op_assign = dmul i64 %conv_i, i64 2"   --->   Operation 332 'dmul' 'i_op_assign' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 333 [1/5] (2.21ns)   --->   "%conv_i19 = uitodp i64 %op2_19"   --->   Operation 333 'uitodp' 'conv_i19' <Predicate = (!icmp_ln37)> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 13> <Delay = 2.32>
ST_18 : Operation 334 [5/8] (2.32ns)   --->   "%i_op_assign = dmul i64 %conv_i, i64 2"   --->   Operation 334 'dmul' 'i_op_assign' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 14> <Delay = 2.32>
ST_19 : Operation 335 [4/8] (2.32ns)   --->   "%i_op_assign = dmul i64 %conv_i, i64 2"   --->   Operation 335 'dmul' 'i_op_assign' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 15> <Delay = 2.32>
ST_20 : Operation 336 [3/8] (2.32ns)   --->   "%i_op_assign = dmul i64 %conv_i, i64 2"   --->   Operation 336 'dmul' 'i_op_assign' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 16> <Delay = 2.32>
ST_21 : Operation 337 [2/8] (2.32ns)   --->   "%i_op_assign = dmul i64 %conv_i, i64 2"   --->   Operation 337 'dmul' 'i_op_assign' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 17> <Delay = 2.32>
ST_22 : Operation 338 [1/8] (2.32ns)   --->   "%i_op_assign = dmul i64 %conv_i, i64 2"   --->   Operation 338 'dmul' 'i_op_assign' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 18> <Delay = 1.90>
ST_23 : Operation 339 [8/8] (1.90ns)   --->   "%i_op_assign_s = dsub i64 %conv_i14, i64 %i_op_assign"   --->   Operation 339 'dsub' 'i_op_assign_s' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 340 [8/8] (1.90ns)   --->   "%i_op_assign_1 = dsub i64 %conv_i16, i64 %i_op_assign"   --->   Operation 340 'dsub' 'i_op_assign_1' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 341 [8/8] (1.90ns)   --->   "%i_op_assign_2 = dsub i64 %conv_i18, i64 %i_op_assign"   --->   Operation 341 'dsub' 'i_op_assign_2' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 19> <Delay = 1.90>
ST_24 : Operation 342 [7/8] (1.90ns)   --->   "%i_op_assign_s = dsub i64 %conv_i14, i64 %i_op_assign"   --->   Operation 342 'dsub' 'i_op_assign_s' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 343 [7/8] (1.90ns)   --->   "%i_op_assign_1 = dsub i64 %conv_i16, i64 %i_op_assign"   --->   Operation 343 'dsub' 'i_op_assign_1' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 344 [7/8] (1.90ns)   --->   "%i_op_assign_2 = dsub i64 %conv_i18, i64 %i_op_assign"   --->   Operation 344 'dsub' 'i_op_assign_2' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 20> <Delay = 1.90>
ST_25 : Operation 345 [6/8] (1.90ns)   --->   "%i_op_assign_s = dsub i64 %conv_i14, i64 %i_op_assign"   --->   Operation 345 'dsub' 'i_op_assign_s' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 346 [6/8] (1.90ns)   --->   "%i_op_assign_1 = dsub i64 %conv_i16, i64 %i_op_assign"   --->   Operation 346 'dsub' 'i_op_assign_1' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 347 [6/8] (1.90ns)   --->   "%i_op_assign_2 = dsub i64 %conv_i18, i64 %i_op_assign"   --->   Operation 347 'dsub' 'i_op_assign_2' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 21> <Delay = 1.90>
ST_26 : Operation 348 [5/8] (1.90ns)   --->   "%i_op_assign_s = dsub i64 %conv_i14, i64 %i_op_assign"   --->   Operation 348 'dsub' 'i_op_assign_s' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 349 [5/8] (1.90ns)   --->   "%i_op_assign_1 = dsub i64 %conv_i16, i64 %i_op_assign"   --->   Operation 349 'dsub' 'i_op_assign_1' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 350 [5/8] (1.90ns)   --->   "%i_op_assign_2 = dsub i64 %conv_i18, i64 %i_op_assign"   --->   Operation 350 'dsub' 'i_op_assign_2' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 22> <Delay = 1.90>
ST_27 : Operation 351 [4/8] (1.90ns)   --->   "%i_op_assign_s = dsub i64 %conv_i14, i64 %i_op_assign"   --->   Operation 351 'dsub' 'i_op_assign_s' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 352 [4/8] (1.90ns)   --->   "%i_op_assign_1 = dsub i64 %conv_i16, i64 %i_op_assign"   --->   Operation 352 'dsub' 'i_op_assign_1' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 353 [4/8] (1.90ns)   --->   "%i_op_assign_2 = dsub i64 %conv_i18, i64 %i_op_assign"   --->   Operation 353 'dsub' 'i_op_assign_2' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 23> <Delay = 1.90>
ST_28 : Operation 354 [3/8] (1.90ns)   --->   "%i_op_assign_s = dsub i64 %conv_i14, i64 %i_op_assign"   --->   Operation 354 'dsub' 'i_op_assign_s' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 355 [3/8] (1.90ns)   --->   "%i_op_assign_1 = dsub i64 %conv_i16, i64 %i_op_assign"   --->   Operation 355 'dsub' 'i_op_assign_1' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 356 [3/8] (1.90ns)   --->   "%i_op_assign_2 = dsub i64 %conv_i18, i64 %i_op_assign"   --->   Operation 356 'dsub' 'i_op_assign_2' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 24> <Delay = 1.90>
ST_29 : Operation 357 [2/8] (1.90ns)   --->   "%i_op_assign_s = dsub i64 %conv_i14, i64 %i_op_assign"   --->   Operation 357 'dsub' 'i_op_assign_s' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 358 [2/8] (1.90ns)   --->   "%i_op_assign_1 = dsub i64 %conv_i16, i64 %i_op_assign"   --->   Operation 358 'dsub' 'i_op_assign_1' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 359 [2/8] (1.90ns)   --->   "%i_op_assign_2 = dsub i64 %conv_i18, i64 %i_op_assign"   --->   Operation 359 'dsub' 'i_op_assign_2' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 25> <Delay = 1.90>
ST_30 : Operation 360 [1/8] (1.90ns)   --->   "%i_op_assign_s = dsub i64 %conv_i14, i64 %i_op_assign"   --->   Operation 360 'dsub' 'i_op_assign_s' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 361 [1/8] (1.90ns)   --->   "%i_op_assign_1 = dsub i64 %conv_i16, i64 %i_op_assign"   --->   Operation 361 'dsub' 'i_op_assign_1' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 362 [1/8] (1.90ns)   --->   "%i_op_assign_2 = dsub i64 %conv_i18, i64 %i_op_assign"   --->   Operation 362 'dsub' 'i_op_assign_2' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 26> <Delay = 0.00>

State 32 <SV = 27> <Delay = 1.90>
ST_32 : Operation 363 [8/8] (1.90ns)   --->   "%add_i = dadd i64 %i_op_assign_s, i64 %conv_i15"   --->   Operation 363 'dadd' 'add_i' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 364 [8/8] (1.90ns)   --->   "%add_i8 = dadd i64 %i_op_assign_1, i64 %conv_i17"   --->   Operation 364 'dadd' 'add_i8' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 365 [8/8] (1.90ns)   --->   "%add_i9 = dadd i64 %i_op_assign_2, i64 %conv_i19"   --->   Operation 365 'dadd' 'add_i9' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 28> <Delay = 1.90>
ST_33 : Operation 366 [7/8] (1.90ns)   --->   "%add_i = dadd i64 %i_op_assign_s, i64 %conv_i15"   --->   Operation 366 'dadd' 'add_i' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 367 [7/8] (1.90ns)   --->   "%add_i8 = dadd i64 %i_op_assign_1, i64 %conv_i17"   --->   Operation 367 'dadd' 'add_i8' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 368 [7/8] (1.90ns)   --->   "%add_i9 = dadd i64 %i_op_assign_2, i64 %conv_i19"   --->   Operation 368 'dadd' 'add_i9' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 29> <Delay = 1.90>
ST_34 : Operation 369 [6/8] (1.90ns)   --->   "%add_i = dadd i64 %i_op_assign_s, i64 %conv_i15"   --->   Operation 369 'dadd' 'add_i' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 370 [6/8] (1.90ns)   --->   "%add_i8 = dadd i64 %i_op_assign_1, i64 %conv_i17"   --->   Operation 370 'dadd' 'add_i8' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 371 [6/8] (1.90ns)   --->   "%add_i9 = dadd i64 %i_op_assign_2, i64 %conv_i19"   --->   Operation 371 'dadd' 'add_i9' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 30> <Delay = 1.90>
ST_35 : Operation 372 [5/8] (1.90ns)   --->   "%add_i = dadd i64 %i_op_assign_s, i64 %conv_i15"   --->   Operation 372 'dadd' 'add_i' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 373 [5/8] (1.90ns)   --->   "%add_i8 = dadd i64 %i_op_assign_1, i64 %conv_i17"   --->   Operation 373 'dadd' 'add_i8' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 374 [5/8] (1.90ns)   --->   "%add_i9 = dadd i64 %i_op_assign_2, i64 %conv_i19"   --->   Operation 374 'dadd' 'add_i9' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 31> <Delay = 1.90>
ST_36 : Operation 375 [4/8] (1.90ns)   --->   "%add_i = dadd i64 %i_op_assign_s, i64 %conv_i15"   --->   Operation 375 'dadd' 'add_i' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 376 [4/8] (1.90ns)   --->   "%add_i8 = dadd i64 %i_op_assign_1, i64 %conv_i17"   --->   Operation 376 'dadd' 'add_i8' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 377 [4/8] (1.90ns)   --->   "%add_i9 = dadd i64 %i_op_assign_2, i64 %conv_i19"   --->   Operation 377 'dadd' 'add_i9' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 32> <Delay = 1.90>
ST_37 : Operation 378 [3/8] (1.90ns)   --->   "%add_i = dadd i64 %i_op_assign_s, i64 %conv_i15"   --->   Operation 378 'dadd' 'add_i' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 379 [3/8] (1.90ns)   --->   "%add_i8 = dadd i64 %i_op_assign_1, i64 %conv_i17"   --->   Operation 379 'dadd' 'add_i8' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 380 [3/8] (1.90ns)   --->   "%add_i9 = dadd i64 %i_op_assign_2, i64 %conv_i19"   --->   Operation 380 'dadd' 'add_i9' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 33> <Delay = 1.90>
ST_38 : Operation 381 [2/8] (1.90ns)   --->   "%add_i = dadd i64 %i_op_assign_s, i64 %conv_i15"   --->   Operation 381 'dadd' 'add_i' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 382 [2/8] (1.90ns)   --->   "%add_i8 = dadd i64 %i_op_assign_1, i64 %conv_i17"   --->   Operation 382 'dadd' 'add_i8' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 383 [2/8] (1.90ns)   --->   "%add_i9 = dadd i64 %i_op_assign_2, i64 %conv_i19"   --->   Operation 383 'dadd' 'add_i9' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 34> <Delay = 1.90>
ST_39 : Operation 384 [1/8] (1.90ns)   --->   "%add_i = dadd i64 %i_op_assign_s, i64 %conv_i15"   --->   Operation 384 'dadd' 'add_i' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 385 [1/8] (1.90ns)   --->   "%add_i8 = dadd i64 %i_op_assign_1, i64 %conv_i17"   --->   Operation 385 'dadd' 'add_i8' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 386 [1/8] (1.90ns)   --->   "%add_i9 = dadd i64 %i_op_assign_2, i64 %conv_i19"   --->   Operation 386 'dadd' 'add_i9' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 35> <Delay = 2.32>
ST_40 : Operation 387 [8/8] (2.32ns)   --->   "%mul = dmul i64 %add_i, i64 0.125" [./dut.cpp:41]   --->   Operation 387 'dmul' 'mul' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 36> <Delay = 2.32>
ST_41 : Operation 388 [7/8] (2.32ns)   --->   "%mul = dmul i64 %add_i, i64 0.125" [./dut.cpp:41]   --->   Operation 388 'dmul' 'mul' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 389 [8/8] (2.32ns)   --->   "%mul6 = dmul i64 %add_i8, i64 0.125" [./dut.cpp:41]   --->   Operation 389 'dmul' 'mul6' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 37> <Delay = 2.32>
ST_42 : Operation 390 [6/8] (2.32ns)   --->   "%mul = dmul i64 %add_i, i64 0.125" [./dut.cpp:41]   --->   Operation 390 'dmul' 'mul' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 391 [7/8] (2.32ns)   --->   "%mul6 = dmul i64 %add_i8, i64 0.125" [./dut.cpp:41]   --->   Operation 391 'dmul' 'mul6' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 392 [8/8] (2.32ns)   --->   "%mul7 = dmul i64 %add_i9, i64 0.125" [./dut.cpp:41]   --->   Operation 392 'dmul' 'mul7' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 38> <Delay = 2.32>
ST_43 : Operation 393 [5/8] (2.32ns)   --->   "%mul = dmul i64 %add_i, i64 0.125" [./dut.cpp:41]   --->   Operation 393 'dmul' 'mul' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 394 [6/8] (2.32ns)   --->   "%mul6 = dmul i64 %add_i8, i64 0.125" [./dut.cpp:41]   --->   Operation 394 'dmul' 'mul6' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 395 [7/8] (2.32ns)   --->   "%mul7 = dmul i64 %add_i9, i64 0.125" [./dut.cpp:41]   --->   Operation 395 'dmul' 'mul7' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 39> <Delay = 2.32>
ST_44 : Operation 396 [4/8] (2.32ns)   --->   "%mul = dmul i64 %add_i, i64 0.125" [./dut.cpp:41]   --->   Operation 396 'dmul' 'mul' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 397 [5/8] (2.32ns)   --->   "%mul6 = dmul i64 %add_i8, i64 0.125" [./dut.cpp:41]   --->   Operation 397 'dmul' 'mul6' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 398 [6/8] (2.32ns)   --->   "%mul7 = dmul i64 %add_i9, i64 0.125" [./dut.cpp:41]   --->   Operation 398 'dmul' 'mul7' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 40> <Delay = 2.32>
ST_45 : Operation 399 [3/8] (2.32ns)   --->   "%mul = dmul i64 %add_i, i64 0.125" [./dut.cpp:41]   --->   Operation 399 'dmul' 'mul' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 400 [4/8] (2.32ns)   --->   "%mul6 = dmul i64 %add_i8, i64 0.125" [./dut.cpp:41]   --->   Operation 400 'dmul' 'mul6' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 401 [5/8] (2.32ns)   --->   "%mul7 = dmul i64 %add_i9, i64 0.125" [./dut.cpp:41]   --->   Operation 401 'dmul' 'mul7' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 41> <Delay = 2.32>
ST_46 : Operation 402 [2/8] (2.32ns)   --->   "%mul = dmul i64 %add_i, i64 0.125" [./dut.cpp:41]   --->   Operation 402 'dmul' 'mul' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 403 [3/8] (2.32ns)   --->   "%mul6 = dmul i64 %add_i8, i64 0.125" [./dut.cpp:41]   --->   Operation 403 'dmul' 'mul6' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 404 [4/8] (2.32ns)   --->   "%mul7 = dmul i64 %add_i9, i64 0.125" [./dut.cpp:41]   --->   Operation 404 'dmul' 'mul7' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 42> <Delay = 2.32>
ST_47 : Operation 405 [1/8] (2.32ns)   --->   "%mul = dmul i64 %add_i, i64 0.125" [./dut.cpp:41]   --->   Operation 405 'dmul' 'mul' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 406 [2/8] (2.32ns)   --->   "%mul6 = dmul i64 %add_i8, i64 0.125" [./dut.cpp:41]   --->   Operation 406 'dmul' 'mul6' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 407 [3/8] (2.32ns)   --->   "%mul7 = dmul i64 %add_i9, i64 0.125" [./dut.cpp:41]   --->   Operation 407 'dmul' 'mul7' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 43> <Delay = 2.32>
ST_48 : Operation 408 [1/8] (2.32ns)   --->   "%mul6 = dmul i64 %add_i8, i64 0.125" [./dut.cpp:41]   --->   Operation 408 'dmul' 'mul6' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 409 [2/8] (2.32ns)   --->   "%mul7 = dmul i64 %add_i9, i64 0.125" [./dut.cpp:41]   --->   Operation 409 'dmul' 'mul7' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 44> <Delay = 2.32>
ST_49 : Operation 410 [8/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul6" [./dut.cpp:41]   --->   Operation 410 'dadd' 'add' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 411 [1/8] (2.32ns)   --->   "%mul7 = dmul i64 %add_i9, i64 0.125" [./dut.cpp:41]   --->   Operation 411 'dmul' 'mul7' <Predicate = (!icmp_ln37)> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 45> <Delay = 1.90>
ST_50 : Operation 412 [7/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul6" [./dut.cpp:41]   --->   Operation 412 'dadd' 'add' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 46> <Delay = 1.90>
ST_51 : Operation 413 [6/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul6" [./dut.cpp:41]   --->   Operation 413 'dadd' 'add' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 47> <Delay = 1.90>
ST_52 : Operation 414 [5/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul6" [./dut.cpp:41]   --->   Operation 414 'dadd' 'add' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 48> <Delay = 1.90>
ST_53 : Operation 415 [4/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul6" [./dut.cpp:41]   --->   Operation 415 'dadd' 'add' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 49> <Delay = 1.90>
ST_54 : Operation 416 [3/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul6" [./dut.cpp:41]   --->   Operation 416 'dadd' 'add' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 50> <Delay = 1.90>
ST_55 : Operation 417 [2/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul6" [./dut.cpp:41]   --->   Operation 417 'dadd' 'add' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 51> <Delay = 1.90>
ST_56 : Operation 418 [1/8] (1.90ns)   --->   "%add = dadd i64 %mul, i64 %mul6" [./dut.cpp:41]   --->   Operation 418 'dadd' 'add' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 52> <Delay = 1.90>
ST_57 : Operation 419 [8/8] (1.90ns)   --->   "%i_op_assign_3 = dadd i64 %add, i64 %mul7" [./dut.cpp:41]   --->   Operation 419 'dadd' 'i_op_assign_3' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 53> <Delay = 1.90>
ST_58 : Operation 420 [7/8] (1.90ns)   --->   "%i_op_assign_3 = dadd i64 %add, i64 %mul7" [./dut.cpp:41]   --->   Operation 420 'dadd' 'i_op_assign_3' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 54> <Delay = 1.90>
ST_59 : Operation 421 [6/8] (1.90ns)   --->   "%i_op_assign_3 = dadd i64 %add, i64 %mul7" [./dut.cpp:41]   --->   Operation 421 'dadd' 'i_op_assign_3' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 55> <Delay = 1.90>
ST_60 : Operation 422 [5/8] (1.90ns)   --->   "%i_op_assign_3 = dadd i64 %add, i64 %mul7" [./dut.cpp:41]   --->   Operation 422 'dadd' 'i_op_assign_3' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 56> <Delay = 1.90>
ST_61 : Operation 423 [4/8] (1.90ns)   --->   "%i_op_assign_3 = dadd i64 %add, i64 %mul7" [./dut.cpp:41]   --->   Operation 423 'dadd' 'i_op_assign_3' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 57> <Delay = 1.90>
ST_62 : Operation 424 [3/8] (1.90ns)   --->   "%i_op_assign_3 = dadd i64 %add, i64 %mul7" [./dut.cpp:41]   --->   Operation 424 'dadd' 'i_op_assign_3' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 58> <Delay = 1.90>
ST_63 : Operation 425 [2/8] (1.90ns)   --->   "%i_op_assign_3 = dadd i64 %add, i64 %mul7" [./dut.cpp:41]   --->   Operation 425 'dadd' 'i_op_assign_3' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 59> <Delay = 1.90>
ST_64 : Operation 426 [1/8] (1.90ns)   --->   "%i_op_assign_3 = dadd i64 %add, i64 %mul7" [./dut.cpp:41]   --->   Operation 426 'dadd' 'i_op_assign_3' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 60> <Delay = 1.90>
ST_65 : Operation 427 [8/8] (1.90ns)   --->   "%val = dadd i64 %i_op_assign_3, i64 %conv_i"   --->   Operation 427 'dadd' 'val' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 61> <Delay = 1.90>
ST_66 : Operation 428 [7/8] (1.90ns)   --->   "%val = dadd i64 %i_op_assign_3, i64 %conv_i"   --->   Operation 428 'dadd' 'val' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 62> <Delay = 1.90>
ST_67 : Operation 429 [6/8] (1.90ns)   --->   "%val = dadd i64 %i_op_assign_3, i64 %conv_i"   --->   Operation 429 'dadd' 'val' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 63> <Delay = 1.90>
ST_68 : Operation 430 [5/8] (1.90ns)   --->   "%val = dadd i64 %i_op_assign_3, i64 %conv_i"   --->   Operation 430 'dadd' 'val' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 64> <Delay = 1.90>
ST_69 : Operation 431 [4/8] (1.90ns)   --->   "%val = dadd i64 %i_op_assign_3, i64 %conv_i"   --->   Operation 431 'dadd' 'val' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 65> <Delay = 1.90>
ST_70 : Operation 432 [3/8] (1.90ns)   --->   "%val = dadd i64 %i_op_assign_3, i64 %conv_i"   --->   Operation 432 'dadd' 'val' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 66> <Delay = 1.90>
ST_71 : Operation 433 [2/8] (1.90ns)   --->   "%val = dadd i64 %i_op_assign_3, i64 %conv_i"   --->   Operation 433 'dadd' 'val' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 67> <Delay = 1.90>
ST_72 : Operation 434 [1/8] (1.90ns)   --->   "%val = dadd i64 %i_op_assign_3, i64 %conv_i"   --->   Operation 434 'dadd' 'val' <Predicate = (!icmp_ln37)> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 68> <Delay = 1.05>
ST_73 : Operation 435 [1/1] (0.00ns)   --->   "%reg = bitcast i64 %val"   --->   Operation 435 'bitcast' 'reg' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_73 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln306 = trunc i64 %reg"   --->   Operation 436 'trunc' 'trunc_ln306' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_73 : Operation 437 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %reg, i32 63"   --->   Operation 437 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_73 : Operation 438 [1/1] (0.00ns)   --->   "%exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %reg, i32 52, i32 62"   --->   Operation 438 'partselect' 'exp' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_73 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln311 = zext i11 %exp"   --->   Operation 439 'zext' 'zext_ln311' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_73 : Operation 440 [1/1] (0.00ns)   --->   "%trunc_ln315 = trunc i64 %reg"   --->   Operation 440 'trunc' 'trunc_ln315' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_73 : Operation 441 [1/1] (1.05ns)   --->   "%icmp_ln323 = icmp_eq  i63 %trunc_ln306, i63 0"   --->   Operation 441 'icmp' 'icmp_ln323' <Predicate = (!icmp_ln37)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 442 [1/1] (0.74ns)   --->   "%sh_amt = sub i12 1075, i12 %zext_ln311"   --->   Operation 442 'sub' 'sh_amt' <Predicate = (!icmp_ln37)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 443 [1/1] (0.00ns)   --->   "%trunc_ln326 = trunc i12 %sh_amt"   --->   Operation 443 'trunc' 'trunc_ln326' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_73 : Operation 444 [1/1] (0.61ns)   --->   "%icmp_ln327 = icmp_eq  i11 %exp, i11 1075"   --->   Operation 444 'icmp' 'icmp_ln327' <Predicate = (!icmp_ln37)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 69> <Delay = 1.87>
ST_74 : Operation 445 [1/1] (0.00ns)   --->   "%p_Result_4 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln315"   --->   Operation 445 'bitconcatenate' 'p_Result_4' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_74 : Operation 446 [1/1] (0.62ns)   --->   "%icmp_ln329 = icmp_sgt  i12 %sh_amt, i12 0"   --->   Operation 446 'icmp' 'icmp_ln329' <Predicate = (!icmp_ln37)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 447 [1/1] (0.62ns)   --->   "%icmp_ln330 = icmp_slt  i12 %sh_amt, i12 54"   --->   Operation 447 'icmp' 'icmp_ln330' <Predicate = (!icmp_ln37)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%trunc_ln331 = trunc i12 %sh_amt"   --->   Operation 448 'trunc' 'trunc_ln331' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_74 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%trunc_ln331cast = zext i6 %trunc_ln331"   --->   Operation 449 'zext' 'trunc_ln331cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_74 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%lshr_ln331 = lshr i53 %p_Result_4, i53 %trunc_ln331cast"   --->   Operation 450 'lshr' 'lshr_ln331' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node select_ln327)   --->   "%xor_ln323 = xor i1 %icmp_ln323, i1 1"   --->   Operation 451 'xor' 'xor_ln323' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node select_ln327)   --->   "%and_ln327 = and i1 %icmp_ln327, i1 %xor_ln323"   --->   Operation 452 'and' 'and_ln327' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 453 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln327 = select i1 %and_ln327, i53 %p_Result_4, i53 0"   --->   Operation 453 'select' 'select_ln327' <Predicate = (!icmp_ln37)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 454 [1/1] (0.12ns)   --->   "%or_ln327 = or i1 %icmp_ln323, i1 %icmp_ln327"   --->   Operation 454 'or' 'or_ln327' <Predicate = (!icmp_ln37)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node and_ln329)   --->   "%xor_ln327 = xor i1 %or_ln327, i1 1"   --->   Operation 455 'xor' 'xor_ln327' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 456 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln329 = and i1 %icmp_ln329, i1 %xor_ln327"   --->   Operation 456 'and' 'and_ln329' <Predicate = (!icmp_ln37)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node select_ln330)   --->   "%and_ln330 = and i1 %and_ln329, i1 %icmp_ln330"   --->   Operation 457 'and' 'and_ln330' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 458 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln330 = select i1 %and_ln330, i53 %lshr_ln331, i53 %select_ln327"   --->   Operation 458 'select' 'select_ln330' <Predicate = (!icmp_ln37)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 75 <SV = 70> <Delay = 2.43>
ST_75 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node select_ln337)   --->   "%zext_ln328 = zext i53 %p_Result_4"   --->   Operation 459 'zext' 'zext_ln328' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_75 : Operation 460 [1/1] (0.72ns)   --->   "%sh_amt_4 = sub i10 0, i10 %trunc_ln326"   --->   Operation 460 'sub' 'sh_amt_4' <Predicate = (!icmp_ln37)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node select_ln337)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %sh_amt_4, i32 9"   --->   Operation 461 'bitselect' 'tmp_27' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_75 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node select_ln337)   --->   "%zext_ln339 = zext i10 %sh_amt_4"   --->   Operation 462 'zext' 'zext_ln339' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_75 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node select_ln337)   --->   "%shl_ln339 = shl i512 %zext_ln328, i512 %zext_ln339"   --->   Operation 463 'shl' 'shl_ln339' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node select_ln337)   --->   "%zext_ln329 = zext i53 %select_ln330"   --->   Operation 464 'zext' 'zext_ln329' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_75 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node select_ln337)   --->   "%or_ln329 = or i1 %or_ln327, i1 %icmp_ln329"   --->   Operation 465 'or' 'or_ln329' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node select_ln337)   --->   "%or_ln337 = or i1 %tmp_27, i1 %or_ln329"   --->   Operation 466 'or' 'or_ln337' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 467 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln337 = select i1 %or_ln337, i512 %zext_ln329, i512 %shl_ln339"   --->   Operation 467 'select' 'select_ln337' <Predicate = (!icmp_ln37)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_4)   --->   "%xor_ln330 = xor i1 %icmp_ln330, i1 1"   --->   Operation 468 'xor' 'xor_ln330' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_4)   --->   "%and_ln330_4 = and i1 %and_ln329, i1 %xor_ln330"   --->   Operation 469 'and' 'and_ln330_4' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_4)   --->   "%or_ln330 = or i1 %and_ln330_4, i1 %icmp_ln323"   --->   Operation 470 'or' 'or_ln330' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 471 [1/1] (0.57ns) (out node of the LUT)   --->   "%select_ln330_4 = select i1 %or_ln330, i512 0, i512 %select_ln337"   --->   Operation 471 'select' 'select_ln330_4' <Predicate = (!icmp_ln37)> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 76 <SV = 71> <Delay = 1.16>
ST_76 : Operation 472 [2/2] (1.16ns)   --->   "%sub_ln455 = sub i512 0, i512 %select_ln330_4"   --->   Operation 472 'sub' 'sub_ln455' <Predicate = (!icmp_ln37 & p_Result_s)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 72> <Delay = 1.74>
ST_77 : Operation 473 [1/2] (1.16ns)   --->   "%sub_ln455 = sub i512 0, i512 %select_ln330_4"   --->   Operation 473 'sub' 'sub_ln455' <Predicate = (!icmp_ln37 & p_Result_s)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 474 [1/1] (0.57ns)   --->   "%select_ln345 = select i1 %p_Result_s, i512 %sub_ln455, i512 %select_ln330_4"   --->   Operation 474 'select' 'select_ln345' <Predicate = (!icmp_ln37)> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 78 <SV = 73> <Delay = 1.86>
ST_78 : Operation 475 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nondf_kernel_heat_x0_loop_4_nondf_kernel_heat_x0_loop_6_nondf_kernel_heat_x0_loop_7_str"   --->   Operation 475 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_78 : Operation 476 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 270000, i64 270000, i64 270000"   --->   Operation 476 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_78 : Operation 477 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nondf_kernel_heat_x0_loop_5_nondf_kernel_heat_x0_loop_6_nondf_kernel_heat_x0_loop_7_str"   --->   Operation 477 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_78 : Operation 478 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nondf_kernel_heat_x0_loop_6_nondf_kernel_heat_x0_loop_7_str"   --->   Operation 478 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_78 : Operation 479 [1/1] (0.00ns)   --->   "%B_V_addr_18 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534" [./dut.cpp:41]   --->   Operation 479 'getelementptr' 'B_V_addr_18' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_78 : Operation 480 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_1307" [./dut.cpp:24]   --->   Operation 480 'specpipeline' 'specpipeline_ln24' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_78 : Operation 481 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1350" [./dut.cpp:24]   --->   Operation 481 'specloopname' 'specloopname_ln24' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_78 : Operation 482 [1/1] (1.86ns)   --->   "%store_ln41 = store i512 %select_ln345, i15 %B_V_addr_18" [./dut.cpp:41]   --->   Operation 482 'store' 'store_ln41' <Predicate = (!icmp_ln37)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_78 : Operation 483 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader4.preheader"   --->   Operation 483 'br' 'br_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 79 <SV = 3> <Delay = 0.38>
ST_79 : Operation 484 [1/1] (0.38ns)   --->   "%br_ln46 = br void %.preheader3" [./dut.cpp:46]   --->   Operation 484 'br' 'br_ln46' <Predicate = true> <Delay = 0.38>

State 80 <SV = 4> <Delay = 0.70>
ST_80 : Operation 485 [1/1] (0.00ns)   --->   "%t = phi i4 %t_2, void, i4 0, void %.preheader3.preheader"   --->   Operation 485 'phi' 't' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 486 [1/1] (0.70ns)   --->   "%t_2 = add i4 %t, i4 1" [./dut.cpp:46]   --->   Operation 486 'add' 't_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 487 [1/1] (0.65ns)   --->   "%icmp_ln46 = icmp_eq  i4 %t, i4 10" [./dut.cpp:46]   --->   Operation 487 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 488 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 488 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 489 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %.split14, void %.preheader.preheader" [./dut.cpp:46]   --->   Operation 489 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 490 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1241" [./dut.cpp:46]   --->   Operation 490 'specloopname' 'specloopname_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_80 : Operation 491 [1/1] (0.38ns)   --->   "%br_ln47 = br void" [./dut.cpp:47]   --->   Operation 491 'br' 'br_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.38>
ST_80 : Operation 492 [1/1] (0.38ns)   --->   "%br_ln215 = br void %.preheader"   --->   Operation 492 'br' 'br_ln215' <Predicate = (icmp_ln46)> <Delay = 0.38>

State 81 <SV = 5> <Delay = 0.70>
ST_81 : Operation 493 [1/1] (0.00ns)   --->   "%i_6 = phi i5 %indvars_iv_next60, void, i5 1, void %.split14"   --->   Operation 493 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 494 [1/1] (0.63ns)   --->   "%icmp_ln47 = icmp_eq  i5 %i_6, i5 31" [./dut.cpp:47]   --->   Operation 494 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 495 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30"   --->   Operation 495 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 496 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %.split12, void" [./dut.cpp:47]   --->   Operation 496 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 497 [1/1] (0.70ns)   --->   "%indvars_iv_next60 = add i5 %i_6, i5 1"   --->   Operation 497 'add' 'indvars_iv_next60' <Predicate = (!icmp_ln47)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 498 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_814" [./dut.cpp:24]   --->   Operation 498 'specloopname' 'specloopname_ln24' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_81 : Operation 499 [1/1] (0.70ns)   --->   "%empty_2293 = add i5 %i_6, i5 31"   --->   Operation 499 'add' 'empty_2293' <Predicate = (!icmp_ln47)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 500 [1/1] (0.38ns)   --->   "%br_ln48 = br void" [./dut.cpp:48]   --->   Operation 500 'br' 'br_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.38>
ST_81 : Operation 501 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 501 'br' 'br_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 82 <SV = 6> <Delay = 0.70>
ST_82 : Operation 502 [1/1] (0.00ns)   --->   "%j_6 = phi i5 %indvars_iv_next56, void, i5 1, void %.split12"   --->   Operation 502 'phi' 'j_6' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 503 [1/1] (0.63ns)   --->   "%icmp_ln48 = icmp_eq  i5 %j_6, i5 31" [./dut.cpp:48]   --->   Operation 503 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 504 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30"   --->   Operation 504 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 505 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %.split10, void" [./dut.cpp:48]   --->   Operation 505 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 506 [1/1] (0.70ns)   --->   "%indvars_iv_next56 = add i5 %j_6, i5 1"   --->   Operation 506 'add' 'indvars_iv_next56' <Predicate = (!icmp_ln48)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 507 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1380" [./dut.cpp:24]   --->   Operation 507 'specloopname' 'specloopname_ln24' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_82 : Operation 508 [1/1] (0.70ns)   --->   "%empty_2294 = add i5 %j_6, i5 31"   --->   Operation 508 'add' 'empty_2294' <Predicate = (!icmp_ln48)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 509 [1/1] (0.38ns)   --->   "%br_ln49 = br void" [./dut.cpp:49]   --->   Operation 509 'br' 'br_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.38>
ST_82 : Operation 510 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 510 'br' 'br_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 83 <SV = 7> <Delay = 1.86>
ST_83 : Operation 511 [1/1] (0.00ns)   --->   "%k_4 = phi i5 %add_ln50, void %.split8_ifconv, i5 1, void %.split10" [./dut.cpp:50]   --->   Operation 511 'phi' 'k_4' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %i_6, i5 %j_6, i5 %k_4" [./dut.cpp:50]   --->   Operation 512 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i15 %tmp_26" [./dut.cpp:50]   --->   Operation 513 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 514 [1/1] (0.00ns)   --->   "%A_V_addr_18 = getelementptr i512 %A_V, i64 0, i64 %zext_ln50" [./dut.cpp:50]   --->   Operation 514 'getelementptr' 'A_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 515 [1/1] (0.00ns)   --->   "%B_V_addr_11 = getelementptr i512 %B_V, i64 0, i64 %zext_ln50"   --->   Operation 515 'getelementptr' 'B_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %indvars_iv_next60, i5 %j_6, i5 %k_4"   --->   Operation 516 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln534_17 = zext i15 %tmp_29"   --->   Operation 517 'zext' 'zext_ln534_17' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 518 [1/1] (0.00ns)   --->   "%B_V_addr_12 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534_17"   --->   Operation 518 'getelementptr' 'B_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %empty_2293, i5 %j_6, i5 %k_4"   --->   Operation 519 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln534_18 = zext i15 %tmp_30"   --->   Operation 520 'zext' 'zext_ln534_18' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 521 [1/1] (0.00ns)   --->   "%B_V_addr_13 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534_18"   --->   Operation 521 'getelementptr' 'B_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 522 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %i_6, i5 %indvars_iv_next56, i5 %k_4"   --->   Operation 522 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln534_19 = zext i15 %tmp_31"   --->   Operation 523 'zext' 'zext_ln534_19' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 524 [1/1] (0.00ns)   --->   "%B_V_addr_14 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534_19"   --->   Operation 524 'getelementptr' 'B_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %i_6, i5 %empty_2294, i5 %k_4"   --->   Operation 525 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln534_20 = zext i15 %tmp_32"   --->   Operation 526 'zext' 'zext_ln534_20' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 527 [1/1] (0.00ns)   --->   "%B_V_addr_15 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534_20"   --->   Operation 527 'getelementptr' 'B_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 528 [1/1] (0.63ns)   --->   "%icmp_ln49 = icmp_eq  i5 %k_4, i5 31" [./dut.cpp:49]   --->   Operation 528 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 529 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30"   --->   Operation 529 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 530 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %.split8_ifconv, void" [./dut.cpp:49]   --->   Operation 530 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 531 [2/2] (1.86ns)   --->   "%B_V_load_8 = load i15 %B_V_addr_11"   --->   Operation 531 'load' 'B_V_load_8' <Predicate = (!icmp_ln49)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_83 : Operation 532 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 532 'br' 'br_ln0' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 84 <SV = 8> <Delay = 1.86>
ST_84 : Operation 533 [1/2] (1.86ns)   --->   "%B_V_load_8 = load i15 %B_V_addr_11"   --->   Operation 533 'load' 'B_V_load_8' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_84 : Operation 534 [1/1] (0.00ns)   --->   "%op2_20 = trunc i512 %B_V_load_8"   --->   Operation 534 'trunc' 'op2_20' <Predicate = true> <Delay = 0.00>

State 85 <SV = 9> <Delay = 2.21>
ST_85 : Operation 535 [5/5] (2.21ns)   --->   "%conv_i20 = uitodp i64 %op2_20"   --->   Operation 535 'uitodp' 'conv_i20' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 86 <SV = 10> <Delay = 2.21>
ST_86 : Operation 536 [4/5] (2.21ns)   --->   "%conv_i20 = uitodp i64 %op2_20"   --->   Operation 536 'uitodp' 'conv_i20' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 87 <SV = 11> <Delay = 2.21>
ST_87 : Operation 537 [3/5] (2.21ns)   --->   "%conv_i20 = uitodp i64 %op2_20"   --->   Operation 537 'uitodp' 'conv_i20' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 88 <SV = 12> <Delay = 2.21>
ST_88 : Operation 538 [2/5] (2.21ns)   --->   "%conv_i20 = uitodp i64 %op2_20"   --->   Operation 538 'uitodp' 'conv_i20' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 89 <SV = 13> <Delay = 2.21>
ST_89 : Operation 539 [1/5] (2.21ns)   --->   "%conv_i20 = uitodp i64 %op2_20"   --->   Operation 539 'uitodp' 'conv_i20' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 90 <SV = 14> <Delay = 2.32>
ST_90 : Operation 540 [8/8] (2.32ns)   --->   "%i_op_assign_4 = dmul i64 %conv_i20, i64 2"   --->   Operation 540 'dmul' 'i_op_assign_4' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 15> <Delay = 2.32>
ST_91 : Operation 541 [7/8] (2.32ns)   --->   "%i_op_assign_4 = dmul i64 %conv_i20, i64 2"   --->   Operation 541 'dmul' 'i_op_assign_4' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 542 [2/2] (1.86ns)   --->   "%B_V_load_9 = load i15 %B_V_addr_12"   --->   Operation 542 'load' 'B_V_load_9' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_91 : Operation 543 [2/2] (1.86ns)   --->   "%B_V_load_11 = load i15 %B_V_addr_14"   --->   Operation 543 'load' 'B_V_load_11' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>

State 92 <SV = 16> <Delay = 2.32>
ST_92 : Operation 544 [6/8] (2.32ns)   --->   "%i_op_assign_4 = dmul i64 %conv_i20, i64 2"   --->   Operation 544 'dmul' 'i_op_assign_4' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 545 [1/2] (1.86ns)   --->   "%B_V_load_9 = load i15 %B_V_addr_12"   --->   Operation 545 'load' 'B_V_load_9' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_92 : Operation 546 [1/1] (0.00ns)   --->   "%op2_21 = trunc i512 %B_V_load_9"   --->   Operation 546 'trunc' 'op2_21' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 547 [1/2] (1.86ns)   --->   "%B_V_load_11 = load i15 %B_V_addr_14"   --->   Operation 547 'load' 'B_V_load_11' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_92 : Operation 548 [1/1] (0.00ns)   --->   "%op2_23 = trunc i512 %B_V_load_11"   --->   Operation 548 'trunc' 'op2_23' <Predicate = true> <Delay = 0.00>

State 93 <SV = 17> <Delay = 2.32>
ST_93 : Operation 549 [5/8] (2.32ns)   --->   "%i_op_assign_4 = dmul i64 %conv_i20, i64 2"   --->   Operation 549 'dmul' 'i_op_assign_4' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 550 [5/5] (2.21ns)   --->   "%conv_i21 = uitodp i64 %op2_21"   --->   Operation 550 'uitodp' 'conv_i21' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_93 : Operation 551 [5/5] (2.21ns)   --->   "%conv_i23 = uitodp i64 %op2_23"   --->   Operation 551 'uitodp' 'conv_i23' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 94 <SV = 18> <Delay = 2.32>
ST_94 : Operation 552 [4/8] (2.32ns)   --->   "%i_op_assign_4 = dmul i64 %conv_i20, i64 2"   --->   Operation 552 'dmul' 'i_op_assign_4' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 553 [4/5] (2.21ns)   --->   "%conv_i21 = uitodp i64 %op2_21"   --->   Operation 553 'uitodp' 'conv_i21' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_94 : Operation 554 [4/5] (2.21ns)   --->   "%conv_i23 = uitodp i64 %op2_23"   --->   Operation 554 'uitodp' 'conv_i23' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 95 <SV = 19> <Delay = 2.32>
ST_95 : Operation 555 [3/8] (2.32ns)   --->   "%i_op_assign_4 = dmul i64 %conv_i20, i64 2"   --->   Operation 555 'dmul' 'i_op_assign_4' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 556 [3/5] (2.21ns)   --->   "%conv_i21 = uitodp i64 %op2_21"   --->   Operation 556 'uitodp' 'conv_i21' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_95 : Operation 557 [3/5] (2.21ns)   --->   "%conv_i23 = uitodp i64 %op2_23"   --->   Operation 557 'uitodp' 'conv_i23' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 96 <SV = 20> <Delay = 2.32>
ST_96 : Operation 558 [2/8] (2.32ns)   --->   "%i_op_assign_4 = dmul i64 %conv_i20, i64 2"   --->   Operation 558 'dmul' 'i_op_assign_4' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 559 [2/5] (2.21ns)   --->   "%conv_i21 = uitodp i64 %op2_21"   --->   Operation 559 'uitodp' 'conv_i21' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_96 : Operation 560 [2/5] (2.21ns)   --->   "%conv_i23 = uitodp i64 %op2_23"   --->   Operation 560 'uitodp' 'conv_i23' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 97 <SV = 21> <Delay = 2.32>
ST_97 : Operation 561 [1/8] (2.32ns)   --->   "%i_op_assign_4 = dmul i64 %conv_i20, i64 2"   --->   Operation 561 'dmul' 'i_op_assign_4' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 562 [1/5] (2.21ns)   --->   "%conv_i21 = uitodp i64 %op2_21"   --->   Operation 562 'uitodp' 'conv_i21' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_97 : Operation 563 [1/5] (2.21ns)   --->   "%conv_i23 = uitodp i64 %op2_23"   --->   Operation 563 'uitodp' 'conv_i23' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 98 <SV = 22> <Delay = 1.90>
ST_98 : Operation 564 [1/1] (0.70ns)   --->   "%add_ln50 = add i5 %k_4, i5 1" [./dut.cpp:50]   --->   Operation 564 'add' 'add_ln50' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 565 [8/8] (1.90ns)   --->   "%i_op_assign_5 = dsub i64 %conv_i21, i64 %i_op_assign_4"   --->   Operation 565 'dsub' 'i_op_assign_5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 566 [2/2] (1.86ns)   --->   "%B_V_load_10 = load i15 %B_V_addr_13"   --->   Operation 566 'load' 'B_V_load_10' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_98 : Operation 567 [8/8] (1.90ns)   --->   "%i_op_assign_6 = dsub i64 %conv_i23, i64 %i_op_assign_4"   --->   Operation 567 'dsub' 'i_op_assign_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 23> <Delay = 1.90>
ST_99 : Operation 568 [7/8] (1.90ns)   --->   "%i_op_assign_5 = dsub i64 %conv_i21, i64 %i_op_assign_4"   --->   Operation 568 'dsub' 'i_op_assign_5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 569 [1/2] (1.86ns)   --->   "%B_V_load_10 = load i15 %B_V_addr_13"   --->   Operation 569 'load' 'B_V_load_10' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_99 : Operation 570 [1/1] (0.00ns)   --->   "%op2_22 = trunc i512 %B_V_load_10"   --->   Operation 570 'trunc' 'op2_22' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 571 [7/8] (1.90ns)   --->   "%i_op_assign_6 = dsub i64 %conv_i23, i64 %i_op_assign_4"   --->   Operation 571 'dsub' 'i_op_assign_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 572 [2/2] (1.86ns)   --->   "%B_V_load_12 = load i15 %B_V_addr_15"   --->   Operation 572 'load' 'B_V_load_12' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_99 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %i_6, i5 %j_6, i5 %add_ln50"   --->   Operation 573 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln534_21 = zext i15 %tmp_33"   --->   Operation 574 'zext' 'zext_ln534_21' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 575 [1/1] (0.00ns)   --->   "%B_V_addr_16 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534_21"   --->   Operation 575 'getelementptr' 'B_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 576 [2/2] (1.86ns)   --->   "%B_V_load_13 = load i15 %B_V_addr_16"   --->   Operation 576 'load' 'B_V_load_13' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>

State 100 <SV = 24> <Delay = 1.90>
ST_100 : Operation 577 [6/8] (1.90ns)   --->   "%i_op_assign_5 = dsub i64 %conv_i21, i64 %i_op_assign_4"   --->   Operation 577 'dsub' 'i_op_assign_5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 578 [6/8] (1.90ns)   --->   "%i_op_assign_6 = dsub i64 %conv_i23, i64 %i_op_assign_4"   --->   Operation 578 'dsub' 'i_op_assign_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 579 [1/2] (1.86ns)   --->   "%B_V_load_12 = load i15 %B_V_addr_15"   --->   Operation 579 'load' 'B_V_load_12' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_100 : Operation 580 [1/1] (0.00ns)   --->   "%op2_24 = trunc i512 %B_V_load_12"   --->   Operation 580 'trunc' 'op2_24' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 581 [1/2] (1.86ns)   --->   "%B_V_load_13 = load i15 %B_V_addr_16"   --->   Operation 581 'load' 'B_V_load_13' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_100 : Operation 582 [1/1] (0.00ns)   --->   "%op2_25 = trunc i512 %B_V_load_13"   --->   Operation 582 'trunc' 'op2_25' <Predicate = true> <Delay = 0.00>

State 101 <SV = 25> <Delay = 2.21>
ST_101 : Operation 583 [5/8] (1.90ns)   --->   "%i_op_assign_5 = dsub i64 %conv_i21, i64 %i_op_assign_4"   --->   Operation 583 'dsub' 'i_op_assign_5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 584 [5/5] (2.21ns)   --->   "%conv_i22 = uitodp i64 %op2_22"   --->   Operation 584 'uitodp' 'conv_i22' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 585 [5/8] (1.90ns)   --->   "%i_op_assign_6 = dsub i64 %conv_i23, i64 %i_op_assign_4"   --->   Operation 585 'dsub' 'i_op_assign_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 586 [5/5] (2.21ns)   --->   "%conv_i24 = uitodp i64 %op2_24"   --->   Operation 586 'uitodp' 'conv_i24' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_101 : Operation 587 [5/5] (2.21ns)   --->   "%conv_i25 = uitodp i64 %op2_25"   --->   Operation 587 'uitodp' 'conv_i25' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 102 <SV = 26> <Delay = 2.21>
ST_102 : Operation 588 [4/8] (1.90ns)   --->   "%i_op_assign_5 = dsub i64 %conv_i21, i64 %i_op_assign_4"   --->   Operation 588 'dsub' 'i_op_assign_5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 589 [4/5] (2.21ns)   --->   "%conv_i22 = uitodp i64 %op2_22"   --->   Operation 589 'uitodp' 'conv_i22' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 590 [4/8] (1.90ns)   --->   "%i_op_assign_6 = dsub i64 %conv_i23, i64 %i_op_assign_4"   --->   Operation 590 'dsub' 'i_op_assign_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 591 [4/5] (2.21ns)   --->   "%conv_i24 = uitodp i64 %op2_24"   --->   Operation 591 'uitodp' 'conv_i24' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_102 : Operation 592 [4/5] (2.21ns)   --->   "%conv_i25 = uitodp i64 %op2_25"   --->   Operation 592 'uitodp' 'conv_i25' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 103 <SV = 27> <Delay = 2.21>
ST_103 : Operation 593 [3/8] (1.90ns)   --->   "%i_op_assign_5 = dsub i64 %conv_i21, i64 %i_op_assign_4"   --->   Operation 593 'dsub' 'i_op_assign_5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 594 [3/5] (2.21ns)   --->   "%conv_i22 = uitodp i64 %op2_22"   --->   Operation 594 'uitodp' 'conv_i22' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 595 [3/8] (1.90ns)   --->   "%i_op_assign_6 = dsub i64 %conv_i23, i64 %i_op_assign_4"   --->   Operation 595 'dsub' 'i_op_assign_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 596 [3/5] (2.21ns)   --->   "%conv_i24 = uitodp i64 %op2_24"   --->   Operation 596 'uitodp' 'conv_i24' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_103 : Operation 597 [3/5] (2.21ns)   --->   "%conv_i25 = uitodp i64 %op2_25"   --->   Operation 597 'uitodp' 'conv_i25' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 104 <SV = 28> <Delay = 2.21>
ST_104 : Operation 598 [2/8] (1.90ns)   --->   "%i_op_assign_5 = dsub i64 %conv_i21, i64 %i_op_assign_4"   --->   Operation 598 'dsub' 'i_op_assign_5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 599 [2/5] (2.21ns)   --->   "%conv_i22 = uitodp i64 %op2_22"   --->   Operation 599 'uitodp' 'conv_i22' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 600 [2/8] (1.90ns)   --->   "%i_op_assign_6 = dsub i64 %conv_i23, i64 %i_op_assign_4"   --->   Operation 600 'dsub' 'i_op_assign_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 601 [2/5] (2.21ns)   --->   "%conv_i24 = uitodp i64 %op2_24"   --->   Operation 601 'uitodp' 'conv_i24' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_104 : Operation 602 [2/5] (2.21ns)   --->   "%conv_i25 = uitodp i64 %op2_25"   --->   Operation 602 'uitodp' 'conv_i25' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 105 <SV = 29> <Delay = 2.21>
ST_105 : Operation 603 [1/8] (1.90ns)   --->   "%i_op_assign_5 = dsub i64 %conv_i21, i64 %i_op_assign_4"   --->   Operation 603 'dsub' 'i_op_assign_5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 604 [1/5] (2.21ns)   --->   "%conv_i22 = uitodp i64 %op2_22"   --->   Operation 604 'uitodp' 'conv_i22' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_105 : Operation 605 [1/8] (1.90ns)   --->   "%i_op_assign_6 = dsub i64 %conv_i23, i64 %i_op_assign_4"   --->   Operation 605 'dsub' 'i_op_assign_6' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 606 [1/5] (2.21ns)   --->   "%conv_i24 = uitodp i64 %op2_24"   --->   Operation 606 'uitodp' 'conv_i24' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_105 : Operation 607 [1/5] (2.21ns)   --->   "%conv_i25 = uitodp i64 %op2_25"   --->   Operation 607 'uitodp' 'conv_i25' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 106 <SV = 30> <Delay = 1.90>
ST_106 : Operation 608 [8/8] (1.90ns)   --->   "%add_i1 = dadd i64 %i_op_assign_5, i64 %conv_i22"   --->   Operation 608 'dadd' 'add_i1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 609 [8/8] (1.90ns)   --->   "%add_i2 = dadd i64 %i_op_assign_6, i64 %conv_i24"   --->   Operation 609 'dadd' 'add_i2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 610 [8/8] (1.90ns)   --->   "%i_op_assign_7 = dsub i64 %conv_i25, i64 %i_op_assign_4"   --->   Operation 610 'dsub' 'i_op_assign_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 611 [1/1] (0.70ns)   --->   "%add_ln50_1 = add i5 %k_4, i5 31" [./dut.cpp:50]   --->   Operation 611 'add' 'add_ln50_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 31> <Delay = 1.90>
ST_107 : Operation 612 [7/8] (1.90ns)   --->   "%add_i1 = dadd i64 %i_op_assign_5, i64 %conv_i22"   --->   Operation 612 'dadd' 'add_i1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 613 [7/8] (1.90ns)   --->   "%add_i2 = dadd i64 %i_op_assign_6, i64 %conv_i24"   --->   Operation 613 'dadd' 'add_i2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 614 [7/8] (1.90ns)   --->   "%i_op_assign_7 = dsub i64 %conv_i25, i64 %i_op_assign_4"   --->   Operation 614 'dsub' 'i_op_assign_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i5.i5.i5, i5 %i_6, i5 %j_6, i5 %add_ln50_1"   --->   Operation 615 'bitconcatenate' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln534_22 = zext i15 %tmp_34"   --->   Operation 616 'zext' 'zext_ln534_22' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 617 [1/1] (0.00ns)   --->   "%B_V_addr_17 = getelementptr i512 %B_V, i64 0, i64 %zext_ln534_22"   --->   Operation 617 'getelementptr' 'B_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 618 [2/2] (1.86ns)   --->   "%B_V_load_14 = load i15 %B_V_addr_17"   --->   Operation 618 'load' 'B_V_load_14' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>

State 108 <SV = 32> <Delay = 1.90>
ST_108 : Operation 619 [6/8] (1.90ns)   --->   "%add_i1 = dadd i64 %i_op_assign_5, i64 %conv_i22"   --->   Operation 619 'dadd' 'add_i1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 620 [6/8] (1.90ns)   --->   "%add_i2 = dadd i64 %i_op_assign_6, i64 %conv_i24"   --->   Operation 620 'dadd' 'add_i2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 621 [6/8] (1.90ns)   --->   "%i_op_assign_7 = dsub i64 %conv_i25, i64 %i_op_assign_4"   --->   Operation 621 'dsub' 'i_op_assign_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 622 [1/2] (1.86ns)   --->   "%B_V_load_14 = load i15 %B_V_addr_17"   --->   Operation 622 'load' 'B_V_load_14' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_108 : Operation 623 [1/1] (0.00ns)   --->   "%op2_26 = trunc i512 %B_V_load_14"   --->   Operation 623 'trunc' 'op2_26' <Predicate = true> <Delay = 0.00>

State 109 <SV = 33> <Delay = 2.21>
ST_109 : Operation 624 [5/8] (1.90ns)   --->   "%add_i1 = dadd i64 %i_op_assign_5, i64 %conv_i22"   --->   Operation 624 'dadd' 'add_i1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 625 [5/8] (1.90ns)   --->   "%add_i2 = dadd i64 %i_op_assign_6, i64 %conv_i24"   --->   Operation 625 'dadd' 'add_i2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 626 [5/8] (1.90ns)   --->   "%i_op_assign_7 = dsub i64 %conv_i25, i64 %i_op_assign_4"   --->   Operation 626 'dsub' 'i_op_assign_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 627 [5/5] (2.21ns)   --->   "%conv_i26 = uitodp i64 %op2_26"   --->   Operation 627 'uitodp' 'conv_i26' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 110 <SV = 34> <Delay = 2.21>
ST_110 : Operation 628 [4/8] (1.90ns)   --->   "%add_i1 = dadd i64 %i_op_assign_5, i64 %conv_i22"   --->   Operation 628 'dadd' 'add_i1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 629 [4/8] (1.90ns)   --->   "%add_i2 = dadd i64 %i_op_assign_6, i64 %conv_i24"   --->   Operation 629 'dadd' 'add_i2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 630 [4/8] (1.90ns)   --->   "%i_op_assign_7 = dsub i64 %conv_i25, i64 %i_op_assign_4"   --->   Operation 630 'dsub' 'i_op_assign_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 631 [4/5] (2.21ns)   --->   "%conv_i26 = uitodp i64 %op2_26"   --->   Operation 631 'uitodp' 'conv_i26' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 111 <SV = 35> <Delay = 2.21>
ST_111 : Operation 632 [3/8] (1.90ns)   --->   "%add_i1 = dadd i64 %i_op_assign_5, i64 %conv_i22"   --->   Operation 632 'dadd' 'add_i1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 633 [3/8] (1.90ns)   --->   "%add_i2 = dadd i64 %i_op_assign_6, i64 %conv_i24"   --->   Operation 633 'dadd' 'add_i2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 634 [3/8] (1.90ns)   --->   "%i_op_assign_7 = dsub i64 %conv_i25, i64 %i_op_assign_4"   --->   Operation 634 'dsub' 'i_op_assign_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 635 [3/5] (2.21ns)   --->   "%conv_i26 = uitodp i64 %op2_26"   --->   Operation 635 'uitodp' 'conv_i26' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 112 <SV = 36> <Delay = 2.21>
ST_112 : Operation 636 [2/8] (1.90ns)   --->   "%add_i1 = dadd i64 %i_op_assign_5, i64 %conv_i22"   --->   Operation 636 'dadd' 'add_i1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 637 [2/8] (1.90ns)   --->   "%add_i2 = dadd i64 %i_op_assign_6, i64 %conv_i24"   --->   Operation 637 'dadd' 'add_i2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 638 [2/8] (1.90ns)   --->   "%i_op_assign_7 = dsub i64 %conv_i25, i64 %i_op_assign_4"   --->   Operation 638 'dsub' 'i_op_assign_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 639 [2/5] (2.21ns)   --->   "%conv_i26 = uitodp i64 %op2_26"   --->   Operation 639 'uitodp' 'conv_i26' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 113 <SV = 37> <Delay = 2.21>
ST_113 : Operation 640 [1/8] (1.90ns)   --->   "%add_i1 = dadd i64 %i_op_assign_5, i64 %conv_i22"   --->   Operation 640 'dadd' 'add_i1' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 641 [1/8] (1.90ns)   --->   "%add_i2 = dadd i64 %i_op_assign_6, i64 %conv_i24"   --->   Operation 641 'dadd' 'add_i2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 642 [1/8] (1.90ns)   --->   "%i_op_assign_7 = dsub i64 %conv_i25, i64 %i_op_assign_4"   --->   Operation 642 'dsub' 'i_op_assign_7' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 643 [1/5] (2.21ns)   --->   "%conv_i26 = uitodp i64 %op2_26"   --->   Operation 643 'uitodp' 'conv_i26' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 114 <SV = 38> <Delay = 2.32>
ST_114 : Operation 644 [8/8] (2.32ns)   --->   "%mul8 = dmul i64 %add_i1, i64 0.125" [./dut.cpp:50]   --->   Operation 644 'dmul' 'mul8' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 645 [8/8] (2.32ns)   --->   "%mul9 = dmul i64 %add_i2, i64 0.125" [./dut.cpp:50]   --->   Operation 645 'dmul' 'mul9' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 646 [8/8] (1.90ns)   --->   "%add_i3 = dadd i64 %i_op_assign_7, i64 %conv_i26"   --->   Operation 646 'dadd' 'add_i3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 39> <Delay = 2.32>
ST_115 : Operation 647 [7/8] (2.32ns)   --->   "%mul8 = dmul i64 %add_i1, i64 0.125" [./dut.cpp:50]   --->   Operation 647 'dmul' 'mul8' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 648 [7/8] (2.32ns)   --->   "%mul9 = dmul i64 %add_i2, i64 0.125" [./dut.cpp:50]   --->   Operation 648 'dmul' 'mul9' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 649 [7/8] (1.90ns)   --->   "%add_i3 = dadd i64 %i_op_assign_7, i64 %conv_i26"   --->   Operation 649 'dadd' 'add_i3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 40> <Delay = 2.32>
ST_116 : Operation 650 [6/8] (2.32ns)   --->   "%mul8 = dmul i64 %add_i1, i64 0.125" [./dut.cpp:50]   --->   Operation 650 'dmul' 'mul8' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 651 [6/8] (2.32ns)   --->   "%mul9 = dmul i64 %add_i2, i64 0.125" [./dut.cpp:50]   --->   Operation 651 'dmul' 'mul9' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 652 [6/8] (1.90ns)   --->   "%add_i3 = dadd i64 %i_op_assign_7, i64 %conv_i26"   --->   Operation 652 'dadd' 'add_i3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 41> <Delay = 2.32>
ST_117 : Operation 653 [5/8] (2.32ns)   --->   "%mul8 = dmul i64 %add_i1, i64 0.125" [./dut.cpp:50]   --->   Operation 653 'dmul' 'mul8' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 654 [5/8] (2.32ns)   --->   "%mul9 = dmul i64 %add_i2, i64 0.125" [./dut.cpp:50]   --->   Operation 654 'dmul' 'mul9' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 655 [5/8] (1.90ns)   --->   "%add_i3 = dadd i64 %i_op_assign_7, i64 %conv_i26"   --->   Operation 655 'dadd' 'add_i3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 42> <Delay = 2.32>
ST_118 : Operation 656 [4/8] (2.32ns)   --->   "%mul8 = dmul i64 %add_i1, i64 0.125" [./dut.cpp:50]   --->   Operation 656 'dmul' 'mul8' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 657 [4/8] (2.32ns)   --->   "%mul9 = dmul i64 %add_i2, i64 0.125" [./dut.cpp:50]   --->   Operation 657 'dmul' 'mul9' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 658 [4/8] (1.90ns)   --->   "%add_i3 = dadd i64 %i_op_assign_7, i64 %conv_i26"   --->   Operation 658 'dadd' 'add_i3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 43> <Delay = 2.32>
ST_119 : Operation 659 [3/8] (2.32ns)   --->   "%mul8 = dmul i64 %add_i1, i64 0.125" [./dut.cpp:50]   --->   Operation 659 'dmul' 'mul8' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 660 [3/8] (2.32ns)   --->   "%mul9 = dmul i64 %add_i2, i64 0.125" [./dut.cpp:50]   --->   Operation 660 'dmul' 'mul9' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 661 [3/8] (1.90ns)   --->   "%add_i3 = dadd i64 %i_op_assign_7, i64 %conv_i26"   --->   Operation 661 'dadd' 'add_i3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 44> <Delay = 2.32>
ST_120 : Operation 662 [2/8] (2.32ns)   --->   "%mul8 = dmul i64 %add_i1, i64 0.125" [./dut.cpp:50]   --->   Operation 662 'dmul' 'mul8' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 663 [2/8] (2.32ns)   --->   "%mul9 = dmul i64 %add_i2, i64 0.125" [./dut.cpp:50]   --->   Operation 663 'dmul' 'mul9' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 664 [2/8] (1.90ns)   --->   "%add_i3 = dadd i64 %i_op_assign_7, i64 %conv_i26"   --->   Operation 664 'dadd' 'add_i3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 45> <Delay = 2.32>
ST_121 : Operation 665 [1/8] (2.32ns)   --->   "%mul8 = dmul i64 %add_i1, i64 0.125" [./dut.cpp:50]   --->   Operation 665 'dmul' 'mul8' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 666 [1/8] (2.32ns)   --->   "%mul9 = dmul i64 %add_i2, i64 0.125" [./dut.cpp:50]   --->   Operation 666 'dmul' 'mul9' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 667 [1/8] (1.90ns)   --->   "%add_i3 = dadd i64 %i_op_assign_7, i64 %conv_i26"   --->   Operation 667 'dadd' 'add_i3' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 46> <Delay = 2.32>
ST_122 : Operation 668 [8/8] (1.90ns)   --->   "%add5 = dadd i64 %mul8, i64 %mul9" [./dut.cpp:50]   --->   Operation 668 'dadd' 'add5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 669 [8/8] (2.32ns)   --->   "%mul1 = dmul i64 %add_i3, i64 0.125" [./dut.cpp:50]   --->   Operation 669 'dmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 47> <Delay = 2.32>
ST_123 : Operation 670 [7/8] (1.90ns)   --->   "%add5 = dadd i64 %mul8, i64 %mul9" [./dut.cpp:50]   --->   Operation 670 'dadd' 'add5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 671 [7/8] (2.32ns)   --->   "%mul1 = dmul i64 %add_i3, i64 0.125" [./dut.cpp:50]   --->   Operation 671 'dmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 48> <Delay = 2.32>
ST_124 : Operation 672 [6/8] (1.90ns)   --->   "%add5 = dadd i64 %mul8, i64 %mul9" [./dut.cpp:50]   --->   Operation 672 'dadd' 'add5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 673 [6/8] (2.32ns)   --->   "%mul1 = dmul i64 %add_i3, i64 0.125" [./dut.cpp:50]   --->   Operation 673 'dmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 49> <Delay = 2.32>
ST_125 : Operation 674 [5/8] (1.90ns)   --->   "%add5 = dadd i64 %mul8, i64 %mul9" [./dut.cpp:50]   --->   Operation 674 'dadd' 'add5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 675 [5/8] (2.32ns)   --->   "%mul1 = dmul i64 %add_i3, i64 0.125" [./dut.cpp:50]   --->   Operation 675 'dmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 50> <Delay = 2.32>
ST_126 : Operation 676 [4/8] (1.90ns)   --->   "%add5 = dadd i64 %mul8, i64 %mul9" [./dut.cpp:50]   --->   Operation 676 'dadd' 'add5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 677 [4/8] (2.32ns)   --->   "%mul1 = dmul i64 %add_i3, i64 0.125" [./dut.cpp:50]   --->   Operation 677 'dmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 51> <Delay = 2.32>
ST_127 : Operation 678 [3/8] (1.90ns)   --->   "%add5 = dadd i64 %mul8, i64 %mul9" [./dut.cpp:50]   --->   Operation 678 'dadd' 'add5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 679 [3/8] (2.32ns)   --->   "%mul1 = dmul i64 %add_i3, i64 0.125" [./dut.cpp:50]   --->   Operation 679 'dmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 52> <Delay = 2.32>
ST_128 : Operation 680 [2/8] (1.90ns)   --->   "%add5 = dadd i64 %mul8, i64 %mul9" [./dut.cpp:50]   --->   Operation 680 'dadd' 'add5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 681 [2/8] (2.32ns)   --->   "%mul1 = dmul i64 %add_i3, i64 0.125" [./dut.cpp:50]   --->   Operation 681 'dmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 53> <Delay = 2.32>
ST_129 : Operation 682 [1/8] (1.90ns)   --->   "%add5 = dadd i64 %mul8, i64 %mul9" [./dut.cpp:50]   --->   Operation 682 'dadd' 'add5' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 683 [1/8] (2.32ns)   --->   "%mul1 = dmul i64 %add_i3, i64 0.125" [./dut.cpp:50]   --->   Operation 683 'dmul' 'mul1' <Predicate = true> <Delay = 2.32> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 7> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 54> <Delay = 1.90>
ST_130 : Operation 684 [8/8] (1.90ns)   --->   "%i_op_assign_8 = dadd i64 %add5, i64 %mul1" [./dut.cpp:50]   --->   Operation 684 'dadd' 'i_op_assign_8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 55> <Delay = 1.90>
ST_131 : Operation 685 [7/8] (1.90ns)   --->   "%i_op_assign_8 = dadd i64 %add5, i64 %mul1" [./dut.cpp:50]   --->   Operation 685 'dadd' 'i_op_assign_8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 56> <Delay = 1.90>
ST_132 : Operation 686 [6/8] (1.90ns)   --->   "%i_op_assign_8 = dadd i64 %add5, i64 %mul1" [./dut.cpp:50]   --->   Operation 686 'dadd' 'i_op_assign_8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 57> <Delay = 1.90>
ST_133 : Operation 687 [5/8] (1.90ns)   --->   "%i_op_assign_8 = dadd i64 %add5, i64 %mul1" [./dut.cpp:50]   --->   Operation 687 'dadd' 'i_op_assign_8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 58> <Delay = 1.90>
ST_134 : Operation 688 [4/8] (1.90ns)   --->   "%i_op_assign_8 = dadd i64 %add5, i64 %mul1" [./dut.cpp:50]   --->   Operation 688 'dadd' 'i_op_assign_8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 59> <Delay = 1.90>
ST_135 : Operation 689 [3/8] (1.90ns)   --->   "%i_op_assign_8 = dadd i64 %add5, i64 %mul1" [./dut.cpp:50]   --->   Operation 689 'dadd' 'i_op_assign_8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 60> <Delay = 1.90>
ST_136 : Operation 690 [2/8] (1.90ns)   --->   "%i_op_assign_8 = dadd i64 %add5, i64 %mul1" [./dut.cpp:50]   --->   Operation 690 'dadd' 'i_op_assign_8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 61> <Delay = 1.90>
ST_137 : Operation 691 [1/8] (1.90ns)   --->   "%i_op_assign_8 = dadd i64 %add5, i64 %mul1" [./dut.cpp:50]   --->   Operation 691 'dadd' 'i_op_assign_8' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 62> <Delay = 1.90>
ST_138 : Operation 692 [8/8] (1.90ns)   --->   "%val_2 = dadd i64 %i_op_assign_8, i64 %conv_i20"   --->   Operation 692 'dadd' 'val_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 63> <Delay = 1.90>
ST_139 : Operation 693 [7/8] (1.90ns)   --->   "%val_2 = dadd i64 %i_op_assign_8, i64 %conv_i20"   --->   Operation 693 'dadd' 'val_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 64> <Delay = 1.90>
ST_140 : Operation 694 [6/8] (1.90ns)   --->   "%val_2 = dadd i64 %i_op_assign_8, i64 %conv_i20"   --->   Operation 694 'dadd' 'val_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 65> <Delay = 1.90>
ST_141 : Operation 695 [5/8] (1.90ns)   --->   "%val_2 = dadd i64 %i_op_assign_8, i64 %conv_i20"   --->   Operation 695 'dadd' 'val_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 66> <Delay = 1.90>
ST_142 : Operation 696 [4/8] (1.90ns)   --->   "%val_2 = dadd i64 %i_op_assign_8, i64 %conv_i20"   --->   Operation 696 'dadd' 'val_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 67> <Delay = 1.90>
ST_143 : Operation 697 [3/8] (1.90ns)   --->   "%val_2 = dadd i64 %i_op_assign_8, i64 %conv_i20"   --->   Operation 697 'dadd' 'val_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 68> <Delay = 1.90>
ST_144 : Operation 698 [2/8] (1.90ns)   --->   "%val_2 = dadd i64 %i_op_assign_8, i64 %conv_i20"   --->   Operation 698 'dadd' 'val_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 69> <Delay = 1.90>
ST_145 : Operation 699 [1/8] (1.90ns)   --->   "%val_2 = dadd i64 %i_op_assign_8, i64 %conv_i20"   --->   Operation 699 'dadd' 'val_2' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 70> <Delay = 1.37>
ST_146 : Operation 700 [1/1] (0.00ns)   --->   "%reg_2 = bitcast i64 %val_2"   --->   Operation 700 'bitcast' 'reg_2' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 701 [1/1] (0.00ns)   --->   "%trunc_ln306_2 = trunc i64 %reg_2"   --->   Operation 701 'trunc' 'trunc_ln306_2' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 702 [1/1] (0.00ns)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %reg_2, i32 63"   --->   Operation 702 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 703 [1/1] (0.00ns)   --->   "%exp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %reg_2, i32 52, i32 62"   --->   Operation 703 'partselect' 'exp_2' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 704 [1/1] (0.00ns)   --->   "%zext_ln311_2 = zext i11 %exp_2"   --->   Operation 704 'zext' 'zext_ln311_2' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 705 [1/1] (0.00ns)   --->   "%trunc_ln315_2 = trunc i64 %reg_2"   --->   Operation 705 'trunc' 'trunc_ln315_2' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 706 [1/1] (0.00ns)   --->   "%p_Result_6 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln315_2"   --->   Operation 706 'bitconcatenate' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 707 [1/1] (1.05ns)   --->   "%icmp_ln323_2 = icmp_eq  i63 %trunc_ln306_2, i63 0"   --->   Operation 707 'icmp' 'icmp_ln323_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 708 [1/1] (0.74ns)   --->   "%sh_amt_5 = sub i12 1075, i12 %zext_ln311_2"   --->   Operation 708 'sub' 'sh_amt_5' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 709 [1/1] (0.00ns)   --->   "%trunc_ln326_2 = trunc i12 %sh_amt_5"   --->   Operation 709 'trunc' 'trunc_ln326_2' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 710 [1/1] (0.61ns)   --->   "%icmp_ln327_2 = icmp_eq  i11 %exp_2, i11 1075"   --->   Operation 710 'icmp' 'icmp_ln327_2' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 711 [1/1] (0.62ns)   --->   "%icmp_ln329_2 = icmp_sgt  i12 %sh_amt_5, i12 0"   --->   Operation 711 'icmp' 'icmp_ln329_2' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 712 [1/1] (0.62ns)   --->   "%icmp_ln330_2 = icmp_slt  i12 %sh_amt_5, i12 54"   --->   Operation 712 'icmp' 'icmp_ln330_2' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node select_ln327_2)   --->   "%xor_ln323_2 = xor i1 %icmp_ln323_2, i1 1"   --->   Operation 713 'xor' 'xor_ln323_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node select_ln327_2)   --->   "%and_ln327_2 = and i1 %icmp_ln327_2, i1 %xor_ln323_2"   --->   Operation 714 'and' 'and_ln327_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 715 [1/1] (0.26ns) (out node of the LUT)   --->   "%select_ln327_2 = select i1 %and_ln327_2, i53 %p_Result_6, i53 0"   --->   Operation 715 'select' 'select_ln327_2' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_146 : Operation 716 [1/1] (0.12ns)   --->   "%or_ln327_2 = or i1 %icmp_ln323_2, i1 %icmp_ln327_2"   --->   Operation 716 'or' 'or_ln327_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 71> <Delay = 2.38>
ST_147 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_2)   --->   "%zext_ln328_2 = zext i53 %p_Result_6"   --->   Operation 717 'zext' 'zext_ln328_2' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 718 [1/1] (0.72ns)   --->   "%sh_amt_6 = sub i10 0, i10 %trunc_ln326_2"   --->   Operation 718 'sub' 'sh_amt_6' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_2)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %sh_amt_6, i32 9"   --->   Operation 719 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_5)   --->   "%trunc_ln331_2 = trunc i12 %sh_amt_5"   --->   Operation 720 'trunc' 'trunc_ln331_2' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_5)   --->   "%trunc_ln331_2cast = zext i6 %trunc_ln331_2"   --->   Operation 721 'zext' 'trunc_ln331_2cast' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_5)   --->   "%lshr_ln331_2 = lshr i53 %p_Result_6, i53 %trunc_ln331_2cast"   --->   Operation 722 'lshr' 'lshr_ln331_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_2)   --->   "%zext_ln339_2 = zext i10 %sh_amt_6"   --->   Operation 723 'zext' 'zext_ln339_2' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_2)   --->   "%shl_ln339_2 = shl i512 %zext_ln328_2, i512 %zext_ln339_2"   --->   Operation 724 'shl' 'shl_ln339_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node and_ln329_2)   --->   "%xor_ln327_2 = xor i1 %or_ln327_2, i1 1"   --->   Operation 725 'xor' 'xor_ln327_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 726 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln329_2 = and i1 %icmp_ln329_2, i1 %xor_ln327_2"   --->   Operation 726 'and' 'and_ln329_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_5)   --->   "%and_ln330_5 = and i1 %and_ln329_2, i1 %icmp_ln330_2"   --->   Operation 727 'and' 'and_ln330_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 728 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln330_5 = select i1 %and_ln330_5, i53 %lshr_ln331_2, i53 %select_ln327_2"   --->   Operation 728 'select' 'select_ln330_5' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_147 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_2)   --->   "%zext_ln329_2 = zext i53 %select_ln330_5"   --->   Operation 729 'zext' 'zext_ln329_2' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_2)   --->   "%or_ln329_2 = or i1 %or_ln327_2, i1 %icmp_ln329_2"   --->   Operation 730 'or' 'or_ln329_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node select_ln337_2)   --->   "%or_ln337_2 = or i1 %tmp_36, i1 %or_ln329_2"   --->   Operation 731 'or' 'or_ln337_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 732 [1/1] (1.12ns) (out node of the LUT)   --->   "%select_ln337_2 = select i1 %or_ln337_2, i512 %zext_ln329_2, i512 %shl_ln339_2"   --->   Operation 732 'select' 'select_ln337_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 148 <SV = 72> <Delay = 1.74>
ST_148 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_6)   --->   "%xor_ln330_2 = xor i1 %icmp_ln330_2, i1 1"   --->   Operation 733 'xor' 'xor_ln330_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_6)   --->   "%and_ln330_6 = and i1 %and_ln329_2, i1 %xor_ln330_2"   --->   Operation 734 'and' 'and_ln330_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node select_ln330_6)   --->   "%or_ln330_2 = or i1 %and_ln330_6, i1 %icmp_ln323_2"   --->   Operation 735 'or' 'or_ln330_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 736 [1/1] (0.57ns) (out node of the LUT)   --->   "%select_ln330_6 = select i1 %or_ln330_2, i512 0, i512 %select_ln337_2"   --->   Operation 736 'select' 'select_ln330_6' <Predicate = true> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_148 : Operation 737 [2/2] (1.16ns)   --->   "%sub_ln455_2 = sub i512 0, i512 %select_ln330_6"   --->   Operation 737 'sub' 'sub_ln455_2' <Predicate = (p_Result_5)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 73> <Delay = 1.74>
ST_149 : Operation 738 [1/2] (1.16ns)   --->   "%sub_ln455_2 = sub i512 0, i512 %select_ln330_6"   --->   Operation 738 'sub' 'sub_ln455_2' <Predicate = (p_Result_5)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 739 [1/1] (0.57ns)   --->   "%select_ln345_2 = select i1 %p_Result_5, i512 %sub_ln455_2, i512 %select_ln330_6"   --->   Operation 739 'select' 'select_ln345_2' <Predicate = true> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 150 <SV = 74> <Delay = 1.86>
ST_150 : Operation 740 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1333" [./dut.cpp:24]   --->   Operation 740 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 741 [1/1] (1.86ns)   --->   "%store_ln50 = store i512 %select_ln345_2, i15 %A_V_addr_18" [./dut.cpp:50]   --->   Operation 741 'store' 'store_ln50' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_150 : Operation 742 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 742 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 151 <SV = 5> <Delay = 0.70>
ST_151 : Operation 743 [1/1] (0.00ns)   --->   "%i_5 = phi i6 %add_ln55, void, i6 0, void %.preheader.preheader" [./dut.cpp:55]   --->   Operation 743 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 744 [1/1] (0.70ns)   --->   "%add_ln55 = add i6 %i_5, i6 1" [./dut.cpp:55]   --->   Operation 744 'add' 'add_ln55' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 745 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i_5, i5 0"   --->   Operation 745 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 746 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i11 %tmp_18" [./dut.cpp:55]   --->   Operation 746 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 747 [1/1] (0.61ns)   --->   "%icmp_ln55 = icmp_eq  i6 %i_5, i6 32" [./dut.cpp:55]   --->   Operation 747 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 748 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 748 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 749 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %.split6, void" [./dut.cpp:55]   --->   Operation 749 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 750 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1369" [./dut.cpp:55]   --->   Operation 750 'specloopname' 'specloopname_ln55' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_151 : Operation 751 [1/1] (0.00ns)   --->   "%empty_2295 = trunc i6 %i_5" [./dut.cpp:55]   --->   Operation 751 'trunc' 'empty_2295' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_151 : Operation 752 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_2295, i5 0" [./dut.cpp:55]   --->   Operation 752 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_151 : Operation 753 [1/1] (0.38ns)   --->   "%br_ln56 = br void" [./dut.cpp:56]   --->   Operation 753 'br' 'br_ln56' <Predicate = (!icmp_ln55)> <Delay = 0.38>
ST_151 : Operation 754 [1/1] (0.00ns)   --->   "%ret_ln60 = ret" [./dut.cpp:60]   --->   Operation 754 'ret' 'ret_ln60' <Predicate = (icmp_ln55)> <Delay = 0.00>

State 152 <SV = 6> <Delay = 0.73>
ST_152 : Operation 755 [1/1] (0.00ns)   --->   "%j_5 = phi i6 %add_ln56, void %.split, i6 0, void %.split6" [./dut.cpp:56]   --->   Operation 755 'phi' 'j_5' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 756 [1/1] (0.70ns)   --->   "%add_ln56 = add i6 %j_5, i6 1" [./dut.cpp:56]   --->   Operation 756 'add' 'add_ln56' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i6 %j_5"   --->   Operation 757 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 758 [1/1] (0.73ns)   --->   "%add_ln215 = add i12 %zext_ln55, i12 %zext_ln215"   --->   Operation 758 'add' 'add_ln215' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 7> <Delay = 1.86>
ST_153 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i12.i5, i12 %add_ln215, i5 0"   --->   Operation 759 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i17 %tmp_28"   --->   Operation 760 'zext' 'zext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 761 [1/1] (0.00ns)   --->   "%A_V_addr_10 = getelementptr i512 %A_V, i64 0, i64 %zext_ln215_2"   --->   Operation 761 'getelementptr' 'A_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 762 [1/1] (0.00ns)   --->   "%B_V_addr_10 = getelementptr i512 %B_V, i64 0, i64 %zext_ln215_2"   --->   Operation 762 'getelementptr' 'B_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 763 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i6 %j_5" [./dut.cpp:56]   --->   Operation 763 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 764 [1/1] (0.61ns)   --->   "%icmp_ln56 = icmp_eq  i6 %j_5, i6 32" [./dut.cpp:56]   --->   Operation 764 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 765 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 765 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 766 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %.split, void" [./dut.cpp:56]   --->   Operation 766 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_153 : Operation 767 [2/2] (1.86ns)   --->   "%A_V_load = load i15 %A_V_addr_10"   --->   Operation 767 'load' 'A_V_load' <Predicate = (!icmp_ln56)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_153 : Operation 768 [2/2] (1.86ns)   --->   "%B_V_load = load i15 %B_V_addr_10"   --->   Operation 768 'load' 'B_V_load' <Predicate = (!icmp_ln56)> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_153 : Operation 769 [1/1] (0.72ns)   --->   "%add_ln57 = add i10 %tmp_19, i10 %zext_ln56" [./dut.cpp:57]   --->   Operation 769 'add' 'add_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 770 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 770 'br' 'br_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 154 <SV = 8> <Delay = 1.86>
ST_154 : Operation 771 [1/2] (1.86ns)   --->   "%A_V_load = load i15 %A_V_addr_10"   --->   Operation 771 'load' 'A_V_load' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>
ST_154 : Operation 772 [1/2] (1.86ns)   --->   "%B_V_load = load i15 %B_V_addr_10"   --->   Operation 772 'load' 'B_V_load' <Predicate = true> <Delay = 1.86> <CoreInst = "RAM_2P_URAM">   --->   Core 95 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 32768> <RAM>

State 155 <SV = 9> <Delay = 1.16>
ST_155 : Operation 773 [2/2] (1.16ns)   --->   "%add_ln208 = add i512 %B_V_load, i512 %A_V_load"   --->   Operation 773 'add' 'add_ln208' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 10> <Delay = 2.36>
ST_156 : Operation 774 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_721" [./dut.cpp:56]   --->   Operation 774 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 775 [1/2] (1.16ns)   --->   "%add_ln208 = add i512 %B_V_load, i512 %A_V_load"   --->   Operation 775 'add' 'add_ln208' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_156 : Operation 776 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i10 %add_ln57" [./dut.cpp:57]   --->   Operation 776 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 777 [1/1] (0.00ns)   --->   "%xin_addr = getelementptr i512 %xin, i64 0, i64 %zext_ln57" [./dut.cpp:57]   --->   Operation 777 'getelementptr' 'xin_addr' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 778 [1/1] (1.20ns)   --->   "%store_ln57 = store i512 %add_ln208, i10 %xin_addr" [./dut.cpp:57]   --->   Operation 778 'store' 'store_ln57' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 1024> <RAM>
ST_156 : Operation 779 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 779 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k', ./dut.cpp:29) with incoming values : ('add_ln29', ./dut.cpp:29) [9]  (0.387 ns)

 <State 2>: 0.706ns
The critical path consists of the following:
	'phi' operation ('k', ./dut.cpp:29) with incoming values : ('add_ln29', ./dut.cpp:29) [9]  (0 ns)
	'add' operation ('add_ln29', ./dut.cpp:29) [10]  (0.706 ns)

 <State 3>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:30) with incoming values : ('add_ln30', ./dut.cpp:30) [19]  (0 ns)
	'add' operation ('add_ln30', ./dut.cpp:30) [20]  (0.706 ns)

 <State 4>: 1.92ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:31) with incoming values : ('add_ln31', ./dut.cpp:31) [32]  (0 ns)
	'add' operation ('add_ln32', ./dut.cpp:32) [47]  (0.725 ns)
	'getelementptr' operation ('xout_addr', ./dut.cpp:32) [49]  (0 ns)
	'load' operation ('xout_load', ./dut.cpp:32) on array 'xout' [50]  (1.2 ns)

 <State 5>: 1.2ns
The critical path consists of the following:
	'load' operation ('xout_load', ./dut.cpp:32) on array 'xout' [50]  (1.2 ns)

 <State 6>: 1.86ns
The critical path consists of the following:
	'store' operation ('store_ln32', ./dut.cpp:32) of variable 'xout_load', ./dut.cpp:32 on array 'A.V', ./dut.cpp:25 [51]  (1.86 ns)

 <State 7>: 2.29ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten24', ./dut.cpp:38) with incoming values : ('select_ln38_6', ./dut.cpp:38) [62]  (0 ns)
	'icmp' operation ('icmp_ln38', ./dut.cpp:38) [75]  (0.664 ns)
	'xor' operation ('xor_ln37', ./dut.cpp:37) [77]  (0.122 ns)
	'and' operation ('and_ln37_1', ./dut.cpp:37) [81]  (0.122 ns)
	'or' operation ('or_ln38', ./dut.cpp:38) [84]  (0.122 ns)
	'select' operation ('select_ln38', ./dut.cpp:38) [85]  (0.278 ns)
	'add' operation ('indvars_iv_next69_dup', ./dut.cpp:38) [99]  (0.707 ns)
	'select' operation ('select_ln39_1', ./dut.cpp:39) [104]  (0.278 ns)

 <State 8>: 1.86ns
The critical path consists of the following:
	'getelementptr' operation ('A_V_addr_11') [110]  (0 ns)
	'load' operation ('A_V_load_8') on array 'A.V', ./dut.cpp:25 [126]  (1.86 ns)

 <State 9>: 1.86ns
The critical path consists of the following:
	'load' operation ('A_V_load_8') on array 'A.V', ./dut.cpp:25 [126]  (1.86 ns)

 <State 10>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i') [128]  (2.22 ns)

 <State 11>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i') [128]  (2.22 ns)

 <State 12>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i') [128]  (2.22 ns)

 <State 13>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i') [128]  (2.22 ns)

 <State 14>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i') [128]  (2.22 ns)

 <State 15>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [129]  (2.32 ns)

 <State 16>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [129]  (2.32 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [129]  (2.32 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [129]  (2.32 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [129]  (2.32 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [129]  (2.32 ns)

 <State 21>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [129]  (2.32 ns)

 <State 22>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [129]  (2.32 ns)

 <State 23>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('i_op') [133]  (1.91 ns)

 <State 24>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('i_op') [133]  (1.91 ns)

 <State 25>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('i_op') [133]  (1.91 ns)

 <State 26>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('i_op') [133]  (1.91 ns)

 <State 27>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('i_op') [133]  (1.91 ns)

 <State 28>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('i_op') [133]  (1.91 ns)

 <State 29>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('i_op') [133]  (1.91 ns)

 <State 30>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('i_op') [133]  (1.91 ns)

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add_i') [137]  (1.91 ns)

 <State 33>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add_i') [137]  (1.91 ns)

 <State 34>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add_i') [137]  (1.91 ns)

 <State 35>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add_i') [137]  (1.91 ns)

 <State 36>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add_i') [137]  (1.91 ns)

 <State 37>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add_i') [137]  (1.91 ns)

 <State 38>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add_i') [137]  (1.91 ns)

 <State 39>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add_i') [137]  (1.91 ns)

 <State 40>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul', ./dut.cpp:41) [138]  (2.32 ns)

 <State 41>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul', ./dut.cpp:41) [138]  (2.32 ns)

 <State 42>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul', ./dut.cpp:41) [138]  (2.32 ns)

 <State 43>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul', ./dut.cpp:41) [138]  (2.32 ns)

 <State 44>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul', ./dut.cpp:41) [138]  (2.32 ns)

 <State 45>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul', ./dut.cpp:41) [138]  (2.32 ns)

 <State 46>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul', ./dut.cpp:41) [138]  (2.32 ns)

 <State 47>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul', ./dut.cpp:41) [138]  (2.32 ns)

 <State 48>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul6', ./dut.cpp:41) [147]  (2.32 ns)

 <State 49>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul7', ./dut.cpp:41) [165]  (2.32 ns)

 <State 50>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add', ./dut.cpp:41) [148]  (1.91 ns)

 <State 51>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add', ./dut.cpp:41) [148]  (1.91 ns)

 <State 52>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add', ./dut.cpp:41) [148]  (1.91 ns)

 <State 53>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add', ./dut.cpp:41) [148]  (1.91 ns)

 <State 54>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add', ./dut.cpp:41) [148]  (1.91 ns)

 <State 55>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add', ./dut.cpp:41) [148]  (1.91 ns)

 <State 56>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add', ./dut.cpp:41) [148]  (1.91 ns)

 <State 57>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:41) [166]  (1.91 ns)

 <State 58>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:41) [166]  (1.91 ns)

 <State 59>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:41) [166]  (1.91 ns)

 <State 60>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:41) [166]  (1.91 ns)

 <State 61>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:41) [166]  (1.91 ns)

 <State 62>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:41) [166]  (1.91 ns)

 <State 63>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:41) [166]  (1.91 ns)

 <State 64>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:41) [166]  (1.91 ns)

 <State 65>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [167]  (1.91 ns)

 <State 66>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [167]  (1.91 ns)

 <State 67>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [167]  (1.91 ns)

 <State 68>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [167]  (1.91 ns)

 <State 69>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [167]  (1.91 ns)

 <State 70>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [167]  (1.91 ns)

 <State 71>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [167]  (1.91 ns)

 <State 72>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [167]  (1.91 ns)

 <State 73>: 1.06ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln323') [175]  (1.06 ns)

 <State 74>: 1.88ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln329') [180]  (0.629 ns)
	'and' operation ('and_ln329') [194]  (0.122 ns)
	'and' operation ('and_ln330') [195]  (0 ns)
	'select' operation ('select_ln330') [196]  (1.13 ns)

 <State 75>: 2.43ns
The critical path consists of the following:
	'sub' operation ('sh_amt') [182]  (0.725 ns)
	'or' operation ('or_ln337') [199]  (0 ns)
	'select' operation ('select_ln337') [200]  (1.13 ns)
	'select' operation ('select_ln330_4') [204]  (0.578 ns)

 <State 76>: 1.17ns
The critical path consists of the following:
	'sub' operation ('sub_ln455') [205]  (1.17 ns)

 <State 77>: 1.74ns
The critical path consists of the following:
	'sub' operation ('sub_ln455') [205]  (1.17 ns)
	'select' operation ('select_ln345') [206]  (0.578 ns)

 <State 78>: 1.86ns
The critical path consists of the following:
	'getelementptr' operation ('B_V_addr_18', ./dut.cpp:41) [123]  (0 ns)
	'store' operation ('store_ln41', ./dut.cpp:41) of variable 'select_ln345' on array 'B.V', ./dut.cpp:26 [207]  (1.86 ns)

 <State 79>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('t') with incoming values : ('t', ./dut.cpp:46) [216]  (0.387 ns)

 <State 80>: 0.708ns
The critical path consists of the following:
	'phi' operation ('t') with incoming values : ('t', ./dut.cpp:46) [216]  (0 ns)
	'add' operation ('t', ./dut.cpp:46) [217]  (0.708 ns)

 <State 81>: 0.707ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('indvars_iv_next60') [225]  (0 ns)
	'add' operation ('indvars_iv_next60') [230]  (0.707 ns)

 <State 82>: 0.707ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('indvars_iv_next56') [235]  (0 ns)
	'add' operation ('indvars_iv_next56') [240]  (0.707 ns)

 <State 83>: 1.86ns
The critical path consists of the following:
	'phi' operation ('k', ./dut.cpp:50) with incoming values : ('add_ln50', ./dut.cpp:50) [245]  (0 ns)
	'getelementptr' operation ('B_V_addr_11') [249]  (0 ns)
	'load' operation ('B_V_load_8') on array 'B.V', ./dut.cpp:26 [268]  (1.86 ns)

 <State 84>: 1.86ns
The critical path consists of the following:
	'load' operation ('B_V_load_8') on array 'B.V', ./dut.cpp:26 [268]  (1.86 ns)

 <State 85>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i20') [270]  (2.22 ns)

 <State 86>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i20') [270]  (2.22 ns)

 <State 87>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i20') [270]  (2.22 ns)

 <State 88>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i20') [270]  (2.22 ns)

 <State 89>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i20') [270]  (2.22 ns)

 <State 90>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [271]  (2.32 ns)

 <State 91>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [271]  (2.32 ns)

 <State 92>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [271]  (2.32 ns)

 <State 93>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [271]  (2.32 ns)

 <State 94>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [271]  (2.32 ns)

 <State 95>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [271]  (2.32 ns)

 <State 96>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [271]  (2.32 ns)

 <State 97>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('i_op') [271]  (2.32 ns)

 <State 98>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('i_op') [275]  (1.91 ns)

 <State 99>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('i_op') [275]  (1.91 ns)

 <State 100>: 1.91ns
The critical path consists of the following:
	'dsub' operation ('i_op') [275]  (1.91 ns)

 <State 101>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i22') [278]  (2.22 ns)

 <State 102>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i22') [278]  (2.22 ns)

 <State 103>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i22') [278]  (2.22 ns)

 <State 104>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i22') [278]  (2.22 ns)

 <State 105>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i22') [278]  (2.22 ns)

 <State 106>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add_i1') [279]  (1.91 ns)

 <State 107>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add_i1') [279]  (1.91 ns)

 <State 108>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('add_i1') [279]  (1.91 ns)

 <State 109>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i26') [304]  (2.22 ns)

 <State 110>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i26') [304]  (2.22 ns)

 <State 111>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i26') [304]  (2.22 ns)

 <State 112>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i26') [304]  (2.22 ns)

 <State 113>: 2.22ns
The critical path consists of the following:
	'uitodp' operation ('conv_i26') [304]  (2.22 ns)

 <State 114>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul8', ./dut.cpp:50) [280]  (2.32 ns)

 <State 115>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul8', ./dut.cpp:50) [280]  (2.32 ns)

 <State 116>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul8', ./dut.cpp:50) [280]  (2.32 ns)

 <State 117>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul8', ./dut.cpp:50) [280]  (2.32 ns)

 <State 118>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul8', ./dut.cpp:50) [280]  (2.32 ns)

 <State 119>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul8', ./dut.cpp:50) [280]  (2.32 ns)

 <State 120>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul8', ./dut.cpp:50) [280]  (2.32 ns)

 <State 121>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul8', ./dut.cpp:50) [280]  (2.32 ns)

 <State 122>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul1', ./dut.cpp:50) [306]  (2.32 ns)

 <State 123>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul1', ./dut.cpp:50) [306]  (2.32 ns)

 <State 124>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul1', ./dut.cpp:50) [306]  (2.32 ns)

 <State 125>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul1', ./dut.cpp:50) [306]  (2.32 ns)

 <State 126>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul1', ./dut.cpp:50) [306]  (2.32 ns)

 <State 127>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul1', ./dut.cpp:50) [306]  (2.32 ns)

 <State 128>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul1', ./dut.cpp:50) [306]  (2.32 ns)

 <State 129>: 2.32ns
The critical path consists of the following:
	'dmul' operation ('mul1', ./dut.cpp:50) [306]  (2.32 ns)

 <State 130>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:50) [307]  (1.91 ns)

 <State 131>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:50) [307]  (1.91 ns)

 <State 132>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:50) [307]  (1.91 ns)

 <State 133>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:50) [307]  (1.91 ns)

 <State 134>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:50) [307]  (1.91 ns)

 <State 135>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:50) [307]  (1.91 ns)

 <State 136>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:50) [307]  (1.91 ns)

 <State 137>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('i_op', ./dut.cpp:50) [307]  (1.91 ns)

 <State 138>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [308]  (1.91 ns)

 <State 139>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [308]  (1.91 ns)

 <State 140>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [308]  (1.91 ns)

 <State 141>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [308]  (1.91 ns)

 <State 142>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [308]  (1.91 ns)

 <State 143>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [308]  (1.91 ns)

 <State 144>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [308]  (1.91 ns)

 <State 145>: 1.91ns
The critical path consists of the following:
	'dadd' operation ('val') [308]  (1.91 ns)

 <State 146>: 1.37ns
The critical path consists of the following:
	'sub' operation ('sh_amt') [317]  (0.745 ns)
	'icmp' operation ('icmp_ln329_2') [321]  (0.629 ns)

 <State 147>: 2.38ns
The critical path consists of the following:
	'xor' operation ('xor_ln327_2') [334]  (0 ns)
	'and' operation ('and_ln329_2') [335]  (0.122 ns)
	'and' operation ('and_ln330_5') [336]  (0 ns)
	'select' operation ('select_ln330_5') [337]  (1.13 ns)
	'select' operation ('select_ln337_2') [341]  (1.13 ns)

 <State 148>: 1.74ns
The critical path consists of the following:
	'xor' operation ('xor_ln330_2') [342]  (0 ns)
	'and' operation ('and_ln330_6') [343]  (0 ns)
	'or' operation ('or_ln330_2') [344]  (0 ns)
	'select' operation ('select_ln330_6') [345]  (0.578 ns)
	'sub' operation ('sub_ln455_2') [346]  (1.17 ns)

 <State 149>: 1.74ns
The critical path consists of the following:
	'sub' operation ('sub_ln455_2') [346]  (1.17 ns)
	'select' operation ('select_ln345_2') [347]  (0.578 ns)

 <State 150>: 1.86ns
The critical path consists of the following:
	'store' operation ('store_ln50', ./dut.cpp:50) of variable 'select_ln345_2' on array 'A.V', ./dut.cpp:25 [348]  (1.86 ns)

 <State 151>: 0.706ns
The critical path consists of the following:
	'phi' operation ('i', ./dut.cpp:55) with incoming values : ('add_ln55', ./dut.cpp:55) [359]  (0 ns)
	'add' operation ('add_ln55', ./dut.cpp:55) [360]  (0.706 ns)

 <State 152>: 0.735ns
The critical path consists of the following:
	'phi' operation ('j', ./dut.cpp:56) with incoming values : ('add_ln56', ./dut.cpp:56) [372]  (0 ns)
	'add' operation ('add_ln215') [375]  (0.735 ns)

 <State 153>: 1.86ns
The critical path consists of the following:
	'getelementptr' operation ('A_V_addr_10') [378]  (0 ns)
	'load' operation ('A_V_load') on array 'A.V', ./dut.cpp:25 [386]  (1.86 ns)

 <State 154>: 1.86ns
The critical path consists of the following:
	'load' operation ('A_V_load') on array 'A.V', ./dut.cpp:25 [386]  (1.86 ns)

 <State 155>: 1.17ns
The critical path consists of the following:
	'add' operation ('add_ln208') [388]  (1.17 ns)

 <State 156>: 2.37ns
The critical path consists of the following:
	'add' operation ('add_ln208') [388]  (1.17 ns)
	'store' operation ('store_ln57', ./dut.cpp:57) of variable 'add_ln208' on array 'xin' [392]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
