{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542272922186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542272922196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 15 17:08:41 2018 " "Processing started: Thu Nov 15 17:08:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542272922196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1542272922196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ADC128S022 -c ADC128S022 " "Command: quartus_sta ADC128S022 -c ADC128S022" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1542272922196 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1542272922350 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1542272922622 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542272922660 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542272922660 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ADC128S022.sdc " "Synopsys Design Constraints File file not found: 'ADC128S022.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1542272922799 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1542272922800 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk " "create_clock -period 1.000 -name BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542272922801 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542272922801 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequencydivider:frequencydivider1\|fclk frequencydivider:frequencydivider1\|fclk " "create_clock -period 1.000 -name frequencydivider:frequencydivider1\|fclk frequencydivider:frequencydivider1\|fclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542272922801 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542272922801 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1542272922803 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542272922803 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1542272922804 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1542272922815 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1542272922844 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542272922844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.236 " "Worst-case setup slack is -4.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272922851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272922851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.236            -406.060 clk  " "   -4.236            -406.060 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272922851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.965             -44.255 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk  " "   -2.965             -44.255 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272922851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.789             -95.904 frequencydivider:frequencydivider1\|fclk  " "   -2.789             -95.904 frequencydivider:frequencydivider1\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272922851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542272922851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272922858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272922858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk  " "    0.453               0.000 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272922858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clk  " "    0.453               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272922858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 frequencydivider:frequencydivider1\|fclk  " "    0.454               0.000 frequencydivider:frequencydivider1\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272922858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542272922858 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542272922865 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542272922872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272922878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272922878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -218.615 clk  " "   -3.000            -218.615 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272922878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -66.915 frequencydivider:frequencydivider1\|fclk  " "   -1.487             -66.915 frequencydivider:frequencydivider1\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272922878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -41.636 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk  " "   -1.487             -41.636 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272922878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542272922878 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542272922942 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542272922942 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1542272922950 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1542272922968 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1542272923151 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542272923237 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1542272923250 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542272923250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.906 " "Worst-case setup slack is -3.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272923259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272923259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.906            -367.614 clk  " "   -3.906            -367.614 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272923259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.749             -38.975 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk  " "   -2.749             -38.975 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272923259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.534             -86.773 frequencydivider:frequencydivider1\|fclk  " "   -2.534             -86.773 frequencydivider:frequencydivider1\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272923259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542272923259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272923271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272923271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk  " "    0.401               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272923271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk  " "    0.402               0.000 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272923271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 frequencydivider:frequencydivider1\|fclk  " "    0.402               0.000 frequencydivider:frequencydivider1\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272923271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542272923271 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542272923280 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542272923288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272923295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272923295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -218.615 clk  " "   -3.000            -218.615 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272923295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -66.915 frequencydivider:frequencydivider1\|fclk  " "   -1.487             -66.915 frequencydivider:frequencydivider1\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272923295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -41.636 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk  " "   -1.487             -41.636 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272923295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542272923295 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542272923364 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542272923364 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1542272923373 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542272923466 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1542272923467 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1542272923467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.208 " "Worst-case setup slack is -1.208" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272923475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272923475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.208             -95.754 clk  " "   -1.208             -95.754 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272923475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.760              -4.737 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk  " "   -0.760              -4.737 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272923475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.549             -14.953 frequencydivider:frequencydivider1\|fclk  " "   -0.549             -14.953 frequencydivider:frequencydivider1\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272923475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542272923475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272923485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272923485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 clk  " "    0.174               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272923485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 frequencydivider:frequencydivider1\|fclk  " "    0.186               0.000 frequencydivider:frequencydivider1\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272923485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk  " "    0.187               0.000 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272923485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542272923485 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542272923493 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1542272923502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272923511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272923511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -157.396 clk  " "   -3.000            -157.396 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272923511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -45.000 frequencydivider:frequencydivider1\|fclk  " "   -1.000             -45.000 frequencydivider:frequencydivider1\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272923511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -28.000 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk  " "   -1.000             -28.000 BCDDisplay:BCDDisplay1\|frequencydivider:frequencydivider_01\|fclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542272923511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1542272923511 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1542272923584 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1542272923584 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1542272923878 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1542272923878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542272923969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 15 17:08:43 2018 " "Processing ended: Thu Nov 15 17:08:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542272923969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542272923969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542272923969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1542272923969 ""}
