

================================================================
== Vitis HLS Report for 'ClefiaKeySet128'
================================================================
* Date:           Tue Dec  6 19:11:00 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      563|      563|  5.630 us|  5.630 us|  563|  563|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                       |                                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                       |                    Module                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36    |ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1    |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
        |grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44    |ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1    |      353|      353|  3.530 us|  3.530 us|  353|  353|       no|
        |grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56  |ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116  |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        |grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64  |ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115  |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
        |grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70    |ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1    |      153|      153|  1.530 us|  1.530 us|  153|  153|       no|
        |grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79  |ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117  |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        +-------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    -|     921|   3684|    -|
|Memory           |        1|    -|      48|      6|    0|
|Multiplexer      |        -|    -|       -|    388|    -|
|Register         |        -|    -|      16|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|    0|     985|   4080|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      ~0|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+
    |                        Instance                       |                    Module                   | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+
    |grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36    |ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1    |        0|   0|   20|    64|    0|
    |grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64  |ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115  |        0|   0|   12|    60|    0|
    |grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56  |ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116  |        0|   0|   19|    64|    0|
    |grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79  |ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117  |        0|   0|   19|    84|    0|
    |grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44    |ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1    |        4|   0|  407|  1894|    0|
    |grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70    |ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1    |        0|   0|  444|  1518|    0|
    +-------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+
    |Total                                                  |                                             |        4|   0|  921|  3684|    0|
    +-------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |               Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |con128_U  |ClefiaKeySet128_con128_ROM_AUTO_1R  |        1|   0|   0|    0|   240|    8|     1|         1920|
    |fin_U     |ClefiaKeySet128_fin_RAM_AUTO_1R1W   |        0|  16|   2|    0|    16|    8|     1|          128|
    |fout_U    |ClefiaKeySet128_fin_RAM_AUTO_1R1W   |        0|  16|   2|    0|    16|    8|     1|          128|
    |lk_U      |ClefiaKeySet128_fin_RAM_AUTO_1R1W   |        0|  16|   2|    0|    16|    8|     1|          128|
    +----------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                                    |        1|  48|   6|    0|   288|   32|     4|         2304|
    +----------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state4_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  59|         11|    1|         11|
    |con128_address0  |  14|          3|    8|         24|
    |con128_ce0       |  14|          3|    1|          3|
    |fin_address0     |  14|          3|    4|         12|
    |fin_ce0          |  14|          3|    1|          3|
    |fin_ce1          |   9|          2|    1|          2|
    |fin_d0           |  14|          3|    8|         24|
    |fin_we0          |  14|          3|    1|          3|
    |fin_we1          |   9|          2|    1|          2|
    |fout_address0    |  14|          3|    4|         12|
    |fout_ce0         |  14|          3|    1|          3|
    |fout_ce1         |   9|          2|    1|          2|
    |fout_we0         |   9|          2|    1|          2|
    |fout_we1         |   9|          2|    1|          2|
    |lk_address0      |  14|          3|    4|         12|
    |lk_ce0           |  14|          3|    1|          3|
    |lk_ce1           |   9|          2|    1|          2|
    |lk_d0            |  14|          3|    8|         24|
    |lk_we0           |  14|          3|    1|          3|
    |lk_we1           |   9|          2|    1|          2|
    |rk_address0      |  20|          4|    8|         32|
    |rk_ce0           |  20|          4|    1|          4|
    |rk_ce1           |   9|          2|    1|          2|
    |rk_d0            |  20|          4|    8|         32|
    |rk_we0           |  20|          4|    1|          4|
    |rk_we1           |   9|          2|    1|          2|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 388|         81|   70|        227|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                                | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                           |  10|   0|   10|          0|
    |grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg  |   1|   0|    1|          0|
    |grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg  |   1|   0|    1|          0|
    |grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg  |   1|   0|    1|          0|
    |grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg    |   1|   0|    1|          0|
    |grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg    |   1|   0|    1|          0|
    |grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg    |   1|   0|    1|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                               |  16|   0|   16|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------+-----+-----+------------+-----------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  ClefiaKeySet128|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  ClefiaKeySet128|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  ClefiaKeySet128|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  ClefiaKeySet128|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  ClefiaKeySet128|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  ClefiaKeySet128|  return value|
|rk_address0  |  out|    8|   ap_memory|               rk|         array|
|rk_ce0       |  out|    1|   ap_memory|               rk|         array|
|rk_we0       |  out|    1|   ap_memory|               rk|         array|
|rk_d0        |  out|    8|   ap_memory|               rk|         array|
|rk_address1  |  out|    8|   ap_memory|               rk|         array|
|rk_ce1       |  out|    1|   ap_memory|               rk|         array|
|rk_we1       |  out|    1|   ap_memory|               rk|         array|
|rk_d1        |  out|    8|   ap_memory|               rk|         array|
+-------------+-----+-----+------------+-----------------+--------------+

