INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartA_blue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VRAMblue
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartA_green.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VRAMgreen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sources_1/new/PartA_red.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VRAMred
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sim_1/new/PartA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PartA_tb
