[2025-09-17 07:48:02] START suite=qualcomm_srv trace=srv724_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv724_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2637912 heartbeat IPC: 3.791 cumulative IPC: 3.791 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5058581 heartbeat IPC: 4.131 cumulative IPC: 3.954 (Simulation time: 00 hr 01 min 19 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5058581 cumulative IPC: 3.954 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5058581 cumulative IPC: 3.954 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 14201014 heartbeat IPC: 1.094 cumulative IPC: 1.094 (Simulation time: 00 hr 02 min 28 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 23412173 heartbeat IPC: 1.086 cumulative IPC: 1.09 (Simulation time: 00 hr 03 min 40 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 32486241 heartbeat IPC: 1.102 cumulative IPC: 1.094 (Simulation time: 00 hr 04 min 50 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 41674236 heartbeat IPC: 1.088 cumulative IPC: 1.092 (Simulation time: 00 hr 06 min 03 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 50727851 heartbeat IPC: 1.105 cumulative IPC: 1.095 (Simulation time: 00 hr 07 min 15 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 59946384 heartbeat IPC: 1.085 cumulative IPC: 1.093 (Simulation time: 00 hr 08 min 27 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 69084816 heartbeat IPC: 1.094 cumulative IPC: 1.093 (Simulation time: 00 hr 09 min 37 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 78194107 heartbeat IPC: 1.098 cumulative IPC: 1.094 (Simulation time: 00 hr 10 min 48 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv724_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000012 cycles: 87367339 heartbeat IPC: 1.09 cumulative IPC: 1.093 (Simulation time: 00 hr 12 min 02 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 91513579 cumulative IPC: 1.093 (Simulation time: 00 hr 13 min 12 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 91513579 cumulative IPC: 1.093 (Simulation time: 00 hr 13 min 12 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv724_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.093 instructions: 100000004 cycles: 91513579
CPU 0 Branch Prediction Accuracy: 90.95% MPKI: 15.92 Average ROB Occupancy at Mispredict: 26.01
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3841
BRANCH_INDIRECT: 0.4216
BRANCH_CONDITIONAL: 12.96
BRANCH_DIRECT_CALL: 0.9305
BRANCH_INDIRECT_CALL: 0.6025
BRANCH_RETURN: 0.6224


====Backend Stall Breakdown====
ROB_STALL: 114056
LQ_STALL: 0
SQ_STALL: 504241


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 113.758064
REPLAY_LOAD: 95.74227
NON_REPLAY_LOAD: 27.815542

== Total ==
ADDR_TRANS: 7053
REPLAY_LOAD: 9287
NON_REPLAY_LOAD: 97716

== Counts ==
ADDR_TRANS: 62
REPLAY_LOAD: 97
NON_REPLAY_LOAD: 3513

cpu0->cpu0_STLB TOTAL        ACCESS:    1867945 HIT:    1863645 MISS:       4300 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1867945 HIT:    1863645 MISS:       4300 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 223.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8346265 HIT:    7130810 MISS:    1215455 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6782665 HIT:    5741293 MISS:    1041372 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     559164 HIT:     404725 MISS:     154439 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     996504 HIT:     984305 MISS:      12199 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7932 HIT:        487 MISS:       7445 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 34.79 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14958269 HIT:    8020417 MISS:    6937852 MSHR_MERGE:    1636453
cpu0->cpu0_L1I LOAD         ACCESS:   14958269 HIT:    8020417 MISS:    6937852 MSHR_MERGE:    1636453
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.54 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30405879 HIT:   26874853 MISS:    3531026 MSHR_MERGE:    1482661
cpu0->cpu0_L1D LOAD         ACCESS:   17099634 HIT:   15247448 MISS:    1852186 MSHR_MERGE:     370917
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13297419 HIT:   11626616 MISS:    1670803 MSHR_MERGE:    1111639
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8826 HIT:        789 MISS:       8037 MSHR_MERGE:        105
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.68 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12410763 HIT:   10519175 MISS:    1891588 MSHR_MERGE:     944553
cpu0->cpu0_ITLB LOAD         ACCESS:   12410763 HIT:   10519175 MISS:    1891588 MSHR_MERGE:     944553
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.076 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28826052 HIT:   27592695 MISS:    1233357 MSHR_MERGE:     312447
cpu0->cpu0_DTLB LOAD         ACCESS:   28826052 HIT:   27592695 MISS:    1233357 MSHR_MERGE:     312447
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.968 cycles
cpu0->LLC TOTAL        ACCESS:    1434448 HIT:    1381262 MISS:      53186 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1041372 HIT:    1021682 MISS:      19690 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     154439 HIT:     125380 MISS:      29059 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     231192 HIT:     230964 MISS:        228 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7445 HIT:       3236 MISS:       4209 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 118.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3538
  ROW_BUFFER_MISS:      49419
  AVG DBUS CONGESTED CYCLE: 3.525
Channel 0 WQ ROW_BUFFER_HIT:       1041
  ROW_BUFFER_MISS:      21147
  FULL:          0
Channel 0 REFRESHES ISSUED:       7626

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       514245       430671        90870         2656
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4           91          412          299
  STLB miss resolved @ L2C                0           20           89          237           98
  STLB miss resolved @ LLC                0           94          258         1723          701
  STLB miss resolved @ MEM                0            3          287         2423         2286

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             160998        49436      1229892       166299          345
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1           27          137           29
  STLB miss resolved @ L2C                0           46           30           60            6
  STLB miss resolved @ LLC                0           35           92          455           65
  STLB miss resolved @ MEM                0            1           55          228           94
[2025-09-17 08:01:15] END   suite=qualcomm_srv trace=srv724_ap (rc=0)
