
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.14-s109_1, built Wed Jun 29 09:53:08 PDT 2022
Options:	
Date:		Thu Mar 23 23:22:48 2023
Host:		eecs2420p06.engin.umich.edu (x86_64 w/Linux 4.18.0-425.13.1.el8_7.x86_64) (6cores*12cpus*Intel(R) Xeon(R) E-2136 CPU @ 3.30GHz 12288KB)
OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)

License:
		[23:22:48.185259] Configured Lic search path (21.01-s002): /usr/caen/FLEXlm/data/license.dat.cadence:license.dat:/usr/caen/FLEXlm/data/license.dat.synopsys

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> setMultiCpuUsage -acquireLicense 6 -localCpu 6
<CMD> set defHierChar /
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set locv_inter_clock_use_worst_derate false
<CMD> set init_oa_search_lib {}
<CMD> set init_verilog /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_pwr_net VDD
<CMD> set init_top_cell PE_top
<CMD> set init_gnd_net VSS
<CMD> set init_mmmc_file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/apr_view.tcl
<CMD> set init_lef_file {/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x//lef/ibm13_8lm_2thick_tech.lef  /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x//lef/ibm13rvt_macros.lef  }
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_case_analysis_for_icg_propagation false
<CMD> init_design
#% Begin Load MMMC data ... (date=03/23 23:23:37, mem=966.0M)
#% End Load MMMC data ... (date=03/23 23:23:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=967.2M, current mem=967.2M)
rc-worst rc-best rc-typ

Loading LEF file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13_8lm_2thick_tech.lef ...

Loading LEF file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13rvt_macros.lef ...
**WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 400.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13rvt_macros.lef at line 68086.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'HOLDX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'R2B' in macro 'RF2R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'R1B' in macro 'RF2R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'RB' in macro 'RF1R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX12TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX16TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX20TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX2TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX3TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX4TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX6TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX8TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFXLTR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.

viaInitial starts at Thu Mar 23 23:23:37 2023
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM7 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM8 GENERATE.
Type 'man IMPPP-557' for more detail.
viaInitial ends at Thu Mar 23 23:23:37 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/apr_view.tcl
Starting library reading in 'Multi-threaded flow' (with '6' threads)
Reading worstLibs timing library /afs/umich.edu/class/eecs627/ibm13/artisan/2005q3v1/aci/sc-x/synopsys/typical.lib.
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1TR'. The cell will only be used for analysis. (File /afs/umich.edu/class/eecs627/ibm13/artisan/2005q3v1/aci/sc-x/synopsys/typical.lib)
Read 527 cells in library typical.
Library reading multithread flow ended.
*** End library_loading (cpu=0.02min, real=0.02min, mem=160.0M, fe_cpu=0.28min, fe_real=0.83min, fe_mem=1066.1M) ***
#% Begin Load netlist data ... (date=03/23 23:23:38, mem=993.3M)
*** Begin netlist parsing (mem=1066.1M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XLTR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XLTR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XLTR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XLTR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XLTR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XLTR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 527 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.v'

*** Memory Usage v#1 (Current mem = 1066.109M, initial mem = 397.922M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1066.1M) ***
#% End Load netlist data ... (date=03/23 23:23:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1006.2M, current mem=1006.2M)
Set top cell to PE_top.
Hooked 527 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell PE_top ...
*** Netlist is unique.
** info: there are 551 modules.
** info: there are 2647 stdCell insts.

*** Memory Usage v#1 (Current mem = 1085.523M, initial mem = 397.922M) ***
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
Generating auto layer map file.
Completed (cpu: 0:00:01.9 real: 0:00:02.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: setupAnalysis
    RC-Corner Name        : rc-typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
 
 Analysis View: holdAnalysis
    RC-Corner Name        : rc-typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.sdc' ...
Current (total cpu=0:00:19.6, real=0:00:53.0, peak res=1337.5M, current mem=1337.5M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.sdc, Line 8).

**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.sdc, Line 9).

INFO (CTE): Reading of timing constraints file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/synth_res/PE_top.syn.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1355.9M, current mem=1355.9M)
Current (total cpu=0:00:19.7, real=0:00:53.0, peak res=1355.9M, current mem=1355.9M)
Total number of combinational cells: 363
Total number of sequential cells: 154
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX12TR BUFX16TR BUFX20TR BUFX3TR BUFX2TR BUFX4TR BUFX6TR BUFX8TR CLKBUFX12TR CLKBUFX16TR CLKBUFX20TR CLKBUFX2TR CLKBUFX3TR CLKBUFX4TR CLKBUFX6TR CLKBUFX8TR
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1TR CLKINVX12TR CLKINVX16TR CLKINVX20TR CLKINVX2TR CLKINVX3TR INVX1TR CLKINVX4TR CLKINVX6TR CLKINVX8TR INVX12TR INVX16TR INVX20TR INVX2TR INVX3TR INVXLTR INVX4TR INVX6TR INVX8TR
Total number of usable inverters: 19
List of unusable inverters: RFRDX2TR RFRDX1TR RFRDX4TR
Total number of unusable inverters: 3
List of identified usable delay cells: DLY1X1TR DLY1X4TR DLY2X1TR DLY2X4TR DLY3X1TR DLY3X4TR DLY4X1TR DLY4X4TR
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
#% Begin Load MMMC data post ... (date=03/23 23:23:41, mem=1377.4M)
#% End Load MMMC data post ... (date=03/23 23:23:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1377.4M, current mem=1377.4M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-201           14  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPLF-108            1  There is no overlap layer defined in any...
WARNING   IMPVL-159         1054  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
*** Message Summary: 1080 warning(s), 0 error(s)

<CMD> loadIoFile -noAdjustDieSize /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/PE_top.io
Reading IO assignment file "/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/scripts/PE_top.io" ...
<CMD> floorPlan -noSnapToGrid -s 336 336 7 7 7 7
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> saveDesign db/PE_top_floor_planned.enc
#% Begin save design ... (date=03/23 23:23:41, mem=1384.3M)
% Begin Save ccopt configuration ... (date=03/23 23:23:41, mem=1384.3M)
% End Save ccopt configuration ... (date=03/23 23:23:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1385.0M, current mem=1385.0M)
% Begin Save netlist data ... (date=03/23 23:23:41, mem=1385.0M)
Writing Binary DB to db/PE_top_floor_planned.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 23:23:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=1412.3M, current mem=1387.7M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file db/PE_top_floor_planned.enc.dat.tmp/PE_top.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 23:23:41, mem=1388.2M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 23:23:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1388.2M, current mem=1388.2M)
Saving preference file db/PE_top_floor_planned.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=03/23 23:23:42, mem=1393.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1444.0M) ***
% End Save routing data ... (date=03/23 23:23:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=1393.2M, current mem=1393.2M)
Saving special route data file in separate thread ...
Saving PG Conn data in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file db/PE_top_floor_planned.enc.dat.tmp/PE_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1460.1M) ***
Saving preRoute extracted patterns in file 'db/PE_top_floor_planned.enc.dat.tmp/PE_top.techData.gz' ...
Saving preRoute extraction data in directory 'db/PE_top_floor_planned.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 23:23:42, mem=1395.5M)
% End Save power constraints data ... (date=03/23 23:23:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1395.5M, current mem=1395.5M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design PE_top_floor_planned.enc.dat.tmp
#% End save design ... (date=03/23 23:23:43, total cpu=0:00:00.5, real=0:00:02.0, peak res=1423.5M, current mem=1398.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign db/PE_top_insts_placed.enc
#% Begin save design ... (date=03/23 23:23:43, mem=1398.1M)
% Begin Save ccopt configuration ... (date=03/23 23:23:43, mem=1398.1M)
% End Save ccopt configuration ... (date=03/23 23:23:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1398.1M, current mem=1398.1M)
% Begin Save netlist data ... (date=03/23 23:23:43, mem=1398.1M)
Writing Binary DB to db/PE_top_insts_placed.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 23:23:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=1398.4M, current mem=1398.4M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
% Begin Save AAE data ... (date=03/23 23:23:43, mem=1398.4M)
Saving AAE Data ...
Saving congestion map file db/PE_top_insts_placed.enc.dat.tmp/PE_top.route.congmap.gz ...
% End Save AAE data ... (date=03/23 23:23:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1398.4M, current mem=1398.4M)
Saving preference file db/PE_top_insts_placed.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=03/23 23:23:44, mem=1398.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1483.0M) ***
% End Save routing data ... (date=03/23 23:23:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1398.7M, current mem=1398.7M)
Saving special route data file in separate thread ...
Saving PG Conn data in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file db/PE_top_insts_placed.enc.dat.tmp/PE_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1497.0M) ***
Saving preRoute extracted patterns in file 'db/PE_top_insts_placed.enc.dat.tmp/PE_top.techData.gz' ...
Saving preRoute extraction data in directory 'db/PE_top_insts_placed.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 23:23:45, mem=1398.9M)
% End Save power constraints data ... (date=03/23 23:23:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1398.9M, current mem=1398.9M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design PE_top_insts_placed.enc.dat.tmp
#% End save design ... (date=03/23 23:23:45, total cpu=0:00:00.5, real=0:00:02.0, peak res=1429.4M, current mem=1399.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> zoomBox -137.44000 -80.96800 323.55100 331.71700
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.16 -pinDepth 0.76 -fixOverlap 1 -layer 2 -pin clk
**WARN: (IMPPTN-3303):	Pin clk has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin clk has width 0.16000 which is less than the minimum width 0.20000 required on layer 2. Change pin width to meet minimum width rule.
Updated attributes of 1 pin(s) of partition PE_top
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1868.9M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.16 -pinDepth 0.76 -fixOverlap 1 -layer 3 -pin clk
**WARN: (IMPPTN-3303):	Pin clk has width 0.16000 which is less than the minimum width 0.20000 required on layer 3. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin clk has width 0.16000 which is less than the minimum width 0.20000 required on layer 3. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin clk has width 0.16000 which is less than the minimum width 0.20000 required on layer 3. Change pin width to meet minimum width rule.
**WARN: (IMPPTN-3303):	Pin clk has width 0.16000 which is less than the minimum width 0.20000 required on layer 3. Change pin width to meet minimum width rule.
Updated attributes of 1 pin(s) of partition PE_top
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1869.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> loadIoFile scripts/PE_top.io
Reading IO assignment file "scripts/PE_top.io" ...
<CMD> zoomBox -75.01200 112.01700 641.92800 486.51900
<CMD> zoomBox -45.84600 222.72700 328.40000 418.21900
<CMD> zoomBox -272.61800 -8.08400 719.68300 510.25600
<CMD> zoomBox -500.03300 -242.53900 1115.76300 601.49200
<CMD> zoomBox -408.26500 -179.92100 965.16300 537.50600
<CMD> zoomBox -214.59100 -35.16700 502.34900 339.33500
<CMD> zoomBox -285.97300 -111.93100 706.33200 406.41200
<CMD> zoomBox -332.50900 -147.89600 834.91000 461.91900
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -layer 3 -pin {clk pe_in_pk_A__0__0_ pe_in_pk_A__0__1_ pe_in_pk_A__0__2_ pe_in_pk_A__0__3_ pe_in_pk_A__0__4_ pe_in_pk_A__0__5_ pe_in_pk_A__0__6_ pe_in_pk_A__0__7_ pe_in_pk_A__1__0_ pe_in_pk_A__1__1_ pe_in_pk_A__1__2_ pe_in_pk_A__1__3_ pe_in_pk_A__1__4_ pe_in_pk_A__1__5_ pe_in_pk_A__1__6_ pe_in_pk_A__1__7_ pe_in_pk_A__2__0_ pe_in_pk_A__2__1_ pe_in_pk_A__2__2_ pe_in_pk_A__2__3_ pe_in_pk_A__2__4_ pe_in_pk_A__2__5_ pe_in_pk_A__2__6_ pe_in_pk_A__2__7_ pe_in_pk_A__3__0_ pe_in_pk_A__3__1_ pe_in_pk_A__3__2_ pe_in_pk_A__3__3_ pe_in_pk_A__3__4_ pe_in_pk_A__3__5_ pe_in_pk_A__3__6_ pe_in_pk_A__3__7_}
Updated attributes of 33 pin(s) of partition PE_top
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1898.7M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -layer 3 -pin reset
Updated attributes of 1 pin(s) of partition PE_top
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1899.9M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -layer 2 -pin {pe_out_pk_PE_state__2_ pe_in_pk_PE_state__0_ pe_in_pk_PE_state__1_ pe_in_pk_PE_state__2_ pe_in_pk_rdb_addr__0_ pe_in_pk_rdb_addr__1_ pe_in_pk_rdb_addr__2_ pe_in_pk_rdb_addr__3_ pe_in_pk_wrb__0_ pe_in_pk_wrb__1_ pe_in_pk_wrb__2_ pe_in_pk_wrb__3_ pe_in_pk_wrb_addr__0_ pe_in_pk_wrb_addr__1_ pe_in_pk_wrb_addr__2_ pe_in_pk_wrb_addr__3_ pe_in_pk_wrb_data__0_ pe_in_pk_wrb_data__1_ pe_in_pk_wrb_data__2_ pe_in_pk_wrb_data__3_ pe_in_pk_wrb_data__4_ pe_in_pk_wrb_data__5_ pe_in_pk_wrb_data__6_ pe_in_pk_wrb_data__7_ pe_out_pk_data__0_ pe_out_pk_data__1_ pe_out_pk_data__2_ pe_out_pk_data__3_ pe_out_pk_data__4_ pe_out_pk_data__5_ pe_out_pk_data__6_ pe_out_pk_data__7_ pe_out_pk_PE_state__0_ pe_out_pk_PE_state__1_}
Updated attributes of 34 pin(s) of partition PE_top
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1900.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -layer 2 -pin {pe_out_pk_PE_state__2_ pe_in_pk_PE_state__0_ pe_in_pk_PE_state__1_ pe_in_pk_PE_state__2_ pe_in_pk_rdb_addr__0_ pe_in_pk_rdb_addr__1_ pe_in_pk_rdb_addr__2_ pe_in_pk_rdb_addr__3_ pe_in_pk_wrb__0_ pe_in_pk_wrb__1_ pe_in_pk_wrb__2_ pe_in_pk_wrb__3_ pe_in_pk_wrb_addr__0_ pe_in_pk_wrb_addr__1_ pe_in_pk_wrb_addr__2_ pe_in_pk_wrb_addr__3_ pe_in_pk_wrb_data__0_ pe_in_pk_wrb_data__1_ pe_in_pk_wrb_data__2_ pe_in_pk_wrb_data__3_ pe_in_pk_wrb_data__4_ pe_in_pk_wrb_data__5_ pe_in_pk_wrb_data__6_ pe_in_pk_wrb_data__7_ pe_out_pk_data__0_ pe_out_pk_data__1_ pe_out_pk_data__2_ pe_out_pk_data__3_ pe_out_pk_data__4_ pe_out_pk_data__5_ pe_out_pk_data__6_ pe_out_pk_data__7_ pe_out_pk_PE_state__0_ pe_out_pk_PE_state__1_}
Updated attributes of 34 pin(s) of partition PE_top
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1899.1M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> zoomBox -148.84500 86.65100 460.55500 404.97800
<CMD> saveIoFile -locations scripts/PE_top.io
Dumping FTerm of cell PE_top to file
<CMD> clearGlobalNets
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose -override
2647 new gnd-pin connections were made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose -override
2647 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type tielo -inst * -verbose
<CMD> globalNetConnect VDD -type tiehi -inst * -verbose
<CMD> addRing -type core_rings -around default_power_domain -nets {VDD VSS} -center 1 -width 2 -spacing 1 -layer {top M3 bottom M3 left M2 right M2} -rectangle 1

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1920.4M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M2   |        4       |       NA       |
|   V2   |        8       |        0       |
|   M3   |        4       |       NA       |
+--------+----------------+----------------+
<CMD> addRing -type core_rings -around default_power_domain -nets {VDD VSS} -center 1 -width 2 -spacing 1 -layer {top M3 bottom M3 left M4 right M4} -rectangle 1

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1920.4M)
Ring generation is complete.
vias are now being generated.
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (4.00, 4.00) (6.00, 345.40).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (344.00, 4.00) (346.00, 345.40).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (1.00, 1.00) (3.00, 348.40).
**WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M4 & M2 at (347.00, 1.00) (349.00, 348.40).
addRing created 4 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   V3   |        8       |        0       |
|   M4   |        4       |       NA       |
+--------+----------------+----------------+
<CMD> saveDesign db/PE_top_pad_power_defined.enc
#% Begin save design ... (date=03/23 23:25:09, mem=1696.6M)
% Begin Save ccopt configuration ... (date=03/23 23:25:09, mem=1696.6M)
% End Save ccopt configuration ... (date=03/23 23:25:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1696.6M, current mem=1696.6M)
% Begin Save netlist data ... (date=03/23 23:25:09, mem=1696.6M)
Writing Binary DB to db/PE_top_pad_power_defined.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 23:25:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=1697.4M, current mem=1697.4M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
% Begin Save AAE data ... (date=03/23 23:25:09, mem=1697.7M)
Saving AAE Data ...
Saving congestion map file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.route.congmap.gz ...
% End Save AAE data ... (date=03/23 23:25:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1697.7M, current mem=1697.7M)
Saving preference file db/PE_top_pad_power_defined.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=03/23 23:25:10, mem=1698.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1904.0M) ***
% End Save routing data ... (date=03/23 23:25:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1698.4M, current mem=1698.4M)
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Saving PG file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 23:25:10 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1918.0M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1918.0M) ***
Saving preRoute extracted patterns in file 'db/PE_top_pad_power_defined.enc.dat.tmp/PE_top.techData.gz' ...
Saving preRoute extraction data in directory 'db/PE_top_pad_power_defined.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 23:25:11, mem=1699.1M)
% End Save power constraints data ... (date=03/23 23:25:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1699.1M, current mem=1699.1M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design PE_top_pad_power_defined.enc.dat.tmp
#% End save design ... (date=03/23 23:25:11, total cpu=0:00:00.5, real=0:00:02.0, peak res=1728.9M, current mem=1699.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> sroute -allowJogging 0 -connect corePin -nets {VSS VDD} -layerChangeRange {M1 M1} -crossoverViaTopLayer M1
#% Begin sroute (date=03/23 23:25:11, mem=1699.4M)
**WARN: (IMPSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
*** Begin SPECIAL ROUTE on Thu Mar 23 23:25:11 2023 ***
SPECIAL ROUTE ran on directory: /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top
SPECIAL ROUTE ran on machine: eecs2420p06.engin.umich.edu (Linux 4.18.0-425.13.1.el8_7.x86_64 Xeon 4.13Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VSS VDD"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaTopLayer set to 1
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStraightConnections set to "straightWithChanges"
srouteTopLayerLimit set to 1
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3296.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 16 layers, 8 routing layers, 0 overlap layer
Read in 535 macros, 125 used
Read in 124 components
  124 core components: 124 unplaced, 0 placed, 0 fixed
Read in 68 physical pins
  68 physical pins: 0 unplaced, 68 placed, 0 fixed
Read in 68 nets
Read in 2 special nets, 2 routed
Read in 316 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 1.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
**WARN: (IMPSR-486):	Ring/Stripe at (4.000, 4.000) (6.000, 345.400) on layer M2 is out of layer range and is ignored. The ports will route to other nearby rings/stripes. (Same type of warning will be suppressed)
  Number of Core ports routed: 0  open: 188
  Number of Followpin connections: 94
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3299.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 68 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 94 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       94       |       NA       |
+--------+----------------+----------------+
#% End sroute (date=03/23 23:25:11, total cpu=0:00:00.2, real=0:00:00.0, peak res=1704.4M, current mem=1704.4M)
<CMD> setAddStripeMode -stacked_via_bottom_layer M1 -max_via_size {blockPin 100% 100% 100%}
<CMD> setAddStripeMode -stacked_via_top_layer M4 -max_via_size {blockPin 100% 100% 100%}
<CMD> addStripe -nets {VDD VSS} -direction vertical -layer M4 -width 2 -spacing 2 -set_to_set_distance 20 -start 22 -stop 328
#% Begin addStripe (date=03/23 23:25:11, mem=1704.4M)

Initialize fgc environment(mem: 1902.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1902.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1902.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1902.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1902.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
Type 'man IMPPP-4055' for more detail.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1903.3M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1903.3M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1903.3M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1903.3M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1903.3M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1903.3M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1903.3M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1903.3M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1903.3M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1903.3M)
Stripe generation is complete.
vias are now being generated.
addStripe created 32 wires.
ViaGen created 4576 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   V1   |      1504      |        0       |
|   V2   |      1504      |        0       |
|   V3   |      1568      |        0       |
|   M4   |       32       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=03/23 23:25:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=1705.9M, current mem=1705.9M)
<CMD> setAddStripeMode -stacked_via_bottom_layer M3 -max_via_size {blockPin 100% 100% 100%}
<CMD> setAddStripeMode -stacked_via_top_layer M4 -max_via_size {blockPin 100% 100% 100%}
<CMD> addStripe -nets {VDD VSS} -direction horizontal -layer M3 -width 2 -spacing 2 -set_to_set_distance 20 -start 22 -stop 328
#% Begin addStripe (date=03/23 23:25:11, mem=1705.9M)

Initialize fgc environment(mem: 1903.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1903.3M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1903.3M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1903.3M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1903.3M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
Type 'man IMPPP-4055' for more detail.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1903.3M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1903.3M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1903.3M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1903.3M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1903.3M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1903.3M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1903.3M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1903.3M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1903.3M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1903.3M)
Stripe generation is complete.
vias are now being generated.
addStripe created 208 wires.
ViaGen created 576 vias, deleted 224 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M3   |       208      |       NA       |
|   V3   |       576      |       224      |
+--------+----------------+----------------+
#% End addStripe (date=03/23 23:25:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=1706.0M, current mem=1706.0M)
<CMD> saveDesign db/PE_top_power_grid.enc
#% Begin save design ... (date=03/23 23:25:12, mem=1706.0M)
% Begin Save ccopt configuration ... (date=03/23 23:25:12, mem=1706.0M)
% End Save ccopt configuration ... (date=03/23 23:25:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1706.0M, current mem=1706.0M)
% Begin Save netlist data ... (date=03/23 23:25:12, mem=1706.0M)
Writing Binary DB to db/PE_top_power_grid.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 23:25:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1706.2M, current mem=1706.2M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
% Begin Save AAE data ... (date=03/23 23:25:12, mem=1706.2M)
Saving AAE Data ...
Saving congestion map file db/PE_top_power_grid.enc.dat.tmp/PE_top.route.congmap.gz ...
% End Save AAE data ... (date=03/23 23:25:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1706.2M, current mem=1706.2M)
Saving preference file db/PE_top_power_grid.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 188 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save routing data ... (date=03/23 23:25:13, mem=1706.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1905.9M) ***
% End Save routing data ... (date=03/23 23:25:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=1706.5M, current mem=1706.5M)
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Saving PG file db/PE_top_power_grid.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 23:25:13 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1943.9M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file db/PE_top_power_grid.enc.dat.tmp/PE_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1927.9M) ***
Saving preRoute extracted patterns in file 'db/PE_top_power_grid.enc.dat.tmp/PE_top.techData.gz' ...
Saving preRoute extraction data in directory 'db/PE_top_power_grid.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 23:25:14, mem=1706.8M)
% End Save power constraints data ... (date=03/23 23:25:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1706.8M, current mem=1706.8M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design PE_top_power_grid.enc.dat.tmp
#% End save design ... (date=03/23 23:25:14, total cpu=0:00:00.5, real=0:00:02.0, peak res=1737.3M, current mem=1706.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> zoomBox -93.30000 182.63000 280.94900 378.12400
<CMD> zoomBox -52.94400 243.90800 176.89300 363.96600
<CMD> zoomBox -18.58100 298.81400 83.40200 352.08600
<CMD> zoomBox -4.17200 323.12700 41.08000 346.76500
<CMD> zoomBox 1.32100 332.14300 24.94500 344.48300
<CMD> zoomBox 4.27100 336.55900 16.60500 343.00200
<CMD> zoomBox 5.73900 339.06500 12.17800 342.42800
<CMD> zoomBox 3.97600 336.50300 16.31300 342.94700
<CMD> zoomBox 1.62500 333.23700 21.71500 343.73100
<CMD> zoomBox -6.01100 322.62500 39.27100 346.27900
<CMD> zoomBox -18.57900 305.16000 68.16800 350.47300
<CMD> zoomBox -48.65600 272.73800 117.52600 359.54500
<CMD> zoomBox -106.18700 211.16300 212.16600 377.45900
<CMD> zoomBox -152.38000 161.78600 288.24900 391.95400
<CMD> zoomBox -217.26900 96.45700 392.59900 415.02900
<CMD> zoomBox -364.19500 -51.46700 628.87700 467.27600
<CMD> zoomBox -440.67100 -109.14700 727.64900 501.13900
<CMD> zoomBox -132.74800 11.82900 584.74700 386.62100
<CMD> zoomBox -297.75900 -105.19900 695.31300 413.54400
<CMD> zoomBox 15.19900 30.97400 533.59000 301.76200
<CMD> zoomBox 178.52400 96.28300 449.12900 237.63700
<CMD> zoomBox 268.21400 135.19200 388.28600 197.91300
<CMD> zoomBox 304.03400 149.43800 366.71300 182.17900
<CMD> zoomBox 323.05200 157.36000 355.77300 174.45200
<CMD> zoomBox 333.63200 161.79500 350.71300 170.71700
<CMD> zoomBox 313.29600 151.44300 358.59000 175.10300
<CMD> zoomBox 259.37600 123.99500 379.47700 186.73100
<CMD> zoomBox 150.84000 68.74600 421.51800 210.13800
<CMD> zoomBox -93.77500 -54.17200 516.26900 264.49200
<CMD> zoomBox -371.80300 -178.96000 621.55300 339.93200
<CMD> zoomBox -801.16400 -337.05200 816.35200 507.87700
<CMD> zoomBox -548.57000 -148.58100 620.08500 461.88000
<CMD> zoomBox -283.94100 83.06100 326.10500 401.72600
<CMD> zoomBox -145.80300 203.98000 172.64500 370.32500
<CMD> zoomBox -61.11500 279.36300 80.18400 353.17200
<CMD> zoomBox -28.74200 308.45300 45.01900 346.98300
<CMD> zoomBox -14.86100 321.29100 30.43900 344.95400
<CMD> zoomBox -2.54600 332.77300 17.55600 343.27400
<CMD> zoomBox 2.15700 337.15800 12.65200 342.64000
<CMD> zoomBox 4.99800 339.73300 9.65500 342.16600
<CMD> zoomBox 1.32700 336.41500 13.68600 342.87100
<CMD> zoomBox -4.06800 331.55300 19.61500 343.92400
<CMD> zoomBox -22.56400 315.21500 40.23200 348.01700
<CMD> zoomBox -71.60500 271.89400 94.90000 358.87000
<CMD> zoomBox -197.55300 155.89600 243.93600 386.51300
<CMD> zoomBox -526.49100 -154.36500 644.10900 457.11200
<CMD> setDesignMode -process 130
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setOptMode -drcMargin 0.1 -fixDRC true -fixFanoutLoad true -addInst true -addInstancePrefix PLACED -usefulSkew false -restruct false -allEndPoints true -effort high -maxLength 1000 -setupTargetSlack 0.05 -holdTargetSlack 0.05
<CMD> setTrialRouteMode -maxRouteLayer 4 -minRouteLayer 2
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
**WARN: (IMPTR-9998):	The setTrialRouteMode command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use setRouteMode to set modes for earlyGlobalRoute which is the replacement tool for trialRoute.
<CMD> setPlaceMode -timingDriven true -maxDensity 0.8 -uniformDensity true
<CMD> timeDesign -prePlace
*** timeDesign #1 [begin] : totSession cpu/real = 0:00:40.3/0:03:03.4 (0.2), mem = 1930.6M
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Multithreaded Timing Analysis is initialized with 6 threads

Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=2171.47 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: PE_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (6 T). (MEM=2171.47)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 2714
End delay calculation. (MEM=2607.17 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2607.17 CPU=0:00:00.7 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:00:42.2 mem=2559.2M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.296  |  0.296  |  0.466  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

Density: 33.948%
------------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 2.26 sec
Total Real time: 1.0 sec
Total Memory Usage: 2339.652344 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:02.2/0:00:01.9 (1.2), totSession cpu/real = 0:00:42.5/0:03:05.4 (0.2), mem = 2339.7M
<CMD> place_opt_design -out_dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_placed
**INFO: User settings:
setDesignMode -process                      130
setExtractRCMode -coupling_c_th             0.4
setExtractRCMode -relative_c_th             1
setExtractRCMode -total_c_th                0
setDelayCalMode -enable_high_fanout         true
setDelayCalMode -engine                     aae
setDelayCalMode -ignoreNetLoad              false
setDelayCalMode -socv_accuracy_mode         low
setOptMode -addInst                         true
setOptMode -addInstancePrefix               PLACED
setOptMode -allEndPoints                    true
setOptMode -drcMargin                       0.1
setOptMode -effort                          high
setOptMode -fixDrc                          true
setOptMode -fixFanoutLoad                   true
setOptMode -holdTargetSlack                 0.05
setOptMode -maxLength                       1000
setOptMode -restruct                        false
setOptMode -setupTargetSlack                0.05
setOptMode -usefulSkew                      false
setPlaceMode -place_global_max_density      0.8
setPlaceMode -place_global_uniform_density  true
setPlaceMode -timingDriven                  true
setAnalysisMode -analysisType               single
setAnalysisMode -checkType                  setup
setAnalysisMode -clkSrcPath                 false
setAnalysisMode -clockPropagation           forcedIdeal

*** place_opt_design #1 [begin] : totSession cpu/real = 0:00:42.6/0:03:05.4 (0.2), mem = 2339.7M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:42.6/0:03:05.4 (0.2), mem = 2339.7M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 105 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 1403 (53.5%) nets
3		: 737 (28.1%) nets
4     -	14	: 452 (17.2%) nets
15    -	39	: 28 (1.1%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 1 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 1 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
**WARN: (IMPSP-196):	User sets both -place_global_uniform_density and -place_global_initial_padding_level options. Overriding -place_global_initial_padding_level to 5.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=2555 (0 fixed + 2555 movable) #buf cell=0 #inv cell=209 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=2622 #term=9384 #term/net=3.58, #fixedIo=68, #floatIo=0, #fixedPin=0, #floatPin=68
stdCell: 2555 single + 0 double + 0 multi
Total standard cell length = 10.3416 (mm), area = 0.0372 (mm^2)
Average module density = 0.331.
Density for the design = 0.331.
       = stdcell_area 25854 sites (37230 um^2) / alloc_area 78120 sites (112493 um^2).
Pin Density = 0.1201.
            = total # of pins 9384 / total area 78120.
Enabling multi-CPU acceleration with 6 CPU(s) for placement
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.598e+04 (1.08e+04 1.52e+04)
              Est.  stn bbox = 3.010e+04 (1.23e+04 1.78e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2381.0M
Iteration  2: Total net bbox = 2.598e+04 (1.08e+04 1.52e+04)
              Est.  stn bbox = 3.010e+04 (1.23e+04 1.78e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2381.0M
Edge Data Id : 30488 / 4294967295
Data Id : 21376 / 4294967295
*** Finished SKP initialization (cpu=0:00:02.1, real=0:00:02.0)***
Iteration  3: Total net bbox = 2.662e+04 (1.34e+04 1.32e+04)
              Est.  stn bbox = 3.240e+04 (1.60e+04 1.64e+04)
              cpu = 0:00:02.5 real = 0:00:02.0 mem = 2962.5M
Iteration  4: Total net bbox = 3.571e+04 (1.95e+04 1.62e+04)
              Est.  stn bbox = 4.339e+04 (2.35e+04 1.98e+04)
              cpu = 0:00:01.2 real = 0:00:00.0 mem = 3000.3M
Iteration  5: Total net bbox = 3.571e+04 (1.95e+04 1.62e+04)
              Est.  stn bbox = 4.339e+04 (2.35e+04 1.98e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3000.3M
Iteration  6: Total net bbox = 6.013e+04 (3.23e+04 2.79e+04)
              Est.  stn bbox = 7.379e+04 (4.00e+04 3.38e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 3058.3M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Iteration  7: Total net bbox = 6.255e+04 (3.42e+04 2.83e+04)
              Est.  stn bbox = 7.624e+04 (4.20e+04 3.42e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2896.3M
Iteration  8: Total net bbox = 6.255e+04 (3.42e+04 2.83e+04)
              Est.  stn bbox = 7.624e+04 (4.20e+04 3.42e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2896.3M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Iteration  9: Total net bbox = 6.956e+04 (3.78e+04 3.18e+04)
              Est.  stn bbox = 8.429e+04 (4.61e+04 3.82e+04)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 2894.3M
Iteration 10: Total net bbox = 6.956e+04 (3.78e+04 3.18e+04)
              Est.  stn bbox = 8.429e+04 (4.61e+04 3.82e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2894.3M
Iteration 11: Total net bbox = 7.417e+04 (3.86e+04 3.56e+04)
              Est.  stn bbox = 8.885e+04 (4.67e+04 4.21e+04)
              cpu = 0:00:03.1 real = 0:00:01.0 mem = 2894.3M
Iteration 12: Total net bbox = 7.417e+04 (3.86e+04 3.56e+04)
              Est.  stn bbox = 8.885e+04 (4.67e+04 4.21e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2894.3M
Finished Global Placement (cpu=0:00:09.4, real=0:00:06.0, mem=2894.3M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/5
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:52.8 mem=2894.3M) ***
Total net bbox length = 7.417e+04 (3.860e+04 3.557e+04) (ext = 2.321e+03)
Move report: Detail placement moves 2555 insts, mean move: 2.34 um, max move: 20.29 um 
	Max move on inst (buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U87): (246.89, 197.79) --> (233.80, 190.60)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2920.7MB
Summary Report:
Instances move: 2555 (out of 2555 movable)
Instances flipped: 0
Mean displacement: 2.34 um
Max displacement: 20.29 um (Instance: buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/U87) (246.893, 197.792) -> (233.8, 190.6)
	Length: 7 sites, height: 1 rows, site name: IBM13SITE, cell type: NAND3X2TR
Total net bbox length = 7.180e+04 (3.549e+04 3.631e+04) (ext = 2.356e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2920.7MB
*** Finished refinePlace (0:00:53.0 mem=2920.7M) ***
*** Finished Initial Placement (cpu=0:00:09.8, real=0:00:06.0, mem=2894.7M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  setupAnalysis
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 8636 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8636
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2622 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2622
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2622 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.51% H + 0.00% V. EstWL: 8.783640e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M3 ( 3)        21( 0.23%)         1( 0.01%)   ( 0.24%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        22( 0.08%)         1( 0.00%)   ( 0.08%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.23% H + 0.00% V
Early Global Route congestion estimation runtime: 0.07 seconds, mem = 2896.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0   9316 
[NR-eGR]  M2  (2V)         42992  15066 
[NR-eGR]  M3  (3H)         45306    403 
[NR-eGR]  M4  (4V)          3955      0 
[NR-eGR]  M5  (5H)             0      0 
[NR-eGR]  M6  (6V)             0      0 
[NR-eGR]  MQ  (7H)             0      0 
[NR-eGR]  LM  (8V)             0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total        92254  24785 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 71799um
[NR-eGR] Total length: 92254um, number of vias: 24785
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6538um, number of vias: 2072
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.04 seconds, mem = 2896.7M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.2, real=0:00:00.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 0:11, real = 0: 0: 6, mem = 2624.7M **
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:10.8/0:00:06.7 (1.6), totSession cpu/real = 0:00:53.4/0:03:12.1 (0.3), mem = 2624.7M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2026.1M, totSessionCpu=0:00:53 **
GigaOpt running with 6 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:53.4/0:03:12.2 (0.3), mem = 2624.7M
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2031.7M, totSessionCpu=0:00:54 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.1; extra margin 0.2
Setup Target Slack: user slack 0.05; extra slack 0.0
Hold Target Slack: user slack 0.05
Multi-VT timing optimization disabled based on library information.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2630.67 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 8636 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8636
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2622 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2622
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2622 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.40% H + 0.01% V. EstWL: 8.886240e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         1( 0.01%)   ( 0.01%) 
[NR-eGR]      M3 ( 3)        14( 0.15%)   ( 0.15%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        15( 0.05%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.15% H + 0.00% V
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0   9316 
[NR-eGR]  M2  (2V)         43293  15053 
[NR-eGR]  M3  (3H)         45750    419 
[NR-eGR]  M4  (4V)          4314      0 
[NR-eGR]  M5  (5H)             0      0 
[NR-eGR]  M6  (6V)             0      0 
[NR-eGR]  MQ  (7H)             0      0 
[NR-eGR]  LM  (8V)             0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total        93357  24788 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 71799um
[NR-eGR] Total length: 93357um, number of vias: 24788
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6872um, number of vias: 2090
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.12 sec, Curr Mem: 2630.67 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Extraction called for design 'PE_top' of instances=2555 and nets=2624 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design PE_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2630.668M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: PE_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (6 T). (MEM=2702)
Total number of fetched objects 2622
End delay calculation. (MEM=2952.63 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2952.63 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:00.0 totSessionCpu=0:00:56.2 mem=2952.6M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.451  |
|           TNS (ns):|-463.395 |
|    Violating Paths:|   431   |
|          All Paths:|   727   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.421   |      5 (5)       |
|   max_tran     |     2 (107)      |   -1.913   |     2 (107)      |
|   max_fanout   |     24 (24)      |    -75     |     25 (25)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 33.095%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 2153.0M, totSessionCpu=0:00:56 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.9/0:00:02.2 (1.3), totSession cpu/real = 0:00:56.3/0:03:14.4 (0.3), mem = 2735.6M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2735.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2735.6M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:56.4/0:03:14.5 (0.3), mem = 2735.6M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:00:56.5/0:03:14.6 (0.3), mem = 2812.2M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:56.6/0:03:14.7 (0.3), mem = 2812.2M
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 16 candidate Buffer cells
*info: There are 15 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.1 (1.0), totSession cpu/real = 0:00:57.8/0:03:15.8 (0.3), mem = 2775.2M
Activate 1st preCTS DRV-based MLT
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:57.8/0:03:15.8 (0.3), mem = 2775.2M
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.8 (1.1), totSession cpu/real = 0:00:58.7/0:03:16.7 (0.3), mem = 2775.8M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:58.7/0:03:16.7 (0.3), mem = 2775.8M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    38|   583|    -2.22|    12|    12|    -0.47|    24|    24|     0|     0|    -1.45|  -463.39|       0|       0|       0| 33.10%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.24|  -293.01|      42|       0|      19| 33.26%| 0:00:00.0|  3220.0M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.24|  -293.01|       0|       0|       0| 33.26%| 0:00:00.0|  3220.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=3220.0M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:00.7 (1.7), totSession cpu/real = 0:00:59.9/0:03:17.3 (0.3), mem = 2788.9M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 2206.1M, totSessionCpu=0:01:00 **
Deactivate 1st preCTS DRV-based MLT

Active setup views:
 setupAnalysis
  Dominating endpoints: 0
  Dominating TNS: -0.000

Activate optFanout-based MLT
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:59.9/0:03:17.4 (0.3), mem = 2921.7M
*info: 1 clock net excluded
** GigaOpt Global Opt WNS Slack -1.240  TNS Slack -293.011 
+--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
|  -1.240|-293.011|   33.26%|   0:00:00.0| 3119.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
|        |        |         |            |        |             |         | _r_REG504_S1/D                                     |
|  -0.058|  -1.174|   33.33%|   0:00:00.0| 3309.8M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
|        |        |         |            |        |             |         | _r_REG335_S1/D                                     |
|  -0.058|  -1.174|   33.33%|   0:00:00.0| 3309.8M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
|        |        |         |            |        |             |         | _r_REG335_S1/D                                     |
|  -0.058|  -1.174|   33.33%|   0:00:00.0| 3309.8M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
|        |        |         |            |        |             |         | _r_REG335_S1/D                                     |
|   0.018|   0.000|   33.35%|   0:00:00.0| 3313.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
|        |        |         |            |        |             |         | _r_REG335_S1/D                                     |
|   0.050|   0.000|   33.43%|   0:00:00.0| 3334.8M|           NA|       NA| NA                                                 |
+--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:01.4 real=0:00:00.0 mem=3334.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.4 real=0:00:00.0 mem=3334.8M) ***
** GigaOpt Global Opt End WNS Slack 0.050  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.7/0:00:01.6 (1.6), totSession cpu/real = 0:01:02.6/0:03:19.0 (0.3), mem = 2864.7M
End: GigaOpt Global Optimization
Deactivate optFanout-based MLT
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:02.7/0:03:19.1 (0.3), mem = 3157.4M
Reclaim Optimization WNS Slack 0.050  TNS Slack 0.000 Density 33.43
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   33.43%|        -|   0.050|   0.000|   0:00:00.0| 3159.4M|
|   33.43%|        0|   0.050|   0.000|   0:00:00.0| 3159.4M|
|   33.41%|        3|   0.050|   0.000|   0:00:00.0| 3303.8M|
|   30.71%|      572|   0.050|   0.000|   0:00:01.0| 3322.9M|
|   30.58%|       41|   0.050|   0.000|   0:00:00.0| 3322.9M|
|   30.57%|        2|   0.050|   0.000|   0:00:00.0| 3322.9M|
|   30.57%|        0|   0.050|   0.000|   0:00:00.0| 3322.9M|
|   30.57%|        0|   0.050|   0.000|   0:00:00.0| 3322.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.050  TNS Slack 0.000 Density 30.57

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:03.3) (real = 0:00:02.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.3/0:00:01.9 (1.8), totSession cpu/real = 0:01:06.0/0:03:20.9 (0.3), mem = 3322.9M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:02, mem=2890.80M, totSessionCpu=0:01:06).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:06.1/0:03:21.0 (0.3), mem = 2891.5M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  setupAnalysis
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 8636 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8636
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2685 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2685
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2685 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.42% H + 0.00% V. EstWL: 8.841240e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)        14( 0.15%)         1( 0.01%)   ( 0.16%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        14( 0.05%)         1( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.16% H + 0.00% V
Early Global Route congestion estimation runtime: 0.09 seconds, mem = 2893.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Edge Data Id : 30740 / 4294967295
Data Id : 21628 / 4294967295
*** Finished SKP initialization (cpu=0:00:00.5, real=0:00:01.0)***
Iteration  6: Total net bbox = 6.158e+04 (3.27e+04 2.89e+04)
              Est.  stn bbox = 7.410e+04 (3.97e+04 3.44e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 3349.1M
Iteration  7: Total net bbox = 6.156e+04 (3.26e+04 2.90e+04)
              Est.  stn bbox = 7.421e+04 (3.96e+04 3.46e+04)
              cpu = 0:00:00.8 real = 0:00:00.0 mem = 3345.1M
Iteration  8: Total net bbox = 6.634e+04 (3.46e+04 3.18e+04)
              Est.  stn bbox = 7.929e+04 (4.16e+04 3.77e+04)
              cpu = 0:00:02.0 real = 0:00:01.0 mem = 3343.1M
Iteration  9: Total net bbox = 7.111e+04 (3.60e+04 3.51e+04)
              Est.  stn bbox = 8.406e+04 (4.30e+04 4.11e+04)
              cpu = 0:00:02.0 real = 0:00:01.0 mem = 3343.1M
Iteration 10: Total net bbox = 7.094e+04 (3.59e+04 3.51e+04)
              Est.  stn bbox = 8.387e+04 (4.28e+04 4.10e+04)
              cpu = 0:00:00.9 real = 0:00:00.0 mem = 3375.1M
Move report: Timing Driven Placement moves 2618 insts, mean move: 17.53 um, max move: 81.61 um 
	Max move on inst (buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLACEDFE_OFC111_pe_in_pk_rdb_addr__1): (173.80, 176.20) --> (162.54, 105.85)

Finished Incremental Placement (cpu=0:00:07.2, real=0:00:03.0, mem=3183.1M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:14 mem=3183.1M) ***
Total net bbox length = 7.296e+04 (3.762e+04 3.534e+04) (ext = 2.388e+03)
Move report: Detail placement moves 2618 insts, mean move: 2.08 um, max move: 8.11 um 
	Max move on inst (accumulation0/U26): (110.72, 10.19) --> (105.80, 7.00)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 3201.5MB
Summary Report:
Instances move: 2618 (out of 2618 movable)
Instances flipped: 0
Mean displacement: 2.08 um
Max displacement: 8.11 um (Instance: accumulation0/U26) (110.72, 10.185) -> (105.8, 7)
	Length: 5 sites, height: 1 rows, site name: IBM13SITE, cell type: AND2X1TR
Total net bbox length = 7.060e+04 (3.450e+04 3.610e+04) (ext = 2.469e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 3201.5MB
*** Finished refinePlace (0:01:14 mem=3201.5M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 8636 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8636
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2685 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2685
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2685 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.48% H + 0.00% V. EstWL: 8.453160e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)        23( 0.25%)   ( 0.25%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        23( 0.08%)   ( 0.08%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.24% H + 0.00% V
Early Global Route congestion estimation runtime: 0.09 seconds, mem = 3183.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0   9442 
[NR-eGR]  M2  (2V)         41775  15109 
[NR-eGR]  M3  (3H)         43424    324 
[NR-eGR]  M4  (4V)          3679      0 
[NR-eGR]  M5  (5H)             0      0 
[NR-eGR]  M6  (6V)             0      0 
[NR-eGR]  MQ  (7H)             0      0 
[NR-eGR]  LM  (8V)             0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total        88878  24875 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 70600um
[NR-eGR] Total length: 88878um, number of vias: 24875
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6265um, number of vias: 2073
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.04 seconds, mem = 3183.5M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:07.9, real=0:00:04.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2927.5M)
Extraction called for design 'PE_top' of instances=2618 and nets=2687 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design PE_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2927.457M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:21, real = 0:00:13, mem = 2177.0M, totSessionCpu=0:01:14 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: PE_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (6 T). (MEM=2954.07)
Total number of fetched objects 2685
End delay calculation. (MEM=3205.2 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3205.2 CPU=0:00:00.5 REAL=0:00:00.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:09.1/0:00:04.3 (2.1), totSession cpu/real = 0:01:15.2/0:03:25.3 (0.4), mem = 3205.2M
*** Timing NOT met, worst failing slack is 0.028
*** Check timing (0:00:00.0)
Activate preCTS OCP-based MLT
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:15.3/0:03:25.4 (0.4), mem = 3237.2M
*info: 1 clock net excluded
** GigaOpt Optimizer WNS Slack 0.028 TNS Slack 0.000 Density 30.57
OptDebug: Start of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.028|0.000|
|reg2reg   |0.031|0.000|
|HEPG      |0.031|0.000|
|All Paths |0.028|0.000|
+----------+-----+-----+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
|   0.031|    0.028|   0.000|    0.000|   30.57%|   0:00:00.0| 3395.5M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
|   0.043|    0.028|   0.000|    0.000|   30.58%|   0:00:00.0| 3441.7M|setupAnalysis|  reg2reg| accumulation0/clk_r_REG56_S2/D                     |
|   0.057|    0.028|   0.000|    0.000|   30.60%|   0:00:00.0| 3465.3M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
|   0.069|    0.028|   0.000|    0.000|   30.67%|   0:00:00.0| 3475.3M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG94_S4/D        |
|   0.074|    0.028|   0.000|    0.000|   30.70%|   0:00:00.0| 3476.5M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG94_S4/D        |
|   0.074|    0.028|   0.000|    0.000|   30.70%|   0:00:00.0| 3476.5M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG94_S4/D        |
+--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=3476.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
|   0.028|    0.028|   0.000|    0.000|   30.70%|   0:00:00.0| 3476.5M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
|        |         |        |         |         |            |        |             |         | _r_REG497_S1/D                                     |
|   0.048|    0.048|   0.000|    0.000|   30.71%|   0:00:00.0| 3482.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
|        |         |        |         |         |            |        |             |         | _r_REG497_S1/D                                     |
|   0.083|    0.074|   0.000|    0.000|   30.71%|   0:00:00.0| 3525.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
|        |         |        |         |         |            |        |             |         | _r_REG733_S1/D                                     |
|   0.084|    0.074|   0.000|    0.000|   30.71%|   0:00:00.0| 3525.7M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
|        |         |        |         |         |            |        |             |         | _r_REG733_S1/D                                     |
+--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:00.0 mem=3525.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.9 real=0:00:00.0 mem=3525.7M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.084|0.000|
|reg2reg   |0.074|0.000|
|HEPG      |0.074|0.000|
|All Paths |0.074|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.074 TNS Slack 0.000 Density 30.71
*** Starting refinePlace (0:01:18 mem=3487.7M) ***
Total net bbox length = 7.062e+04 (3.451e+04 3.611e+04) (ext = 2.469e+03)

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3487.7M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 5 insts, mean move: 2.24 um, max move: 3.60 um 
	Max move on inst (adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4): (135.80, 100.60) --> (135.80, 97.00)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3492.8MB
Summary Report:
Instances move: 5 (out of 2618 movable)
Instances flipped: 0
Mean displacement: 2.24 um
Max displacement: 3.60 um (Instance: adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4) (135.8, 100.6) -> (135.8, 97)
	Length: 17 sites, height: 1 rows, site name: IBM13SITE, cell type: DFFQX1TR
Total net bbox length = 7.063e+04 (3.452e+04 3.612e+04) (ext = 2.469e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3492.8MB
*** Finished refinePlace (0:01:18 mem=3492.8M) ***
*** maximum move = 3.60 um ***
*** Finished re-routing un-routed nets (3488.8M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=3488.8M) ***
** GigaOpt Optimizer WNS Slack 0.074 TNS Slack 0.000 Density 30.71
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.084|0.000|
|reg2reg   |0.074|0.000|
|HEPG      |0.074|0.000|
|All Paths |0.074|0.000|
+----------+-----+-----+


*** Finish pre-CTS Setup Fixing (cpu=0:00:01.7 real=0:00:00.0 mem=3488.8M) ***

*** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.8/0:00:01.9 (1.5), totSession cpu/real = 0:01:18.1/0:03:27.3 (0.4), mem = 3049.7M
End: GigaOpt Optimization in WNS mode
Deactivate preCTS OCP-based MLT
Activate preCTS path group based MLT
Deactivate preCTS path group based MLT
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:18.2/0:03:27.4 (0.4), mem = 3342.3M
Reclaim Optimization WNS Slack 0.050  TNS Slack 0.000 Density 30.71
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   30.71%|        -|   0.050|   0.000|   0:00:00.0| 3342.3M|
|   30.71%|        0|   0.050|   0.000|   0:00:00.0| 3342.3M|
|   30.70%|        2|   0.050|   0.000|   0:00:00.0| 3480.5M|
|   30.44%|       67|   0.050|   0.000|   0:00:00.0| 3514.6M|
|   30.42%|        8|   0.050|   0.000|   0:00:00.0| 3514.6M|
|   30.42%|        1|   0.050|   0.000|   0:00:00.0| 3514.6M|
|   30.42%|        0|   0.050|   0.000|   0:00:00.0| 3514.6M|
|   30.42%|        0|   0.050|   0.000|   0:00:00.0| 3514.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.050  TNS Slack 0.000 Density 30.42

Number of times islegalLocAvaiable called = 180 skipped = 0, called in commitmove = 76, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.5) (real = 0:00:01.0) **
*** Starting refinePlace (0:01:20 mem=3514.6M) ***
Total net bbox length = 7.063e+04 (3.451e+04 3.611e+04) (ext = 2.468e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3514.6MB
Summary Report:
Instances move: 0 (out of 2616 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.063e+04 (3.451e+04 3.611e+04) (ext = 2.468e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3514.6MB
*** Finished refinePlace (0:01:20 mem=3514.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3514.6M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=3514.6M) ***
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.8/0:00:01.1 (1.6), totSession cpu/real = 0:01:20.0/0:03:28.5 (0.4), mem = 3514.6M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=3083.48M, totSessionCpu=0:01:20).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:20.0/0:03:28.5 (0.4), mem = 3083.5M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|    11|    -0.04|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 30.42%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       1|       0|       0| 30.42%| 0:00:00.0|  3501.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 30.42%| 0:00:00.0|  3501.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3501.6M) ***

*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.4 (1.2), totSession cpu/real = 0:01:20.5/0:03:28.9 (0.4), mem = 3090.5M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:21 mem=3091.3M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3091.3M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 1 insts, mean move: 1.20 um, max move: 1.20 um 
	Max move on inst (buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/PLACEDFE_OFC135_n23): (23.40, 122.20) --> (24.60, 122.20)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3091.3MB
Summary Report:
Instances move: 1 (out of 2617 movable)
Instances flipped: 0
Mean displacement: 1.20 um
Max displacement: 1.20 um (Instance: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/PLACEDFE_OFC135_n23) (23.4, 122.2) -> (24.6, 122.2)
	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKBUFX2TR
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3091.3MB
*** Finished refinePlace (0:01:21 mem=3091.3M) ***
Register exp ratio and priority group on 0 nets on 2684 nets : 

Active setup views:
 setupAnalysis
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'PE_top' of instances=2617 and nets=2686 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design PE_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3017.293M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: PE_top
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (6 T). (MEM=3041.05)
Total number of fetched objects 2684
End delay calculation. (MEM=3287.68 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3287.68 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:01:22 mem=3287.7M)
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 8636 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8636
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2684 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2684
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2684 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.50% H + 0.00% V. EstWL: 8.456040e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)        23( 0.25%)   ( 0.25%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        23( 0.08%)   ( 0.08%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.24% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.10 sec, Curr Mem: 3319.68 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_placed
**optDesign ... cpu = 0:00:29, real = 0:00:18, mem = 2327.9M, totSessionCpu=0:01:22 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.053  |  0.053  |  0.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.421%
Routing Overflow: 0.24% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:29, real = 0:00:20, mem = 2328.3M, totSessionCpu=0:01:23 **
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:00:40, real = 0:00:28, mem = 3033.7M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-196            1  User sets both -place_global_uniform_den...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPPSP-1003         24  Found use of '%s'. This will continue to...
*** Message Summary: 27 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:00:40.1/0:00:27.1 (1.5), totSession cpu/real = 0:01:22.7/0:03:32.4 (0.4), mem = 3033.7M
<CMD> setDrawView place
<CMD> checkPlace /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/placement_check.txt
Begin checking placement ... (start mem=3033.7M, init mem=3033.7M)
*info: Placed = 2617          
*info: Unplaced = 0           
Placement Density:30.42%(34222/112493)
Placement Density (including fixed std cells):30.42%(34222/112493)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3033.7M)
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> saveDesign db/PE_top_placed_prects.enc
#% Begin save design ... (date=03/23 23:26:25, mem=2283.4M)
% Begin Save ccopt configuration ... (date=03/23 23:26:25, mem=2283.4M)
% End Save ccopt configuration ... (date=03/23 23:26:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2283.4M, current mem=2283.4M)
% Begin Save netlist data ... (date=03/23 23:26:25, mem=2283.4M)
Writing Binary DB to db/PE_top_placed_prects.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 23:26:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=2284.7M, current mem=2284.7M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file db/PE_top_placed_prects.enc.dat.tmp/PE_top.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 23:26:25, mem=2284.7M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 23:26:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=2284.7M, current mem=2284.7M)
Saving preference file db/PE_top_placed_prects.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 188 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save routing data ... (date=03/23 23:26:26, mem=2285.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3034.2M) ***
% End Save routing data ... (date=03/23 23:26:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=2285.2M, current mem=2285.2M)
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
Saving PG file db/PE_top_placed_prects.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 23:26:26 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3072.2M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file db/PE_top_placed_prects.enc.dat.tmp/PE_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3056.2M) ***
Saving rc congestion map db/PE_top_placed_prects.enc.dat.tmp/PE_top.congmap.gz ...
Saving preRoute extracted patterns in file 'db/PE_top_placed_prects.enc.dat.tmp/PE_top.techData.gz' ...
Saving preRoute extraction data in directory 'db/PE_top_placed_prects.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 23:26:27, mem=2285.5M)
% End Save power constraints data ... (date=03/23 23:26:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=2285.5M, current mem=2285.5M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design PE_top_placed_prects.enc.dat.tmp
#% End save design ... (date=03/23 23:26:27, total cpu=0:00:00.7, real=0:00:02.0, peak res=2285.9M, current mem=2285.9M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setTrialRouteMode -maxRouteLayer 4 -minRouteLayer 2
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
**WARN: (IMPTR-9998):	The setTrialRouteMode command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use setRouteMode to set modes for earlyGlobalRoute which is the replacement tool for trialRoute.
<CMD> setAnalysisMode -cppr both -analysisType onChipVariation
<CMD> setExtractRCMode -engine preRoute -effortLevel medium
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'PE_top' of instances=2617 and nets=2686 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design PE_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 2896.441M)
**WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
<CMD> set_ccopt_property target_max_trans -net_type top 0.1
<CMD> set_ccopt_property target_max_trans -net_type trunk 0.1
<CMD> set_ccopt_property target_skew 0.1
<CMD> set_ccopt_property use_inverters true
<CMD> set_ccopt_property target_max_trans 0.1
<CMD> set_ccopt_property target_skew 0.1
<CMD> set_ccopt_property target_insertion_delay 0.1
<CMD_INTERNAL> set_ccopt_effort -high
**WARN: (IMPCCOPT-2315):	The command 'set_ccopt_effort' will be obsolete and no longer supported. 'set_ccopt_effort -high' is mapped to 'setOptMode -usefulSkewCCOpt extreme'.
<CMD> create_ccopt_clock_tree_spec -file ccopt.spec
Creating clock tree spec for modes (timing configs): typConstraintMode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ccopt.spec
<CMD> get_ccopt_clock_trees
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
<CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
Extracting original clock gating for clk...
  clock_tree clk contains 716 sinks and 0 clock gates.
Extracting original clock gating for clk done.
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner worstDelay -early -clock_tree clk 0.100
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner worstDelay -late -clock_tree clk 0.100
<CMD> set_ccopt_property source_driver -clock_tree clk {INVX2TR/A INVX2TR/Y}
<CMD> set_ccopt_property clock_period -pin clk 1.5
<CMD> set_ccopt_property timing_connectivity_info {}
<CMD> create_ccopt_skew_group -name clk/typConstraintMode -sources clk -auto_sinks
The skew group clk/typConstraintMode was created. It contains 716 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group clk/typConstraintMode true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/typConstraintMode clk
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/typConstraintMode typConstraintMode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/typConstraintMode {worstDelay bestDelay}
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> ccopt_design -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts
#% Begin ccopt_design (date=03/23 23:26:28, mem=2183.2M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:01:24.0/0:03:35.8 (0.4), mem = 2897.0M
Runtime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          22.7
setNanoRouteMode -routeBottomRoutingLayer      2
setNanoRouteMode -routeTopRoutingLayer         4
setDesignMode -process                         130
setExtractRCMode -coupling_c_th                0.4
setExtractRCMode -effortLevel                  medium
setExtractRCMode -engine                       preRoute
setExtractRCMode -relative_c_th                1
setExtractRCMode -total_c_th                   0
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setOptMode -activeHoldViews                    { holdAnalysis }
setOptMode -activeSetupViews                   { setupAnalysis }
setOptMode -addInst                            true
setOptMode -addInstancePrefix                  PLACED
setOptMode -allEndPoints                       true
setOptMode -autoSetupViews                     { setupAnalysis}
setOptMode -autoTDGRSetupViews                 { setupAnalysis}
setOptMode -drcMargin                          0.1
setOptMode -effort                             high
setOptMode -fixDrc                             true
setOptMode -fixFanoutLoad                      true
setOptMode -holdTargetSlack                    0.05
setOptMode -maxLength                          1000
setOptMode -optimizeFF                         true
setOptMode -preserveAllSequential              true
setOptMode -restruct                           false
setOptMode -setupTargetSlack                   0.05
setOptMode -usefulSkew                         false
setOptMode -usefulSkewCTS                      true
setPlaceMode -place_global_max_density         0.8
setPlaceMode -place_global_uniform_density     true
setPlaceMode -timingDriven                     true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort none.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2897.0M, init mem=2897.0M)
*info: Placed = 2617          
*info: Unplaced = 0           
Placement Density:30.42%(34222/112493)
Placement Density (including fixed std cells):30.42%(34222/112493)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2897.0M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.0)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.0)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.0)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 716 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 716 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2896.98 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 8636 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8636
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2684 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2684
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2684 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.50% H + 0.00% V. EstWL: 8.456040e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)        23( 0.25%)   ( 0.25%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        23( 0.08%)   ( 0.08%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.24% H + 0.00% V
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0   9440 
[NR-eGR]  M2  (2V)         42053  15115 
[NR-eGR]  M3  (3H)         43483    327 
[NR-eGR]  M4  (4V)          3405      0 
[NR-eGR]  M5  (5H)             0      0 
[NR-eGR]  M6  (6V)             0      0 
[NR-eGR]  MQ  (7H)             0      0 
[NR-eGR]  LM  (8V)             0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total        88942  24882 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 70628um
[NR-eGR] Total length: 88942um, number of vias: 24882
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6267um, number of vias: 2082
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.12 sec, Curr Mem: 2896.98 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.2)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
    source_driver is set for at least one object
    target_insertion_delay is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
    target_skew is set for at least one object
    use_inverters is set for at least one object
  Private non-default CCOpt properties:
    cluster_when_starting_skewing: 1 (default: false)
    mini_not_full_band_size_factor: 0 (default: 100)
    r2r_iterations: 5 (default: 1)
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Route type trimming info:
  No route type modifications were made.
AAE DB initialization (MEM=2906.52 CPU=0:00:00.0 REAL=0:00:00.0) 
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    source_driver: INVX2TR/A INVX2TR/Y (default: )
    use_inverters: true (default: auto)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
  Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
  Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
  Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 112492.800um^2
Top Routing info:
  Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner worstDelay:setup, late and power domain auto-default:
  Slew time target (leaf):    0.100ns
  Slew time target (trunk):   0.100ns
  Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.084ns
  Buffer max distance: 540.378um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree timing engine global stage delay update for worstDelay:setup.late...
Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree balancer configuration for skew_group clk/typConstraintMode:
  Sources:                     pin clk
  Total number of sinks:       716
  Delay constrained sinks:     716
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worstDelay:setup.late:
  Skew target:                 0.100ns
  Insertion delay target:      0.100ns
Primary reporting skew groups are:
skew_group clk/typConstraintMode with 716 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:01.0)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.4 real=0:00:01.2)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    Computing optimal clock node locations done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=357.120um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=357.120um^2
      hp wire lengths  : top=0.000um, trunk=874.000um, leaf=2420.000um, total=3294.000um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Invs: CLKINVX20TR: 16 CLKINVX16TR: 2 
    Bottom-up phase done. (took cpu=0:00:00.6 real=0:00:00.4)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:01:26 mem=3302.8M) ***
Total net bbox length = 7.331e+04 (3.594e+04 3.737e+04) (ext = 2.467e+03)
Move report: Detail placement moves 36 insts, mean move: 3.03 um, max move: 6.80 um 
	Max move on inst (CTS_ccl_a_inv_00015): (99.80, 143.80) --> (93.00, 143.80)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3324.2MB
Summary Report:
Instances move: 36 (out of 2635 movable)
Instances flipped: 0
Mean displacement: 3.03 um
Max displacement: 6.80 um (Instance: CTS_ccl_a_inv_00015) (99.8, 143.8) -> (93, 143.8)
	Length: 12 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKINVX16TR
Total net bbox length = 7.333e+04 (3.597e+04 3.736e+04) (ext = 2.467e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3324.2MB
*** Finished refinePlace (0:01:26 mem=3324.2M) ***
    ClockRefiner summary
    All clock instances: Moved 15, flipped 9 and cell swapped 0 (out of a total of 734).
    The largest move was 6.8 um for CTS_ccl_a_inv_00015.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.2)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for worstDelay:setup.late...
    Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [4.8,5.8)               1
    [5.8,6.8)               1
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    ----------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    ----------------------------------------------------------------------------------------------------------------------------------------------------------
         6.8         (99.800,143.800)     (93.000,143.800)     CTS_ccl_a_inv_00015 (a lib_cell CLKINVX16TR) at (93.000,143.800), in power domain auto-default
         4.8         (213.000,143.800)    (208.200,143.800)    CTS_ccl_a_inv_00016 (a lib_cell CLKINVX16TR) at (208.200,143.800), in power domain auto-default
         0           (186.900,254.630)    (186.900,254.630)    CTS_ccl_a_inv_00008 (a lib_cell CLKINVX20TR) at (183.800,251.800), in power domain auto-default
         0           (142.900,254.630)    (142.900,254.630)    CTS_ccl_a_inv_00006 (a lib_cell CLKINVX20TR) at (139.800,251.800), in power domain auto-default
         0           (70.100,161.030)     (70.100,161.030)     CTS_ccl_a_inv_00003 (a lib_cell CLKINVX20TR) at (67.000,158.200), in power domain auto-default
         0           (110.100,283.430)    (110.100,283.430)    CTS_ccl_a_inv_00007 (a lib_cell CLKINVX20TR) at (107.000,280.600), in power domain auto-default
         0           (95.650,146.255)     (95.650,146.255)     CTS_ccl_a_inv_00015 (a lib_cell CLKINVX16TR) at (93.000,143.800), in power domain auto-default
         0           (102.900,247.430)    (102.900,247.430)    CTS_ccl_a_inv_00014 (a lib_cell CLKINVX20TR) at (99.800,244.600), in power domain auto-default
         0           (102.900,146.630)    (102.900,146.630)    CTS_ccl_a_inv_00017 (a lib_cell CLKINVX20TR) at (99.800,143.800), in power domain auto-default
         0           (9.500,11.370)       (9.500,11.370)       CTS_ccl_a_inv_00018 (a lib_cell CLKINVX20TR) at (7.000,10.600), in power domain auto-default
    ----------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.4 real=0:00:00.3)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=357.120um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=357.120um^2
      cell capacitance : b=0.000pF, i=0.498pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.498pF
      sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.136pF, leaf=1.043pF, total=1.179pF
      wire lengths     : top=0.000um, trunk=922.800um, leaf=6285.985um, total=7208.785um
      hp wire lengths  : top=0.000um, trunk=880.800um, leaf=2420.000um, total=3300.800um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=1, worst=[0.060ns]} avg=0.060ns sd=0.000ns sum=0.060ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.100ns count=6 avg=0.094ns sd=0.036ns min=0.063ns max=0.160ns {0 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
      Leaf  : target=0.100ns count=13 avg=0.092ns sd=0.004ns min=0.085ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 5 <= 0.095ns, 4 <= 0.100ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Invs: CLKINVX20TR: 16 CLKINVX16TR: 2 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/typConstraintMode: insertion delay [min=0.248, max=0.264, avg=0.257, sd=0.004], skew [0.015 vs 0.100], 100% {0.248, 0.264} (wid=0.020 ws=0.010) (gid=0.246 gs=0.010)
    Skew group summary after 'Clustering':
      skew_group clk/typConstraintMode: insertion delay [min=0.248, max=0.264, avg=0.257, sd=0.004], skew [0.015 vs 0.100], 100% {0.248, 0.264} (wid=0.020 ws=0.010) (gid=0.246 gs=0.010)
    Legalizer API calls during this step: 251 succeeded with high effort: 251 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:01.0 real=0:00:00.7)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        19 (unrouted=19, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5630 (unrouted=2947, trialRouted=2683, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2947, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 19 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 19 nets for routing of which 19 have one or more fixed wires.
(ccopt eGR): Start to route 19 all nets
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 252 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 252
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2702 nets ( ignored 2683 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 19 clock nets ( 19 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 19
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 19 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.131600e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [2, 4]
[NR-eGR] Layer group 2: route 4 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.084680e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0   9476 
[NR-eGR]  M2  (2V)         40292  14668 
[NR-eGR]  M3  (3H)         44101    716 
[NR-eGR]  M4  (4V)          5654      0 
[NR-eGR]  M5  (5H)             0      0 
[NR-eGR]  M6  (6V)             0      0 
[NR-eGR]  MQ  (7H)             0      0 
[NR-eGR]  LM  (8V)             0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total        90048  24860 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 73328um
[NR-eGR] Total length: 90048um, number of vias: 24860
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7373um, number of vias: 2060
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0   752 
[NR-eGR]  M2  (2V)          1285   903 
[NR-eGR]  M3  (3H)          3834   405 
[NR-eGR]  M4  (4V)          2254     0 
[NR-eGR]  M5  (5H)             0     0 
[NR-eGR]  M6  (6V)             0     0 
[NR-eGR]  MQ  (7H)             0     0 
[NR-eGR]  LM  (8V)             0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total         7373  2060 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3329um
[NR-eGR] Total length: 7373um, number of vias: 2060
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7373um, number of vias: 2060
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 3301.11 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR only step done. (took cpu=0:00:00.3 real=0:00:00.3)
    Routing using eGR only done.
Net route status summary:
  Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=19, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5630 (unrouted=2947, trialRouted=2683, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2947, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:26.9/0:03:38.2 (0.4), mem = 3301.1M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 8636 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8636
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 19  Num Prerouted Wires = 2165
[NR-eGR] Read 2702 nets ( ignored 19 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 2683
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2683 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 1.03% H + 0.04% V. EstWL: 7.873200e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M3 ( 3)        49( 0.53%)         1( 0.01%)   ( 0.54%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        50( 0.18%)         1( 0.00%)   ( 0.18%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.53% H + 0.00% V
Early Global Route congestion estimation runtime: 0.08 seconds, mem = 3301.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0   9476 
[NR-eGR]  M2  (2V)         39784  14609 
[NR-eGR]  M3  (3H)         44112    764 
[NR-eGR]  M4  (4V)          6195      0 
[NR-eGR]  M5  (5H)             0      0 
[NR-eGR]  M6  (6V)             0      0 
[NR-eGR]  MQ  (7H)             0      0 
[NR-eGR]  LM  (8V)             0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total        90092  24849 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 73328um
[NR-eGR] Total length: 90092um, number of vias: 24849
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.03 seconds, mem = 3301.1M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
*** IncrReplace #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.4), totSession cpu/real = 0:01:27.1/0:03:38.4 (0.4), mem = 3301.1M
    Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.6 real=0:00:00.5)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'PE_top' of instances=2635 and nets=5649 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design PE_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3301.113M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for worstDelay:setup.late...
  Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
    sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=357.120um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=357.120um^2
    cell capacitance : b=0.000pF, i=0.498pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.498pF
    sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.137pF, leaf=1.045pF, total=1.182pF
    wire lengths     : top=0.000um, trunk=922.800um, leaf=6285.985um, total=7208.785um
    hp wire lengths  : top=0.000um, trunk=880.800um, leaf=2420.000um, total=3300.800um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=1, worst=[0.060ns]} avg=0.060ns sd=0.000ns sum=0.060ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.100ns count=6 avg=0.094ns sd=0.036ns min=0.063ns max=0.160ns {0 <= 0.060ns, 2 <= 0.080ns, 1 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns} {0 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 1 > 0.150ns}
    Leaf  : target=0.100ns count=13 avg=0.092ns sd=0.004ns min=0.085ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 5 <= 0.095ns, 4 <= 0.100ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Invs: CLKINVX20TR: 16 CLKINVX16TR: 2 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/typConstraintMode: insertion delay [min=0.250, max=0.265, avg=0.258, sd=0.004], skew [0.015 vs 0.100], 100% {0.250, 0.265} (wid=0.020 ws=0.010) (gid=0.247 gs=0.010)
  Skew group summary after clustering cong repair call:
    skew_group clk/typConstraintMode: insertion delay [min=0.250, max=0.265, avg=0.258, sd=0.004], skew [0.015 vs 0.100], 100% {0.250, 0.265} (wid=0.020 ws=0.010) (gid=0.247 gs=0.010)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.7 real=0:00:00.6)
  Stage::Clustering done. (took cpu=0:00:01.8 real=0:00:01.4)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=347.040um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=347.040um^2
      cell capacitance : b=0.000pF, i=0.481pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.481pF
      sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.137pF, leaf=1.045pF, total=1.182pF
      wire lengths     : top=0.000um, trunk=922.800um, leaf=6285.985um, total=7208.785um
      hp wire lengths  : top=0.000um, trunk=880.800um, leaf=2420.000um, total=3300.800um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.100ns count=6 avg=0.084ns sd=0.012ns min=0.064ns max=0.099ns {0 <= 0.060ns, 2 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=13 avg=0.092ns sd=0.004ns min=0.085ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 5 <= 0.095ns, 4 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Invs: CLKINVX20TR: 15 CLKINVX16TR: 2 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/typConstraintMode: insertion delay [min=0.266, max=0.281], skew [0.015 vs 0.100]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/typConstraintMode: insertion delay [min=0.266, max=0.281], skew [0.015 vs 0.100]
    Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=347.040um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=347.040um^2
      cell capacitance : b=0.000pF, i=0.481pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.481pF
      sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.137pF, leaf=1.045pF, total=1.182pF
      wire lengths     : top=0.000um, trunk=922.800um, leaf=6285.985um, total=7208.785um
      hp wire lengths  : top=0.000um, trunk=880.800um, leaf=2420.000um, total=3300.800um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.100ns count=6 avg=0.084ns sd=0.012ns min=0.064ns max=0.099ns {0 <= 0.060ns, 2 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=13 avg=0.092ns sd=0.004ns min=0.085ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 5 <= 0.095ns, 4 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Invs: CLKINVX20TR: 15 CLKINVX16TR: 2 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/typConstraintMode: insertion delay [min=0.266, max=0.281, avg=0.275, sd=0.004], skew [0.015 vs 0.100], 100% {0.266, 0.281} (wid=0.019 ws=0.010) (gid=0.264 gs=0.010)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/typConstraintMode: insertion delay [min=0.266, max=0.281, avg=0.275, sd=0.004], skew [0.015 vs 0.100], 100% {0.266, 0.281} (wid=0.019 ws=0.010) (gid=0.264 gs=0.010)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=347.040um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=347.040um^2
      cell capacitance : b=0.000pF, i=0.481pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.481pF
      sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.137pF, leaf=1.045pF, total=1.182pF
      wire lengths     : top=0.000um, trunk=922.800um, leaf=6285.985um, total=7208.785um
      hp wire lengths  : top=0.000um, trunk=880.800um, leaf=2420.000um, total=3300.800um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.100ns count=6 avg=0.084ns sd=0.012ns min=0.064ns max=0.099ns {0 <= 0.060ns, 2 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=13 avg=0.092ns sd=0.004ns min=0.085ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 5 <= 0.095ns, 4 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Invs: CLKINVX20TR: 15 CLKINVX16TR: 2 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/typConstraintMode: insertion delay [min=0.266, max=0.281], skew [0.015 vs 0.100]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/typConstraintMode: insertion delay [min=0.266, max=0.281], skew [0.015 vs 0.100]
    Legalizer API calls during this step: 50 succeeded with high effort: 50 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.4 real=0:00:00.4)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=347.040um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=347.040um^2
      cell capacitance : b=0.000pF, i=0.481pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.481pF
      sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.137pF, leaf=1.045pF, total=1.182pF
      wire lengths     : top=0.000um, trunk=922.800um, leaf=6285.985um, total=7208.785um
      hp wire lengths  : top=0.000um, trunk=880.800um, leaf=2420.000um, total=3300.800um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.100ns count=6 avg=0.084ns sd=0.012ns min=0.064ns max=0.099ns {0 <= 0.060ns, 2 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=13 avg=0.092ns sd=0.004ns min=0.085ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 5 <= 0.095ns, 4 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Invs: CLKINVX20TR: 15 CLKINVX16TR: 2 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/typConstraintMode: insertion delay [min=0.266, max=0.281], skew [0.015 vs 0.100]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/typConstraintMode: insertion delay [min=0.266, max=0.281], skew [0.015 vs 0.100]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=347.040um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=347.040um^2
      cell capacitance : b=0.000pF, i=0.481pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.481pF
      sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.137pF, leaf=1.045pF, total=1.182pF
      wire lengths     : top=0.000um, trunk=922.800um, leaf=6285.985um, total=7208.785um
      hp wire lengths  : top=0.000um, trunk=880.800um, leaf=2420.000um, total=3300.800um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.100ns count=6 avg=0.084ns sd=0.012ns min=0.064ns max=0.099ns {0 <= 0.060ns, 2 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=13 avg=0.092ns sd=0.004ns min=0.085ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 5 <= 0.095ns, 4 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Invs: CLKINVX20TR: 15 CLKINVX16TR: 2 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/typConstraintMode: insertion delay [min=0.266, max=0.281], skew [0.015 vs 0.100]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/typConstraintMode: insertion delay [min=0.266, max=0.281], skew [0.015 vs 0.100]
    Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=347.040um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=347.040um^2
      cell capacitance : b=0.000pF, i=0.481pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.481pF
      sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.137pF, leaf=1.045pF, total=1.182pF
      wire lengths     : top=0.000um, trunk=922.800um, leaf=6285.985um, total=7208.785um
      hp wire lengths  : top=0.000um, trunk=880.800um, leaf=2420.000um, total=3300.800um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.100ns count=6 avg=0.084ns sd=0.012ns min=0.064ns max=0.099ns {0 <= 0.060ns, 2 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=13 avg=0.092ns sd=0.004ns min=0.085ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 5 <= 0.095ns, 4 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Invs: CLKINVX20TR: 15 CLKINVX16TR: 2 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/typConstraintMode: insertion delay [min=0.266, max=0.281], skew [0.015 vs 0.100]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/typConstraintMode: insertion delay [min=0.266, max=0.281], skew [0.015 vs 0.100]
    Legalizer API calls during this step: 224 succeeded with high effort: 224 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:01.4 real=0:00:01.4)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=347.040um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=347.040um^2
      cell capacitance : b=0.000pF, i=0.481pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.481pF
      sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.140pF, leaf=1.047pF, total=1.187pF
      wire lengths     : top=0.000um, trunk=940.800um, leaf=6292.984um, total=7233.784um
      hp wire lengths  : top=0.000um, trunk=888.000um, leaf=2420.000um, total=3308.000um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.100ns count=6 avg=0.081ns sd=0.019ns min=0.046ns max=0.100ns {1 <= 0.060ns, 1 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=13 avg=0.092ns sd=0.004ns min=0.085ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 5 <= 0.095ns, 4 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Invs: CLKINVX20TR: 15 CLKINVX16TR: 2 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/typConstraintMode: insertion delay [min=0.252, max=0.266, avg=0.261, sd=0.004], skew [0.015 vs 0.100], 100% {0.252, 0.266} (wid=0.024 ws=0.010) (gid=0.246 gs=0.011)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/typConstraintMode: insertion delay [min=0.252, max=0.266, avg=0.261, sd=0.004], skew [0.015 vs 0.100], 100% {0.252, 0.266} (wid=0.024 ws=0.010) (gid=0.246 gs=0.011)
    Legalizer API calls during this step: 253 succeeded with high effort: 253 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:02.4 real=0:00:02.4)
  CCOpt::Phase::Construction done. (took cpu=0:00:04.2 real=0:00:03.8)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=347.040um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=347.040um^2
      cell capacitance : b=0.000pF, i=0.481pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.481pF
      sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.140pF, leaf=1.047pF, total=1.187pF
      wire lengths     : top=0.000um, trunk=940.800um, leaf=6292.984um, total=7233.784um
      hp wire lengths  : top=0.000um, trunk=888.000um, leaf=2420.000um, total=3308.000um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.100ns count=6 avg=0.081ns sd=0.019ns min=0.046ns max=0.100ns {1 <= 0.060ns, 1 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=13 avg=0.092ns sd=0.004ns min=0.085ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 5 <= 0.095ns, 4 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Invs: CLKINVX20TR: 15 CLKINVX16TR: 2 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/typConstraintMode: insertion delay [min=0.252, max=0.266], skew [0.015 vs 0.100]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/typConstraintMode: insertion delay [min=0.252, max=0.266], skew [0.015 vs 0.100]
    Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ..Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    .100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=344.160um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=344.160um^2
      cell capacitance : b=0.000pF, i=0.476pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.476pF
      sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.140pF, leaf=1.046pF, total=1.186pF
      wire lengths     : top=0.000um, trunk=939.600um, leaf=6288.785um, total=7228.385um
      hp wire lengths  : top=0.000um, trunk=888.000um, leaf=2420.000um, total=3308.000um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.100ns count=6 avg=0.081ns sd=0.019ns min=0.046ns max=0.100ns {1 <= 0.060ns, 1 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=13 avg=0.093ns sd=0.004ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 5 <= 0.095ns, 5 <= 0.100ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Invs: CLKINVX20TR: 14 CLKINVX16TR: 3 CLKINVX8TR: 1 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/typConstraintMode: insertion delay [min=0.248, max=0.266], skew [0.018 vs 0.100]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/typConstraintMode: insertion delay [min=0.248, max=0.266], skew [0.018 vs 0.100]
    Resizing gates:     ...20% ...40% ...60% ...80% .Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    ..100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=344.160um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=344.160um^2
      cell capacitance : b=0.000pF, i=0.476pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.476pF
      sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.140pF, leaf=1.046pF, total=1.186pF
      wire lengths     : top=0.000um, trunk=939.600um, leaf=6288.785um, total=7228.385um
      hp wire lengths  : top=0.000um, trunk=888.000um, leaf=2420.000um, total=3308.000um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.100ns count=6 avg=0.081ns sd=0.019ns min=0.046ns max=0.100ns {1 <= 0.060ns, 1 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=13 avg=0.093ns sd=0.004ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 5 <= 0.095ns, 5 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Invs: CLKINVX20TR: 14 CLKINVX16TR: 3 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/typConstraintMode: insertion delay [min=0.248, max=0.266], skew [0.018 vs 0.100]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/typConstraintMode: insertion delay [min=0.248, max=0.266], skew [0.018 vs 0.100]
    Legalizer API calls during this step: 75 succeeded with high effort: 75 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.3 real=0:00:00.1)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=344.160um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=344.160um^2
      cell capacitance : b=0.000pF, i=0.476pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.476pF
      sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.140pF, leaf=1.046pF, total=1.186pF
      wire lengths     : top=0.000um, trunk=939.600um, leaf=6288.785um, total=7228.385um
      hp wire lengths  : top=0.000um, trunk=888.000um, leaf=2420.000um, total=3308.000um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.100ns count=6 avg=0.081ns sd=0.019ns min=0.046ns max=0.100ns {1 <= 0.060ns, 1 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=13 avg=0.093ns sd=0.004ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 5 <= 0.095ns, 5 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Invs: CLKINVX20TR: 14 CLKINVX16TR: 3 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/typConstraintMode: insertion delay [min=0.248, max=0.266, avg=0.260, sd=0.004], skew [0.018 vs 0.100], 100% {0.248, 0.266} (wid=0.024 ws=0.010) (gid=0.246 gs=0.011)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/typConstraintMode: insertion delay [min=0.248, max=0.266, avg=0.260, sd=0.004], skew [0.018 vs 0.100], 100% {0.248, 0.266} (wid=0.024 ws=0.010) (gid=0.246 gs=0.011)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.3 real=0:00:00.2)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.266ns.
Type 'man IMPCCOPT-1059' for more detail.
      
      Slackened skew group targets:
      
      ---------------------------------------------------------------------
      Skew group               Desired    Slackened    Desired    Slackened
                               Target     Target       Target     Target
                               Max ID     Max ID       Skew       Skew
      ---------------------------------------------------------------------
      clk/typConstraintMode     0.150       0.266         -           -
      ---------------------------------------------------------------------
      
      
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 20 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
          sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=344.160um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=344.160um^2
          cell capacitance : b=0.000pF, i=0.476pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.476pF
          sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.140pF, leaf=1.046pF, total=1.186pF
          wire lengths     : top=0.000um, trunk=939.600um, leaf=6288.785um, total=7228.385um
          hp wire lengths  : top=0.000um, trunk=888.000um, leaf=2420.000um, total=3308.000um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.100ns count=6 avg=0.081ns sd=0.019ns min=0.046ns max=0.100ns {1 <= 0.060ns, 1 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
          Leaf  : target=0.100ns count=13 avg=0.093ns sd=0.004ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 5 <= 0.095ns, 5 <= 0.100ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Invs: CLKINVX20TR: 14 CLKINVX16TR: 3 CLKINVX8TR: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
          sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=344.160um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=344.160um^2
          cell capacitance : b=0.000pF, i=0.476pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.476pF
          sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.140pF, leaf=1.046pF, total=1.186pF
          wire lengths     : top=0.000um, trunk=939.600um, leaf=6288.785um, total=7228.385um
          hp wire lengths  : top=0.000um, trunk=888.000um, leaf=2420.000um, total=3308.000um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.100ns count=6 avg=0.081ns sd=0.019ns min=0.046ns max=0.100ns {1 <= 0.060ns, 1 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
          Leaf  : target=0.100ns count=13 avg=0.093ns sd=0.004ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 5 <= 0.095ns, 5 <= 0.100ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Invs: CLKINVX20TR: 14 CLKINVX16TR: 3 CLKINVX8TR: 1 
        Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
          sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=344.160um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=344.160um^2
          cell capacitance : b=0.000pF, i=0.476pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.476pF
          sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.140pF, leaf=1.046pF, total=1.186pF
          wire lengths     : top=0.000um, trunk=939.600um, leaf=6288.785um, total=7228.385um
          hp wire lengths  : top=0.000um, trunk=888.000um, leaf=2420.000um, total=3308.000um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=6 avg=0.081ns sd=0.019ns min=0.046ns max=0.100ns {1 <= 0.060ns, 1 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
          Leaf  : target=0.100ns count=13 avg=0.093ns sd=0.004ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 5 <= 0.095ns, 5 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Invs: CLKINVX20TR: 14 CLKINVX16TR: 3 CLKINVX8TR: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=344.160um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=344.160um^2
      cell capacitance : b=0.000pF, i=0.476pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.476pF
      sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.140pF, leaf=1.046pF, total=1.186pF
      wire lengths     : top=0.000um, trunk=939.600um, leaf=6288.785um, total=7228.385um
      hp wire lengths  : top=0.000um, trunk=888.000um, leaf=2420.000um, total=3308.000um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.100ns count=6 avg=0.081ns sd=0.019ns min=0.046ns max=0.100ns {1 <= 0.060ns, 1 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=13 avg=0.093ns sd=0.004ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 5 <= 0.095ns, 5 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Invs: CLKINVX20TR: 14 CLKINVX16TR: 3 CLKINVX8TR: 1 
    Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
    sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=344.160um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=344.160um^2
    cell capacitance : b=0.000pF, i=0.476pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.476pF
    sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.140pF, leaf=1.046pF, total=1.186pF
    wire lengths     : top=0.000um, trunk=939.600um, leaf=6288.785um, total=7228.385um
    hp wire lengths  : top=0.000um, trunk=888.000um, leaf=2420.000um, total=3308.000um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.100ns count=6 avg=0.081ns sd=0.019ns min=0.046ns max=0.100ns {1 <= 0.060ns, 1 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
    Leaf  : target=0.100ns count=13 avg=0.093ns sd=0.004ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 5 <= 0.095ns, 5 <= 0.100ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Invs: CLKINVX20TR: 14 CLKINVX16TR: 3 CLKINVX8TR: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/typConstraintMode: insertion delay [min=0.248, max=0.266], skew [0.018 vs 0.100]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/typConstraintMode: insertion delay [min=0.248, max=0.266], skew [0.018 vs 0.100]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=344.160um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=344.160um^2
      cell capacitance : b=0.000pF, i=0.476pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.476pF
      sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.140pF, leaf=1.046pF, total=1.186pF
      wire lengths     : top=0.000um, trunk=939.600um, leaf=6288.785um, total=7228.385um
      hp wire lengths  : top=0.000um, trunk=888.000um, leaf=2420.000um, total=3308.000um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.100ns count=6 avg=0.081ns sd=0.019ns min=0.046ns max=0.100ns {1 <= 0.060ns, 1 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=13 avg=0.093ns sd=0.004ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 5 <= 0.095ns, 5 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Invs: CLKINVX20TR: 14 CLKINVX16TR: 3 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/typConstraintMode: insertion delay [min=0.248, max=0.266], skew [0.018 vs 0.100]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/typConstraintMode: insertion delay [min=0.248, max=0.266], skew [0.018 vs 0.100]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
          sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=344.160um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=344.160um^2
          cell capacitance : b=0.000pF, i=0.476pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.476pF
          sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.140pF, leaf=1.046pF, total=1.186pF
          wire lengths     : top=0.000um, trunk=939.600um, leaf=6288.785um, total=7228.385um
          hp wire lengths  : top=0.000um, trunk=888.000um, leaf=2420.000um, total=3308.000um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=6 avg=0.081ns sd=0.019ns min=0.046ns max=0.100ns {1 <= 0.060ns, 1 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
          Leaf  : target=0.100ns count=13 avg=0.093ns sd=0.004ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 5 <= 0.095ns, 5 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Invs: CLKINVX20TR: 14 CLKINVX16TR: 3 CLKINVX8TR: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=344.160um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=344.160um^2
      cell capacitance : b=0.000pF, i=0.476pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.476pF
      sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.140pF, leaf=1.046pF, total=1.186pF
      wire lengths     : top=0.000um, trunk=939.600um, leaf=6288.785um, total=7228.385um
      hp wire lengths  : top=0.000um, trunk=888.000um, leaf=2420.000um, total=3308.000um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.100ns count=6 avg=0.081ns sd=0.019ns min=0.046ns max=0.100ns {1 <= 0.060ns, 1 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=13 avg=0.093ns sd=0.004ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 5 <= 0.095ns, 5 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Invs: CLKINVX20TR: 14 CLKINVX16TR: 3 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/typConstraintMode: insertion delay [min=0.248, max=0.266], skew [0.018 vs 0.100]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/typConstraintMode: insertion delay [min=0.248, max=0.266], skew [0.018 vs 0.100]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=344.160um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=344.160um^2
      cell capacitance : b=0.000pF, i=0.476pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.476pF
      sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.140pF, leaf=1.046pF, total=1.186pF
      wire lengths     : top=0.000um, trunk=939.600um, leaf=6288.785um, total=7228.385um
      hp wire lengths  : top=0.000um, trunk=888.000um, leaf=2420.000um, total=3308.000um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.100ns count=6 avg=0.081ns sd=0.019ns min=0.046ns max=0.100ns {1 <= 0.060ns, 1 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=13 avg=0.093ns sd=0.004ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 5 <= 0.095ns, 5 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Invs: CLKINVX20TR: 14 CLKINVX16TR: 3 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/typConstraintMode: insertion delay [min=0.248, max=0.266], skew [0.018 vs 0.100]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/typConstraintMode: insertion delay [min=0.248, max=0.266], skew [0.018 vs 0.100]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=344.160um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=344.160um^2
      cell capacitance : b=0.000pF, i=0.476pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.476pF
      sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.140pF, leaf=1.046pF, total=1.186pF
      wire lengths     : top=0.000um, trunk=939.600um, leaf=6288.785um, total=7228.385um
      hp wire lengths  : top=0.000um, trunk=888.000um, leaf=2420.000um, total=3308.000um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.100ns count=6 avg=0.081ns sd=0.019ns min=0.046ns max=0.100ns {1 <= 0.060ns, 1 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=13 avg=0.093ns sd=0.004ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 5 <= 0.095ns, 5 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Invs: CLKINVX20TR: 14 CLKINVX16TR: 3 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/typConstraintMode: insertion delay [min=0.248, max=0.266, avg=0.260, sd=0.004], skew [0.018 vs 0.100], 100% {0.248, 0.266} (wid=0.024 ws=0.010) (gid=0.246 gs=0.011)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/typConstraintMode: insertion delay [min=0.248, max=0.266, avg=0.260, sd=0.004], skew [0.018 vs 0.100], 100% {0.248, 0.266} (wid=0.024 ws=0.010) (gid=0.246 gs=0.011)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for worstDelay:setup.late...
  Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
    sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=344.160um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=344.160um^2
    cell capacitance : b=0.000pF, i=0.476pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.476pF
    sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.140pF, leaf=1.046pF, total=1.186pF
    wire lengths     : top=0.000um, trunk=939.600um, leaf=6288.785um, total=7228.385um
    hp wire lengths  : top=0.000um, trunk=888.000um, leaf=2420.000um, total=3308.000um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.100ns count=6 avg=0.081ns sd=0.019ns min=0.046ns max=0.100ns {1 <= 0.060ns, 1 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
    Leaf  : target=0.100ns count=13 avg=0.093ns sd=0.004ns min=0.087ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 5 <= 0.095ns, 5 <= 0.100ns}
  Clock DAG library cell distribution before polishing {count}:
     Invs: CLKINVX20TR: 14 CLKINVX16TR: 3 CLKINVX8TR: 1 
  Primary reporting skew groups before polishing:
    skew_group clk/typConstraintMode: insertion delay [min=0.249, max=0.267], skew [0.018 vs 0.100]
  Skew group summary before polishing:
    skew_group clk/typConstraintMode: insertion delay [min=0.249, max=0.267], skew [0.018 vs 0.100]
  Merging balancing drivers for power...
    Tried: 20 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=344.160um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=344.160um^2
      cell capacitance : b=0.000pF, i=0.476pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.476pF
      sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.140pF, leaf=1.046pF, total=1.186pF
      wire lengths     : top=0.000um, trunk=939.600um, leaf=6288.785um, total=7228.385um
      hp wire lengths  : top=0.000um, trunk=888.000um, leaf=2420.000um, total=3308.000um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.100ns count=6 avg=0.081ns sd=0.019ns min=0.046ns max=0.100ns {1 <= 0.060ns, 1 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=13 avg=0.093ns sd=0.004ns min=0.087ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 5 <= 0.095ns, 5 <= 0.100ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Invs: CLKINVX20TR: 14 CLKINVX16TR: 3 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/typConstraintMode: insertion delay [min=0.249, max=0.267], skew [0.018 vs 0.100]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/typConstraintMode: insertion delay [min=0.249, max=0.267], skew [0.018 vs 0.100]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=344.160um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=344.160um^2
      cell capacitance : b=0.000pF, i=0.476pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.476pF
      sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.140pF, leaf=1.046pF, total=1.186pF
      wire lengths     : top=0.000um, trunk=939.600um, leaf=6288.785um, total=7228.385um
      hp wire lengths  : top=0.000um, trunk=888.000um, leaf=2420.000um, total=3308.000um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.100ns count=6 avg=0.081ns sd=0.019ns min=0.046ns max=0.100ns {1 <= 0.060ns, 1 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=13 avg=0.093ns sd=0.004ns min=0.087ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 5 <= 0.095ns, 5 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Invs: CLKINVX20TR: 14 CLKINVX16TR: 3 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/typConstraintMode: insertion delay [min=0.249, max=0.267, avg=0.261, sd=0.004], skew [0.018 vs 0.100], 100% {0.249, 0.267} (wid=0.024 ws=0.010) (gid=0.247 gs=0.011)
    Skew group summary after 'Improving clock skew':
      skew_group clk/typConstraintMode: insertion delay [min=0.249, max=0.267, avg=0.261, sd=0.004], skew [0.018 vs 0.100], 100% {0.249, 0.267} (wid=0.024 ws=0.010) (gid=0.247 gs=0.011)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 112 succeeded with high effort: 112 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.2 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ..Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        .80% ...100% 
        Legalizer API calls during this step: 252 succeeded with high effort: 252 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.7 real=0:00:00.3)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 101 succeeded with high effort: 101 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.2 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        80% ...100% 
        Legalizer API calls during this step: 252 succeeded with high effort: 252 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.9 real=0:00:00.4)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=344.160um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=344.160um^2
      cell capacitance : b=0.000pF, i=0.476pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.476pF
      sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.127pF, leaf=1.042pF, total=1.169pF
      wire lengths     : top=0.000um, trunk=858.800um, leaf=6261.991um, total=7120.791um
      hp wire lengths  : top=0.000um, trunk=825.200um, leaf=2439.400um, total=3264.600um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.100ns count=6 avg=0.079ns sd=0.018ns min=0.046ns max=0.099ns {1 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=13 avg=0.092ns sd=0.005ns min=0.084ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 3 <= 0.090ns, 5 <= 0.095ns, 5 <= 0.100ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Invs: CLKINVX20TR: 14 CLKINVX16TR: 3 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/typConstraintMode: insertion delay [min=0.251, max=0.266, avg=0.259, sd=0.004], skew [0.015 vs 0.100], 100% {0.251, 0.266} (wid=0.023 ws=0.009) (gid=0.245 gs=0.010)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/typConstraintMode: insertion delay [min=0.251, max=0.266, avg=0.259, sd=0.004], skew [0.015 vs 0.100], 100% {0.251, 0.266} (wid=0.023 ws=0.009) (gid=0.245 gs=0.010)
    Legalizer API calls during this step: 717 succeeded with high effort: 717 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:01.9 real=0:00:00.9)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=1.504pF fall=1.504pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ..Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    .100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=1.499pF fall=1.499pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=341.280um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=341.280um^2
      cell capacitance : b=0.000pF, i=0.471pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.471pF
      sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.127pF, leaf=1.042pF, total=1.169pF
      wire lengths     : top=0.000um, trunk=857.600um, leaf=6263.591um, total=7121.191um
      hp wire lengths  : top=0.000um, trunk=825.200um, leaf=2439.400um, total=3264.600um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.100ns count=6 avg=0.079ns sd=0.017ns min=0.046ns max=0.099ns {1 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=13 avg=0.093ns sd=0.004ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 5 <= 0.095ns, 6 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Invs: CLKINVX20TR: 13 CLKINVX16TR: 4 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/typConstraintMode: insertion delay [min=0.250, max=0.266, avg=0.258, sd=0.004], skew [0.016 vs 0.100], 100% {0.250, 0.266} (wid=0.023 ws=0.009) (gid=0.245 gs=0.011)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/typConstraintMode: insertion delay [min=0.250, max=0.266, avg=0.258, sd=0.004], skew [0.016 vs 0.100], 100% {0.250, 0.266} (wid=0.023 ws=0.009) (gid=0.245 gs=0.011)
    Legalizer API calls during this step: 37 succeeded with high effort: 37 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=341.280um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=341.280um^2
      cell capacitance : b=0.000pF, i=0.471pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.471pF
      sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.127pF, leaf=1.042pF, total=1.169pF
      wire lengths     : top=0.000um, trunk=857.600um, leaf=6263.591um, total=7121.191um
      hp wire lengths  : top=0.000um, trunk=825.200um, leaf=2439.400um, total=3264.600um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.100ns count=6 avg=0.079ns sd=0.017ns min=0.046ns max=0.099ns {1 <= 0.060ns, 1 <= 0.080ns, 3 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=13 avg=0.093ns sd=0.004ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 5 <= 0.095ns, 6 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Invs: CLKINVX20TR: 13 CLKINVX16TR: 4 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/typConstraintMode: insertion delay [min=0.250, max=0.266, avg=0.258, sd=0.004], skew [0.016 vs 0.100], 100% {0.250, 0.266} (wid=0.023 ws=0.009) (gid=0.245 gs=0.011)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/typConstraintMode: insertion delay [min=0.250, max=0.266, avg=0.258, sd=0.004], skew [0.016 vs 0.100], 100% {0.250, 0.266} (wid=0.023 ws=0.009) (gid=0.245 gs=0.011)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=19, filtered=19, permitted=18, cannotCompute=2, computed=16, moveTooSmall=28, resolved=0, predictFail=3, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=5, ignoredLeafDriver=0, worse=41, accepted=3
        Max accepted move=54.800um, total accepted move=89.600um, average move=29.866um
        Move for wirelength. considered=19, filtered=19, permitted=18, cannotCompute=2, computed=16, moveTooSmall=27, resolved=0, predictFail=6, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=46, accepted=3
        Max accepted move=36.400um, total accepted move=68.400um, average move=22.800um
        Move for wirelength. considered=19, filtered=19, permitted=18, cannotCompute=3, computed=15, moveTooSmall=32, resolved=0, predictFail=6, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=49, accepted=1
        Max accepted move=28.400um, total accepted move=28.400um, average move=28.400um
        Legalizer API calls during this step: 166 succeeded with high effort: 166 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.3 real=0:00:00.3)
      Global shorten wires A1...
        Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=19, filtered=19, permitted=18, cannotCompute=17, computed=1, moveTooSmall=18, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 75 succeeded with high effort: 75 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - branch...
        Move for wirelength. considered=19, filtered=19, permitted=18, cannotCompute=0, computed=18, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=20, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
        sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
        misc counts      : r=1, pp=0
        cell areas       : b=0.000um^2, i=341.280um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=341.280um^2
        cell capacitance : b=0.000pF, i=0.471pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.471pF
        sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
        wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.041pF, total=1.167pF
        wire lengths     : top=0.000um, trunk=852.400um, leaf=6259.392um, total=7111.792um
        hp wire lengths  : top=0.000um, trunk=819.600um, leaf=2439.400um, total=3259.000um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.100ns count=6 avg=0.079ns sd=0.016ns min=0.051ns max=0.099ns {1 <= 0.060ns, 2 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
        Leaf  : target=0.100ns count=13 avg=0.093ns sd=0.004ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 6 <= 0.095ns, 5 <= 0.100ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Invs: CLKINVX20TR: 13 CLKINVX16TR: 4 CLKINVX8TR: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/typConstraintMode: insertion delay [min=0.249, max=0.266, avg=0.259, sd=0.004], skew [0.017 vs 0.100], 100% {0.249, 0.266} (wid=0.022 ws=0.009) (gid=0.246 gs=0.011)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/typConstraintMode: insertion delay [min=0.249, max=0.266, avg=0.259, sd=0.004], skew [0.017 vs 0.100], 100% {0.249, 0.266} (wid=0.022 ws=0.009) (gid=0.246 gs=0.011)
      Legalizer API calls during this step: 298 succeeded with high effort: 298 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.4 real=0:00:00.4)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 20 , Succeeded = 0 , Constraints Broken = 18 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=341.280um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=341.280um^2
      cell capacitance : b=0.000pF, i=0.471pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.471pF
      sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.126pF, leaf=1.041pF, total=1.167pF
      wire lengths     : top=0.000um, trunk=852.400um, leaf=6259.392um, total=7111.792um
      hp wire lengths  : top=0.000um, trunk=819.600um, leaf=2439.400um, total=3259.000um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.100ns count=6 avg=0.079ns sd=0.016ns min=0.051ns max=0.099ns {1 <= 0.060ns, 2 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=13 avg=0.093ns sd=0.004ns min=0.086ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 6 <= 0.095ns, 5 <= 0.100ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Invs: CLKINVX20TR: 13 CLKINVX16TR: 4 CLKINVX8TR: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/typConstraintMode: insertion delay [min=0.249, max=0.266, avg=0.259, sd=0.004], skew [0.017 vs 0.100], 100% {0.249, 0.266} (wid=0.022 ws=0.009) (gid=0.246 gs=0.011)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/typConstraintMode: insertion delay [min=0.249, max=0.266, avg=0.259, sd=0.004], skew [0.017 vs 0.100], 100% {0.249, 0.266} (wid=0.022 ws=0.009) (gid=0.246 gs=0.011)
    Legalizer API calls during this step: 298 succeeded with high effort: 298 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.5 real=0:00:00.5)
  Total capacitance is (rise=2.665pF fall=2.665pF), of which (rise=1.167pF fall=1.167pF) is wire, and (rise=1.499pF fall=1.499pF) is gate.
  Stage::Polishing done. (took cpu=0:00:02.6 real=0:00:01.6)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 18 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:01:33 mem=3314.3M) ***
Total net bbox length = 7.327e+04 (3.593e+04 3.734e+04) (ext = 2.469e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3314.3MB
Summary Report:
Instances move: 0 (out of 2635 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.327e+04 (3.593e+04 3.734e+04) (ext = 2.469e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3314.3MB
*** Finished refinePlace (0:01:33 mem=3314.3M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 734).
  Restoring pStatusCts on 18 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:03.4 real=0:00:02.1)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        19 (unrouted=19, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5630 (unrouted=2947, trialRouted=2683, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2947, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 19 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 19 nets for routing of which 19 have one or more fixed wires.
(ccopt eGR): Start to route 19 all nets
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 252 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 252
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2702 nets ( ignored 2683 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 19 clock nets ( 19 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 19
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 19 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.066800e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [2, 4]
[NR-eGR] Layer group 2: route 4 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.060560e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0   9476 
[NR-eGR]  M2  (2V)         39793  14629 
[NR-eGR]  M3  (3H)         44039    763 
[NR-eGR]  M4  (4V)          6207      0 
[NR-eGR]  M5  (5H)             0      0 
[NR-eGR]  M6  (6V)             0      0 
[NR-eGR]  MQ  (7H)             0      0 
[NR-eGR]  LM  (8V)             0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total        90038  24868 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 73273um
[NR-eGR] Total length: 90038um, number of vias: 24868
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7320um, number of vias: 2079
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0   752 
[NR-eGR]  M2  (2V)          1294   923 
[NR-eGR]  M3  (3H)          3761   404 
[NR-eGR]  M4  (4V)          2266     0 
[NR-eGR]  M5  (5H)             0     0 
[NR-eGR]  M6  (6V)             0     0 
[NR-eGR]  MQ  (7H)             0     0 
[NR-eGR]  LM  (8V)             0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total         7320  2079 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3275um
[NR-eGR] Total length: 7320um, number of vias: 2079
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7320um, number of vias: 2079
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.20 sec, Curr Mem: 3314.32 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
        Early Global Route - eGR only step done. (took cpu=0:00:00.3 real=0:00:00.3)
      Routing using eGR only done.
Net route status summary:
  Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=19, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5630 (unrouted=2947, trialRouted=2683, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2947, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'PE_top' of instances=2635 and nets=5649 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design PE_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 3314.324M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for worstDelay:setup.late...
        Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
          sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=341.280um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=341.280um^2
          cell capacitance : b=0.000pF, i=0.471pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.471pF
          sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.128pF, leaf=1.138pF, total=1.266pF
          wire lengths     : top=0.000um, trunk=854.300um, leaf=6465.600um, total=7319.900um
          hp wire lengths  : top=0.000um, trunk=819.600um, leaf=2439.400um, total=3259.000um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=4, worst=[0.004ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.008ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.100ns count=6 avg=0.079ns sd=0.016ns min=0.052ns max=0.099ns {1 <= 0.060ns, 2 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
          Leaf  : target=0.100ns count=13 avg=0.097ns sd=0.004ns min=0.089ns max=0.104ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 6 <= 0.095ns, 2 <= 0.100ns} {4 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Invs: CLKINVX20TR: 13 CLKINVX16TR: 4 CLKINVX8TR: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/typConstraintMode: insertion delay [min=0.252, max=0.268, avg=0.261, sd=0.004], skew [0.016 vs 0.100], 100% {0.252, 0.268} (wid=0.020 ws=0.008) (gid=0.248 gs=0.010)
        Skew group summary eGRPC initial state:
          skew_group clk/typConstraintMode: insertion delay [min=0.252, max=0.268, avg=0.261, sd=0.004], skew [0.016 vs 0.100], 100% {0.252, 0.268} (wid=0.020 ws=0.008) (gid=0.248 gs=0.010)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
            sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
            misc counts      : r=1, pp=0
            cell areas       : b=0.000um^2, i=341.280um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=341.280um^2
            cell capacitance : b=0.000pF, i=0.471pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.471pF
            sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
            wire capacitance : top=0.000pF, trunk=0.128pF, leaf=1.138pF, total=1.266pF
            wire lengths     : top=0.000um, trunk=854.300um, leaf=6465.600um, total=7319.900um
            hp wire lengths  : top=0.000um, trunk=819.600um, leaf=2439.400um, total=3259.000um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=4, worst=[0.004ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.008ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.100ns count=6 avg=0.079ns sd=0.016ns min=0.052ns max=0.099ns {1 <= 0.060ns, 2 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
            Leaf  : target=0.100ns count=13 avg=0.097ns sd=0.004ns min=0.089ns max=0.104ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 6 <= 0.095ns, 2 <= 0.100ns} {4 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Invs: CLKINVX20TR: 13 CLKINVX16TR: 4 CLKINVX8TR: 1 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/typConstraintMode: insertion delay [min=0.252, max=0.268], skew [0.016 vs 0.100]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/typConstraintMode: insertion delay [min=0.252, max=0.268], skew [0.016 vs 0.100]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 16, numSkippedDueToCloseToSkewTarget = 3
          CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
            sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
            misc counts      : r=1, pp=0
            cell areas       : b=0.000um^2, i=341.280um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=341.280um^2
            cell capacitance : b=0.000pF, i=0.471pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.471pF
            sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
            wire capacitance : top=0.000pF, trunk=0.128pF, leaf=1.138pF, total=1.266pF
            wire lengths     : top=0.000um, trunk=854.300um, leaf=6465.600um, total=7319.900um
            hp wire lengths  : top=0.000um, trunk=819.600um, leaf=2439.400um, total=3259.000um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=4, worst=[0.004ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.002ns sd=0.001ns sum=0.008ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.100ns count=6 avg=0.079ns sd=0.016ns min=0.052ns max=0.099ns {1 <= 0.060ns, 2 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
            Leaf  : target=0.100ns count=13 avg=0.097ns sd=0.004ns min=0.089ns max=0.104ns {0 <= 0.060ns, 0 <= 0.080ns, 1 <= 0.090ns, 6 <= 0.095ns, 2 <= 0.100ns} {4 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Invs: CLKINVX20TR: 13 CLKINVX16TR: 4 CLKINVX8TR: 1 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/typConstraintMode: insertion delay [min=0.252, max=0.268], skew [0.016 vs 0.100]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/typConstraintMode: insertion delay [min=0.252, max=0.268], skew [0.016 vs 0.100]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 19, tested: 19, violation detected: 4, violation ignored (due to small violation): 2, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 1
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          ---------------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
          ---------------------------------------------------------------------------------------------------------------------------
          top                0                    0                   0            0                    0                   0
          trunk              0                    0                   0            0                    0                   0
          leaf               2 [100.0%]           1 (50.0%)           0            0                    1 (50.0%)           1 (50.0%)
          ---------------------------------------------------------------------------------------------------------------------------
          Total              2 [100.0%]           1 (50.0%)           0            0                    1 (50.0%)           1 (50.0%)
          ---------------------------------------------------------------------------------------------------------------------------
          
          Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 2.880um^2 (0.844%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
            sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
            misc counts      : r=1, pp=0
            cell areas       : b=0.000um^2, i=344.160um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=344.160um^2
            cell capacitance : b=0.000pF, i=0.476pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.476pF
            sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
            wire capacitance : top=0.000pF, trunk=0.128pF, leaf=1.138pF, total=1.266pF
            wire lengths     : top=0.000um, trunk=854.300um, leaf=6465.600um, total=7319.900um
            hp wire lengths  : top=0.000um, trunk=819.600um, leaf=2439.400um, total=3259.000um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=3, worst=[0.002ns, 0.001ns, 0.001ns]} avg=0.001ns sd=0.001ns sum=0.004ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.100ns count=6 avg=0.080ns sd=0.016ns min=0.052ns max=0.099ns {1 <= 0.060ns, 2 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
            Leaf  : target=0.100ns count=13 avg=0.095ns sd=0.004ns min=0.089ns max=0.102ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 6 <= 0.095ns, 2 <= 0.100ns} {3 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Invs: CLKINVX20TR: 14 CLKINVX16TR: 3 CLKINVX8TR: 1 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/typConstraintMode: insertion delay [min=0.252, max=0.268], skew [0.016 vs 0.100]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/typConstraintMode: insertion delay [min=0.252, max=0.268], skew [0.016 vs 0.100]
          Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
        Move to sink centre: considered=3, unsuccessful=0, alreadyClose=0, noImprovementFound=3, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
          sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
          misc counts      : r=1, pp=0
          cell areas       : b=0.000um^2, i=344.160um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=344.160um^2
          cell capacitance : b=0.000pF, i=0.476pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.476pF
          sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
          wire capacitance : top=0.000pF, trunk=0.128pF, leaf=1.138pF, total=1.266pF
          wire lengths     : top=0.000um, trunk=854.300um, leaf=6465.600um, total=7319.900um
          hp wire lengths  : top=0.000um, trunk=819.600um, leaf=2439.400um, total=3259.000um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=3, worst=[0.002ns, 0.001ns, 0.001ns]} avg=0.001ns sd=0.001ns sum=0.004ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.100ns count=6 avg=0.080ns sd=0.016ns min=0.052ns max=0.099ns {1 <= 0.060ns, 2 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
          Leaf  : target=0.100ns count=13 avg=0.095ns sd=0.004ns min=0.089ns max=0.102ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 6 <= 0.095ns, 2 <= 0.100ns} {3 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Invs: CLKINVX20TR: 14 CLKINVX16TR: 3 CLKINVX8TR: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/typConstraintMode: insertion delay [min=0.252, max=0.268, avg=0.261, sd=0.004], skew [0.016 vs 0.100], 100% {0.252, 0.268} (wid=0.020 ws=0.008) (gid=0.248 gs=0.010)
        Skew group summary before routing clock trees:
          skew_group clk/typConstraintMode: insertion delay [min=0.252, max=0.268, avg=0.261, sd=0.004], skew [0.016 vs 0.100], 100% {0.252, 0.268} (wid=0.020 ws=0.008) (gid=0.248 gs=0.010)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 18 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:01:34 mem=2983.3M) ***
Total net bbox length = 7.327e+04 (3.593e+04 3.734e+04) (ext = 2.469e+03)
Move report: Detail placement moves 10 insts, mean move: 1.72 um, max move: 3.60 um 
	Max move on inst (buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U196): (193.00, 251.80) --> (196.60, 251.80)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2983.3MB
Summary Report:
Instances move: 10 (out of 2635 movable)
Instances flipped: 0
Mean displacement: 1.72 um
Max displacement: 3.60 um (Instance: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/U196) (193, 251.8) -> (196.6, 251.8)
	Length: 6 sites, height: 1 rows, site name: IBM13SITE, cell type: AOI22X1TR
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 7.329e+04 (3.595e+04 3.734e+04) (ext = 2.469e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2983.3MB
*** Finished refinePlace (0:01:34 mem=2983.3M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 734).
  Restoring pStatusCts on 18 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.0 real=0:00:00.8)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=19, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5630 (unrouted=2947, trialRouted=2683, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2947, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 19 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 19 nets for routing of which 19 have one or more fixed wires.
(ccopt eGR): Start to route 19 all nets
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 252 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 252
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2702 nets ( ignored 2683 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 19 clock nets ( 19 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 19
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 19 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.070400e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [2, 4]
[NR-eGR] Layer group 2: route 4 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.065240e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0   9476 
[NR-eGR]  M2  (2V)         39804  14629 
[NR-eGR]  M3  (3H)         44031    759 
[NR-eGR]  M4  (4V)          6199      0 
[NR-eGR]  M5  (5H)             0      0 
[NR-eGR]  M6  (6V)             0      0 
[NR-eGR]  MQ  (7H)             0      0 
[NR-eGR]  LM  (8V)             0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total        90033  24864 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 73289um
[NR-eGR] Total length: 90033um, number of vias: 24864
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7315um, number of vias: 2075
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0   752 
[NR-eGR]  M2  (2V)          1304   923 
[NR-eGR]  M3  (3H)          3753   400 
[NR-eGR]  M4  (4V)          2258     0 
[NR-eGR]  M5  (5H)             0     0 
[NR-eGR]  M6  (6V)             0     0 
[NR-eGR]  MQ  (7H)             0     0 
[NR-eGR]  LM  (8V)             0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total         7315  2075 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 3276um
[NR-eGR] Total length: 7315um, number of vias: 2075
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7315um, number of vias: 2075
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.25 sec, Real: 0.23 sec, Curr Mem: 2964.26 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.3 real=0:00:00.3)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 19 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=03/23 23:26:36, mem=2206.6M)

globalDetailRoute

#Start globalDetailRoute on Thu Mar 23 23:26:36 2023
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=19)
#num needed restored net=0
#need_extraction net=0 (total=5649)
#NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 19
#Total wire length = 7315 um.
#Total half perimeter of net bounding box = 3301 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 1304 um.
#Total wire length on LAYER M3 = 3753 um.
#Total wire length on LAYER M4 = 2258 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 2075
#Up-Via Summary (total 2075):
#           
#-----------------------
# M1                752
# M2                923
# M3                400
#-----------------------
#                  2075 
#
#Start routing data preparation on Thu Mar 23 23:26:36 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 5647 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2218.42 (MB), peak = 2487.55 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2220.97 (MB), peak = 2487.55 (MB)
#Data initialization: cpu:00:00:01, real:00:00:00, mem:2.2 GB, peak:2.4 GB --3.39 [6]--
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#     1425 ( 2         pin),    748 ( 3         pin),    181 ( 4         pin),
#       66 ( 5         pin),     20 ( 6         pin),     43 ( 7         pin),
#        9 ( 8         pin),     32 ( 9         pin),    165 (10-19      pin),
#        1 (40-49      pin),      8 (50-59      pin),      4 (60-69      pin),
#        0 (>=2000     pin).
#Total: 5649 nets, 2702 non-trivial nets, 19 fully global routed, 19 clocks,
#       19 nets have extra space, 19 nets have layer range, 19 nets have weight,
#       19 nets have avoid detour, 19 nets have priority.
#
#Nets in 1 layer range:
#   (3 M3, ----) :       19 ( 0.7%)
#
#19 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --2.09 [6]--
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.18 (MB)
#Total memory = 2233.92 (MB)
#Peak memory = 2487.55 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.4 GB --1.84 [6]--
#
#Begin assignment summary ...
#
#  Total number of segments             = 1178
#  Total number of overlap segments     =    0 (  0.0%)
#  Total number of assigned segments    =  450 ( 38.2%)
#  Total number of shifted segments     =    3 (  0.3%)
#  Average movement of shifted segments =    7.33 tracks
#
#  Total number of overlaps             =    0
#  Total length of overlaps             =    0 um
#
#End assignment summary.
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 19
#Total wire length = 7385 um.
#Total half perimeter of net bounding box = 3301 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 1486 um.
#Total wire length on LAYER M3 = 3720 um.
#Total wire length on LAYER M4 = 2178 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 1910
#Up-Via Summary (total 1910):
#           
#-----------------------
# M1                752
# M2                844
# M3                314
#-----------------------
#                  1910 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 10.40 (MB)
#Total memory = 2222.04 (MB)
#Peak memory = 2487.55 (MB)
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 6 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:00, memory = 2229.46 (MB), peak = 2487.55 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 19
#Total wire length = 7646 um.
#Total half perimeter of net bounding box = 3301 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 786 um.
#Total wire length on LAYER M3 = 4170 um.
#Total wire length on LAYER M4 = 2690 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 1963
#Total number of multi-cut vias = 4 (  0.2%)
#Total number of single cut vias = 1959 ( 99.8%)
#Up-Via Summary (total 1963):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               748 ( 99.5%)         4 (  0.5%)        752
# M2               716 (100.0%)         0 (  0.0%)        716
# M3               495 (100.0%)         0 (  0.0%)        495
#-----------------------------------------------------------
#                 1959 ( 99.8%)         4 (  0.2%)       1963 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:03
#Elapsed time = 00:00:01
#Increased memory = 7.42 (MB)
#Total memory = 2229.46 (MB)
#Peak memory = 2487.55 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:01
#Increased memory = 7.42 (MB)
#Total memory = 2229.46 (MB)
#Peak memory = 2487.55 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:01
#Increased memory = 32.84 (MB)
#Total memory = 2239.42 (MB)
#Peak memory = 2487.55 (MB)
#Number of warnings = 0
#Total number of warnings = 8
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 23:26:38 2023
#
% End globalDetailRoute (date=03/23 23:26:38, total cpu=0:00:04.4, real=0:00:02.0, peak res=2229.6M, current mem=2229.6M)
        NanoRoute done. (took cpu=0:00:04.4 real=0:00:01.3)
      Clock detailed routing done.
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 19 net(s)
Set FIXED placed status on 18 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
**WARN: (EMS-27):	Message (IMPPSP-1003) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2991.41 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 8636 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8636
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 19  Num Prerouted Wires = 2135
[NR-eGR] Read 2702 nets ( ignored 19 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 2683
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2683 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 1.12% H + 0.01% V. EstWL: 7.874640e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)        52( 0.56%)         3( 0.03%)   ( 0.59%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        52( 0.19%)         3( 0.01%)   ( 0.20%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.58% H + 0.00% V
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0   9476 
[NR-eGR]  M2  (2V)         39802  14463 
[NR-eGR]  M3  (3H)         44462    814 
[NR-eGR]  M4  (4V)          6088      0 
[NR-eGR]  M5  (5H)             0      0 
[NR-eGR]  M6  (6V)             0      0 
[NR-eGR]  MQ  (7H)             0      0 
[NR-eGR]  LM  (8V)             0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total        90352  24753 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 73289um
[NR-eGR] Total length: 90352um, number of vias: 24753
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.12 sec, Curr Mem: 2991.41 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=19, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5630 (unrouted=2947, trialRouted=2683, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2947, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:05.1 real=0:00:01.8)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'PE_top' of instances=2635 and nets=5649 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design PE_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2991.410M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for worstDelay:setup.late...
  Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.2 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
    sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=344.160um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=344.160um^2
    cell capacitance : b=0.000pF, i=0.476pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.476pF
    sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.125pF, leaf=1.071pF, total=1.196pF
    wire lengths     : top=0.000um, trunk=854.800um, leaf=6791.600um, total=7646.400um
    hp wire lengths  : top=0.000um, trunk=819.600um, leaf=2439.400um, total=3259.000um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.100ns count=6 avg=0.079ns sd=0.016ns min=0.051ns max=0.098ns {1 <= 0.060ns, 2 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
    Leaf  : target=0.100ns count=13 avg=0.092ns sd=0.005ns min=0.084ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 4 <= 0.095ns, 5 <= 0.100ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Invs: CLKINVX20TR: 14 CLKINVX16TR: 3 CLKINVX8TR: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/typConstraintMode: insertion delay [min=0.250, max=0.264, avg=0.258, sd=0.004], skew [0.014 vs 0.100], 100% {0.250, 0.264} (wid=0.019 ws=0.008) (gid=0.247 gs=0.011)
  Skew group summary after routing clock trees:
    skew_group clk/typConstraintMode: insertion delay [min=0.250, max=0.264, avg=0.258, sd=0.004], skew [0.014 vs 0.100], 100% {0.250, 0.264} (wid=0.019 ws=0.008) (gid=0.247 gs=0.011)
  CCOpt::Phase::Routing done. (took cpu=0:00:05.3 real=0:00:01.9)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 19, tested: 19, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
        sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
        misc counts      : r=1, pp=0
        cell areas       : b=0.000um^2, i=344.160um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=344.160um^2
        cell capacitance : b=0.000pF, i=0.476pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.476pF
        sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
        wire capacitance : top=0.000pF, trunk=0.125pF, leaf=1.071pF, total=1.196pF
        wire lengths     : top=0.000um, trunk=854.800um, leaf=6791.600um, total=7646.400um
        hp wire lengths  : top=0.000um, trunk=819.600um, leaf=2439.400um, total=3259.000um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.100ns count=6 avg=0.079ns sd=0.016ns min=0.051ns max=0.098ns {1 <= 0.060ns, 2 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
        Leaf  : target=0.100ns count=13 avg=0.092ns sd=0.005ns min=0.084ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 4 <= 0.095ns, 5 <= 0.100ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Invs: CLKINVX20TR: 14 CLKINVX16TR: 3 CLKINVX8TR: 1 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/typConstraintMode: insertion delay [min=0.250, max=0.264], skew [0.014 vs 0.100]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/typConstraintMode: insertion delay [min=0.250, max=0.264], skew [0.014 vs 0.100]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.264ns.
Type 'man IMPCCOPT-1059' for more detail.
      
      Slackened skew group targets:
      
      ---------------------------------------------------------------------
      Skew group               Desired    Slackened    Desired    Slackened
                               Target     Target       Target     Target
                               Max ID     Max ID       Skew       Skew
      ---------------------------------------------------------------------
      clk/typConstraintMode     0.150       0.264         -           -
      ---------------------------------------------------------------------
      
      
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 19, tested: 19, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
        sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
        misc counts      : r=1, pp=0
        cell areas       : b=0.000um^2, i=344.160um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=344.160um^2
        cell capacitance : b=0.000pF, i=0.476pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.476pF
        sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
        wire capacitance : top=0.000pF, trunk=0.125pF, leaf=1.071pF, total=1.196pF
        wire lengths     : top=0.000um, trunk=854.800um, leaf=6791.600um, total=7646.400um
        hp wire lengths  : top=0.000um, trunk=819.600um, leaf=2439.400um, total=3259.000um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.100ns count=6 avg=0.079ns sd=0.016ns min=0.051ns max=0.098ns {1 <= 0.060ns, 2 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
        Leaf  : target=0.100ns count=13 avg=0.092ns sd=0.005ns min=0.084ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 4 <= 0.095ns, 5 <= 0.100ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Invs: CLKINVX20TR: 14 CLKINVX16TR: 3 CLKINVX8TR: 1 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/typConstraintMode: insertion delay [min=0.250, max=0.264], skew [0.014 vs 0.100]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/typConstraintMode: insertion delay [min=0.250, max=0.264], skew [0.014 vs 0.100]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 19, nets tested: 19, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=344.160um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=344.160um^2
      cell capacitance : b=0.000pF, i=0.476pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.476pF
      sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.125pF, leaf=1.071pF, total=1.196pF
      wire lengths     : top=0.000um, trunk=854.800um, leaf=6791.600um, total=7646.400um
      hp wire lengths  : top=0.000um, trunk=819.600um, leaf=2439.400um, total=3259.000um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.100ns count=6 avg=0.079ns sd=0.016ns min=0.051ns max=0.098ns {1 <= 0.060ns, 2 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
      Leaf  : target=0.100ns count=13 avg=0.092ns sd=0.005ns min=0.084ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 4 <= 0.095ns, 5 <= 0.100ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Invs: CLKINVX20TR: 14 CLKINVX16TR: 3 CLKINVX8TR: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/typConstraintMode: insertion delay [min=0.250, max=0.264, avg=0.258, sd=0.004], skew [0.014 vs 0.100], 100% {0.250, 0.264} (wid=0.019 ws=0.008) (gid=0.247 gs=0.011)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/typConstraintMode: insertion delay [min=0.250, max=0.264, avg=0.258, sd=0.004], skew [0.014 vs 0.100], 100% {0.250, 0.264} (wid=0.019 ws=0.008) (gid=0.247 gs=0.011)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=19, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5630 (unrouted=2947, trialRouted=2683, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2947, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for worstDelay:setup.late...
  Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
    sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=344.160um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=344.160um^2
    cell capacitance : b=0.000pF, i=0.476pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.476pF
    sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.125pF, leaf=1.071pF, total=1.196pF
    wire lengths     : top=0.000um, trunk=854.800um, leaf=6791.600um, total=7646.400um
    hp wire lengths  : top=0.000um, trunk=819.600um, leaf=2439.400um, total=3259.000um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.100ns count=6 avg=0.079ns sd=0.016ns min=0.051ns max=0.098ns {1 <= 0.060ns, 2 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
    Leaf  : target=0.100ns count=13 avg=0.092ns sd=0.005ns min=0.084ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 4 <= 0.095ns, 5 <= 0.100ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Invs: CLKINVX20TR: 14 CLKINVX16TR: 3 CLKINVX8TR: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/typConstraintMode: insertion delay [min=0.250, max=0.264, avg=0.258, sd=0.004], skew [0.014 vs 0.100], 100% {0.250, 0.264} (wid=0.019 ws=0.008) (gid=0.247 gs=0.011)
  Skew group summary after post-conditioning:
    skew_group clk/typConstraintMode: insertion delay [min=0.250, max=0.264, avg=0.258, sd=0.004], skew [0.014 vs 0.100], 100% {0.250, 0.264} (wid=0.019 ws=0.008) (gid=0.247 gs=0.011)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.3 real=0:00:00.2)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ---------------------------------------------------------
  Cell type                 Count    Area       Capacitance
  ---------------------------------------------------------
  Buffers                     0        0.000       0.000
  Inverters                  18      344.160       0.476
  Integrated Clock Gates      0        0.000       0.000
  Discrete Clock Gates        0        0.000       0.000
  Clock Logic                 0        0.000       0.000
  All                        18      344.160       0.476
  ---------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              716
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total                716
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      854.800
  Leaf      6791.600
  Total     7646.400
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk        819.600
  Leaf        2439.400
  Total       3259.000
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.476    0.125    0.601
  Leaf     1.028    1.071    2.099
  Total    1.504    1.196    2.700
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  1.028     0.001       0.000      0.001    0.004
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.100       6       0.079       0.016      0.051    0.098    {1 <= 0.060ns, 2 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}         -
  Leaf        0.100      13       0.092       0.005      0.084    0.098    {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 4 <= 0.095ns, 5 <= 0.100ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ----------------------------------------------
  Name           Type        Inst     Inst Area 
                             Count    (um^2)
  ----------------------------------------------
  CLKINVX20TR    inverter     14       282.240
  CLKINVX16TR    inverter      3        51.840
  CLKINVX8TR     inverter      1        10.080
  ----------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group               Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  worstDelay:setup.late    clk/typConstraintMode    0.250     0.264     0.014       0.100         0.008           0.004           0.258        0.004     100% {0.250, 0.264}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group               Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  worstDelay:setup.late    clk/typConstraintMode    0.250     0.264     0.014       0.100         0.008           0.004           0.258        0.004     100% {0.250, 0.264}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: PE_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3653.81)
Total number of fetched objects 2702
Total number of fetched objects 2702
End delay calculation. (MEM=4044.69 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4044.69 CPU=0:00:00.6 REAL=0:00:00.0)
	Clock: clk, View: holdAnalysis, Ideal Latency: 0, Propagated Latency: 0.299393
	 Executing: set_clock_latency -source -early -min -rise -0.299393 [get_pins clk]
	Clock: clk, View: holdAnalysis, Ideal Latency: 0, Propagated Latency: 0.299393
	 Executing: set_clock_latency -source -late -min -rise -0.299393 [get_pins clk]
	Clock: clk, View: holdAnalysis, Ideal Latency: 0, Propagated Latency: 0.259939
	 Executing: set_clock_latency -source -early -min -fall -0.259939 [get_pins clk]
	Clock: clk, View: holdAnalysis, Ideal Latency: 0, Propagated Latency: 0.259939
	 Executing: set_clock_latency -source -late -min -fall -0.259939 [get_pins clk]
	Clock: clk, View: holdAnalysis, Ideal Latency: 0, Propagated Latency: 0.299393
	 Executing: set_clock_latency -source -early -max -rise -0.299393 [get_pins clk]
	Clock: clk, View: holdAnalysis, Ideal Latency: 0, Propagated Latency: 0.299393
	 Executing: set_clock_latency -source -late -max -rise -0.299393 [get_pins clk]
	Clock: clk, View: holdAnalysis, Ideal Latency: 0, Propagated Latency: 0.259939
	 Executing: set_clock_latency -source -early -max -fall -0.259939 [get_pins clk]
	Clock: clk, View: holdAnalysis, Ideal Latency: 0, Propagated Latency: 0.259939
	 Executing: set_clock_latency -source -late -max -fall -0.259939 [get_pins clk]
	Clock: clk, View: setupAnalysis, Ideal Latency: 0, Propagated Latency: 0.299393
	 Executing: set_clock_latency -source -early -min -rise -0.299393 [get_pins clk]
	Clock: clk, View: setupAnalysis, Ideal Latency: 0, Propagated Latency: 0.299393
	 Executing: set_clock_latency -source -late -min -rise -0.299393 [get_pins clk]
	Clock: clk, View: setupAnalysis, Ideal Latency: 0, Propagated Latency: 0.259939
	 Executing: set_clock_latency -source -early -min -fall -0.259939 [get_pins clk]
	Clock: clk, View: setupAnalysis, Ideal Latency: 0, Propagated Latency: 0.259939
	 Executing: set_clock_latency -source -late -min -fall -0.259939 [get_pins clk]
	Clock: clk, View: setupAnalysis, Ideal Latency: 0, Propagated Latency: 0.299393
	 Executing: set_clock_latency -source -early -max -rise -0.299393 [get_pins clk]
	Clock: clk, View: setupAnalysis, Ideal Latency: 0, Propagated Latency: 0.299393
	 Executing: set_clock_latency -source -late -max -rise -0.299393 [get_pins clk]
	Clock: clk, View: setupAnalysis, Ideal Latency: 0, Propagated Latency: 0.259939
	 Executing: set_clock_latency -source -early -max -fall -0.259939 [get_pins clk]
	Clock: clk, View: setupAnalysis, Ideal Latency: 0, Propagated Latency: 0.259939
	 Executing: set_clock_latency -source -late -max -fall -0.259939 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:01.4 real=0:00:00.9)
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
  sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=344.160um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=344.160um^2
  cell capacitance : b=0.000pF, i=0.476pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.476pF
  sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
  wire capacitance : top=0.000pF, trunk=0.125pF, leaf=1.071pF, total=1.196pF
  wire lengths     : top=0.000um, trunk=854.800um, leaf=6791.600um, total=7646.400um
  hp wire lengths  : top=0.000um, trunk=819.600um, leaf=2439.400um, total=3259.000um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.100ns count=6 avg=0.079ns sd=0.016ns min=0.051ns max=0.098ns {1 <= 0.060ns, 2 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 1 <= 0.100ns}
  Leaf  : target=0.100ns count=13 avg=0.092ns sd=0.005ns min=0.084ns max=0.098ns {0 <= 0.060ns, 0 <= 0.080ns, 4 <= 0.090ns, 4 <= 0.095ns, 5 <= 0.100ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Invs: CLKINVX20TR: 14 CLKINVX16TR: 3 CLKINVX8TR: 1 
Primary reporting skew groups after update timingGraph:
  skew_group clk/typConstraintMode: insertion delay [min=0.250, max=0.264, avg=0.258, sd=0.004], skew [0.014 vs 0.100], 100% {0.250, 0.264} (wid=0.019 ws=0.008) (gid=0.247 gs=0.011)
Skew group summary after update timingGraph:
  skew_group clk/typConstraintMode: insertion delay [min=0.250, max=0.264, avg=0.258, sd=0.004], skew [0.014 vs 0.100], 100% {0.250, 0.264} (wid=0.019 ws=0.008) (gid=0.247 gs=0.011)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:01.5 real=0:00:01.0)
Runtime done. (took cpu=0:00:17.2 real=0:00:11.3)
Runtime Summary
===============
Clock Runtime:  (64%) Core CTS           7.31 (Init 1.14, Construction 2.97, Implementation 2.09, eGRPC 0.35, PostConditioning 0.22, Other 0.55)
Clock Runtime:  (22%) CTS services       2.51 (RefinePlace 0.46, EarlyGlobalClock 0.65, NanoRoute 1.26, ExtractRC 0.14, TimingAnalysis 0.00)
Clock Runtime:  (12%) Other CTS          1.46 (Init 0.19, CongRepair/EGR-DP 0.32, TimingUpdate 0.95, Other 0.00)
Clock Runtime: (100%) Total             11.27

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2250.3M, totSessionCpu=0:01:41 **
GigaOpt running with 6 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:41.2/0:03:47.1 (0.4), mem = 3088.4M
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2358.9M, totSessionCpu=0:01:42 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.1; extra margin 0.2
Hold Target Slack: user slack 0.05
Setup Target Slack: user slack 0.05; extra slack 0.0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3124.7M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: PE_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3224.82)
Total number of fetched objects 2702
End delay calculation. (MEM=3426.43 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3426.43 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:00.0 totSessionCpu=0:01:44 mem=3434.4M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.051  |  0.049  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     13 (13)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.727%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2444.9M, totSessionCpu=0:01:44 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:03.1/0:00:02.3 (1.3), totSession cpu/real = 0:01:44.3/0:03:49.4 (0.5), mem = 3212.4M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:44.7/0:03:49.6 (0.5), mem = 3180.4M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M3 (z=3)  |         19 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (2.0), totSession cpu/real = 0:01:44.7/0:03:49.6 (0.5), mem = 3212.4M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 3212.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3212.4M) ***
*** Starting optimizing excluded clock nets MEM= 3212.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3212.4M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:44.7/0:03:49.6 (0.5), mem = 3212.4M
Info: 19 nets with fixed/cover wires excluded.
Info: 19 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.4/0:00:00.3 (1.1), totSession cpu/real = 0:01:45.1/0:03:50.0 (0.5), mem = 3212.2M
End: GigaOpt high fanout net optimization
Activate optFanout-based MLT
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 19 nets with fixed/cover wires excluded.
Info: 19 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:45.2/0:03:50.1 (0.5), mem = 3213.0M
*info: 19 clock nets excluded
*info: 19 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.049  TNS Slack 0.000 
+--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
|   0.049|   0.000|   30.73%|   0:00:00.0| 3538.9M|setupAnalysis|  default| buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/clk |
|        |        |         |            |        |             |         | _r_REG668_S2/D                                     |
|   0.049|   0.000|   30.73%|   0:00:00.0| 3709.5M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
|        |        |         |            |        |             |         | _r_REG497_S1/D                                     |
|   0.049|   0.000|   30.73%|   0:00:00.0| 3709.5M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
|        |        |         |            |        |             |         | _r_REG497_S1/D                                     |
|   0.049|   0.000|   30.73%|   0:00:00.0| 3709.5M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
|        |        |         |            |        |             |         | _r_REG497_S1/D                                     |
|   0.050|   0.000|   30.73%|   0:00:00.0| 3712.8M|           NA|       NA| NA                                                 |
+--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=3712.8M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=3712.8M) ***
** GigaOpt Global Opt End WNS Slack 0.050  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.5/0:00:01.3 (1.2), totSession cpu/real = 0:01:46.7/0:03:51.4 (0.5), mem = 3273.7M
End: GigaOpt Global Optimization
Deactivate optFanout-based MLT
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 19 nets with fixed/cover wires excluded.
Info: 19 clock nets excluded from IPO operation.
Activate postCTS OCP-based MLT
Deactivate postCTS OCP-based MLT
Info: 19 nets with fixed/cover wires excluded.
Info: 19 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:47.0/0:03:51.6 (0.5), mem = 3565.8M
Usable buffer cells for single buffer setup transform:
CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR 
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack 0.051  TNS Slack 0.000 Density 30.73
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   30.73%|        -|   0.051|   0.000|   0:00:00.0| 3569.8M|
|   30.73%|        0|   0.051|   0.000|   0:00:00.0| 3569.8M|
|   30.73%|        0|   0.051|   0.000|   0:00:00.0| 3576.7M|
|   30.72%|        4|   0.051|   0.000|   0:00:00.0| 3713.7M|
|   30.72%|        0|   0.051|   0.000|   0:00:00.0| 3713.7M|
|   30.72%|        0|   0.051|   0.000|   0:00:00.0| 3713.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.051  TNS Slack 0.000 Density 30.72

Number of times islegalLocAvaiable called = 15 skipped = 0, called in commitmove = 4, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.5) (real = 0:00:01.0) **
*** Starting refinePlace (0:01:49 mem=3713.7M) ***
Total net bbox length = 7.329e+04 (3.595e+04 3.734e+04) (ext = 2.469e+03)
Move report: Detail placement moves 1 insts, mean move: 0.80 um, max move: 0.80 um 
	Max move on inst (buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLACEDFE_OFC136_n58): (267.00, 75.40) --> (267.80, 75.40)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3713.7MB
Summary Report:
Instances move: 1 (out of 2617 movable)
Instances flipped: 0
Mean displacement: 0.80 um
Max displacement: 0.80 um (Instance: buff_mult_arr0/genblk1_0__buffer_mult0/buffer0/PLACEDFE_OFC136_n58) (267, 75.4) -> (267.8, 75.4)
	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKBUFX2TR
Total net bbox length = 7.329e+04 (3.595e+04 3.734e+04) (ext = 2.469e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3713.7MB
*** Finished refinePlace (0:01:49 mem=3713.7M) ***
*** maximum move = 0.80 um ***
*** Finished re-routing un-routed nets (3713.7M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=3713.7M) ***
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.8/0:00:01.5 (1.2), totSession cpu/real = 0:01:48.7/0:03:53.1 (0.5), mem = 3713.7M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=3297.16M, totSessionCpu=0:01:49).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:01:49 mem=3297.9M) ***
Edge Data Id : 32320 / 4294967295
Data Id : 24636 / 4294967295
*** Finished SKP initialization (cpu=0:00:00.3, real=0:00:00.0)***
Timing cost in AAE based: 10524.1289151489272626
Move report: Detail placement moves 1070 insts, mean move: 3.91 um, max move: 20.80 um 
	Max move on inst (buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/U168): (59.80, 14.20) --> (53.40, 28.60)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 3297.9MB
Summary Report:
Instances move: 1070 (out of 2617 movable)
Instances flipped: 0
Mean displacement: 3.91 um
Max displacement: 20.80 um (Instance: buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/U168) (59.8, 14.2) -> (53.4, 28.6)
	Length: 7 sites, height: 1 rows, site name: IBM13SITE, cell type: OAI32X1TR
Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 3297.9MB
*** Finished refinePlace (0:01:51 mem=3297.9M) ***
eGR doReRoute: optGuide
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 8636 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8636
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 19  Num Prerouted Wires = 2135
[NR-eGR] Read 2702 nets ( ignored 19 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 2683
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2683 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 1.33% H + 0.02% V. EstWL: 7.557840e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M3 ( 3)        62( 0.67%)         1( 0.01%)   ( 0.68%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        64( 0.23%)         1( 0.00%)   ( 0.23%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.67% H + 0.00% V
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0   9476 
[NR-eGR]  M2  (2V)         38271  13628 
[NR-eGR]  M3  (3H)         42880    765 
[NR-eGR]  M4  (4V)          5957      0 
[NR-eGR]  M5  (5H)             0      0 
[NR-eGR]  M6  (6V)             0      0 
[NR-eGR]  MQ  (7H)             0      0 
[NR-eGR]  LM  (8V)             0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total        87109  23869 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 71130um
[NR-eGR] Total length: 87109um, number of vias: 23869
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.30 sec, Real: 0.22 sec, Curr Mem: 3200.17 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Extraction called for design 'PE_top' of instances=2635 and nets=2704 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design PE_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3200.168M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:51.2/0:03:55.2 (0.5), mem = 3219.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M3 (z=3)  |         19 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.7), totSession cpu/real = 0:01:51.2/0:03:55.3 (0.5), mem = 3219.2M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: PE_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3230.65)
Total number of fetched objects 2702
End delay calculation. (MEM=3484.49 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3484.49 CPU=0:00:00.6 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:52.3/0:03:55.7 (0.5), mem = 3492.5M
Info: 19 nets with fixed/cover wires excluded.
Info: 19 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 30.72%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 30.72%| 0:00:00.0|  3682.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=3682.8M) ***

*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.5/0:00:00.4 (1.4), totSession cpu/real = 0:01:52.8/0:03:56.1 (0.5), mem = 3270.8M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:53 mem=3271.5M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 17.222%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3271.5M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3271.5MB
Summary Report:
Instances move: 0 (out of 2617 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3271.5MB
*** Finished refinePlace (0:01:53 mem=3271.5M) ***
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Register exp ratio and priority group on 0 nets on 2702 nets : 

Active setup views:
 setupAnalysis
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'PE_top' of instances=2635 and nets=2704 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design PE_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 3181.309M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: PE_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3238.79)
Total number of fetched objects 2702
End delay calculation. (MEM=3497.14 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3497.14 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:00.0 totSessionCpu=0:01:54 mem=3505.1M)
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 8636 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8636
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 19  Num Prerouted Wires = 2135
[NR-eGR] Read 2702 nets ( ignored 19 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 2683
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2683 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 1.33% H + 0.02% V. EstWL: 7.557840e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M3 ( 3)        62( 0.67%)         1( 0.01%)   ( 0.68%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        64( 0.23%)         1( 0.00%)   ( 0.23%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.67% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.08 sec, Curr Mem: 3529.14 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          1.00 |          2.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 2.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |    46.60    17.80    61.00    32.20 |        1.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   147.40   349.00   161.80   352.60 |        1.00   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts
**optDesign ... cpu = 0:00:13, real = 0:00:10, mem = 2483.9M, totSessionCpu=0:01:54 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.054  |  0.054  |  0.059  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     13 (13)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.725%
Routing Overflow: 0.67% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:13, mem = 2487.6M, totSessionCpu=0:01:55 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1059        2  Slackened off %s from %s to %s.          
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
WARNING   IMPPSP-1003         32  Found use of '%s'. This will continue to...
*** Message Summary: 37 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:31.2/0:00:24.0 (1.3), totSession cpu/real = 0:01:55.2/0:03:59.8 (0.5), mem = 3278.1M
#% End ccopt_design (date=03/23 23:26:52, total cpu=0:00:31.2, real=0:00:24.0, peak res=2527.2M, current mem=2440.3M)
<CMD> report_ccopt_clock_trees -file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/post_ccopt.rpt -histograms -list_special_pins -no_invalidate
Clock tree timing engine global stage delay update for worstDelay:setup.early...
Clock tree timing engine global stage delay update for worstDelay:setup.early done. (took cpu=0:00:00.2 real=0:00:00.1)
Clock tree timing engine global stage delay update for worstDelay:setup.late...
Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for bestDelay:hold.early...
Clock tree timing engine global stage delay update for bestDelay:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for bestDelay:hold.late...
Clock tree timing engine global stage delay update for bestDelay:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> saveDesign db/PE_top_ccopt.enc
#% Begin save design ... (date=03/23 23:26:52, mem=2439.8M)
% Begin Save ccopt configuration ... (date=03/23 23:26:52, mem=2439.8M)
% End Save ccopt configuration ... (date=03/23 23:26:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=2440.1M, current mem=2440.1M)
% Begin Save netlist data ... (date=03/23 23:26:52, mem=2440.1M)
Writing Binary DB to db/PE_top_ccopt.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 23:26:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=2442.1M, current mem=2442.1M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file db/PE_top_ccopt.enc.dat.tmp/PE_top.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 23:26:52, mem=2442.1M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 23:26:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=2442.1M, current mem=2442.1M)
Saving preference file db/PE_top_ccopt.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 188 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save routing data ... (date=03/23 23:26:53, mem=2442.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3245.3M) ***
% End Save routing data ... (date=03/23 23:26:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=2442.4M, current mem=2442.4M)
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Saving PG file db/PE_top_ccopt.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 23:26:53 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3283.3M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file db/PE_top_ccopt.enc.dat.tmp/PE_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3267.3M) ***
#Saving pin access data to file db/PE_top_ccopt.enc.dat.tmp/PE_top.apa ...
#
Saving rc congestion map db/PE_top_ccopt.enc.dat.tmp/PE_top.congmap.gz ...
Saving preRoute extracted patterns in file 'db/PE_top_ccopt.enc.dat.tmp/PE_top.techData.gz' ...
Saving preRoute extraction data in directory 'db/PE_top_ccopt.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 23:26:55, mem=2442.6M)
% End Save power constraints data ... (date=03/23 23:26:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=2442.6M, current mem=2442.6M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design PE_top_ccopt.enc.dat.tmp
#% End save design ... (date=03/23 23:26:55, total cpu=0:00:00.8, real=0:00:03.0, peak res=2442.8M, current mem=2442.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setOptMode -addInst true -addInstancePrefix POSTCTS
<CMD> optDesign -postCTS -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts_0
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2442.8M, totSessionCpu=0:01:56 **
*** optDesign #1 [begin] : totSession cpu/real = 0:01:56.3/0:04:03.2 (0.5), mem = 3252.3M
GigaOpt running with 6 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:56.3/0:04:03.2 (0.5), mem = 3252.3M
**INFO: User settings:
setDesignMode -process                      130
setExtractRCMode -coupling_c_th             0.4
setExtractRCMode -effortLevel               medium
setExtractRCMode -engine                    preRoute
setExtractRCMode -relative_c_th             1
setExtractRCMode -total_c_th                0
setDelayCalMode -enable_high_fanout         true
setDelayCalMode -engine                     aae
setDelayCalMode -ignoreNetLoad              false
setDelayCalMode -socv_accuracy_mode         low
setOptMode -activeSetupViews                { setupAnalysis }
setOptMode -addInst                         true
setOptMode -addInstancePrefix               POSTCTS
setOptMode -allEndPoints                    true
setOptMode -autoSetupViews                  { setupAnalysis}
setOptMode -autoTDGRSetupViews              { setupAnalysis}
setOptMode -drcMargin                       0.1
setOptMode -effort                          high
setOptMode -fixDrc                          true
setOptMode -fixFanoutLoad                   true
setOptMode -holdTargetSlack                 0.05
setOptMode -maxLength                       1000
setOptMode -optimizeFF                      true
setOptMode -preserveAllSequential           false
setOptMode -restruct                        false
setOptMode -setupTargetSlack                0.05
setOptMode -usefulSkew                      false
setOptMode -usefulSkewCTS                   true
setPlaceMode -place_global_max_density      0.8
setPlaceMode -place_global_uniform_density  true
setPlaceMode -timingDriven                  true
setAnalysisMode -analysisType               onChipVariation
setAnalysisMode -checkType                  setup
setAnalysisMode -clkSrcPath                 true
setAnalysisMode -clockPropagation           sdcControl
setAnalysisMode -cppr                       both

Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2451.1M, totSessionCpu=0:01:57 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.1; extra margin 0.2
Hold Target Slack: user slack 0.05
Setup Target Slack: user slack 0.05; extra slack 0.0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3262.3M)
Compute RC Scale Done ...

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.054  |  0.054  |  0.059  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     13 (13)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.725%
Routing Overflow: 0.67% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2485.7M, totSessionCpu=0:01:58 **
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.1/0:00:02.0 (1.1), totSession cpu/real = 0:01:58.4/0:04:05.2 (0.5), mem = 3305.3M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:58.7/0:04:05.3 (0.5), mem = 3273.3M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M3 (z=3)  |         19 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.4), totSession cpu/real = 0:01:58.7/0:04:05.3 (0.5), mem = 3305.3M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 3305.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3305.3M) ***
*** Starting optimizing excluded clock nets MEM= 3305.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3305.3M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:58.7/0:04:05.3 (0.5), mem = 3305.3M
Info: 19 nets with fixed/cover wires excluded.
Info: 19 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.1), totSession cpu/real = 0:01:59.2/0:04:05.7 (0.5), mem = 3305.1M
End: GigaOpt high fanout net optimization
Activate optFanout-based MLT
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 19 nets with fixed/cover wires excluded.
Info: 19 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:59.3/0:04:05.8 (0.5), mem = 3305.8M
*info: 19 clock nets excluded
*info: 19 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.050  TNS Slack 0.000 
+--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+
|   0.050|   0.000|   30.72%|   0:00:00.0| 3626.7M|setupAnalysis|       NA| NA                                                 |
+--------+--------+---------+------------+--------+-------------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3626.7M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3626.7M) ***
** GigaOpt Global Opt End WNS Slack 0.050  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.5/0:00:01.3 (1.1), totSession cpu/real = 0:02:00.8/0:04:07.2 (0.5), mem = 3328.6M
End: GigaOpt Global Optimization
Deactivate optFanout-based MLT
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 19 nets with fixed/cover wires excluded.
Info: 19 clock nets excluded from IPO operation.
Activate postCTS OCP-based MLT
Deactivate postCTS OCP-based MLT
Info: 19 nets with fixed/cover wires excluded.
Info: 19 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:02:01.0/0:04:07.4 (0.5), mem = 3620.7M
Usable buffer cells for single buffer setup transform:
CLKBUFX2TR CLKBUFX3TR BUFX3TR BUFX2TR CLKBUFX4TR BUFX4TR CLKBUFX6TR BUFX6TR CLKBUFX8TR BUFX8TR BUFX12TR CLKBUFX12TR CLKBUFX16TR BUFX16TR CLKBUFX20TR BUFX20TR 
Number of usable buffer cells above: 16
Reclaim Optimization WNS Slack 0.054  TNS Slack 0.000 Density 30.72
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   30.72%|        -|   0.054|   0.000|   0:00:00.0| 3624.8M|
|   30.72%|        0|   0.054|   0.000|   0:00:00.0| 3624.8M|
|   30.72%|        1|   0.054|   0.000|   0:00:00.0| 3755.4M|
|   30.71%|        3|   0.054|   0.000|   0:00:01.0| 3778.0M|
|   30.71%|        0|   0.054|   0.000|   0:00:00.0| 3778.0M|
|   30.71%|        0|   0.054|   0.000|   0:00:00.0| 3778.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.054  TNS Slack 0.000 Density 30.71

Number of times islegalLocAvaiable called = 13 skipped = 0, called in commitmove = 3, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:02.0) **
*** Starting refinePlace (0:02:02 mem=3778.0M) ***
Total net bbox length = 7.113e+04 (3.484e+04 3.630e+04) (ext = 2.448e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3778.0MB
Summary Report:
Instances move: 0 (out of 2616 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 7.113e+04 (3.484e+04 3.630e+04) (ext = 2.448e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3778.0MB
*** Finished refinePlace (0:02:03 mem=3778.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3778.0M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=3778.0M) ***
*** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.7/0:00:01.3 (1.2), totSession cpu/real = 0:02:02.7/0:04:08.7 (0.5), mem = 3778.0M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=3345.45M, totSessionCpu=0:02:03).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:02:03 mem=3346.2M) ***
Edge Data Id : 32316 / 4294967295
Data Id : 24632 / 4294967295
*** Finished SKP initialization (cpu=0:00:00.4, real=0:00:00.0)***
Timing cost in AAE based: 9179.1666036144906684
Move report: Detail placement moves 370 insts, mean move: 3.81 um, max move: 16.80 um 
	Max move on inst (buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLACEDFE_OFC55_reset): (258.60, 273.40) --> (249.00, 266.20)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3348.2MB
Summary Report:
Instances move: 370 (out of 2616 movable)
Instances flipped: 0
Mean displacement: 3.81 um
Max displacement: 16.80 um (Instance: buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/PLACEDFE_OFC55_reset) (258.6, 273.4) -> (249, 266.2)
	Length: 5 sites, height: 1 rows, site name: IBM13SITE, cell type: BUFX3TR
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3348.2MB
*** Finished refinePlace (0:02:04 mem=3348.2M) ***
eGR doReRoute: optGuide
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 8636 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8636
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 19  Num Prerouted Wires = 2135
[NR-eGR] Read 2701 nets ( ignored 19 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 2682
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2682 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 1.39% H + 0.01% V. EstWL: 7.501680e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M3 ( 3)        66( 0.71%)         2( 0.02%)   ( 0.73%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        68( 0.24%)         2( 0.01%)   ( 0.25%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.72% H + 0.00% V
[NR-eGR]             Length (um)   Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1  (1H)             0   9474 
[NR-eGR]  M2  (2V)         37626  13464 
[NR-eGR]  M3  (3H)         42775    784 
[NR-eGR]  M4  (4V)          6270      0 
[NR-eGR]  M5  (5H)             0      0 
[NR-eGR]  M6  (6V)             0      0 
[NR-eGR]  MQ  (7H)             0      0 
[NR-eGR]  LM  (8V)             0      0 
[NR-eGR] -------------------------------
[NR-eGR]      Total        86671  23722 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 70716um
[NR-eGR] Total length: 86671um, number of vias: 23722
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.28 sec, Real: 0.21 sec, Curr Mem: 3260.51 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Extraction called for design 'PE_top' of instances=2634 and nets=2703 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design PE_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3260.512M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          1.00 |          1.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |    46.60    17.80    61.00    32.20 |        1.00   |
[hotspot] +-----+-------------------------------------+---------------+
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:02:04.8/0:04:10.5 (0.5), mem = 3279.6M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M3 (z=3)  |         19 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.7), totSession cpu/real = 0:02:04.8/0:04:10.6 (0.5), mem = 3279.6M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: PE_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3315.5)
Total number of fetched objects 2701
End delay calculation. (MEM=3573.86 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3573.86 CPU=0:00:00.5 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:02:05.9/0:04:11.0 (0.5), mem = 3581.9M
Info: 19 nets with fixed/cover wires excluded.
Info: 19 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|    11|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|     0.06|     0.00|       0|       0|       0| 30.71%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.06|     0.00|       1|       0|       0| 30.71%| 0:00:01.0|  3791.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.06|     0.00|       0|       0|       0| 30.71%| 0:00:00.0|  3791.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=3791.3M) ***

*** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.6/0:00:00.4 (1.4), totSession cpu/real = 0:02:06.5/0:04:11.4 (0.5), mem = 3366.2M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:02:07 mem=3366.9M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 17.239%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3366.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 1 insts, mean move: 1.20 um, max move: 1.20 um 
	Max move on inst (buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/POSTCTSFE_OFC137_n23): (20.20, 122.20) --> (21.40, 122.20)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3366.9MB
Summary Report:
Instances move: 1 (out of 2617 movable)
Instances flipped: 0
Mean displacement: 1.20 um
Max displacement: 1.20 um (Instance: buff_mult_arr0/genblk1_1__buffer_mult0/MULT_single0/POSTCTSFE_OFC137_n23) (20.2, 122.2) -> (21.4, 122.2)
	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKBUFX2TR
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3366.9MB
*** Finished refinePlace (0:02:07 mem=3366.9M) ***
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Register exp ratio and priority group on 0 nets on 2702 nets : 

Active setup views:
 setupAnalysis
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'PE_top' of instances=2635 and nets=2704 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design PE_top.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3281.754M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: PE_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3335.21)
Total number of fetched objects 2702
End delay calculation. (MEM=3598.1 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3598.1 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:00.0 totSessionCpu=0:02:08 mem=3606.1M)
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 8636 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8636
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 19  Num Prerouted Wires = 2135
[NR-eGR] Read 2702 nets ( ignored 19 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2683
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2683 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 1.37% H + 0.01% V. EstWL: 7.502040e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M3 ( 3)        66( 0.71%)         2( 0.02%)   ( 0.73%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        68( 0.24%)         2( 0.01%)   ( 0.25%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.72% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.12 sec, Real: 0.08 sec, Curr Mem: 3630.10 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          1.00 |          1.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |    46.60    17.80    61.00    32.20 |        1.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          1.00 |          2.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 2.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |    46.60    17.80    61.00    32.20 |        1.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   147.40   349.00   161.80   352.60 |        1.00   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts_0
**optDesign ... cpu = 0:00:12, real = 0:00:09, mem = 2541.0M, totSessionCpu=0:02:08 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.058  |  0.058  |  0.070  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     13 (13)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.710%
Routing Overflow: 0.72% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:12, mem = 2545.5M, totSessionCpu=0:02:09 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:00:12.6/0:00:11.7 (1.1), totSession cpu/real = 0:02:08.8/0:04:14.9 (0.5), mem = 3376.1M
<CMD> optDesign -postCTS -hold -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts_0_hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2497.0M, totSessionCpu=0:02:09 **
*** optDesign #2 [begin] : totSession cpu/real = 0:02:08.8/0:04:14.9 (0.5), mem = 3337.1M
GigaOpt running with 6 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:08.8/0:04:14.9 (0.5), mem = 3337.1M
**INFO: User settings:
setDesignMode -process                      130
setExtractRCMode -coupling_c_th             0.4
setExtractRCMode -effortLevel               medium
setExtractRCMode -engine                    preRoute
setExtractRCMode -relative_c_th             1
setExtractRCMode -total_c_th                0
setDelayCalMode -enable_high_fanout         true
setDelayCalMode -engine                     aae
setDelayCalMode -ignoreNetLoad              false
setDelayCalMode -socv_accuracy_mode         low
setOptMode -activeSetupViews                { setupAnalysis }
setOptMode -addInst                         true
setOptMode -addInstancePrefix               POSTCTS
setOptMode -allEndPoints                    true
setOptMode -autoSetupViews                  { setupAnalysis}
setOptMode -autoTDGRSetupViews              { setupAnalysis}
setOptMode -drcMargin                       0.1
setOptMode -effort                          high
setOptMode -fixDrc                          true
setOptMode -fixFanoutLoad                   true
setOptMode -holdTargetSlack                 0.05
setOptMode -maxLength                       1000
setOptMode -optimizeFF                      true
setOptMode -preserveAllSequential           false
setOptMode -restruct                        false
setOptMode -setupTargetSlack                0.05
setOptMode -usefulSkew                      false
setOptMode -usefulSkewCTS                   true
setPlaceMode -place_global_max_density      0.8
setPlaceMode -place_global_uniform_density  true
setPlaceMode -timingDriven                  true
setAnalysisMode -analysisType               onChipVariation
setAnalysisMode -checkType                  setup
setAnalysisMode -clkSrcPath                 true
setAnalysisMode -clockPropagation           sdcControl
setAnalysisMode -cppr                       both

Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2504.8M, totSessionCpu=0:02:10 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.1
Hold Target Slack: user slack 0.05
Setup Target Slack: user slack 0.05;
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3337.1M)
Compute RC Scale Done ...
*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:02:10.4/0:04:16.4 (0.5), mem = 3434.1M
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:11 mem=3377.1M ***
*** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:11.1/0:04:17.1 (0.5), mem = 3377.1M
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: PE_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3549.01)
Total number of fetched objects 2702
End delay calculation. (MEM=3635.05 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3635.05 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:02:13 mem=3643.1M)

Active hold views:
 holdAnalysis
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:01.6 real=0:00:01.0 totSessionCpu=0:02:13 mem=3673.6M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.7 real=0:00:01.0 totSessionCpu=0:02:13 mem=3673.6M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:02.1 real=0:00:01.0 totSessionCpu=0:02:13 mem=3665.6M ***

*Info: minBufDelay = 50.7 ps, libStdDelay = 22.7 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: setupAnalysis

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.058  |  0.058  |  0.070  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.093  |  0.203  |  0.093  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     13 (13)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.710%
Routing Overflow: 0.72% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 2563.3M, totSessionCpu=0:02:14 **
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:03.1/0:00:02.2 (1.4), totSession cpu/real = 0:02:14.2/0:04:19.3 (0.5), mem = 3385.1M
*** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:14.2/0:04:19.3 (0.5), mem = 3385.1M
*info: Run optDesign holdfix with 6 threads.
Info: 19 nets with fixed/cover wires excluded.
Info: 19 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 1 insts, 1 nets marked don't touch
**INFO: total 1 insts, 1 nets marked don't touch DB property
**INFO: total 1 insts, 1 nets unmarked don't touch

*** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.0/0:00:00.0 (1.1), totSession cpu/real = 0:02:14.2/0:04:19.3 (0.5), mem = 3518.1M

Active setup views:
 setupAnalysis
  Dominating endpoints: 0
  Dominating TNS: -0.000

**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3518.68 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 8636 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8636
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 19  Num Prerouted Wires = 2135
[NR-eGR] Read 2702 nets ( ignored 19 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2683
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2683 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 1.37% H + 0.01% V. EstWL: 7.502040e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         2( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]      M3 ( 3)        66( 0.71%)         2( 0.02%)   ( 0.73%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        68( 0.24%)         2( 0.01%)   ( 0.25%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.72% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.09 sec, Curr Mem: 3520.15 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          1.00 |          1.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |    46.60    17.80    61.00    32.20 |        1.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          1.00 |          2.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 2.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] | top |            hotspot bbox             | hotspot score |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  1  |    46.60    17.80    61.00    32.20 |        1.00   |
[hotspot] +-----+-------------------------------------+---------------+
[hotspot] |  2  |   147.40   349.00   161.80   352.60 |        1.00   |
[hotspot] +-----+-------------------------------------+---------------+
Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_cts_0_hold
**optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 2570.4M, totSessionCpu=0:02:14 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: PE_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3573.09)
Total number of fetched objects 2702
End delay calculation. (MEM=3637.13 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3637.13 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:02:16 mem=3645.1M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.058  |  0.058  |  0.070  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.093  |  0.203  |  0.093  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     13 (13)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.710%
Routing Overflow: 0.72% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 2579.5M, totSessionCpu=0:02:17 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #2 [finish] : cpu/real = 0:00:08.2/0:00:08.5 (1.0), totSession cpu/real = 0:02:17.1/0:04:23.4 (0.5), mem = 3400.6M
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> report_ccopt_skew_groups > /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/post_cts_skewgroups.rpt
Clock tree timing engine global stage delay update for worstDelay:setup.early...
Clock tree timing engine global stage delay update for worstDelay:setup.early done. (took cpu=0:00:00.2 real=0:00:00.1)
Clock tree timing engine global stage delay update for worstDelay:setup.late...
Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for bestDelay:hold.early...
Clock tree timing engine global stage delay update for bestDelay:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for bestDelay:hold.late...
Clock tree timing engine global stage delay update for bestDelay:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Skew Group Structure:
=====================

----------------------------------------------------------------------------
Skew Group               Sources    Constrained Sinks    Unconstrained Sinks
----------------------------------------------------------------------------
clk/typConstraintMode       1              716                    0
----------------------------------------------------------------------------

Skew Group Summary:
===================

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner             Skew Group               ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
worstDelay:setup.early    clk/typConstraintMode        -        0.249     0.264     0.258        0.004       ignored                  -         0.014              -
worstDelay:setup.late     clk/typConstraintMode    *0.100       0.250     0.264     0.258        0.004       explicit             0.100         0.014    100% {0.250, 0.264}
bestDelay:hold.early      clk/typConstraintMode        -        0.249     0.264     0.258        0.004       ignored                  -         0.014              -
bestDelay:hold.late       clk/typConstraintMode        -        0.250     0.264     0.258        0.004       ignored                  -         0.014              -
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

---------------------------------------------------------------------------------------
Timing Corner             Skew Group               Min ID    PathID    Max ID    PathID
---------------------------------------------------------------------------------------
worstDelay:setup.early    clk/typConstraintMode    0.249       1       0.264       2
-    min buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG620_S3/CK
-    max buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG135_S2/CK
worstDelay:setup.late     clk/typConstraintMode    0.250       3       0.264       4
-    min buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG620_S3/CK
-    max buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG135_S2/CK
bestDelay:hold.early      clk/typConstraintMode    0.249       5       0.264       6
-    min buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG620_S3/CK
-    max buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG135_S2/CK
bestDelay:hold.late       clk/typConstraintMode    0.250       7       0.264       8
-    min buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG620_S3/CK
-    max buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG135_S2/CK
---------------------------------------------------------------------------------------

Timing for timing corner worstDelay:setup.early, min clock_path:
================================================================

PathID    : 1
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG620_S3/CK
Delay     : 0.249

--------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.078  0.013  (0.000,10.000)    -            1    
CTS_ccl_a_inv_00018/A
-     CLKINVX8TR   rise   0.000   0.000   0.078  -      (9.600,12.000)     11.600   -       
CTS_ccl_a_inv_00018/Y
-     CLKINVX8TR   fall   0.049   0.049   0.050  0.035  (10.400,12.000)     0.800      1    
CTS_ccl_a_inv_00017/A
-     CLKINVX20TR  fall   0.001   0.050   0.050  -      (48.000,19.600)    45.200   -       
CTS_ccl_a_inv_00017/Y
-     CLKINVX20TR  rise   0.053   0.104   0.074  0.125  (48.400,20.000)     0.800      3    
CTS_ccl_a_inv_00015/A
-     CLKINVX16TR  rise   0.006   0.109   0.075  -      (99.200,102.400)  133.200   -       
CTS_ccl_a_inv_00015/Y
-     CLKINVX16TR  fall   0.064   0.173   0.076  0.123  (98.400,103.600)    2.000      4    
buff_mult_arr0/CTS_ccl_a_inv_00011/A
-     CLKINVX20TR  fall   0.003   0.177   0.077  -      (88.400,88.000)    25.600   -       
buff_mult_arr0/CTS_ccl_a_inv_00011/Y
-     CLKINVX20TR  rise   0.070   0.247   0.086  0.152  (88.000,87.600)     0.800     53    
buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG620_S3/CK
-     DFFQX1TR     rise   0.003   0.249   0.086  -      (75.200,92.000)    17.200   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner worstDelay:setup.early, max clock_path:
================================================================

PathID    : 2
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG144_S2/CK
Delay     : 0.264

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.078  0.013  (0.000,10.000)     -            1    
CTS_ccl_a_inv_00018/A
-     CLKINVX8TR   rise   0.000   0.000   0.078  -      (9.600,12.000)      11.600   -       
CTS_ccl_a_inv_00018/Y
-     CLKINVX8TR   fall   0.049   0.049   0.050  0.035  (10.400,12.000)      0.800      1    
CTS_ccl_a_inv_00017/A
-     CLKINVX20TR  fall   0.001   0.050   0.050  -      (48.000,19.600)     45.200   -       
CTS_ccl_a_inv_00017/Y
-     CLKINVX20TR  rise   0.053   0.104   0.074  0.125  (48.400,20.000)      0.800      3    
buff_mult_arr0/CTS_ccl_a_inv_00014/A
-     CLKINVX20TR  rise   0.007   0.111   0.075  -      (104.000,242.800)  278.400   -       
buff_mult_arr0/CTS_ccl_a_inv_00014/Y
-     CLKINVX20TR  fall   0.066   0.177   0.082  0.174  (104.400,243.200)    0.800      5    
buff_mult_arr0/CTS_ccl_a_inv_00006/A
-     CLKINVX20TR  fall   0.005   0.182   0.083  -      (145.200,253.600)   51.200   -       
buff_mult_arr0/CTS_ccl_a_inv_00006/Y
-     CLKINVX20TR  rise   0.079   0.261   0.098  0.176  (144.800,253.200)    0.800     62    
buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG144_S2/CK
-     DFFQX1TR     rise   0.003   0.264   0.098  -      (120.800,202.800)   74.400   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner worstDelay:setup.late, min clock_path:
===============================================================

PathID    : 3
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG620_S3/CK
Delay     : 0.250

--------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.078  0.013  (0.000,10.000)    -            1    
CTS_ccl_a_inv_00018/A
-     CLKINVX8TR   rise   0.000   0.000   0.078  -      (9.600,12.000)     11.600   -       
CTS_ccl_a_inv_00018/Y
-     CLKINVX8TR   fall   0.049   0.049   0.050  0.035  (10.400,12.000)     0.800      1    
CTS_ccl_a_inv_00017/A
-     CLKINVX20TR  fall   0.001   0.050   0.050  -      (48.000,19.600)    45.200   -       
CTS_ccl_a_inv_00017/Y
-     CLKINVX20TR  rise   0.053   0.104   0.074  0.125  (48.400,20.000)     0.800      3    
CTS_ccl_a_inv_00015/A
-     CLKINVX16TR  rise   0.006   0.109   0.075  -      (99.200,102.400)  133.200   -       
CTS_ccl_a_inv_00015/Y
-     CLKINVX16TR  fall   0.064   0.173   0.076  0.123  (98.400,103.600)    2.000      4    
buff_mult_arr0/CTS_ccl_a_inv_00011/A
-     CLKINVX20TR  fall   0.003   0.177   0.077  -      (88.400,88.000)    25.600   -       
buff_mult_arr0/CTS_ccl_a_inv_00011/Y
-     CLKINVX20TR  rise   0.070   0.247   0.086  0.152  (88.000,87.600)     0.800     53    
buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG620_S3/CK
-     DFFQX1TR     rise   0.003   0.250   0.086  -      (75.200,92.000)    17.200   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner worstDelay:setup.late, max clock_path:
===============================================================

PathID    : 4
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG144_S2/CK
Delay     : 0.264

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.078  0.013  (0.000,10.000)     -            1    
CTS_ccl_a_inv_00018/A
-     CLKINVX8TR   rise   0.000   0.000   0.078  -      (9.600,12.000)      11.600   -       
CTS_ccl_a_inv_00018/Y
-     CLKINVX8TR   fall   0.049   0.049   0.050  0.035  (10.400,12.000)      0.800      1    
CTS_ccl_a_inv_00017/A
-     CLKINVX20TR  fall   0.001   0.050   0.050  -      (48.000,19.600)     45.200   -       
CTS_ccl_a_inv_00017/Y
-     CLKINVX20TR  rise   0.053   0.104   0.074  0.125  (48.400,20.000)      0.800      3    
buff_mult_arr0/CTS_ccl_a_inv_00014/A
-     CLKINVX20TR  rise   0.007   0.111   0.075  -      (104.000,242.800)  278.400   -       
buff_mult_arr0/CTS_ccl_a_inv_00014/Y
-     CLKINVX20TR  fall   0.066   0.177   0.082  0.174  (104.400,243.200)    0.800      5    
buff_mult_arr0/CTS_ccl_a_inv_00006/A
-     CLKINVX20TR  fall   0.005   0.182   0.083  -      (145.200,253.600)   51.200   -       
buff_mult_arr0/CTS_ccl_a_inv_00006/Y
-     CLKINVX20TR  rise   0.079   0.261   0.098  0.176  (144.800,253.200)    0.800     62    
buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG144_S2/CK
-     DFFQX1TR     rise   0.003   0.264   0.098  -      (120.800,202.800)   74.400   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner bestDelay:hold.early, min clock_path:
==============================================================

PathID    : 5
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG620_S3/CK
Delay     : 0.249

--------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.078  0.013  (0.000,10.000)    -            1    
CTS_ccl_a_inv_00018/A
-     CLKINVX8TR   rise   0.000   0.000   0.078  -      (9.600,12.000)     11.600   -       
CTS_ccl_a_inv_00018/Y
-     CLKINVX8TR   fall   0.049   0.049   0.050  0.035  (10.400,12.000)     0.800      1    
CTS_ccl_a_inv_00017/A
-     CLKINVX20TR  fall   0.001   0.050   0.050  -      (48.000,19.600)    45.200   -       
CTS_ccl_a_inv_00017/Y
-     CLKINVX20TR  rise   0.053   0.104   0.074  0.125  (48.400,20.000)     0.800      3    
CTS_ccl_a_inv_00015/A
-     CLKINVX16TR  rise   0.006   0.109   0.075  -      (99.200,102.400)  133.200   -       
CTS_ccl_a_inv_00015/Y
-     CLKINVX16TR  fall   0.064   0.173   0.076  0.123  (98.400,103.600)    2.000      4    
buff_mult_arr0/CTS_ccl_a_inv_00011/A
-     CLKINVX20TR  fall   0.003   0.177   0.077  -      (88.400,88.000)    25.600   -       
buff_mult_arr0/CTS_ccl_a_inv_00011/Y
-     CLKINVX20TR  rise   0.070   0.247   0.086  0.152  (88.000,87.600)     0.800     53    
buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG620_S3/CK
-     DFFQX1TR     rise   0.003   0.249   0.086  -      (75.200,92.000)    17.200   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner bestDelay:hold.early, max clock_path:
==============================================================

PathID    : 6
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG144_S2/CK
Delay     : 0.264

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.078  0.013  (0.000,10.000)     -            1    
CTS_ccl_a_inv_00018/A
-     CLKINVX8TR   rise   0.000   0.000   0.078  -      (9.600,12.000)      11.600   -       
CTS_ccl_a_inv_00018/Y
-     CLKINVX8TR   fall   0.049   0.049   0.050  0.035  (10.400,12.000)      0.800      1    
CTS_ccl_a_inv_00017/A
-     CLKINVX20TR  fall   0.001   0.050   0.050  -      (48.000,19.600)     45.200   -       
CTS_ccl_a_inv_00017/Y
-     CLKINVX20TR  rise   0.053   0.104   0.074  0.125  (48.400,20.000)      0.800      3    
buff_mult_arr0/CTS_ccl_a_inv_00014/A
-     CLKINVX20TR  rise   0.007   0.111   0.075  -      (104.000,242.800)  278.400   -       
buff_mult_arr0/CTS_ccl_a_inv_00014/Y
-     CLKINVX20TR  fall   0.066   0.177   0.082  0.174  (104.400,243.200)    0.800      5    
buff_mult_arr0/CTS_ccl_a_inv_00006/A
-     CLKINVX20TR  fall   0.005   0.182   0.083  -      (145.200,253.600)   51.200   -       
buff_mult_arr0/CTS_ccl_a_inv_00006/Y
-     CLKINVX20TR  rise   0.079   0.261   0.098  0.176  (144.800,253.200)    0.800     62    
buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG144_S2/CK
-     DFFQX1TR     rise   0.003   0.264   0.098  -      (120.800,202.800)   74.400   -       
---------------------------------------------------------------------------------------------------

Timing for timing corner bestDelay:hold.late, min clock_path:
=============================================================

PathID    : 7
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG620_S3/CK
Delay     : 0.250

--------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace -------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.078  0.013  (0.000,10.000)    -            1    
CTS_ccl_a_inv_00018/A
-     CLKINVX8TR   rise   0.000   0.000   0.078  -      (9.600,12.000)     11.600   -       
CTS_ccl_a_inv_00018/Y
-     CLKINVX8TR   fall   0.049   0.049   0.050  0.035  (10.400,12.000)     0.800      1    
CTS_ccl_a_inv_00017/A
-     CLKINVX20TR  fall   0.001   0.050   0.050  -      (48.000,19.600)    45.200   -       
CTS_ccl_a_inv_00017/Y
-     CLKINVX20TR  rise   0.053   0.104   0.074  0.125  (48.400,20.000)     0.800      3    
CTS_ccl_a_inv_00015/A
-     CLKINVX16TR  rise   0.006   0.109   0.075  -      (99.200,102.400)  133.200   -       
CTS_ccl_a_inv_00015/Y
-     CLKINVX16TR  fall   0.064   0.173   0.076  0.123  (98.400,103.600)    2.000      4    
buff_mult_arr0/CTS_ccl_a_inv_00011/A
-     CLKINVX20TR  fall   0.003   0.177   0.077  -      (88.400,88.000)    25.600   -       
buff_mult_arr0/CTS_ccl_a_inv_00011/Y
-     CLKINVX20TR  rise   0.070   0.247   0.086  0.152  (88.000,87.600)     0.800     53    
buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/clk_r_REG620_S3/CK
-     DFFQX1TR     rise   0.003   0.250   0.086  -      (75.200,92.000)    17.200   -       
--------------------------------------------------------------------------------------------------

Timing for timing corner bestDelay:hold.late, max clock_path:
=============================================================

PathID    : 8
Path type : skew group clk/typConstraintMode (path 1 of 1)
Start     : clk
End       : buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG144_S2/CK
Delay     : 0.264

---------------------------------------------------------------------------------------------------
Name  Lib cell     Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                          (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace --------------------------------------------------------------------------------
clk
-     -            rise   -       0.000   0.078  0.013  (0.000,10.000)     -            1    
CTS_ccl_a_inv_00018/A
-     CLKINVX8TR   rise   0.000   0.000   0.078  -      (9.600,12.000)      11.600   -       
CTS_ccl_a_inv_00018/Y
-     CLKINVX8TR   fall   0.049   0.049   0.050  0.035  (10.400,12.000)      0.800      1    
CTS_ccl_a_inv_00017/A
-     CLKINVX20TR  fall   0.001   0.050   0.050  -      (48.000,19.600)     45.200   -       
CTS_ccl_a_inv_00017/Y
-     CLKINVX20TR  rise   0.053   0.104   0.074  0.125  (48.400,20.000)      0.800      3    
buff_mult_arr0/CTS_ccl_a_inv_00014/A
-     CLKINVX20TR  rise   0.007   0.111   0.075  -      (104.000,242.800)  278.400   -       
buff_mult_arr0/CTS_ccl_a_inv_00014/Y
-     CLKINVX20TR  fall   0.066   0.177   0.082  0.174  (104.400,243.200)    0.800      5    
buff_mult_arr0/CTS_ccl_a_inv_00006/A
-     CLKINVX20TR  fall   0.005   0.182   0.083  -      (145.200,253.600)   51.200   -       
buff_mult_arr0/CTS_ccl_a_inv_00006/Y
-     CLKINVX20TR  rise   0.079   0.261   0.098  0.176  (144.800,253.200)    0.800     62    
buff_mult_arr0/genblk1_2__buffer_mult0/MULT_single0/clk_r_REG144_S2/CK
-     DFFQX1TR     rise   0.003   0.264   0.098  -      (120.800,202.800)   74.400   -       
---------------------------------------------------------------------------------------------------


<CMD> saveDesign db/PE_top_placed_cts.enc
#% Begin save design ... (date=03/23 23:27:16, mem=2543.0M)
% Begin Save ccopt configuration ... (date=03/23 23:27:16, mem=2543.0M)
% End Save ccopt configuration ... (date=03/23 23:27:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=2543.0M, current mem=2543.0M)
% Begin Save netlist data ... (date=03/23 23:27:16, mem=2543.0M)
Writing Binary DB to db/PE_top_placed_cts.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 23:27:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=2545.1M, current mem=2545.1M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file db/PE_top_placed_cts.enc.dat.tmp/PE_top.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 23:27:16, mem=2545.1M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 23:27:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=2545.1M, current mem=2545.1M)
Saving preference file db/PE_top_placed_cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 188 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save routing data ... (date=03/23 23:27:17, mem=2545.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3371.6M) ***
% End Save routing data ... (date=03/23 23:27:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=2545.3M, current mem=2545.3M)
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Saving PG file db/PE_top_placed_cts.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 23:27:17 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3409.6M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file db/PE_top_placed_cts.enc.dat.tmp/PE_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3393.6M) ***
#Saving pin access data to file db/PE_top_placed_cts.enc.dat.tmp/PE_top.apa ...
#
Saving rc congestion map db/PE_top_placed_cts.enc.dat.tmp/PE_top.congmap.gz ...
Saving preRoute extracted patterns in file 'db/PE_top_placed_cts.enc.dat.tmp/PE_top.techData.gz' ...
Saving preRoute extraction data in directory 'db/PE_top_placed_cts.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 23:27:18, mem=2545.5M)
% End Save power constraints data ... (date=03/23 23:27:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=2545.5M, current mem=2545.5M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design PE_top_placed_cts.enc.dat.tmp
#% End save design ... (date=03/23 23:27:19, total cpu=0:00:00.8, real=0:00:03.0, peak res=2547.3M, current mem=2545.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -routeWithTimingDriven true -routeWithSiDriven true -routeSiEffort max -routeWithSiPostRouteFix true
<CMD> setNanoRouteMode -drouteFixAntenna true -drouteAutoStop false -routeDeleteAntennaReroute true -routeAntennaCellName ANTENNATR -routeInsertAntennaDiode true
<CMD> setNanoRouteMode -droutePostRouteSwapVia false -routeConcurrentMinimizeViaCountEffort medium -routeWithViaInPin true -drouteUseMultiCutViaEffort medium -routeBottomRoutingLayer 2 -routeTopRoutingLayer 4 -drouteOnGridOnly none
#WARNING (NRIF-82) When droutePostRouteSwapVia is set to 'false', the post route via swapping step will be performed on nets with attribute -multi_cut_via_effort, and to double cut vias.
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> routeDesign -globalDetail
#% Begin routeDesign (date=03/23 23:27:19, mem=2545.8M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2545.76 (MB), peak = 2882.98 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteAutoStop                         false
setNanoRouteMode -drouteFixAntenna                       true
setNanoRouteMode -drouteOnGridOnly                       none
setNanoRouteMode -droutePostRouteSwapVia                 false
setNanoRouteMode -drouteUseMultiCutViaEffort             medium
setNanoRouteMode -extractThirdPartyCompatible            false
setNanoRouteMode -grouteExpTdStdDelay                    22.7
setNanoRouteMode -routeAntennaCellName                   ANTENNATR
setNanoRouteMode -routeBottomRoutingLayer                2
setNanoRouteMode -routeConcurrentMinimizeViaCountEffort  medium
setNanoRouteMode -routeDeleteAntennaReroute              true
setNanoRouteMode -routeInsertAntennaDiode                true
setNanoRouteMode -routeSiEffort                          max
setNanoRouteMode -routeTopRoutingLayer                   4
setNanoRouteMode -routeWithSiDriven                      true
setNanoRouteMode -routeWithSiPostRouteFix                true
setNanoRouteMode -routeWithTimingDriven                  true
setNanoRouteMode -routeWithViaInPin                      true
setDesignMode -process                                   130
setExtractRCMode -coupling_c_th                          0.4
setExtractRCMode -effortLevel                            medium
setExtractRCMode -engine                                 preRoute
setExtractRCMode -relative_c_th                          1
setExtractRCMode -total_c_th                             0
setDelayCalMode -enable_high_fanout                      true
setDelayCalMode -engine                                  aae
setDelayCalMode -ignoreNetLoad                           false
setDelayCalMode -socv_accuracy_mode                      low
setSIMode -separate_delta_delay_on_data                  true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=3375.7M, init mem=3375.7M)
*info: Placed = 2635           (Fixed = 18)
*info: Unplaced = 0           
Placement Density:30.71%(34547/112493)
Placement Density (including fixed std cells):30.71%(34547/112493)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3375.7M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (19) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3375.7M) ***
% Begin globalDetailRoute (date=03/23 23:27:19, mem=2545.1M)

globalDetailRoute

#Start globalDetailRoute on Thu Mar 23 23:27:19 2023
#
#Generating timing data, please wait...
#2702 total nets, 2702 already routed, 2702 will ignore in trialRoute
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2438.57 (MB), peak = 2882.98 (MB)
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 1.500 (ns)
#Stage 1: cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2594.08 (MB), peak = 2882.98 (MB)
#Library Standard Delay: 22.70ps
#Slack threshold: 45.40ps
#*** Analyzed 21 timing critical paths, and collected 14.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2595.01 (MB), peak = 2882.98 (MB)
#Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2601.38 (MB), peak = 2882.98 (MB)
#Default setup view is reset to setupAnalysis.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2601.38 (MB), peak = 2882.98 (MB)
#Current view: setupAnalysis 
#Current enabled view: setupAnalysis 
#Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2598.66 (MB), peak = 2882.98 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=2704)
#NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
#Start routing data preparation on Thu Mar 23 23:27:21 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 2702 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Rebuild pin access data for option change.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2608.27 (MB), peak = 2882.98 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2610.33 (MB), peak = 2882.98 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration...
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2610.33 (MB), peak = 2882.98 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 2702.
#Total number of nets in the design = 2704.
#2683 routable nets do not have any wires.
#19 routable nets have routed wires.
#2683 nets will be global routed.
#19 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 6 threads.
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Mar 23 23:27:21 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2610.33 (MB)
#Peak memory = 2882.98 (MB)
#
#
#Start global routing on Thu Mar 23 23:27:21 2023
#
#
#Start global routing initialization on Thu Mar 23 23:27:21 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Mar 23 23:27:21 2023
#
#Start routing resource analysis on Thu Mar 23 23:27:21 2023
#
#Routing resource analysis is done on Thu Mar 23 23:27:21 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M2             V         647         227        1936     0.00%
#  M3             H         582         292        1936     0.00%
#  M4             V         645         229        1936     0.00%
#  --------------------------------------------------------------
#  Total                   1874      28.53%        5808     0.00%
#
#  19 nets (0.70%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 23:27:21 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2612.93 (MB), peak = 2882.98 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 23:27:21 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2612.93 (MB), peak = 2882.98 (MB)
#
#Skip 1/2 round for no nets in the round...
#Route nets in 2/2 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2617.01 (MB), peak = 2882.98 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2618.04 (MB), peak = 2882.98 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2618.04 (MB), peak = 2882.98 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2618.30 (MB), peak = 2882.98 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 2702.
#Total number of nets in the design = 2704.
#
#2702 routable nets have routed wires.
#19 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            2683  
#-----------------------------
#        Total            2683  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 19            2683  
#------------------------------------------------
#        Total                 19            2683  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#  M2            7(0.36%)      1(0.05%)      1(0.05%)   (0.46%)
#  M3            2(0.10%)      1(0.05%)      0(0.00%)   (0.15%)
#  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      9(0.15%)      2(0.03%)      1(0.02%)   (0.21%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#  Overflow after GR: 0.05% H + 0.15% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   M2(V)    |          1.00 |          1.00 |   158.39   201.59   172.79   215.99 |
[hotspot] |   M3(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M4(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   worst    | (M2)     1.00 | (M2)     1.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] | all layers |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 19
#Total wire length = 83777 um.
#Total half perimeter of net bounding box = 76362 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 32554 um.
#Total wire length on LAYER M3 = 40567 um.
#Total wire length on LAYER M4 = 10656 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 15455
#Total number of multi-cut vias = 4 (  0.0%)
#Total number of single cut vias = 15451 (100.0%)
#Up-Via Summary (total 15455):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              9040 (100.0%)         4 (  0.0%)       9044
# M2              5427 (100.0%)         0 (  0.0%)       5427
# M3               984 (100.0%)         0 (  0.0%)        984
#-----------------------------------------------------------
#                15451 (100.0%)         4 (  0.0%)      15455 
#
#Total number of involved regular nets 397
#Maximum src to sink distance  409.4
#Average of max src_to_sink distance  95.8
#Average of ave src_to_sink distance  67.9
#Max overcon = 5 tracks.
#Total overcon = 0.21%.
#Worst layer Gcell overcon rate = 0.15%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 7.70 (MB)
#Total memory = 2618.03 (MB)
#Peak memory = 2882.98 (MB)
#
#Finished global routing on Thu Mar 23 23:27:22 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2618.03 (MB), peak = 2882.98 (MB)
#Start Track Assignment.
#Done with 2979 horizontal wires in 2 hboxes and 3566 vertical wires in 2 hboxes.
#Done with 723 horizontal wires in 2 hboxes and 839 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M2         31008.33 	  0.08%  	  0.00% 	  0.01%
# M3         35380.56 	  0.09%  	  0.00% 	  0.00%
# M4          7903.30 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       74292.19  	  0.08% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 19
#Total wire length = 81559 um.
#Total half perimeter of net bounding box = 76362 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 31475 um.
#Total wire length on LAYER M3 = 39515 um.
#Total wire length on LAYER M4 = 10569 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 15455
#Total number of multi-cut vias = 4 (  0.0%)
#Total number of single cut vias = 15451 (100.0%)
#Up-Via Summary (total 15455):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              9040 (100.0%)         4 (  0.0%)       9044
# M2              5427 (100.0%)         0 (  0.0%)       5427
# M3               984 (100.0%)         0 (  0.0%)        984
#-----------------------------------------------------------
#                15451 (100.0%)         4 (  0.0%)      15455 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2619.74 (MB), peak = 2882.98 (MB)
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV_On
# Corner(s) : 
#rc-typ [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2621.75 (MB), peak = 2882.98 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.10 (MB)
#Total memory = 2625.96 (MB)
#Peak memory = 2882.98 (MB)
#Using multithreading with 6 threads.
#begin processing metal fill model file
#end processing metal fill model file
#
#Start Post Track Assignment Wire Spread.
#Done with 953 horizontal wires in 2 hboxes and 908 vertical wires in 2 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x3 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 4 hboxes with 6 threads on machine with  Xeon 4.27GHz 12288KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#Total 2702 nets were built. 40 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:00 .
#   Increased memory =    64.16 (MB), total memory =  2693.51 (MB), peak memory =  2882.98 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2657.62 (MB), peak = 2882.98 (MB)
#RC Statistics: 11433 Res, 7320 Ground Cap, 191 XCap (Edge to Edge)
#RC V/H edge ratio: 0.48, Avg V/H Edge Length: 3136.36 (7533), Avg L-Edge Length: 14056.85 (1817)
#Register nets and terms for rcdb /tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/nr372853_Ljw7Sb.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 16864 nodes, 14162 edges, and 484 xcaps
#40 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/nr372853_Ljw7Sb.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3588.918M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/nr372853_Ljw7Sb.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell PE_top has rcdb /tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/nr372853_Ljw7Sb.rcdb.d specified
Cell PE_top, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:01.0 mem: 3556.918M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:02
#Elapsed time = 00:00:03
#Increased memory = 32.60 (MB)
#Total memory = 2652.34 (MB)
#Peak memory = 2882.98 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: -52.478 -> -34.985, r2r -7.464 -> -4.976, unit 1000.000, clk period 1.500 (ns)
#Stage 1: cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2717.39 (MB), peak = 2882.98 (MB)
#Library Standard Delay: 22.70ps
#Slack threshold: 0.00ps
#*** Analyzed 257 timing critical paths, and collected 167.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2723.80 (MB), peak = 2882.98 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2724.84 (MB), peak = 2882.98 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
Worst slack reported in the design = 0.157078 (late)
*** writeDesignTiming (0:00:00.2) ***
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2725.08 (MB), peak = 2882.98 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 275
#Number of critical nets: 284
#	level 1 [-262.5,  -53.5]: 264 nets
#	level 2 [-262.5, -147.6]: 10 nets
#	level 3 [-255.1, -151.4]: 10 nets
#Total number of nets: 2702
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 1
#Setup timing driven post global route constraints on 306 nets
#3 critical nets are selected for extra spacing.
#Only one existing metal stack or more than three stacks, skip layer assignment!
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#  M2            6(0.31%)      1(0.05%)      1(0.05%)   (0.41%)
#  M3            2(0.10%)      1(0.05%)      0(0.00%)   (0.15%)
#  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      8(0.14%)      2(0.03%)      1(0.02%)   (0.19%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#  Overflow after GR: 0.05% H + 0.14% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   M2(V)    |          1.00 |          1.00 |   158.39   201.59   172.79   215.99 |
[hotspot] |   M3(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M4(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   worst    | (M2)     1.00 | (M2)     1.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] | all layers |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Max overcon = 5 tracks.
#Total overcon = 0.19%.
#Worst layer Gcell overcon rate = 0.15%.
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#| Avoid Detour             |         1 |
#| Prefer Extra Space       |         3 |
#+--------------------------+-----------+
#
#----------------------------------------------------
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 81497 um.
#Total half perimeter of net bounding box = 76362 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 31466 um.
#Total wire length on LAYER M3 = 39504 um.
#Total wire length on LAYER M4 = 10527 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 15451
#Total number of multi-cut vias = 4 (  0.0%)
#Total number of single cut vias = 15447 (100.0%)
#Up-Via Summary (total 15451):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              9040 (100.0%)         4 (  0.0%)       9044
# M2              5427 (100.0%)         0 (  0.0%)       5427
# M3               980 (100.0%)         0 (  0.0%)        980
#-----------------------------------------------------------
#                15447 (100.0%)         4 (  0.0%)      15451 
#
#Total number of involved regular nets 397
#Maximum src to sink distance  404.2
#Average of max src_to_sink distance  96.3
#Average of ave src_to_sink distance  68.3
#Total number of involved priority nets 19
#Maximum src to sink distance for priority net 277.7
#Average of max src_to_sink distance for priority net 133.5
#Average of ave src_to_sink distance for priority net 72.0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2726.81 (MB), peak = 2882.98 (MB)
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typAnalysis' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Type 'man IMPCTE-104' for more detail.
Current (total cpu=0:02:29, real=0:04:39, peak res=2883.0M, current mem=2466.7M)
PE_top
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2477.6M, current mem=2477.6M)
Current (total cpu=0:02:29, real=0:04:39, peak res=2883.0M, current mem=2477.6M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2477.61 (MB), peak = 2882.98 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 275
#Number of critical nets: 284
#	level 1 [-262.5,  -53.5]: 264 nets
#	level 2 [-262.5, -147.6]: 10 nets
#	level 3 [-255.1, -151.4]: 10 nets
#Total number of nets: 2702
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 158 horizontal wires in 2 hboxes and 154 vertical wires in 2 hboxes.
#Done with 14 horizontal wires in 2 hboxes and 33 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M2         30992.93 	  0.07%  	  0.00% 	  0.01%
# M3         35355.56 	  0.07%  	  0.00% 	  0.00%
# M4          7861.30 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       74209.79  	  0.06% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 81490 um.
#Total half perimeter of net bounding box = 76362 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 31472 um.
#Total wire length on LAYER M3 = 39488 um.
#Total wire length on LAYER M4 = 10530 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 15451
#Total number of multi-cut vias = 4 (  0.0%)
#Total number of single cut vias = 15447 (100.0%)
#Up-Via Summary (total 15451):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              9040 (100.0%)         4 (  0.0%)       9044
# M2              5427 (100.0%)         0 (  0.0%)       5427
# M3               980 (100.0%)         0 (  0.0%)        980
#-----------------------------------------------------------
#                15447 (100.0%)         4 (  0.0%)      15451 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2477.75 (MB), peak = 2882.98 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:07
#Increased memory = -123.35 (MB)
#Total memory = 2477.75 (MB)
#Peak memory = 2882.98 (MB)
#Using multithreading with 6 threads.
#Start reading timing information from file .timing_file_372853.tif.gz ...
#Read in timing information for 68 ports, 2635 instances from timing file .timing_file_372853.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 737
#
#    By Layer and Type :
#	          Short   CutSpc ViaInPin   Totals
#	M1            0        5      718      723
#	M2           14        0        0       14
#	Totals       14        5      718      737
#1186 out of 2635 instances (45.0%) need to be verified(marked ipoed), dirty area = 9.3%.
#   number of violations = 732
#
#    By Layer and Type :
#	          Short ViaInPin   Totals
#	M1            0      718      718
#	M2           14        0       14
#	Totals       14      718      732
#cpu time = 00:00:09, elapsed time = 00:00:02, memory = 2501.39 (MB), peak = 2882.98 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 42
#cpu time = 00:00:05, elapsed time = 00:00:01, memory = 2507.14 (MB), peak = 2882.98 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 86813 um.
#Total half perimeter of net bounding box = 76362 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 32061 um.
#Total wire length on LAYER M3 = 41092 um.
#Total wire length on LAYER M4 = 13660 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 20054
#Total number of multi-cut vias = 11478 ( 57.2%)
#Total number of single cut vias = 8576 ( 42.8%)
#Up-Via Summary (total 20054):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6306 ( 66.5%)      3174 ( 33.5%)       9480
# M2              1544 ( 17.5%)      7269 ( 82.5%)       8813
# M3               726 ( 41.2%)      1035 ( 58.8%)       1761
#-----------------------------------------------------------
#                 8576 ( 42.8%)     11478 ( 57.2%)      20054 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:14
#Elapsed time = 00:00:03
#Increased memory = 29.39 (MB)
#Total memory = 2507.14 (MB)
#Peak memory = 2882.98 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2498.23 (MB), peak = 2882.98 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 86816 um.
#Total half perimeter of net bounding box = 76362 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 31978 um.
#Total wire length on LAYER M3 = 41091 um.
#Total wire length on LAYER M4 = 13747 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 20124
#Total number of multi-cut vias = 11478 ( 57.0%)
#Total number of single cut vias = 8646 ( 43.0%)
#Up-Via Summary (total 20124):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6306 ( 66.5%)      3174 ( 33.5%)       9480
# M2              1560 ( 17.7%)      7269 ( 82.3%)       8829
# M3               780 ( 43.0%)      1035 ( 57.0%)       1815
#-----------------------------------------------------------
#                 8646 ( 43.0%)     11478 ( 57.0%)      20124 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 5
#Total number of net violated process antenna rule = 5
#
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#
# start diode insertion for process antenna violation fix ...
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2498.25 (MB), peak = 2882.98 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 86816 um.
#Total half perimeter of net bounding box = 76362 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 31978 um.
#Total wire length on LAYER M3 = 41091 um.
#Total wire length on LAYER M4 = 13747 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 20124
#Total number of multi-cut vias = 11478 ( 57.0%)
#Total number of single cut vias = 8646 ( 43.0%)
#Up-Via Summary (total 20124):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6306 ( 66.5%)      3174 ( 33.5%)       9480
# M2              1560 ( 17.7%)      7269 ( 82.3%)       8829
# M3               780 ( 43.0%)      1035 ( 57.0%)       1815
#-----------------------------------------------------------
#                 8646 ( 43.0%)     11478 ( 57.0%)      20124 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 5
#Total number of net violated process antenna rule = 5
#
#
#start delete and reroute for process antenna violation fix ...
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2499.43 (MB), peak = 2882.98 (MB)
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 86849 um.
#Total half perimeter of net bounding box = 76362 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 32248 um.
#Total wire length on LAYER M3 = 41124 um.
#Total wire length on LAYER M4 = 13478 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 20134
#Total number of multi-cut vias = 11492 ( 57.1%)
#Total number of single cut vias = 8642 ( 42.9%)
#Up-Via Summary (total 20134):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6304 ( 66.5%)      3176 ( 33.5%)       9480
# M2              1559 ( 17.6%)      7290 ( 82.4%)       8849
# M3               779 ( 43.2%)      1026 ( 56.8%)       1805
#-----------------------------------------------------------
#                 8642 ( 42.9%)     11492 ( 57.1%)      20134 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 86849 um.
#Total half perimeter of net bounding box = 76362 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 32248 um.
#Total wire length on LAYER M3 = 41124 um.
#Total wire length on LAYER M4 = 13478 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 20134
#Total number of multi-cut vias = 11492 ( 57.1%)
#Total number of single cut vias = 8642 ( 42.9%)
#Up-Via Summary (total 20134):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6304 ( 66.5%)      3176 ( 33.5%)       9480
# M2              1559 ( 17.6%)      7290 ( 82.4%)       8849
# M3               779 ( 43.2%)      1026 ( 56.8%)       1805
#-----------------------------------------------------------
#                 8642 ( 42.9%)     11492 ( 57.1%)      20134 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#99.95% of area are rerouted by ECO routing.
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2499.50 (MB), peak = 2882.98 (MB)
#CELL_VIEW PE_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 22
#Total wire length = 86849 um.
#Total half perimeter of net bounding box = 76362 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 32248 um.
#Total wire length on LAYER M3 = 41124 um.
#Total wire length on LAYER M4 = 13478 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 20134
#Total number of multi-cut vias = 12826 ( 63.7%)
#Total number of single cut vias = 7308 ( 36.3%)
#Up-Via Summary (total 20134):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6276 ( 66.2%)      3204 ( 33.8%)       9480
# M2               837 (  9.5%)      8012 ( 90.5%)       8849
# M3               195 ( 10.8%)      1610 ( 89.2%)       1805
#-----------------------------------------------------------
#                 7308 ( 36.3%)     12826 ( 63.7%)      20134 
#
#detailRoute Statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:04
#Increased memory = 21.76 (MB)
#Total memory = 2499.50 (MB)
#Peak memory = 2882.98 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:28
#Elapsed time = 00:00:12
#Increased memory = -52.46 (MB)
#Total memory = 2492.63 (MB)
#Peak memory = 2882.98 (MB)
#Number of warnings = 8
#Total number of warnings = 24
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 23:27:31 2023
#
% End globalDetailRoute (date=03/23 23:27:31, total cpu=0:00:28.4, real=0:00:12.0, peak res=2545.1M, current mem=2487.2M)
#Default setup view is reset to setupAnalysis.
#Default setup view is reset to setupAnalysis.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:29, elapsed time = 00:00:12, memory = 2475.62 (MB), peak = 2882.98 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 8 warning(s), 0 error(s)

#% End routeDesign (date=03/23 23:27:31, total cpu=0:00:28.7, real=0:00:12.0, peak res=2545.8M, current mem=2475.6M)
<CMD> saveDesign db/PE_top_routed.enc
#% Begin save design ... (date=03/23 23:27:31, mem=2474.7M)
% Begin Save ccopt configuration ... (date=03/23 23:27:31, mem=2474.7M)
% End Save ccopt configuration ... (date=03/23 23:27:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=2474.9M, current mem=2474.9M)
% Begin Save netlist data ... (date=03/23 23:27:31, mem=2474.9M)
Writing Binary DB to db/PE_top_routed.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 23:27:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=2475.0M, current mem=2475.0M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file db/PE_top_routed.enc.dat.tmp/PE_top.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 23:27:31, mem=2475.2M)
Saving AAE Data ...
AAE DB initialization (MEM=3336.18 CPU=0:00:00.0 REAL=0:00:01.0) 
% End Save AAE data ... (date=03/23 23:27:32, total cpu=0:00:00.1, real=0:00:01.0, peak res=2475.8M, current mem=2475.8M)
Saving preference file db/PE_top_routed.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=03/23 23:27:32, mem=2478.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=3336.7M) ***
% End Save routing data ... (date=03/23 23:27:33, total cpu=0:00:00.0, real=0:00:01.0, peak res=2478.5M, current mem=2478.5M)
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Saving PG file db/PE_top_routed.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 23:27:33 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3382.7M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file db/PE_top_routed.enc.dat.tmp/PE_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3366.7M) ***
#Saving pin access data to file db/PE_top_routed.enc.dat.tmp/PE_top.apa ...
#
Saving preRoute extracted patterns in file 'db/PE_top_routed.enc.dat.tmp/PE_top.techData.gz' ...
Saving preRoute extraction data in directory 'db/PE_top_routed.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 23:27:34, mem=2479.2M)
% End Save power constraints data ... (date=03/23 23:27:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=2479.2M, current mem=2479.2M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design PE_top_routed.enc.dat.tmp
#% End save design ... (date=03/23 23:27:34, total cpu=0:00:00.8, real=0:00:03.0, peak res=2479.3M, current mem=2479.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setDelayCalMode -engine aae -SIAware true -reportOutBound true
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> setOptMode -addInst true -addInstancePrefix POSTROUTE
<CMD> optDesign -postRoute -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_0
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2479.3M, totSessionCpu=0:02:48 **
*** optDesign #3 [begin] : totSession cpu/real = 0:02:47.7/0:04:42.1 (0.6), mem = 3316.7M
GigaOpt running with 6 threads.
*** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:02:47.7/0:04:42.1 (0.6), mem = 3316.7M
**INFO: User settings:
setNanoRouteMode -drouteAutoStop                                false
setNanoRouteMode -drouteFixAntenna                              true
setNanoRouteMode -drouteOnGridOnly                              none
setNanoRouteMode -droutePostRouteSwapVia                        false
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           22.7
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          ANTENNATR
setNanoRouteMode -routeBottomRoutingLayer                       2
setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
setNanoRouteMode -routeDeleteAntennaReroute                     true
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeSiEffort                                 max
setNanoRouteMode -routeTopRoutingLayer                          4
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -routeWithViaInPin                             true
setNanoRouteMode -timingEngine                                  .timing_file_372853.tif.gz
setDesignMode -process                                          130
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -effortLevel                                   medium
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -reportOutBound                                 true
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeHoldViews                                     { holdAnalysis }
setOptMode -activeSetupViews                                    { setupAnalysis }
setOptMode -addInst                                             true
setOptMode -addInstancePrefix                                   POSTROUTE
setOptMode -allEndPoints                                        true
setOptMode -autoHoldViews                                       { holdAnalysis}
setOptMode -autoSetupViews                                      { setupAnalysis}
setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
setOptMode -autoViewHoldTargetSlack                             500
setOptMode -drcMargin                                           0.1
setOptMode -effort                                              high
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -holdTargetSlack                                     0.05
setOptMode -maxLength                                           1000
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -restruct                                            false
setOptMode -setupTargetSlack                                    0.05
setOptMode -usefulSkew                                          false
setOptMode -usefulSkewCTS                                       true
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_global_max_density                          0.8
setPlaceMode -place_global_uniform_density                      true
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both

Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 2559.4M, totSessionCpu=0:02:48 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3381.5M, init mem=3381.5M)
*info: Placed = 2635           (Fixed = 18)
*info: Unplaced = 0           
Placement Density:30.71%(34547/112493)
Placement Density (including fixed std cells):30.71%(34547/112493)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3381.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.1; extra margin 0
Setup Target Slack: user slack 0.05
Hold Target Slack: user slack 0.05
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.7/0:00:00.5 (1.4), totSession cpu/real = 0:02:48.4/0:04:42.6 (0.6), mem = 3381.5M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=2704)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Thu Mar 23 23:27:35 2023
#
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2563.41 (MB), peak = 2882.98 (MB)
#Start routing data preparation on Thu Mar 23 23:27:35 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 2702 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2568.98 (MB), peak = 2882.98 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#rc-typ [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2570.23 (MB), peak = 2882.98 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#rc-typ [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2568.87 (MB), peak = 2882.98 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2568.87 (MB)
#Peak memory = 2882.98 (MB)
#Using multithreading with 6 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x3 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 4 hboxes with 6 threads on machine with  Xeon 3.30GHz 12288KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#Total 2702 nets were built. 35 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    57.22 (MB), total memory =  2626.75 (MB), peak memory =  2882.98 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/nr372853_oupMJu.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2585.52 (MB), peak = 2882.98 (MB)
#RC Statistics: 14880 Res, 8039 Ground Cap, 2529 XCap (Edge to Edge)
#RC V/H edge ratio: 0.44, Avg V/H Edge Length: 3184.88 (7754), Avg L-Edge Length: 8344.39 (3822)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/nr372853_oupMJu.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 17583 nodes, 14881 edges, and 5390 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2579.88 (MB), peak = 2882.98 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/nr372853_oupMJu.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3452.199M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/nr372853_oupMJu.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell PE_top has rcdb /tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/nr372853_oupMJu.rcdb.d specified
Cell PE_top, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 3452.199M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 10.93 (MB)
#Total memory = 2579.91 (MB)
#Peak memory = 2882.98 (MB)
#
#35 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(14421915)
#Calculate SNet Signature in MT (40532826)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 4.15GHz 12288KB Cache 12CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.46/6, scale score = 0.24.
#    Increased memory =    -0.03 (MB), total memory =  2566.85 (MB), peak memory =  2882.98 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2566.88 (MB), peak memory =  2882.98 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.27/6, scale score = 0.71.
#    Increased memory =     0.68 (MB), total memory =  2566.88 (MB), peak memory =  2882.98 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2566.21 (MB), peak memory =  2882.98 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.33/6, scale score = 0.56.
#    Increased memory =     0.68 (MB), total memory =  2566.88 (MB), peak memory =  2882.98 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.79/6, scale score = 0.30.
#    Increased memory =    -0.25 (MB), total memory =  2566.21 (MB), peak memory =  2882.98 (MB)
Reading RCDB with compressed RC data.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=3418.82 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: PE_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3418.82)
**WARN: (IMPESI-3106):	Delay calculation extrapolated slew on multiple instances in the design, which could reduce the accuracy. To know the details of actual and bound values, refer to the outbound reports named: ./PE_top.dc.outbound.slew.{early|late}.<view-name>.txt.
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2704,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3806.36 CPU=0:00:00.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3806.36 CPU=0:00:01.2 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3750.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3750.4M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=3655.51)
Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2702. 
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2704,  7.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=3921.64 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3921.64 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:01.0 totSessionCpu=0:02:54 mem=3927.6M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.006  |  0.036  | -0.006  |
|           TNS (ns):| -0.009  |  0.000  | -0.009  |
|    Violating Paths:|    4    |    0    |    4    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     13 (13)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.710%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:05, mem = 2756.0M, totSessionCpu=0:02:54 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] (optDesign #3) : totSession cpu/real = 0:02:54.5/0:04:47.3 (0.6), mem = 3669.7M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=19, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2685 (unrouted=2, trialRouted=0, noStatus=0, routed=2683, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 18 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        primary_delay_corner: worstDelay (default: )
        route_type is set for at least one object
        source_driver is set for at least one object
        target_insertion_delay is set for at least one object
        target_max_trans is set for at least one object
        target_max_trans_sdc is set for at least one object
        target_skew is set for at least one object
        target_skew_wire is set for at least one object
        use_inverters is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        cluster_when_starting_skewing: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        mini_not_full_band_size_factor: 0 (default: 100)
        pro_enable_post_commit_delay_update: 1 (default: false)
        r2r_iterations: 5 (default: 1)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
        source_driver: INVX2TR/A INVX2TR/Y (default: )
        use_inverters: true (default: auto)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
      Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
      Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
      Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 112492.800um^2
    Top Routing info:
      Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner worstDelay:setup, late and power domain auto-default:
      Slew time target (leaf):    0.100ns
      Slew time target (trunk):   0.100ns
      Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.084ns
      Buffer max distance: 540.378um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
      Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
      Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
      Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree timing engine global stage delay update for worstDelay:setup.late...
    Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree balancer configuration for skew_group clk/typConstraintMode:
      Sources:                     pin clk
      Total number of sinks:       716
      Delay constrained sinks:     716
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner worstDelay:setup.late:
      Skew target:                 0.100ns
      Insertion delay target:      0.100ns
    Primary reporting skew groups are:
    skew_group clk/typConstraintMode with 716 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=344.160um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=344.160um^2
      hp wire lengths  : top=0.000um, trunk=819.600um, leaf=2439.400um, total=3259.000um
    Clock DAG library cell distribution initial state {count}:
       Invs: CLKINVX20TR: 14 CLKINVX16TR: 3 CLKINVX8TR: 1 
    Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:00.9)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
    sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=344.160um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=344.160um^2
    cell capacitance : b=0.000pF, i=0.476pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.476pF
    sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.154pF, leaf=1.368pF, total=1.522pF
    wire lengths     : top=0.000um, trunk=854.800um, leaf=6976.580um, total=7831.380um
    hp wire lengths  : top=0.000um, trunk=819.600um, leaf=2439.400um, total=3259.000um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=11, worst=[0.012ns, 0.009ns, 0.007ns, 0.006ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.001ns, ...]} avg=0.005ns sd=0.003ns sum=0.052ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.100ns count=6 avg=0.082ns sd=0.017ns min=0.051ns max=0.101ns {1 <= 0.060ns, 1 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Leaf  : target=0.100ns count=13 avg=0.103ns sd=0.005ns min=0.096ns max=0.112ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 3 <= 0.100ns} {5 <= 0.105ns, 4 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Invs: CLKINVX20TR: 14 CLKINVX16TR: 3 CLKINVX8TR: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/typConstraintMode: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/typConstraintMode: insertion delay [min=0.261, max=0.275, avg=0.269, sd=0.004], skew [0.014 vs 0.100], 100% {0.261, 0.275} (wid=0.015 ws=0.006) (gid=0.263 gs=0.011)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.275ns.
Type 'man IMPCCOPT-1059' for more detail.
    
    Slackened skew group targets:
    
    ---------------------------------------------------------------------
    Skew group               Desired    Slackened    Desired    Slackened
                             Target     Target       Target     Target
                             Max ID     Max ID       Skew       Skew
    ---------------------------------------------------------------------
    clk/typConstraintMode     0.150       0.275         -           -
    ---------------------------------------------------------------------
    
    
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 19, tested: 19, violation detected: 11, violation ignored (due to small violation): 0, cannot run: 0, attempted: 11, unsuccessful: 0, sized: 1
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ----------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
    ----------------------------------------------------------------------------------------------------------------------------
    top                0                    0                   0            0                    0                   0
    trunk              1 [9.1%]             0                   0            0                    0 (0.0%)            1 (100.0%)
    leaf              10 [90.9%]            1 (10.0%)           0            0                    1 (10.0%)           9 (90.0%)
    ----------------------------------------------------------------------------------------------------------------------------
    Total             11 [100.0%]           1 (9.1%)            0            0                    1 (9.1%)           10 (90.9%)
    ----------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 10, Area change: 2.880um^2 (0.837%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=347.040um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=347.040um^2
      cell capacitance : b=0.000pF, i=0.481pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.481pF
      sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.154pF, leaf=1.368pF, total=1.522pF
      wire lengths     : top=0.000um, trunk=854.800um, leaf=6976.580um, total=7831.380um
      hp wire lengths  : top=0.000um, trunk=819.600um, leaf=2439.400um, total=3259.000um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Remaining Transition : {count=10, worst=[0.012ns, 0.009ns, 0.006ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.005ns sd=0.004ns sum=0.046ns
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.100ns count=6 avg=0.082ns sd=0.017ns min=0.051ns max=0.101ns {1 <= 0.060ns, 1 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Leaf  : target=0.100ns count=13 avg=0.102ns sd=0.006ns min=0.091ns max=0.112ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 3 <= 0.100ns} {5 <= 0.105ns, 3 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Invs: CLKINVX20TR: 15 CLKINVX16TR: 2 CLKINVX8TR: 1 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.clk/typConstraintMode: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk/typConstraintMode: insertion delay [min=0.260, max=0.275], skew [0.016 vs 0.100]
    Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for worstDelay:setup.late...
  Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
    sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=347.040um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=347.040um^2
    cell capacitance : b=0.000pF, i=0.481pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.481pF
    sink capacitance : total=1.028pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.154pF, leaf=1.368pF, total=1.522pF
    wire lengths     : top=0.000um, trunk=854.800um, leaf=6976.580um, total=7831.380um
    hp wire lengths  : top=0.000um, trunk=819.600um, leaf=2439.400um, total=3259.000um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=10, worst=[0.012ns, 0.009ns, 0.006ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.005ns sd=0.004ns sum=0.046ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.100ns count=6 avg=0.082ns sd=0.017ns min=0.051ns max=0.101ns {1 <= 0.060ns, 1 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Leaf  : target=0.100ns count=13 avg=0.102ns sd=0.006ns min=0.091ns max=0.112ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 3 <= 0.100ns} {5 <= 0.105ns, 3 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution PRO final {count}:
     Invs: CLKINVX20TR: 15 CLKINVX16TR: 2 CLKINVX8TR: 1 
  Primary reporting skew groups PRO final:
    skew_group default.clk/typConstraintMode: unconstrained
  Skew group summary PRO final:
    skew_group clk/typConstraintMode: insertion delay [min=0.260, max=0.275, avg=0.269, sd=0.004], skew [0.016 vs 0.100], 100% {0.260, 0.275} (wid=0.015 ws=0.006) (gid=0.263 gs=0.012)
PRO done.
Net route status summary:
  Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=19, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2685 (unrouted=2, trialRouted=0, noStatus=0, routed=2683, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Dumping Information for Job ...
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

Dumping Information for Job ...
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance adder0/U75, Cell type : NAND2X1TR, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0232 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

Dumping Information for Job ...
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_0__buffer_mult0/MULT_single0/U29, Cell type : NAND2X1TR, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0235 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

Dumping Information for Job ...
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance adder0/U3, Cell type : AOI21X1TR, Arc : B0v->Y^ because it's outside the characterized table range. The actual slew is 0.0254 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

Dumping Information for Job ...
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance adder0/U40, Cell type : NAND2X4TR, Arc : Bv->Y^ because it's outside the characterized table range. The actual slew is 0.0265 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

Dumping Information for Job ...
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance adder0/U3, Cell type : AOI21X1TR, Arc : B0v->Y^ because it's outside the characterized table range. The actual slew is 0.0253 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

Updating delays done.
PRO done. (took cpu=0:00:01.7 real=0:00:01.3)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** ClockDrv #1 [finish] (optDesign #3) : cpu/real = 0:00:01.8/0:00:01.3 (1.4), totSession cpu/real = 0:02:56.3/0:04:48.6 (0.6), mem = 4056.4M
**INFO: Start fixing DRV (Mem = 3758.12M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:02:56.4/0:04:48.7 (0.6), mem = 3758.1M
Info: 19 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 10.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.01|       0|       0|       0| 30.71%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.01|    -0.01|       0|       0|       0| 30.71%| 0:00:00.0|  4076.4M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=4076.4M) ***

*** DrvOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:01.3/0:00:01.2 (1.1), totSession cpu/real = 0:02:57.7/0:04:49.9 (0.6), mem = 3767.9M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:10, real = 0:00:08, mem = 2809.5M, totSessionCpu=0:02:58 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 3767.85M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.02min mem=3767.9M)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.006  |  0.032  | -0.006  |
|           TNS (ns):| -0.010  |  0.000  | -0.010  |
|    Violating Paths:|    5    |    0    |    5    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     13 (13)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.713%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:08, mem = 2809.2M, totSessionCpu=0:02:58 **
*** Timing NOT met, worst failing slack is -0.006
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 19 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:02:58.0/0:04:50.1 (0.6), mem = 3902.6M
*info: 19 clock nets excluded
** GigaOpt Optimizer WNS Slack -0.006 TNS Slack -0.010 Density 30.71
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.006|-0.010|
|reg2reg   | 0.032| 0.000|
|HEPG      | 0.032| 0.000|
|All Paths |-0.006|-0.010|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
|   0.032|   -0.006|   0.000|   -0.010|   30.71%|   0:00:00.0| 4082.9M|setupAnalysis|  reg2reg| adder0/DP_OP_12J1_122_5326_clk_r_REG91_S4/D        |
Dumping Information for Job 13 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance adder0/U83, Cell type : NAND2X1TR, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0279 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance adder0/U82, Cell type : OR2X1TR, Arc : Av->Yv because it's outside the characterized table range. The actual slew is 0.0279 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
Dumping Information for Job 29 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance adder0/U75, Cell type : NAND2X1TR, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0232 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
Dumping Information for Job ...
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance buff_mult_arr0/genblk1_3__buffer_mult0/U7, Cell type : NOR2BX1TR, Arc : ANv->Yv because it's outside the characterized table range. The actual slew is 0.0151 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

Dumping Information for Job ...
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance adder0/U75, Cell type : NAND2X1TR, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0267 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

|   0.045|   -0.006|   0.000|   -0.010|   30.76%|   0:00:00.0| 4308.6M|setupAnalysis|  reg2reg| adder0/clk_r_REG74_S1/D                            |
|   0.050|   -0.006|   0.000|   -0.010|   30.78%|   0:00:01.0| 4308.6M|           NA|       NA| NA                                                 |
|   0.050|   -0.006|   0.000|   -0.010|   30.78%|   0:00:00.0| 4308.6M|setupAnalysis|       NA| NA                                                 |
+--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=4308.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
|  -0.006|   -0.006|  -0.010|   -0.010|   30.78%|   0:00:00.0| 4308.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
|        |         |        |         |         |            |        |             |         | _r_REG350_S1/D                                     |
|   0.022|    0.022|   0.000|    0.000|   30.78%|   0:00:00.0| 4316.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk |
|        |         |        |         |         |            |        |             |         | _r_REG350_S1/D                                     |
|   0.047|    0.047|   0.000|    0.000|   30.79%|   0:00:00.0| 4316.6M|setupAnalysis|  default| buff_mult_arr0/genblk1_1__buffer_mult0/buffer0/clk |
|        |         |        |         |         |            |        |             |         | _r_REG502_S1/D                                     |
|   0.050|    0.050|   0.000|    0.000|   30.80%|   0:00:00.0| 4316.6M|           NA|       NA| NA                                                 |
|   0.050|    0.050|   0.000|    0.000|   30.80%|   0:00:00.0| 4316.6M|setupAnalysis|       NA| NA                                                 |
+--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=4316.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.9 real=0:00:01.0 mem=4316.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.051|0.000|
|reg2reg   |0.050|0.000|
|HEPG      |0.050|0.000|
|All Paths |0.050|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.050 TNS Slack 0.000 Density 30.80
Update Timing Windows (Threshold 0.023) ...
Re Calculate Delays on 5 Nets
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.051|0.000|
|reg2reg   |0.050|0.000|
|HEPG      |0.050|0.000|
|All Paths |0.050|0.000|
+----------+-----+-----+


*** Finish Post Route Setup Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=4316.6M) ***
*** WnsOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:02.3/0:00:01.6 (1.4), totSession cpu/real = 0:03:00.2/0:04:51.7 (0.6), mem = 3854.0M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
GigaOpt: target slack met, skip TNS optimization
**INFO: flowCheckPoint #3 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:13, real = 0:00:11, mem = 2846.2M, totSessionCpu=0:03:01 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3855.85M, totSessionCpu=0:03:01).
**optDesign ... cpu = 0:00:13, real = 0:00:11, mem = 2846.2M, totSessionCpu=0:03:01 **

Skipping post route harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:03:01 mem=3990.9M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3990.9MB
Summary Report:
Instances move: 0 (out of 2618 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3990.9MB
*** Finished refinePlace (0:03:01 mem=3990.9M) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 0.000 ns

Start Layer Assignment ...
WNS(0.000ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 12 cadidates out of 2704.
Total Assign Layers on 0 Nets (cpu 0:00:00.0).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 80 (3.0%)

Set Prefer Layer Routing Effort ...
Total Net(2702) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 0.000 ns

Start Layer Assignment ...
WNS(0.000ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 75 cadidates out of 2704.
Total Assign Layers on 0 Nets (cpu 0:00:00.1).
GigaOpt: setting up router preferences
GigaOpt: 1 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 80 (3.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     13 (13)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.797%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:11, mem = 2809.7M, totSessionCpu=0:03:02 **
**INFO: flowCheckPoint #4 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Existing Dirty Nets : 2
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 2
*** EcoRoute #1 [begin] (optDesign #3) : totSession cpu/real = 0:03:01.7/0:04:53.0 (0.6), mem = 3814.5M

globalDetailRoute

#Start globalDetailRoute on Thu Mar 23 23:27:45 2023
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=2704)
#NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 2702.
#Total number of nets in the design = 2704.
#43 routable nets do not have any wires.
#2659 routable nets have routed wires.
#43 nets will be global routed.
#4 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#20 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 6 threads.
#Start routing data preparation on Thu Mar 23 23:27:45 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 2702 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Processed 19/0 dirty instances, 0/26 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(17 insts marked dirty, reset pre-exisiting dirty flag on 17 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2819.12 (MB), peak = 3021.11 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2820.92 (MB), peak = 3021.11 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Mar 23 23:27:45 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.18 (MB)
#Total memory = 2820.92 (MB)
#Peak memory = 3021.11 (MB)
#
#
#Start global routing on Thu Mar 23 23:27:45 2023
#
#
#Start global routing initialization on Thu Mar 23 23:27:45 2023
#
#Number of eco nets is 43
#
#Start global routing data preparation on Thu Mar 23 23:27:45 2023
#
#Start routing resource analysis on Thu Mar 23 23:27:45 2023
#
#Routing resource analysis is done on Thu Mar 23 23:27:45 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M2             V         424         450        1936     0.00%
#  M3             H         336         538        1936     0.00%
#  M4             V         593         281        1936     0.00%
#  --------------------------------------------------------------
#  Total                   1353      48.38%        5808     0.00%
#
#  23 nets (0.85%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 23:27:45 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2821.23 (MB), peak = 3021.11 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 23:27:45 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2821.23 (MB), peak = 3021.11 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2821.48 (MB), peak = 3021.11 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 2702.
#Total number of nets in the design = 2704.
#
#2702 routable nets have routed wires.
#4 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#20 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  4              39  
#------------------------------------------------
#        Total                  4              39  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#---------------------------------------------------------------
#        Rules   Pref Extra Space   Avoid Detour   Unconstrained  
#---------------------------------------------------------------
#      Default                 23              1            2678  
#---------------------------------------------------------------
#        Total                 23              1            2678  
#---------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 23
#Total wire length = 86845 um.
#Total half perimeter of net bounding box = 76371 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 32240 um.
#Total wire length on LAYER M3 = 41127 um.
#Total wire length on LAYER M4 = 13478 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 20123
#Total number of multi-cut vias = 12809 ( 63.7%)
#Total number of single cut vias = 7314 ( 36.3%)
#Up-Via Summary (total 20123):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6278 ( 66.2%)      3199 ( 33.8%)       9477
# M2               841 (  9.5%)      8001 ( 90.5%)       8842
# M3               195 ( 10.8%)      1609 ( 89.2%)       1804
#-----------------------------------------------------------
#                 7314 ( 36.3%)     12809 ( 63.7%)      20123 
#
#Total number of involved priority nets 2
#Maximum src to sink distance for priority net 164.5
#Average of max src_to_sink distance for priority net 113.7
#Average of ave src_to_sink distance for priority net 66.8
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.57 (MB)
#Total memory = 2821.49 (MB)
#Peak memory = 3021.11 (MB)
#
#Finished global routing on Thu Mar 23 23:27:45 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2821.49 (MB), peak = 3021.11 (MB)
#Start Track Assignment.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 23
#Total wire length = 86853 um.
#Total half perimeter of net bounding box = 76371 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 32248 um.
#Total wire length on LAYER M3 = 41127 um.
#Total wire length on LAYER M4 = 13478 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 20123
#Total number of multi-cut vias = 12809 ( 63.7%)
#Total number of single cut vias = 7314 ( 36.3%)
#Up-Via Summary (total 20123):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6278 ( 66.2%)      3199 ( 33.8%)       9477
# M2               841 (  9.5%)      8001 ( 90.5%)       8842
# M3               195 ( 10.8%)      1609 ( 89.2%)       1804
#-----------------------------------------------------------
#                 7314 ( 36.3%)     12809 ( 63.7%)      20123 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2816.97 (MB), peak = 3021.11 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 2.22 (MB)
#Total memory = 2816.97 (MB)
#Peak memory = 3021.11 (MB)
#Using multithreading with 6 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 6.1% of the total area was rechecked for DRC, and 24.5% required routing.
#   number of violations = 5
#
#    By Layer and Type :
#	         MetSpc    Short ViaInPin   Totals
#	M1            1        0        1        2
#	M2            0        3        0        3
#	Totals        1        3        1        5
#17 out of 2635 instances (0.6%) need to be verified(marked ipoed), dirty area = 0.3%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2821.00 (MB), peak = 3021.11 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 23
#Total wire length = 86839 um.
#Total half perimeter of net bounding box = 76371 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 32254 um.
#Total wire length on LAYER M3 = 41109 um.
#Total wire length on LAYER M4 = 13475 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 20119
#Total number of multi-cut vias = 12791 ( 63.6%)
#Total number of single cut vias = 7328 ( 36.4%)
#Up-Via Summary (total 20119):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6278 ( 66.2%)      3202 ( 33.8%)       9480
# M2               854 (  9.7%)      7982 ( 90.3%)       8836
# M3               196 ( 10.9%)      1607 ( 89.1%)       1803
#-----------------------------------------------------------
#                 7328 ( 36.4%)     12791 ( 63.6%)      20119 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 4.03 (MB)
#Total memory = 2821.00 (MB)
#Peak memory = 3021.11 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2819.18 (MB), peak = 3021.11 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 23
#Total wire length = 86839 um.
#Total half perimeter of net bounding box = 76371 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 32254 um.
#Total wire length on LAYER M3 = 41109 um.
#Total wire length on LAYER M4 = 13475 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 20119
#Total number of multi-cut vias = 12791 ( 63.6%)
#Total number of single cut vias = 7328 ( 36.4%)
#Up-Via Summary (total 20119):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6278 ( 66.2%)      3202 ( 33.8%)       9480
# M2               854 (  9.7%)      7982 ( 90.3%)       8836
# M3               196 ( 10.9%)      1607 ( 89.1%)       1803
#-----------------------------------------------------------
#                 7328 ( 36.4%)     12791 ( 63.6%)      20119 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#
#Total number of nets with non-default rule or having extra spacing = 23
#Total wire length = 86839 um.
#Total half perimeter of net bounding box = 76371 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 32254 um.
#Total wire length on LAYER M3 = 41109 um.
#Total wire length on LAYER M4 = 13475 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 20119
#Total number of multi-cut vias = 12791 ( 63.6%)
#Total number of single cut vias = 7328 ( 36.4%)
#Up-Via Summary (total 20119):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6278 ( 66.2%)      3202 ( 33.8%)       9480
# M2               854 (  9.7%)      7982 ( 90.3%)       8836
# M3               196 ( 10.9%)      1607 ( 89.1%)       1803
#-----------------------------------------------------------
#                 7328 ( 36.4%)     12791 ( 63.6%)      20119 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#28.65% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2819.50 (MB), peak = 3021.11 (MB)
#CELL_VIEW PE_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 23
#Total wire length = 86839 um.
#Total half perimeter of net bounding box = 76371 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 32254 um.
#Total wire length on LAYER M3 = 41109 um.
#Total wire length on LAYER M4 = 13475 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 20119
#Total number of multi-cut vias = 12791 ( 63.6%)
#Total number of single cut vias = 7328 ( 36.4%)
#Up-Via Summary (total 20119):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6278 ( 66.2%)      3202 ( 33.8%)       9480
# M2               854 (  9.7%)      7982 ( 90.3%)       8836
# M3               196 ( 10.9%)      1607 ( 89.1%)       1803
#-----------------------------------------------------------
#                 7328 ( 36.4%)     12791 ( 63.6%)      20119 
#
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:01
#Increased memory = 2.53 (MB)
#Total memory = 2819.50 (MB)
#Peak memory = 3021.11 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:01
#Increased memory = -209.94 (MB)
#Total memory = 2599.76 (MB)
#Peak memory = 3021.11 (MB)
#Number of warnings = 3
#Total number of warnings = 27
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 23:27:46 2023
#
*** EcoRoute #1 [finish] (optDesign #3) : cpu/real = 0:00:03.6/0:00:01.4 (2.6), totSession cpu/real = 0:03:05.4/0:04:54.4 (0.6), mem = 3626.8M
**optDesign ... cpu = 0:00:18, real = 0:00:13, mem = 2592.7M, totSessionCpu=0:03:05 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #5 PostEcoSummary
Initializing multi-corner resistance tables ...
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=2704)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Thu Mar 23 23:27:47 2023
#
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2601.19 (MB), peak = 3021.11 (MB)
#Start routing data preparation on Thu Mar 23 23:27:47 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 2702 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2606.75 (MB), peak = 3021.11 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#rc-typ [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2608.68 (MB), peak = 3021.11 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#rc-typ [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2608.12 (MB), peak = 3021.11 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2608.12 (MB)
#Peak memory = 3021.11 (MB)
#Using multithreading with 6 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x3 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 4 hboxes with 6 threads on machine with  Xeon 4.07GHz 12288KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#Total 2702 nets were built. 34 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    55.85 (MB), total memory =  2663.96 (MB), peak memory =  3021.11 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/nr372853_XhWj5H.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2618.22 (MB), peak = 3021.11 (MB)
#RC Statistics: 14883 Res, 8042 Ground Cap, 2560 XCap (Edge to Edge)
#RC V/H edge ratio: 0.44, Avg V/H Edge Length: 3186.62 (7745), Avg L-Edge Length: 8334.93 (3829)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/nr372853_XhWj5H.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 17586 nodes, 14884 edges, and 5456 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2615.29 (MB), peak = 3021.11 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/nr372853_XhWj5H.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3686.527M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/nr372853_XhWj5H.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell PE_top has rcdb /tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/nr372853_XhWj5H.rcdb.d specified
Cell PE_top, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:00.0 mem: 3686.527M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 8.57 (MB)
#Total memory = 2615.32 (MB)
#Peak memory = 3021.11 (MB)
#
#34 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(1548438)
#Calculate SNet Signature in MT (67598235)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 3.30GHz 12288KB Cache 12CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.43/6, scale score = 0.24.
#    Increased memory =     0.00 (MB), total memory =  2600.68 (MB), peak memory =  3021.11 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2600.68 (MB), peak memory =  3021.11 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.31/6, scale score = 0.72.
#    Increased memory =     0.00 (MB), total memory =  2600.68 (MB), peak memory =  3021.11 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2600.68 (MB), peak memory =  3021.11 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.12/6, scale score = 0.52.
#    Increased memory =     0.00 (MB), total memory =  2600.68 (MB), peak memory =  3021.11 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.25/6, scale score = 0.21.
#    Increased memory =     0.30 (MB), total memory =  2600.68 (MB), peak memory =  3021.11 (MB)
**optDesign ... cpu = 0:00:21, real = 0:00:16, mem = 2600.7M, totSessionCpu=0:03:09 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: PE_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3614.14)
Reading RCDB with compressed RC data.
AAE_INFO: 6 threads acquired from CTE.
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2704,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3876.85 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3876.85 CPU=0:00:00.8 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3868.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3868.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=3720)
Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2702. 
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2704,  3.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=3987.13 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3987.13 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:01.0 totSessionCpu=0:03:11 mem=3993.1M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.052  |  0.049  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     13 (13)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.797%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:23, real = 0:00:17, mem = 2824.5M, totSessionCpu=0:03:11 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #6 OptimizationRecovery
*** Timing NOT met, worst failing slack is 0.049
*** Check timing (0:00:00.0)
VT info 8.01024641873 5
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:23, real = 0:00:17, mem = 2824.6M, totSessionCpu=0:03:11 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3771.28M, totSessionCpu=0:03:11).
**optDesign ... cpu = 0:00:23, real = 0:00:17, mem = 2824.6M, totSessionCpu=0:03:11 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #7 FinalSummary
Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_0
**optDesign ... cpu = 0:00:24, real = 0:00:17, mem = 2821.7M, totSessionCpu=0:03:11 **

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.052  |  0.049  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     13 (13)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.797%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:20, mem = 2823.4M, totSessionCpu=0:03:12 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #3 [finish] : cpu/real = 0:00:24.3/0:00:19.6 (1.2), totSession cpu/real = 0:03:12.1/0:05:01.7 (0.6), mem = 3764.9M
<CMD> optDesign -postRoute -hold -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_0_hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2810.0M, totSessionCpu=0:03:12 **
*** optDesign #4 [begin] : totSession cpu/real = 0:03:12.1/0:05:01.7 (0.6), mem = 3758.9M
GigaOpt running with 6 threads.
*** InitOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:03:12.1/0:05:01.7 (0.6), mem = 3758.9M
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -drouteAutoStop                                false
setNanoRouteMode -drouteFixAntenna                              true
setNanoRouteMode -drouteOnGridOnly                              none
setNanoRouteMode -droutePostRouteSwapVia                        false
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
setNanoRouteMode -extractDesignSignature                        76520151
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           22.7
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          ANTENNATR
setNanoRouteMode -routeBottomRoutingLayer                       2
setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
setNanoRouteMode -routeDeleteAntennaReroute                     true
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeSiEffort                                 max
setNanoRouteMode -routeTopRoutingLayer                          4
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -routeWithViaInPin                             true
setNanoRouteMode -timingEngine                                  .timing_file_372853.tif.gz
setDesignMode -process                                          130
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -effortLevel                                   medium
setExtractRCMode -engine                                        postRoute
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -reportOutBound                                 true
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { setupAnalysis }
setOptMode -addInst                                             true
setOptMode -addInstancePrefix                                   POSTROUTE
setOptMode -allEndPoints                                        true
setOptMode -autoSetupViews                                      { setupAnalysis}
setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0.1
setOptMode -effort                                              high
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -holdTargetSlack                                     0.05
setOptMode -maxLength                                           1000
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -restruct                                            false
setOptMode -setupTargetSlack                                    0.05
setOptMode -usefulSkew                                          false
setOptMode -usefulSkewCTS                                       true
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_global_max_density                          0.8
setPlaceMode -place_global_uniform_density                      true
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both

Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2818.8M, totSessionCpu=0:03:13 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3764.9M, init mem=3764.9M)
*info: Placed = 2635           (Fixed = 17)
*info: Unplaced = 0           
Placement Density:30.80%(34645/112493)
Placement Density (including fixed std cells):30.80%(34645/112493)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3764.9M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.1; extra margin 0
Setup Target Slack: user slack 0.05
Hold Target Slack: user slack 0.05
*** InitOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:01.1/0:00:01.0 (1.1), totSession cpu/real = 0:03:13.1/0:05:02.7 (0.6), mem = 3764.9M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #8 InitialSummary
#Start Inst Signature in MT(0)
#Start Net Signature in MT(1548438)
#Calculate SNet Signature in MT (67598235)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 4.09GHz 12288KB Cache 12CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.26/6, scale score = 0.21.
#    Increased memory =    -0.02 (MB), total memory =  2813.61 (MB), peak memory =  3021.11 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2813.63 (MB), peak memory =  3021.11 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.75/6, scale score = 0.79.
#    Increased memory =     0.02 (MB), total memory =  2813.63 (MB), peak memory =  3021.11 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2813.61 (MB), peak memory =  3021.11 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.26/6, scale score = 0.54.
#    Increased memory =     0.02 (MB), total memory =  2813.63 (MB), peak memory =  3021.11 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.78/6, scale score = 0.30.
#    Increased memory =    -4.75 (MB), total memory =  2813.61 (MB), peak memory =  3021.11 (MB)
The design is extracted. Skipping TQuantus.
**INFO: flowCheckPoint #9 OptimizationHold
GigaOpt Hold Optimizer is used
Reading RCDB with compressed RC data.
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:14 mem=3795.5M ***
*** BuildHoldData #1 [begin] (optDesign #4) : totSession cpu/real = 0:03:14.0/0:05:03.5 (0.6), mem = 3795.5M
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: PE_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3875.44)
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2704,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3971.36 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3971.36 CPU=0:00:00.9 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3963.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3963.4M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=3769.52)
Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2702. 
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2704,  0.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=4025.61 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4025.61 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:01.0 totSessionCpu=0:03:17 mem=4031.6M)

Active hold views:
 holdAnalysis
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:02.9 real=0:00:01.0 totSessionCpu=0:03:17 mem=4062.1M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:03.0 real=0:00:01.0 totSessionCpu=0:03:17 mem=4062.1M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:03.5 real=0:00:02.0 totSessionCpu=0:03:17 mem=4196.7M ***
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 50.7 ps, libStdDelay = 22.7 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: setupAnalysis

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.052  |  0.049  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.082  |  0.208  |  0.082  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     13 (13)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.797%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:06, mem = 2906.3M, totSessionCpu=0:03:20 **
*** BuildHoldData #1 [finish] (optDesign #4) : cpu/real = 0:00:05.7/0:00:03.9 (1.4), totSession cpu/real = 0:03:19.6/0:05:07.4 (0.6), mem = 3857.2M
*** HoldOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:03:19.6/0:05:07.4 (0.6), mem = 3857.2M
*info: Run optDesign holdfix with 6 threads.
Info: 19 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:03:19.7/0:05:07.5 (0.6), mem = 4043.7M
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:08, real = 0:00:06, mem = 2944.2M, totSessionCpu=0:03:20 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3892.20M, totSessionCpu=0:03:20).
**optDesign ... cpu = 0:00:08, real = 0:00:06, mem = 2944.3M, totSessionCpu=0:03:20 **

**INFO: Skipping refine place as no legal commits were detected
Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #10 FinalSummary
Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_0_hold
**optDesign ... cpu = 0:00:08, real = 0:00:06, mem = 2944.2M, totSessionCpu=0:03:20 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: PE_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3979.13)
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2704,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4055.97 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4055.97 CPU=0:00:00.8 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4048.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4048.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=3831.13)
Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2702. 
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2704,  0.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=4087.2 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4087.2 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:01.0 totSessionCpu=0:03:23 mem=4093.2M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.052  |  0.049  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.082  |  0.208  |  0.082  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     13 (13)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.797%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:11, mem = 2882.4M, totSessionCpu=0:03:24 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #4 [finish] : cpu/real = 0:00:12.3/0:00:11.1 (1.1), totSession cpu/real = 0:03:24.3/0:05:12.8 (0.7), mem = 3864.2M
<CMD> saveDesign db/PE_top_postroute_0.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/23 23:28:05, mem=2843.9M)
% Begin Save ccopt configuration ... (date=03/23 23:28:05, mem=2843.9M)
% End Save ccopt configuration ... (date=03/23 23:28:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=2843.9M, current mem=2843.9M)
% Begin Save netlist data ... (date=03/23 23:28:05, mem=2843.9M)
Writing Binary DB to db/PE_top_postroute_0.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 23:28:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=2845.3M, current mem=2845.3M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file db/PE_top_postroute_0.enc.dat.tmp/PE_top.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 23:28:05, mem=2845.3M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 23:28:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=2845.3M, current mem=2845.3M)
Saving preference file db/PE_top_postroute_0.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=03/23 23:28:06, mem=2845.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3833.7M) ***
% End Save routing data ... (date=03/23 23:28:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=2845.8M, current mem=2845.8M)
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Saving PG file db/PE_top_postroute_0.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 23:28:06 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3871.7M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file db/PE_top_postroute_0.enc.dat.tmp/PE_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3855.7M) ***
#Saving pin access data to file db/PE_top_postroute_0.enc.dat.tmp/PE_top.apa ...
#
Saving preRoute extracted patterns in file 'db/PE_top_postroute_0.enc.dat.tmp/PE_top.techData.gz' ...
Saving preRoute extraction data in directory 'db/PE_top_postroute_0.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 23:28:07, mem=2846.0M)
% End Save power constraints data ... (date=03/23 23:28:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=2846.0M, current mem=2846.0M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design PE_top_postroute_0.enc.dat.tmp
#% End save design ... (date=03/23 23:28:08, total cpu=0:00:00.8, real=0:00:03.0, peak res=2846.4M, current mem=2846.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> optDesign -postRoute -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_1
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2846.4M, totSessionCpu=0:03:25 **
*** optDesign #5 [begin] : totSession cpu/real = 0:03:25.2/0:05:15.8 (0.6), mem = 3846.8M
GigaOpt running with 6 threads.
*** InitOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:03:25.2/0:05:15.8 (0.6), mem = 3846.8M
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -drouteAutoStop                                false
setNanoRouteMode -drouteFixAntenna                              true
setNanoRouteMode -drouteOnGridOnly                              none
setNanoRouteMode -droutePostRouteSwapVia                        false
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
setNanoRouteMode -extractDesignSignature                        76520151
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           22.7
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          ANTENNATR
setNanoRouteMode -routeBottomRoutingLayer                       2
setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
setNanoRouteMode -routeDeleteAntennaReroute                     true
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeSiEffort                                 max
setNanoRouteMode -routeTopRoutingLayer                          4
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -routeWithViaInPin                             true
setNanoRouteMode -timingEngine                                  .timing_file_372853.tif.gz
setDesignMode -process                                          130
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -effortLevel                                   medium
setExtractRCMode -engine                                        postRoute
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -reportOutBound                                 true
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeHoldViews                                     { holdAnalysis }
setOptMode -activeSetupViews                                    { setupAnalysis }
setOptMode -addInst                                             true
setOptMode -addInstancePrefix                                   POSTROUTE
setOptMode -allEndPoints                                        true
setOptMode -autoHoldViews                                       { holdAnalysis}
setOptMode -autoSetupViews                                      { setupAnalysis}
setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
setOptMode -autoViewHoldTargetSlack                             500
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0.1
setOptMode -effort                                              high
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -holdTargetSlack                                     0.05
setOptMode -maxLength                                           1000
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -restruct                                            false
setOptMode -setupTargetSlack                                    0.05
setOptMode -usefulSkew                                          false
setOptMode -usefulSkewCTS                                       true
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_global_max_density                          0.8
setPlaceMode -place_global_uniform_density                      true
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both

Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2867.3M, totSessionCpu=0:03:26 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3836.9M, init mem=3868.9M)
*info: Placed = 2635           (Fixed = 17)
*info: Unplaced = 0           
Placement Density:30.80%(34645/112493)
Placement Density (including fixed std cells):30.80%(34645/112493)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3868.9M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.1; extra margin 0
Setup Target Slack: user slack 0.05
Hold Target Slack: user slack 0.05
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:01.3/0:00:01.1 (1.2), totSession cpu/real = 0:03:26.5/0:05:16.9 (0.7), mem = 3868.9M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #11 InitialSummary
#Start Inst Signature in MT(0)
#Start Net Signature in MT(1548438)
#Calculate SNet Signature in MT (67598235)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 3.30GHz 12288KB Cache 12CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.47/6, scale score = 0.24.
#    Increased memory =     0.00 (MB), total memory =  2865.61 (MB), peak memory =  3199.75 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2865.61 (MB), peak memory =  3199.75 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.61/6, scale score = 0.77.
#    Increased memory =     0.00 (MB), total memory =  2865.61 (MB), peak memory =  3199.75 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2865.61 (MB), peak memory =  3199.75 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.01/6, scale score = 0.50.
#    Increased memory =     0.00 (MB), total memory =  2865.61 (MB), peak memory =  3199.75 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.47/6, scale score = 0.25.
#    Increased memory =    -2.86 (MB), total memory =  2865.61 (MB), peak memory =  3199.75 (MB)
The design is extracted. Skipping TQuantus.
Reading RCDB with compressed RC data.

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.052  |  0.049  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     13 (13)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.797%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 2865.4M, totSessionCpu=0:03:27 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #12 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] (optDesign #5) : totSession cpu/real = 0:03:27.2/0:05:17.3 (0.7), mem = 3829.8M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=19, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2685 (unrouted=2, trialRouted=0, noStatus=0, routed=2683, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 18 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        primary_delay_corner: worstDelay (default: )
        route_type is set for at least one object
        source_driver is set for at least one object
        target_insertion_delay is set for at least one object
        target_max_trans is set for at least one object
        target_max_trans_sdc is set for at least one object
        target_skew is set for at least one object
        target_skew_wire is set for at least one object
        use_inverters is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        cluster_when_starting_skewing: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        mini_not_full_band_size_factor: 0 (default: 100)
        pro_enable_post_commit_delay_update: 1 (default: false)
        r2r_iterations: 5 (default: 1)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
        source_driver: INVX2TR/A INVX2TR/Y (default: )
        use_inverters: true (default: auto)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
      Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
      Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
      Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 112492.800um^2
    Top Routing info:
      Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner worstDelay:setup, late and power domain auto-default:
      Slew time target (leaf):    0.100ns
      Slew time target (trunk):   0.100ns
      Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.084ns
      Buffer max distance: 540.378um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
      Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
      Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
      Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree timing engine global stage delay update for worstDelay:setup.late...
    Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree balancer configuration for skew_group clk/typConstraintMode:
      Sources:                     pin clk
      Total number of sinks:       716
      Delay constrained sinks:     716
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner worstDelay:setup.late:
      Skew target:                 0.100ns
      Insertion delay target:      0.100ns
    Primary reporting skew groups are:
    skew_group clk/typConstraintMode with 716 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=347.040um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=347.040um^2
      hp wire lengths  : top=0.000um, trunk=819.600um, leaf=2439.400um, total=3259.000um
    Clock DAG library cell distribution initial state {count}:
       Invs: CLKINVX20TR: 15 CLKINVX16TR: 2 CLKINVX8TR: 1 
    Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:00.9)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
    sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=347.040um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=347.040um^2
    cell capacitance : b=0.000pF, i=0.481pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.481pF
    sink capacitance : total=1.031pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.154pF, leaf=1.369pF, total=1.523pF
    wire lengths     : top=0.000um, trunk=855.600um, leaf=6977.780um, total=7833.380um
    hp wire lengths  : top=0.000um, trunk=819.600um, leaf=2439.400um, total=3259.000um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=10, worst=[0.012ns, 0.009ns, 0.006ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.005ns sd=0.004ns sum=0.046ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.100ns count=6 avg=0.082ns sd=0.017ns min=0.051ns max=0.101ns {1 <= 0.060ns, 1 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Leaf  : target=0.100ns count=13 avg=0.102ns sd=0.005ns min=0.092ns max=0.112ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 3 <= 0.100ns} {5 <= 0.105ns, 3 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Invs: CLKINVX20TR: 15 CLKINVX16TR: 2 CLKINVX8TR: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/typConstraintMode: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/typConstraintMode: insertion delay [min=0.261, max=0.276, avg=0.269, sd=0.004], skew [0.015 vs 0.100], 100% {0.261, 0.276} (wid=0.015 ws=0.006) (gid=0.263 gs=0.011)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.275ns.
Type 'man IMPCCOPT-1059' for more detail.
    
    Slackened skew group targets:
    
    ---------------------------------------------------------------------
    Skew group               Desired    Slackened    Desired    Slackened
                             Target     Target       Target     Target
                             Max ID     Max ID       Skew       Skew
    ---------------------------------------------------------------------
    clk/typConstraintMode     0.150       0.275         -           -
    ---------------------------------------------------------------------
    
    
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 19, tested: 19, violation detected: 10, violation ignored (due to small violation): 0, cannot run: 0, attempted: 10, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0
    trunk              1 [10.0%]            0           0            0                    0 (0.0%)           1 (100.0%)
    leaf               9 [90.0%]            0           0            0                    0 (0.0%)           9 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total             10 [100.0%]           0           0            0                    0 (0.0%)          10 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 10, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=347.040um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=347.040um^2
      cell capacitance : b=0.000pF, i=0.481pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.481pF
      sink capacitance : total=1.031pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.154pF, leaf=1.369pF, total=1.523pF
      wire lengths     : top=0.000um, trunk=855.600um, leaf=6977.780um, total=7833.380um
      hp wire lengths  : top=0.000um, trunk=819.600um, leaf=2439.400um, total=3259.000um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Remaining Transition : {count=10, worst=[0.012ns, 0.009ns, 0.006ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.005ns sd=0.004ns sum=0.046ns
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.100ns count=6 avg=0.082ns sd=0.017ns min=0.051ns max=0.101ns {1 <= 0.060ns, 1 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Leaf  : target=0.100ns count=13 avg=0.102ns sd=0.005ns min=0.092ns max=0.112ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 3 <= 0.100ns} {5 <= 0.105ns, 3 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Invs: CLKINVX20TR: 15 CLKINVX16TR: 2 CLKINVX8TR: 1 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.clk/typConstraintMode: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk/typConstraintMode: insertion delay [min=0.261, max=0.276], skew [0.015 vs 0.100]
    Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for worstDelay:setup.late...
  Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
    sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=347.040um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=347.040um^2
    cell capacitance : b=0.000pF, i=0.481pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.481pF
    sink capacitance : total=1.031pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.154pF, leaf=1.369pF, total=1.523pF
    wire lengths     : top=0.000um, trunk=855.600um, leaf=6977.780um, total=7833.380um
    hp wire lengths  : top=0.000um, trunk=819.600um, leaf=2439.400um, total=3259.000um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=10, worst=[0.012ns, 0.009ns, 0.006ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.005ns sd=0.004ns sum=0.046ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.100ns count=6 avg=0.082ns sd=0.017ns min=0.051ns max=0.101ns {1 <= 0.060ns, 1 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Leaf  : target=0.100ns count=13 avg=0.102ns sd=0.005ns min=0.092ns max=0.112ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 3 <= 0.100ns} {5 <= 0.105ns, 3 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution PRO final {count}:
     Invs: CLKINVX20TR: 15 CLKINVX16TR: 2 CLKINVX8TR: 1 
  Primary reporting skew groups PRO final:
    skew_group default.clk/typConstraintMode: unconstrained
  Skew group summary PRO final:
    skew_group clk/typConstraintMode: insertion delay [min=0.261, max=0.276, avg=0.269, sd=0.004], skew [0.015 vs 0.100], 100% {0.261, 0.276} (wid=0.015 ws=0.006) (gid=0.263 gs=0.011)
PRO done.
Net route status summary:
  Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=19, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2685 (unrouted=2, trialRouted=0, noStatus=0, routed=2683, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Dumping Information for Job ...
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

Updating delays done.
PRO done. (took cpu=0:00:01.4 real=0:00:01.2)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** ClockDrv #1 [finish] (optDesign #5) : cpu/real = 0:00:01.5/0:00:01.2 (1.2), totSession cpu/real = 0:03:28.6/0:05:18.6 (0.7), mem = 4215.6M
**INFO: Start fixing DRV (Mem = 3920.33M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:03:28.7/0:05:18.6 (0.7), mem = 3920.3M
Info: 19 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 10.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 30.80%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 30.80%| 0:00:00.0|  4238.6M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=4238.6M) ***

*** DrvOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:01.3/0:00:01.2 (1.1), totSession cpu/real = 0:03:30.0/0:05:19.9 (0.7), mem = 3933.1M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 2931.1M, totSessionCpu=0:03:30 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 3933.06M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.02min mem=3933.1M)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.052  |  0.049  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     13 (13)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.797%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 2930.2M, totSessionCpu=0:03:30 **
*** Timing NOT met, worst failing slack is 0.049
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 19 clock nets excluded from IPO operation.
*** WnsOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:03:30.3/0:05:20.0 (0.7), mem = 4066.8M
*info: 19 clock nets excluded
** GigaOpt Optimizer WNS Slack 0.049 TNS Slack 0.000 Density 30.80
OptDebug: Start of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.049|0.000|
|reg2reg   |0.052|0.000|
|HEPG      |0.052|0.000|
|All Paths |0.049|0.000|
+----------+-----+-----+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+
|   0.049|    0.049|   0.000|    0.000|   30.80%|   0:00:00.0| 4267.2M|setupAnalysis|  default| buff_mult_arr0/genblk1_2__buffer_mult0/buffer0/clk |
|        |         |        |         |         |            |        |             |         | _r_REG159_S1/D                                     |
|   0.050|    0.050|   0.000|    0.000|   30.80%|   0:00:00.0| 4437.3M|           NA|       NA| NA                                                 |
|   0.050|    0.050|   0.000|    0.000|   30.80%|   0:00:00.0| 4437.3M|setupAnalysis|       NA| NA                                                 |
+--------+---------+--------+---------+---------+------------+--------+-------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=4437.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=4437.3M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.050|0.000|
|reg2reg   |0.052|0.000|
|HEPG      |0.052|0.000|
|All Paths |0.050|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.050 TNS Slack 0.000 Density 30.80
Update Timing Windows (Threshold 0.023) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.050|0.000|
|reg2reg   |0.052|0.000|
|HEPG      |0.052|0.000|
|All Paths |0.050|0.000|
+----------+-----+-----+


*** Finish Post Route Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=4437.3M) ***
*** WnsOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:01.7/0:00:01.4 (1.2), totSession cpu/real = 0:03:32.0/0:05:21.5 (0.7), mem = 3992.7M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
GigaOpt: target slack met, skip TNS optimization
**INFO: flowCheckPoint #13 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:08, real = 0:00:06, mem = 2960.6M, totSessionCpu=0:03:33 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3994.56M, totSessionCpu=0:03:33).
**optDesign ... cpu = 0:00:08, real = 0:00:06, mem = 2960.6M, totSessionCpu=0:03:33 **

Skipping post route harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:03:33 mem=4129.6M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4129.6MB
Summary Report:
Instances move: 0 (out of 2618 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4129.6MB
*** Finished refinePlace (0:03:33 mem=4129.6M) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 0.002 ns

Start Layer Assignment ...
WNS(0.002ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 12 cadidates out of 2704.
Total Assign Layers on 0 Nets (cpu 0:00:00.0).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 80 (3.0%)

Set Prefer Layer Routing Effort ...
Total Net(2702) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 0.000 ns

Start Layer Assignment ...
WNS(0.000ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 75 cadidates out of 2704.
Total Assign Layers on 0 Nets (cpu 0:00:00.1).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 80 (3.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.052  |  0.050  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     13 (13)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.799%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:07, mem = 2923.8M, totSessionCpu=0:03:33 **
**INFO: flowCheckPoint #14 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] (optDesign #5) : totSession cpu/real = 0:03:33.5/0:05:22.8 (0.7), mem = 3963.7M

globalDetailRoute

#Start globalDetailRoute on Thu Mar 23 23:28:15 2023
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=2704)
#NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 2702.
#Total number of nets in the design = 2704.
#1 routable net do not has any wires.
#2701 routable nets have routed wires.
#1 net will be global routed.
#24 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Using multithreading with 6 threads.
#Start routing data preparation on Thu Mar 23 23:28:15 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 2702 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Processed 1/0 dirty instance, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(1 inst marked dirty, reset pre-exisiting dirty flag on 1 inst, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2933.56 (MB), peak = 3199.75 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2935.36 (MB), peak = 3199.75 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Mar 23 23:28:15 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.75 (MB)
#Total memory = 2935.36 (MB)
#Peak memory = 3199.75 (MB)
#
#
#Start global routing on Thu Mar 23 23:28:15 2023
#
#
#Start global routing initialization on Thu Mar 23 23:28:15 2023
#
#Number of eco nets is 1
#
#Start global routing data preparation on Thu Mar 23 23:28:15 2023
#
#Start routing resource analysis on Thu Mar 23 23:28:15 2023
#
#Routing resource analysis is done on Thu Mar 23 23:28:15 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M2             V         419         455        1936     0.00%
#  M3             H         329         545        1936     0.00%
#  M4             V         590         284        1936     0.00%
#  --------------------------------------------------------------
#  Total                   1339      48.93%        5808     0.00%
#
#  23 nets (0.85%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Mar 23 23:28:15 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2935.67 (MB), peak = 3199.75 (MB)
#
#
#Global routing initialization is done on Thu Mar 23 23:28:15 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2935.67 (MB), peak = 3199.75 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2935.92 (MB), peak = 3199.75 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 2702.
#Total number of nets in the design = 2704.
#
#2702 routable nets have routed wires.
#24 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               1  
#-----------------------------
#        Total               1  
#-----------------------------
#
#Routing constraints summary of the whole design:
#---------------------------------------------------------------
#        Rules   Pref Extra Space   Avoid Detour   Unconstrained  
#---------------------------------------------------------------
#      Default                 23              1            2678  
#---------------------------------------------------------------
#        Total                 23              1            2678  
#---------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 23
#Total wire length = 86839 um.
#Total half perimeter of net bounding box = 76371 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 32254 um.
#Total wire length on LAYER M3 = 41109 um.
#Total wire length on LAYER M4 = 13475 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 20119
#Total number of multi-cut vias = 12791 ( 63.6%)
#Total number of single cut vias = 7328 ( 36.4%)
#Up-Via Summary (total 20119):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6278 ( 66.2%)      3202 ( 33.8%)       9480
# M2               854 (  9.7%)      7982 ( 90.3%)       8836
# M3               196 ( 10.9%)      1607 ( 89.1%)       1803
#-----------------------------------------------------------
#                 7328 ( 36.4%)     12791 ( 63.6%)      20119 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.57 (MB)
#Total memory = 2935.93 (MB)
#Peak memory = 3199.75 (MB)
#
#Finished global routing on Thu Mar 23 23:28:15 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2935.93 (MB), peak = 3199.75 (MB)
#Start Track Assignment.
#Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Done with 0 horizontal wires in 2 hboxes and 0 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 23
#Total wire length = 86839 um.
#Total half perimeter of net bounding box = 76371 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 32254 um.
#Total wire length on LAYER M3 = 41109 um.
#Total wire length on LAYER M4 = 13475 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 20119
#Total number of multi-cut vias = 12791 ( 63.6%)
#Total number of single cut vias = 7328 ( 36.4%)
#Up-Via Summary (total 20119):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6278 ( 66.2%)      3202 ( 33.8%)       9480
# M2               854 (  9.7%)      7982 ( 90.3%)       8836
# M3               196 ( 10.9%)      1607 ( 89.1%)       1803
#-----------------------------------------------------------
#                 7328 ( 36.4%)     12791 ( 63.6%)      20119 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2935.28 (MB), peak = 3199.75 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.68 (MB)
#Total memory = 2935.28 (MB)
#Peak memory = 3199.75 (MB)
#Using multithreading with 6 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 2.0% of the total area was rechecked for DRC, and 2.0% required routing.
#   number of violations = 0
#1 out of 2635 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2935.82 (MB), peak = 3199.75 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 23
#Total wire length = 86837 um.
#Total half perimeter of net bounding box = 76371 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 32254 um.
#Total wire length on LAYER M3 = 41108 um.
#Total wire length on LAYER M4 = 13475 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 20120
#Total number of multi-cut vias = 12792 ( 63.6%)
#Total number of single cut vias = 7328 ( 36.4%)
#Up-Via Summary (total 20120):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6278 ( 66.2%)      3202 ( 33.8%)       9480
# M2               854 (  9.7%)      7983 ( 90.3%)       8837
# M3               196 ( 10.9%)      1607 ( 89.1%)       1803
#-----------------------------------------------------------
#                 7328 ( 36.4%)     12792 ( 63.6%)      20120 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.54 (MB)
#Total memory = 2935.82 (MB)
#Peak memory = 3199.75 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2934.39 (MB), peak = 3199.75 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 23
#Total wire length = 86837 um.
#Total half perimeter of net bounding box = 76371 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 32254 um.
#Total wire length on LAYER M3 = 41108 um.
#Total wire length on LAYER M4 = 13475 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 20120
#Total number of multi-cut vias = 12792 ( 63.6%)
#Total number of single cut vias = 7328 ( 36.4%)
#Up-Via Summary (total 20120):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6278 ( 66.2%)      3202 ( 33.8%)       9480
# M2               854 (  9.7%)      7983 ( 90.3%)       8837
# M3               196 ( 10.9%)      1607 ( 89.1%)       1803
#-----------------------------------------------------------
#                 7328 ( 36.4%)     12792 ( 63.6%)      20120 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#
#Total number of nets with non-default rule or having extra spacing = 23
#Total wire length = 86837 um.
#Total half perimeter of net bounding box = 76371 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 32254 um.
#Total wire length on LAYER M3 = 41108 um.
#Total wire length on LAYER M4 = 13475 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 20120
#Total number of multi-cut vias = 12792 ( 63.6%)
#Total number of single cut vias = 7328 ( 36.4%)
#Up-Via Summary (total 20120):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6278 ( 66.2%)      3202 ( 33.8%)       9480
# M2               854 (  9.7%)      7983 ( 90.3%)       8837
# M3               196 ( 10.9%)      1607 ( 89.1%)       1803
#-----------------------------------------------------------
#                 7328 ( 36.4%)     12792 ( 63.6%)      20120 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#2.53% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2933.98 (MB), peak = 3199.75 (MB)
#CELL_VIEW PE_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 23
#Total wire length = 86837 um.
#Total half perimeter of net bounding box = 76371 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 32254 um.
#Total wire length on LAYER M3 = 41108 um.
#Total wire length on LAYER M4 = 13475 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 20120
#Total number of multi-cut vias = 12792 ( 63.6%)
#Total number of single cut vias = 7328 ( 36.4%)
#Up-Via Summary (total 20120):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6278 ( 66.2%)      3202 ( 33.8%)       9480
# M2               854 (  9.7%)      7983 ( 90.3%)       8837
# M3               196 ( 10.9%)      1607 ( 89.1%)       1803
#-----------------------------------------------------------
#                 7328 ( 36.4%)     12792 ( 63.6%)      20120 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = -1.30 (MB)
#Total memory = 2933.98 (MB)
#Peak memory = 3199.75 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = -203.80 (MB)
#Total memory = 2720.01 (MB)
#Peak memory = 3199.75 (MB)
#Number of warnings = 3
#Total number of warnings = 30
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 23:28:16 2023
#
*** EcoRoute #1 [finish] (optDesign #5) : cpu/real = 0:00:02.1/0:00:01.1 (1.9), totSession cpu/real = 0:03:35.6/0:05:23.9 (0.7), mem = 3802.4M
**optDesign ... cpu = 0:00:10, real = 0:00:08, mem = 2714.6M, totSessionCpu=0:03:36 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #15 PostEcoSummary
Initializing multi-corner resistance tables ...
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=2704)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Thu Mar 23 23:28:16 2023
#
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2721.23 (MB), peak = 3199.75 (MB)
#Start routing data preparation on Thu Mar 23 23:28:16 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 2702 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2726.80 (MB), peak = 3199.75 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#rc-typ [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2730.09 (MB), peak = 3199.75 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#rc-typ [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2730.10 (MB), peak = 3199.75 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2730.10 (MB)
#Peak memory = 3199.75 (MB)
#Using multithreading with 6 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x3 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 4 hboxes with 6 threads on machine with  Xeon 4.07GHz 12288KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#Total 2702 nets were built. 34 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    60.86 (MB), total memory =  2790.95 (MB), peak memory =  3199.75 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/nr372853_JKu7C4.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2745.24 (MB), peak = 3199.75 (MB)
#RC Statistics: 14883 Res, 8042 Ground Cap, 2562 XCap (Edge to Edge)
#RC V/H edge ratio: 0.44, Avg V/H Edge Length: 3186.62 (7745), Avg L-Edge Length: 8334.93 (3829)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/nr372853_JKu7C4.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 17586 nodes, 14884 edges, and 5462 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2741.21 (MB), peak = 3199.75 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/nr372853_JKu7C4.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3862.121M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/nr372853_JKu7C4.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell PE_top has rcdb /tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/nr372853_JKu7C4.rcdb.d specified
Cell PE_top, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:01.0 mem: 3862.121M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 14.43 (MB)
#Total memory = 2741.23 (MB)
#Peak memory = 3199.75 (MB)
#
#34 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(62346077)
#Calculate SNet Signature in MT (119744452)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 3.30GHz 12288KB Cache 12CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.50/6, scale score = 0.25.
#    Increased memory =     0.02 (MB), total memory =  2727.39 (MB), peak memory =  3199.75 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2727.38 (MB), peak memory =  3199.75 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.39/6, scale score = 0.73.
#    Increased memory =    -0.02 (MB), total memory =  2727.38 (MB), peak memory =  3199.75 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2727.39 (MB), peak memory =  3199.75 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.90/6, scale score = 0.48.
#    Increased memory =    -0.02 (MB), total memory =  2727.38 (MB), peak memory =  3199.75 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.83/6, scale score = 0.30.
#    Increased memory =    -0.35 (MB), total memory =  2727.39 (MB), peak memory =  3199.75 (MB)
**optDesign ... cpu = 0:00:14, real = 0:00:11, mem = 2727.4M, totSessionCpu=0:03:39 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: PE_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3837.01)
Reading RCDB with compressed RC data.
AAE_INFO: 6 threads acquired from CTE.
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2704,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4120.79 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4120.79 CPU=0:00:00.9 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4112.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4112.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=3949.95)
Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2702. 
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2704,  3.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=4218.08 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4218.08 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:01.0 totSessionCpu=0:03:41 mem=4224.1M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.052  |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     13 (13)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.799%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:12, mem = 2951.8M, totSessionCpu=0:03:41 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #16 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:16, real = 0:00:12, mem = 2951.8M, totSessionCpu=0:03:41 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4001.15M, totSessionCpu=0:03:41).
**optDesign ... cpu = 0:00:16, real = 0:00:12, mem = 2951.8M, totSessionCpu=0:03:41 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #17 FinalSummary
Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_1
**optDesign ... cpu = 0:00:16, real = 0:00:13, mem = 2951.0M, totSessionCpu=0:03:42 **

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.052  |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     13 (13)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.799%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:15, mem = 2955.9M, totSessionCpu=0:03:42 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #5 [finish] : cpu/real = 0:00:17.2/0:00:15.4 (1.1), totSession cpu/real = 0:03:42.4/0:05:31.3 (0.7), mem = 3995.6M
<CMD> optDesign -postRoute -setup -hold -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_1
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2942.6M, totSessionCpu=0:03:42 **
*** optDesign #6 [begin] : totSession cpu/real = 0:03:42.4/0:05:31.3 (0.7), mem = 3989.6M
GigaOpt running with 6 threads.
*** InitOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:03:42.4/0:05:31.3 (0.7), mem = 3989.6M
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -drouteAutoStop                                false
setNanoRouteMode -drouteFixAntenna                              true
setNanoRouteMode -drouteOnGridOnly                              none
setNanoRouteMode -droutePostRouteSwapVia                        false
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
setNanoRouteMode -extractDesignSignature                        128666368
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           22.7
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          ANTENNATR
setNanoRouteMode -routeBottomRoutingLayer                       2
setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
setNanoRouteMode -routeDeleteAntennaReroute                     true
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeSiEffort                                 max
setNanoRouteMode -routeTopRoutingLayer                          4
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -routeWithViaInPin                             true
setNanoRouteMode -timingEngine                                  .timing_file_372853.tif.gz
setDesignMode -process                                          130
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -effortLevel                                   medium
setExtractRCMode -engine                                        postRoute
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -reportOutBound                                 true
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { setupAnalysis }
setOptMode -addInst                                             true
setOptMode -addInstancePrefix                                   POSTROUTE
setOptMode -allEndPoints                                        true
setOptMode -autoSetupViews                                      { setupAnalysis}
setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0.1
setOptMode -effort                                              high
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -holdTargetSlack                                     0.05
setOptMode -maxLength                                           1000
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -restruct                                            false
setOptMode -setupTargetSlack                                    0.05
setOptMode -usefulSkew                                          false
setOptMode -usefulSkewCTS                                       true
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_global_max_density                          0.8
setPlaceMode -place_global_uniform_density                      true
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both

Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2951.4M, totSessionCpu=0:03:43 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3973.6M, init mem=4005.6M)
*info: Placed = 2635           (Fixed = 17)
*info: Unplaced = 0           
Placement Density:30.80%(34646/112493)
Placement Density (including fixed std cells):30.80%(34646/112493)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=4005.6M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.1; extra margin 0
Setup Target Slack: user slack 0.05
Hold Target Slack: user slack 0.05
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:01.3/0:00:01.1 (1.2), totSession cpu/real = 0:03:43.7/0:05:32.4 (0.7), mem = 4005.6M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #18 InitialSummary
#Start Inst Signature in MT(0)
#Start Net Signature in MT(62346077)
#Calculate SNet Signature in MT (119744452)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 4.30GHz 12288KB Cache 12CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.45/6, scale score = 0.24.
#    Increased memory =     0.02 (MB), total memory =  2944.84 (MB), peak memory =  3199.75 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2944.82 (MB), peak memory =  3199.75 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.51/6, scale score = 0.75.
#    Increased memory =    -0.02 (MB), total memory =  2944.82 (MB), peak memory =  3199.75 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2944.84 (MB), peak memory =  3199.75 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.87/6, scale score = 0.48.
#    Increased memory =    -0.02 (MB), total memory =  2944.82 (MB), peak memory =  3199.75 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.51/6, scale score = 0.25.
#    Increased memory =    -7.60 (MB), total memory =  2944.84 (MB), peak memory =  3199.75 (MB)
The design is extracted. Skipping TQuantus.
Reading RCDB with compressed RC data.

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.052  |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     13 (13)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.799%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2943.3M, totSessionCpu=0:03:44 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #19 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] (optDesign #6) : totSession cpu/real = 0:03:44.2/0:05:32.7 (0.7), mem = 3967.5M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=19, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2685 (unrouted=2, trialRouted=0, noStatus=0, routed=2683, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 18 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        primary_delay_corner: worstDelay (default: )
        route_type is set for at least one object
        source_driver is set for at least one object
        target_insertion_delay is set for at least one object
        target_max_trans is set for at least one object
        target_max_trans_sdc is set for at least one object
        target_skew is set for at least one object
        target_skew_wire is set for at least one object
        use_inverters is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        cluster_when_starting_skewing: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        mini_not_full_band_size_factor: 0 (default: 100)
        pro_enable_post_commit_delay_update: 1 (default: false)
        r2r_iterations: 5 (default: 1)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
        source_driver: INVX2TR/A INVX2TR/Y (default: )
        use_inverters: true (default: auto)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
      Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
      Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
      Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 112492.800um^2
    Top Routing info:
      Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner worstDelay:setup, late and power domain auto-default:
      Slew time target (leaf):    0.100ns
      Slew time target (trunk):   0.100ns
      Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.084ns
      Buffer max distance: 540.378um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
      Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
      Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
      Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree timing engine global stage delay update for worstDelay:setup.late...
    Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree balancer configuration for skew_group clk/typConstraintMode:
      Sources:                     pin clk
      Total number of sinks:       716
      Delay constrained sinks:     716
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner worstDelay:setup.late:
      Skew target:                 0.100ns
      Insertion delay target:      0.100ns
    Primary reporting skew groups are:
    skew_group clk/typConstraintMode with 716 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=347.040um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=347.040um^2
      hp wire lengths  : top=0.000um, trunk=819.600um, leaf=2439.400um, total=3259.000um
    Clock DAG library cell distribution initial state {count}:
       Invs: CLKINVX20TR: 15 CLKINVX16TR: 2 CLKINVX8TR: 1 
    Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:00.9)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
    sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=347.040um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=347.040um^2
    cell capacitance : b=0.000pF, i=0.481pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.481pF
    sink capacitance : total=1.031pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.154pF, leaf=1.369pF, total=1.523pF
    wire lengths     : top=0.000um, trunk=855.600um, leaf=6977.780um, total=7833.380um
    hp wire lengths  : top=0.000um, trunk=819.600um, leaf=2439.400um, total=3259.000um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=10, worst=[0.012ns, 0.009ns, 0.006ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.005ns sd=0.003ns sum=0.046ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.100ns count=6 avg=0.082ns sd=0.017ns min=0.051ns max=0.101ns {1 <= 0.060ns, 1 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Leaf  : target=0.100ns count=13 avg=0.102ns sd=0.005ns min=0.092ns max=0.112ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 3 <= 0.100ns} {5 <= 0.105ns, 3 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Invs: CLKINVX20TR: 15 CLKINVX16TR: 2 CLKINVX8TR: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/typConstraintMode: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/typConstraintMode: insertion delay [min=0.261, max=0.276, avg=0.269, sd=0.004], skew [0.015 vs 0.100], 100% {0.261, 0.276} (wid=0.015 ws=0.006) (gid=0.263 gs=0.011)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.275ns.
Type 'man IMPCCOPT-1059' for more detail.
    
    Slackened skew group targets:
    
    ---------------------------------------------------------------------
    Skew group               Desired    Slackened    Desired    Slackened
                             Target     Target       Target     Target
                             Max ID     Max ID       Skew       Skew
    ---------------------------------------------------------------------
    clk/typConstraintMode     0.150       0.275         -           -
    ---------------------------------------------------------------------
    
    
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 19, tested: 19, violation detected: 10, violation ignored (due to small violation): 0, cannot run: 0, attempted: 10, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0
    trunk              1 [10.0%]            0           0            0                    0 (0.0%)           1 (100.0%)
    leaf               9 [90.0%]            0           0            0                    0 (0.0%)           9 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total             10 [100.0%]           0           0            0                    0 (0.0%)          10 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 10, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=347.040um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=347.040um^2
      cell capacitance : b=0.000pF, i=0.481pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.481pF
      sink capacitance : total=1.031pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.154pF, leaf=1.369pF, total=1.523pF
      wire lengths     : top=0.000um, trunk=855.600um, leaf=6977.780um, total=7833.380um
      hp wire lengths  : top=0.000um, trunk=819.600um, leaf=2439.400um, total=3259.000um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Remaining Transition : {count=10, worst=[0.012ns, 0.009ns, 0.006ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.005ns sd=0.003ns sum=0.046ns
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.100ns count=6 avg=0.082ns sd=0.017ns min=0.051ns max=0.101ns {1 <= 0.060ns, 1 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Leaf  : target=0.100ns count=13 avg=0.102ns sd=0.005ns min=0.092ns max=0.112ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 3 <= 0.100ns} {5 <= 0.105ns, 3 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Invs: CLKINVX20TR: 15 CLKINVX16TR: 2 CLKINVX8TR: 1 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.clk/typConstraintMode: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk/typConstraintMode: insertion delay [min=0.261, max=0.276], skew [0.015 vs 0.100]
    Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for worstDelay:setup.late...
  Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
    sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=347.040um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=347.040um^2
    cell capacitance : b=0.000pF, i=0.481pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.481pF
    sink capacitance : total=1.031pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.154pF, leaf=1.369pF, total=1.523pF
    wire lengths     : top=0.000um, trunk=855.600um, leaf=6977.780um, total=7833.380um
    hp wire lengths  : top=0.000um, trunk=819.600um, leaf=2439.400um, total=3259.000um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=10, worst=[0.012ns, 0.009ns, 0.006ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.005ns sd=0.003ns sum=0.046ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.100ns count=6 avg=0.082ns sd=0.017ns min=0.051ns max=0.101ns {1 <= 0.060ns, 1 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Leaf  : target=0.100ns count=13 avg=0.102ns sd=0.005ns min=0.092ns max=0.112ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 3 <= 0.100ns} {5 <= 0.105ns, 3 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution PRO final {count}:
     Invs: CLKINVX20TR: 15 CLKINVX16TR: 2 CLKINVX8TR: 1 
  Primary reporting skew groups PRO final:
    skew_group default.clk/typConstraintMode: unconstrained
  Skew group summary PRO final:
    skew_group clk/typConstraintMode: insertion delay [min=0.261, max=0.276, avg=0.269, sd=0.004], skew [0.015 vs 0.100], 100% {0.261, 0.276} (wid=0.015 ws=0.006) (gid=0.263 gs=0.011)
PRO done.
Net route status summary:
  Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=19, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2685 (unrouted=2, trialRouted=0, noStatus=0, routed=2683, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Dumping Information for Job ...
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

Updating delays done.
PRO done. (took cpu=0:00:01.4 real=0:00:01.2)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** ClockDrv #1 [finish] (optDesign #6) : cpu/real = 0:00:01.4/0:00:01.2 (1.2), totSession cpu/real = 0:03:45.7/0:05:33.9 (0.7), mem = 4344.8M
**INFO: Start fixing DRV (Mem = 4047.52M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:03:45.8/0:05:34.0 (0.7), mem = 4047.5M
Info: 19 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 10.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 30.80%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 30.80%| 0:00:00.0|  4365.8M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=4365.8M) ***

*** DrvOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:01.3/0:00:01.2 (1.1), totSession cpu/real = 0:03:47.1/0:05:35.1 (0.7), mem = 4058.2M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 2995.0M, totSessionCpu=0:03:47 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 4058.25M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.02min mem=4058.2M)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.052  |  0.050  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     13 (13)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.799%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 2994.8M, totSessionCpu=0:03:47 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.05ns)
**INFO: flowCheckPoint #20 OptimizationHold
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:03:48 mem=4192.4M ***
*** BuildHoldData #1 [begin] (optDesign #6) : totSession cpu/real = 0:03:48.1/0:05:36.1 (0.7), mem = 4192.4M
Saving timing graph ...
Done save timing graph
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: PE_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=4257.81)
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2704,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4253.42 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4253.42 CPU=0:00:00.8 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4245.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4245.4M)

Executing IPO callback for view pruning ..

Active hold views:
 holdAnalysis
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=4059.1)
Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2702. 
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2704,  0.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=4287.18 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4287.18 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:01.0 totSessionCpu=0:03:51 mem=4293.2M)
Done building cte hold timing graph (fixHold) cpu=0:00:02.6 real=0:00:02.0 totSessionCpu=0:03:51 mem=4293.2M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.7 real=0:00:02.0 totSessionCpu=0:03:51 mem=4323.7M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:03.2 real=0:00:02.0 totSessionCpu=0:03:51 mem=4458.3M ***
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 50.7 ps, libStdDelay = 22.7 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: setupAnalysis

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.052  |  0.050  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.082  |  0.208  |  0.082  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     13 (13)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.799%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:08, mem = 2991.4M, totSessionCpu=0:03:52 **
*** BuildHoldData #1 [finish] (optDesign #6) : cpu/real = 0:00:04.2/0:00:02.8 (1.5), totSession cpu/real = 0:03:52.3/0:05:38.9 (0.7), mem = 4064.8M
*** HoldOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:03:52.3/0:05:38.9 (0.7), mem = 4064.8M
*info: Run optDesign holdfix with 6 threads.
Info: 19 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:00.0/0:00:00.0 (0.4), totSession cpu/real = 0:03:52.3/0:05:38.9 (0.7), mem = 4196.9M
**INFO: flowCheckPoint #21 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:10, real = 0:00:08, mem = 2987.1M, totSessionCpu=0:03:52 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=4062.89M, totSessionCpu=0:03:53).
**optDesign ... cpu = 0:00:11, real = 0:00:09, mem = 2993.1M, totSessionCpu=0:03:53 **

Skipping post route harden opt
**INFO: Skipping refine place as no legal commits were detected
Default Rule : ""
Non Default Rules :
Worst Slack : 0.002 ns

Start Layer Assignment ...
WNS(0.002ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 12 cadidates out of 2704.
Total Assign Layers on 0 Nets (cpu 0:00:00.0).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 80 (3.0%)

Set Prefer Layer Routing Effort ...
Total Net(2702) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 0.000 ns

Start Layer Assignment ...
WNS(0.000ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 75 cadidates out of 2704.
Total Assign Layers on 0 Nets (cpu 0:00:00.1).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 80 (3.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.052  |  0.050  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     13 (13)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.799%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:09, mem = 2956.3M, totSessionCpu=0:03:54 **
**INFO: flowCheckPoint #22 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] (optDesign #6) : totSession cpu/real = 0:03:53.6/0:05:40.1 (0.7), mem = 4033.7M

globalDetailRoute

#Start globalDetailRoute on Thu Mar 23 23:28:32 2023
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=2704)
#NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 2702.
#Total number of nets in the design = 2704.
#2702 routable nets have routed wires.
#24 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Using multithreading with 6 threads.
#Start routing data preparation on Thu Mar 23 23:28:32 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 2702 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2972.65 (MB), peak = 3327.57 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2975.21 (MB), peak = 3327.57 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Mar 23 23:28:32 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.36 (MB)
#Total memory = 2975.21 (MB)
#Peak memory = 3327.57 (MB)
#
#
#Start global routing on Thu Mar 23 23:28:32 2023
#
#
#Start global routing initialization on Thu Mar 23 23:28:32 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.36 (MB)
#Total memory = 2975.21 (MB)
#Peak memory = 3327.57 (MB)
#Using multithreading with 6 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2975.49 (MB), peak = 3327.57 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 23
#Total wire length = 86837 um.
#Total half perimeter of net bounding box = 76371 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 32254 um.
#Total wire length on LAYER M3 = 41108 um.
#Total wire length on LAYER M4 = 13475 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 20120
#Total number of multi-cut vias = 12792 ( 63.6%)
#Total number of single cut vias = 7328 ( 36.4%)
#Up-Via Summary (total 20120):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6278 ( 66.2%)      3202 ( 33.8%)       9480
# M2               854 (  9.7%)      7983 ( 90.3%)       8837
# M3               196 ( 10.9%)      1607 ( 89.1%)       1803
#-----------------------------------------------------------
#                 7328 ( 36.4%)     12792 ( 63.6%)      20120 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.28 (MB)
#Total memory = 2975.49 (MB)
#Peak memory = 3327.57 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2992.98 (MB), peak = 3327.57 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 23
#Total wire length = 86837 um.
#Total half perimeter of net bounding box = 76371 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 32254 um.
#Total wire length on LAYER M3 = 41108 um.
#Total wire length on LAYER M4 = 13475 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 20120
#Total number of multi-cut vias = 12792 ( 63.6%)
#Total number of single cut vias = 7328 ( 36.4%)
#Up-Via Summary (total 20120):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6278 ( 66.2%)      3202 ( 33.8%)       9480
# M2               854 (  9.7%)      7983 ( 90.3%)       8837
# M3               196 ( 10.9%)      1607 ( 89.1%)       1803
#-----------------------------------------------------------
#                 7328 ( 36.4%)     12792 ( 63.6%)      20120 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#
#Total number of nets with non-default rule or having extra spacing = 23
#Total wire length = 86837 um.
#Total half perimeter of net bounding box = 76371 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 32254 um.
#Total wire length on LAYER M3 = 41108 um.
#Total wire length on LAYER M4 = 13475 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 20120
#Total number of multi-cut vias = 12792 ( 63.6%)
#Total number of single cut vias = 7328 ( 36.4%)
#Up-Via Summary (total 20120):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6278 ( 66.2%)      3202 ( 33.8%)       9480
# M2               854 (  9.7%)      7983 ( 90.3%)       8837
# M3               196 ( 10.9%)      1607 ( 89.1%)       1803
#-----------------------------------------------------------
#                 7328 ( 36.4%)     12792 ( 63.6%)      20120 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#No area is rerouted by ECO routing. Post route via swapping is skipped.
#   number of violations = 0
#cpu time = 00:03:55, elapsed time = 466563:28:33, memory = 2993.01 (MB), peak = 3327.57 (MB)
#CELL_VIEW PE_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 23
#Total wire length = 86837 um.
#Total half perimeter of net bounding box = 76371 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 32254 um.
#Total wire length on LAYER M3 = 41108 um.
#Total wire length on LAYER M4 = 13475 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 20120
#Total number of multi-cut vias = 12792 ( 63.6%)
#Total number of single cut vias = 7328 ( 36.4%)
#Up-Via Summary (total 20120):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6278 ( 66.2%)      3202 ( 33.8%)       9480
# M2               854 (  9.7%)      7983 ( 90.3%)       8837
# M3               196 ( 10.9%)      1607 ( 89.1%)       1803
#-----------------------------------------------------------
#                 7328 ( 36.4%)     12792 ( 63.6%)      20120 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 17.80 (MB)
#Total memory = 2993.01 (MB)
#Peak memory = 3327.57 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 35.47 (MB)
#Total memory = 2991.74 (MB)
#Peak memory = 3327.57 (MB)
#Number of warnings = 4
#Total number of warnings = 34
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 23:28:33 2023
#
*** EcoRoute #1 [finish] (optDesign #6) : cpu/real = 0:00:01.7/0:00:00.7 (2.5), totSession cpu/real = 0:03:55.2/0:05:40.8 (0.7), mem = 4037.4M
**optDesign ... cpu = 0:00:13, real = 0:00:10, mem = 2979.7M, totSessionCpu=0:03:55 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #23 PostEcoSummary
Initializing multi-corner resistance tables ...
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=2704)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Thu Mar 23 23:28:33 2023
#
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2990.09 (MB), peak = 3327.57 (MB)
#Start routing data preparation on Thu Mar 23 23:28:33 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 2702 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2995.66 (MB), peak = 3327.57 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#rc-typ [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2999.31 (MB), peak = 3327.57 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#rc-typ [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2998.86 (MB), peak = 3327.57 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2998.86 (MB)
#Peak memory = 3327.57 (MB)
#Using multithreading with 6 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x3 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 4 hboxes with 6 threads on machine with  Xeon 3.30GHz 12288KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#Total 2702 nets were built. 34 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    73.72 (MB), total memory =  3072.57 (MB), peak memory =  3327.57 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/nr372853_4NVrhO.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3032.61 (MB), peak = 3327.57 (MB)
#RC Statistics: 14883 Res, 8042 Ground Cap, 2562 XCap (Edge to Edge)
#RC V/H edge ratio: 0.44, Avg V/H Edge Length: 3186.62 (7745), Avg L-Edge Length: 8334.93 (3829)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/nr372853_4NVrhO.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 17586 nodes, 14884 edges, and 5462 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3028.57 (MB), peak = 3327.57 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/nr372853_4NVrhO.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4131.129M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/nr372853_4NVrhO.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell PE_top has rcdb /tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/nr372853_4NVrhO.rcdb.d specified
Cell PE_top, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:01.0 mem: 4131.129M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 32.90 (MB)
#Total memory = 3028.55 (MB)
#Peak memory = 3327.57 (MB)
#
#34 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(62346077)
#Calculate SNet Signature in MT (119744452)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 3.30GHz 12288KB Cache 12CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.37/6, scale score = 0.23.
#    Increased memory =     0.02 (MB), total memory =  2801.70 (MB), peak memory =  3327.57 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2801.68 (MB), peak memory =  3327.57 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.31/6, scale score = 0.72.
#    Increased memory =     0.63 (MB), total memory =  2801.68 (MB), peak memory =  3327.57 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2801.05 (MB), peak memory =  3327.57 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.72/6, scale score = 0.45.
#    Increased memory =     0.63 (MB), total memory =  2801.68 (MB), peak memory =  3327.57 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.67/6, scale score = 0.28.
#    Increased memory =    -0.32 (MB), total memory =  2801.05 (MB), peak memory =  3327.57 (MB)
**optDesign ... cpu = 0:00:16, real = 0:00:13, mem = 2801.7M, totSessionCpu=0:03:58 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: PE_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3950.49)
Reading RCDB with compressed RC data.
AAE_INFO: 6 threads acquired from CTE.
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2704,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4201.65 CPU=0:00:00.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4201.65 CPU=0:00:00.9 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4193.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4193.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=4058.81)
Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2702. 
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2704,  3.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=4327.94 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4327.94 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.3 real=0:00:01.0 totSessionCpu=0:04:01 mem=4333.9M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.052  |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     13 (13)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.799%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:14, mem = 3026.7M, totSessionCpu=0:04:01 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #24 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:19, real = 0:00:14, mem = 3026.7M, totSessionCpu=0:04:01 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4113.01M, totSessionCpu=0:04:01).
**optDesign ... cpu = 0:00:19, real = 0:00:14, mem = 3026.3M, totSessionCpu=0:04:01 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #25 FinalSummary
Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_1
**optDesign ... cpu = 0:00:19, real = 0:00:15, mem = 3024.3M, totSessionCpu=0:04:01 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: PE_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=4191.4)
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2704,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4268.25 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4268.25 CPU=0:00:00.8 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4260.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4260.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=4093.4)
Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2702. 
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2704,  0.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=4348.48 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4348.48 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:01.0 totSessionCpu=0:04:04 mem=4354.5M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.052  |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.082  |  0.208  |  0.082  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     13 (13)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.799%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:23, real = 0:00:19, mem = 3011.7M, totSessionCpu=0:04:05 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #6 [finish] : cpu/real = 0:00:22.9/0:00:18.9 (1.2), totSession cpu/real = 0:04:05.3/0:05:50.2 (0.7), mem = 4116.0M
<CMD> saveDesign db/PE_top_postroute_1.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/23 23:28:42, mem=3010.7M)
% Begin Save ccopt configuration ... (date=03/23 23:28:42, mem=3010.7M)
% End Save ccopt configuration ... (date=03/23 23:28:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=3010.7M, current mem=3010.7M)
% Begin Save netlist data ... (date=03/23 23:28:42, mem=3010.7M)
Writing Binary DB to db/PE_top_postroute_1.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 23:28:42, total cpu=0:00:00.1, real=0:00:01.0, peak res=3012.1M, current mem=3012.1M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file db/PE_top_postroute_1.enc.dat.tmp/PE_top.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 23:28:43, mem=3012.1M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 23:28:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=3012.1M, current mem=3012.1M)
Saving preference file db/PE_top_postroute_1.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=03/23 23:28:43, mem=3012.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=4115.5M) ***
% End Save routing data ... (date=03/23 23:28:44, total cpu=0:00:00.0, real=0:00:01.0, peak res=3012.6M, current mem=3012.6M)
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
Saving PG file db/PE_top_postroute_1.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 23:28:44 2023)
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=4153.5M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file db/PE_top_postroute_1.enc.dat.tmp/PE_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4137.5M) ***
#Saving pin access data to file db/PE_top_postroute_1.enc.dat.tmp/PE_top.apa ...
#
Saving preRoute extracted patterns in file 'db/PE_top_postroute_1.enc.dat.tmp/PE_top.techData.gz' ...
Saving preRoute extraction data in directory 'db/PE_top_postroute_1.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 23:28:45, mem=3012.7M)
% End Save power constraints data ... (date=03/23 23:28:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=3012.7M, current mem=3012.7M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design PE_top_postroute_1.enc.dat.tmp
#% End save design ... (date=03/23 23:28:45, total cpu=0:00:00.8, real=0:00:03.0, peak res=3013.0M, current mem=3013.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> optDesign -postRoute -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_2
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3013.0M, totSessionCpu=0:04:06 **
*** optDesign #7 [begin] : totSession cpu/real = 0:04:06.2/0:05:53.2 (0.7), mem = 4108.5M
GigaOpt running with 6 threads.
*** InitOpt #1 [begin] (optDesign #7) : totSession cpu/real = 0:04:06.2/0:05:53.2 (0.7), mem = 4108.5M
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -drouteAutoStop                                false
setNanoRouteMode -drouteFixAntenna                              true
setNanoRouteMode -drouteOnGridOnly                              none
setNanoRouteMode -droutePostRouteSwapVia                        false
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
setNanoRouteMode -extractDesignSignature                        128666368
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           22.7
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          ANTENNATR
setNanoRouteMode -routeBottomRoutingLayer                       2
setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
setNanoRouteMode -routeDeleteAntennaReroute                     true
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeSiEffort                                 max
setNanoRouteMode -routeTopRoutingLayer                          4
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -routeWithViaInPin                             true
setNanoRouteMode -timingEngine                                  .timing_file_372853.tif.gz
setDesignMode -process                                          130
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -effortLevel                                   medium
setExtractRCMode -engine                                        postRoute
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -reportOutBound                                 true
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeHoldViews                                     { holdAnalysis }
setOptMode -activeSetupViews                                    { setupAnalysis }
setOptMode -addInst                                             true
setOptMode -addInstancePrefix                                   POSTROUTE
setOptMode -allEndPoints                                        true
setOptMode -autoHoldViews                                       { holdAnalysis}
setOptMode -autoSetupViews                                      { setupAnalysis}
setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
setOptMode -autoViewHoldTargetSlack                             500
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0.1
setOptMode -effort                                              high
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -holdTargetSlack                                     0.05
setOptMode -maxLength                                           1000
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -restruct                                            false
setOptMode -setupTargetSlack                                    0.05
setOptMode -usefulSkew                                          false
setOptMode -usefulSkewCTS                                       true
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_global_max_density                          0.8
setPlaceMode -place_global_uniform_density                      true
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both

Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 3036.1M, totSessionCpu=0:04:07 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=4096.6M, init mem=4128.6M)
*info: Placed = 2635           (Fixed = 17)
*info: Unplaced = 0           
Placement Density:30.80%(34646/112493)
Placement Density (including fixed std cells):30.80%(34646/112493)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=4128.6M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.1; extra margin 0
Setup Target Slack: user slack 0.05
Hold Target Slack: user slack 0.05
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #7) : cpu/real = 0:00:01.3/0:00:01.1 (1.2), totSession cpu/real = 0:04:07.4/0:05:54.2 (0.7), mem = 4128.6M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #26 InitialSummary
#Start Inst Signature in MT(0)
#Start Net Signature in MT(62346077)
#Calculate SNet Signature in MT (119744452)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 3.30GHz 12288KB Cache 12CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.38/6, scale score = 0.23.
#    Increased memory =     0.03 (MB), total memory =  3028.30 (MB), peak memory =  3327.57 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3028.27 (MB), peak memory =  3327.57 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.45/6, scale score = 0.74.
#    Increased memory =    -0.03 (MB), total memory =  3028.27 (MB), peak memory =  3327.57 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3028.30 (MB), peak memory =  3327.57 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.64/6, scale score = 0.44.
#    Increased memory =    -0.03 (MB), total memory =  3028.27 (MB), peak memory =  3327.57 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.38/6, scale score = 0.23.
#    Increased memory =    -8.64 (MB), total memory =  3028.30 (MB), peak memory =  3327.57 (MB)
The design is extracted. Skipping TQuantus.
Reading RCDB with compressed RC data.

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.052  |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     13 (13)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.799%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 3026.7M, totSessionCpu=0:04:08 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #27 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] (optDesign #7) : totSession cpu/real = 0:04:08.1/0:05:54.6 (0.7), mem = 4089.6M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=19, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2685 (unrouted=2, trialRouted=0, noStatus=0, routed=2683, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 18 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        primary_delay_corner: worstDelay (default: )
        route_type is set for at least one object
        source_driver is set for at least one object
        target_insertion_delay is set for at least one object
        target_max_trans is set for at least one object
        target_max_trans_sdc is set for at least one object
        target_skew is set for at least one object
        target_skew_wire is set for at least one object
        use_inverters is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        cluster_when_starting_skewing: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        mini_not_full_band_size_factor: 0 (default: 100)
        pro_enable_post_commit_delay_update: 1 (default: false)
        r2r_iterations: 5 (default: 1)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
        source_driver: INVX2TR/A INVX2TR/Y (default: )
        use_inverters: true (default: auto)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
      Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
      Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
      Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 112492.800um^2
    Top Routing info:
      Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner worstDelay:setup, late and power domain auto-default:
      Slew time target (leaf):    0.100ns
      Slew time target (trunk):   0.100ns
      Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.084ns
      Buffer max distance: 540.378um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
      Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
      Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
      Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree timing engine global stage delay update for worstDelay:setup.late...
    Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree balancer configuration for skew_group clk/typConstraintMode:
      Sources:                     pin clk
      Total number of sinks:       716
      Delay constrained sinks:     716
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner worstDelay:setup.late:
      Skew target:                 0.100ns
      Insertion delay target:      0.100ns
    Primary reporting skew groups are:
    skew_group clk/typConstraintMode with 716 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=347.040um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=347.040um^2
      hp wire lengths  : top=0.000um, trunk=819.600um, leaf=2439.400um, total=3259.000um
    Clock DAG library cell distribution initial state {count}:
       Invs: CLKINVX20TR: 15 CLKINVX16TR: 2 CLKINVX8TR: 1 
    Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:00.9)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
    sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=347.040um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=347.040um^2
    cell capacitance : b=0.000pF, i=0.481pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.481pF
    sink capacitance : total=1.031pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.154pF, leaf=1.369pF, total=1.523pF
    wire lengths     : top=0.000um, trunk=855.600um, leaf=6977.780um, total=7833.380um
    hp wire lengths  : top=0.000um, trunk=819.600um, leaf=2439.400um, total=3259.000um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=10, worst=[0.012ns, 0.009ns, 0.006ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.005ns sd=0.003ns sum=0.046ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.100ns count=6 avg=0.082ns sd=0.017ns min=0.051ns max=0.101ns {1 <= 0.060ns, 1 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Leaf  : target=0.100ns count=13 avg=0.102ns sd=0.005ns min=0.092ns max=0.112ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 3 <= 0.100ns} {5 <= 0.105ns, 3 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Invs: CLKINVX20TR: 15 CLKINVX16TR: 2 CLKINVX8TR: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/typConstraintMode: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/typConstraintMode: insertion delay [min=0.261, max=0.276, avg=0.269, sd=0.004], skew [0.015 vs 0.100], 100% {0.261, 0.276} (wid=0.015 ws=0.006) (gid=0.263 gs=0.011)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 26 variables and 69 constraints; tolerance 1
**WARN: (IMPCCOPT-1059):	Slackened off max insertion delay target for skew_group clk/typConstraintMode from 0.150ns to 0.275ns.
Type 'man IMPCCOPT-1059' for more detail.
    
    Slackened skew group targets:
    
    ---------------------------------------------------------------------
    Skew group               Desired    Slackened    Desired    Slackened
                             Target     Target       Target     Target
                             Max ID     Max ID       Skew       Skew
    ---------------------------------------------------------------------
    clk/typConstraintMode     0.150       0.275         -           -
    ---------------------------------------------------------------------
    
    
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 19, tested: 19, violation detected: 10, violation ignored (due to small violation): 0, cannot run: 0, attempted: 10, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0
    trunk              1 [10.0%]            0           0            0                    0 (0.0%)           1 (100.0%)
    leaf               9 [90.0%]            0           0            0                    0 (0.0%)           9 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total             10 [100.0%]           0           0            0                    0 (0.0%)          10 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 10, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
      sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=347.040um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=347.040um^2
      cell capacitance : b=0.000pF, i=0.481pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.481pF
      sink capacitance : total=1.031pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
      wire capacitance : top=0.000pF, trunk=0.154pF, leaf=1.369pF, total=1.523pF
      wire lengths     : top=0.000um, trunk=855.600um, leaf=6977.780um, total=7833.380um
      hp wire lengths  : top=0.000um, trunk=819.600um, leaf=2439.400um, total=3259.000um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Remaining Transition : {count=10, worst=[0.012ns, 0.009ns, 0.006ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.005ns sd=0.003ns sum=0.046ns
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.100ns count=6 avg=0.082ns sd=0.017ns min=0.051ns max=0.101ns {1 <= 0.060ns, 1 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Leaf  : target=0.100ns count=13 avg=0.102ns sd=0.005ns min=0.092ns max=0.112ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 3 <= 0.100ns} {5 <= 0.105ns, 3 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Invs: CLKINVX20TR: 15 CLKINVX16TR: 2 CLKINVX8TR: 1 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.clk/typConstraintMode: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk/typConstraintMode: insertion delay [min=0.261, max=0.276], skew [0.015 vs 0.100]
    Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for worstDelay:setup.late...
  Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=0, i=18, icg=0, dcg=0, l=0, total=18
    sink counts      : regular=716, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=716
    misc counts      : r=1, pp=0
    cell areas       : b=0.000um^2, i=347.040um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=347.040um^2
    cell capacitance : b=0.000pF, i=0.481pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.481pF
    sink capacitance : total=1.031pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.004pF
    wire capacitance : top=0.000pF, trunk=0.154pF, leaf=1.369pF, total=1.523pF
    wire lengths     : top=0.000um, trunk=855.600um, leaf=6977.780um, total=7833.380um
    hp wire lengths  : top=0.000um, trunk=819.600um, leaf=2439.400um, total=3259.000um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=10, worst=[0.012ns, 0.009ns, 0.006ns, 0.005ns, 0.004ns, 0.003ns, 0.003ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.005ns sd=0.003ns sum=0.046ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.100ns count=6 avg=0.082ns sd=0.017ns min=0.051ns max=0.101ns {1 <= 0.060ns, 1 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 0 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Leaf  : target=0.100ns count=13 avg=0.102ns sd=0.005ns min=0.092ns max=0.112ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 1 <= 0.095ns, 3 <= 0.100ns} {5 <= 0.105ns, 3 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution PRO final {count}:
     Invs: CLKINVX20TR: 15 CLKINVX16TR: 2 CLKINVX8TR: 1 
  Primary reporting skew groups PRO final:
    skew_group default.clk/typConstraintMode: unconstrained
  Skew group summary PRO final:
    skew_group clk/typConstraintMode: insertion delay [min=0.261, max=0.276, avg=0.269, sd=0.004], skew [0.015 vs 0.100], 100% {0.261, 0.276} (wid=0.015 ws=0.006) (gid=0.263 gs=0.011)
PRO done.
Net route status summary:
  Clock:        19 (unrouted=0, trialRouted=0, noStatus=0, routed=19, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  2685 (unrouted=2, trialRouted=0, noStatus=0, routed=2683, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Dumping Information for Job ...
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

Updating delays done.
PRO done. (took cpu=0:00:01.4 real=0:00:01.2)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** ClockDrv #1 [finish] (optDesign #7) : cpu/real = 0:00:01.4/0:00:01.2 (1.2), totSession cpu/real = 0:04:09.5/0:05:55.8 (0.7), mem = 4472.8M
**INFO: Start fixing DRV (Mem = 4177.54M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (optDesign #7) : totSession cpu/real = 0:04:09.6/0:05:55.8 (0.7), mem = 4177.5M
Info: 19 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 10.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 30.80%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 30.80%| 0:00:00.0|  4497.4M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=4497.4M) ***

*** DrvOpt #1 [finish] (optDesign #7) : cpu/real = 0:00:01.4/0:00:01.3 (1.1), totSession cpu/real = 0:04:11.0/0:05:57.1 (0.7), mem = 4188.8M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 3087.1M, totSessionCpu=0:04:11 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 4188.84M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.02min mem=4188.8M)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.052  |  0.050  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     13 (13)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.799%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 3086.5M, totSessionCpu=0:04:11 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.05ns)
**INFO: flowCheckPoint #28 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 3088.2M, totSessionCpu=0:04:11 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4190.01M, totSessionCpu=0:04:11).
**optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 3088.2M, totSessionCpu=0:04:11 **

Skipping post route harden opt
**INFO: Skipping refine place as no legal commits were detected
Default Rule : ""
Non Default Rules :
Worst Slack : 0.002 ns

Start Layer Assignment ...
WNS(0.002ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 12 cadidates out of 2704.
Total Assign Layers on 0 Nets (cpu 0:00:00.0).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 80 (3.0%)

Set Prefer Layer Routing Effort ...
Total Net(2702) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 0.000 ns

Start Layer Assignment ...
WNS(0.000ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 75 cadidates out of 2704.
Total Assign Layers on 0 Nets (cpu 0:00:00.1).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 80 (3.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.052  |  0.050  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     13 (13)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.799%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 3050.9M, totSessionCpu=0:04:12 **
**INFO: flowCheckPoint #29 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] (optDesign #7) : totSession cpu/real = 0:04:11.7/0:05:57.7 (0.7), mem = 4161.3M

globalDetailRoute

#Start globalDetailRoute on Thu Mar 23 23:28:50 2023
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=2704)
#NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 2702.
#Total number of nets in the design = 2704.
#2702 routable nets have routed wires.
#24 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Using multithreading with 6 threads.
#Start routing data preparation on Thu Mar 23 23:28:50 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 2702 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3064.25 (MB), peak = 3327.57 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3066.31 (MB), peak = 3327.57 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Mar 23 23:28:50 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.21 (MB)
#Total memory = 3066.31 (MB)
#Peak memory = 3327.57 (MB)
#
#
#Start global routing on Thu Mar 23 23:28:50 2023
#
#
#Start global routing initialization on Thu Mar 23 23:28:50 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 6.21 (MB)
#Total memory = 3066.31 (MB)
#Peak memory = 3327.57 (MB)
#Using multithreading with 6 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3066.57 (MB), peak = 3327.57 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 23
#Total wire length = 86837 um.
#Total half perimeter of net bounding box = 76371 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 32254 um.
#Total wire length on LAYER M3 = 41108 um.
#Total wire length on LAYER M4 = 13475 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 20120
#Total number of multi-cut vias = 12792 ( 63.6%)
#Total number of single cut vias = 7328 ( 36.4%)
#Up-Via Summary (total 20120):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6278 ( 66.2%)      3202 ( 33.8%)       9480
# M2               854 (  9.7%)      7983 ( 90.3%)       8837
# M3               196 ( 10.9%)      1607 ( 89.1%)       1803
#-----------------------------------------------------------
#                 7328 ( 36.4%)     12792 ( 63.6%)      20120 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.36 (MB)
#Total memory = 3066.67 (MB)
#Peak memory = 3327.57 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3084.61 (MB), peak = 3327.57 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 23
#Total wire length = 86837 um.
#Total half perimeter of net bounding box = 76371 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 32254 um.
#Total wire length on LAYER M3 = 41108 um.
#Total wire length on LAYER M4 = 13475 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 20120
#Total number of multi-cut vias = 12792 ( 63.6%)
#Total number of single cut vias = 7328 ( 36.4%)
#Up-Via Summary (total 20120):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6278 ( 66.2%)      3202 ( 33.8%)       9480
# M2               854 (  9.7%)      7983 ( 90.3%)       8837
# M3               196 ( 10.9%)      1607 ( 89.1%)       1803
#-----------------------------------------------------------
#                 7328 ( 36.4%)     12792 ( 63.6%)      20120 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#
#Total number of nets with non-default rule or having extra spacing = 23
#Total wire length = 86837 um.
#Total half perimeter of net bounding box = 76371 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 32254 um.
#Total wire length on LAYER M3 = 41108 um.
#Total wire length on LAYER M4 = 13475 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 20120
#Total number of multi-cut vias = 12792 ( 63.6%)
#Total number of single cut vias = 7328 ( 36.4%)
#Up-Via Summary (total 20120):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6278 ( 66.2%)      3202 ( 33.8%)       9480
# M2               854 (  9.7%)      7983 ( 90.3%)       8837
# M3               196 ( 10.9%)      1607 ( 89.1%)       1803
#-----------------------------------------------------------
#                 7328 ( 36.4%)     12792 ( 63.6%)      20120 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#No area is rerouted by ECO routing. Post route via swapping is skipped.
#   number of violations = 0
#cpu time = 00:04:13, elapsed time = 466563:28:51, memory = 3083.79 (MB), peak = 3327.57 (MB)
#CELL_VIEW PE_top,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 23
#Total wire length = 86837 um.
#Total half perimeter of net bounding box = 76371 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 32254 um.
#Total wire length on LAYER M3 = 41108 um.
#Total wire length on LAYER M4 = 13475 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 20120
#Total number of multi-cut vias = 12792 ( 63.6%)
#Total number of single cut vias = 7328 ( 36.4%)
#Up-Via Summary (total 20120):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6278 ( 66.2%)      3202 ( 33.8%)       9480
# M2               854 (  9.7%)      7983 ( 90.3%)       8837
# M3               196 ( 10.9%)      1607 ( 89.1%)       1803
#-----------------------------------------------------------
#                 7328 ( 36.4%)     12792 ( 63.6%)      20120 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 17.48 (MB)
#Total memory = 3083.79 (MB)
#Peak memory = 3327.57 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 31.11 (MB)
#Total memory = 3082.01 (MB)
#Peak memory = 3327.57 (MB)
#Number of warnings = 4
#Total number of warnings = 38
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 23 23:28:50 2023
#
*** EcoRoute #1 [finish] (optDesign #7) : cpu/real = 0:00:01.6/0:00:00.7 (2.4), totSession cpu/real = 0:04:13.3/0:05:58.4 (0.7), mem = 4164.0M
**optDesign ... cpu = 0:00:07, real = 0:00:05, mem = 3072.5M, totSessionCpu=0:04:13 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #30 PostEcoSummary
Initializing multi-corner resistance tables ...
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=2704)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Thu Mar 23 23:28:51 2023
#
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3076.91 (MB), peak = 3327.57 (MB)
#Start routing data preparation on Thu Mar 23 23:28:51 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 2702 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3082.48 (MB), peak = 3327.57 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#rc-typ [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 3085.56 (MB), peak = 3327.57 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#rc-typ [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 3085.57 (MB), peak = 3327.57 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 3085.57 (MB)
#Peak memory = 3327.57 (MB)
#Using multithreading with 6 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x3 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 4 hboxes with 6 threads on machine with  Xeon 3.30GHz 12288KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#Total 2702 nets were built. 34 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    70.44 (MB), total memory =  3156.00 (MB), peak memory =  3327.57 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/nr372853_oFkE9a.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3116.57 (MB), peak = 3327.57 (MB)
#RC Statistics: 14883 Res, 8042 Ground Cap, 2562 XCap (Edge to Edge)
#RC V/H edge ratio: 0.44, Avg V/H Edge Length: 3186.62 (7745), Avg L-Edge Length: 8334.93 (3829)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/nr372853_oFkE9a.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 17586 nodes, 14884 edges, and 5462 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3109.76 (MB), peak = 3327.57 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/nr372853_oFkE9a.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4249.723M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/nr372853_oFkE9a.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell PE_top has rcdb /tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/nr372853_oFkE9a.rcdb.d specified
Cell PE_top, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 4249.723M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 27.27 (MB)
#Total memory = 3109.75 (MB)
#Peak memory = 3327.57 (MB)
#
#34 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(62346077)
#Calculate SNet Signature in MT (119744452)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 3.30GHz 12288KB Cache 12CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.28/6, scale score = 0.21.
#    Increased memory =     0.00 (MB), total memory =  2891.52 (MB), peak memory =  3327.57 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2891.52 (MB), peak memory =  3327.57 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.81/6, scale score = 0.80.
#    Increased memory =     0.00 (MB), total memory =  2891.52 (MB), peak memory =  3327.57 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2891.52 (MB), peak memory =  3327.57 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.54/6, scale score = 0.42.
#    Increased memory =     0.00 (MB), total memory =  2891.52 (MB), peak memory =  3327.57 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.74/6, scale score = 0.29.
#    Increased memory =    -0.35 (MB), total memory =  2891.52 (MB), peak memory =  3327.57 (MB)
**optDesign ... cpu = 0:00:11, real = 0:00:09, mem = 2891.5M, totSessionCpu=0:04:17 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: PE_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=4089.36)
Reading RCDB with compressed RC data.
AAE_INFO: 6 threads acquired from CTE.
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2704,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4353.6 CPU=0:00:00.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4353.6 CPU=0:00:00.9 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4345.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4345.6M)
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=4197.75)
Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2702. 
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2704,  3.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=4460.86 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4460.86 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:01.0 totSessionCpu=0:04:19 mem=4466.9M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.052  |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     13 (13)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.799%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:10, mem = 3110.5M, totSessionCpu=0:04:19 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #31 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:13, real = 0:00:10, mem = 3110.5M, totSessionCpu=0:04:19 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4244.93M, totSessionCpu=0:04:19).
**optDesign ... cpu = 0:00:13, real = 0:00:10, mem = 3110.5M, totSessionCpu=0:04:19 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #32 FinalSummary
Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_2
**optDesign ... cpu = 0:00:13, real = 0:00:10, mem = 3108.5M, totSessionCpu=0:04:19 **

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.052  |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     13 (13)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.799%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:13, mem = 3113.1M, totSessionCpu=0:04:20 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #7 [finish] : cpu/real = 0:00:14.0/0:00:12.6 (1.1), totSession cpu/real = 0:04:20.1/0:06:05.8 (0.7), mem = 4241.4M
<CMD> optDesign -postRoute -hold -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_2_hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3098.7M, totSessionCpu=0:04:20 **
*** optDesign #8 [begin] : totSession cpu/real = 0:04:20.1/0:06:05.8 (0.7), mem = 4235.4M
GigaOpt running with 6 threads.
*** InitOpt #1 [begin] (optDesign #8) : totSession cpu/real = 0:04:20.1/0:06:05.8 (0.7), mem = 4235.4M
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -drouteAutoStop                                false
setNanoRouteMode -drouteFixAntenna                              true
setNanoRouteMode -drouteOnGridOnly                              none
setNanoRouteMode -droutePostRouteSwapVia                        false
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
setNanoRouteMode -extractDesignSignature                        128666368
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           22.7
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          ANTENNATR
setNanoRouteMode -routeBottomRoutingLayer                       2
setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
setNanoRouteMode -routeDeleteAntennaReroute                     true
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeSiEffort                                 max
setNanoRouteMode -routeTopRoutingLayer                          4
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -routeWithViaInPin                             true
setNanoRouteMode -timingEngine                                  .timing_file_372853.tif.gz
setDesignMode -process                                          130
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -effortLevel                                   medium
setExtractRCMode -engine                                        postRoute
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -reportOutBound                                 true
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { setupAnalysis }
setOptMode -addInst                                             true
setOptMode -addInstancePrefix                                   POSTROUTE
setOptMode -allEndPoints                                        true
setOptMode -autoSetupViews                                      { setupAnalysis}
setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0.1
setOptMode -effort                                              high
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -holdTargetSlack                                     0.05
setOptMode -maxLength                                           1000
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -restruct                                            false
setOptMode -setupTargetSlack                                    0.05
setOptMode -usefulSkew                                          false
setOptMode -usefulSkewCTS                                       true
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_global_max_density                          0.8
setPlaceMode -place_global_uniform_density                      true
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both

Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 3108.1M, totSessionCpu=0:04:21 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=4241.4M, init mem=4241.4M)
*info: Placed = 2635           (Fixed = 17)
*info: Unplaced = 0           
Placement Density:30.80%(34646/112493)
Placement Density (including fixed std cells):30.80%(34646/112493)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=4241.4M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.1; extra margin 0
Setup Target Slack: user slack 0.05
Hold Target Slack: user slack 0.05
*** InitOpt #1 [finish] (optDesign #8) : cpu/real = 0:00:01.0/0:00:00.9 (1.1), totSession cpu/real = 0:04:21.2/0:06:06.7 (0.7), mem = 4241.4M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #33 InitialSummary
#Start Inst Signature in MT(0)
#Start Net Signature in MT(62346077)
#Calculate SNet Signature in MT (119744452)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 4.09GHz 12288KB Cache 12CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.41/6, scale score = 0.24.
#    Increased memory =     0.03 (MB), total memory =  3104.83 (MB), peak memory =  3327.57 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3104.80 (MB), peak memory =  3327.57 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  3.62/6, scale score = 0.60.
#    Increased memory =    -0.03 (MB), total memory =  3104.80 (MB), peak memory =  3327.57 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3104.83 (MB), peak memory =  3327.57 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.43/6, scale score = 0.40.
#    Increased memory =    -0.03 (MB), total memory =  3104.80 (MB), peak memory =  3327.57 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.45/6, scale score = 0.24.
#    Increased memory =    -2.79 (MB), total memory =  3104.83 (MB), peak memory =  3327.57 (MB)
The design is extracted. Skipping TQuantus.
**INFO: flowCheckPoint #34 OptimizationHold
GigaOpt Hold Optimizer is used
Reading RCDB with compressed RC data.
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:04:22 mem=4243.4M ***
*** BuildHoldData #1 [begin] (optDesign #8) : totSession cpu/real = 0:04:22.0/0:06:07.5 (0.7), mem = 4243.4M
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: PE_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=4323.33)
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2704,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4400.18 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4400.18 CPU=0:00:00.8 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4392.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4392.2M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=4211.33)
Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2702. 
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2704,  0.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=4467.41 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4467.41 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:01.0 totSessionCpu=0:04:25 mem=4473.4M)

Active hold views:
 holdAnalysis
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:02.8 real=0:00:01.0 totSessionCpu=0:04:25 mem=4503.9M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.9 real=0:00:01.0 totSessionCpu=0:04:25 mem=4503.9M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:03.4 real=0:00:02.0 totSessionCpu=0:04:25 mem=4669.1M ***
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 50.7 ps, libStdDelay = 22.7 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: setupAnalysis

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.052  |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.082  |  0.208  |  0.082  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     13 (13)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.799%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:05, mem = 3180.7M, totSessionCpu=0:04:27 **
*** BuildHoldData #1 [finish] (optDesign #8) : cpu/real = 0:00:05.5/0:00:03.7 (1.5), totSession cpu/real = 0:04:27.4/0:06:11.2 (0.7), mem = 4306.6M
*** HoldOpt #1 [begin] (optDesign #8) : totSession cpu/real = 0:04:27.4/0:06:11.2 (0.7), mem = 4306.6M
*info: Run optDesign holdfix with 6 threads.
Info: 19 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] (optDesign #8) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:04:27.6/0:06:11.3 (0.7), mem = 4496.1M
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:07, real = 0:00:05, mem = 3218.3M, totSessionCpu=0:04:28 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4342.65M, totSessionCpu=0:04:28).
**optDesign ... cpu = 0:00:07, real = 0:00:05, mem = 3218.3M, totSessionCpu=0:04:28 **

**INFO: Skipping refine place as no legal commits were detected
Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #35 FinalSummary
Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_route_2_hold
**optDesign ... cpu = 0:00:08, real = 0:00:06, mem = 3217.6M, totSessionCpu=0:04:28 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: PE_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=4429.58)
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2704,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4504.43 CPU=0:00:00.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4504.43 CPU=0:00:00.9 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4496.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4496.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=4282.58)
Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2702. 
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2704,  0.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=4538.67 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4538.67 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:01.0 totSessionCpu=0:04:31 mem=4544.7M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.051  |  0.052  |  0.051  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.082  |  0.208  |  0.082  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   727   |   676   |   506   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |     13 (13)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.799%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:10, mem = 3152.9M, totSessionCpu=0:04:32 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #8 [finish] : cpu/real = 0:00:11.9/0:00:10.7 (1.1), totSession cpu/real = 0:04:32.1/0:06:16.4 (0.7), mem = 4301.4M
<CMD> saveDesign db/PE_top_postroute_2.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/23 23:29:09, mem=3114.4M)
% Begin Save ccopt configuration ... (date=03/23 23:29:09, mem=3114.4M)
% End Save ccopt configuration ... (date=03/23 23:29:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=3114.4M, current mem=3114.4M)
% Begin Save netlist data ... (date=03/23 23:29:09, mem=3114.4M)
Writing Binary DB to db/PE_top_postroute_2.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 23:29:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=3116.6M, current mem=3116.6M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file db/PE_top_postroute_2.enc.dat.tmp/PE_top.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 23:29:09, mem=3116.6M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 23:29:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=3116.6M, current mem=3116.6M)
Saving preference file db/PE_top_postroute_2.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=03/23 23:29:10, mem=3117.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=4270.0M) ***
% End Save routing data ... (date=03/23 23:29:10, total cpu=0:00:00.1, real=0:00:00.0, peak res=3117.2M, current mem=3117.2M)
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
Saving PG file db/PE_top_postroute_2.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 23:29:10 2023)
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=4308.0M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file db/PE_top_postroute_2.enc.dat.tmp/PE_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4292.0M) ***
#Saving pin access data to file db/PE_top_postroute_2.enc.dat.tmp/PE_top.apa ...
#
Saving preRoute extracted patterns in file 'db/PE_top_postroute_2.enc.dat.tmp/PE_top.techData.gz' ...
Saving preRoute extraction data in directory 'db/PE_top_postroute_2.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 23:29:11, mem=3117.5M)
% End Save power constraints data ... (date=03/23 23:29:11, total cpu=0:00:00.1, real=0:00:00.0, peak res=3117.5M, current mem=3117.5M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design PE_top_postroute_2.enc.dat.tmp
#% End save design ... (date=03/23 23:29:12, total cpu=0:00:00.8, real=0:00:03.0, peak res=3117.8M, current mem=3117.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> saveDesign db/PE_top_place_cts_route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/23 23:29:12, mem=3117.8M)
% Begin Save ccopt configuration ... (date=03/23 23:29:12, mem=3117.8M)
% End Save ccopt configuration ... (date=03/23 23:29:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=3117.8M, current mem=3117.8M)
% Begin Save netlist data ... (date=03/23 23:29:12, mem=3117.8M)
Writing Binary DB to db/PE_top_place_cts_route.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 23:29:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=3117.8M, current mem=3117.8M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file db/PE_top_place_cts_route.enc.dat.tmp/PE_top.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 23:29:12, mem=3117.8M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 23:29:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=3117.8M, current mem=3117.8M)
Saving preference file db/PE_top_place_cts_route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=03/23 23:29:13, mem=3117.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=4269.5M) ***
% End Save routing data ... (date=03/23 23:29:13, total cpu=0:00:00.1, real=0:00:00.0, peak res=3117.5M, current mem=3117.5M)
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Saving PG file db/PE_top_place_cts_route.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 23:29:13 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=4307.5M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file db/PE_top_place_cts_route.enc.dat.tmp/PE_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4291.5M) ***
#Saving pin access data to file db/PE_top_place_cts_route.enc.dat.tmp/PE_top.apa ...
#
Saving preRoute extracted patterns in file 'db/PE_top_place_cts_route.enc.dat.tmp/PE_top.techData.gz' ...
Saving preRoute extraction data in directory 'db/PE_top_place_cts_route.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 23:29:14, mem=3117.6M)
% End Save power constraints data ... (date=03/23 23:29:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=3117.6M, current mem=3117.6M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design PE_top_place_cts_route.enc.dat.tmp
#% End save design ... (date=03/23 23:29:15, total cpu=0:00:00.8, real=0:00:03.0, peak res=3117.8M, current mem=3117.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> zoomBox -280.14200 39.41800 438.75400 414.94200
<CMD> zoomBox -128.85500 158.42500 312.63900 389.04500
<CMD> zoomBox -288.21800 48.05400 430.68400 423.58100
<CMD> zoomBox -546.73100 -124.55000 623.88200 486.93400
<CMD> zoomBox -804.43500 -289.59300 815.79200 556.75200
<CMD> zoomBox -542.43800 -195.10200 628.17600 416.38200
<CMD> zoomBox -672.77200 -240.49000 704.42100 478.90300
<CMD> zoomBox -366.63800 -77.56200 352.26600 297.96600
<CMD> zoomBox -188.78000 18.52900 186.49300 214.55700
<CMD> zoomBox -359.02900 -58.61300 359.87500 316.91500
<CMD> zoomBox -421.22300 -86.15700 424.54700 355.64100
<CMD> zoomBox -214.96200 98.16100 226.53600 328.78300
<CMD> zoomBox -128.02200 175.87500 143.11400 317.50600
<CMD> zoomBox -60.43800 238.95900 81.09800 312.89200
<CMD> zoomBox -19.14000 275.34400 43.66300 308.15000
<CMD> zoomBox -8.33400 284.49900 30.23500 304.64600
<CMD> zoomBox -25.95600 272.96600 47.93200 311.56200
<CMD> zoomBox -49.12000 257.80500 71.19600 320.65400
<CMD> zoomBox -103.80200 222.75700 126.68900 343.15700
<CMD> zoomBox -174.80000 179.99500 200.51700 376.04600
<CMD> zoomBox -88.74200 228.40200 107.17800 330.74300
<CMD> zoomBox -52.83200 249.37800 67.48900 312.22900
<CMD> zoomBox -25.66300 265.80900 37.14700 298.61900
<CMD> zoomBox -46.36900 245.45500 73.95800 308.30900
<CMD> zoomBox -85.86000 207.40600 144.64900 327.81500
<CMD> zoomBox -149.94700 159.79700 225.40000 355.86400
<CMD> zoomBox -310.38100 55.32900 408.66700 430.93200
<CMD> zoomBox -526.18000 -78.46700 644.67200 533.14200
<CMD> zoomBox -954.87800 -283.55200 951.66100 712.35200
<CMD> zoomBox -514.68100 -140.76000 656.17400 470.85000
<CMD> addFiller -cell {FILL1TR FILL2TR FILL4TR FILL8TR FILL16TR FILL32TR FILL64TR} -prefix FILLCELL
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 209 filler insts (cell FILL64TR / prefix FILLCELL).
*INFO:   Added 298 filler insts (cell FILL32TR / prefix FILLCELL).
*INFO:   Added 810 filler insts (cell FILL16TR / prefix FILLCELL).
*INFO:   Added 1141 filler insts (cell FILL8TR / prefix FILLCELL).
*INFO:   Added 1297 filler insts (cell FILL4TR / prefix FILLCELL).
*INFO:   Added 1314 filler insts (cell FILL2TR / prefix FILLCELL).
*INFO:   Added 1244 filler insts (cell FILL1TR / prefix FILLCELL).
*INFO: Total 6313 filler insts added - prefix FILLCELL (CPU: 0:00:00.3).
For 6313 new insts, 6313 new gnd-pin connections were made to global net 'VSS'.
6313 new pwr-pin connections were made to global net 'VDD'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> fixVia -minCut

Start fixing mincut vias at Thu Mar 23 23:30:19 2023
No minimum cut violation markers found on special net vias.
End fixing mincut vias at Thu Mar 23 23:30:19 2023
<CMD> fixVia -minStep

Start fixing minstep vias at Thu Mar 23 23:30:19 2023
**WARN: (IMPPP-592):	No MINSTEP rule defined.
End fixing minstep vias at Thu Mar 23 23:30:19 2023
<CMD> fixVia -short

Start fixing short vias at Thu Mar 23 23:30:19 2023
End fixing short vias at Thu Mar 23 23:30:19 2023
<CMD> clearDrc
 *** Starting Verify Geometry (MEM: 4298.8) ***

**WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2560
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 1
  Wiring      : 0
  Antenna     : 0
  Short       : 3
  Overlap     : 0
End Summary

  Verification Complete : 4 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.7  MEM: 400.6M)

<CMD> verifyConnectivity -type regular -error 1000000 -warning 500000
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Mar 23 23:30:19 2023

Design Name: PE_top
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (350.0000, 350.0000)
Error Limit = 1000000; Warning Limit = 500000
Check specified nets
Use 6 pthreads

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Mar 23 23:30:20 2023
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 32.000M)

<CMD> verifyProcessAntenna -error 1000000

******* START VERIFY ANTENNA ********
Report File: PE_top.antenna.rpt
LEF Macro File: PE_top.antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.1  MEM: 0.000M)

<CMD> detailRoute -fix_drc
#% Begin detailRoute (date=03/23 23:30:20, mem=3177.3M)

detailRoute -fix_drc

#Start detailRoute on Thu Mar 23 23:30:20 2023
#
Initializing multi-corner resistance tables ...
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=2704)
#Start reading timing information from file .timing_file_372853.tif.gz ...
#Read in timing information for 68 ports, 2635 instances from timing file .timing_file_372853.tif.gz.
#NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
#Using multithreading with 6 threads.
#Start routing data preparation on Thu Mar 23 23:30:20 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 2702 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3181.31 (MB), peak = 3491.95 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3183.11 (MB), peak = 3491.95 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 4
#
#    By Layer and Type :
#	          SpacH    SpacV   Totals
#	M1            1        0        1
#	M2            0        3        3
#	Totals        1        3        4
#6313 out of 8948 instances (70.6%) need to be verified(marked ipoed), dirty area = 73.4%.
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3186.61 (MB), peak = 3491.95 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 23
#Total wire length = 86837 um.
#Total half perimeter of net bounding box = 76371 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 32254 um.
#Total wire length on LAYER M3 = 41108 um.
#Total wire length on LAYER M4 = 13475 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 20120
#Total number of multi-cut vias = 12792 ( 63.6%)
#Total number of single cut vias = 7328 ( 36.4%)
#Up-Via Summary (total 20120):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6278 ( 66.2%)      3202 ( 33.8%)       9480
# M2               854 (  9.7%)      7983 ( 90.3%)       8837
# M3               196 ( 10.9%)      1607 ( 89.1%)       1803
#-----------------------------------------------------------
#                 7328 ( 36.4%)     12792 ( 63.6%)      20120 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 9.31 (MB)
#Total memory = 3186.61 (MB)
#Peak memory = 3491.95 (MB)
#	no debugging net set
#
#detailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 5.95 (MB)
#Total memory = 3183.21 (MB)
#Peak memory = 3491.95 (MB)
#Number of warnings = 0
#Total number of warnings = 38
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Thu Mar 23 23:30:20 2023
#
#% End detailRoute (date=03/23 23:30:21, total cpu=0:00:02.1, real=0:00:01.0, peak res=3177.3M, current mem=3171.6M)
<CMD> saveDesign db/PE_top_final_prefill.enc
#% Begin save design ... (date=03/23 23:30:21, mem=3171.6M)
% Begin Save ccopt configuration ... (date=03/23 23:30:21, mem=3171.6M)
% End Save ccopt configuration ... (date=03/23 23:30:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=3172.1M, current mem=3172.1M)
% Begin Save netlist data ... (date=03/23 23:30:21, mem=3172.1M)
Writing Binary DB to db/PE_top_final_prefill.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 23:30:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=3172.2M, current mem=3172.2M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file db/PE_top_final_prefill.enc.dat.tmp/PE_top.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 23:30:21, mem=3172.2M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 23:30:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=3172.2M, current mem=3172.2M)
Saving preference file db/PE_top_final_prefill.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=03/23 23:30:22, mem=3172.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=4350.4M) ***
% End Save routing data ... (date=03/23 23:30:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=3172.7M, current mem=3172.7M)
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Save Adaptive View Pruning View Names to Binary file
Saving PG file db/PE_top_final_prefill.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 23:30:22 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=4396.4M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file db/PE_top_final_prefill.enc.dat.tmp/PE_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4380.4M) ***
#Saving pin access data to file db/PE_top_final_prefill.enc.dat.tmp/PE_top.apa ...
#
Saving preRoute extracted patterns in file 'db/PE_top_final_prefill.enc.dat.tmp/PE_top.techData.gz' ...
Saving preRoute extraction data in directory 'db/PE_top_final_prefill.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 23:30:23, mem=3173.5M)
% End Save power constraints data ... (date=03/23 23:30:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=3173.5M, current mem=3173.5M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design PE_top_final_prefill.enc.dat.tmp
#% End save design ... (date=03/23 23:30:24, total cpu=0:00:00.8, real=0:00:03.0, peak res=3173.8M, current mem=3173.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> report_timing     
Path 1: MET Setup Check with Pin buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/
clk_r_REG325_S1/CK 
Endpoint:   buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk_r_REG325_S1/D 
(v) checked with  leading edge of 'clk'
Beginpoint: pe_in_pk_rdb_addr__1_                                            
(^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.018
- Setup                         0.102
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.316
- Arrival Time                  1.265
= Slack Time                    0.051
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.123
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |           Arc           |    Cell     | Delay | Arrival | Required | 
     |                                                    |                         |             |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------+-------------+-------+---------+----------| 
     |                                                    | pe_in_pk_rdb_addr__1_ ^ |             |       |   0.123 |    0.173 | 
     | buff_mult_arr0/PLACEDFE_OFC110_pe_in_pk_rdb_addr__ | A ^ -> Y ^              | BUFX6TR     | 0.131 |   0.254 |    0.304 | 
     | 1                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A ^ -> Y v              | CLKINVX2TR  | 0.046 |   0.299 |    0.350 | 
     | CEDFE_OFC59_pe_in_pk_rdb_addr__1                   |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U70 | B v -> Y v              | OR2X2TR     | 0.129 |   0.428 |    0.479 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/PLA | A v -> Y ^              | INVX2TR     | 0.231 |   0.659 |    0.709 | 
     | CEDFE_OFC69_n3                                     |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U17 | B0 ^ -> Y v             | AOI22X1TR   | 0.096 |   0.755 |    0.806 | 
     | 1                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U17 | B0 v -> Y ^             | OAI2BB1X2TR | 0.091 |   0.846 |    0.897 | 
     | 2                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U17 | C0 ^ -> Y v             | AOI211X1TR  | 0.054 |   0.900 |    0.951 | 
     | 3                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U86 | AN v -> Y v             | NAND2BX2TR  | 0.116 |   1.016 |    1.066 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U53 | B v -> Y ^              | NOR2X4TR    | 0.068 |   1.084 |    1.135 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U85 | A ^ -> Y ^              | AND2X6TR    | 0.106 |   1.190 |    1.241 | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/U20 | B0 ^ -> Y v             | AOI22X1TR   | 0.075 |   1.265 |    1.316 | 
     | 3                                                  |                         |             |       |         |          | 
     | buff_mult_arr0/genblk1_3__buffer_mult0/buffer0/clk | D v                     | DFFQX1TR    | 0.000 |   1.265 |    1.316 | 
     | _r_REG325_S1                                       |                         |             |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------+ 

<CMD> setMetalFill -layer {1 2 3 4} -minDensity 20 -preferredDensity 25 -maxDensity 80 -maxLength 4 -maxWidth 1 -windowSize 500 500 -windowStep 500 500
<CMD> addMetalFill -layer {1 2 3 4} -onCells -timingAware sta -area 0 0 350.0 350.0
   _____________________________________________________________
  /  Design State
 +--------------------------------------------------------------
 | signal nets: 
 |    routed nets:     2683 (100.0% routed)
 |     total nets:     2683
 | clock nets: 
 |    routed nets:       19 (100.0% routed)
 |     total nets:       19
 +--------------------------------------------------------------
#################################################################################
# Design Stage: PostRoute
# Design Name: PE_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
   _____________________________________________________________
  /  Design State
 +--------------------------------------------------------------
 | signal nets: 
 |    routed nets:     2683 (100.0% routed)
 |     total nets:     2683
 | clock nets: 
 |    routed nets:       19 (100.0% routed)
 |     total nets:       19
 +--------------------------------------------------------------
#################################################################################
# Design Stage: PostRoute
# Design Name: PE_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=2704)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Thu Mar 23 23:30:24 2023
#
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3145.27 (MB), peak = 3491.95 (MB)
#Start routing data preparation on Thu Mar 23 23:30:24 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 2702 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Build and mark too close pins for the same net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3150.83 (MB), peak = 3491.95 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#rc-typ [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 3151.28 (MB), peak = 3491.95 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#rc-typ [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 3152.09 (MB), peak = 3491.95 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 3152.09 (MB)
#Peak memory = 3491.95 (MB)
#Using multithreading with 6 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#3x3 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 4 hboxes with 6 threads on machine with  Xeon 3.30GHz 12288KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#Total 2702 nets were built. 34 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    68.83 (MB), total memory =  3221.53 (MB), peak memory =  3491.95 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/nr372853_w4y2kG.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3180.44 (MB), peak = 3491.95 (MB)
#RC Statistics: 14883 Res, 8042 Ground Cap, 2562 XCap (Edge to Edge)
#RC V/H edge ratio: 0.44, Avg V/H Edge Length: 3186.62 (7745), Avg L-Edge Length: 8334.93 (3829)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/nr372853_w4y2kG.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 17586 nodes, 14884 edges, and 5462 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3174.80 (MB), peak = 3491.95 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/nr372853_w4y2kG.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4378.133M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/nr372853_w4y2kG.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell PE_top has rcdb /tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/nr372853_w4y2kG.rcdb.d specified
Cell PE_top, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 4378.133M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 24.00 (MB)
#Total memory = 3174.83 (MB)
#Peak memory = 3491.95 (MB)
#
#34 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(50993497)
#Calculate SNet Signature in MT (108391872)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 4.16GHz 12288KB Cache 12CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.31/6, scale score = 0.22.
#    Increased memory =     0.00 (MB), total memory =  2936.83 (MB), peak memory =  3491.95 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2936.83 (MB), peak memory =  3491.95 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  4.65/6, scale score = 0.77.
#    Increased memory =     0.00 (MB), total memory =  2936.83 (MB), peak memory =  3491.95 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2936.83 (MB), peak memory =  3491.95 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  2.62/6, scale score = 0.44.
#    Increased memory =     0.00 (MB), total memory =  2936.83 (MB), peak memory =  3491.95 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.87/6, scale score = 0.31.
#    Increased memory =    -0.34 (MB), total memory =  2936.83 (MB), peak memory =  3491.95 (MB)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: PE_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=4205.77)
Reading RCDB with compressed RC data.
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2704,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4474.01 CPU=0:00:00.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4474.01 CPU=0:00:00.9 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4466.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:01.0, MEM = 4466.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=4310.16)
Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2702. 
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2704,  3.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=4575.27 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4575.27 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:01.0 totSessionCpu=0:04:53 mem=4581.3M)
Critical nets number = 0.
**WARN: (from .metalfill_372853.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
**WARN: (from .metalfill_372853.conf) Unknown option '0'!
**WARN: (from .metalfill_372853.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
**WARN: (from .metalfill_372853.conf) Unknown option '2'!
**WARN: (from .metalfill_372853.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
**WARN: (from .metalfill_372853.conf) Unknown option '0'!
**WARN: (from .metalfill_372853.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
**WARN: (from .metalfill_372853.conf) Unknown option '2'!
**WARN: (from .metalfill_372853.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
**WARN: (from .metalfill_372853.conf) Unknown option '0'!
**WARN: (from .metalfill_372853.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
**WARN: (from .metalfill_372853.conf) Unknown option '2'!
**WARN: (from .metalfill_372853.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
**WARN: (from .metalfill_372853.conf) Unknown option '0'!
**WARN: (from .metalfill_372853.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
**WARN: (from .metalfill_372853.conf) Unknown option '2'!
Layer [M0] : Size_X changed to (350.000) due to window size.
Layer [M0] : Size_y changed to (350.000) due to window size.
Layer [M1] : Size_X changed to (350.000) due to window size.
Layer [M1] : Size_y changed to (350.000) due to window size.
Layer [M2] : Size_X changed to (350.000) due to window size.
Layer [M2] : Size_y changed to (350.000) due to window size.
Layer [M3] : Size_X changed to (350.000) due to window size.
Layer [M3] : Size_y changed to (350.000) due to window size.
************************
Timing Aware sta
P/G Nets: 2
Non-Critical Signal Nets: 2683
Critical Signal Nets: 0
Clock Nets:19
************************
Multi-CPU acceleration using 6 CPU(s).
Density calculation ...... Slot :   0 of   1 Thread : 0

End of Density Calculation : cpu time : 0:00:00.3, real time : 0:00:00.0, peak mem : 4597.27 megs
Multi-CPU acceleration using 6 CPU(s).
Thread/Slave: 0  process data during iteration  1  in region 0 of 1

Multi-CPU acceleration using 6 CPU(s).
Multi-CPU acceleration using 6 CPU(s).
Multi-CPU acceleration using 6 CPU(s).
End metal filling: cpu:  0:00:01.0,  real:  0:00:01.0,  peak mem:  4589.27  megs.
<CMD> clearDrc
 *** Starting Verify Geometry (MEM: 4589.3) ***

**WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2560
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
Multi-CPU acceleration using 6 CPU(s).
<CMD> saveDrc /tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/vergQTmpZ70I8A/qthread_src.drc
Saving Drc markers ...
... No Drc file written since there is no markers found.
<CMD> clearDrc
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 1
  Wiring      : 0
  Antenna     : 0
  Short       : 3
  Overlap     : 0
End Summary

  Verification Complete : 4 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.1  MEM: 256.1M)

<CMD> verifyConnectivity -type regular -error 1000000 -warning 500000
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Mar 23 23:30:30 2023

Design Name: PE_top
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (350.0000, 350.0000)
Error Limit = 1000000; Warning Limit = 500000
Check specified nets
Use 6 pthreads

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Mar 23 23:30:30 2023
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.1  MEM: 24.000M)

<CMD> verifyProcessAntenna -error 1000000

******* START VERIFY ANTENNA ********
Report File: PE_top.antenna.rpt
LEF Macro File: PE_top.antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> trimMetalFill -deleteViols
 *** START TRIM METALFILL *** (CPU Time: 0:00:00.0 MEM: 4869.344M)
trimMetalFill...............SubArea: 1 of 100
trimMetalFill...............SubArea: 11 of 100
trimMetalFill...............SubArea: 21 of 100
trimMetalFill...............SubArea: 31 of 100
trimMetalFill...............SubArea: 41 of 100
trimMetalFill...............SubArea: 51 of 100
trimMetalFill...............SubArea: 61 of 100
trimMetalFill...............SubArea: 71 of 100
trimMetalFill...............SubArea: 81 of 100
trimMetalFill...............SubArea: 91 of 100
 Number of metal fills with spacing or/and short violations:0
 Total number of deleted metal fills: 0
 Total number of added metal fills:   0
 (CPU Time: 0:00:00.6  MEM: 4869.344M)
 *** END OF TRIM METALFILL ***
<CMD> saveDesign db/PE_top_final.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/23 23:30:31, mem=3156.5M)
% Begin Save ccopt configuration ... (date=03/23 23:30:31, mem=3156.5M)
% End Save ccopt configuration ... (date=03/23 23:30:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=3157.0M, current mem=3157.0M)
% Begin Save netlist data ... (date=03/23 23:30:31, mem=3157.1M)
Writing Binary DB to db/PE_top_final.enc.dat.tmp/vbin/PE_top.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/23 23:30:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=3157.1M, current mem=3157.1M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file db/PE_top_final.enc.dat.tmp/PE_top.route.congmap.gz ...
% Begin Save AAE data ... (date=03/23 23:30:31, mem=3157.4M)
Saving AAE Data ...
% End Save AAE data ... (date=03/23 23:30:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=3157.4M, current mem=3157.4M)
Saving preference file db/PE_top_final.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 4 markers are saved ...
... 4 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save routing data ... (date=03/23 23:30:32, mem=3157.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=4363.9M) ***
% End Save routing data ... (date=03/23 23:30:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=3158.0M, current mem=3158.0M)
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Saving PG file db/PE_top_final.enc.dat.tmp/PE_top.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 23 23:30:32 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=4401.9M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 1 : CPU = 0 : MEM = 0.
Saving property file db/PE_top_final.enc.dat.tmp/PE_top.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4385.9M) ***
#Saving pin access data to file db/PE_top_final.enc.dat.tmp/PE_top.apa ...
#
Saving preRoute extracted patterns in file 'db/PE_top_final.enc.dat.tmp/PE_top.techData.gz' ...
Saving preRoute extraction data in directory 'db/PE_top_final.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/23 23:30:34, mem=3158.2M)
% End Save power constraints data ... (date=03/23 23:30:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=3158.2M, current mem=3158.2M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design PE_top_final.enc.dat.tmp
#% End save design ... (date=03/23 23:30:34, total cpu=0:00:00.9, real=0:00:03.0, peak res=3158.5M, current mem=3158.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> zoomBox -272.59600 -29.72300 446.45700 345.88300
<CMD> zoomBox -55.53300 67.93600 263.51600 234.59500
<CMD> zoomBox 27.23900 105.15100 193.78600 192.14900
<CMD> zoomBox 70.06700 124.68100 157.00700 170.09500
<CMD> zoomBox 95.32900 136.39800 133.90600 156.54900
<CMD> zoomBox 106.53900 141.59800 123.65600 150.53900
<CMD> zoomBox 110.74200 143.62600 119.67700 148.29300
<CMD> zoomBox 112.89400 144.78200 117.55900 147.21900
<CMD> zoomBox 109.73800 143.13400 120.25500 148.62800
<CMD> zoomBox 104.54000 140.48500 124.69300 151.01200
<CMD> zoomBox 85.95900 129.97300 139.39800 157.88800
<CMD> zoomBox 48.97300 110.28100 169.42000 173.19800
<CMD> zoomBox -12.63000 80.08500 218.10900 200.61400
<CMD> zoomBox -99.00200 51.31500 276.71900 247.57700
<CMD> zoomBox -315.16900 -19.34600 404.59500 356.63100
<CMD> zoomBox -729.27500 -154.71100 649.56700 565.54400
<CMD> zoomBox -312.30900 -22.49500 407.45800 353.48400
<CMD> zoomBox -136.59800 33.22200 305.43100 264.12100
<CMD> zoomBox -28.68800 67.43800 242.77300 209.23900
<CMD> zoomBox 53.40300 93.46800 195.10800 167.48900
<CMD> zoomBox 96.25500 107.05600 170.22700 145.69600
<CMD> zoomBox 113.78100 113.24000 159.20900 136.97000
<CMD> zoomBox 128.93300 119.05500 149.09200 129.58500
<CMD> zoomBox 134.61400 121.41500 145.13700 126.91200
<CMD> zoomBox 137.55500 122.65500 143.04900 125.52500
<CMD> zoomBox 133.66900 121.13500 146.05600 127.60500
<CMD> zoomBox 127.20200 118.48900 150.93300 130.88500
<CMD> zoomBox 132.23400 120.53200 146.81000 128.14600
<CMD> zoomBox 127.03400 118.02900 150.77100 130.42800
<CMD> zoomBox 130.75200 119.87300 147.90200 128.83200
<CMD> zoomBox 129.05500 118.94500 149.23300 129.48500
<CMD> zoomBox 122.00800 116.83000 154.86600 133.99400
<CMD> zoomBox 93.99200 106.77600 168.05000 145.46100
<CMD> zoomBox 47.87900 90.22700 189.75100 164.33600
<CMD> zoomBox -12.69900 68.62800 218.31700 189.30200
<CMD> zoomBox -156.45200 17.37200 286.10600 248.54800
<CMD> zoomBox -430.60500 -77.82500 417.20000 365.03600
<CMD> zoomBox -303.93200 -53.30800 308.60800 266.66000
<CMD> zoomBox -423.85700 -153.97700 423.95100 288.88600
<CMD> zoomBox -589.71200 -290.91100 583.72700 322.04900
<CMD> zoomBox -358.69300 -92.92200 361.94700 283.51300
<CMD> zoomBox -216.45600 29.27200 226.10900 260.45100
<CMD> zoomBox -153.63700 83.23800 166.11700 250.26500
<CMD> zoomBox -221.20300 41.00700 221.36400 272.18700
<CMD> zoomBox -155.66400 94.44000 164.09100 261.46800
<CMD> zoomBox -108.35100 133.04600 122.67300 253.72400
<CMD> zoomBox -221.35400 59.03000 221.21500 290.21100
<CMD> zoomBox -156.02800 105.58500 163.72800 272.61300
<CMD> zoomBox -263.96800 51.71200 256.70100 323.69000
<CMD> zoomBox -187.49100 110.18400 188.69300 306.68800
<CMD> zoomBox -132.23600 152.43000 139.55700 294.40400
<CMD> zoomBox -76.72400 194.87200 90.19300 282.06300
<CMD> zoomBox -52.30700 209.69500 68.29100 272.69100
<CMD> zoomBox -34.57900 219.63500 52.55300 265.14900
<CMD> zoomBox -10.56300 232.04000 34.92100 255.79900
<CMD> zoomBox 1.97300 238.51400 25.71700 250.91700
<CMD> zoomBox 5.77200 240.47700 22.92700 249.43800
<CMD> zoomBox 8.51600 241.89400 20.91200 248.36900
<CMD> zoomBox 9.58800 242.44800 20.12500 247.95200
<CMD> zoomBox 10.49900 242.91800 19.45600 247.59700
<CMD> zoomBox 7.44300 241.39600 22.02900 249.01500
<CMD> zoomBox 4.44300 239.89200 24.63200 250.43800
<CMD> zoomBox 2.95800 238.86800 26.71000 251.27500
<CMD> zoomBox -2.02200 236.26100 30.85400 253.43400
<CMD> zoomBox -8.91400 232.65300 36.58900 256.42200
<CMD> zoomBox -18.45400 227.65900 44.52700 260.55800
<CMD> zoomBox -4.23200 236.14200 28.64500 253.31600
<CMD> zoomBox 3.19000 240.57000 20.35400 249.53600
<CMD> zoomBox -3.40400 235.64000 29.47800 252.81600
<CMD> zoomBox -12.70800 229.40400 40.83700 257.37400
<CMD> zoomBox -22.33600 223.18000 51.77600 261.89300
<CMD> zoomBox -41.70400 214.82400 60.87400 268.40700
<CMD> zoomBox -6.29900 226.63100 56.69900 259.53900
<CMD> zoomBox 20.27900 235.74400 53.16600 252.92300
<CMD> zoomBox 30.51800 239.55800 50.71900 250.11000
<CMD> zoomBox 35.10000 242.43800 45.64600 247.94700
<CMD> zoomBox 37.49100 243.94100 42.99800 246.81800
<CMD> zoomBox 38.71100 244.73900 41.59000 246.24300
<CMD> zoomBox 37.82300 243.96700 43.34100 246.84900
<CMD> zoomBox 36.65600 242.95100 45.64400 247.64600
<CMD> zoomBox 34.46700 240.54500 51.68900 249.54100
<CMD> zoomBox 30.27500 235.93500 63.26900 253.17000
<CMD> zoomBox 26.90700 232.23100 72.57500 256.08600
<CMD> zoomBox 24.76500 229.87600 78.49200 257.94100
<CMD> zoomBox 42.48200 237.22400 70.53000 251.87500
<CMD> zoomBox 51.73000 241.05800 66.37500 248.70800
<CMD> zoomBox 55.40600 242.63500 64.40200 247.33400
<CMD> zoomBox 49.98500 240.22300 67.22200 249.22700
<CMD> zoomBox 42.86000 237.05300 70.92900 251.71500
<CMD> zoomBox 53.10700 240.92600 67.76000 248.58000
<CMD> zoomBox 57.44200 242.59500 66.44100 247.29600
<CMD> zoomBox 59.37500 243.44800 65.87800 246.84500
<CMD> zoomBox 58.53800 243.14900 66.19000 247.14600
<CMD> zoomBox 56.39700 242.38300 66.98900 247.91600
<CMD> zoomBox 53.43500 241.32300 68.09500 248.98100
<CMD> zoomBox 49.33400 239.85600 69.62500 250.45500
<CMD> zoomBox 41.24400 236.17900 74.28600 253.43900
<CMD> zoomBox 33.19200 232.52000 78.92700 256.41000
<CMD> zoomBox 12.08600 223.98700 86.55900 262.88900
<CMD> zoomBox -6.15300 215.83400 96.92300 269.67700
<CMD> zoomBox -22.82600 210.58200 98.43900 273.92600
<CMD> zoomBox -77.42500 158.98600 195.88000 301.75000
<CMD> zoomBox -171.53400 86.39400 352.03600 359.88700
<CMD> zoomBox -351.81500 -52.66800 651.18400 471.26100
<CMD> zoomBox -717.11500 -311.48900 1204.31800 692.19500
<CMD> zoomBox -386.48100 -134.42100 793.52000 481.96700
<CMD> zoomBox -240.45900 -56.22000 612.09300 389.12100
<CMD> zoomBox -135.36900 21.64800 480.60100 343.40700
<CMD> zoomBox -28.54900 99.57000 349.73300 297.17000
<CMD> zoomBox 52.71300 158.84800 250.17800 261.99600
<CMD> zoomBox 87.12200 182.27300 208.39100 245.61900
<CMD> zoomBox 108.25100 196.65700 182.72800 235.56100
<CMD> zoomBox 121.19000 204.55500 166.93000 228.44800
<CMD> zoomBox 126.90400 208.04400 159.95200 225.30700
<CMD> zoomBox 124.32600 206.44100 163.20600 226.75000
<CMD> zoomBox 121.29300 204.55500 167.03400 228.44800
<CMD> zoomBox 126.90400 208.04400 159.95200 225.30700
<CMD> zoomBox 130.98100 210.56800 154.85900 223.04100
<CMD> zoomBox 133.92700 212.39200 151.17900 221.40400
<CMD> zoomBox 130.98000 210.56800 154.85900 223.04100
<CMD> zoomBox 126.90100 208.04200 159.95300 225.30700
<CMD> zoomBox 117.66500 202.32400 171.48600 230.43800
<CMD> zoomBox 102.62800 193.01400 190.26800 238.79400
<CMD> zoomBox 66.94300 170.92000 234.83600 258.62100
<CMD> setAnalysisMode -skew true -warn false -checkType hold
<CMD> report_timing > ${REPORT_PATH}/final_hold_timing.rpt
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: PE_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=4280.58)
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2705,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4524.2 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4524.2 CPU=0:00:00.7 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4516.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4516.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=4390.36)
Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2702. 
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2705,  0.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=4646.92 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4646.92 CPU=0:00:00.1 REAL=0:00:00.0)
<CMD> report_timing -max_paths 1000 > ${REPORT_PATH}/full_hold_timing.rpt
<CMD> setAnalysisMode -skew true -warn false -checkType setup
<CMD> report_timing > ${REPORT_PATH}/final_setup_timing.rpt
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: PE_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=4543.16)
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2705,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4580.86 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4580.86 CPU=0:00:00.7 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4572.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4572.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=4417.02)
Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2702. 
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2705,  3.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=4687.14 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4687.14 CPU=0:00:00.1 REAL=0:00:00.0)
<CMD> report_timing -max_paths 1000 > ${REPORT_PATH}/full_setup_timing.rpt
<CMD> write_sdf -version 3.0 -target_application verilog -collapse_internal_pins ${OUTPUT_PATH}/${DESIGN_NAME}.apr.sdf
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: PE_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=4583.38)
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2705,  100.0 percent of the nets selected for SI analysis
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2705,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4642.31 CPU=0:00:01.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4642.31 CPU=0:00:01.5 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4618.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:01.0, MEM = 4618.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=4495.56)
Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2705,  3.4 percent of the nets selected for SI analysis
Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2702. 
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2705,  0.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=4784.26 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4784.26 CPU=0:00:00.2 REAL=0:00:00.0)
<CMD> setStreamOutMode -snapToMGrid true -virtualConnection false
<CMD> streamOut /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/data/PE_top.gds -mapFile /afs/umich.edu/class/eecs627/w23/lab_resource/lab2_Innovus/apr/enc2gdsLM.map -libName PE_top -structureName PE_top -mode ALL
Parse flat map file...
**WARN: (IMPOGDS-392):	Unknown layer FY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer FY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer FY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer LY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer LY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer LY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer LY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer LY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer LY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer LY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer LY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer LY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer LY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer LY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer FT 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer FT 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer FT 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer E1 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer E1 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer E1 
Type 'man IMPOGDS-392' for more detail.
**WARN: (EMS-27):	Message (IMPOGDS-392) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 24
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    6                            DIEAREA
    24                                LM
    33                                VQ
    34                                MQ
    35                                VL
    44                                M6
    32                                V5
    31                                M5
    18                                V2
    17                                M2
    15                                M1
    21                                M4
    19                                M3
    16                                V1
    20                                V3
    22                                V4


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                           8948

Ports/Pins                            68
    metal layer M2                    34
    metal layer M3                    34

Nets                               20278
    metal layer M2                 12509
    metal layer M3                  6671
    metal layer M4                  1098

    Via Instances                  20120

Special Nets                         346
    metal layer M1                    94
    metal layer M2                     4
    metal layer M3                   212
    metal layer M4                    36

    Via Instances                   4944

Metal Fills                        11412
    metal layer M1                  1017
    metal layer M2                  9311
    metal layer M4                  1084

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                  70
    metal layer M2                    36
    metal layer M3                    34


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/data/PE_top.apr.v
Writing Netlist "/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/data/PE_top.apr.v" ...
<CMD> saveNetlist /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/data/PE_top.apr.physical.v -excludeLeafCell -phys -includePowerGround -excludeCellInst {PCORNER PFILLH PFILLQ PFILL1  FILL1TR FILL2TR FILL4TR FILL8TR FILL16TR FILL32TR FILL64TR}
Writing Netlist "/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/data/PE_top.apr.physical.v" ...
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
<CMD> set_analysis_view -setup {setupAnalysis} -hold {holdAnalysis setupAnalysis}
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typAnalysis' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Type 'man IMPCTE-104' for more detail.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Completed (cpu: 0:00:00.0 real: 0:00:00.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: setupAnalysis
    RC-Corner Name        : rc-typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel medium)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel medium)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 	[Derived from postRoute_xcap (effortLevel medium)]
    RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
 
 Analysis View: holdAnalysis
    RC-Corner Name        : rc-typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel medium)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel medium)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 	[Derived from postRoute_xcap (effortLevel medium)]
    RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
Reading timing constraints file '/tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/.mmmcog4lyL/modes/typConstraintMode/typConstraintMode.sdc' ...
Current (total cpu=0:05:48, real=0:13:05, peak res=3491.9M, current mem=3021.0M)
PE_top
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3031.6M, current mem=3031.6M)
Current (total cpu=0:05:48, real=0:13:05, peak res=3491.9M, current mem=3031.6M)
Reading latency file '/tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/.mmmcog4lyL/views/setupAnalysis/latency.sdc' ...
Reading latency file '/tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/.mmmcog4lyL/views/holdAnalysis/latency.sdc' ...
Total number of combinational cells: 363
Total number of sequential cells: 154
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX12TR BUFX16TR BUFX20TR BUFX3TR BUFX2TR BUFX4TR BUFX6TR BUFX8TR CLKBUFX12TR CLKBUFX16TR CLKBUFX20TR CLKBUFX2TR CLKBUFX3TR CLKBUFX4TR CLKBUFX6TR CLKBUFX8TR
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1TR CLKINVX12TR CLKINVX16TR CLKINVX20TR CLKINVX2TR CLKINVX3TR INVX1TR CLKINVX4TR CLKINVX6TR CLKINVX8TR INVX12TR INVX16TR INVX20TR INVX2TR INVX3TR INVXLTR INVX4TR INVX6TR INVX8TR
Total number of usable inverters: 19
List of unusable inverters: RFRDX2TR RFRDX1TR RFRDX4TR
Total number of unusable inverters: 3
List of identified usable delay cells: DLY1X1TR DLY1X4TR DLY2X1TR DLY2X4TR DLY3X1TR DLY3X4TR DLY4X1TR DLY4X4TR
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> do_extract_model -view setupAnalysis ${OUTPUT_PATH}/${DESIGN_NAME}.lib
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE DB initialization (MEM=4235.77 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: PE_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=4319.01)
Reading RCDB with compressed RC data.
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2705,  100.0 percent of the nets selected for SI analysis
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2705,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4739.11 CPU=0:00:01.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4739.11 CPU=0:00:01.9 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4675.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4675.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=4583.55)
Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2705,  3.4 percent of the nets selected for SI analysis
Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 2702. 
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2705,  0.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=4871.21 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4871.21 CPU=0:00:00.2 REAL=0:00:00.0)
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance PE_top:clk, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
TAMODEL Cpu User Time =    4.9 sec
TAMODEL Memory Usage  =    0.0 MB
<CMD> set lefDefOutVersion 5.8
<CMD> write_lef_abstract /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/data/PE_top.lef -specifyTopLayer 4 -stripePin -PGpinLayers 4
**ERROR: (IMPLF-109):	Cannot create OBS on overlap layer for rectilinear
partition 'PE_top' because there is no overlap layer defined
in any LEF file. You need to define an overlap layer in the technology
LEF file after last routing or cut layer similar to the following sample:

LAYER OVERLAP
  TYPE OVERLAP ;
END OVERLAP

<CMD> reportFanoutViolation -all -outfile /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/report_fanout_viol.rpt
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: PE_top
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=4848.6)
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2705,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4868.21 CPU=0:00:00.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4868.21 CPU=0:00:00.9 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4858.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4858.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=4696.37)
Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 2702. 
Total number of fetched objects 2702
AAE_INFO-618: Total number of nets in the design is 2705,  3.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=4964.5 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4964.5 CPU=0:00:00.1 REAL=0:00:00.0)
*info: 19 clock nets excluded
*info: 1 special net excluded.
*info: 1 no-driver net excluded.
*info: fanout load violations report

*info: there are 13 max fanout load violations in the design.
*info: 0 violation is real (remark R).
*info: 13 violations may not be fixable:
*info:     13 violations on clock net.
<CMD> reportGateCount -outfile /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_gateCount.rpt
Gate area 4.3200 um^2
[0] PE_top Gates=8020 Cells=2635 Area=34646.4 um^2
<CMD> summaryReport -noHtml -outfile /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_summaryReport.rpt
Start to collect the design information.
Build netlist information for Cell PE_top.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/PE_top_summaryReport.rpt
<CMD> verifyConnectivity -type all -report /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/connectivity.rpt
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Mar 23 23:36:01 2023

Design Name: PE_top
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (350.0000, 350.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Use 6 pthreads
Net VSS: dangling Wire.
Net VDD: dangling Wire.

Begin Summary 
    176 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    176 total info(s) created.
End Summary

End Time: Thu Mar 23 23:36:01 2023
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 176 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

 *** Starting Verify Geometry (MEM: 5003.0) ***

**WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2560
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
Multi-CPU acceleration using 6 CPU(s).
<CMD> saveDrc /tmp/innovus_temp_372853_eecs2420p06.engin.umich.edu_guohch_2Ieeve/vergQTmphMv73o/qthread_src.drc
Saving Drc markers ...
... 176 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
<CMD> clearDrc
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 1
  Wiring      : 0
  Antenna     : 0
  Short       : 3
  Overlap     : 0
End Summary

  Verification Complete : 4 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.2  MEM: 256.1M)

<CMD> verifyProcessAntenna -reportfile /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/antenna.rpt -error 100000 -pgnet

******* START VERIFY ANTENNA ********
Report File: /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/CNN/apr/PE_top/reports/antenna.rpt
LEF Macro File: PE_top.antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.5  MEM: 0.000M)

<CMD> zoomBox -49.52500 110.83100 328.86600 308.48800
<CMD> zoomBox -310.52200 -15.85700 542.27600 429.61200
<CMD> zoomBox -738.81400 -218.63100 894.88000 634.74900
<CMD> zoomBox -524.63900 -78.27500 655.70500 538.29200
<CMD> zoomBox -260.54700 94.68300 355.60100 416.53500
<CMD> zoomBox -435.88000 -26.69000 567.41400 497.39300
<CMD> zoomBox -221.81500 128.23700 301.91300 401.81300
<CMD> zoomBox -128.97500 190.27800 192.66100 358.28800
<CMD> zoomBox -57.83400 236.00500 110.06200 323.70800
<CMD> zoomBox -21.06300 260.11800 66.58300 305.90100
<CMD> zoomBox 1.27000 274.76800 40.16100 295.08300
<CMD> zoomBox 9.78800 280.58500 30.09000 291.19000
<CMD> zoomBox 13.38000 283.04000 25.84800 289.55300
<CMD> zoomBox 11.16800 281.52000 28.42500 290.53400
<CMD> zoomBox 8.10600 279.41600 31.99000 291.89200
<CMD> zoomBox 3.86700 276.50400 36.92500 293.77200
<CMD> zoomBox -5.73200 269.91000 48.10100 298.03000
<CMD> zoomBox 0.99300 272.45200 46.75100 296.35400
<CMD> zoomBox 19.20700 279.33600 43.09500 291.81400
<CMD> zoomBox 26.88400 282.23700 41.55600 289.90100
<CMD> zoomBox 15.68900 278.00600 43.79700 292.68900
<CMD> zoomBox -13.68200 266.90900 49.67600 300.00500
<CMD> zoomBox -62.02800 248.64400 59.34900 312.04700
<CMD> zoomBox -23.00600 267.26100 40.35400 300.35800
<CMD> zoomBox -2.72800 276.67700 30.34700 293.95400
<CMD> zoomBox -4.72000 274.81200 34.19200 295.13800
<CMD> zoomBox -6.96200 272.67700 38.81700 296.59000
<CMD> zoomBox -23.41800 259.13400 64.28000 304.94400
<CMD> zoomBox -36.64100 248.25200 84.74200 311.65800
<CMD> zoomBox -45.04900 241.33200 97.75400 315.92700
<CMD> zoomBox -66.58000 223.61300 131.07200 326.85900
<CMD> zoomBox -115.33100 183.49200 206.51500 351.61200
<CMD> zoomBox -137.62500 165.14400 241.01700 362.93200
<CMD> zoomBox -163.85400 143.55700 281.60800 376.24900
<CMD> zoomBox -194.71100 118.16100 329.36200 391.91700
<CMD> zoomBox -232.82100 85.27200 383.73600 407.33800
<CMD> zoomBox -277.65600 46.57900 447.70500 425.48000
<CMD> zoomBox -163.04700 139.79600 282.41600 372.48900
<CMD> zoomBox -75.86000 210.71000 156.67500 332.17700
<CMD> zoomBox -30.39600 246.48700 90.98900 309.89400
<CMD> zoomBox -7.01800 265.83500 56.34800 298.93500
<CMD> zoomBox 2.83300 273.98900 41.74900 294.31700
<CMD> zoomBox 10.55800 278.48100 34.45900 290.96600
<CMD> zoomBox 9.08700 276.87300 37.20600 291.56100
<CMD> zoomBox 7.35700 274.98100 40.43800 292.26100
<CMD> zoomBox 2.92600 270.13700 48.71300 294.05400
<CMD> zoomBox -11.73100 254.18800 75.98400 300.00700
<CMD> zoomBox -30.99700 233.22300 111.83400 307.83300
<CMD> zoomBox -76.71500 183.47400 196.90700 326.40400
<CMD> zoomBox -136.81200 118.07800 308.73800 350.81600
<CMD> zoomBox -196.62900 52.98500 420.04900 375.11400
<CMD> zoomBox -332.06900 -94.40100 672.08700 430.13200
<CMD> zoomBox -394.01100 -161.80500 787.35000 455.29300
<CMD> zoomBox -119.66600 -67.78300 605.83800 311.19300
<CMD> zoomBox 95.06000 4.64600 473.77900 202.47400
<CMD> zoomBox 225.51000 48.64800 393.55100 136.42600
<CMD> zoomBox 275.55800 65.31800 363.27800 111.14000
<CMD> zoomBox 302.44800 73.91000 348.24000 97.83000
<CMD> zoomBox 306.91700 77.57900 340.00200 94.86100
<CMD> zoomBox 286.93300 68.89500 350.31600 102.00400
<CMD> zoomBox 270.97200 62.13200 358.70100 107.95800
<CMD> zoomBox 218.46700 39.98100 386.53000 127.77100
<CMD> zoomBox 257.24000 57.86200 360.45400 111.77700
<CMD> zoomBox 284.29600 72.01800 338.17500 100.16200
<CMD> zoomBox 295.66000 78.52600 328.75000 95.81100
<CMD> zoomBox 302.59500 82.48400 322.91800 93.10000
<CMD> zoomBox 300.71100 81.23500 324.62200 93.72500
<CMD> zoomBox 285.50900 69.42800 339.40100 97.57900
<CMD> zoomBox 250.65300 45.12100 372.11500 108.56800
<CMD> zoomBox 172.09600 -9.23400 445.84300 133.76100
<CMD> zoomBox -4.94800 -131.73400 612.00900 190.54100
<CMD> zoomBox 151.01700 -27.62900 473.07300 140.60100
<CMD> zoomBox 245.69000 35.85000 388.58900 110.49500
<CMD> zoomBox 280.57800 60.35700 355.17200 99.32200
<CMD> zoomBox 294.97500 70.83100 340.78600 94.76100
<CMD> zoomBox 303.92300 77.19300 332.05900 91.89000
<CMD> zoomBox 289.01500 68.39600 342.91700 96.55200
<CMD> zoomBox 255.78200 51.37000 359.04200 105.30900
<CMD> zoomBox 212.08400 28.99900 380.22800 116.83100
<CMD> zoomBox 108.39100 -24.08300 430.50300 144.17600
<CMD> zoomBox -90.25200 -125.77500 526.81400 196.55700
<CMD> zoomBox -351.37300 -259.44900 653.41700 265.41500
<CMD> zoomBox -776.56300 -477.11700 859.57000 377.53700
<CMD> zoomBox -1467.60400 -828.53300 1196.56500 563.12800
<CMD> zoomBox -622.68800 -269.49500 768.02500 456.96100
<CMD> zoomBox -348.37100 -109.79700 656.42000 415.06800
<CMD> zoomBox -85.23100 -34.37400 531.83700 287.95900
<CMD> zoomBox -43.00900 30.94300 279.10700 199.20400
<CMD> zoomBox -19.97800 72.80300 122.94800 147.46200
<CMD> zoomBox -11.20000 88.82100 63.41100 127.79500
<CMD> zoomBox -7.01400 95.62200 38.80700 119.55700
<CMD> zoomBox -23.07900 81.35300 80.19100 135.29700
<CMD> zoomBox -5.86900 96.44400 39.95400 120.38000
<CMD> zoomBox 0.56000 102.03600 24.48000 114.53100
<CMD> zoomBox 3.79200 104.73900 16.28000 111.26200
<CMD> zoomBox 0.22200 101.73900 24.14500 114.23500
<CMD> zoomBox -4.46600 97.91200 34.49100 118.26200
<CMD> zoomBox -7.62500 95.89700 38.20800 119.83800
<CMD> zoomBox -11.34100 93.52600 42.58000 121.69200
<CMD> zoomBox -15.71300 90.73700 47.72400 123.87400
<CMD> zoomBox -26.90700 83.59600 60.89600 129.46100
<CMD> zoomBox -12.35000 91.79500 33.48700 115.73900
<CMD> zoomBox -32.14000 75.75500 55.67400 121.62600
<CMD> zoomBox -58.78400 56.34700 84.20800 131.04100
<CMD> zoomBox -23.24500 81.69800 40.20300 114.84100
<CMD> zoomBox -9.68400 91.37600 23.43900 108.67800
<CMD> zoomBox -34.75000 78.44700 39.90100 117.44200
<CMD> zoomBox -58.51900 63.96500 63.03800 127.46200
<CMD> zoomBox -34.60400 77.99800 40.04900 116.99400
<CMD> zoomBox -19.37000 86.84100 26.47800 110.79000
<CMD> zoomBox -9.86900 92.15600 18.29000 106.86500
<CMD> zoomBox -22.77800 84.36400 31.16700 112.54300
<CMD> zoomBox -32.93600 78.61500 41.73100 117.61800
<CMD> zoomBox -55.65000 65.59700 65.93300 129.10700
<CMD> zoomBox -109.55400 34.70400 123.36400 156.37200
<CMD> zoomBox -180.41200 -5.90400 198.85900 192.21300
<CMD> zoomBox -295.79000 -72.02600 321.79100 250.57500
<CMD> zoomBox -484.17000 -185.59300 521.45900 339.71000
<CMD> zoomBox -671.84400 -295.17400 720.03300 431.89000
<CMD> zoomBox -931.59900 -444.43400 994.87500 561.88300
<CMD> zoomBox -575.24300 -152.31300 607.85400 465.69200
<CMD> zoomBox -301.69800 86.85600 315.88900 409.46000
<CMD> zoomBox -156.16000 213.37100 166.22600 381.77300
<CMD> zoomBox -77.74000 277.40500 90.54900 365.31300
<CMD> zoomBox -30.01800 315.69700 44.65400 354.70300
<CMD> zoomBox -12.24900 329.81500 20.88500 347.12300
<CMD> zoomBox -25.59800 319.26100 37.88100 352.42000
<CMD> zoomBox -30.52500 315.36400 44.15600 354.37500
<CMD> zoomBox -36.32300 310.78000 51.53800 356.67500
<CMD> zoomBox -72.37600 283.00800 95.93900 370.92900
<CMD> zoomBox -144.10200 248.62800 178.33900 417.05900
<CMD> zoomBox -73.03100 254.11500 95.28700 342.03800
<CMD> zoomBox -30.13800 258.13800 44.54700 297.15100
<CMD> zoomBox -20.72600 259.65900 33.23500 287.84600
<CMD> zoomBox -45.18700 246.72100 58.18800 300.72000
<CMD> zoomBox -31.87200 258.05600 42.81600 297.07000
<CMD> pan 5.01800 297.05000
<CMD> zoomBox -26.52900 265.50300 36.95600 298.66500
<CMD> zoomBox -8.99200 271.97700 19.17800 286.69200
<CMD> zoomBox -3.04100 275.01200 14.26100 284.05000
<CMD> zoomBox -7.55600 271.42700 25.59300 288.74300
<CMD> zoomBox -12.78800 269.15300 33.09400 293.12000
<CMD> zoomBox -5.20100 271.06100 22.97700 285.78000
<CMD> zoomBox -11.96300 263.83200 33.92200 287.80100
<CMD> zoomBox -16.61300 261.76400 37.37100 289.96300
<CMD> zoomBox -31.61900 252.39600 56.28400 298.31300
<CMD> zoomBox -10.48300 254.85800 43.50100 283.05700
<CMD> zoomBox 1.97000 257.88700 35.12500 275.20600
<CMD> zoomBox -5.73500 255.74100 40.15700 279.71300
<CMD> zoomBox -40.53700 246.04700 62.89300 300.07500
<CMD> zoomBox -99.73900 214.96800 98.40500 318.47100
<CMD> zoomBox -176.25500 185.34300 146.39300 353.88200
<CMD> zoomBox -273.20300 133.62600 252.17600 408.06400
<CMD> zoomBox -425.58900 37.27900 429.90400 484.15600
<CMD> zoomBox -49.57400 126.41300 396.99900 359.68600

--------------------------------------------------------------------------------
Exiting Innovus on Thu Mar 23 23:41:12 2023
  Total CPU time:     0:07:36
  Total real time:    0:18:25
  Peak memory (main): 3515.69MB


*** Memory Usage v#1 (Current mem = 5227.027M, initial mem = 397.922M) ***
*** Message Summary: 5380 warning(s), 1 error(s)

--- Ending "Innovus" (totcpu=0:06:46, real=0:18:24, mem=5227.0M) ---
