<!doctype html><html lang=en><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1,viewport-fit=cover"><base href=https://www.lowrisc.org><link rel=icon type=image/png sizes=32x32 href=/favicon.png><title>The lowRISC Blog &middot; lowRISC: Collaborative open silicon engineering</title><link href=/main.b716e.css rel=stylesheet></head><body><header><nav class="navbar navbar-expand-md navbar-light"><div class=container><a class=navbar-brand href=#><img src=/img/logo/logo-dualcolor.svg alt=lowRISC></a>
<button class=navbar-toggler type=button data-toggle=collapse data-target=#navbarCollapse aria-controls=navbarCollapse aria-expanded=false aria-label="Toggle navigation">
<span class=navbar-toggler-icon></span></button><div class="collapse navbar-collapse" id=navbarCollapse><ul class="navbar-nav ml-auto"><li class=nav-item><a href=/our-work class=nav-link>Our work</a></li><li class=nav-item><a href=/open-silicon class=nav-link>Open Silicon</a></li><li class=nav-item><a href=/community class=nav-link>Community</a></li><li class=nav-item><a href=/blog class=nav-link>Blog</a></li><li class=nav-item><a href=/jobs class=nav-link>Jobs</a></li><li class=nav-item><a href=/about class=nav-link>About us</a></li><li class=nav-item><a class="btn lr-navbar-btn-gh" href=https://github.com/lowrisc>GitHub</a></li></ul></div></div></nav></header><main role=main><div class="container lr-blog lr-blog-list"><h1>The lowRISC blog</h1><article class=media><div class=media-body><h2><a href=/blog/2016/01/third-risc-v-workshop-day-two/>Third RISC-V Workshop: Day Two</a></h2><h5><time>January 6, 2016</time></h5><p class=text-justify>Today is the second day of the third RISC-V workshop. Again, I&rsquo;ll be keeping a semi-live blog of talks and announcements throughout the day. See here for notes from the first day.
RISC-V ASIC and FPGA implementations: Richard Herveille Look for freedom of design. Want to free migrate between FPGAs, structured ASICs, standard cell ASICs Want to make it easier to migrate FPGAs to ASICs for advantages in price, performance, power, IP protection.</p><p><a href=/blog/2016/01/third-risc-v-workshop-day-two/>Read More…</a></p></div></article><article class=media><div class=media-body><h2><a href=/blog/2016/01/third-risc-v-workshop-day-one/>Third RISC-V Workshop: Day One</a></h2><h5><time>January 5, 2016</time></h5><p class=text-justify>The third RISC-V workshop is going on today and tomorrow at the Oracle Conference Center, California. I&rsquo;ll be keeping a semi-live blog of talks and announcements throughout the day. See here for notes from the second day.
Introductions and RISC-V Foundation Overview: Rick O&rsquo;Connor Save the date, the 4th RISC-V workshop will be July 12th-13th at the MIT CSAIL/Stata Center. In August 2015, articles of incorporation were filed to create a non-profit RISC-V Foundation to govern the ISA.</p><p><a href=/blog/2016/01/third-risc-v-workshop-day-one/>Read More…</a></p></div></article><article class=media><div class=media-body><h2><a href=/blog/2015/12/untethered-lowrisc-release/>Untethered lowRISC release</a></h2><h5><time>December 18, 2015</time></h5><p class=text-justify>Over the past several months, we&rsquo;ve been working to provide a standalone or &lsquo;untethered&rsquo; SoC. Cores in the original Rocket chip rely on communicating with a companion processor via the host-target interface (HTIF) to access peripherals and I/O. This release removes this requirement, adding an I/O bus and instantiating FPGA peripherals. The accompanying tutorial, written by Wei Song, describes how to build this code release and explains the underlying structural changes.</p><p><a href=/blog/2015/12/untethered-lowrisc-release/>Read More…</a></p></div></article><article class=media><div class=media-body><h2><a href=/blog/2015/08/lowrisc-at-orconf-2015/>lowRISC at ORConf 2015</a></h2><h5><time>August 16, 2015</time></h5><p class=text-justify>Please join us October 9th-11th in Geneva, Switzerland for ORConf 2015. The event is kindly being hosted by CERN at the IdeaSquare. Last year&rsquo;s ORConf was home to the first public talk on lowRISC and we&rsquo;re delighted this year it will also be hosting a series of lowRISC and RISC-V discussions, serving as a European lowRISC and RISC-V workshop. ORConf has in recent years grown to cover a range of open source hardware topics beyond the original OpenRISC focus.</p><p><a href=/blog/2015/08/lowrisc-at-orconf-2015/>Read More…</a></p></div></article><article class=media><div class=media-body><h2><a href=/blog/2015/06/second-risc-v-workshop-day-two/>Second RISC-V Workshop: Day Two</a></h2><h5><time>June 30, 2015</time></h5><p class=text-justify>It&rsquo;s the second day of the second RISC-V workshop today in Berkeley, California. I&rsquo;ll be keeping a semi-live blog of talks and announcements throughout the day.
Z-scale. Tiny 32-bit RISC-V Systems: Yunsup Lee Z-Scale is a family of tiny cores, similar in spirit to the ARM Cortex-M family. It integrates with the AHB-Lite interconnect. Contrast to Rocket (in-order cores, 64-bit, 32-bit, dual-issue options), and BOOM (a family of out-of-order cores).</p><p><a href=/blog/2015/06/second-risc-v-workshop-day-two/>Read More…</a></p></div></article><article class=media><div class=media-body><h2><a href=/blog/2015/06/second-risc-v-workshop-day-one/>Second RISC-V Workshop: Day One</a></h2><h5><time>June 29, 2015</time></h5><p class=text-justify>The second RISC-V workshop is going on today and tomorrow in Berkeley, California. I&rsquo;ll be keeping a semi-live blog of talks and announcements throughout the day.
Introductions and welcome: Krste Asanović The beginning of Krste&rsquo;s talk will be familiar for anyone who&rsquo;s seen an introduction to RISC-V before. Pleasingly, there are a lot of new faces here at the workshop so the introduction of course makes a lot of sense.</p><p><a href=/blog/2015/06/second-risc-v-workshop-day-one/>Read More…</a></p></div></article><article class=media><div class=media-body><h2><a href=/blog/2015/05/summer-of-code-students-for-lowrisc/>Summer of Code students for lowRISC</a></h2><h5><time>May 13, 2015</time></h5><p class=text-justify>lowRISC was fortunate enough to be chosen as a mentoring organisation in this year&rsquo;s Google Summer of Code. The Google Summer of Code program funds students to work on open source projects over the summer. We had 52 applications across the range of project ideas we&rsquo;ve been advertising. As you can see from the range of project ideas, lowRISC is taking part as an umbrella organisation, working with a number of our friends in the wider open source software and hardware community.</p><p><a href=/blog/2015/05/summer-of-code-students-for-lowrisc/>Read More…</a></p></div></article><article class=media><div class=media-body><h2><a href=/blog/2015/04/lowrisc-tagged-memory-preview-release/>lowRISC tagged memory preview release</a></h2><h5><time>April 13, 2015</time></h5><p class=text-justify>We&rsquo;re pleased to announce the first lowRISC preview release, demonstrating support for tagged memory as described in our memo. Our ambition with lowRISC is to provide an open-source System-on-Chip platform for others to build on, along with low-cost development boards featuring a reference implementation. Although there&rsquo;s more work to be done on the tagged memory implementation, now seemed a good time to document what we&rsquo;ve done in order for the wider community to take a look.</p><p><a href=/blog/2015/04/lowrisc-tagged-memory-preview-release/>Read More…</a></p></div></article><div class=lr-blog-list-pagination><ul class=pagination><li class=page-item><a href=/blog/ class=page-link aria-label=First><span aria-hidden=true>&laquo;&laquo;</span></a></li><li class=page-item><a href=/blog/page/6/ class=page-link aria-label=Previous><span aria-hidden=true>&laquo;</span></a></li><li class=page-item><a class=page-link href=/blog/>1</a></li><li class=page-item><a class=page-link href=/blog/page/2/>2</a></li><li class=page-item><a class=page-link href=/blog/page/3/>3</a></li><li class="page-item disabled"><span aria-hidden=true>&nbsp;&hellip;&nbsp;</span></li><li class=page-item><a class=page-link href=/blog/page/6/>6</a></li><li class="page-item active"><a class=page-link href=/blog/page/7/>7</a></li><li class="page-item disabled"><a class=page-link aria-label=Next><span aria-hidden=true>&raquo;</span></a></li><li class=page-item><a href=/blog/page/7/ class=page-link aria-label=Last><span aria-hidden=true>&raquo;&raquo;</span></a></li></ul></div></div></main><footer class=lr-footer><div class=container><div class=row><div class="col-lg-2 d-none d-lg-block"><img src=/img/logo/logo-dualcolor.svg width=150px></div><div class=col><p><small>The text content on this website is licensed under a <a href=https://creativecommons.org/licenses/by/4.0/>Creative Commons Attribution 4.0 International License</a>, except where otherwise noted. No license is granted for logos or other trademarks. Other content &copy; lowRISC Contributors.</small></p><p><small><a href=/privacy-policy>Privacy and cookies policy</a>
&middot; <a href=/usage-licence>Usage licence</a></small></p></div><div class=col-lg-2><p><a href=#>Back to top</a></p></div></div></div></footer><script src=/main.b716e.js></script></body></html>