# Serial Adder â€“ RTL to GDSII Flow

## Overview
This project demonstrates a complete RTL to GDSII implementation of a
Serial Binary Adder.

## Design Features
- Serial addition of two binary numbers
- Carry stored in a flip-flop
- Synchronous operation
- Area-efficient adder architecture

## Project Structure
- rtl/        : Verilog RTL design
- tb/         : Functional verification
- synthesis/  : Genus synthesis scripts and LEC setup
- netlist/    : Gate-level synthesized netlist
- place_route/: Innovus backend outputs

## Tools Used
- Verilog HDL(incisive)
- Cadence Genus
- Cadence Innovus
- Cadence LEC

## Author
Deepthi D
