#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002af3d30bb00 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v000002af3d3a1af0_0 .net "PC", 31 0, L_000002af3d42ae30;  1 drivers
v000002af3d3a1370_0 .net "cycles_consumed", 31 0, v000002af3d3a37b0_0;  1 drivers
v000002af3d3a19b0_0 .var "input_clk", 0 0;
v000002af3d3a1a50_0 .var "rst", 0 0;
S_000002af3d139f80 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_000002af3d30bb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_000002af3d2e07e0 .functor NOR 1, v000002af3d3a19b0_0, v000002af3d38c480_0, C4<0>, C4<0>;
L_000002af3d2e0fc0 .functor AND 1, v000002af3d370b60_0, v000002af3d370a20_0, C4<1>, C4<1>;
L_000002af3d2e0b60 .functor AND 1, L_000002af3d2e0fc0, L_000002af3d3a2810, C4<1>, C4<1>;
L_000002af3d2e0310 .functor AND 1, v000002af3d3627a0_0, v000002af3d3623e0_0, C4<1>, C4<1>;
L_000002af3d2e0e70 .functor AND 1, L_000002af3d2e0310, L_000002af3d3a1b90, C4<1>, C4<1>;
L_000002af3d2df820 .functor AND 1, v000002af3d38c340_0, v000002af3d38dce0_0, C4<1>, C4<1>;
L_000002af3d2e04d0 .functor AND 1, L_000002af3d2df820, L_000002af3d3a1c30, C4<1>, C4<1>;
L_000002af3d2dfa50 .functor AND 1, v000002af3d370b60_0, v000002af3d370a20_0, C4<1>, C4<1>;
L_000002af3d2e00e0 .functor AND 1, L_000002af3d2dfa50, L_000002af3d3a28b0, C4<1>, C4<1>;
L_000002af3d2e0150 .functor AND 1, v000002af3d3627a0_0, v000002af3d3623e0_0, C4<1>, C4<1>;
L_000002af3d2e0e00 .functor AND 1, L_000002af3d2e0150, L_000002af3d3a2a90, C4<1>, C4<1>;
L_000002af3d2e03f0 .functor AND 1, v000002af3d38c340_0, v000002af3d38dce0_0, C4<1>, C4<1>;
L_000002af3d2e05b0 .functor AND 1, L_000002af3d2e03f0, L_000002af3d3a2b30, C4<1>, C4<1>;
L_000002af3d3a5b70 .functor NOT 1, L_000002af3d2e07e0, C4<0>, C4<0>, C4<0>;
L_000002af3d3a4d70 .functor NOT 1, L_000002af3d2e07e0, C4<0>, C4<0>, C4<0>;
L_000002af3d40a4a0 .functor NOT 1, L_000002af3d2e07e0, C4<0>, C4<0>, C4<0>;
L_000002af3d40a900 .functor NOT 1, L_000002af3d2e07e0, C4<0>, C4<0>, C4<0>;
L_000002af3d40aac0 .functor NOT 1, L_000002af3d2e07e0, C4<0>, C4<0>, C4<0>;
L_000002af3d42ae30 .functor BUFZ 32, v000002af3d38a7c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002af3d38f220_0 .net "EX1_ALU_OPER1", 31 0, L_000002af3d3a5ef0;  1 drivers
v000002af3d391020_0 .net "EX1_ALU_OPER2", 31 0, L_000002af3d40bc40;  1 drivers
v000002af3d3910c0_0 .net "EX1_PC", 31 0, v000002af3d3746c0_0;  1 drivers
v000002af3d38f720_0 .net "EX1_PFC", 31 0, v000002af3d373360_0;  1 drivers
v000002af3d38f9a0_0 .net "EX1_PFC_to_IF", 31 0, L_000002af3d3a0510;  1 drivers
v000002af3d390260_0 .net "EX1_forward_to_B", 31 0, v000002af3d373d60_0;  1 drivers
v000002af3d38edc0_0 .net "EX1_is_beq", 0 0, v000002af3d3734a0_0;  1 drivers
v000002af3d3901c0_0 .net "EX1_is_bne", 0 0, v000002af3d374760_0;  1 drivers
v000002af3d390300_0 .net "EX1_is_jal", 0 0, v000002af3d374260_0;  1 drivers
v000002af3d38fcc0_0 .net "EX1_is_jr", 0 0, v000002af3d373400_0;  1 drivers
v000002af3d38fd60_0 .net "EX1_is_oper2_immed", 0 0, v000002af3d373180_0;  1 drivers
v000002af3d38f7c0_0 .net "EX1_memread", 0 0, v000002af3d374300_0;  1 drivers
v000002af3d391160_0 .net "EX1_memwrite", 0 0, v000002af3d3735e0_0;  1 drivers
v000002af3d38f040_0 .net "EX1_opcode", 11 0, v000002af3d373c20_0;  1 drivers
v000002af3d3903a0_0 .net "EX1_predicted", 0 0, v000002af3d373cc0_0;  1 drivers
v000002af3d38ef00_0 .net "EX1_rd_ind", 4 0, v000002af3d373220_0;  1 drivers
v000002af3d390440_0 .net "EX1_rd_indzero", 0 0, v000002af3d3743a0_0;  1 drivers
v000002af3d38ff40_0 .net "EX1_regwrite", 0 0, v000002af3d373860_0;  1 drivers
v000002af3d38f360_0 .net "EX1_rs1", 31 0, v000002af3d373680_0;  1 drivers
v000002af3d38f4a0_0 .net "EX1_rs1_ind", 4 0, v000002af3d3732c0_0;  1 drivers
v000002af3d38f860_0 .net "EX1_rs2", 31 0, v000002af3d373900_0;  1 drivers
v000002af3d390800_0 .net "EX1_rs2_ind", 4 0, v000002af3d3737c0_0;  1 drivers
v000002af3d3908a0_0 .net "EX1_rs2_out", 31 0, L_000002af3d40a120;  1 drivers
v000002af3d38f900_0 .net "EX2_ALU_OPER1", 31 0, v000002af3d3708e0_0;  1 drivers
v000002af3d38ec80_0 .net "EX2_ALU_OPER2", 31 0, v000002af3d370ac0_0;  1 drivers
v000002af3d390940_0 .net "EX2_ALU_OUT", 31 0, L_000002af3d39eb70;  1 drivers
v000002af3d390620_0 .net "EX2_PC", 31 0, v000002af3d371380_0;  1 drivers
v000002af3d38fa40_0 .net "EX2_PFC_to_IF", 31 0, v000002af3d372fa0_0;  1 drivers
v000002af3d38f2c0_0 .net "EX2_forward_to_B", 31 0, v000002af3d371560_0;  1 drivers
v000002af3d38fe00_0 .net "EX2_is_beq", 0 0, v000002af3d371ce0_0;  1 drivers
v000002af3d3906c0_0 .net "EX2_is_bne", 0 0, v000002af3d3720a0_0;  1 drivers
v000002af3d3909e0_0 .net "EX2_is_jal", 0 0, v000002af3d372140_0;  1 drivers
v000002af3d391200_0 .net "EX2_is_jr", 0 0, v000002af3d372dc0_0;  1 drivers
v000002af3d38f5e0_0 .net "EX2_is_oper2_immed", 0 0, v000002af3d372e60_0;  1 drivers
v000002af3d390a80_0 .net "EX2_memread", 0 0, v000002af3d370f20_0;  1 drivers
v000002af3d38ffe0_0 .net "EX2_memwrite", 0 0, v000002af3d3721e0_0;  1 drivers
v000002af3d390580_0 .net "EX2_opcode", 11 0, v000002af3d370980_0;  1 drivers
v000002af3d390bc0_0 .net "EX2_predicted", 0 0, v000002af3d372820_0;  1 drivers
v000002af3d390760_0 .net "EX2_rd_ind", 4 0, v000002af3d3728c0_0;  1 drivers
v000002af3d38f540_0 .net "EX2_rd_indzero", 0 0, v000002af3d370a20_0;  1 drivers
v000002af3d390d00_0 .net "EX2_regwrite", 0 0, v000002af3d370b60_0;  1 drivers
v000002af3d390da0_0 .net "EX2_rs1", 31 0, v000002af3d370c00_0;  1 drivers
v000002af3d390b20_0 .net "EX2_rs1_ind", 4 0, v000002af3d370d40_0;  1 drivers
v000002af3d390c60_0 .net "EX2_rs2_ind", 4 0, v000002af3d370de0_0;  1 drivers
v000002af3d390e40_0 .net "EX2_rs2_out", 31 0, v000002af3d370fc0_0;  1 drivers
v000002af3d38efa0_0 .net "ID_INST", 31 0, v000002af3d3794f0_0;  1 drivers
v000002af3d38fae0_0 .net "ID_PC", 31 0, v000002af3d379590_0;  1 drivers
v000002af3d38fea0_0 .net "ID_PFC_to_EX", 31 0, L_000002af3d39c370;  1 drivers
v000002af3d38eaa0_0 .net "ID_PFC_to_IF", 31 0, L_000002af3d39cff0;  1 drivers
v000002af3d390080_0 .net "ID_forward_to_B", 31 0, L_000002af3d39c730;  1 drivers
v000002af3d38f680_0 .net "ID_is_beq", 0 0, L_000002af3d39d630;  1 drivers
v000002af3d38ebe0_0 .net "ID_is_bne", 0 0, L_000002af3d39c0f0;  1 drivers
v000002af3d38ee60_0 .net "ID_is_j", 0 0, L_000002af3d39e030;  1 drivers
v000002af3d390120_0 .net "ID_is_jal", 0 0, L_000002af3d39e170;  1 drivers
v000002af3d38fb80_0 .net "ID_is_jr", 0 0, L_000002af3d39d130;  1 drivers
v000002af3d390ee0_0 .net "ID_is_oper2_immed", 0 0, L_000002af3d3a58d0;  1 drivers
v000002af3d390f80_0 .net "ID_memread", 0 0, L_000002af3d39d450;  1 drivers
v000002af3d38eb40_0 .net "ID_memwrite", 0 0, L_000002af3d39ca50;  1 drivers
v000002af3d38f0e0_0 .net "ID_opcode", 11 0, v000002af3d38a0e0_0;  1 drivers
v000002af3d38f180_0 .net "ID_predicted", 0 0, v000002af3d37be30_0;  1 drivers
v000002af3d391480_0 .net "ID_rd_ind", 4 0, v000002af3d38a2c0_0;  1 drivers
v000002af3d391980_0 .net "ID_regwrite", 0 0, L_000002af3d39e5d0;  1 drivers
v000002af3d3912a0_0 .net "ID_rs1", 31 0, v000002af3d375d50_0;  1 drivers
v000002af3d391520_0 .net "ID_rs1_ind", 4 0, v000002af3d38b4e0_0;  1 drivers
v000002af3d391340_0 .net "ID_rs2", 31 0, v000002af3d375e90_0;  1 drivers
v000002af3d3915c0_0 .net "ID_rs2_ind", 4 0, v000002af3d38bbc0_0;  1 drivers
v000002af3d391660_0 .net "IF_INST", 31 0, L_000002af3d3a4520;  1 drivers
v000002af3d3913e0_0 .net "IF_pc", 31 0, v000002af3d38a7c0_0;  1 drivers
v000002af3d391700_0 .net "MEM_ALU_OUT", 31 0, v000002af3d361620_0;  1 drivers
v000002af3d3917a0_0 .net "MEM_Data_mem_out", 31 0, v000002af3d38d880_0;  1 drivers
v000002af3d391840_0 .net "MEM_memread", 0 0, v000002af3d3614e0_0;  1 drivers
v000002af3d3918e0_0 .net "MEM_memwrite", 0 0, v000002af3d361800_0;  1 drivers
v000002af3d3a2090_0 .net "MEM_opcode", 11 0, v000002af3d3634c0_0;  1 drivers
v000002af3d3a1730_0 .net "MEM_rd_ind", 4 0, v000002af3d361080_0;  1 drivers
v000002af3d3a26d0_0 .net "MEM_rd_indzero", 0 0, v000002af3d3623e0_0;  1 drivers
v000002af3d3a2bd0_0 .net "MEM_regwrite", 0 0, v000002af3d3627a0_0;  1 drivers
v000002af3d3a21d0_0 .net "MEM_rs2", 31 0, v000002af3d363740_0;  1 drivers
v000002af3d3a1d70_0 .net "PC", 31 0, L_000002af3d42ae30;  alias, 1 drivers
v000002af3d3a3350_0 .net "STALL_ID1_FLUSH", 0 0, v000002af3d37ad50_0;  1 drivers
v000002af3d3a15f0_0 .net "STALL_ID2_FLUSH", 0 0, v000002af3d37adf0_0;  1 drivers
v000002af3d3a1410_0 .net "STALL_IF_FLUSH", 0 0, v000002af3d37cfb0_0;  1 drivers
v000002af3d3a1690_0 .net "WB_ALU_OUT", 31 0, v000002af3d38de20_0;  1 drivers
v000002af3d3a14b0_0 .net "WB_Data_mem_out", 31 0, v000002af3d38c980_0;  1 drivers
v000002af3d3a2770_0 .net "WB_memread", 0 0, v000002af3d38c700_0;  1 drivers
v000002af3d3a1eb0_0 .net "WB_rd_ind", 4 0, v000002af3d38cc00_0;  1 drivers
v000002af3d3a3030_0 .net "WB_rd_indzero", 0 0, v000002af3d38dce0_0;  1 drivers
v000002af3d3a3530_0 .net "WB_regwrite", 0 0, v000002af3d38c340_0;  1 drivers
v000002af3d3a17d0_0 .net "Wrong_prediction", 0 0, L_000002af3d40a9e0;  1 drivers
v000002af3d3a1910_0 .net *"_ivl_1", 0 0, L_000002af3d2e0fc0;  1 drivers
v000002af3d3a33f0_0 .net *"_ivl_13", 0 0, L_000002af3d2df820;  1 drivers
v000002af3d3a3490_0 .net *"_ivl_14", 0 0, L_000002af3d3a1c30;  1 drivers
v000002af3d3a3670_0 .net *"_ivl_19", 0 0, L_000002af3d2dfa50;  1 drivers
v000002af3d3a2e50_0 .net *"_ivl_2", 0 0, L_000002af3d3a2810;  1 drivers
v000002af3d3a1f50_0 .net *"_ivl_20", 0 0, L_000002af3d3a28b0;  1 drivers
v000002af3d3a1230_0 .net *"_ivl_25", 0 0, L_000002af3d2e0150;  1 drivers
v000002af3d3a2db0_0 .net *"_ivl_26", 0 0, L_000002af3d3a2a90;  1 drivers
v000002af3d3a2c70_0 .net *"_ivl_31", 0 0, L_000002af3d2e03f0;  1 drivers
v000002af3d3a1e10_0 .net *"_ivl_32", 0 0, L_000002af3d3a2b30;  1 drivers
v000002af3d3a1ff0_0 .net *"_ivl_40", 31 0, L_000002af3d39e3f0;  1 drivers
L_000002af3d3c0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002af3d3a2ef0_0 .net *"_ivl_43", 26 0, L_000002af3d3c0c58;  1 drivers
L_000002af3d3c0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002af3d3a2f90_0 .net/2u *"_ivl_44", 31 0, L_000002af3d3c0ca0;  1 drivers
v000002af3d3a30d0_0 .net *"_ivl_52", 31 0, L_000002af3d4166e0;  1 drivers
L_000002af3d3c0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002af3d3a3170_0 .net *"_ivl_55", 26 0, L_000002af3d3c0d30;  1 drivers
L_000002af3d3c0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002af3d3a35d0_0 .net/2u *"_ivl_56", 31 0, L_000002af3d3c0d78;  1 drivers
v000002af3d3a3210_0 .net *"_ivl_7", 0 0, L_000002af3d2e0310;  1 drivers
v000002af3d3a2950_0 .net *"_ivl_8", 0 0, L_000002af3d3a1b90;  1 drivers
v000002af3d3a2130_0 .net "alu_selA", 1 0, L_000002af3d3a1cd0;  1 drivers
v000002af3d3a32b0_0 .net "alu_selB", 1 0, L_000002af3d3a3df0;  1 drivers
v000002af3d3a3710_0 .net "clk", 0 0, L_000002af3d2e07e0;  1 drivers
v000002af3d3a37b0_0 .var "cycles_consumed", 31 0;
v000002af3d3a29f0_0 .net "exhaz", 0 0, L_000002af3d2e0e70;  1 drivers
v000002af3d3a2d10_0 .net "exhaz2", 0 0, L_000002af3d2e0e00;  1 drivers
v000002af3d3a2590_0 .net "hlt", 0 0, v000002af3d38c480_0;  1 drivers
v000002af3d3a1050_0 .net "idhaz", 0 0, L_000002af3d2e0b60;  1 drivers
v000002af3d3a1550_0 .net "idhaz2", 0 0, L_000002af3d2e00e0;  1 drivers
v000002af3d3a2270_0 .net "if_id_write", 0 0, v000002af3d37d2d0_0;  1 drivers
v000002af3d3a10f0_0 .net "input_clk", 0 0, v000002af3d3a19b0_0;  1 drivers
v000002af3d3a2310_0 .net "is_branch_and_taken", 0 0, L_000002af3d3a5a20;  1 drivers
v000002af3d3a1190_0 .net "memhaz", 0 0, L_000002af3d2e04d0;  1 drivers
v000002af3d3a23b0_0 .net "memhaz2", 0 0, L_000002af3d2e05b0;  1 drivers
v000002af3d3a2630_0 .net "pc_src", 2 0, L_000002af3d39caf0;  1 drivers
v000002af3d3a1870_0 .net "pc_write", 0 0, v000002af3d37d050_0;  1 drivers
v000002af3d3a2450_0 .net "rst", 0 0, v000002af3d3a1a50_0;  1 drivers
v000002af3d3a24f0_0 .net "store_rs2_forward", 1 0, L_000002af3d3a3a30;  1 drivers
v000002af3d3a12d0_0 .net "wdata_to_reg_file", 31 0, L_000002af3d40b0e0;  1 drivers
E_000002af3d2eae90/0 .event negedge, v000002af3d37c010_0;
E_000002af3d2eae90/1 .event posedge, v000002af3d362020_0;
E_000002af3d2eae90 .event/or E_000002af3d2eae90/0, E_000002af3d2eae90/1;
L_000002af3d3a2810 .cmp/eq 5, v000002af3d3728c0_0, v000002af3d3732c0_0;
L_000002af3d3a1b90 .cmp/eq 5, v000002af3d361080_0, v000002af3d3732c0_0;
L_000002af3d3a1c30 .cmp/eq 5, v000002af3d38cc00_0, v000002af3d3732c0_0;
L_000002af3d3a28b0 .cmp/eq 5, v000002af3d3728c0_0, v000002af3d3737c0_0;
L_000002af3d3a2a90 .cmp/eq 5, v000002af3d361080_0, v000002af3d3737c0_0;
L_000002af3d3a2b30 .cmp/eq 5, v000002af3d38cc00_0, v000002af3d3737c0_0;
L_000002af3d39e3f0 .concat [ 5 27 0 0], v000002af3d38a2c0_0, L_000002af3d3c0c58;
L_000002af3d39d4f0 .cmp/ne 32, L_000002af3d39e3f0, L_000002af3d3c0ca0;
L_000002af3d4166e0 .concat [ 5 27 0 0], v000002af3d3728c0_0, L_000002af3d3c0d30;
L_000002af3d414de0 .cmp/ne 32, L_000002af3d4166e0, L_000002af3d3c0d78;
S_000002af3d1496a0 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_000002af3d139f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_000002af3d2df900 .functor NOT 1, L_000002af3d2e0e70, C4<0>, C4<0>, C4<0>;
L_000002af3d2e0380 .functor AND 1, L_000002af3d2e04d0, L_000002af3d2df900, C4<1>, C4<1>;
L_000002af3d2df970 .functor OR 1, L_000002af3d2e0b60, L_000002af3d2e0380, C4<0>, C4<0>;
L_000002af3d2df9e0 .functor OR 1, L_000002af3d2e0b60, L_000002af3d2e0e70, C4<0>, C4<0>;
v000002af3d30ae60_0 .net *"_ivl_12", 0 0, L_000002af3d2df9e0;  1 drivers
v000002af3d309d80_0 .net *"_ivl_2", 0 0, L_000002af3d2df900;  1 drivers
v000002af3d30a960_0 .net *"_ivl_5", 0 0, L_000002af3d2e0380;  1 drivers
v000002af3d30b360_0 .net *"_ivl_7", 0 0, L_000002af3d2df970;  1 drivers
v000002af3d30a5a0_0 .net "alu_selA", 1 0, L_000002af3d3a1cd0;  alias, 1 drivers
v000002af3d30a780_0 .net "exhaz", 0 0, L_000002af3d2e0e70;  alias, 1 drivers
v000002af3d30b680_0 .net "idhaz", 0 0, L_000002af3d2e0b60;  alias, 1 drivers
v000002af3d30a1e0_0 .net "memhaz", 0 0, L_000002af3d2e04d0;  alias, 1 drivers
L_000002af3d3a1cd0 .concat8 [ 1 1 0 0], L_000002af3d2df970, L_000002af3d2df9e0;
S_000002af3d106000 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_000002af3d139f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_000002af3d2e0540 .functor NOT 1, L_000002af3d2e0e00, C4<0>, C4<0>, C4<0>;
L_000002af3d2e0690 .functor AND 1, L_000002af3d2e05b0, L_000002af3d2e0540, C4<1>, C4<1>;
L_000002af3d2e0700 .functor OR 1, L_000002af3d2e00e0, L_000002af3d2e0690, C4<0>, C4<0>;
L_000002af3d2e0770 .functor NOT 1, v000002af3d373180_0, C4<0>, C4<0>, C4<0>;
L_000002af3d2e0850 .functor AND 1, L_000002af3d2e0700, L_000002af3d2e0770, C4<1>, C4<1>;
L_000002af3d2e0a10 .functor OR 1, L_000002af3d2e00e0, L_000002af3d2e0e00, C4<0>, C4<0>;
L_000002af3d2e08c0 .functor NOT 1, v000002af3d373180_0, C4<0>, C4<0>, C4<0>;
L_000002af3d2e0bd0 .functor AND 1, L_000002af3d2e0a10, L_000002af3d2e08c0, C4<1>, C4<1>;
v000002af3d309b00_0 .net "EX1_is_oper2_immed", 0 0, v000002af3d373180_0;  alias, 1 drivers
v000002af3d30b040_0 .net *"_ivl_11", 0 0, L_000002af3d2e0850;  1 drivers
v000002af3d30b400_0 .net *"_ivl_16", 0 0, L_000002af3d2e0a10;  1 drivers
v000002af3d30ad20_0 .net *"_ivl_17", 0 0, L_000002af3d2e08c0;  1 drivers
v000002af3d30b180_0 .net *"_ivl_2", 0 0, L_000002af3d2e0540;  1 drivers
v000002af3d309e20_0 .net *"_ivl_20", 0 0, L_000002af3d2e0bd0;  1 drivers
v000002af3d309ec0_0 .net *"_ivl_5", 0 0, L_000002af3d2e0690;  1 drivers
v000002af3d30a460_0 .net *"_ivl_7", 0 0, L_000002af3d2e0700;  1 drivers
v000002af3d30a6e0_0 .net *"_ivl_8", 0 0, L_000002af3d2e0770;  1 drivers
v000002af3d30a280_0 .net "alu_selB", 1 0, L_000002af3d3a3df0;  alias, 1 drivers
v000002af3d30b4a0_0 .net "exhaz", 0 0, L_000002af3d2e0e00;  alias, 1 drivers
v000002af3d30aa00_0 .net "idhaz", 0 0, L_000002af3d2e00e0;  alias, 1 drivers
v000002af3d30b540_0 .net "memhaz", 0 0, L_000002af3d2e05b0;  alias, 1 drivers
L_000002af3d3a3df0 .concat8 [ 1 1 0 0], L_000002af3d2e0850, L_000002af3d2e0bd0;
S_000002af3d106190 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_000002af3d139f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_000002af3d2e1420 .functor NOT 1, L_000002af3d2e0e00, C4<0>, C4<0>, C4<0>;
L_000002af3d2e16c0 .functor AND 1, L_000002af3d2e05b0, L_000002af3d2e1420, C4<1>, C4<1>;
L_000002af3d2e1570 .functor OR 1, L_000002af3d2e00e0, L_000002af3d2e16c0, C4<0>, C4<0>;
L_000002af3d2e1500 .functor OR 1, L_000002af3d2e00e0, L_000002af3d2e0e00, C4<0>, C4<0>;
v000002af3d30a8c0_0 .net *"_ivl_12", 0 0, L_000002af3d2e1500;  1 drivers
v000002af3d30a820_0 .net *"_ivl_2", 0 0, L_000002af3d2e1420;  1 drivers
v000002af3d30b5e0_0 .net *"_ivl_5", 0 0, L_000002af3d2e16c0;  1 drivers
v000002af3d30b720_0 .net *"_ivl_7", 0 0, L_000002af3d2e1570;  1 drivers
v000002af3d309880_0 .net "exhaz", 0 0, L_000002af3d2e0e00;  alias, 1 drivers
v000002af3d3099c0_0 .net "idhaz", 0 0, L_000002af3d2e00e0;  alias, 1 drivers
v000002af3d284260_0 .net "memhaz", 0 0, L_000002af3d2e05b0;  alias, 1 drivers
v000002af3d283cc0_0 .net "store_rs2_forward", 1 0, L_000002af3d3a3a30;  alias, 1 drivers
L_000002af3d3a3a30 .concat8 [ 1 1 0 0], L_000002af3d2e1570, L_000002af3d2e1500;
S_000002af3d0b69c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_000002af3d139f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v000002af3d284300_0 .net "EX_ALU_OUT", 31 0, L_000002af3d39eb70;  alias, 1 drivers
v000002af3d284bc0_0 .net "EX_memread", 0 0, v000002af3d370f20_0;  alias, 1 drivers
v000002af3d26e850_0 .net "EX_memwrite", 0 0, v000002af3d3721e0_0;  alias, 1 drivers
v000002af3d26e990_0 .net "EX_opcode", 11 0, v000002af3d370980_0;  alias, 1 drivers
v000002af3d363060_0 .net "EX_rd_ind", 4 0, v000002af3d3728c0_0;  alias, 1 drivers
v000002af3d3636a0_0 .net "EX_rd_indzero", 0 0, L_000002af3d414de0;  1 drivers
v000002af3d362d40_0 .net "EX_regwrite", 0 0, v000002af3d370b60_0;  alias, 1 drivers
v000002af3d361e40_0 .net "EX_rs2_out", 31 0, v000002af3d370fc0_0;  alias, 1 drivers
v000002af3d361620_0 .var "MEM_ALU_OUT", 31 0;
v000002af3d3614e0_0 .var "MEM_memread", 0 0;
v000002af3d361800_0 .var "MEM_memwrite", 0 0;
v000002af3d3634c0_0 .var "MEM_opcode", 11 0;
v000002af3d361080_0 .var "MEM_rd_ind", 4 0;
v000002af3d3623e0_0 .var "MEM_rd_indzero", 0 0;
v000002af3d3627a0_0 .var "MEM_regwrite", 0 0;
v000002af3d363740_0 .var "MEM_rs2", 31 0;
v000002af3d361580_0 .net "clk", 0 0, L_000002af3d40a900;  1 drivers
v000002af3d362020_0 .net "rst", 0 0, v000002af3d3a1a50_0;  alias, 1 drivers
E_000002af3d2eaed0 .event posedge, v000002af3d362020_0, v000002af3d361580_0;
S_000002af3d0b6b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_000002af3d139f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_000002af3d111470 .param/l "add" 0 9 6, C4<000000100000>;
P_000002af3d1114a8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002af3d1114e0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002af3d111518 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002af3d111550 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002af3d111588 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002af3d1115c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002af3d1115f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002af3d111630 .param/l "j" 0 9 19, C4<000010000000>;
P_000002af3d111668 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002af3d1116a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002af3d1116d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002af3d111710 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002af3d111748 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002af3d111780 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002af3d1117b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002af3d1117f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002af3d111828 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002af3d111860 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002af3d111898 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002af3d1118d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002af3d111908 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002af3d111940 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002af3d111978 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002af3d1119b0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002af3d40a430 .functor XOR 1, L_000002af3d40b9a0, v000002af3d372820_0, C4<0>, C4<0>;
L_000002af3d40a6d0 .functor NOT 1, L_000002af3d40a430, C4<0>, C4<0>, C4<0>;
L_000002af3d40a890 .functor OR 1, v000002af3d3a1a50_0, L_000002af3d40a6d0, C4<0>, C4<0>;
L_000002af3d40a9e0 .functor NOT 1, L_000002af3d40a890, C4<0>, C4<0>, C4<0>;
v000002af3d365e50_0 .net "ALU_OP", 3 0, v000002af3d365db0_0;  1 drivers
v000002af3d368830_0 .net "BranchDecision", 0 0, L_000002af3d40b9a0;  1 drivers
v000002af3d367a70_0 .net "CF", 0 0, v000002af3d3656d0_0;  1 drivers
v000002af3d368470_0 .net "EX_opcode", 11 0, v000002af3d370980_0;  alias, 1 drivers
v000002af3d368ab0_0 .net "Wrong_prediction", 0 0, L_000002af3d40a9e0;  alias, 1 drivers
v000002af3d3681f0_0 .net "ZF", 0 0, L_000002af3d409fd0;  1 drivers
L_000002af3d3c0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002af3d367bb0_0 .net/2u *"_ivl_0", 31 0, L_000002af3d3c0ce8;  1 drivers
v000002af3d3683d0_0 .net *"_ivl_11", 0 0, L_000002af3d40a890;  1 drivers
v000002af3d368e70_0 .net *"_ivl_2", 31 0, L_000002af3d3a0d30;  1 drivers
v000002af3d368d30_0 .net *"_ivl_6", 0 0, L_000002af3d40a430;  1 drivers
v000002af3d3688d0_0 .net *"_ivl_8", 0 0, L_000002af3d40a6d0;  1 drivers
v000002af3d368970_0 .net "alu_out", 31 0, L_000002af3d39eb70;  alias, 1 drivers
v000002af3d3680b0_0 .net "alu_outw", 31 0, v000002af3d365d10_0;  1 drivers
v000002af3d367c50_0 .net "is_beq", 0 0, v000002af3d371ce0_0;  alias, 1 drivers
v000002af3d368bf0_0 .net "is_bne", 0 0, v000002af3d3720a0_0;  alias, 1 drivers
v000002af3d367b10_0 .net "is_jal", 0 0, v000002af3d372140_0;  alias, 1 drivers
v000002af3d367cf0_0 .net "oper1", 31 0, v000002af3d3708e0_0;  alias, 1 drivers
v000002af3d368510_0 .net "oper2", 31 0, v000002af3d370ac0_0;  alias, 1 drivers
v000002af3d367890_0 .net "pc", 31 0, v000002af3d371380_0;  alias, 1 drivers
v000002af3d3685b0_0 .net "predicted", 0 0, v000002af3d372820_0;  alias, 1 drivers
v000002af3d368650_0 .net "rst", 0 0, v000002af3d3a1a50_0;  alias, 1 drivers
L_000002af3d3a0d30 .arith/sum 32, v000002af3d371380_0, L_000002af3d3c0ce8;
L_000002af3d39eb70 .functor MUXZ 32, v000002af3d365d10_0, L_000002af3d3a0d30, v000002af3d372140_0, C4<>;
S_000002af3d129ad0 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_000002af3d0b6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_000002af3d40a0b0 .functor AND 1, v000002af3d371ce0_0, L_000002af3d40a510, C4<1>, C4<1>;
L_000002af3d40b8c0 .functor NOT 1, L_000002af3d40a510, C4<0>, C4<0>, C4<0>;
L_000002af3d40b930 .functor AND 1, v000002af3d3720a0_0, L_000002af3d40b8c0, C4<1>, C4<1>;
L_000002af3d40b9a0 .functor OR 1, L_000002af3d40a0b0, L_000002af3d40b930, C4<0>, C4<0>;
v000002af3d366d50_0 .net "BranchDecision", 0 0, L_000002af3d40b9a0;  alias, 1 drivers
v000002af3d366f30_0 .net *"_ivl_2", 0 0, L_000002af3d40b8c0;  1 drivers
v000002af3d365590_0 .net "is_beq", 0 0, v000002af3d371ce0_0;  alias, 1 drivers
v000002af3d365130_0 .net "is_beq_taken", 0 0, L_000002af3d40a0b0;  1 drivers
v000002af3d3677f0_0 .net "is_bne", 0 0, v000002af3d3720a0_0;  alias, 1 drivers
v000002af3d3651d0_0 .net "is_bne_taken", 0 0, L_000002af3d40b930;  1 drivers
v000002af3d3672f0_0 .net "is_eq", 0 0, L_000002af3d40a510;  1 drivers
v000002af3d366030_0 .net "oper1", 31 0, v000002af3d3708e0_0;  alias, 1 drivers
v000002af3d365310_0 .net "oper2", 31 0, v000002af3d370ac0_0;  alias, 1 drivers
S_000002af3d129c60 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_000002af3d129ad0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_000002af3d40b230 .functor XOR 1, L_000002af3d3a0830, L_000002af3d39f430, C4<0>, C4<0>;
L_000002af3d40ad60 .functor XOR 1, L_000002af3d39ec10, L_000002af3d3a0f10, C4<0>, C4<0>;
L_000002af3d40b460 .functor XOR 1, L_000002af3d3a0e70, L_000002af3d3a06f0, C4<0>, C4<0>;
L_000002af3d40b5b0 .functor XOR 1, L_000002af3d39e850, L_000002af3d39e8f0, C4<0>, C4<0>;
L_000002af3d40a190 .functor XOR 1, L_000002af3d39ecb0, L_000002af3d39ee90, C4<0>, C4<0>;
L_000002af3d40baf0 .functor XOR 1, L_000002af3d39f4d0, L_000002af3d39f6b0, C4<0>, C4<0>;
L_000002af3d40ac80 .functor XOR 1, L_000002af3d413300, L_000002af3d412ea0, C4<0>, C4<0>;
L_000002af3d40a7b0 .functor XOR 1, L_000002af3d412fe0, L_000002af3d412680, C4<0>, C4<0>;
L_000002af3d40af20 .functor XOR 1, L_000002af3d412cc0, L_000002af3d413a80, C4<0>, C4<0>;
L_000002af3d40b150 .functor XOR 1, L_000002af3d4136c0, L_000002af3d413440, C4<0>, C4<0>;
L_000002af3d40add0 .functor XOR 1, L_000002af3d4122c0, L_000002af3d4139e0, C4<0>, C4<0>;
L_000002af3d40a200 .functor XOR 1, L_000002af3d412ae0, L_000002af3d413b20, C4<0>, C4<0>;
L_000002af3d40a970 .functor XOR 1, L_000002af3d414200, L_000002af3d412720, C4<0>, C4<0>;
L_000002af3d40ae40 .functor XOR 1, L_000002af3d414520, L_000002af3d4140c0, C4<0>, C4<0>;
L_000002af3d40acf0 .functor XOR 1, L_000002af3d413080, L_000002af3d4142a0, C4<0>, C4<0>;
L_000002af3d40af90 .functor XOR 1, L_000002af3d413940, L_000002af3d412860, C4<0>, C4<0>;
L_000002af3d40a270 .functor XOR 1, L_000002af3d413120, L_000002af3d412a40, C4<0>, C4<0>;
L_000002af3d40a3c0 .functor XOR 1, L_000002af3d412f40, L_000002af3d414340, C4<0>, C4<0>;
L_000002af3d40a040 .functor XOR 1, L_000002af3d4133a0, L_000002af3d412e00, C4<0>, C4<0>;
L_000002af3d40aa50 .functor XOR 1, L_000002af3d412900, L_000002af3d4134e0, C4<0>, C4<0>;
L_000002af3d40b690 .functor XOR 1, L_000002af3d412d60, L_000002af3d414160, C4<0>, C4<0>;
L_000002af3d40b1c0 .functor XOR 1, L_000002af3d4127c0, L_000002af3d412c20, C4<0>, C4<0>;
L_000002af3d40b850 .functor XOR 1, L_000002af3d4143e0, L_000002af3d414020, C4<0>, C4<0>;
L_000002af3d40aba0 .functor XOR 1, L_000002af3d4129a0, L_000002af3d412360, C4<0>, C4<0>;
L_000002af3d40b000 .functor XOR 1, L_000002af3d4120e0, L_000002af3d412180, C4<0>, C4<0>;
L_000002af3d40a660 .functor XOR 1, L_000002af3d414480, L_000002af3d4131c0, C4<0>, C4<0>;
L_000002af3d40b2a0 .functor XOR 1, L_000002af3d413580, L_000002af3d414700, C4<0>, C4<0>;
L_000002af3d40b700 .functor XOR 1, L_000002af3d412b80, L_000002af3d413bc0, C4<0>, C4<0>;
L_000002af3d40b310 .functor XOR 1, L_000002af3d413c60, L_000002af3d413620, C4<0>, C4<0>;
L_000002af3d40b770 .functor XOR 1, L_000002af3d412400, L_000002af3d4145c0, C4<0>, C4<0>;
L_000002af3d40b4d0 .functor XOR 1, L_000002af3d414660, L_000002af3d4124a0, C4<0>, C4<0>;
L_000002af3d409f60 .functor XOR 1, L_000002af3d413760, L_000002af3d413d00, C4<0>, C4<0>;
L_000002af3d40a510/0/0 .functor OR 1, L_000002af3d413800, L_000002af3d413da0, L_000002af3d4138a0, L_000002af3d413e40;
L_000002af3d40a510/0/4 .functor OR 1, L_000002af3d411fa0, L_000002af3d413ee0, L_000002af3d412540, L_000002af3d413f80;
L_000002af3d40a510/0/8 .functor OR 1, L_000002af3d412040, L_000002af3d412220, L_000002af3d4125e0, L_000002af3d415240;
L_000002af3d40a510/0/12 .functor OR 1, L_000002af3d415d80, L_000002af3d415ec0, L_000002af3d415600, L_000002af3d416780;
L_000002af3d40a510/0/16 .functor OR 1, L_000002af3d415ba0, L_000002af3d414ac0, L_000002af3d416640, L_000002af3d414b60;
L_000002af3d40a510/0/20 .functor OR 1, L_000002af3d416dc0, L_000002af3d4165a0, L_000002af3d4156a0, L_000002af3d414980;
L_000002af3d40a510/0/24 .functor OR 1, L_000002af3d416500, L_000002af3d416320, L_000002af3d4154c0, L_000002af3d415560;
L_000002af3d40a510/0/28 .functor OR 1, L_000002af3d415740, L_000002af3d4160a0, L_000002af3d414d40, L_000002af3d415c40;
L_000002af3d40a510/1/0 .functor OR 1, L_000002af3d40a510/0/0, L_000002af3d40a510/0/4, L_000002af3d40a510/0/8, L_000002af3d40a510/0/12;
L_000002af3d40a510/1/4 .functor OR 1, L_000002af3d40a510/0/16, L_000002af3d40a510/0/20, L_000002af3d40a510/0/24, L_000002af3d40a510/0/28;
L_000002af3d40a510 .functor NOR 1, L_000002af3d40a510/1/0, L_000002af3d40a510/1/4, C4<0>, C4<0>;
v000002af3d361300_0 .net *"_ivl_0", 0 0, L_000002af3d40b230;  1 drivers
v000002af3d363100_0 .net *"_ivl_101", 0 0, L_000002af3d412a40;  1 drivers
v000002af3d3631a0_0 .net *"_ivl_102", 0 0, L_000002af3d40a3c0;  1 drivers
v000002af3d3637e0_0 .net *"_ivl_105", 0 0, L_000002af3d412f40;  1 drivers
v000002af3d362f20_0 .net *"_ivl_107", 0 0, L_000002af3d414340;  1 drivers
v000002af3d3616c0_0 .net *"_ivl_108", 0 0, L_000002af3d40a040;  1 drivers
v000002af3d361120_0 .net *"_ivl_11", 0 0, L_000002af3d3a0f10;  1 drivers
v000002af3d362520_0 .net *"_ivl_111", 0 0, L_000002af3d4133a0;  1 drivers
v000002af3d363240_0 .net *"_ivl_113", 0 0, L_000002af3d412e00;  1 drivers
v000002af3d362ca0_0 .net *"_ivl_114", 0 0, L_000002af3d40aa50;  1 drivers
v000002af3d3632e0_0 .net *"_ivl_117", 0 0, L_000002af3d412900;  1 drivers
v000002af3d363380_0 .net *"_ivl_119", 0 0, L_000002af3d4134e0;  1 drivers
v000002af3d362a20_0 .net *"_ivl_12", 0 0, L_000002af3d40b460;  1 drivers
v000002af3d363420_0 .net *"_ivl_120", 0 0, L_000002af3d40b690;  1 drivers
v000002af3d363560_0 .net *"_ivl_123", 0 0, L_000002af3d412d60;  1 drivers
v000002af3d3613a0_0 .net *"_ivl_125", 0 0, L_000002af3d414160;  1 drivers
v000002af3d362200_0 .net *"_ivl_126", 0 0, L_000002af3d40b1c0;  1 drivers
v000002af3d3611c0_0 .net *"_ivl_129", 0 0, L_000002af3d4127c0;  1 drivers
v000002af3d3625c0_0 .net *"_ivl_131", 0 0, L_000002af3d412c20;  1 drivers
v000002af3d361440_0 .net *"_ivl_132", 0 0, L_000002af3d40b850;  1 drivers
v000002af3d3620c0_0 .net *"_ivl_135", 0 0, L_000002af3d4143e0;  1 drivers
v000002af3d361260_0 .net *"_ivl_137", 0 0, L_000002af3d414020;  1 drivers
v000002af3d361760_0 .net *"_ivl_138", 0 0, L_000002af3d40aba0;  1 drivers
v000002af3d361b20_0 .net *"_ivl_141", 0 0, L_000002af3d4129a0;  1 drivers
v000002af3d3618a0_0 .net *"_ivl_143", 0 0, L_000002af3d412360;  1 drivers
v000002af3d361940_0 .net *"_ivl_144", 0 0, L_000002af3d40b000;  1 drivers
v000002af3d361a80_0 .net *"_ivl_147", 0 0, L_000002af3d4120e0;  1 drivers
v000002af3d362700_0 .net *"_ivl_149", 0 0, L_000002af3d412180;  1 drivers
v000002af3d363600_0 .net *"_ivl_15", 0 0, L_000002af3d3a0e70;  1 drivers
v000002af3d361ee0_0 .net *"_ivl_150", 0 0, L_000002af3d40a660;  1 drivers
v000002af3d362480_0 .net *"_ivl_153", 0 0, L_000002af3d414480;  1 drivers
v000002af3d3619e0_0 .net *"_ivl_155", 0 0, L_000002af3d4131c0;  1 drivers
v000002af3d362e80_0 .net *"_ivl_156", 0 0, L_000002af3d40b2a0;  1 drivers
v000002af3d361bc0_0 .net *"_ivl_159", 0 0, L_000002af3d413580;  1 drivers
v000002af3d361c60_0 .net *"_ivl_161", 0 0, L_000002af3d414700;  1 drivers
v000002af3d362de0_0 .net *"_ivl_162", 0 0, L_000002af3d40b700;  1 drivers
v000002af3d361d00_0 .net *"_ivl_165", 0 0, L_000002af3d412b80;  1 drivers
v000002af3d361da0_0 .net *"_ivl_167", 0 0, L_000002af3d413bc0;  1 drivers
v000002af3d362ac0_0 .net *"_ivl_168", 0 0, L_000002af3d40b310;  1 drivers
v000002af3d361f80_0 .net *"_ivl_17", 0 0, L_000002af3d3a06f0;  1 drivers
v000002af3d362160_0 .net *"_ivl_171", 0 0, L_000002af3d413c60;  1 drivers
v000002af3d3622a0_0 .net *"_ivl_173", 0 0, L_000002af3d413620;  1 drivers
v000002af3d362340_0 .net *"_ivl_174", 0 0, L_000002af3d40b770;  1 drivers
v000002af3d362660_0 .net *"_ivl_177", 0 0, L_000002af3d412400;  1 drivers
v000002af3d362840_0 .net *"_ivl_179", 0 0, L_000002af3d4145c0;  1 drivers
v000002af3d3628e0_0 .net *"_ivl_18", 0 0, L_000002af3d40b5b0;  1 drivers
v000002af3d362980_0 .net *"_ivl_180", 0 0, L_000002af3d40b4d0;  1 drivers
v000002af3d362b60_0 .net *"_ivl_183", 0 0, L_000002af3d414660;  1 drivers
v000002af3d362fc0_0 .net *"_ivl_185", 0 0, L_000002af3d4124a0;  1 drivers
v000002af3d363d80_0 .net *"_ivl_186", 0 0, L_000002af3d409f60;  1 drivers
v000002af3d364a00_0 .net *"_ivl_190", 0 0, L_000002af3d413760;  1 drivers
v000002af3d364640_0 .net *"_ivl_192", 0 0, L_000002af3d413d00;  1 drivers
v000002af3d363880_0 .net *"_ivl_194", 0 0, L_000002af3d413800;  1 drivers
v000002af3d363e20_0 .net *"_ivl_196", 0 0, L_000002af3d413da0;  1 drivers
v000002af3d3640a0_0 .net *"_ivl_198", 0 0, L_000002af3d4138a0;  1 drivers
v000002af3d364c80_0 .net *"_ivl_200", 0 0, L_000002af3d413e40;  1 drivers
v000002af3d3648c0_0 .net *"_ivl_202", 0 0, L_000002af3d411fa0;  1 drivers
v000002af3d364d20_0 .net *"_ivl_204", 0 0, L_000002af3d413ee0;  1 drivers
v000002af3d364aa0_0 .net *"_ivl_206", 0 0, L_000002af3d412540;  1 drivers
v000002af3d364960_0 .net *"_ivl_208", 0 0, L_000002af3d413f80;  1 drivers
v000002af3d364000_0 .net *"_ivl_21", 0 0, L_000002af3d39e850;  1 drivers
v000002af3d364b40_0 .net *"_ivl_210", 0 0, L_000002af3d412040;  1 drivers
v000002af3d364be0_0 .net *"_ivl_212", 0 0, L_000002af3d412220;  1 drivers
v000002af3d363ec0_0 .net *"_ivl_214", 0 0, L_000002af3d4125e0;  1 drivers
v000002af3d364dc0_0 .net *"_ivl_216", 0 0, L_000002af3d415240;  1 drivers
v000002af3d364140_0 .net *"_ivl_218", 0 0, L_000002af3d415d80;  1 drivers
v000002af3d363c40_0 .net *"_ivl_220", 0 0, L_000002af3d415ec0;  1 drivers
v000002af3d364e60_0 .net *"_ivl_222", 0 0, L_000002af3d415600;  1 drivers
v000002af3d363f60_0 .net *"_ivl_224", 0 0, L_000002af3d416780;  1 drivers
v000002af3d3645a0_0 .net *"_ivl_226", 0 0, L_000002af3d415ba0;  1 drivers
v000002af3d3641e0_0 .net *"_ivl_228", 0 0, L_000002af3d414ac0;  1 drivers
v000002af3d364280_0 .net *"_ivl_23", 0 0, L_000002af3d39e8f0;  1 drivers
v000002af3d364f00_0 .net *"_ivl_230", 0 0, L_000002af3d416640;  1 drivers
v000002af3d363ba0_0 .net *"_ivl_232", 0 0, L_000002af3d414b60;  1 drivers
v000002af3d364320_0 .net *"_ivl_234", 0 0, L_000002af3d416dc0;  1 drivers
v000002af3d3643c0_0 .net *"_ivl_236", 0 0, L_000002af3d4165a0;  1 drivers
v000002af3d363ce0_0 .net *"_ivl_238", 0 0, L_000002af3d4156a0;  1 drivers
v000002af3d363920_0 .net *"_ivl_24", 0 0, L_000002af3d40a190;  1 drivers
v000002af3d3639c0_0 .net *"_ivl_240", 0 0, L_000002af3d414980;  1 drivers
v000002af3d364460_0 .net *"_ivl_242", 0 0, L_000002af3d416500;  1 drivers
v000002af3d364500_0 .net *"_ivl_244", 0 0, L_000002af3d416320;  1 drivers
v000002af3d363a60_0 .net *"_ivl_246", 0 0, L_000002af3d4154c0;  1 drivers
v000002af3d3646e0_0 .net *"_ivl_248", 0 0, L_000002af3d415560;  1 drivers
v000002af3d364780_0 .net *"_ivl_250", 0 0, L_000002af3d415740;  1 drivers
v000002af3d364820_0 .net *"_ivl_252", 0 0, L_000002af3d4160a0;  1 drivers
v000002af3d363b00_0 .net *"_ivl_254", 0 0, L_000002af3d414d40;  1 drivers
v000002af3d284da0_0 .net *"_ivl_256", 0 0, L_000002af3d415c40;  1 drivers
v000002af3d366990_0 .net *"_ivl_27", 0 0, L_000002af3d39ecb0;  1 drivers
v000002af3d365090_0 .net *"_ivl_29", 0 0, L_000002af3d39ee90;  1 drivers
v000002af3d3665d0_0 .net *"_ivl_3", 0 0, L_000002af3d3a0830;  1 drivers
v000002af3d365270_0 .net *"_ivl_30", 0 0, L_000002af3d40baf0;  1 drivers
v000002af3d3658b0_0 .net *"_ivl_33", 0 0, L_000002af3d39f4d0;  1 drivers
v000002af3d366a30_0 .net *"_ivl_35", 0 0, L_000002af3d39f6b0;  1 drivers
v000002af3d365950_0 .net *"_ivl_36", 0 0, L_000002af3d40ac80;  1 drivers
v000002af3d365ef0_0 .net *"_ivl_39", 0 0, L_000002af3d413300;  1 drivers
v000002af3d367750_0 .net *"_ivl_41", 0 0, L_000002af3d412ea0;  1 drivers
v000002af3d367070_0 .net *"_ivl_42", 0 0, L_000002af3d40a7b0;  1 drivers
v000002af3d366670_0 .net *"_ivl_45", 0 0, L_000002af3d412fe0;  1 drivers
v000002af3d365810_0 .net *"_ivl_47", 0 0, L_000002af3d412680;  1 drivers
v000002af3d3667b0_0 .net *"_ivl_48", 0 0, L_000002af3d40af20;  1 drivers
v000002af3d366710_0 .net *"_ivl_5", 0 0, L_000002af3d39f430;  1 drivers
v000002af3d3663f0_0 .net *"_ivl_51", 0 0, L_000002af3d412cc0;  1 drivers
v000002af3d365450_0 .net *"_ivl_53", 0 0, L_000002af3d413a80;  1 drivers
v000002af3d367390_0 .net *"_ivl_54", 0 0, L_000002af3d40b150;  1 drivers
v000002af3d366ad0_0 .net *"_ivl_57", 0 0, L_000002af3d4136c0;  1 drivers
v000002af3d366df0_0 .net *"_ivl_59", 0 0, L_000002af3d413440;  1 drivers
v000002af3d366b70_0 .net *"_ivl_6", 0 0, L_000002af3d40ad60;  1 drivers
v000002af3d366fd0_0 .net *"_ivl_60", 0 0, L_000002af3d40add0;  1 drivers
v000002af3d366c10_0 .net *"_ivl_63", 0 0, L_000002af3d4122c0;  1 drivers
v000002af3d366e90_0 .net *"_ivl_65", 0 0, L_000002af3d4139e0;  1 drivers
v000002af3d3671b0_0 .net *"_ivl_66", 0 0, L_000002af3d40a200;  1 drivers
v000002af3d3659f0_0 .net *"_ivl_69", 0 0, L_000002af3d412ae0;  1 drivers
v000002af3d367250_0 .net *"_ivl_71", 0 0, L_000002af3d413b20;  1 drivers
v000002af3d366210_0 .net *"_ivl_72", 0 0, L_000002af3d40a970;  1 drivers
v000002af3d365a90_0 .net *"_ivl_75", 0 0, L_000002af3d414200;  1 drivers
v000002af3d366490_0 .net *"_ivl_77", 0 0, L_000002af3d412720;  1 drivers
v000002af3d3674d0_0 .net *"_ivl_78", 0 0, L_000002af3d40ae40;  1 drivers
v000002af3d3654f0_0 .net *"_ivl_81", 0 0, L_000002af3d414520;  1 drivers
v000002af3d3662b0_0 .net *"_ivl_83", 0 0, L_000002af3d4140c0;  1 drivers
v000002af3d366350_0 .net *"_ivl_84", 0 0, L_000002af3d40acf0;  1 drivers
v000002af3d365b30_0 .net *"_ivl_87", 0 0, L_000002af3d413080;  1 drivers
v000002af3d367610_0 .net *"_ivl_89", 0 0, L_000002af3d4142a0;  1 drivers
v000002af3d365f90_0 .net *"_ivl_9", 0 0, L_000002af3d39ec10;  1 drivers
v000002af3d367110_0 .net *"_ivl_90", 0 0, L_000002af3d40af90;  1 drivers
v000002af3d3676b0_0 .net *"_ivl_93", 0 0, L_000002af3d413940;  1 drivers
v000002af3d366850_0 .net *"_ivl_95", 0 0, L_000002af3d412860;  1 drivers
v000002af3d367430_0 .net *"_ivl_96", 0 0, L_000002af3d40a270;  1 drivers
v000002af3d3668f0_0 .net *"_ivl_99", 0 0, L_000002af3d413120;  1 drivers
v000002af3d367570_0 .net "a", 31 0, v000002af3d3708e0_0;  alias, 1 drivers
v000002af3d365bd0_0 .net "b", 31 0, v000002af3d370ac0_0;  alias, 1 drivers
v000002af3d366cb0_0 .net "out", 0 0, L_000002af3d40a510;  alias, 1 drivers
v000002af3d366530_0 .net "temp", 31 0, L_000002af3d413260;  1 drivers
L_000002af3d3a0830 .part v000002af3d3708e0_0, 0, 1;
L_000002af3d39f430 .part v000002af3d370ac0_0, 0, 1;
L_000002af3d39ec10 .part v000002af3d3708e0_0, 1, 1;
L_000002af3d3a0f10 .part v000002af3d370ac0_0, 1, 1;
L_000002af3d3a0e70 .part v000002af3d3708e0_0, 2, 1;
L_000002af3d3a06f0 .part v000002af3d370ac0_0, 2, 1;
L_000002af3d39e850 .part v000002af3d3708e0_0, 3, 1;
L_000002af3d39e8f0 .part v000002af3d370ac0_0, 3, 1;
L_000002af3d39ecb0 .part v000002af3d3708e0_0, 4, 1;
L_000002af3d39ee90 .part v000002af3d370ac0_0, 4, 1;
L_000002af3d39f4d0 .part v000002af3d3708e0_0, 5, 1;
L_000002af3d39f6b0 .part v000002af3d370ac0_0, 5, 1;
L_000002af3d413300 .part v000002af3d3708e0_0, 6, 1;
L_000002af3d412ea0 .part v000002af3d370ac0_0, 6, 1;
L_000002af3d412fe0 .part v000002af3d3708e0_0, 7, 1;
L_000002af3d412680 .part v000002af3d370ac0_0, 7, 1;
L_000002af3d412cc0 .part v000002af3d3708e0_0, 8, 1;
L_000002af3d413a80 .part v000002af3d370ac0_0, 8, 1;
L_000002af3d4136c0 .part v000002af3d3708e0_0, 9, 1;
L_000002af3d413440 .part v000002af3d370ac0_0, 9, 1;
L_000002af3d4122c0 .part v000002af3d3708e0_0, 10, 1;
L_000002af3d4139e0 .part v000002af3d370ac0_0, 10, 1;
L_000002af3d412ae0 .part v000002af3d3708e0_0, 11, 1;
L_000002af3d413b20 .part v000002af3d370ac0_0, 11, 1;
L_000002af3d414200 .part v000002af3d3708e0_0, 12, 1;
L_000002af3d412720 .part v000002af3d370ac0_0, 12, 1;
L_000002af3d414520 .part v000002af3d3708e0_0, 13, 1;
L_000002af3d4140c0 .part v000002af3d370ac0_0, 13, 1;
L_000002af3d413080 .part v000002af3d3708e0_0, 14, 1;
L_000002af3d4142a0 .part v000002af3d370ac0_0, 14, 1;
L_000002af3d413940 .part v000002af3d3708e0_0, 15, 1;
L_000002af3d412860 .part v000002af3d370ac0_0, 15, 1;
L_000002af3d413120 .part v000002af3d3708e0_0, 16, 1;
L_000002af3d412a40 .part v000002af3d370ac0_0, 16, 1;
L_000002af3d412f40 .part v000002af3d3708e0_0, 17, 1;
L_000002af3d414340 .part v000002af3d370ac0_0, 17, 1;
L_000002af3d4133a0 .part v000002af3d3708e0_0, 18, 1;
L_000002af3d412e00 .part v000002af3d370ac0_0, 18, 1;
L_000002af3d412900 .part v000002af3d3708e0_0, 19, 1;
L_000002af3d4134e0 .part v000002af3d370ac0_0, 19, 1;
L_000002af3d412d60 .part v000002af3d3708e0_0, 20, 1;
L_000002af3d414160 .part v000002af3d370ac0_0, 20, 1;
L_000002af3d4127c0 .part v000002af3d3708e0_0, 21, 1;
L_000002af3d412c20 .part v000002af3d370ac0_0, 21, 1;
L_000002af3d4143e0 .part v000002af3d3708e0_0, 22, 1;
L_000002af3d414020 .part v000002af3d370ac0_0, 22, 1;
L_000002af3d4129a0 .part v000002af3d3708e0_0, 23, 1;
L_000002af3d412360 .part v000002af3d370ac0_0, 23, 1;
L_000002af3d4120e0 .part v000002af3d3708e0_0, 24, 1;
L_000002af3d412180 .part v000002af3d370ac0_0, 24, 1;
L_000002af3d414480 .part v000002af3d3708e0_0, 25, 1;
L_000002af3d4131c0 .part v000002af3d370ac0_0, 25, 1;
L_000002af3d413580 .part v000002af3d3708e0_0, 26, 1;
L_000002af3d414700 .part v000002af3d370ac0_0, 26, 1;
L_000002af3d412b80 .part v000002af3d3708e0_0, 27, 1;
L_000002af3d413bc0 .part v000002af3d370ac0_0, 27, 1;
L_000002af3d413c60 .part v000002af3d3708e0_0, 28, 1;
L_000002af3d413620 .part v000002af3d370ac0_0, 28, 1;
L_000002af3d412400 .part v000002af3d3708e0_0, 29, 1;
L_000002af3d4145c0 .part v000002af3d370ac0_0, 29, 1;
L_000002af3d414660 .part v000002af3d3708e0_0, 30, 1;
L_000002af3d4124a0 .part v000002af3d370ac0_0, 30, 1;
LS_000002af3d413260_0_0 .concat8 [ 1 1 1 1], L_000002af3d40b230, L_000002af3d40ad60, L_000002af3d40b460, L_000002af3d40b5b0;
LS_000002af3d413260_0_4 .concat8 [ 1 1 1 1], L_000002af3d40a190, L_000002af3d40baf0, L_000002af3d40ac80, L_000002af3d40a7b0;
LS_000002af3d413260_0_8 .concat8 [ 1 1 1 1], L_000002af3d40af20, L_000002af3d40b150, L_000002af3d40add0, L_000002af3d40a200;
LS_000002af3d413260_0_12 .concat8 [ 1 1 1 1], L_000002af3d40a970, L_000002af3d40ae40, L_000002af3d40acf0, L_000002af3d40af90;
LS_000002af3d413260_0_16 .concat8 [ 1 1 1 1], L_000002af3d40a270, L_000002af3d40a3c0, L_000002af3d40a040, L_000002af3d40aa50;
LS_000002af3d413260_0_20 .concat8 [ 1 1 1 1], L_000002af3d40b690, L_000002af3d40b1c0, L_000002af3d40b850, L_000002af3d40aba0;
LS_000002af3d413260_0_24 .concat8 [ 1 1 1 1], L_000002af3d40b000, L_000002af3d40a660, L_000002af3d40b2a0, L_000002af3d40b700;
LS_000002af3d413260_0_28 .concat8 [ 1 1 1 1], L_000002af3d40b310, L_000002af3d40b770, L_000002af3d40b4d0, L_000002af3d409f60;
LS_000002af3d413260_1_0 .concat8 [ 4 4 4 4], LS_000002af3d413260_0_0, LS_000002af3d413260_0_4, LS_000002af3d413260_0_8, LS_000002af3d413260_0_12;
LS_000002af3d413260_1_4 .concat8 [ 4 4 4 4], LS_000002af3d413260_0_16, LS_000002af3d413260_0_20, LS_000002af3d413260_0_24, LS_000002af3d413260_0_28;
L_000002af3d413260 .concat8 [ 16 16 0 0], LS_000002af3d413260_1_0, LS_000002af3d413260_1_4;
L_000002af3d413760 .part v000002af3d3708e0_0, 31, 1;
L_000002af3d413d00 .part v000002af3d370ac0_0, 31, 1;
L_000002af3d413800 .part L_000002af3d413260, 0, 1;
L_000002af3d413da0 .part L_000002af3d413260, 1, 1;
L_000002af3d4138a0 .part L_000002af3d413260, 2, 1;
L_000002af3d413e40 .part L_000002af3d413260, 3, 1;
L_000002af3d411fa0 .part L_000002af3d413260, 4, 1;
L_000002af3d413ee0 .part L_000002af3d413260, 5, 1;
L_000002af3d412540 .part L_000002af3d413260, 6, 1;
L_000002af3d413f80 .part L_000002af3d413260, 7, 1;
L_000002af3d412040 .part L_000002af3d413260, 8, 1;
L_000002af3d412220 .part L_000002af3d413260, 9, 1;
L_000002af3d4125e0 .part L_000002af3d413260, 10, 1;
L_000002af3d415240 .part L_000002af3d413260, 11, 1;
L_000002af3d415d80 .part L_000002af3d413260, 12, 1;
L_000002af3d415ec0 .part L_000002af3d413260, 13, 1;
L_000002af3d415600 .part L_000002af3d413260, 14, 1;
L_000002af3d416780 .part L_000002af3d413260, 15, 1;
L_000002af3d415ba0 .part L_000002af3d413260, 16, 1;
L_000002af3d414ac0 .part L_000002af3d413260, 17, 1;
L_000002af3d416640 .part L_000002af3d413260, 18, 1;
L_000002af3d414b60 .part L_000002af3d413260, 19, 1;
L_000002af3d416dc0 .part L_000002af3d413260, 20, 1;
L_000002af3d4165a0 .part L_000002af3d413260, 21, 1;
L_000002af3d4156a0 .part L_000002af3d413260, 22, 1;
L_000002af3d414980 .part L_000002af3d413260, 23, 1;
L_000002af3d416500 .part L_000002af3d413260, 24, 1;
L_000002af3d416320 .part L_000002af3d413260, 25, 1;
L_000002af3d4154c0 .part L_000002af3d413260, 26, 1;
L_000002af3d415560 .part L_000002af3d413260, 27, 1;
L_000002af3d415740 .part L_000002af3d413260, 28, 1;
L_000002af3d4160a0 .part L_000002af3d413260, 29, 1;
L_000002af3d414d40 .part L_000002af3d413260, 30, 1;
L_000002af3d415c40 .part L_000002af3d413260, 31, 1;
S_000002af3d16c8c0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_000002af3d0b6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000002af3d2eb650 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_000002af3d409fd0 .functor NOT 1, L_000002af3d3a05b0, C4<0>, C4<0>, C4<0>;
v000002af3d3653b0_0 .net "A", 31 0, v000002af3d3708e0_0;  alias, 1 drivers
v000002af3d365630_0 .net "ALUOP", 3 0, v000002af3d365db0_0;  alias, 1 drivers
v000002af3d366170_0 .net "B", 31 0, v000002af3d370ac0_0;  alias, 1 drivers
v000002af3d3656d0_0 .var "CF", 0 0;
v000002af3d365770_0 .net "ZF", 0 0, L_000002af3d409fd0;  alias, 1 drivers
v000002af3d365c70_0 .net *"_ivl_1", 0 0, L_000002af3d3a05b0;  1 drivers
v000002af3d365d10_0 .var "res", 31 0;
E_000002af3d2ea990 .event anyedge, v000002af3d365630_0, v000002af3d367570_0, v000002af3d365bd0_0, v000002af3d3656d0_0;
L_000002af3d3a05b0 .reduce/or v000002af3d365d10_0;
S_000002af3d16ca50 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_000002af3d0b6b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000002af3d31be40 .param/l "add" 0 9 6, C4<000000100000>;
P_000002af3d31be78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002af3d31beb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002af3d31bee8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002af3d31bf20 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002af3d31bf58 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002af3d31bf90 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002af3d31bfc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002af3d31c000 .param/l "j" 0 9 19, C4<000010000000>;
P_000002af3d31c038 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002af3d31c070 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002af3d31c0a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002af3d31c0e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002af3d31c118 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002af3d31c150 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002af3d31c188 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002af3d31c1c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002af3d31c1f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002af3d31c230 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002af3d31c268 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002af3d31c2a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002af3d31c2d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002af3d31c310 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002af3d31c348 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002af3d31c380 .param/l "xori" 0 9 12, C4<001110000000>;
v000002af3d365db0_0 .var "ALU_OP", 3 0;
v000002af3d3660d0_0 .net "opcode", 11 0, v000002af3d370980_0;  alias, 1 drivers
E_000002af3d2eab10 .event anyedge, v000002af3d26e990_0;
S_000002af3d173170 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_000002af3d139f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v000002af3d373e00_0 .net "EX1_forward_to_B", 31 0, v000002af3d373d60_0;  alias, 1 drivers
v000002af3d373b80_0 .net "EX_PFC", 31 0, v000002af3d373360_0;  alias, 1 drivers
v000002af3d3744e0_0 .net "EX_PFC_to_IF", 31 0, L_000002af3d3a0510;  alias, 1 drivers
v000002af3d373ea0_0 .net "alu_selA", 1 0, L_000002af3d3a1cd0;  alias, 1 drivers
v000002af3d374620_0 .net "alu_selB", 1 0, L_000002af3d3a3df0;  alias, 1 drivers
v000002af3d373f40_0 .net "ex_haz", 31 0, v000002af3d361620_0;  alias, 1 drivers
v000002af3d373a40_0 .net "id_haz", 31 0, L_000002af3d39eb70;  alias, 1 drivers
v000002af3d374080_0 .net "is_jr", 0 0, v000002af3d373400_0;  alias, 1 drivers
v000002af3d3730e0_0 .net "mem_haz", 31 0, L_000002af3d40b0e0;  alias, 1 drivers
v000002af3d373540_0 .net "oper1", 31 0, L_000002af3d3a5ef0;  alias, 1 drivers
v000002af3d374120_0 .net "oper2", 31 0, L_000002af3d40bc40;  alias, 1 drivers
v000002af3d3739a0_0 .net "pc", 31 0, v000002af3d3746c0_0;  alias, 1 drivers
v000002af3d374440_0 .net "rs1", 31 0, v000002af3d373680_0;  alias, 1 drivers
v000002af3d3741c0_0 .net "rs2_in", 31 0, v000002af3d373900_0;  alias, 1 drivers
v000002af3d373ae0_0 .net "rs2_out", 31 0, L_000002af3d40a120;  alias, 1 drivers
v000002af3d373fe0_0 .net "store_rs2_forward", 1 0, L_000002af3d3a3a30;  alias, 1 drivers
L_000002af3d3a0510 .functor MUXZ 32, v000002af3d373360_0, L_000002af3d3a5ef0, v000002af3d373400_0, C4<>;
S_000002af3d173300 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_000002af3d173170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002af3d2eb590 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002af3d3a5160 .functor NOT 1, L_000002af3d39fe30, C4<0>, C4<0>, C4<0>;
L_000002af3d3a51d0 .functor NOT 1, L_000002af3d39f750, C4<0>, C4<0>, C4<0>;
L_000002af3d3a41a0 .functor NOT 1, L_000002af3d39ead0, C4<0>, C4<0>, C4<0>;
L_000002af3d3a5240 .functor NOT 1, L_000002af3d3a03d0, C4<0>, C4<0>, C4<0>;
L_000002af3d3a4910 .functor AND 32, L_000002af3d3a46e0, v000002af3d373680_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002af3d3a4e50 .functor AND 32, L_000002af3d3a40c0, L_000002af3d40b0e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002af3d3a42f0 .functor OR 32, L_000002af3d3a4910, L_000002af3d3a4e50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002af3d3a4ec0 .functor AND 32, L_000002af3d3a4130, v000002af3d361620_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002af3d3a4360 .functor OR 32, L_000002af3d3a42f0, L_000002af3d3a4ec0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002af3d3a5e80 .functor AND 32, L_000002af3d3a4de0, L_000002af3d39eb70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002af3d3a5ef0 .functor OR 32, L_000002af3d3a4360, L_000002af3d3a5e80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002af3d368c90_0 .net *"_ivl_1", 0 0, L_000002af3d39fe30;  1 drivers
v000002af3d368150_0 .net *"_ivl_13", 0 0, L_000002af3d39ead0;  1 drivers
v000002af3d368b50_0 .net *"_ivl_14", 0 0, L_000002af3d3a41a0;  1 drivers
v000002af3d368330_0 .net *"_ivl_19", 0 0, L_000002af3d39fbb0;  1 drivers
v000002af3d3679d0_0 .net *"_ivl_2", 0 0, L_000002af3d3a5160;  1 drivers
v000002af3d36b5e0_0 .net *"_ivl_23", 0 0, L_000002af3d39f930;  1 drivers
v000002af3d36b680_0 .net *"_ivl_27", 0 0, L_000002af3d3a03d0;  1 drivers
v000002af3d36bc20_0 .net *"_ivl_28", 0 0, L_000002af3d3a5240;  1 drivers
v000002af3d36ae60_0 .net *"_ivl_33", 0 0, L_000002af3d3a0ab0;  1 drivers
v000002af3d36cbc0_0 .net *"_ivl_37", 0 0, L_000002af3d39f110;  1 drivers
v000002af3d36c3a0_0 .net *"_ivl_40", 31 0, L_000002af3d3a4910;  1 drivers
v000002af3d36b720_0 .net *"_ivl_42", 31 0, L_000002af3d3a4e50;  1 drivers
v000002af3d36b9a0_0 .net *"_ivl_44", 31 0, L_000002af3d3a42f0;  1 drivers
v000002af3d36c6c0_0 .net *"_ivl_46", 31 0, L_000002af3d3a4ec0;  1 drivers
v000002af3d36c620_0 .net *"_ivl_48", 31 0, L_000002af3d3a4360;  1 drivers
v000002af3d36ac80_0 .net *"_ivl_50", 31 0, L_000002af3d3a5e80;  1 drivers
v000002af3d36be00_0 .net *"_ivl_7", 0 0, L_000002af3d39f750;  1 drivers
v000002af3d36adc0_0 .net *"_ivl_8", 0 0, L_000002af3d3a51d0;  1 drivers
v000002af3d36ca80_0 .net "ina", 31 0, v000002af3d373680_0;  alias, 1 drivers
v000002af3d36bae0_0 .net "inb", 31 0, L_000002af3d40b0e0;  alias, 1 drivers
v000002af3d36bb80_0 .net "inc", 31 0, v000002af3d361620_0;  alias, 1 drivers
v000002af3d36b220_0 .net "ind", 31 0, L_000002af3d39eb70;  alias, 1 drivers
v000002af3d36cb20_0 .net "out", 31 0, L_000002af3d3a5ef0;  alias, 1 drivers
v000002af3d36bcc0_0 .net "s0", 31 0, L_000002af3d3a46e0;  1 drivers
v000002af3d36aa00_0 .net "s1", 31 0, L_000002af3d3a40c0;  1 drivers
v000002af3d36c080_0 .net "s2", 31 0, L_000002af3d3a4130;  1 drivers
v000002af3d36bd60_0 .net "s3", 31 0, L_000002af3d3a4de0;  1 drivers
v000002af3d36cda0_0 .net "sel", 1 0, L_000002af3d3a1cd0;  alias, 1 drivers
L_000002af3d39fe30 .part L_000002af3d3a1cd0, 1, 1;
LS_000002af3d39fb10_0_0 .concat [ 1 1 1 1], L_000002af3d3a5160, L_000002af3d3a5160, L_000002af3d3a5160, L_000002af3d3a5160;
LS_000002af3d39fb10_0_4 .concat [ 1 1 1 1], L_000002af3d3a5160, L_000002af3d3a5160, L_000002af3d3a5160, L_000002af3d3a5160;
LS_000002af3d39fb10_0_8 .concat [ 1 1 1 1], L_000002af3d3a5160, L_000002af3d3a5160, L_000002af3d3a5160, L_000002af3d3a5160;
LS_000002af3d39fb10_0_12 .concat [ 1 1 1 1], L_000002af3d3a5160, L_000002af3d3a5160, L_000002af3d3a5160, L_000002af3d3a5160;
LS_000002af3d39fb10_0_16 .concat [ 1 1 1 1], L_000002af3d3a5160, L_000002af3d3a5160, L_000002af3d3a5160, L_000002af3d3a5160;
LS_000002af3d39fb10_0_20 .concat [ 1 1 1 1], L_000002af3d3a5160, L_000002af3d3a5160, L_000002af3d3a5160, L_000002af3d3a5160;
LS_000002af3d39fb10_0_24 .concat [ 1 1 1 1], L_000002af3d3a5160, L_000002af3d3a5160, L_000002af3d3a5160, L_000002af3d3a5160;
LS_000002af3d39fb10_0_28 .concat [ 1 1 1 1], L_000002af3d3a5160, L_000002af3d3a5160, L_000002af3d3a5160, L_000002af3d3a5160;
LS_000002af3d39fb10_1_0 .concat [ 4 4 4 4], LS_000002af3d39fb10_0_0, LS_000002af3d39fb10_0_4, LS_000002af3d39fb10_0_8, LS_000002af3d39fb10_0_12;
LS_000002af3d39fb10_1_4 .concat [ 4 4 4 4], LS_000002af3d39fb10_0_16, LS_000002af3d39fb10_0_20, LS_000002af3d39fb10_0_24, LS_000002af3d39fb10_0_28;
L_000002af3d39fb10 .concat [ 16 16 0 0], LS_000002af3d39fb10_1_0, LS_000002af3d39fb10_1_4;
L_000002af3d39f750 .part L_000002af3d3a1cd0, 0, 1;
LS_000002af3d39fcf0_0_0 .concat [ 1 1 1 1], L_000002af3d3a51d0, L_000002af3d3a51d0, L_000002af3d3a51d0, L_000002af3d3a51d0;
LS_000002af3d39fcf0_0_4 .concat [ 1 1 1 1], L_000002af3d3a51d0, L_000002af3d3a51d0, L_000002af3d3a51d0, L_000002af3d3a51d0;
LS_000002af3d39fcf0_0_8 .concat [ 1 1 1 1], L_000002af3d3a51d0, L_000002af3d3a51d0, L_000002af3d3a51d0, L_000002af3d3a51d0;
LS_000002af3d39fcf0_0_12 .concat [ 1 1 1 1], L_000002af3d3a51d0, L_000002af3d3a51d0, L_000002af3d3a51d0, L_000002af3d3a51d0;
LS_000002af3d39fcf0_0_16 .concat [ 1 1 1 1], L_000002af3d3a51d0, L_000002af3d3a51d0, L_000002af3d3a51d0, L_000002af3d3a51d0;
LS_000002af3d39fcf0_0_20 .concat [ 1 1 1 1], L_000002af3d3a51d0, L_000002af3d3a51d0, L_000002af3d3a51d0, L_000002af3d3a51d0;
LS_000002af3d39fcf0_0_24 .concat [ 1 1 1 1], L_000002af3d3a51d0, L_000002af3d3a51d0, L_000002af3d3a51d0, L_000002af3d3a51d0;
LS_000002af3d39fcf0_0_28 .concat [ 1 1 1 1], L_000002af3d3a51d0, L_000002af3d3a51d0, L_000002af3d3a51d0, L_000002af3d3a51d0;
LS_000002af3d39fcf0_1_0 .concat [ 4 4 4 4], LS_000002af3d39fcf0_0_0, LS_000002af3d39fcf0_0_4, LS_000002af3d39fcf0_0_8, LS_000002af3d39fcf0_0_12;
LS_000002af3d39fcf0_1_4 .concat [ 4 4 4 4], LS_000002af3d39fcf0_0_16, LS_000002af3d39fcf0_0_20, LS_000002af3d39fcf0_0_24, LS_000002af3d39fcf0_0_28;
L_000002af3d39fcf0 .concat [ 16 16 0 0], LS_000002af3d39fcf0_1_0, LS_000002af3d39fcf0_1_4;
L_000002af3d39ead0 .part L_000002af3d3a1cd0, 1, 1;
LS_000002af3d3a0290_0_0 .concat [ 1 1 1 1], L_000002af3d3a41a0, L_000002af3d3a41a0, L_000002af3d3a41a0, L_000002af3d3a41a0;
LS_000002af3d3a0290_0_4 .concat [ 1 1 1 1], L_000002af3d3a41a0, L_000002af3d3a41a0, L_000002af3d3a41a0, L_000002af3d3a41a0;
LS_000002af3d3a0290_0_8 .concat [ 1 1 1 1], L_000002af3d3a41a0, L_000002af3d3a41a0, L_000002af3d3a41a0, L_000002af3d3a41a0;
LS_000002af3d3a0290_0_12 .concat [ 1 1 1 1], L_000002af3d3a41a0, L_000002af3d3a41a0, L_000002af3d3a41a0, L_000002af3d3a41a0;
LS_000002af3d3a0290_0_16 .concat [ 1 1 1 1], L_000002af3d3a41a0, L_000002af3d3a41a0, L_000002af3d3a41a0, L_000002af3d3a41a0;
LS_000002af3d3a0290_0_20 .concat [ 1 1 1 1], L_000002af3d3a41a0, L_000002af3d3a41a0, L_000002af3d3a41a0, L_000002af3d3a41a0;
LS_000002af3d3a0290_0_24 .concat [ 1 1 1 1], L_000002af3d3a41a0, L_000002af3d3a41a0, L_000002af3d3a41a0, L_000002af3d3a41a0;
LS_000002af3d3a0290_0_28 .concat [ 1 1 1 1], L_000002af3d3a41a0, L_000002af3d3a41a0, L_000002af3d3a41a0, L_000002af3d3a41a0;
LS_000002af3d3a0290_1_0 .concat [ 4 4 4 4], LS_000002af3d3a0290_0_0, LS_000002af3d3a0290_0_4, LS_000002af3d3a0290_0_8, LS_000002af3d3a0290_0_12;
LS_000002af3d3a0290_1_4 .concat [ 4 4 4 4], LS_000002af3d3a0290_0_16, LS_000002af3d3a0290_0_20, LS_000002af3d3a0290_0_24, LS_000002af3d3a0290_0_28;
L_000002af3d3a0290 .concat [ 16 16 0 0], LS_000002af3d3a0290_1_0, LS_000002af3d3a0290_1_4;
L_000002af3d39fbb0 .part L_000002af3d3a1cd0, 0, 1;
LS_000002af3d39f070_0_0 .concat [ 1 1 1 1], L_000002af3d39fbb0, L_000002af3d39fbb0, L_000002af3d39fbb0, L_000002af3d39fbb0;
LS_000002af3d39f070_0_4 .concat [ 1 1 1 1], L_000002af3d39fbb0, L_000002af3d39fbb0, L_000002af3d39fbb0, L_000002af3d39fbb0;
LS_000002af3d39f070_0_8 .concat [ 1 1 1 1], L_000002af3d39fbb0, L_000002af3d39fbb0, L_000002af3d39fbb0, L_000002af3d39fbb0;
LS_000002af3d39f070_0_12 .concat [ 1 1 1 1], L_000002af3d39fbb0, L_000002af3d39fbb0, L_000002af3d39fbb0, L_000002af3d39fbb0;
LS_000002af3d39f070_0_16 .concat [ 1 1 1 1], L_000002af3d39fbb0, L_000002af3d39fbb0, L_000002af3d39fbb0, L_000002af3d39fbb0;
LS_000002af3d39f070_0_20 .concat [ 1 1 1 1], L_000002af3d39fbb0, L_000002af3d39fbb0, L_000002af3d39fbb0, L_000002af3d39fbb0;
LS_000002af3d39f070_0_24 .concat [ 1 1 1 1], L_000002af3d39fbb0, L_000002af3d39fbb0, L_000002af3d39fbb0, L_000002af3d39fbb0;
LS_000002af3d39f070_0_28 .concat [ 1 1 1 1], L_000002af3d39fbb0, L_000002af3d39fbb0, L_000002af3d39fbb0, L_000002af3d39fbb0;
LS_000002af3d39f070_1_0 .concat [ 4 4 4 4], LS_000002af3d39f070_0_0, LS_000002af3d39f070_0_4, LS_000002af3d39f070_0_8, LS_000002af3d39f070_0_12;
LS_000002af3d39f070_1_4 .concat [ 4 4 4 4], LS_000002af3d39f070_0_16, LS_000002af3d39f070_0_20, LS_000002af3d39f070_0_24, LS_000002af3d39f070_0_28;
L_000002af3d39f070 .concat [ 16 16 0 0], LS_000002af3d39f070_1_0, LS_000002af3d39f070_1_4;
L_000002af3d39f930 .part L_000002af3d3a1cd0, 1, 1;
LS_000002af3d3a0650_0_0 .concat [ 1 1 1 1], L_000002af3d39f930, L_000002af3d39f930, L_000002af3d39f930, L_000002af3d39f930;
LS_000002af3d3a0650_0_4 .concat [ 1 1 1 1], L_000002af3d39f930, L_000002af3d39f930, L_000002af3d39f930, L_000002af3d39f930;
LS_000002af3d3a0650_0_8 .concat [ 1 1 1 1], L_000002af3d39f930, L_000002af3d39f930, L_000002af3d39f930, L_000002af3d39f930;
LS_000002af3d3a0650_0_12 .concat [ 1 1 1 1], L_000002af3d39f930, L_000002af3d39f930, L_000002af3d39f930, L_000002af3d39f930;
LS_000002af3d3a0650_0_16 .concat [ 1 1 1 1], L_000002af3d39f930, L_000002af3d39f930, L_000002af3d39f930, L_000002af3d39f930;
LS_000002af3d3a0650_0_20 .concat [ 1 1 1 1], L_000002af3d39f930, L_000002af3d39f930, L_000002af3d39f930, L_000002af3d39f930;
LS_000002af3d3a0650_0_24 .concat [ 1 1 1 1], L_000002af3d39f930, L_000002af3d39f930, L_000002af3d39f930, L_000002af3d39f930;
LS_000002af3d3a0650_0_28 .concat [ 1 1 1 1], L_000002af3d39f930, L_000002af3d39f930, L_000002af3d39f930, L_000002af3d39f930;
LS_000002af3d3a0650_1_0 .concat [ 4 4 4 4], LS_000002af3d3a0650_0_0, LS_000002af3d3a0650_0_4, LS_000002af3d3a0650_0_8, LS_000002af3d3a0650_0_12;
LS_000002af3d3a0650_1_4 .concat [ 4 4 4 4], LS_000002af3d3a0650_0_16, LS_000002af3d3a0650_0_20, LS_000002af3d3a0650_0_24, LS_000002af3d3a0650_0_28;
L_000002af3d3a0650 .concat [ 16 16 0 0], LS_000002af3d3a0650_1_0, LS_000002af3d3a0650_1_4;
L_000002af3d3a03d0 .part L_000002af3d3a1cd0, 0, 1;
LS_000002af3d39f610_0_0 .concat [ 1 1 1 1], L_000002af3d3a5240, L_000002af3d3a5240, L_000002af3d3a5240, L_000002af3d3a5240;
LS_000002af3d39f610_0_4 .concat [ 1 1 1 1], L_000002af3d3a5240, L_000002af3d3a5240, L_000002af3d3a5240, L_000002af3d3a5240;
LS_000002af3d39f610_0_8 .concat [ 1 1 1 1], L_000002af3d3a5240, L_000002af3d3a5240, L_000002af3d3a5240, L_000002af3d3a5240;
LS_000002af3d39f610_0_12 .concat [ 1 1 1 1], L_000002af3d3a5240, L_000002af3d3a5240, L_000002af3d3a5240, L_000002af3d3a5240;
LS_000002af3d39f610_0_16 .concat [ 1 1 1 1], L_000002af3d3a5240, L_000002af3d3a5240, L_000002af3d3a5240, L_000002af3d3a5240;
LS_000002af3d39f610_0_20 .concat [ 1 1 1 1], L_000002af3d3a5240, L_000002af3d3a5240, L_000002af3d3a5240, L_000002af3d3a5240;
LS_000002af3d39f610_0_24 .concat [ 1 1 1 1], L_000002af3d3a5240, L_000002af3d3a5240, L_000002af3d3a5240, L_000002af3d3a5240;
LS_000002af3d39f610_0_28 .concat [ 1 1 1 1], L_000002af3d3a5240, L_000002af3d3a5240, L_000002af3d3a5240, L_000002af3d3a5240;
LS_000002af3d39f610_1_0 .concat [ 4 4 4 4], LS_000002af3d39f610_0_0, LS_000002af3d39f610_0_4, LS_000002af3d39f610_0_8, LS_000002af3d39f610_0_12;
LS_000002af3d39f610_1_4 .concat [ 4 4 4 4], LS_000002af3d39f610_0_16, LS_000002af3d39f610_0_20, LS_000002af3d39f610_0_24, LS_000002af3d39f610_0_28;
L_000002af3d39f610 .concat [ 16 16 0 0], LS_000002af3d39f610_1_0, LS_000002af3d39f610_1_4;
L_000002af3d3a0ab0 .part L_000002af3d3a1cd0, 1, 1;
LS_000002af3d39fc50_0_0 .concat [ 1 1 1 1], L_000002af3d3a0ab0, L_000002af3d3a0ab0, L_000002af3d3a0ab0, L_000002af3d3a0ab0;
LS_000002af3d39fc50_0_4 .concat [ 1 1 1 1], L_000002af3d3a0ab0, L_000002af3d3a0ab0, L_000002af3d3a0ab0, L_000002af3d3a0ab0;
LS_000002af3d39fc50_0_8 .concat [ 1 1 1 1], L_000002af3d3a0ab0, L_000002af3d3a0ab0, L_000002af3d3a0ab0, L_000002af3d3a0ab0;
LS_000002af3d39fc50_0_12 .concat [ 1 1 1 1], L_000002af3d3a0ab0, L_000002af3d3a0ab0, L_000002af3d3a0ab0, L_000002af3d3a0ab0;
LS_000002af3d39fc50_0_16 .concat [ 1 1 1 1], L_000002af3d3a0ab0, L_000002af3d3a0ab0, L_000002af3d3a0ab0, L_000002af3d3a0ab0;
LS_000002af3d39fc50_0_20 .concat [ 1 1 1 1], L_000002af3d3a0ab0, L_000002af3d3a0ab0, L_000002af3d3a0ab0, L_000002af3d3a0ab0;
LS_000002af3d39fc50_0_24 .concat [ 1 1 1 1], L_000002af3d3a0ab0, L_000002af3d3a0ab0, L_000002af3d3a0ab0, L_000002af3d3a0ab0;
LS_000002af3d39fc50_0_28 .concat [ 1 1 1 1], L_000002af3d3a0ab0, L_000002af3d3a0ab0, L_000002af3d3a0ab0, L_000002af3d3a0ab0;
LS_000002af3d39fc50_1_0 .concat [ 4 4 4 4], LS_000002af3d39fc50_0_0, LS_000002af3d39fc50_0_4, LS_000002af3d39fc50_0_8, LS_000002af3d39fc50_0_12;
LS_000002af3d39fc50_1_4 .concat [ 4 4 4 4], LS_000002af3d39fc50_0_16, LS_000002af3d39fc50_0_20, LS_000002af3d39fc50_0_24, LS_000002af3d39fc50_0_28;
L_000002af3d39fc50 .concat [ 16 16 0 0], LS_000002af3d39fc50_1_0, LS_000002af3d39fc50_1_4;
L_000002af3d39f110 .part L_000002af3d3a1cd0, 0, 1;
LS_000002af3d3a0a10_0_0 .concat [ 1 1 1 1], L_000002af3d39f110, L_000002af3d39f110, L_000002af3d39f110, L_000002af3d39f110;
LS_000002af3d3a0a10_0_4 .concat [ 1 1 1 1], L_000002af3d39f110, L_000002af3d39f110, L_000002af3d39f110, L_000002af3d39f110;
LS_000002af3d3a0a10_0_8 .concat [ 1 1 1 1], L_000002af3d39f110, L_000002af3d39f110, L_000002af3d39f110, L_000002af3d39f110;
LS_000002af3d3a0a10_0_12 .concat [ 1 1 1 1], L_000002af3d39f110, L_000002af3d39f110, L_000002af3d39f110, L_000002af3d39f110;
LS_000002af3d3a0a10_0_16 .concat [ 1 1 1 1], L_000002af3d39f110, L_000002af3d39f110, L_000002af3d39f110, L_000002af3d39f110;
LS_000002af3d3a0a10_0_20 .concat [ 1 1 1 1], L_000002af3d39f110, L_000002af3d39f110, L_000002af3d39f110, L_000002af3d39f110;
LS_000002af3d3a0a10_0_24 .concat [ 1 1 1 1], L_000002af3d39f110, L_000002af3d39f110, L_000002af3d39f110, L_000002af3d39f110;
LS_000002af3d3a0a10_0_28 .concat [ 1 1 1 1], L_000002af3d39f110, L_000002af3d39f110, L_000002af3d39f110, L_000002af3d39f110;
LS_000002af3d3a0a10_1_0 .concat [ 4 4 4 4], LS_000002af3d3a0a10_0_0, LS_000002af3d3a0a10_0_4, LS_000002af3d3a0a10_0_8, LS_000002af3d3a0a10_0_12;
LS_000002af3d3a0a10_1_4 .concat [ 4 4 4 4], LS_000002af3d3a0a10_0_16, LS_000002af3d3a0a10_0_20, LS_000002af3d3a0a10_0_24, LS_000002af3d3a0a10_0_28;
L_000002af3d3a0a10 .concat [ 16 16 0 0], LS_000002af3d3a0a10_1_0, LS_000002af3d3a0a10_1_4;
S_000002af3d128230 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002af3d173300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002af3d3a46e0 .functor AND 32, L_000002af3d39fb10, L_000002af3d39fcf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002af3d368f10_0 .net "in1", 31 0, L_000002af3d39fb10;  1 drivers
v000002af3d368dd0_0 .net "in2", 31 0, L_000002af3d39fcf0;  1 drivers
v000002af3d367930_0 .net "out", 31 0, L_000002af3d3a46e0;  alias, 1 drivers
S_000002af3d1283c0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002af3d173300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002af3d3a40c0 .functor AND 32, L_000002af3d3a0290, L_000002af3d39f070, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002af3d367d90_0 .net "in1", 31 0, L_000002af3d3a0290;  1 drivers
v000002af3d367e30_0 .net "in2", 31 0, L_000002af3d39f070;  1 drivers
v000002af3d367ed0_0 .net "out", 31 0, L_000002af3d3a40c0;  alias, 1 drivers
S_000002af3d161570 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002af3d173300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002af3d3a4130 .functor AND 32, L_000002af3d3a0650, L_000002af3d39f610, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002af3d368290_0 .net "in1", 31 0, L_000002af3d3a0650;  1 drivers
v000002af3d3686f0_0 .net "in2", 31 0, L_000002af3d39f610;  1 drivers
v000002af3d367f70_0 .net "out", 31 0, L_000002af3d3a4130;  alias, 1 drivers
S_000002af3d369d50 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002af3d173300;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002af3d3a4de0 .functor AND 32, L_000002af3d39fc50, L_000002af3d3a0a10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002af3d368790_0 .net "in1", 31 0, L_000002af3d39fc50;  1 drivers
v000002af3d368a10_0 .net "in2", 31 0, L_000002af3d3a0a10;  1 drivers
v000002af3d368010_0 .net "out", 31 0, L_000002af3d3a4de0;  alias, 1 drivers
S_000002af3d369ee0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_000002af3d173170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002af3d2eaf50 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002af3d3a5f60 .functor NOT 1, L_000002af3d39edf0, C4<0>, C4<0>, C4<0>;
L_000002af3d3a5c50 .functor NOT 1, L_000002af3d3a0790, C4<0>, C4<0>, C4<0>;
L_000002af3d3a5d30 .functor NOT 1, L_000002af3d39f890, C4<0>, C4<0>, C4<0>;
L_000002af3d2e0620 .functor NOT 1, L_000002af3d39f9d0, C4<0>, C4<0>, C4<0>;
L_000002af3d40bbd0 .functor AND 32, L_000002af3d3a5da0, v000002af3d373d60_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002af3d40bd20 .functor AND 32, L_000002af3d3a5cc0, L_000002af3d40b0e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002af3d40bcb0 .functor OR 32, L_000002af3d40bbd0, L_000002af3d40bd20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002af3d40be00 .functor AND 32, L_000002af3d3a5e10, v000002af3d361620_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002af3d40bd90 .functor OR 32, L_000002af3d40bcb0, L_000002af3d40be00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002af3d40bb60 .functor AND 32, L_000002af3d40be70, L_000002af3d39eb70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002af3d40bc40 .functor OR 32, L_000002af3d40bd90, L_000002af3d40bb60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002af3d36ad20_0 .net *"_ivl_1", 0 0, L_000002af3d39edf0;  1 drivers
v000002af3d36bfe0_0 .net *"_ivl_13", 0 0, L_000002af3d39f890;  1 drivers
v000002af3d36c4e0_0 .net *"_ivl_14", 0 0, L_000002af3d3a5d30;  1 drivers
v000002af3d36b360_0 .net *"_ivl_19", 0 0, L_000002af3d39ed50;  1 drivers
v000002af3d36cee0_0 .net *"_ivl_2", 0 0, L_000002af3d3a5f60;  1 drivers
v000002af3d36ce40_0 .net *"_ivl_23", 0 0, L_000002af3d39efd0;  1 drivers
v000002af3d36afa0_0 .net *"_ivl_27", 0 0, L_000002af3d39f9d0;  1 drivers
v000002af3d36c120_0 .net *"_ivl_28", 0 0, L_000002af3d2e0620;  1 drivers
v000002af3d36d020_0 .net *"_ivl_33", 0 0, L_000002af3d39fd90;  1 drivers
v000002af3d36c580_0 .net *"_ivl_37", 0 0, L_000002af3d39fed0;  1 drivers
v000002af3d36c9e0_0 .net *"_ivl_40", 31 0, L_000002af3d40bbd0;  1 drivers
v000002af3d36c760_0 .net *"_ivl_42", 31 0, L_000002af3d40bd20;  1 drivers
v000002af3d36c800_0 .net *"_ivl_44", 31 0, L_000002af3d40bcb0;  1 drivers
v000002af3d36ba40_0 .net *"_ivl_46", 31 0, L_000002af3d40be00;  1 drivers
v000002af3d36c8a0_0 .net *"_ivl_48", 31 0, L_000002af3d40bd90;  1 drivers
v000002af3d36c940_0 .net *"_ivl_50", 31 0, L_000002af3d40bb60;  1 drivers
v000002af3d36b0e0_0 .net *"_ivl_7", 0 0, L_000002af3d3a0790;  1 drivers
v000002af3d36cf80_0 .net *"_ivl_8", 0 0, L_000002af3d3a5c50;  1 drivers
v000002af3d36b040_0 .net "ina", 31 0, v000002af3d373d60_0;  alias, 1 drivers
v000002af3d36a8c0_0 .net "inb", 31 0, L_000002af3d40b0e0;  alias, 1 drivers
v000002af3d36af00_0 .net "inc", 31 0, v000002af3d361620_0;  alias, 1 drivers
v000002af3d36c260_0 .net "ind", 31 0, L_000002af3d39eb70;  alias, 1 drivers
v000002af3d36c300_0 .net "out", 31 0, L_000002af3d40bc40;  alias, 1 drivers
v000002af3d36a960_0 .net "s0", 31 0, L_000002af3d3a5da0;  1 drivers
v000002af3d36aaa0_0 .net "s1", 31 0, L_000002af3d3a5cc0;  1 drivers
v000002af3d36ab40_0 .net "s2", 31 0, L_000002af3d3a5e10;  1 drivers
v000002af3d36b180_0 .net "s3", 31 0, L_000002af3d40be70;  1 drivers
v000002af3d36abe0_0 .net "sel", 1 0, L_000002af3d3a3df0;  alias, 1 drivers
L_000002af3d39edf0 .part L_000002af3d3a3df0, 1, 1;
LS_000002af3d3a0c90_0_0 .concat [ 1 1 1 1], L_000002af3d3a5f60, L_000002af3d3a5f60, L_000002af3d3a5f60, L_000002af3d3a5f60;
LS_000002af3d3a0c90_0_4 .concat [ 1 1 1 1], L_000002af3d3a5f60, L_000002af3d3a5f60, L_000002af3d3a5f60, L_000002af3d3a5f60;
LS_000002af3d3a0c90_0_8 .concat [ 1 1 1 1], L_000002af3d3a5f60, L_000002af3d3a5f60, L_000002af3d3a5f60, L_000002af3d3a5f60;
LS_000002af3d3a0c90_0_12 .concat [ 1 1 1 1], L_000002af3d3a5f60, L_000002af3d3a5f60, L_000002af3d3a5f60, L_000002af3d3a5f60;
LS_000002af3d3a0c90_0_16 .concat [ 1 1 1 1], L_000002af3d3a5f60, L_000002af3d3a5f60, L_000002af3d3a5f60, L_000002af3d3a5f60;
LS_000002af3d3a0c90_0_20 .concat [ 1 1 1 1], L_000002af3d3a5f60, L_000002af3d3a5f60, L_000002af3d3a5f60, L_000002af3d3a5f60;
LS_000002af3d3a0c90_0_24 .concat [ 1 1 1 1], L_000002af3d3a5f60, L_000002af3d3a5f60, L_000002af3d3a5f60, L_000002af3d3a5f60;
LS_000002af3d3a0c90_0_28 .concat [ 1 1 1 1], L_000002af3d3a5f60, L_000002af3d3a5f60, L_000002af3d3a5f60, L_000002af3d3a5f60;
LS_000002af3d3a0c90_1_0 .concat [ 4 4 4 4], LS_000002af3d3a0c90_0_0, LS_000002af3d3a0c90_0_4, LS_000002af3d3a0c90_0_8, LS_000002af3d3a0c90_0_12;
LS_000002af3d3a0c90_1_4 .concat [ 4 4 4 4], LS_000002af3d3a0c90_0_16, LS_000002af3d3a0c90_0_20, LS_000002af3d3a0c90_0_24, LS_000002af3d3a0c90_0_28;
L_000002af3d3a0c90 .concat [ 16 16 0 0], LS_000002af3d3a0c90_1_0, LS_000002af3d3a0c90_1_4;
L_000002af3d3a0790 .part L_000002af3d3a3df0, 0, 1;
LS_000002af3d39f7f0_0_0 .concat [ 1 1 1 1], L_000002af3d3a5c50, L_000002af3d3a5c50, L_000002af3d3a5c50, L_000002af3d3a5c50;
LS_000002af3d39f7f0_0_4 .concat [ 1 1 1 1], L_000002af3d3a5c50, L_000002af3d3a5c50, L_000002af3d3a5c50, L_000002af3d3a5c50;
LS_000002af3d39f7f0_0_8 .concat [ 1 1 1 1], L_000002af3d3a5c50, L_000002af3d3a5c50, L_000002af3d3a5c50, L_000002af3d3a5c50;
LS_000002af3d39f7f0_0_12 .concat [ 1 1 1 1], L_000002af3d3a5c50, L_000002af3d3a5c50, L_000002af3d3a5c50, L_000002af3d3a5c50;
LS_000002af3d39f7f0_0_16 .concat [ 1 1 1 1], L_000002af3d3a5c50, L_000002af3d3a5c50, L_000002af3d3a5c50, L_000002af3d3a5c50;
LS_000002af3d39f7f0_0_20 .concat [ 1 1 1 1], L_000002af3d3a5c50, L_000002af3d3a5c50, L_000002af3d3a5c50, L_000002af3d3a5c50;
LS_000002af3d39f7f0_0_24 .concat [ 1 1 1 1], L_000002af3d3a5c50, L_000002af3d3a5c50, L_000002af3d3a5c50, L_000002af3d3a5c50;
LS_000002af3d39f7f0_0_28 .concat [ 1 1 1 1], L_000002af3d3a5c50, L_000002af3d3a5c50, L_000002af3d3a5c50, L_000002af3d3a5c50;
LS_000002af3d39f7f0_1_0 .concat [ 4 4 4 4], LS_000002af3d39f7f0_0_0, LS_000002af3d39f7f0_0_4, LS_000002af3d39f7f0_0_8, LS_000002af3d39f7f0_0_12;
LS_000002af3d39f7f0_1_4 .concat [ 4 4 4 4], LS_000002af3d39f7f0_0_16, LS_000002af3d39f7f0_0_20, LS_000002af3d39f7f0_0_24, LS_000002af3d39f7f0_0_28;
L_000002af3d39f7f0 .concat [ 16 16 0 0], LS_000002af3d39f7f0_1_0, LS_000002af3d39f7f0_1_4;
L_000002af3d39f890 .part L_000002af3d3a3df0, 1, 1;
LS_000002af3d39fa70_0_0 .concat [ 1 1 1 1], L_000002af3d3a5d30, L_000002af3d3a5d30, L_000002af3d3a5d30, L_000002af3d3a5d30;
LS_000002af3d39fa70_0_4 .concat [ 1 1 1 1], L_000002af3d3a5d30, L_000002af3d3a5d30, L_000002af3d3a5d30, L_000002af3d3a5d30;
LS_000002af3d39fa70_0_8 .concat [ 1 1 1 1], L_000002af3d3a5d30, L_000002af3d3a5d30, L_000002af3d3a5d30, L_000002af3d3a5d30;
LS_000002af3d39fa70_0_12 .concat [ 1 1 1 1], L_000002af3d3a5d30, L_000002af3d3a5d30, L_000002af3d3a5d30, L_000002af3d3a5d30;
LS_000002af3d39fa70_0_16 .concat [ 1 1 1 1], L_000002af3d3a5d30, L_000002af3d3a5d30, L_000002af3d3a5d30, L_000002af3d3a5d30;
LS_000002af3d39fa70_0_20 .concat [ 1 1 1 1], L_000002af3d3a5d30, L_000002af3d3a5d30, L_000002af3d3a5d30, L_000002af3d3a5d30;
LS_000002af3d39fa70_0_24 .concat [ 1 1 1 1], L_000002af3d3a5d30, L_000002af3d3a5d30, L_000002af3d3a5d30, L_000002af3d3a5d30;
LS_000002af3d39fa70_0_28 .concat [ 1 1 1 1], L_000002af3d3a5d30, L_000002af3d3a5d30, L_000002af3d3a5d30, L_000002af3d3a5d30;
LS_000002af3d39fa70_1_0 .concat [ 4 4 4 4], LS_000002af3d39fa70_0_0, LS_000002af3d39fa70_0_4, LS_000002af3d39fa70_0_8, LS_000002af3d39fa70_0_12;
LS_000002af3d39fa70_1_4 .concat [ 4 4 4 4], LS_000002af3d39fa70_0_16, LS_000002af3d39fa70_0_20, LS_000002af3d39fa70_0_24, LS_000002af3d39fa70_0_28;
L_000002af3d39fa70 .concat [ 16 16 0 0], LS_000002af3d39fa70_1_0, LS_000002af3d39fa70_1_4;
L_000002af3d39ed50 .part L_000002af3d3a3df0, 0, 1;
LS_000002af3d3a0330_0_0 .concat [ 1 1 1 1], L_000002af3d39ed50, L_000002af3d39ed50, L_000002af3d39ed50, L_000002af3d39ed50;
LS_000002af3d3a0330_0_4 .concat [ 1 1 1 1], L_000002af3d39ed50, L_000002af3d39ed50, L_000002af3d39ed50, L_000002af3d39ed50;
LS_000002af3d3a0330_0_8 .concat [ 1 1 1 1], L_000002af3d39ed50, L_000002af3d39ed50, L_000002af3d39ed50, L_000002af3d39ed50;
LS_000002af3d3a0330_0_12 .concat [ 1 1 1 1], L_000002af3d39ed50, L_000002af3d39ed50, L_000002af3d39ed50, L_000002af3d39ed50;
LS_000002af3d3a0330_0_16 .concat [ 1 1 1 1], L_000002af3d39ed50, L_000002af3d39ed50, L_000002af3d39ed50, L_000002af3d39ed50;
LS_000002af3d3a0330_0_20 .concat [ 1 1 1 1], L_000002af3d39ed50, L_000002af3d39ed50, L_000002af3d39ed50, L_000002af3d39ed50;
LS_000002af3d3a0330_0_24 .concat [ 1 1 1 1], L_000002af3d39ed50, L_000002af3d39ed50, L_000002af3d39ed50, L_000002af3d39ed50;
LS_000002af3d3a0330_0_28 .concat [ 1 1 1 1], L_000002af3d39ed50, L_000002af3d39ed50, L_000002af3d39ed50, L_000002af3d39ed50;
LS_000002af3d3a0330_1_0 .concat [ 4 4 4 4], LS_000002af3d3a0330_0_0, LS_000002af3d3a0330_0_4, LS_000002af3d3a0330_0_8, LS_000002af3d3a0330_0_12;
LS_000002af3d3a0330_1_4 .concat [ 4 4 4 4], LS_000002af3d3a0330_0_16, LS_000002af3d3a0330_0_20, LS_000002af3d3a0330_0_24, LS_000002af3d3a0330_0_28;
L_000002af3d3a0330 .concat [ 16 16 0 0], LS_000002af3d3a0330_1_0, LS_000002af3d3a0330_1_4;
L_000002af3d39efd0 .part L_000002af3d3a3df0, 1, 1;
LS_000002af3d3a0dd0_0_0 .concat [ 1 1 1 1], L_000002af3d39efd0, L_000002af3d39efd0, L_000002af3d39efd0, L_000002af3d39efd0;
LS_000002af3d3a0dd0_0_4 .concat [ 1 1 1 1], L_000002af3d39efd0, L_000002af3d39efd0, L_000002af3d39efd0, L_000002af3d39efd0;
LS_000002af3d3a0dd0_0_8 .concat [ 1 1 1 1], L_000002af3d39efd0, L_000002af3d39efd0, L_000002af3d39efd0, L_000002af3d39efd0;
LS_000002af3d3a0dd0_0_12 .concat [ 1 1 1 1], L_000002af3d39efd0, L_000002af3d39efd0, L_000002af3d39efd0, L_000002af3d39efd0;
LS_000002af3d3a0dd0_0_16 .concat [ 1 1 1 1], L_000002af3d39efd0, L_000002af3d39efd0, L_000002af3d39efd0, L_000002af3d39efd0;
LS_000002af3d3a0dd0_0_20 .concat [ 1 1 1 1], L_000002af3d39efd0, L_000002af3d39efd0, L_000002af3d39efd0, L_000002af3d39efd0;
LS_000002af3d3a0dd0_0_24 .concat [ 1 1 1 1], L_000002af3d39efd0, L_000002af3d39efd0, L_000002af3d39efd0, L_000002af3d39efd0;
LS_000002af3d3a0dd0_0_28 .concat [ 1 1 1 1], L_000002af3d39efd0, L_000002af3d39efd0, L_000002af3d39efd0, L_000002af3d39efd0;
LS_000002af3d3a0dd0_1_0 .concat [ 4 4 4 4], LS_000002af3d3a0dd0_0_0, LS_000002af3d3a0dd0_0_4, LS_000002af3d3a0dd0_0_8, LS_000002af3d3a0dd0_0_12;
LS_000002af3d3a0dd0_1_4 .concat [ 4 4 4 4], LS_000002af3d3a0dd0_0_16, LS_000002af3d3a0dd0_0_20, LS_000002af3d3a0dd0_0_24, LS_000002af3d3a0dd0_0_28;
L_000002af3d3a0dd0 .concat [ 16 16 0 0], LS_000002af3d3a0dd0_1_0, LS_000002af3d3a0dd0_1_4;
L_000002af3d39f9d0 .part L_000002af3d3a3df0, 0, 1;
LS_000002af3d39ef30_0_0 .concat [ 1 1 1 1], L_000002af3d2e0620, L_000002af3d2e0620, L_000002af3d2e0620, L_000002af3d2e0620;
LS_000002af3d39ef30_0_4 .concat [ 1 1 1 1], L_000002af3d2e0620, L_000002af3d2e0620, L_000002af3d2e0620, L_000002af3d2e0620;
LS_000002af3d39ef30_0_8 .concat [ 1 1 1 1], L_000002af3d2e0620, L_000002af3d2e0620, L_000002af3d2e0620, L_000002af3d2e0620;
LS_000002af3d39ef30_0_12 .concat [ 1 1 1 1], L_000002af3d2e0620, L_000002af3d2e0620, L_000002af3d2e0620, L_000002af3d2e0620;
LS_000002af3d39ef30_0_16 .concat [ 1 1 1 1], L_000002af3d2e0620, L_000002af3d2e0620, L_000002af3d2e0620, L_000002af3d2e0620;
LS_000002af3d39ef30_0_20 .concat [ 1 1 1 1], L_000002af3d2e0620, L_000002af3d2e0620, L_000002af3d2e0620, L_000002af3d2e0620;
LS_000002af3d39ef30_0_24 .concat [ 1 1 1 1], L_000002af3d2e0620, L_000002af3d2e0620, L_000002af3d2e0620, L_000002af3d2e0620;
LS_000002af3d39ef30_0_28 .concat [ 1 1 1 1], L_000002af3d2e0620, L_000002af3d2e0620, L_000002af3d2e0620, L_000002af3d2e0620;
LS_000002af3d39ef30_1_0 .concat [ 4 4 4 4], LS_000002af3d39ef30_0_0, LS_000002af3d39ef30_0_4, LS_000002af3d39ef30_0_8, LS_000002af3d39ef30_0_12;
LS_000002af3d39ef30_1_4 .concat [ 4 4 4 4], LS_000002af3d39ef30_0_16, LS_000002af3d39ef30_0_20, LS_000002af3d39ef30_0_24, LS_000002af3d39ef30_0_28;
L_000002af3d39ef30 .concat [ 16 16 0 0], LS_000002af3d39ef30_1_0, LS_000002af3d39ef30_1_4;
L_000002af3d39fd90 .part L_000002af3d3a3df0, 1, 1;
LS_000002af3d39f1b0_0_0 .concat [ 1 1 1 1], L_000002af3d39fd90, L_000002af3d39fd90, L_000002af3d39fd90, L_000002af3d39fd90;
LS_000002af3d39f1b0_0_4 .concat [ 1 1 1 1], L_000002af3d39fd90, L_000002af3d39fd90, L_000002af3d39fd90, L_000002af3d39fd90;
LS_000002af3d39f1b0_0_8 .concat [ 1 1 1 1], L_000002af3d39fd90, L_000002af3d39fd90, L_000002af3d39fd90, L_000002af3d39fd90;
LS_000002af3d39f1b0_0_12 .concat [ 1 1 1 1], L_000002af3d39fd90, L_000002af3d39fd90, L_000002af3d39fd90, L_000002af3d39fd90;
LS_000002af3d39f1b0_0_16 .concat [ 1 1 1 1], L_000002af3d39fd90, L_000002af3d39fd90, L_000002af3d39fd90, L_000002af3d39fd90;
LS_000002af3d39f1b0_0_20 .concat [ 1 1 1 1], L_000002af3d39fd90, L_000002af3d39fd90, L_000002af3d39fd90, L_000002af3d39fd90;
LS_000002af3d39f1b0_0_24 .concat [ 1 1 1 1], L_000002af3d39fd90, L_000002af3d39fd90, L_000002af3d39fd90, L_000002af3d39fd90;
LS_000002af3d39f1b0_0_28 .concat [ 1 1 1 1], L_000002af3d39fd90, L_000002af3d39fd90, L_000002af3d39fd90, L_000002af3d39fd90;
LS_000002af3d39f1b0_1_0 .concat [ 4 4 4 4], LS_000002af3d39f1b0_0_0, LS_000002af3d39f1b0_0_4, LS_000002af3d39f1b0_0_8, LS_000002af3d39f1b0_0_12;
LS_000002af3d39f1b0_1_4 .concat [ 4 4 4 4], LS_000002af3d39f1b0_0_16, LS_000002af3d39f1b0_0_20, LS_000002af3d39f1b0_0_24, LS_000002af3d39f1b0_0_28;
L_000002af3d39f1b0 .concat [ 16 16 0 0], LS_000002af3d39f1b0_1_0, LS_000002af3d39f1b0_1_4;
L_000002af3d39fed0 .part L_000002af3d3a3df0, 0, 1;
LS_000002af3d39ff70_0_0 .concat [ 1 1 1 1], L_000002af3d39fed0, L_000002af3d39fed0, L_000002af3d39fed0, L_000002af3d39fed0;
LS_000002af3d39ff70_0_4 .concat [ 1 1 1 1], L_000002af3d39fed0, L_000002af3d39fed0, L_000002af3d39fed0, L_000002af3d39fed0;
LS_000002af3d39ff70_0_8 .concat [ 1 1 1 1], L_000002af3d39fed0, L_000002af3d39fed0, L_000002af3d39fed0, L_000002af3d39fed0;
LS_000002af3d39ff70_0_12 .concat [ 1 1 1 1], L_000002af3d39fed0, L_000002af3d39fed0, L_000002af3d39fed0, L_000002af3d39fed0;
LS_000002af3d39ff70_0_16 .concat [ 1 1 1 1], L_000002af3d39fed0, L_000002af3d39fed0, L_000002af3d39fed0, L_000002af3d39fed0;
LS_000002af3d39ff70_0_20 .concat [ 1 1 1 1], L_000002af3d39fed0, L_000002af3d39fed0, L_000002af3d39fed0, L_000002af3d39fed0;
LS_000002af3d39ff70_0_24 .concat [ 1 1 1 1], L_000002af3d39fed0, L_000002af3d39fed0, L_000002af3d39fed0, L_000002af3d39fed0;
LS_000002af3d39ff70_0_28 .concat [ 1 1 1 1], L_000002af3d39fed0, L_000002af3d39fed0, L_000002af3d39fed0, L_000002af3d39fed0;
LS_000002af3d39ff70_1_0 .concat [ 4 4 4 4], LS_000002af3d39ff70_0_0, LS_000002af3d39ff70_0_4, LS_000002af3d39ff70_0_8, LS_000002af3d39ff70_0_12;
LS_000002af3d39ff70_1_4 .concat [ 4 4 4 4], LS_000002af3d39ff70_0_16, LS_000002af3d39ff70_0_20, LS_000002af3d39ff70_0_24, LS_000002af3d39ff70_0_28;
L_000002af3d39ff70 .concat [ 16 16 0 0], LS_000002af3d39ff70_1_0, LS_000002af3d39ff70_1_4;
S_000002af3d36a520 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002af3d369ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002af3d3a5da0 .functor AND 32, L_000002af3d3a0c90, L_000002af3d39f7f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002af3d36b4a0_0 .net "in1", 31 0, L_000002af3d3a0c90;  1 drivers
v000002af3d36b540_0 .net "in2", 31 0, L_000002af3d39f7f0;  1 drivers
v000002af3d36bf40_0 .net "out", 31 0, L_000002af3d3a5da0;  alias, 1 drivers
S_000002af3d36a070 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002af3d369ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002af3d3a5cc0 .functor AND 32, L_000002af3d39fa70, L_000002af3d3a0330, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002af3d36b400_0 .net "in1", 31 0, L_000002af3d39fa70;  1 drivers
v000002af3d36b7c0_0 .net "in2", 31 0, L_000002af3d3a0330;  1 drivers
v000002af3d36b860_0 .net "out", 31 0, L_000002af3d3a5cc0;  alias, 1 drivers
S_000002af3d3698a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002af3d369ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002af3d3a5e10 .functor AND 32, L_000002af3d3a0dd0, L_000002af3d39ef30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002af3d36c440_0 .net "in1", 31 0, L_000002af3d3a0dd0;  1 drivers
v000002af3d36c1c0_0 .net "in2", 31 0, L_000002af3d39ef30;  1 drivers
v000002af3d36cc60_0 .net "out", 31 0, L_000002af3d3a5e10;  alias, 1 drivers
S_000002af3d36a390 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002af3d369ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002af3d40be70 .functor AND 32, L_000002af3d39f1b0, L_000002af3d39ff70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002af3d36cd00_0 .net "in1", 31 0, L_000002af3d39f1b0;  1 drivers
v000002af3d36b900_0 .net "in2", 31 0, L_000002af3d39ff70;  1 drivers
v000002af3d36bea0_0 .net "out", 31 0, L_000002af3d40be70;  alias, 1 drivers
S_000002af3d36a200 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_000002af3d173170;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000002af3d2eaf90 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_000002af3d40a740 .functor NOT 1, L_000002af3d39ea30, C4<0>, C4<0>, C4<0>;
L_000002af3d40b7e0 .functor NOT 1, L_000002af3d39f390, C4<0>, C4<0>, C4<0>;
L_000002af3d40a580 .functor NOT 1, L_000002af3d3a0010, C4<0>, C4<0>, C4<0>;
L_000002af3d40a350 .functor NOT 1, L_000002af3d3a0fb0, C4<0>, C4<0>, C4<0>;
L_000002af3d40ba80 .functor AND 32, L_000002af3d40ba10, v000002af3d373900_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002af3d40b540 .functor AND 32, L_000002af3d40b3f0, L_000002af3d40b0e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002af3d40b620 .functor OR 32, L_000002af3d40ba80, L_000002af3d40b540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002af3d40a2e0 .functor AND 32, L_000002af3d40a5f0, v000002af3d361620_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002af3d40aeb0 .functor OR 32, L_000002af3d40b620, L_000002af3d40a2e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002af3d40b380 .functor AND 32, L_000002af3d40a820, L_000002af3d39eb70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002af3d40a120 .functor OR 32, L_000002af3d40aeb0, L_000002af3d40b380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002af3d36e1a0_0 .net *"_ivl_1", 0 0, L_000002af3d39ea30;  1 drivers
v000002af3d36d3e0_0 .net *"_ivl_13", 0 0, L_000002af3d3a0010;  1 drivers
v000002af3d36e560_0 .net *"_ivl_14", 0 0, L_000002af3d40a580;  1 drivers
v000002af3d36d660_0 .net *"_ivl_19", 0 0, L_000002af3d39e990;  1 drivers
v000002af3d36dac0_0 .net *"_ivl_2", 0 0, L_000002af3d40a740;  1 drivers
v000002af3d36e600_0 .net *"_ivl_23", 0 0, L_000002af3d3a01f0;  1 drivers
v000002af3d36d2a0_0 .net *"_ivl_27", 0 0, L_000002af3d3a0fb0;  1 drivers
v000002af3d36e2e0_0 .net *"_ivl_28", 0 0, L_000002af3d40a350;  1 drivers
v000002af3d36e740_0 .net *"_ivl_33", 0 0, L_000002af3d3a08d0;  1 drivers
v000002af3d36dca0_0 .net *"_ivl_37", 0 0, L_000002af3d3a0b50;  1 drivers
v000002af3d36e380_0 .net *"_ivl_40", 31 0, L_000002af3d40ba80;  1 drivers
v000002af3d36db60_0 .net *"_ivl_42", 31 0, L_000002af3d40b540;  1 drivers
v000002af3d36d7a0_0 .net *"_ivl_44", 31 0, L_000002af3d40b620;  1 drivers
v000002af3d36e420_0 .net *"_ivl_46", 31 0, L_000002af3d40a2e0;  1 drivers
v000002af3d36d700_0 .net *"_ivl_48", 31 0, L_000002af3d40aeb0;  1 drivers
v000002af3d36d520_0 .net *"_ivl_50", 31 0, L_000002af3d40b380;  1 drivers
v000002af3d36d0c0_0 .net *"_ivl_7", 0 0, L_000002af3d39f390;  1 drivers
v000002af3d36e4c0_0 .net *"_ivl_8", 0 0, L_000002af3d40b7e0;  1 drivers
v000002af3d36df20_0 .net "ina", 31 0, v000002af3d373900_0;  alias, 1 drivers
v000002af3d36d980_0 .net "inb", 31 0, L_000002af3d40b0e0;  alias, 1 drivers
v000002af3d36d840_0 .net "inc", 31 0, v000002af3d361620_0;  alias, 1 drivers
v000002af3d36e240_0 .net "ind", 31 0, L_000002af3d39eb70;  alias, 1 drivers
v000002af3d36d480_0 .net "out", 31 0, L_000002af3d40a120;  alias, 1 drivers
v000002af3d36dde0_0 .net "s0", 31 0, L_000002af3d40ba10;  1 drivers
v000002af3d36d8e0_0 .net "s1", 31 0, L_000002af3d40b3f0;  1 drivers
v000002af3d36dc00_0 .net "s2", 31 0, L_000002af3d40a5f0;  1 drivers
v000002af3d373720_0 .net "s3", 31 0, L_000002af3d40a820;  1 drivers
v000002af3d374580_0 .net "sel", 1 0, L_000002af3d3a3a30;  alias, 1 drivers
L_000002af3d39ea30 .part L_000002af3d3a3a30, 1, 1;
LS_000002af3d39f570_0_0 .concat [ 1 1 1 1], L_000002af3d40a740, L_000002af3d40a740, L_000002af3d40a740, L_000002af3d40a740;
LS_000002af3d39f570_0_4 .concat [ 1 1 1 1], L_000002af3d40a740, L_000002af3d40a740, L_000002af3d40a740, L_000002af3d40a740;
LS_000002af3d39f570_0_8 .concat [ 1 1 1 1], L_000002af3d40a740, L_000002af3d40a740, L_000002af3d40a740, L_000002af3d40a740;
LS_000002af3d39f570_0_12 .concat [ 1 1 1 1], L_000002af3d40a740, L_000002af3d40a740, L_000002af3d40a740, L_000002af3d40a740;
LS_000002af3d39f570_0_16 .concat [ 1 1 1 1], L_000002af3d40a740, L_000002af3d40a740, L_000002af3d40a740, L_000002af3d40a740;
LS_000002af3d39f570_0_20 .concat [ 1 1 1 1], L_000002af3d40a740, L_000002af3d40a740, L_000002af3d40a740, L_000002af3d40a740;
LS_000002af3d39f570_0_24 .concat [ 1 1 1 1], L_000002af3d40a740, L_000002af3d40a740, L_000002af3d40a740, L_000002af3d40a740;
LS_000002af3d39f570_0_28 .concat [ 1 1 1 1], L_000002af3d40a740, L_000002af3d40a740, L_000002af3d40a740, L_000002af3d40a740;
LS_000002af3d39f570_1_0 .concat [ 4 4 4 4], LS_000002af3d39f570_0_0, LS_000002af3d39f570_0_4, LS_000002af3d39f570_0_8, LS_000002af3d39f570_0_12;
LS_000002af3d39f570_1_4 .concat [ 4 4 4 4], LS_000002af3d39f570_0_16, LS_000002af3d39f570_0_20, LS_000002af3d39f570_0_24, LS_000002af3d39f570_0_28;
L_000002af3d39f570 .concat [ 16 16 0 0], LS_000002af3d39f570_1_0, LS_000002af3d39f570_1_4;
L_000002af3d39f390 .part L_000002af3d3a3a30, 0, 1;
LS_000002af3d3a0970_0_0 .concat [ 1 1 1 1], L_000002af3d40b7e0, L_000002af3d40b7e0, L_000002af3d40b7e0, L_000002af3d40b7e0;
LS_000002af3d3a0970_0_4 .concat [ 1 1 1 1], L_000002af3d40b7e0, L_000002af3d40b7e0, L_000002af3d40b7e0, L_000002af3d40b7e0;
LS_000002af3d3a0970_0_8 .concat [ 1 1 1 1], L_000002af3d40b7e0, L_000002af3d40b7e0, L_000002af3d40b7e0, L_000002af3d40b7e0;
LS_000002af3d3a0970_0_12 .concat [ 1 1 1 1], L_000002af3d40b7e0, L_000002af3d40b7e0, L_000002af3d40b7e0, L_000002af3d40b7e0;
LS_000002af3d3a0970_0_16 .concat [ 1 1 1 1], L_000002af3d40b7e0, L_000002af3d40b7e0, L_000002af3d40b7e0, L_000002af3d40b7e0;
LS_000002af3d3a0970_0_20 .concat [ 1 1 1 1], L_000002af3d40b7e0, L_000002af3d40b7e0, L_000002af3d40b7e0, L_000002af3d40b7e0;
LS_000002af3d3a0970_0_24 .concat [ 1 1 1 1], L_000002af3d40b7e0, L_000002af3d40b7e0, L_000002af3d40b7e0, L_000002af3d40b7e0;
LS_000002af3d3a0970_0_28 .concat [ 1 1 1 1], L_000002af3d40b7e0, L_000002af3d40b7e0, L_000002af3d40b7e0, L_000002af3d40b7e0;
LS_000002af3d3a0970_1_0 .concat [ 4 4 4 4], LS_000002af3d3a0970_0_0, LS_000002af3d3a0970_0_4, LS_000002af3d3a0970_0_8, LS_000002af3d3a0970_0_12;
LS_000002af3d3a0970_1_4 .concat [ 4 4 4 4], LS_000002af3d3a0970_0_16, LS_000002af3d3a0970_0_20, LS_000002af3d3a0970_0_24, LS_000002af3d3a0970_0_28;
L_000002af3d3a0970 .concat [ 16 16 0 0], LS_000002af3d3a0970_1_0, LS_000002af3d3a0970_1_4;
L_000002af3d3a0010 .part L_000002af3d3a3a30, 1, 1;
LS_000002af3d3a00b0_0_0 .concat [ 1 1 1 1], L_000002af3d40a580, L_000002af3d40a580, L_000002af3d40a580, L_000002af3d40a580;
LS_000002af3d3a00b0_0_4 .concat [ 1 1 1 1], L_000002af3d40a580, L_000002af3d40a580, L_000002af3d40a580, L_000002af3d40a580;
LS_000002af3d3a00b0_0_8 .concat [ 1 1 1 1], L_000002af3d40a580, L_000002af3d40a580, L_000002af3d40a580, L_000002af3d40a580;
LS_000002af3d3a00b0_0_12 .concat [ 1 1 1 1], L_000002af3d40a580, L_000002af3d40a580, L_000002af3d40a580, L_000002af3d40a580;
LS_000002af3d3a00b0_0_16 .concat [ 1 1 1 1], L_000002af3d40a580, L_000002af3d40a580, L_000002af3d40a580, L_000002af3d40a580;
LS_000002af3d3a00b0_0_20 .concat [ 1 1 1 1], L_000002af3d40a580, L_000002af3d40a580, L_000002af3d40a580, L_000002af3d40a580;
LS_000002af3d3a00b0_0_24 .concat [ 1 1 1 1], L_000002af3d40a580, L_000002af3d40a580, L_000002af3d40a580, L_000002af3d40a580;
LS_000002af3d3a00b0_0_28 .concat [ 1 1 1 1], L_000002af3d40a580, L_000002af3d40a580, L_000002af3d40a580, L_000002af3d40a580;
LS_000002af3d3a00b0_1_0 .concat [ 4 4 4 4], LS_000002af3d3a00b0_0_0, LS_000002af3d3a00b0_0_4, LS_000002af3d3a00b0_0_8, LS_000002af3d3a00b0_0_12;
LS_000002af3d3a00b0_1_4 .concat [ 4 4 4 4], LS_000002af3d3a00b0_0_16, LS_000002af3d3a00b0_0_20, LS_000002af3d3a00b0_0_24, LS_000002af3d3a00b0_0_28;
L_000002af3d3a00b0 .concat [ 16 16 0 0], LS_000002af3d3a00b0_1_0, LS_000002af3d3a00b0_1_4;
L_000002af3d39e990 .part L_000002af3d3a3a30, 0, 1;
LS_000002af3d3a0150_0_0 .concat [ 1 1 1 1], L_000002af3d39e990, L_000002af3d39e990, L_000002af3d39e990, L_000002af3d39e990;
LS_000002af3d3a0150_0_4 .concat [ 1 1 1 1], L_000002af3d39e990, L_000002af3d39e990, L_000002af3d39e990, L_000002af3d39e990;
LS_000002af3d3a0150_0_8 .concat [ 1 1 1 1], L_000002af3d39e990, L_000002af3d39e990, L_000002af3d39e990, L_000002af3d39e990;
LS_000002af3d3a0150_0_12 .concat [ 1 1 1 1], L_000002af3d39e990, L_000002af3d39e990, L_000002af3d39e990, L_000002af3d39e990;
LS_000002af3d3a0150_0_16 .concat [ 1 1 1 1], L_000002af3d39e990, L_000002af3d39e990, L_000002af3d39e990, L_000002af3d39e990;
LS_000002af3d3a0150_0_20 .concat [ 1 1 1 1], L_000002af3d39e990, L_000002af3d39e990, L_000002af3d39e990, L_000002af3d39e990;
LS_000002af3d3a0150_0_24 .concat [ 1 1 1 1], L_000002af3d39e990, L_000002af3d39e990, L_000002af3d39e990, L_000002af3d39e990;
LS_000002af3d3a0150_0_28 .concat [ 1 1 1 1], L_000002af3d39e990, L_000002af3d39e990, L_000002af3d39e990, L_000002af3d39e990;
LS_000002af3d3a0150_1_0 .concat [ 4 4 4 4], LS_000002af3d3a0150_0_0, LS_000002af3d3a0150_0_4, LS_000002af3d3a0150_0_8, LS_000002af3d3a0150_0_12;
LS_000002af3d3a0150_1_4 .concat [ 4 4 4 4], LS_000002af3d3a0150_0_16, LS_000002af3d3a0150_0_20, LS_000002af3d3a0150_0_24, LS_000002af3d3a0150_0_28;
L_000002af3d3a0150 .concat [ 16 16 0 0], LS_000002af3d3a0150_1_0, LS_000002af3d3a0150_1_4;
L_000002af3d3a01f0 .part L_000002af3d3a3a30, 1, 1;
LS_000002af3d3a0470_0_0 .concat [ 1 1 1 1], L_000002af3d3a01f0, L_000002af3d3a01f0, L_000002af3d3a01f0, L_000002af3d3a01f0;
LS_000002af3d3a0470_0_4 .concat [ 1 1 1 1], L_000002af3d3a01f0, L_000002af3d3a01f0, L_000002af3d3a01f0, L_000002af3d3a01f0;
LS_000002af3d3a0470_0_8 .concat [ 1 1 1 1], L_000002af3d3a01f0, L_000002af3d3a01f0, L_000002af3d3a01f0, L_000002af3d3a01f0;
LS_000002af3d3a0470_0_12 .concat [ 1 1 1 1], L_000002af3d3a01f0, L_000002af3d3a01f0, L_000002af3d3a01f0, L_000002af3d3a01f0;
LS_000002af3d3a0470_0_16 .concat [ 1 1 1 1], L_000002af3d3a01f0, L_000002af3d3a01f0, L_000002af3d3a01f0, L_000002af3d3a01f0;
LS_000002af3d3a0470_0_20 .concat [ 1 1 1 1], L_000002af3d3a01f0, L_000002af3d3a01f0, L_000002af3d3a01f0, L_000002af3d3a01f0;
LS_000002af3d3a0470_0_24 .concat [ 1 1 1 1], L_000002af3d3a01f0, L_000002af3d3a01f0, L_000002af3d3a01f0, L_000002af3d3a01f0;
LS_000002af3d3a0470_0_28 .concat [ 1 1 1 1], L_000002af3d3a01f0, L_000002af3d3a01f0, L_000002af3d3a01f0, L_000002af3d3a01f0;
LS_000002af3d3a0470_1_0 .concat [ 4 4 4 4], LS_000002af3d3a0470_0_0, LS_000002af3d3a0470_0_4, LS_000002af3d3a0470_0_8, LS_000002af3d3a0470_0_12;
LS_000002af3d3a0470_1_4 .concat [ 4 4 4 4], LS_000002af3d3a0470_0_16, LS_000002af3d3a0470_0_20, LS_000002af3d3a0470_0_24, LS_000002af3d3a0470_0_28;
L_000002af3d3a0470 .concat [ 16 16 0 0], LS_000002af3d3a0470_1_0, LS_000002af3d3a0470_1_4;
L_000002af3d3a0fb0 .part L_000002af3d3a3a30, 0, 1;
LS_000002af3d39f250_0_0 .concat [ 1 1 1 1], L_000002af3d40a350, L_000002af3d40a350, L_000002af3d40a350, L_000002af3d40a350;
LS_000002af3d39f250_0_4 .concat [ 1 1 1 1], L_000002af3d40a350, L_000002af3d40a350, L_000002af3d40a350, L_000002af3d40a350;
LS_000002af3d39f250_0_8 .concat [ 1 1 1 1], L_000002af3d40a350, L_000002af3d40a350, L_000002af3d40a350, L_000002af3d40a350;
LS_000002af3d39f250_0_12 .concat [ 1 1 1 1], L_000002af3d40a350, L_000002af3d40a350, L_000002af3d40a350, L_000002af3d40a350;
LS_000002af3d39f250_0_16 .concat [ 1 1 1 1], L_000002af3d40a350, L_000002af3d40a350, L_000002af3d40a350, L_000002af3d40a350;
LS_000002af3d39f250_0_20 .concat [ 1 1 1 1], L_000002af3d40a350, L_000002af3d40a350, L_000002af3d40a350, L_000002af3d40a350;
LS_000002af3d39f250_0_24 .concat [ 1 1 1 1], L_000002af3d40a350, L_000002af3d40a350, L_000002af3d40a350, L_000002af3d40a350;
LS_000002af3d39f250_0_28 .concat [ 1 1 1 1], L_000002af3d40a350, L_000002af3d40a350, L_000002af3d40a350, L_000002af3d40a350;
LS_000002af3d39f250_1_0 .concat [ 4 4 4 4], LS_000002af3d39f250_0_0, LS_000002af3d39f250_0_4, LS_000002af3d39f250_0_8, LS_000002af3d39f250_0_12;
LS_000002af3d39f250_1_4 .concat [ 4 4 4 4], LS_000002af3d39f250_0_16, LS_000002af3d39f250_0_20, LS_000002af3d39f250_0_24, LS_000002af3d39f250_0_28;
L_000002af3d39f250 .concat [ 16 16 0 0], LS_000002af3d39f250_1_0, LS_000002af3d39f250_1_4;
L_000002af3d3a08d0 .part L_000002af3d3a3a30, 1, 1;
LS_000002af3d39f2f0_0_0 .concat [ 1 1 1 1], L_000002af3d3a08d0, L_000002af3d3a08d0, L_000002af3d3a08d0, L_000002af3d3a08d0;
LS_000002af3d39f2f0_0_4 .concat [ 1 1 1 1], L_000002af3d3a08d0, L_000002af3d3a08d0, L_000002af3d3a08d0, L_000002af3d3a08d0;
LS_000002af3d39f2f0_0_8 .concat [ 1 1 1 1], L_000002af3d3a08d0, L_000002af3d3a08d0, L_000002af3d3a08d0, L_000002af3d3a08d0;
LS_000002af3d39f2f0_0_12 .concat [ 1 1 1 1], L_000002af3d3a08d0, L_000002af3d3a08d0, L_000002af3d3a08d0, L_000002af3d3a08d0;
LS_000002af3d39f2f0_0_16 .concat [ 1 1 1 1], L_000002af3d3a08d0, L_000002af3d3a08d0, L_000002af3d3a08d0, L_000002af3d3a08d0;
LS_000002af3d39f2f0_0_20 .concat [ 1 1 1 1], L_000002af3d3a08d0, L_000002af3d3a08d0, L_000002af3d3a08d0, L_000002af3d3a08d0;
LS_000002af3d39f2f0_0_24 .concat [ 1 1 1 1], L_000002af3d3a08d0, L_000002af3d3a08d0, L_000002af3d3a08d0, L_000002af3d3a08d0;
LS_000002af3d39f2f0_0_28 .concat [ 1 1 1 1], L_000002af3d3a08d0, L_000002af3d3a08d0, L_000002af3d3a08d0, L_000002af3d3a08d0;
LS_000002af3d39f2f0_1_0 .concat [ 4 4 4 4], LS_000002af3d39f2f0_0_0, LS_000002af3d39f2f0_0_4, LS_000002af3d39f2f0_0_8, LS_000002af3d39f2f0_0_12;
LS_000002af3d39f2f0_1_4 .concat [ 4 4 4 4], LS_000002af3d39f2f0_0_16, LS_000002af3d39f2f0_0_20, LS_000002af3d39f2f0_0_24, LS_000002af3d39f2f0_0_28;
L_000002af3d39f2f0 .concat [ 16 16 0 0], LS_000002af3d39f2f0_1_0, LS_000002af3d39f2f0_1_4;
L_000002af3d3a0b50 .part L_000002af3d3a3a30, 0, 1;
LS_000002af3d3a0bf0_0_0 .concat [ 1 1 1 1], L_000002af3d3a0b50, L_000002af3d3a0b50, L_000002af3d3a0b50, L_000002af3d3a0b50;
LS_000002af3d3a0bf0_0_4 .concat [ 1 1 1 1], L_000002af3d3a0b50, L_000002af3d3a0b50, L_000002af3d3a0b50, L_000002af3d3a0b50;
LS_000002af3d3a0bf0_0_8 .concat [ 1 1 1 1], L_000002af3d3a0b50, L_000002af3d3a0b50, L_000002af3d3a0b50, L_000002af3d3a0b50;
LS_000002af3d3a0bf0_0_12 .concat [ 1 1 1 1], L_000002af3d3a0b50, L_000002af3d3a0b50, L_000002af3d3a0b50, L_000002af3d3a0b50;
LS_000002af3d3a0bf0_0_16 .concat [ 1 1 1 1], L_000002af3d3a0b50, L_000002af3d3a0b50, L_000002af3d3a0b50, L_000002af3d3a0b50;
LS_000002af3d3a0bf0_0_20 .concat [ 1 1 1 1], L_000002af3d3a0b50, L_000002af3d3a0b50, L_000002af3d3a0b50, L_000002af3d3a0b50;
LS_000002af3d3a0bf0_0_24 .concat [ 1 1 1 1], L_000002af3d3a0b50, L_000002af3d3a0b50, L_000002af3d3a0b50, L_000002af3d3a0b50;
LS_000002af3d3a0bf0_0_28 .concat [ 1 1 1 1], L_000002af3d3a0b50, L_000002af3d3a0b50, L_000002af3d3a0b50, L_000002af3d3a0b50;
LS_000002af3d3a0bf0_1_0 .concat [ 4 4 4 4], LS_000002af3d3a0bf0_0_0, LS_000002af3d3a0bf0_0_4, LS_000002af3d3a0bf0_0_8, LS_000002af3d3a0bf0_0_12;
LS_000002af3d3a0bf0_1_4 .concat [ 4 4 4 4], LS_000002af3d3a0bf0_0_16, LS_000002af3d3a0bf0_0_20, LS_000002af3d3a0bf0_0_24, LS_000002af3d3a0bf0_0_28;
L_000002af3d3a0bf0 .concat [ 16 16 0 0], LS_000002af3d3a0bf0_1_0, LS_000002af3d3a0bf0_1_4;
S_000002af3d36a6b0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_000002af3d36a200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002af3d40ba10 .functor AND 32, L_000002af3d39f570, L_000002af3d3a0970, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002af3d36b2c0_0 .net "in1", 31 0, L_000002af3d39f570;  1 drivers
v000002af3d36e060_0 .net "in2", 31 0, L_000002af3d3a0970;  1 drivers
v000002af3d36d5c0_0 .net "out", 31 0, L_000002af3d40ba10;  alias, 1 drivers
S_000002af3d369a30 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_000002af3d36a200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002af3d40b3f0 .functor AND 32, L_000002af3d3a00b0, L_000002af3d3a0150, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002af3d36d200_0 .net "in1", 31 0, L_000002af3d3a00b0;  1 drivers
v000002af3d36d160_0 .net "in2", 31 0, L_000002af3d3a0150;  1 drivers
v000002af3d36e6a0_0 .net "out", 31 0, L_000002af3d40b3f0;  alias, 1 drivers
S_000002af3d369bc0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_000002af3d36a200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002af3d40a5f0 .functor AND 32, L_000002af3d3a0470, L_000002af3d39f250, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002af3d36de80_0 .net "in1", 31 0, L_000002af3d3a0470;  1 drivers
v000002af3d36dd40_0 .net "in2", 31 0, L_000002af3d39f250;  1 drivers
v000002af3d36e100_0 .net "out", 31 0, L_000002af3d40a5f0;  alias, 1 drivers
S_000002af3d36ea50 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_000002af3d36a200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_000002af3d40a820 .functor AND 32, L_000002af3d39f2f0, L_000002af3d3a0bf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000002af3d36d340_0 .net "in1", 31 0, L_000002af3d39f2f0;  1 drivers
v000002af3d36dfc0_0 .net "in2", 31 0, L_000002af3d3a0bf0;  1 drivers
v000002af3d36da20_0 .net "out", 31 0, L_000002af3d40a820;  alias, 1 drivers
S_000002af3d36f540 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_000002af3d139f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_000002af3d374890 .param/l "add" 0 9 6, C4<000000100000>;
P_000002af3d3748c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002af3d374900 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002af3d374938 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002af3d374970 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002af3d3749a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002af3d3749e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002af3d374a18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002af3d374a50 .param/l "j" 0 9 19, C4<000010000000>;
P_000002af3d374a88 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002af3d374ac0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002af3d374af8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002af3d374b30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002af3d374b68 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002af3d374ba0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002af3d374bd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002af3d374c10 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002af3d374c48 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002af3d374c80 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002af3d374cb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002af3d374cf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002af3d374d28 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002af3d374d60 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002af3d374d98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002af3d374dd0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002af3d3746c0_0 .var "EX1_PC", 31 0;
v000002af3d373360_0 .var "EX1_PFC", 31 0;
v000002af3d373d60_0 .var "EX1_forward_to_B", 31 0;
v000002af3d3734a0_0 .var "EX1_is_beq", 0 0;
v000002af3d374760_0 .var "EX1_is_bne", 0 0;
v000002af3d374260_0 .var "EX1_is_jal", 0 0;
v000002af3d373400_0 .var "EX1_is_jr", 0 0;
v000002af3d373180_0 .var "EX1_is_oper2_immed", 0 0;
v000002af3d374300_0 .var "EX1_memread", 0 0;
v000002af3d3735e0_0 .var "EX1_memwrite", 0 0;
v000002af3d373c20_0 .var "EX1_opcode", 11 0;
v000002af3d373cc0_0 .var "EX1_predicted", 0 0;
v000002af3d373220_0 .var "EX1_rd_ind", 4 0;
v000002af3d3743a0_0 .var "EX1_rd_indzero", 0 0;
v000002af3d373860_0 .var "EX1_regwrite", 0 0;
v000002af3d373680_0 .var "EX1_rs1", 31 0;
v000002af3d3732c0_0 .var "EX1_rs1_ind", 4 0;
v000002af3d373900_0 .var "EX1_rs2", 31 0;
v000002af3d3737c0_0 .var "EX1_rs2_ind", 4 0;
v000002af3d371c40_0 .net "FLUSH", 0 0, v000002af3d37ad50_0;  alias, 1 drivers
v000002af3d372f00_0 .net "ID_PC", 31 0, v000002af3d379590_0;  alias, 1 drivers
v000002af3d3711a0_0 .net "ID_PFC_to_EX", 31 0, L_000002af3d39c370;  alias, 1 drivers
v000002af3d3712e0_0 .net "ID_forward_to_B", 31 0, L_000002af3d39c730;  alias, 1 drivers
v000002af3d371f60_0 .net "ID_is_beq", 0 0, L_000002af3d39d630;  alias, 1 drivers
v000002af3d371600_0 .net "ID_is_bne", 0 0, L_000002af3d39c0f0;  alias, 1 drivers
v000002af3d373040_0 .net "ID_is_jal", 0 0, L_000002af3d39e170;  alias, 1 drivers
v000002af3d371ec0_0 .net "ID_is_jr", 0 0, L_000002af3d39d130;  alias, 1 drivers
v000002af3d3723c0_0 .net "ID_is_oper2_immed", 0 0, L_000002af3d3a58d0;  alias, 1 drivers
v000002af3d3716a0_0 .net "ID_memread", 0 0, L_000002af3d39d450;  alias, 1 drivers
v000002af3d371240_0 .net "ID_memwrite", 0 0, L_000002af3d39ca50;  alias, 1 drivers
v000002af3d372640_0 .net "ID_opcode", 11 0, v000002af3d38a0e0_0;  alias, 1 drivers
v000002af3d372500_0 .net "ID_predicted", 0 0, v000002af3d37be30_0;  alias, 1 drivers
v000002af3d371880_0 .net "ID_rd_ind", 4 0, v000002af3d38a2c0_0;  alias, 1 drivers
v000002af3d372280_0 .net "ID_rd_indzero", 0 0, L_000002af3d39d4f0;  1 drivers
v000002af3d372000_0 .net "ID_regwrite", 0 0, L_000002af3d39e5d0;  alias, 1 drivers
v000002af3d372960_0 .net "ID_rs1", 31 0, v000002af3d375d50_0;  alias, 1 drivers
v000002af3d371100_0 .net "ID_rs1_ind", 4 0, v000002af3d38b4e0_0;  alias, 1 drivers
v000002af3d3725a0_0 .net "ID_rs2", 31 0, v000002af3d375e90_0;  alias, 1 drivers
v000002af3d371740_0 .net "ID_rs2_ind", 4 0, v000002af3d38bbc0_0;  alias, 1 drivers
v000002af3d370e80_0 .net "clk", 0 0, L_000002af3d3a4d70;  1 drivers
v000002af3d372aa0_0 .net "rst", 0 0, v000002af3d3a1a50_0;  alias, 1 drivers
E_000002af3d2ec410 .event posedge, v000002af3d362020_0, v000002af3d370e80_0;
S_000002af3d370670 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_000002af3d139f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_000002af3d374e10 .param/l "add" 0 9 6, C4<000000100000>;
P_000002af3d374e48 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002af3d374e80 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002af3d374eb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002af3d374ef0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002af3d374f28 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002af3d374f60 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002af3d374f98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002af3d374fd0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002af3d375008 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002af3d375040 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002af3d375078 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002af3d3750b0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002af3d3750e8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002af3d375120 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002af3d375158 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002af3d375190 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002af3d3751c8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002af3d375200 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002af3d375238 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002af3d375270 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002af3d3752a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002af3d3752e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002af3d375318 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002af3d375350 .param/l "xori" 0 9 12, C4<001110000000>;
v000002af3d372c80_0 .net "EX1_ALU_OPER1", 31 0, L_000002af3d3a5ef0;  alias, 1 drivers
v000002af3d372320_0 .net "EX1_ALU_OPER2", 31 0, L_000002af3d40bc40;  alias, 1 drivers
v000002af3d372a00_0 .net "EX1_PC", 31 0, v000002af3d3746c0_0;  alias, 1 drivers
v000002af3d371420_0 .net "EX1_PFC_to_IF", 31 0, L_000002af3d3a0510;  alias, 1 drivers
v000002af3d3717e0_0 .net "EX1_forward_to_B", 31 0, v000002af3d373d60_0;  alias, 1 drivers
v000002af3d371060_0 .net "EX1_is_beq", 0 0, v000002af3d3734a0_0;  alias, 1 drivers
v000002af3d371920_0 .net "EX1_is_bne", 0 0, v000002af3d374760_0;  alias, 1 drivers
v000002af3d372b40_0 .net "EX1_is_jal", 0 0, v000002af3d374260_0;  alias, 1 drivers
v000002af3d3719c0_0 .net "EX1_is_jr", 0 0, v000002af3d373400_0;  alias, 1 drivers
v000002af3d3714c0_0 .net "EX1_is_oper2_immed", 0 0, v000002af3d373180_0;  alias, 1 drivers
v000002af3d3726e0_0 .net "EX1_memread", 0 0, v000002af3d374300_0;  alias, 1 drivers
v000002af3d371d80_0 .net "EX1_memwrite", 0 0, v000002af3d3735e0_0;  alias, 1 drivers
v000002af3d372460_0 .net "EX1_opcode", 11 0, v000002af3d373c20_0;  alias, 1 drivers
v000002af3d371a60_0 .net "EX1_predicted", 0 0, v000002af3d373cc0_0;  alias, 1 drivers
v000002af3d372780_0 .net "EX1_rd_ind", 4 0, v000002af3d373220_0;  alias, 1 drivers
v000002af3d372be0_0 .net "EX1_rd_indzero", 0 0, v000002af3d3743a0_0;  alias, 1 drivers
v000002af3d372d20_0 .net "EX1_regwrite", 0 0, v000002af3d373860_0;  alias, 1 drivers
v000002af3d371ba0_0 .net "EX1_rs1", 31 0, v000002af3d373680_0;  alias, 1 drivers
v000002af3d371e20_0 .net "EX1_rs1_ind", 4 0, v000002af3d3732c0_0;  alias, 1 drivers
v000002af3d370ca0_0 .net "EX1_rs2_ind", 4 0, v000002af3d3737c0_0;  alias, 1 drivers
v000002af3d371b00_0 .net "EX1_rs2_out", 31 0, L_000002af3d40a120;  alias, 1 drivers
v000002af3d3708e0_0 .var "EX2_ALU_OPER1", 31 0;
v000002af3d370ac0_0 .var "EX2_ALU_OPER2", 31 0;
v000002af3d371380_0 .var "EX2_PC", 31 0;
v000002af3d372fa0_0 .var "EX2_PFC_to_IF", 31 0;
v000002af3d371560_0 .var "EX2_forward_to_B", 31 0;
v000002af3d371ce0_0 .var "EX2_is_beq", 0 0;
v000002af3d3720a0_0 .var "EX2_is_bne", 0 0;
v000002af3d372140_0 .var "EX2_is_jal", 0 0;
v000002af3d372dc0_0 .var "EX2_is_jr", 0 0;
v000002af3d372e60_0 .var "EX2_is_oper2_immed", 0 0;
v000002af3d370f20_0 .var "EX2_memread", 0 0;
v000002af3d3721e0_0 .var "EX2_memwrite", 0 0;
v000002af3d370980_0 .var "EX2_opcode", 11 0;
v000002af3d372820_0 .var "EX2_predicted", 0 0;
v000002af3d3728c0_0 .var "EX2_rd_ind", 4 0;
v000002af3d370a20_0 .var "EX2_rd_indzero", 0 0;
v000002af3d370b60_0 .var "EX2_regwrite", 0 0;
v000002af3d370c00_0 .var "EX2_rs1", 31 0;
v000002af3d370d40_0 .var "EX2_rs1_ind", 4 0;
v000002af3d370de0_0 .var "EX2_rs2_ind", 4 0;
v000002af3d370fc0_0 .var "EX2_rs2_out", 31 0;
v000002af3d37bed0_0 .net "FLUSH", 0 0, v000002af3d37adf0_0;  alias, 1 drivers
v000002af3d37c650_0 .net "clk", 0 0, L_000002af3d40a4a0;  1 drivers
v000002af3d37c330_0 .net "rst", 0 0, v000002af3d3a1a50_0;  alias, 1 drivers
E_000002af3d2ec590 .event posedge, v000002af3d362020_0, v000002af3d37c650_0;
S_000002af3d36f090 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_000002af3d139f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_000002af3d37d3a0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002af3d37d3d8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002af3d37d410 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002af3d37d448 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002af3d37d480 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002af3d37d4b8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002af3d37d4f0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002af3d37d528 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002af3d37d560 .param/l "j" 0 9 19, C4<000010000000>;
P_000002af3d37d598 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002af3d37d5d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002af3d37d608 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002af3d37d640 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002af3d37d678 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002af3d37d6b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002af3d37d6e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002af3d37d720 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002af3d37d758 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002af3d37d790 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002af3d37d7c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002af3d37d800 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002af3d37d838 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002af3d37d870 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002af3d37d8a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002af3d37d8e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002af3d3a5080 .functor OR 1, L_000002af3d39d630, L_000002af3d39c0f0, C4<0>, C4<0>;
L_000002af3d3a5a20 .functor AND 1, L_000002af3d3a5080, L_000002af3d3a5710, C4<1>, C4<1>;
L_000002af3d3a4980 .functor OR 1, L_000002af3d39d630, L_000002af3d39c0f0, C4<0>, C4<0>;
L_000002af3d3a52b0 .functor AND 1, L_000002af3d3a4980, L_000002af3d3a5710, C4<1>, C4<1>;
L_000002af3d3a5780 .functor OR 1, L_000002af3d39d630, L_000002af3d39c0f0, C4<0>, C4<0>;
L_000002af3d3a5400 .functor AND 1, L_000002af3d3a5780, v000002af3d37be30_0, C4<1>, C4<1>;
v000002af3d378730_0 .net "EX1_memread", 0 0, v000002af3d374300_0;  alias, 1 drivers
v000002af3d379630_0 .net "EX1_opcode", 11 0, v000002af3d373c20_0;  alias, 1 drivers
v000002af3d378910_0 .net "EX1_rd_ind", 4 0, v000002af3d373220_0;  alias, 1 drivers
v000002af3d3789b0_0 .net "EX1_rd_indzero", 0 0, v000002af3d3743a0_0;  alias, 1 drivers
v000002af3d379a90_0 .net "EX2_memread", 0 0, v000002af3d370f20_0;  alias, 1 drivers
v000002af3d378f50_0 .net "EX2_opcode", 11 0, v000002af3d370980_0;  alias, 1 drivers
v000002af3d378050_0 .net "EX2_rd_ind", 4 0, v000002af3d3728c0_0;  alias, 1 drivers
v000002af3d3787d0_0 .net "EX2_rd_indzero", 0 0, v000002af3d370a20_0;  alias, 1 drivers
v000002af3d3799f0_0 .net "ID_EX1_flush", 0 0, v000002af3d37ad50_0;  alias, 1 drivers
v000002af3d37a170_0 .net "ID_EX2_flush", 0 0, v000002af3d37adf0_0;  alias, 1 drivers
v000002af3d379d10_0 .net "ID_is_beq", 0 0, L_000002af3d39d630;  alias, 1 drivers
v000002af3d378a50_0 .net "ID_is_bne", 0 0, L_000002af3d39c0f0;  alias, 1 drivers
v000002af3d379810_0 .net "ID_is_j", 0 0, L_000002af3d39e030;  alias, 1 drivers
v000002af3d378690_0 .net "ID_is_jal", 0 0, L_000002af3d39e170;  alias, 1 drivers
v000002af3d379b30_0 .net "ID_is_jr", 0 0, L_000002af3d39d130;  alias, 1 drivers
v000002af3d379e50_0 .net "ID_opcode", 11 0, v000002af3d38a0e0_0;  alias, 1 drivers
v000002af3d379310_0 .net "ID_rs1_ind", 4 0, v000002af3d38b4e0_0;  alias, 1 drivers
v000002af3d379770_0 .net "ID_rs2_ind", 4 0, v000002af3d38bbc0_0;  alias, 1 drivers
v000002af3d379130_0 .net "IF_ID_flush", 0 0, v000002af3d37cfb0_0;  alias, 1 drivers
v000002af3d379ef0_0 .net "IF_ID_write", 0 0, v000002af3d37d2d0_0;  alias, 1 drivers
v000002af3d3780f0_0 .net "PC_src", 2 0, L_000002af3d39caf0;  alias, 1 drivers
v000002af3d379db0_0 .net "PFC_to_EX", 31 0, L_000002af3d39c370;  alias, 1 drivers
v000002af3d378e10_0 .net "PFC_to_IF", 31 0, L_000002af3d39cff0;  alias, 1 drivers
v000002af3d378eb0_0 .net "WB_rd_ind", 4 0, v000002af3d38cc00_0;  alias, 1 drivers
v000002af3d378550_0 .net "Wrong_prediction", 0 0, L_000002af3d40a9e0;  alias, 1 drivers
v000002af3d377fb0_0 .net *"_ivl_11", 0 0, L_000002af3d3a52b0;  1 drivers
v000002af3d378ff0_0 .net *"_ivl_13", 9 0, L_000002af3d39e0d0;  1 drivers
v000002af3d379f90_0 .net *"_ivl_15", 9 0, L_000002af3d39da90;  1 drivers
v000002af3d3796d0_0 .net *"_ivl_16", 9 0, L_000002af3d39c7d0;  1 drivers
v000002af3d3784b0_0 .net *"_ivl_19", 9 0, L_000002af3d39d810;  1 drivers
v000002af3d379bd0_0 .net *"_ivl_20", 9 0, L_000002af3d39cb90;  1 drivers
v000002af3d3793b0_0 .net *"_ivl_25", 0 0, L_000002af3d3a5780;  1 drivers
v000002af3d37a030_0 .net *"_ivl_27", 0 0, L_000002af3d3a5400;  1 drivers
v000002af3d3785f0_0 .net *"_ivl_29", 9 0, L_000002af3d39e2b0;  1 drivers
v000002af3d379270_0 .net *"_ivl_3", 0 0, L_000002af3d3a5080;  1 drivers
L_000002af3d3c01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v000002af3d378af0_0 .net/2u *"_ivl_30", 9 0, L_000002af3d3c01f0;  1 drivers
v000002af3d37a0d0_0 .net *"_ivl_32", 9 0, L_000002af3d39d9f0;  1 drivers
v000002af3d3798b0_0 .net *"_ivl_35", 9 0, L_000002af3d39e350;  1 drivers
v000002af3d37a210_0 .net *"_ivl_37", 9 0, L_000002af3d39c2d0;  1 drivers
v000002af3d379950_0 .net *"_ivl_38", 9 0, L_000002af3d39d270;  1 drivers
v000002af3d379c70_0 .net *"_ivl_40", 9 0, L_000002af3d39d310;  1 drivers
L_000002af3d3c0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002af3d378870_0 .net/2s *"_ivl_45", 21 0, L_000002af3d3c0238;  1 drivers
L_000002af3d3c0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002af3d37a2b0_0 .net/2s *"_ivl_50", 21 0, L_000002af3d3c0280;  1 drivers
v000002af3d37a350_0 .net *"_ivl_9", 0 0, L_000002af3d3a4980;  1 drivers
v000002af3d377bf0_0 .net "clk", 0 0, L_000002af3d2e07e0;  alias, 1 drivers
v000002af3d378410_0 .net "forward_to_B", 31 0, L_000002af3d39c730;  alias, 1 drivers
v000002af3d378c30_0 .net "imm", 31 0, v000002af3d377290_0;  1 drivers
v000002af3d377c90_0 .net "inst", 31 0, v000002af3d3794f0_0;  alias, 1 drivers
v000002af3d378190_0 .net "is_branch_and_taken", 0 0, L_000002af3d3a5a20;  alias, 1 drivers
v000002af3d377d30_0 .net "is_oper2_immed", 0 0, L_000002af3d3a58d0;  alias, 1 drivers
v000002af3d378230_0 .net "mem_read", 0 0, L_000002af3d39d450;  alias, 1 drivers
v000002af3d378370_0 .net "mem_write", 0 0, L_000002af3d39ca50;  alias, 1 drivers
v000002af3d377dd0_0 .net "pc", 31 0, v000002af3d379590_0;  alias, 1 drivers
v000002af3d377e70_0 .net "pc_write", 0 0, v000002af3d37d050_0;  alias, 1 drivers
v000002af3d379450_0 .net "predicted", 0 0, L_000002af3d3a5710;  1 drivers
v000002af3d378cd0_0 .net "predicted_to_EX", 0 0, v000002af3d37be30_0;  alias, 1 drivers
v000002af3d377f10_0 .net "reg_write", 0 0, L_000002af3d39e5d0;  alias, 1 drivers
v000002af3d3782d0_0 .net "reg_write_from_wb", 0 0, v000002af3d38c340_0;  alias, 1 drivers
v000002af3d378b90_0 .net "rs1", 31 0, v000002af3d375d50_0;  alias, 1 drivers
v000002af3d378d70_0 .net "rs2", 31 0, v000002af3d375e90_0;  alias, 1 drivers
v000002af3d379090_0 .net "rst", 0 0, v000002af3d3a1a50_0;  alias, 1 drivers
v000002af3d3791d0_0 .net "wr_reg_data", 31 0, L_000002af3d40b0e0;  alias, 1 drivers
L_000002af3d39c730 .functor MUXZ 32, v000002af3d375e90_0, v000002af3d377290_0, L_000002af3d3a58d0, C4<>;
L_000002af3d39e0d0 .part v000002af3d379590_0, 0, 10;
L_000002af3d39da90 .part v000002af3d3794f0_0, 0, 10;
L_000002af3d39c7d0 .arith/sum 10, L_000002af3d39e0d0, L_000002af3d39da90;
L_000002af3d39d810 .part v000002af3d3794f0_0, 0, 10;
L_000002af3d39cb90 .functor MUXZ 10, L_000002af3d39d810, L_000002af3d39c7d0, L_000002af3d3a52b0, C4<>;
L_000002af3d39e2b0 .part v000002af3d379590_0, 0, 10;
L_000002af3d39d9f0 .arith/sum 10, L_000002af3d39e2b0, L_000002af3d3c01f0;
L_000002af3d39e350 .part v000002af3d379590_0, 0, 10;
L_000002af3d39c2d0 .part v000002af3d3794f0_0, 0, 10;
L_000002af3d39d270 .arith/sum 10, L_000002af3d39e350, L_000002af3d39c2d0;
L_000002af3d39d310 .functor MUXZ 10, L_000002af3d39d270, L_000002af3d39d9f0, L_000002af3d3a5400, C4<>;
L_000002af3d39cff0 .concat8 [ 10 22 0 0], L_000002af3d39cb90, L_000002af3d3c0238;
L_000002af3d39c370 .concat8 [ 10 22 0 0], L_000002af3d39d310, L_000002af3d3c0280;
S_000002af3d370350 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_000002af3d36f090;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_000002af3d37d920 .param/l "add" 0 9 6, C4<000000100000>;
P_000002af3d37d958 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002af3d37d990 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002af3d37d9c8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002af3d37da00 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002af3d37da38 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002af3d37da70 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002af3d37daa8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002af3d37dae0 .param/l "j" 0 9 19, C4<000010000000>;
P_000002af3d37db18 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002af3d37db50 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002af3d37db88 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002af3d37dbc0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002af3d37dbf8 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002af3d37dc30 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002af3d37dc68 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002af3d37dca0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002af3d37dcd8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002af3d37dd10 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002af3d37dd48 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002af3d37dd80 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002af3d37ddb8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002af3d37ddf0 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002af3d37de28 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002af3d37de60 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002af3d3a59b0 .functor OR 1, L_000002af3d3a5710, L_000002af3d39c910, C4<0>, C4<0>;
L_000002af3d3a5550 .functor OR 1, L_000002af3d3a59b0, L_000002af3d39ceb0, C4<0>, C4<0>;
v000002af3d37a5d0_0 .net "EX1_opcode", 11 0, v000002af3d373c20_0;  alias, 1 drivers
v000002af3d37c970_0 .net "EX2_opcode", 11 0, v000002af3d370980_0;  alias, 1 drivers
v000002af3d37a490_0 .net "ID_opcode", 11 0, v000002af3d38a0e0_0;  alias, 1 drivers
v000002af3d37b070_0 .net "PC_src", 2 0, L_000002af3d39caf0;  alias, 1 drivers
v000002af3d37c830_0 .net "Wrong_prediction", 0 0, L_000002af3d40a9e0;  alias, 1 drivers
L_000002af3d3c03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000002af3d37bbb0_0 .net/2u *"_ivl_0", 2 0, L_000002af3d3c03e8;  1 drivers
v000002af3d37a670_0 .net *"_ivl_10", 0 0, L_000002af3d39c4b0;  1 drivers
L_000002af3d3c0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000002af3d37bb10_0 .net/2u *"_ivl_12", 2 0, L_000002af3d3c0508;  1 drivers
L_000002af3d3c0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002af3d37c1f0_0 .net/2u *"_ivl_14", 11 0, L_000002af3d3c0550;  1 drivers
v000002af3d37b110_0 .net *"_ivl_16", 0 0, L_000002af3d39c910;  1 drivers
v000002af3d37a530_0 .net *"_ivl_19", 0 0, L_000002af3d3a59b0;  1 drivers
L_000002af3d3c0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v000002af3d37aa30_0 .net/2u *"_ivl_2", 11 0, L_000002af3d3c0430;  1 drivers
L_000002af3d3c0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002af3d37bc50_0 .net/2u *"_ivl_20", 11 0, L_000002af3d3c0598;  1 drivers
v000002af3d37b390_0 .net *"_ivl_22", 0 0, L_000002af3d39ceb0;  1 drivers
v000002af3d37a850_0 .net *"_ivl_25", 0 0, L_000002af3d3a5550;  1 drivers
L_000002af3d3c05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000002af3d37b890_0 .net/2u *"_ivl_26", 2 0, L_000002af3d3c05e0;  1 drivers
L_000002af3d3c0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002af3d37a8f0_0 .net/2u *"_ivl_28", 2 0, L_000002af3d3c0628;  1 drivers
v000002af3d37c3d0_0 .net *"_ivl_30", 2 0, L_000002af3d39c550;  1 drivers
v000002af3d37c290_0 .net *"_ivl_32", 2 0, L_000002af3d39ddb0;  1 drivers
v000002af3d37c5b0_0 .net *"_ivl_34", 2 0, L_000002af3d39db30;  1 drivers
v000002af3d37c6f0_0 .net *"_ivl_4", 0 0, L_000002af3d39d770;  1 drivers
L_000002af3d3c0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000002af3d37c790_0 .net/2u *"_ivl_6", 2 0, L_000002af3d3c0478;  1 drivers
L_000002af3d3c04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002af3d37c8d0_0 .net/2u *"_ivl_8", 11 0, L_000002af3d3c04c0;  1 drivers
v000002af3d37b250_0 .net "clk", 0 0, L_000002af3d2e07e0;  alias, 1 drivers
v000002af3d37ab70_0 .net "predicted", 0 0, L_000002af3d3a5710;  alias, 1 drivers
v000002af3d37b1b0_0 .net "predicted_to_EX", 0 0, v000002af3d37be30_0;  alias, 1 drivers
v000002af3d37a710_0 .net "rst", 0 0, v000002af3d3a1a50_0;  alias, 1 drivers
v000002af3d37b9d0_0 .net "state", 1 0, v000002af3d37c150_0;  1 drivers
L_000002af3d39d770 .cmp/eq 12, v000002af3d38a0e0_0, L_000002af3d3c0430;
L_000002af3d39c4b0 .cmp/eq 12, v000002af3d373c20_0, L_000002af3d3c04c0;
L_000002af3d39c910 .cmp/eq 12, v000002af3d38a0e0_0, L_000002af3d3c0550;
L_000002af3d39ceb0 .cmp/eq 12, v000002af3d38a0e0_0, L_000002af3d3c0598;
L_000002af3d39c550 .functor MUXZ 3, L_000002af3d3c0628, L_000002af3d3c05e0, L_000002af3d3a5550, C4<>;
L_000002af3d39ddb0 .functor MUXZ 3, L_000002af3d39c550, L_000002af3d3c0508, L_000002af3d39c4b0, C4<>;
L_000002af3d39db30 .functor MUXZ 3, L_000002af3d39ddb0, L_000002af3d3c0478, L_000002af3d39d770, C4<>;
L_000002af3d39caf0 .functor MUXZ 3, L_000002af3d39db30, L_000002af3d3c03e8, L_000002af3d40a9e0, C4<>;
S_000002af3d36ebe0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_000002af3d370350;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_000002af3d37dea0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002af3d37ded8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002af3d37df10 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002af3d37df48 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002af3d37df80 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002af3d37dfb8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002af3d37dff0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002af3d37e028 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002af3d37e060 .param/l "j" 0 9 19, C4<000010000000>;
P_000002af3d37e098 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002af3d37e0d0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002af3d37e108 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002af3d37e140 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002af3d37e178 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002af3d37e1b0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002af3d37e1e8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002af3d37e220 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002af3d37e258 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002af3d37e290 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002af3d37e2c8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002af3d37e300 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002af3d37e338 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002af3d37e370 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002af3d37e3a8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002af3d37e3e0 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002af3d3a4ad0 .functor OR 1, L_000002af3d39d090, L_000002af3d39c870, C4<0>, C4<0>;
L_000002af3d3a4b40 .functor OR 1, L_000002af3d39ce10, L_000002af3d39dd10, C4<0>, C4<0>;
L_000002af3d3a4050 .functor AND 1, L_000002af3d3a4ad0, L_000002af3d3a4b40, C4<1>, C4<1>;
L_000002af3d3a4280 .functor NOT 1, L_000002af3d3a4050, C4<0>, C4<0>, C4<0>;
L_000002af3d3a4750 .functor OR 1, v000002af3d3a1a50_0, L_000002af3d3a4280, C4<0>, C4<0>;
L_000002af3d3a5710 .functor NOT 1, L_000002af3d3a4750, C4<0>, C4<0>, C4<0>;
v000002af3d37b930_0 .net "EX_opcode", 11 0, v000002af3d370980_0;  alias, 1 drivers
v000002af3d37a3f0_0 .net "ID_opcode", 11 0, v000002af3d38a0e0_0;  alias, 1 drivers
v000002af3d37b430_0 .net "Wrong_prediction", 0 0, L_000002af3d40a9e0;  alias, 1 drivers
L_000002af3d3c02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002af3d37ca10_0 .net/2u *"_ivl_0", 11 0, L_000002af3d3c02c8;  1 drivers
L_000002af3d3c0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002af3d37afd0_0 .net/2u *"_ivl_10", 1 0, L_000002af3d3c0358;  1 drivers
v000002af3d37bf70_0 .net *"_ivl_12", 0 0, L_000002af3d39ce10;  1 drivers
L_000002af3d3c03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000002af3d37cab0_0 .net/2u *"_ivl_14", 1 0, L_000002af3d3c03a0;  1 drivers
v000002af3d37c470_0 .net *"_ivl_16", 0 0, L_000002af3d39dd10;  1 drivers
v000002af3d37c510_0 .net *"_ivl_19", 0 0, L_000002af3d3a4b40;  1 drivers
v000002af3d37c0b0_0 .net *"_ivl_2", 0 0, L_000002af3d39d090;  1 drivers
v000002af3d37b4d0_0 .net *"_ivl_21", 0 0, L_000002af3d3a4050;  1 drivers
v000002af3d37a990_0 .net *"_ivl_22", 0 0, L_000002af3d3a4280;  1 drivers
v000002af3d37b750_0 .net *"_ivl_25", 0 0, L_000002af3d3a4750;  1 drivers
L_000002af3d3c0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002af3d37cb50_0 .net/2u *"_ivl_4", 11 0, L_000002af3d3c0310;  1 drivers
v000002af3d37ae90_0 .net *"_ivl_6", 0 0, L_000002af3d39c870;  1 drivers
v000002af3d37ac10_0 .net *"_ivl_9", 0 0, L_000002af3d3a4ad0;  1 drivers
v000002af3d37c010_0 .net "clk", 0 0, L_000002af3d2e07e0;  alias, 1 drivers
v000002af3d37a7b0_0 .net "predicted", 0 0, L_000002af3d3a5710;  alias, 1 drivers
v000002af3d37be30_0 .var "predicted_to_EX", 0 0;
v000002af3d37b7f0_0 .net "rst", 0 0, v000002af3d3a1a50_0;  alias, 1 drivers
v000002af3d37c150_0 .var "state", 1 0;
E_000002af3d2eba90 .event posedge, v000002af3d37c010_0, v000002af3d362020_0;
L_000002af3d39d090 .cmp/eq 12, v000002af3d38a0e0_0, L_000002af3d3c02c8;
L_000002af3d39c870 .cmp/eq 12, v000002af3d38a0e0_0, L_000002af3d3c0310;
L_000002af3d39ce10 .cmp/eq 2, v000002af3d37c150_0, L_000002af3d3c0358;
L_000002af3d39dd10 .cmp/eq 2, v000002af3d37c150_0, L_000002af3d3c03a0;
S_000002af3d36f220 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_000002af3d36f090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_000002af3d388440 .param/l "add" 0 9 6, C4<000000100000>;
P_000002af3d388478 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002af3d3884b0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002af3d3884e8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002af3d388520 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002af3d388558 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002af3d388590 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002af3d3885c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002af3d388600 .param/l "j" 0 9 19, C4<000010000000>;
P_000002af3d388638 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002af3d388670 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002af3d3886a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002af3d3886e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002af3d388718 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002af3d388750 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002af3d388788 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002af3d3887c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002af3d3887f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002af3d388830 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002af3d388868 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002af3d3888a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002af3d3888d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002af3d388910 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002af3d388948 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002af3d388980 .param/l "xori" 0 9 12, C4<001110000000>;
v000002af3d37bd90_0 .net "EX1_memread", 0 0, v000002af3d374300_0;  alias, 1 drivers
v000002af3d37b570_0 .net "EX1_rd_ind", 4 0, v000002af3d373220_0;  alias, 1 drivers
v000002af3d37b2f0_0 .net "EX1_rd_indzero", 0 0, v000002af3d3743a0_0;  alias, 1 drivers
v000002af3d37ba70_0 .net "EX2_memread", 0 0, v000002af3d370f20_0;  alias, 1 drivers
v000002af3d37aad0_0 .net "EX2_rd_ind", 4 0, v000002af3d3728c0_0;  alias, 1 drivers
v000002af3d37bcf0_0 .net "EX2_rd_indzero", 0 0, v000002af3d370a20_0;  alias, 1 drivers
v000002af3d37ad50_0 .var "ID_EX1_flush", 0 0;
v000002af3d37adf0_0 .var "ID_EX2_flush", 0 0;
v000002af3d37b6b0_0 .net "ID_opcode", 11 0, v000002af3d38a0e0_0;  alias, 1 drivers
v000002af3d37af30_0 .net "ID_rs1_ind", 4 0, v000002af3d38b4e0_0;  alias, 1 drivers
v000002af3d37b610_0 .net "ID_rs2_ind", 4 0, v000002af3d38bbc0_0;  alias, 1 drivers
v000002af3d37d2d0_0 .var "IF_ID_Write", 0 0;
v000002af3d37cfb0_0 .var "IF_ID_flush", 0 0;
v000002af3d37d050_0 .var "PC_Write", 0 0;
v000002af3d37ce70_0 .net "Wrong_prediction", 0 0, L_000002af3d40a9e0;  alias, 1 drivers
E_000002af3d2ebc10/0 .event anyedge, v000002af3d368ab0_0, v000002af3d374300_0, v000002af3d3743a0_0, v000002af3d371100_0;
E_000002af3d2ebc10/1 .event anyedge, v000002af3d373220_0, v000002af3d371740_0, v000002af3d284bc0_0, v000002af3d370a20_0;
E_000002af3d2ebc10/2 .event anyedge, v000002af3d363060_0, v000002af3d372640_0;
E_000002af3d2ebc10 .event/or E_000002af3d2ebc10/0, E_000002af3d2ebc10/1, E_000002af3d2ebc10/2;
S_000002af3d3701c0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_000002af3d36f090;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_000002af3d3889c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002af3d3889f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002af3d388a30 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002af3d388a68 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002af3d388aa0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002af3d388ad8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002af3d388b10 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002af3d388b48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002af3d388b80 .param/l "j" 0 9 19, C4<000010000000>;
P_000002af3d388bb8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002af3d388bf0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002af3d388c28 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002af3d388c60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002af3d388c98 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002af3d388cd0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002af3d388d08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002af3d388d40 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002af3d388d78 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002af3d388db0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002af3d388de8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002af3d388e20 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002af3d388e58 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002af3d388e90 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002af3d388ec8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002af3d388f00 .param/l "xori" 0 9 12, C4<001110000000>;
L_000002af3d3a4600 .functor OR 1, L_000002af3d39d8b0, L_000002af3d39d590, C4<0>, C4<0>;
L_000002af3d3a4fa0 .functor OR 1, L_000002af3d3a4600, L_000002af3d39e7b0, C4<0>, C4<0>;
L_000002af3d3a55c0 .functor OR 1, L_000002af3d3a4fa0, L_000002af3d39d3b0, C4<0>, C4<0>;
L_000002af3d3a48a0 .functor OR 1, L_000002af3d3a55c0, L_000002af3d39cf50, C4<0>, C4<0>;
L_000002af3d3a50f0 .functor OR 1, L_000002af3d3a48a0, L_000002af3d39cd70, C4<0>, C4<0>;
L_000002af3d3a5860 .functor OR 1, L_000002af3d3a50f0, L_000002af3d39de50, C4<0>, C4<0>;
L_000002af3d3a5a90 .functor OR 1, L_000002af3d3a5860, L_000002af3d39d950, C4<0>, C4<0>;
L_000002af3d3a58d0 .functor OR 1, L_000002af3d3a5a90, L_000002af3d39df90, C4<0>, C4<0>;
L_000002af3d3a4c90 .functor OR 1, L_000002af3d39c5f0, L_000002af3d39e210, C4<0>, C4<0>;
L_000002af3d3a5b00 .functor OR 1, L_000002af3d3a4c90, L_000002af3d39c190, C4<0>, C4<0>;
L_000002af3d3a5be0 .functor OR 1, L_000002af3d3a5b00, L_000002af3d39c9b0, C4<0>, C4<0>;
L_000002af3d3a4d00 .functor OR 1, L_000002af3d3a5be0, L_000002af3d39cc30, C4<0>, C4<0>;
v000002af3d37d230_0 .net "ID_opcode", 11 0, v000002af3d38a0e0_0;  alias, 1 drivers
L_000002af3d3c0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v000002af3d37cd30_0 .net/2u *"_ivl_0", 11 0, L_000002af3d3c0670;  1 drivers
L_000002af3d3c0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v000002af3d37d190_0 .net/2u *"_ivl_10", 11 0, L_000002af3d3c0700;  1 drivers
L_000002af3d3c0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002af3d37cc90_0 .net/2u *"_ivl_102", 11 0, L_000002af3d3c0bc8;  1 drivers
L_000002af3d3c0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002af3d37cf10_0 .net/2u *"_ivl_106", 11 0, L_000002af3d3c0c10;  1 drivers
v000002af3d37d0f0_0 .net *"_ivl_12", 0 0, L_000002af3d39e7b0;  1 drivers
v000002af3d37cdd0_0 .net *"_ivl_15", 0 0, L_000002af3d3a4fa0;  1 drivers
L_000002af3d3c0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v000002af3d37cbf0_0 .net/2u *"_ivl_16", 11 0, L_000002af3d3c0748;  1 drivers
v000002af3d377330_0 .net *"_ivl_18", 0 0, L_000002af3d39d3b0;  1 drivers
v000002af3d376a70_0 .net *"_ivl_2", 0 0, L_000002af3d39d8b0;  1 drivers
v000002af3d377470_0 .net *"_ivl_21", 0 0, L_000002af3d3a55c0;  1 drivers
L_000002af3d3c0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v000002af3d377790_0 .net/2u *"_ivl_22", 11 0, L_000002af3d3c0790;  1 drivers
v000002af3d375710_0 .net *"_ivl_24", 0 0, L_000002af3d39cf50;  1 drivers
v000002af3d377830_0 .net *"_ivl_27", 0 0, L_000002af3d3a48a0;  1 drivers
L_000002af3d3c07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002af3d376ed0_0 .net/2u *"_ivl_28", 11 0, L_000002af3d3c07d8;  1 drivers
v000002af3d3758f0_0 .net *"_ivl_30", 0 0, L_000002af3d39cd70;  1 drivers
v000002af3d3775b0_0 .net *"_ivl_33", 0 0, L_000002af3d3a50f0;  1 drivers
L_000002af3d3c0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000002af3d375df0_0 .net/2u *"_ivl_34", 11 0, L_000002af3d3c0820;  1 drivers
v000002af3d375c10_0 .net *"_ivl_36", 0 0, L_000002af3d39de50;  1 drivers
v000002af3d376f70_0 .net *"_ivl_39", 0 0, L_000002af3d3a5860;  1 drivers
L_000002af3d3c06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v000002af3d3757b0_0 .net/2u *"_ivl_4", 11 0, L_000002af3d3c06b8;  1 drivers
L_000002af3d3c0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v000002af3d376e30_0 .net/2u *"_ivl_40", 11 0, L_000002af3d3c0868;  1 drivers
v000002af3d376570_0 .net *"_ivl_42", 0 0, L_000002af3d39d950;  1 drivers
v000002af3d3778d0_0 .net *"_ivl_45", 0 0, L_000002af3d3a5a90;  1 drivers
L_000002af3d3c08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v000002af3d376cf0_0 .net/2u *"_ivl_46", 11 0, L_000002af3d3c08b0;  1 drivers
v000002af3d3753f0_0 .net *"_ivl_48", 0 0, L_000002af3d39df90;  1 drivers
L_000002af3d3c08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002af3d375850_0 .net/2u *"_ivl_52", 11 0, L_000002af3d3c08f8;  1 drivers
L_000002af3d3c0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002af3d376430_0 .net/2u *"_ivl_56", 11 0, L_000002af3d3c0940;  1 drivers
v000002af3d375530_0 .net *"_ivl_6", 0 0, L_000002af3d39d590;  1 drivers
L_000002af3d3c0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002af3d377970_0 .net/2u *"_ivl_60", 11 0, L_000002af3d3c0988;  1 drivers
L_000002af3d3c09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v000002af3d377a10_0 .net/2u *"_ivl_64", 11 0, L_000002af3d3c09d0;  1 drivers
L_000002af3d3c0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002af3d376070_0 .net/2u *"_ivl_68", 11 0, L_000002af3d3c0a18;  1 drivers
L_000002af3d3c0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v000002af3d3762f0_0 .net/2u *"_ivl_72", 11 0, L_000002af3d3c0a60;  1 drivers
v000002af3d3769d0_0 .net *"_ivl_74", 0 0, L_000002af3d39c5f0;  1 drivers
L_000002af3d3c0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v000002af3d3773d0_0 .net/2u *"_ivl_76", 11 0, L_000002af3d3c0aa8;  1 drivers
v000002af3d376930_0 .net *"_ivl_78", 0 0, L_000002af3d39e210;  1 drivers
v000002af3d376b10_0 .net *"_ivl_81", 0 0, L_000002af3d3a4c90;  1 drivers
L_000002af3d3c0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v000002af3d377010_0 .net/2u *"_ivl_82", 11 0, L_000002af3d3c0af0;  1 drivers
v000002af3d3766b0_0 .net *"_ivl_84", 0 0, L_000002af3d39c190;  1 drivers
v000002af3d377510_0 .net *"_ivl_87", 0 0, L_000002af3d3a5b00;  1 drivers
L_000002af3d3c0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v000002af3d3776f0_0 .net/2u *"_ivl_88", 11 0, L_000002af3d3c0b38;  1 drivers
v000002af3d375a30_0 .net *"_ivl_9", 0 0, L_000002af3d3a4600;  1 drivers
v000002af3d377ab0_0 .net *"_ivl_90", 0 0, L_000002af3d39c9b0;  1 drivers
v000002af3d376bb0_0 .net *"_ivl_93", 0 0, L_000002af3d3a5be0;  1 drivers
L_000002af3d3c0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v000002af3d376c50_0 .net/2u *"_ivl_94", 11 0, L_000002af3d3c0b80;  1 drivers
v000002af3d376890_0 .net *"_ivl_96", 0 0, L_000002af3d39cc30;  1 drivers
v000002af3d375cb0_0 .net *"_ivl_99", 0 0, L_000002af3d3a4d00;  1 drivers
v000002af3d3770b0_0 .net "is_beq", 0 0, L_000002af3d39d630;  alias, 1 drivers
v000002af3d375490_0 .net "is_bne", 0 0, L_000002af3d39c0f0;  alias, 1 drivers
v000002af3d377b50_0 .net "is_j", 0 0, L_000002af3d39e030;  alias, 1 drivers
v000002af3d377150_0 .net "is_jal", 0 0, L_000002af3d39e170;  alias, 1 drivers
v000002af3d3771f0_0 .net "is_jr", 0 0, L_000002af3d39d130;  alias, 1 drivers
v000002af3d375670_0 .net "is_oper2_immed", 0 0, L_000002af3d3a58d0;  alias, 1 drivers
v000002af3d377650_0 .net "memread", 0 0, L_000002af3d39d450;  alias, 1 drivers
v000002af3d3755d0_0 .net "memwrite", 0 0, L_000002af3d39ca50;  alias, 1 drivers
v000002af3d375f30_0 .net "regwrite", 0 0, L_000002af3d39e5d0;  alias, 1 drivers
L_000002af3d39d8b0 .cmp/eq 12, v000002af3d38a0e0_0, L_000002af3d3c0670;
L_000002af3d39d590 .cmp/eq 12, v000002af3d38a0e0_0, L_000002af3d3c06b8;
L_000002af3d39e7b0 .cmp/eq 12, v000002af3d38a0e0_0, L_000002af3d3c0700;
L_000002af3d39d3b0 .cmp/eq 12, v000002af3d38a0e0_0, L_000002af3d3c0748;
L_000002af3d39cf50 .cmp/eq 12, v000002af3d38a0e0_0, L_000002af3d3c0790;
L_000002af3d39cd70 .cmp/eq 12, v000002af3d38a0e0_0, L_000002af3d3c07d8;
L_000002af3d39de50 .cmp/eq 12, v000002af3d38a0e0_0, L_000002af3d3c0820;
L_000002af3d39d950 .cmp/eq 12, v000002af3d38a0e0_0, L_000002af3d3c0868;
L_000002af3d39df90 .cmp/eq 12, v000002af3d38a0e0_0, L_000002af3d3c08b0;
L_000002af3d39d630 .cmp/eq 12, v000002af3d38a0e0_0, L_000002af3d3c08f8;
L_000002af3d39c0f0 .cmp/eq 12, v000002af3d38a0e0_0, L_000002af3d3c0940;
L_000002af3d39d130 .cmp/eq 12, v000002af3d38a0e0_0, L_000002af3d3c0988;
L_000002af3d39e170 .cmp/eq 12, v000002af3d38a0e0_0, L_000002af3d3c09d0;
L_000002af3d39e030 .cmp/eq 12, v000002af3d38a0e0_0, L_000002af3d3c0a18;
L_000002af3d39c5f0 .cmp/eq 12, v000002af3d38a0e0_0, L_000002af3d3c0a60;
L_000002af3d39e210 .cmp/eq 12, v000002af3d38a0e0_0, L_000002af3d3c0aa8;
L_000002af3d39c190 .cmp/eq 12, v000002af3d38a0e0_0, L_000002af3d3c0af0;
L_000002af3d39c9b0 .cmp/eq 12, v000002af3d38a0e0_0, L_000002af3d3c0b38;
L_000002af3d39cc30 .cmp/eq 12, v000002af3d38a0e0_0, L_000002af3d3c0b80;
L_000002af3d39e5d0 .reduce/nor L_000002af3d3a4d00;
L_000002af3d39d450 .cmp/eq 12, v000002af3d38a0e0_0, L_000002af3d3c0bc8;
L_000002af3d39ca50 .cmp/eq 12, v000002af3d38a0e0_0, L_000002af3d3c0c10;
S_000002af3d36ed70 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_000002af3d36f090;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000002af3d388f40 .param/l "add" 0 9 6, C4<000000100000>;
P_000002af3d388f78 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002af3d388fb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002af3d388fe8 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002af3d389020 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002af3d389058 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002af3d389090 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002af3d3890c8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002af3d389100 .param/l "j" 0 9 19, C4<000010000000>;
P_000002af3d389138 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002af3d389170 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002af3d3891a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002af3d3891e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002af3d389218 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002af3d389250 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002af3d389288 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002af3d3892c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002af3d3892f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002af3d389330 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002af3d389368 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002af3d3893a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002af3d3893d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002af3d389410 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002af3d389448 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002af3d389480 .param/l "xori" 0 9 12, C4<001110000000>;
v000002af3d377290_0 .var "Immed", 31 0;
v000002af3d375b70_0 .net "Inst", 31 0, v000002af3d3794f0_0;  alias, 1 drivers
v000002af3d376d90_0 .net "opcode", 11 0, v000002af3d38a0e0_0;  alias, 1 drivers
E_000002af3d2ec610 .event anyedge, v000002af3d372640_0, v000002af3d375b70_0;
S_000002af3d36ef00 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_000002af3d36f090;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v000002af3d375d50_0 .var "Read_data1", 31 0;
v000002af3d375e90_0 .var "Read_data2", 31 0;
v000002af3d376750_0 .net "Read_reg1", 4 0, v000002af3d38b4e0_0;  alias, 1 drivers
v000002af3d375fd0_0 .net "Read_reg2", 4 0, v000002af3d38bbc0_0;  alias, 1 drivers
v000002af3d376110_0 .net "Write_data", 31 0, L_000002af3d40b0e0;  alias, 1 drivers
v000002af3d3761b0_0 .net "Write_en", 0 0, v000002af3d38c340_0;  alias, 1 drivers
v000002af3d376610_0 .net "Write_reg", 4 0, v000002af3d38cc00_0;  alias, 1 drivers
v000002af3d376250_0 .net "clk", 0 0, L_000002af3d2e07e0;  alias, 1 drivers
v000002af3d376390_0 .var/i "i", 31 0;
v000002af3d3764d0 .array "reg_file", 0 31, 31 0;
v000002af3d3767f0_0 .net "rst", 0 0, v000002af3d3a1a50_0;  alias, 1 drivers
E_000002af3d2ec710 .event posedge, v000002af3d37c010_0;
S_000002af3d3704e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_000002af3d36ef00;
 .timescale 0 0;
v000002af3d375ad0_0 .var/i "i", 31 0;
S_000002af3d36f860 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_000002af3d139f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000002af3d3894c0 .param/l "add" 0 9 6, C4<000000100000>;
P_000002af3d3894f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002af3d389530 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002af3d389568 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002af3d3895a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002af3d3895d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002af3d389610 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002af3d389648 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002af3d389680 .param/l "j" 0 9 19, C4<000010000000>;
P_000002af3d3896b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002af3d3896f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002af3d389728 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002af3d389760 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002af3d389798 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002af3d3897d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002af3d389808 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002af3d389840 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002af3d389878 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002af3d3898b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002af3d3898e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002af3d389920 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002af3d389958 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002af3d389990 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002af3d3899c8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002af3d389a00 .param/l "xori" 0 9 12, C4<001110000000>;
v000002af3d3794f0_0 .var "ID_INST", 31 0;
v000002af3d379590_0 .var "ID_PC", 31 0;
v000002af3d38a0e0_0 .var "ID_opcode", 11 0;
v000002af3d38a2c0_0 .var "ID_rd_ind", 4 0;
v000002af3d38b4e0_0 .var "ID_rs1_ind", 4 0;
v000002af3d38bbc0_0 .var "ID_rs2_ind", 4 0;
v000002af3d38b800_0 .net "IF_FLUSH", 0 0, v000002af3d37cfb0_0;  alias, 1 drivers
v000002af3d38b620_0 .net "IF_INST", 31 0, L_000002af3d3a4520;  alias, 1 drivers
v000002af3d38a900_0 .net "IF_PC", 31 0, v000002af3d38a7c0_0;  alias, 1 drivers
v000002af3d38a860_0 .net "clk", 0 0, L_000002af3d3a5b70;  1 drivers
v000002af3d38bb20_0 .net "if_id_Write", 0 0, v000002af3d37d2d0_0;  alias, 1 drivers
v000002af3d38a9a0_0 .net "rst", 0 0, v000002af3d3a1a50_0;  alias, 1 drivers
E_000002af3d2ebad0 .event posedge, v000002af3d362020_0, v000002af3d38a860_0;
S_000002af3d36f6d0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_000002af3d139f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v000002af3d38e000_0 .net "EX1_PFC", 31 0, L_000002af3d3a0510;  alias, 1 drivers
v000002af3d38dba0_0 .net "EX2_PFC", 31 0, v000002af3d372fa0_0;  alias, 1 drivers
v000002af3d38d600_0 .net "ID_PFC", 31 0, L_000002af3d39cff0;  alias, 1 drivers
v000002af3d38d6a0_0 .net "PC_src", 2 0, L_000002af3d39caf0;  alias, 1 drivers
v000002af3d38cac0_0 .net "PC_write", 0 0, v000002af3d37d050_0;  alias, 1 drivers
L_000002af3d3c0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002af3d38cb60_0 .net/2u *"_ivl_0", 31 0, L_000002af3d3c0088;  1 drivers
v000002af3d38dc40_0 .net "clk", 0 0, L_000002af3d2e07e0;  alias, 1 drivers
v000002af3d38e820_0 .net "inst", 31 0, L_000002af3d3a4520;  alias, 1 drivers
v000002af3d38cf20_0 .net "inst_mem_in", 31 0, v000002af3d38a7c0_0;  alias, 1 drivers
v000002af3d38e6e0_0 .net "pc_reg_in", 31 0, L_000002af3d3a4210;  1 drivers
v000002af3d38da60_0 .net "rst", 0 0, v000002af3d3a1a50_0;  alias, 1 drivers
L_000002af3d39c230 .arith/sum 32, v000002af3d38a7c0_0, L_000002af3d3c0088;
S_000002af3d36e8c0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_000002af3d36f6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_000002af3d3a4520 .functor BUFZ 32, L_000002af3d39ccd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002af3d389e60_0 .net "Data_Out", 31 0, L_000002af3d3a4520;  alias, 1 drivers
v000002af3d38b440 .array "InstMem", 0 1023, 31 0;
v000002af3d389fa0_0 .net *"_ivl_0", 31 0, L_000002af3d39ccd0;  1 drivers
v000002af3d38ac20_0 .net *"_ivl_3", 9 0, L_000002af3d39e530;  1 drivers
v000002af3d38c0c0_0 .net *"_ivl_4", 11 0, L_000002af3d39def0;  1 drivers
L_000002af3d3c01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002af3d38afe0_0 .net *"_ivl_7", 1 0, L_000002af3d3c01a8;  1 drivers
v000002af3d389f00_0 .net "addr", 31 0, v000002af3d38a7c0_0;  alias, 1 drivers
v000002af3d38aa40_0 .net "clk", 0 0, L_000002af3d2e07e0;  alias, 1 drivers
v000002af3d38bd00_0 .var/i "i", 31 0;
L_000002af3d39ccd0 .array/port v000002af3d38b440, L_000002af3d39def0;
L_000002af3d39e530 .part v000002af3d38a7c0_0, 0, 10;
L_000002af3d39def0 .concat [ 10 2 0 0], L_000002af3d39e530, L_000002af3d3c01a8;
S_000002af3d36f3b0 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_000002af3d36f6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000002af3d2ec790 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v000002af3d38a180_0 .net "DataIn", 31 0, L_000002af3d3a4210;  alias, 1 drivers
v000002af3d38a7c0_0 .var "DataOut", 31 0;
v000002af3d38b080_0 .net "PC_Write", 0 0, v000002af3d37d050_0;  alias, 1 drivers
v000002af3d38aae0_0 .net "clk", 0 0, L_000002af3d2e07e0;  alias, 1 drivers
v000002af3d38ab80_0 .net "rst", 0 0, v000002af3d3a1a50_0;  alias, 1 drivers
S_000002af3d36fea0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_000002af3d36f6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000002af3d2ec550 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_000002af3d2e1490 .functor NOT 1, L_000002af3d3a3d50, C4<0>, C4<0>, C4<0>;
L_000002af3d2e15e0 .functor NOT 1, L_000002af3d3a3e90, C4<0>, C4<0>, C4<0>;
L_000002af3d2e1650 .functor AND 1, L_000002af3d2e1490, L_000002af3d2e15e0, C4<1>, C4<1>;
L_000002af3d2e1730 .functor NOT 1, L_000002af3d3a3f30, C4<0>, C4<0>, C4<0>;
L_000002af3d27e060 .functor AND 1, L_000002af3d2e1650, L_000002af3d2e1730, C4<1>, C4<1>;
L_000002af3d27d3b0 .functor AND 32, L_000002af3d3a3850, L_000002af3d39c230, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002af3d27d420 .functor NOT 1, L_000002af3d3a3cb0, C4<0>, C4<0>, C4<0>;
L_000002af3d27d810 .functor NOT 1, L_000002af3d3a3ad0, C4<0>, C4<0>, C4<0>;
L_000002af3d3a5320 .functor AND 1, L_000002af3d27d420, L_000002af3d27d810, C4<1>, C4<1>;
L_000002af3d3a57f0 .functor AND 1, L_000002af3d3a5320, L_000002af3d3a3b70, C4<1>, C4<1>;
L_000002af3d3a4590 .functor AND 32, L_000002af3d3a38f0, L_000002af3d39cff0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002af3d3a5010 .functor OR 32, L_000002af3d27d3b0, L_000002af3d3a4590, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002af3d3a5940 .functor NOT 1, L_000002af3d3a3c10, C4<0>, C4<0>, C4<0>;
L_000002af3d3a5630 .functor AND 1, L_000002af3d3a5940, L_000002af3d3a3990, C4<1>, C4<1>;
L_000002af3d3a47c0 .functor NOT 1, L_000002af3d39d6d0, C4<0>, C4<0>, C4<0>;
L_000002af3d3a49f0 .functor AND 1, L_000002af3d3a5630, L_000002af3d3a47c0, C4<1>, C4<1>;
L_000002af3d3a43d0 .functor AND 32, L_000002af3d39c690, v000002af3d38a7c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002af3d3a56a0 .functor OR 32, L_000002af3d3a5010, L_000002af3d3a43d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002af3d3a4bb0 .functor NOT 1, L_000002af3d39e670, C4<0>, C4<0>, C4<0>;
L_000002af3d3a5390 .functor AND 1, L_000002af3d3a4bb0, L_000002af3d39e490, C4<1>, C4<1>;
L_000002af3d3a4440 .functor AND 1, L_000002af3d3a5390, L_000002af3d39dbd0, C4<1>, C4<1>;
L_000002af3d3a4a60 .functor AND 32, L_000002af3d39d1d0, L_000002af3d3a0510, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002af3d3a5470 .functor OR 32, L_000002af3d3a56a0, L_000002af3d3a4a60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002af3d3a4f30 .functor NOT 1, L_000002af3d39c410, C4<0>, C4<0>, C4<0>;
L_000002af3d3a54e0 .functor AND 1, L_000002af3d39dc70, L_000002af3d3a4f30, C4<1>, C4<1>;
L_000002af3d3a4c20 .functor NOT 1, L_000002af3d39e710, C4<0>, C4<0>, C4<0>;
L_000002af3d3a4830 .functor AND 1, L_000002af3d3a54e0, L_000002af3d3a4c20, C4<1>, C4<1>;
L_000002af3d3a44b0 .functor AND 32, L_000002af3d39c050, v000002af3d372fa0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002af3d3a4210 .functor OR 32, L_000002af3d3a5470, L_000002af3d3a44b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002af3d38ba80_0 .net *"_ivl_1", 0 0, L_000002af3d3a3d50;  1 drivers
v000002af3d389dc0_0 .net *"_ivl_11", 0 0, L_000002af3d3a3f30;  1 drivers
v000002af3d38b580_0 .net *"_ivl_12", 0 0, L_000002af3d2e1730;  1 drivers
v000002af3d38b9e0_0 .net *"_ivl_14", 0 0, L_000002af3d27e060;  1 drivers
v000002af3d38a040_0 .net *"_ivl_16", 31 0, L_000002af3d3a3850;  1 drivers
v000002af3d38bee0_0 .net *"_ivl_18", 31 0, L_000002af3d27d3b0;  1 drivers
v000002af3d389aa0_0 .net *"_ivl_2", 0 0, L_000002af3d2e1490;  1 drivers
v000002af3d38ae00_0 .net *"_ivl_21", 0 0, L_000002af3d3a3cb0;  1 drivers
v000002af3d38acc0_0 .net *"_ivl_22", 0 0, L_000002af3d27d420;  1 drivers
v000002af3d38b760_0 .net *"_ivl_25", 0 0, L_000002af3d3a3ad0;  1 drivers
v000002af3d38ad60_0 .net *"_ivl_26", 0 0, L_000002af3d27d810;  1 drivers
v000002af3d38aea0_0 .net *"_ivl_28", 0 0, L_000002af3d3a5320;  1 drivers
v000002af3d38a220_0 .net *"_ivl_31", 0 0, L_000002af3d3a3b70;  1 drivers
v000002af3d38bc60_0 .net *"_ivl_32", 0 0, L_000002af3d3a57f0;  1 drivers
v000002af3d38b940_0 .net *"_ivl_34", 31 0, L_000002af3d3a38f0;  1 drivers
v000002af3d38af40_0 .net *"_ivl_36", 31 0, L_000002af3d3a4590;  1 drivers
v000002af3d38a360_0 .net *"_ivl_38", 31 0, L_000002af3d3a5010;  1 drivers
v000002af3d389d20_0 .net *"_ivl_41", 0 0, L_000002af3d3a3c10;  1 drivers
v000002af3d38a400_0 .net *"_ivl_42", 0 0, L_000002af3d3a5940;  1 drivers
v000002af3d389b40_0 .net *"_ivl_45", 0 0, L_000002af3d3a3990;  1 drivers
v000002af3d38a4a0_0 .net *"_ivl_46", 0 0, L_000002af3d3a5630;  1 drivers
v000002af3d38b120_0 .net *"_ivl_49", 0 0, L_000002af3d39d6d0;  1 drivers
v000002af3d38bf80_0 .net *"_ivl_5", 0 0, L_000002af3d3a3e90;  1 drivers
v000002af3d38a540_0 .net *"_ivl_50", 0 0, L_000002af3d3a47c0;  1 drivers
v000002af3d38b1c0_0 .net *"_ivl_52", 0 0, L_000002af3d3a49f0;  1 drivers
v000002af3d38b260_0 .net *"_ivl_54", 31 0, L_000002af3d39c690;  1 drivers
v000002af3d38a5e0_0 .net *"_ivl_56", 31 0, L_000002af3d3a43d0;  1 drivers
v000002af3d38c020_0 .net *"_ivl_58", 31 0, L_000002af3d3a56a0;  1 drivers
v000002af3d38c160_0 .net *"_ivl_6", 0 0, L_000002af3d2e15e0;  1 drivers
v000002af3d38a720_0 .net *"_ivl_61", 0 0, L_000002af3d39e670;  1 drivers
v000002af3d38b300_0 .net *"_ivl_62", 0 0, L_000002af3d3a4bb0;  1 drivers
v000002af3d38b3a0_0 .net *"_ivl_65", 0 0, L_000002af3d39e490;  1 drivers
v000002af3d38bda0_0 .net *"_ivl_66", 0 0, L_000002af3d3a5390;  1 drivers
v000002af3d38be40_0 .net *"_ivl_69", 0 0, L_000002af3d39dbd0;  1 drivers
v000002af3d38b6c0_0 .net *"_ivl_70", 0 0, L_000002af3d3a4440;  1 drivers
v000002af3d38c200_0 .net *"_ivl_72", 31 0, L_000002af3d39d1d0;  1 drivers
v000002af3d389be0_0 .net *"_ivl_74", 31 0, L_000002af3d3a4a60;  1 drivers
v000002af3d389c80_0 .net *"_ivl_76", 31 0, L_000002af3d3a5470;  1 drivers
v000002af3d38a680_0 .net *"_ivl_79", 0 0, L_000002af3d39dc70;  1 drivers
v000002af3d38d2e0_0 .net *"_ivl_8", 0 0, L_000002af3d2e1650;  1 drivers
v000002af3d38dd80_0 .net *"_ivl_81", 0 0, L_000002af3d39c410;  1 drivers
v000002af3d38c840_0 .net *"_ivl_82", 0 0, L_000002af3d3a4f30;  1 drivers
v000002af3d38e1e0_0 .net *"_ivl_84", 0 0, L_000002af3d3a54e0;  1 drivers
v000002af3d38ca20_0 .net *"_ivl_87", 0 0, L_000002af3d39e710;  1 drivers
v000002af3d38d920_0 .net *"_ivl_88", 0 0, L_000002af3d3a4c20;  1 drivers
v000002af3d38cd40_0 .net *"_ivl_90", 0 0, L_000002af3d3a4830;  1 drivers
v000002af3d38d380_0 .net *"_ivl_92", 31 0, L_000002af3d39c050;  1 drivers
v000002af3d38e960_0 .net *"_ivl_94", 31 0, L_000002af3d3a44b0;  1 drivers
v000002af3d38df60_0 .net "ina", 31 0, L_000002af3d39c230;  1 drivers
v000002af3d38d240_0 .net "inb", 31 0, L_000002af3d39cff0;  alias, 1 drivers
v000002af3d38d420_0 .net "inc", 31 0, v000002af3d38a7c0_0;  alias, 1 drivers
v000002af3d38c660_0 .net "ind", 31 0, L_000002af3d3a0510;  alias, 1 drivers
v000002af3d38d7e0_0 .net "ine", 31 0, v000002af3d372fa0_0;  alias, 1 drivers
L_000002af3d3c00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002af3d38e280_0 .net "inf", 31 0, L_000002af3d3c00d0;  1 drivers
L_000002af3d3c0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002af3d38d4c0_0 .net "ing", 31 0, L_000002af3d3c0118;  1 drivers
L_000002af3d3c0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002af3d38e8c0_0 .net "inh", 31 0, L_000002af3d3c0160;  1 drivers
v000002af3d38d560_0 .net "out", 31 0, L_000002af3d3a4210;  alias, 1 drivers
v000002af3d38c520_0 .net "sel", 2 0, L_000002af3d39caf0;  alias, 1 drivers
L_000002af3d3a3d50 .part L_000002af3d39caf0, 2, 1;
L_000002af3d3a3e90 .part L_000002af3d39caf0, 1, 1;
L_000002af3d3a3f30 .part L_000002af3d39caf0, 0, 1;
LS_000002af3d3a3850_0_0 .concat [ 1 1 1 1], L_000002af3d27e060, L_000002af3d27e060, L_000002af3d27e060, L_000002af3d27e060;
LS_000002af3d3a3850_0_4 .concat [ 1 1 1 1], L_000002af3d27e060, L_000002af3d27e060, L_000002af3d27e060, L_000002af3d27e060;
LS_000002af3d3a3850_0_8 .concat [ 1 1 1 1], L_000002af3d27e060, L_000002af3d27e060, L_000002af3d27e060, L_000002af3d27e060;
LS_000002af3d3a3850_0_12 .concat [ 1 1 1 1], L_000002af3d27e060, L_000002af3d27e060, L_000002af3d27e060, L_000002af3d27e060;
LS_000002af3d3a3850_0_16 .concat [ 1 1 1 1], L_000002af3d27e060, L_000002af3d27e060, L_000002af3d27e060, L_000002af3d27e060;
LS_000002af3d3a3850_0_20 .concat [ 1 1 1 1], L_000002af3d27e060, L_000002af3d27e060, L_000002af3d27e060, L_000002af3d27e060;
LS_000002af3d3a3850_0_24 .concat [ 1 1 1 1], L_000002af3d27e060, L_000002af3d27e060, L_000002af3d27e060, L_000002af3d27e060;
LS_000002af3d3a3850_0_28 .concat [ 1 1 1 1], L_000002af3d27e060, L_000002af3d27e060, L_000002af3d27e060, L_000002af3d27e060;
LS_000002af3d3a3850_1_0 .concat [ 4 4 4 4], LS_000002af3d3a3850_0_0, LS_000002af3d3a3850_0_4, LS_000002af3d3a3850_0_8, LS_000002af3d3a3850_0_12;
LS_000002af3d3a3850_1_4 .concat [ 4 4 4 4], LS_000002af3d3a3850_0_16, LS_000002af3d3a3850_0_20, LS_000002af3d3a3850_0_24, LS_000002af3d3a3850_0_28;
L_000002af3d3a3850 .concat [ 16 16 0 0], LS_000002af3d3a3850_1_0, LS_000002af3d3a3850_1_4;
L_000002af3d3a3cb0 .part L_000002af3d39caf0, 2, 1;
L_000002af3d3a3ad0 .part L_000002af3d39caf0, 1, 1;
L_000002af3d3a3b70 .part L_000002af3d39caf0, 0, 1;
LS_000002af3d3a38f0_0_0 .concat [ 1 1 1 1], L_000002af3d3a57f0, L_000002af3d3a57f0, L_000002af3d3a57f0, L_000002af3d3a57f0;
LS_000002af3d3a38f0_0_4 .concat [ 1 1 1 1], L_000002af3d3a57f0, L_000002af3d3a57f0, L_000002af3d3a57f0, L_000002af3d3a57f0;
LS_000002af3d3a38f0_0_8 .concat [ 1 1 1 1], L_000002af3d3a57f0, L_000002af3d3a57f0, L_000002af3d3a57f0, L_000002af3d3a57f0;
LS_000002af3d3a38f0_0_12 .concat [ 1 1 1 1], L_000002af3d3a57f0, L_000002af3d3a57f0, L_000002af3d3a57f0, L_000002af3d3a57f0;
LS_000002af3d3a38f0_0_16 .concat [ 1 1 1 1], L_000002af3d3a57f0, L_000002af3d3a57f0, L_000002af3d3a57f0, L_000002af3d3a57f0;
LS_000002af3d3a38f0_0_20 .concat [ 1 1 1 1], L_000002af3d3a57f0, L_000002af3d3a57f0, L_000002af3d3a57f0, L_000002af3d3a57f0;
LS_000002af3d3a38f0_0_24 .concat [ 1 1 1 1], L_000002af3d3a57f0, L_000002af3d3a57f0, L_000002af3d3a57f0, L_000002af3d3a57f0;
LS_000002af3d3a38f0_0_28 .concat [ 1 1 1 1], L_000002af3d3a57f0, L_000002af3d3a57f0, L_000002af3d3a57f0, L_000002af3d3a57f0;
LS_000002af3d3a38f0_1_0 .concat [ 4 4 4 4], LS_000002af3d3a38f0_0_0, LS_000002af3d3a38f0_0_4, LS_000002af3d3a38f0_0_8, LS_000002af3d3a38f0_0_12;
LS_000002af3d3a38f0_1_4 .concat [ 4 4 4 4], LS_000002af3d3a38f0_0_16, LS_000002af3d3a38f0_0_20, LS_000002af3d3a38f0_0_24, LS_000002af3d3a38f0_0_28;
L_000002af3d3a38f0 .concat [ 16 16 0 0], LS_000002af3d3a38f0_1_0, LS_000002af3d3a38f0_1_4;
L_000002af3d3a3c10 .part L_000002af3d39caf0, 2, 1;
L_000002af3d3a3990 .part L_000002af3d39caf0, 1, 1;
L_000002af3d39d6d0 .part L_000002af3d39caf0, 0, 1;
LS_000002af3d39c690_0_0 .concat [ 1 1 1 1], L_000002af3d3a49f0, L_000002af3d3a49f0, L_000002af3d3a49f0, L_000002af3d3a49f0;
LS_000002af3d39c690_0_4 .concat [ 1 1 1 1], L_000002af3d3a49f0, L_000002af3d3a49f0, L_000002af3d3a49f0, L_000002af3d3a49f0;
LS_000002af3d39c690_0_8 .concat [ 1 1 1 1], L_000002af3d3a49f0, L_000002af3d3a49f0, L_000002af3d3a49f0, L_000002af3d3a49f0;
LS_000002af3d39c690_0_12 .concat [ 1 1 1 1], L_000002af3d3a49f0, L_000002af3d3a49f0, L_000002af3d3a49f0, L_000002af3d3a49f0;
LS_000002af3d39c690_0_16 .concat [ 1 1 1 1], L_000002af3d3a49f0, L_000002af3d3a49f0, L_000002af3d3a49f0, L_000002af3d3a49f0;
LS_000002af3d39c690_0_20 .concat [ 1 1 1 1], L_000002af3d3a49f0, L_000002af3d3a49f0, L_000002af3d3a49f0, L_000002af3d3a49f0;
LS_000002af3d39c690_0_24 .concat [ 1 1 1 1], L_000002af3d3a49f0, L_000002af3d3a49f0, L_000002af3d3a49f0, L_000002af3d3a49f0;
LS_000002af3d39c690_0_28 .concat [ 1 1 1 1], L_000002af3d3a49f0, L_000002af3d3a49f0, L_000002af3d3a49f0, L_000002af3d3a49f0;
LS_000002af3d39c690_1_0 .concat [ 4 4 4 4], LS_000002af3d39c690_0_0, LS_000002af3d39c690_0_4, LS_000002af3d39c690_0_8, LS_000002af3d39c690_0_12;
LS_000002af3d39c690_1_4 .concat [ 4 4 4 4], LS_000002af3d39c690_0_16, LS_000002af3d39c690_0_20, LS_000002af3d39c690_0_24, LS_000002af3d39c690_0_28;
L_000002af3d39c690 .concat [ 16 16 0 0], LS_000002af3d39c690_1_0, LS_000002af3d39c690_1_4;
L_000002af3d39e670 .part L_000002af3d39caf0, 2, 1;
L_000002af3d39e490 .part L_000002af3d39caf0, 1, 1;
L_000002af3d39dbd0 .part L_000002af3d39caf0, 0, 1;
LS_000002af3d39d1d0_0_0 .concat [ 1 1 1 1], L_000002af3d3a4440, L_000002af3d3a4440, L_000002af3d3a4440, L_000002af3d3a4440;
LS_000002af3d39d1d0_0_4 .concat [ 1 1 1 1], L_000002af3d3a4440, L_000002af3d3a4440, L_000002af3d3a4440, L_000002af3d3a4440;
LS_000002af3d39d1d0_0_8 .concat [ 1 1 1 1], L_000002af3d3a4440, L_000002af3d3a4440, L_000002af3d3a4440, L_000002af3d3a4440;
LS_000002af3d39d1d0_0_12 .concat [ 1 1 1 1], L_000002af3d3a4440, L_000002af3d3a4440, L_000002af3d3a4440, L_000002af3d3a4440;
LS_000002af3d39d1d0_0_16 .concat [ 1 1 1 1], L_000002af3d3a4440, L_000002af3d3a4440, L_000002af3d3a4440, L_000002af3d3a4440;
LS_000002af3d39d1d0_0_20 .concat [ 1 1 1 1], L_000002af3d3a4440, L_000002af3d3a4440, L_000002af3d3a4440, L_000002af3d3a4440;
LS_000002af3d39d1d0_0_24 .concat [ 1 1 1 1], L_000002af3d3a4440, L_000002af3d3a4440, L_000002af3d3a4440, L_000002af3d3a4440;
LS_000002af3d39d1d0_0_28 .concat [ 1 1 1 1], L_000002af3d3a4440, L_000002af3d3a4440, L_000002af3d3a4440, L_000002af3d3a4440;
LS_000002af3d39d1d0_1_0 .concat [ 4 4 4 4], LS_000002af3d39d1d0_0_0, LS_000002af3d39d1d0_0_4, LS_000002af3d39d1d0_0_8, LS_000002af3d39d1d0_0_12;
LS_000002af3d39d1d0_1_4 .concat [ 4 4 4 4], LS_000002af3d39d1d0_0_16, LS_000002af3d39d1d0_0_20, LS_000002af3d39d1d0_0_24, LS_000002af3d39d1d0_0_28;
L_000002af3d39d1d0 .concat [ 16 16 0 0], LS_000002af3d39d1d0_1_0, LS_000002af3d39d1d0_1_4;
L_000002af3d39dc70 .part L_000002af3d39caf0, 2, 1;
L_000002af3d39c410 .part L_000002af3d39caf0, 1, 1;
L_000002af3d39e710 .part L_000002af3d39caf0, 0, 1;
LS_000002af3d39c050_0_0 .concat [ 1 1 1 1], L_000002af3d3a4830, L_000002af3d3a4830, L_000002af3d3a4830, L_000002af3d3a4830;
LS_000002af3d39c050_0_4 .concat [ 1 1 1 1], L_000002af3d3a4830, L_000002af3d3a4830, L_000002af3d3a4830, L_000002af3d3a4830;
LS_000002af3d39c050_0_8 .concat [ 1 1 1 1], L_000002af3d3a4830, L_000002af3d3a4830, L_000002af3d3a4830, L_000002af3d3a4830;
LS_000002af3d39c050_0_12 .concat [ 1 1 1 1], L_000002af3d3a4830, L_000002af3d3a4830, L_000002af3d3a4830, L_000002af3d3a4830;
LS_000002af3d39c050_0_16 .concat [ 1 1 1 1], L_000002af3d3a4830, L_000002af3d3a4830, L_000002af3d3a4830, L_000002af3d3a4830;
LS_000002af3d39c050_0_20 .concat [ 1 1 1 1], L_000002af3d3a4830, L_000002af3d3a4830, L_000002af3d3a4830, L_000002af3d3a4830;
LS_000002af3d39c050_0_24 .concat [ 1 1 1 1], L_000002af3d3a4830, L_000002af3d3a4830, L_000002af3d3a4830, L_000002af3d3a4830;
LS_000002af3d39c050_0_28 .concat [ 1 1 1 1], L_000002af3d3a4830, L_000002af3d3a4830, L_000002af3d3a4830, L_000002af3d3a4830;
LS_000002af3d39c050_1_0 .concat [ 4 4 4 4], LS_000002af3d39c050_0_0, LS_000002af3d39c050_0_4, LS_000002af3d39c050_0_8, LS_000002af3d39c050_0_12;
LS_000002af3d39c050_1_4 .concat [ 4 4 4 4], LS_000002af3d39c050_0_16, LS_000002af3d39c050_0_20, LS_000002af3d39c050_0_24, LS_000002af3d39c050_0_28;
L_000002af3d39c050 .concat [ 16 16 0 0], LS_000002af3d39c050_1_0, LS_000002af3d39c050_1_4;
S_000002af3d36f9f0 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_000002af3d139f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v000002af3d38cde0_0 .net "Write_Data", 31 0, v000002af3d363740_0;  alias, 1 drivers
v000002af3d38d100_0 .net "addr", 31 0, v000002af3d361620_0;  alias, 1 drivers
v000002af3d38db00_0 .net "clk", 0 0, L_000002af3d2e07e0;  alias, 1 drivers
v000002af3d38e320_0 .net "mem_out", 31 0, v000002af3d38d880_0;  alias, 1 drivers
v000002af3d38e3c0_0 .net "mem_read", 0 0, v000002af3d3614e0_0;  alias, 1 drivers
v000002af3d38e460_0 .net "mem_write", 0 0, v000002af3d361800_0;  alias, 1 drivers
S_000002af3d36fb80 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_000002af3d36f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v000002af3d38ea00 .array "DataMem", 1023 0, 31 0;
v000002af3d38d740_0 .net "Data_In", 31 0, v000002af3d363740_0;  alias, 1 drivers
v000002af3d38d880_0 .var "Data_Out", 31 0;
v000002af3d38e0a0_0 .net "Write_en", 0 0, v000002af3d361800_0;  alias, 1 drivers
v000002af3d38c8e0_0 .net "addr", 31 0, v000002af3d361620_0;  alias, 1 drivers
v000002af3d38e140_0 .net "clk", 0 0, L_000002af3d2e07e0;  alias, 1 drivers
v000002af3d38c2a0_0 .var/i "i", 31 0;
S_000002af3d36fd10 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_000002af3d139f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_000002af3d39ba70 .param/l "add" 0 9 6, C4<000000100000>;
P_000002af3d39baa8 .param/l "addi" 0 9 11, C4<001000000000>;
P_000002af3d39bae0 .param/l "addu" 0 9 6, C4<000000100001>;
P_000002af3d39bb18 .param/l "and_" 0 9 6, C4<000000100100>;
P_000002af3d39bb50 .param/l "andi" 0 9 11, C4<001100000000>;
P_000002af3d39bb88 .param/l "beq" 0 9 16, C4<000100000000>;
P_000002af3d39bbc0 .param/l "bne" 0 9 16, C4<000101000000>;
P_000002af3d39bbf8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_000002af3d39bc30 .param/l "j" 0 9 19, C4<000010000000>;
P_000002af3d39bc68 .param/l "jal" 0 9 19, C4<000011000000>;
P_000002af3d39bca0 .param/l "jr" 0 9 8, C4<000000001000>;
P_000002af3d39bcd8 .param/l "lw" 0 9 13, C4<100011000000>;
P_000002af3d39bd10 .param/l "nor_" 0 9 7, C4<000000100111>;
P_000002af3d39bd48 .param/l "or_" 0 9 6, C4<000000100101>;
P_000002af3d39bd80 .param/l "ori" 0 9 12, C4<001101000000>;
P_000002af3d39bdb8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_000002af3d39bdf0 .param/l "sll" 0 9 7, C4<000000000000>;
P_000002af3d39be28 .param/l "slt" 0 9 8, C4<000000101010>;
P_000002af3d39be60 .param/l "slti" 0 9 14, C4<001010000000>;
P_000002af3d39be98 .param/l "srl" 0 9 7, C4<000000000010>;
P_000002af3d39bed0 .param/l "sub" 0 9 6, C4<000000100010>;
P_000002af3d39bf08 .param/l "subu" 0 9 6, C4<000000100011>;
P_000002af3d39bf40 .param/l "sw" 0 9 13, C4<101011000000>;
P_000002af3d39bf78 .param/l "xor_" 0 9 7, C4<000000100110>;
P_000002af3d39bfb0 .param/l "xori" 0 9 12, C4<001110000000>;
v000002af3d38e500_0 .net "MEM_ALU_OUT", 31 0, v000002af3d361620_0;  alias, 1 drivers
v000002af3d38dec0_0 .net "MEM_Data_mem_out", 31 0, v000002af3d38d880_0;  alias, 1 drivers
v000002af3d38e5a0_0 .net "MEM_memread", 0 0, v000002af3d3614e0_0;  alias, 1 drivers
v000002af3d38d9c0_0 .net "MEM_opcode", 11 0, v000002af3d3634c0_0;  alias, 1 drivers
v000002af3d38e640_0 .net "MEM_rd_ind", 4 0, v000002af3d361080_0;  alias, 1 drivers
v000002af3d38c5c0_0 .net "MEM_rd_indzero", 0 0, v000002af3d3623e0_0;  alias, 1 drivers
v000002af3d38e780_0 .net "MEM_regwrite", 0 0, v000002af3d3627a0_0;  alias, 1 drivers
v000002af3d38de20_0 .var "WB_ALU_OUT", 31 0;
v000002af3d38c980_0 .var "WB_Data_mem_out", 31 0;
v000002af3d38c700_0 .var "WB_memread", 0 0;
v000002af3d38cc00_0 .var "WB_rd_ind", 4 0;
v000002af3d38dce0_0 .var "WB_rd_indzero", 0 0;
v000002af3d38c340_0 .var "WB_regwrite", 0 0;
v000002af3d38c3e0_0 .net "clk", 0 0, L_000002af3d40aac0;  1 drivers
v000002af3d38c480_0 .var "hlt", 0 0;
v000002af3d38d060_0 .net "rst", 0 0, v000002af3d3a1a50_0;  alias, 1 drivers
E_000002af3d2ec650 .event posedge, v000002af3d362020_0, v000002af3d38c3e0_0;
S_000002af3d370030 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_000002af3d139f80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_000002af3d40ab30 .functor AND 32, v000002af3d38c980_0, L_000002af3d4168c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002af3d40ac10 .functor NOT 1, v000002af3d38c700_0, C4<0>, C4<0>, C4<0>;
L_000002af3d40b070 .functor AND 32, v000002af3d38de20_0, L_000002af3d416820, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002af3d40b0e0 .functor OR 32, L_000002af3d40ab30, L_000002af3d40b070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002af3d38c7a0_0 .net "Write_Data_RegFile", 31 0, L_000002af3d40b0e0;  alias, 1 drivers
v000002af3d38cca0_0 .net *"_ivl_0", 31 0, L_000002af3d4168c0;  1 drivers
v000002af3d38ce80_0 .net *"_ivl_2", 31 0, L_000002af3d40ab30;  1 drivers
v000002af3d38cfc0_0 .net *"_ivl_4", 0 0, L_000002af3d40ac10;  1 drivers
v000002af3d38d1a0_0 .net *"_ivl_6", 31 0, L_000002af3d416820;  1 drivers
v000002af3d3904e0_0 .net *"_ivl_8", 31 0, L_000002af3d40b070;  1 drivers
v000002af3d38fc20_0 .net "alu_out", 31 0, v000002af3d38de20_0;  alias, 1 drivers
v000002af3d38f400_0 .net "mem_out", 31 0, v000002af3d38c980_0;  alias, 1 drivers
v000002af3d38ed20_0 .net "mem_read", 0 0, v000002af3d38c700_0;  alias, 1 drivers
LS_000002af3d4168c0_0_0 .concat [ 1 1 1 1], v000002af3d38c700_0, v000002af3d38c700_0, v000002af3d38c700_0, v000002af3d38c700_0;
LS_000002af3d4168c0_0_4 .concat [ 1 1 1 1], v000002af3d38c700_0, v000002af3d38c700_0, v000002af3d38c700_0, v000002af3d38c700_0;
LS_000002af3d4168c0_0_8 .concat [ 1 1 1 1], v000002af3d38c700_0, v000002af3d38c700_0, v000002af3d38c700_0, v000002af3d38c700_0;
LS_000002af3d4168c0_0_12 .concat [ 1 1 1 1], v000002af3d38c700_0, v000002af3d38c700_0, v000002af3d38c700_0, v000002af3d38c700_0;
LS_000002af3d4168c0_0_16 .concat [ 1 1 1 1], v000002af3d38c700_0, v000002af3d38c700_0, v000002af3d38c700_0, v000002af3d38c700_0;
LS_000002af3d4168c0_0_20 .concat [ 1 1 1 1], v000002af3d38c700_0, v000002af3d38c700_0, v000002af3d38c700_0, v000002af3d38c700_0;
LS_000002af3d4168c0_0_24 .concat [ 1 1 1 1], v000002af3d38c700_0, v000002af3d38c700_0, v000002af3d38c700_0, v000002af3d38c700_0;
LS_000002af3d4168c0_0_28 .concat [ 1 1 1 1], v000002af3d38c700_0, v000002af3d38c700_0, v000002af3d38c700_0, v000002af3d38c700_0;
LS_000002af3d4168c0_1_0 .concat [ 4 4 4 4], LS_000002af3d4168c0_0_0, LS_000002af3d4168c0_0_4, LS_000002af3d4168c0_0_8, LS_000002af3d4168c0_0_12;
LS_000002af3d4168c0_1_4 .concat [ 4 4 4 4], LS_000002af3d4168c0_0_16, LS_000002af3d4168c0_0_20, LS_000002af3d4168c0_0_24, LS_000002af3d4168c0_0_28;
L_000002af3d4168c0 .concat [ 16 16 0 0], LS_000002af3d4168c0_1_0, LS_000002af3d4168c0_1_4;
LS_000002af3d416820_0_0 .concat [ 1 1 1 1], L_000002af3d40ac10, L_000002af3d40ac10, L_000002af3d40ac10, L_000002af3d40ac10;
LS_000002af3d416820_0_4 .concat [ 1 1 1 1], L_000002af3d40ac10, L_000002af3d40ac10, L_000002af3d40ac10, L_000002af3d40ac10;
LS_000002af3d416820_0_8 .concat [ 1 1 1 1], L_000002af3d40ac10, L_000002af3d40ac10, L_000002af3d40ac10, L_000002af3d40ac10;
LS_000002af3d416820_0_12 .concat [ 1 1 1 1], L_000002af3d40ac10, L_000002af3d40ac10, L_000002af3d40ac10, L_000002af3d40ac10;
LS_000002af3d416820_0_16 .concat [ 1 1 1 1], L_000002af3d40ac10, L_000002af3d40ac10, L_000002af3d40ac10, L_000002af3d40ac10;
LS_000002af3d416820_0_20 .concat [ 1 1 1 1], L_000002af3d40ac10, L_000002af3d40ac10, L_000002af3d40ac10, L_000002af3d40ac10;
LS_000002af3d416820_0_24 .concat [ 1 1 1 1], L_000002af3d40ac10, L_000002af3d40ac10, L_000002af3d40ac10, L_000002af3d40ac10;
LS_000002af3d416820_0_28 .concat [ 1 1 1 1], L_000002af3d40ac10, L_000002af3d40ac10, L_000002af3d40ac10, L_000002af3d40ac10;
LS_000002af3d416820_1_0 .concat [ 4 4 4 4], LS_000002af3d416820_0_0, LS_000002af3d416820_0_4, LS_000002af3d416820_0_8, LS_000002af3d416820_0_12;
LS_000002af3d416820_1_4 .concat [ 4 4 4 4], LS_000002af3d416820_0_16, LS_000002af3d416820_0_20, LS_000002af3d416820_0_24, LS_000002af3d416820_0_28;
L_000002af3d416820 .concat [ 16 16 0 0], LS_000002af3d416820_1_0, LS_000002af3d416820_1_4;
    .scope S_000002af3d36f3b0;
T_0 ;
    %wait E_000002af3d2eba90;
    %load/vec4 v000002af3d38ab80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002af3d38a7c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002af3d38b080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002af3d38a180_0;
    %assign/vec4 v000002af3d38a7c0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002af3d36e8c0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002af3d38bd00_0, 0, 32;
T_1.0 ;
    %load/vec4 v000002af3d38bd00_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002af3d38bd00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38b440, 0, 4;
    %load/vec4 v000002af3d38bd00_0;
    %addi 1, 0, 32;
    %store/vec4 v000002af3d38bd00_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38b440, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38b440, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38b440, 0, 4;
    %pushi/vec4 3471394, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38b440, 0, 4;
    %pushi/vec4 65075242, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38b440, 0, 4;
    %pushi/vec4 333447185, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38b440, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38b440, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38b440, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38b440, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38b440, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38b440, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38b440, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38b440, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38b440, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38b440, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38b440, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38b440, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38b440, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38b440, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38b440, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38b440, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38b440, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38b440, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38b440, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38b440, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38b440, 0, 4;
    %end;
    .thread T_1;
    .scope S_000002af3d36f860;
T_2 ;
    %wait E_000002af3d2ebad0;
    %load/vec4 v000002af3d38a9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002af3d379590_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002af3d3794f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002af3d38a2c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002af3d38bbc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002af3d38b4e0_0, 0;
    %assign/vec4 v000002af3d38a0e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002af3d38bb20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000002af3d38b800_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v000002af3d379590_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002af3d3794f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002af3d38a2c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002af3d38bbc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002af3d38b4e0_0, 0;
    %assign/vec4 v000002af3d38a0e0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002af3d38bb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000002af3d38b620_0;
    %assign/vec4 v000002af3d3794f0_0, 0;
    %load/vec4 v000002af3d38a900_0;
    %assign/vec4 v000002af3d379590_0, 0;
    %load/vec4 v000002af3d38b620_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002af3d38bbc0_0, 0;
    %load/vec4 v000002af3d38b620_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002af3d38a0e0_0, 4, 5;
    %load/vec4 v000002af3d38b620_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v000002af3d38b620_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000002af3d38a0e0_0, 4, 5;
    %load/vec4 v000002af3d38b620_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002af3d38b620_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002af3d38b620_0;
    %parti/s 6, 26, 6;
    %load/vec4 v000002af3d38b620_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v000002af3d38b620_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v000002af3d38b620_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v000002af3d38b4e0_0, 0;
    %load/vec4 v000002af3d38b620_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v000002af3d38b620_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000002af3d38a2c0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v000002af3d38b620_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000002af3d38a2c0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000002af3d38b620_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000002af3d38a2c0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002af3d36ef00;
T_3 ;
    %wait E_000002af3d2eba90;
    %load/vec4 v000002af3d3767f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002af3d376390_0, 0, 32;
T_3.2 ;
    %load/vec4 v000002af3d376390_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002af3d376390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d3764d0, 0, 4;
    %load/vec4 v000002af3d376390_0;
    %addi 1, 0, 32;
    %store/vec4 v000002af3d376390_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002af3d376610_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v000002af3d3761b0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000002af3d376110_0;
    %load/vec4 v000002af3d376610_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d3764d0, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d3764d0, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002af3d36ef00;
T_4 ;
    %wait E_000002af3d2ec710;
    %load/vec4 v000002af3d376610_0;
    %load/vec4 v000002af3d376750_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v000002af3d376610_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000002af3d3761b0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002af3d376110_0;
    %assign/vec4 v000002af3d375d50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002af3d376750_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002af3d3764d0, 4;
    %assign/vec4 v000002af3d375d50_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002af3d36ef00;
T_5 ;
    %wait E_000002af3d2ec710;
    %load/vec4 v000002af3d376610_0;
    %load/vec4 v000002af3d375fd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v000002af3d376610_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v000002af3d3761b0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000002af3d376110_0;
    %assign/vec4 v000002af3d375e90_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002af3d375fd0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000002af3d3764d0, 4;
    %assign/vec4 v000002af3d375e90_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002af3d36ef00;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_000002af3d3704e0;
    %jmp t_0;
    .scope S_000002af3d3704e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002af3d375ad0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000002af3d375ad0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000002af3d375ad0_0;
    %ix/getv/s 4, v000002af3d375ad0_0;
    %load/vec4a v000002af3d3764d0, 4;
    %ix/getv/s 4, v000002af3d375ad0_0;
    %load/vec4a v000002af3d3764d0, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002af3d375ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002af3d375ad0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000002af3d36ef00;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000002af3d36ed70;
T_7 ;
    %wait E_000002af3d2ec610;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002af3d377290_0, 0, 32;
    %load/vec4 v000002af3d376d90_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002af3d376d90_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002af3d375b70_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002af3d377290_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002af3d376d90_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002af3d376d90_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002af3d376d90_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002af3d375b70_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002af3d377290_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v000002af3d375b70_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000002af3d375b70_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000002af3d377290_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002af3d36ebe0;
T_8 ;
    %wait E_000002af3d2eba90;
    %load/vec4 v000002af3d37b7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002af3d37c150_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002af3d37b930_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v000002af3d37b930_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v000002af3d37c150_0;
    %load/vec4 v000002af3d37b430_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002af3d37c150_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002af3d37c150_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002af3d37c150_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002af3d37c150_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002af3d37c150_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002af3d37c150_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002af3d36ebe0;
T_9 ;
    %wait E_000002af3d2eba90;
    %load/vec4 v000002af3d37b7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002af3d37be30_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002af3d37a7b0_0;
    %assign/vec4 v000002af3d37be30_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002af3d36f220;
T_10 ;
    %wait E_000002af3d2ebc10;
    %load/vec4 v000002af3d37ce70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002af3d37d050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002af3d37d2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002af3d37cfb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002af3d37ad50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002af3d37adf0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002af3d37bd90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v000002af3d37b2f0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v000002af3d37af30_0;
    %load/vec4 v000002af3d37b570_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v000002af3d37b610_0;
    %load/vec4 v000002af3d37b570_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v000002af3d37ba70_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v000002af3d37bcf0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v000002af3d37af30_0;
    %load/vec4 v000002af3d37aad0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v000002af3d37b610_0;
    %load/vec4 v000002af3d37aad0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002af3d37d050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002af3d37d2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002af3d37cfb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002af3d37ad50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002af3d37adf0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000002af3d37b6b0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002af3d37d050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002af3d37d2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002af3d37cfb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002af3d37ad50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002af3d37adf0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002af3d37d050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002af3d37d2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002af3d37cfb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002af3d37ad50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002af3d37adf0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002af3d36f540;
T_11 ;
    %wait E_000002af3d2ec410;
    %load/vec4 v000002af3d372aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002af3d3743a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002af3d373d60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d374260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d373400_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d374760_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d3734a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d373180_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d373cc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002af3d373360_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d3735e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d374300_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d373860_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002af3d373900_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002af3d373680_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002af3d3746c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002af3d373220_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002af3d3737c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002af3d3732c0_0, 0;
    %assign/vec4 v000002af3d373c20_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002af3d371c40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000002af3d372640_0;
    %assign/vec4 v000002af3d373c20_0, 0;
    %load/vec4 v000002af3d371100_0;
    %assign/vec4 v000002af3d3732c0_0, 0;
    %load/vec4 v000002af3d371740_0;
    %assign/vec4 v000002af3d3737c0_0, 0;
    %load/vec4 v000002af3d371880_0;
    %assign/vec4 v000002af3d373220_0, 0;
    %load/vec4 v000002af3d372f00_0;
    %assign/vec4 v000002af3d3746c0_0, 0;
    %load/vec4 v000002af3d372960_0;
    %assign/vec4 v000002af3d373680_0, 0;
    %load/vec4 v000002af3d3725a0_0;
    %assign/vec4 v000002af3d373900_0, 0;
    %load/vec4 v000002af3d372000_0;
    %assign/vec4 v000002af3d373860_0, 0;
    %load/vec4 v000002af3d3716a0_0;
    %assign/vec4 v000002af3d374300_0, 0;
    %load/vec4 v000002af3d371240_0;
    %assign/vec4 v000002af3d3735e0_0, 0;
    %load/vec4 v000002af3d3711a0_0;
    %assign/vec4 v000002af3d373360_0, 0;
    %load/vec4 v000002af3d372500_0;
    %assign/vec4 v000002af3d373cc0_0, 0;
    %load/vec4 v000002af3d3723c0_0;
    %assign/vec4 v000002af3d373180_0, 0;
    %load/vec4 v000002af3d371f60_0;
    %assign/vec4 v000002af3d3734a0_0, 0;
    %load/vec4 v000002af3d371600_0;
    %assign/vec4 v000002af3d374760_0, 0;
    %load/vec4 v000002af3d371ec0_0;
    %assign/vec4 v000002af3d373400_0, 0;
    %load/vec4 v000002af3d373040_0;
    %assign/vec4 v000002af3d374260_0, 0;
    %load/vec4 v000002af3d3712e0_0;
    %assign/vec4 v000002af3d373d60_0, 0;
    %load/vec4 v000002af3d372280_0;
    %assign/vec4 v000002af3d3743a0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v000002af3d3743a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002af3d373d60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d374260_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d373400_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d374760_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d3734a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d373180_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d373cc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002af3d373360_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d3735e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d374300_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d373860_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002af3d373900_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002af3d373680_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002af3d3746c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002af3d373220_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002af3d3737c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002af3d3732c0_0, 0;
    %assign/vec4 v000002af3d373c20_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002af3d370670;
T_12 ;
    %wait E_000002af3d2ec590;
    %load/vec4 v000002af3d37c330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002af3d370a20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002af3d372fa0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002af3d371560_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d372140_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d372dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d3720a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d371ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d372e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d372820_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d3721e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d370f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d370b60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002af3d370fc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002af3d370c00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002af3d371380_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002af3d3728c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002af3d370de0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002af3d370d40_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002af3d370980_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002af3d370ac0_0, 0;
    %assign/vec4 v000002af3d3708e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000002af3d37bed0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000002af3d372c80_0;
    %assign/vec4 v000002af3d3708e0_0, 0;
    %load/vec4 v000002af3d372320_0;
    %assign/vec4 v000002af3d370ac0_0, 0;
    %load/vec4 v000002af3d372460_0;
    %assign/vec4 v000002af3d370980_0, 0;
    %load/vec4 v000002af3d371e20_0;
    %assign/vec4 v000002af3d370d40_0, 0;
    %load/vec4 v000002af3d370ca0_0;
    %assign/vec4 v000002af3d370de0_0, 0;
    %load/vec4 v000002af3d372780_0;
    %assign/vec4 v000002af3d3728c0_0, 0;
    %load/vec4 v000002af3d372a00_0;
    %assign/vec4 v000002af3d371380_0, 0;
    %load/vec4 v000002af3d371ba0_0;
    %assign/vec4 v000002af3d370c00_0, 0;
    %load/vec4 v000002af3d371b00_0;
    %assign/vec4 v000002af3d370fc0_0, 0;
    %load/vec4 v000002af3d372d20_0;
    %assign/vec4 v000002af3d370b60_0, 0;
    %load/vec4 v000002af3d3726e0_0;
    %assign/vec4 v000002af3d370f20_0, 0;
    %load/vec4 v000002af3d371d80_0;
    %assign/vec4 v000002af3d3721e0_0, 0;
    %load/vec4 v000002af3d371a60_0;
    %assign/vec4 v000002af3d372820_0, 0;
    %load/vec4 v000002af3d3714c0_0;
    %assign/vec4 v000002af3d372e60_0, 0;
    %load/vec4 v000002af3d371060_0;
    %assign/vec4 v000002af3d371ce0_0, 0;
    %load/vec4 v000002af3d371920_0;
    %assign/vec4 v000002af3d3720a0_0, 0;
    %load/vec4 v000002af3d3719c0_0;
    %assign/vec4 v000002af3d372dc0_0, 0;
    %load/vec4 v000002af3d372b40_0;
    %assign/vec4 v000002af3d372140_0, 0;
    %load/vec4 v000002af3d3717e0_0;
    %assign/vec4 v000002af3d371560_0, 0;
    %load/vec4 v000002af3d371420_0;
    %assign/vec4 v000002af3d372fa0_0, 0;
    %load/vec4 v000002af3d372be0_0;
    %assign/vec4 v000002af3d370a20_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v000002af3d370a20_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002af3d372fa0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002af3d371560_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d372140_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d372dc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d3720a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d371ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d372e60_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d372820_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d3721e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d370f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d370b60_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002af3d370fc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002af3d370c00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002af3d371380_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002af3d3728c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002af3d370de0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002af3d370d40_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002af3d370980_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002af3d370ac0_0, 0;
    %assign/vec4 v000002af3d3708e0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002af3d16ca50;
T_13 ;
    %wait E_000002af3d2eab10;
    %load/vec4 v000002af3d3660d0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002af3d365db0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002af3d365db0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002af3d365db0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002af3d365db0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002af3d365db0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002af3d365db0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002af3d365db0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002af3d365db0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002af3d365db0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002af3d365db0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002af3d365db0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002af3d365db0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002af3d365db0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002af3d365db0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002af3d365db0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002af3d365db0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002af3d365db0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002af3d365db0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002af3d365db0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002af3d365db0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002af3d365db0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002af3d365db0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002af3d16c8c0;
T_14 ;
    %wait E_000002af3d2ea990;
    %load/vec4 v000002af3d365630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v000002af3d3653b0_0;
    %pad/u 33;
    %load/vec4 v000002af3d366170_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v000002af3d365d10_0, 0;
    %assign/vec4 v000002af3d3656d0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v000002af3d3653b0_0;
    %pad/u 33;
    %load/vec4 v000002af3d366170_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v000002af3d365d10_0, 0;
    %assign/vec4 v000002af3d3656d0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v000002af3d3653b0_0;
    %pad/u 33;
    %load/vec4 v000002af3d366170_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v000002af3d365d10_0, 0;
    %assign/vec4 v000002af3d3656d0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v000002af3d3653b0_0;
    %pad/u 33;
    %load/vec4 v000002af3d366170_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v000002af3d365d10_0, 0;
    %assign/vec4 v000002af3d3656d0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v000002af3d3653b0_0;
    %pad/u 33;
    %load/vec4 v000002af3d366170_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v000002af3d365d10_0, 0;
    %assign/vec4 v000002af3d3656d0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v000002af3d3653b0_0;
    %pad/u 33;
    %load/vec4 v000002af3d366170_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v000002af3d365d10_0, 0;
    %assign/vec4 v000002af3d3656d0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v000002af3d366170_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v000002af3d3656d0_0;
    %load/vec4 v000002af3d366170_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002af3d3653b0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000002af3d366170_0;
    %sub;
    %part/u 1;
    %load/vec4 v000002af3d366170_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v000002af3d3656d0_0, 0;
    %load/vec4 v000002af3d3653b0_0;
    %ix/getv 4, v000002af3d366170_0;
    %shiftl 4;
    %assign/vec4 v000002af3d365d10_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v000002af3d366170_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v000002af3d3656d0_0;
    %load/vec4 v000002af3d366170_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000002af3d3653b0_0;
    %load/vec4 v000002af3d366170_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000002af3d366170_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v000002af3d3656d0_0, 0;
    %load/vec4 v000002af3d3653b0_0;
    %ix/getv 4, v000002af3d366170_0;
    %shiftr 4;
    %assign/vec4 v000002af3d365d10_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002af3d3656d0_0, 0;
    %load/vec4 v000002af3d3653b0_0;
    %load/vec4 v000002af3d366170_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v000002af3d365d10_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002af3d3656d0_0, 0;
    %load/vec4 v000002af3d366170_0;
    %load/vec4 v000002af3d3653b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v000002af3d365d10_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000002af3d0b69c0;
T_15 ;
    %wait E_000002af3d2eaed0;
    %load/vec4 v000002af3d362020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v000002af3d3623e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d3627a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d361800_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d3614e0_0, 0;
    %split/vec4 12;
    %assign/vec4 v000002af3d3634c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002af3d361080_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002af3d363740_0, 0;
    %assign/vec4 v000002af3d361620_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000002af3d284300_0;
    %assign/vec4 v000002af3d361620_0, 0;
    %load/vec4 v000002af3d361e40_0;
    %assign/vec4 v000002af3d363740_0, 0;
    %load/vec4 v000002af3d363060_0;
    %assign/vec4 v000002af3d361080_0, 0;
    %load/vec4 v000002af3d26e990_0;
    %assign/vec4 v000002af3d3634c0_0, 0;
    %load/vec4 v000002af3d284bc0_0;
    %assign/vec4 v000002af3d3614e0_0, 0;
    %load/vec4 v000002af3d26e850_0;
    %assign/vec4 v000002af3d361800_0, 0;
    %load/vec4 v000002af3d362d40_0;
    %assign/vec4 v000002af3d3627a0_0, 0;
    %load/vec4 v000002af3d3636a0_0;
    %assign/vec4 v000002af3d3623e0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002af3d36fb80;
T_16 ;
    %wait E_000002af3d2ec710;
    %load/vec4 v000002af3d38e0a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v000002af3d38d740_0;
    %load/vec4 v000002af3d38c8e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38ea00, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002af3d36fb80;
T_17 ;
    %wait E_000002af3d2ec710;
    %load/vec4 v000002af3d38c8e0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002af3d38ea00, 4;
    %assign/vec4 v000002af3d38d880_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000002af3d36fb80;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002af3d38c2a0_0, 0, 32;
T_18.0 ;
    %load/vec4 v000002af3d38c2a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002af3d38c2a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38ea00, 0, 4;
    %load/vec4 v000002af3d38c2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002af3d38c2a0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38ea00, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38ea00, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38ea00, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38ea00, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38ea00, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38ea00, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38ea00, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38ea00, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38ea00, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002af3d38ea00, 0, 4;
    %end;
    .thread T_18;
    .scope S_000002af3d36fb80;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002af3d38c2a0_0, 0, 32;
T_19.0 ;
    %load/vec4 v000002af3d38c2a0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000002af3d38c2a0_0;
    %load/vec4a v000002af3d38ea00, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v000002af3d38c2a0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002af3d38c2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002af3d38c2a0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000002af3d36fd10;
T_20 ;
    %wait E_000002af3d2ec650;
    %load/vec4 v000002af3d38d060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v000002af3d38dce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d38c480_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d38c340_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002af3d38c700_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002af3d38cc00_0, 0;
    %split/vec4 32;
    %assign/vec4 v000002af3d38c980_0, 0;
    %assign/vec4 v000002af3d38de20_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000002af3d38e500_0;
    %assign/vec4 v000002af3d38de20_0, 0;
    %load/vec4 v000002af3d38dec0_0;
    %assign/vec4 v000002af3d38c980_0, 0;
    %load/vec4 v000002af3d38e5a0_0;
    %assign/vec4 v000002af3d38c700_0, 0;
    %load/vec4 v000002af3d38e640_0;
    %assign/vec4 v000002af3d38cc00_0, 0;
    %load/vec4 v000002af3d38e780_0;
    %assign/vec4 v000002af3d38c340_0, 0;
    %load/vec4 v000002af3d38c5c0_0;
    %assign/vec4 v000002af3d38dce0_0, 0;
    %load/vec4 v000002af3d38d9c0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v000002af3d38c480_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000002af3d139f80;
T_21 ;
    %wait E_000002af3d2eae90;
    %load/vec4 v000002af3d3a2450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002af3d3a37b0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000002af3d3a37b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002af3d3a37b0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000002af3d30bb00;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002af3d3a19b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002af3d3a1a50_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000002af3d30bb00;
T_23 ;
    %delay 1, 0;
    %load/vec4 v000002af3d3a19b0_0;
    %inv;
    %assign/vec4 v000002af3d3a19b0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_000002af3d30bb00;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./InsertionSort(SiliCore_version)/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002af3d3a1a50_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002af3d3a1a50_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v000002af3d3a1370_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
