

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Sun Jun 26 16:40:41 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  4.970 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  7.000 ns|  7.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                    |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance              |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |s_V_decision_function_21_fu_136     |decision_function_21  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_1_decision_function_20_fu_144   |decision_function_20  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_2_decision_function_9_fu_158    |decision_function_9   |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_3_decision_function_6_fu_168    |decision_function_6   |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_4_decision_function_5_fu_176    |decision_function_5   |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_5_decision_function_4_fu_186    |decision_function_4   |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_6_decision_function_3_fu_194    |decision_function_3   |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_7_decision_function_2_fu_204    |decision_function_2   |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_8_decision_function_1_fu_216    |decision_function_1   |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_9_decision_function_fu_224      |decision_function     |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_10_decision_function_19_fu_232  |decision_function_19  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_11_decision_function_18_fu_240  |decision_function_18  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_12_decision_function_17_fu_250  |decision_function_17  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_13_decision_function_16_fu_260  |decision_function_16  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_14_decision_function_15_fu_270  |decision_function_15  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_15_decision_function_14_fu_280  |decision_function_14  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_16_decision_function_13_fu_288  |decision_function_13  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_17_decision_function_12_fu_298  |decision_function_12  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_18_decision_function_11_fu_306  |decision_function_11  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_19_decision_function_10_fu_314  |decision_function_10  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_20_decision_function_8_fu_322   |decision_function_8   |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        |s_V_21_decision_function_7_fu_328   |decision_function_7   |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +------------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    718|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|   2160|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|     160|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     160|   2878|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+----------------------+---------+----+---+-----+-----+
    |              Instance              |        Module        | BRAM_18K| DSP| FF| LUT | URAM|
    +------------------------------------+----------------------+---------+----+---+-----+-----+
    |s_V_9_decision_function_fu_224      |decision_function     |        0|   0|  0|   91|    0|
    |s_V_8_decision_function_1_fu_216    |decision_function_1   |        0|   0|  0|   97|    0|
    |s_V_19_decision_function_10_fu_314  |decision_function_10  |        0|   0|  0|   61|    0|
    |s_V_18_decision_function_11_fu_306  |decision_function_11  |        0|   0|  0|   63|    0|
    |s_V_17_decision_function_12_fu_298  |decision_function_12  |        0|   0|  0|   63|    0|
    |s_V_16_decision_function_13_fu_288  |decision_function_13  |        0|   0|  0|   99|    0|
    |s_V_15_decision_function_14_fu_280  |decision_function_14  |        0|   0|  0|   99|    0|
    |s_V_14_decision_function_15_fu_270  |decision_function_15  |        0|   0|  0|   91|    0|
    |s_V_13_decision_function_16_fu_260  |decision_function_16  |        0|   0|  0|   91|    0|
    |s_V_12_decision_function_17_fu_250  |decision_function_17  |        0|   0|  0|   99|    0|
    |s_V_11_decision_function_18_fu_240  |decision_function_18  |        0|   0|  0|   91|    0|
    |s_V_10_decision_function_19_fu_232  |decision_function_19  |        0|   0|  0|   99|    0|
    |s_V_7_decision_function_2_fu_204    |decision_function_2   |        0|   0|  0|  171|    0|
    |s_V_1_decision_function_20_fu_144   |decision_function_20  |        0|   0|  0|  171|    0|
    |s_V_decision_function_21_fu_136     |decision_function_21  |        0|   0|  0|   97|    0|
    |s_V_6_decision_function_3_fu_194    |decision_function_3   |        0|   0|  0|   99|    0|
    |s_V_5_decision_function_4_fu_186    |decision_function_4   |        0|   0|  0|   91|    0|
    |s_V_4_decision_function_5_fu_176    |decision_function_5   |        0|   0|  0|  201|    0|
    |s_V_3_decision_function_6_fu_168    |decision_function_6   |        0|   0|  0|   97|    0|
    |s_V_21_decision_function_7_fu_328   |decision_function_7   |        0|   0|  0|   29|    0|
    |s_V_20_decision_function_8_fu_322   |decision_function_8   |        0|   0|  0|   61|    0|
    |s_V_2_decision_function_9_fu_158    |decision_function_9   |        0|   0|  0|   99|    0|
    +------------------------------------+----------------------+---------+----+---+-----+-----+
    |Total                               |                      |        0|   0|  0| 2160|    0|
    +------------------------------------+----------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln712_10_fu_376_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln712_11_fu_382_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln712_12_fu_388_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln712_13_fu_394_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln712_14_fu_400_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln712_15_fu_406_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln712_16_fu_412_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln712_17_fu_418_p2  |         +|   0|  0|  32|          32|           7|
    |add_ln712_18_fu_424_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln712_19_fu_430_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln712_1_fu_340_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln712_20_fu_436_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln712_2_fu_346_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln712_3_fu_352_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln712_4_fu_358_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln712_5_fu_442_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln712_6_fu_364_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln712_7_fu_370_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln712_8_fu_446_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln712_9_fu_451_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln712_fu_334_p2     |         +|   0|  0|  32|          32|          32|
    |ap_return               |         +|   0|  0|  32|          32|          32|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 718|         704|         679|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln712_20_reg_481  |  32|   0|   32|          0|
    |add_ln712_3_reg_466   |  32|   0|   32|          0|
    |add_ln712_4_reg_471   |  32|   0|   32|          0|
    |add_ln712_7_reg_476   |  32|   0|   32|          0|
    |s_V_5_reg_461         |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 160|   0|  160|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|     myproject|  return value|
|p_read     |   in|   32|     ap_none|        p_read|        scalar|
|p_read1    |   in|   32|     ap_none|       p_read1|        scalar|
|p_read2    |   in|   32|     ap_none|       p_read2|        scalar|
|p_read3    |   in|   32|     ap_none|       p_read3|        scalar|
|p_read4    |   in|   32|     ap_none|       p_read4|        scalar|
|p_read5    |   in|   32|     ap_none|       p_read5|        scalar|
|p_read6    |   in|   32|     ap_none|       p_read6|        scalar|
|p_read7    |   in|   32|     ap_none|       p_read7|        scalar|
|p_read8    |   in|   32|     ap_none|       p_read8|        scalar|
|p_read9    |   in|   32|     ap_none|       p_read9|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.97>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read9" [firmware/BDT.h:283->firmware/myproject.cpp:10]   --->   Operation 3 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read8" [firmware/BDT.h:283->firmware/myproject.cpp:10]   --->   Operation 4 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read7" [firmware/BDT.h:283->firmware/myproject.cpp:10]   --->   Operation 5 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read6" [firmware/BDT.h:283->firmware/myproject.cpp:10]   --->   Operation 6 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_5 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read5" [firmware/BDT.h:283->firmware/myproject.cpp:10]   --->   Operation 7 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_6 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4" [firmware/BDT.h:283->firmware/myproject.cpp:10]   --->   Operation 8 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_7 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3" [firmware/BDT.h:283->firmware/myproject.cpp:10]   --->   Operation 9 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_8 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2" [firmware/BDT.h:283->firmware/myproject.cpp:10]   --->   Operation 10 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_9 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1" [firmware/BDT.h:283->firmware/myproject.cpp:10]   --->   Operation 11 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_10 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read" [firmware/BDT.h:283->firmware/myproject.cpp:10]   --->   Operation 12 'read' 'p_read_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.04ns)   --->   "%s_V = call i32 @decision_function.21, i32 %p_read_9, i32 %p_read_5" [firmware/BDT.h:283->firmware/myproject.cpp:10]   --->   Operation 13 'call' 's_V' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [1/1] (3.15ns)   --->   "%s_V_1 = call i32 @decision_function.20, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read_5, i32 %p_read_3" [firmware/BDT.h:288->firmware/myproject.cpp:10]   --->   Operation 14 'call' 's_V_1' <Predicate = true> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 15 [1/1] (2.37ns)   --->   "%s_V_2 = call i32 @decision_function.9, i32 %p_read_8, i32 %p_read_6, i32 %p_read_3" [firmware/BDT.h:293->firmware/myproject.cpp:10]   --->   Operation 15 'call' 's_V_2' <Predicate = true> <Delay = 2.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 16 [1/1] (2.04ns)   --->   "%s_V_3 = call i32 @decision_function.6, i32 %p_read_7, i32 %p_read_2" [firmware/BDT.h:298->firmware/myproject.cpp:10]   --->   Operation 16 'call' 's_V_3' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 17 [1/1] (3.15ns)   --->   "%s_V_4 = call i32 @decision_function.5, i32 %p_read_10, i32 %p_read_7, i32 %p_read_1" [firmware/BDT.h:303->firmware/myproject.cpp:10]   --->   Operation 17 'call' 's_V_4' <Predicate = true> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 18 [1/1] (2.04ns)   --->   "%s_V_5 = call i32 @decision_function.4, i32 %p_read_10, i32 %p_read_4" [firmware/BDT.h:308->firmware/myproject.cpp:10]   --->   Operation 18 'call' 's_V_5' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 19 [1/1] (2.37ns)   --->   "%s_V_6 = call i32 @decision_function.3, i32 %p_read_6, i32 %p_read_5, i32 %p_read_1" [firmware/BDT.h:313->firmware/myproject.cpp:10]   --->   Operation 19 'call' 's_V_6' <Predicate = true> <Delay = 2.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 20 [1/1] (3.48ns)   --->   "%s_V_7 = call i32 @decision_function.2, i32 %p_read_10, i32 %p_read_8, i32 %p_read_7, i32 %p_read_1" [firmware/BDT.h:318->firmware/myproject.cpp:10]   --->   Operation 20 'call' 's_V_7' <Predicate = true> <Delay = 3.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 21 [1/1] (2.04ns)   --->   "%s_V_8 = call i32 @decision_function.1, i32 %p_read_4, i32 %p_read_3" [firmware/BDT.h:323->firmware/myproject.cpp:10]   --->   Operation 21 'call' 's_V_8' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 22 [1/1] (2.04ns)   --->   "%s_V_9 = call i32 @decision_function, i32 %p_read_8, i32 %p_read_3" [firmware/BDT.h:328->firmware/myproject.cpp:10]   --->   Operation 22 'call' 's_V_9' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 23 [1/1] (2.37ns)   --->   "%s_V_10 = call i32 @decision_function.19, i32 %p_read_9, i32 %p_read_6" [firmware/BDT.h:333->firmware/myproject.cpp:10]   --->   Operation 23 'call' 's_V_10' <Predicate = true> <Delay = 2.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 24 [1/1] (2.04ns)   --->   "%s_V_11 = call i32 @decision_function.18, i32 %p_read_10, i32 %p_read_6, i32 %p_read_2" [firmware/BDT.h:338->firmware/myproject.cpp:10]   --->   Operation 24 'call' 's_V_11' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 25 [1/1] (2.37ns)   --->   "%s_V_12 = call i32 @decision_function.17, i32 %p_read_7, i32 %p_read_5, i32 %p_read_2" [firmware/BDT.h:343->firmware/myproject.cpp:10]   --->   Operation 25 'call' 's_V_12' <Predicate = true> <Delay = 2.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 26 [1/1] (2.04ns)   --->   "%s_V_13 = call i32 @decision_function.16, i32 %p_read_10, i32 %p_read_7, i32 %p_read_5" [firmware/BDT.h:348->firmware/myproject.cpp:10]   --->   Operation 26 'call' 's_V_13' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 27 [1/1] (2.04ns)   --->   "%s_V_14 = call i32 @decision_function.15, i32 %p_read_10, i32 %p_read_2, i32 %p_read_1" [firmware/BDT.h:353->firmware/myproject.cpp:10]   --->   Operation 27 'call' 's_V_14' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 28 [1/1] (2.37ns)   --->   "%s_V_15 = call i32 @decision_function.14, i32 %p_read_9, i32 %p_read_6" [firmware/BDT.h:358->firmware/myproject.cpp:10]   --->   Operation 28 'call' 's_V_15' <Predicate = true> <Delay = 2.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 29 [1/1] (2.37ns)   --->   "%s_V_16 = call i32 @decision_function.13, i32 %p_read_8, i32 %p_read_3, i32 %p_read_1" [firmware/BDT.h:363->firmware/myproject.cpp:10]   --->   Operation 29 'call' 's_V_16' <Predicate = true> <Delay = 2.37> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 30 [1/1] (1.98ns)   --->   "%s_V_17 = call i32 @decision_function.12, i32 %p_read_10, i32 %p_read_4" [firmware/BDT.h:368->firmware/myproject.cpp:10]   --->   Operation 30 'call' 's_V_17' <Predicate = true> <Delay = 1.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 31 [1/1] (1.98ns)   --->   "%s_V_18 = call i32 @decision_function.11, i32 %p_read_5, i32 %p_read_2" [firmware/BDT.h:373->firmware/myproject.cpp:10]   --->   Operation 31 'call' 's_V_18' <Predicate = true> <Delay = 1.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 32 [1/1] (1.65ns)   --->   "%s_V_19 = call i32 @decision_function.10, i32 %p_read_8, i32 %p_read_7" [firmware/BDT.h:378->firmware/myproject.cpp:10]   --->   Operation 32 'call' 's_V_19' <Predicate = true> <Delay = 1.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 33 [1/1] (1.65ns)   --->   "%s_V_20 = call i32 @decision_function.8, i32 %p_read_3" [firmware/BDT.h:383->firmware/myproject.cpp:10]   --->   Operation 33 'call' 's_V_20' <Predicate = true> <Delay = 1.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 34 [1/1] (1.60ns)   --->   "%s_V_21 = call i32 @decision_function.7, i32 %p_read_4" [firmware/BDT.h:388->firmware/myproject.cpp:10]   --->   Operation 34 'call' 's_V_21' <Predicate = true> <Delay = 1.60> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712 = add i32 %s_V_1, i32 %s_V"   --->   Operation 35 'add' 'add_ln712' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_1 = add i32 %s_V_3, i32 %s_V_4"   --->   Operation 36 'add' 'add_ln712_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln712_2 = add i32 %add_ln712_1, i32 %s_V_2"   --->   Operation 37 'add' 'add_ln712_2' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 38 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln712_3 = add i32 %add_ln712_2, i32 %add_ln712"   --->   Operation 38 'add' 'add_ln712_3' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 39 [1/1] (1.20ns)   --->   "%add_ln712_4 = add i32 %s_V_6, i32 %s_V_7"   --->   Operation 39 'add' 'add_ln712_4' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_6 = add i32 %s_V_9, i32 %s_V_10"   --->   Operation 40 'add' 'add_ln712_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 41 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln712_7 = add i32 %add_ln712_6, i32 %s_V_8"   --->   Operation 41 'add' 'add_ln712_7' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_10 = add i32 %s_V_12, i32 %s_V_13"   --->   Operation 42 'add' 'add_ln712_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln712_11 = add i32 %add_ln712_10, i32 %s_V_11"   --->   Operation 43 'add' 'add_ln712_11' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_12 = add i32 %s_V_15, i32 %s_V_16"   --->   Operation 44 'add' 'add_ln712_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 45 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln712_13 = add i32 %add_ln712_12, i32 %s_V_14"   --->   Operation 45 'add' 'add_ln712_13' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_14 = add i32 %add_ln712_13, i32 %add_ln712_11"   --->   Operation 46 'add' 'add_ln712_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 47 [1/1] (1.20ns)   --->   "%add_ln712_15 = add i32 %s_V_18, i32 %s_V_19"   --->   Operation 47 'add' 'add_ln712_15' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_16 = add i32 %add_ln712_15, i32 %s_V_17"   --->   Operation 48 'add' 'add_ln712_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_17 = add i32 %s_V_21, i32 109"   --->   Operation 49 'add' 'add_ln712_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln712_18 = add i32 %add_ln712_17, i32 %s_V_20"   --->   Operation 50 'add' 'add_ln712_18' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 51 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln712_19 = add i32 %add_ln712_18, i32 %add_ln712_16"   --->   Operation 51 'add' 'add_ln712_19' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 52 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln712_20 = add i32 %add_ln712_19, i32 %add_ln712_14"   --->   Operation 52 'add' 'add_ln712_20' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [firmware/myproject.cpp:4]   --->   Operation 53 'specpipeline' 'specpipeline_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_5 = add i32 %add_ln712_4, i32 %s_V_5"   --->   Operation 54 'add' 'add_ln712_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln712_8 = add i32 %add_ln712_7, i32 %add_ln712_5"   --->   Operation 55 'add' 'add_ln712_8' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_9 = add i32 %add_ln712_8, i32 %add_ln712_3"   --->   Operation 56 'add' 'add_ln712_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.88ns) (root node of TernaryAdder)   --->   "%add_ln712_21 = add i32 %add_ln712_20, i32 %add_ln712_9"   --->   Operation 57 'add' 'add_ln712_21' <Predicate = true> <Delay = 0.88> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln712 = ret i32 %add_ln712_21"   --->   Operation 58 'ret' 'ret_ln712' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1         (read        ) [ 000]
p_read_2         (read        ) [ 000]
p_read_3         (read        ) [ 000]
p_read_4         (read        ) [ 000]
p_read_5         (read        ) [ 000]
p_read_6         (read        ) [ 000]
p_read_7         (read        ) [ 000]
p_read_8         (read        ) [ 000]
p_read_9         (read        ) [ 000]
p_read_10        (read        ) [ 000]
s_V              (call        ) [ 000]
s_V_1            (call        ) [ 000]
s_V_2            (call        ) [ 000]
s_V_3            (call        ) [ 000]
s_V_4            (call        ) [ 000]
s_V_5            (call        ) [ 011]
s_V_6            (call        ) [ 000]
s_V_7            (call        ) [ 000]
s_V_8            (call        ) [ 000]
s_V_9            (call        ) [ 000]
s_V_10           (call        ) [ 000]
s_V_11           (call        ) [ 000]
s_V_12           (call        ) [ 000]
s_V_13           (call        ) [ 000]
s_V_14           (call        ) [ 000]
s_V_15           (call        ) [ 000]
s_V_16           (call        ) [ 000]
s_V_17           (call        ) [ 000]
s_V_18           (call        ) [ 000]
s_V_19           (call        ) [ 000]
s_V_20           (call        ) [ 000]
s_V_21           (call        ) [ 000]
add_ln712        (add         ) [ 000]
add_ln712_1      (add         ) [ 000]
add_ln712_2      (add         ) [ 000]
add_ln712_3      (add         ) [ 011]
add_ln712_4      (add         ) [ 011]
add_ln712_6      (add         ) [ 000]
add_ln712_7      (add         ) [ 011]
add_ln712_10     (add         ) [ 000]
add_ln712_11     (add         ) [ 000]
add_ln712_12     (add         ) [ 000]
add_ln712_13     (add         ) [ 000]
add_ln712_14     (add         ) [ 000]
add_ln712_15     (add         ) [ 000]
add_ln712_16     (add         ) [ 000]
add_ln712_17     (add         ) [ 000]
add_ln712_18     (add         ) [ 000]
add_ln712_19     (add         ) [ 000]
add_ln712_20     (add         ) [ 011]
specpipeline_ln4 (specpipeline) [ 000]
add_ln712_5      (add         ) [ 000]
add_ln712_8      (add         ) [ 000]
add_ln712_9      (add         ) [ 000]
add_ln712_21     (add         ) [ 000]
ret_ln712        (ret         ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.21"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.20"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.9"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.19"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.18"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.17"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.15"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.14"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.13"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.11"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.10"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.8"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="decision_function.7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="p_read_1_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_read_2_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_read_3_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_read_4_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_read_5_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_read_6_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_read_7_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_read_8_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_read_9_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="p_read_10_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_10/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="s_V_decision_function_21_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="32" slack="0"/>
<pin id="140" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="s_V_1_decision_function_20_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="0" index="3" bw="32" slack="0"/>
<pin id="149" dir="0" index="4" bw="32" slack="0"/>
<pin id="150" dir="0" index="5" bw="32" slack="0"/>
<pin id="151" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="s_V_2_decision_function_9_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="32" slack="0"/>
<pin id="162" dir="0" index="3" bw="32" slack="0"/>
<pin id="163" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_2/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="s_V_3_decision_function_6_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="32" slack="0"/>
<pin id="172" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_3/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="s_V_4_decision_function_5_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="32" slack="0"/>
<pin id="180" dir="0" index="3" bw="32" slack="0"/>
<pin id="181" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_4/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="s_V_5_decision_function_4_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="32" slack="0"/>
<pin id="190" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_5/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="s_V_6_decision_function_3_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="32" slack="0"/>
<pin id="198" dir="0" index="3" bw="32" slack="0"/>
<pin id="199" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_6/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="s_V_7_decision_function_2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="0" index="2" bw="32" slack="0"/>
<pin id="208" dir="0" index="3" bw="32" slack="0"/>
<pin id="209" dir="0" index="4" bw="32" slack="0"/>
<pin id="210" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_7/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="s_V_8_decision_function_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="32" slack="0"/>
<pin id="220" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_8/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="s_V_9_decision_function_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="32" slack="0"/>
<pin id="228" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_9/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="s_V_10_decision_function_19_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="32" slack="0"/>
<pin id="236" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_10/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="s_V_11_decision_function_18_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="32" slack="0"/>
<pin id="244" dir="0" index="3" bw="32" slack="0"/>
<pin id="245" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_11/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="s_V_12_decision_function_17_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="0" index="2" bw="32" slack="0"/>
<pin id="254" dir="0" index="3" bw="32" slack="0"/>
<pin id="255" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_12/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="s_V_13_decision_function_16_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="0" index="2" bw="32" slack="0"/>
<pin id="264" dir="0" index="3" bw="32" slack="0"/>
<pin id="265" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_13/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="s_V_14_decision_function_15_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="0" index="2" bw="32" slack="0"/>
<pin id="274" dir="0" index="3" bw="32" slack="0"/>
<pin id="275" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_14/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="s_V_15_decision_function_14_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="0" index="2" bw="32" slack="0"/>
<pin id="284" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_15/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="s_V_16_decision_function_13_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="0" index="2" bw="32" slack="0"/>
<pin id="292" dir="0" index="3" bw="32" slack="0"/>
<pin id="293" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_16/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="s_V_17_decision_function_12_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="0" index="2" bw="32" slack="0"/>
<pin id="302" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_17/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="s_V_18_decision_function_11_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="0" index="2" bw="32" slack="0"/>
<pin id="310" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_18/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="s_V_19_decision_function_10_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="0" index="2" bw="32" slack="0"/>
<pin id="318" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_19/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="s_V_20_decision_function_8_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_20/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="s_V_21_decision_function_7_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="s_V_21/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln712_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln712_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_1/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln712_2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="32" slack="0"/>
<pin id="349" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_2/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln712_3_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_3/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln712_4_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="0"/>
<pin id="360" dir="0" index="1" bw="32" slack="0"/>
<pin id="361" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_4/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln712_6_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_6/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln712_7_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_7/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln712_10_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_10/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln712_11_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_11/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="add_ln712_12_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_12/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln712_13_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_13/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="add_ln712_14_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_14/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln712_15_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_15/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln712_16_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_16/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln712_17_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="8" slack="0"/>
<pin id="421" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_17/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln712_18_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_18/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="add_ln712_19_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_19/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln712_20_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_20/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="add_ln712_5_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="0" index="1" bw="32" slack="1"/>
<pin id="445" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_5/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="add_ln712_8_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="0" index="1" bw="32" slack="0"/>
<pin id="449" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_8/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln712_9_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="1"/>
<pin id="454" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_9/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln712_21_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln712_21/2 "/>
</bind>
</comp>

<comp id="461" class="1005" name="s_V_5_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="1"/>
<pin id="463" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_V_5 "/>
</bind>
</comp>

<comp id="466" class="1005" name="add_ln712_3_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln712_3 "/>
</bind>
</comp>

<comp id="471" class="1005" name="add_ln712_4_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="1"/>
<pin id="473" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln712_4 "/>
</bind>
</comp>

<comp id="476" class="1005" name="add_ln712_7_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln712_7 "/>
</bind>
</comp>

<comp id="481" class="1005" name="add_ln712_20_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="1"/>
<pin id="483" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln712_20 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="20" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="20" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="20" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="124" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="100" pin="2"/><net_sink comp="136" pin=2"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="118" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="112" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="155"><net_src comp="106" pin="2"/><net_sink comp="144" pin=3"/></net>

<net id="156"><net_src comp="100" pin="2"/><net_sink comp="144" pin=4"/></net>

<net id="157"><net_src comp="88" pin="2"/><net_sink comp="144" pin=5"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="118" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="106" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="88" pin="2"/><net_sink comp="158" pin=3"/></net>

<net id="173"><net_src comp="28" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="112" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="82" pin="2"/><net_sink comp="168" pin=2"/></net>

<net id="182"><net_src comp="30" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="130" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="112" pin="2"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="76" pin="2"/><net_sink comp="176" pin=3"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="130" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="94" pin="2"/><net_sink comp="186" pin=2"/></net>

<net id="200"><net_src comp="34" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="106" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="202"><net_src comp="100" pin="2"/><net_sink comp="194" pin=2"/></net>

<net id="203"><net_src comp="76" pin="2"/><net_sink comp="194" pin=3"/></net>

<net id="211"><net_src comp="36" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="130" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="118" pin="2"/><net_sink comp="204" pin=2"/></net>

<net id="214"><net_src comp="112" pin="2"/><net_sink comp="204" pin=3"/></net>

<net id="215"><net_src comp="76" pin="2"/><net_sink comp="204" pin=4"/></net>

<net id="221"><net_src comp="38" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="94" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="88" pin="2"/><net_sink comp="216" pin=2"/></net>

<net id="229"><net_src comp="40" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="118" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="88" pin="2"/><net_sink comp="224" pin=2"/></net>

<net id="237"><net_src comp="42" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="124" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="106" pin="2"/><net_sink comp="232" pin=2"/></net>

<net id="246"><net_src comp="44" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="130" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="106" pin="2"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="82" pin="2"/><net_sink comp="240" pin=3"/></net>

<net id="256"><net_src comp="46" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="112" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="100" pin="2"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="82" pin="2"/><net_sink comp="250" pin=3"/></net>

<net id="266"><net_src comp="48" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="130" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="112" pin="2"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="100" pin="2"/><net_sink comp="260" pin=3"/></net>

<net id="276"><net_src comp="50" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="130" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="278"><net_src comp="82" pin="2"/><net_sink comp="270" pin=2"/></net>

<net id="279"><net_src comp="76" pin="2"/><net_sink comp="270" pin=3"/></net>

<net id="285"><net_src comp="52" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="124" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="106" pin="2"/><net_sink comp="280" pin=2"/></net>

<net id="294"><net_src comp="54" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="118" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="88" pin="2"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="76" pin="2"/><net_sink comp="288" pin=3"/></net>

<net id="303"><net_src comp="56" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="130" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="94" pin="2"/><net_sink comp="298" pin=2"/></net>

<net id="311"><net_src comp="58" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="100" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="82" pin="2"/><net_sink comp="306" pin=2"/></net>

<net id="319"><net_src comp="60" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="118" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="112" pin="2"/><net_sink comp="314" pin=2"/></net>

<net id="326"><net_src comp="62" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="88" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="64" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="94" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="144" pin="6"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="136" pin="3"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="168" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="176" pin="4"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="158" pin="4"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="334" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="194" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="204" pin="5"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="224" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="232" pin="3"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="216" pin="3"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="250" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="260" pin="4"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="240" pin="4"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="280" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="288" pin="4"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="388" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="270" pin="4"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="394" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="382" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="306" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="314" pin="3"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="298" pin="3"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="328" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="66" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="322" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="424" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="412" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="400" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="450"><net_src comp="442" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="446" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="460"><net_src comp="451" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="464"><net_src comp="186" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="469"><net_src comp="352" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="474"><net_src comp="358" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="479"><net_src comp="370" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="484"><net_src comp="436" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="456" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_read | {}
	Port: p_read1 | {}
	Port: p_read2 | {}
	Port: p_read3 | {}
	Port: p_read4 | {}
	Port: p_read5 | {}
	Port: p_read6 | {}
	Port: p_read7 | {}
	Port: p_read8 | {}
	Port: p_read9 | {}
 - Input state : 
	Port: myproject : p_read | {1 }
	Port: myproject : p_read1 | {1 }
	Port: myproject : p_read2 | {1 }
	Port: myproject : p_read3 | {1 }
	Port: myproject : p_read4 | {1 }
	Port: myproject : p_read5 | {1 }
	Port: myproject : p_read6 | {1 }
	Port: myproject : p_read7 | {1 }
	Port: myproject : p_read8 | {1 }
	Port: myproject : p_read9 | {1 }
  - Chain level:
	State 1
		add_ln712 : 1
		add_ln712_1 : 1
		add_ln712_2 : 2
		add_ln712_3 : 3
		add_ln712_4 : 1
		add_ln712_6 : 1
		add_ln712_7 : 2
		add_ln712_10 : 1
		add_ln712_11 : 2
		add_ln712_12 : 1
		add_ln712_13 : 2
		add_ln712_14 : 3
		add_ln712_15 : 1
		add_ln712_16 : 2
		add_ln712_17 : 1
		add_ln712_18 : 2
		add_ln712_19 : 3
		add_ln712_20 : 4
	State 2
		add_ln712_8 : 1
		add_ln712_9 : 2
		add_ln712_21 : 3
		ret_ln712 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|          |   s_V_decision_function_21_fu_136  |    0    |    96   |
|          |  s_V_1_decision_function_20_fu_144 |    0    |   169   |
|          |  s_V_2_decision_function_9_fu_158  |    0    |    98   |
|          |  s_V_3_decision_function_6_fu_168  |    0    |    96   |
|          |  s_V_4_decision_function_5_fu_176  |    0    |   199   |
|          |  s_V_5_decision_function_4_fu_186  |    0    |    90   |
|          |  s_V_6_decision_function_3_fu_194  |    0    |    98   |
|          |  s_V_7_decision_function_2_fu_204  |    0    |   169   |
|          |  s_V_8_decision_function_1_fu_216  |    0    |    96   |
|          |   s_V_9_decision_function_fu_224   |    0    |    90   |
|   call   | s_V_10_decision_function_19_fu_232 |    0    |    98   |
|          | s_V_11_decision_function_18_fu_240 |    0    |    90   |
|          | s_V_12_decision_function_17_fu_250 |    0    |    98   |
|          | s_V_13_decision_function_16_fu_260 |    0    |    90   |
|          | s_V_14_decision_function_15_fu_270 |    0    |    90   |
|          | s_V_15_decision_function_14_fu_280 |    0    |    98   |
|          | s_V_16_decision_function_13_fu_288 |    0    |    98   |
|          | s_V_17_decision_function_12_fu_298 |    0    |    62   |
|          | s_V_18_decision_function_11_fu_306 |    0    |    62   |
|          | s_V_19_decision_function_10_fu_314 |    0    |    60   |
|          |  s_V_20_decision_function_8_fu_322 |    0    |    60   |
|          |  s_V_21_decision_function_7_fu_328 |    0    |    29   |
|----------|------------------------------------|---------|---------|
|          |          add_ln712_fu_334          |    0    |    32   |
|          |         add_ln712_1_fu_340         |    0    |    32   |
|          |         add_ln712_2_fu_346         |    0    |    32   |
|          |         add_ln712_3_fu_352         |    0    |    32   |
|          |         add_ln712_4_fu_358         |    0    |    39   |
|          |         add_ln712_6_fu_364         |    0    |    32   |
|          |         add_ln712_7_fu_370         |    0    |    32   |
|          |         add_ln712_10_fu_376        |    0    |    32   |
|          |         add_ln712_11_fu_382        |    0    |    32   |
|          |         add_ln712_12_fu_388        |    0    |    32   |
|    add   |         add_ln712_13_fu_394        |    0    |    32   |
|          |         add_ln712_14_fu_400        |    0    |    32   |
|          |         add_ln712_15_fu_406        |    0    |    39   |
|          |         add_ln712_16_fu_412        |    0    |    32   |
|          |         add_ln712_17_fu_418        |    0    |    32   |
|          |         add_ln712_18_fu_424        |    0    |    32   |
|          |         add_ln712_19_fu_430        |    0    |    32   |
|          |         add_ln712_20_fu_436        |    0    |    32   |
|          |         add_ln712_5_fu_442         |    0    |    32   |
|          |         add_ln712_8_fu_446         |    0    |    32   |
|          |         add_ln712_9_fu_451         |    0    |    32   |
|          |         add_ln712_21_fu_456        |    0    |    32   |
|----------|------------------------------------|---------|---------|
|          |         p_read_1_read_fu_76        |    0    |    0    |
|          |         p_read_2_read_fu_82        |    0    |    0    |
|          |         p_read_3_read_fu_88        |    0    |    0    |
|          |         p_read_4_read_fu_94        |    0    |    0    |
|   read   |        p_read_5_read_fu_100        |    0    |    0    |
|          |        p_read_6_read_fu_106        |    0    |    0    |
|          |        p_read_7_read_fu_112        |    0    |    0    |
|          |        p_read_8_read_fu_118        |    0    |    0    |
|          |        p_read_9_read_fu_124        |    0    |    0    |
|          |        p_read_10_read_fu_130       |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   2854  |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|add_ln712_20_reg_481|   32   |
| add_ln712_3_reg_466|   32   |
| add_ln712_4_reg_471|   32   |
| add_ln712_7_reg_476|   32   |
|    s_V_5_reg_461   |   32   |
+--------------------+--------+
|        Total       |   160  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  2854  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   160  |    -   |
+-----------+--------+--------+
|   Total   |   160  |  2854  |
+-----------+--------+--------+
