<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Dec 14 18:17:20 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets ctrlword_595_3[13]]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets \ADC_work/clk_divided]
            1736 items scored, 1570 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 9.199ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \ADC_work/cnt__i0  (from \ADC_work/clk_divided +)
   Destination:    FD1S3JX    D              \ADC_work/sda_out_r_155  (to \ADC_work/clk_divided +)

   Delay:                  14.039ns  (30.2% logic, 69.8% route), 10 logic levels.

 Constraint Details:

     14.039ns data_path \ADC_work/cnt__i0 to \ADC_work/sda_out_r_155 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 9.199ns

 Path Details: \ADC_work/cnt__i0 to \ADC_work/sda_out_r_155

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ADC_work/cnt__i0 (from \ADC_work/clk_divided)
Route        11   e 1.689                                  \ADC_work/cnt[0]
LUT4        ---     0.493              B to Z              \ADC_work/i4474_2_lut_rep_590_3_lut
Route         4   e 1.340                                  \ADC_work/n33047
LUT4        ---     0.493              A to Z              \ADC_work/i857_3_lut_rep_693
Route        17   e 1.819                                  n34280
LUT4        ---     0.493              C to Z              \ADC_work/mux_35_i3_3_lut_3_lut_4_lut
Route         2   e 1.141                                  \ADC_work/n176
MOFX0       ---     0.378             C0 to Z              \ADC_work/i28892
Route         1   e 0.941                                  \ADC_work/sda_out_N_177
LUT4        ---     0.493              A to Z              \ADC_work/i18811_4_lut
Route         1   e 0.020                                  \ADC_work/sda_out_N_176
MUXL5       ---     0.233           ALUT to Z              \ADC_work/i17697
Route         1   e 0.941                                  \ADC_work/n20698
LUT4        ---     0.493              C to Z              \ADC_work/n21122_bdd_4_lut
Route         1   e 0.020                                  \ADC_work/n31791
MUXL5       ---     0.233           BLUT to Z              \ADC_work/i28848
Route         1   e 0.941                                  \ADC_work/n31792
LUT4        ---     0.493              A to Z              \ADC_work/n31792_bdd_3_lut
Route         1   e 0.941                                  \ADC_work/n31793
                  --------
                   14.039  (30.2% logic, 69.8% route), 10 logic levels.


Error:  The following path violates requirements by 9.142ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \ADC_work/cnt__i1  (from \ADC_work/clk_divided +)
   Destination:    FD1S3JX    D              \ADC_work/sda_out_r_155  (to \ADC_work/clk_divided +)

   Delay:                  13.982ns  (30.4% logic, 69.6% route), 10 logic levels.

 Constraint Details:

     13.982ns data_path \ADC_work/cnt__i1 to \ADC_work/sda_out_r_155 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 9.142ns

 Path Details: \ADC_work/cnt__i1 to \ADC_work/sda_out_r_155

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ADC_work/cnt__i1 (from \ADC_work/clk_divided)
Route         9   e 1.632                                  \ADC_work/cnt[1]
LUT4        ---     0.493              A to Z              \ADC_work/i4474_2_lut_rep_590_3_lut
Route         4   e 1.340                                  \ADC_work/n33047
LUT4        ---     0.493              A to Z              \ADC_work/i857_3_lut_rep_693
Route        17   e 1.819                                  n34280
LUT4        ---     0.493              C to Z              \ADC_work/mux_35_i3_3_lut_3_lut_4_lut
Route         2   e 1.141                                  \ADC_work/n176
MOFX0       ---     0.378             C0 to Z              \ADC_work/i28892
Route         1   e 0.941                                  \ADC_work/sda_out_N_177
LUT4        ---     0.493              A to Z              \ADC_work/i18811_4_lut
Route         1   e 0.020                                  \ADC_work/sda_out_N_176
MUXL5       ---     0.233           ALUT to Z              \ADC_work/i17697
Route         1   e 0.941                                  \ADC_work/n20698
LUT4        ---     0.493              C to Z              \ADC_work/n21122_bdd_4_lut
Route         1   e 0.020                                  \ADC_work/n31791
MUXL5       ---     0.233           BLUT to Z              \ADC_work/i28848
Route         1   e 0.941                                  \ADC_work/n31792
LUT4        ---     0.493              A to Z              \ADC_work/n31792_bdd_3_lut
Route         1   e 0.941                                  \ADC_work/n31793
                  --------
                   13.982  (30.4% logic, 69.6% route), 10 logic levels.


Error:  The following path violates requirements by 8.972ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \ADC_work/cnt__i2  (from \ADC_work/clk_divided +)
   Destination:    FD1S3JX    D              \ADC_work/sda_out_r_155  (to \ADC_work/clk_divided +)

   Delay:                  13.812ns  (30.7% logic, 69.3% route), 10 logic levels.

 Constraint Details:

     13.812ns data_path \ADC_work/cnt__i2 to \ADC_work/sda_out_r_155 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 8.972ns

 Path Details: \ADC_work/cnt__i2 to \ADC_work/sda_out_r_155

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ADC_work/cnt__i2 (from \ADC_work/clk_divided)
Route         5   e 1.462                                  \ADC_work/cnt[2]
LUT4        ---     0.493              C to Z              \ADC_work/i4474_2_lut_rep_590_3_lut
Route         4   e 1.340                                  \ADC_work/n33047
LUT4        ---     0.493              A to Z              \ADC_work/i857_3_lut_rep_693
Route        17   e 1.819                                  n34280
LUT4        ---     0.493              C to Z              \ADC_work/mux_35_i3_3_lut_3_lut_4_lut
Route         2   e 1.141                                  \ADC_work/n176
MOFX0       ---     0.378             C0 to Z              \ADC_work/i28892
Route         1   e 0.941                                  \ADC_work/sda_out_N_177
LUT4        ---     0.493              A to Z              \ADC_work/i18811_4_lut
Route         1   e 0.020                                  \ADC_work/sda_out_N_176
MUXL5       ---     0.233           ALUT to Z              \ADC_work/i17697
Route         1   e 0.941                                  \ADC_work/n20698
LUT4        ---     0.493              C to Z              \ADC_work/n21122_bdd_4_lut
Route         1   e 0.020                                  \ADC_work/n31791
MUXL5       ---     0.233           BLUT to Z              \ADC_work/i28848
Route         1   e 0.941                                  \ADC_work/n31792
LUT4        ---     0.493              A to Z              \ADC_work/n31792_bdd_3_lut
Route         1   e 0.941                                  \ADC_work/n31793
                  --------
                   13.812  (30.7% logic, 69.3% route), 10 logic levels.

Warning: 14.199 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_in_c]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 20.552ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \LCDdisplay/y_cnt__i1_rep_707  (from clk_in_c +)
   Destination:    FD1P3IX    D              \LCDdisplay/data_reg_i0_i0  (to clk_in_c +)

   Delay:                  25.392ns  (32.5% logic, 67.5% route), 20 logic levels.

 Constraint Details:

     25.392ns data_path \LCDdisplay/y_cnt__i1_rep_707 to \LCDdisplay/data_reg_i0_i0 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 20.552ns

 Path Details: \LCDdisplay/y_cnt__i1_rep_707 to \LCDdisplay/data_reg_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \LCDdisplay/y_cnt__i1_rep_707 (from clk_in_c)
Route        29   e 2.091                                  \LCDdisplay/n34301
LUT4        ---     0.493              A to Z              \LCDdisplay/i1_2_lut_rep_685
Route        11   e 1.632                                  \LCDdisplay/n33142
LUT4        ---     0.493              B to Z              \LCDdisplay/mux_357_Mux_4_i15_3_lut_4_lut
Route        21   e 1.831                                  n2898
LUT4        ---     0.493              B to Z              \LCDdisplay/Mux_410_i1_3_lut
Route         4   e 1.340                                  n1_adj_1593
LUT4        ---     0.493              D to Z              \BCD_transform/i27982_3_lut_4_lut
Route         1   e 0.020                                  n30924
MUXL5       ---     0.233           BLUT to Z              \LCDdisplay/i27984
Route         1   e 0.941                                  \LCDdisplay/n7_adj_1282
LUT4        ---     0.493              D to Z              \LCDdisplay/i27890_4_lut_4_lut
Route         1   e 0.020                                  \LCDdisplay/n30832
MUXL5       ---     0.233           ALUT to Z              \LCDdisplay/i27893
Route         1   e 0.020                                  \LCDdisplay/n30835
MUXL5       ---     0.233             D0 to Z              \LCDdisplay/i27895
Route         1   e 0.941                                  \LCDdisplay/n30837
LUT4        ---     0.493              B to Z              \LCDdisplay/n30830_bdd_3_lut_29164
Route         1   e 0.020                                  \LCDdisplay/n31934
MUXL5       ---     0.233           BLUT to Z              \LCDdisplay/i28952
Route         1   e 0.941                                  \LCDdisplay/n31935
LUT4        ---     0.493              C to Z              \LCDdisplay/n330_bdd_2_lut_28957_3_lut
Route         1   e 0.941                                  \LCDdisplay/n31936
LUT4        ---     0.493              C to Z              \LCDdisplay/i18245_4_lut
Route         1   e 0.941                                  \LCDdisplay/n63
LUT4        ---     0.493              B to Z              \LCDdisplay/i28539_3_lut
Route         1   e 0.941                                  \LCDdisplay/n125
LUT4        ---     0.493              B to Z              \LCDdisplay/i28541_4_lut
Route         1   e 0.020                                  \LCDdisplay/n126
MUXL5       ---     0.233           ALUT to Z              \LCDdisplay/Mux_349_i127
Route         2   e 1.141                                  \LCDdisplay/n127
LUT4        ---     0.493              A to Z              \LCDdisplay/i18207_2_lut
Route         2   e 1.141                                  \LCDdisplay/n2834
LUT4        ---     0.493              A to Z              \LCDdisplay/i17949_4_lut
Route         3   e 1.258                                  \LCDdisplay/n3728
LUT4        ---     0.493              B to Z              \LCDdisplay/mux_454_Mux_0_i1_4_lut
Route         1   e 0.020                                  \LCDdisplay/n1_adj_1371
MUXL5       ---     0.233           ALUT to Z              \LCDdisplay/i12316
Route         1   e 0.941                                  \LCDdisplay/n15334
                  --------
                   25.392  (32.5% logic, 67.5% route), 20 logic levels.


Error:  The following path violates requirements by 20.552ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \LCDdisplay/y_cnt__i1_rep_707  (from clk_in_c +)
   Destination:    FD1P3IX    D              \LCDdisplay/data_reg_i0_i0  (to clk_in_c +)

   Delay:                  25.392ns  (32.5% logic, 67.5% route), 20 logic levels.

 Constraint Details:

     25.392ns data_path \LCDdisplay/y_cnt__i1_rep_707 to \LCDdisplay/data_reg_i0_i0 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 20.552ns

 Path Details: \LCDdisplay/y_cnt__i1_rep_707 to \LCDdisplay/data_reg_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \LCDdisplay/y_cnt__i1_rep_707 (from clk_in_c)
Route        29   e 2.091                                  \LCDdisplay/n34301
LUT4        ---     0.493              A to Z              \LCDdisplay/i1_2_lut_rep_685
Route        11   e 1.632                                  \LCDdisplay/n33142
LUT4        ---     0.493              B to Z              \LCDdisplay/mux_357_Mux_4_i15_3_lut_4_lut
Route        21   e 1.831                                  n2898
LUT4        ---     0.493              B to Z              \LCDdisplay/Mux_410_i1_3_lut
Route         4   e 1.340                                  n1_adj_1593
LUT4        ---     0.493              D to Z              \BCD_transform/i27991_3_lut_4_lut
Route         1   e 0.020                                  n30933
MUXL5       ---     0.233           BLUT to Z              \LCDdisplay/i27993
Route         1   e 0.941                                  \LCDdisplay/n7_adj_1283
LUT4        ---     0.493              D to Z              \LCDdisplay/i27891_4_lut_4_lut
Route         1   e 0.020                                  \LCDdisplay/n30833
MUXL5       ---     0.233           BLUT to Z              \LCDdisplay/i27894
Route         1   e 0.020                                  \LCDdisplay/n30836
MUXL5       ---     0.233             D1 to Z              \LCDdisplay/i27895
Route         1   e 0.941                                  \LCDdisplay/n30837
LUT4        ---     0.493              B to Z              \LCDdisplay/n30830_bdd_3_lut_29164
Route         1   e 0.020                                  \LCDdisplay/n31934
MUXL5       ---     0.233           BLUT to Z              \LCDdisplay/i28952
Route         1   e 0.941                                  \LCDdisplay/n31935
LUT4        ---     0.493              C to Z              \LCDdisplay/n330_bdd_2_lut_28957_3_lut
Route         1   e 0.941                                  \LCDdisplay/n31936
LUT4        ---     0.493              C to Z              \LCDdisplay/i18245_4_lut
Route         1   e 0.941                                  \LCDdisplay/n63
LUT4        ---     0.493              B to Z              \LCDdisplay/i28539_3_lut
Route         1   e 0.941                                  \LCDdisplay/n125
LUT4        ---     0.493              B to Z              \LCDdisplay/i28541_4_lut
Route         1   e 0.020                                  \LCDdisplay/n126
MUXL5       ---     0.233           ALUT to Z              \LCDdisplay/Mux_349_i127
Route         2   e 1.141                                  \LCDdisplay/n127
LUT4        ---     0.493              A to Z              \LCDdisplay/i18207_2_lut
Route         2   e 1.141                                  \LCDdisplay/n2834
LUT4        ---     0.493              A to Z              \LCDdisplay/i17949_4_lut
Route         3   e 1.258                                  \LCDdisplay/n3728
LUT4        ---     0.493              B to Z              \LCDdisplay/mux_454_Mux_0_i1_4_lut
Route         1   e 0.020                                  \LCDdisplay/n1_adj_1371
MUXL5       ---     0.233           ALUT to Z              \LCDdisplay/i12316
Route         1   e 0.941                                  \LCDdisplay/n15334
                  --------
                   25.392  (32.5% logic, 67.5% route), 20 logic levels.


Error:  The following path violates requirements by 20.552ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \LCDdisplay/y_cnt__i1_rep_707  (from clk_in_c +)
   Destination:    FD1P3IX    D              \LCDdisplay/data_reg_i0_i1  (to clk_in_c +)

   Delay:                  25.392ns  (32.5% logic, 67.5% route), 20 logic levels.

 Constraint Details:

     25.392ns data_path \LCDdisplay/y_cnt__i1_rep_707 to \LCDdisplay/data_reg_i0_i1 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 20.552ns

 Path Details: \LCDdisplay/y_cnt__i1_rep_707 to \LCDdisplay/data_reg_i0_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \LCDdisplay/y_cnt__i1_rep_707 (from clk_in_c)
Route        29   e 2.091                                  \LCDdisplay/n34301
LUT4        ---     0.493              A to Z              \LCDdisplay/i1_2_lut_rep_685
Route        11   e 1.632                                  \LCDdisplay/n33142
LUT4        ---     0.493              B to Z              \LCDdisplay/mux_357_Mux_4_i15_3_lut_4_lut
Route        21   e 1.831                                  n2898
LUT4        ---     0.493              B to Z              \LCDdisplay/Mux_410_i1_3_lut
Route         4   e 1.340                                  n1_adj_1593
LUT4        ---     0.493              D to Z              \BCD_transform/i27991_3_lut_4_lut
Route         1   e 0.020                                  n30933
MUXL5       ---     0.233           BLUT to Z              \LCDdisplay/i27993
Route         1   e 0.941                                  \LCDdisplay/n7_adj_1283
LUT4        ---     0.493              D to Z              \LCDdisplay/i27891_4_lut_4_lut
Route         1   e 0.020                                  \LCDdisplay/n30833
MUXL5       ---     0.233           BLUT to Z              \LCDdisplay/i27894
Route         1   e 0.020                                  \LCDdisplay/n30836
MUXL5       ---     0.233             D1 to Z              \LCDdisplay/i27895
Route         1   e 0.941                                  \LCDdisplay/n30837
LUT4        ---     0.493              B to Z              \LCDdisplay/n30830_bdd_3_lut_29164
Route         1   e 0.020                                  \LCDdisplay/n31934
MUXL5       ---     0.233           BLUT to Z              \LCDdisplay/i28952
Route         1   e 0.941                                  \LCDdisplay/n31935
LUT4        ---     0.493              C to Z              \LCDdisplay/n330_bdd_2_lut_28957_3_lut
Route         1   e 0.941                                  \LCDdisplay/n31936
LUT4        ---     0.493              C to Z              \LCDdisplay/i18245_4_lut
Route         1   e 0.941                                  \LCDdisplay/n63
LUT4        ---     0.493              B to Z              \LCDdisplay/i28539_3_lut
Route         1   e 0.941                                  \LCDdisplay/n125
LUT4        ---     0.493              B to Z              \LCDdisplay/i28541_4_lut
Route         1   e 0.020                                  \LCDdisplay/n126
MUXL5       ---     0.233           ALUT to Z              \LCDdisplay/Mux_349_i127
Route         2   e 1.141                                  \LCDdisplay/n127
LUT4        ---     0.493              A to Z              \LCDdisplay/i18207_2_lut
Route         2   e 1.141                                  \LCDdisplay/n2834
LUT4        ---     0.493              A to Z              \LCDdisplay/i17949_4_lut
Route         3   e 1.258                                  \LCDdisplay/n3728
LUT4        ---     0.493              B to Z              \LCDdisplay/mux_454_Mux_1_i1_4_lut
Route         1   e 0.020                                  \LCDdisplay/n1_adj_1363
MUXL5       ---     0.233           ALUT to Z              \LCDdisplay/mux_492_Mux_1_i2
Route         1   e 0.941                                  \LCDdisplay/n2_adj_1364
                  --------
                   25.392  (32.5% logic, 67.5% route), 20 logic levels.

Warning: 25.552 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets ctrlword_595_3[13]]      |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets \ADC_work/clk_divided]   |     5.000 ns|    14.199 ns|    10 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_in_c]                |     5.000 ns|    25.552 ns|    20 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\LCDdisplay/n125                        |       1|    3509|     61.93%
                                        |        |        |
\LCDdisplay/n126                        |       1|    3509|     61.93%
                                        |        |        |
\LCDdisplay/n127                        |       2|    3509|     61.93%
                                        |        |        |
\LCDdisplay/n3728                       |       3|    2220|     39.18%
                                        |        |        |
\LCDdisplay/n2834                       |       2|    2180|     38.48%
                                        |        |        |
\LCDdisplay/n63                         |       1|    2145|     37.86%
                                        |        |        |
\LCDdisplay/n31935                      |       1|    1798|     31.73%
                                        |        |        |
\LCDdisplay/n31936                      |       1|    1798|     31.73%
                                        |        |        |
\LCDdisplay/n13048                      |       1|    1364|     24.07%
                                        |        |        |
\LCDdisplay/n32759                      |       3|    1329|     23.46%
                                        |        |        |
\LCDdisplay/n31934                      |       1|    1207|     21.30%
                                        |        |        |
\LCDdisplay/n34301                      |      29|    1155|     20.38%
                                        |        |        |
\LCDdisplay/n3724                       |       2|    1141|     20.14%
                                        |        |        |
\LCDdisplay/n34303                      |      22|     922|     16.27%
                                        |        |        |
\LCDdisplay/n30837                      |       1|     908|     16.03%
                                        |        |        |
\LCDdisplay/n34299                      |      28|     837|     14.77%
                                        |        |        |
\LCDdisplay/n1_adj_1363                 |       1|     740|     13.06%
                                        |        |        |
\LCDdisplay/n1_adj_1365                 |       1|     740|     13.06%
                                        |        |        |
\LCDdisplay/n1_adj_1371                 |       1|     740|     13.06%
                                        |        |        |
\LCDdisplay/n2_adj_1364                 |       1|     740|     13.06%
                                        |        |        |
\LCDdisplay/n2_adj_1366                 |       1|     740|     13.06%
                                        |        |        |
\LCDdisplay/n15334                      |       1|     740|     13.06%
                                        |        |        |
n33012                                  |      27|     735|     12.97%
                                        |        |        |
\LCDdisplay/n30897                      |       1|     720|     12.71%
                                        |        |        |
\LCDdisplay/n30896                      |       1|     644|     11.37%
                                        |        |        |
n33143                                  |      12|     641|     11.31%
                                        |        |        |
\LCDdisplay/n33079                      |       5|     609|     10.75%
                                        |        |        |
\LCDdisplay/n30830                      |       1|     591|     10.43%
                                        |        |        |
\LCDdisplay/n31933                      |       1|     591|     10.43%
                                        |        |        |
\LCDdisplay/n4_adj_1315                 |       4|     587|     10.36%
                                        |        |        |
n2898                                   |      21|     580|     10.24%
                                        |        |        |
\LCDdisplay/n2_adj_1362                 |       1|     571|     10.08%
                                        |        |        |
\LCDdisplay/n20767                      |       1|     571|     10.08%
                                        |        |        |
\LCDdisplay/n1                          |       1|     570|     10.06%
                                        |        |        |
\LCDdisplay/n2_adj_1358                 |       1|     570|     10.06%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 5666  Score: 81163140

Constraints cover  56854 paths, 2020 nets, and 5688 connections (73.0% coverage)


Peak memory: 152776704 bytes, TRCE: 9945088 bytes, DLYMAN: 655360 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
