--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ise\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf Org-Sword.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11010 paths analyzed, 731 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.642ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_55 (SLICE_X39Y51.A4), 161 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.297ns (Levels of Logic = 7)
  Clock Path Skew:      -0.310ns (0.999 - 1.309)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO7   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y34.B1      net (fanout=1)        0.766   ram_data_out<7>
    SLICE_X46Y34.B       Tilo                  0.043   MIO_data_out<7>
                                                       U4/Mmux_Cpu_data4bus301
    SLICE_X47Y32.B2      net (fanout=4)        0.458   MIO_data_out<7>
    SLICE_X47Y32.BMUX    Tilo                  0.148   mem_right<8>
                                                       Mmux_mem_right301
    SLICE_X46Y34.D2      net (fanout=1)        0.645   mem_right<7>
    SLICE_X46Y34.CMUX    Topdc                 0.237   MIO_data_out<7>
                                                       U5/MUX1_DispData/Mmux_o_429
                                                       U5/MUX1_DispData/Mmux_o_2_f7_28
    SLICE_X40Y45.A2      net (fanout=13)       0.837   Disp_num<7>
    SLICE_X40Y45.A       Tilo                  0.043   U6/SM1/HTS6/MSEG/XLXN_28
                                                       U6/SM1/HTS6/MSEG/XLXI_8
    SLICE_X38Y45.B1      net (fanout=1)        0.450   U6/SM1/HTS6/MSEG/XLXN_28
    SLICE_X38Y45.B       Tilo                  0.043   U6/XLXN_390<54>
                                                       U6/SM1/HTS6/MSEG/XLXI_47
    SLICE_X39Y51.B4      net (fanout=1)        0.543   U6/XLXN_390<55>
    SLICE_X39Y51.B       Tilo                  0.043   U6/M2/buffer<56>
                                                       U6/M2/mux11411
    SLICE_X39Y51.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<55>
    SLICE_X39Y51.CLK     Tas                   0.009   U6/M2/buffer<56>
                                                       U6/M2/buffer_55_rstpot
                                                       U6/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      6.297ns (2.366ns logic, 3.931ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.285ns (Levels of Logic = 7)
  Clock Path Skew:      -0.310ns (0.999 - 1.309)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO7   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y34.B1      net (fanout=1)        0.766   ram_data_out<7>
    SLICE_X46Y34.B       Tilo                  0.043   MIO_data_out<7>
                                                       U4/Mmux_Cpu_data4bus301
    SLICE_X47Y32.B2      net (fanout=4)        0.458   MIO_data_out<7>
    SLICE_X47Y32.BMUX    Tilo                  0.148   mem_right<8>
                                                       Mmux_mem_right301
    SLICE_X46Y34.D2      net (fanout=1)        0.645   mem_right<7>
    SLICE_X46Y34.CMUX    Topdc                 0.237   MIO_data_out<7>
                                                       U5/MUX1_DispData/Mmux_o_429
                                                       U5/MUX1_DispData/Mmux_o_2_f7_28
    SLICE_X41Y45.A2      net (fanout=13)       0.831   Disp_num<7>
    SLICE_X41Y45.A       Tilo                  0.043   U6/XLXN_390<50>
                                                       U6/SM1/HTS6/MSEG/XLXI_7
    SLICE_X38Y45.B2      net (fanout=2)        0.444   U6/SM1/HTS6/MSEG/XLXN_27
    SLICE_X38Y45.B       Tilo                  0.043   U6/XLXN_390<54>
                                                       U6/SM1/HTS6/MSEG/XLXI_47
    SLICE_X39Y51.B4      net (fanout=1)        0.543   U6/XLXN_390<55>
    SLICE_X39Y51.B       Tilo                  0.043   U6/M2/buffer<56>
                                                       U6/M2/mux11411
    SLICE_X39Y51.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<55>
    SLICE_X39Y51.CLK     Tas                   0.009   U6/M2/buffer<56>
                                                       U6/M2/buffer_55_rstpot
                                                       U6/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      6.285ns (2.366ns logic, 3.919ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_55 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.184ns (Levels of Logic = 7)
  Clock Path Skew:      -0.310ns (0.999 - 1.309)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO7   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y34.B1      net (fanout=1)        0.766   ram_data_out<7>
    SLICE_X46Y34.B       Tilo                  0.043   MIO_data_out<7>
                                                       U4/Mmux_Cpu_data4bus301
    SLICE_X47Y32.B2      net (fanout=4)        0.458   MIO_data_out<7>
    SLICE_X47Y32.BMUX    Tilo                  0.148   mem_right<8>
                                                       Mmux_mem_right301
    SLICE_X46Y34.D2      net (fanout=1)        0.645   mem_right<7>
    SLICE_X46Y34.CMUX    Topdc                 0.237   MIO_data_out<7>
                                                       U5/MUX1_DispData/Mmux_o_429
                                                       U5/MUX1_DispData/Mmux_o_2_f7_28
    SLICE_X39Y44.A2      net (fanout=13)       0.808   Disp_num<7>
    SLICE_X39Y44.A       Tilo                  0.043   U6/SM1/HTS6/MSEG/XLXN_26
                                                       U6/SM1/HTS6/MSEG/XLXI_6
    SLICE_X38Y45.B3      net (fanout=2)        0.366   U6/SM1/HTS6/MSEG/XLXN_26
    SLICE_X38Y45.B       Tilo                  0.043   U6/XLXN_390<54>
                                                       U6/SM1/HTS6/MSEG/XLXI_47
    SLICE_X39Y51.B4      net (fanout=1)        0.543   U6/XLXN_390<55>
    SLICE_X39Y51.B       Tilo                  0.043   U6/M2/buffer<56>
                                                       U6/M2/mux11411
    SLICE_X39Y51.A4      net (fanout=1)        0.232   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<55>
    SLICE_X39Y51.CLK     Tas                   0.009   U6/M2/buffer<56>
                                                       U6/M2/buffer_55_rstpot
                                                       U6/M2/buffer_55
    -------------------------------------------------  ---------------------------
    Total                                      6.184ns (2.366ns logic, 3.818ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_52 (SLICE_X39Y50.C5), 123 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.287ns (Levels of Logic = 8)
  Clock Path Skew:      -0.310ns (0.999 - 1.309)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO7   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y34.B1      net (fanout=1)        0.766   ram_data_out<7>
    SLICE_X46Y34.B       Tilo                  0.043   MIO_data_out<7>
                                                       U4/Mmux_Cpu_data4bus301
    SLICE_X47Y32.B2      net (fanout=4)        0.458   MIO_data_out<7>
    SLICE_X47Y32.BMUX    Tilo                  0.148   mem_right<8>
                                                       Mmux_mem_right301
    SLICE_X46Y34.D2      net (fanout=1)        0.645   mem_right<7>
    SLICE_X46Y34.CMUX    Topdc                 0.237   MIO_data_out<7>
                                                       U5/MUX1_DispData/Mmux_o_429
                                                       U5/MUX1_DispData/Mmux_o_2_f7_28
    SLICE_X39Y44.A2      net (fanout=13)       0.808   Disp_num<7>
    SLICE_X39Y44.A       Tilo                  0.043   U6/SM1/HTS6/MSEG/XLXN_26
                                                       U6/SM1/HTS6/MSEG/XLXI_6
    SLICE_X39Y45.B5      net (fanout=2)        0.238   U6/SM1/HTS6/MSEG/XLXN_26
    SLICE_X39Y45.B       Tilo                  0.043   U6/XLXN_390<53>
                                                       U6/SM1/HTS6/MSEG/XLXI_29
    SLICE_X39Y45.A4      net (fanout=1)        0.232   U6/SM1/HTS6/MSEG/XLXN_211
    SLICE_X39Y45.A       Tilo                  0.043   U6/XLXN_390<53>
                                                       U6/SM1/HTS6/MSEG/XLXI_50
    SLICE_X39Y50.D1      net (fanout=1)        0.581   U6/XLXN_390<52>
    SLICE_X39Y50.D       Tilo                  0.043   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X39Y50.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X39Y50.CLK     Tas                   0.009   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      6.287ns (2.409ns logic, 3.878ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.213ns (Levels of Logic = 8)
  Clock Path Skew:      -0.310ns (0.999 - 1.309)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO7   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y34.B1      net (fanout=1)        0.766   ram_data_out<7>
    SLICE_X46Y34.B       Tilo                  0.043   MIO_data_out<7>
                                                       U4/Mmux_Cpu_data4bus301
    SLICE_X47Y32.B2      net (fanout=4)        0.458   MIO_data_out<7>
    SLICE_X47Y32.BMUX    Tilo                  0.148   mem_right<8>
                                                       Mmux_mem_right301
    SLICE_X46Y34.D2      net (fanout=1)        0.645   mem_right<7>
    SLICE_X46Y34.CMUX    Topdc                 0.237   MIO_data_out<7>
                                                       U5/MUX1_DispData/Mmux_o_429
                                                       U5/MUX1_DispData/Mmux_o_2_f7_28
    SLICE_X38Y45.A6      net (fanout=13)       0.698   Disp_num<7>
    SLICE_X38Y45.A       Tilo                  0.043   U6/XLXN_390<54>
                                                       U6/SM1/HTS6/MSEG/XLXI_5
    SLICE_X39Y45.B3      net (fanout=2)        0.274   U6/SM1/HTS6/MSEG/XLXN_119
    SLICE_X39Y45.B       Tilo                  0.043   U6/XLXN_390<53>
                                                       U6/SM1/HTS6/MSEG/XLXI_29
    SLICE_X39Y45.A4      net (fanout=1)        0.232   U6/SM1/HTS6/MSEG/XLXN_211
    SLICE_X39Y45.A       Tilo                  0.043   U6/XLXN_390<53>
                                                       U6/SM1/HTS6/MSEG/XLXI_50
    SLICE_X39Y50.D1      net (fanout=1)        0.581   U6/XLXN_390<52>
    SLICE_X39Y50.D       Tilo                  0.043   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X39Y50.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X39Y50.CLK     Tas                   0.009   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      6.213ns (2.409ns logic, 3.804ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_52 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.888ns (Levels of Logic = 7)
  Clock Path Skew:      -0.310ns (0.999 - 1.309)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO7   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X46Y34.B1      net (fanout=1)        0.766   ram_data_out<7>
    SLICE_X46Y34.B       Tilo                  0.043   MIO_data_out<7>
                                                       U4/Mmux_Cpu_data4bus301
    SLICE_X47Y32.B2      net (fanout=4)        0.458   MIO_data_out<7>
    SLICE_X47Y32.BMUX    Tilo                  0.148   mem_right<8>
                                                       Mmux_mem_right301
    SLICE_X46Y34.D2      net (fanout=1)        0.645   mem_right<7>
    SLICE_X46Y34.CMUX    Topdc                 0.237   MIO_data_out<7>
                                                       U5/MUX1_DispData/Mmux_o_429
                                                       U5/MUX1_DispData/Mmux_o_2_f7_28
    SLICE_X39Y45.B6      net (fanout=13)       0.690   Disp_num<7>
    SLICE_X39Y45.B       Tilo                  0.043   U6/XLXN_390<53>
                                                       U6/SM1/HTS6/MSEG/XLXI_29
    SLICE_X39Y45.A4      net (fanout=1)        0.232   U6/SM1/HTS6/MSEG/XLXN_211
    SLICE_X39Y45.A       Tilo                  0.043   U6/XLXN_390<53>
                                                       U6/SM1/HTS6/MSEG/XLXI_50
    SLICE_X39Y50.D1      net (fanout=1)        0.581   U6/XLXN_390<52>
    SLICE_X39Y50.D       Tilo                  0.043   U6/M2/buffer<52>
                                                       U6/M2/mux11111
    SLICE_X39Y50.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<52>
    SLICE_X39Y50.CLK     Tas                   0.009   U6/M2/buffer<52>
                                                       U6/M2/buffer_52_rstpot
                                                       U6/M2/buffer_52
    -------------------------------------------------  ---------------------------
    Total                                      5.888ns (2.366ns logic, 3.522ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_44 (SLICE_X43Y53.C5), 123 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_44 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.266ns (Levels of Logic = 8)
  Clock Path Skew:      -0.311ns (0.998 - 1.309)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO8   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X53Y40.B3      net (fanout=1)        0.603   ram_data_out<8>
    SLICE_X53Y40.B       Tilo                  0.043   MIO_data_out<8>
                                                       U4/Mmux_Cpu_data4bus311
    SLICE_X47Y32.B4      net (fanout=4)        0.832   MIO_data_out<8>
    SLICE_X47Y32.B       Tilo                  0.043   mem_right<8>
                                                       Mmux_mem_right311
    SLICE_X47Y32.D6      net (fanout=1)        0.101   mem_right<8>
    SLICE_X47Y32.CMUX    Topdc                 0.242   mem_right<8>
                                                       U5/MUX1_DispData/Mmux_o_430
                                                       U5/MUX1_DispData/Mmux_o_2_f7_29
    SLICE_X42Y48.A2      net (fanout=13)       0.871   Disp_num<8>
    SLICE_X42Y48.A       Tilo                  0.043   U6/XLXN_390<47>
                                                       U6/SM1/HTS5/MSEG/XLXI_5
    SLICE_X42Y49.B2      net (fanout=2)        0.532   U6/SM1/HTS5/MSEG/XLXN_119
    SLICE_X42Y49.B       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_29
    SLICE_X42Y49.A4      net (fanout=1)        0.244   U6/SM1/HTS5/MSEG/XLXN_211
    SLICE_X42Y49.A       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_50
    SLICE_X43Y53.D1      net (fanout=1)        0.624   U6/XLXN_390<44>
    SLICE_X43Y53.D       Tilo                  0.043   U6/M2/buffer<44>
                                                       U6/M2/mux10211
    SLICE_X43Y53.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<44>
    SLICE_X43Y53.CLK     Tas                   0.009   U6/M2/buffer<44>
                                                       U6/M2/buffer_44_rstpot
                                                       U6/M2/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      6.266ns (2.309ns logic, 3.957ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_44 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.255ns (Levels of Logic = 8)
  Clock Path Skew:      -0.311ns (0.998 - 1.309)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO11  Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X51Y35.B4      net (fanout=1)        0.688   ram_data_out<11>
    SLICE_X51Y35.B       Tilo                  0.043   MIO_data_out<11>
                                                       U4/Mmux_Cpu_data4bus31
    SLICE_X52Y35.B5      net (fanout=4)        0.247   MIO_data_out<11>
    SLICE_X52Y35.BMUX    Tilo                  0.148   U1/XLXI_7/IR/Q_20_1
                                                       Mmux_mem_right31
    SLICE_X51Y35.D3      net (fanout=1)        0.350   mem_right<11>
    SLICE_X51Y35.CMUX    Topdc                 0.242   MIO_data_out<11>
                                                       U5/MUX1_DispData/Mmux_o_42
                                                       U5/MUX1_DispData/Mmux_o_2_f7_1
    SLICE_X42Y48.A1      net (fanout=13)       1.006   Disp_num<11>
    SLICE_X42Y48.A       Tilo                  0.043   U6/XLXN_390<47>
                                                       U6/SM1/HTS5/MSEG/XLXI_5
    SLICE_X42Y49.B2      net (fanout=2)        0.532   U6/SM1/HTS5/MSEG/XLXN_119
    SLICE_X42Y49.B       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_29
    SLICE_X42Y49.A4      net (fanout=1)        0.244   U6/SM1/HTS5/MSEG/XLXN_211
    SLICE_X42Y49.A       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_50
    SLICE_X43Y53.D1      net (fanout=1)        0.624   U6/XLXN_390<44>
    SLICE_X43Y53.D       Tilo                  0.043   U6/M2/buffer<44>
                                                       U6/M2/mux10211
    SLICE_X43Y53.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<44>
    SLICE_X43Y53.CLK     Tas                   0.009   U6/M2/buffer<44>
                                                       U6/M2/buffer_44_rstpot
                                                       U6/M2/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      6.255ns (2.414ns logic, 3.841ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.557ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_44 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.097ns (Levels of Logic = 8)
  Clock Path Skew:      -0.311ns (0.998 - 1.309)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO8   Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X53Y40.B3      net (fanout=1)        0.603   ram_data_out<8>
    SLICE_X53Y40.B       Tilo                  0.043   MIO_data_out<8>
                                                       U4/Mmux_Cpu_data4bus311
    SLICE_X47Y32.B4      net (fanout=4)        0.832   MIO_data_out<8>
    SLICE_X47Y32.B       Tilo                  0.043   mem_right<8>
                                                       Mmux_mem_right311
    SLICE_X47Y32.D6      net (fanout=1)        0.101   mem_right<8>
    SLICE_X47Y32.CMUX    Topdc                 0.242   mem_right<8>
                                                       U5/MUX1_DispData/Mmux_o_430
                                                       U5/MUX1_DispData/Mmux_o_2_f7_29
    SLICE_X43Y48.A2      net (fanout=13)       0.865   Disp_num<8>
    SLICE_X43Y48.A       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_26
                                                       U6/SM1/HTS5/MSEG/XLXI_6
    SLICE_X42Y49.B3      net (fanout=2)        0.369   U6/SM1/HTS5/MSEG/XLXN_26
    SLICE_X42Y49.B       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_29
    SLICE_X42Y49.A4      net (fanout=1)        0.244   U6/SM1/HTS5/MSEG/XLXN_211
    SLICE_X42Y49.A       Tilo                  0.043   U6/SM1/HTS5/MSEG/XLXN_211
                                                       U6/SM1/HTS5/MSEG/XLXI_50
    SLICE_X43Y53.D1      net (fanout=1)        0.624   U6/XLXN_390<44>
    SLICE_X43Y53.D       Tilo                  0.043   U6/M2/buffer<44>
                                                       U6/M2/mux10211
    SLICE_X43Y53.C5      net (fanout=1)        0.150   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<44>
    SLICE_X43Y53.CLK     Tas                   0.009   U6/M2/buffer<44>
                                                       U6/M2/buffer_44_rstpot
                                                       U6/M2/buffer_44
    -------------------------------------------------  ---------------------------
    Total                                      6.097ns (2.309ns logic, 3.788ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_50 (SLICE_X40Y49.C5), 89 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/buffer_51 (FF)
  Destination:          U6/M2/buffer_50 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.338ns (Levels of Logic = 2)
  Clock Path Skew:      0.263ns (0.755 - 0.492)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/buffer_51 to U6/M2/buffer_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y50.AQ      Tcko                  0.100   U6/M2/buffer<52>
                                                       U6/M2/buffer_51
    SLICE_X40Y49.D3      net (fanout=2)        0.187   U6/M2/buffer<51>
    SLICE_X40Y49.D       Tilo                  0.028   U6/M2/buffer<50>
                                                       U6/M2/mux10911
    SLICE_X40Y49.C5      net (fanout=1)        0.082   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<50>
    SLICE_X40Y49.CLK     Tah         (-Th)     0.059   U6/M2/buffer<50>
                                                       U6/M2/buffer_50_rstpot
                                                       U6/M2/buffer_50
    -------------------------------------------------  ---------------------------
    Total                                      0.338ns (0.069ns logic, 0.269ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.601ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd1 (FF)
  Destination:          U6/M2/buffer_50 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 2)
  Clock Path Skew:      0.237ns (0.755 - 0.518)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd1 to U6/M2/buffer_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y60.AQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd1
    SLICE_X40Y49.D4      net (fanout=73)       0.687   U6/M2/state_FSM_FFd1
    SLICE_X40Y49.D       Tilo                  0.028   U6/M2/buffer<50>
                                                       U6/M2/mux10911
    SLICE_X40Y49.C5      net (fanout=1)        0.082   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<50>
    SLICE_X40Y49.CLK     Tah         (-Th)     0.059   U6/M2/buffer<50>
                                                       U6/M2/buffer_50_rstpot
                                                       U6/M2/buffer_50
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.069ns logic, 0.769ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.707ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/buffer_50 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.944ns (Levels of Logic = 2)
  Clock Path Skew:      0.237ns (0.755 - 0.518)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/buffer_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y60.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X40Y49.D2      net (fanout=74)       0.793   U6/M2/state_FSM_FFd2
    SLICE_X40Y49.D       Tilo                  0.028   U6/M2/buffer<50>
                                                       U6/M2/mux10911
    SLICE_X40Y49.C5      net (fanout=1)        0.082   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<50>
    SLICE_X40Y49.CLK     Tah         (-Th)     0.059   U6/M2/buffer<50>
                                                       U6/M2/buffer_50_rstpot
                                                       U6/M2/buffer_50
    -------------------------------------------------  ---------------------------
    Total                                      0.944ns (0.069ns logic, 0.875ns route)
                                                       (7.3% logic, 92.7% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/shift_count_1 (SLICE_X21Y61.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.163ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/shift_count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.177ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.077 - 0.063)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/shift_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y60.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X21Y61.D6      net (fanout=74)       0.110   U6/M2/state_FSM_FFd2
    SLICE_X21Y61.CLK     Tah         (-Th)     0.033   U6/M2/shift_count<1>
                                                       U6/M2/shift_count_1_rstpot
                                                       U6/M2/shift_count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.177ns (0.067ns logic, 0.110ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/shift_count_3 (SLICE_X20Y61.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.169ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/shift_count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.183ns (Levels of Logic = 1)
  Clock Path Skew:      0.014ns (0.077 - 0.063)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/shift_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y60.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X20Y61.B6      net (fanout=74)       0.142   U6/M2/state_FSM_FFd2
    SLICE_X20Y61.CLK     Tah         (-Th)     0.059   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_3_rstpot
                                                       U6/M2/shift_count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.183ns (0.041ns logic, 0.142ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y7.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y7.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y7.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    6.642|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11010 paths, 0 nets, and 2233 connections

Design statistics:
   Minimum period:   6.642ns{1}   (Maximum frequency: 150.557MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jul 07 18:21:31 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5122 MB



