#============================== Hydride File =================================
#
# Part of the Hydride Compiler Infrastructure.
# <Placeholder for license information>
#
#=============================================================================
#
# Do NOT modify this file. It is automatically generated.
#
#=============================================================================




semantcs = {

            "vpmin_u32" : {
              "target_instructions" : {
                "vpmin_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0","0","32","32","1","16","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 13,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpminq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","1","16","16","1","8","16","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 13,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpminq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","0","32","32","1","16","32","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 13,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpmin_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0","1","8","8","1","4","8","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 13,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpmin_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0","1","16","16","1","8","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 13,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpminq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","1","32","32","1","16","32","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 13,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpmin_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0","1","32","32","1","16","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 13,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpmin_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0","0","16","16","1","8","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 13,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpmin_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0","0","8","8","1","4","8","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 13,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpminq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0","0","8","8","1","4","8","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 13,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpminq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0","1","8","8","1","4","8","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 13,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpminq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","0","16","16","1","8","16","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 13,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vpmin_u32  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 )"', '"(define %0 (concat b a))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %2.new0 (*  e0.new  %arg7))"', '"  (define %lastidx3 (-  %arg6  1))"', '"  (define %6 (+  %2.new0  %lastidx3))"', '"  (define %7 (extract  %6 %2.new0 %0))"', '"  (define %9.new0 (/  e0.new  %arg5))"', '"  (define %10 (+  %9.new0  %arg4))"', '"  (define %11 (*  %10  %arg3))"', '"  (define %lastidx2 (-  %arg2  1))"', '"  (define %16 (+  %11  %lastidx2))"', '"  (define %17 (extract  %16 %11 %0))"', '"  (define %19.downcasted0.ab0 (bvmin %7 %17 %arg1 ))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %24.downcasted0 (extract  %highidx0 %arg0 %19.downcasted0.ab0))"', '"  %24.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vrshrn_n_s64" : {
              "target_instructions" : {
                "vrshrn_n_s64" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","32","-1","0","128","0","-1","0","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 15,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshrn_n_u64" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","32","-1","0","128","0","-1","0","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 15,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vrshrn_n_s64  %arg1 %arg0 a n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 %arg8 %arg9 )"', '"(define %1.downcasted0.ab0 (bvsizeext  n %arg4 %arg3))"', '"(define %2.downcasted0.ab0 (bvsubnw %1.downcasted0.ab0 %arg1 %arg4 %arg2 ))"', '"(define %3.downcasted0 (bvshl  %arg0  %2.downcasted0.ab0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %4.new0 (*  e0.new  %arg9))"', '"  (define %lastidx2 (-  %arg8  1))"', '"  (define %7 (+  %4.new0  %lastidx2))"', '"  (define %8 (extract  %7 %4.new0 a))"', '"  (define %9.downcasted0.ab0 (bvsizeext  %8 %arg4 %arg7))"', '"  (define %10.downcasted0.ab0 (bvaddnw %9.downcasted0.ab0 %3.downcasted0 %arg4 %arg6 ))"', '"  (define %11.downcasted0 (bvlshr  %10.downcasted0.ab0  %1.downcasted0.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg5))"', '"  (define %16.downcasted0 (extract  %highidx0 %arg5 %11.downcasted0))"', '"  %16.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vpaddq_u8" : {
              "target_instructions" : {
                "vpaddq_u8" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 128)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","8","0","16","8","-1","8","4","8"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : None,
                  "lanesize_index" : 4,
                  "in_precision_index" : 4,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },

                "vpaddq_u64" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 128)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","64","0","128","64","-1","64","32","64"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : None,
                  "lanesize_index" : 4,
                  "in_precision_index" : 4,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },

                "vpaddq_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 128)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","32","0","64","32","-1","32","16","32"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : None,
                  "lanesize_index" : 4,
                  "in_precision_index" : 4,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },

                "vpadd_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","32","0","64","32","-1","32","16","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : None,
                  "lanesize_index" : 4,
                  "in_precision_index" : 4,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },

                "vpadd_u8" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","8","0","16","8","-1","8","4","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : None,
                  "lanesize_index" : 4,
                  "in_precision_index" : 4,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },

                "vpadd_s16" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","16","0","32","16","-1","16","8","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : None,
                  "lanesize_index" : 4,
                  "in_precision_index" : 4,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },

                "vpaddq_s64" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 128)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","64","0","128","64","-1","64","32","64"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : None,
                  "lanesize_index" : 4,
                  "in_precision_index" : 4,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },

                "vpaddq_s8" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 128)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","8","0","16","8","-1","8","4","8"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : None,
                  "lanesize_index" : 4,
                  "in_precision_index" : 4,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },

                "vpaddq_u16" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 128)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","16","0","32","16","-1","16","8","16"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : None,
                  "lanesize_index" : 4,
                  "in_precision_index" : 4,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },

                "vpadd_u16" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","16","0","32","16","-1","16","8","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : None,
                  "lanesize_index" : 4,
                  "in_precision_index" : 4,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },

                "vpadd_u32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","32","0","64","32","-1","32","16","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : None,
                  "lanesize_index" : 4,
                  "in_precision_index" : 4,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },

                "vpaddq_s16" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 128)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","16","0","32","16","-1","16","8","16"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : None,
                  "lanesize_index" : 4,
                  "in_precision_index" : 4,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },

                "vpaddq_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 128)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","32","0","64","32","-1","32","16","32"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : None,
                  "lanesize_index" : 4,
                  "in_precision_index" : 4,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },

                "vpadd_s8" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","8","0","16","8","-1","8","4","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : None,
                  "lanesize_index" : 4,
                  "in_precision_index" : 4,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vpaddq_u8  %arg0 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg1 %arg2 %arg3 %arg4 )"', '"(define %0 (concat b a))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([e0.new (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (define %lastidx0 (-  %outerlanesize0  1))"', '" (define %20.0 (+  e0.new  %lastidx0))"', '" (define %22 (extract  %20.0 e0.new %arg0))"', '" (define result %22)"', '" (define %7.ext0.red"', '"(apply"', '" bvadd"', '" (for/list ([iterator.0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define iterator.0.new.div (/  iterator.0.new  %arg4))"', '"  (define %1.new1 (/  e0.new  %arg3))"', '"  (define %1.new0 (+  %1.new1  iterator.0.new.div))"', '"  (define %2 (*  %1.new0  %arg2))"', '"  (define %lastidx2 (-  %outerlanesize0  1))"', '"  (define %6.new0 (+  %2  %lastidx2))"', '"  (define %7 (extract  %6.new0 %2 %0))"', '"  %7"', '" )"', '"))"', '" (define %lastidx1 (-  %outerlanesize0  1))"', '" (define %20.clone.0.new1 (+  e0.new  %lastidx1))"', '" (define %7.acc0.ab0 (bvaddnw %7.ext0.red result %outerlanesize0 %arg1))"', '" %7.acc0.ab0"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqdmlsl_n_s32" : {
              "target_instructions" : {
                "vqdmlsl_n_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000002 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","1","64","64","1","2","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 11,
                  "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqdmlsl_n_s32  %arg5 a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg6 )"', '"(define %4 (extract  31 0 c))"', '"(define %5.downcasted0.ab0 (bvsizeext  %4 %arg2 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %9 (+  e0.new  %lastidx1))"', '"  (define %10 (extract  %9 e0.new b))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg2 %arg6))"', '"  (define %12.downcasted0 (bvmul  %arg5  %11.downcasted0.ab0))"', '"  (define %13.downcasted0 (bvmulnsw  %12.downcasted0  %5.downcasted0.ab0 %arg2))"', '"  (define %15.new0 (*  e0.new  %arg4))"', '"  (define %lastidx0 (-  %arg2  1))"', '"  (define %18 (+  %15.new0  %lastidx0))"', '"  (define %19 (extract  %18 %15.new0 a))"', '"  (define %22.downcasted0.ab0 (bvsubnw %19 %13.downcasted0 %arg2 %arg3 ))"', '"  %22.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqdmlal_high_s16" : {
              "target_instructions" : {
                "vqdmlal_high_s16" : {
                  "args" : ["(bv #x00000000000000000000000000000002 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","1","16","1","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqdmlal_high_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000002 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1","1","32","1","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqdmlal_high_s16  %arg1 a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg2 %arg3 %arg4 %arg5 )"', '"(define %2 (extract  127 64 b))"', '"(define %5 (extract  127 64 c))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %6.new0 (/  e0.new  %arg5))"', '"  (define %lastidx1 (-  %arg3  1))"', '"  (define %9 (+  %6.new0  %lastidx1))"', '"  (define %10 (extract  %9 %6.new0 %2))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %elemsize0 %arg4))"', '"  (define %16 (extract  %9 %6.new0 %5))"', '"  (define %17.downcasted0.ab0 (bvsizeext  %16 %elemsize0 %arg2))"', '"  (define %18.downcasted0 (bvmul  %arg1  %11.downcasted0.ab0))"', '"  (define %19.downcasted0 (bvmulnsw  %18.downcasted0  %17.downcasted0.ab0 %elemsize0))"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %24 (+  e0.new  %lastidx0))"', '"  (define %25 (extract  %24 e0.new a))"', '"  (define %28.downcasted0.ab0 (bvaddnw %25 %19.downcasted0 %elemsize0 %arg0 ))"', '"  %28.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vget_high_u64" : {
              "target_instructions" : {
                "vget_high_u64" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","64","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vget_high_u32" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","64","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vget_high_s64" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","64","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vget_high_s8" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","64","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vget_high_s32" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","64","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vget_high_u16" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","64","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vget_high_s16" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","64","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vget_high_u8" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","64","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vget_high_u64  a %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 )"', '"(define %1fakeReturn"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([%inner.it (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %11 (+  %inner.it  %arg1))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %12 (+  %11  %lastidx1))"', '"  (define %0 (extract  %12 %11 a))"', '"  %0"', '" )"', '" )"', '")"', '")"', '")"', '"%1fakeReturn)"', '""'],
        },

            "vabal_high_u32" : {
              "target_instructions" : {
                "vabal_high_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","-1","0","-1","0","64","32","0","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabal_high_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","-1","0","-1","1","64","32","1","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vabal_high_u32  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 %arg8 )"', '"(define %2 (extract  127 64 b))"', '"(define %5 (extract  127 64 c))"', '"(define result2"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %6.new0 (/  e0.new  %arg8))"', '"  (define %lastidx2 (-  %arg5  1))"', '"  (define %9 (+  %6.new0  %lastidx2))"', '"  (define %10 (extract  %9 %6.new0 %2))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg7 %arg6))"', '"  (define %16 (extract  %9 %6.new0 %5))"', '"  (define %17.downcasted0.ab0 (bvsizeext  %16 %arg4 %arg3))"', '"  (define %18.downcasted0.ab0 (bvsubnw %11.downcasted0.ab0 %17.downcasted0.ab0 %arg7 %arg2 ))"', '"  (define %19.downcasted0 (integer->bitvector (abs (bitvector->integer %18.downcasted0.ab0)) (bitvector 64)))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %20.downcasted0 (extract  %highidx0 %arg1 %19.downcasted0))"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %24 (+  e0.new  %lastidx0))"', '"  (define %29 (extract  %24 e0.new a))"', '"  (define %30.ab0 (bvaddnw %29 %20.downcasted0 %elemsize0 %arg0 ))"', '"  %30.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result2)"', '""'],
        },

            "vqdmull_s16" : {
              "target_instructions" : {
                "vqdmull_s16" : {
                  "args" : ["(bv #x00000000000000000000000000000002 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","2","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqdmulls_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000002 64)","SYMBOLIC_BV_32","SYMBOLIC_BV_32","32","32","0","32","32","64","2","1","1"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 64,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqdmullh_s16" : {
                  "args" : ["(bv #x00000000000000000000000000000002 32)","SYMBOLIC_BV_16","SYMBOLIC_BV_16","16","16","0","16","16","32","2","1","1"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 32,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqdmull_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000002 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","2","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqdmull_s16  %arg2 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg3 %arg4 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %3 (+  e0.new  %lastidx1))"', '"  (define %4 (extract  %3 e0.new a))"', '"  (define %5.downcasted0.ab0 (bvsizeext  %4 %arg0 %arg4))"', '"  (define %10 (extract  %3 e0.new b))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg0 %arg3))"', '"  (define %12.downcasted0 (bvmul  %arg2  %5.downcasted0.ab0))"', '"  (define %13.downcasted0 (bvmulnsw  %12.downcasted0  %11.downcasted0.ab0 %arg0))"', '"  %13.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqrshrnd_n_u64" : {
              "target_instructions" : {
                "vqrshrnd_n_u64" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","32","32","0","32","32","-1","0","128","0","-1","0","64","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 15,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshrn_n_u64" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","32","-1","0","128","0","-1","0","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 15,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqrshrnd_n_u64  %arg1 %arg0 a n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 %arg8 %arg9 )"', '"(define %1.downcasted0.ab0 (bvsizeext  n %arg4 %arg3))"', '"(define %2.downcasted0.ab0 (bvsubnw %1.downcasted0.ab0 %arg1 %arg4 %arg2 ))"', '"(define %3.downcasted0 (bvshl  %arg0  %2.downcasted0.ab0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %4.new0 (*  e0.new  %arg9))"', '"  (define %lastidx1 (-  %arg8  1))"', '"  (define %7 (+  %4.new0  %lastidx1))"', '"  (define %8 (extract  %7 %4.new0 a))"', '"  (define %9.downcasted0.ab0 (bvsizeext  %8 %arg4 %arg7))"', '"  (define %10.downcasted0.ab0 (bvaddnw %9.downcasted0.ab0 %3.downcasted0 %arg4 %arg6 ))"', '"  (define %11.downcasted0 (bvlshr  %10.downcasted0.ab0  %1.downcasted0.ab0))"', '"  (define %16.downcasted0.ab0 (bvsaturate  %11.downcasted0 %arg4 %elemsize0 %arg5))"', '"  %16.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqmovn_u64" : {
              "target_instructions" : {
                "vqmovn_u64" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","32","0","0","128","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 9,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqmovn_s16" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","8","1","1","32","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 9,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqmovn_u32" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","16","0","0","64","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 9,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqmovn_s64" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","32","1","1","128","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 9,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqmovnd_u64" : {
                  "args" : ["SYMBOLIC_BV_64","32","32","0","32","32","0","0","128","64","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 9,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqmovn_u16" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","8","0","0","32","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 9,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqmovun_s32" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","16","0","1","64","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 9,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqmovnd_s64" : {
                  "args" : ["SYMBOLIC_BV_64","32","32","0","32","32","1","1","128","64","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 9,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqmovun_s64" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","32","0","1","128","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 9,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqmovun_s16" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","8","0","1","32","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 9,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqmovns_u32" : {
                  "args" : ["SYMBOLIC_BV_32","16","16","0","16","16","0","0","64","32","2"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 9,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqmovnh_s16" : {
                  "args" : ["SYMBOLIC_BV_16","8","8","0","8","8","1","1","32","16","2"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 9,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqmovn_s32" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","16","1","1","64","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 9,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqmovns_s32" : {
                  "args" : ["SYMBOLIC_BV_32","16","16","0","16","16","1","1","64","32","2"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 9,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqmovunh_s16" : {
                  "args" : ["SYMBOLIC_BV_16","8","8","0","8","8","0","1","32","16","2"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 9,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqmovund_s64" : {
                  "args" : ["SYMBOLIC_BV_64","32","32","0","32","32","0","1","128","64","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 9,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqmovnh_u16" : {
                  "args" : ["SYMBOLIC_BV_16","8","8","0","8","8","0","0","32","16","2"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 9,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqmovuns_s32" : {
                  "args" : ["SYMBOLIC_BV_32","16","16","0","16","16","0","1","64","32","2"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 9,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqmovn_u64  a %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %0.new0 (*  e0.new  %arg4))"', '"  (define %lastidx1 (-  %arg3  1))"', '"  (define %3 (+  %0.new0  %lastidx1))"', '"  (define %4 (extract  %3 %0.new0 a))"', '"  (define %9.downcasted0.ab0 (bvsizeext  %4 %arg2 %arg1))"', '"  (define %10.downcasted0.ab0 (bvsaturate  %9.downcasted0.ab0 %arg2 %elemsize0 %arg0))"', '"  %10.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqneg_s32" : {
              "target_instructions" : {
                "vqneg_s32" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","32","1","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqnegh_s16" : {
                  "args" : ["SYMBOLIC_BV_16","16","16","0","16","16","1","1","32"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqnegb_s8" : {
                  "args" : ["SYMBOLIC_BV_8","8","8","0","8","8","1","1","16"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqnegq_s64" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","64","1","1","128"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqnegq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","16","1","1","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqnegq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","8","1","1","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqnegd_s64" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","64","1","1","128"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqnegs_s32" : {
                  "args" : ["SYMBOLIC_BV_32","32","32","0","32","32","1","1","64"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqneg_s16" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","16","1","1","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqneg_s64" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","64","1","1","128"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqnegq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","32","1","1","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqneg_s8" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","8","1","1","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqneg_s32  a %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %3 (+  e0.new  %lastidx0))"', '"  (define %4 (extract  %3 e0.new a))"', '"  (define %5.downcasted0.ab0 (bvsizeext  %4 %arg2 %arg1))"', '"  (define %6.downcasted0 (bvneg  %5.downcasted0.ab0))"', '"  (define %11.downcasted0.ab0 (bvsaturate  %6.downcasted0 %arg2 %elemsize0 %arg0))"', '"  %11.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqdmlsl_s32" : {
              "target_instructions" : {
                "vqdmlsl_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000002 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","1","2","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqdmlsl_s16" : {
                  "args" : ["(bv #x00000000000000000000000000000002 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","1","2","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqdmlslh_s16" : {
                  "args" : ["(bv #x00000000000000000000000000000002 32)","SYMBOLIC_BV_32","SYMBOLIC_BV_16","SYMBOLIC_BV_16","16","16","0","16","16","32","1","2","1","1"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 32,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqdmlsls_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000002 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_32","SYMBOLIC_BV_32","32","32","0","32","32","64","1","2","1","1"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 64,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqdmlsl_s32  %arg3 a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg4 %arg5 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %3 (+  e0.new  %lastidx1))"', '"  (define %4 (extract  %3 e0.new b))"', '"  (define %5.downcasted0.ab0 (bvsizeext  %4 %arg0 %arg5))"', '"  (define %10 (extract  %3 e0.new c))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg0 %arg4))"', '"  (define %12.downcasted0 (bvmul  %arg3  %5.downcasted0.ab0))"', '"  (define %13.downcasted0 (bvmulnsw  %12.downcasted0  %11.downcasted0.ab0 %arg0))"', '"  (define %15.new0 (*  e0.new  %arg2))"', '"  (define %lastidx0 (-  %arg0  1))"', '"  (define %18 (+  %15.new0  %lastidx0))"', '"  (define %19 (extract  %18 %15.new0 a))"', '"  (define %22.downcasted0.ab0 (bvsubnw %19 %13.downcasted0 %arg0 %arg1 ))"', '"  %22.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vaba_u8" : {
              "target_instructions" : {
                "vaba_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","-1","0","-1","0","16","0","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaba_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","-1","0","-1","1","16","1","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaba_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","-1","0","-1","1","32","1","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabaq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","-1","0","-1","0","16","0","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabaq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1","0","-1","1","32","1","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabaq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1","0","-1","0","32","0","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabaq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1","0","-1","0","64","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaba_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","-1","0","-1","1","64","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaba_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","-1","0","-1","0","64","0","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabaq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1","0","-1","1","64","1","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabaq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","-1","0","-1","1","16","1","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaba_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","-1","0","-1","0","32","0","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vaba_u8  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 )"', '"(define result2"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %3 (+  e0.new  %lastidx0))"', '"  (define %4 (extract  %3 e0.new b))"', '"  (define %5.downcasted0.ab0 (bvsizeext  %4 %arg6 %arg5))"', '"  (define %10 (extract  %3 e0.new c))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg4 %arg3))"', '"  (define %12.downcasted0.ab0 (bvsubnw %5.downcasted0.ab0 %11.downcasted0.ab0 %arg6 %arg2 ))"', '"  (define %13.downcasted0 (integer->bitvector (abs (bitvector->integer %12.downcasted0.ab0)) (bitvector 16)))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %14.downcasted0 (extract  %highidx0 %arg1 %13.downcasted0))"', '"  (define %23 (extract  %3 e0.new a))"', '"  (define %24.ab0 (bvaddnw %23 %14.downcasted0 %elemsize0 %arg0 ))"', '"  %24.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result2)"', '""'],
        },

            "vmlal_n_u32" : {
              "target_instructions" : {
                "vmlal_n_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","0","64","64","-1","2","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 10,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlal_n_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","1","64","64","-1","2","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 10,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmlal_n_u32  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 )"', '"(define %4 (extract  31 0 c))"', '"(define %5.downcasted0.ab0 (bvsizeext  %4 %arg1 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %9 (+  e0.new  %lastidx2))"', '"  (define %10 (extract  %9 e0.new b))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg1 %arg6))"', '"  (define %12.downcasted0 (bvmul  %11.downcasted0.ab0  %5.downcasted0.ab0))"', '"  (define %lastidx1 (-  %arg2  1))"', '"  (define %highidx0 (+  %lastidx1  %arg5))"', '"  (define %13.downcasted0 (extract  %highidx0 %arg5 %12.downcasted0))"', '"  (define %14.new0 (*  e0.new  %arg4))"', '"  (define %lastidx0 (-  %arg2  1))"', '"  (define %17 (+  %14.new0  %lastidx0))"', '"  (define %22 (extract  %17 %14.new0 a))"', '"  (define %23.ab0 (bvaddnw %22 %13.downcasted0 %arg2 %arg3 ))"', '"  %23.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vpadalq_u8" : {
              "target_instructions" : {
                "vpadalq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","8","16","-1","0","-1","0","16","8","1","4","0","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpadal_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","32","64","-1","0","-1","1","64","32","1","16","1","64","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpadalq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","16","32","-1","0","-1","1","32","16","1","8","1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpadal_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","32","64","-1","0","-1","0","64","32","1","16","0","64","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpadal_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","16","32","-1","0","-1","0","32","16","1","8","0","32","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpadalq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","8","16","-1","0","-1","1","16","8","1","4","1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpadalq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","16","32","-1","0","-1","0","32","16","1","8","0","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpadal_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","16","32","-1","0","-1","1","32","16","1","8","1","32","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpadalq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","32","64","-1","0","-1","1","64","32","1","16","1","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpadal_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","8","16","-1","0","-1","1","16","8","1","4","1","16","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpadal_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","8","16","-1","0","-1","0","16","8","1","4","0","16","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpadalq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","32","64","-1","0","-1","0","64","32","1","16","0","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vpadalq_u8  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 %arg8 %arg9 %arg10 %arg11 )"', '"(define result2"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %1.new0 (*  e0.new  %arg11))"', '"  (define %lastidx3 (-  %elemsize0  1))"', '"  (define %5 (+  %1.new0  %lastidx3))"', '"  (define %6 (extract  %5 %1.new0 b))"', '"  (define %7.downcasted0.ab0 (bvsizeext  %6 %arg10 %arg9))"', '"  (define %8.new0 (/  e0.new  %arg8))"', '"  (define %9 (+  %8.new0  %arg7))"', '"  (define %10 (*  %9  %arg6))"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %15 (+  %10  %lastidx2))"', '"  (define %16 (extract  %15 %10 b))"', '"  (define %17.downcasted0.ab0 (bvsizeext  %16 %arg5 %arg4))"', '"  (define %18.downcasted0.ab0 (bvaddnw %7.downcasted0.ab0 %17.downcasted0.ab0 %arg10 %arg3 ))"', '"  (define %lastidx1 (-  %arg0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg2))"', '"  (define %19.downcasted0 (extract  %highidx0 %arg2 %18.downcasted0.ab0))"', '"  (define %lastidx0 (-  %arg0  1))"', '"  (define %23 (+  %1.new0  %lastidx0))"', '"  (define %28 (extract  %23 %1.new0 a))"', '"  (define %29.ab0 (bvaddnw %28 %19.downcasted0 %arg0 %arg1 ))"', '"  %29.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result2)"', '""'],
        },

            "vtrn2_s8" : {
              "target_instructions" : {
                "vtrn2_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","8","8","1","4","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtrn2q_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","16","16","1","8","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtrn2_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","16","16","1","8","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtrn2q_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","8","8","1","4","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtrn2q_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","64","64","1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtrn2q_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","8","8","1","4","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtrn2q_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","32","32","1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtrn2_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","16","16","1","8","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtrn2q_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","64","64","1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtrn2_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","32","32","1","16","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtrn2q_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","32","32","1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtrn2q_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","16","16","1","8","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtrn2_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","8","8","1","4","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtrn2_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","32","32","1","16","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vtrn2_s8  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([p0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %6.new0 (/  p0.new  %arg2))"', '"  (define %7 (+  %6.new0  %arg1))"', '"  (define %8 (*  %7  %arg0))"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %13 (+  %8  %lastidx0))"', '"  (define %14 (extract  %13 %8 a))"', '"  (define %31 (extract  %13 %8 b))"', '"(concat %31 %14)"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vmull_n_s32" : {
              "target_instructions" : {
                "vmull_n_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","1","64","64","2","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmull_n_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","0","64","64","2","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmull_n_s32  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 )"', '"(define %4 (extract  31 0 b))"', '"(define %5.downcasted0.ab0 (bvsizeext  %4 %arg1 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %9 (+  e0.new  %lastidx2))"', '"  (define %10 (extract  %9 e0.new a))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg1 %arg5))"', '"  (define %12.downcasted0 (bvmul  %11.downcasted0.ab0  %5.downcasted0.ab0))"', '"  (define %lastidx1 (-  %arg2  1))"', '"  (define %highidx0 (+  %lastidx1  %arg4))"', '"  (define %13.downcasted0 (extract  %highidx0 %arg4 %12.downcasted0))"', '"  %13.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqshlq_s32" : {
              "target_instructions" : {
                "vqshlq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","1","64","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshlb_u8" : {
                  "args" : ["SYMBOLIC_BV_8","SYMBOLIC_BV_8","8","8","0","8","8","0","0","16","1"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshlq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1","1","16","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshlb_s8" : {
                  "args" : ["SYMBOLIC_BV_8","SYMBOLIC_BV_8","8","8","0","8","8","1","1","16","1"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshl_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0","0","16","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshl_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1","1","16","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshlq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","0","64","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshls_s32" : {
                  "args" : ["SYMBOLIC_BV_32","SYMBOLIC_BV_32","32","32","0","32","32","1","1","64","1"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshl_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1","1","128","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshl_u64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0","0","128","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshlh_s16" : {
                  "args" : ["SYMBOLIC_BV_16","SYMBOLIC_BV_16","16","16","0","16","16","1","1","32","1"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshls_u32" : {
                  "args" : ["SYMBOLIC_BV_32","SYMBOLIC_BV_32","32","32","0","32","32","0","0","64","1"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshl_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1","1","32","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshlh_u16" : {
                  "args" : ["SYMBOLIC_BV_16","SYMBOLIC_BV_16","16","16","0","16","16","0","0","32","1"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshld_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1","1","128","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshld_u64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0","0","128","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshlq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","0","32","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshlq_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1","1","128","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshlq_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0","0","128","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshlq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1","1","32","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshl_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0","0","32","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshl_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0","0","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshlq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0","0","16","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshl_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1","1","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqshlq_s32  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %4 (+  e0.new  %lastidx0))"', '"  (define %5 (extract  %4 e0.new b))"', '"  (define %6.ab0 (bvsizeext  %5 %arg2 %arg3))"', '"  (define %11 (extract  %4 e0.new a))"', '"  (define %12.ab0 (bvsizeext  %11 %arg2 %arg1))"', '"  (define %14 (bvshl  %12.ab0  %6.ab0))"', '"  (define %19.ab0 (bvsaturate  %14 %arg2 %elemsize0 %arg0))"', '"  %19.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqabsq_s64" : {
              "target_instructions" : {
                "vqabsq_s64" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","64","1","1","128"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqabs_s32" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","32","1","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqabss_s32" : {
                  "args" : ["SYMBOLIC_BV_32","32","32","0","32","32","1","1","64"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqabsd_s64" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","64","1","1","128"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqabsq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","16","1","1","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqabs_s8" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","8","1","1","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqabsh_s16" : {
                  "args" : ["SYMBOLIC_BV_16","16","16","0","16","16","1","1","32"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqabsq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","8","1","1","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqabs_s16" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","16","1","1","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqabsq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","32","1","1","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqabsb_s8" : {
                  "args" : ["SYMBOLIC_BV_8","8","8","0","8","8","1","1","16"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqabs_s64" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","64","1","1","128"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqabsq_s64  a %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %3 (+  e0.new  %lastidx0))"', '"  (define %4 (extract  %3 e0.new a))"', '"  (define %5.downcasted0.ab0 (bvsizeext  %4 %arg2 %arg1))"', '"  (define %6.downcasted0 (integer->bitvector (abs (bitvector->integer %5.downcasted0.ab0)) (bitvector %arg2)))"', '"  (define %11.downcasted0.ab0 (bvsaturate  %6.downcasted0 %arg2 %elemsize0 %arg0))"', '"  %11.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vmlsl_high_n_s32" : {
              "target_instructions" : {
                "vmlsl_high_n_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","64","1","64","-1","0","1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlsl_high_n_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","64","0","64","-1","0","0","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmlsl_high_n_s32  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 )"', '"(define %2 (extract  127 64 b))"', '"(define %7 (extract  31 0 c))"', '"(define %8.downcasted0.ab0 (bvsizeext  %7 %arg1 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %9.new0 (/  e0.new  %arg6))"', '"  (define %lastidx2 (-  %arg5  1))"', '"  (define %12 (+  %9.new0  %lastidx2))"', '"  (define %13 (extract  %12 %9.new0 %2))"', '"  (define %14.downcasted0.ab0 (bvsizeext  %13 %arg1 %arg4))"', '"  (define %15.downcasted0 (bvmul  %14.downcasted0.ab0  %8.downcasted0.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg3))"', '"  (define %16.downcasted0 (extract  %highidx0 %arg3 %15.downcasted0))"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %20 (+  e0.new  %lastidx0))"', '"  (define %25 (extract  %20 e0.new a))"', '"  (define %26.ab0 (bvsubnw %25 %16.downcasted0 %elemsize0 %arg2 ))"', '"  %26.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vclez_s8" : {
              "target_instructions" : {
                "vclez_s8" : {
                  "args" : ["(bv #x000000ff 8)","(bv #x00000000 8)","(bv #x00000000 8)","SYMBOLIC_BV_64","64","64","0","64","8","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtzq_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_128","128","128","0","128","16","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtz_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","(bv #x00000000 8)","SYMBOLIC_BV_64","64","64","0","64","8","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclez_s16" : {
                  "args" : ["(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_64","64","64","0","64","16","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclezq_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_128","128","128","0","128","64","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclezq_s32" : {
                  "args" : ["(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","128","128","0","128","32","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtzq_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","(bv #x00000000 8)","SYMBOLIC_BV_128","128","128","0","128","8","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclez_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclez_s32" : {
                  "args" : ["(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","64","64","0","64","32","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtzq_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","128","128","0","128","32","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtz_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtzd_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtzq_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_128","128","128","0","128","64","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclezq_s8" : {
                  "args" : ["(bv #x000000ff 8)","(bv #x00000000 8)","(bv #x00000000 8)","SYMBOLIC_BV_128","128","128","0","128","8","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtz_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_64","64","64","0","64","16","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclezq_s16" : {
                  "args" : ["(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_128","128","128","0","128","16","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtz_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","64","64","0","64","32","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclezd_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vclez_s8  %arg0.norm %arg1.norm %arg2.norm a.norm %vectsize0.norm %outerlanesize0.norm %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm %arg3.norm )"', '"(define result.norm"', '"(apply"', '"concat"', '"(for/list ([%outer.it.norm (reverse (range 0 %vectsize0.norm %outerlanesize0.norm))])"', '" (apply"', '" concat"', '" (for/list ([e0.new.norm (reverse (range %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm))])"', '"  (define %lastidx0.norm (-  %elemsize0.norm  1))"', '"  (define %3.norm (+  e0.new.norm  %lastidx0.norm))"', '"  (define %4.norm (extract  %3.norm e0.new.norm a.norm))"', '"  (define %6.downcasted0.ab0.norm (bvle %4.norm %arg2.norm %arg3.norm ))"', '"  (define %13.norm (if (equal? %6.downcasted0.ab0.norm #t) %arg0.norm %arg1.norm))"', '"  %13.norm"', '" )"', '" )"', '")"', '")"', '")"', '"result.norm)"', '""'],
        },

            "vqdmull_n_s16" : {
              "target_instructions" : {
                "vqdmull_n_s16" : {
                  "args" : ["(bv #x00000000000000000000000000000002 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_16","64","64","0","64","16","1","32","32","2","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 10,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqdmull_n_s16  %arg4 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg5 )"', '"(define %4 (extract  15 0 b))"', '"(define %5.downcasted0.ab0 (bvsizeext  %4 %arg2 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %9 (+  e0.new  %lastidx1))"', '"  (define %10 (extract  %9 e0.new a))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg2 %arg5))"', '"  (define %12.downcasted0 (bvmul  %arg4  %11.downcasted0.ab0))"', '"  (define %13.downcasted0 (bvmulnsw  %12.downcasted0  %5.downcasted0.ab0 %arg2))"', '"  %13.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vsubhn_u32" : {
              "target_instructions" : {
                "vsubhn_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","16","16","-1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsubhn_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","32","32","-1","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsubhn_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","16","16","-1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsubhn_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","8","8","-1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsubhn_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","8","8","-1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsubhn_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","32","32","-1","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vsubhn_u32  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %1.new0 (*  e0.new  %arg3))"', '"  (define %lastidx2 (-  %arg2  1))"', '"  (define %4 (+  %1.new0  %lastidx2))"', '"  (define %5 (extract  %4 %1.new0 a))"', '"  (define %10 (extract  %4 %1.new0 b))"', '"  (define %11.ab0 (bvsubnw %5 %10 %arg2 %arg1 ))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %17 (extract  %highidx0 %arg0 %11.ab0))"', '"  %17"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vmla_n_u32" : {
              "target_instructions" : {
                "vmla_n_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","0","64","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlaq_n_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","32","0","64","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlaq_n_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","32","0","64","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmla_n_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","0","64","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmla_n_u32  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 )"', '"(define %4 (extract  31 0 c))"', '"(define %5.downcasted0.ab0 (bvsizeext  %4 %arg1 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %9 (+  e0.new  %lastidx0))"', '"  (define %10 (extract  %9 e0.new b))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg1 %arg4))"', '"  (define %12.downcasted0 (bvmul  %11.downcasted0.ab0  %5.downcasted0.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg3))"', '"  (define %13.downcasted0 (extract  %highidx0 %arg3 %12.downcasted0))"', '"  (define %22 (extract  %9 e0.new a))"', '"  (define %23.ab0 (bvaddnw %22 %13.downcasted0 %elemsize0 %arg2 ))"', '"  %23.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vmls_n_s16" : {
              "target_instructions" : {
                "vmls_n_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_16","64","64","0","64","16","0","32","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmls_n_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_16","64","64","0","64","16","0","32","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlsq_n_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_16","128","128","0","128","16","0","32","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlsq_n_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_16","128","128","0","128","16","0","32","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmls_n_s16  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 )"', '"(define %4 (extract  15 0 c))"', '"(define %5.downcasted0.ab0 (bvsizeext  %4 %arg1 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %9 (+  e0.new  %lastidx0))"', '"  (define %10 (extract  %9 e0.new b))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg1 %arg4))"', '"  (define %12.downcasted0 (bvmul  %11.downcasted0.ab0  %5.downcasted0.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg3))"', '"  (define %13.downcasted0 (extract  %highidx0 %arg3 %12.downcasted0))"', '"  (define %22 (extract  %9 e0.new a))"', '"  (define %23.ab0 (bvsubnw %22 %13.downcasted0 %elemsize0 %arg2 ))"', '"  %23.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vmlsl_n_s32" : {
              "target_instructions" : {
                "vmlsl_n_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","1","64","64","-1","2","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 10,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlsl_n_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","0","64","64","-1","2","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 10,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmlsl_n_s32  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 )"', '"(define %4 (extract  31 0 c))"', '"(define %5.downcasted0.ab0 (bvsizeext  %4 %arg1 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %9 (+  e0.new  %lastidx2))"', '"  (define %10 (extract  %9 e0.new b))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg1 %arg6))"', '"  (define %12.downcasted0 (bvmul  %11.downcasted0.ab0  %5.downcasted0.ab0))"', '"  (define %lastidx1 (-  %arg2  1))"', '"  (define %highidx0 (+  %lastidx1  %arg5))"', '"  (define %13.downcasted0 (extract  %highidx0 %arg5 %12.downcasted0))"', '"  (define %14.new0 (*  e0.new  %arg4))"', '"  (define %lastidx0 (-  %arg2  1))"', '"  (define %17 (+  %14.new0  %lastidx0))"', '"  (define %22 (extract  %17 %14.new0 a))"', '"  (define %23.ab0 (bvsubnw %22 %13.downcasted0 %arg2 %arg3 ))"', '"  %23.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vmlsq_n_u32" : {
              "target_instructions" : {
                "vmlsq_n_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","32","0","64","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmls_n_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","0","64","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmls_n_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","0","64","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlsq_n_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","32","0","64","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmlsq_n_u32  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 )"', '"(define %4 (extract  31 0 c))"', '"(define %5.downcasted0.ab0 (bvsizeext  %4 %arg1 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %9 (+  e0.new  %lastidx0))"', '"  (define %10 (extract  %9 e0.new b))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg1 %arg4))"', '"  (define %12.downcasted0 (bvmul  %11.downcasted0.ab0  %5.downcasted0.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg3))"', '"  (define %13.downcasted0 (extract  %highidx0 %arg3 %12.downcasted0))"', '"  (define %22 (extract  %9 e0.new a))"', '"  (define %23.ab0 (bvsubnw %22 %13.downcasted0 %elemsize0 %arg2 ))"', '"  %23.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqdmlal_n_s32" : {
              "target_instructions" : {
                "vqdmlal_n_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000002 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","1","64","64","1","2","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 11,
                  "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqdmlal_n_s32  %arg5 a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg6 )"', '"(define %4 (extract  31 0 c))"', '"(define %5.downcasted0.ab0 (bvsizeext  %4 %arg2 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %9 (+  e0.new  %lastidx1))"', '"  (define %10 (extract  %9 e0.new b))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg2 %arg6))"', '"  (define %12.downcasted0 (bvmul  %arg5  %11.downcasted0.ab0))"', '"  (define %13.downcasted0 (bvmulnsw  %12.downcasted0  %5.downcasted0.ab0 %arg2))"', '"  (define %15.new0 (*  e0.new  %arg4))"', '"  (define %lastidx0 (-  %arg2  1))"', '"  (define %18 (+  %15.new0  %lastidx0))"', '"  (define %19 (extract  %18 %15.new0 a))"', '"  (define %22.downcasted0.ab0 (bvaddnw %19 %13.downcasted0 %arg2 %arg3 ))"', '"  %22.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vaddw_u8" : {
              "target_instructions" : {
                "vaddw_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","8","16","0","-1","0","32","0","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddw_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","32","64","0","-1","0","128","0","128","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddw_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","16","32","0","-1","1","64","1","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddw_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","32","64","0","-1","1","128","1","128","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddw_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","8","16","0","-1","1","32","1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddw_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","16","32","0","-1","0","64","0","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vaddw_u8  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %0.new0 (*  e0.new  %arg7))"', '"  (define %lastidx0 (-  %arg0  1))"', '"  (define %3 (+  %0.new0  %lastidx0))"', '"  (define %4 (extract  %3 %0.new0 a))"', '"  (define %5.downcasted0.ab0 (bvsizeext  %4 %arg6 %arg5))"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %9 (+  e0.new  %lastidx2))"', '"  (define %10 (extract  %9 e0.new b))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg4 %arg3))"', '"  (define %12.downcasted0.ab0 (bvaddnw %5.downcasted0.ab0 %11.downcasted0.ab0 %arg6 %arg2 ))"', '"  (define %lastidx1 (-  %arg0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %17.downcasted0 (extract  %highidx0 %arg1 %12.downcasted0.ab0))"', '"  %17.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vrsra_n_u64" : {
              "target_instructions" : {
                "vrsra_n_u64" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","-1","0","128","-1","0","-1","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrsrad_n_u64" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","-1","0","128","-1","0","-1","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrsraq_n_u64" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","64","-1","0","128","-1","0","-1","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vrsra_n_u64  %arg1 %arg0 a b n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 %arg8 )"', '"(define %1.downcasted0.ab0 (bvsizeext  n %arg4 %arg3))"', '"(define %2.downcasted0.ab0 (bvsubnw %1.downcasted0.ab0 %arg1 %arg4 %arg2 ))"', '"(define %3.downcasted0 (bvshl  %arg0  %2.downcasted0.ab0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %7 (+  e0.new  %lastidx0))"', '"  (define %8 (extract  %7 e0.new b))"', '"  (define %9.downcasted0.ab0 (bvsizeext  %8 %arg4 %arg8))"', '"  (define %10.downcasted0.ab0 (bvaddnw %9.downcasted0.ab0 %3.downcasted0 %arg4 %arg7 ))"', '"  (define %11.downcasted0 (bvlshr  %10.downcasted0.ab0  %1.downcasted0.ab0))"', '"  (define %20 (extract  %7 e0.new a))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg6))"', '"  (define %21.downcasted0 (extract  %highidx0 %arg6 %11.downcasted0))"', '"  (define %22.ab0 (bvaddnw %20 %21.downcasted0 %elemsize0 %arg5 ))"', '"  %22.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqshrn_n_u32" : {
              "target_instructions" : {
                "vqshrn_n_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","16","0","0","64","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshrns_n_u32" : {
                  "args" : ["SYMBOLIC_BV_32","SYMBOLIC_BV_64","16","16","0","16","16","0","0","64","32","2"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshrnh_n_u16" : {
                  "args" : ["SYMBOLIC_BV_16","SYMBOLIC_BV_64","8","8","0","8","8","0","0","64","16","2"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshrn_n_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","8","0","0","64","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqshrn_n_u32  a n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %3.new0 (*  e0.new  %arg4))"', '"  (define %lastidx1 (-  %arg3  1))"', '"  (define %6 (+  %3.new0  %lastidx1))"', '"  (define %7 (extract  %6 %3.new0 a))"', '"  (define %8.downcasted0.ab0 (bvsizeext  %7 %arg2 %arg1))"', '"  (define %10.downcasted0 (bvlshr  %8.downcasted0.ab0  n))"', '"  (define %15.downcasted0.ab0 (bvsaturate  %10.downcasted0 %arg2 %elemsize0 %arg0))"', '"  %15.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqshrnd_n_u64" : {
              "target_instructions" : {
                "vqshrnd_n_u64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","32","32","0","32","32","0","64","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 8,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshrn_n_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","32","0","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 8,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqshrnd_n_u64  a n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %3.new0 (*  e0.new  %arg2))"', '"  (define %lastidx1 (-  %arg1  1))"', '"  (define %6 (+  %3.new0  %lastidx1))"', '"  (define %7 (extract  %6 %3.new0 a))"', '"  (define %10.downcasted0 (bvlshr  %7  n))"', '"  (define %15.downcasted0.ab0 (bvsaturate  %10.downcasted0 %arg1 %elemsize0 %arg0))"', '"  %15.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vshl_s8" : {
              "target_instructions" : {
                "vshl_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0","1","16","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshl_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0","1","128","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshld_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0","1","128","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshlq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0","1","16","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshlq_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0","0","128","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshlq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","1","32","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshlq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","0","64","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshld_u64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0","0","128","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshl_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0","1","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshlq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0","0","16","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshlq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","0","32","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshl_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0","0","32","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshl_u64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0","0","128","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshlq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","1","64","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshl_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0","0","16","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshl_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0","0","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshlq_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0","1","128","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshl_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0","1","32","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vshl_s8  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %4 (+  e0.new  %lastidx0))"', '"  (define %5 (extract  %4 e0.new b))"', '"  (define %6.ab0 (bvsizeext  %5 %arg2 %arg3))"', '"  (define %11 (extract  %4 e0.new a))"', '"  (define %12.ab0 (bvsizeext  %11 %arg2 %arg1))"', '"  (define %14 (bvshl  %12.ab0  %6.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %19 (extract  %highidx0 %arg0 %14))"', '"  %19"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vpaddlq_s32" : {
              "target_instructions" : {
                "vpaddlq_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_128","128","128","0","64","32","64","-1","0","-1","1","64","32","1","16","1","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpaddlq_u32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_128","128","128","0","64","32","64","-1","0","-1","0","64","32","1","16","0","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpaddl_s16" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","64","64","0","32","16","32","-1","0","-1","1","32","16","1","8","1","32","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpaddl_u32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","64","64","0","32","32","64","-1","0","-1","0","64","32","1","16","0","64","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpaddl_u8" : {
                  "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_64","64","64","0","32","8","16","-1","0","-1","0","16","8","1","4","0","16","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpaddl_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","64","64","0","32","32","64","-1","0","-1","1","64","32","1","16","1","64","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpaddlq_u16" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","128","128","0","64","16","32","-1","0","-1","0","32","16","1","8","0","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpaddl_s8" : {
                  "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_64","64","64","0","32","8","16","-1","0","-1","1","16","8","1","4","1","16","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpaddlq_u8" : {
                  "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_128","128","128","0","64","8","16","-1","0","-1","0","16","8","1","4","0","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpaddl_u16" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","64","64","0","32","16","32","-1","0","-1","0","32","16","1","8","0","32","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpaddlq_s8" : {
                  "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_128","128","128","0","64","8","16","-1","0","-1","1","16","8","1","4","1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpaddlq_s16" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","128","128","0","64","16","32","-1","0","-1","1","32","16","1","8","1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vpaddlq_s32  %arg1 a %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 %arg8 %arg9 %arg10 %arg11 %arg12 )"', '"(define result2"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %2.new0 (*  e0.new  %arg12))"', '"  (define %lastidx3 (-  %elemsize0  1))"', '"  (define %6 (+  %2.new0  %lastidx3))"', '"  (define %7 (extract  %6 %2.new0 a))"', '"  (define %8.downcasted0.ab0 (bvsizeext  %7 %arg11 %arg10))"', '"  (define %9.new0 (/  e0.new  %arg9))"', '"  (define %10 (+  %9.new0  %arg8))"', '"  (define %11 (*  %10  %arg7))"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %16 (+  %11  %lastidx2))"', '"  (define %17 (extract  %16 %11 a))"', '"  (define %18.downcasted0.ab0 (bvsizeext  %17 %arg6 %arg5))"', '"  (define %19.downcasted0.ab0 (bvaddnw %8.downcasted0.ab0 %18.downcasted0.ab0 %arg11 %arg4 ))"', '"  (define %lastidx1 (-  %arg0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg3))"', '"  (define %20.downcasted0 (extract  %highidx0 %arg3 %19.downcasted0.ab0))"', '"  (define %30.ab0 (bvaddnw %arg1 %20.downcasted0 %arg0 %arg2 ))"', '"  %30.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result2)"', '""'],
        },

            "vshrn_n_s32" : {
              "target_instructions" : {
                "vshrn_n_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","16","0","0","64","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshrn_n_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","8","0","0","64","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshrn_n_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","8","0","0","64","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshrn_n_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","16","0","0","64","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vshrn_n_s32  a n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %3.new0 (*  e0.new  %arg4))"', '"  (define %lastidx2 (-  %arg3  1))"', '"  (define %6 (+  %3.new0  %lastidx2))"', '"  (define %7 (extract  %6 %3.new0 a))"', '"  (define %8.downcasted0.ab0 (bvsizeext  %7 %arg2 %arg1))"', '"  (define %10.downcasted0 (bvlshr  %8.downcasted0.ab0  n))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %15.downcasted0 (extract  %highidx0 %arg0 %10.downcasted0))"', '"  %15.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vshrn_n_u64" : {
              "target_instructions" : {
                "vshrn_n_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","32","0","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 8,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshrn_n_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","32","0","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 8,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vshrn_n_u64  a n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %3.new0 (*  e0.new  %arg2))"', '"  (define %lastidx2 (-  %arg1  1))"', '"  (define %6 (+  %3.new0  %lastidx2))"', '"  (define %7 (extract  %6 %3.new0 a))"', '"  (define %10.downcasted0 (bvlshr  %7  n))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %15.downcasted0 (extract  %highidx0 %arg0 %10.downcasted0))"', '"  %15.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqshrn_n_s16" : {
              "target_instructions" : {
                "vqshrn_n_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","8","1","1","64","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshrn_n_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","16","1","1","64","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshruns_n_s32" : {
                  "args" : ["SYMBOLIC_BV_32","SYMBOLIC_BV_64","16","16","0","16","16","0","1","64","32","2"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshrnh_n_s16" : {
                  "args" : ["SYMBOLIC_BV_16","SYMBOLIC_BV_64","8","8","0","8","8","1","1","64","16","2"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshrun_n_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","16","0","1","64","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshrns_n_s32" : {
                  "args" : ["SYMBOLIC_BV_32","SYMBOLIC_BV_64","16","16","0","16","16","1","1","64","32","2"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshrun_n_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","8","0","1","64","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshrunh_n_s16" : {
                  "args" : ["SYMBOLIC_BV_16","SYMBOLIC_BV_64","8","8","0","8","8","0","1","64","16","2"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 10,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqshrn_n_s16  a n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %3.new0 (*  e0.new  %arg4))"', '"  (define %lastidx1 (-  %arg3  1))"', '"  (define %6 (+  %3.new0  %lastidx1))"', '"  (define %7 (extract  %6 %3.new0 a))"', '"  (define %8.downcasted0.ab0 (bvsizeext  %7 %arg2 %arg1))"', '"  (define %10.downcasted0 (bvashr  %8.downcasted0.ab0  n))"', '"  (define %15.downcasted0.ab0 (bvsaturate  %10.downcasted0 %arg2 %elemsize0 %arg0))"', '"  %15.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vceqzq_s8" : {
              "target_instructions" : {
                "vceqzq_s8" : {
                  "args" : ["(bv #x00000000 8)","SYMBOLIC_BV_128","(bv #x00000000 8)","(bv #x000000ff 8)","128","128","0","128","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vceqzd_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","64","64","0","64","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vceqz_u8" : {
                  "args" : ["(bv #x00000000 8)","SYMBOLIC_BV_64","(bv #x00000000 8)","(bv #x000000ff 8)","64","64","0","64","8"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vceqzq_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_128","(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","128","128","0","128","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vceqzq_u8" : {
                  "args" : ["(bv #x00000000 8)","SYMBOLIC_BV_128","(bv #x00000000 8)","(bv #x000000ff 8)","128","128","0","128","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vceqz_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","64","64","0","64","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vceqz_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","64","64","0","64","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vceqzq_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_128","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","128","128","0","128","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vceqz_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","64","64","0","64","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vceqzq_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_128","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","128","128","0","128","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vceqz_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","64","64","0","64","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vceqz_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_64","(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","64","64","0","64","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vceqzd_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","64","64","0","64","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vceqzq_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","128","128","0","128","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vceqzq_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","128","128","0","128","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vceqz_s8" : {
                  "args" : ["(bv #x00000000 8)","SYMBOLIC_BV_64","(bv #x00000000 8)","(bv #x000000ff 8)","64","64","0","64","8"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vceqz_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_64","(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","64","64","0","64","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vceqzq_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_128","(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","128","128","0","128","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vceqzq_s8  %arg1.norm a.norm %arg2.norm %arg0.norm %vectsize0.norm %outerlanesize0.norm %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm )"', '"(define result.norm"', '"(apply"', '"concat"', '"(for/list ([%outer.it.norm (reverse (range 0 %vectsize0.norm %outerlanesize0.norm))])"', '" (apply"', '" concat"', '" (for/list ([e0.new.norm (reverse (range %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm))])"', '"  (define %lastidx0.norm (-  %elemsize0.norm  1))"', '"  (define %3.norm (+  e0.new.norm  %lastidx0.norm))"', '"  (define %4.norm (extract  %3.norm e0.new.norm a.norm))"', '"  (define %6.downcasted0.norm (bveq  %4.norm  %arg2.norm))"', '"  (define %13.norm (if (equal? %6.downcasted0.norm #t) %arg0.norm %arg1.norm))"', '"  %13.norm"', '" )"', '" )"', '")"', '")"', '")"', '"result.norm)"', '""'],
        },

            "vmla_n_u16" : {
              "target_instructions" : {
                "vmla_n_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_16","64","64","0","64","16","0","32","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlaq_n_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_16","128","128","0","128","16","0","32","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlaq_n_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_16","128","128","0","128","16","0","32","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmla_n_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_16","64","64","0","64","16","0","32","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmla_n_u16  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 )"', '"(define %4 (extract  15 0 c))"', '"(define %5.downcasted0.ab0 (bvsizeext  %4 %arg1 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %9 (+  e0.new  %lastidx0))"', '"  (define %10 (extract  %9 e0.new b))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg1 %arg4))"', '"  (define %12.downcasted0 (bvmul  %11.downcasted0.ab0  %5.downcasted0.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg3))"', '"  (define %13.downcasted0 (extract  %highidx0 %arg3 %12.downcasted0))"', '"  (define %22 (extract  %9 e0.new a))"', '"  (define %23.ab0 (bvaddnw %22 %13.downcasted0 %elemsize0 %arg2 ))"', '"  %23.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqshlu_n_s64" : {
              "target_instructions" : {
                "vqshlu_n_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0","128","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshluq_n_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","64","0","128","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshlud_n_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0","128","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqshlu_n_s64  a n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 )"', '"(define %1.downcasted0.ab0 (bvsizeext  n %arg1 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %5 (+  e0.new  %lastidx0))"', '"  (define %6 (extract  %5 e0.new a))"', '"  (define %7.downcasted0.ab0 (bvsizeext  %6 %arg1 %arg3))"', '"  (define %8.downcasted0 (bvshl  %7.downcasted0.ab0  %1.downcasted0.ab0))"', '"  (define %13.downcasted0.ab0 (bvsaturate  %8.downcasted0 %arg1 %elemsize0 %arg2))"', '"  %13.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vabdl_high_u8" : {
              "target_instructions" : {
                "vabdl_high_u8" : {
                  "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1","0","-1","0","16","8","0","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 16,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : None,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabdl_high_s8" : {
                  "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1","0","-1","1","16","8","1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 16,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : None,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vabdl_high_u8  %arg0 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 %arg8 %arg9 )"', '"(define %2 (extract  127 64 a))"', '"(define %5 (extract  127 64 b))"', '"(define result2"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %7.new0 (/  e0.new  %arg9))"', '"  (define %lastidx2 (-  %arg6  1))"', '"  (define %10 (+  %7.new0  %lastidx2))"', '"  (define %11 (extract  %10 %7.new0 %2))"', '"  (define %12.downcasted0.ab0 (bvsizeext  %11 %arg8 %arg7))"', '"  (define %17 (extract  %10 %7.new0 %5))"', '"  (define %18.downcasted0.ab0 (bvsizeext  %17 %arg5 %arg4))"', '"  (define %19.downcasted0.ab0 (bvsubnw %12.downcasted0.ab0 %18.downcasted0.ab0 %arg8 %arg3 ))"', '"  (define %20.downcasted0 (integer->bitvector (abs (bitvector->integer %19.downcasted0.ab0)) (bitvector 16)))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg2))"', '"  (define %21.downcasted0 (extract  %highidx0 %arg2 %20.downcasted0))"', '"  (define %31.ab0 (bvaddnw %arg0 %21.downcasted0 %elemsize0 %arg1 ))"', '"  %31.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result2)"', '""'],
        },

            "vmlal_high_n_u32" : {
              "target_instructions" : {
                "vmlal_high_n_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","64","0","64","-1","0","0","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlal_high_n_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","64","1","64","-1","0","1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmlal_high_n_u32  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 )"', '"(define %2 (extract  127 64 b))"', '"(define %7 (extract  31 0 c))"', '"(define %8.downcasted0.ab0 (bvsizeext  %7 %arg1 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %9.new0 (/  e0.new  %arg6))"', '"  (define %lastidx2 (-  %arg5  1))"', '"  (define %12 (+  %9.new0  %lastidx2))"', '"  (define %13 (extract  %12 %9.new0 %2))"', '"  (define %14.downcasted0.ab0 (bvsizeext  %13 %arg1 %arg4))"', '"  (define %15.downcasted0 (bvmul  %14.downcasted0.ab0  %8.downcasted0.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg3))"', '"  (define %16.downcasted0 (extract  %highidx0 %arg3 %15.downcasted0))"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %20 (+  e0.new  %lastidx0))"', '"  (define %25 (extract  %20 e0.new a))"', '"  (define %26.ab0 (bvaddnw %25 %16.downcasted0 %elemsize0 %arg2 ))"', '"  %26.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vmovn_s16" : {
              "target_instructions" : {
                "vmovn_s16" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","8","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmovn_u64" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmovn_u16" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","8","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmovn_u32" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmovn_s32" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmovn_s64" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmovn_s16  a %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %0.new0 (*  e0.new  %arg0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %9.new.high.idx0 (+  %0.new0  %lastidx1))"', '"  (define %40.new (extract  %9.new.high.idx0 %0.new0 a))"', '"  %40.new"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vshll_n_s8" : {
              "target_instructions" : {
                "vshll_n_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","16","0","2","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshll_n_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","0","2","0","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshll_n_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","0","2","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshll_n_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","0","2","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshll_n_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","0","2","0","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshll_n_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","16","0","2","0","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vshll_n_s8  a n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %5 (+  e0.new  %lastidx2))"', '"  (define %6 (extract  %5 e0.new a))"', '"  (define %7.downcasted0.ab0 (bvsizeext  %6 %arg4 %arg3))"', '"  (define %8.downcasted0 (bvshl  %7.downcasted0.ab0  n))"', '"  (define %lastidx1 (-  %arg0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %13.downcasted0 (extract  %highidx0 %arg1 %8.downcasted0))"', '"  %13.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vaddhn_u32" : {
              "target_instructions" : {
                "vaddhn_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","16","16","-1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddhn_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","32","32","-1","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddhn_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","8","8","-1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddhn_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","16","16","-1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddhn_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","8","8","-1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddhn_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","32","32","-1","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 9,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vaddhn_u32  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %1.new0 (*  e0.new  %arg3))"', '"  (define %lastidx2 (-  %arg2  1))"', '"  (define %4 (+  %1.new0  %lastidx2))"', '"  (define %5 (extract  %4 %1.new0 a))"', '"  (define %10 (extract  %4 %1.new0 b))"', '"  (define %11.ab0 (bvaddnw %5 %10 %arg2 %arg1 ))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %17 (extract  %highidx0 %arg0 %11.ab0))"', '"  %17"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqdmlal_high_n_s16" : {
              "target_instructions" : {
                "vqdmlal_high_n_s16" : {
                  "args" : ["(bv #x00000000000000000000000000000002 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_16","128","128","0","128","32","1","32","1","1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqdmlal_high_n_s16  %arg3 a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg4 %arg5 %arg6 )"', '"(define %2 (extract  127 64 b))"', '"(define %7 (extract  15 0 c))"', '"(define %8.downcasted0.ab0 (bvsizeext  %7 %elemsize0 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %9.new0 (/  e0.new  %arg6))"', '"  (define %lastidx1 (-  %arg5  1))"', '"  (define %12 (+  %9.new0  %lastidx1))"', '"  (define %13 (extract  %12 %9.new0 %2))"', '"  (define %14.downcasted0.ab0 (bvsizeext  %13 %elemsize0 %arg4))"', '"  (define %15.downcasted0 (bvmul  %arg3  %14.downcasted0.ab0))"', '"  (define %16.downcasted0 (bvmulnsw  %15.downcasted0  %8.downcasted0.ab0 %elemsize0))"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %21 (+  e0.new  %lastidx0))"', '"  (define %22 (extract  %21 e0.new a))"', '"  (define %25.downcasted0.ab0 (bvaddnw %22 %16.downcasted0 %elemsize0 %arg2 ))"', '"  %25.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vmovl_s32" : {
              "target_instructions" : {
                "vmovl_s32" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","32","64","0","2","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmovl_u16" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","16","32","0","2","0","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmovl_s16" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","16","32","0","2","1","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmovl_s8" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","8","16","0","2","1","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmovl_u8" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","8","16","0","2","0","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmovl_u32" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","32","64","0","2","0","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmovl_s32  a %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %3 (+  e0.new  %lastidx2))"', '"  (define %4 (extract  %3 e0.new a))"', '"  (define %5.downcasted0.ab0 (bvsizeext  %4 %arg4 %arg3))"', '"  (define %lastidx1 (-  %arg0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %10.downcasted0 (extract  %highidx0 %arg1 %5.downcasted0.ab0))"', '"  %10.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vtrn1_s32" : {
              "target_instructions" : {
                "vtrn1_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","32","32","1","16","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtrn1_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","32","32","1","16","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtrn1_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","8","8","1","4","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtrn1q_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","8","8","1","4","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtrn1q_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","64","64","1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtrn1q_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","64","64","1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtrn1q_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","16","16","1","8","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtrn1q_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","16","16","1","8","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtrn1q_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","8","8","1","4","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtrn1_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","16","16","1","8","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtrn1_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","8","8","1","4","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtrn1q_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","32","32","1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtrn1q_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","32","32","1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtrn1_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","16","16","1","8","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vtrn1_s32  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([p0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %1.new0 (*  p0.new  %arg3))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %5 (+  %1.new0  %lastidx1))"', '"  (define %12 (extract  %5 %1.new0 a))"', '"  (define %27 (extract  %5 %1.new0 b))"', '"(concat %27 %12)"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vmul_u32" : {
              "target_instructions" : {
                "vmul_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0","0","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmulq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0","0","16","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmul_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0","0","16","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmul_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0","0","32","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmulq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","0","32","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmulq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0","0","16","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmulq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","0","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmulq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","0","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmul_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0","0","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmul_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0","0","16","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmul_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0","0","32","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmulq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","0","32","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmul_u32  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %3 (+  e0.new  %lastidx0))"', '"  (define %4 (extract  %3 e0.new a))"', '"  (define %9 (extract  %3 e0.new b))"', '"  (define %10.downcasted0.ab0 (bvsizeext  %4 %arg2 %arg3))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %9 %arg2 %arg1))"', '"  (define %12.downcasted0 (bvmul  %10.downcasted0.ab0  %11.downcasted0.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %13.downcasted0 (extract  %highidx0 %arg0 %12.downcasted0))"', '"  %13.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vmlal_high_n_u16" : {
              "target_instructions" : {
                "vmlal_high_n_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_16","128","128","0","128","32","0","32","-1","0","0","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlal_high_n_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_16","128","128","0","128","32","1","32","-1","0","1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmlal_high_n_u16  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 )"', '"(define %2 (extract  127 64 b))"', '"(define %7 (extract  15 0 c))"', '"(define %8.downcasted0.ab0 (bvsizeext  %7 %arg1 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %9.new0 (/  e0.new  %arg6))"', '"  (define %lastidx2 (-  %arg5  1))"', '"  (define %12 (+  %9.new0  %lastidx2))"', '"  (define %13 (extract  %12 %9.new0 %2))"', '"  (define %14.downcasted0.ab0 (bvsizeext  %13 %arg1 %arg4))"', '"  (define %15.downcasted0 (bvmul  %14.downcasted0.ab0  %8.downcasted0.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg3))"', '"  (define %16.downcasted0 (extract  %highidx0 %arg3 %15.downcasted0))"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %20 (+  e0.new  %lastidx0))"', '"  (define %25 (extract  %20 e0.new a))"', '"  (define %26.ab0 (bvaddnw %25 %16.downcasted0 %elemsize0 %arg2 ))"', '"  %26.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vrshrq_n_u16" : {
              "target_instructions" : {
                "vrshrq_n_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","16","-1","-1","0","-1","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshr_n_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","-1","-1","0","-1","0","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshr_n_u8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","-1","-1","0","-1","0","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshrq_n_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","32","-1","-1","0","-1","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshrq_n_u8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","8","-1","-1","0","-1","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshr_n_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","-1","-1","0","-1","0","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vrshrq_n_u16  %arg3 %arg1 %arg0 a n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg2 %arg4 %arg5 %arg6 %arg7 %arg8 )"', '"(define %2.downcasted0.ab0 (bvsubnw n %arg1 64 %arg2 ))"', '"(define %3.downcasted0 (bvshl  %arg0  %2.downcasted0.ab0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %8 (+  e0.new  %lastidx0))"', '"  (define %9 (extract  %8 e0.new a))"', '"  (define %10.downcasted0.ab0 (bvsizeext  %9 %arg8 %arg7))"', '"  (define %11.downcasted0.ab0 (bvaddnw %10.downcasted0.ab0 %3.downcasted0 %arg8 %arg6 ))"', '"  (define %12.downcasted0 (bvlshr  %11.downcasted0.ab0  n))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg5))"', '"  (define %22.downcasted0 (extract  %highidx0 %arg5 %12.downcasted0))"', '"  (define %23.ab0 (bvaddnw %arg3 %22.downcasted0 %elemsize0 %arg4 ))"', '"  %23.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vcltz_s32" : {
              "target_instructions" : {
                "vcltz_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","64","64","0","64","32","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltz_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_64","64","64","0","64","16","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgezq_s8" : {
                  "args" : ["(bv #x000000ff 8)","(bv #x00000000 8)","(bv #x00000000 8)","SYMBOLIC_BV_128","128","128","0","128","8","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltzq_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","128","128","0","128","32","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgez_s32" : {
                  "args" : ["(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","64","64","0","64","32","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltzd_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltz_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","(bv #x00000000 8)","SYMBOLIC_BV_64","64","64","0","64","8","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgez_s16" : {
                  "args" : ["(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_64","64","64","0","64","16","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltzq_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_128","128","128","0","128","64","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltz_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltzq_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_128","128","128","0","128","16","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgezq_s16" : {
                  "args" : ["(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_128","128","128","0","128","16","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgezq_s32" : {
                  "args" : ["(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","128","128","0","128","32","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgez_s8" : {
                  "args" : ["(bv #x000000ff 8)","(bv #x00000000 8)","(bv #x00000000 8)","SYMBOLIC_BV_64","64","64","0","64","8","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgezq_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_128","128","128","0","128","64","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltzq_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","(bv #x00000000 8)","SYMBOLIC_BV_128","128","128","0","128","8","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgez_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgezd_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,-1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vcltz_s32  %arg1.0 %arg0.0 %arg2.0 a.0 %vectsize0.0 %outerlanesize0.0 %innerlaneoffset0.0 %innerlanesize0.0 %elemsize0.0 %arg3.0 )"', '"(define result.0"', '"(apply"', '"concat"', '"(for/list ([%outer.it.0 (reverse (range 0 %vectsize0.0 %outerlanesize0.0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new.0 (reverse (range %innerlaneoffset0.0 %innerlanesize0.0 %elemsize0.0))])"', '"  (define %lastidx0.0 (-  %elemsize0.0  1))"', '"  (define %3.0 (+  e0.new.0  %lastidx0.0))"', '"  (define %4.0 (extract  %3.0 e0.new.0 a.0))"', '"  (define %6.downcasted0.ab0.0 (bvlt %4.0 %arg2.0 %arg3.0 ))"', '"  (define %13.0 (if (equal? %6.downcasted0.ab0.0 #t) %arg0.0 %arg1.0))"', '"  %13.0"', '" )"', '" )"', '")"', '")"', '")"', '"result.0)"', '""'],
        },

            "vqdmlsl_high_n_s16" : {
              "target_instructions" : {
                "vqdmlsl_high_n_s16" : {
                  "args" : ["(bv #x00000000000000000000000000000002 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_16","128","128","0","128","32","1","32","1","1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqdmlsl_high_n_s16  %arg3 a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg4 %arg5 %arg6 )"', '"(define %2 (extract  127 64 b))"', '"(define %7 (extract  15 0 c))"', '"(define %8.downcasted0.ab0 (bvsizeext  %7 %elemsize0 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %9.new0 (/  e0.new  %arg6))"', '"  (define %lastidx1 (-  %arg5  1))"', '"  (define %12 (+  %9.new0  %lastidx1))"', '"  (define %13 (extract  %12 %9.new0 %2))"', '"  (define %14.downcasted0.ab0 (bvsizeext  %13 %elemsize0 %arg4))"', '"  (define %15.downcasted0 (bvmul  %arg3  %14.downcasted0.ab0))"', '"  (define %16.downcasted0 (bvmulnsw  %15.downcasted0  %8.downcasted0.ab0 %elemsize0))"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %21 (+  e0.new  %lastidx0))"', '"  (define %22 (extract  %21 e0.new a))"', '"  (define %25.downcasted0.ab0 (bvsubnw %22 %16.downcasted0 %elemsize0 %arg2 ))"', '"  %25.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vrsra_n_s32" : {
              "target_instructions" : {
                "vrsra_n_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","-1","-1","0","-1","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrsraq_n_s8" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","8","-1","-1","0","-1","1","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrsra_n_s16" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","-1","-1","0","-1","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrsraq_n_s16" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","16","-1","-1","0","-1","1","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrsraq_n_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","32","-1","-1","0","-1","1","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrsra_n_s8" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","-1","-1","0","-1","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vrsra_n_s32  %arg1 %arg0 a b n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 )"', '"(define %2.downcasted0.ab0 (bvsubnw n %arg1 64 %arg2 ))"', '"(define %3.downcasted0 (bvshl  %arg0  %2.downcasted0.ab0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %7 (+  e0.new  %lastidx0))"', '"  (define %8 (extract  %7 e0.new b))"', '"  (define %9.downcasted0.ab0 (bvsizeext  %8 %arg7 %arg6))"', '"  (define %10.downcasted0.ab0 (bvaddnw %9.downcasted0.ab0 %3.downcasted0 %arg7 %arg5 ))"', '"  (define %11.downcasted0 (bvashr  %10.downcasted0.ab0  n))"', '"  (define %20 (extract  %7 e0.new a))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg4))"', '"  (define %21.downcasted0 (extract  %highidx0 %arg4 %11.downcasted0))"', '"  (define %22.ab0 (bvaddnw %20 %21.downcasted0 %elemsize0 %arg3 ))"', '"  %22.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vabal_u16" : {
              "target_instructions" : {
                "vabal_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","-1","2","0","-1","0","32","0","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabal_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","-1","2","0","-1","1","32","1","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vabal_u16  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 %arg8 )"', '"(define result2"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %3 (+  e0.new  %lastidx2))"', '"  (define %4 (extract  %3 e0.new b))"', '"  (define %5.downcasted0.ab0 (bvsizeext  %4 %arg8 %arg7))"', '"  (define %10 (extract  %3 e0.new c))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg6 %arg5))"', '"  (define %12.downcasted0.ab0 (bvsubnw %5.downcasted0.ab0 %11.downcasted0.ab0 %arg8 %arg4 ))"', '"  (define %13.downcasted0 (integer->bitvector (abs (bitvector->integer %12.downcasted0.ab0)) (bitvector 32)))"', '"  (define %lastidx1 (-  %arg0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg3))"', '"  (define %14.downcasted0 (extract  %highidx0 %arg3 %13.downcasted0))"', '"  (define %15.new0 (*  e0.new  %arg2))"', '"  (define %lastidx0 (-  %arg0  1))"', '"  (define %18 (+  %15.new0  %lastidx0))"', '"  (define %23 (extract  %18 %15.new0 a))"', '"  (define %24.ab0 (bvaddnw %23 %14.downcasted0 %arg0 %arg1 ))"', '"  %24.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result2)"', '""'],
        },

            "vmull_high_n_s16" : {
              "target_instructions" : {
                "vmull_high_n_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_16","128","128","0","128","32","1","32","0","1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : None,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmull_high_n_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_16","128","128","0","128","32","0","32","0","0","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : None,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmull_high_n_s16  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 )"', '"(define %2 (extract  127 64 a))"', '"(define %7 (extract  15 0 b))"', '"(define %8.downcasted0.ab0 (bvsizeext  %7 %arg1 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %9.new0 (/  e0.new  %arg5))"', '"  (define %lastidx2 (-  %arg4  1))"', '"  (define %12 (+  %9.new0  %lastidx2))"', '"  (define %13 (extract  %12 %9.new0 %2))"', '"  (define %14.downcasted0.ab0 (bvsizeext  %13 %arg1 %arg3))"', '"  (define %15.downcasted0 (bvmul  %14.downcasted0.ab0  %8.downcasted0.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg2))"', '"  (define %16.downcasted0 (extract  %highidx0 %arg2 %15.downcasted0))"', '"  %16.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vget_low_u8" : {
              "target_instructions" : {
                "vget_low_u8" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vget_low_s16" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vget_low_s64" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vget_low_u16" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vget_low_u64" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vget_low_s8" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vget_low_u32" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vget_low_s32" : {
                  "args" : ["SYMBOLIC_BV_128","64","64","0","64","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vget_low_u8  a %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 )"', '"(define %1fakeReturn"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([%inner.it (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %11 (+  %inner.it  %arg0))"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %12 (+  %11  %lastidx0))"', '"  (define %0 (extract  %12 %11 a))"', '"  %0"', '" )"', '" )"', '")"', '")"', '")"', '"%1fakeReturn)"', '""'],
        },

            "vsraq_n_u64" : {
              "target_instructions" : {
                "vsraq_n_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","64","-1","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vsraq_n_u64  a b n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %6 (+  e0.new  %lastidx0))"', '"  (define %7 (extract  %6 e0.new b))"', '"  (define %10.downcasted0 (bvlshr  %7  n))"', '"  (define %19 (extract  %6 e0.new a))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %20.downcasted0 (extract  %highidx0 %arg1 %10.downcasted0))"', '"  (define %21.ab0 (bvaddnw %19 %20.downcasted0 %elemsize0 %arg0 ))"', '"  %21.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vmlal_high_u16" : {
              "target_instructions" : {
                "vmlal_high_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1","0","0","32","16","0","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlal_high_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","-1","0","1","64","32","1","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlal_high_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","-1","0","0","64","32","0","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlal_high_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1","0","0","16","8","0","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlal_high_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1","0","1","32","16","1","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlal_high_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1","0","1","16","8","1","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmlal_high_u16  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 )"', '"(define %2 (extract  127 64 b))"', '"(define %5 (extract  127 64 c))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %6.new0 (/  e0.new  %arg6))"', '"  (define %lastidx2 (-  %arg4  1))"', '"  (define %9 (+  %6.new0  %lastidx2))"', '"  (define %10 (extract  %9 %6.new0 %2))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg3 %arg5))"', '"  (define %16 (extract  %9 %6.new0 %5))"', '"  (define %17.downcasted0.ab0 (bvsizeext  %16 %arg3 %arg2))"', '"  (define %18.downcasted0 (bvmul  %11.downcasted0.ab0  %17.downcasted0.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %19.downcasted0 (extract  %highidx0 %arg1 %18.downcasted0))"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %23 (+  e0.new  %lastidx0))"', '"  (define %24 (extract  %23 e0.new a))"', '"  (define %25.ab0 (bvaddnw %24 %19.downcasted0 %elemsize0 %arg0 ))"', '"  %25.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vmull_u32" : {
              "target_instructions" : {
                "vmull_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","0","2","0","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmull_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","16","0","2","1","16","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmull_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","16","0","2","0","16","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmull_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","0","2","1","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmull_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","0","2","1","32","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmull_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","0","2","0","32","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmull_u32  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %3 (+  e0.new  %lastidx2))"', '"  (define %4 (extract  %3 e0.new a))"', '"  (define %5.downcasted0.ab0 (bvsizeext  %4 %arg4 %arg5))"', '"  (define %10 (extract  %3 e0.new b))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg4 %arg3))"', '"  (define %16.downcasted0 (bvmul  %5.downcasted0.ab0  %11.downcasted0.ab0))"', '"  (define %lastidx1 (-  %arg0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %17.downcasted0 (extract  %highidx0 %arg1 %16.downcasted0))"', '"  %17.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vrsra_n_u8" : {
              "target_instructions" : {
                "vrsra_n_u8" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","-1","-1","0","-1","0","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrsraq_n_u16" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","16","-1","-1","0","-1","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrsra_n_u32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","-1","-1","0","-1","0","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrsraq_n_u32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","32","-1","-1","0","-1","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrsra_n_u16" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","-1","-1","0","-1","0","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrsraq_n_u8" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","8","-1","-1","0","-1","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vrsra_n_u8  %arg1 %arg0 a b n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 )"', '"(define %2.downcasted0.ab0 (bvsubnw n %arg1 64 %arg2 ))"', '"(define %3.downcasted0 (bvshl  %arg0  %2.downcasted0.ab0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %7 (+  e0.new  %lastidx0))"', '"  (define %8 (extract  %7 e0.new b))"', '"  (define %9.downcasted0.ab0 (bvsizeext  %8 %arg7 %arg6))"', '"  (define %10.downcasted0.ab0 (bvaddnw %9.downcasted0.ab0 %3.downcasted0 %arg7 %arg5 ))"', '"  (define %11.downcasted0 (bvlshr  %10.downcasted0.ab0  n))"', '"  (define %20 (extract  %7 e0.new a))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg4))"', '"  (define %21.downcasted0 (extract  %highidx0 %arg4 %11.downcasted0))"', '"  (define %22.ab0 (bvaddnw %20 %21.downcasted0 %elemsize0 %arg3 ))"', '"  %22.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vmul_n_u32" : {
              "target_instructions" : {
                "vmul_n_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","0","64","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmulq_n_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","32","0","64","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmul_n_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","0","64","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmulq_n_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","32","0","64","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmul_n_u32  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 )"', '"(define %4 (extract  31 0 b))"', '"(define %5.downcasted0.ab0 (bvsizeext  %4 %arg1 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %9 (+  e0.new  %lastidx0))"', '"  (define %10 (extract  %9 e0.new a))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg1 %arg3))"', '"  (define %12.downcasted0 (bvmul  %11.downcasted0.ab0  %5.downcasted0.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg2))"', '"  (define %13.downcasted0 (extract  %highidx0 %arg2 %12.downcasted0))"', '"  %13.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqrshrun_n_s64" : {
              "target_instructions" : {
                "vqrshrun_n_s64" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","32","-1","0","128","0","-1","1","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 15,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshrund_n_s64" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","32","32","0","32","32","-1","0","128","0","-1","1","64","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 15,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshrn_n_s64" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","32","-1","0","128","1","-1","1","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 15,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshrnd_n_s64" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","32","32","0","32","32","-1","0","128","1","-1","1","64","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 15,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqrshrun_n_s64  %arg1 %arg0 a n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 %arg8 %arg9 )"', '"(define %1.downcasted0.ab0 (bvsizeext  n %arg4 %arg3))"', '"(define %2.downcasted0.ab0 (bvsubnw %1.downcasted0.ab0 %arg1 %arg4 %arg2 ))"', '"(define %3.downcasted0 (bvshl  %arg0  %2.downcasted0.ab0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %4.new0 (*  e0.new  %arg9))"', '"  (define %lastidx1 (-  %arg8  1))"', '"  (define %7 (+  %4.new0  %lastidx1))"', '"  (define %8 (extract  %7 %4.new0 a))"', '"  (define %9.downcasted0.ab0 (bvsizeext  %8 %arg4 %arg7))"', '"  (define %10.downcasted0.ab0 (bvaddnw %9.downcasted0.ab0 %3.downcasted0 %arg4 %arg6 ))"', '"  (define %11.downcasted0 (bvashr  %10.downcasted0.ab0  %1.downcasted0.ab0))"', '"  (define %16.downcasted0.ab0 (bvsaturate  %11.downcasted0 %arg4 %elemsize0 %arg5))"', '"  %16.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vmlal_n_u16" : {
              "target_instructions" : {
                "vmlal_n_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_16","64","64","0","64","16","0","32","32","-1","2","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 10,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlal_n_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_16","64","64","0","64","16","1","32","32","-1","2","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 10,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmlal_n_u16  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 )"', '"(define %4 (extract  15 0 c))"', '"(define %5.downcasted0.ab0 (bvsizeext  %4 %arg1 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %9 (+  e0.new  %lastidx2))"', '"  (define %10 (extract  %9 e0.new b))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg1 %arg6))"', '"  (define %12.downcasted0 (bvmul  %11.downcasted0.ab0  %5.downcasted0.ab0))"', '"  (define %lastidx1 (-  %arg2  1))"', '"  (define %highidx0 (+  %lastidx1  %arg5))"', '"  (define %13.downcasted0 (extract  %highidx0 %arg5 %12.downcasted0))"', '"  (define %14.new0 (*  e0.new  %arg4))"', '"  (define %lastidx0 (-  %arg2  1))"', '"  (define %17 (+  %14.new0  %lastidx0))"', '"  (define %22 (extract  %17 %14.new0 a))"', '"  (define %23.ab0 (bvaddnw %22 %13.downcasted0 %arg2 %arg3 ))"', '"  %23.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vrsubhn_u16" : {
              "target_instructions" : {
                "vrsubhn_u16" : {
                  "args" : ["(bv #x0000000000000080 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","8","8","-1","-1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 11,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrsubhn_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000080000000 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","32","32","-1","-1","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 11,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrsubhn_s32" : {
                  "args" : ["(bv #x00000000000000000000000000008000 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","16","16","-1","-1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 11,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrsubhn_u32" : {
                  "args" : ["(bv #x00000000000000000000000000008000 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","16","16","-1","-1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 11,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrsubhn_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000080000000 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","32","32","-1","-1","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 11,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrsubhn_s16" : {
                  "args" : ["(bv #x0000000000000080 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","8","8","-1","-1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 11,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vrsubhn_u16  %arg1 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg2 %arg3 %arg4 %arg5 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %1.new0 (*  e0.new  %arg5))"', '"  (define %lastidx2 (-  %arg4  1))"', '"  (define %4 (+  %1.new0  %lastidx2))"', '"  (define %5 (extract  %4 %1.new0 a))"', '"  (define %10 (extract  %4 %1.new0 b))"', '"  (define %11.ab0 (bvsubnw %5 %10 %arg4 %arg3 ))"', '"  (define %12.ab0 (bvaddnw %11.ab0 %arg1 16 %arg2 ))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %17 (extract  %highidx0 %arg0 %12.ab0))"', '"  %17"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vaddw_high_u32" : {
              "target_instructions" : {
                "vaddw_high_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0","-1","0","128","32","2","0","128"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddw_high_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","-1","0","32","8","2","0","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddw_high_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","-1","1","32","8","2","1","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddw_high_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0","-1","1","128","32","2","1","128"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddw_high_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","-1","0","64","16","2","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddw_high_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","-1","1","64","16","2","1","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vaddw_high_u32  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 )"', '"(define %2 (extract  127 64 b))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %6 (+  e0.new  %lastidx0))"', '"  (define %7 (extract  %6 e0.new a))"', '"  (define %8.downcasted0.ab0 (bvsizeext  %7 %arg7 %arg6))"', '"  (define %9.new0 (/  e0.new  %arg5))"', '"  (define %lastidx2 (-  %arg4  1))"', '"  (define %12 (+  %9.new0  %lastidx2))"', '"  (define %13 (extract  %12 %9.new0 %2))"', '"  (define %14.downcasted0.ab0 (bvsizeext  %13 %arg3 %arg2))"', '"  (define %15.downcasted0.ab0 (bvaddnw %8.downcasted0.ab0 %14.downcasted0.ab0 %arg7 %arg1 ))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %20.downcasted0 (extract  %highidx0 %arg0 %15.downcasted0.ab0))"', '"  %20.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vrshld_s64" : {
              "target_instructions" : {
                "vrshld_s64" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0","-1","1","128","-1","1","128"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshlq_s16" : {
                  "args" : ["(bv #x00000000000000000000000000000001 32)","(bv #x00000000000000000000000000000001 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","-1","1","32","-1","1","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshl_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0","-1","1","64","-1","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshld_u64" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0","-1","0","128","-1","1","128"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshl_u32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0","-1","0","64","-1","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshlq_s8" : {
                  "args" : ["(bv #x0000000000000001 16)","(bv #x0000000000000001 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0","-1","1","16","-1","1","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshlq_u8" : {
                  "args" : ["(bv #x0000000000000001 16)","(bv #x0000000000000001 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0","-1","0","16","-1","1","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshl_s8" : {
                  "args" : ["(bv #x0000000000000001 16)","(bv #x0000000000000001 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0","-1","1","16","-1","1","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshl_u64" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0","-1","0","128","-1","1","128"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshl_s64" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0","-1","1","128","-1","1","128"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshl_u16" : {
                  "args" : ["(bv #x00000000000000000000000000000001 32)","(bv #x00000000000000000000000000000001 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0","-1","0","32","-1","1","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshlq_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","-1","1","64","-1","1","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshl_u8" : {
                  "args" : ["(bv #x0000000000000001 16)","(bv #x0000000000000001 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0","-1","0","16","-1","1","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshlq_u16" : {
                  "args" : ["(bv #x00000000000000000000000000000001 32)","(bv #x00000000000000000000000000000001 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","-1","0","32","-1","1","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshlq_u32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","-1","0","64","-1","1","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshlq_u64" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0","-1","0","128","-1","1","128"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshlq_s64" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0","-1","1","128","-1","1","128"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshl_s16" : {
                  "args" : ["(bv #x00000000000000000000000000000001 32)","(bv #x00000000000000000000000000000001 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0","-1","1","32","-1","1","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vrshld_s64  %arg5 %arg4 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg6 %arg7 %arg8 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %4 (+  e0.new  %lastidx0))"', '"  (define %5 (extract  %4 e0.new b))"', '"  (define %6.ab0 (bvsizeext  %5 %arg8 %arg7))"', '"  (define %7 (bvneg  %6.ab0))"', '"  (define %8.ab0 (bvsubnw %7 %arg5 %arg8 %arg6 ))"', '"  (define %9 (bvshl  %arg4  %8.ab0))"', '"  (define %14 (extract  %4 e0.new a))"', '"  (define %15.ab0 (bvsizeext  %14 %arg3 %arg2))"', '"  (define %16.ab0 (bvaddnw %15.ab0 %9 %arg3 %arg1 ))"', '"  (define %17 (bvshl  %16.ab0  %6.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %22 (extract  %highidx0 %arg0 %17))"', '"  %22"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqdmull_n_s32" : {
              "target_instructions" : {
                "vqdmull_n_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000002 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","1","64","64","2","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 10,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqdmull_n_s32  %arg4 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg5 )"', '"(define %4 (extract  31 0 b))"', '"(define %5.downcasted0.ab0 (bvsizeext  %4 %arg2 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %9 (+  e0.new  %lastidx1))"', '"  (define %10 (extract  %9 e0.new a))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg2 %arg5))"', '"  (define %12.downcasted0 (bvmul  %arg4  %11.downcasted0.ab0))"', '"  (define %13.downcasted0 (bvmulnsw  %12.downcasted0  %5.downcasted0.ab0 %arg2))"', '"  %13.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vraddhn_u64" : {
              "target_instructions" : {
                "vraddhn_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000080000000 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","32","32","-1","-1","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 11,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vraddhn_u16" : {
                  "args" : ["(bv #x0000000000000080 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","8","8","-1","-1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 11,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vraddhn_s16" : {
                  "args" : ["(bv #x0000000000000080 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","8","8","-1","-1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 11,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vraddhn_u32" : {
                  "args" : ["(bv #x00000000000000000000000000008000 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","16","16","-1","-1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 11,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vraddhn_s32" : {
                  "args" : ["(bv #x00000000000000000000000000008000 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","16","16","-1","-1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 11,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vraddhn_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000080000000 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","64","64","0","64","32","32","-1","-1","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 11,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vraddhn_u64  %arg1 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg2 %arg3 %arg4 %arg5 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %1.new0 (*  e0.new  %arg5))"', '"  (define %lastidx2 (-  %arg4  1))"', '"  (define %4 (+  %1.new0  %lastidx2))"', '"  (define %5 (extract  %4 %1.new0 a))"', '"  (define %10 (extract  %4 %1.new0 b))"', '"  (define %11.ab0 (bvaddnw %5 %10 %arg4 %arg3 ))"', '"  (define %12.ab0 (bvaddnw %11.ab0 %arg1 64 %arg2 ))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %17 (extract  %highidx0 %arg0 %12.ab0))"', '"  %17"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vshr_n_u64" : {
              "target_instructions" : {
                "vshr_n_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","-1","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshrq_n_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","64","-1","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsra_n_u64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","-1","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshrd_n_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","-1","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsrad_n_u64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","-1","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vshr_n_u64  %arg0 a n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg1 %arg2 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %7 (+  e0.new  %lastidx0))"', '"  (define %8 (extract  %7 e0.new a))"', '"  (define %11.downcasted0 (bvlshr  %8  n))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg2))"', '"  (define %21.downcasted0 (extract  %highidx0 %arg2 %11.downcasted0))"', '"  (define %22.ab0 (bvaddnw %arg0 %21.downcasted0 %elemsize0 %arg1 ))"', '"  %22.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vabs_s32" : {
              "target_instructions" : {
                "vabs_s32" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","32","0","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabs_s16" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","16","0","1","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabs_s8" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","8","0","1","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabsq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","32","0","1","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabs_s64" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","64","0","1","128"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabsq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","8","0","1","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabsq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","16","0","1","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabsd_s64" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","64","0","1","128"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabsq_s64" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","64","0","1","128"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vabs_s32  a %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %3 (+  e0.new  %lastidx0))"', '"  (define %4 (extract  %3 e0.new a))"', '"  (define %5.downcasted0.ab0 (bvsizeext  %4 %arg2 %arg1))"', '"  (define %6.downcasted0 (integer->bitvector (abs (bitvector->integer %5.downcasted0.ab0)) (bitvector %arg2)))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %11.downcasted0 (extract  %highidx0 %arg0 %6.downcasted0))"', '"  %11.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqdmlsl_high_n_s32" : {
              "target_instructions" : {
                "vqdmlsl_high_n_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000002 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","64","1","64","1","1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqdmlsl_high_n_s32  %arg3 a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg4 %arg5 %arg6 )"', '"(define %2 (extract  127 64 b))"', '"(define %7 (extract  31 0 c))"', '"(define %8.downcasted0.ab0 (bvsizeext  %7 %elemsize0 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %9.new0 (/  e0.new  %arg6))"', '"  (define %lastidx1 (-  %arg5  1))"', '"  (define %12 (+  %9.new0  %lastidx1))"', '"  (define %13 (extract  %12 %9.new0 %2))"', '"  (define %14.downcasted0.ab0 (bvsizeext  %13 %elemsize0 %arg4))"', '"  (define %15.downcasted0 (bvmul  %arg3  %14.downcasted0.ab0))"', '"  (define %16.downcasted0 (bvmulnsw  %15.downcasted0  %8.downcasted0.ab0 %elemsize0))"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %21 (+  e0.new  %lastidx0))"', '"  (define %22 (extract  %21 e0.new a))"', '"  (define %25.downcasted0.ab0 (bvsubnw %22 %16.downcasted0 %elemsize0 %arg2 ))"', '"  %25.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vmull_high_n_s32" : {
              "target_instructions" : {
                "vmull_high_n_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","64","1","64","0","1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : None,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmull_high_n_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","64","0","64","0","0","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : None,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmull_high_n_s32  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 )"', '"(define %2 (extract  127 64 a))"', '"(define %7 (extract  31 0 b))"', '"(define %8.downcasted0.ab0 (bvsizeext  %7 %arg1 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %9.new0 (/  e0.new  %arg5))"', '"  (define %lastidx2 (-  %arg4  1))"', '"  (define %12 (+  %9.new0  %lastidx2))"', '"  (define %13 (extract  %12 %9.new0 %2))"', '"  (define %14.downcasted0.ab0 (bvsizeext  %13 %arg1 %arg3))"', '"  (define %15.downcasted0 (bvmul  %14.downcasted0.ab0  %8.downcasted0.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg2))"', '"  (define %16.downcasted0 (extract  %highidx0 %arg2 %15.downcasted0))"', '"  %16.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vsraq_n_s64" : {
              "target_instructions" : {
                "vsraq_n_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","64","-1","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vsraq_n_s64  a b n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %6 (+  e0.new  %lastidx0))"', '"  (define %7 (extract  %6 e0.new b))"', '"  (define %10.downcasted0 (bvashr  %7  n))"', '"  (define %19 (extract  %6 e0.new a))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %20.downcasted0 (extract  %highidx0 %arg1 %10.downcasted0))"', '"  (define %21.ab0 (bvaddnw %19 %20.downcasted0 %elemsize0 %arg0 ))"', '"  %21.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vsqadds_u32" : {
              "target_instructions" : {
                "vsqadds_u32" : {
                  "args" : ["SYMBOLIC_BV_32","SYMBOLIC_BV_32","32","32","0","32","32","0","-1","0","64","1","64"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuqadd_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1","-1","1","64","0","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuqadds_s32" : {
                  "args" : ["SYMBOLIC_BV_32","SYMBOLIC_BV_32","32","32","0","32","32","1","-1","1","64","0","64"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsqaddq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","-1","0","64","1","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsqadd_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0","-1","0","64","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuqaddq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","-1","1","64","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vsqadds_u32  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %3 (+  e0.new  %lastidx0))"', '"  (define %4 (extract  %3 e0.new b))"', '"  (define %5.downcasted0.ab0 (bvsizeext  %4 %arg5 %arg4))"', '"  (define %10 (extract  %3 e0.new a))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg3 %arg2))"', '"  (define %16.downcasted0.ab0 (bvaddnw %5.downcasted0.ab0 %11.downcasted0.ab0 %arg5 %arg1 ))"', '"  (define %17.downcasted0.ab0 (bvsaturate  %16.downcasted0.ab0 64 %elemsize0 %arg0))"', '"  %17.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vabal_high_s16" : {
              "target_instructions" : {
                "vabal_high_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1","0","-1","1","32","16","1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabal_high_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1","0","-1","0","32","16","0","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vabal_high_s16  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 %arg8 )"', '"(define %2 (extract  127 64 b))"', '"(define %5 (extract  127 64 c))"', '"(define result2"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %6.new0 (/  e0.new  %arg8))"', '"  (define %lastidx2 (-  %arg5  1))"', '"  (define %9 (+  %6.new0  %lastidx2))"', '"  (define %10 (extract  %9 %6.new0 %2))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg7 %arg6))"', '"  (define %16 (extract  %9 %6.new0 %5))"', '"  (define %17.downcasted0.ab0 (bvsizeext  %16 %arg4 %arg3))"', '"  (define %18.downcasted0.ab0 (bvsubnw %11.downcasted0.ab0 %17.downcasted0.ab0 %arg7 %arg2 ))"', '"  (define %19.downcasted0 (integer->bitvector (abs (bitvector->integer %18.downcasted0.ab0)) (bitvector 32)))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %20.downcasted0 (extract  %highidx0 %arg1 %19.downcasted0))"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %24 (+  e0.new  %lastidx0))"', '"  (define %29 (extract  %24 e0.new a))"', '"  (define %30.ab0 (bvaddnw %29 %20.downcasted0 %elemsize0 %arg0 ))"', '"  %30.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result2)"', '""'],
        },

            "vqdmlal_high_n_s32" : {
              "target_instructions" : {
                "vqdmlal_high_n_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000002 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","64","1","64","1","1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqdmlal_high_n_s32  %arg3 a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg4 %arg5 %arg6 )"', '"(define %2 (extract  127 64 b))"', '"(define %7 (extract  31 0 c))"', '"(define %8.downcasted0.ab0 (bvsizeext  %7 %elemsize0 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %9.new0 (/  e0.new  %arg6))"', '"  (define %lastidx1 (-  %arg5  1))"', '"  (define %12 (+  %9.new0  %lastidx1))"', '"  (define %13 (extract  %12 %9.new0 %2))"', '"  (define %14.downcasted0.ab0 (bvsizeext  %13 %elemsize0 %arg4))"', '"  (define %15.downcasted0 (bvmul  %arg3  %14.downcasted0.ab0))"', '"  (define %16.downcasted0 (bvmulnsw  %15.downcasted0  %8.downcasted0.ab0 %elemsize0))"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %21 (+  e0.new  %lastidx0))"', '"  (define %22 (extract  %21 e0.new a))"', '"  (define %25.downcasted0.ab0 (bvaddnw %22 %16.downcasted0 %elemsize0 %arg2 ))"', '"  %25.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqdmlsl_high_s16" : {
              "target_instructions" : {
                "vqdmlsl_high_s16" : {
                  "args" : ["(bv #x00000000000000000000000000000002 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","1","16","1","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqdmlsl_high_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000002 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1","1","32","1","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqdmlsl_high_s16  %arg1 a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg2 %arg3 %arg4 %arg5 )"', '"(define %2 (extract  127 64 b))"', '"(define %5 (extract  127 64 c))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %6.new0 (/  e0.new  %arg5))"', '"  (define %lastidx1 (-  %arg3  1))"', '"  (define %9 (+  %6.new0  %lastidx1))"', '"  (define %10 (extract  %9 %6.new0 %2))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %elemsize0 %arg4))"', '"  (define %16 (extract  %9 %6.new0 %5))"', '"  (define %17.downcasted0.ab0 (bvsizeext  %16 %elemsize0 %arg2))"', '"  (define %18.downcasted0 (bvmul  %arg1  %11.downcasted0.ab0))"', '"  (define %19.downcasted0 (bvmulnsw  %18.downcasted0  %17.downcasted0.ab0 %elemsize0))"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %24 (+  e0.new  %lastidx0))"', '"  (define %25 (extract  %24 e0.new a))"', '"  (define %28.downcasted0.ab0 (bvsubnw %25 %19.downcasted0 %elemsize0 %arg0 ))"', '"  %28.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vaddl_high_s8" : {
              "target_instructions" : {
                "vaddl_high_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","-1","1","16","8","1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 16,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : None,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddl_high_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","-1","0","32","16","0","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : None,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddl_high_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","-1","0","16","8","0","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 16,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : None,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddl_high_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0","-1","0","64","32","0","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : None,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddl_high_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0","-1","1","64","32","1","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : None,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddl_high_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","-1","1","32","16","1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : None,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vaddl_high_s8  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 )"', '"(define %2 (extract  127 64 a))"', '"(define %5 (extract  127 64 b))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %6.new0 (/  e0.new  %arg7))"', '"  (define %lastidx2 (-  %arg4  1))"', '"  (define %9 (+  %6.new0  %lastidx2))"', '"  (define %10 (extract  %9 %6.new0 %2))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg6 %arg5))"', '"  (define %16 (extract  %9 %6.new0 %5))"', '"  (define %17.downcasted0.ab0 (bvsizeext  %16 %arg3 %arg2))"', '"  (define %18.downcasted0.ab0 (bvaddnw %11.downcasted0.ab0 %17.downcasted0.ab0 %arg6 %arg1 ))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %23.downcasted0 (extract  %highidx0 %arg0 %18.downcasted0.ab0))"', '"  %23.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqdmlal_n_s16" : {
              "target_instructions" : {
                "vqdmlal_n_s16" : {
                  "args" : ["(bv #x00000000000000000000000000000002 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_16","64","64","0","64","16","1","32","32","1","2","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 11,
                  "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqdmlal_n_s16  %arg5 a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg6 )"', '"(define %4 (extract  15 0 c))"', '"(define %5.downcasted0.ab0 (bvsizeext  %4 %arg2 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %9 (+  e0.new  %lastidx1))"', '"  (define %10 (extract  %9 e0.new b))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg2 %arg6))"', '"  (define %12.downcasted0 (bvmul  %arg5  %11.downcasted0.ab0))"', '"  (define %13.downcasted0 (bvmulnsw  %12.downcasted0  %5.downcasted0.ab0 %arg2))"', '"  (define %15.new0 (*  e0.new  %arg4))"', '"  (define %lastidx0 (-  %arg2  1))"', '"  (define %18 (+  %15.new0  %lastidx0))"', '"  (define %19 (extract  %18 %15.new0 a))"', '"  (define %22.downcasted0.ab0 (bvaddnw %19 %13.downcasted0 %arg2 %arg3 ))"', '"  %22.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vmul_n_s16" : {
              "target_instructions" : {
                "vmul_n_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_16","64","64","0","64","16","0","32","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmulq_n_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_16","128","128","0","128","16","0","32","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmul_n_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_16","64","64","0","64","16","0","32","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmulq_n_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_16","128","128","0","128","16","0","32","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmul_n_s16  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 )"', '"(define %4 (extract  15 0 b))"', '"(define %5.downcasted0.ab0 (bvsizeext  %4 %arg1 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %9 (+  e0.new  %lastidx0))"', '"  (define %10 (extract  %9 e0.new a))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg1 %arg3))"', '"  (define %12.downcasted0 (bvmul  %11.downcasted0.ab0  %5.downcasted0.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg2))"', '"  (define %13.downcasted0 (extract  %highidx0 %arg2 %12.downcasted0))"', '"  %13.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vabdl_s8" : {
              "target_instructions" : {
                "vabdl_s8" : {
                  "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","16","-1","2","0","-1","1","16","1","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabdl_u8" : {
                  "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","16","-1","2","0","-1","0","16","0","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vabdl_s8  %arg1 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 %arg8 %arg9 )"', '"(define result2"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %4 (+  e0.new  %lastidx2))"', '"  (define %5 (extract  %4 e0.new a))"', '"  (define %6.downcasted0.ab0 (bvsizeext  %5 %arg9 %arg8))"', '"  (define %11 (extract  %4 e0.new b))"', '"  (define %12.downcasted0.ab0 (bvsizeext  %11 %arg7 %arg6))"', '"  (define %13.downcasted0.ab0 (bvsubnw %6.downcasted0.ab0 %12.downcasted0.ab0 %arg9 %arg5 ))"', '"  (define %14.downcasted0 (integer->bitvector (abs (bitvector->integer %13.downcasted0.ab0)) (bitvector 16)))"', '"  (define %lastidx1 (-  %arg0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg4))"', '"  (define %15.downcasted0 (extract  %highidx0 %arg4 %14.downcasted0))"', '"  (define %25.ab0 (bvaddnw %arg1 %15.downcasted0 %arg0 %arg2 ))"', '"  %25.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result2)"', '""'],
        },

            "vcombine_u16" : {
              "target_instructions" : {
                "vcombine_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","128","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 128,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcombine_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","128","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 128,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcombine_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","128","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 128,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcombine_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","128","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 128,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcombine_u64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","128","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 128,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcombine_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","128","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 128,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcombine_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","128","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 128,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcombine_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","128","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 128,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vcombine_u16  low high %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 )"', '"(define %3fakeReturn"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([%inner.it (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %15 (+  %inner.it  %arg1))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %16 (+  %15  %lastidx1))"', '"  (define %0 (extract  %16 %15 high))"', '"  (define %1 (extract  %16 %15 low))"', '"  (define %2 (concat %0 %1))"', '"  %2"', '" )"', '" )"', '")"', '")"', '")"', '"%3fakeReturn)"', '""'],
        },

            "vmlsl_high_u16" : {
              "target_instructions" : {
                "vmlsl_high_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1","0","0","32","16","0","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlsl_high_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","-1","0","0","64","32","0","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlsl_high_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1","0","1","32","16","1","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlsl_high_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1","0","0","16","8","0","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlsl_high_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1","0","1","16","8","1","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlsl_high_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","-1","0","1","64","32","1","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmlsl_high_u16  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 )"', '"(define %2 (extract  127 64 b))"', '"(define %5 (extract  127 64 c))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %6.new0 (/  e0.new  %arg6))"', '"  (define %lastidx2 (-  %arg4  1))"', '"  (define %9 (+  %6.new0  %lastidx2))"', '"  (define %10 (extract  %9 %6.new0 %2))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg3 %arg5))"', '"  (define %16 (extract  %9 %6.new0 %5))"', '"  (define %17.downcasted0.ab0 (bvsizeext  %16 %arg3 %arg2))"', '"  (define %18.downcasted0 (bvmul  %11.downcasted0.ab0  %17.downcasted0.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %19.downcasted0 (extract  %highidx0 %arg1 %18.downcasted0))"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %23 (+  e0.new  %lastidx0))"', '"  (define %24 (extract  %23 e0.new a))"', '"  (define %25.ab0 (bvsubnw %24 %19.downcasted0 %elemsize0 %arg0 ))"', '"  %25.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vuqaddq_s8" : {
              "target_instructions" : {
                "vuqaddq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1","-1","1","16","0","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuqadd_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1","-1","1","16","0","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsqadd_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0","-1","0","16","1","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuqaddb_s8" : {
                  "args" : ["SYMBOLIC_BV_8","SYMBOLIC_BV_8","8","8","0","8","8","1","-1","1","16","0","16"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsqaddq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0","-1","0","16","1","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsqaddb_u8" : {
                  "args" : ["SYMBOLIC_BV_8","SYMBOLIC_BV_8","8","8","0","8","8","0","-1","0","16","1","16"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vuqaddq_s8  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %3 (+  e0.new  %lastidx0))"', '"  (define %4 (extract  %3 e0.new b))"', '"  (define %5.downcasted0.ab0 (bvsizeext  %4 %arg5 %arg4))"', '"  (define %10 (extract  %3 e0.new a))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg3 %arg2))"', '"  (define %16.downcasted0.ab0 (bvaddnw %5.downcasted0.ab0 %11.downcasted0.ab0 %arg5 %arg1 ))"', '"  (define %17.downcasted0.ab0 (bvsaturate  %16.downcasted0.ab0 16 %elemsize0 %arg0))"', '"  %17.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vabal_high_u8" : {
              "target_instructions" : {
                "vabal_high_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1","0","-1","0","16","8","0","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabal_high_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1","0","-1","1","16","8","1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vabal_high_u8  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 %arg8 )"', '"(define %2 (extract  127 64 b))"', '"(define %5 (extract  127 64 c))"', '"(define result2"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %6.new0 (/  e0.new  %arg8))"', '"  (define %lastidx2 (-  %arg5  1))"', '"  (define %9 (+  %6.new0  %lastidx2))"', '"  (define %10 (extract  %9 %6.new0 %2))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg7 %arg6))"', '"  (define %16 (extract  %9 %6.new0 %5))"', '"  (define %17.downcasted0.ab0 (bvsizeext  %16 %arg4 %arg3))"', '"  (define %18.downcasted0.ab0 (bvsubnw %11.downcasted0.ab0 %17.downcasted0.ab0 %arg7 %arg2 ))"', '"  (define %19.downcasted0 (integer->bitvector (abs (bitvector->integer %18.downcasted0.ab0)) (bitvector 16)))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %20.downcasted0 (extract  %highidx0 %arg1 %19.downcasted0))"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %24 (+  e0.new  %lastidx0))"', '"  (define %29 (extract  %24 e0.new a))"', '"  (define %30.ab0 (bvaddnw %29 %20.downcasted0 %elemsize0 %arg0 ))"', '"  %30.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result2)"', '""'],
        },

            "vsqadd_u64" : {
              "target_instructions" : {
                "vsqadd_u64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0","-1","0","128","1","128"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuqaddq_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1","-1","1","128","0","128"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuqaddd_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1","-1","1","128","0","128"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuqadd_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1","-1","1","128","0","128"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsqaddd_u64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0","-1","0","128","1","128"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsqaddq_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0","-1","0","128","1","128"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vsqadd_u64  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %3 (+  e0.new  %lastidx0))"', '"  (define %4 (extract  %3 e0.new b))"', '"  (define %5.downcasted0.ab0 (bvsizeext  %4 %arg5 %arg4))"', '"  (define %10 (extract  %3 e0.new a))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg3 %arg2))"', '"  (define %16.downcasted0.ab0 (bvaddnw %5.downcasted0.ab0 %11.downcasted0.ab0 %arg5 %arg1 ))"', '"  (define %17.downcasted0.ab0 (bvsaturate  %16.downcasted0.ab0 128 %elemsize0 %arg0))"', '"  %17.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqdmull_high_s16" : {
              "target_instructions" : {
                "vqdmull_high_s16" : {
                  "args" : ["(bv #x00000000000000000000000000000002 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","16","1","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : None,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqdmull_high_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000002 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1","32","1","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : None,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqdmull_high_s16  %arg0 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg1 %arg2 %arg3 %arg4 )"', '"(define %2 (extract  127 64 a))"', '"(define %5 (extract  127 64 b))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %6.new0 (/  e0.new  %arg4))"', '"  (define %lastidx1 (-  %arg2  1))"', '"  (define %9 (+  %6.new0  %lastidx1))"', '"  (define %10 (extract  %9 %6.new0 %2))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %elemsize0 %arg3))"', '"  (define %16 (extract  %9 %6.new0 %5))"', '"  (define %17.downcasted0.ab0 (bvsizeext  %16 %elemsize0 %arg1))"', '"  (define %18.downcasted0 (bvmul  %arg0  %11.downcasted0.ab0))"', '"  (define %19.downcasted0 (bvmulnsw  %18.downcasted0  %17.downcasted0.ab0 %elemsize0))"', '"  %19.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqrshrns_n_u32" : {
              "target_instructions" : {
                "vqrshrns_n_u32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_32","SYMBOLIC_BV_64","16","16","0","16","16","-1","0","-1","0","64","32","2"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 14,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshrn_n_u16" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","8","-1","0","-1","0","64","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 14,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshrnh_n_u16" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_16","SYMBOLIC_BV_64","8","8","0","8","8","-1","0","-1","0","64","16","2"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 14,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshrn_n_u32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","16","-1","0","-1","0","64","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 14,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqrshrns_n_u32  %arg1 %arg0 a n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 %arg8 )"', '"(define %2.downcasted0.ab0 (bvsubnw n %arg1 64 %arg2 ))"', '"(define %3.downcasted0 (bvshl  %arg0  %2.downcasted0.ab0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %4.new0 (*  e0.new  %arg8))"', '"  (define %lastidx1 (-  %arg7  1))"', '"  (define %7 (+  %4.new0  %lastidx1))"', '"  (define %8 (extract  %7 %4.new0 a))"', '"  (define %9.downcasted0.ab0 (bvsizeext  %8 %arg6 %arg5))"', '"  (define %10.downcasted0.ab0 (bvaddnw %9.downcasted0.ab0 %3.downcasted0 %arg6 %arg4 ))"', '"  (define %11.downcasted0 (bvlshr  %10.downcasted0.ab0  n))"', '"  (define %16.downcasted0.ab0 (bvsaturate  %11.downcasted0 64 %elemsize0 %arg3))"', '"  %16.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqrshrnh_n_s16" : {
              "target_instructions" : {
                "vqrshrnh_n_s16" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_16","SYMBOLIC_BV_64","8","8","0","8","8","-1","1","-1","1","64","16","2"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 14,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshrunh_n_s16" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_16","SYMBOLIC_BV_64","8","8","0","8","8","-1","0","-1","1","64","16","2"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 14,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshrns_n_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_32","SYMBOLIC_BV_64","16","16","0","16","16","-1","1","-1","1","64","32","2"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 14,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshrun_n_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","16","-1","0","-1","1","64","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 14,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshrn_n_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","16","-1","1","-1","1","64","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 14,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshruns_n_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_32","SYMBOLIC_BV_64","16","16","0","16","16","-1","0","-1","1","64","32","2"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 14,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshrn_n_s16" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","8","-1","1","-1","1","64","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 14,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshrun_n_s16" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","8","-1","0","-1","1","64","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 14,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqrshrnh_n_s16  %arg1 %arg0 a n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 %arg8 )"', '"(define %2.downcasted0.ab0 (bvsubnw n %arg1 64 %arg2 ))"', '"(define %3.downcasted0 (bvshl  %arg0  %2.downcasted0.ab0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %4.new0 (*  e0.new  %arg8))"', '"  (define %lastidx1 (-  %arg7  1))"', '"  (define %7 (+  %4.new0  %lastidx1))"', '"  (define %8 (extract  %7 %4.new0 a))"', '"  (define %9.downcasted0.ab0 (bvsizeext  %8 %arg6 %arg5))"', '"  (define %10.downcasted0.ab0 (bvaddnw %9.downcasted0.ab0 %3.downcasted0 %arg6 %arg4 ))"', '"  (define %11.downcasted0 (bvashr  %10.downcasted0.ab0  n))"', '"  (define %16.downcasted0.ab0 (bvsaturate  %11.downcasted0 64 %elemsize0 %arg3))"', '"  %16.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vsra_n_s64" : {
              "target_instructions" : {
                "vsra_n_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","-1","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshr_n_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","-1","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshrq_n_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","64","-1","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsrad_n_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","-1","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshrd_n_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","-1","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vsra_n_s64  a b n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %6 (+  e0.new  %lastidx0))"', '"  (define %7 (extract  %6 e0.new b))"', '"  (define %10.downcasted0 (bvashr  %7  n))"', '"  (define %19 (extract  %6 e0.new a))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %20.downcasted0 (extract  %highidx0 %arg1 %10.downcasted0))"', '"  (define %21.ab0 (bvaddnw %19 %20.downcasted0 %elemsize0 %arg0 ))"', '"  %21.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vabal_s8" : {
              "target_instructions" : {
                "vabal_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","16","-1","2","0","-1","1","16","1","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabal_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","16","-1","2","0","-1","0","16","0","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vabal_s8  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 %arg8 )"', '"(define result2"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %3 (+  e0.new  %lastidx2))"', '"  (define %4 (extract  %3 e0.new b))"', '"  (define %5.downcasted0.ab0 (bvsizeext  %4 %arg8 %arg7))"', '"  (define %10 (extract  %3 e0.new c))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg6 %arg5))"', '"  (define %12.downcasted0.ab0 (bvsubnw %5.downcasted0.ab0 %11.downcasted0.ab0 %arg8 %arg4 ))"', '"  (define %13.downcasted0 (integer->bitvector (abs (bitvector->integer %12.downcasted0.ab0)) (bitvector 16)))"', '"  (define %lastidx1 (-  %arg0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg3))"', '"  (define %14.downcasted0 (extract  %highidx0 %arg3 %13.downcasted0))"', '"  (define %15.new0 (*  e0.new  %arg2))"', '"  (define %lastidx0 (-  %arg0  1))"', '"  (define %18 (+  %15.new0  %lastidx0))"', '"  (define %23 (extract  %18 %15.new0 a))"', '"  (define %24.ab0 (bvaddnw %23 %14.downcasted0 %arg0 %arg1 ))"', '"  %24.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result2)"', '""'],
        },

            "vceqq_u16" : {
              "target_instructions" : {
                "vceqq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","128","128","0","128","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vceqq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","(bv #x000000ff 8)","(bv #x00000000 8)","128","128","0","128","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vceq_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","64","64","0","64","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vceq_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","(bv #x000000ff 8)","(bv #x00000000 8)","64","64","0","64","8"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vceqq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","128","128","0","128","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vceqq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","128","128","0","128","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vceq_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","64","64","0","64","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vceq_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","64","64","0","64","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vceqq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","128","128","0","128","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vceq_u64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","64","64","0","64","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vceqd_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","64","64","0","64","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vceq_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","64","64","0","64","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vceqq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","(bv #x000000ff 8)","(bv #x00000000 8)","128","128","0","128","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vceq_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","64","64","0","64","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vceqq_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","128","128","0","128","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vceq_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","(bv #x000000ff 8)","(bv #x00000000 8)","64","64","0","64","8"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vceqd_u64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","64","64","0","64","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vceqq_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","128","128","0","128","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [1,0,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vceqq_u16  b.norm a.norm %arg0.norm %arg1.norm %vectsize0.norm %outerlanesize0.norm %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm )"', '"(define result.norm"', '"(apply"', '"concat"', '"(for/list ([%outer.it.norm (reverse (range 0 %vectsize0.norm %outerlanesize0.norm))])"', '" (apply"', '" concat"', '" (for/list ([e0.new.norm (reverse (range %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm))])"', '"  (define %lastidx0.norm (-  %elemsize0.norm  1))"', '"  (define %3.norm (+  e0.new.norm  %lastidx0.norm))"', '"  (define %4.norm (extract  %3.norm e0.new.norm a.norm))"', '"  (define %9.norm (extract  %3.norm e0.new.norm b.norm))"', '"  (define %10.norm (bveq  %4.norm  %9.norm))"', '"  (define %17.norm (if (equal? %10.norm #t) %arg0.norm %arg1.norm))"', '"  %17.norm"', '" )"', '" )"', '")"', '")"', '")"', '"result.norm)"', '""'],
        },

            "vaddl_s32" : {
              "target_instructions" : {
                "vaddl_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","0","2","-1","1","64","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddl_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","16","0","2","-1","1","16","1","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddl_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","0","2","-1","0","32","0","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddl_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","0","2","-1","1","32","1","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddl_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","16","0","2","-1","0","16","0","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddl_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","0","2","-1","0","64","0","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vaddl_s32  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %3 (+  e0.new  %lastidx2))"', '"  (define %4 (extract  %3 e0.new a))"', '"  (define %5.downcasted0.ab0 (bvsizeext  %4 %arg7 %arg6))"', '"  (define %10 (extract  %3 e0.new b))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg5 %arg4))"', '"  (define %12.downcasted0.ab0 (bvaddnw %5.downcasted0.ab0 %11.downcasted0.ab0 %arg7 %arg3 ))"', '"  (define %lastidx1 (-  %arg0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %17.downcasted0 (extract  %highidx0 %arg1 %12.downcasted0.ab0))"', '"  %17.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vmull_high_s16" : {
              "target_instructions" : {
                "vmull_high_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","1","32","16","1","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : None,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmull_high_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","1","16","8","1","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 16,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : None,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmull_high_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0","1","64","32","1","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : None,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmull_high_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","0","32","16","0","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : None,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmull_high_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","0","16","8","0","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 16,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : None,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmull_high_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0","0","64","32","0","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : None,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmull_high_s16  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 )"', '"(define %2 (extract  127 64 a))"', '"(define %5 (extract  127 64 b))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %6.new0 (/  e0.new  %arg5))"', '"  (define %lastidx2 (-  %arg3  1))"', '"  (define %9 (+  %6.new0  %lastidx2))"', '"  (define %10 (extract  %9 %6.new0 %2))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg2 %arg4))"', '"  (define %16 (extract  %9 %6.new0 %5))"', '"  (define %17.downcasted0.ab0 (bvsizeext  %16 %arg2 %arg1))"', '"  (define %22.downcasted0 (bvmul  %11.downcasted0.ab0  %17.downcasted0.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %23.downcasted0 (extract  %highidx0 %arg0 %22.downcasted0))"', '"  %23.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vabal_s32" : {
              "target_instructions" : {
                "vabal_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","-1","2","0","-1","1","64","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabal_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","-1","2","0","-1","0","64","0","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vabal_s32  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 %arg8 )"', '"(define result2"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %3 (+  e0.new  %lastidx2))"', '"  (define %4 (extract  %3 e0.new b))"', '"  (define %5.downcasted0.ab0 (bvsizeext  %4 %arg8 %arg7))"', '"  (define %10 (extract  %3 e0.new c))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg6 %arg5))"', '"  (define %12.downcasted0.ab0 (bvsubnw %5.downcasted0.ab0 %11.downcasted0.ab0 %arg8 %arg4 ))"', '"  (define %13.downcasted0 (integer->bitvector (abs (bitvector->integer %12.downcasted0.ab0)) (bitvector 64)))"', '"  (define %lastidx1 (-  %arg0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg3))"', '"  (define %14.downcasted0 (extract  %highidx0 %arg3 %13.downcasted0))"', '"  (define %15.new0 (*  e0.new  %arg2))"', '"  (define %lastidx0 (-  %arg0  1))"', '"  (define %18 (+  %15.new0  %lastidx0))"', '"  (define %23 (extract  %18 %15.new0 a))"', '"  (define %24.ab0 (bvaddnw %23 %14.downcasted0 %arg0 %arg1 ))"', '"  %24.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result2)"', '""'],
        },

            "vzip1q_u32" : {
              "target_instructions" : {
                "vzip1q_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","32","32","1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vzip1q_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","64","64","1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vzip1_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","16","16","1","8","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vzip1q_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","16","16","1","8","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vzip1q_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","32","32","1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vzip1q_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","64","64","1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vzip1_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","32","32","1","16","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vzip1q_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","8","8","1","4","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vzip1_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","8","8","1","4","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vzip1q_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","8","8","1","4","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vzip1_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","16","16","1","8","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vzip1q_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","16","16","1","8","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vzip1_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","32","32","1","16","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vzip1_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","8","8","1","4","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vzip1q_u32  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([p0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %12 (+  p0.new  %lastidx1))"', '"  (define %13 (extract  %12 p0.new a))"', '"  (define %28 (extract  %12 p0.new b))"', '"(concat %28 %13)"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vmlsl_u32" : {
              "target_instructions" : {
                "vmlsl_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","-1","2","0","0","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlsl_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","-1","2","0","0","32","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlsl_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","16","-1","2","0","1","16","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlsl_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","-1","2","0","1","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlsl_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","16","-1","2","0","0","16","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlsl_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","-1","2","0","1","32","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmlsl_u32  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %3 (+  e0.new  %lastidx2))"', '"  (define %4 (extract  %3 e0.new b))"', '"  (define %5.downcasted0.ab0 (bvsizeext  %4 %arg5 %arg6))"', '"  (define %10 (extract  %3 e0.new c))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg5 %arg4))"', '"  (define %12.downcasted0 (bvmul  %5.downcasted0.ab0  %11.downcasted0.ab0))"', '"  (define %lastidx1 (-  %arg0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg3))"', '"  (define %13.downcasted0 (extract  %highidx0 %arg3 %12.downcasted0))"', '"  (define %14.new0 (*  e0.new  %arg2))"', '"  (define %lastidx0 (-  %arg0  1))"', '"  (define %17 (+  %14.new0  %lastidx0))"', '"  (define %18 (extract  %17 %14.new0 a))"', '"  (define %19.ab0 (bvsubnw %18 %13.downcasted0 %arg0 %arg1 ))"', '"  %19.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vrhadd_s16" : {
              "target_instructions" : {
                "vrhadd_s16" : {
                  "args" : ["(bv #x00000000000000000000000000000001 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1","-1","-1","1","32","1","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrhadd_u32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1","-1","-1","0","64","0","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrhaddq_s16" : {
                  "args" : ["(bv #x00000000000000000000000000000001 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1","-1","-1","1","32","1","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrhaddq_s8" : {
                  "args" : ["(bv #x0000000000000001 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1","-1","-1","1","16","1","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrhadd_s8" : {
                  "args" : ["(bv #x0000000000000001 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1","-1","-1","1","16","1","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrhaddq_u32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","-1","-1","0","64","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrhadd_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1","-1","-1","1","64","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrhaddq_u8" : {
                  "args" : ["(bv #x0000000000000001 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1","-1","-1","0","16","0","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrhadd_u16" : {
                  "args" : ["(bv #x00000000000000000000000000000001 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1","-1","-1","0","32","0","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrhadd_u8" : {
                  "args" : ["(bv #x0000000000000001 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1","-1","-1","0","16","0","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrhaddq_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","-1","-1","1","64","1","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrhaddq_u16" : {
                  "args" : ["(bv #x00000000000000000000000000000001 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1","-1","-1","0","32","0","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vrhadd_s16  %arg1 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %3 (+  e0.new  %lastidx0))"', '"  (define %4 (extract  %3 e0.new a))"', '"  (define %5.downcasted0.ab0 (bvsizeext  %4 %arg7 %arg6))"', '"  (define %10 (extract  %3 e0.new b))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg5 %arg4))"', '"  (define %16.downcasted0.ab0 (bvaddnw %5.downcasted0.ab0 %11.downcasted0.ab0 %arg7 %arg3 ))"', '"  (define %17.downcasted0.ab0 (bvaddnw %16.downcasted0.ab0 %arg1 32 %arg2 ))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %18.downcasted0 (extract  %highidx0 %arg0 %17.downcasted0.ab0))"', '"  %18.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vrshrd_n_s64" : {
              "target_instructions" : {
                "vrshrd_n_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","-1","0","128","-1","0","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshr_n_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","-1","0","128","-1","0","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshrq_n_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","64","-1","0","128","-1","0","-1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vrshrd_n_s64  %arg5 %arg1 %arg0 a n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg2 %arg3 %arg4 %arg6 %arg7 %arg8 %arg9 )"', '"(define %1.downcasted0.ab0 (bvsizeext  n %arg4 %arg3))"', '"(define %2.downcasted0.ab0 (bvsubnw %1.downcasted0.ab0 %arg1 %arg4 %arg2 ))"', '"(define %3.downcasted0 (bvshl  %arg0  %2.downcasted0.ab0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %8 (+  e0.new  %lastidx0))"', '"  (define %9 (extract  %8 e0.new a))"', '"  (define %10.downcasted0.ab0 (bvsizeext  %9 %arg4 %arg9))"', '"  (define %11.downcasted0.ab0 (bvaddnw %10.downcasted0.ab0 %3.downcasted0 %arg4 %arg8 ))"', '"  (define %12.downcasted0 (bvashr  %11.downcasted0.ab0  %1.downcasted0.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg7))"', '"  (define %22.downcasted0 (extract  %highidx0 %arg7 %12.downcasted0))"', '"  (define %23.ab0 (bvaddnw %arg5 %22.downcasted0 %elemsize0 %arg6 ))"', '"  %23.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vuzp1q_u8" : {
              "target_instructions" : {
                "vuzp1q_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuzp1_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuzp1_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuzp1_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuzp1_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuzp1q_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuzp1_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuzp1q_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuzp1q_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuzp1_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuzp1q_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuzp1q_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuzp1q_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuzp1q_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vuzp1q_u8  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 )"', '"(define %0 (concat b a))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %6.new0 (*  e0.new  %arg0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %10 (+  %6.new0  %lastidx1))"', '"  (define %11 (extract  %10 %6.new0 %0))"', '"  %11"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vhsub_u16" : {
              "target_instructions" : {
                "vhsub_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1","-1","0","32","0","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vhsubq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","-1","1","64","1","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vhsubq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1","-1","0","32","0","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vhsub_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1","-1","0","16","0","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vhsub_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1","-1","1","16","1","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vhsubq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1","-1","1","32","1","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vhsubq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","-1","0","64","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vhsub_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1","-1","1","64","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vhsub_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1","-1","0","64","0","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vhsubq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1","-1","0","16","0","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vhsubq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1","-1","1","16","1","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vhsub_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1","-1","1","32","1","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vhsub_u16  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %3 (+  e0.new  %lastidx0))"', '"  (define %4 (extract  %3 e0.new a))"', '"  (define %5.downcasted0.ab0 (bvsizeext  %4 %arg5 %arg4))"', '"  (define %10 (extract  %3 e0.new b))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg3 %arg2))"', '"  (define %12.downcasted0.ab0 (bvsubnw %5.downcasted0.ab0 %11.downcasted0.ab0 %arg5 %arg1 ))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %17.downcasted0 (extract  %highidx0 %arg0 %12.downcasted0.ab0))"', '"  %17.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqshlh_n_s16" : {
              "target_instructions" : {
                "vqshlh_n_s16" : {
                  "args" : ["SYMBOLIC_BV_16","SYMBOLIC_BV_64","16","16","0","16","16","1","1","64"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshlu_n_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshls_n_s32" : {
                  "args" : ["SYMBOLIC_BV_32","SYMBOLIC_BV_64","32","32","0","32","32","1","1","64"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshlus_n_s32" : {
                  "args" : ["SYMBOLIC_BV_32","SYMBOLIC_BV_64","32","32","0","32","32","0","1","64"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshlh_n_u16" : {
                  "args" : ["SYMBOLIC_BV_16","SYMBOLIC_BV_64","16","16","0","16","16","0","0","64"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshlb_n_u8" : {
                  "args" : ["SYMBOLIC_BV_8","SYMBOLIC_BV_64","8","8","0","8","8","0","0","64"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshlu_n_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshluq_n_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","32","0","1","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshluq_n_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","16","0","1","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshls_n_u32" : {
                  "args" : ["SYMBOLIC_BV_32","SYMBOLIC_BV_64","32","32","0","32","32","0","0","64"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshlu_n_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshluh_n_s16" : {
                  "args" : ["SYMBOLIC_BV_16","SYMBOLIC_BV_64","16","16","0","16","16","0","1","64"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshlb_n_s8" : {
                  "args" : ["SYMBOLIC_BV_8","SYMBOLIC_BV_64","8","8","0","8","8","1","1","64"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshluq_n_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","8","0","1","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshlub_n_s8" : {
                  "args" : ["SYMBOLIC_BV_8","SYMBOLIC_BV_64","8","8","0","8","8","0","1","64"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqshlh_n_s16  a n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %5 (+  e0.new  %lastidx0))"', '"  (define %6 (extract  %5 e0.new a))"', '"  (define %7.downcasted0.ab0 (bvsizeext  %6 %arg2 %arg1))"', '"  (define %8.downcasted0 (bvshl  %7.downcasted0.ab0  n))"', '"  (define %13.downcasted0.ab0 (bvsaturate  %8.downcasted0 %arg2 %elemsize0 %arg0))"', '"  %13.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vabdl_s16" : {
              "target_instructions" : {
                "vabdl_s16" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","-1","2","0","-1","1","32","1","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabdl_u16" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","-1","2","0","-1","0","32","0","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vabdl_s16  %arg1 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 %arg8 %arg9 )"', '"(define result2"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %4 (+  e0.new  %lastidx2))"', '"  (define %5 (extract  %4 e0.new a))"', '"  (define %6.downcasted0.ab0 (bvsizeext  %5 %arg9 %arg8))"', '"  (define %11 (extract  %4 e0.new b))"', '"  (define %12.downcasted0.ab0 (bvsizeext  %11 %arg7 %arg6))"', '"  (define %13.downcasted0.ab0 (bvsubnw %6.downcasted0.ab0 %12.downcasted0.ab0 %arg9 %arg5 ))"', '"  (define %14.downcasted0 (integer->bitvector (abs (bitvector->integer %13.downcasted0.ab0)) (bitvector 32)))"', '"  (define %lastidx1 (-  %arg0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg4))"', '"  (define %15.downcasted0 (extract  %highidx0 %arg4 %14.downcasted0))"', '"  (define %25.ab0 (bvaddnw %arg1 %15.downcasted0 %arg0 %arg2 ))"', '"  %25.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result2)"', '""'],
        },

            "vmovl_high_s8" : {
              "target_instructions" : {
                "vmovl_high_s8" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","16","0","1","16","8","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 16,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : None,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmovl_high_u8" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","16","0","0","16","8","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 16,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : None,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmovl_high_u32" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","64","0","0","64","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : None,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmovl_high_s16" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","32","0","1","32","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : None,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmovl_high_u16" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","32","0","0","32","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : None,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmovl_high_s32" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","64","0","1","64","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : None,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmovl_high_s8  a %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 )"', '"(define %2 (extract  127 64 a))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %3.new0 (/  e0.new  %arg4))"', '"  (define %lastidx2 (-  %arg3  1))"', '"  (define %6 (+  %3.new0  %lastidx2))"', '"  (define %7 (extract  %6 %3.new0 %2))"', '"  (define %8.downcasted0.ab0 (bvsizeext  %7 %arg2 %arg1))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %13.downcasted0 (extract  %highidx0 %arg0 %8.downcasted0.ab0))"', '"  %13.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vcgt_u32" : {
              "target_instructions" : {
                "vcgt_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtq_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcled_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcleq_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclt_u8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcle_s32" : {
                  "args" : ["(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltq_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltq_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcleq_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgt_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclt_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltq_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcged_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclt_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcle_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclt_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgt_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclt_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcleq_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcleq_u8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltq_u8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtq_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltd_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgt_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcle_u8" : {
                  "args" : ["(bv #x000000ff 8)","(bv #x00000000 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclt_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcleq_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgt_s32" : {
                  "args" : ["(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgeq_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcge_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltq_u32" : {
                  "args" : ["(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltq_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtq_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcle_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcled_u64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcle_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcle_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgt_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtq_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgt_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclt_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltq_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltq_u64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcleq_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcle_s16" : {
                  "args" : ["(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltd_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclt_s8" : {
                  "args" : ["(bv #x000000ff 8)","(bv #x00000000 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcleq_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcleq_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtd_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclt_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgt_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltq_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclt_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcleq_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtq_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcle_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclt_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgt_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtq_u64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcge_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtd_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcleq_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclt_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltq_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltd_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtq_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltq_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtq_s32" : {
                  "args" : ["(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclt_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgeq_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltq_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtq_u8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcle_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltq_u8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcle_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcleq_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcleq_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtq_s8" : {
                  "args" : ["(bv #x000000ff 8)","(bv #x00000000 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgt_u32" : {
                  "args" : ["(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcle_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgt_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclt_u16" : {
                  "args" : ["(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcle_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltq_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltq_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclt_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgt_u8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcle_u8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgt_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltq_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgeq_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltd_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclt_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtq_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltd_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtq_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltq_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltq_u8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclt_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgt_s16" : {
                  "args" : ["(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcle_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclt_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclt_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtq_u16" : {
                  "args" : ["(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgt_s8" : {
                  "args" : ["(bv #x000000ff 8)","(bv #x00000000 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgeq_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltq_s32" : {
                  "args" : ["(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgt_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltd_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcled_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcge_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclt_s32" : {
                  "args" : ["(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcled_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcle_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcle_s8" : {
                  "args" : ["(bv #x000000ff 8)","(bv #x00000000 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcle_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcge_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtq_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtd_u64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgt_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtq_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgt_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcleq_s32" : {
                  "args" : ["(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltq_s8" : {
                  "args" : ["(bv #x000000ff 8)","(bv #x00000000 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcge_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtq_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcleq_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcle_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtq_u8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltq_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcge_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcle_u64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclt_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcleq_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclt_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclt_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgt_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgt_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltd_u64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltq_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcled_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtq_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcge_u8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcle_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgt_u8" : {
                  "args" : ["(bv #x000000ff 8)","(bv #x00000000 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcleq_u16" : {
                  "args" : ["(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtq_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgt_u8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclt_u8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclt_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgt_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcle_u16" : {
                  "args" : ["(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcged_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcle_u8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtq_u8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgt_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcleq_u8" : {
                  "args" : ["(bv #x000000ff 8)","(bv #x00000000 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcled_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcleq_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtq_u8" : {
                  "args" : ["(bv #x000000ff 8)","(bv #x00000000 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcleq_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcleq_u64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltq_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclt_u32" : {
                  "args" : ["(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltq_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcled_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltq_u16" : {
                  "args" : ["(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtq_u32" : {
                  "args" : ["(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcleq_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgt_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcleq_s16" : {
                  "args" : ["(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltq_u8" : {
                  "args" : ["(bv #x000000ff 8)","(bv #x00000000 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcleq_u8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgt_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcle_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclt_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtd_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgt_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclt_u8" : {
                  "args" : ["(bv #x000000ff 8)","(bv #x00000000 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcleq_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcle_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcleq_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtq_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcle_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltd_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcle_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltq_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclt_u64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtq_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgeq_u8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgt_u8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclt_u8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtq_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcleq_u32" : {
                  "args" : ["(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcle_u32" : {
                  "args" : ["(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclt_s16" : {
                  "args" : ["(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtd_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtq_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltq_s16" : {
                  "args" : ["(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltq_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcle_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgt_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgeq_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcleq_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcleq_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtd_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcleq_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgt_u64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcle_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltq_s64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vclt_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgeq_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtq_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x000000000000000000000000ffffffff 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgt_u16" : {
                  "args" : ["(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtq_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcleq_u8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcle_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtq_s16" : {
                  "args" : ["(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltq_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcleq_s8" : {
                  "args" : ["(bv #x000000ff 8)","(bv #x00000000 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgt_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcleq_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcltq_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcle_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcle_u8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x000000ff 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtq_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtq_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgeq_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcge_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcled_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vcgtq_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x000000000000ffff 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,1,0,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vcgt_u32  %arg1.perm %arg0.perm b.perm a.perm %vectsize0.perm %outerlanesize0.perm %innerlaneoffset0.perm %innerlanesize0.perm %elemsize0.perm %arg2.perm )"', '"(define result.perm"', '"(apply"', '"concat"', '"(for/list ([%outer.it.perm (reverse (range 0 %vectsize0.perm %outerlanesize0.perm))])"', '" (apply"', '" concat"', '" (for/list ([e0.new.perm (reverse (range %innerlaneoffset0.perm %innerlanesize0.perm %elemsize0.perm))])"', '"  (define %lastidx0.perm (-  %elemsize0.perm  1))"', '"  (define %3.perm (+  e0.new.perm  %lastidx0.perm))"', '"  (define %4.perm (extract  %3.perm e0.new.perm a.perm))"', '"  (define %10.perm (extract  %3.perm e0.new.perm b.perm))"', '"  (define %12.downcasted0.ab0.perm (bvgt %4.perm %10.perm %arg2.perm ))"', '"  (define %19.perm (if (equal? %12.downcasted0.ab0.perm #t) %arg0.perm %arg1.perm))"', '"  %19.perm"', '" )"', '" )"', '")"', '")"', '")"', '"result.perm)"', '""'],
        },

            "vrshr_n_u64" : {
              "target_instructions" : {
                "vrshr_n_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","-1","0","128","-1","0","-1","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshrq_n_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","64","-1","0","128","-1","0","-1","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshrd_n_u64" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","-1","0","128","-1","0","-1","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vrshr_n_u64  %arg5 %arg1 %arg0 a n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg2 %arg3 %arg4 %arg6 %arg7 %arg8 %arg9 )"', '"(define %1.downcasted0.ab0 (bvsizeext  n %arg4 %arg3))"', '"(define %2.downcasted0.ab0 (bvsubnw %1.downcasted0.ab0 %arg1 %arg4 %arg2 ))"', '"(define %3.downcasted0 (bvshl  %arg0  %2.downcasted0.ab0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %8 (+  e0.new  %lastidx0))"', '"  (define %9 (extract  %8 e0.new a))"', '"  (define %10.downcasted0.ab0 (bvsizeext  %9 %arg4 %arg9))"', '"  (define %11.downcasted0.ab0 (bvaddnw %10.downcasted0.ab0 %3.downcasted0 %arg4 %arg8 ))"', '"  (define %12.downcasted0 (bvlshr  %11.downcasted0.ab0  %1.downcasted0.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg7))"', '"  (define %22.downcasted0 (extract  %highidx0 %arg7 %12.downcasted0))"', '"  (define %23.ab0 (bvaddnw %arg5 %22.downcasted0 %elemsize0 %arg6 ))"', '"  %23.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqdmull_high_n_s16" : {
              "target_instructions" : {
                "vqdmull_high_n_s16" : {
                  "args" : ["(bv #x00000000000000000000000000000002 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_16","128","128","0","128","32","1","32","1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : None,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqdmull_high_n_s16  %arg2 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg3 %arg4 %arg5 )"', '"(define %2 (extract  127 64 a))"', '"(define %7 (extract  15 0 b))"', '"(define %8.downcasted0.ab0 (bvsizeext  %7 %elemsize0 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %9.new0 (/  e0.new  %arg5))"', '"  (define %lastidx1 (-  %arg4  1))"', '"  (define %12 (+  %9.new0  %lastidx1))"', '"  (define %13 (extract  %12 %9.new0 %2))"', '"  (define %14.downcasted0.ab0 (bvsizeext  %13 %elemsize0 %arg3))"', '"  (define %15.downcasted0 (bvmul  %arg2  %14.downcasted0.ab0))"', '"  (define %16.downcasted0 (bvmulnsw  %15.downcasted0  %8.downcasted0.ab0 %elemsize0))"', '"  %16.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vsraq_n_s32" : {
              "target_instructions" : {
                "vsraq_n_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","32","-1","0","1","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsraq_n_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","8","-1","0","1","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsra_n_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","-1","0","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsra_n_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","-1","0","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsra_n_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","-1","0","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsraq_n_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","16","-1","0","1","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vsraq_n_s32  a b n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %6 (+  e0.new  %lastidx0))"', '"  (define %7 (extract  %6 e0.new b))"', '"  (define %8.downcasted0.ab0 (bvsizeext  %7 %arg3 %arg2))"', '"  (define %10.downcasted0 (bvashr  %8.downcasted0.ab0  n))"', '"  (define %19 (extract  %6 e0.new a))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %20.downcasted0 (extract  %highidx0 %arg1 %10.downcasted0))"', '"  (define %21.ab0 (bvaddnw %19 %20.downcasted0 %elemsize0 %arg0 ))"', '"  %21.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vabdl_high_s16" : {
              "target_instructions" : {
                "vabdl_high_s16" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1","0","-1","1","32","16","1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : None,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabdl_high_u16" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1","0","-1","0","32","16","0","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : None,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vabdl_high_s16  %arg0 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 %arg8 %arg9 )"', '"(define %2 (extract  127 64 a))"', '"(define %5 (extract  127 64 b))"', '"(define result2"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %7.new0 (/  e0.new  %arg9))"', '"  (define %lastidx2 (-  %arg6  1))"', '"  (define %10 (+  %7.new0  %lastidx2))"', '"  (define %11 (extract  %10 %7.new0 %2))"', '"  (define %12.downcasted0.ab0 (bvsizeext  %11 %arg8 %arg7))"', '"  (define %17 (extract  %10 %7.new0 %5))"', '"  (define %18.downcasted0.ab0 (bvsizeext  %17 %arg5 %arg4))"', '"  (define %19.downcasted0.ab0 (bvsubnw %12.downcasted0.ab0 %18.downcasted0.ab0 %arg8 %arg3 ))"', '"  (define %20.downcasted0 (integer->bitvector (abs (bitvector->integer %19.downcasted0.ab0)) (bitvector 32)))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg2))"', '"  (define %21.downcasted0 (extract  %highidx0 %arg2 %20.downcasted0))"', '"  (define %31.ab0 (bvaddnw %arg0 %21.downcasted0 %elemsize0 %arg1 ))"', '"  %31.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result2)"', '""'],
        },

            "vmlsq_s32" : {
              "target_instructions" : {
                "vmlsq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1","0","0","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlsq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1","0","0","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmls_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","-1","0","0","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmls_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","-1","0","0","16","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlsq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","-1","0","0","16","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlsq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","-1","0","0","16","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmls_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","-1","0","0","32","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlsq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1","0","0","32","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmls_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","-1","0","0","16","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmls_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","-1","0","0","32","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmls_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","-1","0","0","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlsq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1","0","0","32","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmlsq_s32  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %3 (+  e0.new  %lastidx0))"', '"  (define %4 (extract  %3 e0.new b))"', '"  (define %9 (extract  %3 e0.new c))"', '"  (define %10.downcasted0.ab0 (bvsizeext  %4 %arg3 %arg4))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %9 %arg3 %arg2))"', '"  (define %12.downcasted0 (bvmul  %10.downcasted0.ab0  %11.downcasted0.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %13.downcasted0 (extract  %highidx0 %arg1 %12.downcasted0))"', '"  (define %22 (extract  %3 e0.new a))"', '"  (define %23.ab0 (bvsubnw %22 %13.downcasted0 %elemsize0 %arg0 ))"', '"  %23.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vabdq_s32" : {
              "target_instructions" : {
                "vabdq_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1","0","-1","1","64","1","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabdq_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1","0","-1","1","32","1","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabd_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","-1","0","-1","1","32","1","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabd_s8" : {
                  "args" : ["(bv #x00000000 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","-1","0","-1","1","16","1","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabdq_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1","0","-1","0","32","0","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabd_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","-1","0","-1","0","64","0","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabd_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","-1","0","-1","0","32","0","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabd_u8" : {
                  "args" : ["(bv #x00000000 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","-1","0","-1","0","16","0","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabdq_s8" : {
                  "args" : ["(bv #x00000000 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","-1","0","-1","1","16","1","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabdq_u8" : {
                  "args" : ["(bv #x00000000 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","-1","0","-1","0","16","0","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabdq_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1","0","-1","0","64","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabd_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","-1","0","-1","1","64","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vabdq_s32  %arg0 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 )"', '"(define result2"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %4 (+  e0.new  %lastidx0))"', '"  (define %5 (extract  %4 e0.new a))"', '"  (define %6.downcasted0.ab0 (bvsizeext  %5 %arg7 %arg6))"', '"  (define %11 (extract  %4 e0.new b))"', '"  (define %12.downcasted0.ab0 (bvsizeext  %11 %arg5 %arg4))"', '"  (define %13.downcasted0.ab0 (bvsubnw %6.downcasted0.ab0 %12.downcasted0.ab0 %arg7 %arg3 ))"', '"  (define %14.downcasted0 (integer->bitvector (abs (bitvector->integer %13.downcasted0.ab0)) (bitvector 64)))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg2))"', '"  (define %15.downcasted0 (extract  %highidx0 %arg2 %14.downcasted0))"', '"  (define %25.ab0 (bvaddnw %arg0 %15.downcasted0 %elemsize0 %arg1 ))"', '"  %25.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result2)"', '""'],
        },

            "vpmaxq_s32" : {
              "target_instructions" : {
                "vpmaxq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","1","32","32","1","16","32","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 13,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpmaxq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0","0","8","8","1","4","8","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 13,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpmaxq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0","1","8","8","1","4","8","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 13,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpmaxq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","0","16","16","1","8","16","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 13,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpmax_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0","1","16","16","1","8","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 13,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpmax_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0","0","16","16","1","8","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 13,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpmaxq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","1","16","16","1","8","16","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 13,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpmax_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0","1","32","32","1","16","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 13,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpmax_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0","0","32","32","1","16","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 13,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpmax_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0","0","8","8","1","4","8","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 13,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpmaxq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","0","32","32","1","16","32","2"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 13,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vpmax_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0","1","8","8","1","4","8","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 13,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vpmaxq_s32  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 )"', '"(define %0 (concat b a))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %2.new0 (*  e0.new  %arg7))"', '"  (define %lastidx3 (-  %arg6  1))"', '"  (define %6 (+  %2.new0  %lastidx3))"', '"  (define %7 (extract  %6 %2.new0 %0))"', '"  (define %9.new0 (/  e0.new  %arg5))"', '"  (define %10 (+  %9.new0  %arg4))"', '"  (define %11 (*  %10  %arg3))"', '"  (define %lastidx2 (-  %arg2  1))"', '"  (define %16 (+  %11  %lastidx2))"', '"  (define %17 (extract  %16 %11 %0))"', '"  (define %19.downcasted0.ab0 (bvmax %7 %17 %arg1 ))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %24.downcasted0 (extract  %highidx0 %arg0 %19.downcasted0.ab0))"', '"  %24.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vshrq_n_u8" : {
              "target_instructions" : {
                "vshrq_n_u8" : {
                  "args" : ["(bv #x00000000 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","8","-1","0","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshr_n_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","-1","0","0","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshrq_n_u16" : {
                  "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","16","-1","0","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshrq_n_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","32","-1","0","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshr_n_u32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","-1","0","0","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshr_n_u8" : {
                  "args" : ["(bv #x00000000 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","-1","0","0","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vshrq_n_u8  %arg0 a n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg1 %arg2 %arg3 %arg4 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %7 (+  e0.new  %lastidx0))"', '"  (define %8 (extract  %7 e0.new a))"', '"  (define %9.downcasted0.ab0 (bvsizeext  %8 %arg4 %arg3))"', '"  (define %11.downcasted0 (bvlshr  %9.downcasted0.ab0  n))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg2))"', '"  (define %21.downcasted0 (extract  %highidx0 %arg2 %11.downcasted0))"', '"  (define %22.ab0 (bvaddnw %arg0 %21.downcasted0 %elemsize0 %arg1 ))"', '"  %22.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqdmlal_s32" : {
              "target_instructions" : {
                "vqdmlal_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000002 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","1","2","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqdmlalh_s16" : {
                  "args" : ["(bv #x00000000000000000000000000000002 32)","SYMBOLIC_BV_32","SYMBOLIC_BV_16","SYMBOLIC_BV_16","16","16","0","16","16","32","1","2","1","1"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 32,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqdmlal_s16" : {
                  "args" : ["(bv #x00000000000000000000000000000002 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","1","2","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqdmlals_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000002 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_32","SYMBOLIC_BV_32","32","32","0","32","32","64","1","2","1","1"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 64,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqdmlal_s32  %arg3 a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg4 %arg5 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %3 (+  e0.new  %lastidx1))"', '"  (define %4 (extract  %3 e0.new b))"', '"  (define %5.downcasted0.ab0 (bvsizeext  %4 %arg0 %arg5))"', '"  (define %10 (extract  %3 e0.new c))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg0 %arg4))"', '"  (define %12.downcasted0 (bvmul  %arg3  %5.downcasted0.ab0))"', '"  (define %13.downcasted0 (bvmulnsw  %12.downcasted0  %11.downcasted0.ab0 %arg0))"', '"  (define %15.new0 (*  e0.new  %arg2))"', '"  (define %lastidx0 (-  %arg0  1))"', '"  (define %18 (+  %15.new0  %lastidx0))"', '"  (define %19 (extract  %18 %15.new0 a))"', '"  (define %22.downcasted0.ab0 (bvaddnw %19 %13.downcasted0 %arg0 %arg1 ))"', '"  %22.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vshr_n_s16" : {
              "target_instructions" : {
                "vshr_n_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","-1","0","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshr_n_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","-1","0","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshrq_n_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","32","-1","0","1","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshr_n_s8" : {
                  "args" : ["(bv #x00000000 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","-1","0","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshrq_n_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","16","-1","0","1","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshrq_n_s8" : {
                  "args" : ["(bv #x00000000 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","8","-1","0","1","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vshr_n_s16  %arg0 a n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg1 %arg2 %arg3 %arg4 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %7 (+  e0.new  %lastidx0))"', '"  (define %8 (extract  %7 e0.new a))"', '"  (define %9.downcasted0.ab0 (bvsizeext  %8 %arg4 %arg3))"', '"  (define %11.downcasted0 (bvashr  %9.downcasted0.ab0  n))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg2))"', '"  (define %21.downcasted0 (extract  %highidx0 %arg2 %11.downcasted0))"', '"  (define %22.ab0 (bvaddnw %arg0 %21.downcasted0 %elemsize0 %arg1 ))"', '"  %22.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vrshr_n_s32" : {
              "target_instructions" : {
                "vrshr_n_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","-1","-1","0","-1","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshr_n_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","-1","-1","0","-1","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshrq_n_s16" : {
                  "args" : ["(bv #x0000000000000000 16)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","16","-1","-1","0","-1","1","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshrq_n_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","8","-1","-1","0","-1","1","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshr_n_s8" : {
                  "args" : ["(bv #x00000000 8)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","-1","-1","0","-1","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshrq_n_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000 32)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","32","-1","-1","0","-1","1","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vrshr_n_s32  %arg3 %arg1 %arg0 a n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg2 %arg4 %arg5 %arg6 %arg7 %arg8 )"', '"(define %2.downcasted0.ab0 (bvsubnw n %arg1 64 %arg2 ))"', '"(define %3.downcasted0 (bvshl  %arg0  %2.downcasted0.ab0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %8 (+  e0.new  %lastidx0))"', '"  (define %9 (extract  %8 e0.new a))"', '"  (define %10.downcasted0.ab0 (bvsizeext  %9 %arg8 %arg7))"', '"  (define %11.downcasted0.ab0 (bvaddnw %10.downcasted0.ab0 %3.downcasted0 %arg8 %arg6 ))"', '"  (define %12.downcasted0 (bvashr  %11.downcasted0.ab0  n))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg5))"', '"  (define %22.downcasted0 (extract  %highidx0 %arg5 %12.downcasted0))"', '"  (define %23.ab0 (bvaddnw %arg3 %22.downcasted0 %elemsize0 %arg4 ))"', '"  %23.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vadd_u16" : {
              "target_instructions" : {
                "vadd_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqadd_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqadd_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqaddq_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddd_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqadd_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqaddq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddq_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","-1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqaddq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqaddb_u8" : {
                  "args" : ["SYMBOLIC_BV_8","SYMBOLIC_BV_8","8","8","0","8","8","0"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vadd_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqaddq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqaddd_u64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddd_u64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqaddb_s8" : {
                  "args" : ["SYMBOLIC_BV_8","SYMBOLIC_BV_8","8","8","0","8","8","1"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqadds_s32" : {
                  "args" : ["SYMBOLIC_BV_32","SYMBOLIC_BV_32","32","32","0","32","32","1"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","-1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqadd_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqadds_u32" : {
                  "args" : ["SYMBOLIC_BV_32","SYMBOLIC_BV_32","32","32","0","32","32","0"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vadd_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqadd_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vadd_u64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vadd_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqadd_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqadd_u64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqaddq_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqaddq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","-1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqaddh_s16" : {
                  "args" : ["SYMBOLIC_BV_16","SYMBOLIC_BV_16","16","16","0","16","16","1"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqaddq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqaddq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vadd_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vadd_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vaddq_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","-1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqadd_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqaddd_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vadd_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqaddh_u16" : {
                  "args" : ["SYMBOLIC_BV_16","SYMBOLIC_BV_16","16","16","0","16","16","0"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vadd_u16  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %3 (+  e0.new  %lastidx0))"', '"  (define %4 (extract  %3 e0.new a))"', '"  (define %9 (extract  %3 e0.new b))"', '"  (define %14.ab0 (bvaddnw %4 %9 %elemsize0 %arg0 ))"', '"  %14.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vuqaddq_s16" : {
              "target_instructions" : {
                "vuqaddq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1","-1","1","32","0","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsqaddq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","-1","0","32","1","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuqadd_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1","-1","1","32","0","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsqadd_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0","-1","0","32","1","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuqaddh_s16" : {
                  "args" : ["SYMBOLIC_BV_16","SYMBOLIC_BV_16","16","16","0","16","16","1","-1","1","32","0","32"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsqaddh_u16" : {
                  "args" : ["SYMBOLIC_BV_16","SYMBOLIC_BV_16","16","16","0","16","16","0","-1","0","32","1","32"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vuqaddq_s16  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %3 (+  e0.new  %lastidx0))"', '"  (define %4 (extract  %3 e0.new b))"', '"  (define %5.downcasted0.ab0 (bvsizeext  %4 %arg5 %arg4))"', '"  (define %10 (extract  %3 e0.new a))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg3 %arg2))"', '"  (define %16.downcasted0.ab0 (bvaddnw %5.downcasted0.ab0 %11.downcasted0.ab0 %arg5 %arg1 ))"', '"  (define %17.downcasted0.ab0 (bvsaturate  %16.downcasted0.ab0 32 %elemsize0 %arg0))"', '"  %17.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vtst_u64" : {
              "target_instructions" : {
                "vtst_u64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtstq_s16" : {
                  "args" : ["(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtstq_u8" : {
                  "args" : ["(bv #x000000ff 8)","(bv #x00000000 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtstd_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtstq_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtstd_u64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtst_u8" : {
                  "args" : ["(bv #x000000ff 8)","(bv #x00000000 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtst_u32" : {
                  "args" : ["(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtst_s16" : {
                  "args" : ["(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtstq_u32" : {
                  "args" : ["(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtstq_u16" : {
                  "args" : ["(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtst_u16" : {
                  "args" : ["(bv #x000000000000ffff 16)","(bv #x0000000000000000 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtst_s32" : {
                  "args" : ["(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtstq_s8" : {
                  "args" : ["(bv #x000000ff 8)","(bv #x00000000 8)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtst_s64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtst_s8" : {
                  "args" : ["(bv #x000000ff 8)","(bv #x00000000 8)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtstq_s32" : {
                  "args" : ["(bv #x000000000000000000000000ffffffff 32)","(bv #x00000000000000000000000000000000 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vtstq_u64" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000ffffffffffffffff 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vtst_u64  %arg0.norm %arg1.norm a.norm b.norm %vectsize0.norm %outerlanesize0.norm %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm )"', '"(define result.norm"', '"(apply"', '"concat"', '"(for/list ([%outer.it.norm (reverse (range 0 %vectsize0.norm %outerlanesize0.norm))])"', '" (apply"', '" concat"', '" (for/list ([e0.new.norm (reverse (range %innerlaneoffset0.norm %innerlanesize0.norm %elemsize0.norm))])"', '"  (define %lastidx0.norm (-  %elemsize0.norm  1))"', '"  (define %3.norm (+  e0.new.norm  %lastidx0.norm))"', '"  (define %4.norm (extract  %3.norm e0.new.norm a.norm))"', '"  (define %9.norm (extract  %3.norm e0.new.norm b.norm))"', '"  (define %10.norm (bvand  %4.norm  %9.norm))"', '"  (define %11.norm (bvzero  %10.norm))"', '"  (define %12.norm (not  %11.norm))"', '"  (define %19.norm (if (equal? %12.norm #t) %arg0.norm %arg1.norm))"', '"  %19.norm"', '" )"', '" )"', '")"', '")"', '")"', '"result.norm)"', '""'],
        },

            "vnegq_s64" : {
              "target_instructions" : {
                "vnegq_s64" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","64","0","1","128"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vneg_s8" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","8","0","1","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vnegq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","32","0","1","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vneg_s64" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","64","0","1","128"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vnegd_s64" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","64","0","1","128"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vnegq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","8","0","1","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vneg_s16" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","16","0","1","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vnegq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","16","0","1","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vneg_s32" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","32","0","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vnegq_s64  a %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %3 (+  e0.new  %lastidx0))"', '"  (define %4 (extract  %3 e0.new a))"', '"  (define %5.downcasted0.ab0 (bvsizeext  %4 %arg2 %arg1))"', '"  (define %6.downcasted0 (bvneg  %5.downcasted0.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %11.downcasted0 (extract  %highidx0 %arg0 %6.downcasted0))"', '"  %11.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqdmull_high_n_s32" : {
              "target_instructions" : {
                "vqdmull_high_n_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000002 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","64","1","64","1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : None,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqdmull_high_n_s32  %arg2 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg3 %arg4 %arg5 )"', '"(define %2 (extract  127 64 a))"', '"(define %7 (extract  31 0 b))"', '"(define %8.downcasted0.ab0 (bvsizeext  %7 %elemsize0 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %9.new0 (/  e0.new  %arg5))"', '"  (define %lastidx1 (-  %arg4  1))"', '"  (define %12 (+  %9.new0  %lastidx1))"', '"  (define %13 (extract  %12 %9.new0 %2))"', '"  (define %14.downcasted0.ab0 (bvsizeext  %13 %elemsize0 %arg3))"', '"  (define %15.downcasted0 (bvmul  %arg2  %14.downcasted0.ab0))"', '"  (define %16.downcasted0 (bvmulnsw  %15.downcasted0  %8.downcasted0.ab0 %elemsize0))"', '"  %16.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vmull_n_s16" : {
              "target_instructions" : {
                "vmull_n_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_16","64","64","0","64","16","1","32","32","2","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmull_n_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_16","64","64","0","64","16","0","32","32","2","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmull_n_s16  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 )"', '"(define %4 (extract  15 0 b))"', '"(define %5.downcasted0.ab0 (bvsizeext  %4 %arg1 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %9 (+  e0.new  %lastidx2))"', '"  (define %10 (extract  %9 e0.new a))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg1 %arg5))"', '"  (define %12.downcasted0 (bvmul  %11.downcasted0.ab0  %5.downcasted0.ab0))"', '"  (define %lastidx1 (-  %arg2  1))"', '"  (define %highidx0 (+  %lastidx1  %arg4))"', '"  (define %13.downcasted0 (extract  %highidx0 %arg4 %12.downcasted0))"', '"  %13.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vrsra_n_s64" : {
              "target_instructions" : {
                "vrsra_n_s64" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","-1","0","128","-1","0","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrsrad_n_s64" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","-1","0","128","-1","0","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrsraq_n_s64" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","64","-1","0","128","-1","0","-1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 5,
                  "out_vectsize_index" : 5,
                  "lanesize_index" : 6,
                  "in_precision_index" : 9,
                  "out_precision_index" : 9,
                  "arg_permute_map" : [-1,-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vrsra_n_s64  %arg1 %arg0 a b n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 %arg8 )"', '"(define %1.downcasted0.ab0 (bvsizeext  n %arg4 %arg3))"', '"(define %2.downcasted0.ab0 (bvsubnw %1.downcasted0.ab0 %arg1 %arg4 %arg2 ))"', '"(define %3.downcasted0 (bvshl  %arg0  %2.downcasted0.ab0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %7 (+  e0.new  %lastidx0))"', '"  (define %8 (extract  %7 e0.new b))"', '"  (define %9.downcasted0.ab0 (bvsizeext  %8 %arg4 %arg8))"', '"  (define %10.downcasted0.ab0 (bvaddnw %9.downcasted0.ab0 %3.downcasted0 %arg4 %arg7 ))"', '"  (define %11.downcasted0 (bvashr  %10.downcasted0.ab0  %1.downcasted0.ab0))"', '"  (define %20 (extract  %7 e0.new a))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg6))"', '"  (define %21.downcasted0 (extract  %highidx0 %arg6 %11.downcasted0))"', '"  (define %22.ab0 (bvaddnw %20 %21.downcasted0 %elemsize0 %arg5 ))"', '"  %22.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vabdl_u32" : {
              "target_instructions" : {
                "vabdl_u32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","-1","2","0","-1","0","64","0","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabdl_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","-1","2","0","-1","1","64","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vabdl_u32  %arg1 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 %arg8 %arg9 )"', '"(define result2"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %4 (+  e0.new  %lastidx2))"', '"  (define %5 (extract  %4 e0.new a))"', '"  (define %6.downcasted0.ab0 (bvsizeext  %5 %arg9 %arg8))"', '"  (define %11 (extract  %4 e0.new b))"', '"  (define %12.downcasted0.ab0 (bvsizeext  %11 %arg7 %arg6))"', '"  (define %13.downcasted0.ab0 (bvsubnw %6.downcasted0.ab0 %12.downcasted0.ab0 %arg9 %arg5 ))"', '"  (define %14.downcasted0 (integer->bitvector (abs (bitvector->integer %13.downcasted0.ab0)) (bitvector 64)))"', '"  (define %lastidx1 (-  %arg0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg4))"', '"  (define %15.downcasted0 (extract  %highidx0 %arg4 %14.downcasted0))"', '"  (define %25.ab0 (bvaddnw %arg1 %15.downcasted0 %arg0 %arg2 ))"', '"  %25.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result2)"', '""'],
        },

            "vabdl_high_u32" : {
              "target_instructions" : {
                "vabdl_high_u32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","-1","0","-1","0","64","32","0","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : None,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vabdl_high_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000000 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","-1","0","-1","1","64","32","1","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : None,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vabdl_high_u32  %arg0 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 %arg8 %arg9 )"', '"(define %2 (extract  127 64 a))"', '"(define %5 (extract  127 64 b))"', '"(define result2"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %7.new0 (/  e0.new  %arg9))"', '"  (define %lastidx2 (-  %arg6  1))"', '"  (define %10 (+  %7.new0  %lastidx2))"', '"  (define %11 (extract  %10 %7.new0 %2))"', '"  (define %12.downcasted0.ab0 (bvsizeext  %11 %arg8 %arg7))"', '"  (define %17 (extract  %10 %7.new0 %5))"', '"  (define %18.downcasted0.ab0 (bvsizeext  %17 %arg5 %arg4))"', '"  (define %19.downcasted0.ab0 (bvsubnw %12.downcasted0.ab0 %18.downcasted0.ab0 %arg8 %arg3 ))"', '"  (define %20.downcasted0 (integer->bitvector (abs (bitvector->integer %19.downcasted0.ab0)) (bitvector 64)))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg2))"', '"  (define %21.downcasted0 (extract  %highidx0 %arg2 %20.downcasted0))"', '"  (define %31.ab0 (bvaddnw %arg0 %21.downcasted0 %elemsize0 %arg1 ))"', '"  %31.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result2)"', '""'],
        },

            "vsubl_s8" : {
              "target_instructions" : {
                "vsubl_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","16","0","2","-1","1","16","1","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsubl_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","0","2","-1","1","32","1","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsubl_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","0","2","-1","1","64","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsubl_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","0","2","-1","0","64","0","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsubl_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","16","0","2","-1","0","16","0","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsubl_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","0","2","-1","0","32","0","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vsubl_s8  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %3 (+  e0.new  %lastidx2))"', '"  (define %4 (extract  %3 e0.new a))"', '"  (define %5.downcasted0.ab0 (bvsizeext  %4 %arg7 %arg6))"', '"  (define %10 (extract  %3 e0.new b))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg5 %arg4))"', '"  (define %12.downcasted0.ab0 (bvsubnw %5.downcasted0.ab0 %11.downcasted0.ab0 %arg7 %arg3 ))"', '"  (define %lastidx1 (-  %arg0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %17.downcasted0 (extract  %highidx0 %arg1 %12.downcasted0.ab0))"', '"  %17.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vsubl_high_u16" : {
              "target_instructions" : {
                "vsubl_high_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","-1","0","32","16","0","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : None,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsubl_high_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","-1","1","16","8","1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 16,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : None,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsubl_high_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","-1","1","32","16","1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : None,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsubl_high_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","-1","0","16","8","0","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 16,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : None,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsubl_high_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0","-1","0","64","32","0","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : None,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsubl_high_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0","-1","1","64","32","1","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : None,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vsubl_high_u16  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 )"', '"(define %2 (extract  127 64 a))"', '"(define %5 (extract  127 64 b))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %6.new0 (/  e0.new  %arg7))"', '"  (define %lastidx2 (-  %arg4  1))"', '"  (define %9 (+  %6.new0  %lastidx2))"', '"  (define %10 (extract  %9 %6.new0 %2))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg6 %arg5))"', '"  (define %16 (extract  %9 %6.new0 %5))"', '"  (define %17.downcasted0.ab0 (bvsizeext  %16 %arg3 %arg2))"', '"  (define %18.downcasted0.ab0 (bvsubnw %11.downcasted0.ab0 %17.downcasted0.ab0 %arg6 %arg1 ))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %23.downcasted0 (extract  %highidx0 %arg0 %18.downcasted0.ab0))"', '"  %23.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vsubw_s8" : {
              "target_instructions" : {
                "vsubw_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","8","16","0","-1","1","32","1","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsubw_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","16","32","0","-1","1","64","1","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsubw_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","16","32","0","-1","0","64","0","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsubw_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","32","64","0","-1","0","128","0","128","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsubw_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","8","16","0","-1","0","32","0","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsubw_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","32","64","0","-1","1","128","1","128","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vsubw_s8  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %0.new0 (*  e0.new  %arg7))"', '"  (define %lastidx0 (-  %arg0  1))"', '"  (define %3 (+  %0.new0  %lastidx0))"', '"  (define %4 (extract  %3 %0.new0 a))"', '"  (define %5.downcasted0.ab0 (bvsizeext  %4 %arg6 %arg5))"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %9 (+  e0.new  %lastidx2))"', '"  (define %10 (extract  %9 e0.new b))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg4 %arg3))"', '"  (define %12.downcasted0.ab0 (bvsubnw %5.downcasted0.ab0 %11.downcasted0.ab0 %arg6 %arg2 ))"', '"  (define %lastidx1 (-  %arg0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %17.downcasted0 (extract  %highidx0 %arg1 %12.downcasted0.ab0))"', '"  %17.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vsubw_high_u16" : {
              "target_instructions" : {
                "vsubw_high_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","-1","0","64","16","2","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsubw_high_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","-1","1","32","8","2","1","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsubw_high_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0","-1","0","128","32","2","0","128"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsubw_high_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","-1","1","64","16","2","1","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsubw_high_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0","-1","1","128","32","2","1","128"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsubw_high_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","-1","0","32","8","2","0","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vsubw_high_u16  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 )"', '"(define %2 (extract  127 64 b))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %6 (+  e0.new  %lastidx0))"', '"  (define %7 (extract  %6 e0.new a))"', '"  (define %8.downcasted0.ab0 (bvsizeext  %7 %arg7 %arg6))"', '"  (define %9.new0 (/  e0.new  %arg5))"', '"  (define %lastidx2 (-  %arg4  1))"', '"  (define %12 (+  %9.new0  %lastidx2))"', '"  (define %13 (extract  %12 %9.new0 %2))"', '"  (define %14.downcasted0.ab0 (bvsizeext  %13 %arg3 %arg2))"', '"  (define %15.downcasted0.ab0 (bvsubnw %8.downcasted0.ab0 %14.downcasted0.ab0 %arg7 %arg1 ))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %20.downcasted0 (extract  %highidx0 %arg0 %15.downcasted0.ab0))"', '"  %20.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vmov_n_u16" : {
              "target_instructions" : {
                "vmov_n_u16" : {
                  "args" : ["SYMBOLIC_BV_16","64","64","0","64","16"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmovq_n_u32" : {
                  "args" : ["SYMBOLIC_BV_32","128","128","0","128","32"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmov_n_s16" : {
                  "args" : ["SYMBOLIC_BV_16","64","64","0","64","16"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vdup_n_s16" : {
                  "args" : ["SYMBOLIC_BV_16","64","64","0","64","16"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmov_n_u8" : {
                  "args" : ["SYMBOLIC_BV_8","64","64","0","64","8"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmov_n_u32" : {
                  "args" : ["SYMBOLIC_BV_32","64","64","0","64","32"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmov_n_s32" : {
                  "args" : ["SYMBOLIC_BV_32","64","64","0","64","32"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vdupq_n_s32" : {
                  "args" : ["SYMBOLIC_BV_32","128","128","0","128","32"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmovq_n_s8" : {
                  "args" : ["SYMBOLIC_BV_8","128","128","0","128","8"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vdupq_n_s8" : {
                  "args" : ["SYMBOLIC_BV_8","128","128","0","128","8"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vdup_n_u16" : {
                  "args" : ["SYMBOLIC_BV_16","64","64","0","64","16"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vdupq_n_u64" : {
                  "args" : ["SYMBOLIC_BV_64","128","128","0","128","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmovq_n_s16" : {
                  "args" : ["SYMBOLIC_BV_16","128","128","0","128","16"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmovq_n_s64" : {
                  "args" : ["SYMBOLIC_BV_64","128","128","0","128","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vdupq_n_u16" : {
                  "args" : ["SYMBOLIC_BV_16","128","128","0","128","16"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vdupq_n_s64" : {
                  "args" : ["SYMBOLIC_BV_64","128","128","0","128","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vdup_n_s8" : {
                  "args" : ["SYMBOLIC_BV_8","64","64","0","64","8"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmovq_n_s32" : {
                  "args" : ["SYMBOLIC_BV_32","128","128","0","128","32"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vdup_n_u32" : {
                  "args" : ["SYMBOLIC_BV_32","64","64","0","64","32"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vdup_n_u8" : {
                  "args" : ["SYMBOLIC_BV_8","64","64","0","64","8"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vdupq_n_s16" : {
                  "args" : ["SYMBOLIC_BV_16","128","128","0","128","16"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vdupq_n_u32" : {
                  "args" : ["SYMBOLIC_BV_32","128","128","0","128","32"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmov_n_s8" : {
                  "args" : ["SYMBOLIC_BV_8","64","64","0","64","8"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmovq_n_u64" : {
                  "args" : ["SYMBOLIC_BV_64","128","128","0","128","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmovq_n_u8" : {
                  "args" : ["SYMBOLIC_BV_8","128","128","0","128","8"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vdupq_n_u8" : {
                  "args" : ["SYMBOLIC_BV_8","128","128","0","128","8"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vdup_n_s32" : {
                  "args" : ["SYMBOLIC_BV_32","64","64","0","64","32"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmovq_n_u16" : {
                  "args" : ["SYMBOLIC_BV_16","128","128","0","128","16"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 0,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmov_n_u16  value %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  value"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vmin_u32" : {
              "target_instructions" : {
                "vmin_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vminq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vminq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vminq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vminq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmin_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vminq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vminq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmin_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmin_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmin_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmin_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmin_u32  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %3 (+  e0.new  %lastidx0))"', '"  (define %4 (extract  %3 e0.new a))"', '"  (define %10 (extract  %3 e0.new b))"', '"  (define %12.downcasted0.ab0 (bvmin %4 %10 %arg1 ))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %17.downcasted0 (extract  %highidx0 %arg0 %12.downcasted0.ab0))"', '"  %17.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vrshrn_n_s16" : {
              "target_instructions" : {
                "vrshrn_n_s16" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","8","-1","0","-1","0","64","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 14,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshrn_n_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","16","-1","0","-1","0","64","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 14,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshrn_n_u32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","16","-1","0","-1","0","64","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 14,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vrshrn_n_u16" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","8","-1","0","-1","0","64","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 14,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vrshrn_n_s16  %arg1 %arg0 a n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg2 %arg3 %arg4 %arg5 %arg6 %arg7 %arg8 )"', '"(define %2.downcasted0.ab0 (bvsubnw n %arg1 64 %arg2 ))"', '"(define %3.downcasted0 (bvshl  %arg0  %2.downcasted0.ab0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %4.new0 (*  e0.new  %arg8))"', '"  (define %lastidx2 (-  %arg7  1))"', '"  (define %7 (+  %4.new0  %lastidx2))"', '"  (define %8 (extract  %7 %4.new0 a))"', '"  (define %9.downcasted0.ab0 (bvsizeext  %8 %arg6 %arg5))"', '"  (define %10.downcasted0.ab0 (bvaddnw %9.downcasted0.ab0 %3.downcasted0 %arg6 %arg4 ))"', '"  (define %11.downcasted0 (bvlshr  %10.downcasted0.ab0  n))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg3))"', '"  (define %16.downcasted0 (extract  %highidx0 %arg3 %11.downcasted0))"', '"  %16.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vmlsl_high_n_u16" : {
              "target_instructions" : {
                "vmlsl_high_n_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_16","128","128","0","128","32","0","32","-1","0","0","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlsl_high_n_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_16","128","128","0","128","32","1","32","-1","0","1","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmlsl_high_n_u16  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 )"', '"(define %2 (extract  127 64 b))"', '"(define %7 (extract  15 0 c))"', '"(define %8.downcasted0.ab0 (bvsizeext  %7 %arg1 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %9.new0 (/  e0.new  %arg6))"', '"  (define %lastidx2 (-  %arg5  1))"', '"  (define %12 (+  %9.new0  %lastidx2))"', '"  (define %13 (extract  %12 %9.new0 %2))"', '"  (define %14.downcasted0.ab0 (bvsizeext  %13 %arg1 %arg4))"', '"  (define %15.downcasted0 (bvmul  %14.downcasted0.ab0  %8.downcasted0.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg3))"', '"  (define %16.downcasted0 (extract  %highidx0 %arg3 %15.downcasted0))"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %20 (+  e0.new  %lastidx0))"', '"  (define %25 (extract  %20 e0.new a))"', '"  (define %26.ab0 (bvsubnw %25 %16.downcasted0 %elemsize0 %arg2 ))"', '"  %26.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vmlal_u8" : {
              "target_instructions" : {
                "vmlal_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","16","-1","2","0","0","16","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlal_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","-1","2","0","0","32","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlal_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","-1","2","0","1","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlal_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","64","-1","2","0","0","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 64,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlal_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","16","-1","2","0","1","16","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlal_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","32","-1","2","0","1","32","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmlal_u8  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %3 (+  e0.new  %lastidx2))"', '"  (define %4 (extract  %3 e0.new b))"', '"  (define %5.downcasted0.ab0 (bvsizeext  %4 %arg5 %arg6))"', '"  (define %10 (extract  %3 e0.new c))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg5 %arg4))"', '"  (define %12.downcasted0 (bvmul  %5.downcasted0.ab0  %11.downcasted0.ab0))"', '"  (define %lastidx1 (-  %arg0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg3))"', '"  (define %13.downcasted0 (extract  %highidx0 %arg3 %12.downcasted0))"', '"  (define %14.new0 (*  e0.new  %arg2))"', '"  (define %lastidx0 (-  %arg0  1))"', '"  (define %17 (+  %14.new0  %lastidx0))"', '"  (define %18 (extract  %17 %14.new0 a))"', '"  (define %19.ab0 (bvaddnw %18 %13.downcasted0 %arg0 %arg1 ))"', '"  %19.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqdmlsl_n_s16" : {
              "target_instructions" : {
                "vqdmlsl_n_s16" : {
                  "args" : ["(bv #x00000000000000000000000000000002 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_16","64","64","0","64","16","1","32","32","1","2","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 11,
                  "arg_permute_map" : [-1,0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqdmlsl_n_s16  %arg5 a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg6 )"', '"(define %4 (extract  15 0 c))"', '"(define %5.downcasted0.ab0 (bvsizeext  %4 %arg2 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %9 (+  e0.new  %lastidx1))"', '"  (define %10 (extract  %9 e0.new b))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg2 %arg6))"', '"  (define %12.downcasted0 (bvmul  %arg5  %11.downcasted0.ab0))"', '"  (define %13.downcasted0 (bvmulnsw  %12.downcasted0  %5.downcasted0.ab0 %arg2))"', '"  (define %15.new0 (*  e0.new  %arg4))"', '"  (define %lastidx0 (-  %arg2  1))"', '"  (define %18 (+  %15.new0  %lastidx0))"', '"  (define %19 (extract  %18 %15.new0 a))"', '"  (define %22.downcasted0.ab0 (bvsubnw %19 %13.downcasted0 %arg2 %arg3 ))"', '"  %22.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vsraq_n_u8" : {
              "target_instructions" : {
                "vsraq_n_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","8","-1","0","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsra_n_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","-1","0","0","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsraq_n_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","32","-1","0","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsra_n_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","-1","0","0","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsra_n_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","-1","0","0","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsraq_n_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","16","-1","0","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vsraq_n_u8  a b n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %6 (+  e0.new  %lastidx0))"', '"  (define %7 (extract  %6 e0.new b))"', '"  (define %8.downcasted0.ab0 (bvsizeext  %7 %arg3 %arg2))"', '"  (define %10.downcasted0 (bvlshr  %8.downcasted0.ab0  n))"', '"  (define %19 (extract  %6 e0.new a))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %20.downcasted0 (extract  %highidx0 %arg1 %10.downcasted0))"', '"  (define %21.ab0 (bvaddnw %19 %20.downcasted0 %elemsize0 %arg0 ))"', '"  %21.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vmlaq_u32" : {
              "target_instructions" : {
                "vmlaq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1","0","0","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlaq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1","0","0","32","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmla_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","-1","0","0","16","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlaq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1","0","0","32","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlaq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","-1","0","0","16","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlaq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","-1","0","0","16","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmla_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","-1","0","0","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmla_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","-1","0","0","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmla_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","-1","0","0","16","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlaq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1","0","0","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmla_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","-1","0","0","32","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmla_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","-1","0","0","32","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmlaq_u32  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %3 (+  e0.new  %lastidx0))"', '"  (define %4 (extract  %3 e0.new b))"', '"  (define %9 (extract  %3 e0.new c))"', '"  (define %10.downcasted0.ab0 (bvsizeext  %4 %arg3 %arg4))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %9 %arg3 %arg2))"', '"  (define %12.downcasted0 (bvmul  %10.downcasted0.ab0  %11.downcasted0.ab0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg1))"', '"  (define %13.downcasted0 (extract  %highidx0 %arg1 %12.downcasted0))"', '"  (define %22 (extract  %3 e0.new a))"', '"  (define %23.ab0 (bvaddnw %22 %13.downcasted0 %elemsize0 %arg0 ))"', '"  %23.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vmvn_s16" : {
              "target_instructions" : {
                "vmvn_s16" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","8"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmvnq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmvn_s8" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","8"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmvn_u8" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","8"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmvnq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmvnq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmvn_u16" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","8"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmvnq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmvn_u32" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","8"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmvn_s32" : {
                  "args" : ["SYMBOLIC_BV_64","64","64","0","64","8"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmvnq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmvnq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","128","128","0","128","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 1,
                  "out_vectsize_index" : 1,
                  "lanesize_index" : 2,
                  "in_precision_index" : 5,
                  "out_precision_index" : 5,
                  "arg_permute_map" : [0,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmvn_s16  a %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %3 (+  e0.new  %lastidx0))"', '"  (define %4 (extract  %3 e0.new a))"', '"  (define %9 (bvnot  %4))"', '"  %9"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vuzp2_s16" : {
              "target_instructions" : {
                "vuzp2_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","16","1","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuzp2q_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","16","1","8"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuzp2q_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","32","1","16"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuzp2_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","16","1","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuzp2_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","32","1","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuzp2_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","8","1","4"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuzp2q_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","16","1","8"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuzp2q_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","64","1","32"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuzp2_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","8","1","4"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuzp2_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","32","1","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuzp2q_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","8","1","4"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuzp2q_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","8","1","4"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuzp2q_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","32","1","16"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vuzp2q_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","64","1","32"],
                  "in_vectsize" : 256,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vuzp2_s16  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 )"', '"(define %0 (concat b a))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %5.new0 (/  e0.new  %arg2))"', '"  (define %6 (+  %5.new0  %arg1))"', '"  (define %7 (*  %6  %arg0))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %12 (+  %7  %lastidx1))"', '"  (define %13 (extract  %12 %7 %0))"', '"  %13"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqrshld_s64" : {
              "target_instructions" : {
                "vqrshld_s64" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1","-1","1","128","-1","1","128"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshlq_u32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","-1","0","64","-1","1","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshl_s8" : {
                  "args" : ["(bv #x0000000000000001 16)","(bv #x0000000000000001 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1","-1","1","16","-1","1","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshlq_u16" : {
                  "args" : ["(bv #x00000000000000000000000000000001 32)","(bv #x00000000000000000000000000000001 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","-1","0","32","-1","1","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshlq_u64" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0","-1","0","128","-1","1","128"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshlb_s8" : {
                  "args" : ["(bv #x0000000000000001 16)","(bv #x0000000000000001 16)","SYMBOLIC_BV_8","SYMBOLIC_BV_8","8","8","0","8","8","1","-1","1","16","-1","1","16"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshlh_u16" : {
                  "args" : ["(bv #x00000000000000000000000000000001 32)","(bv #x00000000000000000000000000000001 32)","SYMBOLIC_BV_16","SYMBOLIC_BV_16","16","16","0","16","16","0","-1","0","32","-1","1","32"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshl_s64" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1","-1","1","128","-1","1","128"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshlq_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","-1","1","64","-1","1","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshl_u32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0","-1","0","64","-1","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshls_u32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_32","SYMBOLIC_BV_32","32","32","0","32","32","0","-1","0","64","-1","1","64"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshl_s16" : {
                  "args" : ["(bv #x00000000000000000000000000000001 32)","(bv #x00000000000000000000000000000001 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1","-1","1","32","-1","1","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshl_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1","-1","1","64","-1","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshls_s32" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","(bv #x0000000000000000000000000000000000000000000000000000000000000001 64)","SYMBOLIC_BV_32","SYMBOLIC_BV_32","32","32","0","32","32","1","-1","1","64","-1","1","64"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshl_u8" : {
                  "args" : ["(bv #x0000000000000001 16)","(bv #x0000000000000001 16)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0","-1","0","16","-1","1","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshlh_s16" : {
                  "args" : ["(bv #x00000000000000000000000000000001 32)","(bv #x00000000000000000000000000000001 32)","SYMBOLIC_BV_16","SYMBOLIC_BV_16","16","16","0","16","16","1","-1","1","32","-1","1","32"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshlq_s16" : {
                  "args" : ["(bv #x00000000000000000000000000000001 32)","(bv #x00000000000000000000000000000001 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1","-1","1","32","-1","1","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshlq_s8" : {
                  "args" : ["(bv #x0000000000000001 16)","(bv #x0000000000000001 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1","-1","1","16","-1","1","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshlq_u8" : {
                  "args" : ["(bv #x0000000000000001 16)","(bv #x0000000000000001 16)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0","-1","0","16","-1","1","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshl_u16" : {
                  "args" : ["(bv #x00000000000000000000000000000001 32)","(bv #x00000000000000000000000000000001 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0","-1","0","32","-1","1","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshl_u64" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0","-1","0","128","-1","1","128"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshld_u64" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0","-1","0","128","-1","1","128"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshlb_u8" : {
                  "args" : ["(bv #x0000000000000001 16)","(bv #x0000000000000001 16)","SYMBOLIC_BV_8","SYMBOLIC_BV_8","8","8","0","8","8","0","-1","0","16","-1","1","16"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrshlq_s64" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 128)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1","-1","1","128","-1","1","128"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqrshld_s64  %arg5 %arg4 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg6 %arg7 %arg8 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %4 (+  e0.new  %lastidx0))"', '"  (define %5 (extract  %4 e0.new b))"', '"  (define %6.ab0 (bvsizeext  %5 %arg8 %arg7))"', '"  (define %7 (bvneg  %6.ab0))"', '"  (define %8.ab0 (bvsubnw %7 %arg5 %arg8 %arg6 ))"', '"  (define %9 (bvshl  %arg4  %8.ab0))"', '"  (define %14 (extract  %4 e0.new a))"', '"  (define %15.ab0 (bvsizeext  %14 %arg3 %arg2))"', '"  (define %16.ab0 (bvaddnw %15.ab0 %9 %arg3 %arg1 ))"', '"  (define %17 (bvshl  %16.ab0  %6.ab0))"', '"  (define %22.ab0 (bvsaturate  %17 %arg8 %elemsize0 %arg0))"', '"  %22.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vzip2q_s64" : {
              "target_instructions" : {
                "vzip2q_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","64","64","1","32","64","1","2","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vzip2_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","8","8","1","4","8","4","2","8"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vzip2_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","8","8","1","4","8","4","2","8"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vzip2q_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","8","8","1","4","8","8","2","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vzip2q_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","16","16","1","8","16","4","2","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vzip2q_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","32","32","1","16","32","2","2","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vzip2q_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","8","8","1","4","8","8","2","8"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vzip2_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","16","16","1","8","16","2","2","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vzip2q_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","64","64","1","32","64","1","2","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vzip2_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","32","32","1","16","32","1","2","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vzip2q_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","32","32","1","16","32","2","2","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vzip2_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","16","16","1","8","16","2","2","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vzip2_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","32","32","32","1","16","32","1","2","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vzip2q_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","64","16","16","1","8","16","4","2","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vzip2q_s64  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([p0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define p0.new.div (/  p0.new  %arg6))"', '"  (define %7 (+  %arg4  p0.new.div))"', '"  (define %8 (*  %7  %arg3))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %12 (+  %8  %lastidx1))"', '"  (define %13 (extract  %12 %8 a))"', '"  (define %28 (extract  %12 %8 b))"', '"(concat %28 %13)"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vsubq_u32" : {
              "target_instructions" : {
                "vsubq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsubq_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","-1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqsub_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsubq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","-1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqsubb_s8" : {
                  "args" : ["SYMBOLIC_BV_8","SYMBOLIC_BV_8","8","8","0","8","8","1"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsubd_u64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsubq_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","-1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqsubq_u64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqsubb_u8" : {
                  "args" : ["SYMBOLIC_BV_8","SYMBOLIC_BV_8","8","8","0","8","8","0"],
                  "in_vectsize" : 8,
                  "out_vectsize" : 8,
                  "lanesize" : 8,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqsubq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqsubh_s16" : {
                  "args" : ["SYMBOLIC_BV_16","SYMBOLIC_BV_16","16","16","0","16","16","1"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqsubq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqsub_u64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsubq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","-1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsub_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsubd_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqsubq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqsub_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsubq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsubq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","-1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsub_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqsubs_s32" : {
                  "args" : ["SYMBOLIC_BV_32","SYMBOLIC_BV_32","32","32","0","32","32","1"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsub_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsub_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqsubh_u16" : {
                  "args" : ["SYMBOLIC_BV_16","SYMBOLIC_BV_16","16","16","0","16","16","0"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsub_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsub_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqsubq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqsubd_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqsubs_u32" : {
                  "args" : ["SYMBOLIC_BV_32","SYMBOLIC_BV_32","32","32","0","32","32","0"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsub_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqsub_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqsubq_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","64","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqsub_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsubq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","-1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqsub_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqsubd_u64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqsub_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqsubq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqsubq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vsub_u64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","64","-1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqsub_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vsubq_u32  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %3 (+  e0.new  %lastidx0))"', '"  (define %4 (extract  %3 e0.new a))"', '"  (define %9 (extract  %3 e0.new b))"', '"  (define %14.ab0 (bvsubnw %4 %9 %elemsize0 %arg0 ))"', '"  %14.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqshrn_n_s64" : {
              "target_instructions" : {
                "vqshrn_n_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","32","1","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 8,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshrund_n_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","32","32","0","32","32","0","64","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 8,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshrun_n_s64" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","64","64","0","64","32","0","64","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 8,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqshrnd_n_s64" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","32","32","0","32","32","1","64","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 8,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqshrn_n_s64  a n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %3.new0 (*  e0.new  %arg2))"', '"  (define %lastidx1 (-  %arg1  1))"', '"  (define %6 (+  %3.new0  %lastidx1))"', '"  (define %7 (extract  %6 %3.new0 a))"', '"  (define %10.downcasted0 (bvashr  %7  n))"', '"  (define %15.downcasted0.ab0 (bvsaturate  %10.downcasted0 %arg1 %elemsize0 %arg0))"', '"  %15.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vhadd_s32" : {
              "target_instructions" : {
                "vhadd_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1","-1","1","64","1","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vhadd_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1","-1","0","64","0","64"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vhadd_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1","-1","1","16","1","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vhaddq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1","-1","0","16","0","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vhaddq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","-1","0","64","0","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vhadd_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","1","-1","0","16","0","16"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vhadd_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1","-1","0","32","0","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vhadd_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1","-1","1","32","1","32"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vhaddq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","-1","1","64","1","64"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vhaddq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1","-1","0","32","0","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vhaddq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1","-1","1","32","1","32"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vhaddq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","1","-1","1","16","1","16"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vhadd_s32  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %3 (+  e0.new  %lastidx0))"', '"  (define %4 (extract  %3 e0.new a))"', '"  (define %5.downcasted0.ab0 (bvsizeext  %4 %arg5 %arg4))"', '"  (define %10 (extract  %3 e0.new b))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg3 %arg2))"', '"  (define %12.downcasted0.ab0 (bvaddnw %5.downcasted0.ab0 %11.downcasted0.ab0 %arg5 %arg1 ))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %17.downcasted0 (extract  %highidx0 %arg0 %12.downcasted0.ab0))"', '"  %17.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vshll_high_n_s8" : {
              "target_instructions" : {
                "vshll_high_n_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","16","0","1","64","8","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 16,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : None,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshll_high_n_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","64","0","1","64","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : None,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshll_high_n_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","32","0","0","64","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : None,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshll_high_n_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","16","0","0","64","8","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 16,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : None,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshll_high_n_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","32","0","1","64","16","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 32,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : None,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vshll_high_n_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","128","128","0","128","64","0","0","64","32","2"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 64,
                  "out_precision" : 64,
                  "in_vectsize_index" : None,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : None,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vshll_high_n_s8  a n %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 )"', '"(define %4 (extract  127 64 a))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %5.new0 (/  e0.new  %arg4))"', '"  (define %lastidx2 (-  %arg3  1))"', '"  (define %8 (+  %5.new0  %lastidx2))"', '"  (define %9 (extract  %8 %5.new0 %4))"', '"  (define %10.downcasted0.ab0 (bvsizeext  %9 %arg2 %arg1))"', '"  (define %11.downcasted0 (bvshl  %10.downcasted0.ab0  n))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %16.downcasted0 (extract  %highidx0 %arg0 %11.downcasted0))"', '"  %16.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vdotq_s32" : {
              "target_instructions" : {
                "vdotq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","32","0","32","8","-1","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 32,
                  "in_precision" : 8,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },

                "vdot_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","32","0","32","8","-1","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 32,
                  "in_precision" : 8,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },

                "vdotq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","32","0","32","8","-1","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 32,
                  "in_precision" : 8,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },

                "vdot_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","32","0","32","8","-1","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 32,
                  "in_precision" : 8,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 4,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "False",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vdotq_s32  r a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 )"', '"(define result2"', '"(apply"', '"concat"', '"(for/list ([e0.new (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (define %lastidx0 (-  %outerlanesize0  1))"', '" (define %83.clone.0 (+  e0.new  %lastidx0))"', '" (define %84.clone.0 (extract  %83.clone.0 e0.new r))"', '" (define result2 %84.clone.0)"', '" (define %16.ext0.red"', '"(apply"', '" bvadd"', '" (for/list ([iterator.0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %1.new0 (+  e0.new  iterator.0.new))"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %5.new0 (+  %1.new0  %lastidx2))"', '"  (define %6 (extract  %5.new0 %1.new0 a))"', '"  (define %7.ab0 (bvsizeext  %6 %outerlanesize0 %arg2))"', '"  (define %14 (extract  %5.new0 %1.new0 b))"', '"  (define %15.ab0 (bvsizeext  %14 %outerlanesize0 %arg1))"', '"  (define %16 (bvmul  %7.ab0  %15.ab0))"', '"  %16"', '" )"', '"))"', '" (define %lastidx1 (-  %outerlanesize0  1))"', '" (define %88.clone.4.new1 (+  e0.new  %lastidx1))"', '" (define %16.acc0.ab0 (bvaddnw %16.ext0.red result2 %outerlanesize0 %arg0))"', '" %16.acc0.ab0"', '")"', '")"', '")"', '"result2)"', '""'],
        },

            "vmax_u8" : {
              "target_instructions" : {
                "vmax_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmaxq_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmax_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmaxq_u8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmax_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmaxq_s8" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","8","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmaxq_u32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","0"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmax_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmax_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmaxq_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmax_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmaxq_s32" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","0","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmax_u8  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %3 (+  e0.new  %lastidx0))"', '"  (define %4 (extract  %3 e0.new a))"', '"  (define %10 (extract  %3 e0.new b))"', '"  (define %12.downcasted0.ab0 (bvmax %4 %10 %arg1 ))"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %highidx0 (+  %lastidx1  %arg0))"', '"  (define %17.downcasted0 (extract  %highidx0 %arg0 %12.downcasted0.ab0))"', '"  %17.downcasted0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vmlsl_n_u16" : {
              "target_instructions" : {
                "vmlsl_n_u16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_16","64","64","0","64","16","0","32","32","-1","2","0","0"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 10,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 0,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vmlsl_n_s16" : {
                  "args" : ["SYMBOLIC_BV_128","SYMBOLIC_BV_64","SYMBOLIC_BV_16","64","64","0","64","16","1","32","32","-1","2","0","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 10,
                  "arg_permute_map" : [0,1,2,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vmlsl_n_u16  a b c %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 %arg4 %arg5 %arg6 )"', '"(define %4 (extract  15 0 c))"', '"(define %5.downcasted0.ab0 (bvsizeext  %4 %arg1 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx2 (-  %elemsize0  1))"', '"  (define %9 (+  e0.new  %lastidx2))"', '"  (define %10 (extract  %9 e0.new b))"', '"  (define %11.downcasted0.ab0 (bvsizeext  %10 %arg1 %arg6))"', '"  (define %12.downcasted0 (bvmul  %11.downcasted0.ab0  %5.downcasted0.ab0))"', '"  (define %lastidx1 (-  %arg2  1))"', '"  (define %highidx0 (+  %lastidx1  %arg5))"', '"  (define %13.downcasted0 (extract  %highidx0 %arg5 %12.downcasted0))"', '"  (define %14.new0 (*  e0.new  %arg4))"', '"  (define %lastidx0 (-  %arg2  1))"', '"  (define %17 (+  %14.new0  %lastidx0))"', '"  (define %22 (extract  %17 %14.new0 a))"', '"  (define %23.ab0 (bvsubnw %22 %13.downcasted0 %arg2 %arg3 ))"', '"  %23.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vzip_u16" : {
              "target_instructions" : {
                "vzip_u16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","16","1","8","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vzip_u8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","8","1","4","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vzip_s16" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","16","1","8","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vzip_s32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","32","1","16","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vzip_u32" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","32","1","16","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vzip_s8" : {
                  "args" : ["SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","8","8","1","4","2"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 128,
                  "lanesize" : 64,
                  "in_precision" : 8,
                  "out_precision" : 8,
                  "in_vectsize_index" : 2,
                  "out_vectsize_index" : 2,
                  "lanesize_index" : 3,
                  "in_precision_index" : 6,
                  "out_precision_index" : 6,
                  "arg_permute_map" : [0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : None,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vzip_u16  a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg3 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([p0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx1 (-  %elemsize0  1))"', '"  (define %9 (+  p0.new  %lastidx1))"', '"  (define %10 (extract  %9 p0.new a))"', '"  (define %23 (extract  %9 p0.new b))"', '"(concat %23 %10)"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqrdmulhq_n_s32" : {
              "target_instructions" : {
                "vqrdmulhq_n_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000 128)","(bv #x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f 128)","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","32","1","128","1","-1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrdmulh_n_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000 128)","(bv #x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f 128)","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","1","128","1","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqrdmulhq_n_s32  %arg4 %arg3 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg5 %arg6 )"', '"(define %5 (extract  31 0 b))"', '"(define %6.downcasted0.ab0 (bvsizeext  %5 %arg1 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %10 (+  e0.new  %lastidx0))"', '"  (define %11 (extract  %10 e0.new a))"', '"  (define %12.downcasted0.ab0 (bvsizeext  %11 %arg1 %arg6))"', '"  (define %13.downcasted0 (bvmul  %12.downcasted0.ab0  %6.downcasted0.ab0))"', '"  (define %14.downcasted0.ab0 (bvaddnw %13.downcasted0 %arg4 %arg1 %arg5 ))"', '"  (define %19.downcasted0 (bvashr  %14.downcasted0.ab0  %arg3))"', '"  (define %20.downcasted0.ab0 (bvsaturate  %19.downcasted0 128 %elemsize0 %arg2))"', '"  %20.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqdmulh_n_s16" : {
              "target_instructions" : {
                "vqdmulh_n_s16" : {
                  "args" : ["(bv #x0000000000000000000000000000000f 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_16","64","64","0","64","16","1","32","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqdmulhq_n_s16" : {
                  "args" : ["(bv #x0000000000000000000000000000000f 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_16","128","128","0","128","16","1","32","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqdmulh_n_s16  %arg3 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg4 )"', '"(define %5 (extract  15 0 b))"', '"(define %6.downcasted0.ab0 (bvsizeext  %5 %arg1 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %10 (+  e0.new  %lastidx0))"', '"  (define %11 (extract  %10 e0.new a))"', '"  (define %12.downcasted0.ab0 (bvsizeext  %11 %arg1 %arg4))"', '"  (define %13.downcasted0 (bvmul  %12.downcasted0.ab0  %6.downcasted0.ab0))"', '"  (define %19.downcasted0 (bvashr  %13.downcasted0  %arg3))"', '"  (define %20.downcasted0.ab0 (bvsaturate  %19.downcasted0 %arg1 %elemsize0 %arg2))"', '"  %20.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqrdmulhq_s16" : {
              "target_instructions" : {
                "vqrdmulhq_s16" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000004000 64)","(bv #x000000000000000000000000000000000000000000000000000000000000000f 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1","-1","1","64","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrdmulhh_s16" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000004000 64)","(bv #x000000000000000000000000000000000000000000000000000000000000000f 64)","SYMBOLIC_BV_16","SYMBOLIC_BV_16","16","16","0","16","16","1","-1","1","64","1"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrdmulh_s16" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000004000 64)","(bv #x000000000000000000000000000000000000000000000000000000000000000f 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1","-1","1","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqrdmulhq_s16  %arg2 %arg1 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg3 %arg4 %arg5 %arg6 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %4 (+  e0.new  %lastidx0))"', '"  (define %5 (extract  %4 e0.new a))"', '"  (define %6.downcasted0.ab0 (bvsizeext  %5 %arg5 %arg6))"', '"  (define %11 (extract  %4 e0.new b))"', '"  (define %12.downcasted0.ab0 (bvsizeext  %11 %arg5 %arg4))"', '"  (define %13.downcasted0 (bvmul  %6.downcasted0.ab0  %12.downcasted0.ab0))"', '"  (define %14.downcasted0.ab0 (bvaddnw %13.downcasted0 %arg2 %arg5 %arg3 ))"', '"  (define %19.downcasted0 (bvashr  %14.downcasted0.ab0  %arg1))"', '"  (define %20.downcasted0.ab0 (bvsaturate  %19.downcasted0 64 %elemsize0 %arg0))"', '"  %20.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqrdmulhq_n_s16" : {
              "target_instructions" : {
                "vqrdmulhq_n_s16" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000004000 64)","(bv #x000000000000000000000000000000000000000000000000000000000000000f 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_16","128","128","0","128","16","1","64","1","-1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrdmulh_n_s16" : {
                  "args" : ["(bv #x0000000000000000000000000000000000000000000000000000000000004000 64)","(bv #x000000000000000000000000000000000000000000000000000000000000000f 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_16","64","64","0","64","16","1","64","1","-1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqrdmulhq_n_s16  %arg4 %arg3 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg5 %arg6 )"', '"(define %5 (extract  15 0 b))"', '"(define %6.downcasted0.ab0 (bvsizeext  %5 %arg1 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %10 (+  e0.new  %lastidx0))"', '"  (define %11 (extract  %10 e0.new a))"', '"  (define %12.downcasted0.ab0 (bvsizeext  %11 %arg1 %arg6))"', '"  (define %13.downcasted0 (bvmul  %12.downcasted0.ab0  %6.downcasted0.ab0))"', '"  (define %14.downcasted0.ab0 (bvaddnw %13.downcasted0 %arg4 %arg1 %arg5 ))"', '"  (define %19.downcasted0 (bvashr  %14.downcasted0.ab0  %arg3))"', '"  (define %20.downcasted0.ab0 (bvsaturate  %19.downcasted0 64 %elemsize0 %arg2))"', '"  %20.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqdmulhq_n_s32" : {
              "target_instructions" : {
                "vqdmulhq_n_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000001f 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_32","128","128","0","128","32","1","64","1","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqdmulh_n_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000001f 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_32","64","64","0","64","32","1","64","1","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqdmulhq_n_s32  %arg3 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg1 %arg2 %arg4 )"', '"(define %5 (extract  31 0 b))"', '"(define %6.downcasted0.ab0 (bvsizeext  %5 %arg1 %arg0))"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %10 (+  e0.new  %lastidx0))"', '"  (define %11 (extract  %10 e0.new a))"', '"  (define %12.downcasted0.ab0 (bvsizeext  %11 %arg1 %arg4))"', '"  (define %13.downcasted0 (bvmul  %12.downcasted0.ab0  %6.downcasted0.ab0))"', '"  (define %19.downcasted0 (bvashr  %13.downcasted0  %arg3))"', '"  (define %20.downcasted0.ab0 (bvsaturate  %19.downcasted0 %arg1 %elemsize0 %arg2))"', '"  %20.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqrdmulh_s32" : {
              "target_instructions" : {
                "vqrdmulh_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000 128)","(bv #x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f 128)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1","-1","1","128","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrdmulhs_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000 128)","(bv #x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f 128)","SYMBOLIC_BV_32","SYMBOLIC_BV_32","32","32","0","32","32","1","-1","1","128","1"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqrdmulhq_s32" : {
                  "args" : ["(bv #x00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000 128)","(bv #x0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001f 128)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","-1","1","128","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 4,
                  "out_vectsize_index" : 4,
                  "lanesize_index" : 5,
                  "in_precision_index" : 8,
                  "out_precision_index" : 8,
                  "arg_permute_map" : [-1,-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqrdmulh_s32  %arg2 %arg1 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg3 %arg4 %arg5 %arg6 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %4 (+  e0.new  %lastidx0))"', '"  (define %5 (extract  %4 e0.new a))"', '"  (define %6.downcasted0.ab0 (bvsizeext  %5 %arg5 %arg6))"', '"  (define %11 (extract  %4 e0.new b))"', '"  (define %12.downcasted0.ab0 (bvsizeext  %11 %arg5 %arg4))"', '"  (define %13.downcasted0 (bvmul  %6.downcasted0.ab0  %12.downcasted0.ab0))"', '"  (define %14.downcasted0.ab0 (bvaddnw %13.downcasted0 %arg2 %arg5 %arg3 ))"', '"  (define %19.downcasted0 (bvashr  %14.downcasted0.ab0  %arg1))"', '"  (define %20.downcasted0.ab0 (bvsaturate  %19.downcasted0 128 %elemsize0 %arg0))"', '"  %20.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

            "vqdmulh_s16" : {
              "target_instructions" : {
                "vqdmulh_s16" : {
                  "args" : ["(bv #x0000000000000000000000000000000f 32)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","16","1","1","32","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqdmulh_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000001f 64)","SYMBOLIC_BV_64","SYMBOLIC_BV_64","64","64","0","64","32","1","1","64","1"],
                  "in_vectsize" : 64,
                  "out_vectsize" : 64,
                  "lanesize" : 64,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqdmulhh_s16" : {
                  "args" : ["(bv #x0000000000000000000000000000000f 32)","SYMBOLIC_BV_16","SYMBOLIC_BV_16","16","16","0","16","16","1","1","32","1"],
                  "in_vectsize" : 16,
                  "out_vectsize" : 16,
                  "lanesize" : 16,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqdmulhq_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000001f 64)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","32","1","1","64","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqdmulhs_s32" : {
                  "args" : ["(bv #x000000000000000000000000000000000000000000000000000000000000001f 64)","SYMBOLIC_BV_32","SYMBOLIC_BV_32","32","32","0","32","32","1","1","64","1"],
                  "in_vectsize" : 32,
                  "out_vectsize" : 32,
                  "lanesize" : 32,
                  "in_precision" : 32,
                  "out_precision" : 32,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },

                "vqdmulhq_s16" : {
                  "args" : ["(bv #x0000000000000000000000000000000f 32)","SYMBOLIC_BV_128","SYMBOLIC_BV_128","128","128","0","128","16","1","1","32","1"],
                  "in_vectsize" : 128,
                  "out_vectsize" : 128,
                  "lanesize" : 128,
                  "in_precision" : 16,
                  "out_precision" : 16,
                  "in_vectsize_index" : 3,
                  "out_vectsize_index" : 3,
                  "lanesize_index" : 4,
                  "in_precision_index" : 7,
                  "out_precision_index" : 7,
                  "arg_permute_map" : [-1,0,1,-1,-1,-1,-1,-1,-1,-1,-1,-1],
                  "Signedness" : 1,
                  "Cost" : "None",
                  "SIMD" : "True",
                  "Extensions" : "None",
      },
          },
              "semantics" : ['"(define (vqdmulh_s16  %arg1 a b %vectsize0 %outerlanesize0 %innerlaneoffset0 %innerlanesize0 %elemsize0 %arg0 %arg2 %arg3 %arg4 )"', '"(define result"', '"(apply"', '"concat"', '"(for/list ([%outer.it (reverse (range 0 %vectsize0 %outerlanesize0))])"', '" (apply"', '" concat"', '" (for/list ([e0.new (reverse (range %innerlaneoffset0 %innerlanesize0 %elemsize0))])"', '"  (define %lastidx0 (-  %elemsize0  1))"', '"  (define %4 (+  e0.new  %lastidx0))"', '"  (define %5 (extract  %4 e0.new a))"', '"  (define %6.downcasted0.ab0 (bvsizeext  %5 %arg3 %arg4))"', '"  (define %11 (extract  %4 e0.new b))"', '"  (define %12.downcasted0.ab0 (bvsizeext  %11 %arg3 %arg2))"', '"  (define %13.downcasted0 (bvmul  %6.downcasted0.ab0  %12.downcasted0.ab0))"', '"  (define %19.downcasted0 (bvashr  %13.downcasted0  %arg1))"', '"  (define %20.downcasted0.ab0 (bvsaturate  %19.downcasted0 %arg3 %elemsize0 %arg0))"', '"  %20.downcasted0.ab0"', '" )"', '" )"', '")"', '")"', '")"', '"result)"', '""'],
        },

          }
