// synthesis VERILOG_INPUT_VERSION SYSTEMVERILOG_2009
// autogenerated testbench for prover_layer - runtime vs #gates
// (C) 2015 Riad S. Wahby
// vim: syntax=verilog_systemverilog

`include "prover_layer.sv"
`include "ringbuf_simple.sv"

module layergen ();

