0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWorkVGA/FinalWorkVGA.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWorkVGA/FinalWorkVGA.srcs/sim_1/imports/lab6/GenerateClock.v,1545312563,verilog,,C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWorkVGA/FinalWorkVGA.srcs/sources_1/new/Load_ROM.v,,GenerateClock,,,../../../../FinalWorkVGA.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWorkVGA/FinalWorkVGA.srcs/sim_1/new/FinalWork_tb.v,1545312748,verilog,,,,FinalWork_tb,,,../../../../FinalWorkVGA.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWorkVGA/FinalWorkVGA.srcs/sources_1/new/BCD_to_7Segment_Dataflow.v,1545302110,verilog,,C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWorkVGA/FinalWorkVGA.srcs/sources_1/new/Clock.v,,bcdto7segment_dataflow,,,../../../../FinalWorkVGA.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWorkVGA/FinalWorkVGA.srcs/sources_1/new/Clock.v,1545302634,verilog,,C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWorkVGA/FinalWorkVGA.srcs/sources_1/new/Counter.v,,Clock,,,../../../../FinalWorkVGA.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWorkVGA/FinalWorkVGA.srcs/sources_1/new/Counter.v,1545303429,verilog,,C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWorkVGA/FinalWorkVGA.srcs/sources_1/new/GenerateBlock.v,,Counter,,,../../../../FinalWorkVGA.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWorkVGA/FinalWorkVGA.srcs/sources_1/new/GenerateBlock.v,1545304021,verilog,,C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWorkVGA/FinalWorkVGA.srcs/sim_1/imports/lab6/GenerateClock.v,,GenerateBlock,,,../../../../FinalWorkVGA.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWorkVGA/FinalWorkVGA.srcs/sources_1/new/Load_ROM.v,1545302569,verilog,,C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWorkVGA/FinalWorkVGA.srcs/sources_1/new/VGA_Output.v,,Load_ROM,,,../../../../FinalWorkVGA.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWorkVGA/FinalWorkVGA.srcs/sources_1/new/VGA_Output.v,1545312634,verilog,,C:/Users/EnglishOnly/Desktop/Vivado/lab11/FinalWorkVGA/FinalWorkVGA.srcs/sim_1/new/FinalWork_tb.v,,VGA_Output,,,../../../../FinalWorkVGA.srcs/sources_1/ip/clk_wiz_0,,,,,
