{
    "data": [
        "src/vexriscv-smp/mem.init",
        "src/vexriscv-smp/mem_1.init",
        "third_party/litex_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_4c.v_toplevel_cluster_cpus_0_core_RegFilePlugin_regFile.bin",
        "third_party/litex_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_4c.v_toplevel_cluster_cpus_1_core_RegFilePlugin_regFile.bin",
        "third_party/litex_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_4c.v_toplevel_cluster_cpus_2_core_RegFilePlugin_regFile.bin",
        "third_party/litex_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_4c.v_toplevel_cluster_cpus_3_core_RegFilePlugin_regFile.bin"
    ],
    "name": "vexriscv-smp",
    "required_toolchains": [
        "vivado"
    ],
    "srcs": [
        "src/vexriscv-smp/top.v",
        "third_party/litex_vexriscv_smp/verilog/VexRiscvLitexSmpCluster_4c.v",
        "third_party/litex_vexriscv_smp/verilog/RamXilinx.v"
    ],
    "top": "top",
    "vendors": {
        "xilinx": [
            "arty-a35t",
            "arty-a100t"
        ]
    }
}
