
---------- Begin Simulation Statistics ----------
final_tick                                 1092299200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 183413                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402744                       # Number of bytes of host memory used
host_op_rate                                   318512                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.33                       # Real time elapsed on the host
host_tick_rate                               96437835                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2077400                       # Number of instructions simulated
sim_ops                                       3607604                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001092                       # Number of seconds simulated
sim_ticks                                  1092299200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               438048                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24321                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            464013                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             239573                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          438048                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           198475                       # Number of indirect misses.
system.cpu.branchPred.lookups                  490967                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11644                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12217                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2372535                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1956187                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24403                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     345393                       # Number of branches committed
system.cpu.commit.bw_lim_events                596759                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          892046                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2077400                       # Number of instructions committed
system.cpu.commit.committedOps                3607604                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2337887                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.543105                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.721078                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1152777     49.31%     49.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       185555      7.94%     57.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       173375      7.42%     64.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       229421      9.81%     74.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       596759     25.53%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2337887                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      72844                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9844                       # Number of function calls committed.
system.cpu.commit.int_insts                   3553437                       # Number of committed integer instructions.
system.cpu.commit.loads                        491604                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20166      0.56%      0.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2843055     78.81%     79.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2299      0.06%     79.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37816      1.05%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2834      0.08%     80.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6184      0.17%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11116      0.31%     81.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12050      0.33%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6479      0.18%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1055      0.03%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          472566     13.10%     94.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         159677      4.43%     99.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19038      0.53%     99.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3607604                       # Class of committed instruction
system.cpu.commit.refs                         663350                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2077400                       # Number of Instructions Simulated
system.cpu.committedOps                       3607604                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.314503                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.314503                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7732                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33386                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48305                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4383                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1025875                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4717332                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   295060                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1146176                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24471                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89370                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      576026                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2014                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      192298                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           165                       # TLB misses on write requests
system.cpu.fetch.Branches                      490967                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    245580                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2223221                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4643                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2853802                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           10                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           593                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48942                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179792                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             332548                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             251217                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.045062                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2580952                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.935840                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930278                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1225948     47.50%     47.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    75523      2.93%     50.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    60673      2.35%     52.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    75790      2.94%     55.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1143018     44.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2580952                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    118691                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    64826                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    218456000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    218455600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    218455600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    218455600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    218455600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    218455600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8832000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8831200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       550000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       549600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       549200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       549200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4350000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4316400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4516000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4546800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     78355200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     78284400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     78289600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     78328400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1661582000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          149797                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28834                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   376348                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.518088                       # Inst execution rate
system.cpu.iew.exec_refs                       770055                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     192287                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  680634                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                608391                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                929                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               630                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               202957                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4499576                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                577768                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34550                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4145518                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3275                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9726                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24471                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15796                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           609                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            40307                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          237                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           83                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       116785                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        31210                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             83                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20727                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8107                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5824173                       # num instructions consuming a value
system.cpu.iew.wb_count                       4123415                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566223                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3297780                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.509994                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4130320                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6427627                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3567731                       # number of integer regfile writes
system.cpu.ipc                               0.760744                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.760744                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26113      0.62%      0.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3276836     78.39%     79.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2323      0.06%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41835      1.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4257      0.10%     80.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1238      0.03%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6779      0.16%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14868      0.36%     80.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13657      0.33%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7027      0.17%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1992      0.05%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               563675     13.48%     94.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              181241      4.34%     99.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24467      0.59%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13763      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4180071                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   89010                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              179266                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        85844                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             127674                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4064948                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10780125                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4037571                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5263944                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4498462                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4180071                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1114                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          891961                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18300                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            382                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1321999                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2580952                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.619585                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.666710                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1164167     45.11%     45.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              178402      6.91%     52.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              305087     11.82%     63.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              341689     13.24%     77.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              591607     22.92%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2580952                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.530742                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      245680                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           339                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             12156                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4770                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               608391                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              202957                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1560292                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2730749                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  830902                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4957851                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              256                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  47906                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   345813                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  25217                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  6456                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12120039                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4642218                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6361055                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1176379                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  73449                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24471                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                183844                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1403181                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            150803                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7377823                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19543                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                873                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    209322                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            922                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6240778                       # The number of ROB reads
system.cpu.rob.rob_writes                     9243284                       # The number of ROB writes
system.cpu.timesIdled                            1481                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18188                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          411                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37656                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              411                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          797                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            797                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              159                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9262                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22642                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1092299200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12025                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1340                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7922                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1355                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1355                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12025                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36022                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       942080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       942080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  942080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13380                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13380    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13380                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11231179                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29061321                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1092299200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17377                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4118                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23408                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1106                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2091                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2091                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17377                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7617                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49505                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57122                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       167872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1255744                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1423616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10446                       # Total snoops (count)
system.l2bus.snoopTraffic                       85888                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29912                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014008                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.117524                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29493     98.60%     98.60% # Request fanout histogram
system.l2bus.snoop_fanout::1                      419      1.40%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29912                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20211999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18676832                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3150399                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1092299200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1092299200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       242255                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           242255                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       242255                       # number of overall hits
system.cpu.icache.overall_hits::total          242255                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3324                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3324                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3324                       # number of overall misses
system.cpu.icache.overall_misses::total          3324                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    166998400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    166998400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    166998400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    166998400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       245579                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       245579                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       245579                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       245579                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013535                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013535                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013535                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013535                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50240.192539                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50240.192539                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50240.192539                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50240.192539                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          699                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          699                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          699                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          699                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2625                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2625                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2625                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2625                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    133061200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    133061200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    133061200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    133061200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010689                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010689                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010689                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010689                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50689.980952                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50689.980952                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50689.980952                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50689.980952                       # average overall mshr miss latency
system.cpu.icache.replacements                   2369                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       242255                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          242255                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3324                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3324                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    166998400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    166998400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       245579                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       245579                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013535                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013535                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50240.192539                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50240.192539                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          699                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          699                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2625                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2625                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    133061200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    133061200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010689                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010689                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50689.980952                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50689.980952                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1092299200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1092299200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.479786                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              215341                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2369                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             90.899536                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.479786                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990155                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990155                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          152                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            493783                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           493783                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1092299200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1092299200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1092299200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       671509                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           671509                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       671509                       # number of overall hits
system.cpu.dcache.overall_hits::total          671509                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34848                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34848                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34848                       # number of overall misses
system.cpu.dcache.overall_misses::total         34848                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1689236399                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1689236399                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1689236399                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1689236399                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       706357                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       706357                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       706357                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       706357                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049335                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049335                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049335                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049335                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48474.414572                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48474.414572                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48474.414572                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48474.414572                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27547                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               745                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.975839                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1746                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2778                       # number of writebacks
system.cpu.dcache.writebacks::total              2778                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22250                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22250                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22250                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22250                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12598                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12598                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12598                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4245                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16843                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    577421599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    577421599                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    577421599                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    241705509                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    819127108                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017835                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017835                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017835                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023845                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45834.386331                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45834.386331                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45834.386331                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56938.871378                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48633.088405                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15819                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       501884                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          501884                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32721                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32721                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1583699200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1583699200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       534605                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       534605                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061206                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061206                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48400.085572                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48400.085572                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22214                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22214                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10507                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10507                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    474938000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    474938000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019654                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019654                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45202.055772                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45202.055772                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       169625                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         169625                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2127                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2127                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    105537199                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    105537199                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       171752                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       171752                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012384                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012384                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49617.865068                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49617.865068                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           36                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2091                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2091                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    102483599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    102483599                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012175                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012175                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49011.764228                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49011.764228                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4245                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4245                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    241705509                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    241705509                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56938.871378                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56938.871378                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1092299200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1092299200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           975.813651                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              633014                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15819                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.016057                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   749.744601                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   226.069050                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.732172                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.220771                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.952943                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          205                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          819                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          479                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          284                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.200195                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.799805                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1429557                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1429557                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1092299200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             802                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4989                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          916                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6707                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            802                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4989                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          916                       # number of overall hits
system.l2cache.overall_hits::total               6707                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1821                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7609                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3329                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12759                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1821                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7609                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3329                       # number of overall misses
system.l2cache.overall_misses::total            12759                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    123146800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    520103200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    231644977                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    874894977                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    123146800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    520103200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    231644977                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    874894977                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2623                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12598                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4245                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19466                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2623                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12598                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4245                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19466                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.694243                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.603985                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.784217                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.655451                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.694243                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.603985                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.784217                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.655451                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67625.919824                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68353.686424                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69583.952238                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68570.810957                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67625.919824                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68353.686424                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69583.952238                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68570.810957                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    5                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1340                       # number of writebacks
system.l2cache.writebacks::total                 1340                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           26                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             34                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           26                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            34                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1821                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7601                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3303                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12725                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1821                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7601                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3303                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          655                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13380                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    108578800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    459053200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    204421004                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    772053004                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    108578800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    459053200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    204421004                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     38918166                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    810971170                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.694243                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.603350                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.778092                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.653704                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.694243                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.603350                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.778092                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.687352                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59625.919824                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60393.790291                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61889.495610                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60672.141768                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59625.919824                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60393.790291                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61889.495610                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59417.047328                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60610.700299                       # average overall mshr miss latency
system.l2cache.replacements                      9338                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2778                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2778                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2778                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2778                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          335                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          335                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          655                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          655                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     38918166                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     38918166                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59417.047328                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59417.047328                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          733                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              733                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1358                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1358                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     93754000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     93754000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2091                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2091                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.649450                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.649450                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69038.291605                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69038.291605                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1355                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1355                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82856000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82856000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.648015                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.648015                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61148.339483                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61148.339483                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          802                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4256                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          916                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5974                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1821                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6251                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3329                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11401                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    123146800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    426349200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    231644977                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    781140977                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2623                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10507                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4245                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17375                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.694243                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.594937                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.784217                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.656173                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67625.919824                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68204.959207                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69583.952238                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68515.128234                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           26                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           31                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1821                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6246                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3303                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11370                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    108578800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    376197200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    204421004                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    689197004                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.694243                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.594461                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.778092                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.654388                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59625.919824                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60230.099264                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61889.495610                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60615.391733                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1092299200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1092299200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3709.183077                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25317                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9338                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.711180                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.276240                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   287.396120                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2359.417933                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   893.059076                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   157.033708                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002997                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.070165                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.576030                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.218032                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.038338                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.905562                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1193                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2903                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          142                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1033                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          861                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1965                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.291260                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.708740                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               314610                       # Number of tag accesses
system.l2cache.tags.data_accesses              314610                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1092299200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          116544                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          486464                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       211392                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        41920                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              856320                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       116544                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         116544                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85760                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85760                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1821                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7601                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3303                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          655                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13380                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1340                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1340                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          106696041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          445357829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    193529392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     38377763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              783961025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     106696041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         106696041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78513286                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78513286                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78513286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         106696041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         445357829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    193529392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     38377763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             862474311                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               124118497600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 320985                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403768                       # Number of bytes of host memory used
host_op_rate                                   498063                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2017.68                       # Real time elapsed on the host
host_tick_rate                               60974012                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   647645867                       # Number of instructions simulated
sim_ops                                    1004931993                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.123026                       # Number of seconds simulated
sim_ticks                                123026198400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             16878393                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             98722                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16879077                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           16877442                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        16878393                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              951                       # Number of indirect misses.
system.cpu.branchPred.lookups                16879235                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      67                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          129                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                2625292254                       # number of cc regfile reads
system.cpu.cc_regfile_writes                510001382                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             98722                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   16876960                       # Number of branches committed
system.cpu.commit.bw_lim_events             219817991                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1277175                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            645568467                       # Number of instructions committed
system.cpu.commit.committedOps             1001324389                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    307203852                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.259479                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.250083                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       415160      0.14%      0.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     69169799     22.52%     22.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       520080      0.17%     22.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     17280822      5.63%     28.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4    219817991     71.55%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    307203852                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1544                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   27                       # Number of function calls committed.
system.cpu.commit.int_insts                1001225507                       # Number of committed integer instructions.
system.cpu.commit.loads                     101840533                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        98743      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        848068679     84.69%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.70% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       101840417     10.17%     94.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       51314957      5.12%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1224      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        1001324389                       # Class of committed instruction
system.cpu.commit.refs                      153156714                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   645568467                       # Number of Instructions Simulated
system.cpu.committedOps                    1001324389                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.476426                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.476426                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           16                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           12                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           32                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             8                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles              38301999                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts             1003703925                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 17870516                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                 217890575                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 101530                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles              33398997                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                   101951444                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            10                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    51316761                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                    16879235                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  34251201                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     273109554                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   518                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                      649221900                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                  203060                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.054880                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           34352533                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           16877509                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.110841                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          307563617                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.273388                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.391456                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 34667637     11.27%     11.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 12668381      4.12%     15.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 21185260      6.89%     22.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  4433149      1.44%     23.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                234609190     76.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            307563617                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1722                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      344                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)  56547087200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)  56547087200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)  56547087200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)  56547087200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)  56547087200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)  56547087200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         5600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         6000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        19600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        21200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        20000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        19600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)  15335940800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)  15335854000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)  15336863200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)  15336900400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total   400628208000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1879                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                98740                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 16877904                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.256454                       # Inst execution rate
system.cpu.iew.exec_refs                    153268201                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   51316761                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  259553                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             102173505                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             51321923                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          1002601565                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             101951440                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             96666                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            1001572864                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      5                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1040                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 101530                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1061                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           294939                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         3109                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       332972                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         5743                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           3109                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          219                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          98521                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                2997404996                       # num instructions consuming a value
system.cpu.iew.wb_count                    1001568306                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.305549                       # average fanout of values written-back
system.cpu.iew.wb_producers                 915854632                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.256439                       # insts written-back per cycle
system.cpu.iew.wb_sent                     1001569718                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               2443050177                       # number of integer regfile reads
system.cpu.int_regfile_writes               933275820                       # number of integer regfile writes
system.cpu.ipc                               2.098963                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.098963                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             99010      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             848206310     84.68%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    56      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  27      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   29      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   60      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   64      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  28      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 20      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            102046191     10.19%     94.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            51316316      5.12%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             155      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1232      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             1001669530                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1647                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                3297                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1621                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1884                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             1001568873                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         2310902101                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   1001566685                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes        1003879761                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 1002601544                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                1001669530                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1277175                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2721                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      5291172                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     307563617                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.256788                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.746179                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              249960      0.08%      0.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1758717      0.57%      0.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            49498227     16.09%     16.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           123312493     40.09%     56.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           132744220     43.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       307563617                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.256768                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    34251201                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads          50935432                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         50319020                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            102173505                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            51321923                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               187024062                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                        307565496                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                  455114                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps            1442810674                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents               21291524                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 34620554                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     36                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups            5265285009                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts             1003300777                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands          1445652917                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                 234538868                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   3200                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 101530                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              37847204                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  2842241                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1909                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups       2447477049                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            347                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  96131419                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                   1089987425                       # The number of ROB reads
system.cpu.rob.rob_writes                  2005563111                       # The number of ROB writes
system.cpu.timesIdled                              17                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           91                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            7                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            183                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                7                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued           12                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified             12                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           65                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           130                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 123026198400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 48                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict               62                       # Transaction distribution
system.membus.trans_dist::ReadExReq                17                       # Transaction distribution
system.membus.trans_dist::ReadExResp               17                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            48                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         4352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         4352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    4352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                65                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      65    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  65                       # Request fanout histogram
system.membus.reqLayer2.occupancy               57598                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             137102                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED 123026198400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  73                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            18                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               138                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                 17                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 18                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                18                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             74                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           88                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          186                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     274                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         4928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     6784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                82                       # Total snoops (count)
system.l2bus.snoopTraffic                         192                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                174                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.040230                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.197065                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      167     95.98%     95.98% # Request fanout histogram
system.l2bus.snoop_fanout::1                        7      4.02%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  174                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               74400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                90386                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               34800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON    123026198400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 123026198400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     34251163                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         34251163                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     34251163                       # number of overall hits
system.cpu.icache.overall_hits::total        34251163                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           38                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             38                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           38                       # number of overall misses
system.cpu.icache.overall_misses::total            38                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1967200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1967200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1967200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1967200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     34251201                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     34251201                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     34251201                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     34251201                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 51768.421053                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51768.421053                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 51768.421053                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51768.421053                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           30                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           30                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1571600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1571600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1571600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1571600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 52386.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52386.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 52386.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52386.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                     29                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     34251163                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        34251163                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           38                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            38                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1967200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1967200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     34251201                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     34251201                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 51768.421053                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51768.421053                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           30                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1571600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1571600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 52386.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52386.666667                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED 123026198400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 123026198400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                8953                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                29                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            308.724138                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          68502431                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         68502431                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 123026198400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 123026198400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 123026198400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    152972618                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        152972618                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    152972618                       # number of overall hits
system.cpu.dcache.overall_hits::total       152972618                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           65                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             65                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           65                       # number of overall misses
system.cpu.dcache.overall_misses::total            65                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2898400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2898400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2898400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2898400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    152972683                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    152972683                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    152972683                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    152972683                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44590.769231                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44590.769231                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44590.769231                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44590.769231                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 2                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           15                       # number of writebacks
system.cpu.dcache.writebacks::total                15                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           18                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           18                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           47                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           47                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           15                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           62                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      2232000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2232000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      2232000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       299186                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2531186                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000000                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47489.361702                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47489.361702                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47489.361702                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 19945.733333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40825.580645                       # average overall mshr miss latency
system.cpu.dcache.replacements                     62                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    101656455                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       101656455                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           47                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            47                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1655600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1655600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    101656502                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    101656502                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35225.531915                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35225.531915                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           29                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1003600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1003600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34606.896552                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34606.896552                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     51316163                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       51316163                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           18                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           18                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1242800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1242800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     51316181                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     51316181                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69044.444444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69044.444444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           18                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1228400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1228400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68244.444444                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68244.444444                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           15                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           15                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       299186                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       299186                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 19945.733333                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 19945.733333                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 123026198400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 123026198400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 870                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.032258                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   814.000159                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   209.999841                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.794922                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.205078                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          210                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          814                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          210                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          814                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.205078                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         305945428                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        305945428                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 123026198400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               6                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              17                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           12                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  35                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              6                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             17                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           12                       # number of overall hits
system.l2cache.overall_hits::total                 35                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            24                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            30                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                57                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           24                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           30                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            3                       # number of overall misses
system.l2cache.overall_misses::total               57                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1486400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      2030800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       182799                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3699999                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1486400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      2030800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       182799                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3699999                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           30                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           47                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           15                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              92                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           30                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           47                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           15                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             92                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.800000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.638298                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.200000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.619565                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.800000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.638298                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.200000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.619565                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 61933.333333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67693.333333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        60933                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 64912.263158                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 61933.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67693.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        60933                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 64912.263158                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              3                       # number of writebacks
system.l2cache.writebacks::total                    3                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst           24                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           30                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           24                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           30                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher           10                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           66                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1302400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1790800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       110800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      3204000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1302400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1790800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       110800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       589589                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      3793589                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.638298                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.133333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.608696                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.638298                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.133333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.717391                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 54266.666667                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59693.333333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        55400                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57214.285714                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 54266.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59693.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        55400                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58958.900000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57478.621212                       # average overall mshr miss latency
system.l2cache.replacements                        65                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           15                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           15                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           15                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           15                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            7                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            7                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher           10                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total           10                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       589589                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       589589                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58958.900000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58958.900000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            1                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                1                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           17                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             17                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1196400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1196400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           18                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.944444                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.944444                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 70376.470588                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 70376.470588                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           17                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           17                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1060400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1060400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.944444                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 62376.470588                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 62376.470588                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           16                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           34                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           24                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           13                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           40                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1486400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       834400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       182799                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2503599                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           30                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           29                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           15                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           74                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.800000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.448276                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.200000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.540541                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 61933.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 64184.615385                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        60933                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 62589.975000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           24                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           13                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           39                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1302400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       730400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       110800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2143600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.800000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.448276                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.133333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.527027                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 54266.666667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56184.615385                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        55400                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 54964.102564                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED 123026198400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 123026198400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    231                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   65                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.553846                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    33.000035                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   927.666339                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1952.333489                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   990.000362                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   192.999775                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008057                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.226481                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.476644                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.241699                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.047119                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1185                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2911                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1185                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2911                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.289307                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.710693                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1529                       # Number of tag accesses
system.l2cache.tags.data_accesses                1529                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 123026198400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1920                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          640                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                4160                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1472                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1472                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              192                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               23                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               30                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher           10                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   65                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             3                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   3                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst              11965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data              15606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher         1040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher         5202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                  33814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst         11965                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             11965                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks            1561                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                  1561                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks            1561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst             11965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data             15606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher         1040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher         5202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                 35375                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               124345013200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                              218496434                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412984                       # Number of bytes of host memory used
host_op_rate                                339103898                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.97                       # Real time elapsed on the host
host_tick_rate                               76355934                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   648169526                       # Number of instructions simulated
sim_ops                                    1005972000                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000227                       # Number of seconds simulated
sim_ticks                                   226515600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               112288                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4120                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            107450                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              51931                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          112288                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            60357                       # Number of indirect misses.
system.cpu.branchPred.lookups                  124805                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8593                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         3164                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    600969                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   326795                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              4176                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     107653                       # Number of branches committed
system.cpu.commit.bw_lim_events                161953                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           84589                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               523659                       # Number of instructions committed
system.cpu.commit.committedOps                1040007                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       503323                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.066281                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.630424                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       136245     27.07%     27.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        82723     16.44%     43.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        57734     11.47%     54.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        64668     12.85%     67.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       161953     32.18%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       503323                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      42228                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 8027                       # Number of function calls committed.
system.cpu.commit.int_insts                   1006983                       # Number of committed integer instructions.
system.cpu.commit.loads                        136087                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         4264      0.41%      0.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           776891     74.70%     75.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3798      0.37%     75.48% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              335      0.03%     75.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1743      0.17%     75.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            336      0.03%     75.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             170      0.02%     75.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            6409      0.62%     76.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            6528      0.63%     76.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          14101      1.36%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           126      0.01%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          130281     12.53%     90.86% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          86861      8.35%     99.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         5806      0.56%     99.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         2358      0.23%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1040007                       # Class of committed instruction
system.cpu.commit.refs                         225306                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      523659                       # Number of Instructions Simulated
system.cpu.committedOps                       1040007                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.081408                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.081408                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          102                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          207                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          386                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            50                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 38409                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                1156184                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   161588                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    317797                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   4202                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  5082                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      143750                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           122                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       92258                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             5                       # TLB misses on write requests
system.cpu.fetch.Branches                      124805                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     91709                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        362729                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   768                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         589068                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   60                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           342                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    8404                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.220391                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             159739                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              60524                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.040225                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             527078                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.226716                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.877555                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   196334     37.25%     37.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    32200      6.11%     43.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    15804      3.00%     46.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    21115      4.01%     50.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   261625     49.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               527078                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     69773                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    36896                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     54561600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     54562000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     54562000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     54562000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     54561600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     54561600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       840000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       840400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       222000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       222000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       221600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       221600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      2824000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      2824800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      2828000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      2622000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     23914800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     23908800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     23911200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     23932400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      436704400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           39211                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 5159                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   111769                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.923989                       # Inst execution rate
system.cpu.iew.exec_refs                       235878                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      92140                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   26819                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                149226                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                289                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               113                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                96369                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1124582                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                143738                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              8087                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1089534                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     41                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   222                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   4202                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   298                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             9823                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           20                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        13141                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         7150                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             31                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         4458                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            701                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1222926                       # num instructions consuming a value
system.cpu.iew.wb_count                       1086795                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621540                       # average fanout of values written-back
system.cpu.iew.wb_producers                    760098                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.919153                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1087666                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1623899                       # number of integer regfile reads
system.cpu.int_regfile_writes                  847160                       # number of integer regfile writes
system.cpu.ipc                               0.924720                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.924720                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              5860      0.53%      0.53% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                818424     74.56%     75.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3802      0.35%     75.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   399      0.04%     75.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1846      0.17%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 372      0.03%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  207      0.02%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 6573      0.60%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 6637      0.60%     76.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               14137      1.29%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                193      0.02%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               139876     12.74%     90.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               90411      8.24%     99.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            6171      0.56%     99.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           2710      0.25%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1097618                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   43511                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               87073                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        43192                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              45850                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1048247                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2637430                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1043603                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1163348                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1124155                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1097618                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 427                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           84586                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2186                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            233                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       110733                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        527078                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.082458                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.560901                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              140576     26.67%     26.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               59054     11.20%     37.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               85147     16.15%     54.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              100934     19.15%     73.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              141367     26.82%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          527078                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.938265                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       91769                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           109                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              4798                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5395                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               149226                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               96369                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  468205                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    189                       # number of misc regfile writes
system.cpu.numCycles                           566289                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      5                       # Number of system calls
system.cpu.rename.BlockCycles                   29501                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1163975                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1230                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   165131                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    664                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   179                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2924829                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1145823                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1271263                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    319011                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2228                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   4202                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  5345                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   107313                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             71615                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          1716224                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3888                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                224                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      6375                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            243                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      1465966                       # The number of ROB reads
system.cpu.rob.rob_writes                     2273055                       # The number of ROB writes
system.cpu.timesIdled                            1225                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         3557                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           68                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           7113                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               68                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            8                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              8                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          641                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1320                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    226515600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                633                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           46                       # Transaction distribution
system.membus.trans_dist::CleanEvict              595                       # Transaction distribution
system.membus.trans_dist::ReadExReq                46                       # Transaction distribution
system.membus.trans_dist::ReadExResp               46                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           633                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1999                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        46400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        46400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   46400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               679                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     679    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 679                       # Request fanout histogram
system.membus.reqLayer2.occupancy              602459                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1461441                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    226515600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                3501                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           193                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              4054                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                 10                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 55                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                55                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           3501                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         9269                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1400                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   10669                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       197696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        39232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   236928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               702                       # Total snoops (count)
system.l2bus.snoopTraffic                        3008                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               4258                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.017614                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.131559                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     4183     98.24%     98.24% # Request fanout histogram
system.l2bus.snoop_fanout::1                       75      1.76%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 4258                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              559999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              2988718                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3708000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.6                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       226515600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    226515600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        88463                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            88463                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        88463                       # number of overall hits
system.cpu.icache.overall_hits::total           88463                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3246                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3246                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3246                       # number of overall misses
system.cpu.icache.overall_misses::total          3246                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     63335200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     63335200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     63335200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     63335200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        91709                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        91709                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        91709                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        91709                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.035395                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.035395                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.035395                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.035395                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 19511.768330                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 19511.768330                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 19511.768330                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 19511.768330                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          178                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           89                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          156                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          156                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          156                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          156                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3090                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3090                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3090                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3090                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54027600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54027600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54027600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54027600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.033694                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.033694                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.033694                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.033694                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 17484.660194                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17484.660194                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 17484.660194                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17484.660194                       # average overall mshr miss latency
system.cpu.icache.replacements                   3090                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        88463                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           88463                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3246                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3246                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     63335200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     63335200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        91709                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        91709                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.035395                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.035395                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 19511.768330                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 19511.768330                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          156                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          156                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3090                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3090                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54027600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54027600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.033694                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.033694                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 17484.660194                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17484.660194                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    226515600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    226515600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            34363331                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3346                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10269.973401                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            186508                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           186508                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    226515600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    226515600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    226515600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       222463                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           222463                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       222463                       # number of overall hits
system.cpu.dcache.overall_hits::total          222463                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          738                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            738                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          738                       # number of overall misses
system.cpu.dcache.overall_misses::total           738                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     30980800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     30980800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     30980800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     30980800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       223201                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       223201                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       223201                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       223201                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003306                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003306                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003306                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003306                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41979.403794                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41979.403794                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41979.403794                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41979.403794                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          139                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.857143                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                50                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          147                       # number of writebacks
system.cpu.dcache.writebacks::total               147                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          346                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          346                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          346                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          346                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          392                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          392                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          392                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           75                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          467                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     15879600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     15879600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     15879600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      4255118                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     20134718                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001756                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001756                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001756                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002092                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40509.183673                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40509.183673                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 40509.183673                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56734.906667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43115.027837                       # average overall mshr miss latency
system.cpu.dcache.replacements                    466                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       133182                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          133182                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          682                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           682                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     27734400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     27734400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       133864                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       133864                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005095                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005095                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40666.275660                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40666.275660                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          346                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          346                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          336                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          336                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12678000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12678000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002510                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002510                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37732.142857                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37732.142857                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        89281                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          89281                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           56                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           56                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3246400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3246400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        89337                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        89337                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000627                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000627                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57971.428571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57971.428571                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           56                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           56                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3201600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3201600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000627                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000627                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57171.428571                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57171.428571                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           75                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           75                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      4255118                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      4255118                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56734.906667                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56734.906667                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    226515600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    226515600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           153250079                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1490                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          102852.402013                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   824.923414                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   199.076586                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.805589                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.194411                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          179                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          845                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          123                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          523                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.174805                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.825195                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            446868                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           446868                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    226515600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            2680                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             183                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           18                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                2881                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           2680                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            183                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           18                       # number of overall hits
system.l2cache.overall_hits::total               2881                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           409                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           208                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           57                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               674                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          409                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          208                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           57                       # number of overall misses
system.l2cache.overall_misses::total              674                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     27800400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     13848400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      4061138                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     45709938                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     27800400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     13848400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      4061138                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     45709938                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3089                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          391                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           75                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            3555                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3089                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          391                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           75                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           3555                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.132405                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.531969                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.760000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.189592                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.132405                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.531969                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.760000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.189592                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67971.638142                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66578.846154                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 71248.035088                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67818.899110                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67971.638142                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66578.846154                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 71248.035088                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67818.899110                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             46                       # number of writebacks
system.l2cache.writebacks::total                   46                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          409                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          207                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           57                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          673                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          409                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          207                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           57                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            6                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          679                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     24528400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     12136000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      3605138                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     40269538                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     24528400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     12136000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3605138                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       356392                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     40625930                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.132405                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.529412                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.760000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.189311                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.132405                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.529412                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.760000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.190999                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59971.638142                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58628.019324                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63248.035088                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59835.866270                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59971.638142                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58628.019324                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63248.035088                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59398.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59832.002946                       # average overall mshr miss latency
system.l2cache.replacements                       691                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          147                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          147                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          147                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          147                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           18                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           18                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            6                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            6                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       356392                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       356392                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59398.666667                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59398.666667                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            9                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                9                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           46                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             46                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      3048400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      3048400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           55                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           55                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.836364                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.836364                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 66269.565217                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 66269.565217                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           46                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           46                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      2680400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      2680400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.836364                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.836364                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 58269.565217                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58269.565217                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         2680                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          174                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           18                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         2872                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          409                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          162                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           57                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          628                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     27800400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10800000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      4061138                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     42661538                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3089                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          336                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           75                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         3500                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.132405                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.482143                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.760000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.179429                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67971.638142                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66666.666667                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 71248.035088                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67932.385350                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          409                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          161                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           57                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          627                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     24528400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9455600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      3605138                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     37589138                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.132405                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.479167                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.760000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.179143                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59971.638142                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58730.434783                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63248.035088                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59950.778309                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    226515600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    226515600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  19661                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4787                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.107165                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    36.293753                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1117.489909                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1849.915555                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   908.988008                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   183.312775                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008861                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.272825                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.451640                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.221921                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.044754                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1027                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3069                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2           46                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4          963                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          174                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          390                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2442                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.250732                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.749268                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                57531                       # Number of tag accesses
system.l2cache.tags.data_accesses               57531                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    226515600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           26176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           13248                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3648                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               43456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        26176                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          26176                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2944                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2944                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              409                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              207                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           57                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            6                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  679                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            46                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  46                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          115559370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           58486038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     16104851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      1695247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              191845506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     115559370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         115559370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        12996897                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              12996897                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        12996897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         115559370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          58486038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     16104851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      1695247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             204842404                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
