Design,Module,Succ,Input,Output,FFs,Nds,Lev
uart_programmable_rv32i,tt_um_enieman_DW_rash_1,1,37,32,0,243,0
uart_programmable_rv32i,tt_um_enieman_DW01_ash_0,1,37,32,0,255,0
uart_programmable_rv32i,tt_um_enieman,1,7,84,950,4638,0
uart_programmable_rv32i,tt_um_enieman_DW01_cmp6_1,1,64,2,0,162,0
uart_programmable_rv32i,tt_um_enieman_DW01_add_1,1,30,30,0,88,0
uart_programmable_rv32i,tt_um_enieman_DW01_add_0,1,64,32,0,236,0
uart_programmable_rv32i,tt_um_enieman_DW01_addsub_0,1,65,32,0,293,0
RISC-V-Implementation-Piplined,ALU_DW01_add_0,1,65,32,0,240,0
RISC-V-Implementation-Piplined,ALU,1,67,32,0,500,0
riscv--verilog,ifidreg,1,68,0,64,200,0
RISCVCPU,CPU_DW01_addsub_0,1,64,32,0,236,0
RISCVCPU,CPU_DW01_cmp6_0,1,64,2,0,196,0
RISCVCPU,CPU_DW01_add_0,1,30,30,0,88,0
RISCVCPU,CPU,1,3,149,36,3062,0
RISC-V-implementation-using-Verilog-,Alu_DW01_addsub_0,1,65,32,0,293,0
RISC-V-implementation-using-Verilog-,Alu,1,66,1,0,533,0
Trochilus,QPU_V,1,36,20,130,940,0
Trochilus,QPU_V_DW01_addsub_0,1,21,12,0,106,0
Trochilus,QPU_V_DW01_addsub_1,1,24,16,0,95,0
Trochilus,QPU_V_DW01_inc_0,1,8,8,0,22,0
Trochilus,QPU_V_DW01_inc_1,1,16,16,0,46,0
RISC-V-Ladder,Ladder_DW01_cmp2_3,1,128,1,0,277,0
RISC-V-Ladder,Ladder_DW01_cmp2_4,1,128,1,0,275,0
RISC-V-Ladder,Ladder_DW_rash_13,1,37,32,0,243,0
RISC-V-Ladder,Ladder_DW01_add_0_DW01_add_4,1,68,63,0,200,0
RISC-V-Ladder,Ladder_DW01_add_24_DW01_add_28,1,63,61,0,185,0
RISC-V-Ladder,Ladder_DW01_cmp6_19_DW01_cmp6_93,1,128,1,0,213,0
RISC-V-Ladder,Ladder_DW_rash_12,1,37,31,0,281,0
RISC-V-Ladder,Ladder_DW01_add_4_DW01_add_8,1,128,64,0,492,0
RISC-V-Ladder,Ladder_DW01_cmp2_5,1,128,1,0,277,0
RISC-V-Ladder,Ladder_DW01_cmp6_18_DW01_cmp6_92,1,106,1,0,178,0
RISC-V-Ladder,Ladder_DW01_sub_7_DW01_sub_10,1,255,128,0,768,0
RISC-V-Ladder,Ladder_DW01_add_26_DW01_add_30,1,30,30,0,88,0
RISC-V-Ladder,Ladder_DW01_add_28_DW01_add_32,1,64,32,0,236,0
RISC-V-Ladder,Ladder_DW01_sub_14_DW01_sub_17,1,14,7,0,46,0
RISC-V-Ladder,Ladder_DW01_inc_14_DW01_inc_19,1,65,66,0,196,0
RISC-V-Ladder,Ladder_DW_rash_4,1,70,63,0,620,0
RISC-V-Ladder,Ladder_DW_rash_3,1,69,64,0,565,0
RISC-V-Ladder,Ladder_DW01_cmp6_152_DW01_cmp6_226,1,150,1,0,255,0
RISC-V-Ladder,Ladder_DW01_cmp6_34_DW01_cmp6_108,1,106,1,0,178,0
RISC-V-Ladder,Ladder_DW_rash_2,1,69,63,0,578,0
RISC-V-Ladder,Ladder_DW01_inc_10_DW01_inc_15,1,65,66,0,196,0
RISC-V-Ladder,Ladder_DW_rash_5,1,70,64,0,621,0
RISC-V-Ladder,Ladder_DW01_inc_11_DW01_inc_16,1,7,7,0,19,0
RISC-V-Ladder,Ladder_DW01_cmp6_155_DW01_cmp6_229,1,106,1,0,178,0
RISC-V-Ladder,Ladder_DW01_ash_3,1,69,64,0,568,0
RISC-V-Ladder,Ladder_DW01_cmp6_33_DW01_cmp6_107,1,128,1,0,213,0
RISC-V-Ladder,Ladder_DW01_ash_4,1,37,32,0,255,0
RISC-V-Ladder,Ladder_DW01_cmp6_39_DW01_cmp6_113,1,128,1,0,213,0
RISC-V-Ladder,Ladder_DW01_ash_18,1,7,127,0,175,0
RISC-V-Ladder,Ladder_DW01_ash_16,1,7,127,0,175,0
RISC-V-Ladder,Ladder_DW01_add_6_DW01_add_10,1,128,64,0,492,0
RISC-V-Ladder,Ladder,1,9,59853,75,433519,0
RISC-V-Ladder,Ladder_DW01_ash_11,1,7,127,0,175,0
RISC-V-Ladder,Ladder_DW01_ash_5,1,70,64,0,608,0
RISC-V-Ladder,Ladder_DW01_ash_2,1,70,64,0,608,0
RISC-V-Ladder,Ladder_DW01_inc_9_DW01_inc_14,1,128,128,0,385,0
RISC-V-Ladder,Ladder_DW01_add_3_DW01_add_7,1,242,121,0,943,0
RISC-V-Ladder,Ladder_DW01_ash_10,1,7,127,0,175,0
RISC-V-Ladder,Ladder_DW01_inc_2_DW01_inc_7,1,32,32,0,94,0
RISC-V-Ladder,Ladder_DW01_ash_17,1,7,127,0,175,0
RISC-V-Ladder,Ladder_DW01_inc_7_DW01_inc_12,1,7,6,0,18,0
RISC-V-Ladder,Ladder_DW01_inc_1_DW01_inc_6,1,64,64,0,191,0
RISC-V-Ladder,Ladder_DW_rash_10,1,70,63,0,620,0
RISC-V-Ladder,Ladder_DW_rash_11,1,70,64,0,621,0
RISC-V-Ladder,Ladder_DW01_add_27_DW01_add_31,1,64,32,0,236,0
RISC-V-Ladder,Ladder_DW01_sub_12_DW01_sub_15,1,128,64,0,388,0
RISC-V-Ladder,Ladder_DW01_cmp2_6,1,128,1,0,275,0
RISC-V-Ladder,Ladder_DW01_cmp6_154_DW01_cmp6_228,1,128,1,0,342,0
RISC-V-Ladder,Ladder_DW01_cmp6_32_DW01_cmp6_106,1,128,1,0,213,0
RISC-V-Ladder,Ladder_DW01_cmp6_20_DW01_cmp6_94,1,106,1,0,178,0
RISC-V-Ladder,Ladder_DW01_cmp6_38_DW01_cmp6_112,1,128,1,0,213,0
RISC-V-Ladder,Ladder_DW01_cmp6_21_DW01_cmp6_95,1,106,1,0,178,0
RISC-V-Ladder,Ladder_DW01_inc_4_DW01_inc_9,1,32,32,0,94,0
RISC-V-Ladder,Ladder_DW01_add_5_DW01_add_9,1,128,64,0,492,0
RISC-V-Ladder,Ladder_DW01_inc_0_DW01_inc_5,1,8,8,0,22,0
RISC-V-Ladder,Ladder_DW01_cmp6_153_DW01_cmp6_227,1,96,1,0,149,0
RISC-V-Ladder,Ladder_DW01_inc_6_DW01_inc_11,1,64,64,0,191,0
RISC-V-Ladder,Ladder_DW01_add_25_DW01_add_29,1,63,61,0,185,0
RISC-V-Ladder,Ladder_DW01_add_7_DW01_add_11,1,128,64,0,492,0
RISC-V-Ladder,Ladder_DW01_add_2_DW01_add_6,1,252,65,0,752,0
RISC-V-Ladder,Ladder_DW_rash_9,1,69,64,0,565,0
RISC-V-Ladder,Ladder_DW01_inc_8_DW01_inc_13,1,65,66,0,196,0
RISC-V-Ladder,Ladder_DW01_inc_3_DW01_inc_8,1,64,64,0,191,0
RISC-V-Ladder,Ladder_DW_rash_7,1,37,32,0,243,0
RISC-V-Ladder,Ladder_DW01_inc_5_DW01_inc_10,1,64,64,0,191,0
RISC-V-Ladder,Ladder_DW_rash_6,1,37,31,0,281,0
RISC-V-Ladder,Ladder_DW01_cmp6_2_DW01_cmp6_76,1,128,1,0,213,0
RISC-V-Ladder,Ladder_DW_rash_8,1,69,63,0,578,0
RISC-V-Ladder,Ladder_DW01_ash_12,1,7,127,0,175,0
RISC-V-Ladder,Ladder_DW01_cmp6_22_DW01_cmp6_96,1,150,1,0,255,0
RISC-V-Ladder,Ladder_DW01_ash_15,1,7,127,0,175,0
RISC-V-Ladder,Ladder_DW01_ash_9,1,7,127,0,175,0
RISC-V-Ladder,Ladder_DW01_ash_7,1,37,32,0,255,0
RISC-V-Ladder,Ladder_DW01_ash_0,1,68,128,0,588,0
RISC-V-Ladder,Ladder_DW01_ash_14,1,7,127,0,175,0
RISC-V-Ladder,Ladder_DW01_ash_13,1,7,127,0,175,0
RISC-V-Ladder,Ladder_DW01_sub_0_DW01_sub_3,1,37,32,0,129,0
RISC-V-Ladder,Ladder_DW01_ash_6,1,69,64,0,568,0
RISC-V-Ladder,Ladder_DW01_sub_11_DW01_sub_14,1,128,64,0,388,0
RISC-V-SoC,spiMaster,1,12,2,37,149,0
RISC-MIPS,ALU_DW01_addsub_0,1,65,32,0,293,0
RISC-MIPS,ALU_DW01_ash_0,1,64,32,0,294,0
RISC-MIPS,ALU_DW_rash_0,1,64,32,0,275,0
RISC-MIPS,ALU,1,68,1,0,1002,0
Sprouts100,SOC,0,0,0,0,0,0
FPU-GP,FPU_DW01_inc_0,1,9,9,0,25,0
FPU-GP,FPU_DW01_inc_1,1,8,8,0,22,0
FPU-GP,FPU_DW01_ash_0,1,32,27,0,199,0
FPU-GP,FPU_DW01_inc_3,1,10,10,0,28,0
FPU-GP,FPU_DW01_inc_2,1,24,25,0,71,0
FPU-GP,FPU_DW_rash_1,1,34,23,0,170,0
FPU-GP,FPU_DW01_add_1,1,55,28,0,206,0
FPU-GP,FPU_DW_rash_0,1,32,53,0,287,0
FPU-GP,FPU_DW01_add_0,1,17,9,0,54,0
FPU-GP,FPU,1,68,1426,0,3061,0
RISCVPipeline,Mux3,1,98,32,0,165,0
RISCV-32,top_riscv_wrapper_DW01_addsub_0,1,64,32,0,236,0
RISCV-32,top_riscv_wrapper,1,14,117,0,7129,0
RISCV-32,top_riscv_wrapper_DW01_inc_0,1,30,30,0,88,0
32-bit-ALU-RISC-Processor,alu_DW01_addsub_1,1,49,25,0,227,0
32-bit-ALU-RISC-Processor,alu_DW01_sub_4,1,13,8,0,39,0
32-bit-ALU-RISC-Processor,alu_DW01_sub_3,1,16,8,0,52,0
32-bit-ALU-RISC-Processor,alu_DW01_addsub_0,1,49,25,0,227,0
32-bit-ALU-RISC-Processor,alu_DW01_add_2,1,45,23,0,171,0
32-bit-ALU-RISC-Processor,alu_DW01_inc_1,1,8,8,0,22,0
32-bit-ALU-RISC-Processor,alu_DW_rash_0,1,32,24,0,166,0
32-bit-ALU-RISC-Processor,alu_DW_rash_1,1,32,24,0,166,0
32-bit-ALU-RISC-Processor,alu_DW01_inc_0,1,8,8,0,22,0
32-bit-ALU-RISC-Processor,alu_DW01_sub_0,1,16,8,0,52,0
32-bit-ALU-RISC-Processor,alu_DW01_add_0,1,17,9,0,57,0
32-bit-ALU-RISC-Processor,alu_DW02_mult_0,1,48,48,0,4229,0
32-bit-ALU-RISC-Processor,alu_DW01_sub_1,1,13,8,0,39,0
32-bit-ALU-RISC-Processor,alu_DW01_add_1,1,24,23,0,69,0
32-bit-ALU-RISC-Processor,alu_DW_rash_3,1,32,24,0,166,0
32-bit-ALU-RISC-Processor,alu,1,70,159,32,5818,0
32-bit-ALU-RISC-Processor,alu_DW_rash_2,1,32,24,0,166,0
RISCV32-IC-5-stage-pipeline-processor,alu_DW01_addsub_0,1,65,32,0,293,0
RISCV32-IC-5-stage-pipeline-processor,alu_DW01_ash_0,1,64,32,0,294,0
RISCV32-IC-5-stage-pipeline-processor,alu_DW_rash_0,1,64,31,0,326,0
RISCV32-IC-5-stage-pipeline-processor,alu_DW_rash_1,1,64,32,0,275,0
RISCV32-IC-5-stage-pipeline-processor,alu,1,68,32,0,1149,0
RISC-V-Pipeline-CPU,RISCV_CLKRST,1,0,0,0,1,0
RISC-V-Processor-with-Pipelining,ALU_stage,1,135,55,0,1355,0
RISC-V-Processor-with-Pipelining,ALU_stage_DW01_add_0,1,64,32,0,236,0
RISC-V-Processor-with-Pipelining,ALU_stage_DW01_ash_0,1,37,32,0,255,0
RISC-V-Processor-with-Pipelining,ALU_stage_DW_rash_0,1,64,32,0,275,0
RISC-V-Processor-with-Pipelining,ALU_stage_DW01_addsub_0,1,65,32,0,293,0
MIPS-32-bit-Single_Cycle_Architecture_Implementation,TOP_DESIGN,1,3,8234,0,21371,0
WHU-ComputerOrganizationDesign-lab,ALU_DW01_addsub_0,1,65,32,0,293,0
WHU-ComputerOrganizationDesign-lab,ALU_DW01_ash_0,1,64,32,0,294,0
WHU-ComputerOrganizationDesign-lab,ALU_DW_rash_0,1,64,32,0,275,0
WHU-ComputerOrganizationDesign-lab,ALU,1,67,3,0,975,0
basic-risc-microprocessor,data_path_DW_rash_1,1,37,32,0,243,0
basic-risc-microprocessor,data_path,1,13,5055,0,32685,0
basic-risc-microprocessor,data_path_DW01_ash_2,1,37,32,0,255,0
basic-risc-microprocessor,data_path_DW01_addsub_1,1,36,33,0,105,0
basic-risc-microprocessor,data_path_DW01_inc_0_DW01_inc_1,1,10,10,0,28,0
basic-risc-microprocessor,data_path_DW01_addsub_0,1,64,33,0,244,0
basic-risc-microprocessor,data_path_DW01_ash_0,1,14,32,0,100,0
basic-risc-microprocessor,data_path_DW_rash_2,1,37,31,0,281,0
basic-risc-microprocessor,data_path_DW01_ash_1,1,38,32,0,259,0
basic-risc-microprocessor,data_path_DW01_addsub_2,1,66,33,0,293,0
basic-risc-microprocessor,data_path_DW01_addsub_4,1,65,33,0,296,0
basic-risc-microprocessor,data_path_DW01_addsub_3,1,65,33,0,296,0
risc-vapor,ALU_DW01_ash_0,1,37,32,0,255,0
risc-vapor,ALU_DW_rash_0,1,37,31,0,281,0
risc-vapor,ALU_DW_rash_1,1,37,32,0,243,0
risc-vapor,ALU_DW01_sub_0,1,64,32,0,196,0
risc-vapor,ALU_DW01_add_0,1,64,32,0,236,0
risc-vapor,ALU,1,70,32,197,1246,0
beta-risc,alu_DW01_addsub_0,1,65,32,0,293,0
beta-risc,alu_DW01_ash_0,1,64,32,0,294,0
beta-risc,alu_DW_rash_0,1,64,32,0,306,0
beta-risc,alu_DW02_mult_0,1,64,32,0,3546,0
beta-risc,alu,1,69,32,32,5022,0
riscv_basic,RV32I,0,0,0,0,0,0
Hazard-Detection-Unit,hazard_detection_unit,1,9,1,0,19,0
riscvDesign,alu,1,68,34,0,1514,0
MIPS_AES,Data_Memory1,1,67,32,2048,17498,0
MIPS_AES,Data_Memory1_DW01_inc_0,1,8,8,0,22,0
32-bit-RISC-Processor-,ALU_DW01_addsub_0,1,65,32,0,293,0
32-bit-RISC-Processor-,ALU_DW01_ash_0,1,64,32,0,294,0
32-bit-RISC-Processor-,ALU_DW_rash_0,1,64,32,0,275,0
32-bit-RISC-Processor-,ALU,1,67,1,0,1078,0
luna-soc,VexRiscv_DW01_add_9,1,34,17,0,117,0
luna-soc,VexRiscv_DW01_add_16,1,51,35,0,173,0
luna-soc,VexRiscv_DW01_add_11,1,30,15,0,101,0
luna-soc,VexRiscv_DW01_add_7,1,31,30,0,90,0
luna-soc,VexRiscv_DW01_add_0,1,33,32,0,96,0
luna-soc,VexRiscv_DW01_sub_0,1,65,33,0,199,0
luna-soc,VexRiscv_DW01_add_1,1,33,32,0,96,0
luna-soc,VexRiscv_DW01_add_6,1,33,31,0,97,0
luna-soc,VexRiscv_DW01_add_10,1,32,17,0,117,0
luna-soc,VexRiscv_DW01_add_8,1,29,15,0,105,0
luna-soc,VexRiscv_DW01_inc_2_DW01_inc_4,1,64,64,0,191,0
luna-soc,VexRiscv_DW02_mult_3,1,34,31,0,2086,0
luna-soc,VexRiscv_DW01_cmp6_1,1,64,1,0,107,0
luna-soc,VexRiscv_DW02_mult_2,1,33,32,0,1956,0
luna-soc,VexRiscv_DW01_inc_0_DW01_inc_2,1,8,8,0,22,0
luna-soc,VexRiscv_DW01_add_12,1,72,36,0,271,0
luna-soc,VexRiscv_DW01_add_15,1,64,32,0,236,0
luna-soc,VexRiscv_DW01_add_3,1,64,32,0,239,0
luna-soc,VexRiscv_DW01_add_4,1,64,31,0,234,0
luna-soc,VexRiscv_DW01_add_5,1,62,31,0,233,0
luna-soc,VexRiscv_DW01_add_14,1,33,32,0,96,0
luna-soc,VexRiscv_DW01_add_13,1,33,32,0,96,0
luna-soc,VexRiscv_DW_rash_0,1,38,32,0,289,0
luna-soc,VexRiscv_DW01_inc_1_DW01_inc_3,1,64,64,0,191,0
luna-soc,VexRiscv,1,135,8840,2543,61699,0
luna-soc,VexRiscv_DW02_mult_0,1,32,31,0,1912,0
luna-soc,VexRiscv_DW02_mult_1,1,33,32,0,2036,0
RISC-V-Watch-Dog-Timer-,watchdog_DW01_dec_0,1,32,32,0,121,0
RISC-V-Watch-Dog-Timer-,watchdog,1,37,0,67,220,0
risc8,alu_DW01_addsub_0,1,17,9,0,78,0
risc8,alu,1,21,2,0,154,0
32_bit_RISCV_Processor,piPro_DW01_add_1,1,64,32,0,236,0
32_bit_RISCV_Processor,piPro_DW01_add_0,1,29,15,0,105,0
32_bit_RISCV_Processor,piPro_DW01_sub_0,1,64,32,0,196,0
32_bit_RISCV_Processor,piPro,1,9,1157,0,6014,0
32_bit_RISCV_Processor,piPro_DW02_mult_0,1,32,31,0,1878,0
32_bit_RISCV_Processor,piPro_DW01_inc_0,1,32,32,0,94,0
riscv-src,dual_port_ram_sync,1,22,16,524,2301,0
RISCV-ALU,project2_aluV_top,1,28,3,0,186,0
pyramid,down_scaler_v1_0,1,57,459,0,1394,0
pyramid,down_scaler_v1_0_DW01_add_1,1,25,25,0,73,0
pyramid,down_scaler_v1_0_DW01_add_0,1,25,25,0,73,0
pyramid,down_scaler_v1_0_DW01_inc_0,1,14,14,0,40,0
pyramid,down_scaler_v1_0_DW01_inc_1,1,14,14,0,40,0
pyramid,down_scaler_v1_0_DW01_add_2,1,39,25,0,134,0
pyramid,down_scaler_v1_0_DW01_add_3,1,39,25,0,134,0
RISCV_Network_Accelerator,alu_DW01_cmp2_0,1,129,1,0,280,0
RISCV_Network_Accelerator,alu_DW01_addsub_0,1,129,64,0,579,0
RISCV_Network_Accelerator,alu_DW01_ash_0,1,128,64,0,667,0
RISCV_Network_Accelerator,alu_DW_rash_0,1,128,64,0,678,0
RISCV_Network_Accelerator,alu,1,132,2,0,2427,0
ASFRV32IM-super,DECODE_EXEC_DW01_add_0,1,64,32,0,236,0
ASFRV32IM-super,DECODE_EXEC,1,128,41,0,19456,0
ASFRV32IM-super,DECODE_EXEC_DW_div_tc_0,1,64,64,0,4934,0
ASFRV32IM-super,DECODE_EXEC_DW_div_uns_0,1,64,34,0,4460,0
ASFRV32IM-super,DECODE_EXEC_DW01_cmp6_0,1,64,1,0,171,0
ASFRV32IM-super,DECODE_EXEC_DW01_addsub_0,1,65,32,0,293,0
ASFRV32IM-super,DECODE_EXEC_DW01_ash_0,1,37,32,0,255,0
ASFRV32IM-super,DECODE_EXEC_DW02_mult_0,1,66,64,0,8301,0
ASFRV32IM-super,DECODE_EXEC_DW_rash_1,1,37,32,0,243,0
ASFRV32IM-super,DECODE_EXEC_DW_rash_0,1,37,31,0,281,0
RISC-V_Processor,execute_cycle,1,51,107,104,594,0
RISC-V_Processor,execute_cycle_DW01_addsub_0,1,65,32,0,293,0
RISCY-Processor,control_unit,0,0,0,0,0,0
32bit_RISC-V,top_riscv_DW_rash_1,1,37,32,0,268,0
32bit_RISC-V,top_riscv_DW01_cmp6_0,1,64,2,0,174,0
32bit_RISC-V,top_riscv_DW_rash_0,1,37,32,0,243,0
32bit_RISC-V,top_riscv_DW01_ash_0,1,64,33,0,316,0
32bit_RISC-V,top_riscv_DW01_addsub_0,1,65,33,0,296,0
32bit_RISC-V,top_riscv_DW02_mult_0,1,64,33,0,4118,0
32bit_RISC-V,top_riscv_DW01_add_1,1,30,30,0,88,0
32bit_RISC-V,top_riscv,1,7,93,0,5394,0
RISC-Tai,branch_prediction_globle,1,6,0,2059,10290,0
ASFRV32I,RV32I_DW_rash_0,1,37,32,0,243,0
ASFRV32I,RV32I_DW_rash_1,1,37,31,0,281,0
ASFRV32I,RV32I_DW01_cmp6_0,1,64,2,0,184,0
ASFRV32I,RV32I_DW01_add_2,1,30,29,0,87,0
ASFRV32I,RV32I_DW01_addsub_0,1,65,32,0,293,0
ASFRV32I,RV32I_DW01_inc_0,1,12,12,0,34,0
ASFRV32I,RV32I_DW01_inc_1,0,0,0,0,0,0
ASFRV32I,RV32I_DW01_ash_0,1,37,32,0,255,0
MIPS32-Pipelined-Processor,MIPS32,0,0,0,0,0,0
RISC-V-32bit,Top,1,101,254,0,1616,0
RISC-V-32bit,Top_DW01_ash_0,1,64,32,0,294,0
RISC-V-32bit,Top_DW01_add_0,1,52,32,0,181,0
RISC-V-32bit,Top_DW01_addsub_0,1,65,32,0,293,0
RISC-V-32bit,Top_DW01_add_1,1,30,30,0,88,0
RISC-V-32bit,Top_DW01_cmp6_0,1,64,1,0,107,0
RISC-V-Implementation-,alu_DW01_addsub_0,1,65,32,0,293,0
RISC-V-Implementation-,alu,1,101,1,32,649,0
riscv-pipelined,mem_model,1,103,64,32768,69201,0
risc-simple,memory_reg,1,39,32,1024,3999,0
multicycle-mips,alu_DW01_add_0,1,65,33,0,246,0
multicycle-mips,alu,1,67,3,0,664,0
Computer-Organization-and-Architecture-LAB,Divide_DW01_add_0,1,32,16,0,108,0
Computer-Organization-and-Architecture-LAB,Divide,1,18,0,57,469,0
Computer-Organization-and-Architecture-LAB,Divide_DW01_sub_0,1,32,16,0,100,0
Computer-Organization-and-Architecture-LAB,Divide_DW01_inc_0,1,32,32,0,94,0
RiscV-32I-Pipeline-Verilog,ALU_DW01_ash_0,1,37,32,0,255,0
RiscV-32I-Pipeline-Verilog,ALU_DW_rash_0,1,37,31,0,281,0
RiscV-32I-Pipeline-Verilog,ALU_DW_rash_1,1,37,32,0,243,0
RiscV-32I-Pipeline-Verilog,ALU_DW01_inc_0,1,32,32,0,94,0
RiscV-32I-Pipeline-Verilog,ALU_DW01_add_0,1,64,1,0,126,0
RiscV-32I-Pipeline-Verilog,ALU_DW01_add_1,1,65,32,0,240,0
RiscV-32I-Pipeline-Verilog,ALU,1,68,32,0,1094,0
RISCV_uC,ALU_DW01_ash_0,1,37,32,0,255,0
RISCV_uC,ALU_DW_rash_0,1,37,32,0,243,0
RISCV_uC,ALU_DW01_add_0,1,65,32,0,240,0
RISCV_uC,ALU,1,67,33,0,897,0
AHD_RV32I,B_adder,1,62,31,0,233,0
AHD_RV32I,B_adder_DW01_add_0,1,62,31,0,233,0
RISCV_PIPELINE,data_mem_DW01_inc_0,1,11,11,0,31,0
RISCV_PIPELINE,data_mem,1,67,32,8200,70999,0
riscv-iitg,ALU_DW01_cmp6_0,1,64,2,0,162,0
riscv-iitg,ALU_DW01_ash_0,1,37,32,0,255,0
riscv-iitg,ALU_DW_rash_0,1,37,31,0,281,0
riscv-iitg,ALU_DW_rash_1,1,37,32,0,243,0
riscv-iitg,ALU_DW01_sub_0,1,64,32,0,196,0
riscv-iitg,ALU_DW01_add_0,1,64,32,0,236,0
riscv-iitg,ALU,1,72,32,0,1136,0
RISC-Pipelined-Processor,BWZZ,1,14,101,0,496,0
RISC-Pipelined-Processor,BWZZ_DW01_inc_0,1,32,32,0,94,0
RISC-Pipelined-Microprocessor,alu_DW01_addsub_0,1,65,33,0,248,0
RISC-Pipelined-Microprocessor,alu_DW01_sub_0,1,34,33,0,100,0
RISC-Pipelined-Microprocessor,alu_DW01_sub_1,1,64,33,0,192,0
RISC-Pipelined-Microprocessor,alu,1,69,2,3,945,0
risc-proj,CPU,0,0,0,0,0,0
RISC-V-Semi-Core,Memory,1,67,32,544,1792,0
PA-project,DIV_DW01_sub_2,1,32,31,0,93,0
PA-project,DIV_DW01_sub_3,1,32,31,0,93,0
PA-project,DIV,1,68,63,135,1290,0
PA-project,DIV_DW01_inc_0,1,32,32,0,94,0
PA-project,DIV_DW01_sub_1,1,64,32,0,196,0
PA-project,DIV_DW01_sub_0,1,32,31,0,93,0
16-bit-risc-cpu,ALU_DW01_add_0,1,34,17,0,120,0
16-bit-risc-cpu,ALU_DW01_add_1,1,32,17,0,119,0
16-bit-risc-cpu,ALU,1,35,3,0,244,0
SJTU-CS-project,Reg,1,49,64,1024,4756,0
RISC_V-processor,DataMem,1,44,32,568,4881,0
MIPS_32_Verilog_Implementation,ALU_DW01_ash_0,1,37,32,0,255,0
MIPS_32_Verilog_Implementation,ALU_DW_rash_0,1,37,32,0,243,0
MIPS_32_Verilog_Implementation,ALU_DW01_sub_0,1,64,32,0,196,0
MIPS_32_Verilog_Implementation,ALU_DW01_add_0,1,64,32,0,236,0
MIPS_32_Verilog_Implementation,ALU,1,74,32,32,1102,0
Chenhui_RV32,if_id,1,35,32,32,99,0
RISCV-Datapath,DM,1,69,64,576,2050,0
ASFRV32IM-super2,PC,1,34,32,64,160,0
ASFRV32IM-super2,PC_DW01_inc_0,1,32,32,0,94,0
Computer-Architecture-Projects,TestMultiCycle,1,1,0,0,2,0
Pipelined-MIPS-Processor,SCProcessor_DW01_addsub_0,1,65,32,0,293,0
RISC-V_32I,dff_1b,1,36,0,32,102,0
RISC-Pipelined-CPU-RAM,data_ram256x8,1,67,32,2080,19844,0
RISC-Pipelined-CPU-RAM,data_ram256x8_DW01_inc_0,1,8,8,0,22,0
RISCV-implementation,Adder_DW01_add_0,1,128,64,0,492,0
bic-RV32IM-islemci,ALU_DW01_cmp6_0,1,64,1,0,171,0
bic-RV32IM-islemci,ALU_DW01_addsub_0,1,65,32,0,293,0
bic-RV32IM-islemci,ALU_DW01_ash_0,1,64,32,0,294,0
bic-RV32IM-islemci,ALU_DW_div_tc_0,1,64,64,0,4934,0
bic-RV32IM-islemci,ALU_DW_div_uns_0,1,64,34,0,4460,0
bic-RV32IM-islemci,ALU_DW_rash_0,1,64,31,0,326,0
bic-RV32IM-islemci,ALU_DW_rash_1,1,64,32,0,275,0
bic-RV32IM-islemci,ALU_DW02_mult_1,1,64,32,0,3546,0
bic-RV32IM-islemci,ALU_DW02_mult_0,1,64,32,0,3564,0
bic-RV32IM-islemci,ALU,1,69,33,32,14567,0
RISCV-Pipelined-CPU,ALU_DW01_cmp6_0,1,64,1,0,107,0
RISCV-Pipelined-CPU,ALU_DW01_addsub_0,1,65,32,0,293,0
RISCV-Pipelined-CPU,ALU_DW01_ash_0,1,64,32,0,294,0
RISCV-Pipelined-CPU,ALU_DW_rash_0,1,64,32,0,275,0
RISCV-Pipelined-CPU,ALU_DW02_mult_0,1,64,32,0,3564,0
RISCV-Pipelined-CPU,ALU,1,67,33,0,4538,0
riscv-cocotb,ALU_DW01_addsub_0,1,65,32,0,293,0
riscv-cocotb,ALU_DW01_ash_0,1,64,32,0,294,0
riscv-cocotb,ALU,1,68,32,32,731,0
riscvofdm,FFT32_DW02_mult_7,1,49,31,0,3361,0
riscvofdm,FFT32_DW02_mult_0,0,0,0,0,0,0
riscvofdm,FFT32_DW02_mult_9,1,35,32,0,3068,0
riscvofdm,FFT32_DW01_add_31,1,64,32,0,236,0
riscvofdm,FFT32_DW01_addsub_0,1,64,19,0,193,0
riscvofdm,FFT32_DW02_mult_8,1,30,32,0,2615,0
riscvofdm,FFT32_DW02_mult_1,1,25,24,0,49,0
riscvofdm,FFT32_DW02_mult_6,1,27,30,0,1167,0
riscvofdm,FFT32_DW01_addsub_1,1,64,24,0,213,0
riscvofdm,FFT32_DW01_add_30,1,14,7,0,44,0
riscvofdm,FFT32_DW01_add_12,1,16,8,0,50,0
riscvofdm,FFT32_DW01_add_15,1,48,24,0,173,0
riscvofdm,FFT32_DW01_add_23,1,50,25,0,180,0
riscvofdm,FFT32_DW01_add_24,1,16,8,0,50,0
riscvofdm,FFT32_DW01_sub_9,1,49,25,0,152,0
riscvofdm,FFT32_DW02_mult_11,1,32,31,0,1749,0
riscvofdm,FFT32_DW01_sub_0,1,49,25,0,152,0
riscvofdm,FFT32_DW01_sub_7,1,49,25,0,152,0
riscvofdm,FFT32_DW01_add_25,1,64,32,0,236,0
riscvofdm,FFT32_DW01_add_1,1,64,32,0,236,0
riscvofdm,FFT32_DW01_add_22,1,16,8,0,50,0
riscvofdm,FFT32_DW01_add_14,1,48,11,0,129,0
riscvofdm,FFT32_DW01_sub_6,1,49,25,0,152,0
riscvofdm,FFT32_DW01_sub_8,1,49,25,0,152,0
riscvofdm,FFT32_DW02_mult_10,1,49,31,0,3361,0
riscvofdm,FFT32_DW01_add_32,1,16,8,0,50,0
riscvofdm,FFT32_DW01_addsub_3,1,50,25,0,226,0
riscvofdm,FFT32_DW01_addsub_4,1,50,25,0,226,0
riscvofdm,FFT32_DW02_mult_4,1,49,31,0,3361,0
riscvofdm,FFT32_DW01_addsub_2,1,64,24,0,213,0
riscvofdm,FFT32_DW01_add_33,1,16,8,0,50,0
riscvofdm,FFT32_DW02_mult_5,1,25,24,0,49,0
riscvofdm,FFT32_DW02_mult_2,1,49,31,0,3361,0
riscvofdm,FFT32_DW02_mult_12,1,34,32,0,1971,0
riscvofdm,FFT32_DW01_sub_4,1,49,25,0,152,0
riscvofdm,FFT32_DW01_sub_3,1,49,25,0,152,0
riscvofdm,FFT32_DW01_add_16,1,16,8,0,50,0
riscvofdm,FFT32_DW01_add_29,1,64,24,0,213,0
riscvofdm,FFT32_DW01_add_27,1,14,7,0,44,0
riscvofdm,FFT32_DW01_add_18,1,64,32,0,236,0
riscvofdm,FFT32_DW01_add_20,1,50,25,0,180,0
riscvofdm,FFT32_DW01_sub_2,1,49,25,0,152,0
riscvofdm,FFT32_DW01_sub_5,1,49,25,0,152,0
riscvofdm,FFT32_DW02_mult_14,1,36,32,0,3037,0
riscvofdm,FFT32_DW02_mult_13,1,49,31,0,3361,0
riscvofdm,FFT32_DW01_add_21,1,16,8,0,50,0
riscvofdm,FFT32_DW01_add_26,1,16,8,0,50,0
riscvofdm,FFT32_DW01_add_19,1,14,7,0,44,0
riscvofdm,FFT32_DW01_add_28,1,50,25,0,180,0
riscv_openocd,jtag_dm_DW01_add_0,1,30,30,0,88,0
riscv_openocd,jtag_dm,1,68,1,274,1041,0
RISC-V-Single-Cycle-Processor,CHIP_DW01_add_2,1,64,33,0,242,0
RISC-V-Single-Cycle-Processor,CHIP_DW02_mult_0,1,33,32,0,65,0
RISC-V-Single-Cycle-Processor,CHIP,1,71,1096,33,4623,0
RISC-V-Single-Cycle-Processor,CHIP_DW01_add_0,1,64,32,0,236,0
RISC-V-Single-Cycle-Processor,CHIP_DW01_sub_0,1,64,33,0,192,0
RISC-V-Single-Cycle-Processor,CHIP_DW01_add_1,1,30,30,0,88,0
RiscVSingleCycleWithMemoryMapped-UART,cpu_DW01_addsub_0,1,64,32,0,236,0
RiscVSingleCycleWithMemoryMapped-UART,cpu,1,5,38,0,295,0
RiscVSingleCycleWithMemoryMapped-UART,cpu_DW01_add_0_DW01_add_1,1,30,30,0,88,0
Pipelined-RISC,alu_DW01_addsub_0,1,65,32,0,293,0
Pipelined-RISC,alu_DW_div_uns_0,1,64,2,0,4387,0
Pipelined-RISC,alu_DW02_mult_0,1,64,32,0,3564,0
Pipelined-RISC,alu,1,67,32,0,8814,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_34,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_33,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_32,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_35,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_56,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_3,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_4,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_34,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_33,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_35,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_95,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_5,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_61,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_66,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_2,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_50,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_57,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_68,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_1,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_6,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_9,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_81,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_42,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_72,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_86,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_44,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_20,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_17,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_28,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_10,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_27,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_18,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_11,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_16,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_29,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_87,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_73,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_74,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_80,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_20,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_17,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_28,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_10,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_27,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_26,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_19,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_16,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_21,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_9,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_55,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_7,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_63,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_90,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_64,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_0,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_38,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_30,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_36,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_39,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_31,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_1,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_6,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_54,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_8,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_38,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_30,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_37,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_cmp6_0,1,64,1,0,107,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_39,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_2,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_3,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_4,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_101,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_24,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_23,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_14,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_15,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_22,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_25,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_12,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_71,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_85,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_49,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_41,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_40,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_78,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_47,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_13,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_23,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_14,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_15,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_22,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_25,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_12,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_79,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_41,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_48,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_83,1,33,17,0,151,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_sub_40,1,14,7,0,46,0
HedgeHog-Fused-Spiking-Neural-Network-Emulator-Compute-Engine,HedgeHog_DW01_addsub_70,1,33,17,0,151,0
RISCV_Three_Stage,memory,1,59,32,32800,134464,0
32_Bit_Pipelined_RISC_Processor,ALU_DW01_sub_0,1,64,32,0,196,0
32_Bit_Pipelined_RISC_Processor,ALU_DW01_add_0,1,64,32,0,236,0
32_Bit_Pipelined_RISC_Processor,ALU,1,69,1,32,671,0
Sem1_FinalYearProject,ADDER,1,64,32,0,236,0
Sem1_FinalYearProject,ADDER_DW01_add_0,1,64,32,0,236,0
64-bit-Single-Cycle-RISC-V-CPU,ALU_CONTROL,1,6,3,0,15,0
MIPS-32-bits-Micro-Processor,control,1,12,11,0,55,0
32bit-RiscV-implementation,alu_DW01_addsub_0,1,65,32,0,293,0
32bit-RiscV-implementation,alu,1,67,1,32,547,0
RISCBench,core_DW01_add_1_DW01_add_2,1,30,30,0,88,0
RISCBench,core_DW01_addsub_0,1,65,32,0,293,0
RISCBench,core_DW01_ash_0,1,64,32,0,294,0
RISCBench,core,1,73,1022,1,5893,0
RISCBench,core_DW01_add_0_DW01_add_1,1,64,32,0,236,0
RISCBench,core_DW_rash_0,1,64,32,0,275,0
RISCBench,core_DW_rash_2,1,64,31,0,326,0
469Lab1,Single_Cycle_Top,0,0,0,0,0,0
FPU,iNToRawFN,1,3,3,0,10,0
RISCV32-IC-single-cycle-processor,alu_DW01_addsub_0,1,65,32,0,293,0
RISCV32-IC-single-cycle-processor,alu_DW01_ash_0,1,64,32,0,294,0
RISCV32-IC-single-cycle-processor,alu_DW_rash_0,1,64,31,0,326,0
RISCV32-IC-single-cycle-processor,alu_DW_rash_1,1,64,32,0,275,0
RISCV32-IC-single-cycle-processor,alu,1,68,32,0,1149,0
riscv-soft,riscv_soft_alu_DW01_addsub_0,1,65,32,0,293,0
riscv-soft,riscv_soft_alu,1,68,32,0,1149,0
riscv-soft,riscv_soft_alu_DW01_ash_0,1,38,32,0,259,0
riscv-soft,riscv_soft_alu_DW_rash_0,1,38,31,0,292,0
riscv-soft,riscv_soft_alu_DW01_cmp6_1,1,64,2,0,196,0
riscv-soft,riscv_soft_alu_DW_rash_1,1,38,32,0,236,0
riscv-soft,riscv_soft_alu_DW01_cmp6_0,1,64,3,0,209,0
RISCV-Single-Cycle,muxALU,1,129,64,0,193,0
RISC-V__Single,risc_v,0,0,0,0,0,0
rv32m-multiplier-and-divider,mul_DW01_inc_1,1,32,32,0,94,0
rv32m-multiplier-and-divider,mul_DW01_inc_0,1,32,32,0,94,0
rv32m-multiplier-and-divider,mul_DW01_ash_1,1,37,32,0,260,0
rv32m-multiplier-and-divider,mul,1,72,0,178,3602,0
rv32m-multiplier-and-divider,mul_DW01_inc_2,1,32,32,0,94,0
rv32m-multiplier-and-divider,mul_DW01_ash_5,1,5,32,0,57,0
rv32m-multiplier-and-divider,mul_DW01_ash_2,1,37,63,0,352,0
rv32m-multiplier-and-divider,mul_DW01_addsub_0,1,66,32,0,290,0
rv32m-multiplier-and-divider,mul_DW01_addsub_1,1,65,33,0,296,0
rv32m-multiplier-and-divider,mul_DW01_ash_3,1,37,32,0,255,0
rv32m-multiplier-and-divider,mul_DW01_ash_4,1,5,32,0,57,0
ArbiterRISCV,sm_hex_display,1,4,7,0,32,0
TomRiVer-CPU,Framework_DW01_add_1,1,30,30,0,89,0
TomRiVer-CPU,Framework_DW01_add_0,1,62,31,0,233,0
TomRiVer-CPU,Framework_DW01_sub_0,1,64,32,0,196,0
TomRiVer-CPU,Framework_DW01_cmp6_0,1,64,2,0,184,0
TomRiVer-CPU,Framework,1,6,666,0,2437,0
TomRiVer-CPU,Framework_DW01_add_2,1,64,32,0,236,0
risc16f84,risc16f84_clk2x,1,34,2,303,1292,0
risc16f84,risc16f84_clk2x_DW01_inc_1,1,13,13,0,37,0
risc16f84,risc16f84_clk2x_DW01_inc_0,1,8,8,0,22,0
risc16f84,risc16f84_clk2x_DW01_add_1,1,16,9,0,56,0
RISCV_NO_PIPELINE,data_mem_DW01_inc_0,1,11,11,0,31,0
RISCV_NO_PIPELINE,data_mem,1,67,32,8200,70999,0
RISCV-SoC,ALU_DW01_addsub_0,1,65,32,0,293,0
RISCV-SoC,ALU_DW01_ash_0,1,37,32,0,255,0
RISCV-SoC,ALU_DW_rash_0,1,37,32,0,243,0
RISCV-SoC,ALU_DW_rash_1,1,37,31,0,281,0
RISCV-SoC,ALU_DW02_mult_0,1,64,32,0,3564,0
RISCV-SoC,ALU,1,68,35,0,4720,0
RISC-V-chisel,Top,1,4,12088,64,73650,0
RISC-V-chisel,Top_DW_rash_0,1,37,31,0,281,0
RISC-V-chisel,Top_DW_rash_1,1,37,32,0,243,0
RISC-V-chisel,Top_DW01_cmp6_3,1,64,2,0,162,0
RISC-V-chisel,Top_DW01_inc_0,1,32,32,0,94,0
RISC-V-chisel,Top_DW01_ash_0,1,37,32,0,255,0
RISC-V-chisel,Top_DW01_sub_0,1,64,32,0,196,0
RISC-V-chisel,Top_DW01_add_0,1,64,32,0,236,0
RISC-V-chisel,Top_DW01_add_1,1,30,29,0,87,0
MYTH-Workshop,PipelineLab,1,6,1,6,15,0
verilearning,Sub32F,1,1,1,0,2,0
RISCV-MIPS,IF_cycle_DW01_add_0,1,30,30,0,88,0
RISCV-MIPS,IF_cycle,1,36,64,32,254,0
DynamicBranchPrediction,Branch_Predictor1bit,1,3,1,1,4,0
accomdemy_rv32i,cpu,0,0,0,0,0,0
