{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "import mantle lattice ice40\n",
      "import mantle lattice mantle40\n"
     ]
    }
   ],
   "source": [
    "from magma import *\n",
    "from loam.boards.icestick import IceStick\n",
    "from mantle import *"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "<img src=\"images/counter_diagram.jpg\",width=500,height=500>"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "def DefineCounter(n, ce=False):\n",
    "\n",
    "    name = \"Counter{}{}\".format(n, ce)\n",
    "\n",
    "    args = [\"O\", Out(Bits(n)), \"COUT\", Out(Bit)] + ClockInterface(ce)\n",
    "    Counter = DefineCircuit(name, *args)\n",
    "\n",
    "    add = Adders(n, cin=False, cout=True)\n",
    "    reg = Register(n, ce=ce)\n",
    "\n",
    "    wire( reg.O, add.I0 )\n",
    "    wire( int2seq(1, n), add.I1 )\n",
    "\n",
    "    wire(add.O, reg.I)\n",
    "\n",
    "    wire( reg.O, Counter.O )\n",
    "\n",
    "    wire( add.COUT, Counter.COUT )\n",
    "\n",
    "    wireclock(Counter, reg)\n",
    "\n",
    "    EndCircuit()\n",
    "    return Counter\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "compiling Addcout4\n",
      "compiling Register4\n",
      "compiling Counter4False\n",
      "module Addcout4 (input [3:0] I0, input [3:0] I1, output [3:0] O, output  COUT);\n",
      "wire  inst0_O;\n",
      "wire  inst1_CO;\n",
      "wire  inst2_O;\n",
      "wire  inst3_CO;\n",
      "wire  inst4_O;\n",
      "wire  inst5_CO;\n",
      "wire  inst6_O;\n",
      "wire  inst7_CO;\n",
      "SB_LUT4 #(.LUT_INIT(16'hC33C)) inst0 (.I0(1'b0), .I1(I0[0]), .I2(I1[0]), .I3(1'b0), .O(inst0_O));\n",
      "SB_CARRY inst1 (.I0(I0[0]), .I1(I1[0]), .CI(1'b0), .CO(inst1_CO));\n",
      "SB_LUT4 #(.LUT_INIT(16'hC33C)) inst2 (.I0(1'b0), .I1(I0[1]), .I2(I1[1]), .I3(inst1_CO), .O(inst2_O));\n",
      "SB_CARRY inst3 (.I0(I0[1]), .I1(I1[1]), .CI(inst1_CO), .CO(inst3_CO));\n",
      "SB_LUT4 #(.LUT_INIT(16'hC33C)) inst4 (.I0(1'b0), .I1(I0[2]), .I2(I1[2]), .I3(inst3_CO), .O(inst4_O));\n",
      "SB_CARRY inst5 (.I0(I0[2]), .I1(I1[2]), .CI(inst3_CO), .CO(inst5_CO));\n",
      "SB_LUT4 #(.LUT_INIT(16'hC33C)) inst6 (.I0(1'b0), .I1(I0[3]), .I2(I1[3]), .I3(inst5_CO), .O(inst6_O));\n",
      "SB_CARRY inst7 (.I0(I0[3]), .I1(I1[3]), .CI(inst5_CO), .CO(inst7_CO));\n",
      "assign O = {inst6_O,inst4_O,inst2_O,inst0_O};\n",
      "assign COUT = inst7_CO;\n",
      "endmodule\n",
      "\n",
      "module Register4 (input [3:0] I, output [3:0] O, input  CLK);\n",
      "wire  inst0_Q;\n",
      "wire  inst1_Q;\n",
      "wire  inst2_Q;\n",
      "wire  inst3_Q;\n",
      "SB_DFF inst0 (.C(CLK), .D(I[0]), .Q(inst0_Q));\n",
      "SB_DFF inst1 (.C(CLK), .D(I[1]), .Q(inst1_Q));\n",
      "SB_DFF inst2 (.C(CLK), .D(I[2]), .Q(inst2_Q));\n",
      "SB_DFF inst3 (.C(CLK), .D(I[3]), .Q(inst3_Q));\n",
      "assign O = {inst3_Q,inst2_Q,inst1_Q,inst0_Q};\n",
      "endmodule\n",
      "\n",
      "module Counter4False (output [3:0] O, output  COUT, input  CLK);\n",
      "wire [3:0] inst0_O;\n",
      "wire  inst0_COUT;\n",
      "wire [3:0] inst1_O;\n",
      "Addcout4 inst0 (.I0(inst1_O), .I1({1'b0,1'b0,1'b0,1'b1}), .O(inst0_O), .COUT(inst0_COUT));\n",
      "Register4 inst1 (.I(inst0_O), .O(inst1_O), .CLK(CLK));\n",
      "assign O = inst1_O;\n",
      "assign COUT = inst0_COUT;\n",
      "endmodule\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "from magma.backend.verilog import compile as compile_verilog\n",
    "print(compile_verilog(DefineCounter(4)))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {
    "collapsed": true,
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "icestick = IceStick()\n",
    "\n",
    "icestick.Clock.on()\n",
    "icestick.D1.on()\n",
    "icestick.D2.on()\n",
    "icestick.D3.on()\n",
    "icestick.D4.on()\n",
    "icestick.D5.on()\n",
    "\n",
    "main = icestick.main()\n",
    "\n",
    "counter4 = DefineCounter(5, ce=True)()\n",
    "counter23 = DefineCounter(23)()\n",
    "wire(counter23.COUT, counter4.CE)\n",
    "wire(counter4.O, [main.D1, main.D2, main.D3, main.D4, main.D5])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "compiling Addcout5\n",
      "compiling Register5CE\n",
      "compiling Counter5True\n",
      "compiling Addcout23\n",
      "compiling Register23\n",
      "compiling Counter23False\n",
      "compiling main\n",
      "module Addcout5 (input [4:0] I0, input [4:0] I1, output [4:0] O, output  COUT);\n",
      "wire  inst0_O;\n",
      "wire  inst1_CO;\n",
      "wire  inst2_O;\n",
      "wire  inst3_CO;\n",
      "wire  inst4_O;\n",
      "wire  inst5_CO;\n",
      "wire  inst6_O;\n",
      "wire  inst7_CO;\n",
      "wire  inst8_O;\n",
      "wire  inst9_CO;\n",
      "SB_LUT4 #(.LUT_INIT(16'hC33C)) inst0 (.I0(1'b0), .I1(I0[0]), .I2(I1[0]), .I3(1'b0), .O(inst0_O));\n",
      "SB_CARRY inst1 (.I0(I0[0]), .I1(I1[0]), .CI(1'b0), .CO(inst1_CO));\n",
      "SB_LUT4 #(.LUT_INIT(16'hC33C)) inst2 (.I0(1'b0), .I1(I0[1]), .I2(I1[1]), .I3(inst1_CO), .O(inst2_O));\n",
      "SB_CARRY inst3 (.I0(I0[1]), .I1(I1[1]), .CI(inst1_CO), .CO(inst3_CO));\n",
      "SB_LUT4 #(.LUT_INIT(16'hC33C)) inst4 (.I0(1'b0), .I1(I0[2]), .I2(I1[2]), .I3(inst3_CO), .O(inst4_O));\n",
      "SB_CARRY inst5 (.I0(I0[2]), .I1(I1[2]), .CI(inst3_CO), .CO(inst5_CO));\n",
      "SB_LUT4 #(.LUT_INIT(16'hC33C)) inst6 (.I0(1'b0), .I1(I0[3]), .I2(I1[3]), .I3(inst5_CO), .O(inst6_O));\n",
      "SB_CARRY inst7 (.I0(I0[3]), .I1(I1[3]), .CI(inst5_CO), .CO(inst7_CO));\n",
      "SB_LUT4 #(.LUT_INIT(16'hC33C)) inst8 (.I0(1'b0), .I1(I0[4]), .I2(I1[4]), .I3(inst7_CO), .O(inst8_O));\n",
      "SB_CARRY inst9 (.I0(I0[4]), .I1(I1[4]), .CI(inst7_CO), .CO(inst9_CO));\n",
      "assign O = {inst8_O,inst6_O,inst4_O,inst2_O,inst0_O};\n",
      "assign COUT = inst9_CO;\n",
      "endmodule\n",
      "\n",
      "module Register5CE (input [4:0] I, output [4:0] O, input  CLK, input  CE);\n",
      "wire  inst0_Q;\n",
      "wire  inst1_Q;\n",
      "wire  inst2_Q;\n",
      "wire  inst3_Q;\n",
      "wire  inst4_Q;\n",
      "SB_DFFE inst0 (.C(CLK), .E(CE), .D(I[0]), .Q(inst0_Q));\n",
      "SB_DFFE inst1 (.C(CLK), .E(CE), .D(I[1]), .Q(inst1_Q));\n",
      "SB_DFFE inst2 (.C(CLK), .E(CE), .D(I[2]), .Q(inst2_Q));\n",
      "SB_DFFE inst3 (.C(CLK), .E(CE), .D(I[3]), .Q(inst3_Q));\n",
      "SB_DFFE inst4 (.C(CLK), .E(CE), .D(I[4]), .Q(inst4_Q));\n",
      "assign O = {inst4_Q,inst3_Q,inst2_Q,inst1_Q,inst0_Q};\n",
      "endmodule\n",
      "\n",
      "module Counter5True (output [4:0] O, output  COUT, input  CLK, input  CE);\n",
      "wire [4:0] inst0_O;\n",
      "wire  inst0_COUT;\n",
      "wire [4:0] inst1_O;\n",
      "Addcout5 inst0 (.I0(inst1_O), .I1({1'b0,1'b0,1'b0,1'b0,1'b1}), .O(inst0_O), .COUT(inst0_COUT));\n",
      "Register5CE inst1 (.I(inst0_O), .O(inst1_O), .CLK(CLK), .CE(CE));\n",
      "assign O = inst1_O;\n",
      "assign COUT = inst0_COUT;\n",
      "endmodule\n",
      "\n",
      "module Addcout23 (input [22:0] I0, input [22:0] I1, output [22:0] O, output  COUT);\n",
      "wire  inst0_O;\n",
      "wire  inst1_CO;\n",
      "wire  inst2_O;\n",
      "wire  inst3_CO;\n",
      "wire  inst4_O;\n",
      "wire  inst5_CO;\n",
      "wire  inst6_O;\n",
      "wire  inst7_CO;\n",
      "wire  inst8_O;\n",
      "wire  inst9_CO;\n",
      "wire  inst10_O;\n",
      "wire  inst11_CO;\n",
      "wire  inst12_O;\n",
      "wire  inst13_CO;\n",
      "wire  inst14_O;\n",
      "wire  inst15_CO;\n",
      "wire  inst16_O;\n",
      "wire  inst17_CO;\n",
      "wire  inst18_O;\n",
      "wire  inst19_CO;\n",
      "wire  inst20_O;\n",
      "wire  inst21_CO;\n",
      "wire  inst22_O;\n",
      "wire  inst23_CO;\n",
      "wire  inst24_O;\n",
      "wire  inst25_CO;\n",
      "wire  inst26_O;\n",
      "wire  inst27_CO;\n",
      "wire  inst28_O;\n",
      "wire  inst29_CO;\n",
      "wire  inst30_O;\n",
      "wire  inst31_CO;\n",
      "wire  inst32_O;\n",
      "wire  inst33_CO;\n",
      "wire  inst34_O;\n",
      "wire  inst35_CO;\n",
      "wire  inst36_O;\n",
      "wire  inst37_CO;\n",
      "wire  inst38_O;\n",
      "wire  inst39_CO;\n",
      "wire  inst40_O;\n",
      "wire  inst41_CO;\n",
      "wire  inst42_O;\n",
      "wire  inst43_CO;\n",
      "wire  inst44_O;\n",
      "wire  inst45_CO;\n",
      "SB_LUT4 #(.LUT_INIT(16'hC33C)) inst0 (.I0(1'b0), .I1(I0[0]), .I2(I1[0]), .I3(1'b0), .O(inst0_O));\n",
      "SB_CARRY inst1 (.I0(I0[0]), .I1(I1[0]), .CI(1'b0), .CO(inst1_CO));\n",
      "SB_LUT4 #(.LUT_INIT(16'hC33C)) inst2 (.I0(1'b0), .I1(I0[1]), .I2(I1[1]), .I3(inst1_CO), .O(inst2_O));\n",
      "SB_CARRY inst3 (.I0(I0[1]), .I1(I1[1]), .CI(inst1_CO), .CO(inst3_CO));\n",
      "SB_LUT4 #(.LUT_INIT(16'hC33C)) inst4 (.I0(1'b0), .I1(I0[2]), .I2(I1[2]), .I3(inst3_CO), .O(inst4_O));\n",
      "SB_CARRY inst5 (.I0(I0[2]), .I1(I1[2]), .CI(inst3_CO), .CO(inst5_CO));\n",
      "SB_LUT4 #(.LUT_INIT(16'hC33C)) inst6 (.I0(1'b0), .I1(I0[3]), .I2(I1[3]), .I3(inst5_CO), .O(inst6_O));\n",
      "SB_CARRY inst7 (.I0(I0[3]), .I1(I1[3]), .CI(inst5_CO), .CO(inst7_CO));\n",
      "SB_LUT4 #(.LUT_INIT(16'hC33C)) inst8 (.I0(1'b0), .I1(I0[4]), .I2(I1[4]), .I3(inst7_CO), .O(inst8_O));\n",
      "SB_CARRY inst9 (.I0(I0[4]), .I1(I1[4]), .CI(inst7_CO), .CO(inst9_CO));\n",
      "SB_LUT4 #(.LUT_INIT(16'hC33C)) inst10 (.I0(1'b0), .I1(I0[5]), .I2(I1[5]), .I3(inst9_CO), .O(inst10_O));\n",
      "SB_CARRY inst11 (.I0(I0[5]), .I1(I1[5]), .CI(inst9_CO), .CO(inst11_CO));\n",
      "SB_LUT4 #(.LUT_INIT(16'hC33C)) inst12 (.I0(1'b0), .I1(I0[6]), .I2(I1[6]), .I3(inst11_CO), .O(inst12_O));\n",
      "SB_CARRY inst13 (.I0(I0[6]), .I1(I1[6]), .CI(inst11_CO), .CO(inst13_CO));\n",
      "SB_LUT4 #(.LUT_INIT(16'hC33C)) inst14 (.I0(1'b0), .I1(I0[7]), .I2(I1[7]), .I3(inst13_CO), .O(inst14_O));\n",
      "SB_CARRY inst15 (.I0(I0[7]), .I1(I1[7]), .CI(inst13_CO), .CO(inst15_CO));\n",
      "SB_LUT4 #(.LUT_INIT(16'hC33C)) inst16 (.I0(1'b0), .I1(I0[8]), .I2(I1[8]), .I3(inst15_CO), .O(inst16_O));\n",
      "SB_CARRY inst17 (.I0(I0[8]), .I1(I1[8]), .CI(inst15_CO), .CO(inst17_CO));\n",
      "SB_LUT4 #(.LUT_INIT(16'hC33C)) inst18 (.I0(1'b0), .I1(I0[9]), .I2(I1[9]), .I3(inst17_CO), .O(inst18_O));\n",
      "SB_CARRY inst19 (.I0(I0[9]), .I1(I1[9]), .CI(inst17_CO), .CO(inst19_CO));\n",
      "SB_LUT4 #(.LUT_INIT(16'hC33C)) inst20 (.I0(1'b0), .I1(I0[10]), .I2(I1[10]), .I3(inst19_CO), .O(inst20_O));\n",
      "SB_CARRY inst21 (.I0(I0[10]), .I1(I1[10]), .CI(inst19_CO), .CO(inst21_CO));\n",
      "SB_LUT4 #(.LUT_INIT(16'hC33C)) inst22 (.I0(1'b0), .I1(I0[11]), .I2(I1[11]), .I3(inst21_CO), .O(inst22_O));\n",
      "SB_CARRY inst23 (.I0(I0[11]), .I1(I1[11]), .CI(inst21_CO), .CO(inst23_CO));\n",
      "SB_LUT4 #(.LUT_INIT(16'hC33C)) inst24 (.I0(1'b0), .I1(I0[12]), .I2(I1[12]), .I3(inst23_CO), .O(inst24_O));\n",
      "SB_CARRY inst25 (.I0(I0[12]), .I1(I1[12]), .CI(inst23_CO), .CO(inst25_CO));\n",
      "SB_LUT4 #(.LUT_INIT(16'hC33C)) inst26 (.I0(1'b0), .I1(I0[13]), .I2(I1[13]), .I3(inst25_CO), .O(inst26_O));\n",
      "SB_CARRY inst27 (.I0(I0[13]), .I1(I1[13]), .CI(inst25_CO), .CO(inst27_CO));\n",
      "SB_LUT4 #(.LUT_INIT(16'hC33C)) inst28 (.I0(1'b0), .I1(I0[14]), .I2(I1[14]), .I3(inst27_CO), .O(inst28_O));\n",
      "SB_CARRY inst29 (.I0(I0[14]), .I1(I1[14]), .CI(inst27_CO), .CO(inst29_CO));\n",
      "SB_LUT4 #(.LUT_INIT(16'hC33C)) inst30 (.I0(1'b0), .I1(I0[15]), .I2(I1[15]), .I3(inst29_CO), .O(inst30_O));\n",
      "SB_CARRY inst31 (.I0(I0[15]), .I1(I1[15]), .CI(inst29_CO), .CO(inst31_CO));\n",
      "SB_LUT4 #(.LUT_INIT(16'hC33C)) inst32 (.I0(1'b0), .I1(I0[16]), .I2(I1[16]), .I3(inst31_CO), .O(inst32_O));\n",
      "SB_CARRY inst33 (.I0(I0[16]), .I1(I1[16]), .CI(inst31_CO), .CO(inst33_CO));\n",
      "SB_LUT4 #(.LUT_INIT(16'hC33C)) inst34 (.I0(1'b0), .I1(I0[17]), .I2(I1[17]), .I3(inst33_CO), .O(inst34_O));\n",
      "SB_CARRY inst35 (.I0(I0[17]), .I1(I1[17]), .CI(inst33_CO), .CO(inst35_CO));\n",
      "SB_LUT4 #(.LUT_INIT(16'hC33C)) inst36 (.I0(1'b0), .I1(I0[18]), .I2(I1[18]), .I3(inst35_CO), .O(inst36_O));\n",
      "SB_CARRY inst37 (.I0(I0[18]), .I1(I1[18]), .CI(inst35_CO), .CO(inst37_CO));\n",
      "SB_LUT4 #(.LUT_INIT(16'hC33C)) inst38 (.I0(1'b0), .I1(I0[19]), .I2(I1[19]), .I3(inst37_CO), .O(inst38_O));\n",
      "SB_CARRY inst39 (.I0(I0[19]), .I1(I1[19]), .CI(inst37_CO), .CO(inst39_CO));\n",
      "SB_LUT4 #(.LUT_INIT(16'hC33C)) inst40 (.I0(1'b0), .I1(I0[20]), .I2(I1[20]), .I3(inst39_CO), .O(inst40_O));\n",
      "SB_CARRY inst41 (.I0(I0[20]), .I1(I1[20]), .CI(inst39_CO), .CO(inst41_CO));\n",
      "SB_LUT4 #(.LUT_INIT(16'hC33C)) inst42 (.I0(1'b0), .I1(I0[21]), .I2(I1[21]), .I3(inst41_CO), .O(inst42_O));\n",
      "SB_CARRY inst43 (.I0(I0[21]), .I1(I1[21]), .CI(inst41_CO), .CO(inst43_CO));\n",
      "SB_LUT4 #(.LUT_INIT(16'hC33C)) inst44 (.I0(1'b0), .I1(I0[22]), .I2(I1[22]), .I3(inst43_CO), .O(inst44_O));\n",
      "SB_CARRY inst45 (.I0(I0[22]), .I1(I1[22]), .CI(inst43_CO), .CO(inst45_CO));\n",
      "assign O = {inst44_O,inst42_O,inst40_O,inst38_O,inst36_O,inst34_O,inst32_O,inst30_O,inst28_O,inst26_O,inst24_O,inst22_O,inst20_O,inst18_O,inst16_O,inst14_O,inst12_O,inst10_O,inst8_O,inst6_O,inst4_O,inst2_O,inst0_O};\n",
      "assign COUT = inst45_CO;\n",
      "endmodule\n",
      "\n",
      "module Register23 (input [22:0] I, output [22:0] O, input  CLK);\n",
      "wire  inst0_Q;\n",
      "wire  inst1_Q;\n",
      "wire  inst2_Q;\n",
      "wire  inst3_Q;\n",
      "wire  inst4_Q;\n",
      "wire  inst5_Q;\n",
      "wire  inst6_Q;\n",
      "wire  inst7_Q;\n",
      "wire  inst8_Q;\n",
      "wire  inst9_Q;\n",
      "wire  inst10_Q;\n",
      "wire  inst11_Q;\n",
      "wire  inst12_Q;\n",
      "wire  inst13_Q;\n",
      "wire  inst14_Q;\n",
      "wire  inst15_Q;\n",
      "wire  inst16_Q;\n",
      "wire  inst17_Q;\n",
      "wire  inst18_Q;\n",
      "wire  inst19_Q;\n",
      "wire  inst20_Q;\n",
      "wire  inst21_Q;\n",
      "wire  inst22_Q;\n",
      "SB_DFF inst0 (.C(CLK), .D(I[0]), .Q(inst0_Q));\n",
      "SB_DFF inst1 (.C(CLK), .D(I[1]), .Q(inst1_Q));\n",
      "SB_DFF inst2 (.C(CLK), .D(I[2]), .Q(inst2_Q));\n",
      "SB_DFF inst3 (.C(CLK), .D(I[3]), .Q(inst3_Q));\n",
      "SB_DFF inst4 (.C(CLK), .D(I[4]), .Q(inst4_Q));\n",
      "SB_DFF inst5 (.C(CLK), .D(I[5]), .Q(inst5_Q));\n",
      "SB_DFF inst6 (.C(CLK), .D(I[6]), .Q(inst6_Q));\n",
      "SB_DFF inst7 (.C(CLK), .D(I[7]), .Q(inst7_Q));\n",
      "SB_DFF inst8 (.C(CLK), .D(I[8]), .Q(inst8_Q));\n",
      "SB_DFF inst9 (.C(CLK), .D(I[9]), .Q(inst9_Q));\n",
      "SB_DFF inst10 (.C(CLK), .D(I[10]), .Q(inst10_Q));\n",
      "SB_DFF inst11 (.C(CLK), .D(I[11]), .Q(inst11_Q));\n",
      "SB_DFF inst12 (.C(CLK), .D(I[12]), .Q(inst12_Q));\n",
      "SB_DFF inst13 (.C(CLK), .D(I[13]), .Q(inst13_Q));\n",
      "SB_DFF inst14 (.C(CLK), .D(I[14]), .Q(inst14_Q));\n",
      "SB_DFF inst15 (.C(CLK), .D(I[15]), .Q(inst15_Q));\n",
      "SB_DFF inst16 (.C(CLK), .D(I[16]), .Q(inst16_Q));\n",
      "SB_DFF inst17 (.C(CLK), .D(I[17]), .Q(inst17_Q));\n",
      "SB_DFF inst18 (.C(CLK), .D(I[18]), .Q(inst18_Q));\n",
      "SB_DFF inst19 (.C(CLK), .D(I[19]), .Q(inst19_Q));\n",
      "SB_DFF inst20 (.C(CLK), .D(I[20]), .Q(inst20_Q));\n",
      "SB_DFF inst21 (.C(CLK), .D(I[21]), .Q(inst21_Q));\n",
      "SB_DFF inst22 (.C(CLK), .D(I[22]), .Q(inst22_Q));\n",
      "assign O = {inst22_Q,inst21_Q,inst20_Q,inst19_Q,inst18_Q,inst17_Q,inst16_Q,inst15_Q,inst14_Q,inst13_Q,inst12_Q,inst11_Q,inst10_Q,inst9_Q,inst8_Q,inst7_Q,inst6_Q,inst5_Q,inst4_Q,inst3_Q,inst2_Q,inst1_Q,inst0_Q};\n",
      "endmodule\n",
      "\n",
      "module Counter23False (output [22:0] O, output  COUT, input  CLK);\n",
      "wire [22:0] inst0_O;\n",
      "wire  inst0_COUT;\n",
      "wire [22:0] inst1_O;\n",
      "Addcout23 inst0 (.I0(inst1_O), .I1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}), .O(inst0_O), .COUT(inst0_COUT));\n",
      "Register23 inst1 (.I(inst0_O), .O(inst1_O), .CLK(CLK));\n",
      "assign O = inst1_O;\n",
      "assign COUT = inst0_COUT;\n",
      "endmodule\n",
      "\n",
      "module main (output  D5, output  D4, output  D3, output  D2, output  D1, input  CLKIN);\n",
      "wire [4:0] inst0_O;\n",
      "wire  inst0_COUT;\n",
      "wire [22:0] inst1_O;\n",
      "wire  inst1_COUT;\n",
      "Counter5True inst0 (.O(inst0_O), .COUT(inst0_COUT), .CLK(CLKIN), .CE(inst1_COUT));\n",
      "Counter23False inst1 (.O(inst1_O), .COUT(inst1_COUT), .CLK(CLKIN));\n",
      "assign D5 = inst0_O[4];\n",
      "assign D4 = inst0_O[3];\n",
      "assign D3 = inst0_O[2];\n",
      "assign D2 = inst0_O[1];\n",
      "assign D1 = inst0_O[0];\n",
      "endmodule\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "print(compile_verilog(main))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "init..\n",
      "cdone: high\n",
      "reset..\n",
      "cdone: low\n",
      "flash ID: 0x20 0xBA 0x16 0x10 0x00 0x00 0x23 0x51 0x73 0x10 0x23 0x00 0x35 0x00 0x35 0x06 0x06 0x15 0x43 0xB6\n",
      "file size: 32220\n",
      "erase 64kB sector at 0x000000..\n",
      "programming..\n",
      "reading..\n",
      "VERIFY OK\n",
      "cdone: high\n",
      "Bye.\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "cd build\n",
    "yosys -q -p 'synth_ice40 -top main -blif ice_counter.blif' ice_counter.v\n",
    "arachne-pnr -q -d 1k -o ice_counter.txt -p ice_counter.pcf ice_counter.blif\n",
    "icepack ice_counter.txt ice_counter.bin\n",
    "\n",
    "iceprog ice_counter.bin"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
