// Copyright 2026 The IREE Authors
//
// Licensed under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception

#include "iree/hal/drivers/amdgpu/allocator.h"

#include <stddef.h>
#include <stdint.h>

#include "iree/hal/drivers/amdgpu/access_policy.h"
#include "iree/hal/drivers/amdgpu/atomic_memory.h"
#include "iree/hal/drivers/amdgpu/buffer.h"
#include "iree/hal/drivers/amdgpu/logical_device.h"
#include "iree/hal/drivers/amdgpu/physical_device.h"
#include "iree/hal/drivers/amdgpu/queue_affinity.h"
#include "iree/hal/drivers/amdgpu/system.h"
#include "iree/hal/drivers/amdgpu/util/topology.h"
#include "iree/hal/drivers/amdgpu/util/vmem.h"
#include "iree/hal/drivers/amdgpu/virtual_memory.h"

//===----------------------------------------------------------------------===//
// iree_hal_amdgpu_allocator_t
//===----------------------------------------------------------------------===//

#if IREE_TRACING_FEATURES & IREE_TRACING_FEATURE_ALLOCATION_TRACKING
static const char* IREE_HAL_AMDGPU_ALLOCATOR_ID = "iree-hal-amdgpu-unpooled";
#endif  // IREE_TRACING_FEATURE_ALLOCATION_TRACKING

typedef struct iree_hal_amdgpu_allocator_memory_pool_t {
  // HSA memory pool used for allocations.
  hsa_amd_memory_pool_t memory_pool;

  // HSA allocation flags required for buffers from |memory_pool|.
  uint32_t allocation_flags;

  // HSA global flags classifying allocations from |memory_pool|.
  uint32_t global_flags;

  // Source GPUs supporting each atomic width and coherence-domain cell.
  iree_hal_amdgpu_atomic_memory_source_masks_t atomic_memory_source_masks;

  // Allocation sizes submitted to HSA are rounded up to this granule.
  iree_device_size_t allocation_granule;

  // Base-pointer alignment guaranteed by HSA allocations from |memory_pool|.
  iree_device_size_t allocation_alignment;

  // Maximum single HSA allocation size supported by |memory_pool|.
  iree_device_size_t max_allocation_size;
} iree_hal_amdgpu_allocator_memory_pool_t;

typedef struct iree_hal_amdgpu_allocator_memory_pools_t {
  // Coarse-grained GPU-local pools used for default device-local allocations.
  iree_hal_amdgpu_allocator_memory_pool_t
      device_coarse[IREE_HAL_AMDGPU_MAX_GPU_AGENT];

  // Fine-grained GPU-local pools used only for explicit host-visible requests.
  iree_hal_amdgpu_allocator_memory_pool_t
      device_fine[IREE_HAL_AMDGPU_MAX_GPU_AGENT];

  // GPU-local pools used for allocations that bypass the normal device cache.
  iree_hal_amdgpu_allocator_memory_pool_t
      device_uncached[IREE_HAL_AMDGPU_MAX_GPU_AGENT];

  // Fine-grained host-local pools nearest to each GPU.
  iree_hal_amdgpu_allocator_memory_pool_t
      host_fine[IREE_HAL_AMDGPU_MAX_GPU_AGENT];
} iree_hal_amdgpu_allocator_memory_pools_t;

typedef struct iree_hal_amdgpu_allocator_t {
  // HAL resource header for allocator lifetime management.
  iree_hal_resource_t resource;

  // Host allocator used for allocator-owned bookkeeping.
  iree_allocator_t host_allocator;

  // Unowned logical device. Must outlive the allocator.
  iree_hal_amdgpu_logical_device_t* logical_device;

  // Unowned libhsa handle. Must be retained by the owner.
  const iree_hal_amdgpu_libhsa_t* libhsa;

  // Unowned topology used to resolve queue affinity to a physical device.
  const iree_hal_amdgpu_topology_t* topology;

  // Cached HSA memory pool properties used for placement and heap queries.
  iree_hal_amdgpu_allocator_memory_pools_t memory_pools;

  // Generic VMM ownership and mapping state for this allocator.
  iree_hal_amdgpu_virtual_memory_state_t* virtual_memory;

  IREE_STATISTICS(
      // Aggregate allocation statistics reported through the HAL allocator API.
      iree_hal_allocator_statistics_t statistics;)
} iree_hal_amdgpu_allocator_t;

typedef struct iree_hal_amdgpu_allocator_placement_t {
  // HSA memory pool selected for the allocation.
  const iree_hal_amdgpu_allocator_memory_pool_t* memory_pool;

  // Physical devices selected by the complete resolved queue affinity.
  iree_hal_amdgpu_gpu_agent_mask_t physical_device_mask;

  // Physical device ordinal owning |memory_pool|.
  uint32_t physical_device_ordinal;

  // Resolved HAL memory type exposed by the created buffer.
  iree_hal_memory_type_t memory_type;

  // Atomic memory cells supported by every GPU selected for the placement.
  iree_hal_amdgpu_atomic_memory_cell_flags_t atomic_memory_cells;
} iree_hal_amdgpu_allocator_placement_t;

// Adds the complementary locality fact to visible memory on a unified-memory
// device. Locality cannot be added to memory that the other agent cannot
// access.
static iree_hal_memory_type_t
iree_hal_amdgpu_allocator_expand_unified_memory_type(
    iree_hal_memory_type_t memory_type, bool unified_memory) {
  if (!unified_memory) return memory_type;
  if (iree_all_bits_set(memory_type, IREE_HAL_MEMORY_TYPE_HOST_LOCAL |
                                         IREE_HAL_MEMORY_TYPE_DEVICE_VISIBLE)) {
    memory_type |= IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL;
  }
  if (iree_all_bits_set(memory_type, IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL |
                                         IREE_HAL_MEMORY_TYPE_HOST_VISIBLE)) {
    memory_type |= IREE_HAL_MEMORY_TYPE_HOST_LOCAL;
  }
  return memory_type;
}

// Returns true when every physical device shares its local memory with the
// host. Affinity-free heap declarations must be valid for every queue.
static bool iree_hal_amdgpu_allocator_has_uniform_unified_memory(
    const iree_hal_amdgpu_allocator_t* allocator) {
  if (allocator->logical_device->physical_device_count == 0) return false;
  for (iree_host_size_t i = 0;
       i < allocator->logical_device->physical_device_count; ++i) {
    const iree_hal_amdgpu_physical_device_t* physical_device =
        allocator->logical_device->physical_devices[i];
    if (!physical_device ||
        !physical_device->memory_system.device_local.unified_memory) {
      return false;
    }
  }
  return true;
}

// Returns true when the selected device-fine pool supports direct host access.
// VMM may grant host access separately and does not use this predicate.
static bool iree_hal_amdgpu_allocator_supports_device_fine_direct_host_access(
    const iree_hal_amdgpu_allocator_t* allocator,
    iree_host_size_t physical_device_ordinal) {
  const iree_hal_amdgpu_physical_device_t* physical_device =
      allocator->logical_device->physical_devices[physical_device_ordinal];
  return allocator->memory_pools.device_fine[physical_device_ordinal]
             .memory_pool.handle &&
         physical_device &&
         physical_device->memory_system.svm.direct_host_access;
}

// Returns true when affinity-free device-fine heap declarations can be
// allocated for every physical device queue.
static bool
iree_hal_amdgpu_allocator_has_uniform_device_fine_direct_host_access(
    const iree_hal_amdgpu_allocator_t* allocator) {
  if (allocator->logical_device->physical_device_count == 0) return false;
  for (iree_host_size_t i = 0;
       i < allocator->logical_device->physical_device_count; ++i) {
    if (!iree_hal_amdgpu_allocator_supports_device_fine_direct_host_access(
            allocator, i)) {
      return false;
    }
  }
  return true;
}

typedef struct iree_hal_amdgpu_imported_host_release_data_t {
  // Unowned libhsa handle used to unlock the imported host allocation.
  const iree_hal_amdgpu_libhsa_t* libhsa;

  // Unowned logical device used to record the paired unimport event.
  iree_hal_device_t* profile_device;

  // Original host allocation pointer passed to hsa_amd_memory_lock.
  void* host_ptr;

  // Length of the imported host allocation in bytes.
  iree_device_size_t length;

  // HAL memory type bits used to expose the imported buffer.
  iree_hal_memory_type_t memory_type;

  // HAL buffer usage bits used to expose the imported buffer.
  iree_hal_buffer_usage_t buffer_usage;

  // Profiling session id owning |profile_allocation_id|.
  uint64_t profile_session_id;

  // Session-local allocation id for the import/unimport lifecycle.
  uint64_t profile_allocation_id;

  // Session-local physical device ordinal attributed to this import.
  uint32_t profile_physical_device_ordinal;

  // Host allocator used to release this thunk after buffer destruction.
  iree_allocator_t host_allocator;

  // Optional caller callback invoked after HSA has unlocked the host memory.
  iree_hal_buffer_release_callback_t caller_release_callback;
} iree_hal_amdgpu_imported_host_release_data_t;

typedef struct iree_hal_amdgpu_imported_device_release_data_t {
  // Unowned logical device used to record the paired unimport event.
  iree_hal_device_t* profile_device;

  // External HSA device allocation pointer wrapped by the HAL buffer.
  void* device_ptr;

  // Length of the imported device allocation range in bytes.
  iree_device_size_t length;

  // HAL memory type bits used to expose the imported buffer.
  iree_hal_memory_type_t memory_type;

  // HAL buffer usage bits used to expose the imported buffer.
  iree_hal_buffer_usage_t buffer_usage;

  // Profiling session id owning |profile_allocation_id|.
  uint64_t profile_session_id;

  // Session-local allocation id for the import/unimport lifecycle.
  uint64_t profile_allocation_id;

  // Session-local physical device ordinal attributed to this import.
  uint32_t profile_physical_device_ordinal;

  // Host allocator used to release this thunk after buffer destruction.
  iree_allocator_t host_allocator;

  // Optional caller callback invoked when the HAL is done with the pointer.
  iree_hal_buffer_release_callback_t caller_release_callback;
} iree_hal_amdgpu_imported_device_release_data_t;

typedef struct iree_hal_amdgpu_asan_allocation_release_data_t {
  // Unowned libhsa handle used to free the HSA memory pool allocation.
  const iree_hal_amdgpu_libhsa_t* libhsa;

  // Unowned ASAN state used to re-poison the published allocation range.
  iree_hal_amdgpu_asan_state_t* asan_state;

  // Base pointer returned from the HSA memory pool allocation.
  void* host_ptr;

  // Full aligned allocation size published to ASAN shadow.
  iree_device_size_t allocation_size;

  // Host allocator used to release this thunk after buffer destruction.
  iree_allocator_t host_allocator;
} iree_hal_amdgpu_asan_allocation_release_data_t;

typedef struct iree_hal_amdgpu_pointer_range_t {
  // Base address at which GPU agents access the ROCr allocation.
  void* agent_base;

  // Size of the ROCr allocation in bytes.
  iree_device_size_t allocation_size;

  // HAL memory type implied by the HSA allocation owner and global flags.
  iree_hal_memory_type_t memory_type;

  // Effective HSA memory-pool global flags reported for the allocation.
  uint32_t global_flags;

  // Versioned KFD allocation flags when |allocation_flags_available| is true.
  uint32_t allocation_flags;

  // Whether |allocation_flags| was present in the pointer-info result.
  bool allocation_flags_available;

  // Physical GPU ordinal that owns the allocation.
  uint32_t physical_device_ordinal;
} iree_hal_amdgpu_pointer_range_t;

static const iree_hal_allocator_vtable_t iree_hal_amdgpu_allocator_vtable;

static iree_hal_amdgpu_allocator_t* iree_hal_amdgpu_allocator_cast(
    iree_hal_allocator_t* base_value) {
  IREE_HAL_ASSERT_TYPE(base_value, &iree_hal_amdgpu_allocator_vtable);
  return (iree_hal_amdgpu_allocator_t*)base_value;
}

static iree_status_t iree_hal_amdgpu_allocator_query_pool_properties(
    const iree_hal_amdgpu_libhsa_t* libhsa,
    const iree_hal_amdgpu_topology_t* topology,
    hsa_amd_memory_pool_t memory_pool, uint32_t allocation_flags,
    iree_hal_amdgpu_allocator_memory_pool_t* out_pool) {
  memset(out_pool, 0, sizeof(*out_pool));

  bool allocation_allowed = false;
  IREE_RETURN_IF_ERROR(iree_hsa_amd_memory_pool_get_info(
      IREE_LIBHSA(libhsa), memory_pool,
      HSA_AMD_MEMORY_POOL_INFO_RUNTIME_ALLOC_ALLOWED, &allocation_allowed));
  if (!allocation_allowed) {
    return iree_make_status(
        IREE_STATUS_INVALID_ARGUMENT,
        "AMDGPU allocator memory pool does not support runtime allocations");
  }

  size_t allocation_granule = 0;
  IREE_RETURN_IF_ERROR(iree_hsa_amd_memory_pool_get_info(
      IREE_LIBHSA(libhsa), memory_pool,
      HSA_AMD_MEMORY_POOL_INFO_RUNTIME_ALLOC_GRANULE, &allocation_granule));
  if (allocation_granule == 0 ||
      !iree_device_size_is_power_of_two(allocation_granule)) {
    return iree_make_status(
        IREE_STATUS_INTERNAL,
        "invalid HSA runtime allocation granule for an AMDGPU memory pool: "
        "%" PRIhsz,
        (iree_host_size_t)allocation_granule);
  }

  size_t allocation_alignment = 0;
  IREE_RETURN_IF_ERROR(iree_hsa_amd_memory_pool_get_info(
      IREE_LIBHSA(libhsa), memory_pool,
      HSA_AMD_MEMORY_POOL_INFO_RUNTIME_ALLOC_ALIGNMENT, &allocation_alignment));
  if (allocation_alignment == 0 ||
      !iree_device_size_is_power_of_two(allocation_alignment)) {
    return iree_make_status(
        IREE_STATUS_INTERNAL,
        "invalid HSA runtime allocation alignment for an AMDGPU memory pool: "
        "%" PRIhsz,
        (iree_host_size_t)allocation_alignment);
  }

  size_t max_allocation_size = 0;
  IREE_RETURN_IF_ERROR(iree_hsa_amd_memory_pool_get_info(
      IREE_LIBHSA(libhsa), memory_pool, HSA_AMD_MEMORY_POOL_INFO_ALLOC_MAX_SIZE,
      &max_allocation_size));
  if (max_allocation_size == 0) {
    return iree_make_status(
        IREE_STATUS_INTERNAL,
        "invalid HSA max allocation size for an AMDGPU memory pool");
  }

  out_pool->memory_pool = memory_pool;
  out_pool->allocation_flags = allocation_flags;
  IREE_RETURN_IF_ERROR(iree_hsa_amd_memory_pool_get_info(
      IREE_LIBHSA(libhsa), memory_pool, HSA_AMD_MEMORY_POOL_INFO_GLOBAL_FLAGS,
      &out_pool->global_flags));
  out_pool->allocation_granule = (iree_device_size_t)allocation_granule;
  out_pool->allocation_alignment = (iree_device_size_t)allocation_alignment;
  out_pool->max_allocation_size = (iree_device_size_t)max_allocation_size;
  return iree_hal_amdgpu_atomic_memory_query_source_masks(
      libhsa, topology, memory_pool, allocation_flags,
      &out_pool->atomic_memory_source_masks);
}

static iree_hal_amdgpu_queue_affinity_domain_t
iree_hal_amdgpu_allocator_queue_affinity_domain(
    const iree_hal_amdgpu_allocator_t* allocator) {
  return (iree_hal_amdgpu_queue_affinity_domain_t){
      .supported_affinity = allocator->logical_device->queue_affinity_mask,
      .physical_device_count = allocator->topology->gpu_agent_count,
      .queue_count_per_physical_device =
          allocator->topology->gpu_agent_queue_count,
  };
}

static bool iree_hal_amdgpu_allocator_select_device_ordinal(
    const iree_hal_amdgpu_allocator_t* allocator,
    iree_hal_queue_affinity_t queue_affinity,
    iree_hal_queue_affinity_t* out_queue_affinity,
    iree_host_size_t* out_device_ordinal) {
  const iree_hal_amdgpu_queue_affinity_domain_t domain =
      iree_hal_amdgpu_allocator_queue_affinity_domain(allocator);
  iree_hal_amdgpu_queue_affinity_resolved_t resolved;
  if (!iree_hal_amdgpu_queue_affinity_try_resolve(domain, queue_affinity,
                                                  &resolved)) {
    return false;
  }
  if (out_queue_affinity) {
    *out_queue_affinity = resolved.queue_affinity;
  }
  *out_device_ordinal = resolved.physical_device_ordinal;
  return true;
}

static iree_status_t iree_hal_amdgpu_allocator_resolve_access_agents(
    const iree_hal_amdgpu_allocator_t* allocator,
    iree_hal_queue_affinity_t queue_affinity,
    iree_hal_amdgpu_access_agent_list_t* out_agent_list) {
  return iree_hal_amdgpu_access_agent_list_resolve_memory_agents(
      allocator->topology,
      iree_hal_amdgpu_allocator_queue_affinity_domain(allocator),
      queue_affinity, out_agent_list);
}

static bool iree_hal_amdgpu_allocator_find_gpu_agent_ordinal(
    const iree_hal_amdgpu_allocator_t* allocator, hsa_agent_t agent,
    iree_host_size_t* out_physical_device_ordinal) {
  for (iree_host_size_t i = 0; i < allocator->topology->gpu_agent_count; ++i) {
    if (allocator->topology->gpu_agents[i].handle == agent.handle) {
      *out_physical_device_ordinal = i;
      return true;
    }
  }
  return false;
}

static bool iree_hal_amdgpu_hsa_pointer_info_has_field(
    const hsa_amd_pointer_info_t* info, iree_host_size_t field_offset,
    iree_host_size_t field_size) {
  return info->size >= field_offset && field_size <= info->size - field_offset;
}

static const iree_hal_amdgpu_allocator_memory_pool_t*
iree_hal_amdgpu_allocator_match_imported_device_pool(
    const iree_hal_amdgpu_allocator_t* allocator,
    iree_host_size_t owner_ordinal, uint32_t global_flags) {
  const uint32_t pool_class =
      global_flags & IREE_HAL_AMDGPU_ATOMIC_MEMORY_POOL_CLASS_FLAGS;
  const iree_hal_amdgpu_allocator_memory_pool_t* candidate_pools[] = {
      &allocator->memory_pools.device_coarse[owner_ordinal],
      &allocator->memory_pools.device_fine[owner_ordinal],
      &allocator->memory_pools.device_uncached[owner_ordinal],
  };
  for (iree_host_size_t i = 0; i < IREE_ARRAYSIZE(candidate_pools); ++i) {
    const iree_hal_amdgpu_allocator_memory_pool_t* pool = candidate_pools[i];
    if (pool->memory_pool.handle &&
        (pool->global_flags & IREE_HAL_AMDGPU_ATOMIC_MEMORY_POOL_CLASS_FLAGS) ==
            pool_class) {
      return pool;
    }
  }
  return NULL;
}

static iree_hal_amdgpu_atomic_memory_cell_flags_t
iree_hal_amdgpu_allocator_select_imported_device_cells(
    const iree_hal_amdgpu_allocator_t* allocator,
    const iree_hal_amdgpu_allocator_placement_t* placement,
    const iree_hal_amdgpu_pointer_range_t* pointer_range) {
  const iree_hal_amdgpu_allocator_memory_pool_t* pool =
      iree_hal_amdgpu_allocator_match_imported_device_pool(
          allocator, pointer_range->physical_device_ordinal,
          pointer_range->global_flags);
  if (!pool) return IREE_HAL_AMDGPU_ATOMIC_MEMORY_CELL_FLAG_NONE;

  const iree_hal_amdgpu_atomic_memory_import_selection_t selection = {
      .global_flags = pointer_range->global_flags,
      .allocation_flags = pointer_range->allocation_flags,
      .allocation_flags_available = pointer_range->allocation_flags_available,
      .candidate_cells = iree_hal_amdgpu_atomic_memory_select_device_cells(
          &pool->atomic_memory_source_masks, placement->physical_device_mask),
  };
  return iree_hal_amdgpu_atomic_memory_select_import_cells(&selection);
}

static iree_status_t iree_hal_amdgpu_allocator_query_device_pointer_range(
    const iree_hal_amdgpu_allocator_t* allocator,
    iree_hal_memory_type_t requested_memory_type,
    const iree_hal_external_buffer_t* external_buffer,
    iree_hal_amdgpu_pointer_range_t* out_range) {
  memset(out_range, 0, sizeof(*out_range));
  out_range->physical_device_ordinal = UINT32_MAX;

  if (IREE_UNLIKELY(external_buffer->handle.device_allocation.ptr == 0)) {
    return iree_make_status(
        IREE_STATUS_INVALID_ARGUMENT,
        "device allocation import requires a non-null device pointer");
  }
  if (IREE_UNLIKELY(external_buffer->handle.device_allocation.ptr >
                    (uint64_t)UINTPTR_MAX)) {
    return iree_make_status(
        IREE_STATUS_OUT_OF_RANGE,
        "device allocation pointer exceeds host pointer width");
  }
  if (IREE_UNLIKELY(external_buffer->size == 0)) {
    return iree_make_status(IREE_STATUS_INVALID_ARGUMENT,
                            "device allocation import requires a non-zero "
                            "external resource size");
  }
  if (IREE_UNLIKELY(external_buffer->size > (iree_device_size_t)SIZE_MAX)) {
    return iree_make_status(
        IREE_STATUS_OUT_OF_RANGE,
        "device allocation import size exceeds HSA pointer-info range");
  }

  const void* device_ptr =
      (const void*)(uintptr_t)external_buffer->handle.device_allocation.ptr;
  hsa_amd_pointer_info_t pointer_info;
  memset(&pointer_info, 0, sizeof(pointer_info));
  pointer_info.size = sizeof(pointer_info);
  IREE_RETURN_IF_ERROR(iree_hsa_amd_pointer_info(
      IREE_LIBHSA(allocator->libhsa), device_ptr, &pointer_info,
      /*alloc=*/NULL, /*num_agents_accessible=*/NULL, /*accessible=*/NULL));

  if (IREE_UNLIKELY(pointer_info.type == HSA_EXT_POINTER_TYPE_UNKNOWN)) {
    return iree_make_status(
        IREE_STATUS_INVALID_ARGUMENT,
        "device allocation import pointer is not known to ROCr");
  }
  switch (pointer_info.type) {
    case HSA_EXT_POINTER_TYPE_HSA:
    case HSA_EXT_POINTER_TYPE_HSA_VMEM:
    case HSA_EXT_POINTER_TYPE_IPC:
      break;
    case HSA_EXT_POINTER_TYPE_LOCKED:
      return iree_make_status(
          IREE_STATUS_INVALID_ARGUMENT,
          "locked host memory must be imported as HOST_ALLOCATION instead of "
          "DEVICE_ALLOCATION");
    default:
      return iree_make_status(
          IREE_STATUS_UNAVAILABLE,
          "AMDGPU device allocation import does not support HSA pointer type "
          "%d",
          (int)pointer_info.type);
  }

  if (IREE_UNLIKELY(
          !iree_hal_amdgpu_hsa_pointer_info_has_field(
              &pointer_info, offsetof(hsa_amd_pointer_info_t, agentBaseAddress),
              sizeof(pointer_info.agentBaseAddress)) ||
          !iree_hal_amdgpu_hsa_pointer_info_has_field(
              &pointer_info, offsetof(hsa_amd_pointer_info_t, sizeInBytes),
              sizeof(pointer_info.sizeInBytes)) ||
          !iree_hal_amdgpu_hsa_pointer_info_has_field(
              &pointer_info, offsetof(hsa_amd_pointer_info_t, agentOwner),
              sizeof(pointer_info.agentOwner)) ||
          !iree_hal_amdgpu_hsa_pointer_info_has_field(
              &pointer_info, offsetof(hsa_amd_pointer_info_t, global_flags),
              sizeof(pointer_info.global_flags)))) {
    return iree_make_status(
        IREE_STATUS_UNAVAILABLE,
        "ROCr pointer-info result does not include allocation base, size, "
        "owner, and memory-pool flags");
  }

  if (IREE_UNLIKELY(!pointer_info.agentBaseAddress)) {
    return iree_make_status(
        IREE_STATUS_INVALID_ARGUMENT,
        "ROCr pointer-info result did not report an agent-visible base "
        "address");
  }
  if (IREE_UNLIKELY(pointer_info.sizeInBytes == 0)) {
    return iree_make_status(
        IREE_STATUS_INVALID_ARGUMENT,
        "ROCr pointer-info result reported an empty device allocation");
  }

  iree_host_size_t owner_ordinal = 0;
  if (IREE_UNLIKELY(!iree_hal_amdgpu_allocator_find_gpu_agent_ordinal(
          allocator, pointer_info.agentOwner, &owner_ordinal))) {
    return iree_make_status(
        IREE_STATUS_PERMISSION_DENIED,
        "device allocation is owned by an HSA GPU agent outside the AMDGPU HAL "
        "logical topology");
  }

  const bool fine_grained = iree_any_bit_set(
      pointer_info.global_flags,
      HSA_AMD_MEMORY_POOL_GLOBAL_FLAG_FINE_GRAINED |
          HSA_AMD_MEMORY_POOL_GLOBAL_FLAG_EXTENDED_SCOPE_FINE_GRAINED);
  const bool coarse_grained =
      iree_all_bits_set(pointer_info.global_flags,
                        HSA_AMD_MEMORY_POOL_GLOBAL_FLAG_COARSE_GRAINED);

  const iree_hal_amdgpu_physical_device_t* owner_device =
      allocator->logical_device->physical_devices[owner_ordinal];
  const bool direct_host_access =
      owner_device && owner_device->memory_system.svm.direct_host_access;
  iree_hal_memory_type_t actual_memory_type = IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL;
  if (fine_grained && !coarse_grained && direct_host_access) {
    actual_memory_type |=
        IREE_HAL_MEMORY_TYPE_HOST_VISIBLE | IREE_HAL_MEMORY_TYPE_HOST_COHERENT;
  }
  actual_memory_type = iree_hal_amdgpu_allocator_expand_unified_memory_type(
      actual_memory_type,
      owner_device && owner_device->memory_system.device_local.unified_memory);

  const iree_hal_memory_type_t required_memory_type =
      requested_memory_type & ~IREE_HAL_MEMORY_TYPE_OPTIMAL;
  if (IREE_UNLIKELY(
          !iree_all_bits_set(actual_memory_type, required_memory_type))) {
    return iree_make_status(
        IREE_STATUS_INVALID_ARGUMENT,
        "device allocation memory-pool flags do not satisfy the requested HAL "
        "memory type");
  }

  const uintptr_t pointer_value = (uintptr_t)device_ptr;
  const uintptr_t base_value = (uintptr_t)pointer_info.agentBaseAddress;
  const iree_device_size_t allocation_size =
      (iree_device_size_t)pointer_info.sizeInBytes;
  if (IREE_UNLIKELY(pointer_value < base_value)) {
    return iree_make_status(
        IREE_STATUS_OUT_OF_RANGE,
        "device allocation import pointer is before the ROCr allocation base");
  }
  const iree_device_size_t byte_offset =
      (iree_device_size_t)(pointer_value - base_value);
  if (IREE_UNLIKELY(byte_offset > allocation_size ||
                    external_buffer->size > allocation_size - byte_offset)) {
    return iree_make_status(
        IREE_STATUS_OUT_OF_RANGE,
        "device allocation import range exceeds the ROCr allocation extent");
  }

  out_range->agent_base = pointer_info.agentBaseAddress;
  out_range->allocation_size = allocation_size;
  out_range->memory_type = actual_memory_type;
  out_range->global_flags = pointer_info.global_flags;
  out_range->allocation_flags_available =
      iree_hal_amdgpu_hsa_pointer_info_has_field(
          &pointer_info, offsetof(hsa_amd_pointer_info_t, alloc_flags),
          sizeof(pointer_info.alloc_flags));
  if (out_range->allocation_flags_available) {
    out_range->allocation_flags = pointer_info.alloc_flags;
  }
  out_range->physical_device_ordinal = (uint32_t)owner_ordinal;
  return iree_ok_status();
}

static bool iree_hal_amdgpu_allocator_resolve_placement(
    iree_hal_amdgpu_allocator_t* allocator, iree_hal_buffer_params_t* params,
    bool allow_vmm_host_access,
    iree_hal_amdgpu_allocator_placement_t* out_placement) {
  memset(out_placement, 0, sizeof(*out_placement));

  const iree_hal_amdgpu_queue_affinity_domain_t affinity_domain =
      iree_hal_amdgpu_allocator_queue_affinity_domain(allocator);
  iree_hal_amdgpu_queue_affinity_physical_device_set_t physical_device_set;
  if (!iree_hal_amdgpu_queue_affinity_try_select_physical_devices(
          affinity_domain, params->queue_affinity, &physical_device_set)) {
    return false;
  }
  params->queue_affinity = physical_device_set.queue_affinity;
  const iree_host_size_t device_ordinal =
      physical_device_set.first_physical_device_ordinal;

  const iree_hal_memory_type_t requested_type = params->type;
  const iree_hal_memory_type_t required_type =
      requested_type & ~IREE_HAL_MEMORY_TYPE_OPTIMAL;
  const bool requires_host_local =
      iree_all_bits_set(required_type, IREE_HAL_MEMORY_TYPE_HOST_LOCAL);
  const bool requires_host_access = iree_any_bit_set(
      required_type,
      IREE_HAL_MEMORY_TYPE_HOST_VISIBLE | IREE_HAL_MEMORY_TYPE_HOST_COHERENT |
          IREE_HAL_MEMORY_TYPE_HOST_CACHED | IREE_HAL_MEMORY_TYPE_HOST_LOCAL);
  const bool requires_device_local =
      iree_all_bits_set(required_type, IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL);
  const bool requires_device_uncached =
      iree_any_bit_set(required_type, IREE_HAL_MEMORY_TYPE_DEVICE_UNCACHED);
  const bool prefers_device_local =
      iree_any_bit_set(requested_type, IREE_HAL_MEMORY_TYPE_OPTIMAL) &&
      iree_any_bit_set(required_type, IREE_HAL_MEMORY_TYPE_DEVICE_VISIBLE);
  const iree_hal_amdgpu_physical_device_t* physical_device =
      allocator->logical_device->physical_devices[device_ordinal];
  const bool unified_memory =
      physical_device &&
      physical_device->memory_system.device_local.unified_memory;
  const bool device_fine_direct_host_access =
      iree_hal_amdgpu_allocator_supports_device_fine_direct_host_access(
          allocator, device_ordinal);
  // VMM physical handles have no host pointer until access is granted for the
  // host agent. They can therefore use a fine-grained device pool even when
  // ordinary buffers cannot promise direct host mapping.
  const bool device_fine_vmm_host_access =
      allow_vmm_host_access &&
      allocator->memory_pools.device_fine[device_ordinal].memory_pool.handle;

  const iree_hal_amdgpu_allocator_memory_pool_t* memory_pool = NULL;
  iree_hal_memory_type_t memory_type = 0;
  // Sharing hints do not affect HSA pool selection.
  const iree_hal_buffer_usage_t sharing_usage =
      IREE_HAL_BUFFER_USAGE_SHARING_REPLICATE |
      IREE_HAL_BUFFER_USAGE_SHARING_CONCURRENT |
      IREE_HAL_BUFFER_USAGE_SHARING_IMMUTABLE;
  iree_hal_buffer_usage_t supported_usage = IREE_HAL_BUFFER_USAGE_TRANSFER |
                                            IREE_HAL_BUFFER_USAGE_DISPATCH |
                                            sharing_usage;
  const iree_hal_memory_type_t device_fine_memory_type =
      IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL | IREE_HAL_MEMORY_TYPE_HOST_VISIBLE |
      IREE_HAL_MEMORY_TYPE_HOST_COHERENT;
  const iree_hal_memory_type_t host_fine_memory_type =
      IREE_HAL_MEMORY_TYPE_HOST_LOCAL | IREE_HAL_MEMORY_TYPE_HOST_COHERENT |
      IREE_HAL_MEMORY_TYPE_DEVICE_VISIBLE;
  if (requires_device_uncached) {
    if (!requires_device_local || requires_host_access) return false;
    memory_pool = &allocator->memory_pools.device_uncached[device_ordinal];
    memory_type = IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL |
                  IREE_HAL_MEMORY_TYPE_DEVICE_UNCACHED;
  } else if (requires_host_local) {
    if (requires_device_local && !unified_memory) return false;
    if (requires_device_local && prefers_device_local &&
        (device_fine_direct_host_access || device_fine_vmm_host_access)) {
      memory_pool = &allocator->memory_pools.device_fine[device_ordinal];
      memory_type = device_fine_memory_type;
    } else {
      memory_pool = &allocator->memory_pools.host_fine[device_ordinal];
      memory_type = host_fine_memory_type;
    }
  } else if (requires_host_access && requires_device_local) {
    if (device_fine_direct_host_access || device_fine_vmm_host_access) {
      memory_pool = &allocator->memory_pools.device_fine[device_ordinal];
      memory_type = device_fine_memory_type;
    } else if (unified_memory) {
      memory_pool = &allocator->memory_pools.host_fine[device_ordinal];
      memory_type = host_fine_memory_type;
    } else {
      return false;
    }
  } else if (requires_host_access && prefers_device_local &&
             (device_fine_direct_host_access || device_fine_vmm_host_access)) {
    memory_pool = &allocator->memory_pools.device_fine[device_ordinal];
    memory_type = device_fine_memory_type;
  } else if (requires_host_access) {
    memory_pool = &allocator->memory_pools.host_fine[device_ordinal];
    memory_type = host_fine_memory_type;
  } else {
    memory_pool = &allocator->memory_pools.device_coarse[device_ordinal];
    memory_type = IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL;
  }
  memory_type = iree_hal_amdgpu_allocator_expand_unified_memory_type(
      memory_type, unified_memory);
  if (!memory_pool->memory_pool.handle) return false;
  if (!iree_all_bits_set(memory_type, required_type)) return false;

  if (iree_any_bit_set(memory_type, IREE_HAL_MEMORY_TYPE_HOST_VISIBLE)) {
    supported_usage |= IREE_HAL_BUFFER_USAGE_MAPPING_SCOPED |
                       IREE_HAL_BUFFER_USAGE_MAPPING_PERSISTENT |
                       IREE_HAL_BUFFER_USAGE_MAPPING_OPTIONAL |
                       IREE_HAL_BUFFER_USAGE_MAPPING_ACCESS_RANDOM |
                       IREE_HAL_BUFFER_USAGE_MAPPING_ACCESS_SEQUENTIAL_WRITE;
  } else {
    const iree_hal_buffer_usage_t mapping_usage =
        IREE_HAL_BUFFER_USAGE_MAPPING_SCOPED |
        IREE_HAL_BUFFER_USAGE_MAPPING_PERSISTENT |
        IREE_HAL_BUFFER_USAGE_MAPPING_ACCESS_RANDOM |
        IREE_HAL_BUFFER_USAGE_MAPPING_ACCESS_SEQUENTIAL_WRITE;
    if (iree_any_bit_set(params->usage, mapping_usage)) {
      if (!iree_all_bits_set(params->usage,
                             IREE_HAL_BUFFER_USAGE_MAPPING_OPTIONAL)) {
        return false;
      }
      params->usage &=
          ~(mapping_usage | IREE_HAL_BUFFER_USAGE_MAPPING_OPTIONAL);
    }
  }
  if (!iree_all_bits_set(supported_usage, params->usage)) return false;

  params->type = memory_type;
  params->usage &= supported_usage;
  out_placement->memory_pool = memory_pool;
  out_placement->physical_device_mask =
      physical_device_set.physical_device_mask;
  out_placement->physical_device_ordinal = (uint32_t)device_ordinal;
  out_placement->memory_type = memory_type;
  out_placement->atomic_memory_cells =
      iree_hal_amdgpu_atomic_memory_select_device_cells(
          &memory_pool->atomic_memory_source_masks,
          physical_device_set.physical_device_mask);
  return true;
}

static bool iree_hal_amdgpu_allocator_supports_virtual_memory_internal(
    const iree_hal_amdgpu_allocator_t* allocator) {
  return allocator->virtual_memory != NULL &&
         !iree_hal_amdgpu_asan_state_is_enabled(
             &allocator->logical_device->asan);
}

static iree_status_t iree_hal_amdgpu_allocator_require_virtual_memory(
    const iree_hal_amdgpu_allocator_t* allocator) {
  if (iree_hal_amdgpu_allocator_supports_virtual_memory_internal(allocator)) {
    return iree_ok_status();
  }
  return iree_make_status(
      IREE_STATUS_UNAVAILABLE,
      "AMDGPU virtual memory is unavailable while address sanitization is "
      "enabled");
}

static iree_hal_buffer_params_t iree_hal_amdgpu_allocator_virtual_buffer_params(
    iree_hal_queue_affinity_t queue_affinity) {
  return (iree_hal_buffer_params_t){
      .type = IREE_HAL_MEMORY_TYPE_OPTIMAL_FOR_DEVICE |
              IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL,
      .access = IREE_HAL_MEMORY_ACCESS_ALL,
      .usage = IREE_HAL_BUFFER_USAGE_TRANSFER | IREE_HAL_BUFFER_USAGE_DISPATCH,
      .queue_affinity = queue_affinity,
  };
}

static iree_status_t iree_hal_amdgpu_allocator_resolve_virtual_memory_placement(
    iree_hal_amdgpu_allocator_t* allocator, iree_hal_buffer_params_t* params,
    iree_hal_amdgpu_virtual_memory_placement_t* out_placement) {
  IREE_RETURN_IF_ERROR(
      iree_hal_amdgpu_allocator_require_virtual_memory(allocator));
  iree_hal_buffer_params_canonicalize(params);

  iree_hal_amdgpu_allocator_placement_t memory_placement;
  if (!iree_hal_amdgpu_allocator_resolve_placement(
          allocator, params, /*allow_vmm_host_access=*/true,
          &memory_placement)) {
    return iree_make_status(
        IREE_STATUS_INVALID_ARGUMENT,
        "AMDGPU virtual-memory parameters cannot be placed on this device");
  }
  const iree_hal_amdgpu_allocator_memory_pool_t* host_fine_pool =
      &allocator->memory_pools
           .host_fine[memory_placement.physical_device_ordinal];
  if (memory_placement.memory_pool == host_fine_pool) {
    // ROCr VMM mappings require a GPU-owned pool even when host-fine memory is
    // also device-local on a unified-memory device.
    return iree_make_status(
        IREE_STATUS_INVALID_ARGUMENT,
        "AMDGPU virtual-memory physical backing must use a GPU-owned pool");
  }
  if (!iree_all_bits_set(memory_placement.memory_type,
                         IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL)) {
    return iree_make_status(
        IREE_STATUS_INVALID_ARGUMENT,
        "AMDGPU virtual-memory physical backing must be device-local");
  }
  if (memory_placement.memory_pool->allocation_flags != 0) {
    return iree_make_status(
        IREE_STATUS_UNAVAILABLE,
        "AMDGPU virtual memory cannot represent required HSA allocation flags "
        "0x%08" PRIx32,
        memory_placement.memory_pool->allocation_flags);
  }

  iree_hal_amdgpu_vmem_granularity_t granularity;
  IREE_RETURN_IF_ERROR(iree_hal_amdgpu_vmem_query_alloc_granularity(
      allocator->libhsa, memory_placement.memory_pool->memory_pool,
      &granularity));
  *out_placement = (iree_hal_amdgpu_virtual_memory_placement_t){
      .memory_pool = memory_placement.memory_pool->memory_pool,
      .device = (iree_hal_device_t*)allocator->logical_device,
      .queue_affinity = params->queue_affinity,
      .memory_type = memory_placement.memory_type,
      .buffer_usage = params->usage,
      .atomic_memory_cells = memory_placement.atomic_memory_cells,
      .atomic_memory_source_masks =
          &memory_placement.memory_pool->atomic_memory_source_masks,
      .minimum_granule = granularity.minimum,
      .recommended_granule = granularity.recommended,
      .max_allocation_size = memory_placement.memory_pool->max_allocation_size,
  };
  return iree_ok_status();
}

iree_status_t iree_hal_amdgpu_allocator_create(
    iree_hal_amdgpu_logical_device_t* logical_device,
    const iree_hal_amdgpu_libhsa_t* libhsa,
    const iree_hal_amdgpu_topology_t* topology, iree_allocator_t host_allocator,
    iree_hal_allocator_t** out_allocator) {
  IREE_ASSERT_ARGUMENT(logical_device);
  IREE_ASSERT_ARGUMENT(libhsa);
  IREE_ASSERT_ARGUMENT(topology);
  IREE_ASSERT_ARGUMENT(out_allocator);
  IREE_TRACE_ZONE_BEGIN(z0);
  *out_allocator = NULL;

  iree_hal_amdgpu_allocator_t* allocator = NULL;
  IREE_RETURN_AND_END_ZONE_IF_ERROR(
      z0, iree_allocator_malloc(host_allocator, sizeof(*allocator),
                                (void**)&allocator));
  memset(allocator, 0, sizeof(*allocator));
  iree_hal_resource_initialize(&iree_hal_amdgpu_allocator_vtable,
                               &allocator->resource);
  allocator->host_allocator = host_allocator;
  allocator->logical_device = logical_device;
  allocator->libhsa = libhsa;
  allocator->topology = topology;

  iree_status_t status = iree_ok_status();
  for (iree_host_size_t i = 0;
       i < topology->gpu_agent_count && iree_status_is_ok(status); ++i) {
    hsa_amd_memory_pool_t device_coarse_pool = {0};
    status = iree_hal_amdgpu_find_coarse_global_memory_pool(
        libhsa, topology->gpu_agents[i], &device_coarse_pool);
    if (iree_status_is_ok(status)) {
      status = iree_hal_amdgpu_allocator_query_pool_properties(
          libhsa, topology, device_coarse_pool,
          HSA_AMD_MEMORY_POOL_STANDARD_FLAG,
          &allocator->memory_pools.device_coarse[i]);
    }

    hsa_amd_memory_pool_t device_fine_pool = {0};
    if (iree_status_is_ok(status) &&
        !logical_device->suppress_device_fine_memory) {
      bool device_fine_pool_available = false;
      status = iree_hal_amdgpu_query_fine_global_memory_pool(
          libhsa, topology->gpu_agents[i], &device_fine_pool_available,
          &device_fine_pool);
    }
    if (iree_status_is_ok(status) && device_fine_pool.handle) {
      status = iree_hal_amdgpu_allocator_query_pool_properties(
          libhsa, topology, device_fine_pool, HSA_AMD_MEMORY_POOL_STANDARD_FLAG,
          &allocator->memory_pools.device_fine[i]);
    }

    if (iree_status_is_ok(status)) {
      const iree_host_size_t host_ordinal = topology->gpu_cpu_map[i];
      status = iree_hal_amdgpu_allocator_query_pool_properties(
          libhsa, topology,
          logical_device->system->host_memory_pools[host_ordinal].fine_pool,
          HSA_AMD_MEMORY_POOL_STANDARD_FLAG,
          &allocator->memory_pools.host_fine[i]);
    }

    hsa_amd_memory_pool_t device_uncached_pool = {0};
    bool device_uncached_pool_available = false;
    if (iree_status_is_ok(status)) {
      status = iree_hal_amdgpu_query_extended_fine_global_memory_pool(
          libhsa, topology->gpu_agents[i], &device_uncached_pool_available,
          &device_uncached_pool);
    }
    if (iree_status_is_ok(status) && device_uncached_pool_available) {
      status = iree_hal_amdgpu_allocator_query_pool_properties(
          libhsa, topology, device_uncached_pool,
          HSA_AMD_MEMORY_POOL_STANDARD_FLAG,
          &allocator->memory_pools.device_uncached[i]);
    }
    if (iree_status_is_ok(status) &&
        logical_device->system->gpu_agent_targets[i]
                .primary_isa.identity.version.major >= 12) {
      if (!device_uncached_pool_available) {
        allocator->memory_pools.device_uncached[i] =
            allocator->memory_pools.device_coarse[i];
      }
      // UNCACHED changes cache policy without narrowing the pool's atomic
      // width or coherence-domain guarantees.
      allocator->memory_pools.device_uncached[i].allocation_flags |=
          HSA_AMD_MEMORY_POOL_UNCACHED_FLAG;
    }
  }

  if (iree_status_is_ok(status)) {
    iree_hal_allocator_statistics_t* statistics = NULL;
    IREE_STATISTICS(statistics = &allocator->statistics);
    status = iree_hal_amdgpu_virtual_memory_state_create(
        libhsa, topology, (iree_hal_device_t*)logical_device, statistics,
        host_allocator, &allocator->virtual_memory);
  }

  if (iree_status_is_ok(status)) {
    *out_allocator = (iree_hal_allocator_t*)allocator;
  } else {
    iree_hal_allocator_release((iree_hal_allocator_t*)allocator);
  }
  IREE_TRACE_ZONE_END(z0);
  return status;
}

static void iree_hal_amdgpu_allocator_destroy(
    iree_hal_allocator_t* IREE_RESTRICT base_allocator) {
  iree_hal_amdgpu_allocator_t* allocator =
      iree_hal_amdgpu_allocator_cast(base_allocator);
  IREE_TRACE_ZONE_BEGIN(z0);

  iree_hal_amdgpu_virtual_memory_state_destroy(allocator->virtual_memory);
  iree_allocator_free(allocator->host_allocator, allocator);

  IREE_TRACE_ZONE_END(z0);
}

static iree_allocator_t iree_hal_amdgpu_allocator_host_allocator(
    const iree_hal_allocator_t* IREE_RESTRICT base_allocator) {
  iree_hal_amdgpu_allocator_t* allocator =
      (iree_hal_amdgpu_allocator_t*)base_allocator;
  return allocator->host_allocator;
}

static iree_status_t iree_hal_amdgpu_allocator_trim(
    iree_hal_allocator_t* IREE_RESTRICT base_allocator) {
  return iree_ok_status();
}

static void iree_hal_amdgpu_allocator_query_statistics(
    iree_hal_allocator_t* IREE_RESTRICT base_allocator,
    iree_hal_allocator_statistics_t* IREE_RESTRICT out_statistics) {
  IREE_STATISTICS({
    iree_hal_amdgpu_allocator_t* allocator =
        iree_hal_amdgpu_allocator_cast(base_allocator);
    memcpy(out_statistics, &allocator->statistics, sizeof(*out_statistics));
  });
}

static iree_device_size_t iree_hal_amdgpu_allocator_min_pool_limit(
    iree_device_size_t lhs, iree_device_size_t rhs) {
  return lhs < rhs ? lhs : rhs;
}

static bool iree_hal_amdgpu_allocator_query_pool_family_properties(
    const iree_hal_amdgpu_allocator_memory_pool_t* pools,
    iree_host_size_t pool_count, iree_device_size_t* out_max_allocation_size,
    iree_device_size_t* out_min_alignment,
    iree_hal_atomic_operation_capabilities_t* out_atomic_operations) {
  *out_max_allocation_size = 0;
  *out_min_alignment = 0;
  memset(out_atomic_operations, 0, sizeof(*out_atomic_operations));
  if (pool_count == 0 || !pools[0].memory_pool.handle) return false;
  iree_device_size_t max_allocation_size = pools[0].max_allocation_size;
  iree_device_size_t min_alignment = pools[0].allocation_alignment;
  iree_hal_amdgpu_atomic_memory_cell_flags_t atomic_memory_cells =
      IREE_HAL_AMDGPU_ATOMIC_MEMORY_CELL_FLAGS_ALL;
  for (iree_host_size_t i = 0; i < pool_count; ++i) {
    if (!pools[i].memory_pool.handle) return false;
    if (i != 0) {
      max_allocation_size = iree_hal_amdgpu_allocator_min_pool_limit(
          max_allocation_size, pools[i].max_allocation_size);
      min_alignment = iree_hal_amdgpu_allocator_min_pool_limit(
          min_alignment, pools[i].allocation_alignment);
    }
    const iree_hal_amdgpu_gpu_agent_mask_t local_device_mask =
        ((iree_hal_amdgpu_gpu_agent_mask_t)1) << i;
    atomic_memory_cells &= iree_hal_amdgpu_atomic_memory_select_device_cells(
        &pools[i].atomic_memory_source_masks, local_device_mask);
  }
  *out_max_allocation_size = max_allocation_size;
  *out_min_alignment = min_alignment;
  *out_atomic_operations =
      iree_hal_amdgpu_atomic_memory_expand_capabilities(atomic_memory_cells);
  return true;
}

static iree_status_t iree_hal_amdgpu_allocator_query_memory_heaps(
    iree_hal_allocator_t* IREE_RESTRICT base_allocator,
    iree_host_size_t capacity,
    iree_hal_allocator_memory_heap_t* IREE_RESTRICT heaps,
    iree_host_size_t* IREE_RESTRICT out_count) {
  iree_hal_amdgpu_allocator_t* allocator =
      iree_hal_amdgpu_allocator_cast(base_allocator);
  iree_device_size_t device_coarse_max_allocation_size = 0;
  iree_device_size_t device_coarse_min_alignment = 0;
  iree_hal_atomic_operation_capabilities_t device_coarse_atomic_operations;
  const bool device_coarse_available =
      iree_hal_amdgpu_allocator_query_pool_family_properties(
          allocator->memory_pools.device_coarse,
          allocator->topology->gpu_agent_count,
          &device_coarse_max_allocation_size, &device_coarse_min_alignment,
          &device_coarse_atomic_operations);

  iree_device_size_t device_fine_max_allocation_size = 0;
  iree_device_size_t device_fine_min_alignment = 0;
  iree_hal_atomic_operation_capabilities_t device_fine_atomic_operations;
  const bool device_fine_available =
      iree_hal_amdgpu_allocator_query_pool_family_properties(
          allocator->memory_pools.device_fine,
          allocator->topology->gpu_agent_count,
          &device_fine_max_allocation_size, &device_fine_min_alignment,
          &device_fine_atomic_operations) &&
      iree_hal_amdgpu_allocator_has_uniform_device_fine_direct_host_access(
          allocator);

  iree_device_size_t device_uncached_max_allocation_size = 0;
  iree_device_size_t device_uncached_min_alignment = 0;
  iree_hal_atomic_operation_capabilities_t device_uncached_atomic_operations;
  const bool device_uncached_available =
      iree_hal_amdgpu_allocator_query_pool_family_properties(
          allocator->memory_pools.device_uncached,
          allocator->topology->gpu_agent_count,
          &device_uncached_max_allocation_size, &device_uncached_min_alignment,
          &device_uncached_atomic_operations);

  iree_device_size_t host_fine_max_allocation_size = 0;
  iree_device_size_t host_fine_min_alignment = 0;
  iree_hal_atomic_operation_capabilities_t host_fine_atomic_operations;
  const bool host_fine_available =
      iree_hal_amdgpu_allocator_query_pool_family_properties(
          allocator->memory_pools.host_fine,
          allocator->topology->gpu_agent_count, &host_fine_max_allocation_size,
          &host_fine_min_alignment, &host_fine_atomic_operations);

  // Sharing hints do not affect HSA pool selection.
  const iree_hal_buffer_usage_t sharing_usage =
      IREE_HAL_BUFFER_USAGE_SHARING_REPLICATE |
      IREE_HAL_BUFFER_USAGE_SHARING_CONCURRENT |
      IREE_HAL_BUFFER_USAGE_SHARING_IMMUTABLE;
  const iree_hal_buffer_usage_t mappable_usage =
      IREE_HAL_BUFFER_USAGE_TRANSFER | IREE_HAL_BUFFER_USAGE_DISPATCH |
      sharing_usage | IREE_HAL_BUFFER_USAGE_MAPPING_SCOPED |
      IREE_HAL_BUFFER_USAGE_MAPPING_PERSISTENT |
      IREE_HAL_BUFFER_USAGE_MAPPING_OPTIONAL |
      IREE_HAL_BUFFER_USAGE_MAPPING_ACCESS_RANDOM |
      IREE_HAL_BUFFER_USAGE_MAPPING_ACCESS_SEQUENTIAL_WRITE;
  const bool unified_memory =
      iree_hal_amdgpu_allocator_has_uniform_unified_memory(allocator);

  iree_hal_allocator_memory_heap_t available_heaps[4] = {0};
  iree_host_size_t heap_count = 0;
  if (device_coarse_available) {
    available_heaps[heap_count++] = (iree_hal_allocator_memory_heap_t){
        .type = IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL,
        .allowed_usage = IREE_HAL_BUFFER_USAGE_TRANSFER |
                         IREE_HAL_BUFFER_USAGE_DISPATCH | sharing_usage,
        .atomic_operations = device_coarse_atomic_operations,
        .max_allocation_size = device_coarse_max_allocation_size,
        .min_alignment = device_coarse_min_alignment,
    };
  }
  if (device_fine_available) {
    available_heaps[heap_count++] = (iree_hal_allocator_memory_heap_t){
        .type = iree_hal_amdgpu_allocator_expand_unified_memory_type(
            IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL |
                IREE_HAL_MEMORY_TYPE_HOST_VISIBLE |
                IREE_HAL_MEMORY_TYPE_HOST_COHERENT,
            unified_memory),
        .allowed_usage = mappable_usage,
        .atomic_operations = device_fine_atomic_operations,
        .max_allocation_size = device_fine_max_allocation_size,
        .min_alignment = device_fine_min_alignment,
    };
  }
  if (device_uncached_available) {
    available_heaps[heap_count++] = (iree_hal_allocator_memory_heap_t){
        .type = IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL |
                IREE_HAL_MEMORY_TYPE_DEVICE_UNCACHED,
        .allowed_usage = IREE_HAL_BUFFER_USAGE_TRANSFER |
                         IREE_HAL_BUFFER_USAGE_DISPATCH | sharing_usage,
        .atomic_operations = device_uncached_atomic_operations,
        .max_allocation_size = device_uncached_max_allocation_size,
        .min_alignment = device_uncached_min_alignment,
    };
  }
  if (host_fine_available) {
    available_heaps[heap_count++] = (iree_hal_allocator_memory_heap_t){
        .type = iree_hal_amdgpu_allocator_expand_unified_memory_type(
            IREE_HAL_MEMORY_TYPE_HOST_LOCAL |
                IREE_HAL_MEMORY_TYPE_HOST_COHERENT |
                IREE_HAL_MEMORY_TYPE_DEVICE_VISIBLE,
            unified_memory),
        .allowed_usage = mappable_usage,
        .atomic_operations = host_fine_atomic_operations,
        .max_allocation_size = host_fine_max_allocation_size,
        .min_alignment = host_fine_min_alignment,
    };
  }

  *out_count = heap_count;
  if (capacity < heap_count) {
    // NOTE: lightweight as this is hit in normal pre-sizing usage.
    return iree_status_from_code(IREE_STATUS_OUT_OF_RANGE);
  }
  memcpy(heaps, available_heaps, heap_count * sizeof(*heaps));

  return iree_ok_status();
}

static iree_hal_buffer_compatibility_t
iree_hal_amdgpu_allocator_query_buffer_compatibility_impl(
    iree_hal_amdgpu_allocator_t* allocator,
    iree_hal_buffer_params_t* IREE_RESTRICT params,
    iree_device_size_t* IREE_RESTRICT allocation_size,
    iree_hal_amdgpu_allocator_placement_t* out_placement) {
  if (out_placement) memset(out_placement, 0, sizeof(*out_placement));

  iree_hal_amdgpu_allocator_placement_t placement;
  if (!iree_hal_amdgpu_allocator_resolve_placement(
          allocator, params, /*allow_vmm_host_access=*/false, &placement)) {
    return IREE_HAL_BUFFER_COMPATIBILITY_NONE;
  }
  if (!iree_device_size_is_valid_alignment(params->min_alignment)) {
    return IREE_HAL_BUFFER_COMPATIBILITY_NONE;
  }

  // Guard against 0-byte allocations.
  if (*allocation_size == 0) *allocation_size = 4;

  iree_device_size_t aligned_allocation_size = 0;
  if (!iree_device_size_checked_align(*allocation_size,
                                      placement.memory_pool->allocation_granule,
                                      &aligned_allocation_size)) {
    return IREE_HAL_BUFFER_COMPATIBILITY_NONE;
  }
  *allocation_size = aligned_allocation_size;

  const bool allocation_size_valid =
      aligned_allocation_size <= placement.memory_pool->max_allocation_size;
  const bool allocation_alignment_valid =
      params->min_alignment == 0 ||
      params->min_alignment <= placement.memory_pool->allocation_alignment;

  const bool allocation_compatible =
      allocation_size_valid && allocation_alignment_valid;
  const bool host_allocation_import_compatible =
      allocation_size_valid && allocation_alignment_valid &&
      iree_all_bits_set(placement.memory_type,
                        IREE_HAL_MEMORY_TYPE_HOST_LOCAL |
                            IREE_HAL_MEMORY_TYPE_DEVICE_VISIBLE);
  const bool device_allocation_import_compatible =
      allocation_size_valid && allocation_alignment_valid &&
      iree_all_bits_set(placement.memory_type,
                        IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL);
  const bool device_allocation_export_compatible =
      allocation_compatible &&
      iree_all_bits_set(placement.memory_type,
                        IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL);
  if (!allocation_compatible && !host_allocation_import_compatible &&
      !device_allocation_import_compatible) {
    return IREE_HAL_BUFFER_COMPATIBILITY_NONE;
  }

  iree_hal_buffer_compatibility_t compatibility = 0;
  if (allocation_compatible) {
    compatibility |= IREE_HAL_BUFFER_COMPATIBILITY_ALLOCATABLE;
  }

  if (iree_any_bit_set(params->usage, IREE_HAL_BUFFER_USAGE_TRANSFER)) {
    compatibility |= IREE_HAL_BUFFER_COMPATIBILITY_QUEUE_TRANSFER;
  }
  if (iree_any_bit_set(params->usage, IREE_HAL_BUFFER_USAGE_DISPATCH)) {
    compatibility |= IREE_HAL_BUFFER_COMPATIBILITY_QUEUE_DISPATCH;
  }

  if (host_allocation_import_compatible ||
      device_allocation_import_compatible) {
    compatibility |= IREE_HAL_BUFFER_COMPATIBILITY_IMPORTABLE;
  }
  if (device_allocation_export_compatible) {
    compatibility |= IREE_HAL_BUFFER_COMPATIBILITY_EXPORTABLE;
  }
  if (iree_all_bits_set(placement.memory_type,
                        IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL |
                            IREE_HAL_MEMORY_TYPE_HOST_VISIBLE) &&
      !allocator->logical_device
           ->physical_devices[placement.physical_device_ordinal]
           ->memory_system.device_local.unified_memory) {
    // Fine-grained GPU-local memory exists to support explicit coherent host
    // access, but dispatches should prefer coarse-grained device-local memory.
    // Generic generation helpers use this hint to stage host-produced data
    // through a transfer instead of generating directly into dispatch inputs.
    compatibility |= IREE_HAL_BUFFER_COMPATIBILITY_LOW_PERFORMANCE;
  }

  if (out_placement) *out_placement = placement;
  return compatibility;
}

static iree_hal_buffer_compatibility_t
iree_hal_amdgpu_allocator_query_buffer_compatibility(
    iree_hal_allocator_t* IREE_RESTRICT base_allocator,
    iree_hal_buffer_params_t* IREE_RESTRICT params,
    iree_device_size_t* IREE_RESTRICT allocation_size) {
  return iree_hal_amdgpu_allocator_query_buffer_compatibility_impl(
      iree_hal_amdgpu_allocator_cast(base_allocator), params, allocation_size,
      /*out_placement=*/NULL);
}

static void iree_hal_amdgpu_allocator_record_buffer_allocate(
    iree_hal_amdgpu_allocator_t* allocator,
    const iree_hal_amdgpu_allocator_placement_t* memory_placement,
    iree_hal_buffer_params_t params, iree_device_size_t allocation_size,
    void* host_ptr, iree_hal_buffer_t* buffer) {
  uint64_t session_id = 0;
  const uint64_t allocation_id =
      iree_hal_amdgpu_logical_device_allocate_profile_memory_allocation_id(
          (iree_hal_device_t*)allocator->logical_device, &session_id);
  if (allocation_id == 0) {
    return;
  }

  iree_hal_profile_memory_event_t event =
      iree_hal_profile_memory_event_default();
  event.type = IREE_HAL_PROFILE_MEMORY_EVENT_TYPE_BUFFER_ALLOCATE;
  event.allocation_id = allocation_id;
  event.pool_id = memory_placement->memory_pool->memory_pool.handle;
  event.backing_id = (uint64_t)(uintptr_t)host_ptr;
  event.physical_device_ordinal = memory_placement->physical_device_ordinal;
  event.memory_type = memory_placement->memory_type;
  event.buffer_usage = params.usage;
  event.length = allocation_size;
  event.alignment = memory_placement->memory_pool->allocation_alignment;
  if (iree_hal_amdgpu_logical_device_record_profile_memory_event(
          (iree_hal_device_t*)allocator->logical_device, &event)) {
    iree_hal_amdgpu_buffer_set_profile_allocation(
        buffer, session_id, allocation_id, event.pool_id,
        event.physical_device_ordinal, event.alignment);
  }
}

static void iree_hal_amdgpu_allocator_record_buffer_import(
    iree_hal_amdgpu_allocator_t* allocator, iree_hal_buffer_params_t params,
    const iree_hal_external_buffer_t* external_buffer,
    iree_hal_amdgpu_imported_host_release_data_t* release_data) {
  uint64_t session_id = 0;
  const uint64_t allocation_id =
      iree_hal_amdgpu_logical_device_allocate_profile_memory_allocation_id(
          (iree_hal_device_t*)allocator->logical_device, &session_id);
  if (allocation_id == 0) {
    return;
  }

  uint32_t physical_device_ordinal = UINT32_MAX;
  iree_host_size_t selected_device_ordinal = 0;
  if (iree_hal_amdgpu_allocator_select_device_ordinal(
          allocator, params.queue_affinity, /*out_queue_affinity=*/NULL,
          &selected_device_ordinal)) {
    physical_device_ordinal = (uint32_t)selected_device_ordinal;
  }

  iree_hal_profile_memory_event_t event =
      iree_hal_profile_memory_event_default();
  event.type = IREE_HAL_PROFILE_MEMORY_EVENT_TYPE_BUFFER_IMPORT;
  event.flags = IREE_HAL_PROFILE_MEMORY_EVENT_FLAG_EXTERNALLY_OWNED;
  event.allocation_id = allocation_id;
  event.backing_id =
      (uint64_t)(uintptr_t)external_buffer->handle.host_allocation.ptr;
  event.physical_device_ordinal = physical_device_ordinal;
  event.memory_type = params.type;
  event.buffer_usage = params.usage;
  event.length = external_buffer->size;
  event.alignment = 1;
  if (!iree_hal_amdgpu_logical_device_record_profile_memory_event(
          (iree_hal_device_t*)allocator->logical_device, &event)) {
    return;
  }

  release_data->profile_device = (iree_hal_device_t*)allocator->logical_device;
  release_data->length = external_buffer->size;
  release_data->memory_type = params.type;
  release_data->buffer_usage = params.usage;
  release_data->profile_session_id = session_id;
  release_data->profile_allocation_id = allocation_id;
  release_data->profile_physical_device_ordinal = physical_device_ordinal;
}

static void iree_hal_amdgpu_allocator_record_device_buffer_import(
    iree_hal_amdgpu_allocator_t* allocator, iree_hal_memory_type_t memory_type,
    iree_hal_buffer_usage_t buffer_usage, void* device_ptr,
    iree_device_size_t length, uint32_t physical_device_ordinal,
    iree_hal_amdgpu_imported_device_release_data_t* release_data) {
  uint64_t session_id = 0;
  const uint64_t allocation_id =
      iree_hal_amdgpu_logical_device_allocate_profile_memory_allocation_id(
          (iree_hal_device_t*)allocator->logical_device, &session_id);
  if (allocation_id == 0) {
    return;
  }

  iree_hal_profile_memory_event_t event =
      iree_hal_profile_memory_event_default();
  event.type = IREE_HAL_PROFILE_MEMORY_EVENT_TYPE_BUFFER_IMPORT;
  event.flags = IREE_HAL_PROFILE_MEMORY_EVENT_FLAG_EXTERNALLY_OWNED;
  event.allocation_id = allocation_id;
  event.backing_id = (uint64_t)(uintptr_t)device_ptr;
  event.physical_device_ordinal = physical_device_ordinal;
  event.memory_type = memory_type;
  event.buffer_usage = buffer_usage;
  event.length = length;
  event.alignment = 1;
  if (!iree_hal_amdgpu_logical_device_record_profile_memory_event(
          (iree_hal_device_t*)allocator->logical_device, &event)) {
    return;
  }

  release_data->profile_device = (iree_hal_device_t*)allocator->logical_device;
  release_data->length = length;
  release_data->memory_type = memory_type;
  release_data->buffer_usage = buffer_usage;
  release_data->profile_session_id = session_id;
  release_data->profile_allocation_id = allocation_id;
  release_data->profile_physical_device_ordinal = physical_device_ordinal;
}

static bool iree_hal_amdgpu_allocator_should_use_asan_pool(
    iree_hal_amdgpu_allocator_t* allocator,
    const iree_hal_amdgpu_allocator_placement_t* memory_placement) {
  return iree_hal_amdgpu_asan_state_is_enabled(
             &allocator->logical_device->asan) &&
         iree_all_bits_set(memory_placement->memory_type,
                           IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL) &&
         !iree_any_bit_set(memory_placement->memory_type,
                           IREE_HAL_MEMORY_TYPE_HOST_VISIBLE |
                               IREE_HAL_MEMORY_TYPE_DEVICE_UNCACHED);
}

static bool iree_hal_amdgpu_allocator_should_publish_asan_allocation(
    iree_hal_amdgpu_allocator_t* allocator,
    const iree_hal_amdgpu_allocator_placement_t* memory_placement) {
  return iree_hal_amdgpu_asan_state_is_enabled(
             &allocator->logical_device->asan) &&
         iree_any_bit_set(memory_placement->memory_type,
                          IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL |
                              IREE_HAL_MEMORY_TYPE_DEVICE_VISIBLE);
}

static iree_status_t iree_hal_amdgpu_allocator_allocate_asan_pool_buffer(
    iree_hal_amdgpu_allocator_t* allocator,
    const iree_hal_amdgpu_allocator_placement_t* memory_placement,
    iree_hal_queue_affinity_t requested_queue_affinity,
    iree_hal_buffer_params_t params, iree_device_size_t byte_length,
    iree_hal_buffer_t** out_buffer) {
  IREE_ASSERT_ARGUMENT(out_buffer);
  *out_buffer = NULL;

  if (IREE_UNLIKELY(memory_placement->physical_device_ordinal >=
                    allocator->logical_device->physical_device_count)) {
    return iree_make_status(
        IREE_STATUS_INTERNAL,
        "resolved AMDGPU physical device ordinal %" PRIu32
        " exceeds logical device physical device count %" PRIhsz,
        memory_placement->physical_device_ordinal,
        allocator->logical_device->physical_device_count);
  }
  iree_hal_amdgpu_physical_device_t* physical_device =
      allocator->logical_device
          ->physical_devices[memory_placement->physical_device_ordinal];
  if (IREE_UNLIKELY(!physical_device ||
                    !physical_device->default_pool_set.entries)) {
    return iree_make_status(
        IREE_STATUS_FAILED_PRECONDITION,
        "AMDGPU ASAN persistent allocation requires assigned default pools");
  }

  const iree_hal_amdgpu_queue_affinity_domain_t domain =
      iree_hal_amdgpu_allocator_queue_affinity_domain(allocator);
  iree_hal_queue_affinity_t pool_queue_affinity = 0;
  if (iree_hal_queue_affinity_is_any(requested_queue_affinity)) {
    IREE_RETURN_IF_ERROR(iree_hal_amdgpu_queue_affinity_for_physical_device(
        domain, memory_placement->physical_device_ordinal,
        &pool_queue_affinity));
    iree_hal_queue_affinity_and_into(pool_queue_affinity,
                                     domain.supported_affinity);
  } else if (iree_hal_amdgpu_queue_affinity_is_physical_device_local(
                 domain, requested_queue_affinity,
                 memory_placement->physical_device_ordinal)) {
    IREE_RETURN_IF_ERROR(iree_hal_amdgpu_queue_affinity_normalize(
        domain.supported_affinity, requested_queue_affinity,
        &pool_queue_affinity));
  } else {
    return iree_make_status(
        IREE_STATUS_INVALID_ARGUMENT,
        "AMDGPU ASAN pool allocation queue affinity 0x%016" PRIx64
        " spans queues outside physical device %" PRIu32,
        requested_queue_affinity, memory_placement->physical_device_ordinal);
  }
  params.queue_affinity = pool_queue_affinity;

  const iree_device_size_t pool_allocation_size =
      byte_length == 0 ? 4 : byte_length;
  iree_hal_buffer_t* allocation_buffer = NULL;
  iree_status_t status = iree_hal_pool_set_allocate_buffer(
      &physical_device->default_pool_set, params, pool_allocation_size,
      /*requester_frontier=*/NULL, iree_infinite_timeout(), &allocation_buffer);
  if (iree_status_is_ok(status) &&
      iree_hal_buffer_byte_length(allocation_buffer) != byte_length) {
    status = iree_hal_buffer_subspan(allocation_buffer, /*byte_offset=*/0,
                                     byte_length, allocator->host_allocator,
                                     out_buffer);
    iree_hal_buffer_release(allocation_buffer);
  } else if (iree_status_is_ok(status)) {
    *out_buffer = allocation_buffer;
  } else {
    iree_hal_buffer_release(allocation_buffer);
  }
  return status;
}

static void iree_hal_amdgpu_allocator_release_asan_allocation(
    void* user_data, iree_hal_buffer_t* buffer) {
  (void)buffer;
  iree_hal_amdgpu_asan_allocation_release_data_t* data =
      (iree_hal_amdgpu_asan_allocation_release_data_t*)user_data;
  IREE_TRACE_ZONE_BEGIN(z0);

  iree_hal_amdgpu_asan_state_publish_released_range(
      data->asan_state, (uint64_t)(uintptr_t)data->host_ptr,
      data->allocation_size);
  iree_hal_amdgpu_hsa_cleanup_assert_success(
      iree_hsa_amd_memory_pool_free_raw(data->libhsa, data->host_ptr));
  iree_allocator_free(data->host_allocator, data);

  IREE_TRACE_ZONE_END(z0);
}

static iree_status_t iree_hal_amdgpu_allocator_allocate_buffer(
    iree_hal_allocator_t* IREE_RESTRICT base_allocator,
    const iree_hal_buffer_params_t* IREE_RESTRICT params,
    iree_device_size_t allocation_size,
    iree_hal_buffer_t** IREE_RESTRICT out_buffer) {
  iree_hal_amdgpu_allocator_t* allocator =
      iree_hal_amdgpu_allocator_cast(base_allocator);
  const iree_device_size_t byte_length = allocation_size;
  IREE_TRACE_ZONE_BEGIN(z0);
  IREE_TRACE_ZONE_APPEND_VALUE_I64(z0, (int64_t)byte_length);

  // Coerce options into those required by the current device.
  iree_hal_buffer_params_t compat_params = *params;
  const iree_hal_queue_affinity_t requested_queue_affinity =
      params->queue_affinity;
  iree_hal_amdgpu_allocator_placement_t memory_placement;
  if (!iree_hal_amdgpu_allocator_resolve_placement(
          allocator, &compat_params, /*allow_vmm_host_access=*/false,
          &memory_placement)) {
#if IREE_STATUS_MODE
    iree_bitfield_string_temp_t temp0, temp1;
    iree_string_view_t memory_type_str =
        iree_hal_memory_type_format(params->type, &temp0);
    iree_string_view_t usage_str =
        iree_hal_buffer_usage_format(params->usage, &temp1);
    IREE_TRACE_ZONE_END(z0);
    return iree_make_status(
        IREE_STATUS_INVALID_ARGUMENT,
        "allocator cannot allocate a buffer with the given parameters; "
        "memory_type=%.*s, usage=%.*s",
        (int)memory_type_str.size, memory_type_str.data, (int)usage_str.size,
        usage_str.data);
#else
    IREE_TRACE_ZONE_END(z0);
    return iree_make_status(
        IREE_STATUS_INVALID_ARGUMENT,
        "allocator cannot allocate a buffer with the given parameters");
#endif  // IREE_STATUS_MODE
  }

  if (IREE_UNLIKELY(
          !iree_device_size_is_valid_alignment(params->min_alignment))) {
    IREE_TRACE_ZONE_END(z0);
    return iree_make_status(IREE_STATUS_INVALID_ARGUMENT,
                            "requested AMDGPU allocation alignment %" PRIu64
                            " is not a power-of-two",
                            (uint64_t)params->min_alignment);
  }
  if (IREE_UNLIKELY(params->min_alignment != 0 &&
                    params->min_alignment >
                        memory_placement.memory_pool->allocation_alignment)) {
    IREE_TRACE_ZONE_END(z0);
    return iree_make_status(
        IREE_STATUS_INVALID_ARGUMENT,
        "requested AMDGPU allocation alignment %" PRIu64
        " exceeds HSA memory pool alignment %" PRIu64,
        (uint64_t)params->min_alignment,
        (uint64_t)memory_placement.memory_pool->allocation_alignment);
  }

  if (iree_hal_amdgpu_allocator_should_use_asan_pool(allocator,
                                                     &memory_placement)) {
    iree_status_t status = iree_hal_amdgpu_allocator_allocate_asan_pool_buffer(
        allocator, &memory_placement, requested_queue_affinity, compat_params,
        byte_length, out_buffer);
    if (iree_status_is_ok(status)) {
      IREE_STATISTICS(iree_hal_allocator_statistics_record_alloc(
          &allocator->statistics, iree_hal_buffer_memory_type(*out_buffer),
          iree_hal_buffer_allocation_size(*out_buffer)));
    }
    IREE_TRACE_ZONE_END(z0);
    return status;
  }

  // Guard against 0-byte allocations and align to the HSA allocation granule.
  if (allocation_size == 0) allocation_size = 4;
  if (!iree_device_size_checked_align(
          allocation_size, memory_placement.memory_pool->allocation_granule,
          &allocation_size)) {
    IREE_TRACE_ZONE_END(z0);
    return iree_make_status(IREE_STATUS_RESOURCE_EXHAUSTED,
                            "allocation size %" PRIdsz
                            " overflows HSA memory pool allocation granule",
                            allocation_size);
  }
  if (IREE_UNLIKELY(allocation_size >
                    memory_placement.memory_pool->max_allocation_size)) {
    IREE_TRACE_ZONE_END(z0);
    return iree_make_status(
        IREE_STATUS_RESOURCE_EXHAUSTED,
        "AMDGPU allocation size %" PRIu64
        " exceeds HSA memory pool max allocation size %" PRIu64,
        (uint64_t)allocation_size,
        (uint64_t)memory_placement.memory_pool->max_allocation_size);
  }

  // Allocate directly from the resolved HSA memory pool.
  void* host_ptr = NULL;
  iree_hal_amdgpu_access_agent_list_t access_agents;
  iree_status_t status = iree_hsa_amd_memory_pool_allocate(
      IREE_LIBHSA(allocator->libhsa), memory_placement.memory_pool->memory_pool,
      (size_t)allocation_size, memory_placement.memory_pool->allocation_flags,
      &host_ptr);

  // Grant the physical devices selected by the buffer placement access. A
  // placement of ANY remains intentionally broad within the logical topology,
  // but never expands to all ROCR-visible platform agents.
  if (iree_status_is_ok(status)) {
    status = iree_hal_amdgpu_allocator_resolve_access_agents(
        allocator, compat_params.queue_affinity, &access_agents);
  }
  if (iree_status_is_ok(status)) {
    status = iree_hal_amdgpu_access_allow_agent_list(allocator->libhsa,
                                                     &access_agents, host_ptr);
  }

  bool asan_range_published = false;
  if (iree_status_is_ok(status) &&
      iree_hal_amdgpu_allocator_should_publish_asan_allocation(
          allocator, &memory_placement)) {
    status = iree_hal_amdgpu_asan_state_publish_allocated_range(
        &allocator->logical_device->asan, (uint64_t)(uintptr_t)host_ptr,
        allocation_size, (uint64_t)(uintptr_t)host_ptr, byte_length);
    asan_range_published = iree_status_is_ok(status);
  }

  iree_hal_amdgpu_asan_allocation_release_data_t* asan_release_data = NULL;
  if (iree_status_is_ok(status) && asan_range_published) {
    status = iree_allocator_malloc(allocator->host_allocator,
                                   sizeof(*asan_release_data),
                                   (void**)&asan_release_data);
    if (iree_status_is_ok(status)) {
      *asan_release_data = (iree_hal_amdgpu_asan_allocation_release_data_t){
          .libhsa = allocator->libhsa,
          .asan_state = &allocator->logical_device->asan,
          .host_ptr = host_ptr,
          .allocation_size = allocation_size,
          .host_allocator = allocator->host_allocator,
      };
    }
  }

  // Wrap in a HAL buffer.
  iree_hal_buffer_t* buffer = NULL;
  if (iree_status_is_ok(status)) {
    const iree_hal_buffer_placement_t buffer_placement = {
        .device = (iree_hal_device_t*)allocator->logical_device,
        .queue_affinity = compat_params.queue_affinity
                              ? compat_params.queue_affinity
                              : IREE_HAL_QUEUE_AFFINITY_ANY,
        .flags = IREE_HAL_BUFFER_PLACEMENT_FLAG_NONE,
    };
    iree_hal_buffer_release_callback_t release_callback =
        iree_hal_buffer_release_callback_null();
    if (asan_release_data != NULL) {
      release_callback = (iree_hal_buffer_release_callback_t){
          .fn = iree_hal_amdgpu_allocator_release_asan_allocation,
          .user_data = asan_release_data,
      };
    }
    status = iree_hal_amdgpu_buffer_create(
        allocator->libhsa, buffer_placement, memory_placement.memory_type,
        compat_params.access, compat_params.usage,
        memory_placement.atomic_memory_cells, allocation_size, byte_length,
        host_ptr, release_callback, allocator->host_allocator, &buffer);
  }

  if (iree_status_is_ok(status)) {
    IREE_TRACE_ALLOC_NAMED(IREE_HAL_AMDGPU_ALLOCATOR_ID, host_ptr,
                           (iree_host_size_t)allocation_size);
    IREE_STATISTICS(iree_hal_allocator_statistics_record_alloc(
        &allocator->statistics, compat_params.type, allocation_size));
    iree_hal_amdgpu_allocator_record_buffer_allocate(
        allocator, &memory_placement, compat_params, allocation_size, host_ptr,
        buffer);
    *out_buffer = buffer;
  } else {
    if (buffer != NULL) {
      iree_hal_buffer_release(buffer);
    } else {
      if (asan_range_published) {
        iree_hal_amdgpu_asan_state_publish_released_range(
            &allocator->logical_device->asan, (uint64_t)(uintptr_t)host_ptr,
            allocation_size);
      }
      if (host_ptr) {
        status = iree_status_join(
            status, iree_hsa_amd_memory_pool_free(
                        IREE_LIBHSA(allocator->libhsa), host_ptr));
      }
      if (asan_release_data != NULL) {
        iree_allocator_free(allocator->host_allocator, asan_release_data);
      }
    }
  }

  IREE_TRACE_ZONE_END(z0);
  return status;
}

static void iree_hal_amdgpu_allocator_deallocate_buffer(
    iree_hal_allocator_t* IREE_RESTRICT base_allocator,
    iree_hal_buffer_t* IREE_RESTRICT base_buffer) {
  IREE_TRACE_ZONE_BEGIN(z0);
  IREE_TRACE_ZONE_APPEND_VALUE_I64(
      z0, iree_hal_buffer_allocation_size(base_buffer));

  IREE_STATISTICS({
    iree_hal_amdgpu_allocator_t* allocator =
        iree_hal_amdgpu_allocator_cast(base_allocator);
    iree_hal_allocator_statistics_record_free(
        &allocator->statistics, iree_hal_buffer_memory_type(base_buffer),
        iree_hal_buffer_allocation_size(base_buffer));
  });

  // The buffer's destroy method handles freeing the HSA allocation.
  iree_hal_buffer_destroy(base_buffer);
  IREE_TRACE_ZONE_END(z0);
}

static void iree_hal_amdgpu_allocator_release_imported_host(
    void* user_data, iree_hal_buffer_t* buffer) {
  iree_hal_amdgpu_imported_host_release_data_t* data =
      (iree_hal_amdgpu_imported_host_release_data_t*)user_data;
  IREE_TRACE_ZONE_BEGIN(z0);

  iree_hal_amdgpu_hsa_cleanup_assert_success(
      iree_hsa_amd_memory_unlock_raw(data->libhsa, data->host_ptr));
  if (data->profile_allocation_id != 0) {
    iree_hal_profile_memory_event_t event =
        iree_hal_profile_memory_event_default();
    event.type = IREE_HAL_PROFILE_MEMORY_EVENT_TYPE_BUFFER_UNIMPORT;
    event.flags = IREE_HAL_PROFILE_MEMORY_EVENT_FLAG_EXTERNALLY_OWNED;
    event.allocation_id = data->profile_allocation_id;
    event.backing_id = (uint64_t)(uintptr_t)data->host_ptr;
    event.physical_device_ordinal = data->profile_physical_device_ordinal;
    event.memory_type = data->memory_type;
    event.buffer_usage = data->buffer_usage;
    event.length = data->length;
    event.alignment = 1;
    iree_hal_amdgpu_logical_device_record_profile_memory_event_for_session(
        data->profile_device, data->profile_session_id, &event);
  }
  if (data->caller_release_callback.fn) {
    data->caller_release_callback.fn(data->caller_release_callback.user_data,
                                     buffer);
  }
  iree_allocator_free(data->host_allocator, data);
  IREE_TRACE_ZONE_END(z0);
}

static void iree_hal_amdgpu_allocator_release_imported_device(
    void* user_data, iree_hal_buffer_t* buffer) {
  iree_hal_amdgpu_imported_device_release_data_t* data =
      (iree_hal_amdgpu_imported_device_release_data_t*)user_data;
  IREE_TRACE_ZONE_BEGIN(z0);

  if (data->profile_allocation_id != 0) {
    iree_hal_profile_memory_event_t event =
        iree_hal_profile_memory_event_default();
    event.type = IREE_HAL_PROFILE_MEMORY_EVENT_TYPE_BUFFER_UNIMPORT;
    event.flags = IREE_HAL_PROFILE_MEMORY_EVENT_FLAG_EXTERNALLY_OWNED;
    event.allocation_id = data->profile_allocation_id;
    event.backing_id = (uint64_t)(uintptr_t)data->device_ptr;
    event.physical_device_ordinal = data->profile_physical_device_ordinal;
    event.memory_type = data->memory_type;
    event.buffer_usage = data->buffer_usage;
    event.length = data->length;
    event.alignment = 1;
    iree_hal_amdgpu_logical_device_record_profile_memory_event_for_session(
        data->profile_device, data->profile_session_id, &event);
  }
  if (data->caller_release_callback.fn) {
    data->caller_release_callback.fn(data->caller_release_callback.user_data,
                                     buffer);
  }
  iree_allocator_free(data->host_allocator, data);
  IREE_TRACE_ZONE_END(z0);
}

static iree_status_t iree_hal_amdgpu_allocator_import_device_allocation(
    iree_hal_amdgpu_allocator_t* allocator,
    const iree_hal_buffer_params_t* params,
    const iree_hal_external_buffer_t* external_buffer,
    iree_hal_buffer_release_callback_t release_callback,
    iree_hal_buffer_t** out_buffer) {
  // HSA pointer metadata does not expose the allocation cache policy. Do not
  // claim that an externally allocated pointer is uncached without being able
  // to establish that invariant.
  if (iree_any_bit_set(params->type, IREE_HAL_MEMORY_TYPE_DEVICE_UNCACHED)) {
    return iree_make_status(
        IREE_STATUS_UNIMPLEMENTED,
        "AMDGPU device allocation import cannot verify uncached memory");
  }
  if (IREE_UNLIKELY(
          !iree_device_size_is_valid_alignment(params->min_alignment))) {
    return iree_make_status(IREE_STATUS_INVALID_ARGUMENT,
                            "requested AMDGPU import alignment %" PRIu64
                            " is not a power-of-two",
                            (uint64_t)params->min_alignment);
  }
  if (IREE_UNLIKELY(
          params->min_alignment != 0 &&
          (params->min_alignment > IREE_HOST_SIZE_MAX ||
           !iree_host_ptr_has_alignment(
               (void*)(uintptr_t)external_buffer->handle.device_allocation.ptr,
               (iree_host_size_t)params->min_alignment)))) {
    return iree_make_status(
        IREE_STATUS_INVALID_ARGUMENT,
        "device allocation import pointer does not satisfy requested AMDGPU "
        "alignment %" PRIu64,
        (uint64_t)params->min_alignment);
  }

  iree_hal_buffer_params_t compat_params = *params;
  iree_hal_amdgpu_allocator_placement_t memory_placement;
  if (!iree_hal_amdgpu_allocator_resolve_placement(
          allocator, &compat_params, /*allow_vmm_host_access=*/false,
          &memory_placement)) {
#if IREE_STATUS_MODE
    iree_bitfield_string_temp_t temp0, temp1;
    iree_string_view_t memory_type_str =
        iree_hal_memory_type_format(params->type, &temp0);
    iree_string_view_t usage_str =
        iree_hal_buffer_usage_format(params->usage, &temp1);
    return iree_make_status(
        IREE_STATUS_INVALID_ARGUMENT,
        "allocator cannot import a device allocation with the given "
        "parameters; memory_type=%.*s, usage=%.*s",
        (int)memory_type_str.size, memory_type_str.data, (int)usage_str.size,
        usage_str.data);
#else
    return iree_make_status(
        IREE_STATUS_INVALID_ARGUMENT,
        "allocator cannot import a device allocation with the given "
        "parameters");
#endif  // IREE_STATUS_MODE
  }
  iree_hal_amdgpu_pointer_range_t pointer_range;
  IREE_RETURN_IF_ERROR(iree_hal_amdgpu_allocator_query_device_pointer_range(
      allocator, compat_params.type, external_buffer, &pointer_range));

  iree_hal_amdgpu_access_agent_list_t access_agents;
  IREE_RETURN_IF_ERROR(iree_hal_amdgpu_allocator_resolve_access_agents(
      allocator, compat_params.queue_affinity, &access_agents));
  IREE_RETURN_IF_ERROR(iree_hal_amdgpu_access_allow_agent_list(
      allocator->libhsa, &access_agents, pointer_range.agent_base));
  IREE_RETURN_IF_ERROR(iree_hal_amdgpu_asan_state_publish_imported_range(
      &allocator->logical_device->asan,
      external_buffer->handle.device_allocation.ptr, external_buffer->size));

  iree_hal_amdgpu_imported_device_release_data_t* release_data = NULL;
  IREE_RETURN_IF_ERROR(iree_allocator_malloc(
      allocator->host_allocator, sizeof(*release_data), (void**)&release_data));
  memset(release_data, 0, sizeof(*release_data));
  release_data->device_ptr =
      (void*)(uintptr_t)external_buffer->handle.device_allocation.ptr;
  release_data->length = external_buffer->size;
  release_data->memory_type = pointer_range.memory_type;
  release_data->buffer_usage = compat_params.usage;
  release_data->profile_physical_device_ordinal =
      pointer_range.physical_device_ordinal;
  release_data->host_allocator = allocator->host_allocator;
  release_data->caller_release_callback = release_callback;

  iree_hal_buffer_t* buffer = NULL;
  iree_hal_buffer_release_callback_t imported_release_callback = {
      .fn = iree_hal_amdgpu_allocator_release_imported_device,
      .user_data = release_data,
  };
  const iree_hal_buffer_placement_t placement = {
      .device = (iree_hal_device_t*)allocator->logical_device,
      .queue_affinity = compat_params.queue_affinity
                            ? compat_params.queue_affinity
                            : IREE_HAL_QUEUE_AFFINITY_ANY,
      .flags = IREE_HAL_BUFFER_PLACEMENT_FLAG_NONE,
  };
  const iree_hal_amdgpu_atomic_memory_cell_flags_t atomic_memory_cells =
      iree_hal_amdgpu_allocator_select_imported_device_cells(
          allocator, &memory_placement, &pointer_range);
  iree_status_t status = iree_hal_amdgpu_buffer_create(
      allocator->libhsa, placement, pointer_range.memory_type,
      compat_params.access, compat_params.usage, atomic_memory_cells,
      external_buffer->size, external_buffer->size,
      (void*)(uintptr_t)external_buffer->handle.device_allocation.ptr,
      imported_release_callback, allocator->host_allocator, &buffer);

  if (iree_status_is_ok(status)) {
    iree_hal_amdgpu_allocator_record_device_buffer_import(
        allocator, pointer_range.memory_type, compat_params.usage,
        (void*)(uintptr_t)external_buffer->handle.device_allocation.ptr,
        external_buffer->size, pointer_range.physical_device_ordinal,
        release_data);
    *out_buffer = buffer;
  } else {
    iree_allocator_free(allocator->host_allocator, release_data);
    iree_hal_buffer_release(buffer);
  }
  return status;
}

static iree_status_t iree_hal_amdgpu_allocator_import_buffer(
    iree_hal_allocator_t* IREE_RESTRICT base_allocator,
    const iree_hal_buffer_params_t* IREE_RESTRICT params,
    iree_hal_external_buffer_t* IREE_RESTRICT external_buffer,
    iree_hal_buffer_release_callback_t release_callback,
    iree_hal_buffer_t** IREE_RESTRICT out_buffer) {
  IREE_ASSERT_ARGUMENT(out_buffer);
  *out_buffer = NULL;
  iree_hal_amdgpu_allocator_t* allocator =
      iree_hal_amdgpu_allocator_cast(base_allocator);

  if (IREE_UNLIKELY(external_buffer->flags !=
                    IREE_HAL_EXTERNAL_BUFFER_FLAG_NONE)) {
    return iree_make_status(IREE_STATUS_INVALID_ARGUMENT,
                            "unsupported AMDGPU external buffer flags: 0x%x",
                            external_buffer->flags);
  }

  switch (external_buffer->type) {
    case IREE_HAL_EXTERNAL_BUFFER_TYPE_HOST_ALLOCATION:
      break;
    case IREE_HAL_EXTERNAL_BUFFER_TYPE_DEVICE_ALLOCATION:
      return iree_hal_amdgpu_allocator_import_device_allocation(
          allocator, params, external_buffer, release_callback, out_buffer);
    case IREE_HAL_EXTERNAL_BUFFER_TYPE_OPAQUE_FD:
    case IREE_HAL_EXTERNAL_BUFFER_TYPE_OPAQUE_WIN32:
      return iree_make_status(IREE_STATUS_UNIMPLEMENTED,
                              "AMDGPU external buffer type not supported");
    default:
      return iree_make_status(IREE_STATUS_INVALID_ARGUMENT,
                              "invalid AMDGPU external buffer type");
  }

  if (IREE_UNLIKELY(!external_buffer->handle.host_allocation.ptr)) {
    return iree_make_status(IREE_STATUS_INVALID_ARGUMENT,
                            "host allocation import requires a non-null ptr");
  }
  if (IREE_UNLIKELY(
          !iree_device_size_is_valid_alignment(params->min_alignment))) {
    return iree_make_status(IREE_STATUS_INVALID_ARGUMENT,
                            "requested AMDGPU import alignment %" PRIu64
                            " is not a power-of-two",
                            (uint64_t)params->min_alignment);
  }
  if (IREE_UNLIKELY(params->min_alignment != 0 &&
                    (params->min_alignment > IREE_HOST_SIZE_MAX ||
                     !iree_host_ptr_has_alignment(
                         external_buffer->handle.host_allocation.ptr,
                         (iree_host_size_t)params->min_alignment)))) {
    return iree_make_status(
        IREE_STATUS_INVALID_ARGUMENT,
        "host allocation import pointer does not satisfy requested AMDGPU "
        "alignment %" PRIu64,
        (uint64_t)params->min_alignment);
  }
  if (IREE_UNLIKELY(external_buffer->size == 0)) {
    return iree_make_status(IREE_STATUS_INVALID_ARGUMENT,
                            "host allocation import requires a non-zero size");
  }
  iree_hal_buffer_params_t compat_params = *params;
  compat_params.type &= ~IREE_HAL_MEMORY_TYPE_OPTIMAL;
  compat_params.type |= IREE_HAL_MEMORY_TYPE_HOST_LOCAL |
                        IREE_HAL_MEMORY_TYPE_HOST_COHERENT |
                        IREE_HAL_MEMORY_TYPE_DEVICE_VISIBLE;

  iree_hal_amdgpu_allocator_placement_t memory_placement;
  iree_device_size_t allocation_size = external_buffer->size;
  iree_hal_buffer_compatibility_t compatibility =
      iree_hal_amdgpu_allocator_query_buffer_compatibility_impl(
          allocator, &compat_params, &allocation_size, &memory_placement);
  if (!iree_all_bits_set(compatibility,
                         IREE_HAL_BUFFER_COMPATIBILITY_IMPORTABLE)) {
#if IREE_STATUS_MODE
    iree_bitfield_string_temp_t temp0, temp1, temp2;
    iree_string_view_t memory_type_str =
        iree_hal_memory_type_format(params->type, &temp0);
    iree_string_view_t usage_str =
        iree_hal_buffer_usage_format(params->usage, &temp1);
    iree_string_view_t compatibility_str =
        iree_hal_buffer_compatibility_format(compatibility, &temp2);
    return iree_make_status(
        IREE_STATUS_INVALID_ARGUMENT,
        "allocator cannot import a buffer with the given parameters; "
        "memory_type=%.*s, usage=%.*s, compatibility=%.*s",
        (int)memory_type_str.size, memory_type_str.data, (int)usage_str.size,
        usage_str.data, (int)compatibility_str.size, compatibility_str.data);
#else
    return iree_make_status(
        IREE_STATUS_INVALID_ARGUMENT,
        "allocator cannot import a buffer with the given parameters");
#endif  // IREE_STATUS_MODE
  }

  IREE_TRACE_ZONE_BEGIN(z0);
  IREE_TRACE_ZONE_APPEND_VALUE_I64(z0, external_buffer->size);
  void* host_ptr = external_buffer->handle.host_allocation.ptr;
  void* agent_ptr = NULL;
  iree_hal_amdgpu_access_agent_list_t access_agents;
  iree_status_t status = iree_hal_amdgpu_allocator_resolve_access_agents(
      allocator, compat_params.queue_affinity, &access_agents);
  if (iree_status_is_ok(status)) {
    status = iree_hal_amdgpu_access_lock_host_allocation_to_pool(
        allocator->libhsa, &access_agents,
        memory_placement.memory_pool->memory_pool, host_ptr,
        external_buffer->size, &agent_ptr);
  }
  if (iree_status_is_ok(status)) {
    status = iree_hal_amdgpu_asan_state_publish_imported_range(
        &allocator->logical_device->asan, (uint64_t)(uintptr_t)agent_ptr,
        external_buffer->size);
  }

  iree_hal_amdgpu_imported_host_release_data_t* release_data = NULL;
  if (iree_status_is_ok(status)) {
    status =
        iree_allocator_malloc(allocator->host_allocator, sizeof(*release_data),
                              (void**)&release_data);
    if (iree_status_is_ok(status)) {
      memset(release_data, 0, sizeof(*release_data));
    }
  }

  iree_hal_buffer_t* buffer = NULL;
  if (iree_status_is_ok(status)) {
    release_data->libhsa = allocator->libhsa;
    release_data->host_ptr = host_ptr;
    release_data->length = external_buffer->size;
    release_data->memory_type = compat_params.type;
    release_data->buffer_usage = compat_params.usage;
    release_data->profile_physical_device_ordinal = UINT32_MAX;
    release_data->host_allocator = allocator->host_allocator;
    release_data->caller_release_callback = release_callback;
    iree_hal_buffer_release_callback_t imported_release_callback = {
        .fn = iree_hal_amdgpu_allocator_release_imported_host,
        .user_data = release_data,
    };
    const iree_hal_buffer_placement_t placement = {
        .device = (iree_hal_device_t*)allocator->logical_device,
        .queue_affinity = compat_params.queue_affinity
                              ? compat_params.queue_affinity
                              : IREE_HAL_QUEUE_AFFINITY_ANY,
        .flags = IREE_HAL_BUFFER_PLACEMENT_FLAG_NONE,
    };
    status = iree_hal_amdgpu_buffer_create(
        allocator->libhsa, placement, compat_params.type, compat_params.access,
        compat_params.usage, memory_placement.atomic_memory_cells,
        external_buffer->size, external_buffer->size, agent_ptr,
        imported_release_callback, allocator->host_allocator, &buffer);
  }

  if (iree_status_is_ok(status)) {
    iree_hal_amdgpu_allocator_record_buffer_import(
        allocator, compat_params, external_buffer, release_data);
    *out_buffer = buffer;
  } else {
    if (release_data) {
      iree_allocator_free(allocator->host_allocator, release_data);
    }
    if (agent_ptr) {
      status = iree_status_join(
          status,
          iree_hsa_amd_memory_unlock(IREE_LIBHSA(allocator->libhsa), host_ptr));
    }
    iree_hal_buffer_release(buffer);
  }
  IREE_TRACE_ZONE_END(z0);
  return status;
}

static iree_status_t iree_hal_amdgpu_allocator_export_buffer(
    iree_hal_allocator_t* IREE_RESTRICT base_allocator,
    iree_hal_buffer_t* IREE_RESTRICT buffer,
    iree_hal_external_buffer_type_t requested_type,
    iree_hal_external_buffer_flags_t requested_flags,
    iree_hal_external_buffer_t* IREE_RESTRICT out_external_buffer) {
  (void)base_allocator;
  IREE_ASSERT_ARGUMENT(buffer);
  IREE_ASSERT_ARGUMENT(out_external_buffer);
  if (IREE_UNLIKELY(requested_flags != IREE_HAL_EXTERNAL_BUFFER_FLAG_NONE)) {
    return iree_make_status(IREE_STATUS_INVALID_ARGUMENT,
                            "unsupported AMDGPU external buffer export flags: "
                            "0x%x",
                            requested_flags);
  }

  iree_hal_buffer_t* allocated_buffer =
      iree_hal_buffer_allocated_buffer(buffer);
  void* base_ptr = iree_hal_amdgpu_buffer_device_pointer(allocated_buffer);
  if (IREE_UNLIKELY(!base_ptr)) {
    return iree_make_status(
        IREE_STATUS_UNAVAILABLE,
        "AMDGPU buffer has no HSA allocation pointer to export");
  }
  const iree_device_size_t byte_offset = iree_hal_buffer_byte_offset(buffer);
  const iree_device_size_t byte_length = iree_hal_buffer_byte_length(buffer);
  void* view_ptr = (uint8_t*)base_ptr + byte_offset;

  memset(out_external_buffer, 0, sizeof(*out_external_buffer));
  out_external_buffer->flags = requested_flags;
  out_external_buffer->type = requested_type;
  out_external_buffer->size = byte_length;

  switch (requested_type) {
    case IREE_HAL_EXTERNAL_BUFFER_TYPE_DEVICE_ALLOCATION: {
      if (IREE_UNLIKELY(
              !iree_all_bits_set(iree_hal_buffer_memory_type(buffer),
                                 IREE_HAL_MEMORY_TYPE_DEVICE_LOCAL))) {
        return iree_make_status(
            IREE_STATUS_UNAVAILABLE,
            "AMDGPU buffer memory type is not supported for export as an "
            "external device allocation");
      }
      out_external_buffer->handle.device_allocation.ptr =
          (uint64_t)(uintptr_t)view_ptr;
      return iree_ok_status();
    }

    case IREE_HAL_EXTERNAL_BUFFER_TYPE_HOST_ALLOCATION: {
      if (IREE_UNLIKELY(!iree_all_bits_set(iree_hal_buffer_memory_type(buffer),
                                           IREE_HAL_MEMORY_TYPE_HOST_LOCAL))) {
        return iree_make_status(
            IREE_STATUS_UNAVAILABLE,
            "AMDGPU buffer memory type is not supported for export as an "
            "external host allocation");
      }
      out_external_buffer->handle.host_allocation.ptr = view_ptr;
      return iree_ok_status();
    }

    case IREE_HAL_EXTERNAL_BUFFER_TYPE_OPAQUE_FD:
    case IREE_HAL_EXTERNAL_BUFFER_TYPE_OPAQUE_WIN32:
      return iree_make_status(
          IREE_STATUS_UNAVAILABLE,
          "AMDGPU buffer export does not support the requested external buffer "
          "type");

    default:
      return iree_make_status(IREE_STATUS_INVALID_ARGUMENT,
                              "invalid AMDGPU external buffer export type");
  }
}

static bool iree_hal_amdgpu_allocator_supports_virtual_memory(
    iree_hal_allocator_t* IREE_RESTRICT base_allocator) {
  iree_hal_amdgpu_allocator_t* allocator =
      iree_hal_amdgpu_allocator_cast(base_allocator);
  return iree_hal_amdgpu_allocator_supports_virtual_memory_internal(allocator);
}

static iree_status_t iree_hal_amdgpu_allocator_virtual_memory_query_granularity(
    iree_hal_allocator_t* IREE_RESTRICT base_allocator,
    iree_hal_buffer_params_t params,
    iree_device_size_t* IREE_RESTRICT out_minimum_page_size,
    iree_device_size_t* IREE_RESTRICT out_recommended_page_size) {
  IREE_ASSERT_ARGUMENT(out_minimum_page_size);
  IREE_ASSERT_ARGUMENT(out_recommended_page_size);
  *out_minimum_page_size = 0;
  *out_recommended_page_size = 0;
  iree_hal_amdgpu_allocator_t* allocator =
      iree_hal_amdgpu_allocator_cast(base_allocator);
  iree_hal_amdgpu_virtual_memory_placement_t placement;
  IREE_RETURN_IF_ERROR(
      iree_hal_amdgpu_allocator_resolve_virtual_memory_placement(
          allocator, &params, &placement));
  *out_minimum_page_size = placement.minimum_granule;
  *out_recommended_page_size = placement.recommended_granule;
  return iree_ok_status();
}

static iree_status_t iree_hal_amdgpu_allocator_virtual_memory_reserve(
    iree_hal_allocator_t* IREE_RESTRICT base_allocator,
    iree_hal_queue_affinity_t queue_affinity, iree_device_size_t size,
    iree_hal_buffer_t** IREE_RESTRICT out_virtual_buffer) {
  IREE_ASSERT_ARGUMENT(out_virtual_buffer);
  *out_virtual_buffer = NULL;
  iree_hal_amdgpu_allocator_t* allocator =
      iree_hal_amdgpu_allocator_cast(base_allocator);
  iree_hal_buffer_params_t params =
      iree_hal_amdgpu_allocator_virtual_buffer_params(queue_affinity);
  iree_hal_amdgpu_virtual_memory_placement_t placement;
  IREE_RETURN_IF_ERROR(
      iree_hal_amdgpu_allocator_resolve_virtual_memory_placement(
          allocator, &params, &placement));
  return iree_hal_amdgpu_virtual_memory_reserve(
      allocator->virtual_memory, placement, size, out_virtual_buffer);
}

static iree_status_t iree_hal_amdgpu_allocator_virtual_memory_release(
    iree_hal_allocator_t* IREE_RESTRICT base_allocator,
    iree_hal_buffer_t* IREE_RESTRICT virtual_buffer) {
  iree_hal_amdgpu_allocator_t* allocator =
      iree_hal_amdgpu_allocator_cast(base_allocator);
  IREE_RETURN_IF_ERROR(
      iree_hal_amdgpu_allocator_require_virtual_memory(allocator));
  return iree_hal_amdgpu_virtual_memory_release(allocator->virtual_memory,
                                                virtual_buffer);
}

static iree_status_t iree_hal_amdgpu_allocator_physical_memory_allocate(
    iree_hal_allocator_t* IREE_RESTRICT base_allocator,
    iree_hal_buffer_params_t params, iree_device_size_t size,
    iree_allocator_t host_allocator,
    iree_hal_physical_memory_t** IREE_RESTRICT out_physical_memory) {
  IREE_ASSERT_ARGUMENT(out_physical_memory);
  *out_physical_memory = NULL;
  iree_hal_amdgpu_allocator_t* allocator =
      iree_hal_amdgpu_allocator_cast(base_allocator);
  iree_hal_amdgpu_virtual_memory_placement_t placement;
  IREE_RETURN_IF_ERROR(
      iree_hal_amdgpu_allocator_resolve_virtual_memory_placement(
          allocator, &params, &placement));
  return iree_hal_amdgpu_physical_memory_allocate(
      allocator->virtual_memory, placement, size, host_allocator,
      out_physical_memory);
}

static iree_status_t iree_hal_amdgpu_allocator_physical_memory_free(
    iree_hal_allocator_t* IREE_RESTRICT base_allocator,
    iree_hal_physical_memory_t* IREE_RESTRICT physical_memory) {
  iree_hal_amdgpu_allocator_t* allocator =
      iree_hal_amdgpu_allocator_cast(base_allocator);
  IREE_RETURN_IF_ERROR(
      iree_hal_amdgpu_allocator_require_virtual_memory(allocator));
  return iree_hal_amdgpu_physical_memory_free(allocator->virtual_memory,
                                              physical_memory);
}

static iree_status_t iree_hal_amdgpu_allocator_virtual_memory_map(
    iree_hal_allocator_t* IREE_RESTRICT base_allocator,
    iree_hal_buffer_t* IREE_RESTRICT virtual_buffer,
    iree_device_size_t virtual_offset,
    iree_hal_physical_memory_t* IREE_RESTRICT physical_memory,
    iree_device_size_t physical_offset, iree_device_size_t size) {
  iree_hal_amdgpu_allocator_t* allocator =
      iree_hal_amdgpu_allocator_cast(base_allocator);
  IREE_RETURN_IF_ERROR(
      iree_hal_amdgpu_allocator_require_virtual_memory(allocator));
  return iree_hal_amdgpu_virtual_memory_map(
      allocator->virtual_memory, virtual_buffer, virtual_offset,
      physical_memory, physical_offset, size);
}

static iree_status_t iree_hal_amdgpu_allocator_virtual_memory_unmap(
    iree_hal_allocator_t* IREE_RESTRICT base_allocator,
    iree_hal_buffer_t* IREE_RESTRICT virtual_buffer,
    iree_device_size_t virtual_offset, iree_device_size_t size) {
  iree_hal_amdgpu_allocator_t* allocator =
      iree_hal_amdgpu_allocator_cast(base_allocator);
  IREE_RETURN_IF_ERROR(
      iree_hal_amdgpu_allocator_require_virtual_memory(allocator));
  return iree_hal_amdgpu_virtual_memory_unmap(
      allocator->virtual_memory, virtual_buffer, virtual_offset, size);
}

static iree_status_t iree_hal_amdgpu_allocator_virtual_memory_protect(
    iree_hal_allocator_t* IREE_RESTRICT base_allocator,
    iree_hal_buffer_t* IREE_RESTRICT virtual_buffer,
    iree_device_size_t virtual_offset, iree_device_size_t size,
    iree_hal_queue_affinity_t queue_affinity,
    iree_hal_virtual_memory_access_scope_t access_scope,
    iree_hal_memory_protection_t protection) {
  iree_hal_amdgpu_allocator_t* allocator =
      iree_hal_amdgpu_allocator_cast(base_allocator);
  IREE_RETURN_IF_ERROR(
      iree_hal_amdgpu_allocator_require_virtual_memory(allocator));
  return iree_hal_amdgpu_virtual_memory_protect(
      allocator->virtual_memory, virtual_buffer, virtual_offset, size,
      queue_affinity, access_scope, protection);
}

static iree_status_t iree_hal_amdgpu_allocator_virtual_memory_advise(
    iree_hal_allocator_t* IREE_RESTRICT base_allocator,
    iree_hal_buffer_t* IREE_RESTRICT virtual_buffer,
    iree_device_size_t virtual_offset, iree_device_size_t size,
    iree_hal_queue_affinity_t queue_affinity, iree_hal_memory_advice_t advice) {
  iree_hal_amdgpu_allocator_t* allocator =
      iree_hal_amdgpu_allocator_cast(base_allocator);
  IREE_RETURN_IF_ERROR(
      iree_hal_amdgpu_allocator_require_virtual_memory(allocator));
  return iree_hal_amdgpu_virtual_memory_advise(allocator->virtual_memory,
                                               virtual_buffer, virtual_offset,
                                               size, queue_affinity, advice);
}

static const iree_hal_allocator_vtable_t iree_hal_amdgpu_allocator_vtable = {
    .destroy = iree_hal_amdgpu_allocator_destroy,
    .host_allocator = iree_hal_amdgpu_allocator_host_allocator,
    .trim = iree_hal_amdgpu_allocator_trim,
    .query_statistics = iree_hal_amdgpu_allocator_query_statistics,
    .query_memory_heaps = iree_hal_amdgpu_allocator_query_memory_heaps,
    .query_buffer_compatibility =
        iree_hal_amdgpu_allocator_query_buffer_compatibility,
    .allocate_buffer = iree_hal_amdgpu_allocator_allocate_buffer,
    .deallocate_buffer = iree_hal_amdgpu_allocator_deallocate_buffer,
    .import_buffer = iree_hal_amdgpu_allocator_import_buffer,
    .export_buffer = iree_hal_amdgpu_allocator_export_buffer,
    .supports_virtual_memory =
        iree_hal_amdgpu_allocator_supports_virtual_memory,
    .virtual_memory_query_granularity =
        iree_hal_amdgpu_allocator_virtual_memory_query_granularity,
    .virtual_memory_reserve = iree_hal_amdgpu_allocator_virtual_memory_reserve,
    .virtual_memory_release = iree_hal_amdgpu_allocator_virtual_memory_release,
    .physical_memory_allocate =
        iree_hal_amdgpu_allocator_physical_memory_allocate,
    .physical_memory_free = iree_hal_amdgpu_allocator_physical_memory_free,
    .virtual_memory_map = iree_hal_amdgpu_allocator_virtual_memory_map,
    .virtual_memory_unmap = iree_hal_amdgpu_allocator_virtual_memory_unmap,
    .virtual_memory_protect = iree_hal_amdgpu_allocator_virtual_memory_protect,
    .virtual_memory_advise = iree_hal_amdgpu_allocator_virtual_memory_advise,
};
