#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x159e68230 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x159e62010 .scope module, "JR_tb" "JR_tb" 3 9;
 .timescale 0 0;
v0x159e7f480_0 .net "active", 0 0, v0x159e7d810_0;  1 drivers
v0x159e7f530_0 .var "clk", 0 0;
v0x159e7f5c0_0 .var "clk_enable", 0 0;
v0x159e7f650_0 .net "data_address", 31 0, L_0x159e84e50;  1 drivers
v0x159e7f6e0_0 .net "data_read", 0 0, v0x159e7e310_0;  1 drivers
v0x159e7f7b0_0 .var "data_readdata", 31 0;
v0x159e7f840_0 .net "data_write", 0 0, v0x159e7e430_0;  1 drivers
v0x159e7f8f0_0 .net "data_writedata", 31 0, v0x159e7e4c0_0;  1 drivers
v0x159e7f9a0_0 .net "instr_address", 31 0, L_0x159e85d30;  1 drivers
v0x159e7fad0_0 .var "instr_readdata", 31 0;
v0x159e7fb60_0 .net "register_v0", 31 0, L_0x159e848c0;  1 drivers
v0x159e7fc30_0 .var "reset", 0 0;
S_0x159e662c0 .scope module, "dut" "mips_cpu_harvard" 3 79, 4 1 0, S_0x159e62010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x159e842b0 .functor BUFZ 1, L_0x159e81ec0, C4<0>, C4<0>, C4<0>;
L_0x159e84a10 .functor BUFZ 32, L_0x159e84520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x159e84e50 .functor BUFZ 32, v0x159e77f00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x159e856d0 .functor OR 1, L_0x159e85330, L_0x159e855f0, C4<0>, C4<0>;
L_0x159e85860 .functor AND 1, L_0x159e85930, L_0x159e85c10, C4<1>, C4<1>;
L_0x159e85d30 .functor BUFZ 32, v0x159e7b2b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x160078208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x159e7c9f0_0 .net/2u *"_ivl_20", 15 0, L_0x160078208;  1 drivers
v0x159e7ca80_0 .net *"_ivl_23", 15 0, L_0x159e84ac0;  1 drivers
L_0x160078298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x159e7cb10_0 .net/2u *"_ivl_30", 31 0, L_0x160078298;  1 drivers
v0x159e7cba0_0 .net *"_ivl_34", 31 0, L_0x159e851e0;  1 drivers
L_0x1600782e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x159e7cc30_0 .net *"_ivl_37", 25 0, L_0x1600782e0;  1 drivers
L_0x160078328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x159e7cce0_0 .net/2u *"_ivl_38", 31 0, L_0x160078328;  1 drivers
v0x159e7cd90_0 .net *"_ivl_40", 0 0, L_0x159e85330;  1 drivers
v0x159e7ce30_0 .net *"_ivl_42", 31 0, L_0x159e85410;  1 drivers
L_0x160078370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x159e7cee0_0 .net *"_ivl_45", 25 0, L_0x160078370;  1 drivers
L_0x1600783b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x159e7cff0_0 .net/2u *"_ivl_46", 31 0, L_0x1600783b8;  1 drivers
v0x159e7d0a0_0 .net *"_ivl_48", 0 0, L_0x159e855f0;  1 drivers
v0x159e7d140_0 .net *"_ivl_52", 31 0, L_0x159e857c0;  1 drivers
L_0x160078400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x159e7d1f0_0 .net *"_ivl_55", 25 0, L_0x160078400;  1 drivers
L_0x160078448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x159e7d2a0_0 .net/2u *"_ivl_56", 31 0, L_0x160078448;  1 drivers
v0x159e7d350_0 .net *"_ivl_58", 0 0, L_0x159e85930;  1 drivers
v0x159e7d3f0_0 .net *"_ivl_61", 5 0, L_0x159e859d0;  1 drivers
L_0x160078490 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x159e7d4a0_0 .net/2u *"_ivl_62", 5 0, L_0x160078490;  1 drivers
v0x159e7d630_0 .net *"_ivl_64", 0 0, L_0x159e85c10;  1 drivers
v0x159e7d6c0_0 .net *"_ivl_7", 4 0, L_0x159e83ef0;  1 drivers
v0x159e7d760_0 .net *"_ivl_9", 4 0, L_0x159e83f90;  1 drivers
v0x159e7d810_0 .var "active", 0 0;
v0x159e7d8b0_0 .net "alu_control_out", 3 0, v0x159e78350_0;  1 drivers
v0x159e7d990_0 .net "alu_fcode", 5 0, L_0x159e84930;  1 drivers
v0x159e7da20_0 .net "alu_op", 1 0, L_0x159e83560;  1 drivers
v0x159e7dab0_0 .net "alu_op1", 31 0, L_0x159e84a10;  1 drivers
v0x159e7db40_0 .net "alu_op2", 31 0, L_0x159e84d50;  1 drivers
v0x159e7dbd0_0 .net "alu_out", 31 0, v0x159e77f00_0;  1 drivers
v0x159e7dc80_0 .net "alu_src", 0 0, L_0x159e817f0;  1 drivers
v0x159e7dd30_0 .net "alu_z_flag", 0 0, L_0x159e84f80;  1 drivers
v0x159e7dde0_0 .net "branch", 0 0, L_0x159e82f60;  1 drivers
v0x159e7de90_0 .net "clk", 0 0, v0x159e7f530_0;  1 drivers
v0x159e7df60_0 .net "clk_enable", 0 0, v0x159e7f5c0_0;  1 drivers
v0x159e7dff0_0 .net "curr_addr", 31 0, v0x159e7b2b0_0;  1 drivers
v0x159e7d550_0 .net "curr_addr_p4", 31 0, L_0x159e850a0;  1 drivers
v0x159e7e280_0 .net "data_address", 31 0, L_0x159e84e50;  alias, 1 drivers
v0x159e7e310_0 .var "data_read", 0 0;
v0x159e7e3a0_0 .net "data_readdata", 31 0, v0x159e7f7b0_0;  1 drivers
v0x159e7e430_0 .var "data_write", 0 0;
v0x159e7e4c0_0 .var "data_writedata", 31 0;
v0x159e7e550_0 .net "instr_address", 31 0, L_0x159e85d30;  alias, 1 drivers
v0x159e7e600_0 .net "instr_opcode", 5 0, L_0x159e80b60;  1 drivers
v0x159e7e6c0_0 .net "instr_readdata", 31 0, v0x159e7fad0_0;  1 drivers
v0x159e7e760_0 .net "j_type", 0 0, L_0x159e856d0;  1 drivers
v0x159e7e800_0 .net "jr_type", 0 0, L_0x159e85860;  1 drivers
v0x159e7e8a0_0 .net "mem_read", 0 0, L_0x159e82430;  1 drivers
v0x159e7e950_0 .net "mem_to_reg", 0 0, L_0x159e81a90;  1 drivers
v0x159e7ea00_0 .net "mem_write", 0 0, L_0x159e829d0;  1 drivers
v0x159e7eab0_0 .var "next_instr_addr", 31 0;
v0x159e7eb40_0 .net "offset", 31 0, L_0x159e84cb0;  1 drivers
v0x159e7ebe0_0 .net "reg_a_read_data", 31 0, L_0x159e84520;  1 drivers
v0x159e7eca0_0 .net "reg_a_read_index", 4 0, L_0x159e83dd0;  1 drivers
v0x159e7ed50_0 .net "reg_b_read_data", 31 0, L_0x159e847d0;  1 drivers
v0x159e7ee00_0 .net "reg_b_read_index", 4 0, L_0x159e838d0;  1 drivers
v0x159e7eeb0_0 .net "reg_dst", 0 0, L_0x159e81360;  1 drivers
v0x159e7ef60_0 .net "reg_write", 0 0, L_0x159e81ec0;  1 drivers
v0x159e7f010_0 .net "reg_write_data", 31 0, L_0x159e84150;  1 drivers
v0x159e7f0c0_0 .net "reg_write_enable", 0 0, L_0x159e842b0;  1 drivers
v0x159e7f170_0 .net "reg_write_index", 4 0, L_0x159e84030;  1 drivers
v0x159e7f220_0 .net "register_v0", 31 0, L_0x159e848c0;  alias, 1 drivers
v0x159e7f2d0_0 .net "reset", 0 0, v0x159e7fc30_0;  1 drivers
E_0x159e6c6a0/0 .event edge, v0x159e7a850_0, v0x159e77ff0_0, v0x159e7d550_0, v0x159e7eb40_0;
E_0x159e6c6a0/1 .event edge, v0x159e7e760_0, v0x159e7e6c0_0, v0x159e7e800_0, v0x159e7bdf0_0;
E_0x159e6c6a0 .event/or E_0x159e6c6a0/0, E_0x159e6c6a0/1;
L_0x159e80b60 .part v0x159e7fad0_0, 26, 6;
L_0x159e83dd0 .part v0x159e7fad0_0, 21, 5;
L_0x159e838d0 .part v0x159e7fad0_0, 16, 5;
L_0x159e83ef0 .part v0x159e7fad0_0, 11, 5;
L_0x159e83f90 .part v0x159e7fad0_0, 16, 5;
L_0x159e84030 .functor MUXZ 5, L_0x159e83f90, L_0x159e83ef0, L_0x159e81360, C4<>;
L_0x159e84150 .functor MUXZ 32, v0x159e77f00_0, v0x159e7f7b0_0, L_0x159e81a90, C4<>;
L_0x159e84930 .part v0x159e7fad0_0, 0, 6;
L_0x159e84ac0 .part v0x159e7fad0_0, 0, 16;
L_0x159e84cb0 .concat [ 16 16 0 0], L_0x159e84ac0, L_0x160078208;
L_0x159e84d50 .functor MUXZ 32, L_0x159e847d0, L_0x159e84cb0, L_0x159e817f0, C4<>;
L_0x159e850a0 .arith/sum 32, v0x159e7b2b0_0, L_0x160078298;
L_0x159e851e0 .concat [ 6 26 0 0], L_0x159e80b60, L_0x1600782e0;
L_0x159e85330 .cmp/eq 32, L_0x159e851e0, L_0x160078328;
L_0x159e85410 .concat [ 6 26 0 0], L_0x159e80b60, L_0x160078370;
L_0x159e855f0 .cmp/eq 32, L_0x159e85410, L_0x1600783b8;
L_0x159e857c0 .concat [ 6 26 0 0], L_0x159e80b60, L_0x160078400;
L_0x159e85930 .cmp/eq 32, L_0x159e857c0, L_0x160078448;
L_0x159e859d0 .part v0x159e7fad0_0, 0, 6;
L_0x159e85c10 .cmp/ne 6, L_0x159e859d0, L_0x160078490;
S_0x159e54de0 .scope module, "cpu_alu" "alu" 4 107, 5 1 0, S_0x159e662c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x160078250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x159e14e50_0 .net/2u *"_ivl_0", 31 0, L_0x160078250;  1 drivers
v0x159e77ce0_0 .net "control", 3 0, v0x159e78350_0;  alias, 1 drivers
v0x159e77d90_0 .net "op1", 31 0, L_0x159e84a10;  alias, 1 drivers
v0x159e77e50_0 .net "op2", 31 0, L_0x159e84d50;  alias, 1 drivers
v0x159e77f00_0 .var "result", 31 0;
v0x159e77ff0_0 .net "z_flag", 0 0, L_0x159e84f80;  alias, 1 drivers
E_0x159e5a190 .event edge, v0x159e77e50_0, v0x159e77d90_0, v0x159e77ce0_0;
L_0x159e84f80 .cmp/eq 32, v0x159e77f00_0, L_0x160078250;
S_0x159e78110 .scope module, "cpu_alu_control" "alu_control" 4 92, 6 1 0, S_0x159e662c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x159e78350_0 .var "alu_control_out", 3 0;
v0x159e78410_0 .net "alu_fcode", 5 0, L_0x159e84930;  alias, 1 drivers
v0x159e784b0_0 .net "alu_opcode", 1 0, L_0x159e83560;  alias, 1 drivers
E_0x159e78320 .event edge, v0x159e784b0_0, v0x159e78410_0;
S_0x159e785c0 .scope module, "cpu_control" "control" 4 35, 7 1 0, S_0x159e662c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x159e81360 .functor AND 1, L_0x159e80db0, L_0x159e81280, C4<1>, C4<1>;
L_0x159e81570 .functor AND 1, L_0x159e81490, L_0x159e80ed0, C4<1>, C4<1>;
L_0x159e81620 .functor AND 1, L_0x159e81570, L_0x159e81030, C4<1>, C4<1>;
L_0x159e817f0 .functor AND 1, L_0x159e81620, L_0x159e81710, C4<1>, C4<1>;
L_0x159e81a90 .functor AND 1, L_0x159e81920, L_0x159e80ed0, C4<1>, C4<1>;
L_0x159e81b80 .functor AND 1, L_0x159e80db0, L_0x159e80ed0, C4<1>, C4<1>;
L_0x159e81c90 .functor AND 1, L_0x159e81b80, L_0x159e81bf0, C4<1>, C4<1>;
L_0x159e81ec0 .functor AND 1, L_0x159e81c90, L_0x159e81dc0, C4<1>, C4<1>;
L_0x159e82050 .functor AND 1, L_0x159e81fb0, L_0x159e80ed0, C4<1>, C4<1>;
L_0x159e822a0 .functor AND 1, L_0x159e82050, L_0x159e82110, C4<1>, C4<1>;
L_0x159e82430 .functor AND 1, L_0x159e822a0, L_0x159e82310, C4<1>, C4<1>;
L_0x159e82230 .functor AND 1, L_0x159e82580, L_0x159e826a0, C4<1>, C4<1>;
L_0x159e82780 .functor AND 1, L_0x159e82230, L_0x159e81030, C4<1>, C4<1>;
L_0x159e829d0 .functor AND 1, L_0x159e82780, L_0x159e828a0, C4<1>, C4<1>;
L_0x159e81b00 .functor AND 1, L_0x159e82a40, L_0x159e82be0, C4<1>, C4<1>;
L_0x159e82830 .functor AND 1, L_0x159e81b00, L_0x159e82e20, C4<1>, C4<1>;
L_0x159e82f60 .functor AND 1, L_0x159e82830, L_0x159e81170, C4<1>, C4<1>;
L_0x159e831a0 .functor AND 1, L_0x159e80db0, L_0x159e83050, C4<1>, C4<1>;
L_0x159e832b0 .functor AND 1, L_0x159e831a0, L_0x159e83210, C4<1>, C4<1>;
L_0x159e82940 .functor AND 1, L_0x159e832b0, L_0x159e83400, C4<1>, C4<1>;
L_0x159e834a0 .functor AND 1, L_0x159e83640, L_0x159e837b0, C4<1>, C4<1>;
L_0x159e821b0 .functor AND 1, L_0x159e834a0, L_0x159e83360, C4<1>, C4<1>;
L_0x159e83b60 .functor AND 1, L_0x159e821b0, L_0x159e81170, C4<1>, C4<1>;
v0x159e788c0_0 .net *"_ivl_0", 31 0, L_0x159e80c80;  1 drivers
v0x159e78970_0 .net *"_ivl_102", 0 0, L_0x159e83640;  1 drivers
v0x159e78a10_0 .net *"_ivl_104", 0 0, L_0x159e837b0;  1 drivers
v0x159e78ac0_0 .net *"_ivl_106", 0 0, L_0x159e834a0;  1 drivers
v0x159e78b60_0 .net *"_ivl_108", 0 0, L_0x159e83360;  1 drivers
v0x159e78c40_0 .net *"_ivl_110", 0 0, L_0x159e821b0;  1 drivers
v0x159e78ce0_0 .net *"_ivl_112", 0 0, L_0x159e83b60;  1 drivers
L_0x1600780e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x159e78d80_0 .net/2u *"_ivl_12", 5 0, L_0x1600780e8;  1 drivers
L_0x160078130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x159e78e30_0 .net/2u *"_ivl_16", 5 0, L_0x160078130;  1 drivers
v0x159e78f40_0 .net *"_ivl_21", 0 0, L_0x159e81280;  1 drivers
v0x159e78fe0_0 .net *"_ivl_25", 0 0, L_0x159e81490;  1 drivers
v0x159e79080_0 .net *"_ivl_27", 0 0, L_0x159e81570;  1 drivers
v0x159e79120_0 .net *"_ivl_29", 0 0, L_0x159e81620;  1 drivers
L_0x160078010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x159e791c0_0 .net *"_ivl_3", 25 0, L_0x160078010;  1 drivers
v0x159e79270_0 .net *"_ivl_31", 0 0, L_0x159e81710;  1 drivers
v0x159e79310_0 .net *"_ivl_35", 0 0, L_0x159e81920;  1 drivers
v0x159e793b0_0 .net *"_ivl_39", 0 0, L_0x159e81b80;  1 drivers
L_0x160078058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x159e79540_0 .net/2u *"_ivl_4", 31 0, L_0x160078058;  1 drivers
v0x159e795d0_0 .net *"_ivl_41", 0 0, L_0x159e81bf0;  1 drivers
v0x159e79660_0 .net *"_ivl_43", 0 0, L_0x159e81c90;  1 drivers
v0x159e79700_0 .net *"_ivl_45", 0 0, L_0x159e81dc0;  1 drivers
v0x159e797a0_0 .net *"_ivl_49", 0 0, L_0x159e81fb0;  1 drivers
v0x159e79840_0 .net *"_ivl_51", 0 0, L_0x159e82050;  1 drivers
v0x159e798e0_0 .net *"_ivl_53", 0 0, L_0x159e82110;  1 drivers
v0x159e79980_0 .net *"_ivl_55", 0 0, L_0x159e822a0;  1 drivers
v0x159e79a20_0 .net *"_ivl_57", 0 0, L_0x159e82310;  1 drivers
v0x159e79ac0_0 .net *"_ivl_61", 0 0, L_0x159e82580;  1 drivers
v0x159e79b60_0 .net *"_ivl_63", 0 0, L_0x159e826a0;  1 drivers
v0x159e79c00_0 .net *"_ivl_65", 0 0, L_0x159e82230;  1 drivers
v0x159e79ca0_0 .net *"_ivl_67", 0 0, L_0x159e82780;  1 drivers
v0x159e79d40_0 .net *"_ivl_69", 0 0, L_0x159e828a0;  1 drivers
v0x159e79de0_0 .net *"_ivl_73", 0 0, L_0x159e82a40;  1 drivers
v0x159e79e80_0 .net *"_ivl_75", 0 0, L_0x159e82be0;  1 drivers
v0x159e79450_0 .net *"_ivl_77", 0 0, L_0x159e81b00;  1 drivers
v0x159e7a110_0 .net *"_ivl_79", 0 0, L_0x159e82e20;  1 drivers
L_0x1600780a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x159e7a1a0_0 .net/2u *"_ivl_8", 5 0, L_0x1600780a0;  1 drivers
v0x159e7a230_0 .net *"_ivl_81", 0 0, L_0x159e82830;  1 drivers
v0x159e7a2c0_0 .net *"_ivl_87", 0 0, L_0x159e83050;  1 drivers
v0x159e7a350_0 .net *"_ivl_89", 0 0, L_0x159e831a0;  1 drivers
v0x159e7a3f0_0 .net *"_ivl_91", 0 0, L_0x159e83210;  1 drivers
v0x159e7a490_0 .net *"_ivl_93", 0 0, L_0x159e832b0;  1 drivers
v0x159e7a530_0 .net *"_ivl_95", 0 0, L_0x159e83400;  1 drivers
v0x159e7a5d0_0 .net *"_ivl_97", 0 0, L_0x159e82940;  1 drivers
v0x159e7a670_0 .net "alu_op", 1 0, L_0x159e83560;  alias, 1 drivers
v0x159e7a730_0 .net "alu_src", 0 0, L_0x159e817f0;  alias, 1 drivers
v0x159e7a7c0_0 .net "beq", 0 0, L_0x159e81170;  1 drivers
v0x159e7a850_0 .net "branch", 0 0, L_0x159e82f60;  alias, 1 drivers
v0x159e7a8e0_0 .net "instr_opcode", 5 0, L_0x159e80b60;  alias, 1 drivers
v0x159e7a970_0 .var "jump", 0 0;
v0x159e7aa00_0 .net "lw", 0 0, L_0x159e80ed0;  1 drivers
v0x159e7aa90_0 .net "mem_read", 0 0, L_0x159e82430;  alias, 1 drivers
v0x159e7ab20_0 .net "mem_to_reg", 0 0, L_0x159e81a90;  alias, 1 drivers
v0x159e7abb0_0 .net "mem_write", 0 0, L_0x159e829d0;  alias, 1 drivers
v0x159e7ac50_0 .net "r_format", 0 0, L_0x159e80db0;  1 drivers
v0x159e7acf0_0 .net "reg_dst", 0 0, L_0x159e81360;  alias, 1 drivers
v0x159e7ad90_0 .net "reg_write", 0 0, L_0x159e81ec0;  alias, 1 drivers
v0x159e7ae30_0 .net "sw", 0 0, L_0x159e81030;  1 drivers
L_0x159e80c80 .concat [ 6 26 0 0], L_0x159e80b60, L_0x160078010;
L_0x159e80db0 .cmp/eq 32, L_0x159e80c80, L_0x160078058;
L_0x159e80ed0 .cmp/eq 6, L_0x159e80b60, L_0x1600780a0;
L_0x159e81030 .cmp/eq 6, L_0x159e80b60, L_0x1600780e8;
L_0x159e81170 .cmp/eq 6, L_0x159e80b60, L_0x160078130;
L_0x159e81280 .reduce/nor L_0x159e80ed0;
L_0x159e81490 .reduce/nor L_0x159e80db0;
L_0x159e81710 .reduce/nor L_0x159e81170;
L_0x159e81920 .reduce/nor L_0x159e80db0;
L_0x159e81bf0 .reduce/nor L_0x159e81030;
L_0x159e81dc0 .reduce/nor L_0x159e81170;
L_0x159e81fb0 .reduce/nor L_0x159e80db0;
L_0x159e82110 .reduce/nor L_0x159e81030;
L_0x159e82310 .reduce/nor L_0x159e81170;
L_0x159e82580 .reduce/nor L_0x159e80db0;
L_0x159e826a0 .reduce/nor L_0x159e80ed0;
L_0x159e828a0 .reduce/nor L_0x159e81170;
L_0x159e82a40 .reduce/nor L_0x159e80db0;
L_0x159e82be0 .reduce/nor L_0x159e80ed0;
L_0x159e82e20 .reduce/nor L_0x159e81030;
L_0x159e83050 .reduce/nor L_0x159e80ed0;
L_0x159e83210 .reduce/nor L_0x159e81030;
L_0x159e83400 .reduce/nor L_0x159e81170;
L_0x159e83560 .concat8 [ 1 1 0 0], L_0x159e83b60, L_0x159e82940;
L_0x159e83640 .reduce/nor L_0x159e80db0;
L_0x159e837b0 .reduce/nor L_0x159e80ed0;
L_0x159e83360 .reduce/nor L_0x159e81030;
S_0x159e7afc0 .scope module, "cpu_pc" "pc" 4 155, 8 1 0, S_0x159e662c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x159e7b200_0 .net "clk", 0 0, v0x159e7f530_0;  alias, 1 drivers
v0x159e7b2b0_0 .var "curr_addr", 31 0;
v0x159e7b360_0 .net "next_addr", 31 0, v0x159e7eab0_0;  1 drivers
v0x159e7b420_0 .net "reset", 0 0, v0x159e7fc30_0;  alias, 1 drivers
E_0x159e7b1b0 .event posedge, v0x159e7b200_0;
S_0x159e7b520 .scope module, "register" "regfile" 4 66, 9 1 0, S_0x159e662c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x159e84520 .functor BUFZ 32, L_0x159e84360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x159e847d0 .functor BUFZ 32, L_0x159e84610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x159e7c1e0_2 .array/port v0x159e7c1e0, 2;
L_0x159e848c0 .functor BUFZ 32, v0x159e7c1e0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x159e7b890_0 .net *"_ivl_0", 31 0, L_0x159e84360;  1 drivers
v0x159e7b930_0 .net *"_ivl_10", 6 0, L_0x159e846b0;  1 drivers
L_0x1600781c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x159e7b9d0_0 .net *"_ivl_13", 1 0, L_0x1600781c0;  1 drivers
v0x159e7ba80_0 .net *"_ivl_2", 6 0, L_0x159e84400;  1 drivers
L_0x160078178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x159e7bb30_0 .net *"_ivl_5", 1 0, L_0x160078178;  1 drivers
v0x159e7bc20_0 .net *"_ivl_8", 31 0, L_0x159e84610;  1 drivers
v0x159e7bcd0_0 .net "r_clk", 0 0, v0x159e7f530_0;  alias, 1 drivers
v0x159e7bd60_0 .net "r_clk_enable", 0 0, v0x159e7f5c0_0;  alias, 1 drivers
v0x159e7bdf0_0 .net "read_data1", 31 0, L_0x159e84520;  alias, 1 drivers
v0x159e7bf20_0 .net "read_data2", 31 0, L_0x159e847d0;  alias, 1 drivers
v0x159e7bfd0_0 .net "read_reg1", 4 0, L_0x159e83dd0;  alias, 1 drivers
v0x159e7c080_0 .net "read_reg2", 4 0, L_0x159e838d0;  alias, 1 drivers
v0x159e7c130_0 .net "register_v0", 31 0, L_0x159e848c0;  alias, 1 drivers
v0x159e7c1e0 .array "registers", 0 31, 31 0;
v0x159e7c580_0 .net "reset", 0 0, v0x159e7fc30_0;  alias, 1 drivers
v0x159e7c630_0 .net "write_control", 0 0, L_0x159e842b0;  alias, 1 drivers
v0x159e7c6c0_0 .net "write_data", 31 0, L_0x159e84150;  alias, 1 drivers
v0x159e7c850_0 .net "write_reg", 4 0, L_0x159e84030;  alias, 1 drivers
L_0x159e84360 .array/port v0x159e7c1e0, L_0x159e84400;
L_0x159e84400 .concat [ 5 2 0 0], L_0x159e83dd0, L_0x160078178;
L_0x159e84610 .array/port v0x159e7c1e0, L_0x159e846b0;
L_0x159e846b0 .concat [ 5 2 0 0], L_0x159e838d0, L_0x1600781c0;
S_0x159e52e50 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x159e85e80 .functor BUFZ 32, L_0x159e85de0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x159e7fcf0_0 .net *"_ivl_0", 31 0, L_0x159e85de0;  1 drivers
o0x160042440 .functor BUFZ 1, C4<z>; HiZ drive
v0x159e7fd90_0 .net "clk", 0 0, o0x160042440;  0 drivers
o0x160042470 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x159e7fe30_0 .net "data_address", 31 0, o0x160042470;  0 drivers
o0x1600424a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x159e7fed0_0 .net "data_read", 0 0, o0x1600424a0;  0 drivers
v0x159e7ff70_0 .net "data_readdata", 31 0, L_0x159e85e80;  1 drivers
o0x160042500 .functor BUFZ 1, C4<z>; HiZ drive
v0x159e80060_0 .net "data_write", 0 0, o0x160042500;  0 drivers
o0x160042530 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x159e80100_0 .net "data_writedata", 31 0, o0x160042530;  0 drivers
v0x159e801b0_0 .var/i "i", 31 0;
v0x159e80260 .array "ram", 0 65535, 31 0;
E_0x159e7fcc0 .event posedge, v0x159e7fd90_0;
L_0x159e85de0 .array/port v0x159e80260, o0x160042470;
S_0x159e67ec0 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x159e45ec0 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x159e861d0 .functor BUFZ 32, L_0x159e85f30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x159e80640_0 .net *"_ivl_0", 31 0, L_0x159e85f30;  1 drivers
v0x159e80700_0 .net *"_ivl_3", 29 0, L_0x159e85fd0;  1 drivers
v0x159e807a0_0 .net *"_ivl_4", 31 0, L_0x159e86070;  1 drivers
L_0x1600784d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x159e80840_0 .net *"_ivl_7", 1 0, L_0x1600784d8;  1 drivers
o0x1600427a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x159e808f0_0 .net "instr_address", 31 0, o0x1600427a0;  0 drivers
v0x159e809e0_0 .net "instr_readdata", 31 0, L_0x159e861d0;  1 drivers
v0x159e80a90 .array "memory1", 0 1073741823, 31 0;
L_0x159e85f30 .array/port v0x159e80a90, L_0x159e86070;
L_0x159e85fd0 .part o0x1600427a0, 0, 30;
L_0x159e86070 .concat [ 30 2 0 0], L_0x159e85fd0, L_0x1600784d8;
S_0x159e803f0 .scope begin, "$unm_blk_18" "$unm_blk_18" 11 9, 11 9 0, S_0x159e67ec0;
 .timescale 0 0;
v0x159e805b0_0 .var/i "i", 31 0;
    .scope S_0x159e7b520;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e7c1e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e7c1e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e7c1e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e7c1e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e7c1e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e7c1e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e7c1e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e7c1e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e7c1e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e7c1e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e7c1e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e7c1e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e7c1e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e7c1e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e7c1e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e7c1e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e7c1e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e7c1e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e7c1e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e7c1e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e7c1e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e7c1e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e7c1e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e7c1e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e7c1e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e7c1e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e7c1e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e7c1e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e7c1e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e7c1e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e7c1e0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e7c1e0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x159e7b520;
T_1 ;
    %wait E_0x159e7b1b0;
    %load/vec4 v0x159e7c580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e7c1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e7c1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e7c1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e7c1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e7c1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e7c1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e7c1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e7c1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e7c1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e7c1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e7c1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e7c1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e7c1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e7c1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e7c1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e7c1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e7c1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e7c1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e7c1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e7c1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e7c1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e7c1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e7c1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e7c1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e7c1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e7c1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e7c1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e7c1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e7c1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e7c1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e7c1e0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e7c1e0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x159e7bd60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x159e7c630_0;
    %load/vec4 v0x159e7c850_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x159e7c6c0_0;
    %load/vec4 v0x159e7c850_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e7c1e0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x159e78110;
T_2 ;
    %wait E_0x159e78320;
    %load/vec4 v0x159e784b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x159e78350_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x159e784b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x159e78350_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x159e784b0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x159e78410_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x159e78350_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x159e78350_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x159e78350_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x159e78350_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x159e78350_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x159e54de0;
T_3 ;
    %wait E_0x159e5a190;
    %load/vec4 v0x159e77ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x159e77f00_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x159e77d90_0;
    %load/vec4 v0x159e77e50_0;
    %and;
    %assign/vec4 v0x159e77f00_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x159e77d90_0;
    %load/vec4 v0x159e77e50_0;
    %or;
    %assign/vec4 v0x159e77f00_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x159e77d90_0;
    %load/vec4 v0x159e77e50_0;
    %add;
    %assign/vec4 v0x159e77f00_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x159e77d90_0;
    %load/vec4 v0x159e77e50_0;
    %sub;
    %assign/vec4 v0x159e77f00_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x159e77d90_0;
    %load/vec4 v0x159e77e50_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x159e77f00_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x159e77d90_0;
    %load/vec4 v0x159e77e50_0;
    %or;
    %inv;
    %assign/vec4 v0x159e77f00_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x159e7afc0;
T_4 ;
    %wait E_0x159e7b1b0;
    %load/vec4 v0x159e7b420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x159e7b2b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x159e7b360_0;
    %assign/vec4 v0x159e7b2b0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x159e662c0;
T_5 ;
    %wait E_0x159e6c6a0;
    %load/vec4 v0x159e7dde0_0;
    %load/vec4 v0x159e7dd30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x159e7d550_0;
    %load/vec4 v0x159e7eb40_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x159e7eab0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x159e7e760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x159e7d550_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x159e7e6c0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x159e7eab0_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x159e7e800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x159e7ebe0_0;
    %store/vec4 v0x159e7eab0_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x159e7d550_0;
    %store/vec4 v0x159e7eab0_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x159e662c0;
T_6 ;
    %pushi/vec4 10, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x159e7b1b0;
    %vpi_call/w 4 147 "$display", "next_instr_addr is %d, reg_a_read_data is %b, data is %b", v0x159e7eab0_0, v0x159e7ebe0_0, v0x159e7e3a0_0 {0 0 0};
    %vpi_call/w 4 148 "$display", "reg_write_data is %b", v0x159e7f010_0 {0 0 0};
    %vpi_call/w 4 149 "$display", "mem_to_reg is %b, reg_a_read_index is %b, reg_write_index is %b", v0x159e7e950_0, v0x159e7eca0_0, v0x159e7f170_0 {0 0 0};
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %end;
    .thread T_6;
    .scope S_0x159e62010;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x159e7f530_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x159e7f530_0;
    %inv;
    %store/vec4 v0x159e7f530_0, 0, 1;
    %delay 1, 0;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 43 "$fatal", 32'sb00000000000000000000000000000101, "clock ran to the end" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x159e62010;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x159e7fc30_0, 0, 1;
    %wait E_0x159e7b1b0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x159e7fc30_0, 0, 1;
    %wait E_0x159e7b1b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x159e7fc30_0, 0, 1;
    %wait E_0x159e7b1b0;
    %vpi_call/w 3 55 "$display", v0x159e7f9a0_0 {0 0 0};
    %vpi_call/w 3 56 "$display", v0x159e7fb60_0 {0 0 0};
    %wait E_0x159e7b1b0;
    %pushi/vec4 2355232772, 0, 32;
    %store/vec4 v0x159e7fad0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x159e7f7b0_0, 0, 32;
    %wait E_0x159e7b1b0;
    %wait E_0x159e7b1b0;
    %pushi/vec4 4194312, 0, 32;
    %store/vec4 v0x159e7fad0_0, 0, 32;
    %wait E_0x159e7b1b0;
    %vpi_call/w 3 68 "$display", "instruction is now %b, which is in dec %d", v0x159e7f9a0_0, v0x159e7f9a0_0 {0 0 0};
    %wait E_0x159e7b1b0;
    %vpi_call/w 3 71 "$display", "instruction is now %b, which is in dec %d", v0x159e7f9a0_0, v0x159e7f9a0_0 {0 0 0};
    %vpi_call/w 3 75 "$display", "succ" {0 0 0};
    %vpi_call/w 3 76 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x159e52e50;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x159e801b0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x159e801b0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x159e801b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e80260, 0, 4;
    %load/vec4 v0x159e801b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x159e801b0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x159e52e50;
T_10 ;
    %wait E_0x159e7fcc0;
    %load/vec4 v0x159e80060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x159e80100_0;
    %ix/getv 3, v0x159e7fe30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x159e80260, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x159e67ec0;
T_11 ;
    %fork t_1, S_0x159e803f0;
    %jmp t_0;
    .scope S_0x159e803f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x159e805b0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x159e805b0_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x159e805b0_0;
    %store/vec4a v0x159e80a90, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x159e805b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x159e805b0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e80a90, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e80a90, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x159e80a90, 4, 0;
    %end;
    .scope S_0x159e67ec0;
t_0 %join;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/jr_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
