Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 73199549352a4fc994d727d5db0142d3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot adder_test_behav xil_defaultlib.adder_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'A' [C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/bit_adder/bit_adder.srcs/sim_1/new/adder_test.v:28]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'B' [C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/bit_adder/bit_adder.srcs/sim_1/new/adder_test.v:29]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'X' [C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/bit_adder/bit_adder.srcs/sim_1/new/adder_test.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_bitadder
Compiling module xil_defaultlib.adder_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot adder_test_behav
