Source Block: hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@319:337@HdlStmProcess
    end
  end

  // adc-status
 
  always @(posedge l_clk) begin
    if (rx_valid == 1'b1) begin
      if (rx_frame_d == rx_frame_s) begin
        adc_status_p <= rx_locked;
      end else begin
        adc_status_p <= 1'b0;
      end
    end
  end

  // transfer to common clock

  always @(negedge l_clk) begin
    adc_valid_n <= adc_valid_p;

Diff Content:
- 326       if (rx_frame_d == rx_frame_s) begin
+ 326       if (rx_frame_d == rx_frame_d_s) begin

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_ad9361/xilinx/axi_ad9361_cmos_if.v@243:259
    endcase
  end

  // adc-status

  always @(posedge l_clk) begin
    if (rx_frame == rx_frame_s) begin
      adc_status_p <= rx_locked;
    end else begin
      adc_status_p <= 1'b0;
    end
  end

  // transfer to common clock

  always @(negedge l_clk) begin
    adc_valid_n <= adc_valid_p;

Clone Blocks 2:
hdl/library/axi_ad9361/altera/axi_ad9361_lvds_if.v@312:328
    endcase
  end

  // adc-status
 
  always @(posedge l_clk) begin
    if (rx_frame_d == rx_frame_s) begin
      adc_status_p <= locked_s;
    end else begin
      adc_status_p <= 1'b0;
    end
  end

  // transfer to common clock

  always @(negedge l_clk) begin
    adc_valid_n <= adc_valid_p;

