module and_gate(a,b,c);
  input a,b;
  output c;
  and(#5,3) a1(c,a,b);
endmodule
 
module test();
  reg [1:0]dd;
  wire d;
  and_gate a1(dd[0],dd[1],d);
  
  initial
  begin
    dd[0]=0;
    dd[1]=1;
    
 end
 endmodule
