# fault sim result
# input: circuit.bench
# input: input_fsd.txt
# input: f_list.txt

tv1 = 000000 -> 0000 (good)
detected:
b2-SA-1: 000000 -> 0100

tv2 = 111111 -> 1110 (good)
detected:
Z0-IN-a0-SA-0: 111111 -> 1111
Zco-IN-g-SA-0: 111111 -> 0110

tv3 = 101010 -> 0111 (good)
detected:
g-IN-a2-SA-1: 101010 -> 1111

tv4 = 010101 -> 0111 (good)
detected:
Z0-IN-a0-SA-0: 010101 -> 0110
b2-SA-1: 010101 -> 1011
total detected faults: 6

undetected faults: -1
j-IN-f-SA-0
