{"name":"oak-verilog","vers":"0.0.0","deps":[{"name":"oak-core","req":"^0.0.0","features":[],"optional":false,"default_features":true,"target":null,"kind":"normal"},{"name":"oak-core","req":"^0.0.0","features":["testing"],"optional":false,"default_features":true,"target":null,"kind":"dev"},{"name":"serde","req":"^1.0.228","features":["derive"],"optional":false,"default_features":true,"target":null,"kind":"normal"}],"cksum":"942859d4ce9f5e531821cf769d1299ba0287927e772255d43f17943a49794962","features":{},"yanked":false}
