
*** Running xst
    with args -ifn "mojo_top_0.xst" -ofn "mojo_top_0.srp" -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/Ken/Documents/mojo/IO Shield/work/planAhead/IO Shield/IO Shield.srcs/sources_1/imports/verilog/zvnvalues_6.v" into library work
Parsing module <zvnvalues_6>.
Analyzing Verilog file "C:/Users/Ken/Documents/mojo/IO Shield/work/planAhead/IO Shield/IO Shield.srcs/sources_1/imports/verilog/shifter_4.v" into library work
Parsing module <shifter_4>.
Analyzing Verilog file "C:/Users/Ken/Documents/mojo/IO Shield/work/planAhead/IO Shield/IO Shield.srcs/sources_1/imports/verilog/compare_3.v" into library work
Parsing module <compare_3>.
Analyzing Verilog file "C:/Users/Ken/Documents/mojo/IO Shield/work/planAhead/IO Shield/IO Shield.srcs/sources_1/imports/verilog/boolean_5.v" into library work
Parsing module <boolean_5>.
Analyzing Verilog file "C:/Users/Ken/Documents/mojo/IO Shield/work/planAhead/IO Shield/IO Shield.srcs/sources_1/imports/verilog/adder_2.v" into library work
Parsing module <adder_2>.
Analyzing Verilog file "C:/Users/Ken/Documents/mojo/IO Shield/work/planAhead/IO Shield/IO Shield.srcs/sources_1/imports/verilog/alu_1.v" into library work
Parsing module <alu_1>.
Analyzing Verilog file "C:/Users/Ken/Documents/mojo/IO Shield/work/planAhead/IO Shield/IO Shield.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <alu_1>.

Elaborating module <adder_2>.

Elaborating module <compare_3>.

Elaborating module <shifter_4>.

Elaborating module <boolean_5>.

Elaborating module <zvnvalues_6>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/Ken/Documents/mojo/IO Shield/work/planAhead/IO Shield/IO Shield.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_dip<23:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <M_display_q>.
    Found 16-bit register for signal <M_b_q>.
    Found 16-bit register for signal <M_a_q>.
    Found 16-bit register for signal <M_dip16_q>.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 55
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 55
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 55
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 55
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 55
    Found 1-bit tristate buffer for signal <avr_rx> created at line 55
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <alu_1>.
    Related source file is "C:/Users/Ken/Documents/mojo/IO Shield/work/planAhead/IO Shield/IO Shield.srcs/sources_1/imports/verilog/alu_1.v".
    Found 16-bit 4-to-1 multiplexer for signal <fout> created at line 111.
    Found 3-bit 4-to-1 multiplexer for signal <error> created at line 111.
    Summary:
	inferred   3 Multiplexer(s).
Unit <alu_1> synthesized.

Synthesizing Unit <adder_2>.
    Related source file is "C:/Users/Ken/Documents/mojo/IO Shield/work/planAhead/IO Shield/IO Shield.srcs/sources_1/imports/verilog/adder_2.v".
WARNING:Xst:647 - Input <alufn<5:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit subtractor for signal <a[15]_b[15]_sub_2_OUT> created at line 26.
    Found 16-bit adder for signal <a[15]_b[15]_add_0_OUT> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <adder_2> synthesized.

Synthesizing Unit <compare_3>.
    Related source file is "C:/Users/Ken/Documents/mojo/IO Shield/work/planAhead/IO Shield/IO Shield.srcs/sources_1/imports/verilog/compare_3.v".
WARNING:Xst:647 - Input <alufn<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4x3-bit Read Only RAM for signal <error>
    Found 16-bit 4-to-1 multiplexer for signal <out> created at line 22.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <compare_3> synthesized.

Synthesizing Unit <shifter_4>.
    Related source file is "C:/Users/Ken/Documents/mojo/IO Shield/work/planAhead/IO Shield/IO Shield.srcs/sources_1/imports/verilog/shifter_4.v".
WARNING:Xst:647 - Input <b<15:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit shifter logical left for signal <a[15]_b[4]_shift_left_0_OUT> created at line 23
    Found 16-bit shifter logical right for signal <a[15]_b[4]_shift_right_2_OUT> created at line 29
    Found 4x3-bit Read Only RAM for signal <error>
    Found 16-bit 4-to-1 multiplexer for signal <out> created at line 21.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <shifter_4> synthesized.

Synthesizing Unit <boolean_5>.
    Related source file is "C:/Users/Ken/Documents/mojo/IO Shield/work/planAhead/IO Shield/IO Shield.srcs/sources_1/imports/verilog/boolean_5.v".
WARNING:Xst:647 - Input <alufn<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
Unit <boolean_5> synthesized.

Synthesizing Unit <zvnvalues_6>.
    Related source file is "C:/Users/Ken/Documents/mojo/IO Shield/work/planAhead/IO Shield/IO Shield.srcs/sources_1/imports/verilog/zvnvalues_6.v".
WARNING:Xst:647 - Input <a<14:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <b<14:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
Unit <zvnvalues_6> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x3-bit single-port Read Only RAM                     : 2
# Adders/Subtractors                                   : 1
 16-bit addsub                                         : 1
# Registers                                            : 4
 16-bit register                                       : 4
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 2
 16-bit 4-to-1 multiplexer                             : 3
 3-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# Xors                                                 : 3
 1-bit xor2                                            : 2
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <compare_3>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_error> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <alufn>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <error>         |          |
    -----------------------------------------------------------------------
Unit <compare_3> synthesized (advanced).

Synthesizing (advanced) Unit <shifter_4>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_error> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 3-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <alufn>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <error>         |          |
    -----------------------------------------------------------------------
Unit <shifter_4> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4x3-bit single-port distributed Read Only RAM         : 2
# Adders/Subtractors                                   : 1
 16-bit addsub                                         : 1
# Registers                                            : 64
 Flip-Flops                                            : 64
# Multiplexers                                         : 6
 16-bit 2-to-1 multiplexer                             : 2
 16-bit 4-to-1 multiplexer                             : 3
 3-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Xors                                                 : 3
 1-bit xor2                                            : 2
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mojo_top_0> ...

Optimizing unit <alu_1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 4.
FlipFlop M_b_q_0 has been replicated 2 time(s)
FlipFlop M_b_q_1 has been replicated 3 time(s)
FlipFlop M_b_q_2 has been replicated 1 time(s)
FlipFlop M_b_q_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 71
 Flip-Flops                                            : 71

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 71    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.778ns (Maximum Frequency: 173.078MHz)
   Minimum input arrival time before clock: 7.625ns
   Maximum output required time after clock: 7.513ns
   Maximum combinational path delay: 9.281ns

=========================================================================
