{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642577372064 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642577372065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 19 02:29:31 2022 " "Processing started: Wed Jan 19 02:29:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642577372065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642577372065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Banco_Registros -c Banco_Registros " "Command: quartus_map --read_settings_files=on --write_settings_files=off Banco_Registros -c Banco_Registros" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642577372065 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642577372452 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642577372452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registros.v 1 1 " "Found 1 design units, including 1 entities, in source file banco_registros.v" { { "Info" "ISGN_ENTITY_NAME" "1 Banco_Registros " "Found entity 1: Banco_Registros" {  } { { "Banco_Registros.v" "" { Text "C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/implementacion_newCOD/simulacion Banco_Registros/Banco_Registros.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642577379322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642577379322 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Banco_Registros " "Elaborating entity \"Banco_Registros\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642577379380 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "DATOS_MEMORIA Banco_Registros.v(21) " "Verilog HDL warning at Banco_Registros.v(21): object DATOS_MEMORIA used but never assigned" {  } { { "Banco_Registros.v" "" { Text "C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/implementacion_newCOD/simulacion Banco_Registros/Banco_Registros.v" 21 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1642577379385 "|Banco_Registros"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEMORIA_AUX_Q Banco_Registros.v(22) " "Verilog HDL or VHDL warning at Banco_Registros.v(22): object \"MEMORIA_AUX_Q\" assigned a value but never read" {  } { { "Banco_Registros.v" "" { Text "C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/implementacion_newCOD/simulacion Banco_Registros/Banco_Registros.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1642577379388 "|Banco_Registros"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DATOS_MEMORIA 0 Banco_Registros.v(21) " "Net \"DATOS_MEMORIA\" at Banco_Registros.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "Banco_Registros.v" "" { Text "C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/implementacion_newCOD/simulacion Banco_Registros/Banco_Registros.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1642577379389 "|Banco_Registros"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oSalida_1\[0\] GND " "Pin \"oSalida_1\[0\]\" is stuck at GND" {  } { { "Banco_Registros.v" "" { Text "C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/implementacion_newCOD/simulacion Banco_Registros/Banco_Registros.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642577379839 "|Banco_Registros|oSalida_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSalida_1\[1\] GND " "Pin \"oSalida_1\[1\]\" is stuck at GND" {  } { { "Banco_Registros.v" "" { Text "C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/implementacion_newCOD/simulacion Banco_Registros/Banco_Registros.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642577379839 "|Banco_Registros|oSalida_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSalida_1\[2\] GND " "Pin \"oSalida_1\[2\]\" is stuck at GND" {  } { { "Banco_Registros.v" "" { Text "C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/implementacion_newCOD/simulacion Banco_Registros/Banco_Registros.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642577379839 "|Banco_Registros|oSalida_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSalida_1\[3\] GND " "Pin \"oSalida_1\[3\]\" is stuck at GND" {  } { { "Banco_Registros.v" "" { Text "C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/implementacion_newCOD/simulacion Banco_Registros/Banco_Registros.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642577379839 "|Banco_Registros|oSalida_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSalida_2\[0\] GND " "Pin \"oSalida_2\[0\]\" is stuck at GND" {  } { { "Banco_Registros.v" "" { Text "C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/implementacion_newCOD/simulacion Banco_Registros/Banco_Registros.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642577379839 "|Banco_Registros|oSalida_2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSalida_2\[1\] GND " "Pin \"oSalida_2\[1\]\" is stuck at GND" {  } { { "Banco_Registros.v" "" { Text "C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/implementacion_newCOD/simulacion Banco_Registros/Banco_Registros.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642577379839 "|Banco_Registros|oSalida_2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSalida_2\[2\] GND " "Pin \"oSalida_2\[2\]\" is stuck at GND" {  } { { "Banco_Registros.v" "" { Text "C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/implementacion_newCOD/simulacion Banco_Registros/Banco_Registros.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642577379839 "|Banco_Registros|oSalida_2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "oSalida_2\[3\] GND " "Pin \"oSalida_2\[3\]\" is stuck at GND" {  } { { "Banco_Registros.v" "" { Text "C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/implementacion_newCOD/simulacion Banco_Registros/Banco_Registros.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1642577379839 "|Banco_Registros|oSalida_2[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1642577379839 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642577380027 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642577380027 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iEntrada_1\[0\] " "No output dependent on input pin \"iEntrada_1\[0\]\"" {  } { { "Banco_Registros.v" "" { Text "C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/implementacion_newCOD/simulacion Banco_Registros/Banco_Registros.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642577380164 "|Banco_Registros|iEntrada_1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iEntrada_1\[1\] " "No output dependent on input pin \"iEntrada_1\[1\]\"" {  } { { "Banco_Registros.v" "" { Text "C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/implementacion_newCOD/simulacion Banco_Registros/Banco_Registros.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642577380164 "|Banco_Registros|iEntrada_1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iEntrada_1\[2\] " "No output dependent on input pin \"iEntrada_1\[2\]\"" {  } { { "Banco_Registros.v" "" { Text "C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/implementacion_newCOD/simulacion Banco_Registros/Banco_Registros.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642577380164 "|Banco_Registros|iEntrada_1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iEntrada_1\[3\] " "No output dependent on input pin \"iEntrada_1\[3\]\"" {  } { { "Banco_Registros.v" "" { Text "C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/implementacion_newCOD/simulacion Banco_Registros/Banco_Registros.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642577380164 "|Banco_Registros|iEntrada_1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iEntrada_2\[0\] " "No output dependent on input pin \"iEntrada_2\[0\]\"" {  } { { "Banco_Registros.v" "" { Text "C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/implementacion_newCOD/simulacion Banco_Registros/Banco_Registros.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642577380164 "|Banco_Registros|iEntrada_2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iEntrada_2\[1\] " "No output dependent on input pin \"iEntrada_2\[1\]\"" {  } { { "Banco_Registros.v" "" { Text "C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/implementacion_newCOD/simulacion Banco_Registros/Banco_Registros.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642577380164 "|Banco_Registros|iEntrada_2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iEntrada_2\[2\] " "No output dependent on input pin \"iEntrada_2\[2\]\"" {  } { { "Banco_Registros.v" "" { Text "C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/implementacion_newCOD/simulacion Banco_Registros/Banco_Registros.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642577380164 "|Banco_Registros|iEntrada_2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iEntrada_2\[3\] " "No output dependent on input pin \"iEntrada_2\[3\]\"" {  } { { "Banco_Registros.v" "" { Text "C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/implementacion_newCOD/simulacion Banco_Registros/Banco_Registros.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642577380164 "|Banco_Registros|iEntrada_2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iClk " "No output dependent on input pin \"iClk\"" {  } { { "Banco_Registros.v" "" { Text "C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/implementacion_newCOD/simulacion Banco_Registros/Banco_Registros.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642577380164 "|Banco_Registros|iClk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "Banco_Registros.v" "" { Text "C:/Users/Roberto/Documents/GitHub/lab04-2021-2-grupo09-2021-2/implementacion_newCOD/simulacion Banco_Registros/Banco_Registros.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642577380164 "|Banco_Registros|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1642577380164 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642577380165 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642577380165 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642577380165 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642577380183 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 19 02:29:40 2022 " "Processing ended: Wed Jan 19 02:29:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642577380183 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642577380183 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642577380183 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642577380183 ""}
