In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libLLVMCFGuard.a_clang_-O0:

CFGuard.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	adrp	x8, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
  10:	add	x8, x8, #0x0
  14:	adrp	x1, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
  18:	add	x1, x1, #0x0
  1c:	sub	x2, x29, #0x10
  20:	stur	x0, [x29, #-8]
  24:	ldur	x0, [x29, #-8]
  28:	str	x8, [sp, #24]
  2c:	str	x1, [sp, #16]
  30:	str	x2, [sp, #8]
  34:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
  38:	stur	x0, [x29, #-16]
  3c:	ldr	x0, [sp, #24]
  40:	ldr	x1, [sp, #16]
  44:	ldr	x2, [sp, #8]
  48:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

0000000000000058 <_ZL25initializeCFGuardPassOnceRN4llvm12PassRegistryE>:
  58:	sub	sp, sp, #0x80
  5c:	stp	x29, x30, [sp, #112]
  60:	add	x29, sp, #0x70
  64:	mov	x8, #0x50                  	// #80
  68:	adrp	x9, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
  6c:	add	x9, x9, #0x0
  70:	adrp	x5, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
  74:	add	x5, x5, #0x0
  78:	adrp	x6, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
  7c:	add	x6, x6, #0x0
  80:	sub	x10, x29, #0x20
  84:	sub	x11, x29, #0x30
  88:	stur	x0, [x29, #-8]
  8c:	mov	x0, x8
  90:	str	x9, [sp, #56]
  94:	str	x5, [sp, #48]
  98:	str	x6, [sp, #40]
  9c:	str	x10, [sp, #32]
  a0:	str	x11, [sp, #24]
  a4:	bl	0 <_Znwm>
  a8:	ldr	x8, [sp, #32]
  ac:	str	x0, [sp, #16]
  b0:	mov	x0, x8
  b4:	ldr	x1, [sp, #56]
  b8:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
  bc:	ldr	x0, [sp, #24]
  c0:	ldr	x1, [sp, #56]
  c4:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
  c8:	ldur	x1, [x29, #-32]
  cc:	ldur	x2, [x29, #-24]
  d0:	ldur	x3, [x29, #-48]
  d4:	ldur	x4, [x29, #-40]
  d8:	ldr	x0, [sp, #16]
  dc:	ldr	x5, [sp, #48]
  e0:	ldr	x6, [sp, #40]
  e4:	mov	w12, #0x1                   	// #1
  e8:	mov	w13, wzr
  ec:	and	w7, w13, #0x1
  f0:	mov	x8, sp
  f4:	and	w13, w13, w12
  f8:	strb	w13, [x8]
  fc:	str	w12, [sp, #12]
 100:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 104:	ldr	x8, [sp, #16]
 108:	stur	x8, [x29, #-16]
 10c:	ldur	x0, [x29, #-8]
 110:	ldur	x1, [x29, #-16]
 114:	ldr	w12, [sp, #12]
 118:	and	w2, w12, #0x1
 11c:	bl	0 <_ZN4llvm12PassRegistry12registerPassERKNS_8PassInfoEb>
 120:	ldur	x0, [x29, #-16]
 124:	ldp	x29, x30, [sp, #112]
 128:	add	sp, sp, #0x80
 12c:	ret

0000000000000130 <_ZN4llvm22createCFGuardCheckPassEv>:
 130:	sub	sp, sp, #0x20
 134:	stp	x29, x30, [sp, #16]
 138:	add	x29, sp, #0x10
 13c:	mov	x0, #0x40                  	// #64
 140:	mov	w8, wzr
 144:	stur	w8, [x29, #-4]
 148:	bl	0 <_Znwm>
 14c:	str	x0, [sp]
 150:	ldur	w1, [x29, #-4]
 154:	bl	168 <_ZN12_GLOBAL__N_17CFGuardC2ENS0_9MechanismE>
 158:	ldr	x0, [sp]
 15c:	ldp	x29, x30, [sp, #16]
 160:	add	sp, sp, #0x20
 164:	ret

0000000000000168 <_ZN12_GLOBAL__N_17CFGuardC2ENS0_9MechanismE>:
 168:	sub	sp, sp, #0x40
 16c:	stp	x29, x30, [sp, #48]
 170:	add	x29, sp, #0x30
 174:	adrp	x8, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 178:	add	x8, x8, #0x0
 17c:	adrp	x9, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 180:	add	x9, x9, #0x0
 184:	add	x9, x9, #0x10
 188:	mov	x10, xzr
 18c:	stur	x0, [x29, #-8]
 190:	stur	w1, [x29, #-12]
 194:	ldur	x11, [x29, #-8]
 198:	mov	x0, x11
 19c:	mov	x1, x8
 1a0:	str	x9, [sp, #24]
 1a4:	str	x10, [sp, #16]
 1a8:	str	x11, [sp, #8]
 1ac:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 1b0:	ldr	x8, [sp, #24]
 1b4:	ldr	x9, [sp, #8]
 1b8:	str	x8, [x9]
 1bc:	str	wzr, [x9, #28]
 1c0:	str	wzr, [x9, #32]
 1c4:	ldr	x10, [sp, #16]
 1c8:	str	x10, [x9, #40]
 1cc:	str	x10, [x9, #48]
 1d0:	str	x10, [x9, #56]
 1d4:	bl	0 <_ZN4llvm12PassRegistry15getPassRegistryEv>
 1d8:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 1dc:	ldur	w12, [x29, #-12]
 1e0:	ldr	x8, [sp, #8]
 1e4:	str	w12, [x8, #32]
 1e8:	ldp	x29, x30, [sp, #48]
 1ec:	add	sp, sp, #0x40
 1f0:	ret

00000000000001f4 <_ZN4llvm25createCFGuardDispatchPassEv>:
 1f4:	sub	sp, sp, #0x20
 1f8:	stp	x29, x30, [sp, #16]
 1fc:	add	x29, sp, #0x10
 200:	mov	x0, #0x40                  	// #64
 204:	mov	w1, #0x1                   	// #1
 208:	stur	w1, [x29, #-4]
 20c:	bl	0 <_Znwm>
 210:	str	x0, [sp]
 214:	ldur	w1, [x29, #-4]
 218:	bl	168 <_ZN12_GLOBAL__N_17CFGuardC2ENS0_9MechanismE>
 21c:	ldr	x0, [sp]
 220:	ldp	x29, x30, [sp, #16]
 224:	add	sp, sp, #0x20
 228:	ret

000000000000022c <_ZN4llvm15callDefaultCtorIN12_GLOBAL__N_17CFGuardEEEPNS_4PassEv>:
 22c:	sub	sp, sp, #0x20
 230:	stp	x29, x30, [sp, #16]
 234:	add	x29, sp, #0x10
 238:	mov	x0, #0x40                  	// #64
 23c:	bl	0 <_Znwm>
 240:	str	x0, [sp, #8]
 244:	bl	258 <_ZN12_GLOBAL__N_17CFGuardC2Ev>
 248:	ldr	x0, [sp, #8]
 24c:	ldp	x29, x30, [sp, #16]
 250:	add	sp, sp, #0x20
 254:	ret

0000000000000258 <_ZN12_GLOBAL__N_17CFGuardC2Ev>:
 258:	sub	sp, sp, #0x30
 25c:	stp	x29, x30, [sp, #32]
 260:	add	x29, sp, #0x20
 264:	adrp	x1, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 268:	add	x1, x1, #0x0
 26c:	adrp	x8, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 270:	add	x8, x8, #0x0
 274:	add	x8, x8, #0x10
 278:	mov	x9, xzr
 27c:	stur	x0, [x29, #-8]
 280:	ldur	x10, [x29, #-8]
 284:	mov	x0, x10
 288:	str	x8, [sp, #16]
 28c:	str	x9, [sp, #8]
 290:	str	x10, [sp]
 294:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 298:	ldr	x8, [sp, #16]
 29c:	ldr	x9, [sp]
 2a0:	str	x8, [x9]
 2a4:	str	wzr, [x9, #28]
 2a8:	str	wzr, [x9, #32]
 2ac:	ldr	x10, [sp, #8]
 2b0:	str	x10, [x9, #40]
 2b4:	str	x10, [x9, #48]
 2b8:	str	x10, [x9, #56]
 2bc:	bl	0 <_ZN4llvm12PassRegistry15getPassRegistryEv>
 2c0:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 2c4:	ldr	x8, [sp]
 2c8:	str	wzr, [x8, #32]
 2cc:	ldp	x29, x30, [sp, #32]
 2d0:	add	sp, sp, #0x30
 2d4:	ret

00000000000002d8 <_ZN12_GLOBAL__N_17CFGuardD2Ev>:
 2d8:	sub	sp, sp, #0x20
 2dc:	stp	x29, x30, [sp, #16]
 2e0:	add	x29, sp, #0x10
 2e4:	str	x0, [sp, #8]
 2e8:	ldr	x0, [sp, #8]
 2ec:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 2f0:	ldp	x29, x30, [sp, #16]
 2f4:	add	sp, sp, #0x20
 2f8:	ret

00000000000002fc <_ZN12_GLOBAL__N_17CFGuardD0Ev>:
 2fc:	sub	sp, sp, #0x20
 300:	stp	x29, x30, [sp, #16]
 304:	add	x29, sp, #0x10
 308:	str	x0, [sp, #8]
 30c:	ldr	x8, [sp, #8]
 310:	mov	x0, x8
 314:	str	x8, [sp]
 318:	bl	2d8 <_ZN12_GLOBAL__N_17CFGuardD2Ev>
 31c:	ldr	x0, [sp]
 320:	bl	0 <_ZdlPv>
 324:	ldp	x29, x30, [sp, #16]
 328:	add	sp, sp, #0x20
 32c:	ret

0000000000000330 <_ZN12_GLOBAL__N_17CFGuard16doInitializationERN4llvm6ModuleE>:
 330:	sub	sp, sp, #0xd0
 334:	stp	x29, x30, [sp, #192]
 338:	add	x29, sp, #0xc0
 33c:	adrp	x8, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 340:	add	x8, x8, #0x0
 344:	sub	x9, x29, #0x28
 348:	sub	x10, x29, #0x38
 34c:	stur	x0, [x29, #-16]
 350:	stur	x1, [x29, #-24]
 354:	ldur	x11, [x29, #-16]
 358:	ldur	x0, [x29, #-24]
 35c:	str	x0, [sp, #56]
 360:	mov	x0, x10
 364:	mov	x1, x8
 368:	str	x9, [sp, #48]
 36c:	str	x11, [sp, #40]
 370:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 374:	ldur	x1, [x29, #-56]
 378:	ldur	x2, [x29, #-48]
 37c:	ldr	x0, [sp, #56]
 380:	bl	0 <_ZNK4llvm6Module13getModuleFlagENS_9StringRefE>
 384:	stur	x0, [x29, #-40]
 388:	ldr	x0, [sp, #48]
 38c:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 390:	stur	x0, [x29, #-32]
 394:	ldur	x8, [x29, #-32]
 398:	cbz	x8, 3ac <_ZN12_GLOBAL__N_17CFGuard16doInitializationERN4llvm6ModuleE+0x7c>
 39c:	ldur	x0, [x29, #-32]
 3a0:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 3a4:	ldr	x8, [sp, #40]
 3a8:	str	w0, [x8, #28]
 3ac:	ldr	x8, [sp, #40]
 3b0:	ldr	w9, [x8, #28]
 3b4:	cmp	w9, #0x2
 3b8:	b.eq	3cc <_ZN12_GLOBAL__N_17CFGuard16doInitializationERN4llvm6ModuleE+0x9c>  // b.none
 3bc:	mov	w8, wzr
 3c0:	and	w8, w8, #0x1
 3c4:	sturb	w8, [x29, #-1]
 3c8:	b	52c <_ZN12_GLOBAL__N_17CFGuard16doInitializationERN4llvm6ModuleE+0x1fc>
 3cc:	ldur	x0, [x29, #-24]
 3d0:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 3d4:	bl	0 <_ZN4llvm4Type9getVoidTyERNS_11LLVMContextE>
 3d8:	ldur	x8, [x29, #-24]
 3dc:	str	x0, [sp, #32]
 3e0:	mov	x0, x8
 3e4:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 3e8:	mov	w9, wzr
 3ec:	mov	w1, w9
 3f0:	str	w9, [sp, #28]
 3f4:	bl	0 <_ZN4llvm4Type12getInt8PtrTyERNS_11LLVMContextEj>
 3f8:	add	x8, sp, #0x60
 3fc:	str	x0, [sp, #96]
 400:	sub	x1, x29, #0x58
 404:	stur	x8, [x29, #-88]
 408:	mov	x8, #0x1                   	// #1
 40c:	stur	x8, [x29, #-80]
 410:	sub	x0, x29, #0x48
 414:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 418:	ldur	x1, [x29, #-72]
 41c:	ldur	x2, [x29, #-64]
 420:	ldr	x0, [sp, #32]
 424:	mov	w9, wzr
 428:	and	w3, w9, #0x1
 42c:	bl	0 <_ZN4llvm12FunctionType3getEPNS_4TypeENS_8ArrayRefIS2_EEb>
 430:	ldr	x8, [sp, #40]
 434:	str	x0, [x8, #40]
 438:	ldr	x0, [x8, #40]
 43c:	ldr	w1, [sp, #28]
 440:	bl	0 <_ZN4llvm11PointerType3getEPNS_4TypeEj>
 444:	ldr	x8, [sp, #40]
 448:	str	x0, [x8, #48]
 44c:	ldr	w9, [x8, #32]
 450:	cbnz	w9, 494 <_ZN12_GLOBAL__N_17CFGuard16doInitializationERN4llvm6ModuleE+0x164>
 454:	ldur	x0, [x29, #-24]
 458:	add	x8, sp, #0x50
 45c:	str	x0, [sp, #16]
 460:	mov	x0, x8
 464:	adrp	x1, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 468:	add	x1, x1, #0x0
 46c:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 470:	ldr	x8, [sp, #40]
 474:	ldr	x3, [x8, #48]
 478:	ldr	x1, [sp, #80]
 47c:	ldr	x2, [sp, #88]
 480:	ldr	x0, [sp, #16]
 484:	bl	0 <_ZN4llvm6Module17getOrInsertGlobalENS_9StringRefEPNS_4TypeE>
 488:	ldr	x8, [sp, #40]
 48c:	str	x0, [x8, #56]
 490:	b	520 <_ZN12_GLOBAL__N_17CFGuard16doInitializationERN4llvm6ModuleE+0x1f0>
 494:	ldr	x8, [sp, #40]
 498:	ldr	w9, [x8, #32]
 49c:	mov	w10, #0x0                   	// #0
 4a0:	cmp	w9, #0x1
 4a4:	str	w10, [sp, #12]
 4a8:	b.ne	4b4 <_ZN12_GLOBAL__N_17CFGuard16doInitializationERN4llvm6ModuleE+0x184>  // b.any
 4ac:	mov	w8, #0x1                   	// #1
 4b0:	str	w8, [sp, #12]
 4b4:	ldr	w8, [sp, #12]
 4b8:	tbnz	w8, #0, 4c0 <_ZN12_GLOBAL__N_17CFGuard16doInitializationERN4llvm6ModuleE+0x190>
 4bc:	b	4c4 <_ZN12_GLOBAL__N_17CFGuard16doInitializationERN4llvm6ModuleE+0x194>
 4c0:	b	4e4 <_ZN12_GLOBAL__N_17CFGuard16doInitializationERN4llvm6ModuleE+0x1b4>
 4c4:	adrp	x0, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 4c8:	add	x0, x0, #0x0
 4cc:	adrp	x1, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 4d0:	add	x1, x1, #0x0
 4d4:	mov	w2, #0xf7                  	// #247
 4d8:	adrp	x3, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 4dc:	add	x3, x3, #0x0
 4e0:	bl	0 <__assert_fail>
 4e4:	ldur	x0, [x29, #-24]
 4e8:	add	x8, sp, #0x40
 4ec:	str	x0, [sp]
 4f0:	mov	x0, x8
 4f4:	adrp	x1, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 4f8:	add	x1, x1, #0x0
 4fc:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 500:	ldr	x8, [sp, #40]
 504:	ldr	x3, [x8, #48]
 508:	ldr	x1, [sp, #64]
 50c:	ldr	x2, [sp, #72]
 510:	ldr	x0, [sp]
 514:	bl	0 <_ZN4llvm6Module17getOrInsertGlobalENS_9StringRefEPNS_4TypeE>
 518:	ldr	x8, [sp, #40]
 51c:	str	x0, [x8, #56]
 520:	mov	w8, #0x1                   	// #1
 524:	and	w8, w8, #0x1
 528:	sturb	w8, [x29, #-1]
 52c:	ldurb	w8, [x29, #-1]
 530:	and	w0, w8, #0x1
 534:	ldp	x29, x30, [sp, #192]
 538:	add	sp, sp, #0xd0
 53c:	ret

0000000000000540 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE>:
 540:	sub	sp, sp, #0x140
 544:	stp	x29, x30, [sp, #288]
 548:	str	x28, [sp, #304]
 54c:	add	x29, sp, #0x120
 550:	stur	x0, [x29, #-16]
 554:	stur	x1, [x29, #-24]
 558:	ldur	x8, [x29, #-16]
 55c:	ldr	w9, [x8, #28]
 560:	cmp	w9, #0x2
 564:	str	x8, [sp, #16]
 568:	b.eq	57c <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x3c>  // b.none
 56c:	mov	w8, wzr
 570:	and	w8, w8, #0x1
 574:	sturb	w8, [x29, #-1]
 578:	b	7c0 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x280>
 57c:	sub	x0, x29, #0x68
 580:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 584:	ldur	x0, [x29, #-24]
 588:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 58c:	stur	x0, [x29, #-112]
 590:	ldur	x0, [x29, #-112]
 594:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 598:	stur	x0, [x29, #-120]
 59c:	ldur	x0, [x29, #-112]
 5a0:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 5a4:	stur	x0, [x29, #-128]
 5a8:	sub	x0, x29, #0x78
 5ac:	sub	x1, x29, #0x80
 5b0:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 5b4:	tbnz	w0, #0, 5bc <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x7c>
 5b8:	b	6b8 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x178>
 5bc:	sub	x0, x29, #0x78
 5c0:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 5c4:	stur	x0, [x29, #-136]
 5c8:	ldur	x0, [x29, #-136]
 5cc:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 5d0:	str	x0, [sp, #144]
 5d4:	ldr	x0, [sp, #144]
 5d8:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 5dc:	str	x0, [sp, #136]
 5e0:	ldr	x0, [sp, #144]
 5e4:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 5e8:	str	x0, [sp, #128]
 5ec:	add	x0, sp, #0x88
 5f0:	add	x1, sp, #0x80
 5f4:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 5f8:	tbnz	w0, #0, 600 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0xc0>
 5fc:	b	6ac <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x16c>
 600:	add	x0, sp, #0x88
 604:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 608:	str	x0, [sp, #120]
 60c:	ldr	x0, [sp, #120]
 610:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 614:	str	x0, [sp, #112]
 618:	ldr	x8, [sp, #112]
 61c:	mov	w9, #0x0                   	// #0
 620:	str	w9, [sp, #12]
 624:	cbz	x8, 674 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x134>
 628:	ldr	x0, [sp, #112]
 62c:	bl	0 <_ZNK4llvm8CallBase14isIndirectCallEv>
 630:	mov	w8, #0x0                   	// #0
 634:	str	w8, [sp, #12]
 638:	tbnz	w0, #0, 640 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x100>
 63c:	b	674 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x134>
 640:	ldr	x0, [sp, #112]
 644:	add	x8, sp, #0x60
 648:	str	x0, [sp]
 64c:	mov	x0, x8
 650:	adrp	x1, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 654:	add	x1, x1, #0x0
 658:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 65c:	ldr	x1, [sp, #96]
 660:	ldr	x2, [sp, #104]
 664:	ldr	x0, [sp]
 668:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 66c:	eor	w9, w0, #0x1
 670:	str	w9, [sp, #12]
 674:	ldr	w8, [sp, #12]
 678:	tbnz	w8, #0, 680 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x140>
 67c:	b	6a0 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x160>
 680:	sub	x0, x29, #0x68
 684:	add	x1, sp, #0x70
 688:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 68c:	adrp	x0, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 690:	add	x0, x0, #0x0
 694:	mov	w8, wzr
 698:	mov	w1, w8
 69c:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 6a0:	add	x0, sp, #0x88
 6a4:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 6a8:	b	5ec <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0xac>
 6ac:	sub	x0, x29, #0x78
 6b0:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 6b4:	b	5a8 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x68>
 6b8:	sub	x0, x29, #0x68
 6bc:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 6c0:	tbnz	w0, #0, 6c8 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x188>
 6c4:	b	6e0 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x1a0>
 6c8:	mov	w8, wzr
 6cc:	and	w8, w8, #0x1
 6d0:	sturb	w8, [x29, #-1]
 6d4:	mov	w8, #0x1                   	// #1
 6d8:	str	w8, [sp, #92]
 6dc:	b	7b8 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x278>
 6e0:	ldr	x8, [sp, #16]
 6e4:	ldr	w9, [x8, #32]
 6e8:	cmp	w9, #0x1
 6ec:	b.ne	74c <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x20c>  // b.any
 6f0:	sub	x8, x29, #0x68
 6f4:	str	x8, [sp, #80]
 6f8:	ldr	x0, [sp, #80]
 6fc:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 700:	str	x0, [sp, #72]
 704:	ldr	x0, [sp, #80]
 708:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 70c:	str	x0, [sp, #64]
 710:	ldr	x8, [sp, #72]
 714:	ldr	x9, [sp, #64]
 718:	cmp	x8, x9
 71c:	b.eq	748 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x208>  // b.none
 720:	ldr	x8, [sp, #72]
 724:	ldr	x8, [x8]
 728:	str	x8, [sp, #56]
 72c:	ldr	x1, [sp, #56]
 730:	ldr	x0, [sp, #16]
 734:	bl	7d8 <_ZN12_GLOBAL__N_17CFGuard21insertCFGuardDispatchEPN4llvm8CallBaseE>
 738:	ldr	x8, [sp, #72]
 73c:	add	x8, x8, #0x8
 740:	str	x8, [sp, #72]
 744:	b	710 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x1d0>
 748:	b	7a4 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x264>
 74c:	sub	x8, x29, #0x68
 750:	str	x8, [sp, #48]
 754:	ldr	x0, [sp, #48]
 758:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 75c:	str	x0, [sp, #40]
 760:	ldr	x0, [sp, #48]
 764:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 768:	str	x0, [sp, #32]
 76c:	ldr	x8, [sp, #40]
 770:	ldr	x9, [sp, #32]
 774:	cmp	x8, x9
 778:	b.eq	7a4 <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x264>  // b.none
 77c:	ldr	x8, [sp, #40]
 780:	ldr	x8, [x8]
 784:	str	x8, [sp, #24]
 788:	ldr	x1, [sp, #24]
 78c:	ldr	x0, [sp, #16]
 790:	bl	b08 <_ZN12_GLOBAL__N_17CFGuard18insertCFGuardCheckEPN4llvm8CallBaseE>
 794:	ldr	x8, [sp, #40]
 798:	add	x8, x8, #0x8
 79c:	str	x8, [sp, #40]
 7a0:	b	76c <_ZN12_GLOBAL__N_17CFGuard13runOnFunctionERN4llvm8FunctionE+0x22c>
 7a4:	mov	w8, #0x1                   	// #1
 7a8:	and	w8, w8, #0x1
 7ac:	sturb	w8, [x29, #-1]
 7b0:	mov	w8, #0x1                   	// #1
 7b4:	str	w8, [sp, #92]
 7b8:	sub	x0, x29, #0x68
 7bc:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 7c0:	ldurb	w8, [x29, #-1]
 7c4:	and	w0, w8, #0x1
 7c8:	ldr	x28, [sp, #304]
 7cc:	ldp	x29, x30, [sp, #288]
 7d0:	add	sp, sp, #0x140
 7d4:	ret

00000000000007d8 <_ZN12_GLOBAL__N_17CFGuard21insertCFGuardDispatchEPN4llvm8CallBaseE>:
 7d8:	stp	x29, x30, [sp, #-32]!
 7dc:	str	x28, [sp, #16]
 7e0:	mov	x29, sp
 7e4:	sub	sp, sp, #0x1f0
 7e8:	adrp	x8, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 7ec:	add	x8, x8, #0x0
 7f0:	adrp	x9, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 7f4:	add	x9, x9, #0x0
 7f8:	sub	x10, x29, #0x48
 7fc:	sub	x11, x29, #0x60
 800:	stur	x0, [x29, #-8]
 804:	stur	x1, [x29, #-16]
 808:	ldur	x12, [x29, #-8]
 80c:	ldur	x0, [x29, #-16]
 810:	str	x8, [sp, #112]
 814:	str	x9, [sp, #104]
 818:	str	x10, [sp, #96]
 81c:	str	x11, [sp, #88]
 820:	str	x12, [sp, #80]
 824:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 828:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 82c:	ldr	x8, [sp, #88]
 830:	str	x0, [sp, #72]
 834:	mov	x0, x8
 838:	ldr	x1, [sp, #72]
 83c:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 840:	ldr	x0, [sp, #96]
 844:	ldr	x1, [sp, #88]
 848:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
 84c:	ldr	x0, [sp, #96]
 850:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 854:	mov	w13, #0x0                   	// #0
 858:	str	w13, [sp, #68]
 85c:	tbnz	w0, #0, 864 <_ZN12_GLOBAL__N_17CFGuard21insertCFGuardDispatchEPN4llvm8CallBaseE+0x8c>
 860:	b	86c <_ZN12_GLOBAL__N_17CFGuard21insertCFGuardDispatchEPN4llvm8CallBaseE+0x94>
 864:	mov	w8, #0x1                   	// #1
 868:	str	w8, [sp, #68]
 86c:	ldr	w8, [sp, #68]
 870:	tbnz	w8, #0, 878 <_ZN12_GLOBAL__N_17CFGuard21insertCFGuardDispatchEPN4llvm8CallBaseE+0xa0>
 874:	b	87c <_ZN12_GLOBAL__N_17CFGuard21insertCFGuardDispatchEPN4llvm8CallBaseE+0xa4>
 878:	b	894 <_ZN12_GLOBAL__N_17CFGuard21insertCFGuardDispatchEPN4llvm8CallBaseE+0xbc>
 87c:	adrp	x0, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 880:	add	x0, x0, #0x0
 884:	ldr	x1, [sp, #112]
 888:	mov	w2, #0xb9                  	// #185
 88c:	ldr	x3, [sp, #104]
 890:	bl	0 <__assert_fail>
 894:	sub	x0, x29, #0x48
 898:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 89c:	ldur	x0, [x29, #-16]
 8a0:	bl	0 <_ZNK4llvm8CallBase14isIndirectCallEv>
 8a4:	mov	w8, #0x0                   	// #0
 8a8:	str	w8, [sp, #64]
 8ac:	tbnz	w0, #0, 8b4 <_ZN12_GLOBAL__N_17CFGuard21insertCFGuardDispatchEPN4llvm8CallBaseE+0xdc>
 8b0:	b	8bc <_ZN12_GLOBAL__N_17CFGuard21insertCFGuardDispatchEPN4llvm8CallBaseE+0xe4>
 8b4:	mov	w8, #0x1                   	// #1
 8b8:	str	w8, [sp, #64]
 8bc:	ldr	w8, [sp, #64]
 8c0:	tbnz	w8, #0, 8c8 <_ZN12_GLOBAL__N_17CFGuard21insertCFGuardDispatchEPN4llvm8CallBaseE+0xf0>
 8c4:	b	8cc <_ZN12_GLOBAL__N_17CFGuard21insertCFGuardDispatchEPN4llvm8CallBaseE+0xf4>
 8c8:	b	8e4 <_ZN12_GLOBAL__N_17CFGuard21insertCFGuardDispatchEPN4llvm8CallBaseE+0x10c>
 8cc:	adrp	x0, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 8d0:	add	x0, x0, #0x0
 8d4:	ldr	x1, [sp, #112]
 8d8:	mov	w2, #0xbb                  	// #187
 8dc:	ldr	x3, [sp, #104]
 8e0:	bl	0 <__assert_fail>
 8e4:	ldur	x1, [x29, #-16]
 8e8:	sub	x0, x29, #0xb8
 8ec:	mov	w8, #0x1                   	// #1
 8f0:	str	x1, [sp, #56]
 8f4:	mov	w1, w8
 8f8:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 8fc:	ldur	x3, [x29, #-184]
 900:	ldur	x4, [x29, #-176]
 904:	sub	x0, x29, #0xa8
 908:	ldr	x1, [sp, #56]
 90c:	mov	x9, xzr
 910:	mov	x2, x9
 914:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 918:	ldur	x0, [x29, #-16]
 91c:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 920:	stur	x0, [x29, #-192]
 924:	ldur	x0, [x29, #-192]
 928:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 92c:	stur	x0, [x29, #-200]
 930:	ldur	x0, [x29, #-200]
 934:	mov	w8, wzr
 938:	mov	w1, w8
 93c:	bl	0 <_ZN4llvm11PointerType3getEPNS_4TypeEj>
 940:	stur	x0, [x29, #-208]
 944:	ldr	x9, [sp, #80]
 948:	ldr	x0, [x9, #56]
 94c:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 950:	ldur	x9, [x29, #-208]
 954:	cmp	x0, x9
 958:	b.eq	97c <_ZN12_GLOBAL__N_17CFGuard21insertCFGuardDispatchEPN4llvm8CallBaseE+0x1a4>  // b.none
 95c:	ldr	x8, [sp, #80]
 960:	ldr	x0, [x8, #56]
 964:	ldur	x1, [x29, #-208]
 968:	mov	w9, wzr
 96c:	and	w2, w9, #0x1
 970:	bl	0 <_ZN4llvm12ConstantExpr10getBitCastEPNS_8ConstantEPNS_4TypeEb>
 974:	ldr	x8, [sp, #80]
 978:	str	x0, [x8, #56]
 97c:	ldur	x1, [x29, #-200]
 980:	ldr	x8, [sp, #80]
 984:	ldr	x2, [x8, #56]
 988:	sub	x9, x29, #0xf0
 98c:	mov	x0, x9
 990:	adrp	x10, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 994:	add	x10, x10, #0x0
 998:	str	x1, [sp, #48]
 99c:	mov	x1, x10
 9a0:	str	x2, [sp, #40]
 9a4:	str	x9, [sp, #32]
 9a8:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 9ac:	sub	x0, x29, #0xa8
 9b0:	ldr	x1, [sp, #48]
 9b4:	ldr	x2, [sp, #40]
 9b8:	ldr	x3, [sp, #32]
 9bc:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 9c0:	stur	x0, [x29, #-216]
 9c4:	add	x8, sp, #0xb8
 9c8:	mov	x0, x8
 9cc:	str	x8, [sp, #24]
 9d0:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 9d4:	ldur	x0, [x29, #-16]
 9d8:	ldr	x1, [sp, #24]
 9dc:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 9e0:	ldr	x0, [sp, #24]
 9e4:	adrp	x1, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 9e8:	add	x1, x1, #0x0
 9ec:	sub	x2, x29, #0xc0
 9f0:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 9f4:	ldur	x8, [x29, #-16]
 9f8:	mov	x0, x8
 9fc:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 a00:	str	x0, [sp, #168]
 a04:	ldr	x8, [sp, #168]
 a08:	cbz	x8, a40 <_ZN12_GLOBAL__N_17CFGuard21insertCFGuardDispatchEPN4llvm8CallBaseE+0x268>
 a0c:	ldr	x0, [sp, #168]
 a10:	add	x8, sp, #0x98
 a14:	str	x0, [sp, #16]
 a18:	mov	x0, x8
 a1c:	add	x1, sp, #0xb8
 a20:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 a24:	ldur	x3, [x29, #-16]
 a28:	ldr	x1, [sp, #152]
 a2c:	ldr	x2, [sp, #160]
 a30:	ldr	x0, [sp, #16]
 a34:	bl	0 <_ZN4llvm8CallInst6CreateEPS0_NS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEEPNS_11InstructionE>
 a38:	str	x0, [sp, #176]
 a3c:	b	ac4 <_ZN12_GLOBAL__N_17CFGuard21insertCFGuardDispatchEPN4llvm8CallBaseE+0x2ec>
 a40:	sub	x0, x29, #0x10
 a44:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 a48:	mov	w8, #0x0                   	// #0
 a4c:	str	w8, [sp, #12]
 a50:	tbnz	w0, #0, a58 <_ZN12_GLOBAL__N_17CFGuard21insertCFGuardDispatchEPN4llvm8CallBaseE+0x280>
 a54:	b	a60 <_ZN12_GLOBAL__N_17CFGuard21insertCFGuardDispatchEPN4llvm8CallBaseE+0x288>
 a58:	mov	w8, #0x1                   	// #1
 a5c:	str	w8, [sp, #12]
 a60:	ldr	w8, [sp, #12]
 a64:	tbnz	w8, #0, a6c <_ZN12_GLOBAL__N_17CFGuard21insertCFGuardDispatchEPN4llvm8CallBaseE+0x294>
 a68:	b	a70 <_ZN12_GLOBAL__N_17CFGuard21insertCFGuardDispatchEPN4llvm8CallBaseE+0x298>
 a6c:	b	a88 <_ZN12_GLOBAL__N_17CFGuard21insertCFGuardDispatchEPN4llvm8CallBaseE+0x2b0>
 a70:	adrp	x0, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 a74:	add	x0, x0, #0x0
 a78:	ldr	x1, [sp, #112]
 a7c:	mov	w2, #0xd3                  	// #211
 a80:	ldr	x3, [sp, #104]
 a84:	bl	0 <__assert_fail>
 a88:	ldur	x0, [x29, #-16]
 a8c:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 a90:	str	x0, [sp, #144]
 a94:	ldr	x0, [sp, #144]
 a98:	add	x8, sp, #0x80
 a9c:	str	x0, [sp]
 aa0:	mov	x0, x8
 aa4:	add	x1, sp, #0xb8
 aa8:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 aac:	ldur	x3, [x29, #-16]
 ab0:	ldr	x1, [sp, #128]
 ab4:	ldr	x2, [sp, #136]
 ab8:	ldr	x0, [sp]
 abc:	bl	0 <_ZN4llvm10InvokeInst6CreateEPS0_NS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEEPNS_11InstructionE>
 ac0:	str	x0, [sp, #176]
 ac4:	ldr	x0, [sp, #176]
 ac8:	ldur	x1, [x29, #-216]
 acc:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 ad0:	ldur	x0, [x29, #-16]
 ad4:	ldr	x1, [sp, #176]
 ad8:	bl	0 <_ZN4llvm5Value18replaceAllUsesWithEPS0_>
 adc:	ldur	x0, [x29, #-16]
 ae0:	bl	0 <_ZN4llvm11Instruction15eraseFromParentEv>
 ae4:	str	x0, [sp, #120]
 ae8:	add	x0, sp, #0xb8
 aec:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 af0:	sub	x0, x29, #0xa8
 af4:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 af8:	add	sp, sp, #0x1f0
 afc:	ldr	x28, [sp, #16]
 b00:	ldp	x29, x30, [sp], #32
 b04:	ret

0000000000000b08 <_ZN12_GLOBAL__N_17CFGuard18insertCFGuardCheckEPN4llvm8CallBaseE>:
 b08:	sub	sp, sp, #0x1f0
 b0c:	stp	x29, x30, [sp, #464]
 b10:	str	x28, [sp, #480]
 b14:	add	x29, sp, #0x1d0
 b18:	adrp	x8, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 b1c:	add	x8, x8, #0x0
 b20:	sub	x9, x29, #0x48
 b24:	sub	x10, x29, #0x60
 b28:	stur	x0, [x29, #-8]
 b2c:	stur	x1, [x29, #-16]
 b30:	ldur	x11, [x29, #-8]
 b34:	ldur	x0, [x29, #-16]
 b38:	str	x8, [sp, #136]
 b3c:	str	x9, [sp, #128]
 b40:	str	x10, [sp, #120]
 b44:	str	x11, [sp, #112]
 b48:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 b4c:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 b50:	ldr	x8, [sp, #120]
 b54:	str	x0, [sp, #104]
 b58:	mov	x0, x8
 b5c:	ldr	x1, [sp, #104]
 b60:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 b64:	ldr	x0, [sp, #128]
 b68:	ldr	x1, [sp, #120]
 b6c:	bl	0 <_ZN4llvm6TripleC1ERKNS_5TwineE>
 b70:	ldr	x0, [sp, #128]
 b74:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 b78:	mov	w12, #0x0                   	// #0
 b7c:	str	w12, [sp, #100]
 b80:	tbnz	w0, #0, b88 <_ZN12_GLOBAL__N_17CFGuard18insertCFGuardCheckEPN4llvm8CallBaseE+0x80>
 b84:	b	b90 <_ZN12_GLOBAL__N_17CFGuard18insertCFGuardCheckEPN4llvm8CallBaseE+0x88>
 b88:	mov	w8, #0x1                   	// #1
 b8c:	str	w8, [sp, #100]
 b90:	ldr	w8, [sp, #100]
 b94:	tbnz	w8, #0, b9c <_ZN12_GLOBAL__N_17CFGuard18insertCFGuardCheckEPN4llvm8CallBaseE+0x94>
 b98:	b	ba0 <_ZN12_GLOBAL__N_17CFGuard18insertCFGuardCheckEPN4llvm8CallBaseE+0x98>
 b9c:	b	bc0 <_ZN12_GLOBAL__N_17CFGuard18insertCFGuardCheckEPN4llvm8CallBaseE+0xb8>
 ba0:	adrp	x0, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 ba4:	add	x0, x0, #0x0
 ba8:	adrp	x1, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 bac:	add	x1, x1, #0x0
 bb0:	mov	w2, #0xa1                  	// #161
 bb4:	adrp	x3, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 bb8:	add	x3, x3, #0x0
 bbc:	bl	0 <__assert_fail>
 bc0:	sub	x0, x29, #0x48
 bc4:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 bc8:	ldur	x0, [x29, #-16]
 bcc:	bl	0 <_ZNK4llvm8CallBase14isIndirectCallEv>
 bd0:	mov	w8, #0x0                   	// #0
 bd4:	str	w8, [sp, #96]
 bd8:	tbnz	w0, #0, be0 <_ZN12_GLOBAL__N_17CFGuard18insertCFGuardCheckEPN4llvm8CallBaseE+0xd8>
 bdc:	b	be8 <_ZN12_GLOBAL__N_17CFGuard18insertCFGuardCheckEPN4llvm8CallBaseE+0xe0>
 be0:	mov	w8, #0x1                   	// #1
 be4:	str	w8, [sp, #96]
 be8:	ldr	w8, [sp, #96]
 bec:	tbnz	w8, #0, bf4 <_ZN12_GLOBAL__N_17CFGuard18insertCFGuardCheckEPN4llvm8CallBaseE+0xec>
 bf0:	b	bf8 <_ZN12_GLOBAL__N_17CFGuard18insertCFGuardCheckEPN4llvm8CallBaseE+0xf0>
 bf4:	b	c18 <_ZN12_GLOBAL__N_17CFGuard18insertCFGuardCheckEPN4llvm8CallBaseE+0x110>
 bf8:	adrp	x0, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 bfc:	add	x0, x0, #0x0
 c00:	adrp	x1, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 c04:	add	x1, x1, #0x0
 c08:	mov	w2, #0xa3                  	// #163
 c0c:	adrp	x3, 0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 c10:	add	x3, x3, #0x0
 c14:	bl	0 <__assert_fail>
 c18:	ldur	x1, [x29, #-16]
 c1c:	sub	x0, x29, #0xb8
 c20:	mov	w8, #0x1                   	// #1
 c24:	str	x1, [sp, #88]
 c28:	mov	w1, w8
 c2c:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 c30:	ldur	x3, [x29, #-184]
 c34:	ldur	x4, [x29, #-176]
 c38:	sub	x9, x29, #0xa8
 c3c:	mov	x0, x9
 c40:	ldr	x1, [sp, #88]
 c44:	mov	x10, xzr
 c48:	mov	x2, x10
 c4c:	str	x9, [sp, #80]
 c50:	str	x10, [sp, #72]
 c54:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 c58:	ldur	x0, [x29, #-16]
 c5c:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 c60:	stur	x0, [x29, #-192]
 c64:	ldr	x9, [sp, #112]
 c68:	ldr	x1, [x9, #48]
 c6c:	ldr	x2, [x9, #56]
 c70:	sub	x10, x29, #0xe0
 c74:	mov	x0, x10
 c78:	ldr	x11, [sp, #136]
 c7c:	str	x1, [sp, #64]
 c80:	mov	x1, x11
 c84:	str	x2, [sp, #56]
 c88:	str	x10, [sp, #48]
 c8c:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 c90:	ldr	x0, [sp, #80]
 c94:	ldr	x1, [sp, #64]
 c98:	ldr	x2, [sp, #56]
 c9c:	ldr	x3, [sp, #48]
 ca0:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 ca4:	stur	x0, [x29, #-200]
 ca8:	ldr	x9, [sp, #112]
 cac:	ldr	x1, [x9, #40]
 cb0:	ldur	x2, [x29, #-200]
 cb4:	ldur	x10, [x29, #-192]
 cb8:	ldr	x0, [sp, #80]
 cbc:	mov	w8, wzr
 cc0:	str	x1, [sp, #40]
 cc4:	mov	w1, w8
 cc8:	str	x2, [sp, #32]
 ccc:	str	x10, [sp, #24]
 cd0:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 cd4:	add	x9, sp, #0xa8
 cd8:	str	x0, [sp, #16]
 cdc:	mov	x0, x9
 ce0:	ldr	x1, [sp, #136]
 ce4:	str	x9, [sp, #8]
 ce8:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 cec:	ldr	x0, [sp, #80]
 cf0:	ldr	x1, [sp, #24]
 cf4:	ldr	x2, [sp, #16]
 cf8:	ldr	x3, [sp, #8]
 cfc:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 d00:	add	x9, sp, #0xc0
 d04:	str	x0, [sp, #192]
 d08:	add	x1, sp, #0xc8
 d0c:	str	x9, [sp, #200]
 d10:	mov	x9, #0x1                   	// #1
 d14:	str	x9, [sp, #208]
 d18:	add	x0, sp, #0xd8
 d1c:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 d20:	add	x9, sp, #0x90
 d24:	mov	x0, x9
 d28:	ldr	x1, [sp, #136]
 d2c:	str	x9, [sp]
 d30:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 d34:	ldr	x3, [sp, #216]
 d38:	ldr	x4, [sp, #224]
 d3c:	ldr	x0, [sp, #80]
 d40:	ldr	x1, [sp, #40]
 d44:	ldr	x2, [sp, #32]
 d48:	ldr	x5, [sp]
 d4c:	ldr	x6, [sp, #72]
 d50:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 d54:	str	x0, [sp, #232]
 d58:	ldr	x0, [sp, #232]
 d5c:	mov	w1, #0x13                  	// #19
 d60:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 d64:	ldr	x0, [sp, #80]
 d68:	bl	0 <_ZN4llvm21initializeCFGuardPassERNS_12PassRegistryE>
 d6c:	ldr	x28, [sp, #480]
 d70:	ldp	x29, x30, [sp, #464]
 d74:	add	sp, sp, #0x1f0
 d78:	ret

0000000000000d7c <_ZL14__gthread_oncePiPFvvE>:
 d7c:	sub	sp, sp, #0x30
 d80:	stp	x29, x30, [sp, #32]
 d84:	add	x29, sp, #0x20
 d88:	str	x0, [sp, #16]
 d8c:	str	x1, [sp, #8]
 d90:	bl	dc4 <_ZL18__gthread_active_pv>
 d94:	cbz	w0, dac <_ZL14__gthread_oncePiPFvvE+0x30>
 d98:	ldr	x0, [sp, #16]
 d9c:	ldr	x1, [sp, #8]
 da0:	bl	0 <pthread_once>
 da4:	stur	w0, [x29, #-4]
 da8:	b	db4 <_ZL14__gthread_oncePiPFvvE+0x38>
 dac:	mov	w8, #0xffffffff            	// #-1
 db0:	stur	w8, [x29, #-4]
 db4:	ldur	w0, [x29, #-4]
 db8:	ldp	x29, x30, [sp, #32]
 dbc:	add	sp, sp, #0x30
 dc0:	ret

0000000000000dc4 <_ZL18__gthread_active_pv>:
 dc4:	adrp	x8, 0 <__pthread_key_create>
 dc8:	ldr	x8, [x8]
 dcc:	cmp	x8, #0x0
 dd0:	cset	w9, ne  // ne = any
 dd4:	and	w0, w9, #0x1
 dd8:	ret

Disassembly of section .text.startup:

0000000000000000 <__cxx_global_var_init>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	adrp	x0, 0 <__cxx_global_var_init>
   c:	add	x0, x0, #0x0
  10:	adrp	x1, 0 <__cxx_global_var_init>
  14:	add	x1, x1, #0x0
  18:	adrp	x2, 0 <__cxx_global_var_init>
  1c:	add	x2, x2, #0x0
  20:	adrp	x3, 0 <__cxx_global_var_init>
  24:	add	x3, x3, #0x0
  28:	bl	0 <__cxx_global_var_init>
  2c:	ldp	x29, x30, [sp], #16
  30:	ret

0000000000000034 <_GLOBAL__sub_I_CFGuard.cpp>:
  34:	stp	x29, x30, [sp, #-16]!
  38:	mov	x29, sp
  3c:	bl	0 <__cxx_global_var_init>
  40:	ldp	x29, x30, [sp], #16
  44:	ret

Disassembly of section .text._ZN4llvm17TrackingStatisticC2EPKcS2_S2_:

0000000000000000 <_ZN4llvm17TrackingStatisticC2EPKcS2_S2_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, wzr
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	str	x3, [sp, #16]
  20:	ldur	x9, [x29, #-8]
  24:	ldur	x1, [x29, #-16]
  28:	ldr	x2, [sp, #24]
  2c:	ldr	x3, [sp, #16]
  30:	mov	x0, x9
  34:	str	w8, [sp, #12]
  38:	str	x9, [sp]
  3c:	bl	0 <_ZN4llvm17TrackingStatisticC2EPKcS2_S2_>
  40:	ldr	x9, [sp]
  44:	add	x0, x9, #0x18
  48:	ldr	w1, [sp, #12]
  4c:	bl	0 <_ZN4llvm17TrackingStatisticC2EPKcS2_S2_>
  50:	ldr	x9, [sp]
  54:	add	x0, x9, #0x1c
  58:	ldr	w8, [sp, #12]
  5c:	and	w1, w8, #0x1
  60:	bl	0 <_ZN4llvm17TrackingStatisticC2EPKcS2_S2_>
  64:	ldp	x29, x30, [sp, #48]
  68:	add	sp, sp, #0x40
  6c:	ret

Disassembly of section .text._ZN4llvm9call_onceIRFPvRNS_12PassRegistryEEJSt17reference_wrapperIS2_EEEEvRSt9once_flagOT_DpOT0_:

0000000000000000 <_ZN4llvm9call_onceIRFPvRNS_12PassRegistryEEJSt17reference_wrapperIS2_EEEEvRSt9once_flagOT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x8, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	bl	0 <_ZN4llvm9call_onceIRFPvRNS_12PassRegistryEEJSt17reference_wrapperIS2_EEEEvRSt9once_flagOT_DpOT0_>
  2c:	ldr	x8, [sp, #24]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	bl	0 <_ZN4llvm9call_onceIRFPvRNS_12PassRegistryEEJSt17reference_wrapperIS2_EEEEvRSt9once_flagOT_DpOT0_>
  3c:	ldr	x8, [sp, #16]
  40:	str	x0, [sp]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #8]
  4c:	ldr	x2, [sp]
  50:	bl	0 <_ZN4llvm9call_onceIRFPvRNS_12PassRegistryEEJSt17reference_wrapperIS2_EEEEvRSt9once_flagOT_DpOT0_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZSt3refIN4llvm12PassRegistryEESt17reference_wrapperIT_ERS3_:

0000000000000000 <_ZSt3refIN4llvm12PassRegistryEESt17reference_wrapperIT_ERS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZSt3refIN4llvm12PassRegistryEESt17reference_wrapperIT_ERS3_>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13StatisticBaseC2EPKcS2_S2_:

0000000000000000 <_ZN4llvm13StatisticBaseC2EPKcS2_S2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	str	x3, [sp]
  14:	ldr	x8, [sp, #24]
  18:	ldr	x9, [sp, #16]
  1c:	str	x9, [x8]
  20:	ldr	x9, [sp, #8]
  24:	str	x9, [x8, #8]
  28:	ldr	x9, [sp]
  2c:	str	x9, [x8, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNSt6atomicIjEC2Ej:

0000000000000000 <_ZNSt6atomicIjEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w1, [sp, #4]
  1c:	bl	0 <_ZNSt6atomicIjEC2Ej>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt6atomicIbEC2Eb:

0000000000000000 <_ZNSt6atomicIbEC2Eb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	mov	w8, #0x1                   	// #1
  14:	and	w8, w1, w8
  18:	strb	w8, [sp, #7]
  1c:	ldr	x0, [sp, #8]
  20:	ldrb	w8, [sp, #7]
  24:	and	w1, w8, #0x1
  28:	bl	0 <_ZNSt6atomicIbEC2Eb>
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNSt13__atomic_baseIjEC2Ej:

0000000000000000 <_ZNSt13__atomic_baseIjEC2Ej>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [sp, #4]
  14:	str	w9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNSt13__atomic_baseIbEC2Eb:

0000000000000000 <_ZNSt13__atomic_baseIbEC2Eb>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	w8, #0x1                   	// #1
   c:	and	w8, w1, w8
  10:	strb	w8, [sp, #7]
  14:	ldr	x9, [sp, #8]
  18:	ldrb	w8, [sp, #7]
  1c:	and	w8, w8, #0x1
  20:	strb	w8, [x9]
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC2EPKc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	str	x9, [x8]
  20:	ldr	x9, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	cbz	x9, 3c <_ZN4llvm9StringRefC2EPKc+0x3c>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZN4llvm9StringRefC2EPKc>
  34:	str	x0, [sp]
  38:	b	44 <_ZN4llvm9StringRefC2EPKc+0x44>
  3c:	mov	x8, xzr
  40:	str	x8, [sp]
  44:	ldr	x8, [sp]
  48:	ldr	x9, [sp, #8]
  4c:	str	x8, [x9, #8]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvm8PassInfoC2ENS_9StringRefES1_PKvPFPNS_4PassEvEbb:

0000000000000000 <_ZN4llvm8PassInfoC2ENS_9StringRefES1_PKvPFPNS_4PassEvEbb>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	ldrb	w8, [x29, #16]
  10:	mov	w9, #0x0                   	// #0
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-8]
  1c:	stur	x3, [x29, #-32]
  20:	stur	x4, [x29, #-24]
  24:	str	x0, [sp, #40]
  28:	str	x5, [sp, #32]
  2c:	str	x6, [sp, #24]
  30:	mov	w10, #0x1                   	// #1
  34:	and	w11, w7, w10
  38:	strb	w11, [sp, #23]
  3c:	and	w8, w8, w10
  40:	strb	w8, [sp, #22]
  44:	ldr	x12, [sp, #40]
  48:	ldur	q0, [x29, #-16]
  4c:	str	q0, [x12]
  50:	ldur	q0, [x29, #-32]
  54:	str	q0, [x12, #16]
  58:	ldr	x13, [sp, #32]
  5c:	str	x13, [x12, #32]
  60:	ldrb	w8, [sp, #23]
  64:	and	w8, w8, w10
  68:	strb	w8, [x12, #40]
  6c:	ldrb	w8, [sp, #22]
  70:	and	w8, w8, #0x1
  74:	strb	w8, [x12, #41]
  78:	strb	w9, [x12, #42]
  7c:	add	x0, x12, #0x30
  80:	str	x12, [sp, #8]
  84:	bl	0 <_ZN4llvm8PassInfoC2ENS_9StringRefES1_PKvPFPNS_4PassEvEbb>
  88:	ldr	x12, [sp, #24]
  8c:	ldr	x13, [sp, #8]
  90:	str	x12, [x13, #72]
  94:	ldp	x29, x30, [sp, #80]
  98:	add	sp, sp, #0x60
  9c:	ret

Disassembly of section .text._ZN4llvm9StringRef6strLenEPKc:

0000000000000000 <_ZN4llvm9StringRef6strLenEPKc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <strlen>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12FunctionPassC2ERc:

0000000000000000 <_ZN4llvm12FunctionPassC2ERc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x2                   	// #2
  10:	adrp	x9, 0 <_ZTVN4llvm12FunctionPassE>
  14:	ldr	x9, [x9]
  18:	add	x9, x9, #0x10
  1c:	stur	x0, [x29, #-8]
  20:	str	x1, [sp, #16]
  24:	ldur	x10, [x29, #-8]
  28:	ldr	x2, [sp, #16]
  2c:	mov	x0, x10
  30:	mov	w1, w8
  34:	str	x9, [sp, #8]
  38:	str	x10, [sp]
  3c:	bl	0 <_ZN4llvm12FunctionPassC2ERc>
  40:	ldr	x9, [sp, #8]
  44:	ldr	x10, [sp]
  48:	str	x9, [x10]
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm4Pass14doFinalizationERNS_6ModuleE:

0000000000000000 <_ZN4llvm4Pass14doFinalizationERNS_6ModuleE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	mov	w8, wzr
  10:	and	w0, w8, #0x1
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm4PassC2ENS_8PassKindERc:

0000000000000000 <_ZN4llvm4PassC2ENS_8PassKindERc>:
   0:	sub	sp, sp, #0x20
   4:	adrp	x8, 0 <_ZTVN4llvm4PassE>
   8:	ldr	x8, [x8]
   c:	add	x8, x8, #0x10
  10:	mov	x9, xzr
  14:	str	x0, [sp, #24]
  18:	str	w1, [sp, #20]
  1c:	str	x2, [sp, #8]
  20:	ldr	x10, [sp, #24]
  24:	str	x8, [x10]
  28:	str	x9, [x10, #8]
  2c:	ldr	x8, [sp, #8]
  30:	str	x8, [x10, #16]
  34:	ldr	w11, [sp, #20]
  38:	str	w11, [x10, #24]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZN4llvm12FunctionPassD2Ev:

0000000000000000 <_ZN4llvm12FunctionPassD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm4PassD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm7mdconst15extract_or_nullINS_11ConstantIntEPNS_8MetadataEEENSt9enable_ifIXsr6detail14IsValidPointerIT_T0_EE5valueEPS6_E4typeEOS7_:

0000000000000000 <_ZN4llvm7mdconst15extract_or_nullINS_11ConstantIntEPNS_8MetadataEEENSt9enable_ifIXsr6detail14IsValidPointerIT_T0_EE5valueEPS6_E4typeEOS7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm7mdconst15extract_or_nullINS_11ConstantIntEPNS_8MetadataEEENSt9enable_ifIXsr6detail14IsValidPointerIT_T0_EE5valueEPS6_E4typeEOS7_>
  1c:	str	x0, [sp, #8]
  20:	ldr	x8, [sp, #8]
  24:	cbz	x8, 3c <_ZN4llvm7mdconst15extract_or_nullINS_11ConstantIntEPNS_8MetadataEEENSt9enable_ifIXsr6detail14IsValidPointerIT_T0_EE5valueEPS6_E4typeEOS7_+0x3c>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZN4llvm7mdconst15extract_or_nullINS_11ConstantIntEPNS_8MetadataEEENSt9enable_ifIXsr6detail14IsValidPointerIT_T0_EE5valueEPS6_E4typeEOS7_>
  30:	bl	0 <_ZN4llvm7mdconst15extract_or_nullINS_11ConstantIntEPNS_8MetadataEEENSt9enable_ifIXsr6detail14IsValidPointerIT_T0_EE5valueEPS6_E4typeEOS7_>
  34:	stur	x0, [x29, #-8]
  38:	b	44 <_ZN4llvm7mdconst15extract_or_nullINS_11ConstantIntEPNS_8MetadataEEENSt9enable_ifIXsr6detail14IsValidPointerIT_T0_EE5valueEPS6_E4typeEOS7_+0x44>
  3c:	mov	x8, xzr
  40:	stur	x8, [x29, #-8]
  44:	ldur	x0, [x29, #-8]
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNK4llvm11ConstantInt12getZExtValueEv:

0000000000000000 <_ZNK4llvm11ConstantInt12getZExtValueEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x18
  18:	bl	0 <_ZNK4llvm11ConstantInt12getZExtValueEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm6Module10getContextEv:

0000000000000000 <_ZNK4llvm6Module10getContextEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8ArrayRefIPNS_4TypeEEC2ERKSt16initializer_listIS2_E:

0000000000000000 <_ZN4llvm8ArrayRefIPNS_4TypeEEC2ERKSt16initializer_listIS2_E>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	x0, [x29, #-16]
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZN4llvm8ArrayRefIPNS_4TypeEEC2ERKSt16initializer_listIS2_E>
  24:	ldur	x8, [x29, #-16]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm8ArrayRefIPNS_4TypeEEC2ERKSt16initializer_listIS2_E>
  34:	ldr	x8, [sp, #16]
  38:	cmp	x8, x0
  3c:	b.ne	4c <_ZN4llvm8ArrayRefIPNS_4TypeEEC2ERKSt16initializer_listIS2_E+0x4c>  // b.any
  40:	mov	x8, xzr
  44:	str	x8, [sp, #8]
  48:	b	58 <_ZN4llvm8ArrayRefIPNS_4TypeEEC2ERKSt16initializer_listIS2_E+0x58>
  4c:	ldur	x0, [x29, #-16]
  50:	bl	0 <_ZN4llvm8ArrayRefIPNS_4TypeEEC2ERKSt16initializer_listIS2_E>
  54:	str	x0, [sp, #8]
  58:	ldr	x8, [sp, #8]
  5c:	ldr	x9, [sp, #24]
  60:	str	x8, [x9]
  64:	ldur	x0, [x29, #-16]
  68:	bl	0 <_ZN4llvm8ArrayRefIPNS_4TypeEEC2ERKSt16initializer_listIS2_E>
  6c:	ldr	x8, [sp, #24]
  70:	str	x0, [x8, #8]
  74:	ldp	x29, x30, [sp, #48]
  78:	add	sp, sp, #0x40
  7c:	ret

Disassembly of section .text._ZN4llvm12cast_or_nullINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm12cast_or_nullINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	cbnz	x8, 24 <_ZN4llvm12cast_or_nullINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x24>
  18:	mov	x8, xzr
  1c:	stur	x8, [x29, #-8]
  20:	b	80 <_ZN4llvm12cast_or_nullINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x80>
  24:	add	x0, sp, #0x10
  28:	bl	0 <_ZN4llvm12cast_or_nullINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  2c:	mov	w8, #0x0                   	// #0
  30:	str	w8, [sp, #12]
  34:	tbnz	w0, #0, 3c <_ZN4llvm12cast_or_nullINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x3c>
  38:	b	44 <_ZN4llvm12cast_or_nullINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x44>
  3c:	mov	w8, #0x1                   	// #1
  40:	str	w8, [sp, #12]
  44:	ldr	w8, [sp, #12]
  48:	tbnz	w8, #0, 50 <_ZN4llvm12cast_or_nullINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x50>
  4c:	b	54 <_ZN4llvm12cast_or_nullINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x54>
  50:	b	74 <_ZN4llvm12cast_or_nullINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x74>
  54:	adrp	x0, 0 <_ZN4llvm12cast_or_nullINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  58:	add	x0, x0, #0x0
  5c:	adrp	x1, 0 <_ZN4llvm12cast_or_nullINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  60:	add	x1, x1, #0x0
  64:	mov	w2, #0x134                 	// #308
  68:	adrp	x3, 0 <_ZN4llvm12cast_or_nullINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  6c:	add	x3, x3, #0x0
  70:	bl	0 <__assert_fail>
  74:	ldr	x0, [sp, #16]
  78:	bl	0 <_ZN4llvm12cast_or_nullINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  7c:	stur	x0, [x29, #-8]
  80:	ldur	x0, [x29, #-8]
  84:	ldp	x29, x30, [sp, #32]
  88:	add	sp, sp, #0x30
  8c:	ret

Disassembly of section .text._ZN4llvm4castINS_11ConstantIntENS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_11ConstantIntENS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_11ConstantIntENS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_11ConstantIntENS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_11ConstantIntENS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_11ConstantIntENS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_11ConstantIntENS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x44>
  40:	b	64 <_ZN4llvm4castINS_11ConstantIntENS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_11ConstantIntENS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_11ConstantIntENS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_11ConstantIntENS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_11ConstantIntENS_8ConstantEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZNK4llvm18ConstantAsMetadata8getValueEv:

0000000000000000 <_ZNK4llvm18ConstantAsMetadata8getValueEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm18ConstantAsMetadata8getValueEv>
  18:	bl	0 <_ZNK4llvm18ConstantAsMetadata8getValueEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm3isaINS_18ConstantAsMetadataEPNS_8MetadataEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_18ConstantAsMetadataEPNS_8MetadataEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_18ConstantAsMetadataEPNS_8MetadataEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm4castINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x44>
  40:	b	64 <_ZN4llvm4castINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_18ConstantAsMetadataENS_8MetadataEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_18ConstantAsMetadataEKPNS_8MetadataEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_18ConstantAsMetadataEKPNS_8MetadataEPKS2_E4doitERS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_18ConstantAsMetadataEKPNS_8MetadataEPKS2_E4doitERS4_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_18ConstantAsMetadataEKPNS_8MetadataEPKS2_E4doitERS4_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_18ConstantAsMetadataEPKNS_8MetadataES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_18ConstantAsMetadataEPKNS_8MetadataES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_18ConstantAsMetadataEPKNS_8MetadataES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPNS_8MetadataEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIKPNS_8MetadataEE18getSimplifiedValueERS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm13simplify_typeIKPNS_8MetadataEE18getSimplifiedValueERS3_>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_18ConstantAsMetadataEPKNS_8MetadataEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_18ConstantAsMetadataEPKNS_8MetadataEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_18ConstantAsMetadataEPKNS_8MetadataEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_18ConstantAsMetadataEPKNS_8MetadataEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_18ConstantAsMetadataEPKNS_8MetadataEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_18ConstantAsMetadataEPKNS_8MetadataEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_18ConstantAsMetadataEPKNS_8MetadataEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_18ConstantAsMetadataEPKNS_8MetadataEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_18ConstantAsMetadataEPKNS_8MetadataEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_18ConstantAsMetadataEPKNS_8MetadataEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_18ConstantAsMetadataENS_8MetadataEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_18ConstantAsMetadataENS_8MetadataEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_18ConstantAsMetadataENS_8MetadataEvE4doitERKS2_>
  18:	cmp	w0, #0x1
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm8Metadata13getMetadataIDEv:

0000000000000000 <_ZNK4llvm8Metadata13getMetadataIDEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPNS_8MetadataEE18getSimplifiedValueERS2_:

0000000000000000 <_ZN4llvm13simplify_typeIPNS_8MetadataEE18getSimplifiedValueERS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_18ConstantAsMetadataEPNS_8MetadataES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_18ConstantAsMetadataEPNS_8MetadataES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm3isaINS_11ConstantIntEPNS_8ConstantEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_11ConstantIntEPNS_8ConstantEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_11ConstantIntEPNS_8ConstantEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_11ConstantIntEPNS_8ConstantES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_11ConstantIntEPNS_8ConstantES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_11ConstantIntEKPNS_8ConstantEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_11ConstantIntEKPNS_8ConstantEPKS2_E4doitERS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11ConstantIntEKPNS_8ConstantEPKS2_E4doitERS4_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11ConstantIntEKPNS_8ConstantEPKS2_E4doitERS4_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_11ConstantIntEPKNS_8ConstantES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_11ConstantIntEPKNS_8ConstantES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11ConstantIntEPKNS_8ConstantES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPNS_8ConstantEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIKPNS_8ConstantEE18getSimplifiedValueERS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm13simplify_typeIKPNS_8ConstantEE18getSimplifiedValueERS3_>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_11ConstantIntEPKNS_8ConstantEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_11ConstantIntEPKNS_8ConstantEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_11ConstantIntEPKNS_8ConstantEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_11ConstantIntEPKNS_8ConstantEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_11ConstantIntEPKNS_8ConstantEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_11ConstantIntEPKNS_8ConstantEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_11ConstantIntEPKNS_8ConstantEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_11ConstantIntEPKNS_8ConstantEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_11ConstantIntEPKNS_8ConstantEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_11ConstantIntEPKNS_8ConstantEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_11ConstantIntENS_8ConstantEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_11ConstantIntENS_8ConstantEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_11ConstantIntENS_8ConstantEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11ConstantInt7classofEPKNS_5ValueE:

0000000000000000 <_ZN4llvm11ConstantInt7classofEPKNS_5ValueE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm11ConstantInt7classofEPKNS_5ValueE>
  18:	cmp	w0, #0xd
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm5Value10getValueIDEv:

0000000000000000 <_ZNK4llvm5Value10getValueIDEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPNS_8ConstantEE18getSimplifiedValueERS2_:

0000000000000000 <_ZN4llvm13simplify_typeIPNS_8ConstantEE18getSimplifiedValueERS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm4castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x44>
  40:	b	64 <_ZN4llvm4castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZNK4llvm15ValueAsMetadata8getValueEv:

0000000000000000 <_ZNK4llvm15ValueAsMetadata8getValueEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #136]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm3isaINS_8ConstantEPNS_5ValueEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_8ConstantEPNS_5ValueEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_8ConstantEPNS_5ValueEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_8ConstantEPNS_5ValueES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_8ConstantEPNS_5ValueES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_8ConstantEKPNS_5ValueEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_8ConstantEKPNS_5ValueEPKS2_E4doitERS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8ConstantEKPNS_5ValueEPKS2_E4doitERS4_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8ConstantEKPNS_5ValueEPKS2_E4doitERS4_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_8ConstantEPKNS_5ValueES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_8ConstantEPKNS_5ValueES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8ConstantEPKNS_5ValueES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPNS_5ValueEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIKPNS_5ValueEE18getSimplifiedValueERS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm13simplify_typeIKPNS_5ValueEE18getSimplifiedValueERS3_>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_8ConstantEPKNS_5ValueEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_8ConstantENS_5ValueEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_8ConstantENS_5ValueEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_8ConstantENS_5ValueEvE4doitERKS2_>
  18:	cmp	w0, #0x10
  1c:	cset	w8, ls  // ls = plast
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPNS_5ValueEE18getSimplifiedValueERS2_:

0000000000000000 <_ZN4llvm13simplify_typeIPNS_5ValueEE18getSimplifiedValueERS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm5APInt12getZExtValueEv:

0000000000000000 <_ZNK4llvm5APInt12getZExtValueEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm5APInt12getZExtValueEv>
  20:	tbnz	w0, #0, 28 <_ZNK4llvm5APInt12getZExtValueEv+0x28>
  24:	b	38 <_ZNK4llvm5APInt12getZExtValueEv+0x38>
  28:	ldr	x8, [sp, #8]
  2c:	ldr	x9, [x8]
  30:	stur	x9, [x29, #-8]
  34:	b	98 <_ZNK4llvm5APInt12getZExtValueEv+0x98>
  38:	ldr	x0, [sp, #8]
  3c:	bl	0 <_ZNK4llvm5APInt12getZExtValueEv>
  40:	mov	w8, #0x0                   	// #0
  44:	cmp	w0, #0x40
  48:	str	w8, [sp, #4]
  4c:	b.hi	58 <_ZNK4llvm5APInt12getZExtValueEv+0x58>  // b.pmore
  50:	mov	w8, #0x1                   	// #1
  54:	str	w8, [sp, #4]
  58:	ldr	w8, [sp, #4]
  5c:	tbnz	w8, #0, 64 <_ZNK4llvm5APInt12getZExtValueEv+0x64>
  60:	b	68 <_ZNK4llvm5APInt12getZExtValueEv+0x68>
  64:	b	88 <_ZNK4llvm5APInt12getZExtValueEv+0x88>
  68:	adrp	x0, 0 <_ZNK4llvm5APInt12getZExtValueEv>
  6c:	add	x0, x0, #0x0
  70:	adrp	x1, 0 <_ZNK4llvm5APInt12getZExtValueEv>
  74:	add	x1, x1, #0x0
  78:	mov	w2, #0x657                 	// #1623
  7c:	adrp	x3, 0 <_ZNK4llvm5APInt12getZExtValueEv>
  80:	add	x3, x3, #0x0
  84:	bl	0 <__assert_fail>
  88:	ldr	x8, [sp, #8]
  8c:	ldr	x9, [x8]
  90:	ldr	x9, [x9]
  94:	stur	x9, [x29, #-8]
  98:	ldur	x0, [x29, #-8]
  9c:	ldp	x29, x30, [sp, #32]
  a0:	add	sp, sp, #0x30
  a4:	ret

Disassembly of section .text._ZNK4llvm5APInt12isSingleWordEv:

0000000000000000 <_ZNK4llvm5APInt12isSingleWordEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #8]
  10:	cmp	w9, #0x40
  14:	cset	w9, ls  // ls = plast
  18:	and	w0, w9, #0x1
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm5APInt13getActiveBitsEv:

0000000000000000 <_ZNK4llvm5APInt13getActiveBitsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	w9, [x8, #8]
  18:	mov	x0, x8
  1c:	str	w9, [sp, #4]
  20:	bl	0 <_ZNK4llvm5APInt13getActiveBitsEv>
  24:	ldr	w9, [sp, #4]
  28:	subs	w0, w9, w0
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNK4llvm5APInt17countLeadingZerosEv:

0000000000000000 <_ZNK4llvm5APInt17countLeadingZerosEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNK4llvm5APInt17countLeadingZerosEv>
  20:	tbnz	w0, #0, 28 <_ZNK4llvm5APInt17countLeadingZerosEv+0x28>
  24:	b	58 <_ZNK4llvm5APInt17countLeadingZerosEv+0x58>
  28:	ldr	x8, [sp]
  2c:	ldr	w9, [x8, #8]
  30:	mov	w10, #0x40                  	// #64
  34:	subs	w9, w10, w9
  38:	str	w9, [sp, #12]
  3c:	ldr	x0, [x8]
  40:	mov	w1, #0x2                   	// #2
  44:	bl	0 <_ZNK4llvm5APInt17countLeadingZerosEv>
  48:	ldr	w9, [sp, #12]
  4c:	subs	w9, w0, w9
  50:	stur	w9, [x29, #-4]
  54:	b	64 <_ZNK4llvm5APInt17countLeadingZerosEv+0x64>
  58:	ldr	x0, [sp]
  5c:	bl	0 <_ZNK4llvm5APInt25countLeadingZerosSlowCaseEv>
  60:	stur	w0, [x29, #-4]
  64:	ldur	w0, [x29, #-4]
  68:	ldp	x29, x30, [sp, #32]
  6c:	add	sp, sp, #0x30
  70:	ret

Disassembly of section .text._ZN4llvm17countLeadingZerosImEEjT_NS_12ZeroBehaviorE:

0000000000000000 <_ZN4llvm17countLeadingZerosImEEjT_NS_12ZeroBehaviorE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w1, [sp, #4]
  1c:	bl	0 <_ZN4llvm17countLeadingZerosImEEjT_NS_12ZeroBehaviorE>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE:

0000000000000000 <_ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	w1, [sp, #12]
   c:	ldr	w8, [sp, #12]
  10:	cbz	w8, 28 <_ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE+0x28>
  14:	ldr	x8, [sp, #16]
  18:	cbnz	x8, 28 <_ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE+0x28>
  1c:	mov	w8, #0x40                  	// #64
  20:	str	w8, [sp, #28]
  24:	b	34 <_ZN4llvm6detail19LeadingZerosCounterImLm8EE5countEmNS_12ZeroBehaviorE+0x34>
  28:	ldr	x8, [sp, #16]
  2c:	clz	x8, x8
  30:	str	w8, [sp, #28]
  34:	ldr	w0, [sp, #28]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNKSt16initializer_listIPN4llvm4TypeEE5beginEv:

0000000000000000 <_ZNKSt16initializer_listIPN4llvm4TypeEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNKSt16initializer_listIPN4llvm4TypeEE3endEv:

0000000000000000 <_ZNKSt16initializer_listIPN4llvm4TypeEE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNKSt16initializer_listIPN4llvm4TypeEE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNKSt16initializer_listIPN4llvm4TypeEE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNKSt16initializer_listIPN4llvm4TypeEE4sizeEv:

0000000000000000 <_ZNKSt16initializer_listIPN4llvm4TypeEE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPNS_8CallBaseELj8EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPNS_8CallBaseELj8EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorIPNS_8CallBaseELj8EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm8Function17getBasicBlockListEv:

0000000000000000 <_ZN4llvm8Function17getBasicBlockListEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x48
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12simple_ilistINS_10BasicBlockEJEE5beginEv:

0000000000000000 <_ZN4llvm12simple_ilistINS_10BasicBlockEJEE5beginEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #16]
  14:	ldr	x1, [sp, #16]
  18:	mov	x0, x8
  1c:	str	x8, [sp]
  20:	bl	0 <_ZN4llvm12simple_ilistINS_10BasicBlockEJEE5beginEv>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm12simple_ilistINS_10BasicBlockEJEE5beginEv>
  2c:	ldr	x8, [x0]
  30:	stur	x8, [x29, #-8]
  34:	ldur	x0, [x29, #-8]
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZN4llvm12simple_ilistINS_10BasicBlockEJEE3endEv:

0000000000000000 <_ZN4llvm12simple_ilistINS_10BasicBlockEJEE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZN4llvm12simple_ilistINS_10BasicBlockEJEE3endEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvmneERKNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEES7_:

0000000000000000 <_ZN4llvmneERKNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEES7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	cset	w10, ne  // ne = any
  24:	and	w0, w10, #0x1
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEdeEv:

0000000000000000 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEdeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEdeEv>
  20:	eor	w9, w0, #0x1
  24:	tbnz	w9, #0, 2c <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEdeEv+0x2c>
  28:	b	30 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEdeEv+0x30>
  2c:	b	50 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEdeEv+0x50>
  30:	adrp	x0, 0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEdeEv>
  34:	add	x0, x0, #0x0
  38:	adrp	x1, 0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEdeEv>
  3c:	add	x1, x1, #0x0
  40:	mov	w2, #0x8b                  	// #139
  44:	adrp	x3, 0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEdeEv>
  48:	add	x3, x3, #0x0
  4c:	bl	0 <__assert_fail>
  50:	ldr	x8, [sp]
  54:	ldr	x0, [x8]
  58:	bl	0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEdeEv>
  5c:	ldp	x29, x30, [sp, #16]
  60:	add	sp, sp, #0x20
  64:	ret

Disassembly of section .text._ZN4llvm10BasicBlock11getInstListEv:

0000000000000000 <_ZN4llvm10BasicBlock11getInstListEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x28
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12simple_ilistINS_11InstructionEJEE5beginEv:

0000000000000000 <_ZN4llvm12simple_ilistINS_11InstructionEJEE5beginEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #16]
  14:	ldr	x1, [sp, #16]
  18:	mov	x0, x8
  1c:	str	x8, [sp]
  20:	bl	0 <_ZN4llvm12simple_ilistINS_11InstructionEJEE5beginEv>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm12simple_ilistINS_11InstructionEJEE5beginEv>
  2c:	ldr	x8, [x0]
  30:	stur	x8, [x29, #-8]
  34:	ldur	x0, [x29, #-8]
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZN4llvm12simple_ilistINS_11InstructionEJEE3endEv:

0000000000000000 <_ZN4llvm12simple_ilistINS_11InstructionEJEE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZN4llvm12simple_ilistINS_11InstructionEJEE3endEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvmneERKNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEES7_:

0000000000000000 <_ZN4llvmneERKNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEES7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	cset	w10, ne  // ne = any
  24:	and	w0, w10, #0x1
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEdeEv:

0000000000000000 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEdeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEdeEv>
  20:	eor	w9, w0, #0x1
  24:	tbnz	w9, #0, 2c <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEdeEv+0x2c>
  28:	b	30 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEdeEv+0x30>
  2c:	b	50 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEdeEv+0x50>
  30:	adrp	x0, 0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEdeEv>
  34:	add	x0, x0, #0x0
  38:	adrp	x1, 0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEdeEv>
  3c:	add	x1, x1, #0x0
  40:	mov	w2, #0x8b                  	// #139
  44:	adrp	x3, 0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEdeEv>
  48:	add	x3, x3, #0x0
  4c:	bl	0 <__assert_fail>
  50:	ldr	x8, [sp]
  54:	ldr	x0, [x8]
  58:	bl	0 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEdeEv>
  5c:	ldp	x29, x30, [sp, #16]
  60:	add	sp, sp, #0x20
  64:	ret

Disassembly of section .text._ZN4llvm8dyn_castINS_8CallBaseENS_11InstructionEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm8dyn_castINS_8CallBaseENS_11InstructionEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm8dyn_castINS_8CallBaseENS_11InstructionEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	tbnz	w0, #0, 24 <_ZN4llvm8dyn_castINS_8CallBaseENS_11InstructionEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x24>
  20:	b	34 <_ZN4llvm8dyn_castINS_8CallBaseENS_11InstructionEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm8dyn_castINS_8CallBaseENS_11InstructionEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  2c:	str	x0, [sp]
  30:	b	3c <_ZN4llvm8dyn_castINS_8CallBaseENS_11InstructionEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x3c>
  34:	mov	x8, xzr
  38:	str	x8, [sp]
  3c:	ldr	x8, [sp]
  40:	mov	x0, x8
  44:	ldp	x29, x30, [sp, #16]
  48:	add	sp, sp, #0x20
  4c:	ret

Disassembly of section .text._ZNK4llvm8CallBase9hasFnAttrENS_9StringRefE:

0000000000000000 <_ZNK4llvm8CallBase9hasFnAttrENS_9StringRefE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x1, [x29, #-16]
  10:	stur	x2, [x29, #-8]
  14:	str	x0, [sp, #24]
  18:	ldr	x0, [sp, #24]
  1c:	ldur	q0, [x29, #-16]
  20:	str	q0, [sp]
  24:	ldr	x1, [sp]
  28:	ldr	x2, [sp, #8]
  2c:	bl	0 <_ZNK4llvm8CallBase9hasFnAttrENS_9StringRefE>
  30:	and	w0, w0, #0x1
  34:	ldp	x29, x30, [sp, #48]
  38:	add	sp, sp, #0x40
  3c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE9push_backERKS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE9push_backERKS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE9push_backERKS2_>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [sp]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE9push_backERKS2_>
  34:	ldr	x8, [sp]
  38:	cmp	x8, x0
  3c:	b.cc	50 <_ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE9push_backERKS2_+0x50>  // b.lo, b.ul, b.last
  40:	ldr	x0, [sp, #8]
  44:	mov	x8, xzr
  48:	mov	x1, x8
  4c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE9push_backERKS2_>
  50:	ldr	x0, [sp, #8]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE9push_backERKS2_>
  58:	ldr	x8, [sp, #16]
  5c:	ldr	x8, [x8]
  60:	str	x8, [x0]
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE9push_backERKS2_>
  6c:	add	x1, x0, #0x1
  70:	ldr	x0, [sp, #8]
  74:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE9push_backERKS2_>
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x30
  80:	ret

Disassembly of section .text._ZN4llvm17TrackingStatisticppEi:

0000000000000000 <_ZN4llvm17TrackingStatisticppEi>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #112]
   8:	add	x29, sp, #0x70
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-32]
  14:	stur	w1, [x29, #-36]
  18:	ldur	x9, [x29, #-32]
  1c:	mov	x0, x9
  20:	stur	w8, [x29, #-40]
  24:	stur	x9, [x29, #-48]
  28:	bl	0 <_ZN4llvm17TrackingStatisticppEi>
  2c:	ldur	x9, [x29, #-48]
  30:	add	x10, x9, #0x18
  34:	stur	x10, [x29, #-8]
  38:	ldur	w8, [x29, #-40]
  3c:	stur	w8, [x29, #-12]
  40:	stur	wzr, [x29, #-16]
  44:	ldur	x10, [x29, #-8]
  48:	ldur	w11, [x29, #-16]
  4c:	ldur	w12, [x29, #-12]
  50:	stur	w12, [x29, #-20]
  54:	subs	w11, w11, #0x1
  58:	mov	w13, w11
  5c:	ubfx	x13, x13, #0, #32
  60:	cmp	x13, #0x4
  64:	str	x10, [sp, #56]
  68:	str	x13, [sp, #48]
  6c:	b.hi	88 <_ZN4llvm17TrackingStatisticppEi+0x88>  // b.pmore
  70:	adrp	x8, 0 <_ZN4llvm17TrackingStatisticppEi>
  74:	add	x8, x8, #0x0
  78:	ldr	x11, [sp, #48]
  7c:	ldrsw	x10, [x8, x11, lsl #2]
  80:	add	x9, x8, x10
  84:	br	x9
  88:	ldur	w8, [x29, #-20]
  8c:	str	w8, [sp, #44]
  90:	ldr	x8, [sp, #56]
  94:	ldxr	w9, [x8]
  98:	mov	w10, w9
  9c:	ldr	w9, [sp, #44]
  a0:	add	w11, w10, w9
  a4:	stxr	w12, w11, [x8]
  a8:	str	w10, [sp, #40]
  ac:	cbnz	w12, 90 <_ZN4llvm17TrackingStatisticppEi+0x90>
  b0:	ldr	w8, [sp, #40]
  b4:	stur	w8, [x29, #-24]
  b8:	b	188 <_ZN4llvm17TrackingStatisticppEi+0x188>
  bc:	ldur	w8, [x29, #-20]
  c0:	str	w8, [sp, #36]
  c4:	ldr	x8, [sp, #56]
  c8:	ldaxr	w9, [x8]
  cc:	mov	w10, w9
  d0:	ldr	w9, [sp, #36]
  d4:	add	w11, w10, w9
  d8:	stxr	w12, w11, [x8]
  dc:	str	w10, [sp, #32]
  e0:	cbnz	w12, c4 <_ZN4llvm17TrackingStatisticppEi+0xc4>
  e4:	ldr	w8, [sp, #32]
  e8:	stur	w8, [x29, #-24]
  ec:	b	188 <_ZN4llvm17TrackingStatisticppEi+0x188>
  f0:	ldur	w8, [x29, #-20]
  f4:	str	w8, [sp, #28]
  f8:	ldr	x8, [sp, #56]
  fc:	ldxr	w9, [x8]
 100:	mov	w10, w9
 104:	ldr	w9, [sp, #28]
 108:	add	w11, w10, w9
 10c:	stlxr	w12, w11, [x8]
 110:	str	w10, [sp, #24]
 114:	cbnz	w12, f8 <_ZN4llvm17TrackingStatisticppEi+0xf8>
 118:	ldr	w8, [sp, #24]
 11c:	stur	w8, [x29, #-24]
 120:	b	188 <_ZN4llvm17TrackingStatisticppEi+0x188>
 124:	ldur	w8, [x29, #-20]
 128:	str	w8, [sp, #20]
 12c:	ldr	x8, [sp, #56]
 130:	ldaxr	w9, [x8]
 134:	mov	w10, w9
 138:	ldr	w9, [sp, #20]
 13c:	add	w11, w10, w9
 140:	stlxr	w12, w11, [x8]
 144:	str	w10, [sp, #16]
 148:	cbnz	w12, 12c <_ZN4llvm17TrackingStatisticppEi+0x12c>
 14c:	ldr	w8, [sp, #16]
 150:	stur	w8, [x29, #-24]
 154:	b	188 <_ZN4llvm17TrackingStatisticppEi+0x188>
 158:	ldur	w8, [x29, #-20]
 15c:	str	w8, [sp, #12]
 160:	ldr	x8, [sp, #56]
 164:	ldaxr	w9, [x8]
 168:	mov	w10, w9
 16c:	ldr	w9, [sp, #12]
 170:	add	w11, w10, w9
 174:	stlxr	w12, w11, [x8]
 178:	str	w10, [sp, #8]
 17c:	cbnz	w12, 160 <_ZN4llvm17TrackingStatisticppEi+0x160>
 180:	ldr	w8, [sp, #8]
 184:	stur	w8, [x29, #-24]
 188:	ldur	w0, [x29, #-24]
 18c:	ldp	x29, x30, [sp, #112]
 190:	add	sp, sp, #0x80
 194:	ret

Disassembly of section .text._ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEppEv:

0000000000000000 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEppEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEppEv>
  20:	ldr	x8, [sp]
  24:	str	x0, [x8]
  28:	mov	x0, x8
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEppEv:

0000000000000000 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEppEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEppEv>
  20:	ldr	x8, [sp]
  24:	str	x0, [x8]
  28:	mov	x0, x8
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase5emptyEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase5emptyEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #8]
  10:	cmp	w9, #0x0
  14:	cset	w9, ne  // ne = any
  18:	eor	w9, w9, #0x1
  1c:	and	w0, w9, #0x1
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPNS_8CallBaseELj8EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPNS_8CallBaseELj8EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorIPNS_8CallBaseELj8EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorIPNS_8CallBaseELj8EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorIPNS_8CallBaseELj8EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorIPNS_8CallBaseELj8EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_8CallBaseEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_8CallBaseEEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_8CallBaseEEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBaseC2EPvm:

0000000000000000 <_ZN4llvm15SmallVectorBaseC2EPvm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	str	wzr, [x8, #8]
  20:	ldr	x9, [sp, #8]
  24:	str	w9, [x8, #12]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEC2ERNS_15ilist_node_implIS4_EE:

0000000000000000 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEELb0ELb0EEC2ERNS_15ilist_node_implIS4_EE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm15ilist_node_baseILb1EE15isKnownSentinelEv:

0000000000000000 <_ZNK4llvm15ilist_node_baseILb1EE15isKnownSentinelEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm15ilist_node_baseILb1EE15isKnownSentinelEv>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm12ilist_detail18SpecificNodeAccessINS0_12node_optionsINS_10BasicBlockELb1ELb0EvEEE11getValuePtrEPNS_15ilist_node_implIS4_EE:

0000000000000000 <_ZN4llvm12ilist_detail18SpecificNodeAccessINS0_12node_optionsINS_10BasicBlockELb1ELb0EvEEE11getValuePtrEPNS_15ilist_node_implIS4_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12ilist_detail18SpecificNodeAccessINS0_12node_optionsINS_10BasicBlockELb1ELb0EvEEE11getValuePtrEPNS_15ilist_node_implIS4_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm15ilist_node_baseILb1EE10isSentinelEv:

0000000000000000 <_ZNK4llvm15ilist_node_baseILb1EE10isSentinelEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm15ilist_node_baseILb1EE10isSentinelEv>
  18:	cmp	w0, #0x0
  1c:	cset	w8, ne  // ne = any
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm14PointerIntPairIPNS_15ilist_node_baseILb1EEELj1EjNS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj1ES5_EEE6getIntEv:

0000000000000000 <_ZNK4llvm14PointerIntPairIPNS_15ilist_node_baseILb1EEELj1EjNS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj1ES5_EEE6getIntEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZNK4llvm14PointerIntPairIPNS_15ilist_node_baseILb1EEELj1EjNS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj1ES5_EEE6getIntEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE6getIntEl:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE6getIntEl>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	asr	x8, x8, #2
  10:	and	x0, x8, #0x1
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm12ilist_detail10NodeAccess11getValuePtrINS0_12node_optionsINS_10BasicBlockELb1ELb0EvEEEENT_7pointerEPNS_15ilist_node_implIS6_EE:

0000000000000000 <_ZN4llvm12ilist_detail10NodeAccess11getValuePtrINS0_12node_optionsINS_10BasicBlockELb1ELb0EvEEEENT_7pointerEPNS_15ilist_node_implIS6_EE>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	ldr	x8, [sp, #24]
   c:	str	x8, [sp, #16]
  10:	cbz	x8, 28 <_ZN4llvm12ilist_detail10NodeAccess11getValuePtrINS0_12node_optionsINS_10BasicBlockELb1ELb0EvEEEENT_7pointerEPNS_15ilist_node_implIS6_EE+0x28>
  14:	mov	x8, #0xffffffffffffffe8    	// #-24
  18:	ldr	x9, [sp, #16]
  1c:	add	x8, x9, x8
  20:	str	x8, [sp, #8]
  24:	b	30 <_ZN4llvm12ilist_detail10NodeAccess11getValuePtrINS0_12node_optionsINS_10BasicBlockELb1ELb0EvEEEENT_7pointerEPNS_15ilist_node_implIS6_EE+0x30>
  28:	mov	x8, xzr
  2c:	str	x8, [sp, #8]
  30:	ldr	x8, [sp, #8]
  34:	mov	x0, x8
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEC2ERNS_15ilist_node_implIS4_EE:

0000000000000000 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEC2ERNS_15ilist_node_implIS4_EE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm12ilist_detail18SpecificNodeAccessINS0_12node_optionsINS_11InstructionELb1ELb0EvEEE11getValuePtrEPNS_15ilist_node_implIS4_EE:

0000000000000000 <_ZN4llvm12ilist_detail18SpecificNodeAccessINS0_12node_optionsINS_11InstructionELb1ELb0EvEEE11getValuePtrEPNS_15ilist_node_implIS4_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12ilist_detail18SpecificNodeAccessINS0_12node_optionsINS_11InstructionELb1ELb0EvEEE11getValuePtrEPNS_15ilist_node_implIS4_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12ilist_detail10NodeAccess11getValuePtrINS0_12node_optionsINS_11InstructionELb1ELb0EvEEEENT_7pointerEPNS_15ilist_node_implIS6_EE:

0000000000000000 <_ZN4llvm12ilist_detail10NodeAccess11getValuePtrINS0_12node_optionsINS_11InstructionELb1ELb0EvEEEENT_7pointerEPNS_15ilist_node_implIS6_EE>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	ldr	x8, [sp, #24]
   c:	str	x8, [sp, #16]
  10:	cbz	x8, 28 <_ZN4llvm12ilist_detail10NodeAccess11getValuePtrINS0_12node_optionsINS_11InstructionELb1ELb0EvEEEENT_7pointerEPNS_15ilist_node_implIS6_EE+0x28>
  14:	mov	x8, #0xffffffffffffffe8    	// #-24
  18:	ldr	x9, [sp, #16]
  1c:	add	x8, x9, x8
  20:	str	x8, [sp, #8]
  24:	b	30 <_ZN4llvm12ilist_detail10NodeAccess11getValuePtrINS0_12node_optionsINS_11InstructionELb1ELb0EvEEEENT_7pointerEPNS_15ilist_node_implIS6_EE+0x30>
  28:	mov	x8, xzr
  2c:	str	x8, [sp, #8]
  30:	ldr	x8, [sp, #8]
  34:	mov	x0, x8
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZN4llvm3isaINS_8CallBaseEPNS_11InstructionEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_8CallBaseEPNS_11InstructionEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_8CallBaseEPNS_11InstructionEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm4castINS_8CallBaseENS_11InstructionEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_8CallBaseENS_11InstructionEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_8CallBaseENS_11InstructionEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_8CallBaseENS_11InstructionEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_8CallBaseENS_11InstructionEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_8CallBaseENS_11InstructionEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_8CallBaseENS_11InstructionEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x44>
  40:	b	64 <_ZN4llvm4castINS_8CallBaseENS_11InstructionEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_8CallBaseENS_11InstructionEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_8CallBaseENS_11InstructionEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_8CallBaseENS_11InstructionEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_8CallBaseENS_11InstructionEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_8CallBaseEKPNS_11InstructionEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_8CallBaseEKPNS_11InstructionEPKS2_E4doitERS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8CallBaseEKPNS_11InstructionEPKS2_E4doitERS4_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8CallBaseEKPNS_11InstructionEPKS2_E4doitERS4_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_8CallBaseEPKNS_11InstructionES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_8CallBaseEPKNS_11InstructionES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8CallBaseEPKNS_11InstructionES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPNS_11InstructionEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIKPNS_11InstructionEE18getSimplifiedValueERS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm13simplify_typeIKPNS_11InstructionEE18getSimplifiedValueERS3_>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_8CallBaseEPKNS_11InstructionEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_8CallBaseEPKNS_11InstructionEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_8CallBaseEPKNS_11InstructionEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_8CallBaseEPKNS_11InstructionEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_8CallBaseEPKNS_11InstructionEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_8CallBaseEPKNS_11InstructionEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_8CallBaseEPKNS_11InstructionEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_8CallBaseEPKNS_11InstructionEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_8CallBaseEPKNS_11InstructionEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_8CallBaseEPKNS_11InstructionEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_8CallBaseENS_11InstructionEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_8CallBaseENS_11InstructionEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_8CallBaseENS_11InstructionEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm8CallBase7classofEPKNS_11InstructionE:

0000000000000000 <_ZN4llvm8CallBase7classofEPKNS_11InstructionE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8CallBase7classofEPKNS_11InstructionE>
  18:	mov	w8, #0x1                   	// #1
  1c:	cmp	w0, #0x38
  20:	str	w8, [sp, #4]
  24:	b.eq	54 <_ZN4llvm8CallBase7classofEPKNS_11InstructionE+0x54>  // b.none
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZN4llvm8CallBase7classofEPKNS_11InstructionE>
  30:	mov	w8, #0x1                   	// #1
  34:	cmp	w0, #0x5
  38:	str	w8, [sp, #4]
  3c:	b.eq	54 <_ZN4llvm8CallBase7classofEPKNS_11InstructionE+0x54>  // b.none
  40:	ldr	x0, [sp, #8]
  44:	bl	0 <_ZN4llvm8CallBase7classofEPKNS_11InstructionE>
  48:	cmp	w0, #0xb
  4c:	cset	w8, eq  // eq = none
  50:	str	w8, [sp, #4]
  54:	ldr	w8, [sp, #4]
  58:	and	w0, w8, #0x1
  5c:	ldp	x29, x30, [sp, #16]
  60:	add	sp, sp, #0x20
  64:	ret

Disassembly of section .text._ZNK4llvm11Instruction9getOpcodeEv:

0000000000000000 <_ZNK4llvm11Instruction9getOpcodeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm11Instruction9getOpcodeEv>
  18:	subs	w0, w0, #0x18
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPNS_11InstructionEE18getSimplifiedValueERS2_:

0000000000000000 <_ZN4llvm13simplify_typeIPNS_11InstructionEE18getSimplifiedValueERS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_8CallBaseEPNS_11InstructionES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_8CallBaseEPNS_11InstructionES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm8CallBase13hasFnAttrImplINS_9StringRefEEEbT_:

0000000000000000 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9StringRefEEEbT_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	mov	w8, #0xffffffff            	// #-1
  10:	stur	x1, [x29, #-24]
  14:	stur	x2, [x29, #-16]
  18:	stur	x0, [x29, #-32]
  1c:	ldur	x9, [x29, #-32]
  20:	add	x0, x9, #0x38
  24:	ldur	q0, [x29, #-24]
  28:	str	q0, [sp, #48]
  2c:	ldr	x2, [sp, #48]
  30:	ldr	x3, [sp, #56]
  34:	mov	w1, w8
  38:	str	x9, [sp, #8]
  3c:	bl	0 <_ZNK4llvm13AttributeList12hasAttributeEjNS_9StringRefE>
  40:	tbnz	w0, #0, 48 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9StringRefEEEbT_+0x48>
  44:	b	58 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9StringRefEEEbT_+0x58>
  48:	mov	w8, #0x1                   	// #1
  4c:	and	w8, w8, #0x1
  50:	sturb	w8, [x29, #-1]
  54:	b	a8 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9StringRefEEEbT_+0xa8>
  58:	ldur	q0, [x29, #-24]
  5c:	str	q0, [sp, #32]
  60:	ldr	x1, [sp, #32]
  64:	ldr	x2, [sp, #40]
  68:	ldr	x0, [sp, #8]
  6c:	bl	0 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9StringRefEEEbT_>
  70:	tbnz	w0, #0, 78 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9StringRefEEEbT_+0x78>
  74:	b	88 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9StringRefEEEbT_+0x88>
  78:	mov	w8, wzr
  7c:	and	w8, w8, #0x1
  80:	sturb	w8, [x29, #-1]
  84:	b	a8 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9StringRefEEEbT_+0xa8>
  88:	ldur	q0, [x29, #-24]
  8c:	str	q0, [sp, #16]
  90:	ldr	x1, [sp, #16]
  94:	ldr	x2, [sp, #24]
  98:	ldr	x0, [sp, #8]
  9c:	bl	0 <_ZNK4llvm8CallBase25hasFnAttrOnCalledFunctionENS_9StringRefE>
  a0:	and	w8, w0, #0x1
  a4:	sturb	w8, [x29, #-1]
  a8:	ldurb	w8, [x29, #-1]
  ac:	and	w0, w8, #0x1
  b0:	ldp	x29, x30, [sp, #96]
  b4:	add	sp, sp, #0x70
  b8:	ret

Disassembly of section .text._ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9StringRefE:

0000000000000000 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9StringRefE>:
   0:	sub	sp, sp, #0x20
   4:	str	x1, [sp, #16]
   8:	str	x2, [sp, #24]
   c:	str	x0, [sp, #8]
  10:	mov	w8, wzr
  14:	and	w0, w8, #0x1
  18:	add	sp, sp, #0x20
  1c:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase4sizeEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #8]
  10:	mov	w0, w9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase8capacityEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase8capacityEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #12]
  10:	mov	w0, w9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE4growEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE4growEm>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBase8set_sizeEm:

0000000000000000 <_ZN4llvm15SmallVectorBase8set_sizeEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  2c:	ldr	x8, [sp]
  30:	cmp	x8, x0
  34:	b.hi	3c <_ZN4llvm15SmallVectorBase8set_sizeEm+0x3c>  // b.pmore
  38:	b	5c <_ZN4llvm15SmallVectorBase8set_sizeEm+0x5c>
  3c:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  40:	add	x0, x0, #0x0
  44:	adrp	x1, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x43                  	// #67
  50:	adrp	x3, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  54:	add	x3, x3, #0x0
  58:	bl	0 <__assert_fail>
  5c:	ldr	x8, [sp, #16]
  60:	ldr	x9, [sp, #8]
  64:	str	w8, [x9, #8]
  68:	ldp	x29, x30, [sp, #32]
  6c:	add	sp, sp, #0x30
  70:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvE8grow_podEmm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvE8grow_podEmm>
  28:	ldur	x2, [x29, #-16]
  2c:	ldr	x3, [sp, #24]
  30:	ldr	x8, [sp, #16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #8]
  40:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZN4llvm17TrackingStatistic4initEv:

0000000000000000 <_ZN4llvm17TrackingStatistic4initEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x2                   	// #2
  10:	str	x0, [sp, #8]
  14:	ldr	x8, [sp, #8]
  18:	add	x0, x8, #0x1c
  1c:	str	x8, [sp]
  20:	bl	0 <_ZN4llvm17TrackingStatistic4initEv>
  24:	tbnz	w0, #0, 30 <_ZN4llvm17TrackingStatistic4initEv+0x30>
  28:	ldr	x0, [sp]
  2c:	bl	0 <_ZN4llvm17TrackingStatistic17RegisterStatisticEv>
  30:	ldr	x0, [sp]
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNKSt6atomicIbE4loadESt12memory_order:

0000000000000000 <_ZNKSt6atomicIbE4loadESt12memory_order>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	str	x0, [sp, #32]
  10:	str	w1, [sp, #28]
  14:	ldr	x8, [sp, #32]
  18:	ldr	w9, [sp, #28]
  1c:	stur	x8, [x29, #-8]
  20:	stur	w9, [x29, #-12]
  24:	ldur	x8, [x29, #-8]
  28:	ldur	w0, [x29, #-12]
  2c:	mov	w1, #0xffff                	// #65535
  30:	str	x8, [sp, #16]
  34:	bl	0 <_ZNKSt6atomicIbE4loadESt12memory_order>
  38:	stur	w0, [x29, #-16]
  3c:	ldr	x8, [sp, #16]
  40:	ldur	w9, [x29, #-12]
  44:	subs	w10, w9, #0x1
  48:	subs	w10, w10, #0x2
  4c:	str	x8, [sp, #8]
  50:	str	w9, [sp, #4]
  54:	b.cc	7c <_ZNKSt6atomicIbE4loadESt12memory_order+0x7c>  // b.lo, b.ul, b.last
  58:	b	5c <_ZNKSt6atomicIbE4loadESt12memory_order+0x5c>
  5c:	ldr	w8, [sp, #4]
  60:	subs	w9, w8, #0x5
  64:	b.eq	8c <_ZNKSt6atomicIbE4loadESt12memory_order+0x8c>  // b.none
  68:	b	6c <_ZNKSt6atomicIbE4loadESt12memory_order+0x6c>
  6c:	ldr	x8, [sp, #8]
  70:	ldrb	w9, [x8]
  74:	sturb	w9, [x29, #-20]
  78:	b	9c <_ZNKSt6atomicIbE4loadESt12memory_order+0x9c>
  7c:	ldr	x8, [sp, #8]
  80:	ldarb	w9, [x8]
  84:	sturb	w9, [x29, #-20]
  88:	b	9c <_ZNKSt6atomicIbE4loadESt12memory_order+0x9c>
  8c:	ldr	x8, [sp, #8]
  90:	ldarb	w9, [x8]
  94:	sturb	w9, [x29, #-20]
  98:	b	9c <_ZNKSt6atomicIbE4loadESt12memory_order+0x9c>
  9c:	ldurb	w8, [x29, #-20]
  a0:	and	w0, w8, #0x1
  a4:	ldp	x29, x30, [sp, #64]
  a8:	add	sp, sp, #0x50
  ac:	ret

Disassembly of section .text._ZStanSt12memory_orderSt23__memory_order_modifier:

0000000000000000 <_ZStanSt12memory_orderSt23__memory_order_modifier>:
   0:	sub	sp, sp, #0x10
   4:	str	w0, [sp, #12]
   8:	str	w1, [sp, #8]
   c:	ldr	w8, [sp, #12]
  10:	ldr	w9, [sp, #8]
  14:	and	w0, w8, w9
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEEE7getNextEv:

0000000000000000 <_ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEEE7getNextEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEEE7getNextEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm15ilist_node_baseILb1EE7getNextEv:

0000000000000000 <_ZNK4llvm15ilist_node_baseILb1EE7getNextEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEEE7getNextEv:

0000000000000000 <_ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEEE7getNextEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_10BasicBlockELb1ELb0EvEEE7getNextEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm11Instruction9getModuleEv:

0000000000000000 <_ZN4llvm11Instruction9getModuleEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm11Instruction9getModuleEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm6Module15getTargetTripleB5cxx11Ev:

0000000000000000 <_ZNK4llvm6Module15getTargetTripleB5cxx11Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0xf0
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	mov	w9, #0x4                   	// #4
  14:	mov	w10, #0x1                   	// #1
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	ldur	x11, [x29, #-8]
  24:	str	x8, [x11]
  28:	str	x8, [x11, #8]
  2c:	strb	w9, [x11, #16]
  30:	strb	w10, [x11, #17]
  34:	ldr	x8, [sp, #16]
  38:	str	x8, [x11]
  3c:	mov	x0, x11
  40:	bl	0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  44:	mov	w9, #0x0                   	// #0
  48:	str	w9, [sp, #12]
  4c:	tbnz	w0, #0, 54 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x54>
  50:	b	5c <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x5c>
  54:	mov	w8, #0x1                   	// #1
  58:	str	w8, [sp, #12]
  5c:	ldr	w8, [sp, #12]
  60:	tbnz	w8, #0, 68 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x68>
  64:	b	6c <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6c>
  68:	b	8c <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x8c>
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  70:	add	x0, x0, #0x0
  74:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  78:	add	x1, x1, #0x0
  7c:	mov	w2, #0x11b                 	// #283
  80:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  84:	add	x3, x3, #0x0
  88:	bl	0 <__assert_fail>
  8c:	ldp	x29, x30, [sp, #32]
  90:	add	sp, sp, #0x30
  94:	ret

Disassembly of section .text._ZNK4llvm6Triple11isOSWindowsEv:

0000000000000000 <_ZNK4llvm6Triple11isOSWindowsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm6Triple11isOSWindowsEv>
  18:	cmp	w0, #0xf
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm6TripleD2Ev:

0000000000000000 <_ZN4llvm6TripleD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEC2ENS_8NoneTypeE:

0000000000000000 <_ZN4llvm8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEC2ENS_8NoneTypeE>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	str	w1, [sp, #4]
  10:	ldr	x9, [sp, #8]
  14:	str	x8, [x9]
  18:	str	xzr, [x9, #8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEC2EPNS_11InstructionEPNS_6MDNodeENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEC2EPNS_11InstructionEPNS_6MDNodeENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x3, [x29, #-16]
  10:	stur	x4, [x29, #-8]
  14:	stur	x0, [x29, #-24]
  18:	stur	x1, [x29, #-32]
  1c:	str	x2, [sp, #40]
  20:	ldur	x8, [x29, #-24]
  24:	ldur	x0, [x29, #-32]
  28:	str	x8, [sp, #8]
  2c:	bl	0 <_ZNK4llvm5Value10getContextEv>
  30:	ldr	x2, [sp, #40]
  34:	ldur	q0, [x29, #-16]
  38:	str	q0, [sp, #16]
  3c:	ldr	x3, [sp, #16]
  40:	ldr	x4, [sp, #24]
  44:	ldr	x8, [sp, #8]
  48:	str	x0, [sp]
  4c:	mov	x0, x8
  50:	ldr	x1, [sp]
  54:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEC2EPNS_11InstructionEPNS_6MDNodeENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>
  58:	ldur	x1, [x29, #-32]
  5c:	ldr	x0, [sp, #8]
  60:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEEC2EPNS_11InstructionEPNS_6MDNodeENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>
  64:	ldp	x29, x30, [sp, #80]
  68:	add	sp, sp, #0x60
  6c:	ret

Disassembly of section .text._ZNK4llvm8CallBase16getCalledOperandEv:

0000000000000000 <_ZNK4llvm8CallBase16getCalledOperandEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8CallBase16getCalledOperandEv>
  18:	bl	0 <_ZNK4llvm8CallBase16getCalledOperandEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm5Value7getTypeEv:

0000000000000000 <_ZNK4llvm5Value7getTypeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_4TypeEPNS_5ValueERKNS_5TwineE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_4TypeEPNS_5ValueERKNS_5TwineE>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #112]
   8:	add	x29, sp, #0x70
   c:	mov	x8, #0x40                  	// #64
  10:	adrp	x9, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_4TypeEPNS_5ValueERKNS_5TwineE>
  14:	add	x9, x9, #0x0
  18:	mov	x10, xzr
  1c:	add	x11, sp, #0x38
  20:	stur	x0, [x29, #-8]
  24:	stur	x1, [x29, #-16]
  28:	stur	x2, [x29, #-24]
  2c:	stur	x3, [x29, #-32]
  30:	ldur	x0, [x29, #-8]
  34:	str	x0, [sp, #48]
  38:	mov	x0, x8
  3c:	str	x9, [sp, #40]
  40:	str	x10, [sp, #32]
  44:	str	x11, [sp, #24]
  48:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_4TypeEPNS_5ValueERKNS_5TwineE>
  4c:	ldur	x1, [x29, #-16]
  50:	ldur	x2, [x29, #-24]
  54:	ldr	x8, [sp, #24]
  58:	str	x0, [sp, #16]
  5c:	mov	x0, x8
  60:	ldr	x9, [sp, #40]
  64:	str	x1, [sp, #8]
  68:	mov	x1, x9
  6c:	str	x2, [sp]
  70:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_4TypeEPNS_5ValueERKNS_5TwineE>
  74:	ldr	x0, [sp, #16]
  78:	ldr	x1, [sp, #8]
  7c:	ldr	x2, [sp]
  80:	ldr	x3, [sp, #24]
  84:	ldr	x4, [sp, #32]
  88:	bl	0 <_ZN4llvm8LoadInstC1EPNS_4TypeEPNS_5ValueERKNS_5TwineEPNS_11InstructionE>
  8c:	ldur	x2, [x29, #-32]
  90:	ldr	x0, [sp, #48]
  94:	ldr	x1, [sp, #16]
  98:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateLoadEPNS_4TypeEPNS_5ValueERKNS_5TwineE>
  9c:	ldp	x29, x30, [sp, #112]
  a0:	add	sp, sp, #0x80
  a4:	ret

Disassembly of section .text._ZN4llvm5TwineC2EPKc:

0000000000000000 <_ZN4llvm5TwineC2EPKc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	mov	w9, #0x1                   	// #1
  14:	stur	x0, [x29, #-8]
  18:	str	x1, [sp, #16]
  1c:	ldur	x10, [x29, #-8]
  20:	str	x8, [x10]
  24:	str	x8, [x10, #8]
  28:	strb	w9, [x10, #16]
  2c:	strb	w9, [x10, #17]
  30:	ldr	x8, [sp, #16]
  34:	ldrb	w9, [x8]
  38:	str	x10, [sp, #8]
  3c:	cbz	w9, 58 <_ZN4llvm5TwineC2EPKc+0x58>
  40:	ldr	x8, [sp, #16]
  44:	ldr	x9, [sp, #8]
  48:	str	x8, [x9]
  4c:	mov	w10, #0x3                   	// #3
  50:	strb	w10, [x9, #16]
  54:	b	64 <_ZN4llvm5TwineC2EPKc+0x64>
  58:	mov	w8, #0x1                   	// #1
  5c:	ldr	x9, [sp, #8]
  60:	strb	w8, [x9, #16]
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZN4llvm5TwineC2EPKc>
  6c:	mov	w8, #0x0                   	// #0
  70:	str	w8, [sp, #4]
  74:	tbnz	w0, #0, 7c <_ZN4llvm5TwineC2EPKc+0x7c>
  78:	b	84 <_ZN4llvm5TwineC2EPKc+0x84>
  7c:	mov	w8, #0x1                   	// #1
  80:	str	w8, [sp, #4]
  84:	ldr	w8, [sp, #4]
  88:	tbnz	w8, #0, 90 <_ZN4llvm5TwineC2EPKc+0x90>
  8c:	b	94 <_ZN4llvm5TwineC2EPKc+0x94>
  90:	b	b4 <_ZN4llvm5TwineC2EPKc+0xb4>
  94:	adrp	x0, 0 <_ZN4llvm5TwineC2EPKc>
  98:	add	x0, x0, #0x0
  9c:	adrp	x1, 0 <_ZN4llvm5TwineC2EPKc>
  a0:	add	x1, x1, #0x0
  a4:	mov	w2, #0x112                 	// #274
  a8:	adrp	x3, 0 <_ZN4llvm5TwineC2EPKc>
  ac:	add	x3, x3, #0x0
  b0:	bl	0 <__assert_fail>
  b4:	ldp	x29, x30, [sp, #32]
  b8:	add	sp, sp, #0x30
  bc:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_17OperandBundleDefTIPNS_5ValueEEELj1EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_17OperandBundleDefTIPNS_5ValueEEELj1EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x1                   	// #1
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorINS_17OperandBundleDefTIPNS_5ValueEEELj1EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm8CallBase23getOperandBundlesAsDefsERNS_15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEEE:

0000000000000000 <_ZNK4llvm8CallBase23getOperandBundlesAsDefsERNS_15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEEE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	stur	wzr, [x29, #-20]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #24]
  24:	bl	0 <_ZNK4llvm8CallBase23getOperandBundlesAsDefsERNS_15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEEE>
  28:	stur	w0, [x29, #-24]
  2c:	ldur	w8, [x29, #-20]
  30:	ldur	w9, [x29, #-24]
  34:	cmp	w8, w9
  38:	b.eq	78 <_ZNK4llvm8CallBase23getOperandBundlesAsDefsERNS_15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEEE+0x78>  // b.none
  3c:	ldur	x0, [x29, #-16]
  40:	ldur	w1, [x29, #-20]
  44:	add	x8, sp, #0x20
  48:	str	x8, [sp, #16]
  4c:	ldr	x9, [sp, #24]
  50:	str	x0, [sp, #8]
  54:	mov	x0, x9
  58:	bl	0 <_ZNK4llvm8CallBase23getOperandBundlesAsDefsERNS_15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEEE>
  5c:	ldr	x0, [sp, #8]
  60:	ldr	x1, [sp, #16]
  64:	bl	0 <_ZNK4llvm8CallBase23getOperandBundlesAsDefsERNS_15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEEE>
  68:	ldur	w8, [x29, #-20]
  6c:	add	w8, w8, #0x1
  70:	stur	w8, [x29, #-20]
  74:	b	2c <_ZNK4llvm8CallBase23getOperandBundlesAsDefsERNS_15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEEE+0x2c>
  78:	ldp	x29, x30, [sp, #80]
  7c:	add	sp, sp, #0x60
  80:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #144]
   8:	add	x29, sp, #0x90
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #56]
  24:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_>
  28:	ldr	x8, [sp, #56]
  2c:	str	x0, [sp, #48]
  30:	mov	x0, x8
  34:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_>
  38:	ldr	x8, [sp, #48]
  3c:	cmp	x8, x0
  40:	b.cc	54 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_+0x54>  // b.lo, b.ul, b.last
  44:	ldr	x0, [sp, #56]
  48:	mov	x8, xzr
  4c:	mov	x1, x8
  50:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_>
  54:	ldr	x0, [sp, #56]
  58:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_>
  5c:	ldur	x8, [x29, #-16]
  60:	str	x0, [sp, #40]
  64:	mov	x0, x8
  68:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_>
  6c:	sub	x8, x29, #0x39
  70:	str	x0, [sp, #32]
  74:	mov	x0, x8
  78:	str	x8, [sp, #24]
  7c:	bl	0 <_ZNSaIcEC1Ev>
  80:	sub	x8, x29, #0x38
  84:	mov	x0, x8
  88:	ldr	x1, [sp, #32]
  8c:	ldr	x2, [sp, #24]
  90:	str	x8, [sp, #16]
  94:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
  98:	ldur	x0, [x29, #-24]
  9c:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_>
  a0:	add	x8, sp, #0x40
  a4:	str	x0, [sp, #8]
  a8:	mov	x0, x8
  ac:	ldr	x1, [sp, #8]
  b0:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_>
  b4:	ldr	x2, [sp, #64]
  b8:	ldr	x3, [sp, #72]
  bc:	ldr	x0, [sp, #40]
  c0:	ldr	x1, [sp, #16]
  c4:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_>
  c8:	ldr	x0, [sp, #16]
  cc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  d0:	ldr	x0, [sp, #24]
  d4:	bl	0 <_ZNSaIcED1Ev>
  d8:	ldr	x0, [sp, #56]
  dc:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_>
  e0:	add	x1, x0, #0x1
  e4:	ldr	x0, [sp, #56]
  e8:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_>
  ec:	ldr	x0, [sp, #56]
  f0:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJRA14_KcRS3_EEERS4_DpOT_>
  f4:	ldp	x29, x30, [sp, #144]
  f8:	add	sp, sp, #0xa0
  fc:	ret

Disassembly of section .text._ZN4llvm8dyn_castINS_8CallInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm8dyn_castINS_8CallInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm8dyn_castINS_8CallInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	tbnz	w0, #0, 24 <_ZN4llvm8dyn_castINS_8CallInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x24>
  20:	b	34 <_ZN4llvm8dyn_castINS_8CallInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm8dyn_castINS_8CallInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  2c:	str	x0, [sp]
  30:	b	3c <_ZN4llvm8dyn_castINS_8CallInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x3c>
  34:	mov	x8, xzr
  38:	str	x8, [sp]
  3c:	ldr	x8, [sp]
  40:	mov	x0, x8
  44:	ldp	x29, x30, [sp, #16]
  48:	add	sp, sp, #0x20
  4c:	ret

Disassembly of section .text._ZN4llvm8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEC2IvEERKNS_25SmallVectorTemplateCommonIS4_T_EE:

0000000000000000 <_ZN4llvm8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEC2IvEERKNS_25SmallVectorTemplateCommonIS4_T_EE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEC2IvEERKNS_25SmallVectorTemplateCommonIS4_T_EE>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [x8]
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZN4llvm8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEC2IvEERKNS_25SmallVectorTemplateCommonIS4_T_EE>
  34:	ldr	x8, [sp, #8]
  38:	str	x0, [x8, #8]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm3isaINS_10InvokeInstEPNS_8CallBaseEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_10InvokeInstEPNS_8CallBaseEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_10InvokeInstEPNS_8CallBaseEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm4castINS_10InvokeInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_10InvokeInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_10InvokeInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_10InvokeInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_10InvokeInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_10InvokeInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_10InvokeInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x44>
  40:	b	64 <_ZN4llvm4castINS_10InvokeInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_10InvokeInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_10InvokeInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_10InvokeInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_10InvokeInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZN4llvm8CallBase16setCalledOperandEPNS_5ValueE:

0000000000000000 <_ZN4llvm8CallBase16setCalledOperandEPNS_5ValueE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	str	x1, [sp, #8]
  20:	bl	0 <_ZN4llvm8CallBase16setCalledOperandEPNS_5ValueE>
  24:	ldr	x1, [sp, #8]
  28:	bl	0 <_ZN4llvm8CallBase16setCalledOperandEPNS_5ValueE>
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_17OperandBundleDefTIPNS_5ValueEEELj1EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_17OperandBundleDefTIPNS_5ValueEEELj1EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorINS_17OperandBundleDefTIPNS_5ValueEEELj1EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorINS_17OperandBundleDefTIPNS_5ValueEEELj1EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorINS_17OperandBundleDefTIPNS_5ValueEEELj1EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorINS_17OperandBundleDefTIPNS_5ValueEEELj1EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEED2Ev:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  20:	tbnz	w0, #0, 28 <_ZNK4llvm5Twine7isValidEv+0x28>
  24:	b	4c <_ZNK4llvm5Twine7isValidEv+0x4c>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  30:	and	w8, w0, #0xff
  34:	cmp	w8, #0x1
  38:	b.eq	4c <_ZNK4llvm5Twine7isValidEv+0x4c>  // b.none
  3c:	mov	w8, wzr
  40:	and	w8, w8, #0x1
  44:	sturb	w8, [x29, #-1]
  48:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  4c:	ldr	x0, [sp, #8]
  50:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  54:	and	w8, w0, #0xff
  58:	cbnz	w8, 6c <_ZNK4llvm5Twine7isValidEv+0x6c>
  5c:	mov	w8, wzr
  60:	and	w8, w8, #0x1
  64:	sturb	w8, [x29, #-1]
  68:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  6c:	ldr	x0, [sp, #8]
  70:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  74:	and	w8, w0, #0xff
  78:	cmp	w8, #0x1
  7c:	b.eq	a4 <_ZNK4llvm5Twine7isValidEv+0xa4>  // b.none
  80:	ldr	x0, [sp, #8]
  84:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  88:	and	w8, w0, #0xff
  8c:	cmp	w8, #0x1
  90:	b.ne	a4 <_ZNK4llvm5Twine7isValidEv+0xa4>  // b.any
  94:	mov	w8, wzr
  98:	and	w8, w8, #0x1
  9c:	sturb	w8, [x29, #-1]
  a0:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  a4:	ldr	x0, [sp, #8]
  a8:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  ac:	and	w8, w0, #0xff
  b0:	cmp	w8, #0x2
  b4:	b.ne	d8 <_ZNK4llvm5Twine7isValidEv+0xd8>  // b.any
  b8:	ldr	x8, [sp, #8]
  bc:	ldr	x0, [x8]
  c0:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  c4:	tbnz	w0, #0, d8 <_ZNK4llvm5Twine7isValidEv+0xd8>
  c8:	mov	w8, wzr
  cc:	and	w8, w8, #0x1
  d0:	sturb	w8, [x29, #-1]
  d4:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  d8:	ldr	x0, [sp, #8]
  dc:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  e0:	and	w8, w0, #0xff
  e4:	cmp	w8, #0x2
  e8:	b.ne	10c <_ZNK4llvm5Twine7isValidEv+0x10c>  // b.any
  ec:	ldr	x8, [sp, #8]
  f0:	ldr	x0, [x8, #8]
  f4:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  f8:	tbnz	w0, #0, 10c <_ZNK4llvm5Twine7isValidEv+0x10c>
  fc:	mov	w8, wzr
 100:	and	w8, w8, #0x1
 104:	sturb	w8, [x29, #-1]
 108:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
 10c:	mov	w8, #0x1                   	// #1
 110:	and	w8, w8, #0x1
 114:	sturb	w8, [x29, #-1]
 118:	ldurb	w8, [x29, #-1]
 11c:	and	w0, w8, #0x1
 120:	ldp	x29, x30, [sp, #32]
 124:	add	sp, sp, #0x30
 128:	ret

Disassembly of section .text._ZNK4llvm5Twine9isNullaryEv:

0000000000000000 <_ZNK4llvm5Twine9isNullaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  20:	mov	w9, #0x1                   	// #1
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 38 <_ZNK4llvm5Twine9isNullaryEv+0x38>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  34:	str	w0, [sp, #12]
  38:	ldr	w8, [sp, #12]
  3c:	and	w0, w8, #0x1
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK4llvm5Twine10getRHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getRHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #17]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine10getLHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getLHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine8isBinaryEv:

0000000000000000 <_ZNK4llvm5Twine8isBinaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  20:	and	w9, w0, #0xff
  24:	mov	w10, #0x0                   	// #0
  28:	str	w10, [sp, #12]
  2c:	cbz	w9, 48 <_ZNK4llvm5Twine8isBinaryEv+0x48>
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  38:	and	w8, w0, #0xff
  3c:	cmp	w8, #0x1
  40:	cset	w8, ne  // ne = any
  44:	str	w8, [sp, #12]
  48:	ldr	w8, [sp, #12]
  4c:	and	w0, w8, #0x1
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNK4llvm5Twine6isNullEv:

0000000000000000 <_ZNK4llvm5Twine6isNullEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Twine6isNullEv>
  18:	tst	w0, #0xff
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm5Twine7isEmptyEv:

0000000000000000 <_ZNK4llvm5Twine7isEmptyEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Twine7isEmptyEv>
  18:	and	w8, w0, #0xff
  1c:	cmp	w8, #0x1
  20:	cset	w8, eq  // eq = none
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNK4llvm6Triple5getOSEv:

0000000000000000 <_ZNK4llvm6Triple5getOSEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #44]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm13IRBuilderBaseC2ERNS_11LLVMContextEPNS_6MDNodeENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE:

0000000000000000 <_ZN4llvm13IRBuilderBaseC2ERNS_11LLVMContextEPNS_6MDNodeENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	w8, #0x0                   	// #0
  10:	mov	w9, #0x2                   	// #2
  14:	stur	x3, [x29, #-16]
  18:	stur	x4, [x29, #-8]
  1c:	stur	x0, [x29, #-24]
  20:	str	x1, [sp, #32]
  24:	str	x2, [sp, #24]
  28:	ldur	x10, [x29, #-24]
  2c:	mov	x0, x10
  30:	str	w8, [sp, #20]
  34:	str	w9, [sp, #16]
  38:	str	x10, [sp, #8]
  3c:	bl	0 <_ZN4llvm13IRBuilderBaseC2ERNS_11LLVMContextEPNS_6MDNodeENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>
  40:	ldr	x10, [sp, #8]
  44:	add	x0, x10, #0x10
  48:	bl	0 <_ZN4llvm13IRBuilderBaseC2ERNS_11LLVMContextEPNS_6MDNodeENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>
  4c:	ldr	x10, [sp, #32]
  50:	ldr	x11, [sp, #8]
  54:	str	x10, [x11, #24]
  58:	ldr	x10, [sp, #24]
  5c:	str	x10, [x11, #32]
  60:	add	x0, x11, #0x28
  64:	bl	0 <_ZN4llvm13IRBuilderBaseC2ERNS_11LLVMContextEPNS_6MDNodeENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>
  68:	ldr	w8, [sp, #20]
  6c:	ldr	x10, [sp, #8]
  70:	strb	w8, [x10, #44]
  74:	ldr	w9, [sp, #16]
  78:	strb	w9, [x10, #45]
  7c:	strb	w8, [x10, #46]
  80:	ldur	q0, [x29, #-16]
  84:	str	q0, [x10, #48]
  88:	mov	x0, x10
  8c:	bl	0 <_ZN4llvm13IRBuilderBaseC2ERNS_11LLVMContextEPNS_6MDNodeENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>
  90:	ldp	x29, x30, [sp, #64]
  94:	add	sp, sp, #0x50
  98:	ret

Disassembly of section .text._ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE:

0000000000000000 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	sub	x8, x29, #0x20
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	ldur	x0, [x29, #-16]
  20:	str	x8, [sp, #48]
  24:	str	x9, [sp, #40]
  28:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  2c:	ldr	x8, [sp, #40]
  30:	str	x0, [x8, #8]
  34:	ldur	x9, [x29, #-16]
  38:	add	x0, x9, #0x18
  3c:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  40:	stur	x0, [x29, #-24]
  44:	ldur	x8, [x29, #-24]
  48:	ldr	x9, [sp, #40]
  4c:	str	x8, [x9, #16]
  50:	add	x0, x9, #0x10
  54:	ldr	x8, [x9, #8]
  58:	str	x0, [sp, #32]
  5c:	mov	x0, x8
  60:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  64:	stur	x0, [x29, #-32]
  68:	ldr	x0, [sp, #32]
  6c:	ldr	x1, [sp, #48]
  70:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  74:	mov	w10, #0x0                   	// #0
  78:	str	w10, [sp, #28]
  7c:	tbnz	w0, #0, 84 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x84>
  80:	b	8c <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x8c>
  84:	mov	w8, #0x1                   	// #1
  88:	str	w8, [sp, #28]
  8c:	ldr	w8, [sp, #28]
  90:	tbnz	w8, #0, 98 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x98>
  94:	b	9c <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0x9c>
  98:	b	bc <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE+0xbc>
  9c:	adrp	x0, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  a0:	add	x0, x0, #0x0
  a4:	adrp	x1, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  a8:	add	x1, x1, #0x0
  ac:	mov	w2, #0x8e                  	// #142
  b0:	adrp	x3, 0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  b4:	add	x3, x3, #0x0
  b8:	bl	0 <__assert_fail>
  bc:	ldur	x0, [x29, #-16]
  c0:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  c4:	sub	x8, x29, #0x28
  c8:	str	x0, [sp, #16]
  cc:	mov	x0, x8
  d0:	ldr	x1, [sp, #16]
  d4:	str	x8, [sp, #8]
  d8:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  dc:	ldr	x0, [sp, #40]
  e0:	ldr	x1, [sp, #8]
  e4:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  e8:	ldr	x0, [sp, #8]
  ec:	bl	0 <_ZN4llvm13IRBuilderBase14SetInsertPointEPNS_11InstructionE>
  f0:	ldp	x29, x30, [sp, #96]
  f4:	add	sp, sp, #0x70
  f8:	ret

Disassembly of section .text._ZN4llvm8DebugLocC2Ev:

0000000000000000 <_ZN4llvm8DebugLocC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8DebugLocC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEC2Ev:

0000000000000000 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm13FastMathFlagsC2Ev:

0000000000000000 <_ZN4llvm13FastMathFlagsC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	str	wzr, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm13IRBuilderBase19ClearInsertionPointEv:

0000000000000000 <_ZN4llvm13IRBuilderBase19ClearInsertionPointEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	add	x9, sp, #0x10
  14:	stur	x0, [x29, #-8]
  18:	ldur	x10, [x29, #-8]
  1c:	str	x8, [x10, #8]
  20:	str	xzr, [sp, #16]
  24:	mov	x0, x9
  28:	str	x10, [sp, #8]
  2c:	bl	0 <_ZN4llvm13IRBuilderBase19ClearInsertionPointEv>
  30:	ldr	x8, [sp, #16]
  34:	ldr	x9, [sp, #8]
  38:	str	x8, [x9, #16]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm18TypedTrackingMDRefINS_6MDNodeEEC2Ev:

0000000000000000 <_ZN4llvm18TypedTrackingMDRefINS_6MDNodeEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm18TypedTrackingMDRefINS_6MDNodeEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm13TrackingMDRefC2Ev:

0000000000000000 <_ZN4llvm13TrackingMDRefC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm11Instruction9getParentEv:

0000000000000000 <_ZN4llvm11Instruction9getParentEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #40]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEEE11getIteratorEv:

0000000000000000 <_ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEEE11getIteratorEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZN4llvm15ilist_node_implINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEEE11getIteratorEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm10BasicBlock3endEv:

0000000000000000 <_ZN4llvm10BasicBlock3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp]
  10:	ldr	x8, [sp]
  14:	add	x0, x8, #0x28
  18:	bl	0 <_ZN4llvm10BasicBlock3endEv>
  1c:	str	x0, [sp, #8]
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13IRBuilderBase23SetCurrentDebugLocationENS_8DebugLocE:

0000000000000000 <_ZN4llvm13IRBuilderBase23SetCurrentDebugLocationENS_8DebugLocE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x0, [x29, #-8]
  14:	str	x0, [sp, #16]
  18:	mov	x0, x1
  1c:	bl	0 <_ZN4llvm13IRBuilderBase23SetCurrentDebugLocationENS_8DebugLocE>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	ldr	x1, [sp, #8]
  30:	bl	0 <_ZN4llvm13IRBuilderBase23SetCurrentDebugLocationENS_8DebugLocE>
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZNK4llvm11Instruction11getDebugLocEv:

0000000000000000 <_ZNK4llvm11Instruction11getDebugLocEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x30
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DebugLocC2ERKS0_:

0000000000000000 <_ZN4llvm8DebugLocC2ERKS0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm8DebugLocC2ERKS0_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm8DebugLocD2Ev:

0000000000000000 <_ZN4llvm8DebugLocD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8DebugLocD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt4moveIRN4llvm8DebugLocEEONSt16remove_referenceIT_E4typeEOS4_:

0000000000000000 <_ZSt4moveIRN4llvm8DebugLocEEONSt16remove_referenceIT_E4typeEOS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm8DebugLocaSEOS0_:

0000000000000000 <_ZN4llvm8DebugLocaSEOS0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZN4llvm8DebugLocaSEOS0_>
  28:	ldr	x8, [sp, #8]
  2c:	mov	x0, x8
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm18TypedTrackingMDRefINS_6MDNodeEEaSEOS2_:

0000000000000000 <_ZN4llvm18TypedTrackingMDRefINS_6MDNodeEEaSEOS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm18TypedTrackingMDRefINS_6MDNodeEEaSEOS2_>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [sp]
  2c:	mov	x0, x8
  30:	ldr	x1, [sp]
  34:	bl	0 <_ZN4llvm18TypedTrackingMDRefINS_6MDNodeEEaSEOS2_>
  38:	ldr	x8, [sp, #8]
  3c:	mov	x0, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt4moveIRN4llvm13TrackingMDRefEEONSt16remove_referenceIT_E4typeEOS4_:

0000000000000000 <_ZSt4moveIRN4llvm13TrackingMDRefEEONSt16remove_referenceIT_E4typeEOS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm13TrackingMDRefaSEOS0_:

0000000000000000 <_ZN4llvm13TrackingMDRefaSEOS0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	str	x1, [sp, #8]
  14:	ldr	x8, [sp, #16]
  18:	ldr	x9, [sp, #8]
  1c:	cmp	x9, x8
  20:	str	x8, [sp]
  24:	b.ne	34 <_ZN4llvm13TrackingMDRefaSEOS0_+0x34>  // b.any
  28:	ldr	x8, [sp]
  2c:	stur	x8, [x29, #-8]
  30:	b	60 <_ZN4llvm13TrackingMDRefaSEOS0_+0x60>
  34:	ldr	x0, [sp]
  38:	bl	0 <_ZN4llvm13TrackingMDRefaSEOS0_>
  3c:	ldr	x8, [sp, #8]
  40:	ldr	x8, [x8]
  44:	ldr	x9, [sp]
  48:	str	x8, [x9]
  4c:	ldr	x1, [sp, #8]
  50:	mov	x0, x9
  54:	bl	0 <_ZN4llvm13TrackingMDRefaSEOS0_>
  58:	ldr	x8, [sp]
  5c:	stur	x8, [x29, #-8]
  60:	ldur	x0, [x29, #-8]
  64:	ldp	x29, x30, [sp, #32]
  68:	add	sp, sp, #0x30
  6c:	ret

Disassembly of section .text._ZN4llvm13TrackingMDRef7untrackEv:

0000000000000000 <_ZN4llvm13TrackingMDRef7untrackEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	str	x8, [sp]
  1c:	cbz	x9, 28 <_ZN4llvm13TrackingMDRef7untrackEv+0x28>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZN4llvm13TrackingMDRef7untrackEv>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm13TrackingMDRef7retrackERS0_:

0000000000000000 <_ZN4llvm13TrackingMDRef7retrackERS0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [x8]
  1c:	ldr	x10, [sp, #16]
  20:	ldr	x10, [x10]
  24:	mov	w11, #0x0                   	// #0
  28:	cmp	x9, x10
  2c:	str	x8, [sp, #8]
  30:	str	w11, [sp, #4]
  34:	b.ne	40 <_ZN4llvm13TrackingMDRef7retrackERS0_+0x40>  // b.any
  38:	mov	w8, #0x1                   	// #1
  3c:	str	w8, [sp, #4]
  40:	ldr	w8, [sp, #4]
  44:	tbnz	w8, #0, 4c <_ZN4llvm13TrackingMDRef7retrackERS0_+0x4c>
  48:	b	50 <_ZN4llvm13TrackingMDRef7retrackERS0_+0x50>
  4c:	b	70 <_ZN4llvm13TrackingMDRef7retrackERS0_+0x70>
  50:	adrp	x0, 0 <_ZN4llvm13TrackingMDRef7retrackERS0_>
  54:	add	x0, x0, #0x0
  58:	adrp	x1, 0 <_ZN4llvm13TrackingMDRef7retrackERS0_>
  5c:	add	x1, x1, #0x0
  60:	mov	w2, #0x5e                  	// #94
  64:	adrp	x3, 0 <_ZN4llvm13TrackingMDRef7retrackERS0_>
  68:	add	x3, x3, #0x0
  6c:	bl	0 <__assert_fail>
  70:	ldr	x8, [sp, #16]
  74:	ldr	x8, [x8]
  78:	cbz	x8, 94 <_ZN4llvm13TrackingMDRef7retrackERS0_+0x94>
  7c:	ldr	x0, [sp, #16]
  80:	ldr	x1, [sp, #8]
  84:	bl	0 <_ZN4llvm13TrackingMDRef7retrackERS0_>
  88:	ldr	x8, [sp, #16]
  8c:	mov	x9, xzr
  90:	str	x9, [x8]
  94:	ldp	x29, x30, [sp, #32]
  98:	add	sp, sp, #0x30
  9c:	ret

Disassembly of section .text._ZN4llvm16MetadataTracking7untrackERPNS_8MetadataE:

0000000000000000 <_ZN4llvm16MetadataTracking7untrackERPNS_8MetadataE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x1, [x8]
  1c:	bl	0 <_ZN4llvm16MetadataTracking7untrackEPvRNS_8MetadataE>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm16MetadataTracking7retrackERPNS_8MetadataES3_:

0000000000000000 <_ZN4llvm16MetadataTracking7retrackERPNS_8MetadataES3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	ldr	x1, [x8]
  20:	ldr	x2, [sp]
  24:	bl	0 <_ZN4llvm16MetadataTracking7retrackEPvRNS_8MetadataES1_>
  28:	and	w0, w0, #0x1
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZN4llvm18TypedTrackingMDRefINS_6MDNodeEEC2ERKS2_:

0000000000000000 <_ZN4llvm18TypedTrackingMDRefINS_6MDNodeEEC2ERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm18TypedTrackingMDRefINS_6MDNodeEEC2ERKS2_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm13TrackingMDRefC2ERKS0_:

0000000000000000 <_ZN4llvm13TrackingMDRefC2ERKS0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x9, [sp]
  1c:	ldr	x9, [x9]
  20:	str	x9, [x8]
  24:	mov	x0, x8
  28:	bl	0 <_ZN4llvm13TrackingMDRefC2ERKS0_>
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZN4llvm13TrackingMDRef5trackEv:

0000000000000000 <_ZN4llvm13TrackingMDRef5trackEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	str	x8, [sp]
  1c:	cbz	x9, 28 <_ZN4llvm13TrackingMDRef5trackEv+0x28>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZN4llvm13TrackingMDRef5trackEv>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm16MetadataTracking5trackERPNS_8MetadataE:

0000000000000000 <_ZN4llvm16MetadataTracking5trackERPNS_8MetadataE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	add	x9, sp, #0x10
  14:	stur	x0, [x29, #-8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x10, [x29, #-8]
  20:	ldr	x1, [x10]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x9
  2c:	str	x1, [sp]
  30:	mov	x1, x8
  34:	bl	0 <_ZN4llvm16MetadataTracking5trackERPNS_8MetadataE>
  38:	ldr	x2, [sp, #16]
  3c:	ldr	x0, [sp, #8]
  40:	ldr	x1, [sp]
  44:	bl	0 <_ZN4llvm16MetadataTracking5trackEPvRNS_8MetadataENS_12PointerUnionIJPNS_15MetadataAsValueEPS2_EEE>
  48:	and	w0, w0, #0x1
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEECI2NS_20pointer_union_detail19PointerUnionMembersIS5_NS_14PointerIntPairIPvLj1EiNS6_22PointerUnionUIntTraitsIJS2_S4_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi1EJS4_EEEES4_:

0000000000000000 <_ZN4llvm12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEECI2NS_20pointer_union_detail19PointerUnionMembersIS5_NS_14PointerIntPairIPvLj1EiNS6_22PointerUnionUIntTraitsIJS2_S4_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi1EJS4_EEEES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEECI2NS_20pointer_union_detail19PointerUnionMembersIS5_NS_14PointerIntPairIPvLj1EiNS6_22PointerUnionUIntTraitsIJS2_S4_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi1EJS4_EEEES4_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm20pointer_union_detail19PointerUnionMembersINS_12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_14PointerIntPairIPvLj1EiNS0_22PointerUnionUIntTraitsIJS4_S6_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi0EJS4_S6_EECI2NS1_IS7_SE_Li1EJS6_EEEES6_:

0000000000000000 <_ZN4llvm20pointer_union_detail19PointerUnionMembersINS_12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_14PointerIntPairIPvLj1EiNS0_22PointerUnionUIntTraitsIJS4_S6_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi0EJS4_S6_EECI2NS1_IS7_SE_Li1EJS6_EEEES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm20pointer_union_detail19PointerUnionMembersINS_12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_14PointerIntPairIPvLj1EiNS0_22PointerUnionUIntTraitsIJS4_S6_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi0EJS4_S6_EECI2NS1_IS7_SE_Li1EJS6_EEEES6_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm20pointer_union_detail19PointerUnionMembersINS_12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_14PointerIntPairIPvLj1EiNS0_22PointerUnionUIntTraitsIJS4_S6_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi1EJS6_EEC2ES6_:

0000000000000000 <_ZN4llvm20pointer_union_detail19PointerUnionMembersINS_12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_14PointerIntPairIPvLj1EiNS0_22PointerUnionUIntTraitsIJS4_S6_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi1EJS6_EEC2ES6_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	w2, #0x1                   	// #1
  10:	sub	x8, x29, #0x18
  14:	stur	x0, [x29, #-8]
  18:	stur	x1, [x29, #-16]
  1c:	ldur	x0, [x29, #-8]
  20:	ldur	x9, [x29, #-16]
  24:	str	x0, [sp, #32]
  28:	mov	x0, x9
  2c:	str	w2, [sp, #28]
  30:	str	x8, [sp, #16]
  34:	bl	0 <_ZN4llvm20pointer_union_detail19PointerUnionMembersINS_12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_14PointerIntPairIPvLj1EiNS0_22PointerUnionUIntTraitsIJS4_S6_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi1EJS6_EEC2ES6_>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp, #8]
  40:	mov	x0, x8
  44:	ldr	x1, [sp, #8]
  48:	ldr	w2, [sp, #28]
  4c:	bl	0 <_ZN4llvm20pointer_union_detail19PointerUnionMembersINS_12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_14PointerIntPairIPvLj1EiNS0_22PointerUnionUIntTraitsIJS4_S6_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi1EJS6_EEC2ES6_>
  50:	ldur	x1, [x29, #-24]
  54:	ldr	x0, [sp, #32]
  58:	bl	0 <_ZN4llvm20pointer_union_detail19PointerUnionMembersINS_12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_14PointerIntPairIPvLj1EiNS0_22PointerUnionUIntTraitsIJS4_S6_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi1EJS6_EEC2ES6_>
  5c:	ldp	x29, x30, [sp, #64]
  60:	add	sp, sp, #0x50
  64:	ret

Disassembly of section .text._ZN4llvm21PointerLikeTypeTraitsIPNS_8MetadataEE16getAsVoidPointerES2_:

0000000000000000 <_ZN4llvm21PointerLikeTypeTraitsIPNS_8MetadataEE16getAsVoidPointerES2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm14PointerIntPairIPvLj1EiNS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_18PointerIntPairInfoIS1_Lj1ES8_EEEC2ES1_i:

0000000000000000 <_ZN4llvm14PointerIntPairIPvLj1EiNS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_18PointerIntPairInfoIS1_Lj1ES8_EEEC2ES1_i>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	w2, [sp, #12]
  18:	ldur	x8, [x29, #-8]
  1c:	str	xzr, [x8]
  20:	ldr	x1, [sp, #16]
  24:	ldr	w2, [sp, #12]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm14PointerIntPairIPvLj1EiNS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_18PointerIntPairInfoIS1_Lj1ES8_EEEC2ES1_i>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm20pointer_union_detail19PointerUnionMembersINS_12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_14PointerIntPairIPvLj1EiNS0_22PointerUnionUIntTraitsIJS4_S6_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi2EJEEC2ESE_:

0000000000000000 <_ZN4llvm20pointer_union_detail19PointerUnionMembersINS_12PointerUnionIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_14PointerIntPairIPvLj1EiNS0_22PointerUnionUIntTraitsIJS4_S6_EEENS_18PointerIntPairInfoIS9_Lj1ESB_EEEELi2EJEEC2ESE_>:
   0:	sub	sp, sp, #0x10
   4:	str	x1, [sp, #8]
   8:	str	x0, [sp]
   c:	ldr	x8, [sp]
  10:	ldr	x9, [sp, #8]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNR4llvm14PointerIntPairIPvLj1EiNS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_18PointerIntPairInfoIS1_Lj1ES8_EEE16setPointerAndIntES1_i:

0000000000000000 <_ZNR4llvm14PointerIntPairIPvLj1EiNS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_18PointerIntPairInfoIS1_Lj1ES8_EEE16setPointerAndIntES1_i>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	w2, [sp, #12]
  1c:	ldur	x9, [x29, #-8]
  20:	ldr	x1, [sp, #16]
  24:	mov	x0, x8
  28:	str	x9, [sp]
  2c:	bl	0 <_ZNR4llvm14PointerIntPairIPvLj1EiNS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_18PointerIntPairInfoIS1_Lj1ES8_EEE16setPointerAndIntES1_i>
  30:	ldrsw	x1, [sp, #12]
  34:	bl	0 <_ZNR4llvm14PointerIntPairIPvLj1EiNS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEENS_18PointerIntPairInfoIS1_Lj1ES8_EEE16setPointerAndIntES1_i>
  38:	ldr	x8, [sp]
  3c:	str	x0, [x8]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE9updateIntEll:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE9updateIntEll>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	ldr	x8, [sp, #8]
  20:	and	x8, x8, #0xfffffffffffffffe
  24:	mov	w9, #0x0                   	// #0
  28:	str	w9, [sp, #4]
  2c:	cbnz	x8, 38 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE9updateIntEll+0x38>
  30:	mov	w8, #0x1                   	// #1
  34:	str	w8, [sp, #4]
  38:	ldr	w8, [sp, #4]
  3c:	tbnz	w8, #0, 44 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE9updateIntEll+0x44>
  40:	b	48 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE9updateIntEll+0x48>
  44:	b	68 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE9updateIntEll+0x68>
  48:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE9updateIntEll>
  4c:	add	x0, x0, #0x0
  50:	adrp	x1, 0 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE9updateIntEll>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0xba                  	// #186
  5c:	adrp	x3, 0 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE9updateIntEll>
  60:	add	x3, x3, #0x0
  64:	bl	0 <__assert_fail>
  68:	ldur	x8, [x29, #-8]
  6c:	and	x8, x8, #0xfffffffffffffffd
  70:	ldr	x9, [sp, #8]
  74:	orr	x0, x8, x9, lsl #1
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x30
  80:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE13updatePointerElS1_:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE13updatePointerElS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x0, [sp, #16]
  18:	bl	0 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE13updatePointerElS1_>
  1c:	str	x0, [sp, #8]
  20:	ldr	x8, [sp, #8]
  24:	and	x8, x8, #0x3
  28:	mov	w9, #0x0                   	// #0
  2c:	str	w9, [sp, #4]
  30:	cbnz	x8, 3c <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE13updatePointerElS1_+0x3c>
  34:	mov	w8, #0x1                   	// #1
  38:	str	w8, [sp, #4]
  3c:	ldr	w8, [sp, #4]
  40:	tbnz	w8, #0, 48 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE13updatePointerElS1_+0x48>
  44:	b	4c <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE13updatePointerElS1_+0x4c>
  48:	b	6c <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE13updatePointerElS1_+0x6c>
  4c:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE13updatePointerElS1_>
  50:	add	x0, x0, #0x0
  54:	adrp	x1, 0 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE13updatePointerElS1_>
  58:	add	x1, x1, #0x0
  5c:	mov	w2, #0xb3                  	// #179
  60:	adrp	x3, 0 <_ZN4llvm18PointerIntPairInfoIPvLj1ENS_20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEEEE13updatePointerElS1_>
  64:	add	x3, x3, #0x0
  68:	bl	0 <__assert_fail>
  6c:	ldr	x8, [sp, #8]
  70:	ldur	x9, [x29, #-8]
  74:	and	x9, x9, #0x3
  78:	orr	x0, x8, x9
  7c:	ldp	x29, x30, [sp, #32]
  80:	add	sp, sp, #0x30
  84:	ret

Disassembly of section .text._ZN4llvm20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEE16getAsVoidPointerEPv:

0000000000000000 <_ZN4llvm20pointer_union_detail22PointerUnionUIntTraitsIJPNS_15MetadataAsValueEPNS_8MetadataEEE16getAsVoidPointerEPv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm18TypedTrackingMDRefINS_6MDNodeEED2Ev:

0000000000000000 <_ZN4llvm18TypedTrackingMDRefINS_6MDNodeEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm18TypedTrackingMDRefINS_6MDNodeEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm13TrackingMDRefD2Ev:

0000000000000000 <_ZN4llvm13TrackingMDRefD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm13TrackingMDRefD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm8CallBase2OpILin1EEERKNS_3UseEv:

0000000000000000 <_ZNK4llvm8CallBase2OpILin1EEERKNS_3UseEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8CallBase2OpILin1EEERKNS_3UseEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm3UsecvPNS_5ValueEEv:

0000000000000000 <_ZNK4llvm3UsecvPNS_5ValueEEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm4User6OpFromILin1ENS_8CallBaseEEERNS_3UseEPKT0_:

0000000000000000 <_ZN4llvm4User6OpFromILin1ENS_8CallBaseEEERNS_3UseEPKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm4User6OpFromILin1ENS_8CallBaseEEERNS_3UseEPKT0_>
  18:	mov	x8, #0xffffffffffffffe8    	// #-24
  1c:	add	x0, x0, x8
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm21VariadicOperandTraitsINS_8CallBaseELj1EE6op_endEPS1_:

0000000000000000 <_ZN4llvm21VariadicOperandTraitsINS_8CallBaseELj1EE6op_endEPS1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8LoadInstEEEPT_S7_RKNS_5TwineE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8LoadInstEEEPT_S7_RKNS_5TwineE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	ldr	x2, [sp, #24]
  24:	ldr	x3, [x8, #8]
  28:	ldr	x9, [x8, #16]
  2c:	str	x9, [sp, #16]
  30:	ldr	x4, [sp, #16]
  34:	mov	x0, x8
  38:	str	x8, [sp, #8]
  3c:	bl	0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8LoadInstEEEPT_S7_RKNS_5TwineE>
  40:	ldur	x1, [x29, #-16]
  44:	ldr	x0, [sp, #8]
  48:	bl	0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8LoadInstEEEPT_S7_RKNS_5TwineE>
  4c:	ldur	x0, [x29, #-16]
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZN4llvm16UnaryInstructionnwEm:

0000000000000000 <_ZN4llvm16UnaryInstructionnwEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x1                   	// #1
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm4UsernwEmj>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm24IRBuilderDefaultInserter12InsertHelperEPNS_11InstructionERKNS_5TwineEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEE:

0000000000000000 <_ZNK4llvm24IRBuilderDefaultInserter12InsertHelperEPNS_11InstructionERKNS_5TwineEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x4, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-24]
  18:	str	x2, [sp, #32]
  1c:	str	x3, [sp, #24]
  20:	ldr	x8, [sp, #24]
  24:	cbz	x8, 48 <_ZNK4llvm24IRBuilderDefaultInserter12InsertHelperEPNS_11InstructionERKNS_5TwineEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEE+0x48>
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZNK4llvm24IRBuilderDefaultInserter12InsertHelperEPNS_11InstructionERKNS_5TwineEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEE>
  30:	ldur	x8, [x29, #-8]
  34:	str	x8, [sp, #16]
  38:	ldur	x2, [x29, #-24]
  3c:	ldr	x1, [sp, #16]
  40:	bl	0 <_ZNK4llvm24IRBuilderDefaultInserter12InsertHelperEPNS_11InstructionERKNS_5TwineEPNS_10BasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEE>
  44:	str	x0, [sp, #8]
  48:	ldur	x0, [x29, #-24]
  4c:	ldr	x1, [sp, #32]
  50:	bl	0 <_ZN4llvm5Value7setNameERKNS_5TwineE>
  54:	ldp	x29, x30, [sp, #64]
  58:	add	sp, sp, #0x50
  5c:	ret

Disassembly of section .text._ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE:

0000000000000000 <_ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #16]
  20:	bl	0 <_ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE>
  24:	tbnz	w0, #0, 2c <_ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE+0x2c>
  28:	b	5c <_ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE+0x5c>
  2c:	ldur	x0, [x29, #-16]
  30:	add	x8, sp, #0x18
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #16]
  40:	str	x8, [sp]
  44:	bl	0 <_ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE>
  48:	ldr	x0, [sp, #8]
  4c:	ldr	x1, [sp]
  50:	bl	0 <_ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE>
  54:	ldr	x0, [sp]
  58:	bl	0 <_ZNK4llvm13IRBuilderBase20SetInstDebugLocationEPNS_11InstructionE>
  5c:	ldp	x29, x30, [sp, #48]
  60:	add	sp, sp, #0x40
  64:	ret

Disassembly of section .text._ZN4llvm11iplist_implINS_12simple_ilistINS_11InstructionEJEEENS_21SymbolTableListTraitsIS2_EEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_Lb1ELb0EvEELb0ELb0EEEPS2_:

0000000000000000 <_ZN4llvm11iplist_implINS_12simple_ilistINS_11InstructionEJEEENS_21SymbolTableListTraitsIS2_EEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_Lb1ELb0EvEELb0ELb0EEEPS2_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x1, [x29, #-16]
  10:	str	x0, [sp, #24]
  14:	str	x2, [sp, #16]
  18:	ldr	x8, [sp, #24]
  1c:	ldr	x1, [sp, #16]
  20:	mov	x0, x8
  24:	str	x8, [sp]
  28:	bl	0 <_ZN4llvm21SymbolTableListTraitsINS_11InstructionEE13addNodeToListEPS1_>
  2c:	ldur	x8, [x29, #-16]
  30:	str	x8, [sp, #8]
  34:	ldr	x2, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	ldr	x0, [sp]
  40:	bl	0 <_ZN4llvm11iplist_implINS_12simple_ilistINS_11InstructionEJEEENS_21SymbolTableListTraitsIS2_EEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS2_Lb1ELb0EvEELb0ELb0EEEPS2_>
  44:	stur	x0, [x29, #-8]
  48:	ldur	x0, [x29, #-8]
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZN4llvm12simple_ilistINS_11InstructionEJEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEERS1_:

0000000000000000 <_ZN4llvm12simple_ilistINS_11InstructionEJEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEERS1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x8
  10:	sub	x9, x29, #0x10
  14:	stur	x1, [x29, #-16]
  18:	stur	x0, [x29, #-24]
  1c:	str	x2, [sp, #32]
  20:	mov	x0, x9
  24:	str	x8, [sp, #24]
  28:	bl	0 <_ZN4llvm12simple_ilistINS_11InstructionEJEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEERS1_>
  2c:	ldr	x8, [sp, #32]
  30:	str	x0, [sp, #16]
  34:	mov	x0, x8
  38:	bl	0 <_ZN4llvm12simple_ilistINS_11InstructionEJEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEERS1_>
  3c:	ldr	x1, [sp, #16]
  40:	str	x0, [sp, #8]
  44:	mov	x0, x1
  48:	ldr	x1, [sp, #8]
  4c:	bl	0 <_ZN4llvm12simple_ilistINS_11InstructionEJEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEERS1_>
  50:	ldr	x1, [sp, #32]
  54:	ldr	x0, [sp, #24]
  58:	bl	0 <_ZN4llvm12simple_ilistINS_11InstructionEJEE6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsIS1_Lb1ELb0EvEELb0ELb0EEERS1_>
  5c:	ldur	x0, [x29, #-8]
  60:	ldp	x29, x30, [sp, #64]
  64:	add	sp, sp, #0x50
  68:	ret

Disassembly of section .text._ZN4llvm10ilist_baseILb1EE12insertBeforeINS_15ilist_node_implINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEEEEEEvRT_SA_:

0000000000000000 <_ZN4llvm10ilist_baseILb1EE12insertBeforeINS_15ilist_node_implINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEEEEEEvRT_SA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm10ilist_baseILb1EE12insertBeforeINS_15ilist_node_implINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEEEEEEvRT_SA_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EE10getNodePtrEv:

0000000000000000 <_ZNK4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EE10getNodePtrEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12ilist_detail18SpecificNodeAccessINS0_12node_optionsINS_11InstructionELb1ELb0EvEEE10getNodePtrEPS3_:

0000000000000000 <_ZN4llvm12ilist_detail18SpecificNodeAccessINS0_12node_optionsINS_11InstructionELb1ELb0EvEEE10getNodePtrEPS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12ilist_detail18SpecificNodeAccessINS0_12node_optionsINS_11InstructionELb1ELb0EvEEE10getNodePtrEPS3_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEC2EPS3_:

0000000000000000 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEC2EPS3_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_11InstructionELb1ELb0EvEELb0ELb0EEC2EPS3_>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [x8]
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_:

0000000000000000 <_ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	bl	0 <_ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_>
  1c:	str	x0, [sp, #8]
  20:	ldr	x0, [sp, #16]
  24:	ldur	x1, [x29, #-8]
  28:	bl	0 <_ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_>
  2c:	ldr	x0, [sp, #16]
  30:	ldr	x1, [sp, #8]
  34:	bl	0 <_ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_>
  38:	ldr	x0, [sp, #8]
  3c:	ldr	x1, [sp, #16]
  40:	bl	0 <_ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_>
  44:	ldur	x0, [x29, #-8]
  48:	ldr	x1, [sp, #16]
  4c:	bl	0 <_ZN4llvm10ilist_baseILb1EE16insertBeforeImplERNS_15ilist_node_baseILb1EEES4_>
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNK4llvm15ilist_node_baseILb1EE7getPrevEv:

0000000000000000 <_ZNK4llvm15ilist_node_baseILb1EE7getPrevEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm15ilist_node_baseILb1EE7getPrevEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm15ilist_node_baseILb1EE7setNextEPS1_:

0000000000000000 <_ZN4llvm15ilist_node_baseILb1EE7setNextEPS1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm15ilist_node_baseILb1EE7setPrevEPS1_:

0000000000000000 <_ZN4llvm15ilist_node_baseILb1EE7setPrevEPS1_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm15ilist_node_baseILb1EE7setPrevEPS1_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm14PointerIntPairIPNS_15ilist_node_baseILb1EEELj1EjNS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj1ES5_EEE10getPointerEv:

0000000000000000 <_ZNK4llvm14PointerIntPairIPNS_15ilist_node_baseILb1EEELj1EjNS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj1ES5_EEE10getPointerEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZNK4llvm14PointerIntPairIPNS_15ilist_node_baseILb1EEELj1EjNS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj1ES5_EEE10getPointerEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE10getPointerEl:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE10getPointerEl>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	and	x8, x8, #0xfffffffffffffff8
  18:	mov	x0, x8
  1c:	bl	0 <_ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE10getPointerEl>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm21PointerLikeTypeTraitsIPNS_15ilist_node_baseILb1EEEE18getFromVoidPointerEPv:

0000000000000000 <_ZN4llvm21PointerLikeTypeTraitsIPNS_15ilist_node_baseILb1EEEE18getFromVoidPointerEPv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNR4llvm14PointerIntPairIPNS_15ilist_node_baseILb1EEELj1EjNS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj1ES5_EEE10setPointerES3_:

0000000000000000 <_ZNR4llvm14PointerIntPairIPNS_15ilist_node_baseILb1EEELj1EjNS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj1ES5_EEE10setPointerES3_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [x8]
  1c:	ldr	x1, [sp, #16]
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZNR4llvm14PointerIntPairIPNS_15ilist_node_baseILb1EEELj1EjNS_21PointerLikeTypeTraitsIS3_EENS_18PointerIntPairInfoIS3_Lj1ES5_EEE10setPointerES3_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [x8]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x0, [sp, #16]
  18:	bl	0 <_ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_>
  1c:	str	x0, [sp, #8]
  20:	ldr	x8, [sp, #8]
  24:	and	x8, x8, #0x7
  28:	mov	w9, #0x0                   	// #0
  2c:	str	w9, [sp, #4]
  30:	cbnz	x8, 3c <_ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_+0x3c>
  34:	mov	w8, #0x1                   	// #1
  38:	str	w8, [sp, #4]
  3c:	ldr	w8, [sp, #4]
  40:	tbnz	w8, #0, 48 <_ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_+0x48>
  44:	b	4c <_ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_+0x4c>
  48:	b	6c <_ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_+0x6c>
  4c:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_>
  50:	add	x0, x0, #0x0
  54:	adrp	x1, 0 <_ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_>
  58:	add	x1, x1, #0x0
  5c:	mov	w2, #0xb3                  	// #179
  60:	adrp	x3, 0 <_ZN4llvm18PointerIntPairInfoIPNS_15ilist_node_baseILb1EEELj1ENS_21PointerLikeTypeTraitsIS3_EEE13updatePointerElS3_>
  64:	add	x3, x3, #0x0
  68:	bl	0 <__assert_fail>
  6c:	ldr	x8, [sp, #8]
  70:	ldur	x9, [x29, #-8]
  74:	and	x9, x9, #0x7
  78:	orr	x0, x8, x9
  7c:	ldp	x29, x30, [sp, #32]
  80:	add	sp, sp, #0x30
  84:	ret

Disassembly of section .text._ZN4llvm21PointerLikeTypeTraitsIPNS_15ilist_node_baseILb1EEEE16getAsVoidPointerES3_:

0000000000000000 <_ZN4llvm21PointerLikeTypeTraitsIPNS_15ilist_node_baseILb1EEEE16getAsVoidPointerES3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm12ilist_detail10NodeAccess10getNodePtrINS0_12node_optionsINS_11InstructionELb1ELb0EvEEEEPNS_15ilist_node_implIT_EENS7_7pointerE:

0000000000000000 <_ZN4llvm12ilist_detail10NodeAccess10getNodePtrINS0_12node_optionsINS_11InstructionELb1ELb0EvEEEEPNS_15ilist_node_implIT_EENS7_7pointerE>:
   0:	sub	sp, sp, #0x20
   4:	mov	x8, xzr
   8:	str	x0, [sp, #24]
   c:	ldr	x9, [sp, #24]
  10:	str	x9, [sp, #16]
  14:	str	x8, [sp, #8]
  18:	cbz	x9, 28 <_ZN4llvm12ilist_detail10NodeAccess10getNodePtrINS0_12node_optionsINS_11InstructionELb1ELb0EvEEEEPNS_15ilist_node_implIT_EENS7_7pointerE+0x28>
  1c:	ldr	x8, [sp, #16]
  20:	add	x9, x8, #0x18
  24:	str	x9, [sp, #8]
  28:	ldr	x8, [sp, #8]
  2c:	mov	x0, x8
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNK4llvm8DebugLoccvbEv:

0000000000000000 <_ZNK4llvm8DebugLoccvbEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8DebugLoccvbEv>
  18:	cmp	x0, #0x0
  1c:	cset	w8, ne  // ne = any
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm11Instruction11setDebugLocENS_8DebugLocE:

0000000000000000 <_ZN4llvm11Instruction11setDebugLocENS_8DebugLocE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x1
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11Instruction11setDebugLocENS_8DebugLocE>
  20:	ldr	x8, [sp, #16]
  24:	add	x9, x8, #0x30
  28:	str	x0, [sp, #8]
  2c:	mov	x0, x9
  30:	ldr	x1, [sp, #8]
  34:	bl	0 <_ZN4llvm11Instruction11setDebugLocENS_8DebugLocE>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNK4llvm18TypedTrackingMDRefINS_6MDNodeEEcvPS1_Ev:

0000000000000000 <_ZNK4llvm18TypedTrackingMDRefINS_6MDNodeEEcvPS1_Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm18TypedTrackingMDRefINS_6MDNodeEEcvPS1_Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm18TypedTrackingMDRefINS_6MDNodeEE3getEv:

0000000000000000 <_ZNK4llvm18TypedTrackingMDRefINS_6MDNodeEE3getEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm18TypedTrackingMDRefINS_6MDNodeEE3getEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm13TrackingMDRef3getEv:

0000000000000000 <_ZNK4llvm13TrackingMDRef3getEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8CallBase20getNumOperandBundlesEv:

0000000000000000 <_ZNK4llvm8CallBase20getNumOperandBundlesEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm8CallBase20getNumOperandBundlesEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNK4llvm8CallBase20getNumOperandBundlesEv>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZNK4llvm8CallBase20getNumOperandBundlesEv>
  44:	ldp	x29, x30, [sp, #32]
  48:	add	sp, sp, #0x30
  4c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_>
  24:	ldr	x8, [sp, #24]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_>
  34:	ldr	x8, [sp, #16]
  38:	cmp	x8, x0
  3c:	b.cc	50 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_+0x50>  // b.lo, b.ul, b.last
  40:	ldr	x0, [sp, #24]
  44:	mov	x8, xzr
  48:	mov	x1, x8
  4c:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_>
  50:	ldr	x0, [sp, #24]
  54:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_>
  58:	ldur	x8, [x29, #-16]
  5c:	str	x0, [sp, #8]
  60:	mov	x0, x8
  64:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_>
  68:	ldr	x1, [sp, #8]
  6c:	str	x0, [sp]
  70:	mov	x0, x1
  74:	ldr	x1, [sp]
  78:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_>
  7c:	ldr	x0, [sp, #24]
  80:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_>
  84:	add	x1, x0, #0x1
  88:	ldr	x0, [sp, #24]
  8c:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_>
  90:	ldr	x0, [sp, #24]
  94:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEE12emplace_backIJNS_16OperandBundleUseEEEERS4_DpOT_>
  98:	ldp	x29, x30, [sp, #48]
  9c:	add	sp, sp, #0x40
  a0:	ret

Disassembly of section .text._ZNK4llvm8CallBase18getOperandBundleAtEj:

0000000000000000 <_ZNK4llvm8CallBase18getOperandBundleAtEj>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	ldur	x9, [x29, #-8]
  18:	ldur	w10, [x29, #-12]
  1c:	mov	x0, x9
  20:	str	x8, [sp, #24]
  24:	str	x9, [sp, #16]
  28:	str	w10, [sp, #12]
  2c:	bl	0 <_ZNK4llvm8CallBase18getOperandBundleAtEj>
  30:	mov	w10, #0x0                   	// #0
  34:	ldr	w11, [sp, #12]
  38:	cmp	w11, w0
  3c:	str	w10, [sp, #8]
  40:	b.cs	4c <_ZNK4llvm8CallBase18getOperandBundleAtEj+0x4c>  // b.hs, b.nlast
  44:	mov	w8, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	ldr	w8, [sp, #8]
  50:	tbnz	w8, #0, 58 <_ZNK4llvm8CallBase18getOperandBundleAtEj+0x58>
  54:	b	5c <_ZNK4llvm8CallBase18getOperandBundleAtEj+0x5c>
  58:	b	7c <_ZNK4llvm8CallBase18getOperandBundleAtEj+0x7c>
  5c:	adrp	x0, 0 <_ZNK4llvm8CallBase18getOperandBundleAtEj>
  60:	add	x0, x0, #0x0
  64:	adrp	x1, 0 <_ZNK4llvm8CallBase18getOperandBundleAtEj>
  68:	add	x1, x1, #0x0
  6c:	mov	w2, #0x716                 	// #1814
  70:	adrp	x3, 0 <_ZNK4llvm8CallBase18getOperandBundleAtEj>
  74:	add	x3, x3, #0x0
  78:	bl	0 <__assert_fail>
  7c:	ldr	x0, [sp, #16]
  80:	bl	0 <_ZNK4llvm8CallBase18getOperandBundleAtEj>
  84:	ldur	w8, [x29, #-12]
  88:	mov	w9, w8
  8c:	mov	x10, #0x10                  	// #16
  90:	mul	x9, x10, x9
  94:	add	x1, x0, x9
  98:	ldr	x8, [sp, #24]
  9c:	ldr	x0, [sp, #16]
  a0:	bl	0 <_ZNK4llvm8CallBase18getOperandBundleAtEj>
  a4:	ldp	x29, x30, [sp, #48]
  a8:	add	sp, sp, #0x40
  ac:	ret

Disassembly of section .text._ZSt8distanceIPKN4llvm8CallBase12BundleOpInfoEENSt15iterator_traitsIT_E15difference_typeES6_S6_:

0000000000000000 <_ZSt8distanceIPKN4llvm8CallBase12BundleOpInfoEENSt15iterator_traitsIT_E15difference_typeES6_S6_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x8
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	str	x1, [sp, #8]
  2c:	bl	0 <_ZSt8distanceIPKN4llvm8CallBase12BundleOpInfoEENSt15iterator_traitsIT_E15difference_typeES6_S6_>
  30:	ldurb	w2, [x29, #-17]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZSt8distanceIPKN4llvm8CallBase12BundleOpInfoEENSt15iterator_traitsIT_E15difference_typeES6_S6_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZNK4llvm8CallBase20bundle_op_info_beginEv:

0000000000000000 <_ZNK4llvm8CallBase20bundle_op_info_beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	str	x8, [sp]
  18:	ldr	x0, [sp]
  1c:	bl	0 <_ZNK4llvm8CallBase20bundle_op_info_beginEv>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm8CallBase18bundle_op_info_endEv:

0000000000000000 <_ZNK4llvm8CallBase18bundle_op_info_endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	str	x8, [sp]
  18:	ldr	x0, [sp]
  1c:	bl	0 <_ZNK4llvm8CallBase18bundle_op_info_endEv>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZSt10__distanceIPKN4llvm8CallBase12BundleOpInfoEENSt15iterator_traitsIT_E15difference_typeES6_S6_St26random_access_iterator_tag:

0000000000000000 <_ZSt10__distanceIPKN4llvm8CallBase12BundleOpInfoEENSt15iterator_traitsIT_E15difference_typeES6_S6_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x20
   4:	mov	x8, #0x10                  	// #16
   8:	strb	w2, [sp, #31]
   c:	str	x0, [sp, #16]
  10:	str	x1, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x10, [sp, #16]
  1c:	subs	x9, x9, x10
  20:	sdiv	x0, x9, x8
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZSt19__iterator_categoryIPKN4llvm8CallBase12BundleOpInfoEENSt15iterator_traitsIT_E17iterator_categoryERKS6_:

0000000000000000 <_ZSt19__iterator_categoryIPKN4llvm8CallBase12BundleOpInfoEENSt15iterator_traitsIT_E17iterator_categoryERKS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN4llvm8CallBase20bundle_op_info_beginEv:

0000000000000000 <_ZN4llvm8CallBase20bundle_op_info_beginEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-16]
  10:	ldur	x8, [x29, #-16]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm8CallBase20bundle_op_info_beginEv>
  20:	tbnz	w0, #0, 30 <_ZN4llvm8CallBase20bundle_op_info_beginEv+0x30>
  24:	mov	x8, xzr
  28:	stur	x8, [x29, #-8]
  2c:	b	58 <_ZN4llvm8CallBase20bundle_op_info_beginEv+0x58>
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZN4llvm4User13getDescriptorEv>
  38:	add	x8, sp, #0x8
  3c:	str	x0, [sp, #8]
  40:	str	x1, [sp, #16]
  44:	mov	x0, x8
  48:	bl	0 <_ZN4llvm8CallBase20bundle_op_info_beginEv>
  4c:	str	x0, [sp, #24]
  50:	ldr	x8, [sp, #24]
  54:	stur	x8, [x29, #-8]
  58:	ldur	x0, [x29, #-8]
  5c:	ldp	x29, x30, [sp, #48]
  60:	add	sp, sp, #0x40
  64:	ret

Disassembly of section .text._ZNK4llvm8CallBase13hasDescriptorEv:

0000000000000000 <_ZNK4llvm8CallBase13hasDescriptorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #20]
  10:	lsr	w9, w9, #31
  14:	cmp	w9, #0x0
  18:	cset	w9, ne  // ne = any
  1c:	and	w0, w9, #0x1
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm15MutableArrayRefIhE5beginEv:

0000000000000000 <_ZNK4llvm15MutableArrayRefIhE5beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm15MutableArrayRefIhE5beginEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm15MutableArrayRefIhE4dataEv:

0000000000000000 <_ZNK4llvm15MutableArrayRefIhE4dataEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm15MutableArrayRefIhE4dataEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIhE4dataEv:

0000000000000000 <_ZNK4llvm8ArrayRefIhE4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8CallBase18bundle_op_info_endEv:

0000000000000000 <_ZN4llvm8CallBase18bundle_op_info_endEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-16]
  10:	ldur	x8, [x29, #-16]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm8CallBase18bundle_op_info_endEv>
  20:	tbnz	w0, #0, 30 <_ZN4llvm8CallBase18bundle_op_info_endEv+0x30>
  24:	mov	x8, xzr
  28:	stur	x8, [x29, #-8]
  2c:	b	58 <_ZN4llvm8CallBase18bundle_op_info_endEv+0x58>
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZN4llvm4User13getDescriptorEv>
  38:	add	x8, sp, #0x8
  3c:	str	x0, [sp, #8]
  40:	str	x1, [sp, #16]
  44:	mov	x0, x8
  48:	bl	0 <_ZN4llvm8CallBase18bundle_op_info_endEv>
  4c:	str	x0, [sp, #24]
  50:	ldr	x8, [sp, #24]
  54:	stur	x8, [x29, #-8]
  58:	ldur	x0, [x29, #-8]
  5c:	ldp	x29, x30, [sp, #48]
  60:	add	sp, sp, #0x40
  64:	ret

Disassembly of section .text._ZNK4llvm15MutableArrayRefIhE3endEv:

0000000000000000 <_ZNK4llvm15MutableArrayRefIhE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm15MutableArrayRefIhE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNK4llvm15MutableArrayRefIhE3endEv>
  30:	ldr	x8, [sp, #8]
  34:	add	x0, x8, x0
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIhE4sizeEv:

0000000000000000 <_ZNK4llvm8ArrayRefIhE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	mov	x8, #0xffffffff            	// #4294967295
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	ldur	x10, [x29, #-16]
  20:	cmp	x10, x8
  24:	str	x9, [sp, #32]
  28:	b.ls	40 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm+0x40>  // b.plast
  2c:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>
  30:	add	x0, x0, #0x0
  34:	mov	w8, #0x1                   	// #1
  38:	and	w1, w8, #0x1
  3c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  40:	ldr	x0, [sp, #32]
  44:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>
  48:	add	x0, x0, #0x2
  4c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>
  50:	sub	x8, x29, #0x18
  54:	stur	x0, [x29, #-24]
  58:	mov	x0, x8
  5c:	sub	x1, x29, #0x10
  60:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>
  64:	sub	x1, x29, #0x20
  68:	mov	x8, #0xffffffff            	// #4294967295
  6c:	stur	x8, [x29, #-32]
  70:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>
  74:	ldr	x8, [x0]
  78:	stur	x8, [x29, #-24]
  7c:	ldur	x8, [x29, #-24]
  80:	mov	x9, #0x38                  	// #56
  84:	mul	x0, x8, x9
  88:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>
  8c:	str	x0, [sp, #40]
  90:	ldr	x0, [sp, #32]
  94:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>
  98:	ldr	x8, [sp, #32]
  9c:	str	x0, [sp, #24]
  a0:	mov	x0, x8
  a4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>
  a8:	ldr	x2, [sp, #40]
  ac:	ldr	x1, [sp, #24]
  b0:	str	x0, [sp, #16]
  b4:	mov	x0, x1
  b8:	ldr	x1, [sp, #16]
  bc:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>
  c0:	ldr	x0, [sp, #32]
  c4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>
  c8:	ldr	x8, [sp, #32]
  cc:	str	x0, [sp, #8]
  d0:	mov	x0, x8
  d4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>
  d8:	ldr	x1, [sp, #8]
  dc:	str	x0, [sp]
  e0:	mov	x0, x1
  e4:	ldr	x1, [sp]
  e8:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>
  ec:	ldr	x0, [sp, #32]
  f0:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>
  f4:	tbnz	w0, #0, 104 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm+0x104>
  f8:	ldr	x0, [sp, #32]
  fc:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE4growEm>
 100:	bl	0 <free>
 104:	ldr	x8, [sp, #40]
 108:	ldr	x9, [sp, #32]
 10c:	str	x8, [x9]
 110:	ldur	x8, [x29, #-24]
 114:	str	w8, [x9, #12]
 118:	ldp	x29, x30, [sp, #80]
 11c:	add	sp, sp, #0x60
 120:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE3endEv>
  30:	mov	x8, #0x38                  	// #56
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt7forwardIN4llvm16OperandBundleUseEEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm16OperandBundleUseEEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm17OperandBundleDefTIPNS_5ValueEEC2ERKNS_16OperandBundleUseE:

0000000000000000 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC2ERKNS_16OperandBundleUseE>:
   0:	sub	sp, sp, #0xb0
   4:	stp	x29, x30, [sp, #160]
   8:	add	x29, sp, #0xa0
   c:	sub	x8, x29, #0x30
  10:	sub	x9, x29, #0x40
  14:	sub	x10, x29, #0x48
  18:	add	x11, sp, #0x50
  1c:	stur	x0, [x29, #-8]
  20:	stur	x1, [x29, #-16]
  24:	ldur	x12, [x29, #-8]
  28:	mov	x0, x12
  2c:	str	x8, [sp, #64]
  30:	str	x9, [sp, #56]
  34:	str	x10, [sp, #48]
  38:	str	x11, [sp, #40]
  3c:	str	x12, [sp, #32]
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  44:	ldr	x8, [sp, #32]
  48:	add	x0, x8, #0x20
  4c:	bl	0 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC2ERKNS_16OperandBundleUseE>
  50:	ldur	x0, [x29, #-16]
  54:	bl	0 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC2ERKNS_16OperandBundleUseE>
  58:	stur	x0, [x29, #-64]
  5c:	stur	x1, [x29, #-56]
  60:	ldr	x8, [sp, #64]
  64:	ldr	x0, [sp, #56]
  68:	bl	0 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC2ERKNS_16OperandBundleUseE>
  6c:	ldr	x0, [sp, #32]
  70:	ldr	x1, [sp, #64]
  74:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
  78:	ldr	x8, [sp, #64]
  7c:	mov	x0, x8
  80:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  84:	ldr	x8, [sp, #32]
  88:	add	x0, x8, #0x20
  8c:	add	x9, x8, #0x20
  90:	str	x0, [sp, #24]
  94:	mov	x0, x9
  98:	bl	0 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC2ERKNS_16OperandBundleUseE>
  9c:	str	x0, [sp, #80]
  a0:	ldr	x0, [sp, #48]
  a4:	ldr	x1, [sp, #40]
  a8:	bl	0 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC2ERKNS_16OperandBundleUseE>
  ac:	ldur	x0, [x29, #-16]
  b0:	bl	0 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC2ERKNS_16OperandBundleUseE>
  b4:	ldur	x8, [x29, #-16]
  b8:	str	x0, [sp, #16]
  bc:	mov	x0, x8
  c0:	bl	0 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC2ERKNS_16OperandBundleUseE>
  c4:	ldur	x1, [x29, #-72]
  c8:	ldr	x8, [sp, #24]
  cc:	str	x0, [sp, #8]
  d0:	mov	x0, x8
  d4:	ldr	x2, [sp, #16]
  d8:	ldr	x3, [sp, #8]
  dc:	bl	0 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC2ERKNS_16OperandBundleUseE>
  e0:	str	x0, [sp, #72]
  e4:	ldp	x29, x30, [sp, #160]
  e8:	add	sp, sp, #0xb0
  ec:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE4backEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE4backEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE4backEv>
  20:	eor	w9, w0, #0x1
  24:	tbnz	w9, #0, 2c <_ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE4backEv+0x2c>
  28:	b	30 <_ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE4backEv+0x30>
  2c:	b	50 <_ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE4backEv+0x50>
  30:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE4backEv>
  34:	add	x0, x0, #0x0
  38:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE4backEv>
  3c:	add	x1, x1, #0x0
  40:	mov	w2, #0xa7                  	// #167
  44:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE4backEv>
  48:	add	x3, x3, #0x0
  4c:	bl	0 <__assert_fail>
  50:	ldr	x0, [sp]
  54:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE4backEv>
  58:	mov	x8, #0xffffffffffffffc8    	// #-56
  5c:	add	x0, x0, x8
  60:	ldp	x29, x30, [sp, #16]
  64:	add	sp, sp, #0x20
  68:	ret

Disassembly of section .text._ZN4llvm12NextPowerOf2Em:

0000000000000000 <_ZN4llvm12NextPowerOf2Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	orr	x8, x9, x8, lsr #1
  14:	str	x8, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	ldr	x9, [sp, #8]
  20:	orr	x8, x9, x8, lsr #2
  24:	str	x8, [sp, #8]
  28:	ldr	x8, [sp, #8]
  2c:	ldr	x9, [sp, #8]
  30:	orr	x8, x9, x8, lsr #4
  34:	str	x8, [sp, #8]
  38:	ldr	x8, [sp, #8]
  3c:	ldr	x9, [sp, #8]
  40:	orr	x8, x9, x8, lsr #8
  44:	str	x8, [sp, #8]
  48:	ldr	x8, [sp, #8]
  4c:	ldr	x9, [sp, #8]
  50:	orr	x8, x9, x8, lsr #16
  54:	str	x8, [sp, #8]
  58:	ldr	x8, [sp, #8]
  5c:	ldr	x9, [sp, #8]
  60:	orr	x8, x9, x8, lsr #32
  64:	str	x8, [sp, #8]
  68:	ldr	x8, [sp, #8]
  6c:	add	x0, x8, #0x1
  70:	add	sp, sp, #0x10
  74:	ret

Disassembly of section .text._ZSt3minImERKT_S2_S2_:

0000000000000000 <_ZSt3minImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	x1, [sp, #8]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp, #16]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	b.cs	30 <_ZSt3minImERKT_S2_S2_+0x30>  // b.hs, b.nlast
  24:	ldr	x8, [sp, #8]
  28:	str	x8, [sp, #24]
  2c:	b	38 <_ZSt3minImERKT_S2_S2_+0x38>
  30:	ldr	x8, [sp, #16]
  34:	str	x8, [sp, #24]
  38:	ldr	x0, [sp, #24]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZSt3maxImERKT_S2_S2_:

0000000000000000 <_ZSt3maxImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	x1, [sp, #8]
   c:	ldr	x8, [sp, #16]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	b.cs	30 <_ZSt3maxImERKT_S2_S2_+0x30>  // b.hs, b.nlast
  24:	ldr	x8, [sp, #8]
  28:	str	x8, [sp, #24]
  2c:	b	38 <_ZSt3maxImERKT_S2_S2_+0x38>
  30:	ldr	x8, [sp, #16]
  34:	str	x8, [sp, #24]
  38:	ldr	x0, [sp, #24]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZN4llvm11safe_mallocEm:

0000000000000000 <_ZN4llvm11safe_mallocEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <malloc>
  18:	str	x0, [sp, #8]
  1c:	ldr	x8, [sp, #8]
  20:	cbnz	x8, 50 <_ZN4llvm11safe_mallocEm+0x50>
  24:	ldr	x8, [sp, #16]
  28:	cbnz	x8, 3c <_ZN4llvm11safe_mallocEm+0x3c>
  2c:	mov	x0, #0x1                   	// #1
  30:	bl	0 <_ZN4llvm11safe_mallocEm>
  34:	stur	x0, [x29, #-8]
  38:	b	58 <_ZN4llvm11safe_mallocEm+0x58>
  3c:	adrp	x0, 0 <_ZN4llvm11safe_mallocEm>
  40:	add	x0, x0, #0x0
  44:	mov	w8, #0x1                   	// #1
  48:	and	w1, w8, #0x1
  4c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  50:	ldr	x8, [sp, #8]
  54:	stur	x8, [x29, #-8]
  58:	ldur	x0, [x29, #-8]
  5c:	ldp	x29, x30, [sp, #32]
  60:	add	sp, sp, #0x30
  64:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE18uninitialized_moveIPS4_S7_EEvT_S8_T0_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE18uninitialized_moveIPS4_S7_EEvT_S8_T0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE18uninitialized_moveIPS4_S7_EEvT_S8_T0_>
  20:	str	x0, [sp, #16]
  24:	ldur	x0, [x29, #-16]
  28:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE18uninitialized_moveIPS4_S7_EEvT_S8_T0_>
  2c:	str	x0, [sp, #8]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE18uninitialized_moveIPS4_S7_EEvT_S8_T0_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE13destroy_rangeEPS4_S6_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE13destroy_rangeEPS4_S6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x9, [sp]
  1c:	cmp	x8, x9
  20:	b.eq	40 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE13destroy_rangeEPS4_S6_+0x40>  // b.none
  24:	ldr	x8, [sp]
  28:	mov	x9, #0xffffffffffffffc8    	// #-56
  2c:	add	x8, x8, x9
  30:	str	x8, [sp]
  34:	ldr	x0, [sp]
  38:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE13destroy_rangeEPS4_S6_>
  3c:	b	14 <_ZN4llvm23SmallVectorTemplateBaseINS_17OperandBundleDefTIPNS_5ValueEEELb0EE13destroy_rangeEPS4_S6_+0x14>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZSt18uninitialized_copyISt13move_iteratorIPN4llvm17OperandBundleDefTIPNS1_5ValueEEEES6_ET0_T_S9_S8_:

0000000000000000 <_ZSt18uninitialized_copyISt13move_iteratorIPN4llvm17OperandBundleDefTIPNS1_5ValueEEEES6_ET0_T_S9_S8_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	strb	w8, [sp, #23]
  20:	ldur	x9, [x29, #-8]
  24:	str	x9, [sp, #8]
  28:	ldur	x9, [x29, #-16]
  2c:	str	x9, [sp]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #8]
  38:	ldr	x1, [sp]
  3c:	bl	0 <_ZSt18uninitialized_copyISt13move_iteratorIPN4llvm17OperandBundleDefTIPNS1_5ValueEEEES6_ET0_T_S9_S8_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZSt18make_move_iteratorIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEESt13move_iteratorIT_ES7_:

0000000000000000 <_ZSt18make_move_iteratorIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEESt13move_iteratorIT_ES7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZSt18make_move_iteratorIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEESt13move_iteratorIT_ES7_>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm17OperandBundleDefTIPNS3_5ValueEEEES8_EET0_T_SB_SA_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm17OperandBundleDefTIPNS3_5ValueEEEES8_EET0_T_SB_SA_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldr	x8, [sp, #24]
  1c:	str	x8, [sp, #16]
  20:	sub	x0, x29, #0x8
  24:	sub	x1, x29, #0x10
  28:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm17OperandBundleDefTIPNS3_5ValueEEEES8_EET0_T_SB_SA_>
  2c:	tbnz	w0, #0, 34 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm17OperandBundleDefTIPNS3_5ValueEEEES8_EET0_T_SB_SA_+0x34>
  30:	b	78 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm17OperandBundleDefTIPNS3_5ValueEEEES8_EET0_T_SB_SA_+0x78>
  34:	ldr	x0, [sp, #16]
  38:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm17OperandBundleDefTIPNS3_5ValueEEEES8_EET0_T_SB_SA_>
  3c:	sub	x8, x29, #0x8
  40:	str	x0, [sp, #8]
  44:	mov	x0, x8
  48:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm17OperandBundleDefTIPNS3_5ValueEEEES8_EET0_T_SB_SA_>
  4c:	ldr	x1, [sp, #8]
  50:	str	x0, [sp]
  54:	mov	x0, x1
  58:	ldr	x1, [sp]
  5c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm17OperandBundleDefTIPNS3_5ValueEEEES8_EET0_T_SB_SA_>
  60:	sub	x0, x29, #0x8
  64:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm17OperandBundleDefTIPNS3_5ValueEEEES8_EET0_T_SB_SA_>
  68:	ldr	x8, [sp, #16]
  6c:	add	x8, x8, #0x38
  70:	str	x8, [sp, #16]
  74:	b	20 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm17OperandBundleDefTIPNS3_5ValueEEEES8_EET0_T_SB_SA_+0x20>
  78:	ldr	x0, [sp, #16]
  7c:	ldp	x29, x30, [sp, #48]
  80:	add	sp, sp, #0x40
  84:	ret

Disassembly of section .text._ZStneIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEEbRKSt13move_iteratorIT_ESA_:

0000000000000000 <_ZStneIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEEbRKSt13move_iteratorIT_ESA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZStneIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEEbRKSt13move_iteratorIT_ESA_>
  20:	eor	w8, w0, #0x1
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZSt10_ConstructIN4llvm17OperandBundleDefTIPNS0_5ValueEEEJS4_EEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructIN4llvm17OperandBundleDefTIPNS0_5ValueEEEJS4_EEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZSt10_ConstructIN4llvm17OperandBundleDefTIPNS0_5ValueEEEJS4_EEvPT_DpOT0_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZSt10_ConstructIN4llvm17OperandBundleDefTIPNS0_5ValueEEEJS4_EEvPT_DpOT0_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZSt11__addressofIN4llvm17OperandBundleDefTIPNS0_5ValueEEEEPT_RS5_:

0000000000000000 <_ZSt11__addressofIN4llvm17OperandBundleDefTIPNS0_5ValueEEEEPT_RS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEEdeEv:

0000000000000000 <_ZNKSt13move_iteratorIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt13move_iteratorIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEEppEv:

0000000000000000 <_ZNSt13move_iteratorIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	add	x9, x9, #0x38
  14:	str	x9, [x8]
  18:	mov	x0, x8
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZSteqIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEEbRKSt13move_iteratorIT_ESA_:

0000000000000000 <_ZSteqIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEEbRKSt13move_iteratorIT_ESA_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	bl	0 <_ZSteqIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEEbRKSt13move_iteratorIT_ESA_>
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp, #8]
  24:	mov	x0, x8
  28:	bl	0 <_ZSteqIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEEbRKSt13move_iteratorIT_ESA_>
  2c:	ldr	x8, [sp, #8]
  30:	cmp	x8, x0
  34:	cset	w9, eq  // eq = none
  38:	and	w0, w9, #0x1
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEE4baseEv:

0000000000000000 <_ZNKSt13move_iteratorIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt7forwardIN4llvm17OperandBundleDefTIPNS0_5ValueEEEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm17OperandBundleDefTIPNS0_5ValueEEEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm17OperandBundleDefTIPNS_5ValueEEC2EOS3_:

0000000000000000 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC2EOS3_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  28:	ldr	x8, [sp, #8]
  2c:	add	x0, x8, #0x20
  30:	ldr	x9, [sp, #16]
  34:	add	x1, x9, #0x20
  38:	bl	0 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC2EOS3_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm5ValueESaIS2_EEC2EOS4_:

0000000000000000 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EEC2EOS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EEC2EOS4_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EEC2EOS4_:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EEC2EOS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EEC2EOS4_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implC2EOS5_:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implC2EOS5_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	x0, [x29, #-16]
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implC2EOS5_>
  24:	ldr	x8, [sp, #24]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	ldr	x1, [sp, #16]
  34:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implC2EOS5_>
  38:	ldur	x0, [x29, #-16]
  3c:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implC2EOS5_>
  40:	ldr	x8, [sp, #24]
  44:	str	x0, [sp, #8]
  48:	mov	x0, x8
  4c:	ldr	x1, [sp, #8]
  50:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implC2EOS5_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZSt4moveIRNSt12_Vector_baseIPN4llvm5ValueESaIS3_EE12_Vector_implEEONSt16remove_referenceIT_E4typeEOS9_:

0000000000000000 <_ZSt4moveIRNSt12_Vector_baseIPN4llvm5ValueESaIS3_EE12_Vector_implEEONSt16remove_referenceIT_E4typeEOS9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE17_Vector_impl_dataC2EOS5_:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE17_Vector_impl_dataC2EOS5_>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	str	x1, [sp]
  10:	ldr	x9, [sp, #8]
  14:	ldr	x10, [sp]
  18:	ldr	x10, [x10]
  1c:	str	x10, [x9]
  20:	ldr	x10, [sp]
  24:	ldr	x10, [x10, #8]
  28:	str	x10, [x9, #8]
  2c:	ldr	x10, [sp]
  30:	ldr	x10, [x10, #16]
  34:	str	x10, [x9, #16]
  38:	ldr	x9, [sp]
  3c:	str	x8, [x9, #16]
  40:	ldr	x9, [sp]
  44:	str	x8, [x9, #8]
  48:	ldr	x9, [sp]
  4c:	str	x8, [x9]
  50:	add	sp, sp, #0x10
  54:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPN4llvm5ValueEEC2ERKS4_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPN4llvm5ValueEEC2ERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt13move_iteratorIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEEC2ES5_:

0000000000000000 <_ZNSt13move_iteratorIPN4llvm17OperandBundleDefTIPNS0_5ValueEEEEC2ES5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm17OperandBundleDefTIPNS_5ValueEED2Ev:

0000000000000000 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x20
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEED2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm5ValueESaIS2_EED2Ev:

0000000000000000 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EED2Ev>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x0, [x8]
  18:	ldr	x1, [x8, #8]
  1c:	stur	x0, [x29, #-16]
  20:	mov	x0, x8
  24:	str	x8, [sp, #24]
  28:	str	x1, [sp, #16]
  2c:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EED2Ev>
  30:	ldur	x8, [x29, #-16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #16]
  40:	ldr	x2, [sp, #8]
  44:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EED2Ev>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EED2Ev>
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZSt8_DestroyIPPN4llvm5ValueES2_EvT_S4_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPPN4llvm5ValueES2_EvT_S4_RSaIT0_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	bl	0 <_ZSt8_DestroyIPPN4llvm5ValueES2_EvT_S4_RSaIT0_E>
  24:	ldp	x29, x30, [sp, #32]
  28:	add	sp, sp, #0x30
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EED2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x1, [x9]
  1c:	ldr	x10, [x9, #16]
  20:	ldr	x11, [x9]
  24:	subs	x10, x10, x11
  28:	sdiv	x2, x10, x8
  2c:	mov	x0, x9
  30:	str	x9, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EED2Ev>
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EED2Ev>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZSt8_DestroyIPPN4llvm5ValueEEvT_S4_:

0000000000000000 <_ZSt8_DestroyIPPN4llvm5ValueEEvT_S4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZSt8_DestroyIPPN4llvm5ValueEEvT_S4_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb1EE9__destroyIPPN4llvm5ValueEEEvT_S6_:

0000000000000000 <_ZNSt12_Destroy_auxILb1EE9__destroyIPPN4llvm5ValueEEEvT_S6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE13_M_deallocateEPS2_m:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE13_M_deallocateEPS2_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp]
  24:	cbz	x8, 38 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE13_M_deallocateEPS2_m+0x38>
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x2, [sp, #8]
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE13_M_deallocateEPS2_m>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implD2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIPN4llvm5ValueEEE10deallocateERS3_PS2_m:

0000000000000000 <_ZNSt16allocator_traitsISaIPN4llvm5ValueEEE10deallocateERS3_PS2_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt16allocator_traitsISaIPN4llvm5ValueEEE10deallocateERS3_PS2_m>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPN4llvm5ValueEE10deallocateEPS3_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPN4llvm5ValueEE10deallocateEPS3_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPN4llvm5ValueEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPN4llvm5ValueEED2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm5ValueESaIS2_EEC2Ev:

0000000000000000 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm16OperandBundleUse10getTagNameEv:

0000000000000000 <_ZNK4llvm16OperandBundleUse10getTagNameEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8, #16]
  18:	bl	0 <_ZNK4llvm16OperandBundleUse10getTagNameEv>
  1c:	str	x0, [sp, #16]
  20:	str	x1, [sp, #24]
  24:	ldr	x0, [sp, #16]
  28:	ldr	x1, [sp, #24]
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv:

0000000000000000 <_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x8, [sp, #8]
  10:	str	x0, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm5ValueESaIS2_EE6insertIPKNS0_3UseEvEEN9__gnu_cxx17__normal_iteratorIPS2_S4_EENSA_IPKS2_S4_EET_SG_:

0000000000000000 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE6insertIPKNS0_3UseEvEEN9__gnu_cxx17__normal_iteratorIPS2_S4_EENSA_IPKS2_S4_EET_SG_>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #128]
   8:	add	x29, sp, #0x80
   c:	sub	x8, x29, #0x10
  10:	sub	x9, x29, #0x38
  14:	add	x10, sp, #0x38
  18:	add	x11, sp, #0x28
  1c:	stur	x1, [x29, #-16]
  20:	stur	x0, [x29, #-24]
  24:	stur	x2, [x29, #-32]
  28:	stur	x3, [x29, #-40]
  2c:	ldur	x12, [x29, #-24]
  30:	mov	x0, x12
  34:	str	x8, [sp, #32]
  38:	str	x9, [sp, #24]
  3c:	str	x10, [sp, #16]
  40:	str	x11, [sp, #8]
  44:	str	x12, [sp]
  48:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE6insertIPKNS0_3UseEvEEN9__gnu_cxx17__normal_iteratorIPS2_S4_EENSA_IPKS2_S4_EET_SG_>
  4c:	stur	x0, [x29, #-56]
  50:	ldr	x0, [sp, #32]
  54:	ldr	x1, [sp, #24]
  58:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE6insertIPKNS0_3UseEvEEN9__gnu_cxx17__normal_iteratorIPS2_S4_EENSA_IPKS2_S4_EET_SG_>
  5c:	stur	x0, [x29, #-48]
  60:	ldr	x0, [sp]
  64:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE6insertIPKNS0_3UseEvEEN9__gnu_cxx17__normal_iteratorIPS2_S4_EENSA_IPKS2_S4_EET_SG_>
  68:	str	x0, [sp, #56]
  6c:	ldur	x1, [x29, #-48]
  70:	ldr	x0, [sp, #16]
  74:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE6insertIPKNS0_3UseEvEEN9__gnu_cxx17__normal_iteratorIPS2_S4_EENSA_IPKS2_S4_EET_SG_>
  78:	str	x0, [sp, #64]
  7c:	ldur	x2, [x29, #-32]
  80:	ldur	x3, [x29, #-40]
  84:	ldr	x1, [sp, #64]
  88:	ldrb	w4, [sp, #55]
  8c:	ldr	x0, [sp]
  90:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE6insertIPKNS0_3UseEvEEN9__gnu_cxx17__normal_iteratorIPS2_S4_EENSA_IPKS2_S4_EET_SG_>
  94:	ldr	x0, [sp]
  98:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE6insertIPKNS0_3UseEvEEN9__gnu_cxx17__normal_iteratorIPS2_S4_EENSA_IPKS2_S4_EET_SG_>
  9c:	str	x0, [sp, #40]
  a0:	ldur	x1, [x29, #-48]
  a4:	ldr	x0, [sp, #8]
  a8:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE6insertIPKNS0_3UseEvEEN9__gnu_cxx17__normal_iteratorIPS2_S4_EENSA_IPKS2_S4_EET_SG_>
  ac:	stur	x0, [x29, #-8]
  b0:	ldur	x0, [x29, #-8]
  b4:	ldp	x29, x30, [sp, #128]
  b8:	add	sp, sp, #0x90
  bc:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm5ValueESaIS2_EE3endEv:

0000000000000000 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	add	x1, x9, #0x8
  1c:	mov	x0, x8
  20:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE3endEv>
  24:	ldr	x0, [sp, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEEC2IPS3_EERKNS0_IT_NS_11__enable_ifIXsr3std10__are_sameISC_SB_EE7__valueES8_E6__typeEEE:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEEC2IPS3_EERKNS0_IT_NS_11__enable_ifIXsr3std10__are_sameISC_SB_EE7__valueES8_E6__typeEEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN9__gnu_cxx17__normal_iteratorIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEEC2IPS3_EERKNS0_IT_NS_11__enable_ifIXsr3std10__are_sameISC_SB_EE7__valueES8_E6__typeEEE>
  24:	ldr	x8, [x0]
  28:	ldr	x9, [sp, #8]
  2c:	str	x8, [x9]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_3UseEE5beginEv:

0000000000000000 <_ZNK4llvm8ArrayRefINS_3UseEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_3UseEE3endEv:

0000000000000000 <_ZNK4llvm8ArrayRefINS_3UseEE3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	ldr	x8, [x8, #8]
  14:	mov	x10, #0x18                  	// #24
  18:	mul	x8, x10, x8
  1c:	add	x0, x9, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EEC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE17_Vector_impl_dataC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE17_Vector_impl_dataC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	str	x8, [x9, #8]
  18:	str	x8, [x9, #16]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPN4llvm5ValueEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPN4llvm5ValueEEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNK4llvm14StringMapEntryIjE6getKeyEv:

0000000000000000 <_ZNK4llvm14StringMapEntryIjE6getKeyEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-24]
  14:	ldur	x9, [x29, #-24]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #32]
  20:	str	x9, [sp, #24]
  24:	bl	0 <_ZNK4llvm14StringMapEntryIjE6getKeyEv>
  28:	ldr	x8, [sp, #24]
  2c:	str	x0, [sp, #16]
  30:	mov	x0, x8
  34:	bl	0 <_ZNK4llvm14StringMapEntryIjE6getKeyEv>
  38:	ldr	x8, [sp, #32]
  3c:	str	x0, [sp, #8]
  40:	mov	x0, x8
  44:	ldr	x1, [sp, #16]
  48:	ldr	x2, [sp, #8]
  4c:	bl	0 <_ZNK4llvm14StringMapEntryIjE6getKeyEv>
  50:	ldur	x0, [x29, #-16]
  54:	ldur	x1, [x29, #-8]
  58:	ldp	x29, x30, [sp, #64]
  5c:	add	sp, sp, #0x50
  60:	ret

Disassembly of section .text._ZNK4llvm14StringMapEntryIjE10getKeyDataEv:

0000000000000000 <_ZNK4llvm14StringMapEntryIjE10getKeyDataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm18StringMapEntryBase12getKeyLengthEv:

0000000000000000 <_ZNK4llvm18StringMapEntryBase12getKeyLengthEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKcm:

0000000000000000 <_ZN4llvm9StringRefC2EPKcm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	ldr	x9, [sp, #8]
  20:	str	x9, [x8, #8]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm9StringRef3strB5cxx11Ev:

0000000000000000 <_ZNK4llvm9StringRef3strB5cxx11Ev>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x8, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	ldur	x9, [x29, #-16]
  18:	ldr	x10, [x9]
  1c:	str	x8, [sp, #32]
  20:	str	x9, [sp, #24]
  24:	cbnz	x10, 34 <_ZNK4llvm9StringRef3strB5cxx11Ev+0x34>
  28:	ldr	x0, [sp, #32]
  2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  30:	b	74 <_ZNK4llvm9StringRef3strB5cxx11Ev+0x74>
  34:	ldr	x8, [sp, #24]
  38:	ldr	x1, [x8]
  3c:	ldr	x2, [x8, #8]
  40:	sub	x9, x29, #0x11
  44:	mov	x0, x9
  48:	str	x1, [sp, #16]
  4c:	str	x2, [sp, #8]
  50:	str	x9, [sp]
  54:	bl	0 <_ZNSaIcEC1Ev>
  58:	ldr	x0, [sp, #32]
  5c:	ldr	x1, [sp, #16]
  60:	ldr	x2, [sp, #8]
  64:	ldr	x3, [sp]
  68:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcmRKS3_>
  6c:	ldr	x0, [sp]
  70:	bl	0 <_ZNSaIcED1Ev>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZN9__gnu_cxxmiIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSC_SF_:

0000000000000000 <_ZN9__gnu_cxxmiIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSC_SF_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x8                   	// #8
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x0, [x29, #-8]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN9__gnu_cxxmiIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSC_SF_>
  24:	ldr	x8, [x0]
  28:	ldr	x0, [sp, #16]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZN9__gnu_cxxmiIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSC_SF_>
  34:	ldr	x8, [x0]
  38:	ldr	x9, [sp]
  3c:	subs	x8, x9, x8
  40:	ldr	x10, [sp, #8]
  44:	sdiv	x0, x8, x10
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNKSt6vectorIPN4llvm5ValueESaIS2_EE6cbeginEv:

0000000000000000 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE6cbeginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE6cbeginEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm5ValueESaIS2_EE18_M_insert_dispatchIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St12__false_type:

0000000000000000 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE18_M_insert_dispatchIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St12__false_type>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sub	x8, x29, #0x20
  10:	stur	x1, [x29, #-8]
  14:	sturb	w4, [x29, #-9]
  18:	stur	x0, [x29, #-24]
  1c:	stur	x2, [x29, #-32]
  20:	str	x3, [sp, #40]
  24:	ldur	x0, [x29, #-24]
  28:	ldur	x9, [x29, #-8]
  2c:	str	x9, [sp, #32]
  30:	ldur	x2, [x29, #-32]
  34:	ldr	x3, [sp, #40]
  38:	str	x0, [sp, #16]
  3c:	mov	x0, x8
  40:	str	x2, [sp, #8]
  44:	str	x3, [sp]
  48:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE18_M_insert_dispatchIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St12__false_type>
  4c:	ldr	x1, [sp, #32]
  50:	ldrb	w4, [sp, #31]
  54:	ldr	x0, [sp, #16]
  58:	ldr	x2, [sp, #8]
  5c:	ldr	x3, [sp]
  60:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE18_M_insert_dispatchIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St12__false_type>
  64:	ldp	x29, x30, [sp, #80]
  68:	add	sp, sp, #0x60
  6c:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm5ValueESaIS2_EE5beginEv:

0000000000000000 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE5beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE5beginEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPPN4llvm5ValueESt6vectorIS3_SaIS3_EEEplEl:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPPN4llvm5ValueESt6vectorIS3_SaIS3_EEEplEl>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	sub	x8, x29, #0x8
  10:	mov	x9, sp
  14:	str	x0, [sp, #16]
  18:	str	x1, [sp, #8]
  1c:	ldr	x10, [sp, #16]
  20:	ldr	x10, [x10]
  24:	ldr	x11, [sp, #8]
  28:	mov	x12, #0x8                   	// #8
  2c:	mul	x11, x12, x11
  30:	add	x10, x10, x11
  34:	str	x10, [sp]
  38:	mov	x0, x8
  3c:	mov	x1, x9
  40:	bl	0 <_ZNK9__gnu_cxx17__normal_iteratorIPPN4llvm5ValueESt6vectorIS3_SaIS3_EEEplEl>
  44:	ldur	x0, [x29, #-8]
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEEC2ERKS5_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPKPN4llvm5ValueESt6vectorIS3_SaIS3_EEEC2ERKS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x9, [x9]
  18:	str	x9, [x8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag:

0000000000000000 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>:
   0:	sub	sp, sp, #0x1b0
   4:	stp	x29, x30, [sp, #400]
   8:	str	x28, [sp, #416]
   c:	add	x29, sp, #0x190
  10:	stur	x1, [x29, #-8]
  14:	sturb	w4, [x29, #-9]
  18:	stur	x0, [x29, #-24]
  1c:	stur	x2, [x29, #-32]
  20:	stur	x3, [x29, #-40]
  24:	ldur	x8, [x29, #-24]
  28:	ldur	x9, [x29, #-32]
  2c:	ldur	x10, [x29, #-40]
  30:	cmp	x9, x10
  34:	stur	x8, [x29, #-144]
  38:	b.eq	418 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag+0x418>  // b.none
  3c:	ldur	x0, [x29, #-32]
  40:	ldur	x1, [x29, #-40]
  44:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
  48:	stur	x0, [x29, #-48]
  4c:	ldur	x8, [x29, #-144]
  50:	ldr	x9, [x8, #16]
  54:	ldr	x10, [x8, #8]
  58:	subs	x9, x9, x10
  5c:	mov	x10, #0x8                   	// #8
  60:	sdiv	x9, x9, x10
  64:	ldur	x10, [x29, #-48]
  68:	cmp	x9, x10
  6c:	b.cc	278 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag+0x278>  // b.lo, b.ul, b.last
  70:	ldur	x0, [x29, #-144]
  74:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
  78:	sub	x8, x29, #0x40
  7c:	stur	x0, [x29, #-64]
  80:	mov	x0, x8
  84:	sub	x1, x29, #0x8
  88:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
  8c:	stur	x0, [x29, #-56]
  90:	ldur	x8, [x29, #-144]
  94:	ldr	x9, [x8, #8]
  98:	stur	x9, [x29, #-72]
  9c:	ldur	x9, [x29, #-56]
  a0:	ldur	x10, [x29, #-48]
  a4:	cmp	x9, x10
  a8:	b.ls	16c <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag+0x16c>  // b.plast
  ac:	mov	x8, #0x8                   	// #8
  b0:	ldur	x9, [x29, #-144]
  b4:	ldr	x10, [x9, #8]
  b8:	ldur	x11, [x29, #-48]
  bc:	mneg	x11, x11, x8
  c0:	add	x0, x10, x11
  c4:	ldr	x1, [x9, #8]
  c8:	ldr	x2, [x9, #8]
  cc:	stur	x0, [x29, #-152]
  d0:	mov	x0, x9
  d4:	stur	x8, [x29, #-160]
  d8:	stur	x1, [x29, #-168]
  dc:	stur	x2, [x29, #-176]
  e0:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
  e4:	ldur	x8, [x29, #-152]
  e8:	stur	x0, [x29, #-184]
  ec:	mov	x0, x8
  f0:	ldur	x1, [x29, #-168]
  f4:	ldur	x2, [x29, #-176]
  f8:	ldur	x3, [x29, #-184]
  fc:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 100:	ldur	x8, [x29, #-48]
 104:	ldur	x9, [x29, #-144]
 108:	ldr	x10, [x9, #8]
 10c:	ldur	x11, [x29, #-160]
 110:	mul	x8, x11, x8
 114:	add	x8, x10, x8
 118:	str	x8, [x9, #8]
 11c:	sub	x8, x29, #0x8
 120:	mov	x0, x8
 124:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 128:	ldr	x0, [x0]
 12c:	ldur	x8, [x29, #-72]
 130:	ldur	x9, [x29, #-48]
 134:	ldur	x10, [x29, #-160]
 138:	mneg	x9, x9, x10
 13c:	add	x1, x8, x9
 140:	ldur	x2, [x29, #-72]
 144:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 148:	ldur	x8, [x29, #-32]
 14c:	ldur	x1, [x29, #-40]
 150:	ldur	x9, [x29, #-8]
 154:	stur	x9, [x29, #-80]
 158:	ldur	x2, [x29, #-80]
 15c:	mov	x0, x8
 160:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 164:	stur	x0, [x29, #-88]
 168:	b	274 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag+0x274>
 16c:	ldur	x8, [x29, #-32]
 170:	sub	x0, x29, #0x60
 174:	stur	x8, [x29, #-96]
 178:	ldur	x1, [x29, #-56]
 17c:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 180:	ldur	x0, [x29, #-96]
 184:	ldur	x1, [x29, #-40]
 188:	mov	x8, #0x8                   	// #8
 18c:	ldur	x9, [x29, #-144]
 190:	ldr	x2, [x9, #8]
 194:	stur	x0, [x29, #-192]
 198:	mov	x0, x9
 19c:	str	x1, [sp, #200]
 1a0:	str	x8, [sp, #192]
 1a4:	str	x2, [sp, #184]
 1a8:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 1ac:	ldur	x8, [x29, #-192]
 1b0:	str	x0, [sp, #176]
 1b4:	mov	x0, x8
 1b8:	ldr	x1, [sp, #200]
 1bc:	ldr	x2, [sp, #184]
 1c0:	ldr	x3, [sp, #176]
 1c4:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 1c8:	ldur	x8, [x29, #-48]
 1cc:	ldur	x9, [x29, #-56]
 1d0:	subs	x8, x8, x9
 1d4:	ldur	x9, [x29, #-144]
 1d8:	ldr	x10, [x9, #8]
 1dc:	ldr	x11, [sp, #192]
 1e0:	mul	x8, x11, x8
 1e4:	add	x8, x10, x8
 1e8:	str	x8, [x9, #8]
 1ec:	sub	x8, x29, #0x8
 1f0:	mov	x0, x8
 1f4:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 1f8:	ldr	x0, [x0]
 1fc:	ldur	x1, [x29, #-72]
 200:	ldur	x8, [x29, #-144]
 204:	ldr	x2, [x8, #8]
 208:	str	x0, [sp, #168]
 20c:	mov	x0, x8
 210:	str	x1, [sp, #160]
 214:	str	x2, [sp, #152]
 218:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 21c:	ldr	x8, [sp, #168]
 220:	str	x0, [sp, #144]
 224:	mov	x0, x8
 228:	ldr	x1, [sp, #160]
 22c:	ldr	x2, [sp, #152]
 230:	ldr	x3, [sp, #144]
 234:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 238:	ldur	x8, [x29, #-56]
 23c:	ldur	x9, [x29, #-144]
 240:	ldr	x10, [x9, #8]
 244:	ldr	x11, [sp, #192]
 248:	mul	x8, x11, x8
 24c:	add	x8, x10, x8
 250:	str	x8, [x9, #8]
 254:	ldur	x8, [x29, #-32]
 258:	ldur	x1, [x29, #-96]
 25c:	ldur	x10, [x29, #-8]
 260:	stur	x10, [x29, #-104]
 264:	ldur	x2, [x29, #-104]
 268:	mov	x0, x8
 26c:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 270:	stur	x0, [x29, #-112]
 274:	b	418 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag+0x418>
 278:	ldur	x1, [x29, #-48]
 27c:	ldur	x0, [x29, #-144]
 280:	adrp	x2, 0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 284:	add	x2, x2, #0x0
 288:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 28c:	stur	x0, [x29, #-120]
 290:	ldur	x1, [x29, #-120]
 294:	ldur	x0, [x29, #-144]
 298:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 29c:	stur	x0, [x29, #-128]
 2a0:	ldur	x8, [x29, #-128]
 2a4:	stur	x8, [x29, #-136]
 2a8:	ldur	x8, [x29, #-144]
 2ac:	ldr	x0, [x8]
 2b0:	sub	x9, x29, #0x8
 2b4:	str	x0, [sp, #136]
 2b8:	mov	x0, x9
 2bc:	str	x9, [sp, #128]
 2c0:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 2c4:	ldr	x1, [x0]
 2c8:	ldur	x2, [x29, #-128]
 2cc:	ldur	x0, [x29, #-144]
 2d0:	str	x1, [sp, #120]
 2d4:	str	x2, [sp, #112]
 2d8:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 2dc:	ldr	x8, [sp, #136]
 2e0:	str	x0, [sp, #104]
 2e4:	mov	x0, x8
 2e8:	ldr	x1, [sp, #120]
 2ec:	ldr	x2, [sp, #112]
 2f0:	ldr	x3, [sp, #104]
 2f4:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 2f8:	stur	x0, [x29, #-136]
 2fc:	ldur	x0, [x29, #-32]
 300:	ldur	x1, [x29, #-40]
 304:	ldur	x2, [x29, #-136]
 308:	ldur	x8, [x29, #-144]
 30c:	str	x0, [sp, #96]
 310:	mov	x0, x8
 314:	str	x1, [sp, #88]
 318:	str	x2, [sp, #80]
 31c:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 320:	ldr	x8, [sp, #96]
 324:	str	x0, [sp, #72]
 328:	mov	x0, x8
 32c:	ldr	x1, [sp, #88]
 330:	ldr	x2, [sp, #80]
 334:	ldr	x3, [sp, #72]
 338:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 33c:	stur	x0, [x29, #-136]
 340:	ldr	x0, [sp, #128]
 344:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 348:	ldr	x0, [x0]
 34c:	mov	x8, #0x8                   	// #8
 350:	ldur	x9, [x29, #-144]
 354:	ldr	x1, [x9, #8]
 358:	ldur	x2, [x29, #-136]
 35c:	str	x0, [sp, #64]
 360:	mov	x0, x9
 364:	str	x8, [sp, #56]
 368:	str	x1, [sp, #48]
 36c:	str	x2, [sp, #40]
 370:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 374:	ldr	x8, [sp, #64]
 378:	str	x0, [sp, #32]
 37c:	mov	x0, x8
 380:	ldr	x1, [sp, #48]
 384:	ldr	x2, [sp, #40]
 388:	ldr	x3, [sp, #32]
 38c:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 390:	stur	x0, [x29, #-136]
 394:	ldur	x8, [x29, #-144]
 398:	ldr	x0, [x8]
 39c:	ldr	x1, [x8, #8]
 3a0:	str	x0, [sp, #24]
 3a4:	mov	x0, x8
 3a8:	str	x1, [sp, #16]
 3ac:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 3b0:	ldr	x8, [sp, #24]
 3b4:	str	x0, [sp, #8]
 3b8:	mov	x0, x8
 3bc:	ldr	x1, [sp, #16]
 3c0:	ldr	x2, [sp, #8]
 3c4:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 3c8:	ldur	x8, [x29, #-144]
 3cc:	ldr	x1, [x8]
 3d0:	ldr	x9, [x8, #16]
 3d4:	ldr	x10, [x8]
 3d8:	subs	x9, x9, x10
 3dc:	mov	x10, #0x8                   	// #8
 3e0:	sdiv	x2, x9, x10
 3e4:	mov	x0, x8
 3e8:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE15_M_range_insertIPKNS0_3UseEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EET_SD_St20forward_iterator_tag>
 3ec:	ldur	x8, [x29, #-128]
 3f0:	ldur	x9, [x29, #-144]
 3f4:	str	x8, [x9]
 3f8:	ldur	x8, [x29, #-136]
 3fc:	str	x8, [x9, #8]
 400:	ldur	x8, [x29, #-128]
 404:	ldur	x10, [x29, #-120]
 408:	ldr	x11, [sp, #56]
 40c:	mul	x10, x11, x10
 410:	add	x8, x8, x10
 414:	str	x8, [x9, #16]
 418:	ldr	x28, [sp, #416]
 41c:	ldp	x29, x30, [sp, #400]
 420:	add	sp, sp, #0x1b0
 424:	ret

Disassembly of section .text._ZSt19__iterator_categoryIPKN4llvm3UseEENSt15iterator_traitsIT_E17iterator_categoryERKS5_:

0000000000000000 <_ZSt19__iterator_categoryIPKN4llvm3UseEENSt15iterator_traitsIT_E17iterator_categoryERKS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZSt8distanceIPKN4llvm3UseEENSt15iterator_traitsIT_E15difference_typeES5_S5_:

0000000000000000 <_ZSt8distanceIPKN4llvm3UseEENSt15iterator_traitsIT_E15difference_typeES5_S5_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x8
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	str	x1, [sp, #8]
  2c:	bl	0 <_ZSt8distanceIPKN4llvm3UseEENSt15iterator_traitsIT_E15difference_typeES5_S5_>
  30:	ldurb	w2, [x29, #-17]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZSt8distanceIPKN4llvm3UseEENSt15iterator_traitsIT_E15difference_typeES5_S5_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZN9__gnu_cxxmiIPPN4llvm5ValueESt6vectorIS3_SaIS3_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_:

0000000000000000 <_ZN9__gnu_cxxmiIPPN4llvm5ValueESt6vectorIS3_SaIS3_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x8                   	// #8
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x0, [x29, #-8]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN9__gnu_cxxmiIPPN4llvm5ValueESt6vectorIS3_SaIS3_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_>
  24:	ldr	x8, [x0]
  28:	ldr	x0, [sp, #16]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZN9__gnu_cxxmiIPPN4llvm5ValueESt6vectorIS3_SaIS3_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_>
  34:	ldr	x8, [x0]
  38:	ldr	x9, [sp]
  3c:	subs	x8, x9, x8
  40:	ldr	x10, [sp, #8]
  44:	sdiv	x0, x8, x10
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZSt22__uninitialized_move_aIPPN4llvm5ValueES3_SaIS2_EET0_T_S6_S5_RT1_:

0000000000000000 <_ZSt22__uninitialized_move_aIPPN4llvm5ValueES3_SaIS2_EET0_T_S6_S5_RT1_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	str	x3, [sp, #16]
  1c:	ldur	x0, [x29, #-8]
  20:	bl	0 <_ZSt22__uninitialized_move_aIPPN4llvm5ValueES3_SaIS2_EET0_T_S6_S5_RT1_>
  24:	str	x0, [sp, #8]
  28:	ldur	x0, [x29, #-16]
  2c:	bl	0 <_ZSt22__uninitialized_move_aIPPN4llvm5ValueES3_SaIS2_EET0_T_S6_S5_RT1_>
  30:	str	x0, [sp]
  34:	ldr	x2, [sp, #24]
  38:	ldr	x3, [sp, #16]
  3c:	ldr	x0, [sp, #8]
  40:	ldr	x1, [sp]
  44:	bl	0 <_ZSt22__uninitialized_move_aIPPN4llvm5ValueES3_SaIS2_EET0_T_S6_S5_RT1_>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZSt13move_backwardIPPN4llvm5ValueES3_ET0_T_S5_S4_:

0000000000000000 <_ZSt13move_backwardIPPN4llvm5ValueES3_ET0_T_S5_S4_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZSt13move_backwardIPPN4llvm5ValueES3_ET0_T_S5_S4_>
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	bl	0 <_ZSt13move_backwardIPPN4llvm5ValueES3_ET0_T_S5_S4_>
  30:	ldr	x2, [sp, #24]
  34:	ldr	x1, [sp, #16]
  38:	str	x0, [sp, #8]
  3c:	mov	x0, x1
  40:	ldr	x1, [sp, #8]
  44:	bl	0 <_ZSt13move_backwardIPPN4llvm5ValueES3_ET0_T_S5_S4_>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPPN4llvm5ValueESt6vectorIS3_SaIS3_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPPN4llvm5ValueESt6vectorIS3_SaIS3_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt4copyIPKN4llvm3UseEN9__gnu_cxx17__normal_iteratorIPPNS0_5ValueESt6vectorIS7_SaIS7_EEEEET0_T_SE_SD_:

0000000000000000 <_ZSt4copyIPKN4llvm3UseEN9__gnu_cxx17__normal_iteratorIPPNS0_5ValueESt6vectorIS7_SaIS7_EEEEET0_T_SE_SD_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x2, [x29, #-16]
  10:	stur	x0, [x29, #-24]
  14:	str	x1, [sp, #32]
  18:	ldur	x0, [x29, #-24]
  1c:	bl	0 <_ZSt4copyIPKN4llvm3UseEN9__gnu_cxx17__normal_iteratorIPPNS0_5ValueESt6vectorIS7_SaIS7_EEEEET0_T_SE_SD_>
  20:	ldr	x8, [sp, #32]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	bl	0 <_ZSt4copyIPKN4llvm3UseEN9__gnu_cxx17__normal_iteratorIPPNS0_5ValueESt6vectorIS7_SaIS7_EEEEET0_T_SE_SD_>
  30:	ldur	x8, [x29, #-16]
  34:	str	x8, [sp, #24]
  38:	ldr	x2, [sp, #24]
  3c:	ldr	x1, [sp, #16]
  40:	str	x0, [sp, #8]
  44:	mov	x0, x1
  48:	ldr	x1, [sp, #8]
  4c:	bl	0 <_ZSt4copyIPKN4llvm3UseEN9__gnu_cxx17__normal_iteratorIPPNS0_5ValueESt6vectorIS7_SaIS7_EEEEET0_T_SE_SD_>
  50:	stur	x0, [x29, #-8]
  54:	ldur	x0, [x29, #-8]
  58:	ldp	x29, x30, [sp, #64]
  5c:	add	sp, sp, #0x50
  60:	ret

Disassembly of section .text._ZSt7advanceIPKN4llvm3UseEmEvRT_T0_:

0000000000000000 <_ZSt7advanceIPKN4llvm3UseEmEvRT_T0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-16]
  18:	str	x8, [sp, #24]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x1, [sp, #24]
  24:	ldur	x8, [x29, #-8]
  28:	str	x0, [sp, #8]
  2c:	mov	x0, x8
  30:	str	x1, [sp]
  34:	bl	0 <_ZSt7advanceIPKN4llvm3UseEmEvRT_T0_>
  38:	ldrb	w2, [sp, #23]
  3c:	ldr	x0, [sp, #8]
  40:	ldr	x1, [sp]
  44:	bl	0 <_ZSt7advanceIPKN4llvm3UseEmEvRT_T0_>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZSt22__uninitialized_copy_aIPKN4llvm3UseEPPNS0_5ValueES5_ET0_T_S8_S7_RSaIT1_E:

0000000000000000 <_ZSt22__uninitialized_copy_aIPKN4llvm3UseEPPNS0_5ValueES5_ET0_T_S8_S7_RSaIT1_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	str	x3, [sp]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x1, [sp, #16]
  24:	ldr	x2, [sp, #8]
  28:	bl	0 <_ZSt22__uninitialized_copy_aIPKN4llvm3UseEPPNS0_5ValueES5_ET0_T_S8_S7_RSaIT1_E>
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZNKSt6vectorIPN4llvm5ValueESaIS2_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE12_M_check_lenEmPKc>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #48]
  24:	bl	0 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE12_M_check_lenEmPKc>
  28:	ldr	x8, [sp, #48]
  2c:	str	x0, [sp, #40]
  30:	mov	x0, x8
  34:	bl	0 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE12_M_check_lenEmPKc>
  38:	ldr	x8, [sp, #40]
  3c:	subs	x9, x8, x0
  40:	ldur	x10, [x29, #-16]
  44:	cmp	x9, x10
  48:	b.cs	54 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE12_M_check_lenEmPKc+0x54>  // b.hs, b.nlast
  4c:	ldur	x0, [x29, #-24]
  50:	bl	0 <_ZSt20__throw_length_errorPKc>
  54:	ldr	x0, [sp, #48]
  58:	bl	0 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE12_M_check_lenEmPKc>
  5c:	ldr	x8, [sp, #48]
  60:	str	x0, [sp, #32]
  64:	mov	x0, x8
  68:	bl	0 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE12_M_check_lenEmPKc>
  6c:	sub	x8, x29, #0x28
  70:	stur	x0, [x29, #-40]
  74:	mov	x0, x8
  78:	sub	x1, x29, #0x10
  7c:	bl	0 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE12_M_check_lenEmPKc>
  80:	ldr	x8, [x0]
  84:	ldr	x9, [sp, #32]
  88:	add	x8, x9, x8
  8c:	stur	x8, [x29, #-32]
  90:	ldur	x8, [x29, #-32]
  94:	ldr	x0, [sp, #48]
  98:	str	x8, [sp, #24]
  9c:	bl	0 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE12_M_check_lenEmPKc>
  a0:	ldr	x8, [sp, #24]
  a4:	cmp	x8, x0
  a8:	b.cc	c8 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE12_M_check_lenEmPKc+0xc8>  // b.lo, b.ul, b.last
  ac:	ldur	x8, [x29, #-32]
  b0:	ldr	x0, [sp, #48]
  b4:	str	x8, [sp, #16]
  b8:	bl	0 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE12_M_check_lenEmPKc>
  bc:	ldr	x8, [sp, #16]
  c0:	cmp	x8, x0
  c4:	b.ls	d8 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE12_M_check_lenEmPKc+0xd8>  // b.plast
  c8:	ldr	x0, [sp, #48]
  cc:	bl	0 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE12_M_check_lenEmPKc>
  d0:	str	x0, [sp, #8]
  d4:	b	e0 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE12_M_check_lenEmPKc+0xe0>
  d8:	ldur	x8, [x29, #-32]
  dc:	str	x8, [sp, #8]
  e0:	ldr	x8, [sp, #8]
  e4:	mov	x0, x8
  e8:	ldp	x29, x30, [sp, #96]
  ec:	add	sp, sp, #0x70
  f0:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE11_M_allocateEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	cbz	x8, 38 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE11_M_allocateEm+0x38>
  24:	ldr	x1, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE11_M_allocateEm>
  30:	str	x0, [sp]
  34:	b	40 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE11_M_allocateEm+0x40>
  38:	mov	x8, xzr
  3c:	str	x8, [sp]
  40:	ldr	x8, [sp]
  44:	mov	x0, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZSt34__uninitialized_move_if_noexcept_aIPPN4llvm5ValueES3_SaIS2_EET0_T_S6_S5_RT1_:

0000000000000000 <_ZSt34__uninitialized_move_if_noexcept_aIPPN4llvm5ValueES3_SaIS2_EET0_T_S6_S5_RT1_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	str	x3, [sp, #16]
  1c:	ldur	x0, [x29, #-8]
  20:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPPN4llvm5ValueES3_SaIS2_EET0_T_S6_S5_RT1_>
  24:	str	x0, [sp, #8]
  28:	ldur	x0, [x29, #-16]
  2c:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPPN4llvm5ValueES3_SaIS2_EET0_T_S6_S5_RT1_>
  30:	str	x0, [sp]
  34:	ldr	x2, [sp, #24]
  38:	ldr	x3, [sp, #16]
  3c:	ldr	x0, [sp, #8]
  40:	ldr	x1, [sp]
  44:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPPN4llvm5ValueES3_SaIS2_EET0_T_S6_S5_RT1_>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZSt10__distanceIPKN4llvm3UseEENSt15iterator_traitsIT_E15difference_typeES5_S5_St26random_access_iterator_tag:

0000000000000000 <_ZSt10__distanceIPKN4llvm3UseEENSt15iterator_traitsIT_E15difference_typeES5_S5_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x20
   4:	mov	x8, #0x18                  	// #24
   8:	strb	w2, [sp, #31]
   c:	str	x0, [sp, #16]
  10:	str	x1, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x10, [sp, #16]
  1c:	subs	x9, x9, x10
  20:	sdiv	x0, x9, x8
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZSt22__uninitialized_copy_aISt13move_iteratorIPPN4llvm5ValueEES4_S3_ET0_T_S7_S6_RSaIT1_E:

0000000000000000 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPPN4llvm5ValueEES4_S3_ET0_T_S7_S6_RSaIT1_E>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	str	x3, [sp, #16]
  1c:	ldur	x8, [x29, #-8]
  20:	str	x8, [sp, #8]
  24:	ldur	x8, [x29, #-16]
  28:	str	x8, [sp]
  2c:	ldr	x2, [sp, #24]
  30:	ldr	x0, [sp, #8]
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPPN4llvm5ValueEES4_S3_ET0_T_S7_S6_RSaIT1_E>
  3c:	ldp	x29, x30, [sp, #48]
  40:	add	sp, sp, #0x40
  44:	ret

Disassembly of section .text._ZSt18make_move_iteratorIPPN4llvm5ValueEESt13move_iteratorIT_ES5_:

0000000000000000 <_ZSt18make_move_iteratorIPPN4llvm5ValueEESt13move_iteratorIT_ES5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZSt18make_move_iteratorIPPN4llvm5ValueEESt13move_iteratorIT_ES5_>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZSt18uninitialized_copyISt13move_iteratorIPPN4llvm5ValueEES4_ET0_T_S7_S6_:

0000000000000000 <_ZSt18uninitialized_copyISt13move_iteratorIPPN4llvm5ValueEES4_ET0_T_S7_S6_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	strb	w8, [sp, #23]
  20:	ldur	x9, [x29, #-8]
  24:	str	x9, [sp, #8]
  28:	ldur	x9, [x29, #-16]
  2c:	str	x9, [sp]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #8]
  38:	ldr	x1, [sp]
  3c:	bl	0 <_ZSt18uninitialized_copyISt13move_iteratorIPPN4llvm5ValueEES4_ET0_T_S7_S6_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPPN4llvm5ValueEES6_EET0_T_S9_S8_:

0000000000000000 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPPN4llvm5ValueEES6_EET0_T_S9_S8_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	str	x8, [sp, #16]
  20:	ldur	x8, [x29, #-16]
  24:	str	x8, [sp, #8]
  28:	ldr	x2, [sp, #24]
  2c:	ldr	x0, [sp, #16]
  30:	ldr	x1, [sp, #8]
  34:	bl	0 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyISt13move_iteratorIPPN4llvm5ValueEES6_EET0_T_S9_S8_>
  38:	ldp	x29, x30, [sp, #48]
  3c:	add	sp, sp, #0x40
  40:	ret

Disassembly of section .text._ZSt4copyISt13move_iteratorIPPN4llvm5ValueEES4_ET0_T_S7_S6_:

0000000000000000 <_ZSt4copyISt13move_iteratorIPPN4llvm5ValueEES4_ET0_T_S7_S6_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	str	x8, [sp, #32]
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZSt4copyISt13move_iteratorIPPN4llvm5ValueEES4_ET0_T_S7_S6_>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x8, [sp, #24]
  30:	ldr	x8, [sp, #24]
  34:	str	x0, [sp, #16]
  38:	mov	x0, x8
  3c:	bl	0 <_ZSt4copyISt13move_iteratorIPPN4llvm5ValueEES4_ET0_T_S7_S6_>
  40:	ldur	x2, [x29, #-24]
  44:	ldr	x1, [sp, #16]
  48:	str	x0, [sp, #8]
  4c:	mov	x0, x1
  50:	ldr	x1, [sp, #8]
  54:	bl	0 <_ZSt4copyISt13move_iteratorIPPN4llvm5ValueEES4_ET0_T_S7_S6_>
  58:	ldp	x29, x30, [sp, #64]
  5c:	add	sp, sp, #0x50
  60:	ret

Disassembly of section .text._ZSt14__copy_move_a2ILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_:

0000000000000000 <_ZSt14__copy_move_a2ILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x18
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-24]
  1c:	ldur	x0, [x29, #-8]
  20:	str	x8, [sp, #32]
  24:	bl	0 <_ZSt14__copy_move_a2ILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #24]
  30:	mov	x0, x8
  34:	bl	0 <_ZSt14__copy_move_a2ILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_>
  38:	ldur	x8, [x29, #-24]
  3c:	str	x0, [sp, #16]
  40:	mov	x0, x8
  44:	bl	0 <_ZSt14__copy_move_a2ILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_>
  48:	ldr	x1, [sp, #24]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x1
  54:	ldr	x1, [sp, #16]
  58:	ldr	x2, [sp, #8]
  5c:	bl	0 <_ZSt14__copy_move_a2ILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_>
  60:	ldr	x8, [sp, #32]
  64:	str	x0, [sp]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp]
  70:	bl	0 <_ZSt14__copy_move_a2ILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZSt12__miter_baseIPPN4llvm5ValueEEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E:

0000000000000000 <_ZSt12__miter_baseIPPN4llvm5ValueEEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZSt12__miter_baseIPPN4llvm5ValueEEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
  1c:	bl	0 <_ZSt12__miter_baseIPPN4llvm5ValueEEDTcl12__miter_basecldtfp_4baseEEESt13move_iteratorIT_E>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZSt12__niter_wrapIPPN4llvm5ValueEET_RKS4_S4_:

0000000000000000 <_ZSt12__niter_wrapIPPN4llvm5ValueEET_RKS4_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt13__copy_move_aILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_:

0000000000000000 <_ZSt13__copy_move_aILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	strb	w8, [sp, #7]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	ldr	x2, [sp, #8]
  2c:	bl	0 <_ZSt13__copy_move_aILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZSt12__niter_baseIPPN4llvm5ValueEET_S4_:

0000000000000000 <_ZSt12__niter_baseIPPN4llvm5ValueEET_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIPN4llvm5ValueEEEPT_PKS6_S9_S7_:

0000000000000000 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIPN4llvm5ValueEEEPT_PKS6_S9_S7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x8                   	// #8
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	ldr	x9, [sp, #16]
  20:	ldur	x10, [x29, #-8]
  24:	subs	x9, x9, x10
  28:	sdiv	x8, x9, x8
  2c:	str	x8, [sp]
  30:	ldr	x8, [sp]
  34:	cbz	x8, 50 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mIPN4llvm5ValueEEEPT_PKS6_S9_S7_+0x50>
  38:	ldr	x0, [sp, #8]
  3c:	ldur	x1, [x29, #-8]
  40:	ldr	x8, [sp]
  44:	mov	x9, #0x8                   	// #8
  48:	mul	x2, x9, x8
  4c:	bl	0 <memmove>
  50:	ldr	x8, [sp, #8]
  54:	ldr	x9, [sp]
  58:	mov	x10, #0x8                   	// #8
  5c:	mul	x9, x10, x9
  60:	add	x0, x8, x9
  64:	ldp	x29, x30, [sp, #32]
  68:	add	sp, sp, #0x30
  6c:	ret

Disassembly of section .text._ZSt12__miter_baseIPPN4llvm5ValueEET_S4_:

0000000000000000 <_ZSt12__miter_baseIPPN4llvm5ValueEET_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPPN4llvm5ValueEE4baseEv:

0000000000000000 <_ZNKSt13move_iteratorIPPN4llvm5ValueEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt13move_iteratorIPPN4llvm5ValueEEC2ES3_:

0000000000000000 <_ZNSt13move_iteratorIPPN4llvm5ValueEEC2ES3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZSt23__copy_move_backward_a2ILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_:

0000000000000000 <_ZSt23__copy_move_backward_a2ILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x18
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-24]
  1c:	ldur	x0, [x29, #-8]
  20:	str	x8, [sp, #32]
  24:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #24]
  30:	mov	x0, x8
  34:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_>
  38:	ldur	x8, [x29, #-24]
  3c:	str	x0, [sp, #16]
  40:	mov	x0, x8
  44:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_>
  48:	ldr	x1, [sp, #24]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x1
  54:	ldr	x1, [sp, #16]
  58:	ldr	x2, [sp, #8]
  5c:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_>
  60:	ldr	x8, [sp, #32]
  64:	str	x0, [sp]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp]
  70:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZSt22__copy_move_backward_aILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_:

0000000000000000 <_ZSt22__copy_move_backward_aILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	strb	w8, [sp, #7]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	ldr	x2, [sp, #8]
  2c:	bl	0 <_ZSt22__copy_move_backward_aILb1EPPN4llvm5ValueES3_ET1_T0_S5_S4_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt20__copy_move_backwardILb1ELb1ESt26random_access_iterator_tagE13__copy_move_bIPN4llvm5ValueEEEPT_PKS6_S9_S7_:

0000000000000000 <_ZNSt20__copy_move_backwardILb1ELb1ESt26random_access_iterator_tagE13__copy_move_bIPN4llvm5ValueEEEPT_PKS6_S9_S7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x8                   	// #8
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	ldr	x9, [sp, #16]
  20:	ldur	x10, [x29, #-8]
  24:	subs	x9, x9, x10
  28:	sdiv	x8, x9, x8
  2c:	str	x8, [sp]
  30:	ldr	x8, [sp]
  34:	cbz	x8, 60 <_ZNSt20__copy_move_backwardILb1ELb1ESt26random_access_iterator_tagE13__copy_move_bIPN4llvm5ValueEEEPT_PKS6_S9_S7_+0x60>
  38:	ldr	x8, [sp, #8]
  3c:	ldr	x9, [sp]
  40:	mov	x10, #0x8                   	// #8
  44:	mneg	x9, x9, x10
  48:	add	x0, x8, x9
  4c:	ldur	x1, [x29, #-8]
  50:	ldr	x8, [sp]
  54:	mov	x9, #0x8                   	// #8
  58:	mul	x2, x9, x8
  5c:	bl	0 <memmove>
  60:	ldr	x8, [sp, #8]
  64:	ldr	x9, [sp]
  68:	mov	x10, #0x8                   	// #8
  6c:	mneg	x9, x9, x10
  70:	add	x0, x8, x9
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZSt14__copy_move_a2ILb0EPKN4llvm3UseEN9__gnu_cxx17__normal_iteratorIPPNS0_5ValueESt6vectorIS7_SaIS7_EEEEET1_T0_SE_SD_:

0000000000000000 <_ZSt14__copy_move_a2ILb0EPKN4llvm3UseEN9__gnu_cxx17__normal_iteratorIPPNS0_5ValueESt6vectorIS7_SaIS7_EEEEET1_T0_SE_SD_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x2, [x29, #-16]
  10:	stur	x0, [x29, #-24]
  14:	stur	x1, [x29, #-32]
  18:	ldur	x8, [x29, #-16]
  1c:	str	x8, [sp, #40]
  20:	ldur	x0, [x29, #-24]
  24:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm3UseEN9__gnu_cxx17__normal_iteratorIPPNS0_5ValueESt6vectorIS7_SaIS7_EEEEET1_T0_SE_SD_>
  28:	ldur	x8, [x29, #-32]
  2c:	str	x0, [sp, #24]
  30:	mov	x0, x8
  34:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm3UseEN9__gnu_cxx17__normal_iteratorIPPNS0_5ValueESt6vectorIS7_SaIS7_EEEEET1_T0_SE_SD_>
  38:	ldur	x8, [x29, #-16]
  3c:	str	x8, [sp, #32]
  40:	ldr	x8, [sp, #32]
  44:	str	x0, [sp, #16]
  48:	mov	x0, x8
  4c:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm3UseEN9__gnu_cxx17__normal_iteratorIPPNS0_5ValueESt6vectorIS7_SaIS7_EEEEET1_T0_SE_SD_>
  50:	ldr	x1, [sp, #24]
  54:	str	x0, [sp, #8]
  58:	mov	x0, x1
  5c:	ldr	x1, [sp, #16]
  60:	ldr	x2, [sp, #8]
  64:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm3UseEN9__gnu_cxx17__normal_iteratorIPPNS0_5ValueESt6vectorIS7_SaIS7_EEEEET1_T0_SE_SD_>
  68:	ldr	x8, [sp, #40]
  6c:	str	x0, [sp]
  70:	mov	x0, x8
  74:	ldr	x1, [sp]
  78:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm3UseEN9__gnu_cxx17__normal_iteratorIPPNS0_5ValueESt6vectorIS7_SaIS7_EEEEET1_T0_SE_SD_>
  7c:	stur	x0, [x29, #-8]
  80:	ldur	x0, [x29, #-8]
  84:	ldp	x29, x30, [sp, #80]
  88:	add	sp, sp, #0x60
  8c:	ret

Disassembly of section .text._ZSt12__miter_baseIPKN4llvm3UseEET_S4_:

0000000000000000 <_ZSt12__miter_baseIPKN4llvm3UseEET_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__niter_wrapIN9__gnu_cxx17__normal_iteratorIPPN4llvm5ValueESt6vectorIS4_SaIS4_EEEES5_ET_SA_T0_:

0000000000000000 <_ZSt12__niter_wrapIN9__gnu_cxx17__normal_iteratorIPPN4llvm5ValueESt6vectorIS4_SaIS4_EEEES5_ET_SA_T0_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	x8, #0x8                   	// #8
  10:	sub	x9, x29, #0x10
  14:	stur	x0, [x29, #-16]
  18:	stur	x1, [x29, #-24]
  1c:	ldur	x10, [x29, #-24]
  20:	ldur	x11, [x29, #-16]
  24:	str	x11, [sp, #32]
  28:	ldr	x0, [sp, #32]
  2c:	str	x8, [sp, #24]
  30:	str	x9, [sp, #16]
  34:	str	x10, [sp, #8]
  38:	bl	0 <_ZSt12__niter_wrapIN9__gnu_cxx17__normal_iteratorIPPN4llvm5ValueESt6vectorIS4_SaIS4_EEEES5_ET_SA_T0_>
  3c:	ldr	x8, [sp, #8]
  40:	subs	x9, x8, x0
  44:	ldr	x10, [sp, #24]
  48:	sdiv	x1, x9, x10
  4c:	ldr	x0, [sp, #16]
  50:	bl	0 <_ZSt12__niter_wrapIN9__gnu_cxx17__normal_iteratorIPPN4llvm5ValueESt6vectorIS4_SaIS4_EEEES5_ET_SA_T0_>
  54:	stur	x0, [x29, #-8]
  58:	ldur	x0, [x29, #-8]
  5c:	ldp	x29, x30, [sp, #64]
  60:	add	sp, sp, #0x50
  64:	ret

Disassembly of section .text._ZSt13__copy_move_aILb0EPKN4llvm3UseEPPNS0_5ValueEET1_T0_S8_S7_:

0000000000000000 <_ZSt13__copy_move_aILb0EPKN4llvm3UseEPPNS0_5ValueEET1_T0_S8_S7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x0                   	// #0
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	strb	w8, [sp, #7]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	ldr	x2, [sp, #8]
  2c:	bl	0 <_ZSt13__copy_move_aILb0EPKN4llvm3UseEPPNS0_5ValueEET1_T0_S8_S7_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZSt12__niter_baseIPKN4llvm3UseEET_S4_:

0000000000000000 <_ZSt12__niter_baseIPKN4llvm3UseEET_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__niter_baseIPPN4llvm5ValueESt6vectorIS2_SaIS2_EEET_N9__gnu_cxx17__normal_iteratorIS7_T0_EE:

0000000000000000 <_ZSt12__niter_baseIPPN4llvm5ValueESt6vectorIS2_SaIS2_EEET_N9__gnu_cxx17__normal_iteratorIS7_T0_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZSt12__niter_baseIPPN4llvm5ValueESt6vectorIS2_SaIS2_EEET_N9__gnu_cxx17__normal_iteratorIS7_T0_EE>
  1c:	ldr	x0, [x0]
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKN4llvm3UseEPPNS3_5ValueEEET0_T_SB_SA_:

0000000000000000 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKN4llvm3UseEPPNS3_5ValueEEET0_T_SB_SA_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x18                  	// #24
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	ldr	x9, [sp, #16]
  20:	ldur	x10, [x29, #-8]
  24:	subs	x9, x9, x10
  28:	sdiv	x8, x9, x8
  2c:	str	x8, [sp]
  30:	ldr	x8, [sp]
  34:	cmp	x8, #0x0
  38:	cset	w9, le
  3c:	tbnz	w9, #0, 78 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKN4llvm3UseEPPNS3_5ValueEEET0_T_SB_SA_+0x78>
  40:	ldur	x0, [x29, #-8]
  44:	bl	0 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKN4llvm3UseEPPNS3_5ValueEEET0_T_SB_SA_>
  48:	ldr	x8, [sp, #8]
  4c:	str	x0, [x8]
  50:	ldur	x8, [x29, #-8]
  54:	add	x8, x8, #0x18
  58:	stur	x8, [x29, #-8]
  5c:	ldr	x8, [sp, #8]
  60:	add	x8, x8, #0x8
  64:	str	x8, [sp, #8]
  68:	ldr	x8, [sp]
  6c:	subs	x8, x8, #0x1
  70:	str	x8, [sp]
  74:	b	30 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKN4llvm3UseEPPNS3_5ValueEEET0_T_SB_SA_+0x30>
  78:	ldr	x0, [sp, #8]
  7c:	ldp	x29, x30, [sp, #32]
  80:	add	sp, sp, #0x30
  84:	ret

Disassembly of section .text._ZSt9__advanceIPKN4llvm3UseElEvRT_T0_St26random_access_iterator_tag:

0000000000000000 <_ZSt9__advanceIPKN4llvm3UseElEvRT_T0_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x20
   4:	strb	w2, [sp, #31]
   8:	str	x0, [sp, #16]
   c:	str	x1, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [sp, #16]
  18:	ldr	x10, [x9]
  1c:	mov	x11, #0x18                  	// #24
  20:	mul	x8, x11, x8
  24:	add	x8, x10, x8
  28:	str	x8, [x9]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZSt18uninitialized_copyIPKN4llvm3UseEPPNS0_5ValueEET0_T_S8_S7_:

0000000000000000 <_ZSt18uninitialized_copyIPKN4llvm3UseEPPNS0_5ValueEET0_T_S8_S7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	strb	w8, [sp, #7]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	ldr	x2, [sp, #8]
  2c:	bl	0 <_ZSt18uninitialized_copyIPKN4llvm3UseEPPNS0_5ValueEET0_T_S8_S7_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPKN4llvm3UseEPPNS2_5ValueEEET0_T_SA_S9_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPKN4llvm3UseEPPNS2_5ValueEEET0_T_SA_S9_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	str	x8, [sp]
  20:	ldur	x8, [x29, #-8]
  24:	ldr	x9, [sp, #16]
  28:	cmp	x8, x9
  2c:	b.eq	5c <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPKN4llvm3UseEPPNS2_5ValueEEET0_T_SA_S9_+0x5c>  // b.none
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPKN4llvm3UseEPPNS2_5ValueEEET0_T_SA_S9_>
  38:	ldur	x1, [x29, #-8]
  3c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPKN4llvm3UseEPPNS2_5ValueEEET0_T_SA_S9_>
  40:	ldur	x8, [x29, #-8]
  44:	add	x8, x8, #0x18
  48:	stur	x8, [x29, #-8]
  4c:	ldr	x8, [sp]
  50:	add	x8, x8, #0x8
  54:	str	x8, [sp]
  58:	b	20 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPKN4llvm3UseEPPNS2_5ValueEEET0_T_SA_S9_+0x20>
  5c:	ldr	x0, [sp]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZSt10_ConstructIPN4llvm5ValueEJRKNS0_3UseEEEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructIPN4llvm5ValueEJRKNS0_3UseEEEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZSt10_ConstructIPN4llvm5ValueEJRKNS0_3UseEEEvPT_DpOT0_>
  24:	bl	0 <_ZSt10_ConstructIPN4llvm5ValueEJRKNS0_3UseEEEvPT_DpOT0_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [x8]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZSt11__addressofIPN4llvm5ValueEEPT_RS3_:

0000000000000000 <_ZSt11__addressofIPN4llvm5ValueEEPT_RS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRKN4llvm3UseEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRKN4llvm3UseEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt6vectorIPN4llvm5ValueESaIS2_EE8max_sizeEv:

0000000000000000 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE8max_sizeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE8max_sizeEv>
  18:	bl	0 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE8max_sizeEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNKSt6vectorIPN4llvm5ValueESaIS2_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorIPN4llvm5ValueESaIS2_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x8                   	// #8
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	ldr	x10, [x9, #8]
  14:	ldr	x9, [x9]
  18:	subs	x9, x10, x9
  1c:	sdiv	x0, x9, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm5ValueESaIS2_EE11_S_max_sizeERKS3_:

0000000000000000 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE11_S_max_sizeERKS3_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
  10:	sub	x9, x29, #0x10
  14:	add	x1, sp, #0x18
  18:	stur	x0, [x29, #-8]
  1c:	stur	x8, [x29, #-16]
  20:	ldur	x0, [x29, #-8]
  24:	str	x9, [sp, #16]
  28:	str	x1, [sp, #8]
  2c:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE11_S_max_sizeERKS3_>
  30:	str	x0, [sp, #24]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE11_S_max_sizeERKS3_>
  40:	ldr	x0, [x0]
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZNKSt12_Vector_baseIPN4llvm5ValueESaIS2_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseIPN4llvm5ValueESaIS2_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIPN4llvm5ValueEEE8max_sizeERKS3_:

0000000000000000 <_ZNSt16allocator_traitsISaIPN4llvm5ValueEEE8max_sizeERKS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt16allocator_traitsISaIPN4llvm5ValueEEE8max_sizeERKS3_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorIPN4llvm5ValueEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorIPN4llvm5ValueEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
   8:	str	x0, [sp, #8]
   c:	mov	x0, x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIPN4llvm5ValueEEE8allocateERS3_m:

0000000000000000 <_ZNSt16allocator_traitsISaIPN4llvm5ValueEEE8allocateERS3_m>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	mov	x2, x8
  24:	bl	0 <_ZNSt16allocator_traitsISaIPN4llvm5ValueEEE8allocateERS3_m>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPN4llvm5ValueEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPN4llvm5ValueEE8allocateEmPKv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorIPN4llvm5ValueEE8allocateEmPKv>
  28:	ldr	x8, [sp]
  2c:	cmp	x8, x0
  30:	b.ls	38 <_ZN9__gnu_cxx13new_allocatorIPN4llvm5ValueEE8allocateEmPKv+0x38>  // b.plast
  34:	bl	0 <_ZSt17__throw_bad_allocv>
  38:	ldr	x8, [sp, #16]
  3c:	mov	x9, #0x8                   	// #8
  40:	mul	x0, x8, x9
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZSt32__make_move_if_noexcept_iteratorIPN4llvm5ValueESt13move_iteratorIPS2_EET0_PT_:

0000000000000000 <_ZSt32__make_move_if_noexcept_iteratorIPN4llvm5ValueESt13move_iteratorIPS2_EET0_PT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZSt32__make_move_if_noexcept_iteratorIPN4llvm5ValueESt13move_iteratorIPS2_EET0_PT_>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPPN4llvm5ValueESt6vectorIS3_SaIS3_EEEC2ERKS4_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPPN4llvm5ValueESt6vectorIS3_SaIS3_EEEC2ERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x9, [x9]
  18:	str	x9, [x8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm8CallBase29operandBundleFromBundleOpInfoERKNS0_12BundleOpInfoE:

0000000000000000 <_ZNK4llvm8CallBase29operandBundleFromBundleOpInfoERKNS0_12BundleOpInfoE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	add	x9, sp, #0x28
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	str	x8, [sp, #8]
  20:	str	x9, [sp]
  24:	bl	0 <_ZNK4llvm8CallBase29operandBundleFromBundleOpInfoERKNS0_12BundleOpInfoE>
  28:	stur	x0, [x29, #-24]
  2c:	ldur	x8, [x29, #-24]
  30:	ldur	x9, [x29, #-16]
  34:	ldr	w10, [x9, #8]
  38:	mov	w9, w10
  3c:	mov	x11, #0x18                  	// #24
  40:	mul	x9, x11, x9
  44:	add	x1, x8, x9
  48:	ldur	x8, [x29, #-24]
  4c:	ldur	x9, [x29, #-16]
  50:	ldr	w10, [x9, #12]
  54:	mov	w9, w10
  58:	mul	x9, x11, x9
  5c:	add	x2, x8, x9
  60:	ldr	x0, [sp]
  64:	bl	0 <_ZNK4llvm8CallBase29operandBundleFromBundleOpInfoERKNS0_12BundleOpInfoE>
  68:	ldur	x8, [x29, #-16]
  6c:	ldr	x1, [x8]
  70:	ldur	q0, [sp, #40]
  74:	str	q0, [sp, #16]
  78:	ldr	x2, [sp, #16]
  7c:	ldr	x3, [sp, #24]
  80:	ldr	x0, [sp, #8]
  84:	bl	0 <_ZNK4llvm8CallBase29operandBundleFromBundleOpInfoERKNS0_12BundleOpInfoE>
  88:	ldp	x29, x30, [sp, #80]
  8c:	add	sp, sp, #0x60
  90:	ret

Disassembly of section .text._ZNK4llvm8CallBase8op_beginEv:

0000000000000000 <_ZNK4llvm8CallBase8op_beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8CallBase8op_beginEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm8ArrayRefINS_3UseEEC2EPKS1_S4_:

0000000000000000 <_ZN4llvm8ArrayRefINS_3UseEEC2EPKS1_S4_>:
   0:	sub	sp, sp, #0x20
   4:	mov	x8, #0x18                  	// #24
   8:	str	x0, [sp, #24]
   c:	str	x1, [sp, #16]
  10:	str	x2, [sp, #8]
  14:	ldr	x9, [sp, #24]
  18:	ldr	x10, [sp, #16]
  1c:	str	x10, [x9]
  20:	ldr	x10, [sp, #8]
  24:	ldr	x11, [sp, #16]
  28:	subs	x10, x10, x11
  2c:	sdiv	x8, x10, x8
  30:	str	x8, [x9, #8]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZN4llvm16OperandBundleUseC2EPNS_14StringMapEntryIjEENS_8ArrayRefINS_3UseEEE:

0000000000000000 <_ZN4llvm16OperandBundleUseC2EPNS_14StringMapEntryIjEENS_8ArrayRefINS_3UseEEE>:
   0:	sub	sp, sp, #0x20
   4:	str	x2, [sp, #16]
   8:	str	x3, [sp, #24]
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	q0, [sp, #16]
  1c:	str	q0, [x8]
  20:	ldr	x9, [sp]
  24:	str	x9, [x8, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm21VariadicOperandTraitsINS_8CallBaseELj1EE8op_beginEPS1_:

0000000000000000 <_ZN4llvm21VariadicOperandTraitsINS_8CallBaseELj1EE8op_beginEPS1_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm21VariadicOperandTraitsINS_8CallBaseELj1EE8op_beginEPS1_>
  20:	mov	w8, w0
  24:	ubfx	x8, x8, #0, #32
  28:	mov	x9, #0x18                  	// #24
  2c:	mneg	x8, x8, x9
  30:	ldr	x9, [sp]
  34:	add	x0, x9, x8
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNK4llvm4User14getNumOperandsEv:

0000000000000000 <_ZNK4llvm4User14getNumOperandsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #20]
  10:	and	w0, w9, #0xfffffff
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZSt7forwardIRA14_KcEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIRA14_KcEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRPN4llvm5ValueEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRPN4llvm5ValueEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm8ArrayRefIPNS_5ValueEEC2ERKS2_:

0000000000000000 <_ZN4llvm8ArrayRefIPNS_5ValueEEC2ERKS2_>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x1                   	// #1
   8:	str	x0, [sp, #8]
   c:	str	x1, [sp]
  10:	ldr	x9, [sp, #8]
  14:	ldr	x10, [sp]
  18:	str	x10, [x9]
  1c:	str	x8, [x9, #8]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm17OperandBundleDefTIPNS_5ValueEEC2ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_8ArrayRefIS2_EE:

0000000000000000 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC2ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_8ArrayRefIS2_EE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	stur	x2, [x29, #-16]
  14:	stur	x3, [x29, #-8]
  18:	str	x0, [sp, #24]
  1c:	ldr	x9, [sp, #24]
  20:	mov	x0, x1
  24:	str	x8, [sp, #16]
  28:	str	x9, [sp, #8]
  2c:	bl	0 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC2ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_8ArrayRefIS2_EE>
  30:	ldr	x8, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  44:	ldr	x8, [sp, #8]
  48:	add	x8, x8, #0x20
  4c:	ldr	x0, [sp, #16]
  50:	bl	0 <_ZN4llvm17OperandBundleDefTIPNS_5ValueEEC2ENSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_8ArrayRefIS2_EE>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIPNS_5ValueEEcvSt6vectorIS2_SaIS2_EEEv:

0000000000000000 <_ZNK4llvm8ArrayRefIPNS_5ValueEEcvSt6vectorIS2_SaIS2_EEEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x9, x29, #0x11
  10:	stur	x8, [x29, #-8]
  14:	stur	x0, [x29, #-16]
  18:	ldur	x10, [x29, #-16]
  1c:	ldr	x1, [x10]
  20:	ldr	x11, [x10]
  24:	mov	x12, #0x8                   	// #8
  28:	ldr	x10, [x10, #8]
  2c:	mul	x10, x12, x10
  30:	add	x2, x11, x10
  34:	mov	x0, x9
  38:	str	x8, [sp, #32]
  3c:	str	x9, [sp, #24]
  40:	str	x1, [sp, #16]
  44:	str	x2, [sp, #8]
  48:	bl	0 <_ZNK4llvm8ArrayRefIPNS_5ValueEEcvSt6vectorIS2_SaIS2_EEEv>
  4c:	ldr	x0, [sp, #32]
  50:	ldr	x1, [sp, #16]
  54:	ldr	x2, [sp, #8]
  58:	ldr	x3, [sp, #24]
  5c:	bl	0 <_ZNK4llvm8ArrayRefIPNS_5ValueEEcvSt6vectorIS2_SaIS2_EEEv>
  60:	ldr	x0, [sp, #24]
  64:	bl	0 <_ZNK4llvm8ArrayRefIPNS_5ValueEEcvSt6vectorIS2_SaIS2_EEEv>
  68:	ldp	x29, x30, [sp, #64]
  6c:	add	sp, sp, #0x50
  70:	ret

Disassembly of section .text._ZNSaIPN4llvm5ValueEEC2Ev:

0000000000000000 <_ZNSaIPN4llvm5ValueEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaIPN4llvm5ValueEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm5ValueESaIS2_EEC2IPKS2_vEET_S8_RKS3_:

0000000000000000 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EEC2IPKS2_vEET_S8_RKS3_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-24]
  1c:	stur	x3, [x29, #-32]
  20:	ldur	x9, [x29, #-8]
  24:	ldur	x1, [x29, #-32]
  28:	mov	x0, x9
  2c:	str	x8, [sp, #32]
  30:	str	x9, [sp, #24]
  34:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EEC2IPKS2_vEET_S8_RKS3_>
  38:	ldur	x1, [x29, #-16]
  3c:	ldur	x2, [x29, #-24]
  40:	ldr	x0, [sp, #32]
  44:	str	x1, [sp, #16]
  48:	str	x2, [sp, #8]
  4c:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EEC2IPKS2_vEET_S8_RKS3_>
  50:	ldurb	w3, [x29, #-33]
  54:	ldr	x0, [sp, #24]
  58:	ldr	x1, [sp, #16]
  5c:	ldr	x2, [sp, #8]
  60:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EEC2IPKS2_vEET_S8_RKS3_>
  64:	ldp	x29, x30, [sp, #80]
  68:	add	sp, sp, #0x60
  6c:	ret

Disassembly of section .text._ZNSaIPN4llvm5ValueEED2Ev:

0000000000000000 <_ZNSaIPN4llvm5ValueEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaIPN4llvm5ValueEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EEC2ERKS3_:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EEC2ERKS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EEC2ERKS3_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm5ValueESaIS2_EE19_M_range_initializeIPKS2_EEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE19_M_range_initializeIPKS2_EEvT_S8_St20forward_iterator_tag>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #112]
   8:	add	x29, sp, #0x70
   c:	sturb	w3, [x29, #-1]
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-24]
  18:	stur	x2, [x29, #-32]
  1c:	ldur	x8, [x29, #-16]
  20:	ldur	x0, [x29, #-24]
  24:	ldur	x1, [x29, #-32]
  28:	stur	x8, [x29, #-48]
  2c:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE19_M_range_initializeIPKS2_EEvT_S8_St20forward_iterator_tag>
  30:	stur	x0, [x29, #-40]
  34:	ldur	x0, [x29, #-40]
  38:	ldur	x8, [x29, #-48]
  3c:	str	x0, [sp, #56]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE19_M_range_initializeIPKS2_EEvT_S8_St20forward_iterator_tag>
  48:	ldr	x8, [sp, #56]
  4c:	str	x0, [sp, #48]
  50:	mov	x0, x8
  54:	ldr	x1, [sp, #48]
  58:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE19_M_range_initializeIPKS2_EEvT_S8_St20forward_iterator_tag>
  5c:	ldur	x8, [x29, #-48]
  60:	str	x0, [sp, #40]
  64:	mov	x0, x8
  68:	ldr	x1, [sp, #40]
  6c:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE19_M_range_initializeIPKS2_EEvT_S8_St20forward_iterator_tag>
  70:	ldur	x8, [x29, #-48]
  74:	str	x0, [x8]
  78:	ldr	x9, [x8]
  7c:	ldur	x10, [x29, #-40]
  80:	mov	x11, #0x8                   	// #8
  84:	mul	x10, x11, x10
  88:	add	x9, x9, x10
  8c:	str	x9, [x8, #16]
  90:	ldur	x0, [x29, #-24]
  94:	ldur	x1, [x29, #-32]
  98:	ldr	x2, [x8]
  9c:	str	x0, [sp, #32]
  a0:	mov	x0, x8
  a4:	str	x1, [sp, #24]
  a8:	str	x2, [sp, #16]
  ac:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE19_M_range_initializeIPKS2_EEvT_S8_St20forward_iterator_tag>
  b0:	ldr	x8, [sp, #32]
  b4:	str	x0, [sp, #8]
  b8:	mov	x0, x8
  bc:	ldr	x1, [sp, #24]
  c0:	ldr	x2, [sp, #16]
  c4:	ldr	x3, [sp, #8]
  c8:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE19_M_range_initializeIPKS2_EEvT_S8_St20forward_iterator_tag>
  cc:	ldur	x8, [x29, #-48]
  d0:	str	x0, [x8, #8]
  d4:	ldp	x29, x30, [sp, #112]
  d8:	add	sp, sp, #0x80
  dc:	ret

Disassembly of section .text._ZSt19__iterator_categoryIPKPN4llvm5ValueEENSt15iterator_traitsIT_E17iterator_categoryERKS6_:

0000000000000000 <_ZSt19__iterator_categoryIPKPN4llvm5ValueEENSt15iterator_traitsIT_E17iterator_categoryERKS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implC2ERKS3_:

0000000000000000 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implC2ERKS3_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implC2ERKS3_>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNSt12_Vector_baseIPN4llvm5ValueESaIS2_EE12_Vector_implC2ERKS3_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZSt8distanceIPKPN4llvm5ValueEENSt15iterator_traitsIT_E15difference_typeES6_S6_:

0000000000000000 <_ZSt8distanceIPKPN4llvm5ValueEENSt15iterator_traitsIT_E15difference_typeES6_S6_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x8
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	str	x1, [sp, #8]
  2c:	bl	0 <_ZSt8distanceIPKPN4llvm5ValueEENSt15iterator_traitsIT_E15difference_typeES6_S6_>
  30:	ldurb	w2, [x29, #-17]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZSt8distanceIPKPN4llvm5ValueEENSt15iterator_traitsIT_E15difference_typeES6_S6_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZNSt6vectorIPN4llvm5ValueESaIS2_EE17_S_check_init_lenEmRKS3_:

0000000000000000 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE17_S_check_init_lenEmRKS3_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x11
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	mov	x0, x8
  24:	str	x8, [sp, #16]
  28:	str	x9, [sp, #8]
  2c:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE17_S_check_init_lenEmRKS3_>
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE17_S_check_init_lenEmRKS3_>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE17_S_check_init_lenEmRKS3_>
  48:	ldr	x8, [sp, #8]
  4c:	ldr	x9, [sp]
  50:	cmp	x8, x9
  54:	b.ls	64 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE17_S_check_init_lenEmRKS3_+0x64>  // b.plast
  58:	adrp	x0, 0 <_ZNSt6vectorIPN4llvm5ValueESaIS2_EE17_S_check_init_lenEmRKS3_>
  5c:	add	x0, x0, #0x0
  60:	bl	0 <_ZSt20__throw_length_errorPKc>
  64:	ldur	x0, [x29, #-8]
  68:	ldp	x29, x30, [sp, #48]
  6c:	add	sp, sp, #0x40
  70:	ret

Disassembly of section .text._ZSt22__uninitialized_copy_aIPKPN4llvm5ValueEPS2_S2_ET0_T_S7_S6_RSaIT1_E:

0000000000000000 <_ZSt22__uninitialized_copy_aIPKPN4llvm5ValueEPS2_S2_ET0_T_S7_S6_RSaIT1_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	str	x3, [sp]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x1, [sp, #16]
  24:	ldr	x2, [sp, #8]
  28:	bl	0 <_ZSt22__uninitialized_copy_aIPKPN4llvm5ValueEPS2_S2_ET0_T_S7_S6_RSaIT1_E>
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZSt10__distanceIPKPN4llvm5ValueEENSt15iterator_traitsIT_E15difference_typeES6_S6_St26random_access_iterator_tag:

0000000000000000 <_ZSt10__distanceIPKPN4llvm5ValueEENSt15iterator_traitsIT_E15difference_typeES6_S6_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x20
   4:	mov	x8, #0x8                   	// #8
   8:	strb	w2, [sp, #31]
   c:	str	x0, [sp, #16]
  10:	str	x1, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x10, [sp, #16]
  1c:	subs	x9, x9, x10
  20:	sdiv	x0, x9, x8
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSaIPN4llvm5ValueEEC2ERKS2_:

0000000000000000 <_ZNSaIPN4llvm5ValueEEC2ERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSaIPN4llvm5ValueEEC2ERKS2_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZSt18uninitialized_copyIPKPN4llvm5ValueEPS2_ET0_T_S7_S6_:

0000000000000000 <_ZSt18uninitialized_copyIPKPN4llvm5ValueEPS2_ET0_T_S7_S6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	strb	w8, [sp, #7]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	ldr	x2, [sp, #8]
  2c:	bl	0 <_ZSt18uninitialized_copyIPKPN4llvm5ValueEPS2_ET0_T_S7_S6_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKPN4llvm5ValueEPS4_EET0_T_S9_S8_:

0000000000000000 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKPN4llvm5ValueEPS4_EET0_T_S9_S8_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKPN4llvm5ValueEPS4_EET0_T_S9_S8_>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZSt4copyIPKPN4llvm5ValueEPS2_ET0_T_S7_S6_:

0000000000000000 <_ZSt4copyIPKPN4llvm5ValueEPS2_ET0_T_S7_S6_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZSt4copyIPKPN4llvm5ValueEPS2_ET0_T_S7_S6_>
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	bl	0 <_ZSt4copyIPKPN4llvm5ValueEPS2_ET0_T_S7_S6_>
  30:	ldr	x2, [sp, #24]
  34:	ldr	x1, [sp, #16]
  38:	str	x0, [sp, #8]
  3c:	mov	x0, x1
  40:	ldr	x1, [sp, #8]
  44:	bl	0 <_ZSt4copyIPKPN4llvm5ValueEPS2_ET0_T_S7_S6_>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZSt14__copy_move_a2ILb0EPKPN4llvm5ValueEPS2_ET1_T0_S7_S6_:

0000000000000000 <_ZSt14__copy_move_a2ILb0EPKPN4llvm5ValueEPS2_ET1_T0_S7_S6_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x18
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-24]
  1c:	ldur	x0, [x29, #-8]
  20:	str	x8, [sp, #32]
  24:	bl	0 <_ZSt14__copy_move_a2ILb0EPKPN4llvm5ValueEPS2_ET1_T0_S7_S6_>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #24]
  30:	mov	x0, x8
  34:	bl	0 <_ZSt14__copy_move_a2ILb0EPKPN4llvm5ValueEPS2_ET1_T0_S7_S6_>
  38:	ldur	x8, [x29, #-24]
  3c:	str	x0, [sp, #16]
  40:	mov	x0, x8
  44:	bl	0 <_ZSt14__copy_move_a2ILb0EPKPN4llvm5ValueEPS2_ET1_T0_S7_S6_>
  48:	ldr	x1, [sp, #24]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x1
  54:	ldr	x1, [sp, #16]
  58:	ldr	x2, [sp, #8]
  5c:	bl	0 <_ZSt14__copy_move_a2ILb0EPKPN4llvm5ValueEPS2_ET1_T0_S7_S6_>
  60:	ldr	x8, [sp, #32]
  64:	str	x0, [sp]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp]
  70:	bl	0 <_ZSt14__copy_move_a2ILb0EPKPN4llvm5ValueEPS2_ET1_T0_S7_S6_>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZSt12__miter_baseIPKPN4llvm5ValueEET_S5_:

0000000000000000 <_ZSt12__miter_baseIPKPN4llvm5ValueEET_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt13__copy_move_aILb0EPKPN4llvm5ValueEPS2_ET1_T0_S7_S6_:

0000000000000000 <_ZSt13__copy_move_aILb0EPKPN4llvm5ValueEPS2_ET1_T0_S7_S6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	strb	w8, [sp, #7]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	ldr	x2, [sp, #8]
  2c:	bl	0 <_ZSt13__copy_move_aILb0EPKPN4llvm5ValueEPS2_ET1_T0_S7_S6_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZSt12__niter_baseIPKPN4llvm5ValueEET_S5_:

0000000000000000 <_ZSt12__niter_baseIPKPN4llvm5ValueEET_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPN4llvm5ValueEEEPT_PKS6_S9_S7_:

0000000000000000 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPN4llvm5ValueEEEPT_PKS6_S9_S7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x8                   	// #8
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	ldr	x9, [sp, #16]
  20:	ldur	x10, [x29, #-8]
  24:	subs	x9, x9, x10
  28:	sdiv	x8, x9, x8
  2c:	str	x8, [sp]
  30:	ldr	x8, [sp]
  34:	cbz	x8, 50 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPN4llvm5ValueEEEPT_PKS6_S9_S7_+0x50>
  38:	ldr	x0, [sp, #8]
  3c:	ldur	x1, [x29, #-8]
  40:	ldr	x8, [sp]
  44:	mov	x9, #0x8                   	// #8
  48:	mul	x2, x9, x8
  4c:	bl	0 <memmove>
  50:	ldr	x8, [sp, #8]
  54:	ldr	x9, [sp]
  58:	mov	x10, #0x8                   	// #8
  5c:	mul	x9, x10, x9
  60:	add	x0, x8, x9
  64:	ldp	x29, x30, [sp, #32]
  68:	add	sp, sp, #0x30
  6c:	ret

Disassembly of section .text._ZN4llvm3isaINS_8CallInstEPNS_8CallBaseEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_8CallInstEPNS_8CallBaseEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_8CallInstEPNS_8CallBaseEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm4castINS_8CallInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_8CallInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_8CallInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_8CallInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_8CallInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_8CallInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_8CallInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x44>
  40:	b	64 <_ZN4llvm4castINS_8CallInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_8CallInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_8CallInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_8CallInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_8CallInstENS_8CallBaseEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_8CallInstEKPNS_8CallBaseEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_8CallInstEKPNS_8CallBaseEPKS2_E4doitERS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8CallInstEKPNS_8CallBaseEPKS2_E4doitERS4_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8CallInstEKPNS_8CallBaseEPKS2_E4doitERS4_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_8CallInstEPKNS_8CallBaseES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_8CallInstEPKNS_8CallBaseES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_8CallInstEPKNS_8CallBaseES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPNS_8CallBaseEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIKPNS_8CallBaseEE18getSimplifiedValueERS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm13simplify_typeIKPNS_8CallBaseEE18getSimplifiedValueERS3_>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_8CallInstEPKNS_8CallBaseEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_8CallBaseEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_8CallBaseEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_8CallBaseEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_8CallBaseEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_8CallBaseEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_8CallBaseEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_8CallBaseEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_8CallBaseEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_8CallInstEPKNS_8CallBaseEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_8CallInstENS_8CallBaseEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_8CallInstENS_8CallBaseEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_8CallInstENS_8CallBaseEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm8CallInst7classofEPKNS_11InstructionE:

0000000000000000 <_ZN4llvm8CallInst7classofEPKNS_11InstructionE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8CallInst7classofEPKNS_11InstructionE>
  18:	cmp	w0, #0x38
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPNS_8CallBaseEE18getSimplifiedValueERS2_:

0000000000000000 <_ZN4llvm13simplify_typeIPNS_8CallBaseEE18getSimplifiedValueERS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_8CallInstEPNS_8CallBaseES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_8CallInstEPNS_8CallBaseES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE4dataEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE4dataEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE4dataEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_17OperandBundleDefTIPNS_5ValueEEEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_10InvokeInstEKPNS_8CallBaseEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_10InvokeInstEKPNS_8CallBaseEPKS2_E4doitERS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10InvokeInstEKPNS_8CallBaseEPKS2_E4doitERS4_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10InvokeInstEKPNS_8CallBaseEPKS2_E4doitERS4_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_10InvokeInstEPKNS_8CallBaseES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_10InvokeInstEPKNS_8CallBaseES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_10InvokeInstEPKNS_8CallBaseES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_10InvokeInstEPKNS_8CallBaseEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_10InvokeInstEPKNS_8CallBaseEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_10InvokeInstEPKNS_8CallBaseEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_10InvokeInstEPKNS_8CallBaseEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_10InvokeInstEPKNS_8CallBaseEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_10InvokeInstEPKNS_8CallBaseEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_10InvokeInstEPKNS_8CallBaseEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_10InvokeInstEPKNS_8CallBaseEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_10InvokeInstEPKNS_8CallBaseEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_10InvokeInstEPKNS_8CallBaseEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_10InvokeInstENS_8CallBaseEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_10InvokeInstENS_8CallBaseEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_10InvokeInstENS_8CallBaseEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm10InvokeInst7classofEPKNS_11InstructionE:

0000000000000000 <_ZN4llvm10InvokeInst7classofEPKNS_11InstructionE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm10InvokeInst7classofEPKNS_11InstructionE>
  18:	cmp	w0, #0x5
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_10InvokeInstEPNS_8CallBaseES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_10InvokeInstEPNS_8CallBaseES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm8CallBase2OpILin1EEERNS_3UseEv:

0000000000000000 <_ZN4llvm8CallBase2OpILin1EEERNS_3UseEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8CallBase2OpILin1EEERNS_3UseEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm3UseaSEPNS_5ValueE:

0000000000000000 <_ZN4llvm3UseaSEPNS_5ValueE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm3UseaSEPNS_5ValueE>
  20:	ldr	x0, [sp]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm3Use3setEPNS_5ValueE:

0000000000000000 <_ZN4llvm3Use3setEPNS_5ValueE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [x8]
  1c:	str	x8, [sp, #8]
  20:	cbz	x9, 2c <_ZN4llvm3Use3setEPNS_5ValueE+0x2c>
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm3Use3setEPNS_5ValueE>
  2c:	ldr	x8, [sp, #16]
  30:	ldr	x9, [sp, #8]
  34:	str	x8, [x9]
  38:	ldr	x8, [sp, #16]
  3c:	cbz	x8, 4c <_ZN4llvm3Use3setEPNS_5ValueE+0x4c>
  40:	ldr	x0, [sp, #16]
  44:	ldr	x1, [sp, #8]
  48:	bl	0 <_ZN4llvm3Use3setEPNS_5ValueE>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm3Use14removeFromListEv:

0000000000000000 <_ZN4llvm3Use14removeFromListEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	add	x0, x8, #0x10
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm3Use14removeFromListEv>
  20:	str	x0, [sp, #16]
  24:	ldr	x8, [sp, #8]
  28:	ldr	x9, [x8, #8]
  2c:	ldr	x10, [sp, #16]
  30:	str	x9, [x10]
  34:	ldr	x9, [x8, #8]
  38:	cbz	x9, 4c <_ZN4llvm3Use14removeFromListEv+0x4c>
  3c:	ldr	x8, [sp, #8]
  40:	ldr	x0, [x8, #8]
  44:	ldr	x1, [sp, #16]
  48:	bl	0 <_ZN4llvm3Use14removeFromListEv>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm5Value6addUseERNS_3UseE:

0000000000000000 <_ZN4llvm5Value6addUseERNS_3UseE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x0, [sp]
  1c:	add	x1, x8, #0x8
  20:	bl	0 <_ZN4llvm5Value6addUseERNS_3UseE>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm14PointerIntPairIPPNS_3UseELj2ENS1_10PrevPtrTagENS1_17PrevPointerTraitsENS_18PointerIntPairInfoIS3_Lj2ES5_EEE10getPointerEv:

0000000000000000 <_ZNK4llvm14PointerIntPairIPPNS_3UseELj2ENS1_10PrevPtrTagENS1_17PrevPointerTraitsENS_18PointerIntPairInfoIS3_Lj2ES5_EEE10getPointerEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZNK4llvm14PointerIntPairIPPNS_3UseELj2ENS1_10PrevPtrTagENS1_17PrevPointerTraitsENS_18PointerIntPairInfoIS3_Lj2ES5_EEE10getPointerEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm3Use7setPrevEPPS0_:

0000000000000000 <_ZN4llvm3Use7setPrevEPPS0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	add	x0, x8, #0x10
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm3Use7setPrevEPPS0_>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE10getPointerEl:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE10getPointerEl>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	and	x8, x8, #0xfffffffffffffffc
  18:	mov	x0, x8
  1c:	bl	0 <_ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE10getPointerEl>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm3Use17PrevPointerTraits18getFromVoidPointerEPv:

0000000000000000 <_ZN4llvm3Use17PrevPointerTraits18getFromVoidPointerEPv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNR4llvm14PointerIntPairIPPNS_3UseELj2ENS1_10PrevPtrTagENS1_17PrevPointerTraitsENS_18PointerIntPairInfoIS3_Lj2ES5_EEE10setPointerES3_:

0000000000000000 <_ZNR4llvm14PointerIntPairIPPNS_3UseELj2ENS1_10PrevPtrTagENS1_17PrevPointerTraitsENS_18PointerIntPairInfoIS3_Lj2ES5_EEE10setPointerES3_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [x8]
  1c:	ldr	x1, [sp, #16]
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZNR4llvm14PointerIntPairIPPNS_3UseELj2ENS1_10PrevPtrTagENS1_17PrevPointerTraitsENS_18PointerIntPairInfoIS3_Lj2ES5_EEE10setPointerES3_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [x8]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE13updatePointerElS3_:

0000000000000000 <_ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE13updatePointerElS3_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x0, [sp, #16]
  18:	bl	0 <_ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE13updatePointerElS3_>
  1c:	str	x0, [sp, #8]
  20:	ldr	x8, [sp, #8]
  24:	and	x8, x8, #0x3
  28:	mov	w9, #0x0                   	// #0
  2c:	str	w9, [sp, #4]
  30:	cbnz	x8, 3c <_ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE13updatePointerElS3_+0x3c>
  34:	mov	w8, #0x1                   	// #1
  38:	str	w8, [sp, #4]
  3c:	ldr	w8, [sp, #4]
  40:	tbnz	w8, #0, 48 <_ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE13updatePointerElS3_+0x48>
  44:	b	4c <_ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE13updatePointerElS3_+0x4c>
  48:	b	6c <_ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE13updatePointerElS3_+0x6c>
  4c:	adrp	x0, 0 <_ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE13updatePointerElS3_>
  50:	add	x0, x0, #0x0
  54:	adrp	x1, 0 <_ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE13updatePointerElS3_>
  58:	add	x1, x1, #0x0
  5c:	mov	w2, #0xb3                  	// #179
  60:	adrp	x3, 0 <_ZN4llvm18PointerIntPairInfoIPPNS_3UseELj2ENS1_17PrevPointerTraitsEE13updatePointerElS3_>
  64:	add	x3, x3, #0x0
  68:	bl	0 <__assert_fail>
  6c:	ldr	x8, [sp, #8]
  70:	ldur	x9, [x29, #-8]
  74:	and	x9, x9, #0x3
  78:	orr	x0, x8, x9
  7c:	ldp	x29, x30, [sp, #32]
  80:	add	sp, sp, #0x30
  84:	ret

Disassembly of section .text._ZN4llvm3Use17PrevPointerTraits16getAsVoidPointerEPPS0_:

0000000000000000 <_ZN4llvm3Use17PrevPointerTraits16getAsVoidPointerEPPS0_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm3Use9addToListEPPS0_:

0000000000000000 <_ZN4llvm3Use9addToListEPPS0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	ldr	x9, [x9]
  20:	str	x9, [x8, #8]
  24:	ldr	x9, [x8, #8]
  28:	str	x8, [sp, #8]
  2c:	cbz	x9, 40 <_ZN4llvm3Use9addToListEPPS0_+0x40>
  30:	ldr	x8, [sp, #8]
  34:	ldr	x0, [x8, #8]
  38:	add	x1, x8, #0x8
  3c:	bl	0 <_ZN4llvm3Use9addToListEPPS0_>
  40:	ldr	x1, [sp, #16]
  44:	ldr	x0, [sp, #8]
  48:	bl	0 <_ZN4llvm3Use9addToListEPPS0_>
  4c:	ldr	x8, [sp, #16]
  50:	ldr	x9, [sp, #8]
  54:	str	x9, [x8]
  58:	ldp	x29, x30, [sp, #32]
  5c:	add	sp, sp, #0x30
  60:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEED2Ev>
  20:	tbnz	w0, #0, 30 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEED2Ev+0x30>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorImplINS_17OperandBundleDefTIPNS_5ValueEEEED2Ev>
  2c:	bl	0 <free>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZN4llvm13IRBuilderBaseD2Ev:

0000000000000000 <_ZN4llvm13IRBuilderBaseD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm13IRBuilderBaseD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #176]
   8:	add	x29, sp, #0xb0
   c:	adrp	x8, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  10:	add	x8, x8, #0x0
  14:	mov	x9, xzr
  18:	add	x10, sp, #0x38
  1c:	stur	x3, [x29, #-16]
  20:	stur	x4, [x29, #-8]
  24:	stur	x0, [x29, #-24]
  28:	stur	x1, [x29, #-32]
  2c:	stur	x2, [x29, #-40]
  30:	stur	x5, [x29, #-48]
  34:	stur	x6, [x29, #-56]
  38:	ldur	x11, [x29, #-24]
  3c:	ldur	x0, [x29, #-32]
  40:	ldur	x1, [x29, #-40]
  44:	ldur	q0, [x29, #-16]
  48:	stur	q0, [x29, #-80]
  4c:	ldr	q0, [x11, #48]
  50:	str	q0, [sp, #80]
  54:	str	x0, [sp, #40]
  58:	mov	x0, x10
  5c:	str	x1, [sp, #32]
  60:	mov	x1, x8
  64:	str	x9, [sp, #24]
  68:	str	x10, [sp, #16]
  6c:	str	x11, [sp, #8]
  70:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  74:	ldur	x2, [x29, #-80]
  78:	ldur	x3, [x29, #-72]
  7c:	ldr	x4, [sp, #80]
  80:	ldr	x5, [sp, #88]
  84:	ldr	x0, [sp, #40]
  88:	ldr	x1, [sp, #32]
  8c:	ldr	x6, [sp, #16]
  90:	ldr	x7, [sp, #24]
  94:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  98:	stur	x0, [x29, #-64]
  9c:	ldr	x8, [sp, #8]
  a0:	ldrb	w12, [x8, #44]
  a4:	tbnz	w12, #0, ac <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0xac>
  a8:	b	b8 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0xb8>
  ac:	ldur	x1, [x29, #-64]
  b0:	ldr	x0, [sp, #8]
  b4:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  b8:	sub	x0, x29, #0x40
  bc:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  c0:	tbnz	w0, #0, c8 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0xc8>
  c4:	b	ec <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE+0xec>
  c8:	ldur	x1, [x29, #-64]
  cc:	ldur	x2, [x29, #-56]
  d0:	ldr	x8, [sp, #8]
  d4:	ldr	w9, [x8, #40]
  d8:	str	w9, [sp, #52]
  dc:	ldr	w9, [sp, #52]
  e0:	mov	w3, w9
  e4:	mov	x0, x8
  e8:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  ec:	ldur	x1, [x29, #-64]
  f0:	ldur	x2, [x29, #-48]
  f4:	ldr	x0, [sp, #8]
  f8:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCallEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS7_EERKNS_5TwineEPNS_6MDNodeE>
  fc:	ldp	x29, x30, [sp, #176]
 100:	add	sp, sp, #0xc0
 104:	ret

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE13CreateBitCastEPNS_5ValueEPNS_4TypeERKNS_5TwineE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE13CreateBitCastEPNS_5ValueEPNS_4TypeERKNS_5TwineE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x31                  	// #49
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	str	x3, [sp]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x2, [sp, #16]
  28:	ldr	x3, [sp, #8]
  2c:	ldr	x4, [sp]
  30:	mov	w1, w8
  34:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE13CreateBitCastEPNS_5ValueEPNS_4TypeERKNS_5TwineE>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZN4llvm13IRBuilderBase12getInt8PtrTyEj:

0000000000000000 <_ZN4llvm13IRBuilderBase12getInt8PtrTyEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x0, [x8, #24]
  1c:	ldr	w1, [sp, #4]
  20:	bl	0 <_ZN4llvm4Type12getInt8PtrTyERNS_11LLVMContextEj>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm8ArrayRefIPNS_5ValueEEC2ERKSt16initializer_listIS2_E:

0000000000000000 <_ZN4llvm8ArrayRefIPNS_5ValueEEC2ERKSt16initializer_listIS2_E>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	x0, [x29, #-16]
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZN4llvm8ArrayRefIPNS_5ValueEEC2ERKSt16initializer_listIS2_E>
  24:	ldur	x8, [x29, #-16]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm8ArrayRefIPNS_5ValueEEC2ERKSt16initializer_listIS2_E>
  34:	ldr	x8, [sp, #16]
  38:	cmp	x8, x0
  3c:	b.ne	4c <_ZN4llvm8ArrayRefIPNS_5ValueEEC2ERKSt16initializer_listIS2_E+0x4c>  // b.any
  40:	mov	x8, xzr
  44:	str	x8, [sp, #8]
  48:	b	58 <_ZN4llvm8ArrayRefIPNS_5ValueEEC2ERKSt16initializer_listIS2_E+0x58>
  4c:	ldur	x0, [x29, #-16]
  50:	bl	0 <_ZN4llvm8ArrayRefIPNS_5ValueEEC2ERKSt16initializer_listIS2_E>
  54:	str	x0, [sp, #8]
  58:	ldr	x8, [sp, #8]
  5c:	ldr	x9, [sp, #24]
  60:	str	x8, [x9]
  64:	ldur	x0, [x29, #-16]
  68:	bl	0 <_ZN4llvm8ArrayRefIPNS_5ValueEEC2ERKSt16initializer_listIS2_E>
  6c:	ldr	x8, [sp, #24]
  70:	str	x0, [x8, #8]
  74:	ldp	x29, x30, [sp, #48]
  78:	add	sp, sp, #0x40
  7c:	ret

Disassembly of section .text._ZN4llvm8CallBase14setCallingConvEj:

0000000000000000 <_ZN4llvm8CallBase14setCallingConvEj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	w9, [x29, #-12]
  1c:	str	w9, [sp, #16]
  20:	ldr	w9, [sp, #16]
  24:	and	w9, w9, #0xfffffc00
  28:	mov	w10, #0x0                   	// #0
  2c:	str	x8, [sp, #8]
  30:	str	w10, [sp, #4]
  34:	cbnz	w9, 40 <_ZN4llvm8CallBase14setCallingConvEj+0x40>
  38:	mov	w8, #0x1                   	// #1
  3c:	str	w8, [sp, #4]
  40:	ldr	w8, [sp, #4]
  44:	tbnz	w8, #0, 4c <_ZN4llvm8CallBase14setCallingConvEj+0x4c>
  48:	b	50 <_ZN4llvm8CallBase14setCallingConvEj+0x50>
  4c:	b	70 <_ZN4llvm8CallBase14setCallingConvEj+0x70>
  50:	adrp	x0, 0 <_ZN4llvm8CallBase14setCallingConvEj>
  54:	add	x0, x0, #0x0
  58:	adrp	x1, 0 <_ZN4llvm8CallBase14setCallingConvEj>
  5c:	add	x1, x1, #0x0
  60:	mov	w2, #0x558                 	// #1368
  64:	adrp	x3, 0 <_ZN4llvm8CallBase14setCallingConvEj>
  68:	add	x3, x3, #0x0
  6c:	bl	0 <__assert_fail>
  70:	ldr	x0, [sp, #8]
  74:	bl	0 <_ZN4llvm8CallBase14setCallingConvEj>
  78:	and	w8, w0, #0x3
  7c:	ldr	w9, [sp, #16]
  80:	orr	w8, w8, w9, lsl #2
  84:	ldr	x0, [sp, #8]
  88:	mov	w1, w8
  8c:	bl	0 <_ZN4llvm8CallBase14setCallingConvEj>
  90:	ldp	x29, x30, [sp, #32]
  94:	add	sp, sp, #0x30
  98:	ret

Disassembly of section .text._ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE:

0000000000000000 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>:
   0:	sub	sp, sp, #0xd0
   4:	stp	x29, x30, [sp, #192]
   8:	add	x29, sp, #0xc0
   c:	mov	x8, #0x10                  	// #16
  10:	mov	x9, #0x48                  	// #72
  14:	sub	x10, x29, #0x10
  18:	sub	x11, x29, #0x20
  1c:	stur	x2, [x29, #-16]
  20:	stur	x3, [x29, #-8]
  24:	stur	x4, [x29, #-32]
  28:	stur	x5, [x29, #-24]
  2c:	stur	x0, [x29, #-40]
  30:	stur	x1, [x29, #-48]
  34:	stur	x6, [x29, #-56]
  38:	stur	x7, [x29, #-64]
  3c:	mov	x0, x10
  40:	str	x8, [sp, #40]
  44:	str	x9, [sp, #32]
  48:	str	x11, [sp, #24]
  4c:	bl	0 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  50:	ldur	q0, [x29, #-32]
  54:	str	q0, [sp, #96]
  58:	ldr	x8, [sp, #96]
  5c:	ldr	x1, [sp, #104]
  60:	str	w0, [sp, #20]
  64:	mov	x0, x8
  68:	bl	0 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  6c:	ldr	w12, [sp, #20]
  70:	str	w0, [sp, #16]
  74:	mov	w0, w12
  78:	ldr	w1, [sp, #16]
  7c:	bl	0 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  80:	stur	w0, [x29, #-68]
  84:	ldr	x0, [sp, #24]
  88:	bl	0 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  8c:	ldr	x8, [sp, #40]
  90:	mul	x9, x0, x8
  94:	str	w9, [sp, #92]
  98:	ldur	w1, [x29, #-68]
  9c:	ldr	w2, [sp, #92]
  a0:	ldr	x0, [sp, #32]
  a4:	bl	0 <_ZN4llvm4UsernwEmjj>
  a8:	ldur	x1, [x29, #-40]
  ac:	ldur	x2, [x29, #-48]
  b0:	ldur	q0, [x29, #-16]
  b4:	str	q0, [sp, #64]
  b8:	ldur	q0, [x29, #-32]
  bc:	str	q0, [sp, #48]
  c0:	ldur	x7, [x29, #-56]
  c4:	ldur	x8, [x29, #-64]
  c8:	ldr	x3, [sp, #64]
  cc:	ldr	x4, [sp, #72]
  d0:	ldr	x5, [sp, #48]
  d4:	ldr	x6, [sp, #56]
  d8:	str	x0, [sp, #8]
  dc:	mov	x10, sp
  e0:	str	x8, [x10]
  e4:	bl	0 <_ZN4llvm8CallInst6CreateEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  e8:	ldr	x0, [sp, #8]
  ec:	ldp	x29, x30, [sp, #192]
  f0:	add	sp, sp, #0xd0
  f4:	ret

Disassembly of section .text._ZN4llvm13IRBuilderBase24setConstrainedFPCallAttrEPNS_8CallInstE:

0000000000000000 <_ZN4llvm13IRBuilderBase24setConstrainedFPCallAttrEPNS_8CallInstE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w8, #0x39                  	// #57
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm13IRBuilderBase24setConstrainedFPCallAttrEPNS_8CallInstE>
  24:	tbnz	w0, #0, 38 <_ZN4llvm13IRBuilderBase24setConstrainedFPCallAttrEPNS_8CallInstE+0x38>
  28:	ldr	x0, [sp]
  2c:	mov	w1, #0xffffffff            	// #-1
  30:	mov	w2, #0x39                  	// #57
  34:	bl	0 <_ZN4llvm13IRBuilderBase24setConstrainedFPCallAttrEPNS_8CallInstE>
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZN4llvm3isaINS_14FPMathOperatorEPNS_8CallInstEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_14FPMathOperatorEPNS_8CallInstEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_14FPMathOperatorEPNS_8CallInstEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10setFPAttrsEPNS_11InstructionEPNS_6MDNodeENS_13FastMathFlagsE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10setFPAttrsEPNS_11InstructionEPNS_6MDNodeENS_13FastMathFlagsE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	w3, [x29, #-4]
  10:	stur	x0, [x29, #-16]
  14:	str	x1, [sp, #24]
  18:	str	x2, [sp, #16]
  1c:	ldur	x8, [x29, #-16]
  20:	ldr	x9, [sp, #16]
  24:	str	x8, [sp]
  28:	cbnz	x9, 38 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10setFPAttrsEPNS_11InstructionEPNS_6MDNodeENS_13FastMathFlagsE+0x38>
  2c:	ldr	x8, [sp]
  30:	ldr	x9, [x8, #32]
  34:	str	x9, [sp, #16]
  38:	ldr	x8, [sp, #16]
  3c:	cbz	x8, 50 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10setFPAttrsEPNS_11InstructionEPNS_6MDNodeENS_13FastMathFlagsE+0x50>
  40:	ldr	x0, [sp, #24]
  44:	ldr	x2, [sp, #16]
  48:	mov	w1, #0x3                   	// #3
  4c:	bl	0 <_ZN4llvm11Instruction11setMetadataEjPNS_6MDNodeE>
  50:	ldr	x0, [sp, #24]
  54:	ldur	w8, [x29, #-4]
  58:	str	w8, [sp, #12]
  5c:	ldr	w8, [sp, #12]
  60:	mov	w1, w8
  64:	bl	0 <_ZN4llvm11Instruction16setFastMathFlagsENS_13FastMathFlagsE>
  68:	ldr	x0, [sp, #24]
  6c:	ldp	x29, x30, [sp, #48]
  70:	add	sp, sp, #0x40
  74:	ret

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	ldr	x2, [sp, #24]
  24:	ldr	x3, [x8, #8]
  28:	ldr	x9, [x8, #16]
  2c:	str	x9, [sp, #16]
  30:	ldr	x4, [sp, #16]
  34:	mov	x0, x8
  38:	str	x8, [sp, #8]
  3c:	bl	0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE>
  40:	ldur	x1, [x29, #-16]
  44:	ldr	x0, [sp, #8]
  48:	bl	0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CallInstEEEPT_S7_RKNS_5TwineE>
  4c:	ldur	x0, [x29, #-16]
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZN4llvm8CallInst18ComputeNumOperandsEii:

0000000000000000 <_ZN4llvm8CallInst18ComputeNumOperandsEii>:
   0:	sub	sp, sp, #0x10
   4:	str	w0, [sp, #12]
   8:	str	w1, [sp, #8]
   c:	ldr	w8, [sp, #12]
  10:	add	w8, w8, #0x1
  14:	ldr	w9, [sp, #8]
  18:	add	w0, w8, w9
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIPNS_5ValueEE4sizeEv:

0000000000000000 <_ZNK4llvm8ArrayRefIPNS_5ValueEE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8CallBase17CountBundleInputsENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE:

0000000000000000 <_ZN4llvm8CallBase17CountBundleInputsENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-8]
  18:	stur	wzr, [x29, #-20]
  1c:	str	x8, [sp, #32]
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZN4llvm8CallBase17CountBundleInputsENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>
  28:	str	x0, [sp, #24]
  2c:	ldr	x0, [sp, #32]
  30:	bl	0 <_ZN4llvm8CallBase17CountBundleInputsENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>
  34:	str	x0, [sp, #16]
  38:	ldr	x8, [sp, #24]
  3c:	ldr	x9, [sp, #16]
  40:	cmp	x8, x9
  44:	b.eq	78 <_ZN4llvm8CallBase17CountBundleInputsENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE+0x78>  // b.none
  48:	ldr	x8, [sp, #24]
  4c:	str	x8, [sp, #8]
  50:	ldr	x0, [sp, #8]
  54:	bl	0 <_ZN4llvm8CallBase17CountBundleInputsENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE>
  58:	ldur	w9, [x29, #-20]
  5c:	mov	w8, w9
  60:	add	x8, x8, x0
  64:	stur	w8, [x29, #-20]
  68:	ldr	x8, [sp, #24]
  6c:	add	x8, x8, #0x38
  70:	str	x8, [sp, #24]
  74:	b	38 <_ZN4llvm8CallBase17CountBundleInputsENS_8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEEE+0x38>
  78:	ldur	w0, [x29, #-20]
  7c:	ldp	x29, x30, [sp, #64]
  80:	add	sp, sp, #0x50
  84:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEE4sizeEv:

0000000000000000 <_ZNK4llvm8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8CallInstC2EPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE:

0000000000000000 <_ZN4llvm8CallInstC2EPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>:
   0:	sub	sp, sp, #0xe0
   4:	stp	x29, x30, [sp, #208]
   8:	add	x29, sp, #0xd0
   c:	ldr	x8, [x29, #16]
  10:	mov	w9, #0x38                  	// #56
  14:	sub	x10, x29, #0x10
  18:	stur	x3, [x29, #-16]
  1c:	stur	x4, [x29, #-8]
  20:	stur	x5, [x29, #-32]
  24:	stur	x6, [x29, #-24]
  28:	stur	x0, [x29, #-40]
  2c:	stur	x1, [x29, #-48]
  30:	stur	x2, [x29, #-56]
  34:	stur	x7, [x29, #-64]
  38:	stur	x8, [x29, #-72]
  3c:	ldur	x8, [x29, #-40]
  40:	ldur	x0, [x29, #-48]
  44:	str	w9, [sp, #60]
  48:	str	x10, [sp, #48]
  4c:	str	x8, [sp, #40]
  50:	bl	0 <_ZN4llvm8CallInstC2EPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  54:	ldr	x8, [sp, #40]
  58:	str	x0, [sp, #32]
  5c:	mov	x0, x8
  60:	bl	0 <_ZN4llvm8CallInstC2EPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  64:	ldr	x8, [sp, #48]
  68:	str	x0, [sp, #24]
  6c:	mov	x0, x8
  70:	bl	0 <_ZN4llvm8CallInstC2EPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  74:	ldur	q0, [x29, #-32]
  78:	stur	q0, [x29, #-96]
  7c:	ldur	x8, [x29, #-96]
  80:	ldur	x1, [x29, #-88]
  84:	str	x0, [sp, #16]
  88:	mov	x0, x8
  8c:	bl	0 <_ZN4llvm8CallInstC2EPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  90:	ldr	x8, [sp, #16]
  94:	add	x10, x8, w0, uxtw
  98:	add	x10, x10, #0x1
  9c:	mov	x11, #0x18                  	// #24
  a0:	mneg	x10, x10, x11
  a4:	ldr	x11, [sp, #24]
  a8:	add	x3, x11, x10
  ac:	ldr	x0, [sp, #48]
  b0:	str	x3, [sp, #8]
  b4:	bl	0 <_ZN4llvm8CallInstC2EPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  b8:	ldur	q0, [x29, #-32]
  bc:	str	q0, [sp, #96]
  c0:	ldr	x8, [sp, #96]
  c4:	ldr	x1, [sp, #104]
  c8:	str	x0, [sp]
  cc:	mov	x0, x8
  d0:	bl	0 <_ZN4llvm8CallInstC2EPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  d4:	ldr	x8, [sp]
  d8:	add	x10, x8, w0, uxtw
  dc:	add	x10, x10, #0x1
  e0:	ldur	x5, [x29, #-72]
  e4:	ldr	x0, [sp, #40]
  e8:	ldr	x1, [sp, #32]
  ec:	ldr	w2, [sp, #60]
  f0:	ldr	x3, [sp, #8]
  f4:	mov	w4, w10
  f8:	bl	0 <_ZN4llvm8CallInstC2EPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineEPNS_11InstructionE>
  fc:	ldur	x1, [x29, #-48]
 100:	ldur	x2, [x29, #-56]
 104:	ldur	q0, [x29, #-16]
 108:	str	q0, [sp, #80]
 10c:	ldur	q0, [x29, #-32]
 110:	str	q0, [sp, #64]
 114:	ldur	x7, [x29, #-64]
 118:	ldr	x3, [sp, #80]
 11c:	ldr	x4, [sp, #88]
 120:	ldr	x5, [sp, #64]
 124:	ldr	x6, [sp, #72]
 128:	ldr	x0, [sp, #40]
 12c:	bl	0 <_ZN4llvm8CallInst4initEPNS_12FunctionTypeEPNS_5ValueENS_8ArrayRefIS4_EENS5_INS_17OperandBundleDefTIS4_EEEERKNS_5TwineE>
 130:	ldp	x29, x30, [sp, #208]
 134:	add	sp, sp, #0xe0
 138:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEE5beginEv:

0000000000000000 <_ZNK4llvm8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEE3endEv:

0000000000000000 <_ZNK4llvm8ArrayRefINS_17OperandBundleDefTIPNS_5ValueEEEE3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	ldr	x8, [x8, #8]
  14:	mov	x10, #0x38                  	// #56
  18:	mul	x8, x10, x8
  1c:	add	x0, x9, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm17OperandBundleDefTIPNS_5ValueEE10input_sizeEv:

0000000000000000 <_ZNK4llvm17OperandBundleDefTIPNS_5ValueEE10input_sizeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x20
  18:	bl	0 <_ZNK4llvm17OperandBundleDefTIPNS_5ValueEE10input_sizeEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm12FunctionType13getReturnTypeEv:

0000000000000000 <_ZNK4llvm12FunctionType13getReturnTypeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8, #16]
  10:	ldr	x0, [x8]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm8CallBaseCI2NS_11InstructionEEPNS_4TypeEjPNS_3UseEjPNS_11InstructionE:

0000000000000000 <_ZN4llvm8CallBaseCI2NS_11InstructionEEPNS_4TypeEjPNS_3UseEjPNS_11InstructionE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	w2, [x29, #-20]
  18:	str	x3, [sp, #32]
  1c:	str	w4, [sp, #28]
  20:	str	x5, [sp, #16]
  24:	ldur	x8, [x29, #-8]
  28:	ldur	x1, [x29, #-16]
  2c:	ldur	w2, [x29, #-20]
  30:	ldr	x3, [sp, #32]
  34:	ldr	w4, [sp, #28]
  38:	ldr	x5, [sp, #16]
  3c:	mov	x0, x8
  40:	str	x8, [sp, #8]
  44:	bl	0 <_ZN4llvm11InstructionC2EPNS_4TypeEjPNS_3UseEjPS0_>
  48:	ldr	x8, [sp, #8]
  4c:	add	x0, x8, #0x38
  50:	bl	0 <_ZN4llvm8CallBaseCI2NS_11InstructionEEPNS_4TypeEjPNS_3UseEjPNS_11InstructionE>
  54:	ldp	x29, x30, [sp, #64]
  58:	add	sp, sp, #0x50
  5c:	ret

Disassembly of section .text._ZN4llvm13AttributeListC2Ev:

0000000000000000 <_ZN4llvm13AttributeListC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm8CallBase9hasFnAttrENS_9Attribute8AttrKindE:

0000000000000000 <_ZNK4llvm8CallBase9hasFnAttrENS_9Attribute8AttrKindE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	ldur	x0, [x29, #-8]
  18:	ldur	w8, [x29, #-12]
  1c:	mov	w9, #0x0                   	// #0
  20:	cmp	w8, #0x16
  24:	str	x0, [sp, #8]
  28:	str	w9, [sp, #4]
  2c:	b.eq	38 <_ZNK4llvm8CallBase9hasFnAttrENS_9Attribute8AttrKindE+0x38>  // b.none
  30:	mov	w8, #0x1                   	// #1
  34:	str	w8, [sp, #4]
  38:	ldr	w8, [sp, #4]
  3c:	tbnz	w8, #0, 44 <_ZNK4llvm8CallBase9hasFnAttrENS_9Attribute8AttrKindE+0x44>
  40:	b	48 <_ZNK4llvm8CallBase9hasFnAttrENS_9Attribute8AttrKindE+0x48>
  44:	b	68 <_ZNK4llvm8CallBase9hasFnAttrENS_9Attribute8AttrKindE+0x68>
  48:	adrp	x0, 0 <_ZNK4llvm8CallBase9hasFnAttrENS_9Attribute8AttrKindE>
  4c:	add	x0, x0, #0x0
  50:	adrp	x1, 0 <_ZNK4llvm8CallBase9hasFnAttrENS_9Attribute8AttrKindE>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0x571                 	// #1393
  5c:	adrp	x3, 0 <_ZNK4llvm8CallBase9hasFnAttrENS_9Attribute8AttrKindE>
  60:	add	x3, x3, #0x0
  64:	bl	0 <__assert_fail>
  68:	ldur	w1, [x29, #-12]
  6c:	ldr	x0, [sp, #8]
  70:	bl	0 <_ZNK4llvm8CallBase9hasFnAttrENS_9Attribute8AttrKindE>
  74:	and	w0, w0, #0x1
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x30
  80:	ret

Disassembly of section .text._ZN4llvm8CallBase12addAttributeEjNS_9Attribute8AttrKindE:

0000000000000000 <_ZN4llvm8CallBase12addAttributeEjNS_9Attribute8AttrKindE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x18
  10:	stur	x0, [x29, #-8]
  14:	stur	w1, [x29, #-12]
  18:	stur	w2, [x29, #-16]
  1c:	ldur	x9, [x29, #-8]
  20:	mov	x0, x9
  24:	str	x8, [sp, #16]
  28:	str	x9, [sp, #8]
  2c:	bl	0 <_ZN4llvm8CallBase12addAttributeEjNS_9Attribute8AttrKindE>
  30:	stur	x0, [x29, #-24]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZNK4llvm5Value10getContextEv>
  3c:	ldur	w2, [x29, #-12]
  40:	ldur	w3, [x29, #-16]
  44:	ldr	x8, [sp, #16]
  48:	str	x0, [sp]
  4c:	mov	x0, x8
  50:	ldr	x1, [sp]
  54:	bl	0 <_ZNK4llvm13AttributeList12addAttributeERNS_11LLVMContextEjNS_9Attribute8AttrKindE>
  58:	str	x0, [sp, #32]
  5c:	ldr	x8, [sp, #32]
  60:	stur	x8, [x29, #-24]
  64:	ldur	x8, [x29, #-24]
  68:	str	x8, [sp, #24]
  6c:	ldr	x1, [sp, #24]
  70:	ldr	x0, [sp, #8]
  74:	bl	0 <_ZN4llvm8CallBase12addAttributeEjNS_9Attribute8AttrKindE>
  78:	ldp	x29, x30, [sp, #64]
  7c:	add	sp, sp, #0x50
  80:	ret

Disassembly of section .text._ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_:

0000000000000000 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0xffffffff            	// #-1
  10:	str	x0, [sp, #16]
  14:	str	w1, [sp, #12]
  18:	ldr	x9, [sp, #16]
  1c:	add	x0, x9, #0x38
  20:	ldr	w2, [sp, #12]
  24:	mov	w1, w8
  28:	str	x9, [sp]
  2c:	bl	0 <_ZNK4llvm13AttributeList12hasAttributeEjNS_9Attribute8AttrKindE>
  30:	tbnz	w0, #0, 38 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_+0x38>
  34:	b	48 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_+0x48>
  38:	mov	w8, #0x1                   	// #1
  3c:	and	w8, w8, #0x1
  40:	sturb	w8, [x29, #-1]
  44:	b	80 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_+0x80>
  48:	ldr	w1, [sp, #12]
  4c:	ldr	x0, [sp]
  50:	bl	0 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_>
  54:	tbnz	w0, #0, 5c <_ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_+0x5c>
  58:	b	6c <_ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_+0x6c>
  5c:	mov	w8, wzr
  60:	and	w8, w8, #0x1
  64:	sturb	w8, [x29, #-1]
  68:	b	80 <_ZNK4llvm8CallBase13hasFnAttrImplINS_9Attribute8AttrKindEEEbT_+0x80>
  6c:	ldr	w1, [sp, #12]
  70:	ldr	x0, [sp]
  74:	bl	0 <_ZNK4llvm8CallBase25hasFnAttrOnCalledFunctionENS_9Attribute8AttrKindE>
  78:	and	w8, w0, #0x1
  7c:	sturb	w8, [x29, #-1]
  80:	ldurb	w8, [x29, #-1]
  84:	and	w0, w8, #0x1
  88:	ldp	x29, x30, [sp, #32]
  8c:	add	sp, sp, #0x30
  90:	ret

Disassembly of section .text._ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE:

0000000000000000 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-16]
  10:	stur	w1, [x29, #-20]
  14:	ldur	x8, [x29, #-16]
  18:	ldur	w9, [x29, #-20]
  1c:	subs	w9, w9, #0x4
  20:	mov	w10, w9
  24:	ubfx	x10, x10, #0, #32
  28:	cmp	x10, #0x24
  2c:	str	x8, [sp, #16]
  30:	str	x10, [sp, #8]
  34:	b.hi	50 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0x50>  // b.pmore
  38:	adrp	x8, 0 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE>
  3c:	add	x8, x8, #0x0
  40:	ldr	x11, [sp, #8]
  44:	ldrsw	x10, [x8, x11, lsl #2]
  48:	add	x9, x8, x10
  4c:	br	x9
  50:	mov	w8, wzr
  54:	and	w8, w8, #0x1
  58:	sturb	w8, [x29, #-1]
  5c:	b	c0 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0xc0>
  60:	ldr	x0, [sp, #16]
  64:	bl	0 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE>
  68:	and	w8, w0, #0x1
  6c:	sturb	w8, [x29, #-1]
  70:	b	c0 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0xc0>
  74:	ldr	x0, [sp, #16]
  78:	bl	0 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE>
  7c:	and	w8, w0, #0x1
  80:	sturb	w8, [x29, #-1]
  84:	b	c0 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0xc0>
  88:	ldr	x0, [sp, #16]
  8c:	bl	0 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE>
  90:	and	w8, w0, #0x1
  94:	sturb	w8, [x29, #-1]
  98:	b	c0 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0xc0>
  9c:	ldr	x0, [sp, #16]
  a0:	bl	0 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE>
  a4:	and	w8, w0, #0x1
  a8:	sturb	w8, [x29, #-1]
  ac:	b	c0 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE+0xc0>
  b0:	ldr	x0, [sp, #16]
  b4:	bl	0 <_ZNK4llvm8CallBase28isFnAttrDisallowedByOpBundleENS_9Attribute8AttrKindE>
  b8:	and	w8, w0, #0x1
  bc:	sturb	w8, [x29, #-1]
  c0:	ldurb	w8, [x29, #-1]
  c4:	and	w0, w8, #0x1
  c8:	ldp	x29, x30, [sp, #48]
  cc:	add	sp, sp, #0x40
  d0:	ret

Disassembly of section .text._ZNK4llvm8CallBase24hasReadingOperandBundlesEv:

0000000000000000 <_ZNK4llvm8CallBase24hasReadingOperandBundlesEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8CallBase24hasReadingOperandBundlesEv>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm8CallBase27hasClobberingOperandBundlesEv:

0000000000000000 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	add	x8, sp, #0x28
  10:	stur	x0, [x29, #-16]
  14:	ldur	x0, [x29, #-16]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv>
  20:	str	x0, [sp, #40]
  24:	str	x1, [sp, #48]
  28:	ldr	x8, [sp, #8]
  2c:	stur	x8, [x29, #-24]
  30:	ldur	x0, [x29, #-24]
  34:	bl	0 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv>
  38:	str	x0, [sp, #32]
  3c:	ldur	x0, [x29, #-24]
  40:	bl	0 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv>
  44:	str	x0, [sp, #24]
  48:	ldr	x8, [sp, #32]
  4c:	ldr	x9, [sp, #24]
  50:	cmp	x8, x9
  54:	b.eq	a8 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv+0xa8>  // b.none
  58:	ldr	x8, [sp, #32]
  5c:	str	x8, [sp, #16]
  60:	ldr	x8, [sp, #16]
  64:	ldr	x8, [x8]
  68:	ldr	w9, [x8, #8]
  6c:	cbz	w9, 84 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv+0x84>
  70:	ldr	x8, [sp, #16]
  74:	ldr	x8, [x8]
  78:	ldr	w9, [x8, #8]
  7c:	cmp	w9, #0x1
  80:	b.ne	88 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv+0x88>  // b.any
  84:	b	98 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv+0x98>
  88:	mov	w8, #0x1                   	// #1
  8c:	and	w8, w8, #0x1
  90:	sturb	w8, [x29, #-1]
  94:	b	b4 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv+0xb4>
  98:	ldr	x8, [sp, #32]
  9c:	add	x8, x8, #0x10
  a0:	str	x8, [sp, #32]
  a4:	b	48 <_ZNK4llvm8CallBase27hasClobberingOperandBundlesEv+0x48>
  a8:	mov	w8, wzr
  ac:	and	w8, w8, #0x1
  b0:	sturb	w8, [x29, #-1]
  b4:	ldurb	w8, [x29, #-1]
  b8:	and	w0, w8, #0x1
  bc:	ldp	x29, x30, [sp, #80]
  c0:	add	sp, sp, #0x60
  c4:	ret

Disassembly of section .text._ZNK4llvm8CallBase17hasOperandBundlesEv:

0000000000000000 <_ZNK4llvm8CallBase17hasOperandBundlesEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm8CallBase17hasOperandBundlesEv>
  18:	cmp	w0, #0x0
  1c:	cset	w8, ne  // ne = any
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm8CallBase15bundle_op_infosEv:

0000000000000000 <_ZNK4llvm8CallBase15bundle_op_infosEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	str	x0, [sp, #24]
  10:	ldr	x8, [sp, #24]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm8CallBase15bundle_op_infosEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNK4llvm8CallBase15bundle_op_infosEv>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZNK4llvm8CallBase15bundle_op_infosEv>
  44:	stur	x0, [x29, #-16]
  48:	stur	x1, [x29, #-8]
  4c:	ldur	x0, [x29, #-16]
  50:	ldur	x1, [x29, #-8]
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeIPKNS_8CallBase12BundleOpInfoEE5beginEv:

0000000000000000 <_ZNK4llvm14iterator_rangeIPKNS_8CallBase12BundleOpInfoEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeIPKNS_8CallBase12BundleOpInfoEE3endEv:

0000000000000000 <_ZNK4llvm14iterator_rangeIPKNS_8CallBase12BundleOpInfoEE3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm10make_rangeIPKNS_8CallBase12BundleOpInfoEEENS_14iterator_rangeIT_EES6_S6_:

0000000000000000 <_ZN4llvm10make_rangeIPKNS_8CallBase12BundleOpInfoEEENS_14iterator_rangeIT_EES6_S6_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	sub	x9, x29, #0x18
  14:	add	x10, sp, #0x20
  18:	stur	x0, [x29, #-24]
  1c:	str	x1, [sp, #32]
  20:	mov	x0, x9
  24:	str	x8, [sp, #24]
  28:	str	x10, [sp, #16]
  2c:	bl	0 <_ZN4llvm10make_rangeIPKNS_8CallBase12BundleOpInfoEEENS_14iterator_rangeIT_EES6_S6_>
  30:	ldr	x1, [x0]
  34:	ldr	x0, [sp, #16]
  38:	str	x1, [sp, #8]
  3c:	bl	0 <_ZN4llvm10make_rangeIPKNS_8CallBase12BundleOpInfoEEENS_14iterator_rangeIT_EES6_S6_>
  40:	ldr	x2, [x0]
  44:	ldr	x0, [sp, #24]
  48:	ldr	x1, [sp, #8]
  4c:	bl	0 <_ZN4llvm10make_rangeIPKNS_8CallBase12BundleOpInfoEEENS_14iterator_rangeIT_EES6_S6_>
  50:	ldur	x0, [x29, #-16]
  54:	ldur	x1, [x29, #-8]
  58:	ldp	x29, x30, [sp, #64]
  5c:	add	sp, sp, #0x50
  60:	ret

Disassembly of section .text._ZSt4moveIRPKN4llvm8CallBase12BundleOpInfoEEONSt16remove_referenceIT_E4typeEOS7_:

0000000000000000 <_ZSt4moveIRPKN4llvm8CallBase12BundleOpInfoEEONSt16remove_referenceIT_E4typeEOS7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm14iterator_rangeIPKNS_8CallBase12BundleOpInfoEEC2ES4_S4_:

0000000000000000 <_ZN4llvm14iterator_rangeIPKNS_8CallBase12BundleOpInfoEEC2ES4_S4_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	add	x9, sp, #0x18
  14:	stur	x0, [x29, #-8]
  18:	stur	x1, [x29, #-16]
  1c:	str	x2, [sp, #24]
  20:	ldur	x10, [x29, #-8]
  24:	mov	x0, x8
  28:	str	x9, [sp, #16]
  2c:	str	x10, [sp, #8]
  30:	bl	0 <_ZN4llvm14iterator_rangeIPKNS_8CallBase12BundleOpInfoEEC2ES4_S4_>
  34:	ldr	x8, [x0]
  38:	ldr	x9, [sp, #8]
  3c:	str	x8, [x9]
  40:	ldr	x0, [sp, #16]
  44:	bl	0 <_ZN4llvm14iterator_rangeIPKNS_8CallBase12BundleOpInfoEEC2ES4_S4_>
  48:	ldr	x8, [x0]
  4c:	ldr	x9, [sp, #8]
  50:	str	x8, [x9, #8]
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZNK4llvm8CallBase13getAttributesEv:

0000000000000000 <_ZNK4llvm8CallBase13getAttributesEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp]
   8:	ldr	x8, [sp]
   c:	ldr	x8, [x8, #56]
  10:	str	x8, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm8CallBase13setAttributesENS_13AttributeListE:

0000000000000000 <_ZN4llvm8CallBase13setAttributesENS_13AttributeListE>:
   0:	sub	sp, sp, #0x10
   4:	str	x1, [sp, #8]
   8:	str	x0, [sp]
   c:	ldr	x8, [sp]
  10:	ldr	x9, [sp, #8]
  14:	str	x9, [x8, #56]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEKPNS_8CallInstEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEKPNS_8CallInstEPKS2_E4doitERS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEKPNS_8CallInstEPKS2_E4doitERS4_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEKPNS_8CallInstEPKS2_E4doitERS4_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEPKNS_8CallInstES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEPKNS_8CallInstES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_14FPMathOperatorEPKNS_8CallInstES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPNS_8CallInstEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIKPNS_8CallInstEE18getSimplifiedValueERS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm13simplify_typeIKPNS_8CallInstEE18getSimplifiedValueERS3_>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_14FPMathOperatorEPKNS_8CallInstEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_14FPMathOperatorEPKNS_8CallInstEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_14FPMathOperatorEPKNS_8CallInstEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_14FPMathOperatorEPKNS_8CallInstEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_14FPMathOperatorEPKNS_8CallInstEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_14FPMathOperatorEPKNS_8CallInstEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_14FPMathOperatorEPKNS_8CallInstEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_14FPMathOperatorEPKNS_8CallInstEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_14FPMathOperatorEPKNS_8CallInstEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_14FPMathOperatorEPKNS_8CallInstEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_14FPMathOperatorENS_8CallInstEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_14FPMathOperatorENS_8CallInstEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_14FPMathOperatorENS_8CallInstEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm14FPMathOperator7classofEPKNS_5ValueE:

0000000000000000 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-16]
  10:	ldur	x0, [x29, #-16]
  14:	bl	0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
  18:	str	x0, [sp, #32]
  1c:	ldr	x8, [sp, #32]
  20:	cbz	x8, 34 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x34>
  24:	ldr	x0, [sp, #32]
  28:	bl	0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
  2c:	stur	w0, [x29, #-20]
  30:	b	68 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x68>
  34:	ldur	x0, [x29, #-16]
  38:	bl	0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
  3c:	str	x0, [sp, #24]
  40:	ldr	x8, [sp, #24]
  44:	cbz	x8, 58 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x58>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
  50:	stur	w0, [x29, #-20]
  54:	b	68 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x68>
  58:	mov	w8, wzr
  5c:	and	w8, w8, #0x1
  60:	sturb	w8, [x29, #-1]
  64:	b	150 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x150>
  68:	ldur	w8, [x29, #-20]
  6c:	cmp	w8, #0xc
  70:	str	w8, [sp, #4]
  74:	b.eq	f0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xf0>  // b.none
  78:	b	7c <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x7c>
  7c:	ldr	w8, [sp, #4]
  80:	cmp	w8, #0xe
  84:	b.eq	f0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xf0>  // b.none
  88:	b	8c <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x8c>
  8c:	ldr	w8, [sp, #4]
  90:	cmp	w8, #0x10
  94:	b.eq	f0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xf0>  // b.none
  98:	b	9c <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x9c>
  9c:	ldr	w8, [sp, #4]
  a0:	cmp	w8, #0x12
  a4:	b.eq	f0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xf0>  // b.none
  a8:	b	ac <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xac>
  ac:	ldr	w8, [sp, #4]
  b0:	cmp	w8, #0x15
  b4:	b.eq	f0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xf0>  // b.none
  b8:	b	bc <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xbc>
  bc:	ldr	w8, [sp, #4]
  c0:	cmp	w8, #0x18
  c4:	b.eq	f0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xf0>  // b.none
  c8:	b	cc <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xcc>
  cc:	ldr	w8, [sp, #4]
  d0:	cmp	w8, #0x36
  d4:	b.eq	f0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xf0>  // b.none
  d8:	b	dc <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0xdc>
  dc:	ldr	w8, [sp, #4]
  e0:	subs	w9, w8, #0x37
  e4:	cmp	w9, #0x2
  e8:	b.ls	100 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x100>  // b.plast
  ec:	b	144 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x144>
  f0:	mov	w8, #0x1                   	// #1
  f4:	and	w8, w8, #0x1
  f8:	sturb	w8, [x29, #-1]
  fc:	b	150 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x150>
 100:	ldur	x0, [x29, #-16]
 104:	bl	0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
 108:	str	x0, [sp, #16]
 10c:	ldr	x0, [sp, #16]
 110:	bl	0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
 114:	str	x0, [sp, #8]
 118:	ldr	x8, [sp, #8]
 11c:	cbz	x8, 130 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x130>
 120:	ldr	x0, [sp, #8]
 124:	bl	0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
 128:	str	x0, [sp, #16]
 12c:	b	10c <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x10c>
 130:	ldr	x0, [sp, #16]
 134:	bl	0 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE>
 138:	and	w8, w0, #0x1
 13c:	sturb	w8, [x29, #-1]
 140:	b	150 <_ZN4llvm14FPMathOperator7classofEPKNS_5ValueE+0x150>
 144:	mov	w8, wzr
 148:	and	w8, w8, #0x1
 14c:	sturb	w8, [x29, #-1]
 150:	ldurb	w8, [x29, #-1]
 154:	and	w0, w8, #0x1
 158:	ldp	x29, x30, [sp, #64]
 15c:	add	sp, sp, #0x50
 160:	ret

Disassembly of section .text._ZN4llvm8dyn_castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_:

0000000000000000 <_ZN4llvm8dyn_castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm8dyn_castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  1c:	tbnz	w0, #0, 24 <_ZN4llvm8dyn_castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x24>
  20:	b	34 <_ZN4llvm8dyn_castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x34>
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm8dyn_castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  2c:	str	x0, [sp]
  30:	b	3c <_ZN4llvm8dyn_castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x3c>
  34:	mov	x8, xzr
  38:	str	x8, [sp]
  3c:	ldr	x8, [sp]
  40:	mov	x0, x8
  44:	ldp	x29, x30, [sp, #16]
  48:	add	sp, sp, #0x20
  4c:	ret

Disassembly of section .text._ZN4llvm8dyn_castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_:

0000000000000000 <_ZN4llvm8dyn_castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm8dyn_castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  1c:	tbnz	w0, #0, 24 <_ZN4llvm8dyn_castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x24>
  20:	b	34 <_ZN4llvm8dyn_castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x34>
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm8dyn_castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  2c:	str	x0, [sp]
  30:	b	3c <_ZN4llvm8dyn_castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x3c>
  34:	mov	x8, xzr
  38:	str	x8, [sp]
  3c:	ldr	x8, [sp]
  40:	mov	x0, x8
  44:	ldp	x29, x30, [sp, #16]
  48:	add	sp, sp, #0x20
  4c:	ret

Disassembly of section .text._ZNK4llvm12ConstantExpr9getOpcodeEv:

0000000000000000 <_ZNK4llvm12ConstantExpr9getOpcodeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm12ConstantExpr9getOpcodeEv>
  18:	and	w0, w0, #0xffff
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm8dyn_castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm8dyn_castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm8dyn_castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	tbnz	w0, #0, 24 <_ZN4llvm8dyn_castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x24>
  20:	b	34 <_ZN4llvm8dyn_castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm8dyn_castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  2c:	str	x0, [sp]
  30:	b	3c <_ZN4llvm8dyn_castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x3c>
  34:	mov	x8, xzr
  38:	str	x8, [sp]
  3c:	ldr	x8, [sp]
  40:	mov	x0, x8
  44:	ldp	x29, x30, [sp, #16]
  48:	add	sp, sp, #0x20
  4c:	ret

Disassembly of section .text._ZNK4llvm14SequentialType14getElementTypeEv:

0000000000000000 <_ZNK4llvm14SequentialType14getElementTypeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #24]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm4Type16isFPOrFPVectorTyEv:

0000000000000000 <_ZNK4llvm4Type16isFPOrFPVectorTyEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm4Type16isFPOrFPVectorTyEv>
  18:	bl	0 <_ZNK4llvm4Type16isFPOrFPVectorTyEv>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm3isaINS_11InstructionEPKNS_5ValueEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_11InstructionEPKNS_5ValueEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_11InstructionEPKNS_5ValueEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm4castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_:

0000000000000000 <_ZN4llvm4castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x44>
  40:	b	64 <_ZN4llvm4castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_11InstructionEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_11InstructionEKPKNS_5ValueES4_E4doitERS5_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_11InstructionEKPKNS_5ValueES4_E4doitERS5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11InstructionEKPKNS_5ValueES4_E4doitERS5_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11InstructionEKPKNS_5ValueES4_E4doitERS5_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_11InstructionEPKNS_5ValueES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_11InstructionEPKNS_5ValueES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_11InstructionEPKNS_5ValueES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPKNS_5ValueEE18getSimplifiedValueERS4_:

0000000000000000 <_ZN4llvm13simplify_typeIKPKNS_5ValueEE18getSimplifiedValueERS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm13simplify_typeIKPKNS_5ValueEE18getSimplifiedValueERS4_>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_11InstructionEPKNS_5ValueEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_11InstructionEPKNS_5ValueEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_11InstructionEPKNS_5ValueEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_11InstructionEPKNS_5ValueEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_11InstructionEPKNS_5ValueEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_11InstructionEPKNS_5ValueEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_11InstructionEPKNS_5ValueEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_11InstructionEPKNS_5ValueEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_11InstructionEPKNS_5ValueEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_11InstructionEPKNS_5ValueEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_11InstructionENS_5ValueEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_11InstructionENS_5ValueEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_11InstructionENS_5ValueEvE4doitERKS2_>
  18:	cmp	w0, #0x18
  1c:	cset	w8, cs  // cs = hs, nlast
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPKNS_5ValueEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIPKNS_5ValueEE18getSimplifiedValueERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_11InstructionEPKNS_5ValueES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_11InstructionEPKNS_5ValueES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm3isaINS_12ConstantExprEPKNS_5ValueEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_12ConstantExprEPKNS_5ValueEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_12ConstantExprEPKNS_5ValueEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm4castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_:

0000000000000000 <_ZN4llvm4castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x44>
  40:	b	64 <_ZN4llvm4castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_12ConstantExprEKNS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES7_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_12ConstantExprEKPKNS_5ValueES4_E4doitERS5_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_12ConstantExprEKPKNS_5ValueES4_E4doitERS5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_12ConstantExprEKPKNS_5ValueES4_E4doitERS5_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_12ConstantExprEKPKNS_5ValueES4_E4doitERS5_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_12ConstantExprEPKNS_5ValueES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_12ConstantExprEPKNS_5ValueES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_12ConstantExprEPKNS_5ValueES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_12ConstantExprEPKNS_5ValueEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_12ConstantExprEPKNS_5ValueEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_12ConstantExprEPKNS_5ValueEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_12ConstantExprEPKNS_5ValueEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_12ConstantExprEPKNS_5ValueEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_12ConstantExprEPKNS_5ValueEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_12ConstantExprEPKNS_5ValueEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_12ConstantExprEPKNS_5ValueEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_12ConstantExprEPKNS_5ValueEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_12ConstantExprEPKNS_5ValueEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_12ConstantExprENS_5ValueEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_12ConstantExprENS_5ValueEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_12ConstantExprENS_5ValueEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm12ConstantExpr7classofEPKNS_5ValueE:

0000000000000000 <_ZN4llvm12ConstantExpr7classofEPKNS_5ValueE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12ConstantExpr7classofEPKNS_5ValueE>
  18:	cmp	w0, #0x5
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_12ConstantExprEPKNS_5ValueES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_12ConstantExprEPKNS_5ValueES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm5Value24getSubclassDataFromValueEv:

0000000000000000 <_ZNK4llvm5Value24getSubclassDataFromValueEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrh	w0, [x8, #18]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm3isaINS_9ArrayTypeEPNS_4TypeEEEbRKT0_:

0000000000000000 <_ZN4llvm3isaINS_9ArrayTypeEPNS_4TypeEEEbRKT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3isaINS_9ArrayTypeEPNS_4TypeEEEbRKT0_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	mov	w9, #0x0                   	// #0
  20:	str	w9, [sp, #4]
  24:	tbnz	w0, #0, 2c <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x2c>
  28:	b	34 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #4]
  34:	ldr	w8, [sp, #4]
  38:	tbnz	w8, #0, 40 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x40>
  3c:	b	44 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x44>
  40:	b	64 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x64>
  44:	adrp	x0, 0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x108                 	// #264
  58:	adrp	x3, 0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	add	x0, sp, #0x8
  68:	bl	0 <_ZN4llvm4castINS_9ArrayTypeENS_4TypeEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_9ArrayTypeEKPNS_4TypeEPKS2_E4doitERS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEKPNS_4TypeEPKS2_E4doitERS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEKPNS_4TypeEPKS2_E4doitERS4_>
  2c:	and	w0, w0, #0x1
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13isa_impl_wrapINS_9ArrayTypeEPKNS_4TypeES4_E4doitERKS4_:

0000000000000000 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEPKNS_4TypeES4_E4doitERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm13isa_impl_wrapINS_9ArrayTypeEPKNS_4TypeES4_E4doitERKS4_>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIKPNS_4TypeEE18getSimplifiedValueERS3_:

0000000000000000 <_ZN4llvm13simplify_typeIKPNS_4TypeEE18getSimplifiedValueERS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm13simplify_typeIKPNS_4TypeEE18getSimplifiedValueERS3_>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_:

0000000000000000 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	w9, #0x0                   	// #0
  18:	str	w9, [sp, #4]
  1c:	cbz	x8, 28 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_+0x28>
  20:	mov	w8, #0x1                   	// #1
  24:	str	w8, [sp, #4]
  28:	ldr	w8, [sp, #4]
  2c:	tbnz	w8, #0, 34 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_+0x34>
  30:	b	38 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_+0x38>
  34:	b	58 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_+0x58>
  38:	adrp	x0, 0 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>
  3c:	add	x0, x0, #0x0
  40:	adrp	x1, 0 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>
  44:	add	x1, x1, #0x0
  48:	mov	w2, #0x69                  	// #105
  4c:	adrp	x3, 0 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>
  50:	add	x3, x3, #0x0
  54:	bl	0 <__assert_fail>
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZN4llvm11isa_impl_clINS_9ArrayTypeEPKNS_4TypeEE4doitES4_>
  60:	and	w0, w0, #0x1
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm8isa_implINS_9ArrayTypeENS_4TypeEvE4doitERKS2_:

0000000000000000 <_ZN4llvm8isa_implINS_9ArrayTypeENS_4TypeEvE4doitERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm8isa_implINS_9ArrayTypeENS_4TypeEvE4doitERKS2_>
  18:	and	w0, w0, #0x1
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm9ArrayType7classofEPKNS_4TypeE:

0000000000000000 <_ZN4llvm9ArrayType7classofEPKNS_4TypeE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm9ArrayType7classofEPKNS_4TypeE>
  18:	cmp	w0, #0xe
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm4Type9getTypeIDEv:

0000000000000000 <_ZNK4llvm4Type9getTypeIDEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #8]
  10:	and	w0, w9, #0xff
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPNS_4TypeEE18getSimplifiedValueERS2_:

0000000000000000 <_ZN4llvm13simplify_typeIPNS_4TypeEE18getSimplifiedValueERS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm16cast_convert_valINS_9ArrayTypeEPNS_4TypeES3_E4doitERKS3_:

0000000000000000 <_ZN4llvm16cast_convert_valINS_9ArrayTypeEPNS_4TypeES3_E4doitERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	str	x8, [sp]
  14:	ldr	x0, [sp]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm4Type13getScalarTypeEv:

0000000000000000 <_ZNK4llvm4Type13getScalarTypeEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm4Type13getScalarTypeEv>
  20:	tbnz	w0, #0, 28 <_ZNK4llvm4Type13getScalarTypeEv+0x28>
  24:	b	38 <_ZNK4llvm4Type13getScalarTypeEv+0x38>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNK4llvm4Type13getScalarTypeEv>
  30:	stur	x0, [x29, #-8]
  34:	b	40 <_ZNK4llvm4Type13getScalarTypeEv+0x40>
  38:	ldr	x8, [sp, #8]
  3c:	stur	x8, [x29, #-8]
  40:	ldur	x0, [x29, #-8]
  44:	ldp	x29, x30, [sp, #32]
  48:	add	sp, sp, #0x30
  4c:	ret

Disassembly of section .text._ZNK4llvm4Type17isFloatingPointTyEv:

0000000000000000 <_ZNK4llvm4Type17isFloatingPointTyEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  20:	mov	w9, #0x1                   	// #1
  24:	cmp	w0, #0x1
  28:	str	w9, [sp, #12]
  2c:	b.eq	a4 <_ZNK4llvm4Type17isFloatingPointTyEv+0xa4>  // b.none
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  38:	mov	w8, #0x1                   	// #1
  3c:	cmp	w0, #0x2
  40:	str	w8, [sp, #12]
  44:	b.eq	a4 <_ZNK4llvm4Type17isFloatingPointTyEv+0xa4>  // b.none
  48:	ldr	x0, [sp, #16]
  4c:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  50:	mov	w8, #0x1                   	// #1
  54:	cmp	w0, #0x3
  58:	str	w8, [sp, #12]
  5c:	b.eq	a4 <_ZNK4llvm4Type17isFloatingPointTyEv+0xa4>  // b.none
  60:	ldr	x0, [sp, #16]
  64:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  68:	mov	w8, #0x1                   	// #1
  6c:	cmp	w0, #0x4
  70:	str	w8, [sp, #12]
  74:	b.eq	a4 <_ZNK4llvm4Type17isFloatingPointTyEv+0xa4>  // b.none
  78:	ldr	x0, [sp, #16]
  7c:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  80:	mov	w8, #0x1                   	// #1
  84:	cmp	w0, #0x5
  88:	str	w8, [sp, #12]
  8c:	b.eq	a4 <_ZNK4llvm4Type17isFloatingPointTyEv+0xa4>  // b.none
  90:	ldr	x0, [sp, #16]
  94:	bl	0 <_ZNK4llvm4Type17isFloatingPointTyEv>
  98:	cmp	w0, #0x6
  9c:	cset	w8, eq  // eq = none
  a0:	str	w8, [sp, #12]
  a4:	ldr	w8, [sp, #12]
  a8:	and	w0, w8, #0x1
  ac:	ldp	x29, x30, [sp, #32]
  b0:	add	sp, sp, #0x30
  b4:	ret

Disassembly of section .text._ZNK4llvm4Type10isVectorTyEv:

0000000000000000 <_ZNK4llvm4Type10isVectorTyEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm4Type10isVectorTyEv>
  18:	cmp	w0, #0x10
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm4Type20getVectorElementTypeEv:

0000000000000000 <_ZNK4llvm4Type20getVectorElementTypeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNK4llvm4Type20getVectorElementTypeEv>
  20:	cmp	w0, #0x10
  24:	b.ne	2c <_ZNK4llvm4Type20getVectorElementTypeEv+0x2c>  // b.any
  28:	b	4c <_ZNK4llvm4Type20getVectorElementTypeEv+0x4c>
  2c:	adrp	x0, 0 <_ZNK4llvm4Type20getVectorElementTypeEv>
  30:	add	x0, x0, #0x0
  34:	adrp	x1, 0 <_ZNK4llvm4Type20getVectorElementTypeEv>
  38:	add	x1, x1, #0x0
  3c:	mov	w2, #0x179                 	// #377
  40:	adrp	x3, 0 <_ZNK4llvm4Type20getVectorElementTypeEv>
  44:	add	x3, x3, #0x0
  48:	bl	0 <__assert_fail>
  4c:	ldr	x8, [sp]
  50:	ldr	x9, [x8, #16]
  54:	ldr	x0, [x9]
  58:	ldp	x29, x30, [sp, #16]
  5c:	add	sp, sp, #0x20
  60:	ret

Disassembly of section .text._ZN4llvm13simplify_typeIPNS_8CallInstEE18getSimplifiedValueERS2_:

0000000000000000 <_ZN4llvm13simplify_typeIPNS_8CallInstEE18getSimplifiedValueERS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE:

0000000000000000 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #144]
   8:	add	x29, sp, #0x90
   c:	stur	x0, [x29, #-16]
  10:	stur	w1, [x29, #-20]
  14:	stur	x2, [x29, #-32]
  18:	stur	x3, [x29, #-40]
  1c:	stur	x4, [x29, #-48]
  20:	ldur	x8, [x29, #-16]
  24:	ldur	x0, [x29, #-32]
  28:	str	x8, [sp, #56]
  2c:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE>
  30:	ldur	x8, [x29, #-40]
  34:	cmp	x0, x8
  38:	b.ne	48 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE+0x48>  // b.any
  3c:	ldur	x8, [x29, #-32]
  40:	stur	x8, [x29, #-8]
  44:	b	100 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE+0x100>
  48:	ldur	x0, [x29, #-32]
  4c:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE>
  50:	stur	x0, [x29, #-56]
  54:	ldur	x8, [x29, #-56]
  58:	cbz	x8, 94 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE+0x94>
  5c:	ldr	x8, [sp, #56]
  60:	add	x0, x8, #0x40
  64:	ldur	w1, [x29, #-20]
  68:	ldur	x2, [x29, #-56]
  6c:	ldur	x3, [x29, #-40]
  70:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE>
  74:	ldur	x2, [x29, #-48]
  78:	ldr	x8, [sp, #56]
  7c:	str	x0, [sp, #48]
  80:	mov	x0, x8
  84:	ldr	x1, [sp, #48]
  88:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE>
  8c:	stur	x0, [x29, #-8]
  90:	b	100 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE+0x100>
  94:	ldur	w0, [x29, #-20]
  98:	ldur	x1, [x29, #-32]
  9c:	ldur	x2, [x29, #-40]
  a0:	add	x8, sp, #0x40
  a4:	str	w0, [sp, #44]
  a8:	mov	x0, x8
  ac:	adrp	x9, 0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE>
  b0:	add	x9, x9, #0x0
  b4:	str	x1, [sp, #32]
  b8:	mov	x1, x9
  bc:	str	x2, [sp, #24]
  c0:	str	x8, [sp, #16]
  c4:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE>
  c8:	ldr	w0, [sp, #44]
  cc:	ldr	x1, [sp, #32]
  d0:	ldr	x2, [sp, #24]
  d4:	ldr	x3, [sp, #16]
  d8:	mov	x8, xzr
  dc:	mov	x4, x8
  e0:	bl	0 <_ZN4llvm8CastInst6CreateENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineEPS1_>
  e4:	ldur	x2, [x29, #-48]
  e8:	ldr	x8, [sp, #56]
  ec:	str	x0, [sp, #8]
  f0:	mov	x0, x8
  f4:	ldr	x1, [sp, #8]
  f8:	bl	0 <_ZN4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE10CreateCastENS_11Instruction7CastOpsEPNS_5ValueEPNS_4TypeERKNS_5TwineE>
  fc:	stur	x0, [x29, #-8]
 100:	ldur	x0, [x29, #-8]
 104:	ldp	x29, x30, [sp, #144]
 108:	add	sp, sp, #0xa0
 10c:	ret

Disassembly of section .text._ZN4llvm8dyn_castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_:

0000000000000000 <_ZN4llvm8dyn_castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm8dyn_castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  1c:	tbnz	w0, #0, 24 <_ZN4llvm8dyn_castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x24>
  20:	b	34 <_ZN4llvm8dyn_castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x34>
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZN4llvm8dyn_castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_>
  2c:	str	x0, [sp]
  30:	b	3c <_ZN4llvm8dyn_castINS_8ConstantENS_5ValueEEENS_10cast_rettyIT_PT0_E8ret_typeES6_+0x3c>
  34:	mov	x8, xzr
  38:	str	x8, [sp]
  3c:	ldr	x8, [sp]
  40:	mov	x0, x8
  44:	ldp	x29, x30, [sp, #16]
  48:	add	sp, sp, #0x20
  4c:	ret

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertEPNS_8ConstantERKNS_5TwineE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertEPNS_8ConstantERKNS_5TwineE>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x0, [sp, #16]
  14:	add	sp, sp, #0x20
  18:	ret

Disassembly of section .text._ZNK4llvm14ConstantFolder10CreateCastENS_11Instruction7CastOpsEPNS_8ConstantEPNS_4TypeE:

0000000000000000 <_ZNK4llvm14ConstantFolder10CreateCastENS_11Instruction7CastOpsEPNS_8ConstantEPNS_4TypeE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	str	x2, [sp, #8]
  18:	str	x3, [sp]
  1c:	ldur	w0, [x29, #-12]
  20:	ldr	x1, [sp, #8]
  24:	ldr	x2, [sp]
  28:	mov	w8, wzr
  2c:	and	w3, w8, #0x1
  30:	bl	0 <_ZN4llvm12ConstantExpr7getCastEjPNS_8ConstantEPNS_4TypeEb>
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE:

0000000000000000 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	ldr	x2, [sp, #24]
  24:	ldr	x3, [x8, #8]
  28:	ldr	x9, [x8, #16]
  2c:	str	x9, [sp, #16]
  30:	ldr	x4, [sp, #16]
  34:	mov	x0, x8
  38:	str	x8, [sp, #8]
  3c:	bl	0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE>
  40:	ldur	x1, [x29, #-16]
  44:	ldr	x0, [sp, #8]
  48:	bl	0 <_ZNK4llvm9IRBuilderINS_14ConstantFolderENS_24IRBuilderDefaultInserterEE6InsertINS_8CastInstEEEPT_S7_RKNS_5TwineE>
  4c:	ldur	x0, [x29, #-16]
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZNKSt16initializer_listIPN4llvm5ValueEE5beginEv:

0000000000000000 <_ZNKSt16initializer_listIPN4llvm5ValueEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNKSt16initializer_listIPN4llvm5ValueEE3endEv:

0000000000000000 <_ZNKSt16initializer_listIPN4llvm5ValueEE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNKSt16initializer_listIPN4llvm5ValueEE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNKSt16initializer_listIPN4llvm5ValueEE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNKSt16initializer_listIPN4llvm5ValueEE4sizeEv:

0000000000000000 <_ZNKSt16initializer_listIPN4llvm5ValueEE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm11Instruction26setInstructionSubclassDataEt:

0000000000000000 <_ZN4llvm11Instruction26setInstructionSubclassDataEt>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	sturh	w1, [x29, #-10]
  14:	ldur	x8, [x29, #-8]
  18:	ldurh	w9, [x29, #-10]
  1c:	and	w9, w9, #0x8000
  20:	mov	w10, #0x0                   	// #0
  24:	str	x8, [sp, #8]
  28:	str	w10, [sp, #4]
  2c:	cbnz	w9, 38 <_ZN4llvm11Instruction26setInstructionSubclassDataEt+0x38>
  30:	mov	w8, #0x1                   	// #1
  34:	str	w8, [sp, #4]
  38:	ldr	w8, [sp, #4]
  3c:	tbnz	w8, #0, 44 <_ZN4llvm11Instruction26setInstructionSubclassDataEt+0x44>
  40:	b	48 <_ZN4llvm11Instruction26setInstructionSubclassDataEt+0x48>
  44:	b	68 <_ZN4llvm11Instruction26setInstructionSubclassDataEt+0x68>
  48:	adrp	x0, 0 <_ZN4llvm11Instruction26setInstructionSubclassDataEt>
  4c:	add	x0, x0, #0x0
  50:	adrp	x1, 0 <_ZN4llvm11Instruction26setInstructionSubclassDataEt>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0x2fd                 	// #765
  5c:	adrp	x3, 0 <_ZN4llvm11Instruction26setInstructionSubclassDataEt>
  60:	add	x3, x3, #0x0
  64:	bl	0 <__assert_fail>
  68:	ldr	x0, [sp, #8]
  6c:	bl	0 <_ZN4llvm11Instruction26setInstructionSubclassDataEt>
  70:	and	w8, w0, #0xffff
  74:	and	w8, w8, #0x8000
  78:	ldurh	w9, [x29, #-10]
  7c:	orr	w8, w8, w9
  80:	ldr	x0, [sp, #8]
  84:	mov	w1, w8
  88:	bl	0 <_ZN4llvm11Instruction26setInstructionSubclassDataEt>
  8c:	ldp	x29, x30, [sp, #32]
  90:	add	sp, sp, #0x30
  94:	ret

Disassembly of section .text._ZNK4llvm11Instruction30getSubclassDataFromInstructionEv:

0000000000000000 <_ZNK4llvm11Instruction30getSubclassDataFromInstructionEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm11Instruction30getSubclassDataFromInstructionEv>
  18:	and	w8, w0, #0xffff
  1c:	and	w0, w8, #0xffff7fff
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm11Instruction20setValueSubclassDataEt:

0000000000000000 <_ZN4llvm11Instruction20setValueSubclassDataEt>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	strh	w1, [sp, #6]
  14:	ldr	x0, [sp, #8]
  18:	ldrh	w1, [sp, #6]
  1c:	bl	0 <_ZN4llvm11Instruction20setValueSubclassDataEt>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm11Instruction24getSubclassDataFromValueEv:

0000000000000000 <_ZNK4llvm11Instruction24getSubclassDataFromValueEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm11Instruction24getSubclassDataFromValueEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm5Value20setValueSubclassDataEt:

0000000000000000 <_ZN4llvm5Value20setValueSubclassDataEt>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	strh	w1, [sp, #6]
   c:	ldr	x8, [sp, #8]
  10:	ldrh	w9, [sp, #6]
  14:	strh	w9, [x8, #18]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE13destroy_rangeEPS2_S4_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_8CallBaseELb1EE13destroy_rangeEPS2_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_8CallBaseEED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_8CallBaseEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_8CallBaseEED2Ev>
  20:	tbnz	w0, #0, 30 <_ZN4llvm15SmallVectorImplIPNS_8CallBaseEED2Ev+0x30>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_8CallBaseEED2Ev>
  2c:	bl	0 <free>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_8CallBaseEvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNSt6vectorIPKN4llvm8PassInfoESaIS3_EEC2Ev:

0000000000000000 <_ZNSt6vectorIPKN4llvm8PassInfoESaIS3_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt6vectorIPKN4llvm8PassInfoESaIS3_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPKN4llvm8PassInfoESaIS3_EEC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPKN4llvm8PassInfoESaIS3_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt12_Vector_baseIPKN4llvm8PassInfoESaIS3_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPKN4llvm8PassInfoESaIS3_EE12_Vector_implC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPKN4llvm8PassInfoESaIS3_EE12_Vector_implC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt12_Vector_baseIPKN4llvm8PassInfoESaIS3_EE12_Vector_implC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt12_Vector_baseIPKN4llvm8PassInfoESaIS3_EE12_Vector_implC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSaIPKN4llvm8PassInfoEEC2Ev:

0000000000000000 <_ZNSaIPKN4llvm8PassInfoEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaIPKN4llvm8PassInfoEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseIPKN4llvm8PassInfoESaIS3_EE17_Vector_impl_dataC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIPKN4llvm8PassInfoESaIS3_EE17_Vector_impl_dataC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	str	x8, [x9, #8]
  18:	str	x8, [x9, #16]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIPKN4llvm8PassInfoEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIPKN4llvm8PassInfoEEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt17reference_wrapperIN4llvm12PassRegistryEEC2IRS1_vPS1_EEOT_:

0000000000000000 <_ZNSt17reference_wrapperIN4llvm12PassRegistryEEC2IRS1_vPS1_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt17reference_wrapperIN4llvm12PassRegistryEEC2IRS1_vPS1_EEOT_>
  24:	bl	0 <_ZNSt17reference_wrapperIN4llvm12PassRegistryEEC2IRS1_vPS1_EEOT_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [x8]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt17reference_wrapperIN4llvm12PassRegistryEE6_S_funERS1_:

0000000000000000 <_ZNSt17reference_wrapperIN4llvm12PassRegistryEE6_S_funERS1_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt17reference_wrapperIN4llvm12PassRegistryEE6_S_funERS1_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt7forwardIRN4llvm12PassRegistryEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIRN4llvm12PassRegistryEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt11__addressofIN4llvm12PassRegistryEEPT_RS2_:

0000000000000000 <_ZSt11__addressofIN4llvm12PassRegistryEEPT_RS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_:

0000000000000000 <_ZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-16]
  1c:	str	x8, [sp, #40]
  20:	ldur	x8, [x29, #-24]
  24:	str	x8, [sp, #48]
  28:	add	x0, sp, #0x28
  2c:	bl	0 <_ZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_>
  30:	str	x0, [sp, #16]
  34:	adrp	x0, 0 <_ZSt15__once_callable>
  38:	ldr	x1, [x0]
  3c:	add	x0, x0, #0x0
  40:	blr	x1
  44:	mrs	x8, tpidr_el0
  48:	ldr	x9, [sp, #16]
  4c:	str	x9, [x8, x0]
  50:	add	x0, sp, #0x20
  54:	str	x8, [sp, #8]
  58:	bl	0 <_ZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_>
  5c:	str	x0, [sp]
  60:	adrp	x0, 0 <_ZSt11__once_call>
  64:	ldr	x1, [x0]
  68:	add	x0, x0, #0x0
  6c:	blr	x1
  70:	ldr	x8, [sp]
  74:	ldr	x9, [sp, #8]
  78:	str	x8, [x9, x0]
  7c:	ldur	x0, [x29, #-8]
  80:	adrp	x1, 0 <__once_proxy>
  84:	ldr	x1, [x1]
  88:	bl	0 <_ZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_>
  8c:	str	w0, [sp, #28]
  90:	ldr	w10, [sp, #28]
  94:	cbz	w10, a4 <_ZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_+0xa4>
  98:	b	9c <_ZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_+0x9c>
  9c:	ldr	w0, [sp, #28]
  a0:	bl	0 <_ZSt20__throw_system_errori>
  a4:	ldp	x29, x30, [sp, #80]
  a8:	add	sp, sp, #0x60
  ac:	ret

Disassembly of section .text._ZSt7forwardIRFPvRN4llvm12PassRegistryEEEOT_RNSt16remove_referenceIS6_E4typeE:

0000000000000000 <_ZSt7forwardIRFPvRN4llvm12PassRegistryEEEOT_RNSt16remove_referenceIS6_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardISt17reference_wrapperIN4llvm12PassRegistryEEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardISt17reference_wrapperIN4llvm12PassRegistryEEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt11__addressofIZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS3_EEEvRSt9once_flagOT_DpOT0_EUlvE_EPSB_RSB_:

0000000000000000 <_ZSt11__addressofIZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS3_EEEvRSt9once_flagOT_DpOT0_EUlvE_EPSB_RSB_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENKUlvE0_cvPFvvEEv:

0000000000000000 <_ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENKUlvE0_cvPFvvEEv>:
   0:	sub	sp, sp, #0x10
   4:	adrp	x8, 0 <_ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENKUlvE0_cvPFvvEEv>
   8:	add	x8, x8, #0x0
   c:	str	x0, [sp, #8]
  10:	mov	x0, x8
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENUlvE0_8__invokeEv:

0000000000000000 <_ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENUlvE0_8__invokeEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENUlvE0_8__invokeEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENKUlvE0_clEv:

0000000000000000 <_ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENKUlvE0_clEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	adrp	x0, 0 <_ZSt15__once_callable>
  14:	ldr	x1, [x0]
  18:	add	x0, x0, #0x0
  1c:	blr	x1
  20:	mrs	x8, tpidr_el0
  24:	ldr	x0, [x8, x0]
  28:	bl	0 <_ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENKUlvE0_clEv>
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENKUlvE_clEv:

0000000000000000 <_ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENKUlvE_clEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x0, [x8]
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENKUlvE_clEv>
  20:	ldr	x8, [sp, #16]
  24:	ldr	x9, [x8, #8]
  28:	str	x0, [sp, #8]
  2c:	mov	x0, x9
  30:	bl	0 <_ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENKUlvE_clEv>
  34:	ldr	x1, [sp, #8]
  38:	str	x0, [sp]
  3c:	mov	x0, x1
  40:	ldr	x1, [sp]
  44:	bl	0 <_ZZSt9call_onceIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEEvRSt9once_flagOT_DpOT0_ENKUlvE_clEv>
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZSt8__invokeIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEENSt15__invoke_resultIT_JDpT0_EE4typeEOS9_DpOSA_:

0000000000000000 <_ZSt8__invokeIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEENSt15__invoke_resultIT_JDpT0_EE4typeEOS9_DpOSA_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	bl	0 <_ZSt8__invokeIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEENSt15__invoke_resultIT_JDpT0_EE4typeEOS9_DpOSA_>
  1c:	ldur	x8, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	bl	0 <_ZSt8__invokeIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEENSt15__invoke_resultIT_JDpT0_EE4typeEOS9_DpOSA_>
  2c:	ldurb	w9, [x29, #-17]
  30:	str	x0, [sp, #8]
  34:	mov	w0, w9
  38:	ldr	x1, [sp, #16]
  3c:	ldr	x2, [sp, #8]
  40:	bl	0 <_ZSt8__invokeIRFPvRN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEENSt15__invoke_resultIT_JDpT0_EE4typeEOS9_DpOSA_>
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZSt13__invoke_implIPvRFS0_RN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEET_St14__invoke_otherOT0_DpOT1_:

0000000000000000 <_ZSt13__invoke_implIPvRFS0_RN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEET_St14__invoke_otherOT0_DpOT1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	sturb	w0, [x29, #-1]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZSt13__invoke_implIPvRFS0_RN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEET_St14__invoke_otherOT0_DpOT1_>
  20:	ldr	x8, [sp, #8]
  24:	str	x0, [sp]
  28:	mov	x0, x8
  2c:	bl	0 <_ZSt13__invoke_implIPvRFS0_RN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEET_St14__invoke_otherOT0_DpOT1_>
  30:	bl	0 <_ZSt13__invoke_implIPvRFS0_RN4llvm12PassRegistryEEJSt17reference_wrapperIS2_EEET_St14__invoke_otherOT0_DpOT1_>
  34:	ldr	x8, [sp]
  38:	blr	x8
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNKSt17reference_wrapperIN4llvm12PassRegistryEEcvRS1_Ev:

0000000000000000 <_ZNKSt17reference_wrapperIN4llvm12PassRegistryEEcvRS1_Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt17reference_wrapperIN4llvm12PassRegistryEEcvRS1_Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt17reference_wrapperIN4llvm12PassRegistryEE3getEv:

0000000000000000 <_ZNKSt17reference_wrapperIN4llvm12PassRegistryEE3getEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret
