	component sys is
		port (
			clk_clk        : in  std_logic                     := 'X';             -- clk
			reset_reset_n  : in  std_logic                     := 'X';             -- reset_n
			pio0out_export : out std_logic_vector(31 downto 0);                    -- export
			pio1in_export  : in  std_logic_vector(7 downto 0)  := (others => 'X')  -- export
		);
	end component sys;

