
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104985                       # Number of seconds simulated
sim_ticks                                104984855500                       # Number of ticks simulated
final_tick                               16549386768500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  75621                       # Simulator instruction rate (inst/s)
host_op_rate                                    99427                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               79390655                       # Simulator tick rate (ticks/s)
host_mem_usage                                2862036                       # Number of bytes of host memory used
host_seconds                                  1322.38                       # Real time elapsed on the host
sim_insts                                   100000004                       # Number of instructions simulated
sim_ops                                     131480909                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst               896                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data         172247360                       # Number of bytes read from this memory
system.physmem.bytes_read::total            172248256                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst          896                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total             896                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     82519424                       # Number of bytes written to this memory
system.physmem.bytes_written::total          82519424                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                 14                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            2691365                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               2691379                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks         1289366                       # Number of write requests responded to by this memory
system.physmem.num_writes::total              1289366                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                 8535                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data           1640687689                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              1640696224                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst            8535                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total               8535                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         786012645                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              786012645                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         786012645                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                8535                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data          1640687689                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             2426708869                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                        2691998                       # number of replacements
system.l2.tagsinuse                       4090.344480                       # Cycle average of tags in use
system.l2.total_refs                          1696145                       # Total number of references to valid blocks.
system.l2.sampled_refs                        2696093                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.629112                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   16444891000000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            12.740267                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.028890                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            4077.575323                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.003110                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000007                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.995502                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.998619                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data               221209                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  221209                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1479740                       # number of Writeback hits
system.l2.Writeback_hits::total               1479740                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               5048                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5048                       # number of ReadExReq hits
system.l2.demand_hits::cpu.data                226257                       # number of demand (read+write) hits
system.l2.demand_hits::total                   226257                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               226257                       # number of overall hits
system.l2.overall_hits::total                  226257                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                 14                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data            2691277                       # number of ReadReq misses
system.l2.ReadReq_misses::total               2691291                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data               89                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  89                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                  14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2691366                       # number of demand (read+write) misses
system.l2.demand_misses::total                2691380                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                 14                       # number of overall misses
system.l2.overall_misses::cpu.data            2691366                       # number of overall misses
system.l2.overall_misses::total               2691380                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst       873500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data 154568712000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    154569585500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data      4822000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4822000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst        873500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  154573534000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     154574407500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst       873500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 154573534000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    154574407500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst               14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          2912486                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2912500                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1479740                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1479740                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           5137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5137                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst                14                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2917623                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2917637                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst               14                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2917623                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2917637                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.924048                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.924048                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.017325                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.017325                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.922452                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.922452                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.922452                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.922452                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 62392.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 57433.222964                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 57433.248764                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 54179.775281                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 54179.775281                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 62392.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 57433.115377                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 57433.141177                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 62392.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 57433.115377                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 57433.141177                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1289366                       # number of writebacks
system.l2.writebacks::total                   1289366                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst            14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data       2691277                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          2691291                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           89                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             89                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst             14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2691366                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2691380                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst            14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2691366                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2691380                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst       705000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data 121789054000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 121789759000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      3723000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3723000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst       705000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 121792777000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 121793482000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst       705000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 121792777000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 121793482000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.924048                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.924048                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.017325                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.017325                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.922452                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.922452                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.922452                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.922452                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 50357.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 45253.258583                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 45253.285133                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 41831.460674                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41831.460674                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 50357.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 45253.145429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 45253.171979                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 50357.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 45253.145429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 45253.171979                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                10211809                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10211809                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            201593                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3525651                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3499287                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.252223                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        209969711                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           11169940                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      113110949                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    10211809                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3499287                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      23548656                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2504475                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               78827429                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  11059209                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  8592                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          115829179                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.300213                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.693631                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 92280692     79.67%     79.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   213995      0.18%     79.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   193428      0.17%     80.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    30259      0.03%     80.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2883314      2.49%     82.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  7489980      6.47%     89.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   485937      0.42%     89.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      405      0.00%     89.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 12251169     10.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            115829179                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.048635                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.538701                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 15937865                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              74168761                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  19420806                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               4018585                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2283154                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              149961848                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                2283154                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 21201712                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                46854134                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  17986472                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              27503700                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              149201575                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 43185                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               10992807                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents              15180521                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           179668181                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             453741460                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        453741460                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps             158232972                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 21435113                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  60329529                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             27805943                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            26744541                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               270                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               26                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  148615642                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 138614096                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             58112                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        17133970                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     36998340                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     115829179                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.196711                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.588297                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            58811241     50.77%     50.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            17547132     15.15%     65.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            17039796     14.71%     80.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            12273396     10.60%     91.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5366826      4.63%     95.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2080290      1.80%     97.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              675056      0.58%     98.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2035442      1.76%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       115829179                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 3726320     41.49%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     41.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2901169     32.31%     73.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               2352774     26.20%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                92      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              88009378     63.49%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             25430529     18.35%     81.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            25174097     18.16%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              138614096                       # Type of FU issued
system.cpu.iq.rate                           0.660162                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     8980263                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.064786                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          402095746                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         165749651                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    138119269                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              147594267                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              476                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3708145                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2389234                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         22116                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2283154                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                33958598                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               2554923                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           148615642                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             11330                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              27805943                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             26744541                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                1709189                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1927                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             44                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          50845                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       169812                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               220657                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             138431325                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              25327873                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            182771                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     50496385                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  8876565                       # Number of branches executed
system.cpu.iew.exec_stores                   25168512                       # Number of stores executed
system.cpu.iew.exec_rate                     0.659292                       # Inst execution rate
system.cpu.iew.wb_sent                      138122425                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     138119269                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 101201727                       # num instructions producing a value
system.cpu.iew.wb_consumers                 206971489                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.657806                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.488965                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        17134886                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts            201593                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    113546025                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.157953                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.086204                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     64778652     57.05%     57.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     26255927     23.12%     80.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3775223      3.32%     83.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      8312534      7.32%     90.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1087355      0.96%     91.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1222336      1.08%     92.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1274752      1.12%     93.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        86646      0.08%     94.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      6752600      5.95%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    113546025                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000004                       # Number of instructions committed
system.cpu.commit.committedOps              131480909                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       48453084                       # Number of memory references committed
system.cpu.commit.loads                      24097787                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    8581311                       # Number of branches committed
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 131480908                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               6752600                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    255409220                       # The number of ROB reads
system.cpu.rob.rob_writes                   299514828                       # The number of ROB writes
system.cpu.timesIdled                         1926816                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        94140532                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000004                       # Number of Instructions Simulated
system.cpu.committedOps                     131480909                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000004                       # Number of Instructions Simulated
system.cpu.cpi                               2.099697                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.099697                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.476259                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.476259                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                346215231                       # number of integer regfile reads
system.cpu.int_regfile_writes               165212704                       # number of integer regfile writes
system.cpu.misc_regfile_reads                69315326                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                 13.999938                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11059183                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                     14                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               789941.642857                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst      13.999938                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.027344                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.027344                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     11059183                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11059183                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      11059183                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11059183                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     11059183                       # number of overall hits
system.cpu.icache.overall_hits::total        11059183                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst           26                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            26                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst           26                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             26                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst           26                       # number of overall misses
system.cpu.icache.overall_misses::total            26                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      1380000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1380000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      1380000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1380000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      1380000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1380000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     11059209                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11059209                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     11059209                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11059209                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     11059209                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11059209                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53076.923077                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53076.923077                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 53076.923077                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53076.923077                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 53076.923077                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53076.923077                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           12                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst           14                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst           14                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst       888000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       888000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst       888000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       888000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst       888000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       888000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 63428.571429                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63428.571429                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 63428.571429                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63428.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 63428.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63428.571429                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                2917110                       # number of replacements
system.cpu.dcache.tagsinuse                511.912816                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 45560463                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                2917622                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  15.615615                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           16444493694000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.912816                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999830                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999830                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     21210338                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21210338                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     24350125                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       24350125                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      45560463                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45560463                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     45560463                       # number of overall hits
system.cpu.dcache.overall_hits::total        45560463                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      4093332                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4093332                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         5163                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5163                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      4098495                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4098495                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      4098495                       # number of overall misses
system.cpu.dcache.overall_misses::total       4098495                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 222161270000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 222161270000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     71245881                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     71245881                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 222232515881                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 222232515881                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 222232515881                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 222232515881                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     25303670                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     25303670                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     24355288                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     24355288                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     49658958                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     49658958                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     49658958                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     49658958                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.161768                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.161768                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000212                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000212                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.082533                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.082533                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.082533                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.082533                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54273.943575                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54273.943575                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13799.318420                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13799.318420                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54222.956446                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54222.956446                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54222.956446                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54222.956446                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       881213                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             86103                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.234405                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1479740                       # number of writebacks
system.cpu.dcache.writebacks::total           1479740                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1180845                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1180845                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           26                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1180871                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1180871                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1180871                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1180871                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2912487                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2912487                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         5137                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5137                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2917624                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2917624                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2917624                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2917624                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 159943279000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 159943279000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     60795881                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     60795881                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 160004074881                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 160004074881                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 160004074881                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 160004074881                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.115101                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.115101                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000211                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000211                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.058753                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.058753                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.058753                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.058753                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54916.392417                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54916.392417                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11834.899942                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11834.899942                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 54840.539727                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54840.539727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 54840.539727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54840.539727                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
