{C:/Users/Guilherme Xavier/Documents/GitHub/turma2022-2_vhdl/Aulas/Aula005/a005a_std_logic_tb.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/Guilherme Xavier/Documents/GitHub/turma2022-2_vhdl/Aulas/Aula005/a005a_std_logic_tb.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity a005a_std_logic_tb
-- Compiling architecture sim of a005a_std_logic_tb

} {} {}}
