INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/regWriteData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regWriteData
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/regWriteAddress.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regWriteAddress
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/regFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/nextPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nextPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/Jext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Jext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/insROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module insROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/dataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/ALU_dataB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_dataB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/ALU_dataA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_dataA
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/ALU_dataA.v:24]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/Hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/debouncing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncing
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/CPU_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_top
WARNING: [VRFC 10-1315] redeclaration of ansi port InsMemRW is not allowed [D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/CPU_top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/CLK_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLK_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.srcs/sources_1/new/imp_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imp_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sophomore/ECOP-2018/ECOP-17343155-02/CPU_imp/CPU_imp.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
