 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 50
Design : WallaceTreeMultiplier
Version: U-2022.12-SP7
Date   : Sun Dec 24 12:12:45 2023
****************************************

Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c
Wire Load Model Mode: top

  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/CO (FA_X1)       0.08       2.52 f
  WT/add_30_root_add_0_root_add_60/U1_27/CO (FA_X1)       0.08       2.61 f
  WT/add_30_root_add_0_root_add_60/U1_28/CO (FA_X1)       0.08       2.69 f
  WT/add_30_root_add_0_root_add_60/U1_29/CO (FA_X1)       0.08       2.77 f
  WT/add_30_root_add_0_root_add_60/U1_30/CO (FA_X1)       0.08       2.85 f
  WT/add_30_root_add_0_root_add_60/U1_31/CO (FA_X1)       0.08       2.93 f
  WT/add_30_root_add_0_root_add_60/U1_32/CO (FA_X1)       0.08       3.01 f
  WT/add_30_root_add_0_root_add_60/U10/ZN (AOI21_X1)      0.05       3.06 r
  WT/add_30_root_add_0_root_add_60/U9/ZN (AOI21_X1)       0.03       3.09 f
  WT/add_30_root_add_0_root_add_60/U8/ZN (AND2_X1)        0.04       3.14 f
  WT/add_30_root_add_0_root_add_60/U7/ZN (OAI22_X1)       0.06       3.20 r
  WT/add_30_root_add_0_root_add_60/U2/ZN (INV_X1)         0.03       3.23 f
  WT/add_30_root_add_0_root_add_60/U12/ZN (OAI21_X1)      0.03       3.26 r
  WT/add_30_root_add_0_root_add_60/U11/ZN (OAI21_X1)      0.04       3.30 f
  WT/add_30_root_add_0_root_add_60/U15/Z (XOR2_X1)        0.04       3.33 r
  WT/add_30_root_add_0_root_add_60/U1/Z (BUF_X1)          0.04       3.37 r
  WT/add_30_root_add_0_root_add_60/U3/Z (BUF_X1)          0.12       3.49 r
  WT/add_30_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_30)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/B[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/U1_36/S (FA_X1)         0.16       3.64 f
  WT/add_2_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/A[36] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/U1_36/CO (FA_X1)        0.09       3.73 f
  WT/add_0_root_add_0_root_add_60/U1_37/CO (FA_X1)        0.08       3.81 f
  WT/add_0_root_add_0_root_add_60/U1_38/CO (FA_X1)        0.08       3.90 f
  WT/add_0_root_add_0_root_add_60/U1_39/CO (FA_X1)        0.08       3.98 f
  WT/add_0_root_add_0_root_add_60/U1_40/CO (FA_X1)        0.08       4.06 f
  WT/add_0_root_add_0_root_add_60/U1_41/CO (FA_X1)        0.08       4.14 f
  WT/add_0_root_add_0_root_add_60/U1_42/CO (FA_X1)        0.08       4.22 f
  WT/add_0_root_add_0_root_add_60/U1_43/CO (FA_X1)        0.08       4.30 f
  WT/add_0_root_add_0_root_add_60/U1_44/CO (FA_X1)        0.08       4.38 f
  WT/add_0_root_add_0_root_add_60/U1_45/CO (FA_X1)        0.08       4.46 f
  WT/add_0_root_add_0_root_add_60/U1_46/CO (FA_X1)        0.08       4.54 f
  WT/add_0_root_add_0_root_add_60/U1_47/CO (FA_X1)        0.08       4.62 f
  WT/add_0_root_add_0_root_add_60/U1_48/CO (FA_X1)        0.08       4.70 f
  WT/add_0_root_add_0_root_add_60/U1_49/CO (FA_X1)        0.08       4.78 f
  WT/add_0_root_add_0_root_add_60/U1_50/CO (FA_X1)        0.08       4.87 f
  WT/add_0_root_add_0_root_add_60/U1_51/CO (FA_X1)        0.08       4.95 f
  WT/add_0_root_add_0_root_add_60/U1_52/CO (FA_X1)        0.08       5.03 f
  WT/add_0_root_add_0_root_add_60/U1_53/CO (FA_X1)        0.08       5.11 f
  WT/add_0_root_add_0_root_add_60/U1_54/CO (FA_X1)        0.08       5.19 f
  WT/add_0_root_add_0_root_add_60/U1_55/CO (FA_X1)        0.08       5.27 f
  WT/add_0_root_add_0_root_add_60/U1_56/CO (FA_X1)        0.08       5.35 f
  WT/add_0_root_add_0_root_add_60/U1_57/CO (FA_X1)        0.08       5.43 f
  WT/add_0_root_add_0_root_add_60/U1_58/CO (FA_X1)        0.08       5.51 f
  WT/add_0_root_add_0_root_add_60/U1_59/CO (FA_X1)        0.08       5.59 f
  WT/add_0_root_add_0_root_add_60/U1_60/CO (FA_X1)        0.08       5.67 f
  WT/add_0_root_add_0_root_add_60/U1_61/CO (FA_X1)        0.08       5.75 f
  WT/add_0_root_add_0_root_add_60/U1_62/CO (FA_X1)        0.08       5.84 f
  WT/add_0_root_add_0_root_add_60/U1_63/S (FA_X1)         0.11       5.95 r
  WT/add_0_root_add_0_root_add_60/SUM[63] (wallace_multiplier_DW01_add_0)
                                                          0.00       5.95 r
  WT/OUT[63] (wallace_multiplier)                         0.00       5.95 r
  registerOut/in[63] (Register64bit)                      0.00       5.95 r
  registerOut/U5/ZN (AND2_X1)                             0.04       5.98 r
  registerOut/out_reg_63_/D (DFF_X1)                      0.01       5.99 r
  data arrival time                                                  5.99

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_63_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -5.99
  --------------------------------------------------------------------------
  slack (MET)                                                        8.88


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/CO (FA_X1)       0.08       2.52 f
  WT/add_30_root_add_0_root_add_60/U1_27/CO (FA_X1)       0.08       2.61 f
  WT/add_30_root_add_0_root_add_60/U1_28/CO (FA_X1)       0.08       2.69 f
  WT/add_30_root_add_0_root_add_60/U1_29/CO (FA_X1)       0.08       2.77 f
  WT/add_30_root_add_0_root_add_60/U1_30/CO (FA_X1)       0.08       2.85 f
  WT/add_30_root_add_0_root_add_60/U1_31/CO (FA_X1)       0.08       2.93 f
  WT/add_30_root_add_0_root_add_60/U1_32/CO (FA_X1)       0.08       3.01 f
  WT/add_30_root_add_0_root_add_60/U10/ZN (AOI21_X1)      0.05       3.06 r
  WT/add_30_root_add_0_root_add_60/U9/ZN (AOI21_X1)       0.03       3.09 f
  WT/add_30_root_add_0_root_add_60/U8/ZN (AND2_X1)        0.04       3.14 f
  WT/add_30_root_add_0_root_add_60/U7/ZN (OAI22_X1)       0.06       3.20 r
  WT/add_30_root_add_0_root_add_60/U2/ZN (INV_X1)         0.03       3.23 f
  WT/add_30_root_add_0_root_add_60/U12/ZN (OAI21_X1)      0.03       3.26 r
  WT/add_30_root_add_0_root_add_60/U11/ZN (OAI21_X1)      0.04       3.30 f
  WT/add_30_root_add_0_root_add_60/U15/Z (XOR2_X1)        0.04       3.33 r
  WT/add_30_root_add_0_root_add_60/U1/Z (BUF_X1)          0.04       3.37 r
  WT/add_30_root_add_0_root_add_60/U3/Z (BUF_X1)          0.12       3.49 r
  WT/add_30_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_30)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/B[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/U1_36/S (FA_X1)         0.16       3.64 f
  WT/add_2_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/A[36] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/U1_36/CO (FA_X1)        0.09       3.73 f
  WT/add_0_root_add_0_root_add_60/U1_37/CO (FA_X1)        0.08       3.81 f
  WT/add_0_root_add_0_root_add_60/U1_38/CO (FA_X1)        0.08       3.90 f
  WT/add_0_root_add_0_root_add_60/U1_39/CO (FA_X1)        0.08       3.98 f
  WT/add_0_root_add_0_root_add_60/U1_40/CO (FA_X1)        0.08       4.06 f
  WT/add_0_root_add_0_root_add_60/U1_41/CO (FA_X1)        0.08       4.14 f
  WT/add_0_root_add_0_root_add_60/U1_42/CO (FA_X1)        0.08       4.22 f
  WT/add_0_root_add_0_root_add_60/U1_43/CO (FA_X1)        0.08       4.30 f
  WT/add_0_root_add_0_root_add_60/U1_44/CO (FA_X1)        0.08       4.38 f
  WT/add_0_root_add_0_root_add_60/U1_45/CO (FA_X1)        0.08       4.46 f
  WT/add_0_root_add_0_root_add_60/U1_46/CO (FA_X1)        0.08       4.54 f
  WT/add_0_root_add_0_root_add_60/U1_47/CO (FA_X1)        0.08       4.62 f
  WT/add_0_root_add_0_root_add_60/U1_48/CO (FA_X1)        0.08       4.70 f
  WT/add_0_root_add_0_root_add_60/U1_49/CO (FA_X1)        0.08       4.78 f
  WT/add_0_root_add_0_root_add_60/U1_50/CO (FA_X1)        0.08       4.87 f
  WT/add_0_root_add_0_root_add_60/U1_51/CO (FA_X1)        0.08       4.95 f
  WT/add_0_root_add_0_root_add_60/U1_52/CO (FA_X1)        0.08       5.03 f
  WT/add_0_root_add_0_root_add_60/U1_53/CO (FA_X1)        0.08       5.11 f
  WT/add_0_root_add_0_root_add_60/U1_54/CO (FA_X1)        0.08       5.19 f
  WT/add_0_root_add_0_root_add_60/U1_55/CO (FA_X1)        0.08       5.27 f
  WT/add_0_root_add_0_root_add_60/U1_56/CO (FA_X1)        0.08       5.35 f
  WT/add_0_root_add_0_root_add_60/U1_57/CO (FA_X1)        0.08       5.43 f
  WT/add_0_root_add_0_root_add_60/U1_58/CO (FA_X1)        0.08       5.51 f
  WT/add_0_root_add_0_root_add_60/U1_59/CO (FA_X1)        0.08       5.59 f
  WT/add_0_root_add_0_root_add_60/U1_60/CO (FA_X1)        0.08       5.67 f
  WT/add_0_root_add_0_root_add_60/U1_61/CO (FA_X1)        0.08       5.75 f
  WT/add_0_root_add_0_root_add_60/U1_62/S (FA_X1)         0.11       5.87 r
  WT/add_0_root_add_0_root_add_60/SUM[62] (wallace_multiplier_DW01_add_0)
                                                          0.00       5.87 r
  WT/OUT[62] (wallace_multiplier)                         0.00       5.87 r
  registerOut/in[62] (Register64bit)                      0.00       5.87 r
  registerOut/U6/ZN (AND2_X1)                             0.04       5.90 r
  registerOut/out_reg_62_/D (DFF_X1)                      0.01       5.91 r
  data arrival time                                                  5.91

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_62_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -5.91
  --------------------------------------------------------------------------
  slack (MET)                                                        8.96


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/CO (FA_X1)       0.08       2.52 f
  WT/add_30_root_add_0_root_add_60/U1_27/CO (FA_X1)       0.08       2.61 f
  WT/add_30_root_add_0_root_add_60/U1_28/CO (FA_X1)       0.08       2.69 f
  WT/add_30_root_add_0_root_add_60/U1_29/CO (FA_X1)       0.08       2.77 f
  WT/add_30_root_add_0_root_add_60/U1_30/CO (FA_X1)       0.08       2.85 f
  WT/add_30_root_add_0_root_add_60/U1_31/CO (FA_X1)       0.08       2.93 f
  WT/add_30_root_add_0_root_add_60/U1_32/CO (FA_X1)       0.08       3.01 f
  WT/add_30_root_add_0_root_add_60/U10/ZN (AOI21_X1)      0.05       3.06 r
  WT/add_30_root_add_0_root_add_60/U9/ZN (AOI21_X1)       0.03       3.09 f
  WT/add_30_root_add_0_root_add_60/U8/ZN (AND2_X1)        0.04       3.14 f
  WT/add_30_root_add_0_root_add_60/U7/ZN (OAI22_X1)       0.06       3.20 r
  WT/add_30_root_add_0_root_add_60/U2/ZN (INV_X1)         0.03       3.23 f
  WT/add_30_root_add_0_root_add_60/U12/ZN (OAI21_X1)      0.03       3.26 r
  WT/add_30_root_add_0_root_add_60/U11/ZN (OAI21_X1)      0.04       3.30 f
  WT/add_30_root_add_0_root_add_60/U15/Z (XOR2_X1)        0.04       3.33 r
  WT/add_30_root_add_0_root_add_60/U1/Z (BUF_X1)          0.04       3.37 r
  WT/add_30_root_add_0_root_add_60/U3/Z (BUF_X1)          0.12       3.49 r
  WT/add_30_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_30)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/B[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/U1_36/S (FA_X1)         0.16       3.64 f
  WT/add_2_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/A[36] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/U1_36/CO (FA_X1)        0.09       3.73 f
  WT/add_0_root_add_0_root_add_60/U1_37/CO (FA_X1)        0.08       3.81 f
  WT/add_0_root_add_0_root_add_60/U1_38/CO (FA_X1)        0.08       3.90 f
  WT/add_0_root_add_0_root_add_60/U1_39/CO (FA_X1)        0.08       3.98 f
  WT/add_0_root_add_0_root_add_60/U1_40/CO (FA_X1)        0.08       4.06 f
  WT/add_0_root_add_0_root_add_60/U1_41/CO (FA_X1)        0.08       4.14 f
  WT/add_0_root_add_0_root_add_60/U1_42/CO (FA_X1)        0.08       4.22 f
  WT/add_0_root_add_0_root_add_60/U1_43/CO (FA_X1)        0.08       4.30 f
  WT/add_0_root_add_0_root_add_60/U1_44/CO (FA_X1)        0.08       4.38 f
  WT/add_0_root_add_0_root_add_60/U1_45/CO (FA_X1)        0.08       4.46 f
  WT/add_0_root_add_0_root_add_60/U1_46/CO (FA_X1)        0.08       4.54 f
  WT/add_0_root_add_0_root_add_60/U1_47/CO (FA_X1)        0.08       4.62 f
  WT/add_0_root_add_0_root_add_60/U1_48/CO (FA_X1)        0.08       4.70 f
  WT/add_0_root_add_0_root_add_60/U1_49/CO (FA_X1)        0.08       4.78 f
  WT/add_0_root_add_0_root_add_60/U1_50/CO (FA_X1)        0.08       4.87 f
  WT/add_0_root_add_0_root_add_60/U1_51/CO (FA_X1)        0.08       4.95 f
  WT/add_0_root_add_0_root_add_60/U1_52/CO (FA_X1)        0.08       5.03 f
  WT/add_0_root_add_0_root_add_60/U1_53/CO (FA_X1)        0.08       5.11 f
  WT/add_0_root_add_0_root_add_60/U1_54/CO (FA_X1)        0.08       5.19 f
  WT/add_0_root_add_0_root_add_60/U1_55/CO (FA_X1)        0.08       5.27 f
  WT/add_0_root_add_0_root_add_60/U1_56/CO (FA_X1)        0.08       5.35 f
  WT/add_0_root_add_0_root_add_60/U1_57/CO (FA_X1)        0.08       5.43 f
  WT/add_0_root_add_0_root_add_60/U1_58/CO (FA_X1)        0.08       5.51 f
  WT/add_0_root_add_0_root_add_60/U1_59/CO (FA_X1)        0.08       5.59 f
  WT/add_0_root_add_0_root_add_60/U1_60/CO (FA_X1)        0.08       5.67 f
  WT/add_0_root_add_0_root_add_60/U1_61/S (FA_X1)         0.11       5.79 r
  WT/add_0_root_add_0_root_add_60/SUM[61] (wallace_multiplier_DW01_add_0)
                                                          0.00       5.79 r
  WT/OUT[61] (wallace_multiplier)                         0.00       5.79 r
  registerOut/in[61] (Register64bit)                      0.00       5.79 r
  registerOut/U7/ZN (AND2_X1)                             0.04       5.82 r
  registerOut/out_reg_61_/D (DFF_X1)                      0.01       5.83 r
  data arrival time                                                  5.83

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_61_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -5.83
  --------------------------------------------------------------------------
  slack (MET)                                                        9.04


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/CO (FA_X1)       0.08       2.52 f
  WT/add_30_root_add_0_root_add_60/U1_27/CO (FA_X1)       0.08       2.61 f
  WT/add_30_root_add_0_root_add_60/U1_28/CO (FA_X1)       0.08       2.69 f
  WT/add_30_root_add_0_root_add_60/U1_29/CO (FA_X1)       0.08       2.77 f
  WT/add_30_root_add_0_root_add_60/U1_30/CO (FA_X1)       0.08       2.85 f
  WT/add_30_root_add_0_root_add_60/U1_31/CO (FA_X1)       0.08       2.93 f
  WT/add_30_root_add_0_root_add_60/U1_32/CO (FA_X1)       0.08       3.01 f
  WT/add_30_root_add_0_root_add_60/U10/ZN (AOI21_X1)      0.05       3.06 r
  WT/add_30_root_add_0_root_add_60/U9/ZN (AOI21_X1)       0.03       3.09 f
  WT/add_30_root_add_0_root_add_60/U8/ZN (AND2_X1)        0.04       3.14 f
  WT/add_30_root_add_0_root_add_60/U7/ZN (OAI22_X1)       0.06       3.20 r
  WT/add_30_root_add_0_root_add_60/U2/ZN (INV_X1)         0.03       3.23 f
  WT/add_30_root_add_0_root_add_60/U12/ZN (OAI21_X1)      0.03       3.26 r
  WT/add_30_root_add_0_root_add_60/U11/ZN (OAI21_X1)      0.04       3.30 f
  WT/add_30_root_add_0_root_add_60/U15/Z (XOR2_X1)        0.04       3.33 r
  WT/add_30_root_add_0_root_add_60/U1/Z (BUF_X1)          0.04       3.37 r
  WT/add_30_root_add_0_root_add_60/U3/Z (BUF_X1)          0.12       3.49 r
  WT/add_30_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_30)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/B[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/U1_36/S (FA_X1)         0.16       3.64 f
  WT/add_2_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/A[36] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/U1_36/CO (FA_X1)        0.09       3.73 f
  WT/add_0_root_add_0_root_add_60/U1_37/CO (FA_X1)        0.08       3.81 f
  WT/add_0_root_add_0_root_add_60/U1_38/CO (FA_X1)        0.08       3.90 f
  WT/add_0_root_add_0_root_add_60/U1_39/CO (FA_X1)        0.08       3.98 f
  WT/add_0_root_add_0_root_add_60/U1_40/CO (FA_X1)        0.08       4.06 f
  WT/add_0_root_add_0_root_add_60/U1_41/CO (FA_X1)        0.08       4.14 f
  WT/add_0_root_add_0_root_add_60/U1_42/CO (FA_X1)        0.08       4.22 f
  WT/add_0_root_add_0_root_add_60/U1_43/CO (FA_X1)        0.08       4.30 f
  WT/add_0_root_add_0_root_add_60/U1_44/CO (FA_X1)        0.08       4.38 f
  WT/add_0_root_add_0_root_add_60/U1_45/CO (FA_X1)        0.08       4.46 f
  WT/add_0_root_add_0_root_add_60/U1_46/CO (FA_X1)        0.08       4.54 f
  WT/add_0_root_add_0_root_add_60/U1_47/CO (FA_X1)        0.08       4.62 f
  WT/add_0_root_add_0_root_add_60/U1_48/CO (FA_X1)        0.08       4.70 f
  WT/add_0_root_add_0_root_add_60/U1_49/CO (FA_X1)        0.08       4.78 f
  WT/add_0_root_add_0_root_add_60/U1_50/CO (FA_X1)        0.08       4.87 f
  WT/add_0_root_add_0_root_add_60/U1_51/CO (FA_X1)        0.08       4.95 f
  WT/add_0_root_add_0_root_add_60/U1_52/CO (FA_X1)        0.08       5.03 f
  WT/add_0_root_add_0_root_add_60/U1_53/CO (FA_X1)        0.08       5.11 f
  WT/add_0_root_add_0_root_add_60/U1_54/CO (FA_X1)        0.08       5.19 f
  WT/add_0_root_add_0_root_add_60/U1_55/CO (FA_X1)        0.08       5.27 f
  WT/add_0_root_add_0_root_add_60/U1_56/CO (FA_X1)        0.08       5.35 f
  WT/add_0_root_add_0_root_add_60/U1_57/CO (FA_X1)        0.08       5.43 f
  WT/add_0_root_add_0_root_add_60/U1_58/CO (FA_X1)        0.08       5.51 f
  WT/add_0_root_add_0_root_add_60/U1_59/CO (FA_X1)        0.08       5.59 f
  WT/add_0_root_add_0_root_add_60/U1_60/S (FA_X1)         0.11       5.70 r
  WT/add_0_root_add_0_root_add_60/SUM[60] (wallace_multiplier_DW01_add_0)
                                                          0.00       5.70 r
  WT/OUT[60] (wallace_multiplier)                         0.00       5.70 r
  registerOut/in[60] (Register64bit)                      0.00       5.70 r
  registerOut/U8/ZN (AND2_X1)                             0.04       5.74 r
  registerOut/out_reg_60_/D (DFF_X1)                      0.01       5.75 r
  data arrival time                                                  5.75

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_60_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -5.75
  --------------------------------------------------------------------------
  slack (MET)                                                        9.12


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/CO (FA_X1)       0.08       2.52 f
  WT/add_30_root_add_0_root_add_60/U1_27/CO (FA_X1)       0.08       2.61 f
  WT/add_30_root_add_0_root_add_60/U1_28/CO (FA_X1)       0.08       2.69 f
  WT/add_30_root_add_0_root_add_60/U1_29/CO (FA_X1)       0.08       2.77 f
  WT/add_30_root_add_0_root_add_60/U1_30/CO (FA_X1)       0.08       2.85 f
  WT/add_30_root_add_0_root_add_60/U1_31/CO (FA_X1)       0.08       2.93 f
  WT/add_30_root_add_0_root_add_60/U1_32/CO (FA_X1)       0.08       3.01 f
  WT/add_30_root_add_0_root_add_60/U10/ZN (AOI21_X1)      0.05       3.06 r
  WT/add_30_root_add_0_root_add_60/U9/ZN (AOI21_X1)       0.03       3.09 f
  WT/add_30_root_add_0_root_add_60/U8/ZN (AND2_X1)        0.04       3.14 f
  WT/add_30_root_add_0_root_add_60/U7/ZN (OAI22_X1)       0.06       3.20 r
  WT/add_30_root_add_0_root_add_60/U2/ZN (INV_X1)         0.03       3.23 f
  WT/add_30_root_add_0_root_add_60/U12/ZN (OAI21_X1)      0.03       3.26 r
  WT/add_30_root_add_0_root_add_60/U11/ZN (OAI21_X1)      0.04       3.30 f
  WT/add_30_root_add_0_root_add_60/U15/Z (XOR2_X1)        0.04       3.33 r
  WT/add_30_root_add_0_root_add_60/U1/Z (BUF_X1)          0.04       3.37 r
  WT/add_30_root_add_0_root_add_60/U3/Z (BUF_X1)          0.12       3.49 r
  WT/add_30_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_30)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/B[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/U1_36/S (FA_X1)         0.16       3.64 f
  WT/add_2_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/A[36] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/U1_36/CO (FA_X1)        0.09       3.73 f
  WT/add_0_root_add_0_root_add_60/U1_37/CO (FA_X1)        0.08       3.81 f
  WT/add_0_root_add_0_root_add_60/U1_38/CO (FA_X1)        0.08       3.90 f
  WT/add_0_root_add_0_root_add_60/U1_39/CO (FA_X1)        0.08       3.98 f
  WT/add_0_root_add_0_root_add_60/U1_40/CO (FA_X1)        0.08       4.06 f
  WT/add_0_root_add_0_root_add_60/U1_41/CO (FA_X1)        0.08       4.14 f
  WT/add_0_root_add_0_root_add_60/U1_42/CO (FA_X1)        0.08       4.22 f
  WT/add_0_root_add_0_root_add_60/U1_43/CO (FA_X1)        0.08       4.30 f
  WT/add_0_root_add_0_root_add_60/U1_44/CO (FA_X1)        0.08       4.38 f
  WT/add_0_root_add_0_root_add_60/U1_45/CO (FA_X1)        0.08       4.46 f
  WT/add_0_root_add_0_root_add_60/U1_46/CO (FA_X1)        0.08       4.54 f
  WT/add_0_root_add_0_root_add_60/U1_47/CO (FA_X1)        0.08       4.62 f
  WT/add_0_root_add_0_root_add_60/U1_48/CO (FA_X1)        0.08       4.70 f
  WT/add_0_root_add_0_root_add_60/U1_49/CO (FA_X1)        0.08       4.78 f
  WT/add_0_root_add_0_root_add_60/U1_50/CO (FA_X1)        0.08       4.87 f
  WT/add_0_root_add_0_root_add_60/U1_51/CO (FA_X1)        0.08       4.95 f
  WT/add_0_root_add_0_root_add_60/U1_52/CO (FA_X1)        0.08       5.03 f
  WT/add_0_root_add_0_root_add_60/U1_53/CO (FA_X1)        0.08       5.11 f
  WT/add_0_root_add_0_root_add_60/U1_54/CO (FA_X1)        0.08       5.19 f
  WT/add_0_root_add_0_root_add_60/U1_55/CO (FA_X1)        0.08       5.27 f
  WT/add_0_root_add_0_root_add_60/U1_56/CO (FA_X1)        0.08       5.35 f
  WT/add_0_root_add_0_root_add_60/U1_57/CO (FA_X1)        0.08       5.43 f
  WT/add_0_root_add_0_root_add_60/U1_58/CO (FA_X1)        0.08       5.51 f
  WT/add_0_root_add_0_root_add_60/U1_59/S (FA_X1)         0.11       5.62 r
  WT/add_0_root_add_0_root_add_60/SUM[59] (wallace_multiplier_DW01_add_0)
                                                          0.00       5.62 r
  WT/OUT[59] (wallace_multiplier)                         0.00       5.62 r
  registerOut/in[59] (Register64bit)                      0.00       5.62 r
  registerOut/U9/ZN (AND2_X1)                             0.04       5.66 r
  registerOut/out_reg_59_/D (DFF_X1)                      0.01       5.67 r
  data arrival time                                                  5.67

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_59_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -5.67
  --------------------------------------------------------------------------
  slack (MET)                                                        9.20


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/CO (FA_X1)       0.08       2.52 f
  WT/add_30_root_add_0_root_add_60/U1_27/CO (FA_X1)       0.08       2.61 f
  WT/add_30_root_add_0_root_add_60/U1_28/CO (FA_X1)       0.08       2.69 f
  WT/add_30_root_add_0_root_add_60/U1_29/CO (FA_X1)       0.08       2.77 f
  WT/add_30_root_add_0_root_add_60/U1_30/CO (FA_X1)       0.08       2.85 f
  WT/add_30_root_add_0_root_add_60/U1_31/CO (FA_X1)       0.08       2.93 f
  WT/add_30_root_add_0_root_add_60/U1_32/CO (FA_X1)       0.08       3.01 f
  WT/add_30_root_add_0_root_add_60/U10/ZN (AOI21_X1)      0.05       3.06 r
  WT/add_30_root_add_0_root_add_60/U9/ZN (AOI21_X1)       0.03       3.09 f
  WT/add_30_root_add_0_root_add_60/U8/ZN (AND2_X1)        0.04       3.14 f
  WT/add_30_root_add_0_root_add_60/U7/ZN (OAI22_X1)       0.06       3.20 r
  WT/add_30_root_add_0_root_add_60/U2/ZN (INV_X1)         0.03       3.23 f
  WT/add_30_root_add_0_root_add_60/U12/ZN (OAI21_X1)      0.03       3.26 r
  WT/add_30_root_add_0_root_add_60/U11/ZN (OAI21_X1)      0.04       3.30 f
  WT/add_30_root_add_0_root_add_60/U15/Z (XOR2_X1)        0.04       3.33 r
  WT/add_30_root_add_0_root_add_60/U1/Z (BUF_X1)          0.04       3.37 r
  WT/add_30_root_add_0_root_add_60/U3/Z (BUF_X1)          0.12       3.49 r
  WT/add_30_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_30)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/B[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/U1_36/S (FA_X1)         0.16       3.64 f
  WT/add_2_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/A[36] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/U1_36/CO (FA_X1)        0.09       3.73 f
  WT/add_0_root_add_0_root_add_60/U1_37/CO (FA_X1)        0.08       3.81 f
  WT/add_0_root_add_0_root_add_60/U1_38/CO (FA_X1)        0.08       3.90 f
  WT/add_0_root_add_0_root_add_60/U1_39/CO (FA_X1)        0.08       3.98 f
  WT/add_0_root_add_0_root_add_60/U1_40/CO (FA_X1)        0.08       4.06 f
  WT/add_0_root_add_0_root_add_60/U1_41/CO (FA_X1)        0.08       4.14 f
  WT/add_0_root_add_0_root_add_60/U1_42/CO (FA_X1)        0.08       4.22 f
  WT/add_0_root_add_0_root_add_60/U1_43/CO (FA_X1)        0.08       4.30 f
  WT/add_0_root_add_0_root_add_60/U1_44/CO (FA_X1)        0.08       4.38 f
  WT/add_0_root_add_0_root_add_60/U1_45/CO (FA_X1)        0.08       4.46 f
  WT/add_0_root_add_0_root_add_60/U1_46/CO (FA_X1)        0.08       4.54 f
  WT/add_0_root_add_0_root_add_60/U1_47/CO (FA_X1)        0.08       4.62 f
  WT/add_0_root_add_0_root_add_60/U1_48/CO (FA_X1)        0.08       4.70 f
  WT/add_0_root_add_0_root_add_60/U1_49/CO (FA_X1)        0.08       4.78 f
  WT/add_0_root_add_0_root_add_60/U1_50/CO (FA_X1)        0.08       4.87 f
  WT/add_0_root_add_0_root_add_60/U1_51/CO (FA_X1)        0.08       4.95 f
  WT/add_0_root_add_0_root_add_60/U1_52/CO (FA_X1)        0.08       5.03 f
  WT/add_0_root_add_0_root_add_60/U1_53/CO (FA_X1)        0.08       5.11 f
  WT/add_0_root_add_0_root_add_60/U1_54/CO (FA_X1)        0.08       5.19 f
  WT/add_0_root_add_0_root_add_60/U1_55/CO (FA_X1)        0.08       5.27 f
  WT/add_0_root_add_0_root_add_60/U1_56/CO (FA_X1)        0.08       5.35 f
  WT/add_0_root_add_0_root_add_60/U1_57/CO (FA_X1)        0.08       5.43 f
  WT/add_0_root_add_0_root_add_60/U1_58/S (FA_X1)         0.11       5.54 r
  WT/add_0_root_add_0_root_add_60/SUM[58] (wallace_multiplier_DW01_add_0)
                                                          0.00       5.54 r
  WT/OUT[58] (wallace_multiplier)                         0.00       5.54 r
  registerOut/in[58] (Register64bit)                      0.00       5.54 r
  registerOut/U10/ZN (AND2_X1)                            0.04       5.58 r
  registerOut/out_reg_58_/D (DFF_X1)                      0.01       5.59 r
  data arrival time                                                  5.59

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_58_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -5.59
  --------------------------------------------------------------------------
  slack (MET)                                                        9.28


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/CO (FA_X1)       0.08       2.52 f
  WT/add_30_root_add_0_root_add_60/U1_27/CO (FA_X1)       0.08       2.61 f
  WT/add_30_root_add_0_root_add_60/U1_28/CO (FA_X1)       0.08       2.69 f
  WT/add_30_root_add_0_root_add_60/U1_29/CO (FA_X1)       0.08       2.77 f
  WT/add_30_root_add_0_root_add_60/U1_30/CO (FA_X1)       0.08       2.85 f
  WT/add_30_root_add_0_root_add_60/U1_31/CO (FA_X1)       0.08       2.93 f
  WT/add_30_root_add_0_root_add_60/U1_32/CO (FA_X1)       0.08       3.01 f
  WT/add_30_root_add_0_root_add_60/U10/ZN (AOI21_X1)      0.05       3.06 r
  WT/add_30_root_add_0_root_add_60/U9/ZN (AOI21_X1)       0.03       3.09 f
  WT/add_30_root_add_0_root_add_60/U8/ZN (AND2_X1)        0.04       3.14 f
  WT/add_30_root_add_0_root_add_60/U7/ZN (OAI22_X1)       0.06       3.20 r
  WT/add_30_root_add_0_root_add_60/U2/ZN (INV_X1)         0.03       3.23 f
  WT/add_30_root_add_0_root_add_60/U12/ZN (OAI21_X1)      0.03       3.26 r
  WT/add_30_root_add_0_root_add_60/U11/ZN (OAI21_X1)      0.04       3.30 f
  WT/add_30_root_add_0_root_add_60/U15/Z (XOR2_X1)        0.04       3.33 r
  WT/add_30_root_add_0_root_add_60/U1/Z (BUF_X1)          0.04       3.37 r
  WT/add_30_root_add_0_root_add_60/U3/Z (BUF_X1)          0.12       3.49 r
  WT/add_30_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_30)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/B[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/U1_36/S (FA_X1)         0.16       3.64 f
  WT/add_2_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/A[36] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/U1_36/CO (FA_X1)        0.09       3.73 f
  WT/add_0_root_add_0_root_add_60/U1_37/CO (FA_X1)        0.08       3.81 f
  WT/add_0_root_add_0_root_add_60/U1_38/CO (FA_X1)        0.08       3.90 f
  WT/add_0_root_add_0_root_add_60/U1_39/CO (FA_X1)        0.08       3.98 f
  WT/add_0_root_add_0_root_add_60/U1_40/CO (FA_X1)        0.08       4.06 f
  WT/add_0_root_add_0_root_add_60/U1_41/CO (FA_X1)        0.08       4.14 f
  WT/add_0_root_add_0_root_add_60/U1_42/CO (FA_X1)        0.08       4.22 f
  WT/add_0_root_add_0_root_add_60/U1_43/CO (FA_X1)        0.08       4.30 f
  WT/add_0_root_add_0_root_add_60/U1_44/CO (FA_X1)        0.08       4.38 f
  WT/add_0_root_add_0_root_add_60/U1_45/CO (FA_X1)        0.08       4.46 f
  WT/add_0_root_add_0_root_add_60/U1_46/CO (FA_X1)        0.08       4.54 f
  WT/add_0_root_add_0_root_add_60/U1_47/CO (FA_X1)        0.08       4.62 f
  WT/add_0_root_add_0_root_add_60/U1_48/CO (FA_X1)        0.08       4.70 f
  WT/add_0_root_add_0_root_add_60/U1_49/CO (FA_X1)        0.08       4.78 f
  WT/add_0_root_add_0_root_add_60/U1_50/CO (FA_X1)        0.08       4.87 f
  WT/add_0_root_add_0_root_add_60/U1_51/CO (FA_X1)        0.08       4.95 f
  WT/add_0_root_add_0_root_add_60/U1_52/CO (FA_X1)        0.08       5.03 f
  WT/add_0_root_add_0_root_add_60/U1_53/CO (FA_X1)        0.08       5.11 f
  WT/add_0_root_add_0_root_add_60/U1_54/CO (FA_X1)        0.08       5.19 f
  WT/add_0_root_add_0_root_add_60/U1_55/CO (FA_X1)        0.08       5.27 f
  WT/add_0_root_add_0_root_add_60/U1_56/CO (FA_X1)        0.08       5.35 f
  WT/add_0_root_add_0_root_add_60/U1_57/S (FA_X1)         0.11       5.46 r
  WT/add_0_root_add_0_root_add_60/SUM[57] (wallace_multiplier_DW01_add_0)
                                                          0.00       5.46 r
  WT/OUT[57] (wallace_multiplier)                         0.00       5.46 r
  registerOut/in[57] (Register64bit)                      0.00       5.46 r
  registerOut/U11/ZN (AND2_X1)                            0.04       5.50 r
  registerOut/out_reg_57_/D (DFF_X1)                      0.01       5.51 r
  data arrival time                                                  5.51

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_57_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -5.51
  --------------------------------------------------------------------------
  slack (MET)                                                        9.36


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/CO (FA_X1)       0.08       2.52 f
  WT/add_30_root_add_0_root_add_60/U1_27/CO (FA_X1)       0.08       2.61 f
  WT/add_30_root_add_0_root_add_60/U1_28/CO (FA_X1)       0.08       2.69 f
  WT/add_30_root_add_0_root_add_60/U1_29/CO (FA_X1)       0.08       2.77 f
  WT/add_30_root_add_0_root_add_60/U1_30/CO (FA_X1)       0.08       2.85 f
  WT/add_30_root_add_0_root_add_60/U1_31/CO (FA_X1)       0.08       2.93 f
  WT/add_30_root_add_0_root_add_60/U1_32/CO (FA_X1)       0.08       3.01 f
  WT/add_30_root_add_0_root_add_60/U10/ZN (AOI21_X1)      0.05       3.06 r
  WT/add_30_root_add_0_root_add_60/U9/ZN (AOI21_X1)       0.03       3.09 f
  WT/add_30_root_add_0_root_add_60/U8/ZN (AND2_X1)        0.04       3.14 f
  WT/add_30_root_add_0_root_add_60/U7/ZN (OAI22_X1)       0.06       3.20 r
  WT/add_30_root_add_0_root_add_60/U2/ZN (INV_X1)         0.03       3.23 f
  WT/add_30_root_add_0_root_add_60/U12/ZN (OAI21_X1)      0.03       3.26 r
  WT/add_30_root_add_0_root_add_60/U11/ZN (OAI21_X1)      0.04       3.30 f
  WT/add_30_root_add_0_root_add_60/U15/Z (XOR2_X1)        0.04       3.33 r
  WT/add_30_root_add_0_root_add_60/U1/Z (BUF_X1)          0.04       3.37 r
  WT/add_30_root_add_0_root_add_60/U3/Z (BUF_X1)          0.12       3.49 r
  WT/add_30_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_30)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/B[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/U1_36/S (FA_X1)         0.16       3.64 f
  WT/add_2_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/A[36] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/U1_36/CO (FA_X1)        0.09       3.73 f
  WT/add_0_root_add_0_root_add_60/U1_37/CO (FA_X1)        0.08       3.81 f
  WT/add_0_root_add_0_root_add_60/U1_38/CO (FA_X1)        0.08       3.90 f
  WT/add_0_root_add_0_root_add_60/U1_39/CO (FA_X1)        0.08       3.98 f
  WT/add_0_root_add_0_root_add_60/U1_40/CO (FA_X1)        0.08       4.06 f
  WT/add_0_root_add_0_root_add_60/U1_41/CO (FA_X1)        0.08       4.14 f
  WT/add_0_root_add_0_root_add_60/U1_42/CO (FA_X1)        0.08       4.22 f
  WT/add_0_root_add_0_root_add_60/U1_43/CO (FA_X1)        0.08       4.30 f
  WT/add_0_root_add_0_root_add_60/U1_44/CO (FA_X1)        0.08       4.38 f
  WT/add_0_root_add_0_root_add_60/U1_45/CO (FA_X1)        0.08       4.46 f
  WT/add_0_root_add_0_root_add_60/U1_46/CO (FA_X1)        0.08       4.54 f
  WT/add_0_root_add_0_root_add_60/U1_47/CO (FA_X1)        0.08       4.62 f
  WT/add_0_root_add_0_root_add_60/U1_48/CO (FA_X1)        0.08       4.70 f
  WT/add_0_root_add_0_root_add_60/U1_49/CO (FA_X1)        0.08       4.78 f
  WT/add_0_root_add_0_root_add_60/U1_50/CO (FA_X1)        0.08       4.87 f
  WT/add_0_root_add_0_root_add_60/U1_51/CO (FA_X1)        0.08       4.95 f
  WT/add_0_root_add_0_root_add_60/U1_52/CO (FA_X1)        0.08       5.03 f
  WT/add_0_root_add_0_root_add_60/U1_53/CO (FA_X1)        0.08       5.11 f
  WT/add_0_root_add_0_root_add_60/U1_54/CO (FA_X1)        0.08       5.19 f
  WT/add_0_root_add_0_root_add_60/U1_55/CO (FA_X1)        0.08       5.27 f
  WT/add_0_root_add_0_root_add_60/U1_56/S (FA_X1)         0.11       5.38 r
  WT/add_0_root_add_0_root_add_60/SUM[56] (wallace_multiplier_DW01_add_0)
                                                          0.00       5.38 r
  WT/OUT[56] (wallace_multiplier)                         0.00       5.38 r
  registerOut/in[56] (Register64bit)                      0.00       5.38 r
  registerOut/U12/ZN (AND2_X1)                            0.04       5.42 r
  registerOut/out_reg_56_/D (DFF_X1)                      0.01       5.43 r
  data arrival time                                                  5.43

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_56_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -5.43
  --------------------------------------------------------------------------
  slack (MET)                                                        9.44


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/CO (FA_X1)       0.08       2.52 f
  WT/add_30_root_add_0_root_add_60/U1_27/CO (FA_X1)       0.08       2.61 f
  WT/add_30_root_add_0_root_add_60/U1_28/CO (FA_X1)       0.08       2.69 f
  WT/add_30_root_add_0_root_add_60/U1_29/CO (FA_X1)       0.08       2.77 f
  WT/add_30_root_add_0_root_add_60/U1_30/CO (FA_X1)       0.08       2.85 f
  WT/add_30_root_add_0_root_add_60/U1_31/CO (FA_X1)       0.08       2.93 f
  WT/add_30_root_add_0_root_add_60/U1_32/CO (FA_X1)       0.08       3.01 f
  WT/add_30_root_add_0_root_add_60/U10/ZN (AOI21_X1)      0.05       3.06 r
  WT/add_30_root_add_0_root_add_60/U9/ZN (AOI21_X1)       0.03       3.09 f
  WT/add_30_root_add_0_root_add_60/U8/ZN (AND2_X1)        0.04       3.14 f
  WT/add_30_root_add_0_root_add_60/U7/ZN (OAI22_X1)       0.06       3.20 r
  WT/add_30_root_add_0_root_add_60/U2/ZN (INV_X1)         0.03       3.23 f
  WT/add_30_root_add_0_root_add_60/U12/ZN (OAI21_X1)      0.03       3.26 r
  WT/add_30_root_add_0_root_add_60/U11/ZN (OAI21_X1)      0.04       3.30 f
  WT/add_30_root_add_0_root_add_60/U15/Z (XOR2_X1)        0.04       3.33 r
  WT/add_30_root_add_0_root_add_60/U1/Z (BUF_X1)          0.04       3.37 r
  WT/add_30_root_add_0_root_add_60/U3/Z (BUF_X1)          0.12       3.49 r
  WT/add_30_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_30)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/B[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/U1_36/S (FA_X1)         0.16       3.64 f
  WT/add_2_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/A[36] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/U1_36/CO (FA_X1)        0.09       3.73 f
  WT/add_0_root_add_0_root_add_60/U1_37/CO (FA_X1)        0.08       3.81 f
  WT/add_0_root_add_0_root_add_60/U1_38/CO (FA_X1)        0.08       3.90 f
  WT/add_0_root_add_0_root_add_60/U1_39/CO (FA_X1)        0.08       3.98 f
  WT/add_0_root_add_0_root_add_60/U1_40/CO (FA_X1)        0.08       4.06 f
  WT/add_0_root_add_0_root_add_60/U1_41/CO (FA_X1)        0.08       4.14 f
  WT/add_0_root_add_0_root_add_60/U1_42/CO (FA_X1)        0.08       4.22 f
  WT/add_0_root_add_0_root_add_60/U1_43/CO (FA_X1)        0.08       4.30 f
  WT/add_0_root_add_0_root_add_60/U1_44/CO (FA_X1)        0.08       4.38 f
  WT/add_0_root_add_0_root_add_60/U1_45/CO (FA_X1)        0.08       4.46 f
  WT/add_0_root_add_0_root_add_60/U1_46/CO (FA_X1)        0.08       4.54 f
  WT/add_0_root_add_0_root_add_60/U1_47/CO (FA_X1)        0.08       4.62 f
  WT/add_0_root_add_0_root_add_60/U1_48/CO (FA_X1)        0.08       4.70 f
  WT/add_0_root_add_0_root_add_60/U1_49/CO (FA_X1)        0.08       4.78 f
  WT/add_0_root_add_0_root_add_60/U1_50/CO (FA_X1)        0.08       4.87 f
  WT/add_0_root_add_0_root_add_60/U1_51/CO (FA_X1)        0.08       4.95 f
  WT/add_0_root_add_0_root_add_60/U1_52/CO (FA_X1)        0.08       5.03 f
  WT/add_0_root_add_0_root_add_60/U1_53/CO (FA_X1)        0.08       5.11 f
  WT/add_0_root_add_0_root_add_60/U1_54/CO (FA_X1)        0.08       5.19 f
  WT/add_0_root_add_0_root_add_60/U1_55/S (FA_X1)         0.11       5.30 r
  WT/add_0_root_add_0_root_add_60/SUM[55] (wallace_multiplier_DW01_add_0)
                                                          0.00       5.30 r
  WT/OUT[55] (wallace_multiplier)                         0.00       5.30 r
  registerOut/in[55] (Register64bit)                      0.00       5.30 r
  registerOut/U13/ZN (AND2_X1)                            0.04       5.34 r
  registerOut/out_reg_55_/D (DFF_X1)                      0.01       5.35 r
  data arrival time                                                  5.35

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_55_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -5.35
  --------------------------------------------------------------------------
  slack (MET)                                                        9.52


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/CO (FA_X1)       0.08       2.52 f
  WT/add_30_root_add_0_root_add_60/U1_27/CO (FA_X1)       0.08       2.61 f
  WT/add_30_root_add_0_root_add_60/U1_28/CO (FA_X1)       0.08       2.69 f
  WT/add_30_root_add_0_root_add_60/U1_29/CO (FA_X1)       0.08       2.77 f
  WT/add_30_root_add_0_root_add_60/U1_30/CO (FA_X1)       0.08       2.85 f
  WT/add_30_root_add_0_root_add_60/U1_31/CO (FA_X1)       0.08       2.93 f
  WT/add_30_root_add_0_root_add_60/U1_32/CO (FA_X1)       0.08       3.01 f
  WT/add_30_root_add_0_root_add_60/U10/ZN (AOI21_X1)      0.05       3.06 r
  WT/add_30_root_add_0_root_add_60/U9/ZN (AOI21_X1)       0.03       3.09 f
  WT/add_30_root_add_0_root_add_60/U8/ZN (AND2_X1)        0.04       3.14 f
  WT/add_30_root_add_0_root_add_60/U7/ZN (OAI22_X1)       0.06       3.20 r
  WT/add_30_root_add_0_root_add_60/U2/ZN (INV_X1)         0.03       3.23 f
  WT/add_30_root_add_0_root_add_60/U12/ZN (OAI21_X1)      0.03       3.26 r
  WT/add_30_root_add_0_root_add_60/U11/ZN (OAI21_X1)      0.04       3.30 f
  WT/add_30_root_add_0_root_add_60/U15/Z (XOR2_X1)        0.04       3.33 r
  WT/add_30_root_add_0_root_add_60/U1/Z (BUF_X1)          0.04       3.37 r
  WT/add_30_root_add_0_root_add_60/U3/Z (BUF_X1)          0.12       3.49 r
  WT/add_30_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_30)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/B[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/U1_36/S (FA_X1)         0.16       3.64 f
  WT/add_2_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/A[36] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/U1_36/CO (FA_X1)        0.09       3.73 f
  WT/add_0_root_add_0_root_add_60/U1_37/CO (FA_X1)        0.08       3.81 f
  WT/add_0_root_add_0_root_add_60/U1_38/CO (FA_X1)        0.08       3.90 f
  WT/add_0_root_add_0_root_add_60/U1_39/CO (FA_X1)        0.08       3.98 f
  WT/add_0_root_add_0_root_add_60/U1_40/CO (FA_X1)        0.08       4.06 f
  WT/add_0_root_add_0_root_add_60/U1_41/CO (FA_X1)        0.08       4.14 f
  WT/add_0_root_add_0_root_add_60/U1_42/CO (FA_X1)        0.08       4.22 f
  WT/add_0_root_add_0_root_add_60/U1_43/CO (FA_X1)        0.08       4.30 f
  WT/add_0_root_add_0_root_add_60/U1_44/CO (FA_X1)        0.08       4.38 f
  WT/add_0_root_add_0_root_add_60/U1_45/CO (FA_X1)        0.08       4.46 f
  WT/add_0_root_add_0_root_add_60/U1_46/CO (FA_X1)        0.08       4.54 f
  WT/add_0_root_add_0_root_add_60/U1_47/CO (FA_X1)        0.08       4.62 f
  WT/add_0_root_add_0_root_add_60/U1_48/CO (FA_X1)        0.08       4.70 f
  WT/add_0_root_add_0_root_add_60/U1_49/CO (FA_X1)        0.08       4.78 f
  WT/add_0_root_add_0_root_add_60/U1_50/CO (FA_X1)        0.08       4.87 f
  WT/add_0_root_add_0_root_add_60/U1_51/CO (FA_X1)        0.08       4.95 f
  WT/add_0_root_add_0_root_add_60/U1_52/CO (FA_X1)        0.08       5.03 f
  WT/add_0_root_add_0_root_add_60/U1_53/CO (FA_X1)        0.08       5.11 f
  WT/add_0_root_add_0_root_add_60/U1_54/S (FA_X1)         0.11       5.22 r
  WT/add_0_root_add_0_root_add_60/SUM[54] (wallace_multiplier_DW01_add_0)
                                                          0.00       5.22 r
  WT/OUT[54] (wallace_multiplier)                         0.00       5.22 r
  registerOut/in[54] (Register64bit)                      0.00       5.22 r
  registerOut/U14/ZN (AND2_X1)                            0.04       5.26 r
  registerOut/out_reg_54_/D (DFF_X1)                      0.01       5.26 r
  data arrival time                                                  5.26

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_54_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -5.26
  --------------------------------------------------------------------------
  slack (MET)                                                        9.60


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/CO (FA_X1)       0.08       2.52 f
  WT/add_30_root_add_0_root_add_60/U1_27/CO (FA_X1)       0.08       2.61 f
  WT/add_30_root_add_0_root_add_60/U1_28/CO (FA_X1)       0.08       2.69 f
  WT/add_30_root_add_0_root_add_60/U1_29/CO (FA_X1)       0.08       2.77 f
  WT/add_30_root_add_0_root_add_60/U1_30/CO (FA_X1)       0.08       2.85 f
  WT/add_30_root_add_0_root_add_60/U1_31/CO (FA_X1)       0.08       2.93 f
  WT/add_30_root_add_0_root_add_60/U1_32/CO (FA_X1)       0.08       3.01 f
  WT/add_30_root_add_0_root_add_60/U10/ZN (AOI21_X1)      0.05       3.06 r
  WT/add_30_root_add_0_root_add_60/U9/ZN (AOI21_X1)       0.03       3.09 f
  WT/add_30_root_add_0_root_add_60/U8/ZN (AND2_X1)        0.04       3.14 f
  WT/add_30_root_add_0_root_add_60/U7/ZN (OAI22_X1)       0.06       3.20 r
  WT/add_30_root_add_0_root_add_60/U2/ZN (INV_X1)         0.03       3.23 f
  WT/add_30_root_add_0_root_add_60/U12/ZN (OAI21_X1)      0.03       3.26 r
  WT/add_30_root_add_0_root_add_60/U11/ZN (OAI21_X1)      0.04       3.30 f
  WT/add_30_root_add_0_root_add_60/U15/Z (XOR2_X1)        0.04       3.33 r
  WT/add_30_root_add_0_root_add_60/U1/Z (BUF_X1)          0.04       3.37 r
  WT/add_30_root_add_0_root_add_60/U3/Z (BUF_X1)          0.12       3.49 r
  WT/add_30_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_30)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/B[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/U1_36/S (FA_X1)         0.16       3.64 f
  WT/add_2_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/A[36] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/U1_36/CO (FA_X1)        0.09       3.73 f
  WT/add_0_root_add_0_root_add_60/U1_37/CO (FA_X1)        0.08       3.81 f
  WT/add_0_root_add_0_root_add_60/U1_38/CO (FA_X1)        0.08       3.90 f
  WT/add_0_root_add_0_root_add_60/U1_39/CO (FA_X1)        0.08       3.98 f
  WT/add_0_root_add_0_root_add_60/U1_40/CO (FA_X1)        0.08       4.06 f
  WT/add_0_root_add_0_root_add_60/U1_41/CO (FA_X1)        0.08       4.14 f
  WT/add_0_root_add_0_root_add_60/U1_42/CO (FA_X1)        0.08       4.22 f
  WT/add_0_root_add_0_root_add_60/U1_43/CO (FA_X1)        0.08       4.30 f
  WT/add_0_root_add_0_root_add_60/U1_44/CO (FA_X1)        0.08       4.38 f
  WT/add_0_root_add_0_root_add_60/U1_45/CO (FA_X1)        0.08       4.46 f
  WT/add_0_root_add_0_root_add_60/U1_46/CO (FA_X1)        0.08       4.54 f
  WT/add_0_root_add_0_root_add_60/U1_47/CO (FA_X1)        0.08       4.62 f
  WT/add_0_root_add_0_root_add_60/U1_48/CO (FA_X1)        0.08       4.70 f
  WT/add_0_root_add_0_root_add_60/U1_49/CO (FA_X1)        0.08       4.78 f
  WT/add_0_root_add_0_root_add_60/U1_50/CO (FA_X1)        0.08       4.87 f
  WT/add_0_root_add_0_root_add_60/U1_51/CO (FA_X1)        0.08       4.95 f
  WT/add_0_root_add_0_root_add_60/U1_52/CO (FA_X1)        0.08       5.03 f
  WT/add_0_root_add_0_root_add_60/U1_53/S (FA_X1)         0.11       5.14 r
  WT/add_0_root_add_0_root_add_60/SUM[53] (wallace_multiplier_DW01_add_0)
                                                          0.00       5.14 r
  WT/OUT[53] (wallace_multiplier)                         0.00       5.14 r
  registerOut/in[53] (Register64bit)                      0.00       5.14 r
  registerOut/U15/ZN (AND2_X1)                            0.04       5.18 r
  registerOut/out_reg_53_/D (DFF_X1)                      0.01       5.18 r
  data arrival time                                                  5.18

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_53_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -5.18
  --------------------------------------------------------------------------
  slack (MET)                                                        9.68


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/CO (FA_X1)       0.08       2.52 f
  WT/add_30_root_add_0_root_add_60/U1_27/CO (FA_X1)       0.08       2.61 f
  WT/add_30_root_add_0_root_add_60/U1_28/CO (FA_X1)       0.08       2.69 f
  WT/add_30_root_add_0_root_add_60/U1_29/CO (FA_X1)       0.08       2.77 f
  WT/add_30_root_add_0_root_add_60/U1_30/CO (FA_X1)       0.08       2.85 f
  WT/add_30_root_add_0_root_add_60/U1_31/CO (FA_X1)       0.08       2.93 f
  WT/add_30_root_add_0_root_add_60/U1_32/CO (FA_X1)       0.08       3.01 f
  WT/add_30_root_add_0_root_add_60/U10/ZN (AOI21_X1)      0.05       3.06 r
  WT/add_30_root_add_0_root_add_60/U9/ZN (AOI21_X1)       0.03       3.09 f
  WT/add_30_root_add_0_root_add_60/U8/ZN (AND2_X1)        0.04       3.14 f
  WT/add_30_root_add_0_root_add_60/U7/ZN (OAI22_X1)       0.06       3.20 r
  WT/add_30_root_add_0_root_add_60/U2/ZN (INV_X1)         0.03       3.23 f
  WT/add_30_root_add_0_root_add_60/U12/ZN (OAI21_X1)      0.03       3.26 r
  WT/add_30_root_add_0_root_add_60/U11/ZN (OAI21_X1)      0.04       3.30 f
  WT/add_30_root_add_0_root_add_60/U15/Z (XOR2_X1)        0.04       3.33 r
  WT/add_30_root_add_0_root_add_60/U1/Z (BUF_X1)          0.04       3.37 r
  WT/add_30_root_add_0_root_add_60/U3/Z (BUF_X1)          0.12       3.49 r
  WT/add_30_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_30)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/B[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/U1_36/S (FA_X1)         0.16       3.64 f
  WT/add_2_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/A[36] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/U1_36/CO (FA_X1)        0.09       3.73 f
  WT/add_0_root_add_0_root_add_60/U1_37/CO (FA_X1)        0.08       3.81 f
  WT/add_0_root_add_0_root_add_60/U1_38/CO (FA_X1)        0.08       3.90 f
  WT/add_0_root_add_0_root_add_60/U1_39/CO (FA_X1)        0.08       3.98 f
  WT/add_0_root_add_0_root_add_60/U1_40/CO (FA_X1)        0.08       4.06 f
  WT/add_0_root_add_0_root_add_60/U1_41/CO (FA_X1)        0.08       4.14 f
  WT/add_0_root_add_0_root_add_60/U1_42/CO (FA_X1)        0.08       4.22 f
  WT/add_0_root_add_0_root_add_60/U1_43/CO (FA_X1)        0.08       4.30 f
  WT/add_0_root_add_0_root_add_60/U1_44/CO (FA_X1)        0.08       4.38 f
  WT/add_0_root_add_0_root_add_60/U1_45/CO (FA_X1)        0.08       4.46 f
  WT/add_0_root_add_0_root_add_60/U1_46/CO (FA_X1)        0.08       4.54 f
  WT/add_0_root_add_0_root_add_60/U1_47/CO (FA_X1)        0.08       4.62 f
  WT/add_0_root_add_0_root_add_60/U1_48/CO (FA_X1)        0.08       4.70 f
  WT/add_0_root_add_0_root_add_60/U1_49/CO (FA_X1)        0.08       4.78 f
  WT/add_0_root_add_0_root_add_60/U1_50/CO (FA_X1)        0.08       4.87 f
  WT/add_0_root_add_0_root_add_60/U1_51/CO (FA_X1)        0.08       4.95 f
  WT/add_0_root_add_0_root_add_60/U1_52/S (FA_X1)         0.11       5.06 r
  WT/add_0_root_add_0_root_add_60/SUM[52] (wallace_multiplier_DW01_add_0)
                                                          0.00       5.06 r
  WT/OUT[52] (wallace_multiplier)                         0.00       5.06 r
  registerOut/in[52] (Register64bit)                      0.00       5.06 r
  registerOut/U16/ZN (AND2_X1)                            0.04       5.09 r
  registerOut/out_reg_52_/D (DFF_X1)                      0.01       5.10 r
  data arrival time                                                  5.10

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_52_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -5.10
  --------------------------------------------------------------------------
  slack (MET)                                                        9.77


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/CO (FA_X1)       0.08       2.52 f
  WT/add_30_root_add_0_root_add_60/U1_27/CO (FA_X1)       0.08       2.61 f
  WT/add_30_root_add_0_root_add_60/U1_28/CO (FA_X1)       0.08       2.69 f
  WT/add_30_root_add_0_root_add_60/U1_29/CO (FA_X1)       0.08       2.77 f
  WT/add_30_root_add_0_root_add_60/U1_30/CO (FA_X1)       0.08       2.85 f
  WT/add_30_root_add_0_root_add_60/U1_31/CO (FA_X1)       0.08       2.93 f
  WT/add_30_root_add_0_root_add_60/U1_32/CO (FA_X1)       0.08       3.01 f
  WT/add_30_root_add_0_root_add_60/U10/ZN (AOI21_X1)      0.05       3.06 r
  WT/add_30_root_add_0_root_add_60/U9/ZN (AOI21_X1)       0.03       3.09 f
  WT/add_30_root_add_0_root_add_60/U8/ZN (AND2_X1)        0.04       3.14 f
  WT/add_30_root_add_0_root_add_60/U7/ZN (OAI22_X1)       0.06       3.20 r
  WT/add_30_root_add_0_root_add_60/U2/ZN (INV_X1)         0.03       3.23 f
  WT/add_30_root_add_0_root_add_60/U12/ZN (OAI21_X1)      0.03       3.26 r
  WT/add_30_root_add_0_root_add_60/U11/ZN (OAI21_X1)      0.04       3.30 f
  WT/add_30_root_add_0_root_add_60/U15/Z (XOR2_X1)        0.04       3.33 r
  WT/add_30_root_add_0_root_add_60/U1/Z (BUF_X1)          0.04       3.37 r
  WT/add_30_root_add_0_root_add_60/U3/Z (BUF_X1)          0.12       3.49 r
  WT/add_30_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_30)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/B[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/U1_36/S (FA_X1)         0.16       3.64 f
  WT/add_2_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/A[36] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/U1_36/CO (FA_X1)        0.09       3.73 f
  WT/add_0_root_add_0_root_add_60/U1_37/CO (FA_X1)        0.08       3.81 f
  WT/add_0_root_add_0_root_add_60/U1_38/CO (FA_X1)        0.08       3.90 f
  WT/add_0_root_add_0_root_add_60/U1_39/CO (FA_X1)        0.08       3.98 f
  WT/add_0_root_add_0_root_add_60/U1_40/CO (FA_X1)        0.08       4.06 f
  WT/add_0_root_add_0_root_add_60/U1_41/CO (FA_X1)        0.08       4.14 f
  WT/add_0_root_add_0_root_add_60/U1_42/CO (FA_X1)        0.08       4.22 f
  WT/add_0_root_add_0_root_add_60/U1_43/CO (FA_X1)        0.08       4.30 f
  WT/add_0_root_add_0_root_add_60/U1_44/CO (FA_X1)        0.08       4.38 f
  WT/add_0_root_add_0_root_add_60/U1_45/CO (FA_X1)        0.08       4.46 f
  WT/add_0_root_add_0_root_add_60/U1_46/CO (FA_X1)        0.08       4.54 f
  WT/add_0_root_add_0_root_add_60/U1_47/CO (FA_X1)        0.08       4.62 f
  WT/add_0_root_add_0_root_add_60/U1_48/CO (FA_X1)        0.08       4.70 f
  WT/add_0_root_add_0_root_add_60/U1_49/CO (FA_X1)        0.08       4.78 f
  WT/add_0_root_add_0_root_add_60/U1_50/CO (FA_X1)        0.08       4.87 f
  WT/add_0_root_add_0_root_add_60/U1_51/S (FA_X1)         0.11       4.98 r
  WT/add_0_root_add_0_root_add_60/SUM[51] (wallace_multiplier_DW01_add_0)
                                                          0.00       4.98 r
  WT/OUT[51] (wallace_multiplier)                         0.00       4.98 r
  registerOut/in[51] (Register64bit)                      0.00       4.98 r
  registerOut/U17/ZN (AND2_X1)                            0.04       5.01 r
  registerOut/out_reg_51_/D (DFF_X1)                      0.01       5.02 r
  data arrival time                                                  5.02

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_51_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -5.02
  --------------------------------------------------------------------------
  slack (MET)                                                        9.85


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/CO (FA_X1)       0.08       2.52 f
  WT/add_30_root_add_0_root_add_60/U1_27/CO (FA_X1)       0.08       2.61 f
  WT/add_30_root_add_0_root_add_60/U1_28/CO (FA_X1)       0.08       2.69 f
  WT/add_30_root_add_0_root_add_60/U1_29/CO (FA_X1)       0.08       2.77 f
  WT/add_30_root_add_0_root_add_60/U1_30/CO (FA_X1)       0.08       2.85 f
  WT/add_30_root_add_0_root_add_60/U1_31/CO (FA_X1)       0.08       2.93 f
  WT/add_30_root_add_0_root_add_60/U1_32/CO (FA_X1)       0.08       3.01 f
  WT/add_30_root_add_0_root_add_60/U10/ZN (AOI21_X1)      0.05       3.06 r
  WT/add_30_root_add_0_root_add_60/U9/ZN (AOI21_X1)       0.03       3.09 f
  WT/add_30_root_add_0_root_add_60/U8/ZN (AND2_X1)        0.04       3.14 f
  WT/add_30_root_add_0_root_add_60/U7/ZN (OAI22_X1)       0.06       3.20 r
  WT/add_30_root_add_0_root_add_60/U2/ZN (INV_X1)         0.03       3.23 f
  WT/add_30_root_add_0_root_add_60/U12/ZN (OAI21_X1)      0.03       3.26 r
  WT/add_30_root_add_0_root_add_60/U11/ZN (OAI21_X1)      0.04       3.30 f
  WT/add_30_root_add_0_root_add_60/U15/Z (XOR2_X1)        0.04       3.33 r
  WT/add_30_root_add_0_root_add_60/U1/Z (BUF_X1)          0.04       3.37 r
  WT/add_30_root_add_0_root_add_60/U3/Z (BUF_X1)          0.12       3.49 r
  WT/add_30_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_30)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/B[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/U1_36/S (FA_X1)         0.16       3.64 f
  WT/add_2_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/A[36] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/U1_36/CO (FA_X1)        0.09       3.73 f
  WT/add_0_root_add_0_root_add_60/U1_37/CO (FA_X1)        0.08       3.81 f
  WT/add_0_root_add_0_root_add_60/U1_38/CO (FA_X1)        0.08       3.90 f
  WT/add_0_root_add_0_root_add_60/U1_39/CO (FA_X1)        0.08       3.98 f
  WT/add_0_root_add_0_root_add_60/U1_40/CO (FA_X1)        0.08       4.06 f
  WT/add_0_root_add_0_root_add_60/U1_41/CO (FA_X1)        0.08       4.14 f
  WT/add_0_root_add_0_root_add_60/U1_42/CO (FA_X1)        0.08       4.22 f
  WT/add_0_root_add_0_root_add_60/U1_43/CO (FA_X1)        0.08       4.30 f
  WT/add_0_root_add_0_root_add_60/U1_44/CO (FA_X1)        0.08       4.38 f
  WT/add_0_root_add_0_root_add_60/U1_45/CO (FA_X1)        0.08       4.46 f
  WT/add_0_root_add_0_root_add_60/U1_46/CO (FA_X1)        0.08       4.54 f
  WT/add_0_root_add_0_root_add_60/U1_47/CO (FA_X1)        0.08       4.62 f
  WT/add_0_root_add_0_root_add_60/U1_48/CO (FA_X1)        0.08       4.70 f
  WT/add_0_root_add_0_root_add_60/U1_49/CO (FA_X1)        0.08       4.78 f
  WT/add_0_root_add_0_root_add_60/U1_50/S (FA_X1)         0.11       4.90 r
  WT/add_0_root_add_0_root_add_60/SUM[50] (wallace_multiplier_DW01_add_0)
                                                          0.00       4.90 r
  WT/OUT[50] (wallace_multiplier)                         0.00       4.90 r
  registerOut/in[50] (Register64bit)                      0.00       4.90 r
  registerOut/U18/ZN (AND2_X1)                            0.04       4.93 r
  registerOut/out_reg_50_/D (DFF_X1)                      0.01       4.94 r
  data arrival time                                                  4.94

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_50_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.94
  --------------------------------------------------------------------------
  slack (MET)                                                        9.93


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/CO (FA_X1)       0.08       2.52 f
  WT/add_30_root_add_0_root_add_60/U1_27/CO (FA_X1)       0.08       2.61 f
  WT/add_30_root_add_0_root_add_60/U1_28/CO (FA_X1)       0.08       2.69 f
  WT/add_30_root_add_0_root_add_60/U1_29/CO (FA_X1)       0.08       2.77 f
  WT/add_30_root_add_0_root_add_60/U1_30/CO (FA_X1)       0.08       2.85 f
  WT/add_30_root_add_0_root_add_60/U1_31/CO (FA_X1)       0.08       2.93 f
  WT/add_30_root_add_0_root_add_60/U1_32/CO (FA_X1)       0.08       3.01 f
  WT/add_30_root_add_0_root_add_60/U10/ZN (AOI21_X1)      0.05       3.06 r
  WT/add_30_root_add_0_root_add_60/U9/ZN (AOI21_X1)       0.03       3.09 f
  WT/add_30_root_add_0_root_add_60/U8/ZN (AND2_X1)        0.04       3.14 f
  WT/add_30_root_add_0_root_add_60/U7/ZN (OAI22_X1)       0.06       3.20 r
  WT/add_30_root_add_0_root_add_60/U2/ZN (INV_X1)         0.03       3.23 f
  WT/add_30_root_add_0_root_add_60/U12/ZN (OAI21_X1)      0.03       3.26 r
  WT/add_30_root_add_0_root_add_60/U11/ZN (OAI21_X1)      0.04       3.30 f
  WT/add_30_root_add_0_root_add_60/U15/Z (XOR2_X1)        0.04       3.33 r
  WT/add_30_root_add_0_root_add_60/U1/Z (BUF_X1)          0.04       3.37 r
  WT/add_30_root_add_0_root_add_60/U3/Z (BUF_X1)          0.12       3.49 r
  WT/add_30_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_30)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/B[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/U1_36/S (FA_X1)         0.16       3.64 f
  WT/add_2_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/A[36] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/U1_36/CO (FA_X1)        0.09       3.73 f
  WT/add_0_root_add_0_root_add_60/U1_37/CO (FA_X1)        0.08       3.81 f
  WT/add_0_root_add_0_root_add_60/U1_38/CO (FA_X1)        0.08       3.90 f
  WT/add_0_root_add_0_root_add_60/U1_39/CO (FA_X1)        0.08       3.98 f
  WT/add_0_root_add_0_root_add_60/U1_40/CO (FA_X1)        0.08       4.06 f
  WT/add_0_root_add_0_root_add_60/U1_41/CO (FA_X1)        0.08       4.14 f
  WT/add_0_root_add_0_root_add_60/U1_42/CO (FA_X1)        0.08       4.22 f
  WT/add_0_root_add_0_root_add_60/U1_43/CO (FA_X1)        0.08       4.30 f
  WT/add_0_root_add_0_root_add_60/U1_44/CO (FA_X1)        0.08       4.38 f
  WT/add_0_root_add_0_root_add_60/U1_45/CO (FA_X1)        0.08       4.46 f
  WT/add_0_root_add_0_root_add_60/U1_46/CO (FA_X1)        0.08       4.54 f
  WT/add_0_root_add_0_root_add_60/U1_47/CO (FA_X1)        0.08       4.62 f
  WT/add_0_root_add_0_root_add_60/U1_48/CO (FA_X1)        0.08       4.70 f
  WT/add_0_root_add_0_root_add_60/U1_49/S (FA_X1)         0.11       4.82 r
  WT/add_0_root_add_0_root_add_60/SUM[49] (wallace_multiplier_DW01_add_0)
                                                          0.00       4.82 r
  WT/OUT[49] (wallace_multiplier)                         0.00       4.82 r
  registerOut/in[49] (Register64bit)                      0.00       4.82 r
  registerOut/U19/ZN (AND2_X1)                            0.04       4.85 r
  registerOut/out_reg_49_/D (DFF_X1)                      0.01       4.86 r
  data arrival time                                                  4.86

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_49_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.86
  --------------------------------------------------------------------------
  slack (MET)                                                       10.01


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/CO (FA_X1)       0.08       2.52 f
  WT/add_30_root_add_0_root_add_60/U1_27/CO (FA_X1)       0.08       2.61 f
  WT/add_30_root_add_0_root_add_60/U1_28/CO (FA_X1)       0.08       2.69 f
  WT/add_30_root_add_0_root_add_60/U1_29/CO (FA_X1)       0.08       2.77 f
  WT/add_30_root_add_0_root_add_60/U1_30/CO (FA_X1)       0.08       2.85 f
  WT/add_30_root_add_0_root_add_60/U1_31/CO (FA_X1)       0.08       2.93 f
  WT/add_30_root_add_0_root_add_60/U1_32/CO (FA_X1)       0.08       3.01 f
  WT/add_30_root_add_0_root_add_60/U10/ZN (AOI21_X1)      0.05       3.06 r
  WT/add_30_root_add_0_root_add_60/U9/ZN (AOI21_X1)       0.03       3.09 f
  WT/add_30_root_add_0_root_add_60/U8/ZN (AND2_X1)        0.04       3.14 f
  WT/add_30_root_add_0_root_add_60/U7/ZN (OAI22_X1)       0.06       3.20 r
  WT/add_30_root_add_0_root_add_60/U2/ZN (INV_X1)         0.03       3.23 f
  WT/add_30_root_add_0_root_add_60/U12/ZN (OAI21_X1)      0.03       3.26 r
  WT/add_30_root_add_0_root_add_60/U11/ZN (OAI21_X1)      0.04       3.30 f
  WT/add_30_root_add_0_root_add_60/U15/Z (XOR2_X1)        0.04       3.33 r
  WT/add_30_root_add_0_root_add_60/U1/Z (BUF_X1)          0.04       3.37 r
  WT/add_30_root_add_0_root_add_60/U3/Z (BUF_X1)          0.12       3.49 r
  WT/add_30_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_30)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/B[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/U1_36/S (FA_X1)         0.16       3.64 f
  WT/add_2_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/A[36] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/U1_36/CO (FA_X1)        0.09       3.73 f
  WT/add_0_root_add_0_root_add_60/U1_37/CO (FA_X1)        0.08       3.81 f
  WT/add_0_root_add_0_root_add_60/U1_38/CO (FA_X1)        0.08       3.90 f
  WT/add_0_root_add_0_root_add_60/U1_39/CO (FA_X1)        0.08       3.98 f
  WT/add_0_root_add_0_root_add_60/U1_40/CO (FA_X1)        0.08       4.06 f
  WT/add_0_root_add_0_root_add_60/U1_41/CO (FA_X1)        0.08       4.14 f
  WT/add_0_root_add_0_root_add_60/U1_42/CO (FA_X1)        0.08       4.22 f
  WT/add_0_root_add_0_root_add_60/U1_43/CO (FA_X1)        0.08       4.30 f
  WT/add_0_root_add_0_root_add_60/U1_44/CO (FA_X1)        0.08       4.38 f
  WT/add_0_root_add_0_root_add_60/U1_45/CO (FA_X1)        0.08       4.46 f
  WT/add_0_root_add_0_root_add_60/U1_46/CO (FA_X1)        0.08       4.54 f
  WT/add_0_root_add_0_root_add_60/U1_47/CO (FA_X1)        0.08       4.62 f
  WT/add_0_root_add_0_root_add_60/U1_48/S (FA_X1)         0.11       4.73 r
  WT/add_0_root_add_0_root_add_60/SUM[48] (wallace_multiplier_DW01_add_0)
                                                          0.00       4.73 r
  WT/OUT[48] (wallace_multiplier)                         0.00       4.73 r
  registerOut/in[48] (Register64bit)                      0.00       4.73 r
  registerOut/U20/ZN (AND2_X1)                            0.04       4.77 r
  registerOut/out_reg_48_/D (DFF_X1)                      0.01       4.78 r
  data arrival time                                                  4.78

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_48_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.78
  --------------------------------------------------------------------------
  slack (MET)                                                       10.09


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/CO (FA_X1)       0.08       2.52 f
  WT/add_30_root_add_0_root_add_60/U1_27/CO (FA_X1)       0.08       2.61 f
  WT/add_30_root_add_0_root_add_60/U1_28/CO (FA_X1)       0.08       2.69 f
  WT/add_30_root_add_0_root_add_60/U1_29/CO (FA_X1)       0.08       2.77 f
  WT/add_30_root_add_0_root_add_60/U1_30/CO (FA_X1)       0.08       2.85 f
  WT/add_30_root_add_0_root_add_60/U1_31/CO (FA_X1)       0.08       2.93 f
  WT/add_30_root_add_0_root_add_60/U1_32/CO (FA_X1)       0.08       3.01 f
  WT/add_30_root_add_0_root_add_60/U10/ZN (AOI21_X1)      0.05       3.06 r
  WT/add_30_root_add_0_root_add_60/U9/ZN (AOI21_X1)       0.03       3.09 f
  WT/add_30_root_add_0_root_add_60/U8/ZN (AND2_X1)        0.04       3.14 f
  WT/add_30_root_add_0_root_add_60/U7/ZN (OAI22_X1)       0.06       3.20 r
  WT/add_30_root_add_0_root_add_60/U2/ZN (INV_X1)         0.03       3.23 f
  WT/add_30_root_add_0_root_add_60/U12/ZN (OAI21_X1)      0.03       3.26 r
  WT/add_30_root_add_0_root_add_60/U11/ZN (OAI21_X1)      0.04       3.30 f
  WT/add_30_root_add_0_root_add_60/U15/Z (XOR2_X1)        0.04       3.33 r
  WT/add_30_root_add_0_root_add_60/U1/Z (BUF_X1)          0.04       3.37 r
  WT/add_30_root_add_0_root_add_60/U3/Z (BUF_X1)          0.12       3.49 r
  WT/add_30_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_30)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/B[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/U1_36/S (FA_X1)         0.16       3.64 f
  WT/add_2_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/A[36] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/U1_36/CO (FA_X1)        0.09       3.73 f
  WT/add_0_root_add_0_root_add_60/U1_37/CO (FA_X1)        0.08       3.81 f
  WT/add_0_root_add_0_root_add_60/U1_38/CO (FA_X1)        0.08       3.90 f
  WT/add_0_root_add_0_root_add_60/U1_39/CO (FA_X1)        0.08       3.98 f
  WT/add_0_root_add_0_root_add_60/U1_40/CO (FA_X1)        0.08       4.06 f
  WT/add_0_root_add_0_root_add_60/U1_41/CO (FA_X1)        0.08       4.14 f
  WT/add_0_root_add_0_root_add_60/U1_42/CO (FA_X1)        0.08       4.22 f
  WT/add_0_root_add_0_root_add_60/U1_43/CO (FA_X1)        0.08       4.30 f
  WT/add_0_root_add_0_root_add_60/U1_44/CO (FA_X1)        0.08       4.38 f
  WT/add_0_root_add_0_root_add_60/U1_45/CO (FA_X1)        0.08       4.46 f
  WT/add_0_root_add_0_root_add_60/U1_46/CO (FA_X1)        0.08       4.54 f
  WT/add_0_root_add_0_root_add_60/U1_47/S (FA_X1)         0.11       4.65 r
  WT/add_0_root_add_0_root_add_60/SUM[47] (wallace_multiplier_DW01_add_0)
                                                          0.00       4.65 r
  WT/OUT[47] (wallace_multiplier)                         0.00       4.65 r
  registerOut/in[47] (Register64bit)                      0.00       4.65 r
  registerOut/U21/ZN (AND2_X1)                            0.04       4.69 r
  registerOut/out_reg_47_/D (DFF_X1)                      0.01       4.70 r
  data arrival time                                                  4.70

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_47_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.70
  --------------------------------------------------------------------------
  slack (MET)                                                       10.17


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/CO (FA_X1)       0.08       2.52 f
  WT/add_30_root_add_0_root_add_60/U1_27/CO (FA_X1)       0.08       2.61 f
  WT/add_30_root_add_0_root_add_60/U1_28/CO (FA_X1)       0.08       2.69 f
  WT/add_30_root_add_0_root_add_60/U1_29/CO (FA_X1)       0.08       2.77 f
  WT/add_30_root_add_0_root_add_60/U1_30/CO (FA_X1)       0.08       2.85 f
  WT/add_30_root_add_0_root_add_60/U1_31/CO (FA_X1)       0.08       2.93 f
  WT/add_30_root_add_0_root_add_60/U1_32/CO (FA_X1)       0.08       3.01 f
  WT/add_30_root_add_0_root_add_60/U10/ZN (AOI21_X1)      0.05       3.06 r
  WT/add_30_root_add_0_root_add_60/U9/ZN (AOI21_X1)       0.03       3.09 f
  WT/add_30_root_add_0_root_add_60/U8/ZN (AND2_X1)        0.04       3.14 f
  WT/add_30_root_add_0_root_add_60/U7/ZN (OAI22_X1)       0.06       3.20 r
  WT/add_30_root_add_0_root_add_60/U2/ZN (INV_X1)         0.03       3.23 f
  WT/add_30_root_add_0_root_add_60/U12/ZN (OAI21_X1)      0.03       3.26 r
  WT/add_30_root_add_0_root_add_60/U11/ZN (OAI21_X1)      0.04       3.30 f
  WT/add_30_root_add_0_root_add_60/U15/Z (XOR2_X1)        0.04       3.33 r
  WT/add_30_root_add_0_root_add_60/U1/Z (BUF_X1)          0.04       3.37 r
  WT/add_30_root_add_0_root_add_60/U3/Z (BUF_X1)          0.12       3.49 r
  WT/add_30_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_30)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/B[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/U1_36/S (FA_X1)         0.16       3.64 f
  WT/add_2_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/A[36] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/U1_36/CO (FA_X1)        0.09       3.73 f
  WT/add_0_root_add_0_root_add_60/U1_37/CO (FA_X1)        0.08       3.81 f
  WT/add_0_root_add_0_root_add_60/U1_38/CO (FA_X1)        0.08       3.90 f
  WT/add_0_root_add_0_root_add_60/U1_39/CO (FA_X1)        0.08       3.98 f
  WT/add_0_root_add_0_root_add_60/U1_40/CO (FA_X1)        0.08       4.06 f
  WT/add_0_root_add_0_root_add_60/U1_41/CO (FA_X1)        0.08       4.14 f
  WT/add_0_root_add_0_root_add_60/U1_42/CO (FA_X1)        0.08       4.22 f
  WT/add_0_root_add_0_root_add_60/U1_43/CO (FA_X1)        0.08       4.30 f
  WT/add_0_root_add_0_root_add_60/U1_44/CO (FA_X1)        0.08       4.38 f
  WT/add_0_root_add_0_root_add_60/U1_45/CO (FA_X1)        0.08       4.46 f
  WT/add_0_root_add_0_root_add_60/U1_46/S (FA_X1)         0.11       4.57 r
  WT/add_0_root_add_0_root_add_60/SUM[46] (wallace_multiplier_DW01_add_0)
                                                          0.00       4.57 r
  WT/OUT[46] (wallace_multiplier)                         0.00       4.57 r
  registerOut/in[46] (Register64bit)                      0.00       4.57 r
  registerOut/U22/ZN (AND2_X1)                            0.04       4.61 r
  registerOut/out_reg_46_/D (DFF_X1)                      0.01       4.62 r
  data arrival time                                                  4.62

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_46_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.62
  --------------------------------------------------------------------------
  slack (MET)                                                       10.25


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/CO (FA_X1)       0.08       2.52 f
  WT/add_30_root_add_0_root_add_60/U1_27/CO (FA_X1)       0.08       2.61 f
  WT/add_30_root_add_0_root_add_60/U1_28/CO (FA_X1)       0.08       2.69 f
  WT/add_30_root_add_0_root_add_60/U1_29/CO (FA_X1)       0.08       2.77 f
  WT/add_30_root_add_0_root_add_60/U1_30/CO (FA_X1)       0.08       2.85 f
  WT/add_30_root_add_0_root_add_60/U1_31/CO (FA_X1)       0.08       2.93 f
  WT/add_30_root_add_0_root_add_60/U1_32/CO (FA_X1)       0.08       3.01 f
  WT/add_30_root_add_0_root_add_60/U10/ZN (AOI21_X1)      0.05       3.06 r
  WT/add_30_root_add_0_root_add_60/U9/ZN (AOI21_X1)       0.03       3.09 f
  WT/add_30_root_add_0_root_add_60/U8/ZN (AND2_X1)        0.04       3.14 f
  WT/add_30_root_add_0_root_add_60/U7/ZN (OAI22_X1)       0.06       3.20 r
  WT/add_30_root_add_0_root_add_60/U2/ZN (INV_X1)         0.03       3.23 f
  WT/add_30_root_add_0_root_add_60/U12/ZN (OAI21_X1)      0.03       3.26 r
  WT/add_30_root_add_0_root_add_60/U11/ZN (OAI21_X1)      0.04       3.30 f
  WT/add_30_root_add_0_root_add_60/U15/Z (XOR2_X1)        0.04       3.33 r
  WT/add_30_root_add_0_root_add_60/U1/Z (BUF_X1)          0.04       3.37 r
  WT/add_30_root_add_0_root_add_60/U3/Z (BUF_X1)          0.12       3.49 r
  WT/add_30_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_30)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/B[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/U1_36/S (FA_X1)         0.16       3.64 f
  WT/add_2_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/A[36] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/U1_36/CO (FA_X1)        0.09       3.73 f
  WT/add_0_root_add_0_root_add_60/U1_37/CO (FA_X1)        0.08       3.81 f
  WT/add_0_root_add_0_root_add_60/U1_38/CO (FA_X1)        0.08       3.90 f
  WT/add_0_root_add_0_root_add_60/U1_39/CO (FA_X1)        0.08       3.98 f
  WT/add_0_root_add_0_root_add_60/U1_40/CO (FA_X1)        0.08       4.06 f
  WT/add_0_root_add_0_root_add_60/U1_41/CO (FA_X1)        0.08       4.14 f
  WT/add_0_root_add_0_root_add_60/U1_42/CO (FA_X1)        0.08       4.22 f
  WT/add_0_root_add_0_root_add_60/U1_43/CO (FA_X1)        0.08       4.30 f
  WT/add_0_root_add_0_root_add_60/U1_44/CO (FA_X1)        0.08       4.38 f
  WT/add_0_root_add_0_root_add_60/U1_45/S (FA_X1)         0.11       4.49 r
  WT/add_0_root_add_0_root_add_60/SUM[45] (wallace_multiplier_DW01_add_0)
                                                          0.00       4.49 r
  WT/OUT[45] (wallace_multiplier)                         0.00       4.49 r
  registerOut/in[45] (Register64bit)                      0.00       4.49 r
  registerOut/U23/ZN (AND2_X1)                            0.04       4.53 r
  registerOut/out_reg_45_/D (DFF_X1)                      0.01       4.54 r
  data arrival time                                                  4.54

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_45_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.54
  --------------------------------------------------------------------------
  slack (MET)                                                       10.33


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/CO (FA_X1)       0.08       2.52 f
  WT/add_30_root_add_0_root_add_60/U1_27/CO (FA_X1)       0.08       2.61 f
  WT/add_30_root_add_0_root_add_60/U1_28/CO (FA_X1)       0.08       2.69 f
  WT/add_30_root_add_0_root_add_60/U1_29/CO (FA_X1)       0.08       2.77 f
  WT/add_30_root_add_0_root_add_60/U1_30/CO (FA_X1)       0.08       2.85 f
  WT/add_30_root_add_0_root_add_60/U1_31/CO (FA_X1)       0.08       2.93 f
  WT/add_30_root_add_0_root_add_60/U1_32/CO (FA_X1)       0.08       3.01 f
  WT/add_30_root_add_0_root_add_60/U10/ZN (AOI21_X1)      0.05       3.06 r
  WT/add_30_root_add_0_root_add_60/U9/ZN (AOI21_X1)       0.03       3.09 f
  WT/add_30_root_add_0_root_add_60/U8/ZN (AND2_X1)        0.04       3.14 f
  WT/add_30_root_add_0_root_add_60/U7/ZN (OAI22_X1)       0.06       3.20 r
  WT/add_30_root_add_0_root_add_60/U2/ZN (INV_X1)         0.03       3.23 f
  WT/add_30_root_add_0_root_add_60/U12/ZN (OAI21_X1)      0.03       3.26 r
  WT/add_30_root_add_0_root_add_60/U11/ZN (OAI21_X1)      0.04       3.30 f
  WT/add_30_root_add_0_root_add_60/U15/Z (XOR2_X1)        0.04       3.33 r
  WT/add_30_root_add_0_root_add_60/U1/Z (BUF_X1)          0.04       3.37 r
  WT/add_30_root_add_0_root_add_60/U3/Z (BUF_X1)          0.12       3.49 r
  WT/add_30_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_30)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/B[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/U1_36/S (FA_X1)         0.16       3.64 f
  WT/add_2_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/A[36] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/U1_36/CO (FA_X1)        0.09       3.73 f
  WT/add_0_root_add_0_root_add_60/U1_37/CO (FA_X1)        0.08       3.81 f
  WT/add_0_root_add_0_root_add_60/U1_38/CO (FA_X1)        0.08       3.90 f
  WT/add_0_root_add_0_root_add_60/U1_39/CO (FA_X1)        0.08       3.98 f
  WT/add_0_root_add_0_root_add_60/U1_40/CO (FA_X1)        0.08       4.06 f
  WT/add_0_root_add_0_root_add_60/U1_41/CO (FA_X1)        0.08       4.14 f
  WT/add_0_root_add_0_root_add_60/U1_42/CO (FA_X1)        0.08       4.22 f
  WT/add_0_root_add_0_root_add_60/U1_43/CO (FA_X1)        0.08       4.30 f
  WT/add_0_root_add_0_root_add_60/U1_44/S (FA_X1)         0.11       4.41 r
  WT/add_0_root_add_0_root_add_60/SUM[44] (wallace_multiplier_DW01_add_0)
                                                          0.00       4.41 r
  WT/OUT[44] (wallace_multiplier)                         0.00       4.41 r
  registerOut/in[44] (Register64bit)                      0.00       4.41 r
  registerOut/U24/ZN (AND2_X1)                            0.04       4.45 r
  registerOut/out_reg_44_/D (DFF_X1)                      0.01       4.46 r
  data arrival time                                                  4.46

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_44_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.46
  --------------------------------------------------------------------------
  slack (MET)                                                       10.41


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/CO (FA_X1)       0.08       2.52 f
  WT/add_30_root_add_0_root_add_60/U1_27/CO (FA_X1)       0.08       2.61 f
  WT/add_30_root_add_0_root_add_60/U1_28/CO (FA_X1)       0.08       2.69 f
  WT/add_30_root_add_0_root_add_60/U1_29/CO (FA_X1)       0.08       2.77 f
  WT/add_30_root_add_0_root_add_60/U1_30/CO (FA_X1)       0.08       2.85 f
  WT/add_30_root_add_0_root_add_60/U1_31/CO (FA_X1)       0.08       2.93 f
  WT/add_30_root_add_0_root_add_60/U1_32/CO (FA_X1)       0.08       3.01 f
  WT/add_30_root_add_0_root_add_60/U10/ZN (AOI21_X1)      0.05       3.06 r
  WT/add_30_root_add_0_root_add_60/U9/ZN (AOI21_X1)       0.03       3.09 f
  WT/add_30_root_add_0_root_add_60/U8/ZN (AND2_X1)        0.04       3.14 f
  WT/add_30_root_add_0_root_add_60/U7/ZN (OAI22_X1)       0.06       3.20 r
  WT/add_30_root_add_0_root_add_60/U2/ZN (INV_X1)         0.03       3.23 f
  WT/add_30_root_add_0_root_add_60/U12/ZN (OAI21_X1)      0.03       3.26 r
  WT/add_30_root_add_0_root_add_60/U11/ZN (OAI21_X1)      0.04       3.30 f
  WT/add_30_root_add_0_root_add_60/U15/Z (XOR2_X1)        0.04       3.33 r
  WT/add_30_root_add_0_root_add_60/U1/Z (BUF_X1)          0.04       3.37 r
  WT/add_30_root_add_0_root_add_60/U3/Z (BUF_X1)          0.12       3.49 r
  WT/add_30_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_30)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/B[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/U1_36/S (FA_X1)         0.16       3.64 f
  WT/add_2_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/A[36] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/U1_36/CO (FA_X1)        0.09       3.73 f
  WT/add_0_root_add_0_root_add_60/U1_37/CO (FA_X1)        0.08       3.81 f
  WT/add_0_root_add_0_root_add_60/U1_38/CO (FA_X1)        0.08       3.90 f
  WT/add_0_root_add_0_root_add_60/U1_39/CO (FA_X1)        0.08       3.98 f
  WT/add_0_root_add_0_root_add_60/U1_40/CO (FA_X1)        0.08       4.06 f
  WT/add_0_root_add_0_root_add_60/U1_41/CO (FA_X1)        0.08       4.14 f
  WT/add_0_root_add_0_root_add_60/U1_42/CO (FA_X1)        0.08       4.22 f
  WT/add_0_root_add_0_root_add_60/U1_43/S (FA_X1)         0.11       4.33 r
  WT/add_0_root_add_0_root_add_60/SUM[43] (wallace_multiplier_DW01_add_0)
                                                          0.00       4.33 r
  WT/OUT[43] (wallace_multiplier)                         0.00       4.33 r
  registerOut/in[43] (Register64bit)                      0.00       4.33 r
  registerOut/U25/ZN (AND2_X1)                            0.04       4.37 r
  registerOut/out_reg_43_/D (DFF_X1)                      0.01       4.38 r
  data arrival time                                                  4.38

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_43_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.38
  --------------------------------------------------------------------------
  slack (MET)                                                       10.49


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/CO (FA_X1)       0.08       2.52 f
  WT/add_30_root_add_0_root_add_60/U1_27/CO (FA_X1)       0.08       2.61 f
  WT/add_30_root_add_0_root_add_60/U1_28/CO (FA_X1)       0.08       2.69 f
  WT/add_30_root_add_0_root_add_60/U1_29/CO (FA_X1)       0.08       2.77 f
  WT/add_30_root_add_0_root_add_60/U1_30/CO (FA_X1)       0.08       2.85 f
  WT/add_30_root_add_0_root_add_60/U1_31/CO (FA_X1)       0.08       2.93 f
  WT/add_30_root_add_0_root_add_60/U1_32/CO (FA_X1)       0.08       3.01 f
  WT/add_30_root_add_0_root_add_60/U10/ZN (AOI21_X1)      0.05       3.06 r
  WT/add_30_root_add_0_root_add_60/U9/ZN (AOI21_X1)       0.03       3.09 f
  WT/add_30_root_add_0_root_add_60/U8/ZN (AND2_X1)        0.04       3.14 f
  WT/add_30_root_add_0_root_add_60/U7/ZN (OAI22_X1)       0.06       3.20 r
  WT/add_30_root_add_0_root_add_60/U2/ZN (INV_X1)         0.03       3.23 f
  WT/add_30_root_add_0_root_add_60/U12/ZN (OAI21_X1)      0.03       3.26 r
  WT/add_30_root_add_0_root_add_60/U11/ZN (OAI21_X1)      0.04       3.30 f
  WT/add_30_root_add_0_root_add_60/U15/Z (XOR2_X1)        0.04       3.33 r
  WT/add_30_root_add_0_root_add_60/U1/Z (BUF_X1)          0.04       3.37 r
  WT/add_30_root_add_0_root_add_60/U3/Z (BUF_X1)          0.12       3.49 r
  WT/add_30_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_30)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/B[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/U1_36/S (FA_X1)         0.16       3.64 f
  WT/add_2_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/A[36] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/U1_36/CO (FA_X1)        0.09       3.73 f
  WT/add_0_root_add_0_root_add_60/U1_37/CO (FA_X1)        0.08       3.81 f
  WT/add_0_root_add_0_root_add_60/U1_38/CO (FA_X1)        0.08       3.90 f
  WT/add_0_root_add_0_root_add_60/U1_39/CO (FA_X1)        0.08       3.98 f
  WT/add_0_root_add_0_root_add_60/U1_40/CO (FA_X1)        0.08       4.06 f
  WT/add_0_root_add_0_root_add_60/U1_41/CO (FA_X1)        0.08       4.14 f
  WT/add_0_root_add_0_root_add_60/U1_42/S (FA_X1)         0.11       4.25 r
  WT/add_0_root_add_0_root_add_60/SUM[42] (wallace_multiplier_DW01_add_0)
                                                          0.00       4.25 r
  WT/OUT[42] (wallace_multiplier)                         0.00       4.25 r
  registerOut/in[42] (Register64bit)                      0.00       4.25 r
  registerOut/U26/ZN (AND2_X1)                            0.04       4.29 r
  registerOut/out_reg_42_/D (DFF_X1)                      0.01       4.29 r
  data arrival time                                                  4.29

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_42_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.29
  --------------------------------------------------------------------------
  slack (MET)                                                       10.57


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/CO (FA_X1)       0.08       2.52 f
  WT/add_30_root_add_0_root_add_60/U1_27/CO (FA_X1)       0.08       2.61 f
  WT/add_30_root_add_0_root_add_60/U1_28/CO (FA_X1)       0.08       2.69 f
  WT/add_30_root_add_0_root_add_60/U1_29/CO (FA_X1)       0.08       2.77 f
  WT/add_30_root_add_0_root_add_60/U1_30/CO (FA_X1)       0.08       2.85 f
  WT/add_30_root_add_0_root_add_60/U1_31/CO (FA_X1)       0.08       2.93 f
  WT/add_30_root_add_0_root_add_60/U1_32/CO (FA_X1)       0.08       3.01 f
  WT/add_30_root_add_0_root_add_60/U10/ZN (AOI21_X1)      0.05       3.06 r
  WT/add_30_root_add_0_root_add_60/U9/ZN (AOI21_X1)       0.03       3.09 f
  WT/add_30_root_add_0_root_add_60/U8/ZN (AND2_X1)        0.04       3.14 f
  WT/add_30_root_add_0_root_add_60/U7/ZN (OAI22_X1)       0.06       3.20 r
  WT/add_30_root_add_0_root_add_60/U2/ZN (INV_X1)         0.03       3.23 f
  WT/add_30_root_add_0_root_add_60/U12/ZN (OAI21_X1)      0.03       3.26 r
  WT/add_30_root_add_0_root_add_60/U11/ZN (OAI21_X1)      0.04       3.30 f
  WT/add_30_root_add_0_root_add_60/U15/Z (XOR2_X1)        0.04       3.33 r
  WT/add_30_root_add_0_root_add_60/U1/Z (BUF_X1)          0.04       3.37 r
  WT/add_30_root_add_0_root_add_60/U3/Z (BUF_X1)          0.12       3.49 r
  WT/add_30_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_30)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/B[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/U1_36/S (FA_X1)         0.16       3.64 f
  WT/add_2_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/A[36] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/U1_36/CO (FA_X1)        0.09       3.73 f
  WT/add_0_root_add_0_root_add_60/U1_37/CO (FA_X1)        0.08       3.81 f
  WT/add_0_root_add_0_root_add_60/U1_38/CO (FA_X1)        0.08       3.90 f
  WT/add_0_root_add_0_root_add_60/U1_39/CO (FA_X1)        0.08       3.98 f
  WT/add_0_root_add_0_root_add_60/U1_40/CO (FA_X1)        0.08       4.06 f
  WT/add_0_root_add_0_root_add_60/U1_41/S (FA_X1)         0.11       4.17 r
  WT/add_0_root_add_0_root_add_60/SUM[41] (wallace_multiplier_DW01_add_0)
                                                          0.00       4.17 r
  WT/OUT[41] (wallace_multiplier)                         0.00       4.17 r
  registerOut/in[41] (Register64bit)                      0.00       4.17 r
  registerOut/U27/ZN (AND2_X1)                            0.04       4.21 r
  registerOut/out_reg_41_/D (DFF_X1)                      0.01       4.21 r
  data arrival time                                                  4.21

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_41_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.21
  --------------------------------------------------------------------------
  slack (MET)                                                       10.65


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/CO (FA_X1)       0.08       2.52 f
  WT/add_30_root_add_0_root_add_60/U1_27/CO (FA_X1)       0.08       2.61 f
  WT/add_30_root_add_0_root_add_60/U1_28/CO (FA_X1)       0.08       2.69 f
  WT/add_30_root_add_0_root_add_60/U1_29/CO (FA_X1)       0.08       2.77 f
  WT/add_30_root_add_0_root_add_60/U1_30/CO (FA_X1)       0.08       2.85 f
  WT/add_30_root_add_0_root_add_60/U1_31/CO (FA_X1)       0.08       2.93 f
  WT/add_30_root_add_0_root_add_60/U1_32/CO (FA_X1)       0.08       3.01 f
  WT/add_30_root_add_0_root_add_60/U10/ZN (AOI21_X1)      0.05       3.06 r
  WT/add_30_root_add_0_root_add_60/U9/ZN (AOI21_X1)       0.03       3.09 f
  WT/add_30_root_add_0_root_add_60/U8/ZN (AND2_X1)        0.04       3.14 f
  WT/add_30_root_add_0_root_add_60/U7/ZN (OAI22_X1)       0.06       3.20 r
  WT/add_30_root_add_0_root_add_60/U2/ZN (INV_X1)         0.03       3.23 f
  WT/add_30_root_add_0_root_add_60/U12/ZN (OAI21_X1)      0.03       3.26 r
  WT/add_30_root_add_0_root_add_60/U11/ZN (OAI21_X1)      0.04       3.30 f
  WT/add_30_root_add_0_root_add_60/U15/Z (XOR2_X1)        0.04       3.33 r
  WT/add_30_root_add_0_root_add_60/U1/Z (BUF_X1)          0.04       3.37 r
  WT/add_30_root_add_0_root_add_60/U3/Z (BUF_X1)          0.12       3.49 r
  WT/add_30_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_30)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/B[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/U1_36/S (FA_X1)         0.16       3.64 f
  WT/add_2_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/A[36] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/U1_36/CO (FA_X1)        0.09       3.73 f
  WT/add_0_root_add_0_root_add_60/U1_37/CO (FA_X1)        0.08       3.81 f
  WT/add_0_root_add_0_root_add_60/U1_38/CO (FA_X1)        0.08       3.90 f
  WT/add_0_root_add_0_root_add_60/U1_39/CO (FA_X1)        0.08       3.98 f
  WT/add_0_root_add_0_root_add_60/U1_40/S (FA_X1)         0.11       4.09 r
  WT/add_0_root_add_0_root_add_60/SUM[40] (wallace_multiplier_DW01_add_0)
                                                          0.00       4.09 r
  WT/OUT[40] (wallace_multiplier)                         0.00       4.09 r
  registerOut/in[40] (Register64bit)                      0.00       4.09 r
  registerOut/U28/ZN (AND2_X1)                            0.04       4.12 r
  registerOut/out_reg_40_/D (DFF_X1)                      0.01       4.13 r
  data arrival time                                                  4.13

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_40_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.13
  --------------------------------------------------------------------------
  slack (MET)                                                       10.74


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/CO (FA_X1)       0.08       2.52 f
  WT/add_30_root_add_0_root_add_60/U1_27/CO (FA_X1)       0.08       2.61 f
  WT/add_30_root_add_0_root_add_60/U1_28/CO (FA_X1)       0.08       2.69 f
  WT/add_30_root_add_0_root_add_60/U1_29/CO (FA_X1)       0.08       2.77 f
  WT/add_30_root_add_0_root_add_60/U1_30/CO (FA_X1)       0.08       2.85 f
  WT/add_30_root_add_0_root_add_60/U1_31/CO (FA_X1)       0.08       2.93 f
  WT/add_30_root_add_0_root_add_60/U1_32/CO (FA_X1)       0.08       3.01 f
  WT/add_30_root_add_0_root_add_60/U10/ZN (AOI21_X1)      0.05       3.06 r
  WT/add_30_root_add_0_root_add_60/U9/ZN (AOI21_X1)       0.03       3.09 f
  WT/add_30_root_add_0_root_add_60/U8/ZN (AND2_X1)        0.04       3.14 f
  WT/add_30_root_add_0_root_add_60/U7/ZN (OAI22_X1)       0.06       3.20 r
  WT/add_30_root_add_0_root_add_60/U2/ZN (INV_X1)         0.03       3.23 f
  WT/add_30_root_add_0_root_add_60/U12/ZN (OAI21_X1)      0.03       3.26 r
  WT/add_30_root_add_0_root_add_60/U11/ZN (OAI21_X1)      0.04       3.30 f
  WT/add_30_root_add_0_root_add_60/U15/Z (XOR2_X1)        0.04       3.33 r
  WT/add_30_root_add_0_root_add_60/U1/Z (BUF_X1)          0.04       3.37 r
  WT/add_30_root_add_0_root_add_60/U3/Z (BUF_X1)          0.12       3.49 r
  WT/add_30_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_30)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/B[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/U1_36/S (FA_X1)         0.16       3.64 f
  WT/add_2_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/A[36] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/U1_36/CO (FA_X1)        0.09       3.73 f
  WT/add_0_root_add_0_root_add_60/U1_37/CO (FA_X1)        0.08       3.81 f
  WT/add_0_root_add_0_root_add_60/U1_38/CO (FA_X1)        0.08       3.90 f
  WT/add_0_root_add_0_root_add_60/U1_39/S (FA_X1)         0.11       4.01 r
  WT/add_0_root_add_0_root_add_60/SUM[39] (wallace_multiplier_DW01_add_0)
                                                          0.00       4.01 r
  WT/OUT[39] (wallace_multiplier)                         0.00       4.01 r
  registerOut/in[39] (Register64bit)                      0.00       4.01 r
  registerOut/U29/ZN (AND2_X1)                            0.04       4.04 r
  registerOut/out_reg_39_/D (DFF_X1)                      0.01       4.05 r
  data arrival time                                                  4.05

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_39_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -4.05
  --------------------------------------------------------------------------
  slack (MET)                                                       10.82


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/CO (FA_X1)       0.08       2.52 f
  WT/add_30_root_add_0_root_add_60/U1_27/CO (FA_X1)       0.08       2.61 f
  WT/add_30_root_add_0_root_add_60/U1_28/CO (FA_X1)       0.08       2.69 f
  WT/add_30_root_add_0_root_add_60/U1_29/CO (FA_X1)       0.08       2.77 f
  WT/add_30_root_add_0_root_add_60/U1_30/CO (FA_X1)       0.08       2.85 f
  WT/add_30_root_add_0_root_add_60/U1_31/CO (FA_X1)       0.08       2.93 f
  WT/add_30_root_add_0_root_add_60/U1_32/CO (FA_X1)       0.08       3.01 f
  WT/add_30_root_add_0_root_add_60/U10/ZN (AOI21_X1)      0.05       3.06 r
  WT/add_30_root_add_0_root_add_60/U9/ZN (AOI21_X1)       0.03       3.09 f
  WT/add_30_root_add_0_root_add_60/U8/ZN (AND2_X1)        0.04       3.14 f
  WT/add_30_root_add_0_root_add_60/U7/ZN (OAI22_X1)       0.06       3.20 r
  WT/add_30_root_add_0_root_add_60/U2/ZN (INV_X1)         0.03       3.23 f
  WT/add_30_root_add_0_root_add_60/U12/ZN (OAI21_X1)      0.03       3.26 r
  WT/add_30_root_add_0_root_add_60/U11/ZN (OAI21_X1)      0.04       3.30 f
  WT/add_30_root_add_0_root_add_60/U15/Z (XOR2_X1)        0.04       3.33 r
  WT/add_30_root_add_0_root_add_60/U1/Z (BUF_X1)          0.04       3.37 r
  WT/add_30_root_add_0_root_add_60/U3/Z (BUF_X1)          0.12       3.49 r
  WT/add_30_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_30)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/B[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/U1_36/S (FA_X1)         0.16       3.64 f
  WT/add_2_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/A[36] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/U1_36/CO (FA_X1)        0.09       3.73 f
  WT/add_0_root_add_0_root_add_60/U1_37/CO (FA_X1)        0.08       3.81 f
  WT/add_0_root_add_0_root_add_60/U1_38/S (FA_X1)         0.11       3.93 r
  WT/add_0_root_add_0_root_add_60/SUM[38] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.93 r
  WT/OUT[38] (wallace_multiplier)                         0.00       3.93 r
  registerOut/in[38] (Register64bit)                      0.00       3.93 r
  registerOut/U30/ZN (AND2_X1)                            0.04       3.96 r
  registerOut/out_reg_38_/D (DFF_X1)                      0.01       3.97 r
  data arrival time                                                  3.97

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_38_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.97
  --------------------------------------------------------------------------
  slack (MET)                                                       10.90


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/CO (FA_X1)       0.08       2.52 f
  WT/add_30_root_add_0_root_add_60/U1_27/CO (FA_X1)       0.08       2.61 f
  WT/add_30_root_add_0_root_add_60/U1_28/CO (FA_X1)       0.08       2.69 f
  WT/add_30_root_add_0_root_add_60/U1_29/CO (FA_X1)       0.08       2.77 f
  WT/add_30_root_add_0_root_add_60/U1_30/CO (FA_X1)       0.08       2.85 f
  WT/add_30_root_add_0_root_add_60/U1_31/CO (FA_X1)       0.08       2.93 f
  WT/add_30_root_add_0_root_add_60/U1_32/CO (FA_X1)       0.08       3.01 f
  WT/add_30_root_add_0_root_add_60/U10/ZN (AOI21_X1)      0.05       3.06 r
  WT/add_30_root_add_0_root_add_60/U9/ZN (AOI21_X1)       0.03       3.09 f
  WT/add_30_root_add_0_root_add_60/U8/ZN (AND2_X1)        0.04       3.14 f
  WT/add_30_root_add_0_root_add_60/U7/ZN (OAI22_X1)       0.06       3.20 r
  WT/add_30_root_add_0_root_add_60/U2/ZN (INV_X1)         0.03       3.23 f
  WT/add_30_root_add_0_root_add_60/U12/ZN (OAI21_X1)      0.03       3.26 r
  WT/add_30_root_add_0_root_add_60/U11/ZN (OAI21_X1)      0.04       3.30 f
  WT/add_30_root_add_0_root_add_60/U15/Z (XOR2_X1)        0.04       3.33 r
  WT/add_30_root_add_0_root_add_60/U1/Z (BUF_X1)          0.04       3.37 r
  WT/add_30_root_add_0_root_add_60/U3/Z (BUF_X1)          0.12       3.49 r
  WT/add_30_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_30)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/B[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/U1_36/S (FA_X1)         0.16       3.64 f
  WT/add_2_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/A[36] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/U1_36/CO (FA_X1)        0.09       3.73 f
  WT/add_0_root_add_0_root_add_60/U1_37/S (FA_X1)         0.11       3.85 r
  WT/add_0_root_add_0_root_add_60/SUM[37] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.85 r
  WT/OUT[37] (wallace_multiplier)                         0.00       3.85 r
  registerOut/in[37] (Register64bit)                      0.00       3.85 r
  registerOut/U31/ZN (AND2_X1)                            0.04       3.88 r
  registerOut/out_reg_37_/D (DFF_X1)                      0.01       3.89 r
  data arrival time                                                  3.89

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_37_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.89
  --------------------------------------------------------------------------
  slack (MET)                                                       10.98


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/CO (FA_X1)       0.08       2.52 f
  WT/add_30_root_add_0_root_add_60/U1_27/CO (FA_X1)       0.08       2.61 f
  WT/add_30_root_add_0_root_add_60/U1_28/CO (FA_X1)       0.08       2.69 f
  WT/add_30_root_add_0_root_add_60/U1_29/CO (FA_X1)       0.08       2.77 f
  WT/add_30_root_add_0_root_add_60/U1_30/CO (FA_X1)       0.08       2.85 f
  WT/add_30_root_add_0_root_add_60/U1_31/CO (FA_X1)       0.08       2.93 f
  WT/add_30_root_add_0_root_add_60/U1_32/CO (FA_X1)       0.08       3.01 f
  WT/add_30_root_add_0_root_add_60/U10/ZN (AOI21_X1)      0.05       3.06 r
  WT/add_30_root_add_0_root_add_60/U9/ZN (AOI21_X1)       0.03       3.09 f
  WT/add_30_root_add_0_root_add_60/U8/ZN (AND2_X1)        0.04       3.14 f
  WT/add_30_root_add_0_root_add_60/U7/ZN (OAI22_X1)       0.06       3.20 r
  WT/add_30_root_add_0_root_add_60/U2/ZN (INV_X1)         0.03       3.23 f
  WT/add_30_root_add_0_root_add_60/U12/ZN (OAI21_X1)      0.03       3.26 r
  WT/add_30_root_add_0_root_add_60/U11/ZN (OAI21_X1)      0.04       3.30 f
  WT/add_30_root_add_0_root_add_60/U15/Z (XOR2_X1)        0.04       3.33 r
  WT/add_30_root_add_0_root_add_60/U1/Z (BUF_X1)          0.04       3.37 r
  WT/add_30_root_add_0_root_add_60/U3/Z (BUF_X1)          0.12       3.49 r
  WT/add_30_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_30)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/B[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.49 r
  WT/add_2_root_add_0_root_add_60/U1_36/S (FA_X1)         0.16       3.64 f
  WT/add_2_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/A[36] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.64 f
  WT/add_0_root_add_0_root_add_60/U1_36/S (FA_X1)         0.12       3.76 r
  WT/add_0_root_add_0_root_add_60/SUM[36] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.76 r
  WT/OUT[36] (wallace_multiplier)                         0.00       3.76 r
  registerOut/in[36] (Register64bit)                      0.00       3.76 r
  registerOut/U32/ZN (AND2_X1)                            0.04       3.80 r
  registerOut/out_reg_36_/D (DFF_X1)                      0.01       3.81 r
  data arrival time                                                  3.81

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_36_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.81
  --------------------------------------------------------------------------
  slack (MET)                                                       11.06


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/S (FA_X1)         0.12       0.94 r
  WT/add_30_root_add_0_root_add_60/SUM[6] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.94 r
  WT/add_2_root_add_0_root_add_60/B[6] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.94 r
  WT/add_2_root_add_0_root_add_60/U1_6/S (FA_X1)          0.11       1.06 f
  WT/add_2_root_add_0_root_add_60/SUM[6] (wallace_multiplier_DW01_add_2)
                                                          0.00       1.06 f
  WT/add_0_root_add_0_root_add_60/A[6] (wallace_multiplier_DW01_add_0)
                                                          0.00       1.06 f
  WT/add_0_root_add_0_root_add_60/U1_6/CO (FA_X1)         0.09       1.15 f
  WT/add_0_root_add_0_root_add_60/U1_7/CO (FA_X1)         0.08       1.23 f
  WT/add_0_root_add_0_root_add_60/U1_8/CO (FA_X1)         0.08       1.31 f
  WT/add_0_root_add_0_root_add_60/U1_9/CO (FA_X1)         0.08       1.39 f
  WT/add_0_root_add_0_root_add_60/U1_10/CO (FA_X1)        0.08       1.47 f
  WT/add_0_root_add_0_root_add_60/U1_11/CO (FA_X1)        0.08       1.55 f
  WT/add_0_root_add_0_root_add_60/U1_12/CO (FA_X1)        0.08       1.63 f
  WT/add_0_root_add_0_root_add_60/U1_13/CO (FA_X1)        0.08       1.71 f
  WT/add_0_root_add_0_root_add_60/U1_14/CO (FA_X1)        0.08       1.80 f
  WT/add_0_root_add_0_root_add_60/U1_15/CO (FA_X1)        0.08       1.88 f
  WT/add_0_root_add_0_root_add_60/U1_16/CO (FA_X1)        0.08       1.96 f
  WT/add_0_root_add_0_root_add_60/U1_17/CO (FA_X1)        0.08       2.04 f
  WT/add_0_root_add_0_root_add_60/U1_18/CO (FA_X1)        0.08       2.12 f
  WT/add_0_root_add_0_root_add_60/U1_19/CO (FA_X1)        0.08       2.20 f
  WT/add_0_root_add_0_root_add_60/U1_20/CO (FA_X1)        0.08       2.28 f
  WT/add_0_root_add_0_root_add_60/U1_21/CO (FA_X1)        0.08       2.36 f
  WT/add_0_root_add_0_root_add_60/U1_22/CO (FA_X1)        0.08       2.44 f
  WT/add_0_root_add_0_root_add_60/U1_23/CO (FA_X1)        0.08       2.52 f
  WT/add_0_root_add_0_root_add_60/U1_24/CO (FA_X1)        0.08       2.60 f
  WT/add_0_root_add_0_root_add_60/U1_25/CO (FA_X1)        0.08       2.68 f
  WT/add_0_root_add_0_root_add_60/U1_26/CO (FA_X1)        0.08       2.77 f
  WT/add_0_root_add_0_root_add_60/U1_27/CO (FA_X1)        0.08       2.85 f
  WT/add_0_root_add_0_root_add_60/U1_28/CO (FA_X1)        0.08       2.93 f
  WT/add_0_root_add_0_root_add_60/U1_29/CO (FA_X1)        0.08       3.01 f
  WT/add_0_root_add_0_root_add_60/U1_30/CO (FA_X1)        0.08       3.09 f
  WT/add_0_root_add_0_root_add_60/U1_31/CO (FA_X1)        0.08       3.17 f
  WT/add_0_root_add_0_root_add_60/U1_32/CO (FA_X1)        0.08       3.25 f
  WT/add_0_root_add_0_root_add_60/U1_33/CO (FA_X1)        0.08       3.33 f
  WT/add_0_root_add_0_root_add_60/U1_34/CO (FA_X1)        0.08       3.41 f
  WT/add_0_root_add_0_root_add_60/U1_35/S (FA_X1)         0.11       3.52 r
  WT/add_0_root_add_0_root_add_60/SUM[35] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.52 r
  WT/OUT[35] (wallace_multiplier)                         0.00       3.52 r
  registerOut/in[35] (Register64bit)                      0.00       3.52 r
  registerOut/U33/ZN (AND2_X1)                            0.04       3.56 r
  registerOut/out_reg_35_/D (DFF_X1)                      0.01       3.57 r
  data arrival time                                                  3.57

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_35_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.57
  --------------------------------------------------------------------------
  slack (MET)                                                       11.30


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/S (FA_X1)         0.12       0.94 r
  WT/add_30_root_add_0_root_add_60/SUM[6] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.94 r
  WT/add_2_root_add_0_root_add_60/B[6] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.94 r
  WT/add_2_root_add_0_root_add_60/U1_6/S (FA_X1)          0.11       1.06 f
  WT/add_2_root_add_0_root_add_60/SUM[6] (wallace_multiplier_DW01_add_2)
                                                          0.00       1.06 f
  WT/add_0_root_add_0_root_add_60/A[6] (wallace_multiplier_DW01_add_0)
                                                          0.00       1.06 f
  WT/add_0_root_add_0_root_add_60/U1_6/CO (FA_X1)         0.09       1.15 f
  WT/add_0_root_add_0_root_add_60/U1_7/CO (FA_X1)         0.08       1.23 f
  WT/add_0_root_add_0_root_add_60/U1_8/CO (FA_X1)         0.08       1.31 f
  WT/add_0_root_add_0_root_add_60/U1_9/CO (FA_X1)         0.08       1.39 f
  WT/add_0_root_add_0_root_add_60/U1_10/CO (FA_X1)        0.08       1.47 f
  WT/add_0_root_add_0_root_add_60/U1_11/CO (FA_X1)        0.08       1.55 f
  WT/add_0_root_add_0_root_add_60/U1_12/CO (FA_X1)        0.08       1.63 f
  WT/add_0_root_add_0_root_add_60/U1_13/CO (FA_X1)        0.08       1.71 f
  WT/add_0_root_add_0_root_add_60/U1_14/CO (FA_X1)        0.08       1.80 f
  WT/add_0_root_add_0_root_add_60/U1_15/CO (FA_X1)        0.08       1.88 f
  WT/add_0_root_add_0_root_add_60/U1_16/CO (FA_X1)        0.08       1.96 f
  WT/add_0_root_add_0_root_add_60/U1_17/CO (FA_X1)        0.08       2.04 f
  WT/add_0_root_add_0_root_add_60/U1_18/CO (FA_X1)        0.08       2.12 f
  WT/add_0_root_add_0_root_add_60/U1_19/CO (FA_X1)        0.08       2.20 f
  WT/add_0_root_add_0_root_add_60/U1_20/CO (FA_X1)        0.08       2.28 f
  WT/add_0_root_add_0_root_add_60/U1_21/CO (FA_X1)        0.08       2.36 f
  WT/add_0_root_add_0_root_add_60/U1_22/CO (FA_X1)        0.08       2.44 f
  WT/add_0_root_add_0_root_add_60/U1_23/CO (FA_X1)        0.08       2.52 f
  WT/add_0_root_add_0_root_add_60/U1_24/CO (FA_X1)        0.08       2.60 f
  WT/add_0_root_add_0_root_add_60/U1_25/CO (FA_X1)        0.08       2.68 f
  WT/add_0_root_add_0_root_add_60/U1_26/CO (FA_X1)        0.08       2.77 f
  WT/add_0_root_add_0_root_add_60/U1_27/CO (FA_X1)        0.08       2.85 f
  WT/add_0_root_add_0_root_add_60/U1_28/CO (FA_X1)        0.08       2.93 f
  WT/add_0_root_add_0_root_add_60/U1_29/CO (FA_X1)        0.08       3.01 f
  WT/add_0_root_add_0_root_add_60/U1_30/CO (FA_X1)        0.08       3.09 f
  WT/add_0_root_add_0_root_add_60/U1_31/CO (FA_X1)        0.08       3.17 f
  WT/add_0_root_add_0_root_add_60/U1_32/CO (FA_X1)        0.08       3.25 f
  WT/add_0_root_add_0_root_add_60/U1_33/CO (FA_X1)        0.08       3.33 f
  WT/add_0_root_add_0_root_add_60/U1_34/S (FA_X1)         0.11       3.44 r
  WT/add_0_root_add_0_root_add_60/SUM[34] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.44 r
  WT/OUT[34] (wallace_multiplier)                         0.00       3.44 r
  registerOut/in[34] (Register64bit)                      0.00       3.44 r
  registerOut/U34/ZN (AND2_X1)                            0.04       3.48 r
  registerOut/out_reg_34_/D (DFF_X1)                      0.01       3.49 r
  data arrival time                                                  3.49

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_34_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (MET)                                                       11.38


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/S (FA_X1)         0.12       0.94 r
  WT/add_30_root_add_0_root_add_60/SUM[6] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.94 r
  WT/add_2_root_add_0_root_add_60/B[6] (wallace_multiplier_DW01_add_2)
                                                          0.00       0.94 r
  WT/add_2_root_add_0_root_add_60/U1_6/S (FA_X1)          0.11       1.06 f
  WT/add_2_root_add_0_root_add_60/SUM[6] (wallace_multiplier_DW01_add_2)
                                                          0.00       1.06 f
  WT/add_0_root_add_0_root_add_60/A[6] (wallace_multiplier_DW01_add_0)
                                                          0.00       1.06 f
  WT/add_0_root_add_0_root_add_60/U1_6/CO (FA_X1)         0.09       1.15 f
  WT/add_0_root_add_0_root_add_60/U1_7/CO (FA_X1)         0.08       1.23 f
  WT/add_0_root_add_0_root_add_60/U1_8/CO (FA_X1)         0.08       1.31 f
  WT/add_0_root_add_0_root_add_60/U1_9/CO (FA_X1)         0.08       1.39 f
  WT/add_0_root_add_0_root_add_60/U1_10/CO (FA_X1)        0.08       1.47 f
  WT/add_0_root_add_0_root_add_60/U1_11/CO (FA_X1)        0.08       1.55 f
  WT/add_0_root_add_0_root_add_60/U1_12/CO (FA_X1)        0.08       1.63 f
  WT/add_0_root_add_0_root_add_60/U1_13/CO (FA_X1)        0.08       1.71 f
  WT/add_0_root_add_0_root_add_60/U1_14/CO (FA_X1)        0.08       1.80 f
  WT/add_0_root_add_0_root_add_60/U1_15/CO (FA_X1)        0.08       1.88 f
  WT/add_0_root_add_0_root_add_60/U1_16/CO (FA_X1)        0.08       1.96 f
  WT/add_0_root_add_0_root_add_60/U1_17/CO (FA_X1)        0.08       2.04 f
  WT/add_0_root_add_0_root_add_60/U1_18/CO (FA_X1)        0.08       2.12 f
  WT/add_0_root_add_0_root_add_60/U1_19/CO (FA_X1)        0.08       2.20 f
  WT/add_0_root_add_0_root_add_60/U1_20/CO (FA_X1)        0.08       2.28 f
  WT/add_0_root_add_0_root_add_60/U1_21/CO (FA_X1)        0.08       2.36 f
  WT/add_0_root_add_0_root_add_60/U1_22/CO (FA_X1)        0.08       2.44 f
  WT/add_0_root_add_0_root_add_60/U1_23/CO (FA_X1)        0.08       2.52 f
  WT/add_0_root_add_0_root_add_60/U1_24/CO (FA_X1)        0.08       2.60 f
  WT/add_0_root_add_0_root_add_60/U1_25/CO (FA_X1)        0.08       2.68 f
  WT/add_0_root_add_0_root_add_60/U1_26/CO (FA_X1)        0.08       2.77 f
  WT/add_0_root_add_0_root_add_60/U1_27/CO (FA_X1)        0.08       2.85 f
  WT/add_0_root_add_0_root_add_60/U1_28/CO (FA_X1)        0.08       2.93 f
  WT/add_0_root_add_0_root_add_60/U1_29/CO (FA_X1)        0.08       3.01 f
  WT/add_0_root_add_0_root_add_60/U1_30/CO (FA_X1)        0.08       3.09 f
  WT/add_0_root_add_0_root_add_60/U1_31/CO (FA_X1)        0.08       3.17 f
  WT/add_0_root_add_0_root_add_60/U1_32/CO (FA_X1)        0.08       3.25 f
  WT/add_0_root_add_0_root_add_60/U1_33/S (FA_X1)         0.11       3.36 r
  WT/add_0_root_add_0_root_add_60/SUM[33] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.36 r
  WT/OUT[33] (wallace_multiplier)                         0.00       3.36 r
  registerOut/in[33] (Register64bit)                      0.00       3.36 r
  registerOut/U35/ZN (AND2_X1)                            0.04       3.40 r
  registerOut/out_reg_33_/D (DFF_X1)                      0.01       3.41 r
  data arrival time                                                  3.41

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_33_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.41
  --------------------------------------------------------------------------
  slack (MET)                                                       11.46


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/CO (FA_X1)       0.08       2.52 f
  WT/add_30_root_add_0_root_add_60/U1_27/CO (FA_X1)       0.08       2.61 f
  WT/add_30_root_add_0_root_add_60/U1_28/CO (FA_X1)       0.08       2.69 f
  WT/add_30_root_add_0_root_add_60/U1_29/CO (FA_X1)       0.08       2.77 f
  WT/add_30_root_add_0_root_add_60/U1_30/CO (FA_X1)       0.08       2.85 f
  WT/add_30_root_add_0_root_add_60/U1_31/CO (FA_X1)       0.08       2.93 f
  WT/add_30_root_add_0_root_add_60/U1_32/S (FA_X1)        0.12       3.05 r
  WT/add_30_root_add_0_root_add_60/SUM[32] (wallace_multiplier_DW01_add_30)
                                                          0.00       3.05 r
  WT/add_2_root_add_0_root_add_60/B[32] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.05 r
  WT/add_2_root_add_0_root_add_60/U1_32/S (FA_X1)         0.11       3.16 f
  WT/add_2_root_add_0_root_add_60/SUM[32] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.16 f
  WT/add_0_root_add_0_root_add_60/A[32] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.16 f
  WT/add_0_root_add_0_root_add_60/U1_32/S (FA_X1)         0.12       3.28 r
  WT/add_0_root_add_0_root_add_60/SUM[32] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.28 r
  WT/OUT[32] (wallace_multiplier)                         0.00       3.28 r
  registerOut/in[32] (Register64bit)                      0.00       3.28 r
  registerOut/U36/ZN (AND2_X1)                            0.04       3.32 r
  registerOut/out_reg_32_/D (DFF_X1)                      0.01       3.33 r
  data arrival time                                                  3.33

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_32_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.33
  --------------------------------------------------------------------------
  slack (MET)                                                       11.54


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/CO (FA_X1)       0.08       2.52 f
  WT/add_30_root_add_0_root_add_60/U1_27/CO (FA_X1)       0.08       2.61 f
  WT/add_30_root_add_0_root_add_60/U1_28/CO (FA_X1)       0.08       2.69 f
  WT/add_30_root_add_0_root_add_60/U1_29/CO (FA_X1)       0.08       2.77 f
  WT/add_30_root_add_0_root_add_60/U1_30/CO (FA_X1)       0.08       2.85 f
  WT/add_30_root_add_0_root_add_60/U1_31/S (FA_X1)        0.12       2.97 r
  WT/add_30_root_add_0_root_add_60/SUM[31] (wallace_multiplier_DW01_add_30)
                                                          0.00       2.97 r
  WT/add_2_root_add_0_root_add_60/B[31] (wallace_multiplier_DW01_add_2)
                                                          0.00       2.97 r
  WT/add_2_root_add_0_root_add_60/U1_31/S (FA_X1)         0.11       3.08 f
  WT/add_2_root_add_0_root_add_60/SUM[31] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.08 f
  WT/add_0_root_add_0_root_add_60/A[31] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.08 f
  WT/add_0_root_add_0_root_add_60/U1_31/S (FA_X1)         0.12       3.20 r
  WT/add_0_root_add_0_root_add_60/SUM[31] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.20 r
  WT/OUT[31] (wallace_multiplier)                         0.00       3.20 r
  registerOut/in[31] (Register64bit)                      0.00       3.20 r
  registerOut/U37/ZN (AND2_X1)                            0.04       3.24 r
  registerOut/out_reg_31_/D (DFF_X1)                      0.01       3.25 r
  data arrival time                                                  3.25

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_31_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.25
  --------------------------------------------------------------------------
  slack (MET)                                                       11.62


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/CO (FA_X1)       0.08       2.52 f
  WT/add_30_root_add_0_root_add_60/U1_27/CO (FA_X1)       0.08       2.61 f
  WT/add_30_root_add_0_root_add_60/U1_28/CO (FA_X1)       0.08       2.69 f
  WT/add_30_root_add_0_root_add_60/U1_29/CO (FA_X1)       0.08       2.77 f
  WT/add_30_root_add_0_root_add_60/U1_30/S (FA_X1)        0.12       2.88 r
  WT/add_30_root_add_0_root_add_60/SUM[30] (wallace_multiplier_DW01_add_30)
                                                          0.00       2.88 r
  WT/add_2_root_add_0_root_add_60/B[30] (wallace_multiplier_DW01_add_2)
                                                          0.00       2.88 r
  WT/add_2_root_add_0_root_add_60/U1_30/S (FA_X1)         0.11       3.00 f
  WT/add_2_root_add_0_root_add_60/SUM[30] (wallace_multiplier_DW01_add_2)
                                                          0.00       3.00 f
  WT/add_0_root_add_0_root_add_60/A[30] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.00 f
  WT/add_0_root_add_0_root_add_60/U1_30/S (FA_X1)         0.12       3.12 r
  WT/add_0_root_add_0_root_add_60/SUM[30] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.12 r
  WT/OUT[30] (wallace_multiplier)                         0.00       3.12 r
  registerOut/in[30] (Register64bit)                      0.00       3.12 r
  registerOut/U38/ZN (AND2_X1)                            0.04       3.16 r
  registerOut/out_reg_30_/D (DFF_X1)                      0.01       3.17 r
  data arrival time                                                  3.17

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_30_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.17
  --------------------------------------------------------------------------
  slack (MET)                                                       11.70


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/CO (FA_X1)       0.08       2.52 f
  WT/add_30_root_add_0_root_add_60/U1_27/CO (FA_X1)       0.08       2.61 f
  WT/add_30_root_add_0_root_add_60/U1_28/CO (FA_X1)       0.08       2.69 f
  WT/add_30_root_add_0_root_add_60/U1_29/S (FA_X1)        0.12       2.80 r
  WT/add_30_root_add_0_root_add_60/SUM[29] (wallace_multiplier_DW01_add_30)
                                                          0.00       2.80 r
  WT/add_2_root_add_0_root_add_60/B[29] (wallace_multiplier_DW01_add_2)
                                                          0.00       2.80 r
  WT/add_2_root_add_0_root_add_60/U1_29/S (FA_X1)         0.11       2.92 f
  WT/add_2_root_add_0_root_add_60/SUM[29] (wallace_multiplier_DW01_add_2)
                                                          0.00       2.92 f
  WT/add_0_root_add_0_root_add_60/A[29] (wallace_multiplier_DW01_add_0)
                                                          0.00       2.92 f
  WT/add_0_root_add_0_root_add_60/U1_29/S (FA_X1)         0.12       3.04 r
  WT/add_0_root_add_0_root_add_60/SUM[29] (wallace_multiplier_DW01_add_0)
                                                          0.00       3.04 r
  WT/OUT[29] (wallace_multiplier)                         0.00       3.04 r
  registerOut/in[29] (Register64bit)                      0.00       3.04 r
  registerOut/U39/ZN (AND2_X1)                            0.04       3.08 r
  registerOut/out_reg_29_/D (DFF_X1)                      0.01       3.08 r
  data arrival time                                                  3.08

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_29_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.08
  --------------------------------------------------------------------------
  slack (MET)                                                       11.78


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/CO (FA_X1)       0.08       2.52 f
  WT/add_30_root_add_0_root_add_60/U1_27/CO (FA_X1)       0.08       2.61 f
  WT/add_30_root_add_0_root_add_60/U1_28/S (FA_X1)        0.12       2.72 r
  WT/add_30_root_add_0_root_add_60/SUM[28] (wallace_multiplier_DW01_add_30)
                                                          0.00       2.72 r
  WT/add_2_root_add_0_root_add_60/B[28] (wallace_multiplier_DW01_add_2)
                                                          0.00       2.72 r
  WT/add_2_root_add_0_root_add_60/U1_28/S (FA_X1)         0.11       2.84 f
  WT/add_2_root_add_0_root_add_60/SUM[28] (wallace_multiplier_DW01_add_2)
                                                          0.00       2.84 f
  WT/add_0_root_add_0_root_add_60/A[28] (wallace_multiplier_DW01_add_0)
                                                          0.00       2.84 f
  WT/add_0_root_add_0_root_add_60/U1_28/S (FA_X1)         0.12       2.96 r
  WT/add_0_root_add_0_root_add_60/SUM[28] (wallace_multiplier_DW01_add_0)
                                                          0.00       2.96 r
  WT/OUT[28] (wallace_multiplier)                         0.00       2.96 r
  registerOut/in[28] (Register64bit)                      0.00       2.96 r
  registerOut/U40/ZN (AND2_X1)                            0.04       2.99 r
  registerOut/out_reg_28_/D (DFF_X1)                      0.01       3.00 r
  data arrival time                                                  3.00

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_28_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -3.00
  --------------------------------------------------------------------------
  slack (MET)                                                       11.86


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/CO (FA_X1)       0.08       2.52 f
  WT/add_30_root_add_0_root_add_60/U1_27/S (FA_X1)        0.12       2.64 r
  WT/add_30_root_add_0_root_add_60/SUM[27] (wallace_multiplier_DW01_add_30)
                                                          0.00       2.64 r
  WT/add_2_root_add_0_root_add_60/B[27] (wallace_multiplier_DW01_add_2)
                                                          0.00       2.64 r
  WT/add_2_root_add_0_root_add_60/U1_27/S (FA_X1)         0.11       2.76 f
  WT/add_2_root_add_0_root_add_60/SUM[27] (wallace_multiplier_DW01_add_2)
                                                          0.00       2.76 f
  WT/add_0_root_add_0_root_add_60/A[27] (wallace_multiplier_DW01_add_0)
                                                          0.00       2.76 f
  WT/add_0_root_add_0_root_add_60/U1_27/S (FA_X1)         0.12       2.88 r
  WT/add_0_root_add_0_root_add_60/SUM[27] (wallace_multiplier_DW01_add_0)
                                                          0.00       2.88 r
  WT/OUT[27] (wallace_multiplier)                         0.00       2.88 r
  registerOut/in[27] (Register64bit)                      0.00       2.88 r
  registerOut/U41/ZN (AND2_X1)                            0.04       2.91 r
  registerOut/out_reg_27_/D (DFF_X1)                      0.01       2.92 r
  data arrival time                                                  2.92

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_27_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -2.92
  --------------------------------------------------------------------------
  slack (MET)                                                       11.95


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/CO (FA_X1)       0.08       2.44 f
  WT/add_30_root_add_0_root_add_60/U1_26/S (FA_X1)        0.12       2.56 r
  WT/add_30_root_add_0_root_add_60/SUM[26] (wallace_multiplier_DW01_add_30)
                                                          0.00       2.56 r
  WT/add_2_root_add_0_root_add_60/B[26] (wallace_multiplier_DW01_add_2)
                                                          0.00       2.56 r
  WT/add_2_root_add_0_root_add_60/U1_26/S (FA_X1)         0.11       2.67 f
  WT/add_2_root_add_0_root_add_60/SUM[26] (wallace_multiplier_DW01_add_2)
                                                          0.00       2.67 f
  WT/add_0_root_add_0_root_add_60/A[26] (wallace_multiplier_DW01_add_0)
                                                          0.00       2.67 f
  WT/add_0_root_add_0_root_add_60/U1_26/S (FA_X1)         0.12       2.80 r
  WT/add_0_root_add_0_root_add_60/SUM[26] (wallace_multiplier_DW01_add_0)
                                                          0.00       2.80 r
  WT/OUT[26] (wallace_multiplier)                         0.00       2.80 r
  registerOut/in[26] (Register64bit)                      0.00       2.80 r
  registerOut/U42/ZN (AND2_X1)                            0.04       2.83 r
  registerOut/out_reg_26_/D (DFF_X1)                      0.01       2.84 r
  data arrival time                                                  2.84

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_26_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -2.84
  --------------------------------------------------------------------------
  slack (MET)                                                       12.03


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/CO (FA_X1)       0.08       2.36 f
  WT/add_30_root_add_0_root_add_60/U1_25/S (FA_X1)        0.12       2.48 r
  WT/add_30_root_add_0_root_add_60/SUM[25] (wallace_multiplier_DW01_add_30)
                                                          0.00       2.48 r
  WT/add_2_root_add_0_root_add_60/B[25] (wallace_multiplier_DW01_add_2)
                                                          0.00       2.48 r
  WT/add_2_root_add_0_root_add_60/U1_25/S (FA_X1)         0.11       2.59 f
  WT/add_2_root_add_0_root_add_60/SUM[25] (wallace_multiplier_DW01_add_2)
                                                          0.00       2.59 f
  WT/add_0_root_add_0_root_add_60/A[25] (wallace_multiplier_DW01_add_0)
                                                          0.00       2.59 f
  WT/add_0_root_add_0_root_add_60/U1_25/S (FA_X1)         0.12       2.72 r
  WT/add_0_root_add_0_root_add_60/SUM[25] (wallace_multiplier_DW01_add_0)
                                                          0.00       2.72 r
  WT/OUT[25] (wallace_multiplier)                         0.00       2.72 r
  registerOut/in[25] (Register64bit)                      0.00       2.72 r
  registerOut/U43/ZN (AND2_X1)                            0.04       2.75 r
  registerOut/out_reg_25_/D (DFF_X1)                      0.01       2.76 r
  data arrival time                                                  2.76

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_25_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -2.76
  --------------------------------------------------------------------------
  slack (MET)                                                       12.11


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/CO (FA_X1)       0.08       2.28 f
  WT/add_30_root_add_0_root_add_60/U1_24/S (FA_X1)        0.12       2.40 r
  WT/add_30_root_add_0_root_add_60/SUM[24] (wallace_multiplier_DW01_add_30)
                                                          0.00       2.40 r
  WT/add_2_root_add_0_root_add_60/B[24] (wallace_multiplier_DW01_add_2)
                                                          0.00       2.40 r
  WT/add_2_root_add_0_root_add_60/U1_24/S (FA_X1)         0.11       2.51 f
  WT/add_2_root_add_0_root_add_60/SUM[24] (wallace_multiplier_DW01_add_2)
                                                          0.00       2.51 f
  WT/add_0_root_add_0_root_add_60/A[24] (wallace_multiplier_DW01_add_0)
                                                          0.00       2.51 f
  WT/add_0_root_add_0_root_add_60/U1_24/S (FA_X1)         0.12       2.64 r
  WT/add_0_root_add_0_root_add_60/SUM[24] (wallace_multiplier_DW01_add_0)
                                                          0.00       2.64 r
  WT/OUT[24] (wallace_multiplier)                         0.00       2.64 r
  registerOut/in[24] (Register64bit)                      0.00       2.64 r
  registerOut/U44/ZN (AND2_X1)                            0.04       2.67 r
  registerOut/out_reg_24_/D (DFF_X1)                      0.01       2.68 r
  data arrival time                                                  2.68

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_24_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -2.68
  --------------------------------------------------------------------------
  slack (MET)                                                       12.19


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/CO (FA_X1)       0.08       2.20 f
  WT/add_30_root_add_0_root_add_60/U1_23/S (FA_X1)        0.12       2.32 r
  WT/add_30_root_add_0_root_add_60/SUM[23] (wallace_multiplier_DW01_add_30)
                                                          0.00       2.32 r
  WT/add_2_root_add_0_root_add_60/B[23] (wallace_multiplier_DW01_add_2)
                                                          0.00       2.32 r
  WT/add_2_root_add_0_root_add_60/U1_23/S (FA_X1)         0.11       2.43 f
  WT/add_2_root_add_0_root_add_60/SUM[23] (wallace_multiplier_DW01_add_2)
                                                          0.00       2.43 f
  WT/add_0_root_add_0_root_add_60/A[23] (wallace_multiplier_DW01_add_0)
                                                          0.00       2.43 f
  WT/add_0_root_add_0_root_add_60/U1_23/S (FA_X1)         0.12       2.55 r
  WT/add_0_root_add_0_root_add_60/SUM[23] (wallace_multiplier_DW01_add_0)
                                                          0.00       2.55 r
  WT/OUT[23] (wallace_multiplier)                         0.00       2.55 r
  registerOut/in[23] (Register64bit)                      0.00       2.55 r
  registerOut/U45/ZN (AND2_X1)                            0.04       2.59 r
  registerOut/out_reg_23_/D (DFF_X1)                      0.01       2.60 r
  data arrival time                                                  2.60

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_23_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -2.60
  --------------------------------------------------------------------------
  slack (MET)                                                       12.27


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/CO (FA_X1)       0.08       2.12 f
  WT/add_30_root_add_0_root_add_60/U1_22/S (FA_X1)        0.12       2.24 r
  WT/add_30_root_add_0_root_add_60/SUM[22] (wallace_multiplier_DW01_add_30)
                                                          0.00       2.24 r
  WT/add_2_root_add_0_root_add_60/B[22] (wallace_multiplier_DW01_add_2)
                                                          0.00       2.24 r
  WT/add_2_root_add_0_root_add_60/U1_22/S (FA_X1)         0.11       2.35 f
  WT/add_2_root_add_0_root_add_60/SUM[22] (wallace_multiplier_DW01_add_2)
                                                          0.00       2.35 f
  WT/add_0_root_add_0_root_add_60/A[22] (wallace_multiplier_DW01_add_0)
                                                          0.00       2.35 f
  WT/add_0_root_add_0_root_add_60/U1_22/S (FA_X1)         0.12       2.47 r
  WT/add_0_root_add_0_root_add_60/SUM[22] (wallace_multiplier_DW01_add_0)
                                                          0.00       2.47 r
  WT/OUT[22] (wallace_multiplier)                         0.00       2.47 r
  registerOut/in[22] (Register64bit)                      0.00       2.47 r
  registerOut/U46/ZN (AND2_X1)                            0.04       2.51 r
  registerOut/out_reg_22_/D (DFF_X1)                      0.01       2.52 r
  data arrival time                                                  2.52

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_22_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                       12.35


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/CO (FA_X1)       0.08       2.04 f
  WT/add_30_root_add_0_root_add_60/U1_21/S (FA_X1)        0.12       2.16 r
  WT/add_30_root_add_0_root_add_60/SUM[21] (wallace_multiplier_DW01_add_30)
                                                          0.00       2.16 r
  WT/add_2_root_add_0_root_add_60/B[21] (wallace_multiplier_DW01_add_2)
                                                          0.00       2.16 r
  WT/add_2_root_add_0_root_add_60/U1_21/S (FA_X1)         0.11       2.27 f
  WT/add_2_root_add_0_root_add_60/SUM[21] (wallace_multiplier_DW01_add_2)
                                                          0.00       2.27 f
  WT/add_0_root_add_0_root_add_60/A[21] (wallace_multiplier_DW01_add_0)
                                                          0.00       2.27 f
  WT/add_0_root_add_0_root_add_60/U1_21/S (FA_X1)         0.12       2.39 r
  WT/add_0_root_add_0_root_add_60/SUM[21] (wallace_multiplier_DW01_add_0)
                                                          0.00       2.39 r
  WT/OUT[21] (wallace_multiplier)                         0.00       2.39 r
  registerOut/in[21] (Register64bit)                      0.00       2.39 r
  registerOut/U47/ZN (AND2_X1)                            0.04       2.43 r
  registerOut/out_reg_21_/D (DFF_X1)                      0.01       2.44 r
  data arrival time                                                  2.44

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_21_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -2.44
  --------------------------------------------------------------------------
  slack (MET)                                                       12.43


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/CO (FA_X1)       0.08       1.96 f
  WT/add_30_root_add_0_root_add_60/U1_20/S (FA_X1)        0.12       2.08 r
  WT/add_30_root_add_0_root_add_60/SUM[20] (wallace_multiplier_DW01_add_30)
                                                          0.00       2.08 r
  WT/add_2_root_add_0_root_add_60/B[20] (wallace_multiplier_DW01_add_2)
                                                          0.00       2.08 r
  WT/add_2_root_add_0_root_add_60/U1_20/S (FA_X1)         0.11       2.19 f
  WT/add_2_root_add_0_root_add_60/SUM[20] (wallace_multiplier_DW01_add_2)
                                                          0.00       2.19 f
  WT/add_0_root_add_0_root_add_60/A[20] (wallace_multiplier_DW01_add_0)
                                                          0.00       2.19 f
  WT/add_0_root_add_0_root_add_60/U1_20/S (FA_X1)         0.12       2.31 r
  WT/add_0_root_add_0_root_add_60/SUM[20] (wallace_multiplier_DW01_add_0)
                                                          0.00       2.31 r
  WT/OUT[20] (wallace_multiplier)                         0.00       2.31 r
  registerOut/in[20] (Register64bit)                      0.00       2.31 r
  registerOut/U48/ZN (AND2_X1)                            0.04       2.35 r
  registerOut/out_reg_20_/D (DFF_X1)                      0.01       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_20_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (MET)                                                       12.51


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/CO (FA_X1)       0.08       1.88 f
  WT/add_30_root_add_0_root_add_60/U1_19/S (FA_X1)        0.12       2.00 r
  WT/add_30_root_add_0_root_add_60/SUM[19] (wallace_multiplier_DW01_add_30)
                                                          0.00       2.00 r
  WT/add_2_root_add_0_root_add_60/B[19] (wallace_multiplier_DW01_add_2)
                                                          0.00       2.00 r
  WT/add_2_root_add_0_root_add_60/U1_19/S (FA_X1)         0.11       2.11 f
  WT/add_2_root_add_0_root_add_60/SUM[19] (wallace_multiplier_DW01_add_2)
                                                          0.00       2.11 f
  WT/add_0_root_add_0_root_add_60/A[19] (wallace_multiplier_DW01_add_0)
                                                          0.00       2.11 f
  WT/add_0_root_add_0_root_add_60/U1_19/S (FA_X1)         0.12       2.23 r
  WT/add_0_root_add_0_root_add_60/SUM[19] (wallace_multiplier_DW01_add_0)
                                                          0.00       2.23 r
  WT/OUT[19] (wallace_multiplier)                         0.00       2.23 r
  registerOut/in[19] (Register64bit)                      0.00       2.23 r
  registerOut/U49/ZN (AND2_X1)                            0.04       2.27 r
  registerOut/out_reg_19_/D (DFF_X1)                      0.01       2.28 r
  data arrival time                                                  2.28

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_19_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -2.28
  --------------------------------------------------------------------------
  slack (MET)                                                       12.59


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/CO (FA_X1)       0.08       1.80 f
  WT/add_30_root_add_0_root_add_60/U1_18/S (FA_X1)        0.12       1.91 r
  WT/add_30_root_add_0_root_add_60/SUM[18] (wallace_multiplier_DW01_add_30)
                                                          0.00       1.91 r
  WT/add_2_root_add_0_root_add_60/B[18] (wallace_multiplier_DW01_add_2)
                                                          0.00       1.91 r
  WT/add_2_root_add_0_root_add_60/U1_18/S (FA_X1)         0.11       2.03 f
  WT/add_2_root_add_0_root_add_60/SUM[18] (wallace_multiplier_DW01_add_2)
                                                          0.00       2.03 f
  WT/add_0_root_add_0_root_add_60/A[18] (wallace_multiplier_DW01_add_0)
                                                          0.00       2.03 f
  WT/add_0_root_add_0_root_add_60/U1_18/S (FA_X1)         0.12       2.15 r
  WT/add_0_root_add_0_root_add_60/SUM[18] (wallace_multiplier_DW01_add_0)
                                                          0.00       2.15 r
  WT/OUT[18] (wallace_multiplier)                         0.00       2.15 r
  registerOut/in[18] (Register64bit)                      0.00       2.15 r
  registerOut/U50/ZN (AND2_X1)                            0.04       2.19 r
  registerOut/out_reg_18_/D (DFF_X1)                      0.01       2.20 r
  data arrival time                                                  2.20

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_18_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                       12.67


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/CO (FA_X1)       0.08       1.72 f
  WT/add_30_root_add_0_root_add_60/U1_17/S (FA_X1)        0.12       1.83 r
  WT/add_30_root_add_0_root_add_60/SUM[17] (wallace_multiplier_DW01_add_30)
                                                          0.00       1.83 r
  WT/add_2_root_add_0_root_add_60/B[17] (wallace_multiplier_DW01_add_2)
                                                          0.00       1.83 r
  WT/add_2_root_add_0_root_add_60/U1_17/S (FA_X1)         0.11       1.95 f
  WT/add_2_root_add_0_root_add_60/SUM[17] (wallace_multiplier_DW01_add_2)
                                                          0.00       1.95 f
  WT/add_0_root_add_0_root_add_60/A[17] (wallace_multiplier_DW01_add_0)
                                                          0.00       1.95 f
  WT/add_0_root_add_0_root_add_60/U1_17/S (FA_X1)         0.12       2.07 r
  WT/add_0_root_add_0_root_add_60/SUM[17] (wallace_multiplier_DW01_add_0)
                                                          0.00       2.07 r
  WT/OUT[17] (wallace_multiplier)                         0.00       2.07 r
  registerOut/in[17] (Register64bit)                      0.00       2.07 r
  registerOut/U51/ZN (AND2_X1)                            0.04       2.11 r
  registerOut/out_reg_17_/D (DFF_X1)                      0.01       2.11 r
  data arrival time                                                  2.11

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_17_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (MET)                                                       12.75


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/CO (FA_X1)       0.08       1.64 f
  WT/add_30_root_add_0_root_add_60/U1_16/S (FA_X1)        0.12       1.75 r
  WT/add_30_root_add_0_root_add_60/SUM[16] (wallace_multiplier_DW01_add_30)
                                                          0.00       1.75 r
  WT/add_2_root_add_0_root_add_60/B[16] (wallace_multiplier_DW01_add_2)
                                                          0.00       1.75 r
  WT/add_2_root_add_0_root_add_60/U1_16/S (FA_X1)         0.11       1.87 f
  WT/add_2_root_add_0_root_add_60/SUM[16] (wallace_multiplier_DW01_add_2)
                                                          0.00       1.87 f
  WT/add_0_root_add_0_root_add_60/A[16] (wallace_multiplier_DW01_add_0)
                                                          0.00       1.87 f
  WT/add_0_root_add_0_root_add_60/U1_16/S (FA_X1)         0.12       1.99 r
  WT/add_0_root_add_0_root_add_60/SUM[16] (wallace_multiplier_DW01_add_0)
                                                          0.00       1.99 r
  WT/OUT[16] (wallace_multiplier)                         0.00       1.99 r
  registerOut/in[16] (Register64bit)                      0.00       1.99 r
  registerOut/U52/ZN (AND2_X1)                            0.04       2.02 r
  registerOut/out_reg_16_/D (DFF_X1)                      0.01       2.03 r
  data arrival time                                                  2.03

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_16_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                       12.83


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/CO (FA_X1)       0.08       1.55 f
  WT/add_30_root_add_0_root_add_60/U1_15/S (FA_X1)        0.12       1.67 r
  WT/add_30_root_add_0_root_add_60/SUM[15] (wallace_multiplier_DW01_add_30)
                                                          0.00       1.67 r
  WT/add_2_root_add_0_root_add_60/B[15] (wallace_multiplier_DW01_add_2)
                                                          0.00       1.67 r
  WT/add_2_root_add_0_root_add_60/U1_15/S (FA_X1)         0.11       1.79 f
  WT/add_2_root_add_0_root_add_60/SUM[15] (wallace_multiplier_DW01_add_2)
                                                          0.00       1.79 f
  WT/add_0_root_add_0_root_add_60/A[15] (wallace_multiplier_DW01_add_0)
                                                          0.00       1.79 f
  WT/add_0_root_add_0_root_add_60/U1_15/S (FA_X1)         0.12       1.91 r
  WT/add_0_root_add_0_root_add_60/SUM[15] (wallace_multiplier_DW01_add_0)
                                                          0.00       1.91 r
  WT/OUT[15] (wallace_multiplier)                         0.00       1.91 r
  registerOut/in[15] (Register64bit)                      0.00       1.91 r
  registerOut/U53/ZN (AND2_X1)                            0.04       1.94 r
  registerOut/out_reg_15_/D (DFF_X1)                      0.01       1.95 r
  data arrival time                                                  1.95

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_15_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                       12.92


  Startpoint: registerIn1/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: registerOut/out_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  WallaceTreeMultiplier
                     5K_hvratio_1_1        NangateOpenCellLibrary_ss0p95vn40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  registerIn1/out_reg[31]/CK (DFF_X1)                     0.00       0.00 r
  registerIn1/out_reg[31]/Q (DFF_X1)                      0.08       0.08 r
  registerIn1/out[31] (Register32bit_4)                   0.00       0.08 r
  WT/A[31] (wallace_multiplier)                           0.00       0.08 r
  WT/U1506/Z (BUF_X1)                                     0.03       0.11 r
  WT/U1172/Z (BUF_X1)                                     0.03       0.14 r
  WT/U300/Z (BUF_X1)                                      0.08       0.21 r
  WT/U1696/ZN (NAND2_X1)                                  0.05       0.27 f
  WT/U1502/ZN (NAND2_X1)                                  0.03       0.30 r
  WT/U225/Z (BUF_X1)                                      0.04       0.34 r
  WT/U303/Z (BUF_X1)                                      0.08       0.41 r
  WT/U1511/ZN (OAI221_X1)                                 0.06       0.47 f
  WT/U1510/ZN (INV_X1)                                    0.03       0.51 r
  WT/U1175/Z (BUF_X1)                                     0.08       0.58 r
  WT/U301/ZN (NOR2_X1)                                    0.05       0.63 f
  WT/add_30_root_add_0_root_add_60/A[3] (wallace_multiplier_DW01_add_30)
                                                          0.00       0.63 f
  WT/add_30_root_add_0_root_add_60/U22/ZN (AND2_X1)       0.04       0.67 f
  WT/add_30_root_add_0_root_add_60/U1_4/CO (FA_X1)        0.08       0.75 f
  WT/add_30_root_add_0_root_add_60/U1_5/CO (FA_X1)        0.08       0.83 f
  WT/add_30_root_add_0_root_add_60/U1_6/CO (FA_X1)        0.08       0.91 f
  WT/add_30_root_add_0_root_add_60/U1_7/CO (FA_X1)        0.08       0.99 f
  WT/add_30_root_add_0_root_add_60/U1_8/CO (FA_X1)        0.08       1.07 f
  WT/add_30_root_add_0_root_add_60/U1_9/CO (FA_X1)        0.08       1.15 f
  WT/add_30_root_add_0_root_add_60/U1_10/CO (FA_X1)       0.08       1.23 f
  WT/add_30_root_add_0_root_add_60/U1_11/CO (FA_X1)       0.08       1.31 f
  WT/add_30_root_add_0_root_add_60/U1_12/CO (FA_X1)       0.08       1.39 f
  WT/add_30_root_add_0_root_add_60/U1_13/CO (FA_X1)       0.08       1.47 f
  WT/add_30_root_add_0_root_add_60/U1_14/S (FA_X1)        0.12       1.59 r
  WT/add_30_root_add_0_root_add_60/SUM[14] (wallace_multiplier_DW01_add_30)
                                                          0.00       1.59 r
  WT/add_2_root_add_0_root_add_60/B[14] (wallace_multiplier_DW01_add_2)
                                                          0.00       1.59 r
  WT/add_2_root_add_0_root_add_60/U1_14/S (FA_X1)         0.11       1.70 f
  WT/add_2_root_add_0_root_add_60/SUM[14] (wallace_multiplier_DW01_add_2)
                                                          0.00       1.70 f
  WT/add_0_root_add_0_root_add_60/A[14] (wallace_multiplier_DW01_add_0)
                                                          0.00       1.70 f
  WT/add_0_root_add_0_root_add_60/U1_14/S (FA_X1)         0.12       1.83 r
  WT/add_0_root_add_0_root_add_60/SUM[14] (wallace_multiplier_DW01_add_0)
                                                          0.00       1.83 r
  WT/OUT[14] (wallace_multiplier)                         0.00       1.83 r
  registerOut/in[14] (Register64bit)                      0.00       1.83 r
  registerOut/U54/ZN (AND2_X1)                            0.04       1.86 r
  registerOut/out_reg_14_/D (DFF_X1)                      0.01       1.87 r
  data arrival time                                                  1.87

  clock clk (rise edge)                                  15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -0.10      14.90
  registerOut/out_reg_14_/CK (DFF_X1)                     0.00      14.90 r
  library setup time                                     -0.03      14.87
  data required time                                                14.87
  --------------------------------------------------------------------------
  data required time                                                14.87
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                       13.00


1
