$date
	Thu Aug 10 20:24:26 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_and_gate $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module and_inst $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
0!
$end
#5000
1#
#15000
0#
1"
#30000
1!
1#
